/* Automatically generated by
	CCodeGenerator VMMaker.oscog-eem.3254 uuid: 3b74b441-2801-46f6-ae88-40b662719aed
   from
	StackToRegisterMappingCogit VMMaker.oscog-eem.3254 uuid: 3b74b441-2801-46f6-ae88-40b662719aed
 */
static char __buildInfo[] = "StackToRegisterMappingCogit VMMaker.oscog-eem.3254 uuid: 3b74b441-2801-46f6-ae88-40b662719aed " __DATE__ ;
char *__cogitBuildInfo = __buildInfo;



#include "sqConfig.h"
#include <stddef.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include "sqPlatformSpecific.h"
#include "sqMemoryAccess.h"
#include "sqCogStackAlignment.h"
#include "dispdbg.h"
#include "cogmethod.h"
#if COGMTVM
#include "cointerpmt.h"
#else
#include "cointerp.h"
#endif
#include "cogit.h"


/*** Constants ***/
#define ABICalleeSavedRegisterMask 0xCF0
#define ABICallerSavedRegisterMask 0x120F
#define ABIResultReg 0
#define ABIResultRegHigh 1
#define AddCqR 106
#define AddCqRR 123
#define AddCwR 114
#define AddcCqR 120
#define AddcRR 119
#define AddOpcode 4
#define AddRdRd 132
#define AddRR 100
#define AddRRR 126
#define AddRsRs 139
#define AL 14
#define AlignmentNops 3
#define AltBlockCreationBytecodeSize 3
#define AltFirstSpecialSelector 96
#define AltNumSpecialSelectors 32
#define AndCqR 108
#define AndCqRR 124
#define AndCwR 116
#define AndOpcode 0
#define AndRR 102
#define AnnotationShift 5
#define Arg0Reg 3
#define Arg1Reg 4
#define ArithmeticShiftRightCqR 91
#define ArithmeticShiftRightCqRR 128
#define ArithmeticShiftRightRR 92
#define BadRegisterSet 1
#define BicOpcode 14
#define BlockCreationBytecodeSize 4
#define BytecodeSetHasDirectedSuperSend 1
#define CArg0Reg 0
#define CArg1Reg 1
#define CArg2Reg 2
#define CArg3Reg 3
#define Call 6
#define CallerSavedRegisterMask 0xC
#define CallFull 7
#define CallR 8
#define CC 3
#if !defined(CheckRememberedInTrampoline) /* Allow this to be overridden on the compiler command line */
# define CheckRememberedInTrampoline 0
#endif
#define ClassArray 7
#define ClassArrayCompactIndex 51
#define ClassBlockClosureCompactIndex 37
#define ClassFloatCompactIndex 34
#define ClassFullBlockClosureCompactIndex 38
#define ClassLargeNegativeInteger 42
#define ClassLargePositiveInteger 13
#define ClassLargePositiveIntegerCompactIndex 33
#define ClassMethodContextCompactIndex 36
#define ClassPointCompactIndex 54
#define ClassReg 2
#define ClosureFirstCopiedValueIndex 3
#define ClosureIndex 4
#define ClosureNumArgsIndex 2
#define ClosureOuterContextIndex 0
#define ClosureStartPCIndex 1
#define ClzRR 157
#define CMBlock 3
#define CMClosedPIC 4
#define CMFree 1
#define CMMaxUsageCount 7
#define CMMethod 2
#define CMOpenPIC 5
#define CMPSMULL 167
#define CmpC32R 113
#define CmpCqR 105
#define CmpCwR 112
#define CmpNotOpcode 11
#define CmpOpcode 10
#define CmpRdRd 131
#define CmpRR 99
#define CmpRsRs 138
#define CompletePrimitive 4
#define ConcreteIPReg 12
#define ConcreteVarBaseReg 10
#define ConstZero 1
#define ConvertRdR 146
#define ConvertRdRs 148
#define ConvertRRd 145
#define ConvertRRs 150
#define ConvertRsR 149
#define ConvertRsRd 147
#define CS 2
#define Debug DEBUGVM
#define DisplacementMask 0x1F
#define DisplacementX2N 0
#define DivRdRd 135
#define DivRsRs 142
#define DPFPReg0 0
#define DPFPReg1 1
#define DPFPReg2 2
#define DPFPReg3 3
#define DPFPReg4 4
#define DPFPReg5 5
#define DPFPReg6 6
#define DPFPReg7 7
#define EncounteredUnknownBytecode -6
#define EQ 0
#define Extra0Reg 7
#define Extra1Reg 8
#define Extra2Reg 9
#define Fill32 4
#define FirstAnnotation 64
#define FirstJump 12
#define FirstSpecialSelector 176
#define FoxCallerSavedIP 4
#define FoxIFSavedIP -16
#define FoxMethod -4
#define FoxMFReceiver -12
#define FoxSavedFP 0
#define FoxThisContext -8
#define FPReg 11
#define FullClosureCompiledBlockIndex 1
#define FullClosureFirstCopiedValueIndex 4
#define FullClosureReceiverIndex 3
#define GCModeBecome 8
#define GCModeFull 1
#define GCModeNewSpace 2
#define GE 10
#define GT 12
#define HasBytecodePC 5
#define HashMultiplyConstant 1664525
#define HashMultiplyMask 0xFFFFFFF
#define HeaderIndex 0
#define HI 8
#if !defined(IMMUTABILITY) /* Allow this to be overridden on the compiler command line */
# define IMMUTABILITY 1
#endif
#define InFullBlock 2
#define InstanceSpecificationIndex 2
#define InstructionPointerIndex 1
#define InsufficientCodeSpace -2
#define InVanillaBlock 1
#define IsAbsPCReference 3
#define IsAnnotationExtension 1
#define IsDirectedSuperBindingSend 10
#define IsDirectedSuperSend 9
#define IsDisplacementX2N 0
#define IsNSDynamicSuperSend null
#define IsNSSelfSend null
#define IsNSSendCall null
#define IsObjectReference 2
#define IsRelativeCall 4
#define IsSendCall 7
#define IsSuperSend 8
#define Jump 16
#define JumpAbove 33
#define JumpAboveOrEqual 32
#define JumpBelow 31
#define JumpBelowOrEqual 34
#define JumpCarry 25
#define JumpFPEqual 35
#define JumpFPGreater 39
#define JumpFPGreaterOrEqual 40
#define JumpFPLess 37
#define JumpFPLessOrEqual 38
#define JumpFPNotEqual 36
#define JumpFPOrdered 41
#define JumpFPUnordered 42
#define JumpFull 12
#define JumpGreater 29
#define JumpGreaterOrEqual 28
#define JumpLess 27
#define JumpLessOrEqual 30
#define JumpLong 13
#define JumpLongNonZero 15
#define JumpLongZero 14
#define JumpNegative 19
#define JumpNoCarry 26
#define JumpNonNegative 20
#define JumpNonZero 18
#define JumpNoOverflow 22
#define JumpOverflow 21
#define JumpR 10
#define JumpZero 17
#define Label 1
#define LargeContextSlots 62
#define LastJump 42
#define LE 13
#define LinkReg 14
#define Literal 2
#define LoadEffectiveAddressMwrR 88
#define LogicalShiftLeftCqR 95
#define LogicalShiftLeftCqRR 129
#define LogicalShiftLeftRR 96
#define LogicalShiftRightCqR 93
#define LogicalShiftRightCqRR 130
#define LogicalShiftRightRR 94
#define LowcodeContextMark 60
#define LR 14
#define LS 9
#define LT 11
#define MapEnd 0
#define MaxCompiledPrimitiveIndex 582
#define MaxCPICCases 6
#define MaxMethodSize 65535
#define MaxNegativeErrorCode -8
#define MaxStackAllocSize 1572864
#define MaxStackCheckOffset 0xFFF
#define MaxX2NDisplacement 992
#define MethodCacheClass 2
#define MethodCacheMask 0xFFC
#define MethodCacheMethod 3
#define MethodCacheSelector 1
#define MethodIndex 3
#define MethodTooBig -4
#define MFMethodFlagHasContextFlag 1
#define MFMethodFlagIsBlockFlag 2
#define MI 4
#define MoveAbR 48
#define MoveAwR 44
#define MoveC32R 71
#define MoveCqR 69
#define MoveCwR 70
#define MoveM16rR 57
#define MoveM32rR 61
#define MoveM32rRs 78
#define MoveM64rRd 75
#define MoveM8rR 54
#define MoveMbrR 65
#define MoveMwrR 50
#define MoveNotOpcode 15
#define MoveOpcode 13
#define MovePerfCnt64RL 159
#define MovePerfCnt64RRL 158
#define MoveRAb 49
#define MoveRAw 46
#define MoveRdM64r 76
#define MoveRdRd 74
#define MoveRM16r 58
#define MoveRM32r 62
#define MoveRM8r 56
#define MoveRMbr 66
#define MoveRMwr 51
#define MoveRR 43
#define MoveRsM32r 79
#define MoveRsRs 77
#define MoveRXbrR 68
#define MoveRXwrR 53
#define MoveXbrRR 67
#define MoveXwrRR 52
#define MSR 161
#define MulRdRd 134
#define MulRsRs 141
#define NativePopR 84
#define NativePushR 85
#define NativeRetN 86
#define NativeSPReg 13
#define NE 1
#define NeedsMergeFixupFlag 2
#define NeedsNonMergeFixupFlag 1
#define NegateR 89
#define Nop 5
#define NoReg -1
#define NotFullyInitialized -1
#define NotR 90
#define NumObjRefsInRuntime 0
#define NumOopsPerNSC 6
#define NumSendTrampolines 4
#define NumSpecialSelectors 32
#define NumStoreTrampolines 5
#define NumTrampolines (84 + (COGMTVM ? 1 : 0) + (IMMUTABILITY ? 5 : 0))
#define OrCqR 109
#define OrCqRR 125
#define OrCwR 117
#define OrOpcode 12
#define OrRR 103
#define PC 15
#define PCReg 15
#define PL 5
#define PopLDM 163
#define PopR 80
#define PrefetchAw 87
#define PrimCallCollectsProfileSamples 16
#define PrimCallIsExternalCall 32
#define PrimCallMayEndureCodeCompaction 8
#define PrimCallNeedsNewMethod 4
#define PrimCallOnSmalltalkStack 1
#define PrimCallOnSmalltalkStackAlign2x 2
#define PrimNumberExternalCall 117
#define PrimNumberFFICall 120
#define PushCq 82
#define PushCw 83
#define PushR 81
#define PushSTM 164
#define ReceiverIndex 5
#define ReceiverResultReg 5
#define RetN 9
#define RISCTempReg 12
#define RsbOpcode 3
#define SelectorCannotInterpret 34
#define SelectorDoesNotUnderstand 20
#define SenderIndex 0
#define SendNumArgsReg 6
#define ShouldNotJIT -8
#define SignExtend16RR 152
#define SignExtend32RR 153
#define SignExtend8RR 151
#define SistaV1BytecodeSet 1
#define SMULL 160
#define SmallContextSlots 22
#define SP 13
#define SPReg 13
#define SqrtRd 136
#define SqrtRs 143
#define SSBaseOffset 1
#define SSConstant 2
#define SSConstantFloat32 15
#define SSConstantFloat64 16
#define SSConstantInt32 13
#define SSConstantInt64 14
#define SSConstantNativePointer 17
#define SSNativeRegister 5
#define SSRegister 3
#define SSRegisterDoubleFloat 7
#define SSRegisterPair 6
#define SSRegisterSingleFloat 8
#define SSSpill 4
#define SSSpillFloat32 11
#define SSSpillFloat64 12
#define SSSpillInt64 10
#define SSSpillNative 9
#define StackPointerIndex 2
#define Stop 11
#define SubbRR 121
#define SubCqR 107
#define SubCwR 115
#define SubOpcode 2
#define SubRdRd 133
#define SubRR 101
#define SubRRR 127
#define SubRsRs 140
#define TempReg 0
#define TstCqR 110
#define TstOpcode 8
#define UnfailingPrimitive 3
#define UnimplementedPrimitive -7
#define ValueIndex 1
#define VarBaseReg 10
#define VC 7
#define VS 6
#define XorCqR 111
#define XorCwR 118
#define XorOpcode 1
#define XorRdRd 137
#define XorRR 104
#define XorRsRs 144
#define YoungSelectorInPIC -5
#define ZeroExtend16RR 155
#define ZeroExtend32RR 156
#define ZeroExtend8RR 154

typedef struct _AbstractInstruction {
	unsigned char	opcode;
	unsigned char	machineCodeSize;
	unsigned char	maxSize;
	unsigned char	annotation;
	unsigned char	conditionOrNil;
	unsigned int		machineCode[2];
	usqInt		operands[3];
	usqInt	address;
	struct _AbstractInstruction *dependent;
 } AbstractInstruction;

#define CogOutOfLineLiteralsARMCompiler AbstractInstruction
#define CogARMCompiler AbstractInstruction
#define CogAbstractInstruction AbstractInstruction


typedef struct {
	AbstractInstruction *fakeHeader;
	AbstractInstruction *fillInstruction;
	sqInt	numArgs;
	sqInt	numCopied;
	sqInt	numInitialNils;
	sqInt	startpc;
	AbstractInstruction *entryLabel;
	AbstractInstruction *stackCheckLabel;
	sqInt	span;
	sqInt	hasInstVarRef;
 } BlockStart;

#define CogBlockStart BlockStart


typedef struct _BytecodeDescriptor {
	sqInt (*generator)(void);
	sqInt NoDbgRegParms (*spanFunction)(struct _BytecodeDescriptor *,sqInt,sqInt,sqInt);
	sqInt NoDbgRegParms (*needsFrameFunction)(sqInt);
	signed char	stackDelta;
	unsigned char	opcode;
	unsigned char	numBytes;
	unsigned		isBranchTrue : 1;
	unsigned		isBranchFalse : 1;
	unsigned		isReturn : 1;
	unsigned		isBlockCreation : 1;
	unsigned		isMapped : 1;
	unsigned		isMappedInBlock : 1;
	unsigned		isExtension : 1;
	unsigned		isInstVarRef : 1;
	unsigned		is1ByteInstVarStore : 1;
	unsigned		hasUnsafeJump : 1;
 } BytecodeDescriptor;

#define CogBytecodeDescriptor BytecodeDescriptor


typedef struct {
	sqInt (*primitiveGenerator)(void);
	sqInt	primNumArgs;
 } PrimitiveDescriptor;

#define CogPrimitiveDescriptor PrimitiveDescriptor


typedef struct {
	char	type;
	char	spilled;
	signed char	liveRegister;
	signed char	registerr;
	sqInt	offset;
	sqInt	constant;
	sqInt	bcptr;
 } SimStackEntry;

#define CogSimStackEntry SimStackEntry


typedef struct {
	AbstractInstruction *targetInstruction;
	unsigned char	simStackPtr;
	char	isTargetOfBackwardBranch;
	unsigned short	instructionIndex;
	short	simNativeStackPtr;
	unsigned short	simNativeStackSize;
 } BytecodeFixup;

#define CogSSBytecodeFixup BytecodeFixup
#define CogBytecodeFixup BytecodeFixup


typedef struct {
	sqInt	isReceiverResultRegLive;
	CogSimStackEntry *ssEntry;
 } CogSSOptStatus;


typedef struct {
	char	type;
	char	spilled;
	sqInt	registerr;
	sqInt	registerSecond;
	sqInt	offset;
	sqInt	constant;
	sqInt	constantInt32;
	sqLong	constantInt64;
	float	constantFloat32;
	double	constantFloat64;
	sqInt	constantNativePointer;
	sqInt	bcptr;
 } CogSimStackNativeEntry;



/*** Function Prototypes ***/


#if !PRODUCTION && defined(PlatformNoDbgRegParms)
# define NoDbgRegParms PlatformNoDbgRegParms
#endif

#if !defined(NoDbgRegParms)
# define NoDbgRegParms /*empty*/
#endif



#if !defined(NeverInline)
# define NeverInline /*empty*/
#endif

static AbstractInstruction * NoDbgRegParms addDependent(AbstractInstruction * self_in_addDependent, AbstractInstruction *anInstruction);
static sqInt NoDbgRegParms availableFloatRegisterOrNoneFor(AbstractInstruction * self_in_availableFloatRegisterOrNoneFor, sqInt liveRegsMask);
static void NoDbgRegParms cloneLiteralFrom(AbstractInstruction * self_in_cloneLiteralFrom, AbstractInstruction *existingLiteral);
static sqInt NoDbgRegParms genLoadCStackPointer(AbstractInstruction * self_in_genLoadCStackPointer);
static sqInt NoDbgRegParms genLoadCStackPointers(AbstractInstruction * self_in_genLoadCStackPointers);
static sqInt NoDbgRegParms genLoadStackPointerForPrimCall(AbstractInstruction * self_in_genLoadStackPointerForPrimCall, sqInt spareReg);
static sqInt NoDbgRegParms genLoadStackPointers(AbstractInstruction * self_in_genLoadStackPointers);
static sqInt NoDbgRegParms genLoadStackPointersForPrimCall(AbstractInstruction * self_in_genLoadStackPointersForPrimCall, sqInt spareReg);
static sqInt NoDbgRegParms genSaveStackPointers(AbstractInstruction * self_in_genSaveStackPointers);
static AbstractInstruction * NoDbgRegParms genSwapRRScratch(AbstractInstruction * self_in_genSwapRRScratch, sqInt regA, sqInt regB, sqInt regTmp);
static void NoDbgRegParms genWriteCResultIntoReg(AbstractInstruction * self_in_genWriteCResultIntoReg, sqInt abstractRegister);
static void NoDbgRegParms genWriteCSecondResultIntoReg(AbstractInstruction * self_in_genWriteCSecondResultIntoReg, sqInt abstractRegister);
static void NoDbgRegParms initializeSharableLiteral(AbstractInstruction * self_in_initializeSharableLiteral, sqInt literal);
static void NoDbgRegParms initializeUniqueLiteral(AbstractInstruction * self_in_initializeUniqueLiteral, sqInt literal);
static sqInt NoDbgRegParms isAnInstruction(AbstractInstruction * self_in_isAnInstruction, AbstractInstruction *addressOrInstruction);
static sqInt NoDbgRegParms isJump(AbstractInstruction * self_in_isJump);
static sqInt NoDbgRegParms isWithinMwOffsetRange(AbstractInstruction * self_in_isWithinMwOffsetRange, sqInt anAddress);
static AbstractInstruction * NoDbgRegParms jmpTarget(AbstractInstruction * self_in_jmpTarget, AbstractInstruction *anAbstractInstruction);
static sqInt NoDbgRegParms literal32BeforeFollowingAddress(AbstractInstruction * self_in_literal32BeforeFollowingAddress, sqInt followingAddress);
static void NoDbgRegParms relocateJumpLongBeforeFollowingAddressby(AbstractInstruction * self_in_relocateJumpLongBeforeFollowingAddressby, sqInt pc, sqInt delta);
static void NoDbgRegParms relocateJumpLongConditionalBeforeFollowingAddressby(AbstractInstruction * self_in_relocateJumpLongConditionalBeforeFollowingAddressby, sqInt pc, sqInt delta);
static void NoDbgRegParms resolveJumpTarget(AbstractInstruction * self_in_resolveJumpTarget);
static sqInt NoDbgRegParms rewriteConditionalJumpLongAttarget(AbstractInstruction * self_in_rewriteConditionalJumpLongAttarget, sqInt callSiteReturnAddress, sqInt callTargetAddress);
static sqInt NoDbgRegParms addsrnimmror(AbstractInstruction * self_in_addsrnimmror, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot);
static sqInt NoDbgRegParms addrnimmror(AbstractInstruction * self_in_addrnimmror, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot);
static sqInt NoDbgRegParms addrnrm(AbstractInstruction * self_in_addrnrm, sqInt destReg, sqInt srcReg, sqInt addReg);
static usqInt NoDbgRegParms aeabiDivModFunctionAddr(AbstractInstruction * self_in_aeabiDivModFunctionAddr);
static sqInt NoDbgRegParms andsrnimmror(AbstractInstruction * self_in_andsrnimmror, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot);
static sqInt NoDbgRegParms andrnimmror(AbstractInstruction * self_in_andrnimmror, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot);
static sqInt NoDbgRegParms availableRegisterOrNoneFor(AbstractInstruction * self_in_availableRegisterOrNoneFor, sqInt liveRegsMask);
static sqInt NoDbgRegParms bicsrnimmror(AbstractInstruction * self_in_bicsrnimmror, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot);
static sqInt NoDbgRegParms bl(AbstractInstruction * self_in_bl, sqInt offset);
static sqInt NoDbgRegParms b(AbstractInstruction * self_in_b, sqInt offset);
static sqInt NoDbgRegParms callInstructionByteSize(AbstractInstruction * self_in_callInstructionByteSize);
static sqInt NoDbgRegParms callTargetFromReturnAddress(AbstractInstruction * self_in_callTargetFromReturnAddress, sqInt callSiteReturnAddress);
static sqInt NoDbgRegParms computeMaximumSize(AbstractInstruction * self_in_computeMaximumSize);
static sqInt NoDbgRegParms concretizeAt(AbstractInstruction * self_in_concretizeAt, sqInt actualAddress);
static sqInt NoDbgRegParms concretizeCMPSMULL(AbstractInstruction * self_in_concretizeCMPSMULL);
static usqInt NoDbgRegParms concretizeConditionalInstruction(AbstractInstruction * self_in_concretizeConditionalInstruction);
static sqInt NoDbgRegParms concretizeFill32(AbstractInstruction * self_in_concretizeFill32);
static sqInt NoDbgRegParms concretizeMSR(AbstractInstruction * self_in_concretizeMSR);
static sqInt NoDbgRegParms concretizePushOrPopMultipleRegisters(AbstractInstruction * self_in_concretizePushOrPopMultipleRegisters, sqInt doPush);
static sqInt NoDbgRegParms concretizeSMULL(AbstractInstruction * self_in_concretizeSMULL);
static sqInt NoDbgRegParms conditionIsNotNever(AbstractInstruction * self_in_conditionIsNotNever, sqInt instr);
static sqInt NoDbgRegParms dataOpTyperdrnrmlsr(AbstractInstruction * self_in_dataOpTyperdrnrmlsr, sqInt armOpcode, sqInt destReg, sqInt srcReg, sqInt addReg, sqInt shft);
static sqInt NoDbgRegParms dispatchConcretize(AbstractInstruction * self_in_dispatchConcretize);
static usqInt NoDbgRegParms fmsrFromto(AbstractInstruction * self_in_fmsrFromto, sqInt regA, sqInt regB);
static usqInt NoDbgRegParms fsitodFromto(AbstractInstruction * self_in_fsitodFromto, sqInt regA, sqInt regB);
static sqInt NoDbgRegParms fullCallsAreRelative(AbstractInstruction * self_in_fullCallsAreRelative);
static void NoDbgRegParms genDivRRQuoRem(AbstractInstruction * self_in_genDivRRQuoRem, sqInt abstractRegDivisor, sqInt abstractRegDividend, sqInt abstractRegQuotient, sqInt abstractRegRemainder);
static AbstractInstruction * NoDbgRegParms genMarshallNArgsargargargarg(AbstractInstruction * self_in_genMarshallNArgsargargargarg, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3);
static AbstractInstruction * NoDbgRegParms genMulRR(AbstractInstruction * self_in_genMulRR, sqInt regSource, sqInt regDest);
static void NoDbgRegParms genPushRegisterArgsForAbortMissNumArgs(AbstractInstruction * self_in_genPushRegisterArgsForAbortMissNumArgs, sqInt numArgs);
static void NoDbgRegParms genPushRegisterArgsForNumArgsscratchReg(AbstractInstruction * self_in_genPushRegisterArgsForNumArgsscratchReg, sqInt numArgs, sqInt ignored);
static sqInt NoDbgRegParms genRemoveNArgsFromStack(AbstractInstruction * self_in_genRemoveNArgsFromStack, sqInt n);
static AbstractInstruction * NoDbgRegParms genRestoreRegs(AbstractInstruction * self_in_genRestoreRegs, sqInt regMask);
static AbstractInstruction * NoDbgRegParms genSaveRegs(AbstractInstruction * self_in_genSaveRegs, sqInt regMask);
static AbstractInstruction * NoDbgRegParms genSubstituteReturnAddress(AbstractInstruction * self_in_genSubstituteReturnAddress, sqInt retpc);
static sqInt NoDbgRegParms hasVarBaseRegister(AbstractInstruction * self_in_hasVarBaseRegister);
static sqInt NoDbgRegParms instructionBeforeAddress(AbstractInstruction * self_in_instructionBeforeAddress, sqInt followingAddress);
static sqInt NoDbgRegParms instructionIsBLX(AbstractInstruction * self_in_instructionIsBLX, sqInt instr);
static sqInt NoDbgRegParms instructionIsBL(AbstractInstruction * self_in_instructionIsBL, sqInt instr);
static sqInt NoDbgRegParms instructionIsBX(AbstractInstruction * self_in_instructionIsBX, sqInt instr);
static sqInt NoDbgRegParms instructionIsB(AbstractInstruction * self_in_instructionIsB, sqInt instr);
static sqInt NoDbgRegParms instructionIsCMP(AbstractInstruction * self_in_instructionIsCMP, sqInt instr);
static sqInt NoDbgRegParms instructionIsLDR(AbstractInstruction * self_in_instructionIsLDR, sqInt instr);
static sqInt NoDbgRegParms instructionIsOR(AbstractInstruction * self_in_instructionIsOR, sqInt instr);
static sqInt NoDbgRegParms instructionIsPush(AbstractInstruction * self_in_instructionIsPush, sqInt instr);
static sqInt NoDbgRegParms instructionSizeAt(AbstractInstruction * self_in_instructionSizeAt, sqInt pc);
static sqInt NoDbgRegParms inverseOpcodeFor(AbstractInstruction * self_in_inverseOpcodeFor, sqInt armOpcode);
static sqInt NoDbgRegParms isCallPrecedingReturnPC(AbstractInstruction * self_in_isCallPrecedingReturnPC, sqInt mcpc);
static sqInt NoDbgRegParms isInImmediateJumpRange(AbstractInstruction * self_in_isInImmediateJumpRange, usqIntptr_t operand);
static sqInt NoDbgRegParms isJumpAt(AbstractInstruction * self_in_isJumpAt, sqInt pc);
static sqInt NoDbgRegParms isPCRelativeValueLoad(AbstractInstruction * self_in_isPCRelativeValueLoad, unsigned int instr);
static sqInt NoDbgRegParms isWithinCallRange(AbstractInstruction * self_in_isWithinCallRange, sqInt anAddress);
static sqInt NoDbgRegParms jumpLongByteSize(AbstractInstruction * self_in_jumpLongByteSize);
static sqInt NoDbgRegParms jumpLongConditionalByteSize(AbstractInstruction * self_in_jumpLongConditionalByteSize);
static sqInt NoDbgRegParms jumpLongTargetBeforeFollowingAddress(AbstractInstruction * self_in_jumpLongTargetBeforeFollowingAddress, sqInt mcpc);
static usqInt NoDbgRegParms jumpTargetPCAt(AbstractInstruction * self_in_jumpTargetPCAt, sqInt pc);
static sqInt NoDbgRegParms ldrbrnplusimm(AbstractInstruction * self_in_ldrbrnplusimm, sqInt destReg, sqInt baseReg, sqInt u, sqInt immediate12bitValue);
static sqInt NoDbgRegParms ldrbrnrm(AbstractInstruction * self_in_ldrbrnrm, sqInt destReg, sqInt baseReg, sqInt offsetReg);
static sqInt NoDbgRegParms ldrhrnplusimm(AbstractInstruction * self_in_ldrhrnplusimm, sqInt destReg, sqInt baseReg, sqInt u, sqInt immediate8bitValue);
static sqInt NoDbgRegParms ldrhrnrm(AbstractInstruction * self_in_ldrhrnrm, sqInt destReg, sqInt baseReg, sqInt offsetReg);
static sqInt NoDbgRegParms ldrrnplusImm(AbstractInstruction * self_in_ldrrnplusImm, sqInt destReg, sqInt baseReg, sqInt immediate12bitValue);
static sqInt NoDbgRegParms ldrrnplusimm(AbstractInstruction * self_in_ldrrnplusimm, sqInt destReg, sqInt baseReg, sqInt u, sqInt immediate12bitValue);
static sqInt NoDbgRegParms ldrrnrm(AbstractInstruction * self_in_ldrrnrm, sqInt destReg, sqInt baseReg, sqInt offsetReg);
static sqInt NoDbgRegParms loadCwInto(AbstractInstruction * self_in_loadCwInto, sqInt destReg);
static sqInt NoDbgRegParms loadPICLiteralByteSize(AbstractInstruction * self_in_loadPICLiteralByteSize);
static sqInt NoDbgRegParms machineCodeWords(AbstractInstruction * self_in_machineCodeWords);
static sqInt NoDbgRegParms memM16xrregbasepuwloffset(AbstractInstruction * self_in_memM16xrregbasepuwloffset, sqInt cond, sqInt destReg, sqInt baseReg, sqInt postpreoffset, sqInt updown, sqInt weirdstuff, sqInt loadstore, sqInt offset8);
static sqInt NoDbgRegParms memM16xrregbasepuwlrm(AbstractInstruction * self_in_memM16xrregbasepuwlrm, sqInt cond, sqInt destReg, sqInt baseReg, sqInt postpreoffset, sqInt updown, sqInt weirdstuff, sqInt loadstore, sqInt offsetReg);
static sqInt NoDbgRegParms memMxrregbasepubwlimm(AbstractInstruction * self_in_memMxrregbasepubwlimm, sqInt cond, sqInt destReg, sqInt baseReg, sqInt postpreoffset, sqInt updown, sqInt byteword, sqInt weirdstuff, sqInt loadstore, sqInt offset);
static sqInt NoDbgRegParms memMxrregbasepubwlrmLsl2(AbstractInstruction * self_in_memMxrregbasepubwlrmLsl2, sqInt cond, sqInt destReg, sqInt baseReg, sqInt postpreoffset, sqInt updown, sqInt byteword, sqInt weirdstuff, sqInt loadstore, sqInt offsetReg);
static sqInt NoDbgRegParms memMxrregbasepubwlrm(AbstractInstruction * self_in_memMxrregbasepubwlrm, sqInt cond, sqInt destReg, sqInt baseReg, sqInt postpreoffset, sqInt updown, sqInt byteword, sqInt weirdstuff, sqInt loadstore, sqInt offsetReg);
static sqInt NoDbgRegParms memMxrregbaseublimm(AbstractInstruction * self_in_memMxrregbaseublimm, sqInt cond, sqInt destReg, sqInt baseReg, sqInt updown, sqInt byteword, sqInt loadstore, sqInt immediate12bitValue);
static sqInt NoDbgRegParms movsrn(AbstractInstruction * self_in_movsrn, sqInt destReg, sqInt srcReg);
static sqInt NoDbgRegParms movimmror(AbstractInstruction * self_in_movimmror, sqInt destReg, sqInt immediate8bitValue, sqInt rot);
static sqInt NoDbgRegParms movrn(AbstractInstruction * self_in_movrn, sqInt destReg, sqInt srcReg);
static sqInt NoDbgRegParms msr(AbstractInstruction * self_in_msr, sqInt flags);
static sqInt NoDbgRegParms mvnimmror(AbstractInstruction * self_in_mvnimmror, sqInt destReg, sqInt immediate8bitValue, sqInt rot);
static sqInt NoDbgRegParms numIntRegArgs(AbstractInstruction * self_in_numIntRegArgs);
static sqInt NoDbgRegParms orrimmror(AbstractInstruction * self_in_orrimmror, sqInt destReg, sqInt immediate8bitValue, sqInt rot);
static void NoDbgRegParms padIfPossibleWithStopsFromto(AbstractInstruction * self_in_padIfPossibleWithStopsFromto, sqInt startAddr, sqInt endAddr);
static sqInt NoDbgRegParms popR(AbstractInstruction * self_in_popR, sqInt dstReg);
static sqInt NoDbgRegParms pushLinkRegisterByteSize(AbstractInstruction * self_in_pushLinkRegisterByteSize);
static sqInt NoDbgRegParms pushR(AbstractInstruction * self_in_pushR, sqInt srcReg);
static void NoDbgRegParms relocateCallBeforeReturnPCby(AbstractInstruction * self_in_relocateCallBeforeReturnPCby, sqInt retpc, sqInt delta);
static sqInt NoDbgRegParms rewriteCallAttarget(AbstractInstruction * self_in_rewriteCallAttarget, usqInt callSiteReturnAddress, usqInt callTargetAddress);
static sqInt NoDbgRegParms rewriteCallFullAttarget(AbstractInstruction * self_in_rewriteCallFullAttarget, sqInt callSiteReturnAddress, sqInt callTargetAddress);
static sqInt NoDbgRegParms rewriteJumpFullAttarget(AbstractInstruction * self_in_rewriteJumpFullAttarget, sqInt callSiteReturnAddress, sqInt callTargetAddress);
static sqInt NoDbgRegParms rewriteJumpLongAttarget(AbstractInstruction * self_in_rewriteJumpLongAttarget, usqInt callSiteReturnAddress, usqInt callTargetAddress);
static sqInt NoDbgRegParms rewriteTransferAttarget(AbstractInstruction * self_in_rewriteTransferAttarget, usqInt callSiteReturnAddress, usqInt callTargetAddress);
static sqInt NoDbgRegParms setsConditionCodesFor(AbstractInstruction * self_in_setsConditionCodesFor, sqInt aConditionalJumpOpcode);
static sqInt NoDbgRegParms shiftSetsConditionCodesFor(AbstractInstruction * self_in_shiftSetsConditionCodesFor, sqInt aConditionalJumpOpcode);
static sqInt NoDbgRegParms stackPageInterruptHeadroomBytes(AbstractInstruction * self_in_stackPageInterruptHeadroomBytes);
static void NoDbgRegParms stopsFromto(AbstractInstruction * self_in_stopsFromto, sqInt startAddr, sqInt endAddr);
static sqInt NoDbgRegParms strbrnplusimm(AbstractInstruction * self_in_strbrnplusimm, sqInt destReg, sqInt baseReg, sqInt u, sqInt immediate12bitValue);
static sqInt NoDbgRegParms strbrnrm(AbstractInstruction * self_in_strbrnrm, sqInt srcReg, sqInt baseReg, sqInt offsetReg);
static sqInt NoDbgRegParms strhrnplusimm(AbstractInstruction * self_in_strhrnplusimm, sqInt destReg, sqInt baseReg, sqInt u, sqInt immediate8bitValue);
static sqInt NoDbgRegParms strhrnrm(AbstractInstruction * self_in_strhrnrm, sqInt srcReg, sqInt baseReg, sqInt offsetReg);
static sqInt NoDbgRegParms strrnplusImm(AbstractInstruction * self_in_strrnplusImm, sqInt srcReg, sqInt baseReg, sqInt immediate12bitValue);
static sqInt NoDbgRegParms strrnplusimm(AbstractInstruction * self_in_strrnplusimm, sqInt destReg, sqInt baseReg, sqInt u, sqInt immediate12bitValue);
static sqInt NoDbgRegParms strrnrm(AbstractInstruction * self_in_strrnrm, sqInt srcReg, sqInt baseReg, sqInt offsetReg);
static sqInt NoDbgRegParms subsrnimmror(AbstractInstruction * self_in_subsrnimmror, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot);
static sqInt NoDbgRegParms subrnimmror(AbstractInstruction * self_in_subrnimmror, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot);
static sqInt NoDbgRegParms tstrnimmror(AbstractInstruction * self_in_tstrnimmror, sqInt ignored, sqInt srcReg, sqInt immediate, sqInt rot);
static sqInt NoDbgRegParms zoneCallsAreRelative(AbstractInstruction * self_in_zoneCallsAreRelative);
static CogMethod * NoDbgRegParms cmHomeMethod(CogBlockMethod * self_in_cmHomeMethod);
static sqInt NoDbgRegParms isBranch(BytecodeDescriptor * self_in_isBranch);
static AbstractInstruction * NoDbgRegParms gAddCqR(sqInt quickConstant, sqInt reg);
static AbstractInstruction * NoDbgRegParms gAddCqRR(sqInt quickConstant, sqInt srcReg, sqInt destReg);
static AbstractInstruction * NoDbgRegParms gAddRRR(sqInt addendReg, sqInt badendReg, sqInt destReg);
static AbstractInstruction * NoDbgRegParms gAndCqR(sqInt quickConstant, sqInt reg);
static AbstractInstruction * NoDbgRegParms gAndCqRR(sqInt quickConstant, sqInt srcReg, sqInt destReg);
static AbstractInstruction * NoDbgRegParms gArithmeticShiftRightCqRR(sqInt quickConstant, sqInt srcReg, sqInt destReg);
extern sqInt abortOffset(void);
static void addCleanBlockStarts(void);
extern void addCogMethodsToHeapMap(void);
static sqInt NoDbgRegParms addressIsInCurrentCompilation(sqInt address);
static sqInt NoDbgRegParms addressIsInFixups(BytecodeFixup *address);
static sqInt NoDbgRegParms addressOfEndOfCaseinCPIC(sqInt n, CogMethod *cPIC);
static void alignMethodZoneBase(void);
static sqInt NoDbgRegParms alignUptoRoutineBoundary(sqInt anAddress);
static sqInt allMachineCodeObjectReferencesValid(void);
static sqInt allMethodsHaveCorrectHeader(void);
static AbstractInstruction * NoDbgRegParms annotateAbsolutePCRef(AbstractInstruction *abstractInstruction);
static AbstractInstruction * NoDbgRegParms annotateBytecode(AbstractInstruction *abstractInstruction);
static AbstractInstruction * NoDbgRegParms annotateobjRef(AbstractInstruction *abstractInstruction, sqInt anOop);
static void NoDbgRegParms assertSaneJumpTarget(AbstractInstruction *jumpTarget);
static void assertValidDualZone(void);
static sqInt NoDbgRegParms availableRegisterOrNoneIn(sqInt liveRegsMask);
static sqInt NoDbgRegParms blockDispatchTargetsForperformarg(CogMethod *cogMethod, usqInt (*binaryFunction)(sqInt mcpc, sqInt arg), sqInt arg);
extern sqInt bytecodePCForstartBcpcin(sqInt mcpc, sqInt startbcpc, CogBlockMethod *cogMethod);
static AbstractInstruction * NoDbgRegParms CallFullRTregistersToBeSavedMask(sqInt callTarget, sqInt registersToBeSaved);
static AbstractInstruction * NoDbgRegParms CallRTregistersToBeSavedMask(sqInt callTarget, sqInt registersToBeSaved);
static AbstractInstruction * NoDbgRegParms gCall(sqInt callTarget);
static AbstractInstruction * NoDbgRegParms gCmpCqR(sqInt quickConstant, sqInt reg);
extern void callCogCodePopReceiver(void);
extern void callCogCodePopReceiverAndClassRegs(void);
static sqInt NoDbgRegParms ceCPICMissreceiver(CogMethod *cPIC, sqInt receiver);
extern void ceFree(void *pointer);
static void* NoDbgRegParms ceMalloc(size_t size);
static sqInt NoDbgRegParms ceSICMiss(sqInt receiver);
static sqInt NoDbgRegParms checkIfValidOopRefAndTargetpccogMethod(sqInt annotation, char *mcpc, CogMethod *cogMethod);
static sqInt NoDbgRegParms checkIfValidOopRefpccogMethod(sqInt annotation, char *mcpc, CogMethod *cogMethod);
extern sqInt checkIntegrityOfObjectReferencesInCode(sqInt gcModes);
static sqInt NoDbgRegParms checkMaybeObjRefInClosedPIC(sqInt maybeObject);
static sqInt NoDbgRegParms checkValidObjectReferencesInClosedPIC(CogMethod *cPIC);
static sqInt NoDbgRegParms NeverInline cleanUpFailingCogCodeConstituents(CogMethod *cogMethodArg);
static sqInt NoDbgRegParms closedPICRefersToUnmarkedObject(CogMethod *cPIC);
extern char * codeEntryFor(char *address);
extern char * codeEntryNameFor(char *address);
extern sqInt cogCodeBase(void);
extern sqInt cogCodeConstituents(sqInt withDetails);
static void NoDbgRegParms cogExtendPICCaseNMethodtagisMNUCase(CogMethod *cPIC, sqInt caseNMethod, sqInt caseNTag, sqInt isMNUCase);
extern CogMethod * cogFullBlockMethodnumCopied(sqInt aMethodObj, sqInt numCopied);
extern void cogitPostGCAction(sqInt gcMode);
extern sqInt cogMethodDoesntLookKosher(CogMethod *cogMethod);
extern CogMethod * cogMNUPICSelectorreceivermethodOperandnumArgs(sqInt selector, sqInt rcvr, sqInt methodOperand, sqInt numArgs);
static CogMethod * NoDbgRegParms cogOpenPICSelectornumArgs(sqInt selector, sqInt numArgs);
static CogMethod * NoDbgRegParms cogPICSelectornumArgsCase0MethodCase1MethodtagisMNUCase(sqInt selector, sqInt numArgs, CogMethod *case0CogMethod, sqInt case1MethodOrNil, sqInt case1Tag, sqInt isMNUCase);
extern CogMethod * cogselector(sqInt aMethodObj, sqInt aSelectorOop);
static sqInt NoDbgRegParms collectCogConstituentForAnnotationMcpcBcpcMethod(BytecodeDescriptor *descriptor, sqInt isBackwardBranchAndAnnotation, char *mcpc, sqInt bcpc, void *cogMethodArg);
static sqInt NoDbgRegParms collectCogMethodConstituent(CogMethod *cogMethod);
extern void compactCogCompiledCode(void);
static void compactPICsWithFreedTargets(void);
static AbstractInstruction * compileAbort(void);
static sqInt NoDbgRegParms compileBlockDispatchFromto(sqInt lowBlockStartIndex, sqInt highBlockStartIndex);
static void NoDbgRegParms compileBlockEntry(BlockStart *blockStart);
static void NoDbgRegParms compileCallFornumArgsargargargargfloatResultRegregsToSave(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt resultRegOrNone, sqInt regMask);
static void NoDbgRegParms compileCallFornumArgsargargargargresultRegregsToSave(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt resultRegOrNone, sqInt regMask);
static void NoDbgRegParms compileCallFornumArgsargargargargresultRegresultRegregsToSave(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt resultRegOrNone, sqInt resultReg2OrNone, sqInt regMask);
static void NoDbgRegParms compileCallFornumArgsfloatArgfloatArgfloatArgfloatArgresultRegregsToSave(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt resultRegOrNone, sqInt regMask);
static AbstractInstruction * compileCPICEntry(void);
static sqInt NoDbgRegParms compileEntireFullBlockMethod(sqInt numCopied);
static void compileEntry(void);
static sqInt compileFullBlockEntry(void);
static sqInt compileMethodBody(void);
static sqInt NoDbgRegParms compilePICAbort(sqInt numArgs);
static AbstractInstruction * NoDbgRegParms compileStackOverflowCheck(sqInt canContextSwitch);
static void NoDbgRegParms compileTrampolineFornumArgsargargargargregsToSavepushLinkRegfloatResultReg(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone);
static void NoDbgRegParms compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultReg(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone);
static void NoDbgRegParms compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultRegresultReg(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt resultReg2OrNone);
static void NoDbgRegParms compileTrampolineFornumArgsfloatArgfloatArgfloatArgfloatArgregsToSavepushLinkRegresultReg(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone);
static void computeEntryOffsets(void);
static void computeFullBlockEntryOffsets(void);
static usqInt computeGoodVarBaseAddress(void);
static void computeMaximumSizes(void);
static sqInt NoDbgRegParms configureCPICCase0Case1MethodtagisMNUCasenumArgsdelta(CogMethod *cPIC, CogMethod *case0CogMethod, sqInt case1Method, sqInt case1Tag, sqInt isMNUCase, sqInt numArgs, sqInt addrDelta);
static sqInt NoDbgRegParms configureMNUCPICmethodOperandnumArgsdelta(CogMethod *cPIC, sqInt methodOperand, sqInt numArgs, sqInt addrDelta);
static sqInt NoDbgRegParms cPICCompactAndIsNowEmpty(CogMethod *cPIC);
static sqInt NoDbgRegParms cPICHasForwardedClass(CogMethod *cPIC);
static sqInt NoDbgRegParms cPICHasFreedTargets(CogMethod *cPIC);
static usqInt cPICPrototypeCaseOffset(void);
static sqInt NoDbgRegParms cPICHasTarget(CogMethod *cPIC, CogMethod *targetMethod);
static sqInt NoDbgRegParms createCPICData(CogMethod *cPIC);
static AbstractInstruction * NoDbgRegParms gDivRRQuoRem(sqInt rDivisor, sqInt rDividend, sqInt rQuotient, sqInt rRemainder);
extern sqInt defaultCogCodeSize(void);
static sqInt NoDbgRegParms deltaToSkipPrimAndErrorStoreInheader(sqInt aMethodObj, sqInt aMethodHeader);
static sqInt NoDbgRegParms endPCOf(sqInt aMethod);
extern void enterCogCodePopReceiver(void);
static sqInt NoDbgRegParms entryPointTagIsSelector(sqInt entryPoint);
static sqInt NoDbgRegParms expectedClosedPICPrototype(CogMethod *cPIC);
static sqInt extABytecode(void);
static sqInt extBBytecode(void);
static sqInt NoDbgRegParms fillInBlockHeadersAt(sqInt startAddress);
static void NoDbgRegParms fillInMethodHeadersizeselector(CogMethod *method, sqInt size, sqInt selector);
static sqInt NoDbgRegParms findBackwardBranchIsBackwardBranchMcpcBcpcMatchingBcpc(BytecodeDescriptor *descriptor, sqInt isBackwardBranchAndAnnotation, char *mcpc, sqInt bcpc, void *targetBcpc);
static usqInt NoDbgRegParms findBlockMethodWithEntrystartBcpc(sqInt blockEntryMcpc, sqInt startBcpc);
static usqInt NoDbgRegParms findMapLocationForMcpcinMethod(usqInt targetMcpc, CogMethod *cogMethod);
extern CogBlockMethod * findMethodForStartBcpcinHomeMethod(sqInt startbcpc, CogMethod *cogMethod);
static sqInt NoDbgRegParms findIsBackwardBranchMcpcBcpcMatchingMcpc(BytecodeDescriptor *descriptor, sqInt isBackwardBranchAndAnnotation, char *mcpc, sqInt bcpc, void *targetMcpc);
static sqInt NoDbgRegParms firstMappedPCFor(CogMethod *cogMethod);
static sqInt firstPrototypeMethodOop(void);
static BytecodeFixup * NoDbgRegParms fixupAt(sqInt fixupPC);
static void NoDbgRegParms followForwardedLiteralsImplementationIn(CogMethod *cogMethod);
extern void followForwardedLiteralsIn(CogMethod *cogMethod);
extern void followForwardedMethods(void);
static sqInt NoDbgRegParms followMaybeObjRefInClosedPICAt(sqInt mcpc);
static sqInt NoDbgRegParms followMethodReferencesInClosedPIC(CogMethod *cPIC);
extern void followMovableLiteralsAndUpdateYoungReferrers(void);
extern void freeCogMethod(CogMethod *cogMethod);
extern void freeUnmarkedMachineCode(void);
static AbstractInstruction * NoDbgRegParms genCallMustBeBooleanFor(sqInt boolean);
static AbstractInstruction * NoDbgRegParms genConditionalBranchoperand(sqInt opcode, sqInt operandOne);
static void (*genEnilopmartForandandforCallcalled(sqInt regArg1, sqInt regArg2OrNone, sqInt regArg3OrNone, sqInt forCall, char *trampolineName))(void);
static void NoDbgRegParms genEnilopmartReturn(sqInt forCall);
static void NoDbgRegParms NeverInline generateCaptureCStackPointers(sqInt captureFramePointer);
static void generateClosedPICPrototype(void);
static CogMethod * generateCogFullBlock(void);
static CogMethod * NoDbgRegParms generateCogMethod(sqInt selector);
static sqInt NoDbgRegParms generateMapAtstart(usqInt addressOrNull, usqInt startAddress);
static void generateOpenPICPrototype(void);
static void generateRunTimeTrampolines(void);
static void generateStackPointerCapture(void);
static void generateTrampolines(void);
static BytecodeDescriptor * NoDbgRegParms generatorForPC(sqInt pc);
static usqInt genFFICalloutTrampoline(void);
static void genGetLeafCallStackPointers(void);
static usqInt NoDbgRegParms genInnerPICAbortTrampoline(char *name);
static void (*genInvokeInterpretTrampoline(void))(void);
static void NoDbgRegParms genLoadInlineCacheWithSelector(sqInt selectorIndex);
static usqInt genReturnToInterpreterTrampoline(void);
static sqInt NoDbgRegParms genSmalltalkToCStackSwitch(sqInt pushLinkReg);
static usqInt NoDbgRegParms genTrampolineForcalledargfloatResult(void *aRoutine, char *aString, sqInt regOrConst0, sqInt resultReg);
static usqInt NoDbgRegParms genTrampolineForcalledargresultresult(void *aRoutine, char *aString, sqInt regOrConst0, sqInt resultReg, sqInt resultReg2);
static usqInt NoDbgRegParms genTrampolineForcalledfloatArgresult(void *aRoutine, char *aString, sqInt regOrConst0, sqInt resultReg);
static usqInt NoDbgRegParms genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegfloatResultRegappendOpcodes(void *aRoutine, char *trampolineName, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt appendBoolean);
static usqInt NoDbgRegParms genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(void *aRoutine, char *trampolineName, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt appendBoolean);
static usqInt NoDbgRegParms genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegresultRegappendOpcodes(void *aRoutine, char *trampolineName, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt resultReg2OrNone, sqInt appendBoolean);
static usqInt NoDbgRegParms genTrampolineForcallednumArgsfloatArgfloatArgfloatArgfloatArgregsToSavepushLinkRegresultRegappendOpcodes(void *aRoutine, char *trampolineName, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt appendBoolean);
static void NoDbgRegParms genTrampolineReturn(sqInt lnkRegWasPushed);
static AbstractInstruction * NoDbgRegParms gen(sqInt opcode);
static AbstractInstruction * NoDbgRegParms genoperand(sqInt opcode, sqInt operand);
static AbstractInstruction * NoDbgRegParms genoperandoperand(sqInt opcode, sqInt operandOne, sqInt operandTwo);
static AbstractInstruction * NoDbgRegParms genoperandoperandoperand(sqInt opcode, sqInt operandOne, sqInt operandTwo, sqInt operandThree);
static sqInt NoDbgRegParms getLiteral(sqInt litIndex);
static sqInt getOpcodeIndex(void);
static sqInt NoDbgRegParms incrementUsageOfTargetIfLinkedSendmcpcignored(sqInt annotation, char *mcpc, sqInt superfluity);
static sqInt initialClosedPICUsageCount(void);
static void initializeBackend(void);
extern void initializeCodeZoneFromupTo(sqInt startAddress, sqInt endAddress);
static sqInt initialMethodUsageCount(void);
static sqInt initialOpenPICUsageCount(void);
static sqInt NoDbgRegParms inverseBranchFor(sqInt opcode);
static sqInt NoDbgRegParms isPCMappedAnnotation(sqInt annotation);
extern sqInt isPCWithinMethodZone(void *address);
extern sqInt isSendReturnPC(sqInt retpc);
static AbstractInstruction * NoDbgRegParms gJumpFPEqual(void *jumpTarget);
static AbstractInstruction * NoDbgRegParms gJumpFPGreaterOrEqual(void *jumpTarget);
static AbstractInstruction * NoDbgRegParms gJumpFPGreater(void *jumpTarget);
static AbstractInstruction * NoDbgRegParms gJumpFPLessOrEqual(void *jumpTarget);
static AbstractInstruction * NoDbgRegParms gJumpFPLess(void *jumpTarget);
static AbstractInstruction * NoDbgRegParms gJumpFPNotEqual(void *jumpTarget);
static AbstractInstruction * NoDbgRegParms gLogicalShiftLeftCqR(sqInt quickConstant, sqInt reg);
static AbstractInstruction * NoDbgRegParms gLogicalShiftLeftCqRR(sqInt quickConstant, sqInt srcReg, sqInt destReg);
static AbstractInstruction * NoDbgRegParms gLogicalShiftRightCqRR(sqInt quickConstant, sqInt srcReg, sqInt destReg);
static AbstractInstruction * lastOpcode(void);
extern void linkSendAtintooffsetreceiver(sqInt callSiteReturnAddress, CogMethod *sendingMethod, CogMethod *targetMethod, sqInt theEntryOffset, sqInt receiver);
static BytecodeDescriptor * loadBytesAndGetDescriptor(void);
static void NoDbgRegParms loadSubsequentBytesForDescriptorat(BytecodeDescriptor *descriptor, sqInt pc);
static AbstractInstruction * NoDbgRegParms gMoveAwR(sqInt address, sqInt reg);
static AbstractInstruction * NoDbgRegParms gMoveCwR(sqInt wordConstant, sqInt reg);
static AbstractInstruction * NoDbgRegParms gMovePerfCnt64RL(sqInt destReg, sqInt liveRegisterMask);
static AbstractInstruction * NoDbgRegParms gMovePerfCnt64RRL(sqInt destRegLo, sqInt destRegHi, sqInt liveRegisterMask);
static usqInt NoDbgRegParms mapEndFor(CogMethod *cogMethod);
static sqInt NoDbgRegParms mapForperformUntilarg(CogMethod *cogMethod, sqInt (*functionSymbol)(sqInt annotation, char *mcpc, CogMethod *arg), CogMethod *arg);
static sqInt NoDbgRegParms mapObjectReferencesInClosedPIC(CogMethod *cPIC);
static void mapObjectReferencesInGeneratedRuntime(void);
static void mapObjectReferencesInMachineCodeForBecome(void);
static void mapObjectReferencesInMachineCodeForFullGC(void);
static void mapObjectReferencesInMachineCodeForYoungGC(void);
extern void mapObjectReferencesInMachineCode(sqInt gcMode);
extern void markAndTraceMachineCodeOfMarkedMethods(void);
static void markAndTraceObjectReferencesInGeneratedRuntime(void);
static sqInt NoDbgRegParms markAndTraceOrFreeCogMethodfirstVisit(CogMethod *cogMethod, sqInt firstVisit);
static sqInt NoDbgRegParms markAndTraceOrFreePICTargetin(sqInt entryPoint, CogMethod *cPIC);
static sqInt NoDbgRegParms markLiteralsAndUnlinkIfUnmarkedSendpcmethod(sqInt annotation, char *mcpc, CogMethod *cogMethod);
static sqInt NoDbgRegParms markLiteralspcmethod(sqInt annotation, char *mcpc, CogMethod *cogMethod);
extern void markMethodAndReferents(CogBlockMethod *aCogMethod);
extern usqInt maxCogMethodAddress(void);
static sqInt NoDbgRegParms maximumDistanceFromCodeZone(sqInt anAddress);
static sqInt maybeAllocAndInitIRCs(void);
static sqInt NoDbgRegParms maybeFreeCogMethodDoesntLookKosher(CogMethod *cogMethod);
static sqInt mclassCouldBeContext(void);
static sqInt mclassIsSmallInteger(void);
extern usqInt mcPCForBackwardBranchstartBcpcin(sqInt bcpc, sqInt startbcpc, CogBlockMethod *cogMethod);
static sqInt NoDbgRegParms methodhasSameCodeAscheckPenultimate(sqInt methodA, sqInt methodB, sqInt comparePenultimateLiteral);
extern sqInt mnuOffset(void);
static AbstractInstruction * NoDbgRegParms gNativePopR(sqInt reg);
static AbstractInstruction * NoDbgRegParms gNativePushR(sqInt reg);
static AbstractInstruction * NoDbgRegParms gNativeRetN(sqInt offset);
static sqInt NoDbgRegParms needsFrameIfImmutability(sqInt stackDelta);
static sqInt NoDbgRegParms needsFrameIfInBlock(sqInt stackDelta);
static sqInt NoDbgRegParms needsFrameNever(sqInt stackDelta);
static sqInt NoDbgRegParms noAssertMethodClassAssociationOf(sqInt methodPointer);
static sqInt noCogMethodsMaximallyMarked(void);
static sqInt NoDbgRegParms noTargetsFreeInClosedPIC(CogMethod *cPIC);
static AbstractInstruction * NoDbgRegParms gOrCqRR(sqInt quickConstant, sqInt srcReg, sqInt destReg);
static sqInt NoDbgRegParms outputInstructionsAt(sqInt startAddress);
static sqInt NoDbgRegParms outputInstructionsForGeneratedRuntimeAt(sqInt startAddress);
static AbstractInstruction * NoDbgRegParms gPushCw(sqInt wordConstant);
extern sqInt patchToOpenPICFornumArgsreceiver(sqInt selector, sqInt numArgs, sqInt receiver);
static sqInt picAbortDiscriminatorValue(void);
static sqInt picInterpretAbortOffset(void);
extern void printCogMethodFor(void *address);
extern void printTrampolineTable(void);
static sqInt processorHasDivQuoRemAndMClassIsSmallInteger(void);
static sqInt processorHasMultiplyAndMClassIsSmallInteger(void);
static void NoDbgRegParms recordGeneratedRunTimeaddress(char *aString, sqInt address);
extern sqInt recordPrimTraceFunc(void);
static void recordRunTimeObjectReferences(void);
static sqInt NoDbgRegParms registerMaskFor(sqInt reg);
static sqInt NoDbgRegParms registerMaskForand(sqInt reg1, sqInt reg2);
static void NoDbgRegParms relocateCallsAndSelfReferencesInMethod(CogMethod *cogMethod);
static void NoDbgRegParms relocateCallsInClosedPIC(CogMethod *cPIC);
static sqInt NoDbgRegParms relocateIfCallOrMethodReferencemcpcdelta(sqInt annotation, char *mcpc, CogMethod *refDeltaArg);
static sqInt NoDbgRegParms remapIfObjectRefpchasYoung(sqInt annotation, char *mcpc, CogMethod *hasYoungPtr);
static sqInt NoDbgRegParms remapMaybeObjRefInClosedPICAt(sqInt mcpc);
static void NoDbgRegParms rewriteCPICCaseAttagobjReftarget(sqInt followingAddress, sqInt newTag, sqInt newObjRef, sqInt newTarget);
static AbstractInstruction * NoDbgRegParms gSubCwR(sqInt wordConstant, sqInt reg);
static AbstractInstruction * NoDbgRegParms gSubRRR(sqInt subReg, sqInt fromReg, sqInt destReg);
static sqInt scanForCleanBlocks(void);
extern void setBreakMethod(sqInt anObj);
extern void setSelectorOfto(CogMethod *cogMethod, sqInt aSelectorOop);
static sqInt NoDbgRegParms spanForCleanBlockStartingAt(sqInt startPC);
static usqInt NoDbgRegParms stackCheckOffsetOfBlockAtisMcpc(sqInt blockEntryMcpc, sqInt mcpc);
static sqInt subsequentPrototypeMethodOop(void);
extern sqInt traceLinkedSendOffset(void);
static sqInt NoDbgRegParms trampolineArgConstant(sqInt booleanIntegerOrNil);
static char * NoDbgRegParms trampolineNamenumArgs(char *routinePrefix, sqInt numArgs);
static char * NoDbgRegParms trampolineNamenumArgslimit(char *routinePrefix, int numArgs, sqInt argsLimit);
static char * NoDbgRegParms trampolineNamenumRegArgs(char *routinePrefix, sqInt numArgs);
static sqInt unknownBytecode(void);
extern void unlinkAllSends(void);
static sqInt NoDbgRegParms unlinkIfFreeOrLinkedSendpcof(sqInt annotation, char *mcpc, CogMethod *theSelector);
static sqInt NoDbgRegParms unlinkIfInvalidClassSendpcignored(sqInt annotation, char *mcpc, sqInt superfluity);
static sqInt NoDbgRegParms unlinkIfLinkedSendToFreepcignored(sqInt annotation, char *mcpc, sqInt superfluity);
static sqInt NoDbgRegParms unlinkIfLinkedSendpcif(sqInt annotation, char *mcpc, CogMethod *criterionArg);
static sqInt NoDbgRegParms unlinkIfLinkedSendpcignored(sqInt annotation, char *mcpc, sqInt superfluity);
static sqInt NoDbgRegParms unlinkIfLinkedSendpcto(sqInt annotation, char *mcpc, CogMethod *theCogMethod);
extern void unlinkSendsLinkedForInvalidClasses(void);
extern void unlinkSendsOfisMNUSelector(sqInt selector, sqInt isMNUSelector);
extern void unlinkSendsToFree(void);
extern void unlinkSendsToMethodsSuchThatAndFreeIf(sqInt (*criterion)(CogMethod *), sqInt freeIfTrue);
extern void unlinkSendsToandFreeIf(sqInt targetMethodObject, sqInt freeIfTrue);
extern void voidCogCompiledCode(void);
static AbstractInstruction * NoDbgRegParms gXorCwR(sqInt wordConstant, sqInt reg);
static void zeroOpcodeIndex(void);
static void zeroOpcodeIndexForNewOpcodes(void);
static sqInt NoDbgRegParms counters(CogMethod * self_in_counters);
static void NoDbgRegParms addToOpenPICList(CogMethod *anOpenPIC);
static void NoDbgRegParms addToYoungReferrers(CogMethod *cogMethod);
static usqInt NoDbgRegParms allocate(sqInt numBytes);
extern CogMethod * cogMethodContaining(usqInt mcpc);
static void compactCompiledCode(void);
static void NoDbgRegParms ensureInYoungReferrers(CogMethod *cogMethod);
static void followForwardedLiteralsInOpenPICList(void);
static void NoDbgRegParms freeMethod(CogMethod *cogMethod);
static void freeOlderMethodsForCompaction(void);
extern sqInt kosherYoungReferrers(void);
static sqInt NoDbgRegParms mcpcisAtStackCheckOfBlockMethodIn(sqInt mcpc, CogMethod *cogMethod);
extern CogMethod * methodFor(void *address);
extern sqInt methodsCompiledToMachineCodeInto(sqInt arrayObj);
extern sqInt numMethods(void);
extern sqInt numMethodsOfType(sqInt cogMethodType);
static sqInt NoDbgRegParms occurrencesInYoungReferrers(CogMethod *cogMethod);
static CogMethod * NoDbgRegParms openPICWithSelector(sqInt aSelector);
static void planCompaction(void);
extern void printCogMethods(void);
extern void printCogMethodsOfType(sqInt cmType);
extern void printCogMethodsWithMethod(sqInt methodOop);
extern void printCogMethodsWithPrimitive(sqInt primIdx);
extern void printCogMethodsWithSelector(sqInt selectorOop);
extern void printCogYoungReferrers(void);
extern sqInt printOpenPICList(void);
extern sqInt pruneYoungReferrers(void);
static sqInt relocateAndPruneYoungReferrers(void);
static sqInt relocateMethodsPreCompaction(void);
static sqInt NoDbgRegParms removeFromOpenPICList(CogMethod *anOpenPIC);
static void NoDbgRegParms restorePICUsageCount(CogMethod *cogMethod);
static sqInt NoDbgRegParms roundUpLength(sqInt numBytes);
static void NoDbgRegParms savePICUsageCount(CogMethod *cogMethod);
static void voidOpenPICList(void);
static void voidUnpairedMethodList(void);
static void voidYoungReferrersPostTenureAll(void);
EXPORT(char *) whereIsMaybeCodeThing(sqInt anOop);
static sqInt zoneAlignment(void);
static sqInt NoDbgRegParms checkValidObjectReference(sqInt anOop);
static AbstractInstruction * NoDbgRegParms genCmpClassFloatCompactIndexR(sqInt reg);
static AbstractInstruction * NoDbgRegParms genCmpClassMethodContextCompactIndexR(sqInt reg);
static sqInt NoDbgRegParms genDoubleArithmeticpreOpCheck(sqInt arithmeticOperator, AbstractInstruction *(*preOpCheckOrNil)(int rcvrReg, int argReg));
static sqInt NoDbgRegParms genDoubleComparisoninvert(AbstractInstruction * NoDbgRegParms (*jumpOpcodeGenerator)(void *), sqInt invertComparison);
static sqInt NoDbgRegParms genGetMethodHeaderOfintoscratch(sqInt methodReg, sqInt headerReg, sqInt scratchReg);
static void NoDbgRegParms genLcByteSizeOfto(sqInt oop, sqInt resultRegister);
static void NoDbgRegParms genLcFloat32toOop(sqInt value, sqInt object);
static void NoDbgRegParms genLcFloat64toOop(sqInt value, sqInt object);
static void NoDbgRegParms genLcInstantiateOop(sqInt classOop);
static void NoDbgRegParms genLcInstantiateOopconstantIndexableSize(sqInt classOop, sqInt indexableSize);
static void NoDbgRegParms genLcInstantiateOopindexableSize(sqInt classOop, sqInt indexableSize);
static void NoDbgRegParms genLcInt64ToOop(sqInt value);
static void NoDbgRegParms genLcInt64ToOophighPart(sqInt valueLow, sqInt valueHigh);
static void NoDbgRegParms genLcOopToInt64(sqInt value);
static void NoDbgRegParms genLcOopToPointer(sqInt object);
static void NoDbgRegParms genLcOopToUInt64(sqInt value);
static void NoDbgRegParms genLcOoptoFloat32(sqInt object, sqInt value);
static void NoDbgRegParms genLcOoptoFloat64(sqInt object, sqInt value);
static void NoDbgRegParms genLcOoptoInt64highPart(sqInt object, sqInt valueLow, sqInt valueHigh);
static void NoDbgRegParms genLcOoptoUInt64highPart(sqInt object, sqInt valueLow, sqInt valueHigh);
static void NoDbgRegParms genLcPointerToOopclass(sqInt pointer, sqInt pointerClass);
static void NoDbgRegParms genLcUInt64ToOop(sqInt value);
static void NoDbgRegParms genLcUInt64ToOophighPart(sqInt valueLow, sqInt valueHigh);
static sqInt NoDbgRegParms genLoadSlotsourceRegdestReg(sqInt index, sqInt sourceReg, sqInt destReg);
static sqInt genPrimitiveAdd(void);
static sqInt genPrimitiveAsFloat(void);
static sqInt genPrimitiveBitAnd(void);
static sqInt genPrimitiveBitOr(void);
static sqInt genPrimitiveBitShift(void);
static sqInt genPrimitiveBitXor(void);
static sqInt genPrimitiveClass(void);
static sqInt genPrimitiveDiv(void);
static sqInt genPrimitiveDivide(void);
static sqInt genPrimitiveEqual(void);
static sqInt genPrimitiveFloatAdd(void);
static sqInt genPrimitiveFloatDivide(void);
static sqInt genPrimitiveFloatEqual(void);
static sqInt genPrimitiveFloatGreaterOrEqual(void);
static sqInt genPrimitiveFloatGreaterThan(void);
static sqInt genPrimitiveFloatLessOrEqual(void);
static sqInt genPrimitiveFloatLessThan(void);
static sqInt genPrimitiveFloatMultiply(void);
static sqInt genPrimitiveFloatNotEqual(void);
static sqInt genPrimitiveFloatSquareRoot(void);
static sqInt genPrimitiveFloatSubtract(void);
static sqInt genPrimitiveGreaterOrEqual(void);
static sqInt genPrimitiveGreaterThan(void);
static sqInt genPrimitiveHighBit(void);
static sqInt genPrimitiveIdentical(void);
static sqInt genPrimitiveLessOrEqual(void);
static sqInt genPrimitiveLessThan(void);
static sqInt genPrimitiveMod(void);
static sqInt genPrimitiveMultiply(void);
static sqInt genPrimitiveNewMethod(void);
static sqInt genPrimitiveNotEqual(void);
static sqInt genPrimitiveNotIdentical(void);
static sqInt genPrimitiveQuo(void);
static sqInt genPrimitiveSlotAt(void);
static sqInt genPrimitiveSlotAtPut(void);
static sqInt genPrimitiveSubtract(void);
static sqInt genPrimitiveUninitializedNewWithArg(void);
static sqInt NoDbgRegParms genPureDoubleArithmeticpreOpCheck(sqInt arithmeticOperator, AbstractInstruction *(*preOpCheckOrNil)(int rcvrReg, int argReg));
static sqInt NoDbgRegParms genPureDoubleComparisoninvert(AbstractInstruction * NoDbgRegParms (*jumpOpcodeGenerator)(void *), sqInt invertComparison);
static sqInt NoDbgRegParms genSmallIntegerComparison(sqInt jumpOpcode);
static sqInt NoDbgRegParms genSmallIntegerComparisonorDoubleComparisoninvert(sqInt jumpOpcode, AbstractInstruction * NoDbgRegParms (*jumpFPOpcodeGenerator)(void *), sqInt invertComparison);
static sqInt NoDbgRegParms isUnannotatableConstant(CogSimStackEntry *simStackEntry);
static sqInt NoDbgRegParms maybeGenConvertIfSmallFloatInscratchRegintoandJumpTo(sqInt oopReg, sqInt scratch, sqInt dpReg, AbstractInstruction *targetInst);
static sqInt NoDbgRegParms classForInlineCacheTag(sqInt inlineCacheTag);
static sqInt NoDbgRegParms genAddSmallIntegerTagsTo(sqInt aRegister);
static sqInt NoDbgRegParms genClearAndSetSmallIntegerTagsIn(sqInt scratchReg);
static void NoDbgRegParms genConvertCharacterToSmallIntegerInReg(sqInt reg);
static sqInt NoDbgRegParms genConvertIntegerInRegtoSmallIntegerInReg(sqInt srcReg, sqInt destReg);
static sqInt NoDbgRegParms genConvertIntegerToSmallIntegerInReg(sqInt reg);
static void NoDbgRegParms genConvertSmallIntegerToCharacterInReg(sqInt reg);
static sqInt NoDbgRegParms genConvertSmallIntegerToIntegerInReg(sqInt reg);
static void generateLowcodeObjectTrampolines(void);
static sqInt NoDbgRegParms genGetHashFieldNonImmOfasSmallIntegerInto(sqInt instReg, sqInt destReg);
static sqInt NoDbgRegParms genGetHashFieldNonImmOfinto(sqInt instReg, sqInt destReg);
static AbstractInstruction * NoDbgRegParms genGetInlineCacheClassTagFromintoforEntry(sqInt sourceReg, sqInt destReg, sqInt forEntry);
static sqInt NoDbgRegParms genGetNumBytesOfinto(sqInt srcReg, sqInt destReg);
static sqInt NoDbgRegParms genGetOverflowSlotsOfinto(sqInt srcReg, sqInt destReg);
static AbstractInstruction * NoDbgRegParms genJumpIsSmallIntegerValuescratch(sqInt aRegister, sqInt scratchReg);
static AbstractInstruction * NoDbgRegParms genJumpNotSmallIntegerInScratchReg(sqInt aRegister);
static AbstractInstruction * NoDbgRegParms genJumpNotSmallIntegerValuescratch(sqInt aRegister, sqInt scratchReg);
static AbstractInstruction * NoDbgRegParms genJumpNotSmallInteger(sqInt aRegister);
static AbstractInstruction * NoDbgRegParms genJumpSmallInteger(sqInt aRegister);
static void NoDbgRegParms genLcInt32ToOop(sqInt value);
static void NoDbgRegParms genLcOopToInt32(sqInt value);
static void NoDbgRegParms genLcOopToUInt32(sqInt value);
static void NoDbgRegParms genLcUInt32ToOop(sqInt value);
static sqInt genPrimitiveAtPut(void);
static sqInt NoDbgRegParms genPrimitiveAtPutSigned(sqInt signedVersion);
static sqInt NoDbgRegParms genPrimitiveAtSigned(sqInt signedVersion);
static sqInt genPrimitiveIdentityHash(void);
static sqInt genPrimitiveImmediateAsInteger(void);
static sqInt genPrimitiveNew(void);
static sqInt genPrimitiveNewWithArg(void);
static sqInt genPrimitiveShallowCopy(void);
static sqInt genPrimitiveStringAt(void);
static sqInt genPrimitiveStringAtPut(void);
static sqInt NoDbgRegParms genRemoveSmallIntegerTagsInScratchReg(sqInt scratchReg);
static sqInt NoDbgRegParms genShiftAwaySmallIntegerTagsInScratchReg(sqInt scratchReg);
static sqInt NoDbgRegParms getLiteralCountOfplusOneinBytesintoscratch(sqInt methodReg, sqInt plusOne, sqInt inBytes, sqInt litCountReg, sqInt scratchReg);
static sqInt NoDbgRegParms inlineCacheTagForInstance(sqInt oop);
static AbstractInstruction * NoDbgRegParms jumpNotSmallIntegerUnsignedValueInRegister(sqInt reg);
static sqInt NoDbgRegParms markAndTraceCacheTagLiteralinatpc(sqInt literal, CogMethod *cogMethodOrNil, usqInt address);
static sqInt numSmallIntegerBits(void);
static sqInt NoDbgRegParms validInlineCacheTag(usqInt classIndexOrTagPattern);
static void callStoreCheckTrampoline(void);
static sqInt NoDbgRegParms checkValidDerivedObjectReference(sqInt bodyAddress);
static sqInt NoDbgRegParms checkValidOopReference(sqInt anOop);
static sqInt NoDbgRegParms couldBeDerivedObject(sqInt bodyAddress);
static sqInt NoDbgRegParms couldBeObject(sqInt literal);
static usqInt NoDbgRegParms genActiveContextTrampolineLargeinBlockcalled(sqInt isLarge, sqInt isInBlock, char *aString);
static AbstractInstruction * NoDbgRegParms genAllocFloatValueintoscratchRegscratchReg(sqInt dpreg, sqInt resultReg, sqInt scratch1, sqInt scratch2);
static AbstractInstruction * NoDbgRegParms genCheckRememberedBitOfscratch(sqInt objReg, sqInt scratchReg);
static sqInt NoDbgRegParms genConvertCharacterToCodeInReg(sqInt reg);
static sqInt NoDbgRegParms genConvertIntegerToCharacterInReg(sqInt reg);
static sqInt NoDbgRegParms genCreateClosureAtnumArgsnumCopiedcontextNumArgslargeinBlock(sqInt bcpc, sqInt numArgs, sqInt numCopied, sqInt ctxtNumArgs, sqInt isLargeCtxt, sqInt isInBlock);
static sqInt NoDbgRegParms genCreateFullClosurenumArgsnumCopiedignoreContextcontextNumArgslargeinBlock(sqInt compiledBlock, sqInt numArgs, sqInt numCopied, sqInt ignoreContext, sqInt contextNumArgs, sqInt contextIsLarge, sqInt contextIsBlock);
static sqInt NoDbgRegParms genEnsureObjInRegNotForwardedscratchReg(sqInt reg, sqInt scratch);
static sqInt NoDbgRegParms genEnsureOopInRegNotForwardedscratchReg(sqInt reg, sqInt scratch);
static sqInt NoDbgRegParms genEnsureOopInRegNotForwardedscratchRegifForwarderifNotForwarder(sqInt reg, sqInt scratch, void *fwdJumpTarget, void *nonFwdJumpTargetOrZero);
static sqInt NoDbgRegParms genEnsureOopInRegNotForwardedscratchRegupdatingSlotin(sqInt reg, sqInt scratch, sqInt index, sqInt objReg);
static void generateObjectRepresentationTrampolines(void);
static sqInt NoDbgRegParms genGetActiveContextLargeinBlock(sqInt isLarge, sqInt isInBlock);
static sqInt NoDbgRegParms genGetActiveContextNumArgslargeinBlock(sqInt numArgs, sqInt isLargeContext, sqInt isInBlock);
static sqInt NoDbgRegParms genGetBitsofFormatByteOfinto(sqInt mask, sqInt sourceReg, sqInt destReg);
static sqInt NoDbgRegParms genGetClassIndexOfNonImminto(sqInt sourceReg, sqInt destReg);
static sqInt NoDbgRegParms genGetClassObjectOfClassIndexintoscratchReg(sqInt instReg, sqInt destReg, sqInt scratchReg);
static sqInt NoDbgRegParms genGetClassObjectOfintoscratchRegmayBeAForwarder(sqInt instReg, sqInt destReg, sqInt scratchReg, sqInt mayBeForwarder);
static AbstractInstruction * NoDbgRegParms genGetClassTagOfintoscratchReg(sqInt instReg, sqInt destReg, sqInt scratchReg);
static sqInt NoDbgRegParms genGetCompactClassIndexNonImmOfinto(sqInt instReg, sqInt destReg);
static sqInt NoDbgRegParms genGetDoubleValueOfinto(sqInt srcReg, sqInt destFPReg);
static sqInt NoDbgRegParms genGetFormatOfinto(sqInt srcReg, sqInt destReg);
static sqInt NoDbgRegParms genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(sqInt sourceReg, sqInt destReg, sqInt scratchRegOrNone);
static sqInt NoDbgRegParms genGetNumSlotsOfinto(sqInt srcReg, sqInt destReg);
static sqInt NoDbgRegParms genGetRawSlotSizeOfNonImminto(sqInt sourceReg, sqInt destReg);
static AbstractInstruction * NoDbgRegParms genJumpImmediate(sqInt aRegister);
#if IMMUTABILITY
static AbstractInstruction * NoDbgRegParms genJumpImmutablescratchReg(sqInt sourceReg, sqInt scratchReg);
#endif /* IMMUTABILITY */
#if IMMUTABILITY
static AbstractInstruction * NoDbgRegParms genJumpMutablescratchReg(sqInt sourceReg, sqInt scratchReg);
#endif /* IMMUTABILITY */
static AbstractInstruction * NoDbgRegParms genJumpNotCharacterInScratchReg(sqInt reg);
static void NoDbgRegParms genLcFirstFieldPointer(sqInt objectReg);
static void NoDbgRegParms genLcFirstIndexableFieldPointer(sqInt objectReg);
static void NoDbgRegParms genLcIsBytesto(sqInt objectReg, sqInt valueReg);
static void NoDbgRegParms genLcIsFloatObjectto(sqInt objectReg, sqInt valueReg);
static void NoDbgRegParms genLcIsIndexableto(sqInt objectReg, sqInt valueReg);
static void NoDbgRegParms genLcIsIntegerObjectto(sqInt objectReg, sqInt valueReg);
static void NoDbgRegParms genLcIsPointersto(sqInt objectReg, sqInt valueReg);
static void NoDbgRegParms genLcIsWordsOrBytesto(sqInt objectReg, sqInt valueReg);
static void NoDbgRegParms genLcIsWordsto(sqInt objectReg, sqInt valueReg);
static void NoDbgRegParms genLcLoadObjectat(sqInt object, sqInt fieldIndex);
static void NoDbgRegParms genLcLoadObjectfield(sqInt object, sqInt fieldIndex);
static void NoDbgRegParms genLcStoreobjectat(sqInt value, sqInt object, sqInt fieldIndex);
static void NoDbgRegParms genLcStoreobjectfield(sqInt value, sqInt object, sqInt fieldIndex);
static sqInt NoDbgRegParms genNewArrayOfSizeinitialized(sqInt size, sqInt initialize);
static sqInt NoDbgRegParms genNoPopCreateClosureAtnumArgsnumCopiedcontextNumArgslargeinBlock(sqInt bcpc, sqInt numArgs, sqInt numCopied, sqInt ctxtNumArgs, sqInt isLargeCtxt, sqInt isInBlock);
static sqInt genPrimitiveAsCharacter(void);
static sqInt genPrimitiveAt(void);
static sqInt NoDbgRegParms genPrimitiveIdenticalOrNotIf(sqInt orNot);
static sqInt genPrimitiveIntegerAt(void);
static sqInt genPrimitiveIntegerAtPut(void);
static sqInt genPrimitiveMakePoint(void);
static sqInt genPrimitiveObjectAt(void);
static sqInt genPrimitiveSize(void);
static sqInt genPrimitiveStringCompareWith(void);
static sqInt genPrimitiveStringReplace(void);
static sqInt NoDbgRegParms genSetSmallIntegerTagsIn(sqInt scratchReg);
static usqInt genStoreCheckContextReceiverTrampoline(void);
static sqInt NoDbgRegParms genStoreCheckReceiverRegvalueRegscratchReginFrame(sqInt destReg, sqInt valueReg, sqInt scratchReg, sqInt inFrame);
static sqInt NoDbgRegParms genStoreSourceRegslotIndexdestRegscratchReginFrameneedsStoreCheck(sqInt sourceReg, sqInt index, sqInt destReg, sqInt scratchReg, sqInt inFrame, sqInt needsStoreCheck);
static sqInt NoDbgRegParms genStoreSourceRegslotIndexintoNewObjectInDestReg(sqInt sourceReg, sqInt index, sqInt destReg);
#if IMMUTABILITY
static usqInt NoDbgRegParms genStoreTrampolineCalledinstVarIndex(char *trampolineName, sqInt instVarIndex);
#endif /* IMMUTABILITY */
#if IMMUTABILITY
static sqInt NoDbgRegParms genStoreWithImmutabilityAndStoreCheckSourceRegslotIndexdestRegscratchRegneedRestoreRcvr(sqInt sourceReg, sqInt index, sqInt destReg, sqInt scratchReg, sqInt needRestoreRcvr);
#endif /* IMMUTABILITY */
#if IMMUTABILITY
static sqInt NoDbgRegParms genStoreWithImmutabilityButNoStoreCheckSourceRegslotIndexdestRegscratchRegneedRestoreRcvr(sqInt sourceReg, sqInt index, sqInt destReg, sqInt scratchReg, sqInt needRestoreRcvr);
#endif /* IMMUTABILITY */
#if IMMUTABILITY
static sqInt NoDbgRegParms genStoreWithImmutabilityCheckSourceRegslotIndexdestRegscratchRegneedsStoreCheckneedRestoreRcvr(sqInt sourceReg, sqInt index, sqInt destReg, sqInt scratchReg, sqInt needsStoreCheck, sqInt needRestoreRcvr);
#endif /* IMMUTABILITY */
static sqInt getActiveContextAllocatesInMachineCode(void);
static sqInt NoDbgRegParms inlineCacheTagIsYoung(sqInt cacheTag);
static AbstractInstruction * NoDbgRegParms jumpNotCharacterUnsignedValueInRegister(sqInt reg);
static sqInt NoDbgRegParms markAndTraceLiteralinatpc(sqInt literal, CogMethod *cogMethodOrNil, usqInt address);
static void NoDbgRegParms markAndTraceLiteralinat(sqInt literal, CogMethod *cogMethod, sqInt *address);
static void NoDbgRegParms markAndTraceUpdatedLiteralin(sqInt objOop, CogMethod *cogMethodOrNil);
static sqInt NoDbgRegParms maybeCompileRetryOfonPrimitiveFailflags(void (*primitiveRoutine)(void), sqInt primIndex, sqInt flags);
static sqInt NoDbgRegParms maybeShiftClassTagRegisterForMethodCacheProbe(sqInt classTagReg);
static sqInt numCharacterBits(void);
static sqInt NoDbgRegParms remapObject(sqInt objOop);
static sqInt NoDbgRegParms remapOop(sqInt objOop);
static sqInt NoDbgRegParms shouldAnnotateObjectReference(sqInt anOop);
static sqInt NoDbgRegParms slotOffsetOfInstVarIndex(sqInt index);
static sqInt NoDbgRegParms callFullInstructionByteSize(AbstractInstruction * self_in_callFullInstructionByteSize);
static sqInt NoDbgRegParms cmpC32RTempByteSize(AbstractInstruction * self_in_cmpC32RTempByteSize);
static sqInt NoDbgRegParms concretizeLiteral(AbstractInstruction * self_in_concretizeLiteral);
static sqInt NoDbgRegParms inlineCacheTagAt(AbstractInstruction * self_in_inlineCacheTagAt, sqInt callSiteReturnAddress);
static sqInt NoDbgRegParms isPCDependent(AbstractInstruction * self_in_isPCDependent);
static sqInt NoDbgRegParms literalBeforeFollowingAddress(AbstractInstruction * self_in_literalBeforeFollowingAddress, sqInt followingAddress);
static sqInt NoDbgRegParms literalLoadInstructionBytes(AbstractInstruction * self_in_literalLoadInstructionBytes);
static sqInt NoDbgRegParms loadLiteralByteSize(AbstractInstruction * self_in_loadLiteralByteSize);
static sqInt NoDbgRegParms machineCodeBytes(AbstractInstruction * self_in_machineCodeBytes);
static sqInt NoDbgRegParms nsSendCacheAt(AbstractInstruction * self_in_nsSendCacheAt, sqInt callSiteReturnAddress);
static sqInt NoDbgRegParms outOfLineLiteralOpcodeLimit(AbstractInstruction * self_in_outOfLineLiteralOpcodeLimit);
static sqInt NoDbgRegParms pcRelativeAddressAt(AbstractInstruction * self_in_pcRelativeAddressAt, sqInt instrAddress);
static void NoDbgRegParms relocateMethodReferenceBeforeAddressby(AbstractInstruction * self_in_relocateMethodReferenceBeforeAddressby, sqInt pc, sqInt delta);
static sqInt NoDbgRegParms rewriteFullTransferAttargetexpectedInstruction(AbstractInstruction * self_in_rewriteFullTransferAttargetexpectedInstruction, usqInt callSiteReturnAddress, usqInt callTargetAddress, sqInt expectedInstruction);
static sqInt NoDbgRegParms rewriteInlineCacheAttagtarget(AbstractInstruction * self_in_rewriteInlineCacheAttagtarget, usqInt callSiteReturnAddress, sqInt cacheTag, usqInt callTargetAddress);
static void NoDbgRegParms rewriteInlineCacheTagat(AbstractInstruction * self_in_rewriteInlineCacheTagat, sqInt cacheTag, sqInt callSiteReturnAddress);
static usqInt NoDbgRegParms sizePCDependentInstructionAt(AbstractInstruction * self_in_sizePCDependentInstructionAt, sqInt eventualAbsoluteAddress);
static void NoDbgRegParms storeLiteralbeforeFollowingAddress(AbstractInstruction * self_in_storeLiteralbeforeFollowingAddress, sqInt literal, sqInt followingAddress);
static void NoDbgRegParms updateLabel(AbstractInstruction * self_in_updateLabel, AbstractInstruction *labelInstruction);
static sqInt NoDbgRegParms usesOutOfLineLiteral(AbstractInstruction * self_in_usesOutOfLineLiteral);
static SimStackEntry * NoDbgRegParms ensureSpilledAtfrom(SimStackEntry * self_in_ensureSpilledAtfrom, sqInt baseOffset, sqInt baseRegister);
static sqInt NoDbgRegParms isSameEntryAs(SimStackEntry * self_in_isSameEntryAs, CogSimStackEntry *ssEntry);
static sqInt NoDbgRegParms mayBeAForwarder(SimStackEntry * self_in_mayBeAForwarder);
static void NoDbgRegParms popToReg(SimStackEntry * self_in_popToReg, sqInt reg);
static sqInt NoDbgRegParms registerMask(SimStackEntry * self_in_registerMask);
static sqInt NoDbgRegParms registerMaskOrNone(SimStackEntry * self_in_registerMaskOrNone);
static sqInt NoDbgRegParms registerOrNone(SimStackEntry * self_in_registerOrNone);
static void NoDbgRegParms storeToReg(SimStackEntry * self_in_storeToReg, sqInt reg);
static void NoDbgRegParms ensureIsMarkedAsSpilled(CogSimStackNativeEntry * self_in_ensureIsMarkedAsSpilled);
static void NoDbgRegParms ensureSpilledSPscratchRegister(CogSimStackNativeEntry * self_in_ensureSpilledSPscratchRegister, sqInt spRegister, sqInt scratchRegister);
static sqInt NoDbgRegParms nativeFloatRegisterMask(CogSimStackNativeEntry * self_in_nativeFloatRegisterMask);
static sqInt NoDbgRegParms nativeFloatRegisterOrNone(CogSimStackNativeEntry * self_in_nativeFloatRegisterOrNone);
static void NoDbgRegParms nativePopToReg(CogSimStackNativeEntry * self_in_nativePopToReg, sqInt reg);
static void NoDbgRegParms nativePopToRegsecondReg(CogSimStackNativeEntry * self_in_nativePopToRegsecondReg, sqInt reg, sqInt secondReg);
static sqInt NoDbgRegParms nativeRegisterMask(CogSimStackNativeEntry * self_in_nativeRegisterMask);
static sqInt NoDbgRegParms nativeRegisterOrNone(CogSimStackNativeEntry * self_in_nativeRegisterOrNone);
static sqInt NoDbgRegParms nativeRegisterSecondOrNone(CogSimStackNativeEntry * self_in_nativeRegisterSecondOrNone);
static void NoDbgRegParms nativeStackPopToReg(CogSimStackNativeEntry * self_in_nativeStackPopToReg, sqInt reg);
static void NoDbgRegParms nativeStackPopToRegsecondReg(CogSimStackNativeEntry * self_in_nativeStackPopToRegsecondReg, sqInt reg, sqInt secondReg);
static sqInt NoDbgRegParms spillingNeedsScratchRegister(CogSimStackNativeEntry * self_in_spillingNeedsScratchRegister);
static sqInt NoDbgRegParms stackSpillSize(CogSimStackNativeEntry * self_in_stackSpillSize);
static sqInt NoDbgRegParms isMergeFixup(BytecodeFixup * self_in_isMergeFixup);
static AbstractInstruction * NoDbgRegParms allocateLiteral(sqInt aLiteral);
static AbstractInstruction * NoDbgRegParms checkLiteralforInstruction(sqInt literal, AbstractInstruction *anInstruction);
static AbstractInstruction * NoDbgRegParms checkQuickConstantforInstruction(sqInt literal, AbstractInstruction *anInstruction);
static sqInt NoDbgRegParms dumpLiterals(sqInt generateBranchAround);
static sqInt NoDbgRegParms literalInstructionInRange(AbstractInstruction *litInst);
static AbstractInstruction * NoDbgRegParms locateLiteral(sqInt aLiteral);
static sqInt NoDbgRegParms mustDumpLiterals(sqInt currentOpcodeIndex);
extern sqInt cogMethodHasExternalPrim(CogMethod *aCogMethod);
extern sqInt cogMethodHasMachineCodePrim(CogMethod *aCogMethod);
static sqInt compileBlockDispatch(void);
static void compileGetErrorCode(void);
static sqInt compileInterpreterPrimitive(void);
static sqInt NoDbgRegParms compileInterpreterPrimitiveflags(void (*primitiveRoutine)(void), sqInt flags);
static sqInt NoDbgRegParms compileOnStackExternalPrimitiveflags(void (*primitiveRoutine)(void), sqInt flags);
static AbstractInstruction * NoDbgRegParms compileOpenPICMethodCacheProbeForwithShiftbaseRegOrNone(sqInt selector, sqInt shift, sqInt baseRegOrNone);
static void NoDbgRegParms compileOpenPICnumArgs(sqInt selector, sqInt numArgs);
static AbstractInstruction * NoDbgRegParms compilePerformMethodCacheProbeForwithShiftbaseRegOrNone(sqInt selectorReg, sqInt shift, sqInt baseRegOrNone);
static sqInt compilePrimitive(void);
static sqInt extendedPushBytecode(void);
static sqInt extendedStoreAndPopBytecode(void);
static sqInt extendedStoreBytecode(void);
static sqInt frameOffsetOfNativeFrameMark(void);
static sqInt frameOffsetOfNativeFramePointer(void);
static sqInt frameOffsetOfNativeStackPointer(void);
static sqInt frameOffsetOfPreviousNativeStackPointer(void);
static sqInt NoDbgRegParms frameOffsetOfTemporary(sqInt index);
static sqInt genCallMappedInlinedPrimitive(void);
static AbstractInstruction * NoDbgRegParms genDoubleFailIfZeroArgRcvrarg(int rcvrReg, int argReg);
static sqInt genExtendedSendBytecode(void);
static sqInt genExtendedSuperBytecode(void);
static sqInt genExtJumpIfFalse(void);
static sqInt genExtJumpIfTrue(void);
static sqInt genExtNopBytecode(void);
static sqInt genExtPushCharacterBytecode(void);
static sqInt genExtPushIntegerBytecode(void);
static sqInt genExtPushLiteralBytecode(void);
static sqInt genExtPushLiteralVariableBytecode(void);
static sqInt genExtPushPseudoVariable(void);
static sqInt genExtPushReceiverVariableBytecode(void);
static sqInt genExtSendBytecode(void);
static sqInt genExtSendSuperBytecode(void);
static sqInt genExtStoreAndPopLiteralVariableBytecode(void);
static sqInt genExtStoreAndPopReceiverVariableBytecode(void);
static sqInt genExtStoreLiteralVariableBytecode(void);
static sqInt genExtStoreReceiverVariableBytecode(void);
static sqInt genExtUnconditionalJump(void);
static sqInt genFastPrimFail(void);
static void NoDbgRegParms genFastPrimTraceUsingand(sqInt r1, sqInt r2);
static void genLoadNewMethod(void);
static sqInt genLongJumpIfFalse(void);
static sqInt genLongJumpIfTrue(void);
static sqInt genLongPushTemporaryVariableBytecode(void);
static sqInt genLongStoreAndPopTemporaryVariableBytecode(void);
static sqInt genLongStoreTemporaryVariableBytecode(void);
static sqInt genLongUnconditionalBackwardJump(void);
static sqInt genLongUnconditionalForwardJump(void);
static sqInt NoDbgRegParms genLookupForPerformNumArgs(sqInt numArgs);
static usqInt NoDbgRegParms genMustBeBooleanTrampolineForcalled(sqInt boolean, char *trampolineName);
static sqInt genPrimitiveHashMultiply(void);
static void NoDbgRegParms genPrimReturnEnterCogCodeEnilopmart(sqInt profiling);
static sqInt genPushConstantFalseBytecode(void);
static sqInt genPushConstantNilBytecode(void);
static sqInt genPushConstantOneBytecode(void);
static sqInt genPushConstantTrueBytecode(void);
static sqInt genPushConstantZeroBytecode(void);
static sqInt genPushLiteralConstantBytecode(void);
static sqInt genPushLiteralVariable16CasesBytecode(void);
static sqInt genPushLiteralVariableBytecode(void);
static sqInt genPushQuickIntegerConstantBytecode(void);
static sqInt genPushReceiverVariableBytecode(void);
static sqInt genPushTemporaryVariableBytecode(void);
extern sqInt genQuickReturnConst(void);
extern sqInt genQuickReturnInstVar(void);
extern sqInt genQuickReturnSelf(void);
static sqInt genReturnFalse(void);
static sqInt genReturnNil(void);
static sqInt genReturnNilFromBlock(void);
static sqInt genReturnTrue(void);
static sqInt genSecondExtendedSendBytecode(void);
static sqInt genSendLiteralSelector0ArgsBytecode(void);
static sqInt genSendLiteralSelector1ArgBytecode(void);
static sqInt genSendLiteralSelector2ArgsBytecode(void);
static sqInt genShortJumpIfFalse(void);
static sqInt genShortJumpIfTrue(void);
static sqInt genShortUnconditionalJump(void);
static sqInt genSpecialSelectorEqualsEquals(void);
static sqInt genSpecialSelectorNotEqualsEquals(void);
static sqInt genSpecialSelectorSend(void);
static sqInt genStoreAndPopReceiverVariableBytecode(void);
static sqInt genStoreAndPopRemoteTempLongBytecode(void);
static sqInt genStoreAndPopTemporaryVariableBytecode(void);
static sqInt genStoreRemoteTempLongBytecode(void);
static void genTakeProfileSample(void);
static sqInt genUnconditionalTrapBytecode(void);
static void NoDbgRegParms loadNativeArgumentAddressto(sqInt baseOffset, sqInt reg);
static void NoDbgRegParms loadNativeFramePointerInto(sqInt reg);
static void NoDbgRegParms loadNativeLocalAddressto(sqInt baseOffset, sqInt reg);
extern sqInt mapPCDataForinto(CogMethod *cogMethod, sqInt arrayObj);
static sqInt numSpecialSelectors(void);
static usqInt NoDbgRegParms pcDataForBlockEntryMethod(sqInt blockEntryMcpc, sqInt cogMethod);
static sqInt NoDbgRegParms pcDataForAnnotationMcpcBcpcMethod(BytecodeDescriptor *descriptor, sqInt isBackwardBranchAndAnnotation, char *mcpc, sqInt bcpc, void *cogMethodArg);
static PrimitiveDescriptor * primitiveGeneratorOrNil(void);
static sqInt NoDbgRegParms registerisInMask(sqInt reg, sqInt mask);
static sqInt NoDbgRegParms v3BlockCodeSize(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj);
static sqInt NoDbgRegParms v3LongForwardBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj);
static sqInt NoDbgRegParms v3LongBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj);
static sqInt NoDbgRegParms v3ShortForwardBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj);
static sqInt NoDbgRegParms v4BlockCodeSize(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj);
static sqInt NoDbgRegParms v4LongForwardBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj);
static sqInt NoDbgRegParms v4LongBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj);
extern double getCogCodeZoneThreshold(void);
extern sqInt setCogCodeZoneThreshold(double ratio);
static BlockStart * NoDbgRegParms addBlockStartAtnumArgsnumCopiedspan(sqInt bytecodepc, sqInt numArgs, sqInt numCopied, sqInt span);
static void NoDbgRegParms adjustArgumentsForPerform(sqInt numArgs);
static sqInt NoDbgRegParms allocateFloatRegNotConflictingWith(sqInt regMask);
static sqInt NoDbgRegParms allocateRegForStackEntryAtnotConflictingWith(sqInt index, sqInt regMask);
static sqInt NoDbgRegParms allocateRegNotConflictingWith(sqInt regMask);
static sqInt NoDbgRegParms anyReferencesToRegisterinTopNItems(sqInt reg, sqInt n);
static void NoDbgRegParms beginHighLevelCall(sqInt alignment);
extern void callCogCodePopReceiverArg0Regs(void);
extern void callCogCodePopReceiverArg1Arg0Regs(void);
static sqInt callSwitchToCStack(void);
static void callSwitchToSmalltalkStack(void);
static sqInt NoDbgRegParms compileAbstractInstructionsFromthrough(sqInt start, sqInt end);
static sqInt compileBlockBodies(void);
static void NoDbgRegParms compileBlockFrameBuild(BlockStart *blockStart);
static void NoDbgRegParms compileBlockFramelessEntry(BlockStart *blockStart);
static CogMethod * NoDbgRegParms compileCogFullBlockMethod(sqInt numCopied);
static CogMethod * NoDbgRegParms compileCogMethod(sqInt selector);
static sqInt compileEntireMethod(void);
static void compileFrameBuild(void);
static void NoDbgRegParms compileFullBlockFramelessEntry(sqInt numCopied);
static void NoDbgRegParms compileFullBlockMethodFrameBuild(sqInt numCopied);
#if IMMUTABILITY
static void compileTwoPathFrameBuild(void);
#endif /* IMMUTABILITY */
static void compileTwoPathFramelessInit(void);
static sqInt NoDbgRegParms cPICMissTrampolineFor(sqInt numArgs);
static sqInt doubleExtendedDoAnythingBytecode(void);
static sqInt duplicateTopBytecode(void);
static void endHighLevelCallWithCleanup(void);
static void endHighLevelCallWithoutCleanup(void);
static BytecodeFixup * NoDbgRegParms ensureFixupAt(sqInt targetPC);
static BytecodeFixup * NoDbgRegParms ensureNonMergeFixupAt(sqInt targetPC);
static void ensureReceiverResultRegContainsSelf(void);
static void NoDbgRegParms evaluateat(BytecodeDescriptor *descriptor, sqInt pc);
static sqInt NoDbgRegParms eventualTargetOf(sqInt targetBytecodePC);
static sqInt NoDbgRegParms freeAnyFloatRegNotConflictingWith(sqInt regMask);
static sqInt NoDbgRegParms freeAnyRegNotConflictingWith(sqInt regMask);
static sqInt genBlockReturn(void);
static void (*genCallPICEnilopmartNumArgs(sqInt numArgs))(void);
static sqInt genCallPrimitiveBytecode(void);
static sqInt genExternalizePointersForPrimitiveCall(void);
static AbstractInstruction * genExternalizeStackPointerForFastPrimitiveCall(void);
static sqInt genExtPushClosureBytecode(void);
static sqInt genExtPushFullClosureBytecode(void);
static void generateEnilopmarts(void);
static sqInt NoDbgRegParms generateInstructionsAt(sqInt eventualAbsoluteAddress);
static void generateMissAbortTrampolines(void);
static void generateSendTrampolines(void);
static void generateTracingTrampolines(void);
static sqInt NoDbgRegParms genForwardersInlinedIdenticalOrNotIf(sqInt orNot);
static sqInt NoDbgRegParms genIdenticalNoBranchArgIsConstantrcvrIsConstantargRegrcvrRegorNotIf(sqInt argIsConstant, sqInt rcvrIsConstant, sqInt argReg, sqInt rcvrRegOrNone, sqInt orNot);
static sqInt NoDbgRegParms genInlinedIdenticalOrNotIf(sqInt orNot);
static sqInt NoDbgRegParms genJumpBackTo(sqInt targetBytecodePC);
static sqInt NoDbgRegParms genJumpIfto(sqInt boolean, sqInt targetBytecodePC);
static sqInt NoDbgRegParms genJumpTo(sqInt targetBytecodePC);
static sqInt NoDbgRegParms genLowcodeBinaryInlinePrimitive(sqInt prim);
static sqInt NoDbgRegParms genLowcodeNullaryInlinePrimitive(sqInt prim);
static sqInt NoDbgRegParms genLowcodeTrinaryInlinePrimitive(sqInt prim);
static sqInt NoDbgRegParms genLowcodeUnaryInlinePrimitive2(sqInt prim);
static sqInt NoDbgRegParms genLowcodeUnaryInlinePrimitive3(sqInt prim);
static sqInt NoDbgRegParms genLowcodeUnaryInlinePrimitive4(sqInt prim);
static sqInt NoDbgRegParms genLowcodeUnaryInlinePrimitive5(sqInt prim);
static sqInt NoDbgRegParms genLowcodeUnaryInlinePrimitive(sqInt prim);
static sqInt NoDbgRegParms genMarshalledSendnumArgssendTable(sqInt selectorIndex, sqInt numArgs, sqInt *sendTable);
static usqInt NoDbgRegParms genMethodAbortTrampolineFor(sqInt numArgs);
static usqInt NoDbgRegParms genPICAbortTrampolineFor(sqInt numArgs);
static usqInt NoDbgRegParms genPICMissTrampolineFor(sqInt numArgs);
static sqInt genPopStackBytecode(void);
static sqInt genPrimitiveClosureValue(void);
static sqInt genPrimitiveFullClosureValue(void);
static sqInt genPrimitivePerform(void);
static sqInt genPushActiveContextBytecode(void);
static sqInt genPushClosureCopyCopiedValuesBytecode(void);
static sqInt NoDbgRegParms genPushLiteralIndex(sqInt literalIndex);
static sqInt NoDbgRegParms genPushLiteralVariable(sqInt literalIndex);
static sqInt NoDbgRegParms genPushLiteral(sqInt literal);
static sqInt NoDbgRegParms genPushMaybeContextReceiverVariable(sqInt slotIndex);
static sqInt genPushNewArrayBytecode(void);
static sqInt genPushReceiverBytecode(void);
static sqInt NoDbgRegParms genPushReceiverVariable(sqInt index);
static void genPushRegisterArgs(void);
static sqInt genPushRemoteTempLongBytecode(void);
static sqInt NoDbgRegParms genPushTemporaryVariable(sqInt index);
static sqInt genReturnReceiver(void);
static sqInt genReturnTopFromBlock(void);
static sqInt genReturnTopFromMethod(void);
static sqInt NoDbgRegParms genSendDirectedSupernumArgs(sqInt selectorIndex, sqInt numArgs);
static sqInt NoDbgRegParms genSendSupernumArgs(sqInt selectorIndex, sqInt numArgs);
static usqInt NoDbgRegParms genSendTrampolineFornumArgscalledargargargarg(void *aRoutine, sqInt numArgs, char *aString, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3);
static sqInt NoDbgRegParms genSendnumArgs(sqInt selectorIndex, sqInt numArgs);
static sqInt genSpecialSelectorArithmetic(void);
static sqInt genSpecialSelectorClass(void);
static sqInt genSpecialSelectorComparison(void);
static sqInt genStaticallyResolvedSpecialSelectorComparison(void);
static sqInt NoDbgRegParms genStorePopLiteralVariableneedsStoreCheckneedsImmutabilityCheck(sqInt popBoolean, sqInt litVarIndex, sqInt needsStoreCheck, sqInt needsImmCheck);
static sqInt NoDbgRegParms genStorePopMaybeContextReceiverVariableneedsStoreCheckneedsImmutabilityCheck(sqInt popBoolean, sqInt slotIndex, sqInt needsStoreCheck, sqInt needsImmCheck);
static sqInt NoDbgRegParms genStorePopReceiverVariableneedsStoreCheckneedsImmutabilityCheck(sqInt popBoolean, sqInt slotIndex, sqInt needsStoreCheck, sqInt needsImmCheck);
static sqInt NoDbgRegParms genStorePopRemoteTempAtneedsStoreCheck(sqInt popBoolean, sqInt slotIndex, sqInt remoteTempIndex, sqInt needsStoreCheck);
static sqInt NoDbgRegParms genStorePopTemporaryVariable(sqInt popBoolean, sqInt tempIndex);
static sqInt genUpArrowReturn(void);
static sqInt NoDbgRegParms genVanillaInlinedIdenticalOrNotIf(sqInt orNot);
static void NoDbgRegParms initSimStackForFramefulMethod(sqInt startpc);
static void NoDbgRegParms initSimStackForFramelessBlock(sqInt startpc);
static void NoDbgRegParms initSimStackForFramelessMethod(sqInt startpc);
static sqInt NoDbgRegParms isNonForwarderReceiver(sqInt reg);
static void leaveNativeFrame(void);
static sqInt liveFloatRegisters(void);
static sqInt liveRegisters(void);
static sqInt NoDbgRegParms mapDeadDescriptorIfNeeded(BytecodeDescriptor *descriptor);
static void NoDbgRegParms marshallSendArguments(sqInt numArgs);
static sqInt maybeCompilingFirstPassOfBlockWithInitialPushNil(void);
static sqInt NoDbgRegParms mergeWithFixupIfRequired(BytecodeFixup *fixup);
static sqInt NoDbgRegParms methodAbortTrampolineFor(sqInt numArgs);
static sqInt methodFoundInvalidPostScan(void);
static sqInt NoDbgRegParms needsFrameIfMod16GENumArgs(sqInt stackDelta);
static sqInt NoDbgRegParms needsFrameIfStackGreaterThanOne(sqInt stackDelta);
static sqInt NoDbgRegParms numberOfSpillsInTopNItems(sqInt n);
static sqInt NoDbgRegParms picAbortTrampolineFor(sqInt numArgs);
static sqInt prevInstIsPCAnnotated(void);
static sqInt receiverIsInReceiverResultReg(void);
static void NoDbgRegParms reinitializeFixupsFromthrough(sqInt start, sqInt end);
static sqInt NoDbgRegParms scanBlock(BlockStart *blockStart);
static sqInt scanMethod(void);
static sqInt NoDbgRegParms squeakV3orSistaV1PushNilSizenumInitialNils(sqInt aMethodObj, sqInt numInitialNils);
static sqInt NoDbgRegParms squeakV3orSistaV1NumPushNils(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj);
static void NoDbgRegParms ssAllocateRequiredFloatRegMaskupThroughupThroughNative(sqInt requiredRegsMask, sqInt stackPtr, sqInt nativeStackPtr);
static void NoDbgRegParms ssAllocateRequiredFloatReg(sqInt requiredReg);
static void NoDbgRegParms ssAllocateRequiredRegMaskupThroughupThroughNative(sqInt requiredRegsMask, sqInt stackPtr, sqInt nativeStackPtr);
static void NoDbgRegParms ssFlushUpThroughReceiverVariable(sqInt slotIndex);
static void NoDbgRegParms ssFlushUpThroughTemporaryVariable(sqInt tempIndex);
static void NoDbgRegParms ssNativeFlushTo(sqInt index);
static void NoDbgRegParms ssNativePop(sqInt n);
static void NoDbgRegParms ssNativePush(sqInt n);
static CogSimStackNativeEntry * ssNativeTop(void);
static CogSimStackNativeEntry * NoDbgRegParms ssNativeValue(sqInt n);
static void NoDbgRegParms ssPopNativeSize(sqInt popSize);
static void NoDbgRegParms ssPop(sqInt n);
static sqInt NoDbgRegParms ssPushAnnotatedConstant(sqInt literal);
static sqInt NoDbgRegParms ssPushBaseoffset(sqInt reg, sqInt offset);
static sqInt NoDbgRegParms ssPushConstant(sqInt literal);
static sqInt NoDbgRegParms ssPushDesc(SimStackEntry simStackEntry);
static sqInt NoDbgRegParms ssPushNativeConstantFloat32(float aFloat32);
static sqInt NoDbgRegParms ssPushNativeConstantFloat64(double aFloat64);
static sqInt NoDbgRegParms ssPushNativeConstantInt32(sqInt anInt32);
static sqInt NoDbgRegParms ssPushNativeConstantInt64(sqLong anInt64);
static sqInt NoDbgRegParms ssPushNativeConstantPointer(sqInt aNativePointer);
static sqInt NoDbgRegParms ssPushNativeRegisterDoubleFloat(sqInt reg);
static sqInt NoDbgRegParms ssPushNativeRegisterSingleFloat(sqInt reg);
static sqInt NoDbgRegParms ssPushNativeRegister(sqInt reg);
static sqInt NoDbgRegParms ssPushNativeRegistersecondRegister(sqInt reg, sqInt secondReg);
static sqInt NoDbgRegParms ssPushRegister(sqInt reg);
static void NoDbgRegParms ssPush(sqInt n);
static SimStackEntry ssSelfDescriptor(void);
static void NoDbgRegParms ssStoreAndReplacePoptoReg(sqInt popBoolean, sqInt reg);
static sqInt NoDbgRegParms ssStorePoptoPreferredReg(sqInt popBoolean, sqInt preferredReg);
static void NoDbgRegParms ssStorePoptoReg(sqInt popBoolean, sqInt reg);
static CogSimStackEntry * ssTop(void);
static CogSimStackEntry * NoDbgRegParms ssValue(sqInt n);
static sqInt NoDbgRegParms stackEntryIsBoolean(CogSimStackEntry *simStackEntry);
static sqInt tempsValidAndVolatileEntriesSpilled(void);
static sqInt NoDbgRegParms tryCollapseTempVectorInitializationOfSize(sqInt slots);
static sqInt violatesEnsureSpilledSpillAssert(void);
static void voidReceiverResultRegContainsSelf(void);


/*** Variables ***/
static AbstractInstruction * abstractOpcodes;
static usqInt allocationThreshold;
static usqInt baseAddress;
static sqInt blockCount;
static AbstractInstruction * blockEntryLabel;
static AbstractInstruction * blockEntryNoContextSwitch;
static BlockStart * blockStarts;
static sqInt breakBlock;
static sqInt breakMethod;
static sqInt byte0;
static sqInt byte1;
static sqInt byte2;
static sqInt byte3;
static sqInt bytecodePC;
static sqInt bytecodeSetOffset;
static sqInt ceByteSizeOfTrampoline;
static sqInt ceCPICMissTrampoline;
static sqInt ceFetchContextInstVarTrampoline;
static sqInt ceFFICalloutTrampoline;
static sqInt ceFloatObjectOfTrampoline;
static sqInt ceFloatValueOfTrampoline;
static sqInt ceFlushICache;
static sqInt ceFreeTrampoline;
static sqInt ceInlineNewHashTrampoline;
static sqInt ceInstantiateClassIndexableSizeTrampoline;
static sqInt ceInstantiateClassTrampoline;
static sqInt ceLargeActiveContextInBlockTrampoline;
static sqInt ceLargeActiveContextInFullBlockTrampoline;
static sqInt ceLargeActiveContextInMethodTrampoline;
static sqInt ceMallocTrampoline;
static sqInt ceMethodAbortTrampoline;
static sqInt ceNewHashTrampoline;
static sqInt ceNonLocalReturnTrampoline;
static sqInt cePICAbortTrampoline;
static sqInt cePositive32BitIntegerTrampoline;
static sqInt cePositive32BitValueOfTrampoline;
static sqInt cePositive64BitIntegerTrampoline;
static sqInt cePositive64BitValueOfTrampoline;
static sqInt cePrimReturnEnterCogCode;
static sqInt cePrimReturnEnterCogCodeProfiling;
static sqInt ceReapAndResetErrorCodeTrampoline;
static sqInt ceScheduleScavengeTrampoline;
static sqInt ceSendMustBeBooleanAddFalseTrampoline;
static sqInt ceSendMustBeBooleanAddTrueTrampoline;
static sqInt ceSigned32BitIntegerTrampoline;
static sqInt ceSigned32BitValueOfTrampoline;
static sqInt ceSigned64BitIntegerTrampoline;
static sqInt ceSigned64BitValueOfTrampoline;
static sqInt ceSmallActiveContextInBlockTrampoline;
static sqInt ceSmallActiveContextInFullBlockTrampoline;
static sqInt ceSmallActiveContextInMethodTrampoline;
static sqInt ceStoreCheckContextReceiverTrampoline;
static sqInt ceStoreCheckTrampoline;
static sqInt ceStoreContextInstVarTrampoline;
static sqInt ceTraceBlockActivationTrampoline;
static sqInt ceTraceLinkedSendTrampoline;
static sqInt ceTraceStoreTrampoline;
static sqInt checkedEntryAlignment;
static sqInt closedPICSize;
static sqInt codeBase;
#if DUAL_MAPPED_CODE_ZONE
static sqInt codeToDataDelta;
#else
# define codeToDataDelta 0
#endif
static sqInt cogConstituentIndex;
static sqInt compactionInProgress;
static sqInt compilationPass;
static sqInt compilationTrace;
static sqInt cPICCaseSize;
static sqInt cPICEndOfCodeOffset;
static sqInt cPICEndSize;
static CogMethod * cPICPrototype;
static const int cStackAlignment = STACK_ALIGN_BYTES;
static sqInt currentCallCleanUpSize;
static sqInt debugBytecodePointers;
static sqInt debugFixupBreaks;
static sqInt debugOpcodeIndices;
static sqInt debugStackPointers;
static sqInt directedSuperBindingSendTrampolines[NumSendTrampolines];
static sqInt directedSuperSendTrampolines[NumSendTrampolines];
static sqInt disassemblingMethod;
static AbstractInstruction * endCPICCase0;
static sqInt endPC;
static AbstractInstruction * entry;
static sqInt entryPointMask;
static CogMethod * enumeratingCogMethod;
static sqInt expectedFPAlignment;
static sqInt expectedSPAlignment;
static sqInt extA;
static sqInt extB;
static sqInt firstCPICCaseOffset;
static sqInt firstOpcodeIndex;
static sqInt firstSend;
static BytecodeFixup * fixups;
static AbstractInstruction * fullBlockEntry;
static AbstractInstruction * fullBlockNoContextSwitchEntry;
static BytecodeDescriptor generatorTable[512] = {
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushReceiverBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushConstantTrueBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushConstantFalseBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushConstantNilBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushQuickIntegerConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushQuickIntegerConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushQuickIntegerConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushQuickIntegerConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genReturnReceiver, 0, needsFrameIfInBlock, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnTrue, 0, needsFrameIfInBlock, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnFalse, 0, needsFrameIfInBlock, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnNil, 0, needsFrameIfInBlock, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnTopFromMethod, 0, needsFrameIfInBlock, -1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnTopFromBlock, 0, needsFrameNever, -1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ extendedPushBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ extendedStoreBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 0, 0 },
	{ extendedStoreAndPopBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 0, 0 },
	{ genExtendedSendBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ doubleExtendedDoAnythingBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genExtendedSuperBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0 },
	{ genSecondExtendedSendBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genPopStackBytecode, 0, needsFrameNever, -1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ duplicateTopBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushActiveContextBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushNewArrayBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genCallPrimitiveBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushRemoteTempLongBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreRemoteTempLongBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopRemoteTempLongBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushClosureCopyCopiedValuesBytecode, v3BlockCodeSize, 0, 0, 0, 4, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongUnconditionalBackwardJump, v3LongBranchDistance, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongUnconditionalBackwardJump, v3LongBranchDistance, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongUnconditionalBackwardJump, v3LongBranchDistance, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongUnconditionalBackwardJump, v3LongBranchDistance, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongUnconditionalForwardJump, v3LongBranchDistance, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genLongUnconditionalForwardJump, v3LongBranchDistance, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genLongUnconditionalForwardJump, v3LongBranchDistance, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genLongUnconditionalForwardJump, v3LongBranchDistance, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genLongJumpIfTrue, v3LongForwardBranchDistance, 0, 0, 0, 2, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongJumpIfTrue, v3LongForwardBranchDistance, 0, 0, 0, 2, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongJumpIfTrue, v3LongForwardBranchDistance, 0, 0, 0, 2, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongJumpIfTrue, v3LongForwardBranchDistance, 0, 0, 0, 2, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongJumpIfFalse, v3LongForwardBranchDistance, 0, 0, 0, 2, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongJumpIfFalse, v3LongForwardBranchDistance, 0, 0, 0, 2, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongJumpIfFalse, v3LongForwardBranchDistance, 0, 0, 0, 2, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongJumpIfFalse, v3LongForwardBranchDistance, 0, 0, 0, 2, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorArithmetic, 0, 0, 0, AddRR, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorArithmetic, 0, 0, 0, SubRR, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpLess, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpGreater, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpLessOrEqual, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpGreaterOrEqual, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpZero, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpNonZero, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorArithmetic, 0, 0, 0, AndRR, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorArithmetic, 0, 0, 0, OrRR, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorEqualsEquals, 0, needsFrameNever, -1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorClass, 0, needsFrameIfStackGreaterThanOne, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorNotEqualsEquals, 0, needsFrameNever, -1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushReceiverBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushConstantTrueBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushConstantFalseBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushConstantNilBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushConstantZeroBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushConstantOneBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genExtPushPseudoVariable, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ duplicateTopBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ genReturnReceiver, 0, needsFrameIfInBlock, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnTrue, 0, needsFrameIfInBlock, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnFalse, 0, needsFrameIfInBlock, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnNil, 0, needsFrameIfInBlock, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnTopFromMethod, 0, needsFrameIfInBlock, -1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnNilFromBlock, 0, needsFrameNever, -1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0 },
	{ genReturnTopFromBlock, 0, needsFrameNever, -1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0 },
	{ genExtNopBytecode, 0, needsFrameNever, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorArithmetic, 0, 0, 0, AddRR, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorArithmetic, 0, 0, 0, SubRR, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpLess, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpGreater, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpLessOrEqual, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpGreaterOrEqual, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpZero, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpNonZero, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorArithmetic, 0, 0, 0, AndRR, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorArithmetic, 0, 0, 0, OrRR, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorEqualsEquals, 0, needsFrameNever, -1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorClass, 0, needsFrameIfStackGreaterThanOne, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorNotEqualsEquals, 0, needsFrameNever, -1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortJumpIfTrue, v3ShortForwardBranchDistance, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfTrue, v3ShortForwardBranchDistance, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfTrue, v3ShortForwardBranchDistance, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfTrue, v3ShortForwardBranchDistance, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfTrue, v3ShortForwardBranchDistance, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfTrue, v3ShortForwardBranchDistance, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfTrue, v3ShortForwardBranchDistance, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfTrue, v3ShortForwardBranchDistance, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPopStackBytecode, 0, needsFrameNever, -1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genUnconditionalTrapBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ extABytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ extBBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ genExtPushReceiverVariableBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genExtPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genExtPushLiteralBytecode, 0, needsFrameNever, 1, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genLongPushTemporaryVariableBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 2, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ genPushNewArrayBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genExtPushIntegerBytecode, 0, needsFrameNever, 1, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genExtPushCharacterBytecode, 0, needsFrameNever, 1, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genExtSendBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genExtSendSuperBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genCallMappedInlinedPrimitive, 0, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1 },
	{ genExtUnconditionalJump, v4LongBranchDistance, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genExtJumpIfTrue, v4LongBranchDistance, 0, 0, 0, 2, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genExtJumpIfFalse, v4LongBranchDistance, 0, 0, 0, 2, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genExtStoreAndPopReceiverVariableBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 0, 0 },
	{ genExtStoreAndPopLiteralVariableBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 0, 0, 0 },
	{ genLongStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genExtStoreReceiverVariableBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 0, 0 },
	{ genExtStoreLiteralVariableBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 0, 0, 0 },
	{ genLongStoreTemporaryVariableBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 2, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 2, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ genCallPrimitiveBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 },
	{ genExtPushFullClosureBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genExtPushClosureBytecode, v4BlockCodeSize, 0, 0, 0, 3, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0 },
	{ genPushRemoteTempLongBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreRemoteTempLongBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopRemoteTempLongBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 3, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 3, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 }
};
static sqInt guardPageSize;
static sqInt initialPC;
static sqInt introspectionData;
static sqInt introspectionDataIndex;
static int labelCounter;
static sqInt lastDumpedLiteralIndex;
static sqInt lastSend;
static usqInt limitAddress;
static AbstractInstruction * literals;
static sqInt literalsSize;
static sqInt maxLitIndex;
static sqInt methodAbortTrampolines[4];
static sqInt methodBytesFreedSinceLastCompaction;
static sqInt methodCount;
static sqInt methodHeader;
static sqInt methodObj;
static sqInt methodOrBlockNumArgs;
static sqInt methodOrBlockNumTemps;
static usqIntptr_t minValidCallAddress;
static usqInt mzFreeStart;
static sqInt nextLiteralIndex;
static AbstractInstruction * noCheckEntry;
static sqInt numAbstractOpcodes;
static sqInt numExtB;
static usqInt objectReferencesInRuntime[NumObjRefsInRuntime+1];
static sqInt opcodeIndex;
static CogMethod *openPICList = 0;
static sqInt openPICSize;
static sqInt ordinarySendTrampolines[NumSendTrampolines];
static sqInt picAbortTrampolines[4];
static AbstractInstruction * picInterpretAbort;
static sqInt picMissTrampolines[4];
static AbstractInstruction * picMNUAbort;
static BytecodeDescriptor * prevBCDescriptor;
static PrimitiveDescriptor primitiveGeneratorTable[MaxCompiledPrimitiveIndex+1] = {
	{ 0, -1 },
	{ genPrimitiveAdd, 1 },
	{ genPrimitiveSubtract, 1 },
	{ genPrimitiveLessThan, 1 },
	{ genPrimitiveGreaterThan, 1 },
	{ genPrimitiveLessOrEqual, 1 },
	{ genPrimitiveGreaterOrEqual, 1 },
	{ genPrimitiveEqual, 1 },
	{ genPrimitiveNotEqual, 1 },
	{ genPrimitiveMultiply, 1 },
	{ genPrimitiveDivide, 1 },
	{ genPrimitiveMod, 1 },
	{ genPrimitiveDiv, 1 },
	{ genPrimitiveQuo, 1 },
	{ genPrimitiveBitAnd, 1 },
	{ genPrimitiveBitOr, 1 },
	{ genPrimitiveBitXor, 1 },
	{ genPrimitiveBitShift, 1 },
	{ genPrimitiveMakePoint, 1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveAsFloat, 0 },
	{ genPrimitiveFloatAdd, 1 },
	{ genPrimitiveFloatSubtract, 1 },
	{ genPrimitiveFloatLessThan, 1 },
	{ genPrimitiveFloatGreaterThan, 1 },
	{ genPrimitiveFloatLessOrEqual, 1 },
	{ genPrimitiveFloatGreaterOrEqual, 1 },
	{ genPrimitiveFloatEqual, 1 },
	{ genPrimitiveFloatNotEqual, 1 },
	{ genPrimitiveFloatMultiply, 1 },
	{ genPrimitiveFloatDivide, 1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveFloatSquareRoot, 0 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveAt, 1 },
	{ genPrimitiveAtPut, 2 },
	{ genPrimitiveSize, 0 },
	{ genPrimitiveStringAt, 1 },
	{ genPrimitiveStringAtPut, 2 },
	{ genFastPrimFail, -1 },
	{ genFastPrimFail, -1 },
	{ genFastPrimFail, -1 },
	{ genPrimitiveObjectAt, 1 },
	{ 0, -1 },
	{ genPrimitiveNew, 0 },
	{ genPrimitiveNewWithArg, 1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveIdentityHash, 0 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveNewMethod, 2 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitivePerform, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveStringReplace, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveIdentical, 1 },
	{ genPrimitiveClass, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveShallowCopy, 0 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveStringCompareWith, 1 },
	{ genPrimitiveHashMultiply, 0 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveIntegerAt, 1 },
	{ genPrimitiveIntegerAtPut, 2 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveNotIdentical, 1 },
	{ genPrimitiveAsCharacter, -1 },
	{ genPrimitiveImmediateAsInteger, 0 },
	{ 0, -1 },
	{ genPrimitiveSlotAt, 1 },
	{ genPrimitiveSlotAtPut, 2 },
	{ genPrimitiveIdentityHash, 0 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genFastPrimFail, -1 },
	{ genFastPrimFail, -1 },
	{ 0, -1 },
	{ genPrimitiveClosureValue, 0 },
	{ genPrimitiveClosureValue, 1 },
	{ genPrimitiveClosureValue, 2 },
	{ genPrimitiveClosureValue, 3 },
	{ genPrimitiveClosureValue, 4 },
	{ 0, -1 },
	{ genPrimitiveFullClosureValue, -1 },
	{ 0, -1 },
	{ genPrimitiveFullClosureValue, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveClosureValue, 0 },
	{ genPrimitiveClosureValue, 1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveHighBit, 0 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveUninitializedNewWithArg, 1 }
};
static sqInt primitiveIndex;
static sqInt processorLock;
static sqInt receiverTags;
static sqInt runtimeObjectRefIndex;
static AbstractInstruction * sendMiss;
static sqInt simNativeSpillBase;
static CogSimStackNativeEntry simNativeStack[70];
static sqInt simNativeStackPtr;
static sqInt simNativeStackSize;
static sqInt simSpillBase;
static SimStackEntry simStack[70];
static sqInt simStackPtr;
static AbstractInstruction * stackCheckLabel;
static AbstractInstruction * stackOverflowCall;
static sqInt superSendTrampolines[NumSendTrampolines];
static sqInt tempOop;
static char *trampolineAddresses[NumTrampolines*2];
static sqInt trampolineTableIndex;
static sqInt uncheckedEntryAlignment;
static usqInt unpairedMethodList;
static sqInt varBaseAddress;
static usqInt youngReferrers;
static unsigned char codeModified;
static unsigned char deadCode;
static unsigned char directedSendUsesBinding;
static unsigned char hasMovableLiteral;
static unsigned char hasNativeFrame;
static unsigned char hasYoungReferent;
static unsigned char inBlock;
static unsigned char needsFrame;
static unsigned char regArgsHaveBeenPushed;
static unsigned char useTwoPaths;
static AbstractInstruction aMethodLabel;
static AbstractInstruction * const backEnd = &aMethodLabel;
#if DUAL_MAPPED_CODE_ZONE
static void (*ceFlushDCache)(usqIntptr_t from, usqIntptr_t to);
#endif
#if IMMUTABILITY
static sqInt ceStoreTrampolines[5];;
#endif
static AbstractInstruction * const methodLabel = &aMethodLabel;
static float thresholdRatio = 0.5f;
sqInt blockNoContextSwitchOffset;
sqInt breakPC;
sqInt cbEntryOffset;
sqInt cbNoSwitchEntryOffset;
sqInt ceBaseFrameReturnTrampoline;
sqInt ceCannotResumeTrampoline;
sqInt ceCheckForInterruptTrampoline;
sqInt ceReturnToInterpreterTrampoline;
#if !defined(cFramePointerInUse)
sqInt cFramePointerInUse;
#endif
sqInt cmEntryOffset;
sqInt cmNoCheckEntryOffset;
usqInt methodZoneBase;
sqInt missOffset;
int traceFlags = 8 /* prim trace log on by default */;
const char * traceFlagsMeanings[] = {
		"1: print trace", "2: trace sends", "4: trace block activations", "8: trace interpreter primitives",
		"16: trace events (context switches, GCs, etc)", "32: trace stack overflow (poll for events hook)",
		"64: trace linked sends", "128: trace fast C call interpreter primitives", null
	};
sqInt traceStores;
void (*ceCall0ArgsPIC)(void);
void (*ceCall1ArgsPIC)(void);
void (*ceCall2ArgsPIC)(void);
void (*ceCallCogCodePopReceiverAndClassRegs)(void);
void (*ceCallCogCodePopReceiverArg0Regs)(void);
void (*ceCallCogCodePopReceiverArg1Arg0Regs)(void);
void (*ceCallCogCodePopReceiverReg)(void);
void (*ceCaptureCStackPointers)(void);
void (*ceEnterCogCodePopReceiverReg)(void);
usqIntptr_t (*ceGetFP)(void);
usqIntptr_t (*ceGetSP)(void);
void (*ceInvokeInterpret)(void);
#if COGMTVM
usqIntptr_t (*ceTryLockVMOwner)(usqIntptr_t);
#endif
void (*realCECallCogCodePopReceiverAndClassRegs)(void);
void (*realCECallCogCodePopReceiverArg0Regs)(void);
void (*realCECallCogCodePopReceiverArg1Arg0Regs)(void);
void (*realCECallCogCodePopReceiverReg)(void);
void (*realCEEnterCogCodePopReceiverReg)(void);


/*** Macros ***/
#define inlineCacheValueForSelectorin(backEnd,selector,aCogMethod) (selector)
#define flushDCacheFromto(me,startAddress,endAddress) 0
#define flushICacheFromto(me,startAddress,endAddress) __clear_cache((char*) startAddress, (char*) (endAddress ))
#define roundUpToMethodAlignment(ignored,numBytes) (((numBytes) + 15) & -16)
#define cPICNumCases stackCheckOffset
#define cPICNumCasesHack hack hack hack i.e. the getter macro does all the work
#define abstractInstructionAt(index) (&abstractOpcodes[index])
#define addressIsInInstructions(address) (!((usqInt)(address) & (BytesPerWord-1)) \
							&& (address) >= &abstractOpcodes[0] \
							&& (address) < &abstractOpcodes[opcodeIndex])
#define allocateBlockStarts(numBlocks) do { \
		blockStarts = (numBlocks) ? alloca(sizeof(BlockStart) * (numBlocks)) : 0; \
} while (0)
#define assertValidDualZoneReadAddress(address) 0
#define assertValidDualZoneWriteAddress(address) 0
#define backEnd() backEnd
#define blockAlignment() 8
#define blockStartAt(index) (&blockStarts[index])
#define breakOnImplicitReceiver() (traceFlags & 256)
#define ceBaseFrameReturnPC() ceBaseFrameReturnTrampoline
#define ceCannotResumePC() ((usqInt)ceCannotResumeTrampoline)
#define ceCheckForInterruptTrampoline() ceCheckForInterruptTrampoline
#define ceReturnToInterpreterPC() ((usqInt)ceReturnToInterpreterTrampoline)
#define codeByteAtput(address,value) byteAtput((address) + codeToDataDelta, value)
#define codeLong32Atput(address,value) long32Atput((address) + codeToDataDelta, value)
#define codeLong64Atput(address,value) long64Atput((address) + codeToDataDelta, value)
#define codeLongAtput(address,value) longAtput((address) + codeToDataDelta, value)
#define codeMemcpy(dest,src,bytes) memcpy(dest,src,bytes)
#define codeMemmove(dest,src,bytes) memmove((char *)(dest)+codeToDataDelta,src,bytes)
#define cr() putchar('\n')
#define entryOffset() cmEntryOffset
#define generatorAt(index) (&generatorTable[index])
#define getCodeToDataDelta() codeToDataDelta
#define getIsObjectReference() 2
#define halt() warning("halt")
#define haltmsg(msg) warning("halt: " msg)
#define interpretOffset() missOffset
#define mapPerMethodProfile() 0
#define maxCogCodeSize() (16*1024*1024)
#define maybeBreakGeneratingFromto(address,end) 0
#define maybeBreakGeneratingInstructionWithIndex(i) 0
#define maybeHaltIfDebugPC() 0
#define methodLabel() methodLabel
#define methodZoneBase() methodZoneBase
#define minCogMethodAddress() methodZoneBase
#define moveProfileToMethods() 0
#define noCheckEntryOffset() cmNoCheckEntryOffset
#define noContextSwitchBlockEntryOffset() blockNoContextSwitchOffset
#define notYetImplemented() warning("not yet implemented")
#define null 0
#define printNum(n) printf("%" PRIdSQINT, (sqInt) (n))
#define printOnTrace() (traceFlags & 1)
#define recordBlockTrace() (traceFlags & 4)
#define recordEventTrace() (traceFlags & 16)
#define recordFastCCallPrimTrace() (traceFlags & 128)
#define recordOverflowTrace() (traceFlags & 32)
#define recordPrimTrace() (traceFlags & 8)
#define recordSendTrace() (traceFlags & 2)
#define reportError(n) warning("compilation error")
#define setHasMovableLiteral(b) (hasMovableLiteral = (b))
#define setHasYoungReferent(b) (hasYoungReferent = (b))
#define tryLockVMOwnerTo(value) ceTryLockVMOwner(value)
#define varBaseAddress() varBaseAddress
#define nextOpenPIC methodObject
#define nextOpenPICHack hack hack hack i.e. the getter macro does all the work
#define freeStart() mzFreeStart
#define limitZony() ((CogMethod *)mzFreeStart)
#define methodBytesFreedSinceLastCompaction() methodBytesFreedSinceLastCompaction
#define youngReferrers() youngReferrers
#define numRegArgs() 2
#define maybeConstant(sse) ((sse)->constant)
#define literalInstructionAt(index) (&literals[index])
#define fullBlockEntryOffset() cbEntryOffset
#define fullBlockNoContextSwitchEntryOffset() cbNoSwitchEntryOffset
#define fixupAtIndex(index) (&fixups[index])
#define simNativeStackAt(index) (simNativeStack + (index))
#define simSelf() simStack
#define simStackAt(index) (simStack + (index))
#define traceDescriptor(ign) 0
#define traceFixupmerge(igu,ana) 0
#define traceMerge(ign) 0
#define traceSimStack() 0
#define traceSpill(ign) 0
#define allocatype(numElements, elementType) alloca((numElements)*sizeof(elementType))
#define numElementsIn(anArray) (sizeof(anArray)/sizeof(anArray[0]))
#define oopisGreaterThanOrEqualTo(anOop,otherOop) ((usqInt)(anOop) >= (usqInt)(otherOop))
#define oopisGreaterThanOrEqualToandLessThanOrEqualTo(anOop,baseOop,limitOop) ((usqInt)(anOop) >= (usqInt)(baseOop) && (usqInt)(anOop) <= (usqInt)(limitOop))
#define oopisGreaterThanOrEqualToandLessThan(anOop,baseOop,limitOop) ((usqInt)(anOop) >= (usqInt)(baseOop) && (usqInt)(anOop) < (usqInt)(limitOop))
#define oopisGreaterThan(anOop,otherOop) ((usqInt)(anOop) > (usqInt)(otherOop))
#define oopisGreaterThanandLessThan(anOop,baseOop,limitOop) ((usqInt)(anOop) > (usqInt)(baseOop) && (usqInt)(anOop) < (usqInt)(limitOop))
#define oopisLessThanOrEqualTo(anOop,otherOop) ((usqInt)(anOop) <= (usqInt)(otherOop))
#define oopisLessThan(anOop,otherOop) ((usqInt)(anOop) < (usqInt)(otherOop))


	/* CogAbstractInstruction>>#addDependent: */
static AbstractInstruction * NoDbgRegParms
addDependent(AbstractInstruction * self_in_addDependent, AbstractInstruction *anInstruction)
{
	if (!(((self_in_addDependent->dependent)) == null)) {
		(anInstruction->dependent = (self_in_addDependent->dependent));
	}
	return ((self_in_addDependent->dependent) = anInstruction);
}


/*	Answer an unused abstract register in the liveRegMask.
	Subclasses with more registers can override to answer them. */

	/* CogAbstractInstruction>>#availableFloatRegisterOrNoneFor: */
static sqInt NoDbgRegParms
availableFloatRegisterOrNoneFor(AbstractInstruction * self_in_availableFloatRegisterOrNoneFor, sqInt liveRegsMask)
{
	if (!(((liveRegsMask & ((1U << DPFPReg0))) != 0))) {
		return DPFPReg0;
	}
	if (!(((liveRegsMask & ((1U << DPFPReg1))) != 0))) {
		return DPFPReg1;
	}
	if (!(((liveRegsMask & ((1U << DPFPReg2))) != 0))) {
		return DPFPReg2;
	}
	if (!(((liveRegsMask & ((1U << DPFPReg3))) != 0))) {
		return DPFPReg3;
	}
	if (!(((liveRegsMask & ((1U << DPFPReg4))) != 0))) {
		return DPFPReg4;
	}
	if (!(((liveRegsMask & ((1U << DPFPReg5))) != 0))) {
		return DPFPReg5;
	}
	if (!(((liveRegsMask & ((1U << DPFPReg6))) != 0))) {
		return DPFPReg6;
	}
	if (!(((liveRegsMask & ((1U << DPFPReg7))) != 0))) {
		return DPFPReg7;
	}
	return NoReg;
}


/*	For out-of-line literal support, clone a literal from a literal. */

	/* CogAbstractInstruction>>#cloneLiteralFrom: */
static void NoDbgRegParms
cloneLiteralFrom(AbstractInstruction * self_in_cloneLiteralFrom, AbstractInstruction *existingLiteral)
{
	assert((((existingLiteral->opcode)) == Literal)
	 && ((((self_in_cloneLiteralFrom->dependent)) == null)
	 && (((self_in_cloneLiteralFrom->address)) == null)));
	(self_in_cloneLiteralFrom->opcode) = Literal;
	(self_in_cloneLiteralFrom->annotation) = (existingLiteral->annotation);
	((self_in_cloneLiteralFrom->operands))[0] = (((existingLiteral->operands))[0]);
	((self_in_cloneLiteralFrom->operands))[1] = (((existingLiteral->operands))[1]);
	((self_in_cloneLiteralFrom->operands))[2] = (((existingLiteral->operands))[2]);
}


/*	Load the stack pointer register with that of the C stack, effecting
	a switch to the C stack. Used when machine code calls into the
	CoInterpreter run-time (e.g. to invoke interpreter primitives). */

	/* CogAbstractInstruction>>#genLoadCStackPointer */
static sqInt NoDbgRegParms
genLoadCStackPointer(AbstractInstruction * self_in_genLoadCStackPointer)
{
    sqInt operandOne;

	/* begin gen:literal:operand: */
	operandOne = cStackPointerAddress();
	checkLiteralforInstruction(operandOne, genoperandoperand(MoveAwR, operandOne, NativeSPReg));
	return 0;
}


/*	Load the frame and stack pointer registers with those of the C stack,
	effecting a switch to the C stack. Used when machine code calls into
	the CoInterpreter run-time (e.g. to invoke interpreter primitives).
	N.B. CoInterpreter stack layout dictates that the stack pointer should be
	loaded first.
	The stack zone is allocated on the C stack before the interpreter runs and
	hence before CStackPointer and CFramePointer are captured. So when running
	in machine
	code the native stack pointer and frame pointer appear to be on a colder
	part of the
	stack to CStackPointer and CFramePointer. When CStackPointerhas been set
	and the frame pointer is still in machine code the current frame looks
	like it has lots of
	stack. If the frame pointer was set to CFramePointer before hand then it
	would be beyond the stack pointer for that one instruction. */

	/* CogAbstractInstruction>>#genLoadCStackPointers */
static sqInt NoDbgRegParms
genLoadCStackPointers(AbstractInstruction * self_in_genLoadCStackPointers)
{
    sqInt operandOne;
    sqInt operandOne1;

	/* begin gen:literal:operand: */
	operandOne = cStackPointerAddress();
	checkLiteralforInstruction(operandOne, genoperandoperand(MoveAwR, operandOne, NativeSPReg));
	/* begin gen:literal:operand: */
	operandOne1 = cFramePointerAddress();
	checkLiteralforInstruction(operandOne1, genoperandoperand(MoveAwR, operandOne1, FPReg));
	return 0;
}


/*	Switch back to the Smalltalk stack where there may be a C return address
	on top of stack below
	the last primitive argument. Assign SPReg first because typically it is
	used immediately afterwards.
 */

	/* CogAbstractInstruction>>#genLoadStackPointerForPrimCall: */
static sqInt NoDbgRegParms
genLoadStackPointerForPrimCall(AbstractInstruction * self_in_genLoadStackPointerForPrimCall, sqInt spareReg)
{
    sqInt operandOne;

	/* begin gen:literal:operand: */
	operandOne = stackPointerAddress();
	checkLiteralforInstruction(operandOne, genoperandoperand(MoveAwR, operandOne, SPReg));
	return 0;
}


/*	Switch back to the Smalltalk stack. Assign SPReg first
	because typically it is used immediately afterwards. */

	/* CogAbstractInstruction>>#genLoadStackPointers */
static sqInt NoDbgRegParms
genLoadStackPointers(AbstractInstruction * self_in_genLoadStackPointers)
{
    sqInt operandOne;
    sqInt operandOne1;

	/* begin gen:literal:operand: */
	operandOne = stackPointerAddress();
	checkLiteralforInstruction(operandOne, genoperandoperand(MoveAwR, operandOne, SPReg));
	/* begin gen:literal:operand: */
	operandOne1 = framePointerAddress();
	checkLiteralforInstruction(operandOne1, genoperandoperand(MoveAwR, operandOne1, FPReg));
	return 0;
}


/*	Switch back to the Smalltalk stack where there may be a C return address
	on top of stack below
	the last primitive argument. Assign SPReg first because typically it is
	used immediately afterwards.
 */

	/* CogAbstractInstruction>>#genLoadStackPointersForPrimCall: */
static sqInt NoDbgRegParms
genLoadStackPointersForPrimCall(AbstractInstruction * self_in_genLoadStackPointersForPrimCall, sqInt spareReg)
{
	genLoadStackPointers(self_in_genLoadStackPointersForPrimCall);
	return 0;
}


/*	Save the frame and stack pointer registers to the framePointer
	and stackPointer variables. Used to save the machine code frame
	for use by the run-time when calling into the CoInterpreter run-time. */

	/* CogAbstractInstruction>>#genSaveStackPointers */
static sqInt NoDbgRegParms
genSaveStackPointers(AbstractInstruction * self_in_genSaveStackPointers)
{
    sqInt operandTwo;
    sqInt operandTwo1;

	/* begin gen:operand:literal: */
	operandTwo = framePointerAddress();
	checkLiteralforInstruction(operandTwo, genoperandoperand(MoveRAw, FPReg, operandTwo));
	/* begin gen:operand:literal: */
	operandTwo1 = stackPointerAddress();
	checkLiteralforInstruction(operandTwo1, genoperandoperand(MoveRAw, SPReg, operandTwo1));
	return 0;
}


/*	Generic register swap code. Subclasses for processors that have a true
	exchange operation will override to use it. */

	/* CogAbstractInstruction>>#genSwapR:R:Scratch: */
static AbstractInstruction * NoDbgRegParms
genSwapRRScratch(AbstractInstruction * self_in_genSwapRRScratch, sqInt regA, sqInt regB, sqInt regTmp)
{
    AbstractInstruction *first;

	first = genoperandoperand(MoveRR, regA, regTmp);
	genoperandoperand(MoveRR, regB, regA);
	genoperandoperand(MoveRR, TempReg, regB);
	return first;
}

	/* CogAbstractInstruction>>#genWriteCResultIntoReg: */
static void NoDbgRegParms
genWriteCResultIntoReg(AbstractInstruction * self_in_genWriteCResultIntoReg, sqInt abstractRegister)
{
	if ((abstractRegister != NoReg)
	 && (abstractRegister != ABIResultReg)) {
		genoperandoperand(MoveRR, ABIResultReg, abstractRegister);
	}
}

	/* CogAbstractInstruction>>#genWriteCSecondResultIntoReg: */
static void NoDbgRegParms
genWriteCSecondResultIntoReg(AbstractInstruction * self_in_genWriteCSecondResultIntoReg, sqInt abstractRegister)
{
	if ((abstractRegister != NoReg)
	 && (abstractRegister != (cResultRegisterHigh()))) {
		genoperandoperand(MoveRR, cResultRegisterHigh(), abstractRegister);
	}
}


/*	For out-of-line literal support, initialize a sharable literal. */

	/* CogAbstractInstruction>>#initializeSharableLiteral: */
static void NoDbgRegParms
initializeSharableLiteral(AbstractInstruction * self_in_initializeSharableLiteral, sqInt literal)
{
	(self_in_initializeSharableLiteral->opcode) = Literal;

	/* separate := nil for Slang */
	(self_in_initializeSharableLiteral->annotation) = null;
	(self_in_initializeSharableLiteral->address) = null;
	(self_in_initializeSharableLiteral->dependent) = null;
	((self_in_initializeSharableLiteral->operands))[0] = literal;
	((self_in_initializeSharableLiteral->operands))[1] = (1 + (((sqInt)((usqInt)(BytesPerOop) << 1))));
	((self_in_initializeSharableLiteral->operands))[2] = -1;
}


/*	For out-of-line literal support, initialize an unsharable literal. */

	/* CogAbstractInstruction>>#initializeUniqueLiteral: */
static void NoDbgRegParms
initializeUniqueLiteral(AbstractInstruction * self_in_initializeUniqueLiteral, sqInt literal)
{
	(self_in_initializeUniqueLiteral->opcode) = Literal;

	/* separate := nil for Slang */
	(self_in_initializeUniqueLiteral->annotation) = null;
	(self_in_initializeUniqueLiteral->address) = null;
	(self_in_initializeUniqueLiteral->dependent) = null;
	((self_in_initializeUniqueLiteral->operands))[0] = literal;
	((self_in_initializeUniqueLiteral->operands))[1] = (0 + (((sqInt)((usqInt)(BytesPerOop) << 1))));
	((self_in_initializeUniqueLiteral->operands))[2] = -1;
}

	/* CogAbstractInstruction>>#isAnInstruction: */
static sqInt NoDbgRegParms
isAnInstruction(AbstractInstruction * self_in_isAnInstruction, AbstractInstruction *addressOrInstruction)
{
	return (addressIsInInstructions(addressOrInstruction))
	 || (addressOrInstruction == (methodLabel()));
}

	/* CogAbstractInstruction>>#isJump */
static sqInt NoDbgRegParms
isJump(AbstractInstruction * self_in_isJump)
{
	return ((((self_in_isJump->opcode)) >= FirstJump) && (((self_in_isJump->opcode)) <= LastJump));
}


/*	Answer if an address can be accessed using the offset in a MoveMw:r:R: or
	similar instruction.
	We assume this is true for 32-bit processors and expect 64-bit processors
	to answer false
	for values in the interpreter or the object memory. */

	/* CogAbstractInstruction>>#isWithinMwOffsetRange: */
static sqInt NoDbgRegParms
isWithinMwOffsetRange(AbstractInstruction * self_in_isWithinMwOffsetRange, sqInt anAddress)
{
	return 1;
}


/*	Set the target of a jump instruction. These all have the target in the
	first operand. */

	/* CogAbstractInstruction>>#jmpTarget: */
static AbstractInstruction * NoDbgRegParms
jmpTarget(AbstractInstruction * self_in_jmpTarget, AbstractInstruction *anAbstractInstruction)
{
	((self_in_jmpTarget->operands))[0] = (((usqInt)anAbstractInstruction));
	return anAbstractInstruction;
}


/*	Answer the constant loaded by the instruction sequence just before this
	address: 
 */

	/* CogAbstractInstruction>>#literal32BeforeFollowingAddress: */
static sqInt NoDbgRegParms
literal32BeforeFollowingAddress(AbstractInstruction * self_in_literal32BeforeFollowingAddress, sqInt followingAddress)
{
	return literalBeforeFollowingAddress(self_in_literal32BeforeFollowingAddress, followingAddress);
}


/*	We assume here that calls and jumps look the same as regards their
	displacement. This works on at least x86, ARM and x86_64. Processors on
	which that isn't the
	case can override as necessary. */

	/* CogAbstractInstruction>>#relocateJumpLongBeforeFollowingAddress:by: */
static void NoDbgRegParms
relocateJumpLongBeforeFollowingAddressby(AbstractInstruction * self_in_relocateJumpLongBeforeFollowingAddressby, sqInt pc, sqInt delta)
{
	relocateCallBeforeReturnPCby(self_in_relocateJumpLongBeforeFollowingAddressby, pc, delta);
}


/*	Relocate a long conditional jump before pc. Default to relocating a
	non-conditional jump.
	Processors that have different formats for conditional and unconditional
	jumps override. */

	/* CogAbstractInstruction>>#relocateJumpLongConditionalBeforeFollowingAddress:by: */
static void NoDbgRegParms
relocateJumpLongConditionalBeforeFollowingAddressby(AbstractInstruction * self_in_relocateJumpLongConditionalBeforeFollowingAddressby, sqInt pc, sqInt delta)
{
	relocateJumpLongBeforeFollowingAddressby(self_in_relocateJumpLongConditionalBeforeFollowingAddressby, pc, delta);
}

	/* CogAbstractInstruction>>#resolveJumpTarget */
static void NoDbgRegParms
resolveJumpTarget(AbstractInstruction * self_in_resolveJumpTarget)
{
    BytecodeFixup *fixup;

	assert(isJump(self_in_resolveJumpTarget));
	fixup = ((BytecodeFixup *) (((self_in_resolveJumpTarget->operands))[0]));
	if (addressIsInFixups(fixup)) {
		assert(addressIsInInstructions((fixup->targetInstruction)));
		jmpTarget(self_in_resolveJumpTarget, (fixup->targetInstruction));
	}
}


/*	Rewrite a conditional jump long to jump to target. This version defaults
	to using
	rewriteJumpLongAt:, which works for many ISAs. Subclasses override if
	necessary.  */

	/* CogAbstractInstruction>>#rewriteConditionalJumpLongAt:target: */
static sqInt NoDbgRegParms
rewriteConditionalJumpLongAttarget(AbstractInstruction * self_in_rewriteConditionalJumpLongAttarget, sqInt callSiteReturnAddress, sqInt callTargetAddress)
{
	return rewriteJumpLongAttarget(self_in_rewriteConditionalJumpLongAttarget, callSiteReturnAddress, callTargetAddress);
}


/*	Remember the ROR is doubled by the cpu so use 30>>1 etc
	ADDS destReg, srcReg, #immediate ROR #rot - ARM_ARM v7 DDI10406 p. A8-23 */

	/* CogARMCompiler>>#adds:rn:imm:ror: */
static sqInt NoDbgRegParms
addsrnimmror(AbstractInstruction * self_in_addsrnimmror, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(AddOpcode) << 21))) | (0x100000)))) | ((((sqInt)((usqInt)(srcReg) << 16))) | (((sqInt)((usqInt)(destReg) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot)) >> 1)) << 8))) | immediate) & 0xFFF);
}


/*	Remember the ROR is doubled by the cpu so use 30>>1 etc.
	ADD destReg, srcReg, #immediate ROR #rot - ARM_ARM v7 DDI10406 p. A8-23 */

	/* CogARMCompiler>>#add:rn:imm:ror: */
static sqInt NoDbgRegParms
addrnimmror(AbstractInstruction * self_in_addrnimmror, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(AddOpcode) << 21))) | (0)))) | ((((sqInt)((usqInt)(srcReg) << 16))) | (((sqInt)((usqInt)(destReg) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot)) >> 1)) << 8))) | immediate) & 0xFFF);
}


/*	return an ADD destReg, srcReg, addReg instruction
	ADD destReg, srcReg, addReg - ARM_ARM v7 DDI10406 p. A8-24 */

	/* CogARMCompiler>>#add:rn:rm: */
static sqInt NoDbgRegParms
addrnrm(AbstractInstruction * self_in_addrnrm, sqInt destReg, sqInt srcReg, sqInt addReg)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(AddOpcode) << 21))) | (0)))) | ((((sqInt)((usqInt)(srcReg) << 16))) | (((sqInt)((usqInt)(destReg) << 12))))) | (addReg & 0xFFF);
}


/*	Answer the address of the __aeabi_idivmod() call provided by the ARM low
	level libs to do an integer divide that returns the quo in R0 and rem in
	R1. A word on the somewhat strange usage of idivmod herein; we need a
	declaration for the _aeabi_idivmod helper function, despite the fact that
	in a simple C program test, you don't.
	To get that declaration we need a variable to hang it off; thus the
	non-existent var idivmod, and in simulation we need to simulate it, which
	is what aeabiDiv:Mod: does.
 */

	/* CogARMCompiler>>#aeabiDivModFunctionAddr */
static usqInt NoDbgRegParms
aeabiDivModFunctionAddr(AbstractInstruction * self_in_aeabiDivModFunctionAddr)
{
    extern void __aeabi_idivmod(int dividend, int divisor);

	return (usqInt)__aeabi_idivmod;
}


/*	Remember the ROR is doubled by the cpu so use 30>>1 etc
	ANDS destReg, srcReg, #immediate ROR #rot - ARM_ARM v7 DDI10406 p. A8-34 */

	/* CogARMCompiler>>#ands:rn:imm:ror: */
static sqInt NoDbgRegParms
andsrnimmror(AbstractInstruction * self_in_andsrnimmror, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(AndOpcode) << 21))) | (0x100000)))) | ((((sqInt)((usqInt)(srcReg) << 16))) | (((sqInt)((usqInt)(destReg) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot)) >> 1)) << 8))) | immediate) & 0xFFF);
}


/*	Remember the ROR is doubled by the cpu so use 30>>1 etc
	AND destReg, srcReg, #immediate ROR #rot - ARM_ARM v7 DDI10406 p. A8-34 */

	/* CogARMCompiler>>#and:rn:imm:ror: */
static sqInt NoDbgRegParms
andrnimmror(AbstractInstruction * self_in_andrnimmror, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(AndOpcode) << 21))) | (0)))) | ((((sqInt)((usqInt)(srcReg) << 16))) | (((sqInt)((usqInt)(destReg) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot)) >> 1)) << 8))) | immediate) & 0xFFF);
}


/*	Answer an unused abstract register in the liveRegMask.
	Subclasses with more registers can override to answer them.
	N.B. Do /not/ allocate TempReg. */
/*	Answer an unused abstract register in the liveRegMask.
	Subclasses with more registers can override to answer them.
	N.B. Do /not/ allocate TempReg. */

	/* CogARMCompiler>>#availableRegisterOrNoneFor: */
static sqInt NoDbgRegParms
availableRegisterOrNoneFor(AbstractInstruction * self_in_availableRegisterOrNoneFor, sqInt liveRegsMask)
{
	if (!(((liveRegsMask & ((1U << Extra0Reg))) != 0))) {
		return Extra0Reg;
	}
	if (!(((liveRegsMask & ((1U << Extra1Reg))) != 0))) {
		return Extra1Reg;
	}
	if (!(((liveRegsMask & ((1U << Extra2Reg))) != 0))) {
		return Extra2Reg;
	}
	if (!(((liveRegsMask & ((1U << Arg1Reg))) != 0))) {
		return Arg1Reg;
	}
	if (!(((liveRegsMask & ((1U << Arg0Reg))) != 0))) {
		return Arg0Reg;
	}
	if (!(((liveRegsMask & ((1U << SendNumArgsReg))) != 0))) {
		return SendNumArgsReg;
	}
	if (!(((liveRegsMask & ((1U << ClassReg))) != 0))) {
		return ClassReg;
	}
	if (!(((liveRegsMask & ((1U << ReceiverResultReg))) != 0))) {
		return ReceiverResultReg;
	}
	return NoReg;
}


/*	Remember the ROR is doubled by the cpu so use 30>>1 etc
	BICS destReg, srcReg, #immediate ROR #rot - ARM_ARM v7 DDI10406 pp.
	A8-50-1 
 */

	/* CogARMCompiler>>#bics:rn:imm:ror: */
static sqInt NoDbgRegParms
bicsrnimmror(AbstractInstruction * self_in_bicsrnimmror, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(BicOpcode) << 21))) | (0x100000)))) | ((((sqInt)((usqInt)(srcReg) << 16))) | (((sqInt)((usqInt)(destReg) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot)) >> 1)) << 8))) | immediate) & 0xFFF);
}


/*	return a BL offset instruction; offset is signed 24bits of WORD offset, so
	+_32Mbyte range. Return address is in LR
	BL offset - ARM_ARM v7 DDI10406 pp. A8-58-9
 */

	/* CogARMCompiler>>#bl: */
static sqInt NoDbgRegParms
bl(AbstractInstruction * self_in_bl, sqInt offset)
{
	return (((int)((usqInt)(AL) << 28))) | ((((int)((usqInt)((10 | (1 & 1))) << 24))) | ((((usqInt)(offset)) >> 2) & 0xFFFFFF));
}


/*	return a B offset instruction; offset is signed 24bits of WORD offset, so
	+_32Mbyte range
	B offset - ARM_ARM v7 DDI10406 pp. A8-44-5
 */

	/* CogARMCompiler>>#b: */
static sqInt NoDbgRegParms
b(AbstractInstruction * self_in_b, sqInt offset)
{
	return (((int)((usqInt)(AL) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset)) >> 2) & 0xFFFFFF));
}


/*	ARMv8 calls and jumps span +/- 128 mb, more than enough for intra-zone
	calls and jumps.
 */

	/* CogARMCompiler>>#callInstructionByteSize */
static sqInt NoDbgRegParms
callInstructionByteSize(AbstractInstruction * self_in_callInstructionByteSize)
{
	return 4;
}


/*	Answer the address that the call immediately preceding
	callSiteReturnAddress will jump to.
 */
/*	this is also used by #jumpLongTargetBeforeFollowingAddress:. */

	/* CogARMCompiler>>#callTargetFromReturnAddress: */
static sqInt NoDbgRegParms
callTargetFromReturnAddress(AbstractInstruction * self_in_callTargetFromReturnAddress, sqInt callSiteReturnAddress)
{
    sqInt call;
    sqInt callDistance;
    sqInt relativeJump;

	call = longAt(callSiteReturnAddress - 4);
	assert((instructionIsB(self_in_callTargetFromReturnAddress, call))
	 || (instructionIsBL(self_in_callTargetFromReturnAddress, call)));
	/* begin extractOffsetFromBL: */
	relativeJump = call & 0xFFFFFF;
	relativeJump = (((relativeJump & (0x800000)) != 0)
		? ((int) (((sqInt)((usqInt)((relativeJump | 0x3F000000)) << 2))))
		: ((sqInt)((usqInt)(relativeJump) << 2)));
	callDistance = relativeJump;
	return (callSiteReturnAddress + 4) + (((int) callDistance));
}


/*	Because we don't use Thumb, each ARM instruction has 4 bytes. Many
	abstract opcodes need more than one instruction. Instructions that refer
	to constants and/or literals depend on literals being stored in-line or
	out-of-line. 
	N.B. The ^N forms are to get around the bytecode compiler's long branch
	limits which are exceeded when each case jumps around the otherwise. */

	/* CogARMCompiler>>#computeMaximumSize */
static sqInt NoDbgRegParms
computeMaximumSize(AbstractInstruction * self_in_computeMaximumSize)
{
    sqInt constant;
    sqInt constant1;
    sqInt constant2;
    sqInt constant4;
    sqInt constant5;
    sqInt i;
    sqInt i1;
    sqInt i2;
    sqInt i3;
    sqInt n;
    sqInt r;
    sqInt value;
    unsigned int value1;

	switch ((self_in_computeMaximumSize->opcode)) {
	case Label:
		return 0;

	case Literal:
	case Fill32:
	case Nop:
	case Call:
	case JumpR:
	case Jump:
	case JumpLong:
	case JumpZero:
	case JumpNonZero:
	case JumpNegative:
	case JumpNonNegative:
	case JumpOverflow:
	case JumpNoOverflow:
	case JumpCarry:
	case JumpNoCarry:
	case JumpLess:
	case JumpGreaterOrEqual:
	case JumpGreater:
	case JumpLessOrEqual:
	case JumpBelow:
	case JumpAboveOrEqual:
	case JumpAbove:
	case JumpBelowOrEqual:
	case JumpLongZero:
	case JumpLongNonZero:
	case Stop:
	case AddRR:
	case AndRR:
	case CmpRR:
	case OrRR:
	case XorRR:
	case SubRR:
	case AddRRR:
	case SubRRR:
	case NegateR:
	case LogicalShiftLeftCqR:
	case LogicalShiftRightCqR:
	case ArithmeticShiftRightCqRR:
	case LogicalShiftRightCqRR:
	case LogicalShiftLeftCqRR:
	case ArithmeticShiftRightCqR:
	case LogicalShiftLeftRR:
	case LogicalShiftRightRR:
	case ArithmeticShiftRightRR:
	case AddRdRd:
	case CmpRdRd:
	case SubRdRd:
	case MulRdRd:
	case DivRdRd:
	case SqrtRd:
	case ClzRR:
	case SMULL:
	case MSR:
	case CMPSMULL:
	case PopLDM:
	case PushSTM:
	case MoveRR:
	case MoveRdRd:
	case MoveRdM64r:
	case MoveM64rRd:
	case MoveXbrRR:
	case MoveRXbrR:
	case MoveXwrRR:
	case MoveRXwrR:
	case PopR:
	case PushR:
		return 4;

	case AlignmentNops:
		return (((self_in_computeMaximumSize->operands))[0]) - 4;

	case CallFull:
	case JumpFull:
	case AddCwR:
	case AndCwR:
	case CmpCwR:
	case OrCwR:
	case SubCwR:
	case XorCwR:
		return 8;

	case JumpFPEqual:
	case JumpFPNotEqual:
	case JumpFPLess:
	case JumpFPGreaterOrEqual:
	case JumpFPGreater:
	case JumpFPLessOrEqual:
	case JumpFPOrdered:
	case JumpFPUnordered:
	case ConvertRRd:
		return 8;

	case RetN:
		return ((((self_in_computeMaximumSize->operands))[0]) == 0
			? 4
			: 8);

	case AddCqR:
	case AddCqRR:
	case CmpCqR:
	case SubCqR:
		/* begin rotateable8bitSignedImmediate:ifTrue:ifFalse: */
		constant = ((self_in_computeMaximumSize->operands))[0];
		value = constant;
		while (1) {
			if ((value & 0xFF) == value) {
				n = constant != value;
				return 4;
			}
			for (i1 = 2; i1 <= 30; i1 += 2) {
				if ((value & (((0xFFU << i1) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i1)))) == value) {
					r = 32 - i1;
					i = (((usqInt)(value)) >> i1) | ((((sqInt)((usqInt)(value) << (32 - i1)))) & 0xFFFFFFFFU);
					n = constant != value;
					return 4;
				}
			}
			if (!((value == constant)
			 && (constant != 0))) break;
			value = -constant;
		}
		return 8;

	case AndCqR:
	case AndCqRR:
	case XorCqR:
		/* begin rotateable8bitBitwiseImmediate:ifTrue:ifFalse: */
		constant1 = ((self_in_computeMaximumSize->operands))[0];
		value1 = constant1;
		while (1) {
			if ((value1 & 0xFF) == value1) {
				n = constant1 != value1;
				return 4;
			}
			for (i2 = 2; i2 <= 30; i2 += 2) {
				if ((value1 & (((0xFFU << i2) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i2)))) == value1) {
					r = 32 - i2;
					i = ((value1) >> i2) | ((value1 << (32 - i2)) & 0xFFFFFFFFU);
					n = constant1 != value1;
					return 4;
				}
			}
			if (!(value1 == constant1)) break;
			value1 = (constant1 < 0
				? -1 - constant1
				: (unsigned int)~constant1);
		}
		return 8;

	case OrCqR:
	case TstCqR:
	case LoadEffectiveAddressMwrR:
	case MoveM16rR:
		/* begin rotateable8bitImmediate:ifTrue:ifFalse: */
		constant2 = ((self_in_computeMaximumSize->operands))[0];
		if ((constant2 & 0xFF) == constant2) {
			return 4;
		}
		for (i3 = 2; i3 <= 30; i3 += 2) {
			if ((constant2 & (((0xFFU << i3) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i3)))) == constant2) {
				r = 32 - i3;
				i = (((usqInt)(constant2)) >> i3) | ((((sqInt)((usqInt)(constant2) << (32 - i3)))) & 0xFFFFFFFFU);
				return 4;
			}
		}
		return 8;

	case MoveCqR:
		return 4 /* literalLoadInstructionBytes */;

	case MoveCwR:
		return 4 /* literalLoadInstructionBytes */;

	case MoveAwR:
	case MoveAbR:
	case PrefetchAw:
		return (((((self_in_computeMaximumSize->operands))[0]) != null)
		 && (((((self_in_computeMaximumSize->operands))[0]) >= (varBaseAddress()))
		 && (((((self_in_computeMaximumSize->operands))[0]) - (varBaseAddress())) < (0x1000)))
			? 4
			: 8);

	case MoveRAw:
	case MoveRAb:
		return (((((self_in_computeMaximumSize->operands))[1]) != null)
		 && (((((self_in_computeMaximumSize->operands))[1]) >= (varBaseAddress()))
		 && (((((self_in_computeMaximumSize->operands))[1]) - (varBaseAddress())) < (0x1000)))
			? 4
			: 8);

	case MoveRMwr:
	case MoveRMbr:
	case MoveRM16r:
		/* begin is12BitValue:ifTrue:ifFalse: */
		constant4 = ((self_in_computeMaximumSize->operands))[1];
		if ((SQABS(constant4)) <= 0xFFF) {

			/* (2 raisedTo: 12)-1 */
			if (constant4 >= 0) {
				return 4;
			}
			else {
				i = SQABS(constant4);
				return 4;
			}
		}
		else {
			return 8;
		}

	case MoveMbrR:
	case MoveMwrR:
		/* begin is12BitValue:ifTrue:ifFalse: */
		constant5 = ((self_in_computeMaximumSize->operands))[0];
		if ((SQABS(constant5)) <= 0xFFF) {

			/* (2 raisedTo: 12)-1 */
			if (constant5 >= 0) {
				return 4;
			}
			else {
				i = SQABS(constant5);
				return 4;
			}
		}
		else {
			return 8;
		}

	case PushCw:
		return 8;

	case PushCq:
		return 8;

	default:
		error("Case not found and no otherwise clause");
	}
	return 0;
}


/*	Generate concrete machine code for the instruction at actualAddress,
	setting machineCodeSize, and answer the following address. */
/*	Generate concrete machine code for the instruction at actualAddress,
	setting machineCodeSize, and answer the following address. */

	/* CogARMCompiler>>#concretizeAt: */
static sqInt NoDbgRegParms
concretizeAt(AbstractInstruction * self_in_concretizeAt, sqInt actualAddress)
{
	assert((actualAddress % 4) == 0);
	(self_in_concretizeAt->address) = actualAddress;
	(self_in_concretizeAt->machineCodeSize) = dispatchConcretize(self_in_concretizeAt);
	assert((((self_in_concretizeAt->maxSize)) == null)
	 || (((self_in_concretizeAt->maxSize)) >= ((self_in_concretizeAt->machineCodeSize))));
	return actualAddress + ((self_in_concretizeAt->machineCodeSize));
}


/*	Generate a CMP a, b, ASR #31 instruction, specifically for comparing the
	resutls of SMULLs in genMulR:R:
 */

	/* CogARMCompiler>>#concretizeCMPSMULL */
static sqInt NoDbgRegParms
concretizeCMPSMULL(AbstractInstruction * self_in_concretizeCMPSMULL)
{
    sqInt aWord;
    usqInt hiReg;
    usqInt loReg;

	hiReg = ((self_in_concretizeCMPSMULL->operands))[0];
	loReg = ((self_in_concretizeCMPSMULL->operands))[1];
	/* begin machineCodeAt:put: */
	aWord = (((((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(CmpOpcode) << 21))) | (0x100000)))) | ((hiReg << 16) | (0))) + (0xF80)) + (64)) + loReg;
	((self_in_concretizeCMPSMULL->machineCode))[0 / 4] = aWord;
	return 4;
}


/*	Concretize the current instruction, but with a condition. */

	/* CogARMCompiler>>#concretizeConditionalInstruction */
static usqInt NoDbgRegParms
concretizeConditionalInstruction(AbstractInstruction * self_in_concretizeConditionalInstruction)
{
    sqInt aWord;
    sqInt i;
    usqInt instr;
    unsigned char savedCond;

	assert(((self_in_concretizeConditionalInstruction->conditionOrNil)) != null);
	savedCond = (self_in_concretizeConditionalInstruction->conditionOrNil);
	(self_in_concretizeConditionalInstruction->conditionOrNil) = null;
	(self_in_concretizeConditionalInstruction->machineCodeSize) = dispatchConcretize(self_in_concretizeConditionalInstruction);
	(self_in_concretizeConditionalInstruction->conditionOrNil) = savedCond;
	for (i = 0; i < ((self_in_concretizeConditionalInstruction->machineCodeSize)); i += 4) {
		instr = (((((self_in_concretizeConditionalInstruction->machineCode))[i / 4]) | (0xF0000000U)) - (0xF0000000U));
		/* begin machineCodeAt:put: */
		aWord = instr | (((int)((usqInt)((((self_in_concretizeConditionalInstruction->conditionOrNil)) & 15)) << 28)));
		((self_in_concretizeConditionalInstruction->machineCode))[i / 4] = aWord;
	}
	return (self_in_concretizeConditionalInstruction->machineCodeSize);
}


/*	fill with operand 0 according to the processor's endianness */

	/* CogARMCompiler>>#concretizeFill32 */
static sqInt NoDbgRegParms
concretizeFill32(AbstractInstruction * self_in_concretizeFill32)
{
    sqInt aWord;

	/* begin machineCodeAt:put: */
	aWord = ((self_in_concretizeFill32->operands))[0];
	((self_in_concretizeFill32->machineCode))[0 / 4] = aWord;
	return 4;
}


/*	Generate an MSR CPSR_f, #flags instruction.
	Note that we only have business with the NZCV flags so we use
	N -> 8
	Z -> 4
	C -> 2
	V -> 1.
	You don't want to mess with this too much.
 */

	/* CogARMCompiler>>#concretizeMSR */
static sqInt NoDbgRegParms
concretizeMSR(AbstractInstruction * self_in_concretizeMSR)
{
    sqInt aWord;
    usqInt flags;

	flags = ((self_in_concretizeMSR->operands))[0];
	/* begin machineCodeAt:put: */
	aWord = msr(self_in_concretizeMSR, flags);
	((self_in_concretizeMSR->machineCode))[0 / 4] = aWord;
	return 4;
}

	/* CogARMCompiler>>#concretizePushOrPopMultipleRegisters: */
static sqInt NoDbgRegParms
concretizePushOrPopMultipleRegisters(AbstractInstruction * self_in_concretizePushOrPopMultipleRegisters, sqInt doPush)
{
	assert((((self_in_concretizePushOrPopMultipleRegisters->operands))[0]) != 0);
	((self_in_concretizePushOrPopMultipleRegisters->machineCode))[0] = ((((((int)((usqInt)(AL) << 28))) + ((doPush
	? 0x9200000
	: 0x8B00000))) + (((int)((usqInt)(SP) << 16)))) + (((self_in_concretizePushOrPopMultipleRegisters->operands))[0]));
	return 4;
}


/*	Generate an SMULL loResultReg, hiResultReg, srcA, srcB instruction */

	/* CogARMCompiler>>#concretizeSMULL */
static sqInt NoDbgRegParms
concretizeSMULL(AbstractInstruction * self_in_concretizeSMULL)
{
    sqInt aWord;
    sqInt hiResultReg;
    usqInt loResultReg;
    usqInt srcA;
    usqInt srcB;


	/* NOTE: srcB contains the other mutiplicand at this point. It is OK to use it as the destination for the low part of the result and in fact this saves us moving it later */
	srcA = ((self_in_concretizeSMULL->operands))[0];
	loResultReg = (srcB = ((self_in_concretizeSMULL->operands))[1]);
	hiResultReg = RISCTempReg;
	/* begin machineCodeAt:put: */
	aWord = (((((((int)((usqInt)(AL) << 28))) | ((0) | ((0xC00000) | (0)))) | ((((sqInt)((usqInt)(hiResultReg) << 16))) | (loResultReg << 12))) + (srcA << 8)) + (144)) + srcB;
	((self_in_concretizeSMULL->machineCode))[0 / 4] = aWord;
	return 4;
}


/*	test for the NV condition code; this isn't allowed as an actual condition
	and is used to encdoe many of the newer instructions
 */

	/* CogARMCompiler>>#conditionIsNotNever: */
static sqInt NoDbgRegParms
conditionIsNotNever(AbstractInstruction * self_in_conditionIsNotNever, sqInt instr)
{
	return (((usqInt)(instr)) >> 28) < 15;
}


/*	return an {opcode} destReg, srcReg, addReg lsl #shft */
/*	important detail - a 0 shft requires setting the shift-type code to 0 to
	avoid potential instruction confusion
 */

	/* CogARMCompiler>>#dataOpType:rd:rn:rm:lsr: */
static sqInt NoDbgRegParms
dataOpTyperdrnrmlsr(AbstractInstruction * self_in_dataOpTyperdrnrmlsr, sqInt armOpcode, sqInt destReg, sqInt srcReg, sqInt addReg, sqInt shft)
{
	if (shft == 0) {
		return (((((int)((usqInt)(AL) << 28))) | ((0) | ((((sqInt)((usqInt)(armOpcode) << 21))) | (0x100000)))) | ((((sqInt)((usqInt)(srcReg) << 16))) | (((sqInt)((usqInt)(destReg) << 12))))) | (addReg & 0xFFF);
	}
	else {
		return (((((int)((usqInt)(AL) << 28))) | ((0) | ((((sqInt)((usqInt)(armOpcode) << 21))) | (0x100000)))) | ((((sqInt)((usqInt)(srcReg) << 16))) | (((sqInt)((usqInt)(destReg) << 12))))) | ((((((sqInt)((usqInt)(shft) << 7))) | 32) | addReg) & 0xFFF);
	}
}


/*	Attempt to generate concrete machine code for the instruction at address.
	This is the inner dispatch of concretizeAt: actualAddress which exists
	only to get around the branch size limits in the SqueakV3 (blue book
	derived) bytecode set. */

	/* CogARMCompiler>>#dispatchConcretize */
static sqInt NoDbgRegParms
dispatchConcretize(AbstractInstruction * self_in_dispatchConcretize)
{
    usqInt addressOperand;
    sqInt aWord;
    sqInt aWord1;
    sqInt aWord10;
    sqInt aWord11;
    sqInt aWord110;
    sqInt aWord111;
    sqInt aWord1110;
    sqInt aWord1111;
    sqInt aWord1112;
    sqInt aWord1113;
    sqInt aWord112;
    sqInt aWord113;
    sqInt aWord114;
    sqInt aWord115;
    sqInt aWord116;
    sqInt aWord117;
    sqInt aWord118;
    sqInt aWord119;
    sqInt aWord12;
    sqInt aWord120;
    sqInt aWord121;
    sqInt aWord1210;
    sqInt aWord1211;
    sqInt aWord122;
    sqInt aWord123;
    sqInt aWord124;
    sqInt aWord125;
    sqInt aWord126;
    sqInt aWord127;
    sqInt aWord128;
    sqInt aWord129;
    sqInt aWord13;
    sqInt aWord130;
    sqInt aWord131;
    sqInt aWord132;
    sqInt aWord133;
    sqInt aWord134;
    sqInt aWord135;
    sqInt aWord136;
    sqInt aWord14;
    sqInt aWord15;
    sqInt aWord16;
    sqInt aWord17;
    sqInt aWord18;
    sqInt aWord19;
    sqInt aWord2;
    sqInt aWord20;
    sqInt aWord21;
    sqInt aWord210;
    sqInt aWord211;
    sqInt aWord2110;
    sqInt aWord2111;
    sqInt aWord212;
    sqInt aWord213;
    sqInt aWord214;
    sqInt aWord215;
    sqInt aWord216;
    sqInt aWord217;
    sqInt aWord218;
    sqInt aWord219;
    sqInt aWord22;
    sqInt aWord220;
    sqInt aWord221;
    sqInt aWord222;
    sqInt aWord223;
    sqInt aWord224;
    sqInt aWord225;
    sqInt aWord23;
    sqInt aWord24;
    sqInt aWord25;
    sqInt aWord26;
    sqInt aWord27;
    sqInt aWord28;
    sqInt aWord29;
    sqInt aWord3;
    sqInt aWord30;
    sqInt aWord31;
    sqInt aWord310;
    sqInt aWord311;
    sqInt aWord312;
    sqInt aWord313;
    sqInt aWord314;
    sqInt aWord315;
    sqInt aWord316;
    sqInt aWord32;
    sqInt aWord33;
    sqInt aWord34;
    sqInt aWord35;
    sqInt aWord36;
    sqInt aWord37;
    sqInt aWord38;
    sqInt aWord39;
    sqInt aWord4;
    sqInt aWord40;
    sqInt aWord41;
    sqInt aWord410;
    sqInt aWord411;
    sqInt aWord42;
    sqInt aWord43;
    sqInt aWord44;
    sqInt aWord45;
    sqInt aWord46;
    sqInt aWord47;
    sqInt aWord48;
    sqInt aWord49;
    sqInt aWord5;
    sqInt aWord50;
    sqInt aWord51;
    sqInt aWord52;
    sqInt aWord53;
    sqInt aWord54;
    sqInt aWord55;
    sqInt aWord56;
    sqInt aWord57;
    sqInt aWord58;
    sqInt aWord59;
    sqInt aWord6;
    sqInt aWord60;
    sqInt aWord61;
    sqInt aWord62;
    sqInt aWord63;
    sqInt aWord64;
    sqInt aWord65;
    sqInt aWord66;
    sqInt aWord67;
    sqInt aWord68;
    sqInt aWord69;
    sqInt aWord7;
    sqInt aWord70;
    sqInt aWord71;
    sqInt aWord72;
    sqInt aWord73;
    sqInt aWord74;
    sqInt aWord75;
    sqInt aWord8;
    sqInt aWord9;
    usqInt base;
    usqInt base1;
    usqInt base2;
    usqInt base3;
    usqInt baseReg;
    usqInt baseReg1;
    usqInt baseReg2;
    usqInt constant;
    usqInt constant1;
    usqInt constant10;
    usqInt constant11;
    usqInt constant12;
    usqInt constant13;
    usqInt constant14;
    usqInt constant15;
    usqInt constant2;
    usqInt constant3;
    sqInt constant4;
    usqInt constant5;
    usqInt constant6;
    usqInt constant7;
    usqInt constant8;
    usqInt constant9;
    AbstractInstruction *dependentChain;
    usqInt dest;
    usqInt dest1;
    usqInt dest2;
    usqInt destAddr;
    usqInt destAddr1;
    usqInt destReg;
    usqInt destReg1;
    usqInt destReg10;
    usqInt destReg11;
    usqInt destReg12;
    usqInt destReg13;
    usqInt destReg14;
    usqInt destReg15;
    usqInt destReg2;
    usqInt destReg3;
    usqInt destReg4;
    usqInt destReg5;
    usqInt destReg6;
    usqInt destReg7;
    usqInt destReg8;
    usqInt destReg9;
    usqInt distance;
    usqInt distance1;
    usqInt distance2;
    usqInt distance3;
    usqInt distance4;
    usqInt distance5;
    usqInt distReg;
    usqInt distReg1;
    usqInt distReg2;
    usqInt dstReg;
    usqInt dstReg1;
    sqInt flagsOrOpcode;
    sqInt flagsOrOpcode1;
    sqInt flagsOrOpcode11;
    sqInt flagsOrOpcode12;
    sqInt flagsOrOpcode2;
    sqInt flagsOrOpcode3;
    sqInt flagsOrOpcode4;
    sqInt flagsOrOpcode5;
    sqInt flagsOrOpcode6;
    sqInt flagsOrOpcode7;
    usqInt fpReg;
    sqInt hb;
    sqInt hb1;
    sqInt hb11;
    sqInt hb12;
    sqInt hb2;
    sqInt hb3;
    sqInt hb4;
    sqInt hb5;
    sqInt hb6;
    sqInt i;
    sqInt i1;
    sqInt i10;
    sqInt i11;
    sqInt i12;
    sqInt i13;
    sqInt i14;
    sqInt i15;
    sqInt i16;
    sqInt i2;
    sqInt i3;
    sqInt i4;
    sqInt i5;
    sqInt i6;
    sqInt i7;
    sqInt i8;
    sqInt immediate;
    sqInt immediate1;
    sqInt immediate10;
    sqInt immediate11;
    sqInt immediate110;
    sqInt immediate12;
    sqInt immediate13;
    sqInt immediate14;
    sqInt immediate15;
    sqInt immediate16;
    sqInt immediate17;
    sqInt immediate18;
    sqInt immediate19;
    sqInt immediate2;
    sqInt immediate20;
    sqInt immediate3;
    sqInt immediate4;
    sqInt immediate5;
    sqInt immediate6;
    sqInt immediate7;
    sqInt immediate8;
    sqInt immediate9;
    usqInt index;
    usqInt index1;
    usqInt index2;
    usqInt index3;
    sqInt instrOffset;
    sqInt instrOffset1;
    sqInt instrOffset10;
    sqInt instrOffset11;
    sqInt instrOffset12;
    sqInt instrOffset13;
    sqInt instrOffset14;
    sqInt instrOffset15;
    sqInt instrOffset16;
    sqInt instrOffset17;
    sqInt instrOffset18;
    sqInt instrOffset19;
    sqInt instrOffset2;
    sqInt instrOffset20;
    sqInt instrOffset21;
    sqInt instrOffset22;
    sqInt instrOffset23;
    sqInt instrOffset24;
    sqInt instrOffset25;
    sqInt instrOffset26;
    sqInt instrOffset27;
    sqInt instrOffset28;
    sqInt instrOffset29;
    sqInt instrOffset3;
    sqInt instrOffset30;
    sqInt instrOffset4;
    sqInt instrOffset5;
    sqInt instrOffset6;
    sqInt instrOffset7;
    sqInt instrOffset8;
    sqInt instrOffset9;
    sqInt invert;
    sqInt invert1;
    sqInt invert2;
    sqInt invert3;
    sqInt invert4;
    unsigned int invVal;
    sqInt i9;
    AbstractInstruction *jumpTarget;
    AbstractInstruction *jumpTarget1;
    AbstractInstruction *jumpTarget10;
    AbstractInstruction *jumpTarget11;
    AbstractInstruction *jumpTarget110;
    AbstractInstruction *jumpTarget111;
    AbstractInstruction *jumpTarget112;
    AbstractInstruction *jumpTarget113;
    AbstractInstruction *jumpTarget114;
    AbstractInstruction *jumpTarget115;
    AbstractInstruction *jumpTarget116;
    AbstractInstruction *jumpTarget117;
    AbstractInstruction *jumpTarget118;
    AbstractInstruction *jumpTarget119;
    AbstractInstruction *jumpTarget12;
    AbstractInstruction *jumpTarget120;
    AbstractInstruction *jumpTarget121;
    AbstractInstruction *jumpTarget122;
    AbstractInstruction *jumpTarget123;
    AbstractInstruction *jumpTarget124;
    AbstractInstruction *jumpTarget13;
    AbstractInstruction *jumpTarget14;
    AbstractInstruction *jumpTarget15;
    AbstractInstruction *jumpTarget16;
    AbstractInstruction *jumpTarget17;
    AbstractInstruction *jumpTarget18;
    AbstractInstruction *jumpTarget19;
    AbstractInstruction *jumpTarget2;
    AbstractInstruction *jumpTarget20;
    AbstractInstruction *jumpTarget21;
    AbstractInstruction *jumpTarget22;
    AbstractInstruction *jumpTarget23;
    AbstractInstruction *jumpTarget24;
    AbstractInstruction *jumpTarget25;
    AbstractInstruction *jumpTarget26;
    AbstractInstruction *jumpTarget27;
    AbstractInstruction *jumpTarget28;
    AbstractInstruction *jumpTarget29;
    AbstractInstruction *jumpTarget3;
    AbstractInstruction *jumpTarget30;
    AbstractInstruction *jumpTarget31;
    AbstractInstruction *jumpTarget32;
    AbstractInstruction *jumpTarget33;
    AbstractInstruction *jumpTarget34;
    AbstractInstruction *jumpTarget4;
    AbstractInstruction *jumpTarget5;
    AbstractInstruction *jumpTarget6;
    AbstractInstruction *jumpTarget7;
    AbstractInstruction *jumpTarget8;
    AbstractInstruction *jumpTarget9;
    usqInt maskReg;
    sqInt negate;
    sqInt negate1;
    sqInt negate2;
    sqInt offset;
    sqInt offset1;
    sqInt offset10;
    sqInt offset11;
    sqInt offset12;
    sqInt offset13;
    sqInt offset14;
    sqInt offset15;
    sqInt offset16;
    sqInt offset17;
    sqInt offset18;
    sqInt offset19;
    int offset2;
    sqInt offset20;
    sqInt offset21;
    sqInt offset22;
    sqInt offset23;
    sqInt offset24;
    sqInt offset25;
    sqInt offset26;
    usqInt offset27;
    sqInt offset28;
    sqInt offset29;
    sqInt offset3;
    sqInt offset30;
    sqInt offset31;
    sqInt offset32;
    sqInt offset33;
    sqInt offset4;
    sqInt offset5;
    sqInt offset6;
    sqInt offset7;
    sqInt offset8;
    sqInt offset9;
    sqInt p;
    sqInt rd;
    sqInt rd1;
    int rd10;
    int rd11;
    sqInt rd110;
    int rd12;
    int rd13;
    usqInt rd14;
    usqInt rd15;
    sqInt rd16;
    int rd17;
    int rd18;
    sqInt rd19;
    sqInt rd2;
    int rd20;
    sqInt rd3;
    sqInt rd4;
    sqInt rd5;
    sqInt rd6;
    sqInt rd7;
    int rd8;
    int rd9;
    usqInt reg;
    usqInt reg1;
    usqInt reg2;
    usqInt reg3;
    usqInt reg4;
    usqInt reg5;
    usqInt reg6;
    usqInt reg7;
    usqInt regA;
    usqInt regB;
    usqInt regLHS;
    usqInt regLHS1;
    usqInt regLHS2;
    usqInt regLHS3;
    usqInt regLHS4;
    usqInt regRHS;
    usqInt regRHS1;
    usqInt regRHS2;
    usqInt regRHS3;
    usqInt rn;
    usqInt rn1;
    usqInt rn10;
    usqInt rn11;
    usqInt rn110;
    usqInt rn111;
    usqInt rn112;
    usqInt rn12;
    usqInt rn13;
    usqInt rn14;
    usqInt rn15;
    usqInt rn16;
    usqInt rn17;
    usqInt rn18;
    usqInt rn19;
    usqInt rn2;
    usqInt rn20;
    usqInt rn21;
    usqInt rn22;
    usqInt rn23;
    usqInt rn24;
    usqInt rn25;
    usqInt rn26;
    usqInt rn27;
    usqInt rn3;
    usqInt rn4;
    usqInt rn5;
    usqInt rn6;
    usqInt rn7;
    usqInt rn8;
    usqInt rn9;
    sqInt rot;
    sqInt rot1;
    sqInt rot10;
    sqInt rot11;
    sqInt rot12;
    sqInt rot13;
    sqInt rot14;
    sqInt rot2;
    sqInt rot3;
    sqInt rot4;
    sqInt rot5;
    sqInt rot6;
    sqInt rot7;
    sqInt rot8;
    sqInt rot9;
    usqInt src;
    usqInt src1;
    usqInt srcAddr;
    usqInt srcAddr1;
    usqInt srcReg;
    usqInt srcReg1;
    usqInt srcReg10;
    usqInt srcReg11;
    usqInt srcReg12;
    usqInt srcReg13;
    usqInt srcReg14;
    usqInt srcReg15;
    usqInt srcReg16;
    usqInt srcReg17;
    usqInt srcReg18;
    usqInt srcReg19;
    usqInt srcReg2;
    usqInt srcReg20;
    usqInt srcReg21;
    usqInt srcReg22;
    usqInt srcReg23;
    usqInt srcReg24;
    usqInt srcReg3;
    usqInt srcReg4;
    usqInt srcReg5;
    usqInt srcReg6;
    usqInt srcReg7;
    usqInt srcReg8;
    usqInt srcReg9;
    int u;
    int u1;
    sqInt val;
    sqInt val1;
    sqInt val11;
    sqInt val12;
    sqInt val2;
    sqInt val3;
    usqInt val4;
    sqInt val5;
    sqInt val6;
    sqInt value;
    sqInt value1;
    sqInt value2;
    unsigned int value3;
    unsigned int value4;
    unsigned int value5;
    unsigned int value6;
    unsigned int value7;
    sqInt word;
    sqInt word1;
    usqInt word2;
    usqInt word3;

	if (!(((self_in_dispatchConcretize->conditionOrNil)) == null)) {
		return concretizeConditionalInstruction(self_in_dispatchConcretize);
	}
	switch ((self_in_dispatchConcretize->opcode)) {
	case Label:
		/* begin concretizeLabel */
		dependentChain = (self_in_dispatchConcretize->dependent);
		while (!(dependentChain == null)) {
			/* begin updateLabel: */
			if (((dependentChain->opcode)) != Literal) {
				assert((((dependentChain->opcode)) == MoveCwR)
				 || (((dependentChain->opcode)) == PushCw));
				((dependentChain->operands))[0] = (((self_in_dispatchConcretize->address)) + (((self_in_dispatchConcretize->operands))[1]));
			}
			dependentChain = (dependentChain->dependent);
		}
		return 0;

	case Literal:
		return concretizeLiteral(self_in_dispatchConcretize);

	case AlignmentNops:
		/* begin concretizeAlignmentNops */
		assert((((self_in_dispatchConcretize->machineCodeSize)) % 4) == 0);
		for (p = 0; p < ((self_in_dispatchConcretize->machineCodeSize)); p += 4) {
			/* begin machineCodeAt:put: */
			((self_in_dispatchConcretize->machineCode))[p / 4] = 0xE1A00000U;
		}
		return ((usqInt) ((self_in_dispatchConcretize->machineCodeSize)));

	case Fill32:
		return concretizeFill32(self_in_dispatchConcretize);

	case Nop:
		/* begin concretizeNop */
		((self_in_dispatchConcretize->machineCode))[0 / 4] = 0xE1A00000U;
		return 4;

	case Call:
		/* begin concretizeCall */
		assert((((self_in_dispatchConcretize->operands))[0]) != 0);
		assert(((((self_in_dispatchConcretize->operands))[0]) % 4) == 0);

		/* normal pc offset */
		offset2 = (((int) (((self_in_dispatchConcretize->operands))[0]))) - (((int) (((self_in_dispatchConcretize->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_dispatchConcretize, offset2));
		/* begin machineCodeAt:put: */
		aWord = bl(self_in_dispatchConcretize, offset2);
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord;
		return 4;

	case CallFull:
		/* begin concretizeCallFull */
		jumpTarget1 = ((AbstractInstruction *) (((self_in_dispatchConcretize->operands))[0]));
		if ((addressIsInInstructions(jumpTarget1))
		 || (jumpTarget1 == (methodLabel()))) {
			jumpTarget1 = ((AbstractInstruction *) ((jumpTarget1->address)));
		}
		assert(jumpTarget1 != 0);
		jumpTarget = jumpTarget1;
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
		assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
		/* begin machineCodeAt:put: */
		aWord1 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord1;
		instrOffset = 4;
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[instrOffset / 4] = ((((int)((usqInt)(AL) << 28))) | ((0x12FFF10 | (((int)((usqInt)((1 & 1)) << 5)))) | ConcreteIPReg));
		assert(instrOffset == (literalLoadInstructionBytes(self_in_dispatchConcretize)));
		return instrOffset + 4;

	case JumpR:
		/* begin concretizeJumpR */

		/* bx reg */
		reg = ((self_in_dispatchConcretize->operands))[0];
		((self_in_dispatchConcretize->machineCode))[0 / 4] = ((((int)((usqInt)(AL) << 28))) | ((0x12FFF10 | (((int)((usqInt)((0 & 1)) << 5)))) | reg));
		return 4;

	case JumpFull:
		/* begin concretizeJumpFull */
		jumpTarget11 = ((AbstractInstruction *) (((self_in_dispatchConcretize->operands))[0]));
		if ((addressIsInInstructions(jumpTarget11))
		 || (jumpTarget11 == (methodLabel()))) {
			jumpTarget11 = ((AbstractInstruction *) ((jumpTarget11->address)));
		}
		assert(jumpTarget11 != 0);
		jumpTarget2 = jumpTarget11;
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
		assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
		/* begin machineCodeAt:put: */
		aWord2 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord2;
		instrOffset1 = 4;
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[instrOffset1 / 4] = ((((int)((usqInt)(AL) << 28))) | ((0x12FFF10 | (((int)((usqInt)((0 & 1)) << 5)))) | ConcreteIPReg));
		return instrOffset1 + 4;

	case JumpLong:
	case Jump:
		/* begin concretizeConditionalJump: */
		jumpTarget12 = ((AbstractInstruction *) (((self_in_dispatchConcretize->operands))[0]));
		assertSaneJumpTarget(jumpTarget12);
		if ((addressIsInInstructions(jumpTarget12))
		 || (jumpTarget12 == (methodLabel()))) {
			jumpTarget12 = ((AbstractInstruction *) ((jumpTarget12->address)));
		}
		assert(jumpTarget12 != 0);
		jumpTarget3 = jumpTarget12;
		offset3 = (((int) jumpTarget3)) - (((int) (((self_in_dispatchConcretize->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_dispatchConcretize, offset3));
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[0 / 4] = ((((int)((usqInt)(AL) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset3)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpLongZero:
	case JumpZero:
		/* begin concretizeConditionalJump: */
		jumpTarget13 = ((AbstractInstruction *) (((self_in_dispatchConcretize->operands))[0]));
		assertSaneJumpTarget(jumpTarget13);
		if ((addressIsInInstructions(jumpTarget13))
		 || (jumpTarget13 == (methodLabel()))) {
			jumpTarget13 = ((AbstractInstruction *) ((jumpTarget13->address)));
		}
		assert(jumpTarget13 != 0);
		jumpTarget4 = jumpTarget13;
		offset4 = (((int) jumpTarget4)) - (((int) (((self_in_dispatchConcretize->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_dispatchConcretize, offset4));
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[0 / 4] = ((((int)((usqInt)(EQ) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset4)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpLongNonZero:
	case JumpNonZero:
		/* begin concretizeConditionalJump: */
		jumpTarget14 = ((AbstractInstruction *) (((self_in_dispatchConcretize->operands))[0]));
		assertSaneJumpTarget(jumpTarget14);
		if ((addressIsInInstructions(jumpTarget14))
		 || (jumpTarget14 == (methodLabel()))) {
			jumpTarget14 = ((AbstractInstruction *) ((jumpTarget14->address)));
		}
		assert(jumpTarget14 != 0);
		jumpTarget5 = jumpTarget14;
		offset5 = (((int) jumpTarget5)) - (((int) (((self_in_dispatchConcretize->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_dispatchConcretize, offset5));
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[0 / 4] = ((((int)((usqInt)(NE) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset5)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpNegative:
		/* begin concretizeConditionalJump: */
		jumpTarget15 = ((AbstractInstruction *) (((self_in_dispatchConcretize->operands))[0]));
		assertSaneJumpTarget(jumpTarget15);
		if ((addressIsInInstructions(jumpTarget15))
		 || (jumpTarget15 == (methodLabel()))) {
			jumpTarget15 = ((AbstractInstruction *) ((jumpTarget15->address)));
		}
		assert(jumpTarget15 != 0);
		jumpTarget6 = jumpTarget15;
		offset6 = (((int) jumpTarget6)) - (((int) (((self_in_dispatchConcretize->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_dispatchConcretize, offset6));
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[0 / 4] = ((((int)((usqInt)(MI) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset6)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpNonNegative:
		/* begin concretizeConditionalJump: */
		jumpTarget16 = ((AbstractInstruction *) (((self_in_dispatchConcretize->operands))[0]));
		assertSaneJumpTarget(jumpTarget16);
		if ((addressIsInInstructions(jumpTarget16))
		 || (jumpTarget16 == (methodLabel()))) {
			jumpTarget16 = ((AbstractInstruction *) ((jumpTarget16->address)));
		}
		assert(jumpTarget16 != 0);
		jumpTarget7 = jumpTarget16;
		offset7 = (((int) jumpTarget7)) - (((int) (((self_in_dispatchConcretize->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_dispatchConcretize, offset7));
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[0 / 4] = ((((int)((usqInt)(PL) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset7)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpOverflow:
		/* begin concretizeConditionalJump: */
		jumpTarget17 = ((AbstractInstruction *) (((self_in_dispatchConcretize->operands))[0]));
		assertSaneJumpTarget(jumpTarget17);
		if ((addressIsInInstructions(jumpTarget17))
		 || (jumpTarget17 == (methodLabel()))) {
			jumpTarget17 = ((AbstractInstruction *) ((jumpTarget17->address)));
		}
		assert(jumpTarget17 != 0);
		jumpTarget8 = jumpTarget17;
		offset8 = (((int) jumpTarget8)) - (((int) (((self_in_dispatchConcretize->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_dispatchConcretize, offset8));
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[0 / 4] = ((((int)((usqInt)(VS) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset8)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpNoOverflow:
		/* begin concretizeConditionalJump: */
		jumpTarget18 = ((AbstractInstruction *) (((self_in_dispatchConcretize->operands))[0]));
		assertSaneJumpTarget(jumpTarget18);
		if ((addressIsInInstructions(jumpTarget18))
		 || (jumpTarget18 == (methodLabel()))) {
			jumpTarget18 = ((AbstractInstruction *) ((jumpTarget18->address)));
		}
		assert(jumpTarget18 != 0);
		jumpTarget9 = jumpTarget18;
		offset9 = (((int) jumpTarget9)) - (((int) (((self_in_dispatchConcretize->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_dispatchConcretize, offset9));
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[0 / 4] = ((((int)((usqInt)(VC) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset9)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpCarry:
	case JumpAboveOrEqual:
		/* begin concretizeConditionalJump: */
		jumpTarget19 = ((AbstractInstruction *) (((self_in_dispatchConcretize->operands))[0]));
		assertSaneJumpTarget(jumpTarget19);
		if ((addressIsInInstructions(jumpTarget19))
		 || (jumpTarget19 == (methodLabel()))) {
			jumpTarget19 = ((AbstractInstruction *) ((jumpTarget19->address)));
		}
		assert(jumpTarget19 != 0);
		jumpTarget10 = jumpTarget19;
		offset10 = (((int) jumpTarget10)) - (((int) (((self_in_dispatchConcretize->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_dispatchConcretize, offset10));
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[0 / 4] = ((((int)((usqInt)(CS) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset10)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpNoCarry:
	case JumpBelow:
		/* begin concretizeConditionalJump: */
		jumpTarget110 = ((AbstractInstruction *) (((self_in_dispatchConcretize->operands))[0]));
		assertSaneJumpTarget(jumpTarget110);
		if ((addressIsInInstructions(jumpTarget110))
		 || (jumpTarget110 == (methodLabel()))) {
			jumpTarget110 = ((AbstractInstruction *) ((jumpTarget110->address)));
		}
		assert(jumpTarget110 != 0);
		jumpTarget20 = jumpTarget110;
		offset11 = (((int) jumpTarget20)) - (((int) (((self_in_dispatchConcretize->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_dispatchConcretize, offset11));
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[0 / 4] = ((((int)((usqInt)(CC) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset11)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpLess:
		/* begin concretizeConditionalJump: */
		jumpTarget111 = ((AbstractInstruction *) (((self_in_dispatchConcretize->operands))[0]));
		assertSaneJumpTarget(jumpTarget111);
		if ((addressIsInInstructions(jumpTarget111))
		 || (jumpTarget111 == (methodLabel()))) {
			jumpTarget111 = ((AbstractInstruction *) ((jumpTarget111->address)));
		}
		assert(jumpTarget111 != 0);
		jumpTarget21 = jumpTarget111;
		offset12 = (((int) jumpTarget21)) - (((int) (((self_in_dispatchConcretize->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_dispatchConcretize, offset12));
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[0 / 4] = ((((int)((usqInt)(LT) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset12)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpGreaterOrEqual:
		/* begin concretizeConditionalJump: */
		jumpTarget112 = ((AbstractInstruction *) (((self_in_dispatchConcretize->operands))[0]));
		assertSaneJumpTarget(jumpTarget112);
		if ((addressIsInInstructions(jumpTarget112))
		 || (jumpTarget112 == (methodLabel()))) {
			jumpTarget112 = ((AbstractInstruction *) ((jumpTarget112->address)));
		}
		assert(jumpTarget112 != 0);
		jumpTarget22 = jumpTarget112;
		offset13 = (((int) jumpTarget22)) - (((int) (((self_in_dispatchConcretize->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_dispatchConcretize, offset13));
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[0 / 4] = ((((int)((usqInt)(GE) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset13)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpGreater:
		/* begin concretizeConditionalJump: */
		jumpTarget113 = ((AbstractInstruction *) (((self_in_dispatchConcretize->operands))[0]));
		assertSaneJumpTarget(jumpTarget113);
		if ((addressIsInInstructions(jumpTarget113))
		 || (jumpTarget113 == (methodLabel()))) {
			jumpTarget113 = ((AbstractInstruction *) ((jumpTarget113->address)));
		}
		assert(jumpTarget113 != 0);
		jumpTarget23 = jumpTarget113;
		offset14 = (((int) jumpTarget23)) - (((int) (((self_in_dispatchConcretize->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_dispatchConcretize, offset14));
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[0 / 4] = ((((int)((usqInt)(GT) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset14)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpLessOrEqual:
		/* begin concretizeConditionalJump: */
		jumpTarget114 = ((AbstractInstruction *) (((self_in_dispatchConcretize->operands))[0]));
		assertSaneJumpTarget(jumpTarget114);
		if ((addressIsInInstructions(jumpTarget114))
		 || (jumpTarget114 == (methodLabel()))) {
			jumpTarget114 = ((AbstractInstruction *) ((jumpTarget114->address)));
		}
		assert(jumpTarget114 != 0);
		jumpTarget24 = jumpTarget114;
		offset15 = (((int) jumpTarget24)) - (((int) (((self_in_dispatchConcretize->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_dispatchConcretize, offset15));
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[0 / 4] = ((((int)((usqInt)(LE) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset15)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpAbove:
		/* begin concretizeConditionalJump: */
		jumpTarget115 = ((AbstractInstruction *) (((self_in_dispatchConcretize->operands))[0]));
		assertSaneJumpTarget(jumpTarget115);
		if ((addressIsInInstructions(jumpTarget115))
		 || (jumpTarget115 == (methodLabel()))) {
			jumpTarget115 = ((AbstractInstruction *) ((jumpTarget115->address)));
		}
		assert(jumpTarget115 != 0);
		jumpTarget25 = jumpTarget115;
		offset16 = (((int) jumpTarget25)) - (((int) (((self_in_dispatchConcretize->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_dispatchConcretize, offset16));
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[0 / 4] = ((((int)((usqInt)(HI) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset16)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpBelowOrEqual:
		/* begin concretizeConditionalJump: */
		jumpTarget116 = ((AbstractInstruction *) (((self_in_dispatchConcretize->operands))[0]));
		assertSaneJumpTarget(jumpTarget116);
		if ((addressIsInInstructions(jumpTarget116))
		 || (jumpTarget116 == (methodLabel()))) {
			jumpTarget116 = ((AbstractInstruction *) ((jumpTarget116->address)));
		}
		assert(jumpTarget116 != 0);
		jumpTarget26 = jumpTarget116;
		offset17 = (((int) jumpTarget26)) - (((int) (((self_in_dispatchConcretize->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_dispatchConcretize, offset17));
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[0 / 4] = ((((int)((usqInt)(LS) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset17)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpFPEqual:
		/* begin concretizeFPConditionalJump: */
		jumpTarget117 = ((AbstractInstruction *) (((self_in_dispatchConcretize->operands))[0]));
		assertSaneJumpTarget(jumpTarget117);
		if ((addressIsInInstructions(jumpTarget117))
		 || (jumpTarget117 == (methodLabel()))) {
			jumpTarget117 = ((AbstractInstruction *) ((jumpTarget117->address)));
		}
		assert(jumpTarget117 != 0);
		jumpTarget27 = jumpTarget117;
		offset18 = (((int) jumpTarget27)) - (((int) (((self_in_dispatchConcretize->address)) + (12))));
		assert(isInImmediateJumpRange(self_in_dispatchConcretize, offset18));
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[0 / 4] = 4008835600U /* fmstat */;
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[4 / 4] = ((((int)((usqInt)(EQ) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset18)) >> 2) & 0xFFFFFF)));
		return 8;

	case JumpFPNotEqual:
		/* begin concretizeFPConditionalJump: */
		jumpTarget118 = ((AbstractInstruction *) (((self_in_dispatchConcretize->operands))[0]));
		assertSaneJumpTarget(jumpTarget118);
		if ((addressIsInInstructions(jumpTarget118))
		 || (jumpTarget118 == (methodLabel()))) {
			jumpTarget118 = ((AbstractInstruction *) ((jumpTarget118->address)));
		}
		assert(jumpTarget118 != 0);
		jumpTarget28 = jumpTarget118;
		offset19 = (((int) jumpTarget28)) - (((int) (((self_in_dispatchConcretize->address)) + (12))));
		assert(isInImmediateJumpRange(self_in_dispatchConcretize, offset19));
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[0 / 4] = 4008835600U /* fmstat */;
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[4 / 4] = ((((int)((usqInt)(NE) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset19)) >> 2) & 0xFFFFFF)));
		return 8;

	case JumpFPLess:
		/* begin concretizeFPConditionalJump: */
		jumpTarget119 = ((AbstractInstruction *) (((self_in_dispatchConcretize->operands))[0]));
		assertSaneJumpTarget(jumpTarget119);
		if ((addressIsInInstructions(jumpTarget119))
		 || (jumpTarget119 == (methodLabel()))) {
			jumpTarget119 = ((AbstractInstruction *) ((jumpTarget119->address)));
		}
		assert(jumpTarget119 != 0);
		jumpTarget29 = jumpTarget119;
		offset20 = (((int) jumpTarget29)) - (((int) (((self_in_dispatchConcretize->address)) + (12))));
		assert(isInImmediateJumpRange(self_in_dispatchConcretize, offset20));
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[0 / 4] = 4008835600U /* fmstat */;
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[4 / 4] = ((((int)((usqInt)(LT) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset20)) >> 2) & 0xFFFFFF)));
		return 8;

	case JumpFPGreaterOrEqual:
		/* begin concretizeFPConditionalJump: */
		jumpTarget120 = ((AbstractInstruction *) (((self_in_dispatchConcretize->operands))[0]));
		assertSaneJumpTarget(jumpTarget120);
		if ((addressIsInInstructions(jumpTarget120))
		 || (jumpTarget120 == (methodLabel()))) {
			jumpTarget120 = ((AbstractInstruction *) ((jumpTarget120->address)));
		}
		assert(jumpTarget120 != 0);
		jumpTarget30 = jumpTarget120;
		offset21 = (((int) jumpTarget30)) - (((int) (((self_in_dispatchConcretize->address)) + (12))));
		assert(isInImmediateJumpRange(self_in_dispatchConcretize, offset21));
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[0 / 4] = 4008835600U /* fmstat */;
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[4 / 4] = ((((int)((usqInt)(GE) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset21)) >> 2) & 0xFFFFFF)));
		return 8;

	case JumpFPGreater:
		/* begin concretizeFPConditionalJump: */
		jumpTarget121 = ((AbstractInstruction *) (((self_in_dispatchConcretize->operands))[0]));
		assertSaneJumpTarget(jumpTarget121);
		if ((addressIsInInstructions(jumpTarget121))
		 || (jumpTarget121 == (methodLabel()))) {
			jumpTarget121 = ((AbstractInstruction *) ((jumpTarget121->address)));
		}
		assert(jumpTarget121 != 0);
		jumpTarget31 = jumpTarget121;
		offset22 = (((int) jumpTarget31)) - (((int) (((self_in_dispatchConcretize->address)) + (12))));
		assert(isInImmediateJumpRange(self_in_dispatchConcretize, offset22));
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[0 / 4] = 4008835600U /* fmstat */;
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[4 / 4] = ((((int)((usqInt)(GT) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset22)) >> 2) & 0xFFFFFF)));
		return 8;

	case JumpFPLessOrEqual:
		/* begin concretizeFPConditionalJump: */
		jumpTarget122 = ((AbstractInstruction *) (((self_in_dispatchConcretize->operands))[0]));
		assertSaneJumpTarget(jumpTarget122);
		if ((addressIsInInstructions(jumpTarget122))
		 || (jumpTarget122 == (methodLabel()))) {
			jumpTarget122 = ((AbstractInstruction *) ((jumpTarget122->address)));
		}
		assert(jumpTarget122 != 0);
		jumpTarget32 = jumpTarget122;
		offset23 = (((int) jumpTarget32)) - (((int) (((self_in_dispatchConcretize->address)) + (12))));
		assert(isInImmediateJumpRange(self_in_dispatchConcretize, offset23));
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[0 / 4] = 4008835600U /* fmstat */;
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[4 / 4] = ((((int)((usqInt)(LE) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset23)) >> 2) & 0xFFFFFF)));
		return 8;

	case JumpFPOrdered:
		/* begin concretizeFPConditionalJump: */
		jumpTarget123 = ((AbstractInstruction *) (((self_in_dispatchConcretize->operands))[0]));
		assertSaneJumpTarget(jumpTarget123);
		if ((addressIsInInstructions(jumpTarget123))
		 || (jumpTarget123 == (methodLabel()))) {
			jumpTarget123 = ((AbstractInstruction *) ((jumpTarget123->address)));
		}
		assert(jumpTarget123 != 0);
		jumpTarget33 = jumpTarget123;
		offset24 = (((int) jumpTarget33)) - (((int) (((self_in_dispatchConcretize->address)) + (12))));
		assert(isInImmediateJumpRange(self_in_dispatchConcretize, offset24));
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[0 / 4] = 4008835600U /* fmstat */;
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[4 / 4] = ((((int)((usqInt)(VC) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset24)) >> 2) & 0xFFFFFF)));
		return 8;

	case JumpFPUnordered:
		/* begin concretizeFPConditionalJump: */
		jumpTarget124 = ((AbstractInstruction *) (((self_in_dispatchConcretize->operands))[0]));
		assertSaneJumpTarget(jumpTarget124);
		if ((addressIsInInstructions(jumpTarget124))
		 || (jumpTarget124 == (methodLabel()))) {
			jumpTarget124 = ((AbstractInstruction *) ((jumpTarget124->address)));
		}
		assert(jumpTarget124 != 0);
		jumpTarget34 = jumpTarget124;
		offset25 = (((int) jumpTarget34)) - (((int) (((self_in_dispatchConcretize->address)) + (12))));
		assert(isInImmediateJumpRange(self_in_dispatchConcretize, offset25));
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[0 / 4] = 4008835600U /* fmstat */;
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[4 / 4] = ((((int)((usqInt)(VS) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset25)) >> 2) & 0xFFFFFF)));
		return 8;

	case RetN:
		/* begin concretizeRetN */
		offset26 = ((self_in_dispatchConcretize->operands))[0];
		if (offset26 == 0) {
			/* begin machineCodeAt:put: */
			aWord3 = movrn(self_in_dispatchConcretize, PC, LR);
			((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord3;
			return 4;
		}
		assert(offset26 < 0xFF);
		/* begin machineCodeAt:put: */
		aWord11 = addrnimmror(self_in_dispatchConcretize, SP, SP, offset26, 0);
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord11;
		/* begin machineCodeAt:put: */
		aWord21 = movrn(self_in_dispatchConcretize, PC, LR);
		((self_in_dispatchConcretize->machineCode))[4 / 4] = aWord21;
		return 8;

	case Stop:
		/* begin concretizeStop */
		((self_in_dispatchConcretize->machineCode))[0 / 4] = ((((int)((usqInt)(AL) << 28))) | ((0x1200000) | (112)));
		return 4;

	case AddCqR:
		/* begin concretizeNegateableDataOperationCqR:R: */
		rd = ((self_in_dispatchConcretize->operands))[1];
		val = ((self_in_dispatchConcretize->operands))[0];

		/* Extra note - if ever a version of this code wants to NOT set the Set flag
		   - Cmp must always have it set or it will pretend to be a SMALALBT and Very Bad Things might happen. */
		rn = ((self_in_dispatchConcretize->operands))[1];
		/* begin rotateable8bitSignedImmediate:ifTrue:ifFalse: */
		value = val;
		while (1) {
			if ((value & 0xFF) == value) {
				negate = val != value;
				/* begin machineCodeAt:put: */
				flagsOrOpcode = (negate
					? inverseOpcodeFor(self_in_dispatchConcretize, AddOpcode)
					: AddOpcode);
				aWord4 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((sqInt)((usqInt)(flagsOrOpcode) << 21))) | (0x100000)))) | ((rn << 16) | (((sqInt)((usqInt)(rd) << 12))))) | (((0) | value) & 0xFFF);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord4;
				return 4;
				goto l52;
			}
			for (i = 2; i <= 30; i += 2) {
				if ((value & (((0xFFU << i) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i)))) == value) {
					rot = 32 - i;
					immediate = (((usqInt)(value)) >> i) | ((((sqInt)((usqInt)(value) << (32 - i)))) & 0xFFFFFFFFU);
					negate = val != value;
					/* begin machineCodeAt:put: */
					flagsOrOpcode1 = (negate
						? inverseOpcodeFor(self_in_dispatchConcretize, AddOpcode)
						: AddOpcode);
					aWord4 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((sqInt)((usqInt)(flagsOrOpcode1) << 21))) | (0x100000)))) | ((rn << 16) | (((sqInt)((usqInt)(rd) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot)) >> 1)) << 8))) | immediate) & 0xFFF);
					((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord4;
					return 4;
					goto l52;
				}
			}
			if (!((value == val)
			 && (val != 0))) break;
			value = -val;
		}
		
		/* let's try to see if the constant can be made from a simple shift of 0xFFFFFFFF */
		if (val > 0) {
			hb = highBit(val);
			if ((1U << hb) == (val + 1)) {

				/* MVN temp,  #0, making 0xffffffff */
				/* begin machineCodeAt:put: */
				aWord12 = mvnimmror(self_in_dispatchConcretize, ConcreteIPReg, 0, 0);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord12;
				/* begin machineCodeAt:put: */
				aWord22 = dataOpTyperdrnrmlsr(self_in_dispatchConcretize, AddOpcode, rd, rn, ConcreteIPReg, 32 - hb);
				((self_in_dispatchConcretize->machineCode))[4 / 4] = aWord22;
				return 8;
			}
		}
		/* begin concretizeDataOperationCwR:R: */
		constant = ((self_in_dispatchConcretize->operands))[0];
		rn1 = ((self_in_dispatchConcretize->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
		assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
		/* begin machineCodeAt:put: */
		aWord31 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord31;
		instrOffset2 = 4;
		/* begin machineCodeAt:put: */
		aWord111 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(AddOpcode) << 21))) | (0x100000)))) | ((rn1 << 16) | (((sqInt)((usqInt)(rd) << 12))))) | (ConcreteIPReg & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[instrOffset2 / 4] = aWord111;
		return instrOffset2 + 4;
	l52:	/* end rotateable8bitSignedImmediate:ifTrue:ifFalse: */;
		return 0;

	case AddCqRR:
		/* begin concretizeNegateableDataOperationCqR:R: */
		rd1 = ((self_in_dispatchConcretize->operands))[2];
		val1 = ((self_in_dispatchConcretize->operands))[0];

		/* Extra note - if ever a version of this code wants to NOT set the Set flag
		   - Cmp must always have it set or it will pretend to be a SMALALBT and Very Bad Things might happen. */
		rn2 = ((self_in_dispatchConcretize->operands))[1];
		/* begin rotateable8bitSignedImmediate:ifTrue:ifFalse: */
		value1 = val1;
		while (1) {
			if ((value1 & 0xFF) == value1) {
				negate1 = val1 != value1;
				/* begin machineCodeAt:put: */
				flagsOrOpcode2 = (negate1
					? inverseOpcodeFor(self_in_dispatchConcretize, AddOpcode)
					: AddOpcode);
				aWord5 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((sqInt)((usqInt)(flagsOrOpcode2) << 21))) | (0x100000)))) | ((rn2 << 16) | (((sqInt)((usqInt)(rd1) << 12))))) | (((0) | value1) & 0xFFF);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord5;
				return 4;
				goto l54;
			}
			for (i1 = 2; i1 <= 30; i1 += 2) {
				if ((value1 & (((0xFFU << i1) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i1)))) == value1) {
					rot1 = 32 - i1;
					immediate1 = (((usqInt)(value1)) >> i1) | ((((sqInt)((usqInt)(value1) << (32 - i1)))) & 0xFFFFFFFFU);
					negate1 = val1 != value1;
					/* begin machineCodeAt:put: */
					flagsOrOpcode3 = (negate1
						? inverseOpcodeFor(self_in_dispatchConcretize, AddOpcode)
						: AddOpcode);
					aWord5 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((sqInt)((usqInt)(flagsOrOpcode3) << 21))) | (0x100000)))) | ((rn2 << 16) | (((sqInt)((usqInt)(rd1) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot1)) >> 1)) << 8))) | immediate1) & 0xFFF);
					((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord5;
					return 4;
					goto l54;
				}
			}
			if (!((value1 == val1)
			 && (val1 != 0))) break;
			value1 = -val1;
		}
		
		/* let's try to see if the constant can be made from a simple shift of 0xFFFFFFFF */
		if (val1 > 0) {
			hb1 = highBit(val1);
			if ((1U << hb1) == (val1 + 1)) {

				/* MVN temp,  #0, making 0xffffffff */
				/* begin machineCodeAt:put: */
				aWord13 = mvnimmror(self_in_dispatchConcretize, ConcreteIPReg, 0, 0);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord13;
				/* begin machineCodeAt:put: */
				aWord23 = dataOpTyperdrnrmlsr(self_in_dispatchConcretize, AddOpcode, rd1, rn2, ConcreteIPReg, 32 - hb1);
				((self_in_dispatchConcretize->machineCode))[4 / 4] = aWord23;
				return 8;
			}
		}
		/* begin concretizeDataOperationCwR:R: */
		constant1 = ((self_in_dispatchConcretize->operands))[0];
		rn11 = ((self_in_dispatchConcretize->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
		assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
		/* begin machineCodeAt:put: */
		aWord32 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord32;
		instrOffset3 = 4;
		/* begin machineCodeAt:put: */
		aWord112 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(AddOpcode) << 21))) | (0x100000)))) | ((rn11 << 16) | (((sqInt)((usqInt)(rd1) << 12))))) | (ConcreteIPReg & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[instrOffset3 / 4] = aWord112;
		return instrOffset3 + 4;
	l54:	/* end rotateable8bitSignedImmediate:ifTrue:ifFalse: */;
		return 0;

	case AndCqR:
		/* begin concretizeInvertibleDataOperationCqR: */
		val3 = ((self_in_dispatchConcretize->operands))[0];
		rn22 = ((self_in_dispatchConcretize->operands))[1];
		assert(!((((self_in_dispatchConcretize->opcode)) == CmpOpcode)));
		/* begin rotateable8bitBitwiseImmediate:ifTrue:ifFalse: */
		value5 = val3;
		while (1) {
			if ((value5 & 0xFF) == value5) {
				invert2 = val3 != value5;
				/* begin machineCodeAt:put: */
				flagsOrOpcode4 = (invert2
					? inverseOpcodeFor(self_in_dispatchConcretize, AndOpcode)
					: AndOpcode);
				aWord72 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((sqInt)((usqInt)(flagsOrOpcode4) << 21))) | (0x100000)))) | ((rn22 << 16) | (rn22 << 12))) | (((0) | value5) & 0xFFF);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord72;
				return 4;
				goto l90;
			}
			for (i9 = 2; i9 <= 30; i9 += 2) {
				if ((value5 & (((0xFFU << i9) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i9)))) == value5) {
					rot9 = 32 - i9;
					immediate15 = ((value5) >> i9) | ((value5 << (32 - i9)) & 0xFFFFFFFFU);
					invert2 = val3 != value5;
					/* begin machineCodeAt:put: */
					flagsOrOpcode11 = (invert2
						? inverseOpcodeFor(self_in_dispatchConcretize, AndOpcode)
						: AndOpcode);
					aWord72 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((sqInt)((usqInt)(flagsOrOpcode11) << 21))) | (0x100000)))) | ((rn22 << 16) | (rn22 << 12))) | (((((sqInt)((usqInt)((((usqInt)(rot9)) >> 1)) << 8))) | immediate15) & 0xFFF);
					((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord72;
					return 4;
					goto l90;
				}
			}
			if (!(value5 == val3)) break;
			value5 = (val3 < 0
				? -1 - val3
				: (unsigned int)~val3);
		}
	l90:	/* end rotateable8bitBitwiseImmediate:ifTrue:ifFalse: */;
		if (val3 > 0) {
			hb3 = highBit(val3);
			if ((1U << hb3) == (val3 + 1)) {

				/* MVN temp,  #0, making 0xffffffff */
				/* begin machineCodeAt:put: */
				aWord133 = mvnimmror(self_in_dispatchConcretize, ConcreteIPReg, 0, 0);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord133;
				/* begin machineCodeAt:put: */
				aWord222 = dataOpTyperdrnrmlsr(self_in_dispatchConcretize, AndOpcode, rn22, rn22, ConcreteIPReg, 32 - hb3);
				((self_in_dispatchConcretize->machineCode))[4 / 4] = aWord222;
				return 8;
			}
		}
		/* begin concretizeDataOperationCqR: */
		val11 = ((self_in_dispatchConcretize->operands))[0];
		rn23 = ((self_in_dispatchConcretize->operands))[1];

		/* Extra note - if ever a version of this code wants to NOT set the Set flag - Cmp must always have it set or it will pretend to be a SMALALBT and Very Bad Things might happen */
		rd17 = (((self_in_dispatchConcretize->opcode)) == CmpOpcode
			? 0
			: rn23);
		/* begin rotateable8bitImmediate:ifTrue:ifFalse: */
		if ((val11 & 0xFF) == val11) {
			/* begin machineCodeAt:put: */
			aWord410 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(AndOpcode) << 21))) | (0x100000)))) | ((rn23 << 16) | (((int)((usqInt)(rd17) << 12))))) | (((0) | val11) & 0xFFF);
			((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord410;
			return 4;
			goto l91;
		}
		for (i13 = 2; i13 <= 30; i13 += 2) {
			if ((val11 & (((0xFFU << i13) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i13)))) == val11) {
				rot11 = 32 - i13;
				immediate16 = (((usqInt)(val11)) >> i13) | ((((sqInt)((usqInt)(val11) << (32 - i13)))) & 0xFFFFFFFFU);
				/* begin machineCodeAt:put: */
				aWord410 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(AndOpcode) << 21))) | (0x100000)))) | ((rn23 << 16) | (((int)((usqInt)(rd17) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot11)) >> 1)) << 8))) | immediate16) & 0xFFF);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord410;
				return 4;
				goto l91;
			}
		}
	l91:	/* end rotateable8bitImmediate:ifTrue:ifFalse: */;
		if (val11 > 0) {
			hb11 = highBit(val11);
			if ((1U << hb11) == (val11 + 1)) {

				/* MVN temp,  #0, making 0xffffffff */
				/* begin machineCodeAt:put: */
				aWord1210 = mvnimmror(self_in_dispatchConcretize, ConcreteIPReg, 0, 0);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord1210;
				/* begin machineCodeAt:put: */
				aWord2110 = dataOpTyperdrnrmlsr(self_in_dispatchConcretize, AndOpcode, rd17, rn23, ConcreteIPReg, 32 - hb11);
				((self_in_dispatchConcretize->machineCode))[4 / 4] = aWord2110;
				return 8;
			}
		}
		/* begin concretizeDataOperationCwR:R: */
		rd16 = ((self_in_dispatchConcretize->operands))[1];
		constant12 = ((self_in_dispatchConcretize->operands))[0];
		rn110 = ((self_in_dispatchConcretize->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
		assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
		/* begin machineCodeAt:put: */
		aWord313 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord313;
		instrOffset27 = 4;
		/* begin machineCodeAt:put: */
		aWord1110 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(AndOpcode) << 21))) | (0x100000)))) | ((rn110 << 16) | (((sqInt)((usqInt)(rd16) << 12))))) | (ConcreteIPReg & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[instrOffset27 / 4] = aWord1110;
		return instrOffset27 + 4;

	case AndCqRR:
		/* begin concretizeAndCqRR */
		val4 = ((self_in_dispatchConcretize->operands))[0];
		srcReg24 = ((self_in_dispatchConcretize->operands))[1];
		dstReg1 = ((self_in_dispatchConcretize->operands))[2];
		/* begin rotateable8bitBitwiseImmediate:ifTrue:ifFalse: */
		value6 = val4;
		while (1) {
			if ((value6 & 0xFF) == value6) {
				invert3 = val4 != value6;
				/* begin machineCodeAt:put: */
				aWord73 = (invert3
					? bicsrnimmror(self_in_dispatchConcretize, dstReg1, srcReg24, value6, 0)
					: andsrnimmror(self_in_dispatchConcretize, dstReg1, srcReg24, value6, 0));
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord73;
				return 4;
				goto l93;
			}
			for (i10 = 2; i10 <= 30; i10 += 2) {
				if ((value6 & (((0xFFU << i10) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i10)))) == value6) {
					rot10 = 32 - i10;
					immediate17 = ((value6) >> i10) | ((value6 << (32 - i10)) & 0xFFFFFFFFU);
					invert3 = val4 != value6;
					/* begin machineCodeAt:put: */
					aWord73 = (invert3
						? bicsrnimmror(self_in_dispatchConcretize, dstReg1, srcReg24, immediate17, rot10)
						: andsrnimmror(self_in_dispatchConcretize, dstReg1, srcReg24, immediate17, rot10));
					((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord73;
					return 4;
					goto l93;
				}
			}
			if (!(value6 == val4)) break;
			value6 = (val4 < 0
				? -1 - val4
				: (unsigned int)~val4);
		}
		
		/* First see if the constant can be made from a simple shift of 0xFFFFFFFF */
		hb4 = highBit(((self_in_dispatchConcretize->operands))[0]);
		if ((1U << hb4) == (val4 + 1)) {

			/* MVN temp reg, 0, making 0xffffffff */
			/* begin machineCodeAt:put: */
			aWord134 = mvnimmror(self_in_dispatchConcretize, ConcreteIPReg, 0, 0);
			((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord134;
			/* begin machineCodeAt:put: */
			aWord223 = dataOpTyperdrnrmlsr(self_in_dispatchConcretize, AndOpcode, dstReg1, srcReg24, ConcreteIPReg, 32 - hb4);
			((self_in_dispatchConcretize->machineCode))[4 / 4] = aWord223;
			return 8;
		}
	l93:	/* end rotateable8bitBitwiseImmediate:ifTrue:ifFalse: */;
		/* begin concretizeDataOperationCwR:R: */
		constant13 = ((self_in_dispatchConcretize->operands))[0];
		rn24 = ((self_in_dispatchConcretize->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
		assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
		/* begin machineCodeAt:put: */
		aWord314 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord314;
		instrOffset28 = 4;
		/* begin machineCodeAt:put: */
		aWord1111 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(AndOpcode) << 21))) | (0x100000)))) | ((rn24 << 16) | (dstReg1 << 12))) | (ConcreteIPReg & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[instrOffset28 / 4] = aWord1111;
		return instrOffset28 + 4;

	case CmpCqR:
		/* begin concretizeNegateableDataOperationCqR:R: */
		val2 = ((self_in_dispatchConcretize->operands))[0];

		/* Extra note - if ever a version of this code wants to NOT set the Set flag
		   - Cmp must always have it set or it will pretend to be a SMALALBT and Very Bad Things might happen. */
		rn3 = ((self_in_dispatchConcretize->operands))[1];
		/* begin rotateable8bitSignedImmediate:ifTrue:ifFalse: */
		value2 = val2;
		while (1) {
			if ((value2 & 0xFF) == value2) {
				negate2 = val2 != value2;
				/* begin machineCodeAt:put: */
				flagsOrOpcode5 = (negate2
					? inverseOpcodeFor(self_in_dispatchConcretize, CmpOpcode)
					: CmpOpcode);
				aWord6 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((sqInt)((usqInt)(flagsOrOpcode5) << 21))) | (0x100000)))) | ((rn3 << 16) | (0))) | (((0) | value2) & 0xFFF);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord6;
				return 4;
				goto l56;
			}
			for (i2 = 2; i2 <= 30; i2 += 2) {
				if ((value2 & (((0xFFU << i2) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i2)))) == value2) {
					rot2 = 32 - i2;
					immediate2 = (((usqInt)(value2)) >> i2) | ((((sqInt)((usqInt)(value2) << (32 - i2)))) & 0xFFFFFFFFU);
					negate2 = val2 != value2;
					/* begin machineCodeAt:put: */
					flagsOrOpcode6 = (negate2
						? inverseOpcodeFor(self_in_dispatchConcretize, CmpOpcode)
						: CmpOpcode);
					aWord6 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((sqInt)((usqInt)(flagsOrOpcode6) << 21))) | (0x100000)))) | ((rn3 << 16) | (0))) | (((((sqInt)((usqInt)((((usqInt)(rot2)) >> 1)) << 8))) | immediate2) & 0xFFF);
					((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord6;
					return 4;
					goto l56;
				}
			}
			if (!((value2 == val2)
			 && (val2 != 0))) break;
			value2 = -val2;
		}
		
		/* let's try to see if the constant can be made from a simple shift of 0xFFFFFFFF */
		if (val2 > 0) {
			hb2 = highBit(val2);
			if ((1U << hb2) == (val2 + 1)) {

				/* MVN temp,  #0, making 0xffffffff */
				/* begin machineCodeAt:put: */
				aWord14 = mvnimmror(self_in_dispatchConcretize, ConcreteIPReg, 0, 0);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord14;
				/* begin machineCodeAt:put: */
				aWord24 = dataOpTyperdrnrmlsr(self_in_dispatchConcretize, CmpOpcode, 0, rn3, ConcreteIPReg, 32 - hb2);
				((self_in_dispatchConcretize->machineCode))[4 / 4] = aWord24;
				return 8;
			}
		}
		/* begin concretizeDataOperationCwR:R: */
		constant2 = ((self_in_dispatchConcretize->operands))[0];
		rn12 = ((self_in_dispatchConcretize->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
		assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
		/* begin machineCodeAt:put: */
		aWord33 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord33;
		instrOffset4 = 4;
		/* begin machineCodeAt:put: */
		aWord113 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(CmpOpcode) << 21))) | (0x100000)))) | ((rn12 << 16) | (0))) | (ConcreteIPReg & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[instrOffset4 / 4] = aWord113;
		return instrOffset4 + 4;
	l56:	/* end rotateable8bitSignedImmediate:ifTrue:ifFalse: */;
		return 0;

	case OrCqR:
		/* begin concretizeDataOperationCqR: */
		val5 = ((self_in_dispatchConcretize->operands))[0];
		rn25 = ((self_in_dispatchConcretize->operands))[1];

		/* Extra note - if ever a version of this code wants to NOT set the Set flag - Cmp must always have it set or it will pretend to be a SMALALBT and Very Bad Things might happen */
		rd18 = (((self_in_dispatchConcretize->opcode)) == CmpOpcode
			? 0
			: rn25);
		/* begin rotateable8bitImmediate:ifTrue:ifFalse: */
		if ((val5 & 0xFF) == val5) {
			/* begin machineCodeAt:put: */
			aWord74 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(OrOpcode) << 21))) | (0x100000)))) | ((rn25 << 16) | (((int)((usqInt)(rd18) << 12))))) | (((0) | val5) & 0xFFF);
			((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord74;
			return 4;
			goto l97;
		}
		for (i14 = 2; i14 <= 30; i14 += 2) {
			if ((val5 & (((0xFFU << i14) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i14)))) == val5) {
				rot12 = 32 - i14;
				immediate18 = (((usqInt)(val5)) >> i14) | ((((sqInt)((usqInt)(val5) << (32 - i14)))) & 0xFFFFFFFFU);
				/* begin machineCodeAt:put: */
				aWord74 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(OrOpcode) << 21))) | (0x100000)))) | ((rn25 << 16) | (((int)((usqInt)(rd18) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot12)) >> 1)) << 8))) | immediate18) & 0xFFF);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord74;
				return 4;
				goto l97;
			}
		}
	l97:	/* end rotateable8bitImmediate:ifTrue:ifFalse: */;
		if (val5 > 0) {
			hb5 = highBit(val5);
			if ((1U << hb5) == (val5 + 1)) {

				/* MVN temp,  #0, making 0xffffffff */
				/* begin machineCodeAt:put: */
				aWord135 = mvnimmror(self_in_dispatchConcretize, ConcreteIPReg, 0, 0);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord135;
				/* begin machineCodeAt:put: */
				aWord224 = dataOpTyperdrnrmlsr(self_in_dispatchConcretize, OrOpcode, rd18, rn25, ConcreteIPReg, 32 - hb5);
				((self_in_dispatchConcretize->machineCode))[4 / 4] = aWord224;
				return 8;
			}
		}
		/* begin concretizeDataOperationCwR:R: */
		rd19 = ((self_in_dispatchConcretize->operands))[1];
		constant14 = ((self_in_dispatchConcretize->operands))[0];
		rn111 = ((self_in_dispatchConcretize->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
		assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
		/* begin machineCodeAt:put: */
		aWord315 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord315;
		instrOffset29 = 4;
		/* begin machineCodeAt:put: */
		aWord1112 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(OrOpcode) << 21))) | (0x100000)))) | ((rn111 << 16) | (((sqInt)((usqInt)(rd19) << 12))))) | (ConcreteIPReg & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[instrOffset29 / 4] = aWord1112;
		return instrOffset29 + 4;

	case SubCqR:
		/* begin concretizeSubCqR */
		word = ((self_in_dispatchConcretize->operands))[0];
		reg1 = ((self_in_dispatchConcretize->operands))[1];
		/* begin rotateable8bitImmediate:ifTrue:ifFalse: */
		if ((word & 0xFF) == word) {
			/* begin machineCodeAt:put: */
			aWord7 = subsrnimmror(self_in_dispatchConcretize, reg1, reg1, word, 0);
			((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord7;
			return 4;
			goto l58;
		}
		for (i3 = 2; i3 <= 30; i3 += 2) {
			if ((word & (((0xFFU << i3) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i3)))) == word) {
				rot3 = 32 - i3;
				immediate3 = (((usqInt)(word)) >> i3) | ((((sqInt)((usqInt)(word) << (32 - i3)))) & 0xFFFFFFFFU);
				/* begin machineCodeAt:put: */
				aWord7 = subsrnimmror(self_in_dispatchConcretize, reg1, reg1, immediate3, rot3);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord7;
				return 4;
				goto l58;
			}
		}
	l58:	/* end rotateable8bitImmediate:ifTrue:ifFalse: */;
		/* begin rotateable8bitImmediate:ifTrue:ifFalse: */
		if (((-word) & 0xFF) == (-word)) {
			immediate3 = -word;
			/* begin machineCodeAt:put: */
			aWord15 = addsrnimmror(self_in_dispatchConcretize, reg1, reg1, immediate3, 0);
			((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord15;
			return 4;
			goto l59;
		}
		for (i11 = 2; i11 <= 30; i11 += 2) {
			if (((-word) & (((0xFFU << i11) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i11)))) == (-word)) {
				rot3 = 32 - i11;
				immediate3 = (((usqInt)((-word))) >> i11) | ((((sqInt)((usqInt)((-word)) << (32 - i11)))) & 0xFFFFFFFFU);
				/* begin machineCodeAt:put: */
				aWord15 = addsrnimmror(self_in_dispatchConcretize, reg1, reg1, immediate3, rot3);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord15;
				return 4;
				goto l59;
			}
		}
	l59:	/* end rotateable8bitImmediate:ifTrue:ifFalse: */;
		/* begin concretizeDataOperationCwR:R: */
		constant3 = ((self_in_dispatchConcretize->operands))[0];
		rn4 = ((self_in_dispatchConcretize->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
		assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
		/* begin machineCodeAt:put: */
		aWord25 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord25;
		instrOffset5 = 4;
		/* begin machineCodeAt:put: */
		aWord114 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(SubOpcode) << 21))) | (0x100000)))) | ((rn4 << 16) | (reg1 << 12))) | (ConcreteIPReg & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[instrOffset5 / 4] = aWord114;
		return instrOffset5 + 4;

	case TstCqR:
		/* begin concretizeTstCqR */
		reg2 = ((self_in_dispatchConcretize->operands))[1];
		/* begin rotateable8bitImmediate:ifTrue:ifFalse: */
		constant4 = ((self_in_dispatchConcretize->operands))[0];
		if ((constant4 & 0xFF) == constant4) {
			/* begin machineCodeAt:put: */
			aWord8 = tstrnimmror(self_in_dispatchConcretize, reg2, reg2, constant4, 0);
			((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord8;
			return 4;
			goto l60;
		}
		for (i4 = 2; i4 <= 30; i4 += 2) {
			if ((constant4 & (((0xFFU << i4) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i4)))) == constant4) {
				rot4 = 32 - i4;
				immediate4 = (((usqInt)(constant4)) >> i4) | ((((sqInt)((usqInt)(constant4) << (32 - i4)))) & 0xFFFFFFFFU);
				/* begin machineCodeAt:put: */
				aWord8 = tstrnimmror(self_in_dispatchConcretize, reg2, reg2, immediate4, rot4);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord8;
				return 4;
				goto l60;
			}
		}
	l60:	/* end rotateable8bitImmediate:ifTrue:ifFalse: */;
		/* begin concretizeDataOperationCwR:R: */
		constant11 = ((self_in_dispatchConcretize->operands))[0];
		rn5 = ((self_in_dispatchConcretize->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
		assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
		/* begin machineCodeAt:put: */
		aWord26 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord26;
		instrOffset6 = 4;
		/* begin machineCodeAt:put: */
		aWord16 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(TstOpcode) << 21))) | (0x100000)))) | ((rn5 << 16) | (reg2 << 12))) | (ConcreteIPReg & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[instrOffset6 / 4] = aWord16;
		return instrOffset6 + 4;

	case XorCqR:
		/* begin concretizeInvertibleDataOperationCqR: */
		val6 = ((self_in_dispatchConcretize->operands))[0];
		rn26 = ((self_in_dispatchConcretize->operands))[1];
		assert(!((((self_in_dispatchConcretize->opcode)) == CmpOpcode)));
		/* begin rotateable8bitBitwiseImmediate:ifTrue:ifFalse: */
		value7 = val6;
		while (1) {
			if ((value7 & 0xFF) == value7) {
				invert4 = val6 != value7;
				/* begin machineCodeAt:put: */
				flagsOrOpcode7 = (invert4
					? inverseOpcodeFor(self_in_dispatchConcretize, XorOpcode)
					: XorOpcode);
				aWord75 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((sqInt)((usqInt)(flagsOrOpcode7) << 21))) | (0x100000)))) | ((rn26 << 16) | (rn26 << 12))) | (((0) | value7) & 0xFFF);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord75;
				return 4;
				goto l101;
			}
			for (i15 = 2; i15 <= 30; i15 += 2) {
				if ((value7 & (((0xFFU << i15) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i15)))) == value7) {
					rot14 = 32 - i15;
					immediate19 = ((value7) >> i15) | ((value7 << (32 - i15)) & 0xFFFFFFFFU);
					invert4 = val6 != value7;
					/* begin machineCodeAt:put: */
					flagsOrOpcode12 = (invert4
						? inverseOpcodeFor(self_in_dispatchConcretize, XorOpcode)
						: XorOpcode);
					aWord75 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((sqInt)((usqInt)(flagsOrOpcode12) << 21))) | (0x100000)))) | ((rn26 << 16) | (rn26 << 12))) | (((((sqInt)((usqInt)((((usqInt)(rot14)) >> 1)) << 8))) | immediate19) & 0xFFF);
					((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord75;
					return 4;
					goto l101;
				}
			}
			if (!(value7 == val6)) break;
			value7 = (val6 < 0
				? -1 - val6
				: (unsigned int)~val6);
		}
	l101:	/* end rotateable8bitBitwiseImmediate:ifTrue:ifFalse: */;
		if (val6 > 0) {
			hb6 = highBit(val6);
			if ((1U << hb6) == (val6 + 1)) {

				/* MVN temp,  #0, making 0xffffffff */
				/* begin machineCodeAt:put: */
				aWord136 = mvnimmror(self_in_dispatchConcretize, ConcreteIPReg, 0, 0);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord136;
				/* begin machineCodeAt:put: */
				aWord225 = dataOpTyperdrnrmlsr(self_in_dispatchConcretize, XorOpcode, rn26, rn26, ConcreteIPReg, 32 - hb6);
				((self_in_dispatchConcretize->machineCode))[4 / 4] = aWord225;
				return 8;
			}
		}
		/* begin concretizeDataOperationCqR: */
		val12 = ((self_in_dispatchConcretize->operands))[0];
		rn27 = ((self_in_dispatchConcretize->operands))[1];

		/* Extra note - if ever a version of this code wants to NOT set the Set flag - Cmp must always have it set or it will pretend to be a SMALALBT and Very Bad Things might happen */
		rd20 = (((self_in_dispatchConcretize->opcode)) == CmpOpcode
			? 0
			: rn27);
		/* begin rotateable8bitImmediate:ifTrue:ifFalse: */
		if ((val12 & 0xFF) == val12) {
			/* begin machineCodeAt:put: */
			aWord411 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(XorOpcode) << 21))) | (0x100000)))) | ((rn27 << 16) | (((int)((usqInt)(rd20) << 12))))) | (((0) | val12) & 0xFFF);
			((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord411;
			return 4;
			goto l102;
		}
		for (i16 = 2; i16 <= 30; i16 += 2) {
			if ((val12 & (((0xFFU << i16) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i16)))) == val12) {
				rot13 = 32 - i16;
				immediate110 = (((usqInt)(val12)) >> i16) | ((((sqInt)((usqInt)(val12) << (32 - i16)))) & 0xFFFFFFFFU);
				/* begin machineCodeAt:put: */
				aWord411 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(XorOpcode) << 21))) | (0x100000)))) | ((rn27 << 16) | (((int)((usqInt)(rd20) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot13)) >> 1)) << 8))) | immediate110) & 0xFFF);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord411;
				return 4;
				goto l102;
			}
		}
	l102:	/* end rotateable8bitImmediate:ifTrue:ifFalse: */;
		if (val12 > 0) {
			hb12 = highBit(val12);
			if ((1U << hb12) == (val12 + 1)) {

				/* MVN temp,  #0, making 0xffffffff */
				/* begin machineCodeAt:put: */
				aWord1211 = mvnimmror(self_in_dispatchConcretize, ConcreteIPReg, 0, 0);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord1211;
				/* begin machineCodeAt:put: */
				aWord2111 = dataOpTyperdrnrmlsr(self_in_dispatchConcretize, XorOpcode, rd20, rn27, ConcreteIPReg, 32 - hb12);
				((self_in_dispatchConcretize->machineCode))[4 / 4] = aWord2111;
				return 8;
			}
		}
		/* begin concretizeDataOperationCwR:R: */
		rd110 = ((self_in_dispatchConcretize->operands))[1];
		constant15 = ((self_in_dispatchConcretize->operands))[0];
		rn112 = ((self_in_dispatchConcretize->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
		assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
		/* begin machineCodeAt:put: */
		aWord316 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord316;
		instrOffset30 = 4;
		/* begin machineCodeAt:put: */
		aWord1113 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(XorOpcode) << 21))) | (0x100000)))) | ((rn112 << 16) | (((sqInt)((usqInt)(rd110) << 12))))) | (ConcreteIPReg & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[instrOffset30 / 4] = aWord1113;
		return instrOffset30 + 4;

	case AddCwR:
		/* begin concretizeDataOperationCwR:R: */
		rd2 = ((self_in_dispatchConcretize->operands))[1];
		constant5 = ((self_in_dispatchConcretize->operands))[0];
		rn6 = ((self_in_dispatchConcretize->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
		assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
		/* begin machineCodeAt:put: */
		aWord9 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord9;
		instrOffset7 = 4;
		/* begin machineCodeAt:put: */
		aWord17 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(AddOpcode) << 21))) | (0x100000)))) | ((rn6 << 16) | (((sqInt)((usqInt)(rd2) << 12))))) | (ConcreteIPReg & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[instrOffset7 / 4] = aWord17;
		return instrOffset7 + 4;

	case AndCwR:
		/* begin concretizeDataOperationCwR:R: */
		rd3 = ((self_in_dispatchConcretize->operands))[1];
		constant6 = ((self_in_dispatchConcretize->operands))[0];
		rn7 = ((self_in_dispatchConcretize->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
		assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
		/* begin machineCodeAt:put: */
		aWord10 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord10;
		instrOffset8 = 4;
		/* begin machineCodeAt:put: */
		aWord18 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(AndOpcode) << 21))) | (0x100000)))) | ((rn7 << 16) | (((sqInt)((usqInt)(rd3) << 12))))) | (ConcreteIPReg & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[instrOffset8 / 4] = aWord18;
		return instrOffset8 + 4;

	case CmpCwR:
		/* begin concretizeDataOperationCwR:R: */
		rd4 = 0;
		constant7 = ((self_in_dispatchConcretize->operands))[0];
		rn8 = ((self_in_dispatchConcretize->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
		assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
		/* begin machineCodeAt:put: */
		aWord19 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord19;
		instrOffset9 = 4;
		/* begin machineCodeAt:put: */
		aWord110 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(CmpOpcode) << 21))) | (0x100000)))) | ((rn8 << 16) | (((sqInt)((usqInt)(rd4) << 12))))) | (ConcreteIPReg & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[instrOffset9 / 4] = aWord110;
		return instrOffset9 + 4;

	case OrCwR:
		/* begin concretizeDataOperationCwR:R: */
		rd5 = ((self_in_dispatchConcretize->operands))[1];
		constant8 = ((self_in_dispatchConcretize->operands))[0];
		rn9 = ((self_in_dispatchConcretize->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
		assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
		/* begin machineCodeAt:put: */
		aWord20 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord20;
		instrOffset10 = 4;
		/* begin machineCodeAt:put: */
		aWord115 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(OrOpcode) << 21))) | (0x100000)))) | ((rn9 << 16) | (((sqInt)((usqInt)(rd5) << 12))))) | (ConcreteIPReg & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[instrOffset10 / 4] = aWord115;
		return instrOffset10 + 4;

	case SubCwR:
		/* begin concretizeDataOperationCwR:R: */
		rd6 = ((self_in_dispatchConcretize->operands))[1];
		constant9 = ((self_in_dispatchConcretize->operands))[0];
		rn10 = ((self_in_dispatchConcretize->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
		assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
		/* begin machineCodeAt:put: */
		aWord27 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord27;
		instrOffset11 = 4;
		/* begin machineCodeAt:put: */
		aWord116 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(SubOpcode) << 21))) | (0x100000)))) | ((rn10 << 16) | (((sqInt)((usqInt)(rd6) << 12))))) | (ConcreteIPReg & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[instrOffset11 / 4] = aWord116;
		return instrOffset11 + 4;

	case XorCwR:
		/* begin concretizeDataOperationCwR:R: */
		rd7 = ((self_in_dispatchConcretize->operands))[1];
		constant10 = ((self_in_dispatchConcretize->operands))[0];
		rn13 = ((self_in_dispatchConcretize->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
		assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
		/* begin machineCodeAt:put: */
		aWord28 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord28;
		instrOffset12 = 4;
		/* begin machineCodeAt:put: */
		aWord117 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(XorOpcode) << 21))) | (0x100000)))) | ((rn13 << 16) | (((sqInt)((usqInt)(rd7) << 12))))) | (ConcreteIPReg & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[instrOffset12 / 4] = aWord117;
		return instrOffset12 + 4;

	case AddRR:
		/* begin concretizeDataOperationRR: */
		srcReg1 = ((self_in_dispatchConcretize->operands))[0];
		rn14 = ((self_in_dispatchConcretize->operands))[1];
		rd8 = rn14;
		/* begin machineCodeAt:put: */
		aWord29 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(AddOpcode) << 21))) | (0x100000)))) | ((rn14 << 16) | (((int)((usqInt)(rd8) << 12))))) | (srcReg1 & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord29;
		return 4;

	case AndRR:
		/* begin concretizeDataOperationRR: */
		srcReg2 = ((self_in_dispatchConcretize->operands))[0];
		rn15 = ((self_in_dispatchConcretize->operands))[1];
		rd9 = rn15;
		/* begin machineCodeAt:put: */
		aWord30 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(AndOpcode) << 21))) | (0x100000)))) | ((rn15 << 16) | (((int)((usqInt)(rd9) << 12))))) | (srcReg2 & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord30;
		return 4;

	case CmpRR:
		/* begin concretizeDataOperationRR: */
		srcReg3 = ((self_in_dispatchConcretize->operands))[0];
		rn16 = ((self_in_dispatchConcretize->operands))[1];
		rd10 = 0;
		/* begin machineCodeAt:put: */
		aWord34 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(CmpOpcode) << 21))) | (0x100000)))) | ((rn16 << 16) | (((int)((usqInt)(rd10) << 12))))) | (srcReg3 & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord34;
		return 4;

	case OrRR:
		/* begin concretizeDataOperationRR: */
		srcReg4 = ((self_in_dispatchConcretize->operands))[0];
		rn17 = ((self_in_dispatchConcretize->operands))[1];
		rd11 = rn17;
		/* begin machineCodeAt:put: */
		aWord35 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(OrOpcode) << 21))) | (0x100000)))) | ((rn17 << 16) | (((int)((usqInt)(rd11) << 12))))) | (srcReg4 & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord35;
		return 4;

	case SubRR:
		/* begin concretizeDataOperationRR: */
		srcReg5 = ((self_in_dispatchConcretize->operands))[0];
		rn18 = ((self_in_dispatchConcretize->operands))[1];
		rd12 = rn18;
		/* begin machineCodeAt:put: */
		aWord36 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(SubOpcode) << 21))) | (0x100000)))) | ((rn18 << 16) | (((int)((usqInt)(rd12) << 12))))) | (srcReg5 & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord36;
		return 4;

	case XorRR:
		/* begin concretizeDataOperationRR: */
		srcReg6 = ((self_in_dispatchConcretize->operands))[0];
		rn19 = ((self_in_dispatchConcretize->operands))[1];
		rd13 = rn19;
		/* begin machineCodeAt:put: */
		aWord37 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(XorOpcode) << 21))) | (0x100000)))) | ((rn19 << 16) | (((int)((usqInt)(rd13) << 12))))) | (srcReg6 & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord37;
		return 4;

	case AddRRR:
		/* begin concretizeDataOperationRRR: */
		srcReg7 = ((self_in_dispatchConcretize->operands))[0];
		rn20 = ((self_in_dispatchConcretize->operands))[1];
		rd14 = ((self_in_dispatchConcretize->operands))[2];
		/* begin machineCodeAt:put: */
		aWord38 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(AddOpcode) << 21))) | (0x100000)))) | ((rn20 << 16) | (rd14 << 12))) | (srcReg7 & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord38;
		return 4;

	case SubRRR:
		/* begin concretizeDataOperationRRR: */
		srcReg8 = ((self_in_dispatchConcretize->operands))[0];
		rn21 = ((self_in_dispatchConcretize->operands))[1];
		rd15 = ((self_in_dispatchConcretize->operands))[2];
		/* begin machineCodeAt:put: */
		aWord39 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(SubOpcode) << 21))) | (0x100000)))) | ((rn21 << 16) | (rd15 << 12))) | (srcReg8 & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord39;
		return 4;

	case AddRdRd:
		/* begin concretizeAddRdRd */
		regRHS = ((self_in_dispatchConcretize->operands))[0];
		regLHS = ((self_in_dispatchConcretize->operands))[1];
		((self_in_dispatchConcretize->machineCode))[0] = (((0xEE300B00U | (regLHS << 16)) | (regLHS << 12)) | regRHS);
		return 4;

	case CmpRdRd:
		/* begin concretizeCmpRdRd */
		regA = ((self_in_dispatchConcretize->operands))[0];
		regB = ((self_in_dispatchConcretize->operands))[1];
		((self_in_dispatchConcretize->machineCode))[0] = ((4004776768U | (regB << 12)) | regA);
		return 4;

	case DivRdRd:
		/* begin concretizeDivRdRd */
		regRHS1 = ((self_in_dispatchConcretize->operands))[0];
		regLHS1 = ((self_in_dispatchConcretize->operands))[1];
		((self_in_dispatchConcretize->machineCode))[0] = (((0xEE800B00U | (regLHS1 << 16)) | (regLHS1 << 12)) | regRHS1);
		return 4;

	case MulRdRd:
		/* begin concretizeMulRdRd */
		regRHS2 = ((self_in_dispatchConcretize->operands))[0];
		regLHS2 = ((self_in_dispatchConcretize->operands))[1];
		((self_in_dispatchConcretize->machineCode))[0] = (((0xEE200B00U | (regLHS2 << 16)) | (regLHS2 << 12)) | regRHS2);
		return 4;

	case SubRdRd:
		/* begin concretizeSubRdRd */
		regRHS3 = ((self_in_dispatchConcretize->operands))[0];
		regLHS3 = ((self_in_dispatchConcretize->operands))[1];
		((self_in_dispatchConcretize->machineCode))[0] = (((0xEE300B40U | (regLHS3 << 16)) | (regLHS3 << 12)) | regRHS3);
		return 4;

	case SqrtRd:
		/* begin concretizeSqrtRd */
		regLHS4 = ((self_in_dispatchConcretize->operands))[0];
		((self_in_dispatchConcretize->machineCode))[0] = ((4004580288U | (regLHS4 << 12)) | regLHS4);
		return 4;

	case NegateR:
		/* begin concretizeNegateR */

		/* RSB destReg, srcReg, #0 */
		reg3 = ((self_in_dispatchConcretize->operands))[0];
		aWord40 = ((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(RsbOpcode) << 21))) | (0)))) | ((reg3 << 16) | (reg3 << 12));
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord40;
		return 4;

	case LoadEffectiveAddressMwrR:
		/* begin concretizeLoadEffectiveAddressMwrR */
		offset27 = ((self_in_dispatchConcretize->operands))[0];
		srcReg9 = ((self_in_dispatchConcretize->operands))[1];
		destReg1 = ((self_in_dispatchConcretize->operands))[2];
		/* begin rotateable8bitImmediate:ifTrue:ifFalse: */
		if ((offset27 & 0xFF) == offset27) {
			/* begin machineCodeAt:put: */
			aWord41 = addrnimmror(self_in_dispatchConcretize, destReg1, srcReg9, offset27, 0);
			((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord41;
			return 4;
		}
		for (i5 = 2; i5 <= 30; i5 += 2) {
			if ((offset27 & (((0xFFU << i5) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i5)))) == offset27) {
				rot5 = 32 - i5;
				immediate5 = ((offset27) >> i5) | ((offset27 << (32 - i5)) & 0xFFFFFFFFU);
				/* begin machineCodeAt:put: */
				aWord41 = addrnimmror(self_in_dispatchConcretize, destReg1, srcReg9, immediate5, rot5);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord41;
				return 4;
			}
		}
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
		assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
		/* begin machineCodeAt:put: */
		aWord118 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord118;
		instrOffset13 = 4;
		/* begin machineCodeAt:put: */
		aWord210 = addrnrm(self_in_dispatchConcretize, destReg1, srcReg9, ConcreteIPReg);
		((self_in_dispatchConcretize->machineCode))[instrOffset13 / 4] = aWord210;
		return instrOffset13 + 4;

	case ArithmeticShiftRightCqR:
		/* begin concretizeArithmeticShiftRightCqR */
		distance = ((self_in_dispatchConcretize->operands))[0];
		reg4 = ((self_in_dispatchConcretize->operands))[1];
		assert(((distance >= 1) && (distance <= 0x1F)));
		/* begin machineCodeAt:put: */
		aWord42 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(MoveOpcode) << 21))) | (0x100000)))) | ((0) | (reg4 << 12))) | (((distance << 7) | (64 | reg4)) & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord42;
		return 4;

	case LogicalShiftRightCqR:
		/* begin concretizeLogicalShiftRightCqR */
		distance1 = ((self_in_dispatchConcretize->operands))[0];
		reg5 = ((self_in_dispatchConcretize->operands))[1];
		assert(((distance1 >= 1) && (distance1 <= 0x1F)));
		/* begin machineCodeAt:put: */
		aWord43 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(MoveOpcode) << 21))) | (0x100000)))) | ((0) | (reg5 << 12))) | (((distance1 << 7) | (32 | reg5)) & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord43;
		return 4;

	case LogicalShiftLeftCqR:
		/* begin concretizeLogicalShiftLeftCqR */
		distance2 = ((self_in_dispatchConcretize->operands))[0];
		reg6 = ((self_in_dispatchConcretize->operands))[1];
		assert(((distance2 >= 1) && (distance2 <= 0x1F)));
		/* begin machineCodeAt:put: */
		aWord44 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(MoveOpcode) << 21))) | (0x100000)))) | ((0) | (reg6 << 12))) | (((distance2 << 7) | reg6) & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord44;
		return 4;

	case ArithmeticShiftRightCqRR:
		/* begin concretizeArithmeticShiftRightCqRR */
		distance3 = ((self_in_dispatchConcretize->operands))[0];
		srcReg10 = ((self_in_dispatchConcretize->operands))[1];
		destReg2 = ((self_in_dispatchConcretize->operands))[2];
		assert(((distance3 >= 1) && (distance3 <= 0x1F)));
		/* begin machineCodeAt:put: */
		aWord45 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(MoveOpcode) << 21))) | (0x100000)))) | ((0) | (destReg2 << 12))) | (((distance3 << 7) | (64 | srcReg10)) & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord45;
		return 4;

	case LogicalShiftRightCqRR:
		/* begin concretizeLogicalShiftRightCqRR */
		distance4 = ((self_in_dispatchConcretize->operands))[0];
		srcReg11 = ((self_in_dispatchConcretize->operands))[1];
		destReg3 = ((self_in_dispatchConcretize->operands))[2];
		assert(((distance4 >= 1) && (distance4 <= 0x1F)));
		/* begin machineCodeAt:put: */
		aWord46 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(MoveOpcode) << 21))) | (0x100000)))) | ((0) | (destReg3 << 12))) | (((distance4 << 7) | (32 | srcReg11)) & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord46;
		return 4;

	case LogicalShiftLeftCqRR:
		/* begin concretizeLogicalShiftLeftCqRR */
		distance5 = ((self_in_dispatchConcretize->operands))[0];
		srcReg12 = ((self_in_dispatchConcretize->operands))[1];
		destReg4 = ((self_in_dispatchConcretize->operands))[2];
		assert(((distance5 >= 1) && (distance5 <= 0x1F)));
		/* begin machineCodeAt:put: */
		aWord47 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(MoveOpcode) << 21))) | (0x100000)))) | ((0) | (destReg4 << 12))) | (((distance5 << 7) | srcReg12) & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord47;
		return 4;

	case ArithmeticShiftRightRR:
		/* begin concretizeArithmeticShiftRightRR */
		distReg = ((self_in_dispatchConcretize->operands))[0];

		/* cond 000 1101 0 0000 destR distR 0101 srcR */
		destReg5 = ((self_in_dispatchConcretize->operands))[1];
		/* begin machineCodeAt:put: */
		aWord48 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(MoveOpcode) << 21))) | (0x100000)))) | ((0) | (destReg5 << 12))) | (((distReg << 8) | (80 | destReg5)) & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord48;
		return 4;

	case LogicalShiftLeftRR:
		/* begin concretizeLogicalShiftLeftRR */
		distReg1 = ((self_in_dispatchConcretize->operands))[0];

		/* cond 000 1101 0 0000 dest dist 0001 srcR */
		destReg6 = ((self_in_dispatchConcretize->operands))[1];
		/* begin machineCodeAt:put: */
		aWord49 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(MoveOpcode) << 21))) | (0x100000)))) | ((0) | (destReg6 << 12))) | (((distReg1 << 8) | (16 | destReg6)) & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord49;
		return 4;

	case LogicalShiftRightRR:
		/* begin concretizeLogicalShiftRightRR */
		distReg2 = ((self_in_dispatchConcretize->operands))[0];

		/* cond 000 1101 0 0000 dest dist 0011 srcR */
		destReg7 = ((self_in_dispatchConcretize->operands))[1];
		/* begin machineCodeAt:put: */
		aWord50 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(MoveOpcode) << 21))) | (0x100000)))) | ((0) | (destReg7 << 12))) | (((distReg2 << 8) | (48 | destReg7)) & 0xFFF);
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord50;
		return 4;

	case ClzRR:
		/* begin concretizeClzRR */
		maskReg = ((self_in_dispatchConcretize->operands))[0];
		dest = ((self_in_dispatchConcretize->operands))[1];
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[0 / 4] = ((((((int)((usqInt)(AL) << 28))) + 0x16F0F10) + (dest << 12)) + maskReg);
		return 4;

	case SMULL:
		return concretizeSMULL(self_in_dispatchConcretize);

	case CMPSMULL:
		return concretizeCMPSMULL(self_in_dispatchConcretize);

	case MSR:
		return concretizeMSR(self_in_dispatchConcretize);

	case PopLDM:
		return concretizePushOrPopMultipleRegisters(self_in_dispatchConcretize, 0);

	case PushSTM:
		return concretizePushOrPopMultipleRegisters(self_in_dispatchConcretize, 1);

	case MoveCqR:
		/* begin concretizeMoveCqR */
		word1 = ((self_in_dispatchConcretize->operands))[0];
		reg7 = ((self_in_dispatchConcretize->operands))[1];
		/* begin rotateable8bitImmediate:ifTrue:ifFalse: */
		if ((word1 & 0xFF) == word1) {
			/* begin machineCodeAt:put: */
			aWord51 = movimmror(self_in_dispatchConcretize, reg7, word1, 0);
			((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord51;
			return 4;
			goto l69;
		}
		for (i6 = 2; i6 <= 30; i6 += 2) {
			if ((word1 & (((0xFFU << i6) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i6)))) == word1) {
				rot6 = 32 - i6;
				immediate6 = (((usqInt)(word1)) >> i6) | ((((sqInt)((usqInt)(word1) << (32 - i6)))) & 0xFFFFFFFFU);
				/* begin machineCodeAt:put: */
				aWord51 = movimmror(self_in_dispatchConcretize, reg7, immediate6, rot6);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord51;
				return 4;
				goto l69;
			}
		}
	l69:	/* end rotateable8bitImmediate:ifTrue:ifFalse: */;
		invVal = (word1 < 0
			? -1 - word1
			: (unsigned int)~word1);
		/* begin rotateable8bitImmediate:ifTrue:ifFalse: */
		if ((invVal & 0xFF) == invVal) {
			/* begin machineCodeAt:put: */
			aWord119 = mvnimmror(self_in_dispatchConcretize, reg7, invVal, 0);
			((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord119;
			return 4;
		}
		for (i12 = 2; i12 <= 30; i12 += 2) {
			if ((invVal & (((0xFFU << i12) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i12)))) == invVal) {
				rot6 = 32 - i12;
				immediate6 = ((invVal) >> i12) | ((invVal << (32 - i12)) & 0xFFFFFFFFU);
				/* begin machineCodeAt:put: */
				aWord119 = mvnimmror(self_in_dispatchConcretize, reg7, immediate6, rot6);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord119;
				return 4;
			}
		}
		return loadCwInto(self_in_dispatchConcretize, ((self_in_dispatchConcretize->operands))[1]);

	case MoveCwR:
		/* begin concretizeMoveCwR */
		return loadCwInto(self_in_dispatchConcretize, ((self_in_dispatchConcretize->operands))[1]);

	case MoveRR:
		/* begin concretizeMoveRR */
		srcReg13 = ((self_in_dispatchConcretize->operands))[0];

		/* cond 000 1101 0 0000 dest 0000 0000 srcR */
		destReg8 = ((self_in_dispatchConcretize->operands))[1];
		/* begin machineCodeAt:put: */
		aWord52 = movrn(self_in_dispatchConcretize, destReg8, srcReg13);
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord52;
		return 4;

	case MoveAwR:
		/* begin concretizeMoveAwR */
		srcAddr = ((self_in_dispatchConcretize->operands))[0];
		destReg9 = ((self_in_dispatchConcretize->operands))[1];
		if ((srcAddr != null)
		 && ((srcAddr >= (varBaseAddress()))
		 && ((srcAddr - (varBaseAddress())) < (0x1000)))) {
			/* begin machineCodeAt:put: */
			aWord53 = ldrrnplusImm(self_in_dispatchConcretize, destReg9, ConcreteVarBaseReg, srcAddr - (varBaseAddress()));
			((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord53;
			return 4;
		}
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
		assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
		/* begin machineCodeAt:put: */
		aWord120 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord120;
		instrOffset14 = 4;
		/* begin machineCodeAt:put: */
		aWord211 = ldrrnplusImm(self_in_dispatchConcretize, destReg9, ConcreteIPReg, 0);
		((self_in_dispatchConcretize->machineCode))[instrOffset14 / 4] = aWord211;
		return instrOffset14 + 4;

	case MoveRAw:
		/* begin concretizeMoveRAw */
		srcReg14 = ((self_in_dispatchConcretize->operands))[0];
		destAddr = ((self_in_dispatchConcretize->operands))[1];
		if ((destAddr != null)
		 && ((destAddr >= (varBaseAddress()))
		 && ((destAddr - (varBaseAddress())) < (0x1000)))) {
			/* begin machineCodeAt:put: */
			aWord54 = strrnplusImm(self_in_dispatchConcretize, srcReg14, ConcreteVarBaseReg, destAddr - (varBaseAddress()));
			((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord54;
			return 4;
		}
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
		assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
		/* begin machineCodeAt:put: */
		aWord121 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord121;
		instrOffset15 = 4;
		/* begin machineCodeAt:put: */
		aWord212 = strrnplusImm(self_in_dispatchConcretize, srcReg14, ConcreteIPReg, 0);
		((self_in_dispatchConcretize->machineCode))[instrOffset15 / 4] = aWord212;
		return instrOffset15 + 4;

	case MoveAbR:
		/* begin concretizeMoveAbR */
		srcAddr1 = ((self_in_dispatchConcretize->operands))[0];
		destReg10 = ((self_in_dispatchConcretize->operands))[1];
		if ((srcAddr1 != null)
		 && ((srcAddr1 >= (varBaseAddress()))
		 && ((srcAddr1 - (varBaseAddress())) < (0x1000)))) {
			/* begin machineCodeAt:put: */
			aWord55 = ldrbrnplusimm(self_in_dispatchConcretize, destReg10, ConcreteVarBaseReg, 1, srcAddr1 - (varBaseAddress()));
			((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord55;
			return 4;
		}
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
		assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
		/* begin machineCodeAt:put: */
		aWord122 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord122;
		instrOffset16 = 4;
		/* begin machineCodeAt:put: */
		aWord213 = ldrbrnplusimm(self_in_dispatchConcretize, destReg10, ConcreteIPReg, 1, 0);
		((self_in_dispatchConcretize->machineCode))[instrOffset16 / 4] = aWord213;
		return instrOffset16 + 4;

	case MoveRAb:
		/* begin concretizeMoveRAb */
		srcReg15 = ((self_in_dispatchConcretize->operands))[0];
		destAddr1 = ((self_in_dispatchConcretize->operands))[1];
		if ((destAddr1 != null)
		 && ((destAddr1 >= (varBaseAddress()))
		 && ((destAddr1 - (varBaseAddress())) < (0x1000)))) {
			/* begin machineCodeAt:put: */
			aWord56 = strbrnplusimm(self_in_dispatchConcretize, srcReg15, ConcreteVarBaseReg, 1, destAddr1 - (varBaseAddress()));
			((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord56;
			return 4;
		}
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
		assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
		/* begin machineCodeAt:put: */
		aWord123 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord123;
		instrOffset17 = 4;
		/* begin machineCodeAt:put: */
		aWord214 = strbrnplusimm(self_in_dispatchConcretize, srcReg15, ConcreteIPReg, 1, 0);
		((self_in_dispatchConcretize->machineCode))[instrOffset17 / 4] = aWord214;
		return instrOffset17 + 4;

	case MoveMbrR:
		/* begin concretizeMoveMbrR */
		offset28 = ((self_in_dispatchConcretize->operands))[0];
		srcReg16 = ((self_in_dispatchConcretize->operands))[1];
		destReg11 = ((self_in_dispatchConcretize->operands))[2];
		/* begin is12BitValue:ifTrue:ifFalse: */
		if ((SQABS(offset28)) <= 0xFFF) {

			/* (2 raisedTo: 12)-1 */
			if (offset28 >= 0) {
				/* begin machineCodeAt:put: */
				aWord57 = ldrbrnplusimm(self_in_dispatchConcretize, destReg11, srcReg16, 1, offset28);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord57;
				return 4;
			}
			else {
				immediate7 = SQABS(offset28);
				/* begin machineCodeAt:put: */
				aWord57 = ldrbrnplusimm(self_in_dispatchConcretize, destReg11, srcReg16, 0, immediate7);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord57;
				return 4;
			}
		}
		else {
			if ((offset28 != null)
			 && ((offset28 >= (varBaseAddress()))
			 && ((offset28 - (varBaseAddress())) < (0x1000)))) {
				/* begin machineCodeAt:put: */
				aWord124 = addsrnimmror(self_in_dispatchConcretize, ConcreteIPReg, ConcreteVarBaseReg, offset28 - (varBaseAddress()), 0);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord124;
				instrOffset18 = 4;
			}
			else {
				/* begin moveCw:intoR: */
				assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
				assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
				/* begin machineCodeAt:put: */
				aWord215 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
					? 1
					: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord215;
				instrOffset18 = 4;
			}
			/* begin machineCodeAt:put: */
			aWord310 = ldrbrnrm(self_in_dispatchConcretize, destReg11, srcReg16, ConcreteIPReg);
			((self_in_dispatchConcretize->machineCode))[instrOffset18 / 4] = aWord310;
			return instrOffset18 + 4;
		}

	case MoveRMbr:
		/* begin concretizeMoveRMbr */
		srcReg17 = ((self_in_dispatchConcretize->operands))[0];
		offset29 = ((self_in_dispatchConcretize->operands))[1];
		baseReg = ((self_in_dispatchConcretize->operands))[2];
		/* begin is12BitValue:ifTrue:ifFalse: */
		if ((SQABS(offset29)) <= 0xFFF) {

			/* (2 raisedTo: 12)-1 */
			if (offset29 >= 0) {
				/* begin machineCodeAt:put: */
				aWord58 = strbrnplusimm(self_in_dispatchConcretize, srcReg17, baseReg, 1, offset29);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord58;
				return 4;
			}
			else {
				immediate8 = SQABS(offset29);
				/* begin machineCodeAt:put: */
				aWord58 = strbrnplusimm(self_in_dispatchConcretize, srcReg17, baseReg, 0, immediate8);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord58;
				return 4;
			}
		}
		else {
			if ((offset29 != null)
			 && ((offset29 >= (varBaseAddress()))
			 && ((offset29 - (varBaseAddress())) < (0x1000)))) {
				/* begin machineCodeAt:put: */
				aWord125 = addsrnimmror(self_in_dispatchConcretize, ConcreteIPReg, ConcreteVarBaseReg, offset29 - (varBaseAddress()), 0);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord125;
				instrOffset19 = 4;
			}
			else {
				/* begin moveCw:intoR: */
				assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
				assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
				/* begin machineCodeAt:put: */
				aWord216 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
					? 1
					: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord216;
				instrOffset19 = 4;
			}
			/* begin machineCodeAt:put: */
			aWord311 = strbrnrm(self_in_dispatchConcretize, srcReg17, baseReg, ConcreteIPReg);
			((self_in_dispatchConcretize->machineCode))[instrOffset19 / 4] = aWord311;
			return instrOffset19 + 4;
		}

	case MoveRM16r:
		/* begin concretizeMoveRM16r */
		srcReg18 = ((self_in_dispatchConcretize->operands))[0];
		offset30 = ((self_in_dispatchConcretize->operands))[1];
		baseReg1 = ((self_in_dispatchConcretize->operands))[2];
		/* begin is12BitValue:ifTrue:ifFalse: */
		if ((SQABS(offset30)) <= 0xFFF) {

			/* (2 raisedTo: 12)-1 */
			if (offset30 >= 0) {
				/* begin machineCodeAt:put: */
				aWord59 = strhrnplusimm(self_in_dispatchConcretize, srcReg18, baseReg1, 1, offset30);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord59;
				return 4;
			}
			else {
				immediate9 = SQABS(offset30);
				/* begin machineCodeAt:put: */
				aWord59 = strhrnplusimm(self_in_dispatchConcretize, srcReg18, baseReg1, 0, immediate9);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord59;
				return 4;
			}
		}
		else {
			if ((offset30 != null)
			 && ((offset30 >= (varBaseAddress()))
			 && ((offset30 - (varBaseAddress())) < (0x1000)))) {
				/* begin machineCodeAt:put: */
				aWord126 = addsrnimmror(self_in_dispatchConcretize, ConcreteIPReg, ConcreteVarBaseReg, offset30 - (varBaseAddress()), 0);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord126;
				instrOffset20 = 4;
			}
			else {
				/* begin moveCw:intoR: */
				assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
				assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
				/* begin machineCodeAt:put: */
				aWord217 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
					? 1
					: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord217;
				instrOffset20 = 4;
			}
			/* begin machineCodeAt:put: */
			aWord312 = strhrnrm(self_in_dispatchConcretize, srcReg18, baseReg1, ConcreteIPReg);
			((self_in_dispatchConcretize->machineCode))[instrOffset20 / 4] = aWord312;
			return instrOffset20 + 4;
		}

	case MoveM16rR:
		/* begin concretizeMoveM16rR */
		offset31 = ((self_in_dispatchConcretize->operands))[0];
		srcReg19 = ((self_in_dispatchConcretize->operands))[1];
		destReg12 = ((self_in_dispatchConcretize->operands))[2];
		/* begin is8BitValue:ifTrue:ifFalse: */
		if ((SQABS(offset31)) <= 0xFF) {

			/* (2 raisedTo: 8)-1 */
			if (offset31 >= 0) {
				/* begin machineCodeAt:put: */
				aWord60 = ldrhrnplusimm(self_in_dispatchConcretize, destReg12, srcReg19, 1, offset31);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord60;
				return 4;
			}
			else {
				immediate10 = SQABS(offset31);
				/* begin machineCodeAt:put: */
				aWord60 = ldrhrnplusimm(self_in_dispatchConcretize, destReg12, srcReg19, 0, immediate10);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord60;
				return 4;
			}
		}
		else {
			/* begin moveCw:intoR: */
			assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
			assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
			/* begin machineCodeAt:put: */
			aWord127 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
				? 1
				: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
			((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord127;
			instrOffset21 = 4;
			/* begin machineCodeAt:put: */
			aWord218 = ldrhrnrm(self_in_dispatchConcretize, destReg12, srcReg19, ConcreteIPReg);
			((self_in_dispatchConcretize->machineCode))[instrOffset21 / 4] = aWord218;
			return instrOffset21 + 4;
		}
		return 0;

	case MoveM64rRd:
		/* begin concretizeMoveM64rRd */
		offset = ((self_in_dispatchConcretize->operands))[0];
		u = (offset > 0
			? 1
			: 0);
		srcReg = ((self_in_dispatchConcretize->operands))[1];
		destReg = ((self_in_dispatchConcretize->operands))[2];
		((self_in_dispatchConcretize->machineCode))[0] = ((((0xED100B00U | (srcReg << 16)) | (destReg << 12)) | (((int)((usqInt)(u) << 23)))) | (((usqInt)(offset)) >> 2));
		return 4;

	case MoveMwrR:
		/* begin concretizeMoveMwrR */
		offset32 = ((self_in_dispatchConcretize->operands))[0];
		srcReg20 = ((self_in_dispatchConcretize->operands))[1];
		destReg13 = ((self_in_dispatchConcretize->operands))[2];
		/* begin is12BitValue:ifTrue:ifFalse: */
		if ((SQABS(offset32)) <= 0xFFF) {

			/* (2 raisedTo: 12)-1 */
			if (offset32 >= 0) {
				/* begin machineCodeAt:put: */
				aWord61 = ldrrnplusimm(self_in_dispatchConcretize, destReg13, srcReg20, 1, offset32);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord61;
				return 4;
			}
			else {
				immediate11 = SQABS(offset32);
				/* begin machineCodeAt:put: */
				aWord61 = ldrrnplusimm(self_in_dispatchConcretize, destReg13, srcReg20, 0, immediate11);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord61;
				return 4;
			}
		}
		else {
			/* begin moveCw:intoR: */
			assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
			assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
			/* begin machineCodeAt:put: */
			aWord128 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
				? 1
				: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
			((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord128;
			instrOffset22 = 4;
			/* begin machineCodeAt:put: */
			aWord219 = ldrrnrm(self_in_dispatchConcretize, destReg13, srcReg20, ConcreteIPReg);
			((self_in_dispatchConcretize->machineCode))[instrOffset22 / 4] = aWord219;
			return instrOffset22 + 4;
		}

	case MoveXbrRR:
		/* begin concretizeMoveXbrRR */

		/* index is number of *bytes* */
		index = ((self_in_dispatchConcretize->operands))[0];
		base = ((self_in_dispatchConcretize->operands))[1];

		/* LDRB	dest, [base, +index, LSL #0] */
		/* cond 011 1100 1 base dest 00000 00 0 inde */
		dest1 = ((self_in_dispatchConcretize->operands))[2];
		/* begin machineCodeAt:put: */
		aWord62 = ldrbrnrm(self_in_dispatchConcretize, dest1, base, index);
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord62;
		return 4;

	case MoveRXbrR:
		/* begin concretizeMoveRXbrR */
		src = ((self_in_dispatchConcretize->operands))[0];
		index1 = ((self_in_dispatchConcretize->operands))[1];

		/* str	b	src, [base, +index, LSL #0] */
		/* cond 011 1100 0 base srcR 00000 00 0 index */
		base1 = ((self_in_dispatchConcretize->operands))[2];
		/* begin machineCodeAt:put: */
		aWord63 = strbrnrm(self_in_dispatchConcretize, src, base1, index1);
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord63;
		return 4;

	case MoveXwrRR:
		/* begin concretizeMoveXwrRR */
		index2 = ((self_in_dispatchConcretize->operands))[0];
		base2 = ((self_in_dispatchConcretize->operands))[1];

		/* LDR	dest, [base, +index, LSL #2] */
		/* cond 011 1100 1 base dest 00010 00 0 inde bulit by lowest level generator so we can do the lsl #2 on the index register */
		dest2 = ((self_in_dispatchConcretize->operands))[2];
		/* begin machineCodeAt:put: */
		aWord64 = memMxrregbasepubwlrmLsl2(self_in_dispatchConcretize, AL, dest2, base2, 1, 1, 0, 0, 1, index2);
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord64;
		return 4;

	case MoveRXwrR:
		/* begin concretizeMoveRXwrR */
		src1 = ((self_in_dispatchConcretize->operands))[0];

		/* index is number of *words* = 4* bytes */
		index3 = ((self_in_dispatchConcretize->operands))[1];

		/* str		src, [base, +index, LSL #2] */
		/* cond 011 1100 0 base srcR 00010 00 0 inde */
		base3 = ((self_in_dispatchConcretize->operands))[2];
		/* begin machineCodeAt:put: */
		aWord65 = memMxrregbasepubwlrmLsl2(self_in_dispatchConcretize, AL, src1, base3, 1, 1, 0, 0, 0, index3);
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord65;
		return 4;

	case MoveRMwr:
		/* begin concretizeMoveRMwr */
		srcReg21 = ((self_in_dispatchConcretize->operands))[0];
		offset33 = ((self_in_dispatchConcretize->operands))[1];
		baseReg2 = ((self_in_dispatchConcretize->operands))[2];
		/* begin is12BitValue:ifTrue:ifFalse: */
		if ((SQABS(offset33)) <= 0xFFF) {

			/* (2 raisedTo: 12)-1 */
			if (offset33 >= 0) {
				/* begin machineCodeAt:put: */
				aWord66 = strrnplusimm(self_in_dispatchConcretize, srcReg21, baseReg2, 1, offset33);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord66;
				return 4;
			}
			else {
				immediate12 = SQABS(offset33);
				/* begin machineCodeAt:put: */
				aWord66 = strrnplusimm(self_in_dispatchConcretize, srcReg21, baseReg2, 0, immediate12);
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord66;
				return 4;
			}
		}
		else {
			/* begin moveCw:intoR: */
			assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
			assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
			/* begin machineCodeAt:put: */
			aWord129 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
				? 1
				: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
			((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord129;
			instrOffset23 = 4;
			/* begin machineCodeAt:put: */
			aWord220 = strrnrm(self_in_dispatchConcretize, srcReg21, baseReg2, ConcreteIPReg);
			((self_in_dispatchConcretize->machineCode))[instrOffset23 / 4] = aWord220;
			return instrOffset23 + 4;
		}

	case MoveRdM64r:
		/* begin concretizeMoveRdM64r */
		offset1 = ((self_in_dispatchConcretize->operands))[1];
		u1 = (offset1 > 0
			? 1
			: 0);
		dstReg = ((self_in_dispatchConcretize->operands))[2];
		fpReg = ((self_in_dispatchConcretize->operands))[0];
		((self_in_dispatchConcretize->machineCode))[0] = ((((0xED000B00U | (dstReg << 16)) | (fpReg << 12)) | (((int)((usqInt)(u1) << 23)))) | (((usqInt)(offset1)) >> 2));
		return 4;

	case PopR:
		/* begin concretizePopR */

		/* LDR destReg, [SP], #4 */
		destReg14 = ((self_in_dispatchConcretize->operands))[0];
		aWord67 = popR(self_in_dispatchConcretize, destReg14);
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord67;
		return 4;

	case PushR:
		/* begin concretizePushR */

		/* cond | 010 | 1001 | 0 | -Rn- | -Rd- | 0000 0000 0100 */
		/* STR srcReg, [sp, #-4] */
		srcReg22 = ((self_in_dispatchConcretize->operands))[0];
		aWord68 = pushR(self_in_dispatchConcretize, srcReg22);
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord68;
		return 4;

	case PushCq:
		/* begin concretizePushCq */
		word2 = ((self_in_dispatchConcretize->operands))[0];
		/* begin rotateable8bitBitwiseImmediate:ifTrue:ifFalse: */
		value3 = word2;
		while (1) {
			if ((value3 & 0xFF) == value3) {
				invert = word2 != value3;
				/* begin machineCodeAt:put: */
				aWord69 = (invert
					? mvnimmror(self_in_dispatchConcretize, ConcreteIPReg, value3, 0)
					: movimmror(self_in_dispatchConcretize, ConcreteIPReg, value3, 0));
				((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord69;
				instrOffset24 = 4;
				goto l81;
			}
			for (i7 = 2; i7 <= 30; i7 += 2) {
				if ((value3 & (((0xFFU << i7) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i7)))) == value3) {
					rot7 = 32 - i7;
					immediate13 = ((value3) >> i7) | ((value3 << (32 - i7)) & 0xFFFFFFFFU);
					invert = word2 != value3;
					/* begin machineCodeAt:put: */
					aWord69 = (invert
						? mvnimmror(self_in_dispatchConcretize, ConcreteIPReg, immediate13, rot7)
						: movimmror(self_in_dispatchConcretize, ConcreteIPReg, immediate13, rot7));
					((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord69;
					instrOffset24 = 4;
					goto l81;
				}
			}
			if (!(value3 == word2)) break;
			value3 = (word2 < 0
				? -1 - word2
				: (unsigned int)~word2);
		}
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
		assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
		/* begin machineCodeAt:put: */
		aWord130 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord130;
		instrOffset24 = 4;
	l81:	/* end rotateable8bitBitwiseImmediate:ifTrue:ifFalse: */;
		/* begin machineCodeAt:put: */
		aWord221 = pushR(self_in_dispatchConcretize, ConcreteIPReg);
		((self_in_dispatchConcretize->machineCode))[instrOffset24 / 4] = aWord221;
		return instrOffset24 + 4;

	case PushCw:
		/* begin concretizePushCw */
		word3 = ((self_in_dispatchConcretize->operands))[0];
		if (((addressIsInInstructions(((AbstractInstruction *) word3)))
		 || ((((AbstractInstruction *) word3)) == (methodLabel())))
		 || (addressIsInCurrentCompilation(word3))) {
			instrOffset25 = loadCwInto(self_in_dispatchConcretize, ConcreteIPReg);
		}
		else {
			/* begin rotateable8bitBitwiseImmediate:ifTrue:ifFalse: */
			value4 = word3;
			while (1) {
				if ((value4 & 0xFF) == value4) {
					invert1 = word3 != value4;
					/* begin machineCodeAt:put: */
					aWord70 = (invert1
						? mvnimmror(self_in_dispatchConcretize, ConcreteIPReg, value4, 0)
						: movimmror(self_in_dispatchConcretize, ConcreteIPReg, value4, 0));
					((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord70;
					instrOffset25 = 4;
					goto l82;
				}
				for (i8 = 2; i8 <= 30; i8 += 2) {
					if ((value4 & (((0xFFU << i8) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i8)))) == value4) {
						rot8 = 32 - i8;
						immediate14 = ((value4) >> i8) | ((value4 << (32 - i8)) & 0xFFFFFFFFU);
						invert1 = word3 != value4;
						/* begin machineCodeAt:put: */
						aWord70 = (invert1
							? mvnimmror(self_in_dispatchConcretize, ConcreteIPReg, immediate14, rot8)
							: movimmror(self_in_dispatchConcretize, ConcreteIPReg, immediate14, rot8));
						((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord70;
						instrOffset25 = 4;
						goto l82;
					}
				}
				if (!(value4 == word3)) break;
				value4 = (word3 < 0
					? -1 - word3
					: (unsigned int)~word3);
			}
			instrOffset25 = loadCwInto(self_in_dispatchConcretize, ConcreteIPReg);
	l82:	/* end rotateable8bitBitwiseImmediate:ifTrue:ifFalse: */;
		}
		/* begin machineCodeAt:put: */
		aWord131 = pushR(self_in_dispatchConcretize, ConcreteIPReg);
		((self_in_dispatchConcretize->machineCode))[instrOffset25 / 4] = aWord131;
		return instrOffset25 + 4;

	case PrefetchAw:
		/* begin concretizePrefetchAw */
		addressOperand = ((self_in_dispatchConcretize->operands))[0];
		if ((addressOperand != null)
		 && ((addressOperand >= (varBaseAddress()))
		 && ((addressOperand - (varBaseAddress())) < (0x1000)))) {
			/* begin machineCodeAt:put: */
			immediate20 = addressOperand - (varBaseAddress());
			aWord71 = ((usqInt) (0xF550F000U | ((((int)((usqInt)(ConcreteVarBaseReg) << 16))) | ((0x800000) | immediate20))));
			((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord71;
			return 4;
		}
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_dispatchConcretize->dependent))->address)));
		assert((SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8)))) < (0x1000));
		/* begin machineCodeAt:put: */
		aWord132 = ldrrnplusimm(self_in_dispatchConcretize, ConcreteIPReg, PC, (((((self_in_dispatchConcretize->dependent))->address)) >= (((self_in_dispatchConcretize->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_dispatchConcretize->dependent))->address)) - (((self_in_dispatchConcretize->address)) + 8))));
		((self_in_dispatchConcretize->machineCode))[0 / 4] = aWord132;
		instrOffset26 = 4;
		/* begin machineCodeAt:put: */
		((self_in_dispatchConcretize->machineCode))[instrOffset26 / 4] = (0xF550F000U | ((((int)((usqInt)(ConcreteIPReg) << 16))) | ((0x800000) | 0)));
		return instrOffset26 + 4;

	case ConvertRRd:
		/* begin concretizeConvertRRd */
		srcReg23 = ((self_in_dispatchConcretize->operands))[0];
		destReg15 = ((self_in_dispatchConcretize->operands))[1];
		((self_in_dispatchConcretize->machineCode))[0] = (fmsrFromto(self_in_dispatchConcretize, srcReg23, 9));
		((self_in_dispatchConcretize->machineCode))[1] = (fsitodFromto(self_in_dispatchConcretize, 9, destReg15));
		return 8;

	default:
		error("Case not found and no otherwise clause");
	}
	return 0;
}


/*	FMSR or VMOV instruction to move a value from an ARM reg to an fpu double
	register ready for conversion
	FMSR regB, regA - ARM_ARM v5 DDI 01001.pdf pp. C4-68
	VMOV regB, regA - ARM_ARM v7 DDi10406 pp. A8-462-3
 */
/*	the dest reg bits are spread out a little */

	/* CogARMCompiler>>#fmsrFrom:to: */
static usqInt NoDbgRegParms
fmsrFromto(AbstractInstruction * self_in_fmsrFromto, sqInt regA, sqInt regB)
{
    sqInt destReg;

	destReg = (((sqInt)((usqInt)((((usqInt)(regB)) >> 1)) << 16))) | (((sqInt)((usqInt)((regB & 1)) << 7)));
	return (0xEE000A10U | (((sqInt)((usqInt)(regA) << 12)))) | destReg;
}


/*	FSITOD or VCVT instruction to move convert an integer value to an fpu
	double FSITOD regB, regA - ARM_ARM v5 DDI 01001.pdf pp. C4-95
	VCVTW. regB, regA - ARM_ARM v7 DDI10406.pdf pp. A8-576-8
 */
/*	the src reg bits are spread out a little */

	/* CogARMCompiler>>#fsitodFrom:to: */
static usqInt NoDbgRegParms
fsitodFromto(AbstractInstruction * self_in_fsitodFromto, sqInt regA, sqInt regB)
{
    sqInt srcReg;

	srcReg = (((usqInt)(regA)) >> 1) | (((sqInt)((usqInt)((regA & 1)) << 5)));
	return (4005039040U | srcReg) | (((sqInt)((usqInt)(regB) << 12)));
}


/*	Answer if CallFull and/or JumpFull are relative and hence need relocating
	on method
	compation. If so, they are annotated with IsRelativeCall in methods and
	relocated in
	relocateIfCallOrMethodReference:mcpc:delta: */

	/* CogARMCompiler>>#fullCallsAreRelative */
static sqInt NoDbgRegParms
fullCallsAreRelative(AbstractInstruction * self_in_fullCallsAreRelative)
{
	return 0;
}


/*	Currently no instruction level support for divide on ARM. See also
	#canDivQuoRem 
 */

	/* CogARMCompiler>>#genDivR:R:Quo:Rem: */
static void NoDbgRegParms
genDivRRQuoRem(AbstractInstruction * self_in_genDivRRQuoRem, sqInt abstractRegDivisor, sqInt abstractRegDividend, sqInt abstractRegQuotient, sqInt abstractRegRemainder)
{
    usqInt divRemFunctionAddr;
    AbstractInstruction *inst;
    sqInt rDividend;
    sqInt rDivisor;
    sqInt rQuotient;
    sqInt rRemainder;

	assert(abstractRegDividend != abstractRegDivisor);
	assert(abstractRegQuotient != abstractRegRemainder);
	rDividend = abstractRegDividend;
	rDivisor = abstractRegDivisor;
	if (!(rDividend == CArg0Reg)) {

		/* we need to move the value in rDividend to CArg0Reg. Best to double check if rDivisor is already using it first */
		if (rDivisor == CArg0Reg) {

			/* oh dear; we also need to move rDivisor's value out of the way first.. I'll move it to CArg1Reg and if some nitwit has managed to put rDividend there they deserve the crash */
			if (rDividend == CArg1Reg) {
				error("register choices in genDivR:R:Quo:Rem: made life impossible");
			}
			genoperandoperand(MoveRR, rDivisor, CArg1Reg);
			rDivisor = CArg1Reg;
		}
		genoperandoperand(MoveRR, rDividend, CArg0Reg);
	}
	if (!(rDivisor == CArg1Reg)) {
		genoperandoperand(MoveRR, rDivisor, CArg1Reg);
	}
	divRemFunctionAddr = aeabiDivModFunctionAddr(self_in_genDivRRQuoRem);
	/* begin saveAndRestoreLinkRegAround: */
	inst = genoperand(PushR, LinkReg);
	CallFullRTregistersToBeSavedMask(((usqInt)divRemFunctionAddr), (1U << CArg2Reg) | (1U << CArg3Reg));
	genoperand(PopR, LinkReg);
	rQuotient = abstractRegQuotient;
	rRemainder = abstractRegRemainder;
	if (!(rQuotient == CArg0Reg)) {

		/* oh good grief, not again */
		genoperandoperand(MoveRR, CArg0Reg, rQuotient);
		if (rQuotient == CArg1Reg) {
			error("register choices in genDivR:R:Quo:Rem: made life impossible");
		}
	}
	if (!(rRemainder == CArg1Reg)) {
		genoperandoperand(MoveRR, CArg1Reg, rRemainder);
	}
}


/*	Generate the code to pass up to four arguments in a C run-time call. Hack:
	each argument is
	either a negative number, which encodes a constant, or a non-negative
	number, that of a register.
	The encoding for constants is defined by trampolineArgConstant: &
	trampolineArgValue:. Pass a constant as the result of
	trampolineArgConstant:. 
	Run-time calls have no more than four arguments, so chosen so that on ARM,
	where in its C ABI the
	first four integer arguments are passed in registers, all arguments can be
	passed in registers. We
	defer to the back end to generate this code not so much that the back end
	knows whether it uses
	the stack or registers to pass arguments (it does, but...). In fact we
	defer for an extremely evil reason.
	Doing so allows the x64 (where up to 6 args are passed) to assign the
	register arguments in an order
	that allows some of the argument registers to be used for specific
	abstract registers, specifically
	ReceiverResultReg and ClassReg. This is evil, evil, evil, but also it's
	really nice to keep using the old
	register assignments the original author has grown accustomed to. */

	/* CogARMCompiler>>#genMarshallNArgs:arg:arg:arg:arg: */
static AbstractInstruction * NoDbgRegParms
genMarshallNArgsargargargarg(AbstractInstruction * self_in_genMarshallNArgsargargargarg, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;

	if (numArgs == 0) {
		return self_in_genMarshallNArgsargargargarg;
	}
	if (numArgs > 1) {
		if ((!(regOrConst1 < NoReg))
		 && (regOrConst1 == CArg0Reg)) {
			genoperandoperand(MoveRR, regOrConst1, Extra0Reg);
			return genMarshallNArgsargargargarg(self_in_genMarshallNArgsargargargarg, numArgs, regOrConst0, Extra0Reg, regOrConst2, regOrConst3);
		}
		if (numArgs > 2) {
			if ((!(regOrConst2 < NoReg))
			 && ((regOrConst2 == CArg0Reg)
			 || (regOrConst2 == CArg1Reg))) {
				genoperandoperand(MoveRR, regOrConst2, Extra1Reg);
				return genMarshallNArgsargargargarg(self_in_genMarshallNArgsargargargarg, numArgs, regOrConst0, regOrConst1, Extra1Reg, regOrConst3);
			}
			if (numArgs > 3) {
				if ((!(regOrConst3 < NoReg))
				 && ((regOrConst3 == CArg0Reg)
				 || ((regOrConst3 == CArg1Reg)
				 || (regOrConst3 == CArg2Reg)))) {
					genoperandoperand(MoveRR, regOrConst3, Extra2Reg);
					return genMarshallNArgsargargargarg(self_in_genMarshallNArgsargargargarg, numArgs, regOrConst0, regOrConst1, regOrConst2, Extra2Reg);
				}
			}
		}
	}
	if (regOrConst0 < NoReg) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, -2 - regOrConst0, CArg0Reg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(-2 - regOrConst0));
		}
	}
	else {
		if (regOrConst0 != CArg0Reg) {
			genoperandoperand(MoveRR, regOrConst0, CArg0Reg);
		}
	}
	if (numArgs == 1) {
		return self_in_genMarshallNArgsargargargarg;
	}
	if (regOrConst1 < NoReg) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(MoveCqR, -2 - regOrConst1, CArg1Reg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(-2 - regOrConst1));
		}
	}
	else {
		if (regOrConst1 != CArg1Reg) {
			genoperandoperand(MoveRR, regOrConst1, CArg1Reg);
		}
	}
	if (numArgs == 2) {
		return self_in_genMarshallNArgsargargargarg;
	}
	if (regOrConst2 < NoReg) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction2 = genoperandoperand(MoveCqR, -2 - regOrConst2, CArg2Reg);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(-2 - regOrConst2));
		}
	}
	else {
		if (regOrConst2 != CArg2Reg) {
			genoperandoperand(MoveRR, regOrConst2, CArg2Reg);
		}
	}
	if (numArgs == 3) {
		return self_in_genMarshallNArgsargargargarg;
	}
	if (regOrConst3 < NoReg) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction3 = genoperandoperand(MoveCqR, -2 - regOrConst3, CArg3Reg);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral(-2 - regOrConst3));
		}
	}
	else {
		if (regOrConst3 != CArg3Reg) {
			genoperandoperand(MoveRR, regOrConst3, CArg3Reg);
		}
	}
	return 0;
}


/*	Use SMULL to produce a 64-bit result, explicitly in RISCTempReg,regDest. -
	ARM_ARM v7 DDI10406 pp. A8-354-5
	By comparing RISCTempReg with regDest ASR 31(which effectively makes it 0
	or -1) we know that the result being EQ means the hi reg and the top bit
	of the lo reg are the same - ie no overflow. The condition code can then
	be forced to oVerflow by use of MSR APSR_nzcvq, #1, lsl 28
 */

	/* CogARMCompiler>>#genMulR:R: */
static AbstractInstruction * NoDbgRegParms
genMulRR(AbstractInstruction * self_in_genMulRR, sqInt regSource, sqInt regDest)
{
    AbstractInstruction *first;


	/* result in RISCTempReg,regDest */
	first = genoperandoperand(SMULL, regSource, regDest);
	genoperandoperand(CMPSMULL, RISCTempReg, regDest);
	genoperand(MSR, 1);
	return first;
}


/*	Ensure that the register args are pushed before the outer and
	inner retpcs at an entry miss for arity <= self numRegArgs. The
	outer retpc is that of a call at a send site. The inner is the call
	from a method or PIC abort/miss to the trampoline. */
/*	Putting the receiver and args above the return address means the
	CoInterpreter has a single machine-code frame format which saves
	us a lot of work. */
/*	Iff there are register args convert
	sp		->	outerRetpc			(send site retpc)
	linkReg = innerRetpc			(PIC abort/miss retpc)
	to
	base	->	receiver
	(arg0)
	(arg1)
	sp		->	outerRetpc			(send site retpc)
	sp		->	linkReg/innerRetpc	(PIC abort/miss retpc) */

	/* CogARMCompiler>>#genPushRegisterArgsForAbortMissNumArgs: */
static void NoDbgRegParms
genPushRegisterArgsForAbortMissNumArgs(AbstractInstruction * self_in_genPushRegisterArgsForAbortMissNumArgs, sqInt numArgs)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;

	if (numArgs <= (numRegArgs())) {
		assert((numRegArgs()) <= 2);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperandoperand(MoveMwrR, 0, SPReg, TempReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(0));
		}
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperandoperand(MoveRMwr, ReceiverResultReg, 0, SPReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(0));
		}
		if (numArgs > 0) {
			genoperand(PushR, Arg0Reg);
			if (numArgs > 1) {
				genoperand(PushR, Arg1Reg);
			}
		}
		genoperand(PushR, TempReg);
	}
	genoperand(PushR, LinkReg);
}


/*	Ensure that the register args are pushed before the retpc for arity <=
	self numRegArgs.
 */
/*	This is easy on a RISC like ARM because the return address is in the link
	register. Putting
	the receiver and args above the return address means the CoInterpreter has
	a single
	machine-code frame format which saves us a lot of work
	NOTA BENE: we do NOT push the return address here, which means it must be
	dealt with later. */

	/* CogARMCompiler>>#genPushRegisterArgsForNumArgs:scratchReg: */
static void NoDbgRegParms
genPushRegisterArgsForNumArgsscratchReg(AbstractInstruction * self_in_genPushRegisterArgsForNumArgsscratchReg, sqInt numArgs, sqInt ignored)
{
	if (numArgs <= (numRegArgs())) {
		assert((numRegArgs()) <= 2);
		genoperand(PushR, ReceiverResultReg);
		if (numArgs > 0) {
			genoperand(PushR, Arg0Reg);
			if (numArgs > 1) {
				genoperand(PushR, Arg1Reg);
			}
		}
	}
}


/*	This is a no-op on ARM since the ABI passes up to 4 args in registers and
	trampolines currently observe that limit.
 */

	/* CogARMCompiler>>#genRemoveNArgsFromStack: */
static sqInt NoDbgRegParms
genRemoveNArgsFromStack(AbstractInstruction * self_in_genRemoveNArgsFromStack, sqInt n)
{
	assert(n <= 4);
	return 0;
}


/*	Restore the registers in regMask as saved by genSaveRegs:. */

	/* CogARMCompiler>>#genRestoreRegs: */
static AbstractInstruction * NoDbgRegParms
genRestoreRegs(AbstractInstruction * self_in_genRestoreRegs, sqInt regMask)
{
	/* begin genPopRegisterMask: */
	return (regMask == 0
		? genoperandoperand(Label, (labelCounter += 1), bytecodePC)
		: genoperand(PopLDM, regMask));
}


/*	Save the registers in regMask for a call into the C run-time from a
	trampoline 
 */

	/* CogARMCompiler>>#genSaveRegs: */
static AbstractInstruction * NoDbgRegParms
genSaveRegs(AbstractInstruction * self_in_genSaveRegs, sqInt regMask)
{
	/* begin genPushRegisterMask: */
	return (regMask == 0
		? genoperandoperand(Label, (labelCounter += 1), bytecodePC)
		: genoperand(PushSTM, regMask));
}

	/* CogARMCompiler>>#genSubstituteReturnAddress: */
static AbstractInstruction * NoDbgRegParms
genSubstituteReturnAddress(AbstractInstruction * self_in_genSubstituteReturnAddress, sqInt retpc)
{
	/* begin gen:literal:operand: */
	return checkLiteralforInstruction(retpc, genoperandoperand(MoveCwR, retpc, LR));
}


/*	Answer if the processor has a dedicated callee-saved register to point to
	the base of commonly-accessed variables. On ARM we use R10 for this. */

	/* CogARMCompiler>>#hasVarBaseRegister */
static sqInt NoDbgRegParms
hasVarBaseRegister(AbstractInstruction * self_in_hasVarBaseRegister)
{
	return 1;
}


/*	Answer the instruction immediately preceding followingAddress. */

	/* CogARMCompiler>>#instructionBeforeAddress: */
static sqInt NoDbgRegParms
instructionBeforeAddress(AbstractInstruction * self_in_instructionBeforeAddress, sqInt followingAddress)
{
	return longAt(followingAddress - 4);
}


/*	is this a BLX <targetReg> instruction? */

	/* CogARMCompiler>>#instructionIsBLX: */
static sqInt NoDbgRegParms
instructionIsBLX(AbstractInstruction * self_in_instructionIsBLX, sqInt instr)
{
	return (conditionIsNotNever(self_in_instructionIsBLX, instr))
	 && ((instr & 0xFFFFFF0) == 19922736);
}


/*	is this a BL <offset> instruction? */

	/* CogARMCompiler>>#instructionIsBL: */
static sqInt NoDbgRegParms
instructionIsBL(AbstractInstruction * self_in_instructionIsBL, sqInt instr)
{
	return (conditionIsNotNever(self_in_instructionIsBL, instr))
	 && ((instr & (0xF000000)) == (0xB000000));
}


/*	is this a BX <targetReg> instruction? */

	/* CogARMCompiler>>#instructionIsBX: */
static sqInt NoDbgRegParms
instructionIsBX(AbstractInstruction * self_in_instructionIsBX, sqInt instr)
{
	return (conditionIsNotNever(self_in_instructionIsBX, instr))
	 && ((instr & 0xFFFFFF0) == 0x12FFF10);
}


/*	is this a B <offset> instruction? */

	/* CogARMCompiler>>#instructionIsB: */
static sqInt NoDbgRegParms
instructionIsB(AbstractInstruction * self_in_instructionIsB, sqInt instr)
{
	return (conditionIsNotNever(self_in_instructionIsB, instr))
	 && ((instr & (0xF000000)) == (0xA000000));
}


/*	is this a CMP instruction? */

	/* CogARMCompiler>>#instructionIsCMP: */
static sqInt NoDbgRegParms
instructionIsCMP(AbstractInstruction * self_in_instructionIsCMP, sqInt instr)
{
	return (conditionIsNotNever(self_in_instructionIsCMP, instr))
	 && (((((usqInt)(instr)) >> 21) & 0x7F) == CmpOpcode);
}


/*	is this any kind of LDR instruction? c.f. memMxr:reg:base:u:b:l:imm: */

	/* CogARMCompiler>>#instructionIsLDR: */
static sqInt NoDbgRegParms
instructionIsLDR(AbstractInstruction * self_in_instructionIsLDR, sqInt instr)
{
	return (conditionIsNotNever(self_in_instructionIsLDR, instr))
	 && (((((usqInt)(instr)) >> 20) & 197) == 65);
}


/*	is this an ORR instruction? */

	/* CogARMCompiler>>#instructionIsOR: */
static sqInt NoDbgRegParms
instructionIsOR(AbstractInstruction * self_in_instructionIsOR, sqInt instr)
{
	return (conditionIsNotNever(self_in_instructionIsOR, instr))
	 && (((((usqInt)(instr)) >> 21) & 0x7F) == (16 | OrOpcode));
}


/*	is this a push -str r??, [sp, #-4] - instruction? */

	/* CogARMCompiler>>#instructionIsPush: */
static sqInt NoDbgRegParms
instructionIsPush(AbstractInstruction * self_in_instructionIsPush, sqInt instr)
{
	return (conditionIsNotNever(self_in_instructionIsPush, instr))
	 && ((instr & 0xFFF0FFF) == 0x52D0004);
}


/*	Answer the instruction size at pc.Simple on ARM ;-) */

	/* CogARMCompiler>>#instructionSizeAt: */
static sqInt NoDbgRegParms
instructionSizeAt(AbstractInstruction * self_in_instructionSizeAt, sqInt pc)
{
	return 4;
}


/*	Several of the opcodes are inverses. Answer the inverse for an opcode if
	it has one.
	See Table A3-2 in sec A3.4 Data-processing instructions of the AARM. */

	/* CogARMCompiler>>#inverseOpcodeFor: */
static sqInt NoDbgRegParms
inverseOpcodeFor(AbstractInstruction * self_in_inverseOpcodeFor, sqInt armOpcode)
{
	switch (armOpcode) {
	case AddOpcode:
		return SubOpcode;

	case AndOpcode:
		return BicOpcode;

	case BicOpcode:
		return AndOpcode;

	case CmpOpcode:
		return CmpNotOpcode;

	case MoveOpcode:
		return MoveNotOpcode;

	case MoveNotOpcode:
		return MoveOpcode;

	case SubOpcode:
		return AddOpcode;

	default:
		error("opcode has no inverse");
		return -1;;
	}
}


/*	Assuming mcpc is a send return pc answer if the instruction before it is a
	call (not a CallFull).
 */
/*	There are two types of calls: BL and/BLX encoding */

	/* CogARMCompiler>>#isCallPrecedingReturnPC: */
static sqInt NoDbgRegParms
isCallPrecedingReturnPC(AbstractInstruction * self_in_isCallPrecedingReturnPC, sqInt mcpc)
{
    sqInt call;

	/* begin instructionBeforeAddress: */
	call = longAt(mcpc - 4);
	return (instructionIsBL(self_in_isCallPrecedingReturnPC, call))
	 || (instructionIsBLX(self_in_isCallPrecedingReturnPC, call));
}


/*	ARM calls and jumps span +/- 32 mb, more than enough for intra-zone calls
	and jumps.
 */

	/* CogARMCompiler>>#isInImmediateJumpRange: */
static sqInt NoDbgRegParms
isInImmediateJumpRange(AbstractInstruction * self_in_isInImmediateJumpRange, usqIntptr_t operand)
{
	return (((((int) operand)) >= -33554432) && ((((int) operand)) <= 0x1FFFFFC));
}

	/* CogARMCompiler>>#isJumpAt: */
static sqInt NoDbgRegParms
isJumpAt(AbstractInstruction * self_in_isJumpAt, sqInt pc)
{
    int instr;

	instr = long32At(pc);
	return (instructionIsB(self_in_isJumpAt, instr))
	 || (instructionIsBX(self_in_isJumpAt, instr));
}


/*	add xx, pc, blah or sub xx, pc, blah */

	/* CogARMCompiler>>#isPCRelativeValueLoad: */
static sqInt NoDbgRegParms
isPCRelativeValueLoad(AbstractInstruction * self_in_isPCRelativeValueLoad, unsigned int instr)
{
	return (((instr) >> 16) == 57999)
	 || (((instr) >> 16) == 57935);
}


/*	Answer if an address can be reached by a normal Call insruction.
	We assume this is true for 32-bit processors and expect 64-bit processors
	to answer false
	for values in the object memory, and perhaps true in the interpreter. */

	/* CogARMCompiler>>#isWithinCallRange: */
static sqInt NoDbgRegParms
isWithinCallRange(AbstractInstruction * self_in_isWithinCallRange, sqInt anAddress)
{
	return isInImmediateJumpRange(self_in_isWithinCallRange, maximumDistanceFromCodeZone(anAddress));
}


/*	Branch/Call ranges. Jump[Cond] can be generated as short as possible.
	Call/Jump[Cond]Long must be generated
	in the same number of bytes irrespective of displacement since their
	targets may be updated, but they need only
	span 16Mb, the maximum size of the code zone. This allows e.g. ARM to use
	single-word call and jump instructions
	for most calls and jumps. CallFull/JumpFull must also be generated in the
	same number of bytes irrespective of
	displacement for the same reason, but they must be able to span the full
	(32-bit or 64-bit) address space because
	they are used to call code in the C runtime, which may be distant from the
	code zone
 */

	/* CogARMCompiler>>#jumpLongByteSize */
static sqInt NoDbgRegParms
jumpLongByteSize(AbstractInstruction * self_in_jumpLongByteSize)
{
	return 4;
}

	/* CogARMCompiler>>#jumpLongConditionalByteSize */
static sqInt NoDbgRegParms
jumpLongConditionalByteSize(AbstractInstruction * self_in_jumpLongConditionalByteSize)
{
	return jumpLongByteSize(self_in_jumpLongConditionalByteSize);
}


/*	Answer the target address for the long jump immediately preceding mcpc */

	/* CogARMCompiler>>#jumpLongTargetBeforeFollowingAddress: */
static sqInt NoDbgRegParms
jumpLongTargetBeforeFollowingAddress(AbstractInstruction * self_in_jumpLongTargetBeforeFollowingAddress, sqInt mcpc)
{
	return callTargetFromReturnAddress(self_in_jumpLongTargetBeforeFollowingAddress, mcpc);
}

	/* CogARMCompiler>>#jumpTargetPCAt: */
static usqInt NoDbgRegParms
jumpTargetPCAt(AbstractInstruction * self_in_jumpTargetPCAt, sqInt pc)
{
    int operand;
    int word;

	word = long32At(pc);
	operand = word & 0xFFFFFF;
	if (((operand & 0x800000) != 0)) {
		operand -= 0x1000000;
	}
	return ((operand * 4) + pc) + 8;
}


/*	LDRB destReg, [baseReg, 'u' immediate12bitValue] u=0 -> - ARM_ARM v7
	DDI10406 pp. A8-128-9
	Note that this is a very low level interface that does not check the sign
	of the immediate, nor validity. See for example #concretizeMoveMbrR */

	/* CogARMCompiler>>#ldrb:rn:plus:imm: */
static sqInt NoDbgRegParms
ldrbrnplusimm(AbstractInstruction * self_in_ldrbrnplusimm, sqInt destReg, sqInt baseReg, sqInt u, sqInt immediate12bitValue)
{
	return memMxrregbaseublimm(self_in_ldrbrnplusimm, AL, destReg, baseReg, u, 1, 1, immediate12bitValue);
}


/*	LDRB destReg, [baseReg, + offsetReg] - ARM_ARM v7 DDI10406 pp. A8-132-3
	The contents of offsetReg are assumed to be correctly signed */

	/* CogARMCompiler>>#ldrb:rn:rm: */
static sqInt NoDbgRegParms
ldrbrnrm(AbstractInstruction * self_in_ldrbrnrm, sqInt destReg, sqInt baseReg, sqInt offsetReg)
{
	return memMxrregbasepubwlrm(self_in_ldrbrnrm, AL, destReg, baseReg, 1, 1, 1, 0, 1, offsetReg);
}


/*	LDRH destReg, [baseReg, 'u' immediate8bitValue] u=0 -> subtract imm; =1 ->
	add imm - ARM_ARM v7 DDI10406 pp. A8-152-3 */

	/* CogARMCompiler>>#ldrh:rn:plus:imm: */
static sqInt NoDbgRegParms
ldrhrnplusimm(AbstractInstruction * self_in_ldrhrnplusimm, sqInt destReg, sqInt baseReg, sqInt u, sqInt immediate8bitValue)
{
	return memM16xrregbasepuwloffset(self_in_ldrhrnplusimm, AL, destReg, baseReg, 1, u, 0, 1, immediate8bitValue);
}


/*	LDRH destReg, [baseReg, +offsetReg] - ARM_ARM v7 DDI10406 pp. A8-156-7
	The contents of offsetReg are assumed to be correctly signed */

	/* CogARMCompiler>>#ldrh:rn:rm: */
static sqInt NoDbgRegParms
ldrhrnrm(AbstractInstruction * self_in_ldrhrnrm, sqInt destReg, sqInt baseReg, sqInt offsetReg)
{
	return memM16xrregbasepuwlrm(self_in_ldrhrnrm, AL, destReg, baseReg, 1, 1, 0, 1, offsetReg);
}


/*	LDR destReg, [baseReg, +immediate12bitValue] - ARM_ARM v7 DDI10406 pp.
	A8-120-1 
 */

	/* CogARMCompiler>>#ldr:rn:plusImm: */
static sqInt NoDbgRegParms
ldrrnplusImm(AbstractInstruction * self_in_ldrrnplusImm, sqInt destReg, sqInt baseReg, sqInt immediate12bitValue)
{
	return memMxrregbaseublimm(self_in_ldrrnplusImm, AL, destReg, baseReg, 1, 0, 1, immediate12bitValue);
}


/*	LDR destReg, [baseReg, immediate12bitValue] u=0 -> subtract imm; =1 -> add
	imm - ARM_ARM v7 DDI10406 pp. A8-120-1 */

	/* CogARMCompiler>>#ldr:rn:plus:imm: */
static sqInt NoDbgRegParms
ldrrnplusimm(AbstractInstruction * self_in_ldrrnplusimm, sqInt destReg, sqInt baseReg, sqInt u, sqInt immediate12bitValue)
{
	return memMxrregbaseublimm(self_in_ldrrnplusimm, AL, destReg, baseReg, u, 0, 1, immediate12bitValue);
}


/*	LDR destReg, [baseReg, + offsetReg] - ARM_ARM v7 DDI10406 pp. A8-124-5
	The contents of offsetReg are assumed to be correctly signed */

	/* CogARMCompiler>>#ldr:rn:rm: */
static sqInt NoDbgRegParms
ldrrnrm(AbstractInstruction * self_in_ldrrnrm, sqInt destReg, sqInt baseReg, sqInt offsetReg)
{
	return memMxrregbasepubwlrm(self_in_ldrrnrm, AL, destReg, baseReg, 1, 1, 0, 0, 1, offsetReg);
}


/*	Load the operand into the destination register, answering
	the size of the instructions generated to do so. */

	/* CogARMCompiler>>#loadCwInto: */
static sqInt NoDbgRegParms
loadCwInto(AbstractInstruction * self_in_loadCwInto, sqInt destReg)
{
    sqInt aWord;
    sqInt aWord1;
    sqInt distance;
    sqInt i;
    sqInt immediate;
    sqInt negate;
    usqInt operand;
    sqInt rot;
    sqInt value;

	operand = ((self_in_loadCwInto->operands))[0];
	if ((addressIsInInstructions(((AbstractInstruction *) operand)))
	 || ((((AbstractInstruction *) operand)) == (methodLabel()))) {
		operand = ((((AbstractInstruction *) operand))->address);
	}
	if (addressIsInCurrentCompilation(operand)) {
		distance = operand - (((self_in_loadCwInto->address)) + 8);
		/* begin rotateable8bitSignedImmediate:ifTrue:ifFalse: */
		value = distance;
		while (1) {
			if ((value & 0xFF) == value) {
				negate = distance != value;
				/* begin machineCodeAt:put: */
				aWord = (negate
					? subrnimmror(self_in_loadCwInto, destReg, PC, value, 0)
					: addrnimmror(self_in_loadCwInto, destReg, PC, value, 0));
				((self_in_loadCwInto->machineCode))[0 / 4] = aWord;
				return 4;
				goto l1;
			}
			for (i = 2; i <= 30; i += 2) {
				if ((value & (((0xFFU << i) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i)))) == value) {
					rot = 32 - i;
					immediate = (((usqInt)(value)) >> i) | ((((sqInt)((usqInt)(value) << (32 - i)))) & 0xFFFFFFFFU);
					negate = distance != value;
					/* begin machineCodeAt:put: */
					aWord = (negate
						? subrnimmror(self_in_loadCwInto, destReg, PC, immediate, rot)
						: addrnimmror(self_in_loadCwInto, destReg, PC, immediate, rot));
					((self_in_loadCwInto->machineCode))[0 / 4] = aWord;
					return 4;
					goto l1;
				}
			}
			if (!((value == distance)
			 && (distance != 0))) break;
			value = -distance;
		}
		assert(!((isAnInstruction(self_in_loadCwInto, ((AbstractInstruction *) (((self_in_loadCwInto->operands))[0]))))));
	l1:	/* end rotateable8bitSignedImmediate:ifTrue:ifFalse: */;
	}
	/* begin moveCw:intoR: */
	assert(addressIsInCurrentCompilation((((self_in_loadCwInto->dependent))->address)));
	assert((SQABS((((((self_in_loadCwInto->dependent))->address)) - (((self_in_loadCwInto->address)) + 8)))) < (0x1000));
	/* begin machineCodeAt:put: */
	aWord1 = ldrrnplusimm(self_in_loadCwInto, destReg, PC, (((((self_in_loadCwInto->dependent))->address)) >= (((self_in_loadCwInto->address)) + 8)
		? 1
		: 0), SQABS((((((self_in_loadCwInto->dependent))->address)) - (((self_in_loadCwInto->address)) + 8))));
	((self_in_loadCwInto->machineCode))[0 / 4] = aWord1;
	return 4;
}


/*	Answer the byte size of a MoveCwR opcode's corresponding machine code
	when the argument is a PIC. This is for the self-reference at the end of a
	closed PIC. On ARM this is a single instruction pc-relative register load. */

	/* CogARMCompiler>>#loadPICLiteralByteSize */
static sqInt NoDbgRegParms
loadPICLiteralByteSize(AbstractInstruction * self_in_loadPICLiteralByteSize)
{
	return 4;
}

	/* CogARMCompiler>>#machineCodeWords */
static sqInt NoDbgRegParms
machineCodeWords(AbstractInstruction * self_in_machineCodeWords)
{
	return (machineCodeBytes(self_in_machineCodeWords)) / 4;
}


/*	build an ARM [base +/- offset8] half-word memory instruction
	p -> pre-index (1) or post-index (0) the offset. Combines with W to do
	some odd things.
	u -> up (1) or down (0) ie + or - for the offset
	b -> byte(1) or word (0)
	w -> write-back (1) if pre-indexing. 
	l -> load (1) or store (0) */

	/* CogARMCompiler>>#memM16xr:reg:base:p:u:w:l:offset: */
static sqInt NoDbgRegParms
memM16xrregbasepuwloffset(AbstractInstruction * self_in_memM16xrregbasepuwloffset, sqInt cond, sqInt destReg, sqInt baseReg, sqInt postpreoffset, sqInt updown, sqInt weirdstuff, sqInt loadstore, sqInt offset8)
{
	return (((sqInt)((usqInt)(cond) << 28))) | ((0) | ((((sqInt)((usqInt)(postpreoffset) << 24))) | ((((sqInt)((usqInt)(updown) << 23))) | ((0x400000) | ((((sqInt)((usqInt)(weirdstuff) << 21))) | ((((sqInt)((usqInt)(loadstore) << 20))) | ((((sqInt)((usqInt)(baseReg) << 16))) | ((((sqInt)((usqInt)(destReg) << 12))) | ((((sqInt)((usqInt)((offset8 & 240)) << 4))) | ((176) | (offset8 & 15)))))))))));
}


/*	build an ARM [base +/- offsetReg] memory instruction
	p -> pre-index (1) or post-index (0) the offset. Combines with W to do
	some odd things.
	u -> up (1) or down (0) ie + or - for the offset
	b -> byte(1) or word (0)
	w -> write-back (1) if pre-indexing. 
	l -> load (1) or store (0)
 */

	/* CogARMCompiler>>#memM16xr:reg:base:p:u:w:l:rm: */
static sqInt NoDbgRegParms
memM16xrregbasepuwlrm(AbstractInstruction * self_in_memM16xrregbasepuwlrm, sqInt cond, sqInt destReg, sqInt baseReg, sqInt postpreoffset, sqInt updown, sqInt weirdstuff, sqInt loadstore, sqInt offsetReg)
{
	return (((sqInt)((usqInt)(cond) << 28))) | ((0) | ((((sqInt)((usqInt)(postpreoffset) << 24))) | ((((sqInt)((usqInt)(updown) << 23))) | ((0) | ((((sqInt)((usqInt)(weirdstuff) << 21))) | ((((sqInt)((usqInt)(loadstore) << 20))) | ((((sqInt)((usqInt)(baseReg) << 16))) | ((((sqInt)((usqInt)(destReg) << 12))) | (176 | offsetReg)))))))));
}


/*	build an ARM [base +/- offset] memory instruction
	p -> pre-index (1) or post-index (0) the offset. Combines with W to do
	some odd things.
	u -> up (1) or down (0) ie + or - for the offset
	b -> byte(1) or word (0)
	w -> write-back (1) if pre-indexing. 
	l -> load (1) or store (0)
 */

	/* CogARMCompiler>>#memMxr:reg:base:p:u:b:w:l:imm: */
static sqInt NoDbgRegParms
memMxrregbasepubwlimm(AbstractInstruction * self_in_memMxrregbasepubwlimm, sqInt cond, sqInt destReg, sqInt baseReg, sqInt postpreoffset, sqInt updown, sqInt byteword, sqInt weirdstuff, sqInt loadstore, sqInt offset)
{
	return (((sqInt)((usqInt)(cond) << 28))) | ((0x4000000) | ((((sqInt)((usqInt)(postpreoffset) << 24))) | ((((sqInt)((usqInt)(updown) << 23))) | ((((sqInt)((usqInt)(byteword) << 22))) | ((((sqInt)((usqInt)(weirdstuff) << 21))) | ((((sqInt)((usqInt)(loadstore) << 20))) | ((((sqInt)((usqInt)(baseReg) << 16))) | ((((sqInt)((usqInt)(destReg) << 12))) | offset))))))));
}


/*	build an ARM [base +/- offsetReg lsl #2] memory instruction - see also
	#memMxr:reg:base:p:u:b:w:l:rm: and keep them correlated properly
	p -> pre-index (1) or post-index (0) the offset. Combines with W to do
	some odd things.
	u -> up (1) or down (0) ie + or - for the offset
	b -> byte(1) or word (0)
	w -> write-back (1) if pre-indexing. 
	l -> load (1) or store (0)
 */

	/* CogARMCompiler>>#memMxr:reg:base:p:u:b:w:l:rmLsl2: */
static sqInt NoDbgRegParms
memMxrregbasepubwlrmLsl2(AbstractInstruction * self_in_memMxrregbasepubwlrmLsl2, sqInt cond, sqInt destReg, sqInt baseReg, sqInt postpreoffset, sqInt updown, sqInt byteword, sqInt weirdstuff, sqInt loadstore, sqInt offsetReg)
{
	return (((sqInt)((usqInt)((cond & 15)) << 28))) | ((0x6000000) | ((((sqInt)((usqInt)((postpreoffset & 1)) << 24))) | ((((sqInt)((usqInt)((updown & 1)) << 23))) | ((((sqInt)((usqInt)((byteword & 1)) << 22))) | ((((sqInt)((usqInt)((weirdstuff & 1)) << 21))) | ((((sqInt)((usqInt)((loadstore & 1)) << 20))) | ((((sqInt)((usqInt)((baseReg & 15)) << 16))) | ((((sqInt)((usqInt)((destReg & 15)) << 12))) | (0x100 | (offsetReg & 15))))))))));
}


/*	build an ARM [base +/- offsetReg] memory instruction
	p -> pre-index (1) or post-index (0) the offset. Combines with W to do
	some odd things.
	u -> up (1) or down (0) ie + or - for the offset
	b -> byte(1) or word (0)
	w -> write-back (1) if pre-indexing. 
	l -> load (1) or store (0)
 */

	/* CogARMCompiler>>#memMxr:reg:base:p:u:b:w:l:rm: */
static sqInt NoDbgRegParms
memMxrregbasepubwlrm(AbstractInstruction * self_in_memMxrregbasepubwlrm, sqInt cond, sqInt destReg, sqInt baseReg, sqInt postpreoffset, sqInt updown, sqInt byteword, sqInt weirdstuff, sqInt loadstore, sqInt offsetReg)
{
	return (((sqInt)((usqInt)((cond & 15)) << 28))) | ((0x6000000) | ((((sqInt)((usqInt)((postpreoffset & 1)) << 24))) | ((((sqInt)((usqInt)((updown & 1)) << 23))) | ((((sqInt)((usqInt)((byteword & 1)) << 22))) | ((((sqInt)((usqInt)((weirdstuff & 1)) << 21))) | ((((sqInt)((usqInt)((loadstore & 1)) << 20))) | ((((sqInt)((usqInt)((baseReg & 15)) << 16))) | ((((sqInt)((usqInt)((destReg & 15)) << 12))) | (offsetReg & 15)))))))));
}


/*	This is the lowest level build of an ARM [base +/- immediate 12bit offset]
	memory instruction
	u -> up (1) or down (0) ie + or - for the offset
	b -> byte(1) or word (0)
	l -> load (1) or store (0)
 */

	/* CogARMCompiler>>#memMxr:reg:base:u:b:l:imm: */
static sqInt NoDbgRegParms
memMxrregbaseublimm(AbstractInstruction * self_in_memMxrregbaseublimm, sqInt cond, sqInt destReg, sqInt baseReg, sqInt updown, sqInt byteword, sqInt loadstore, sqInt immediate12bitValue)
{
	return (((sqInt)((usqInt)((cond & 15)) << 28))) | ((0x5000000) | ((((sqInt)((usqInt)((updown & 1)) << 23))) | ((((sqInt)((usqInt)((byteword & 1)) << 22))) | ((((sqInt)((usqInt)((loadstore & 1)) << 20))) | ((((sqInt)((usqInt)((baseReg & 15)) << 16))) | ((((sqInt)((usqInt)((destReg & 15)) << 12))) | (immediate12bitValue & 0xFFF)))))));
}


/*	MOVS destReg, srcReg - ARM_ARM v7 DDI10406 pp. A8-196-7 */

	/* CogARMCompiler>>#movs:rn: */
static sqInt NoDbgRegParms
movsrn(AbstractInstruction * self_in_movsrn, sqInt destReg, sqInt srcReg)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(MoveOpcode) << 21))) | (0x100000)))) | ((0) | (((sqInt)((usqInt)(destReg) << 12))))) | (srcReg & 0xFFF);
}


/*	Remember the ROR is doubled by the cpu so use 30>>1 etc.
	MOV destReg, #immediate8BitValue ROR rot - ARM_ARM v7 DDI10406 pp.
	A8-194-5 
 */

	/* CogARMCompiler>>#mov:imm:ror: */
static sqInt NoDbgRegParms
movimmror(AbstractInstruction * self_in_movimmror, sqInt destReg, sqInt immediate8bitValue, sqInt rot)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(MoveOpcode) << 21))) | (0)))) | ((0) | (((sqInt)((usqInt)(destReg) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot)) >> 1)) << 8))) | immediate8bitValue) & 0xFFF);
}


/*	MOV destReg, srcReg - ARM_ARM v7 DDI10406 pp. A8-196-7 */

	/* CogARMCompiler>>#mov:rn: */
static sqInt NoDbgRegParms
movrn(AbstractInstruction * self_in_movrn, sqInt destReg, sqInt srcReg)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(MoveOpcode) << 21))) | (0)))) | ((0) | (((sqInt)((usqInt)(destReg) << 12))))) | (srcReg & 0xFFF);
}


/*	Generate an MSR CPSR_f, #flags instruction.
	Note that 
	a) CPSR_f is equivalent to APSR_nzcvq (ARM ARM DDI0406A p A8-209 & A2-14)
	b) We only have business with the NZCV flags so the generated instruction
	shifts the flags value <<28 - which is a ROR 4
 */

	/* CogARMCompiler>>#msr: */
static sqInt NoDbgRegParms
msr(AbstractInstruction * self_in_msr, sqInt flags)
{
	return (321450496) + (flags & 15);
}


/*	Remember the ROR is doubled by the cpu so use 30>>1 etc.
	MVN destReg, #immediate8BitValue ROR rot - ARM_ARM v7 DDI10406 pp.
	A8-214-5 
 */

	/* CogARMCompiler>>#mvn:imm:ror: */
static sqInt NoDbgRegParms
mvnimmror(AbstractInstruction * self_in_mvnimmror, sqInt destReg, sqInt immediate8bitValue, sqInt rot)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(MoveNotOpcode) << 21))) | (0)))) | ((0) | (((sqInt)((usqInt)(destReg) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot)) >> 1)) << 8))) | immediate8bitValue) & 0xFFF);
}

	/* CogARMCompiler>>#numIntRegArgs */
static sqInt NoDbgRegParms
numIntRegArgs(AbstractInstruction * self_in_numIntRegArgs)
{
	return 4;
}


/*	Remember the ROR is doubled by the cpu so use 30>>1 etc.
	ORR destReg, #immediate8BitValue ROR rot - ARM_ARM v7 DDI10406 pp.
	A8-228-9 
 */

	/* CogARMCompiler>>#orr:imm:ror: */
static sqInt NoDbgRegParms
orrimmror(AbstractInstruction * self_in_orrimmror, sqInt destReg, sqInt immediate8bitValue, sqInt rot)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(OrOpcode) << 21))) | (0)))) | ((((sqInt)((usqInt)(destReg) << 16))) | (((sqInt)((usqInt)(destReg) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot)) >> 1)) << 8))) | immediate8bitValue) & 0xFFF);
}

	/* CogARMCompiler>>#padIfPossibleWithStopsFrom:to: */
static void NoDbgRegParms
padIfPossibleWithStopsFromto(AbstractInstruction * self_in_padIfPossibleWithStopsFromto, sqInt startAddr, sqInt endAddr)
{
    sqInt nullBytes;
    sqInt p;

	nullBytes = ((endAddr - startAddr) + 1) % 4;
	stopsFromto(self_in_padIfPossibleWithStopsFromto, startAddr, endAddr - nullBytes);
	for (p = ((endAddr - nullBytes) + 1); p <= endAddr; p += 1) {
		codeByteAtput(p, 0xFF);
	}
}


/*	pop word off TOS
	LDR srcReg, [sp] #4 - ARM_ARM v7 DDI10406 pp. A8-120-1 */

	/* CogARMCompiler>>#popR: */
static sqInt NoDbgRegParms
popR(AbstractInstruction * self_in_popR, sqInt dstReg)
{
	return memMxrregbasepubwlimm(self_in_popR, AL, dstReg, SP, 0, 1, 0, 0, 1, 4);
}

	/* CogARMCompiler>>#pushLinkRegisterByteSize */
static sqInt NoDbgRegParms
pushLinkRegisterByteSize(AbstractInstruction * self_in_pushLinkRegisterByteSize)
{
	return 4;
}


/*	push word to TOS 
	STR srcReg, [sp, #-4]! - ARM_ARM v7 DDI10406 pp. A8-382-3 */

	/* CogARMCompiler>>#pushR: */
static sqInt NoDbgRegParms
pushR(AbstractInstruction * self_in_pushR, sqInt srcReg)
{
	return memMxrregbasepubwlimm(self_in_pushR, AL, srcReg, SP, 1, 0, 0, 1, 0, 4);
}

	/* CogARMCompiler>>#relocateCallBeforeReturnPC:by: */
static void NoDbgRegParms
relocateCallBeforeReturnPCby(AbstractInstruction * self_in_relocateCallBeforeReturnPCby, sqInt retpc, sqInt delta)
{
    sqInt distanceDiv4;
    sqInt instr;

	assert((delta % 4) == 0);
	if (delta != 0) {
		/* begin instructionBeforeAddress: */
		instr = longAt(retpc - 4);
		assert((instructionIsB(self_in_relocateCallBeforeReturnPCby, instr))
		 || (instructionIsBL(self_in_relocateCallBeforeReturnPCby, instr)));
		distanceDiv4 = instr & 0xFFFFFF;
		distanceDiv4 += delta / 4;
		longAtput(retpc - 4, (instr & 0xFF000000U) | (distanceDiv4 & 0xFFFFFF));
	}
}


/*	Rewrite a call instruction to call a different target. This variant is
	used to link PICs
	in ceSendMiss et al,. 
	Answer the extent of the code change which is used to compute the range of
	the icache to flush. */

	/* CogARMCompiler>>#rewriteCallAt:target: */
static sqInt NoDbgRegParms
rewriteCallAttarget(AbstractInstruction * self_in_rewriteCallAttarget, usqInt callSiteReturnAddress, usqInt callTargetAddress)
{
	return rewriteTransferAttarget(self_in_rewriteCallAttarget, callSiteReturnAddress, callTargetAddress);
}


/*	Rewrite a callFull instruction to jump to a different target. This variant
	is used to rewrite cached primitive calls where we load the target address
	into ip
	and use the 'blx ip' instruction for the actual call.
	Answer the extent of the
	code change which is used to compute the range of the icache to flush. */

	/* CogARMCompiler>>#rewriteCallFullAt:target: */
static sqInt NoDbgRegParms
rewriteCallFullAttarget(AbstractInstruction * self_in_rewriteCallFullAttarget, sqInt callSiteReturnAddress, sqInt callTargetAddress)
{
	return rewriteFullTransferAttargetexpectedInstruction(self_in_rewriteCallFullAttarget, callSiteReturnAddress, callTargetAddress, 0xE12FFF3CU);
}


/*	Rewrite a full jump instruction to jump to a different target. This
	variant is used to rewrite cached primitive calls where we load the target
	address into ip
	and use the 'bx ip' instruction for the actual jump.
	Answer the extent of the
	code change which is used to compute the range of the icache to flush. */

	/* CogARMCompiler>>#rewriteJumpFullAt:target: */
static sqInt NoDbgRegParms
rewriteJumpFullAttarget(AbstractInstruction * self_in_rewriteJumpFullAttarget, sqInt callSiteReturnAddress, sqInt callTargetAddress)
{
	return rewriteFullTransferAttargetexpectedInstruction(self_in_rewriteJumpFullAttarget, callSiteReturnAddress, callTargetAddress, 3778019100U);
}


/*	Rewrite a jump instruction to call a different target. This variant is
	used to reset the 
	jumps in the prototype CPIC to suit each use,. 
	Answer the extent of the code change which is used to compute the range of
	the icache to flush. */

	/* CogARMCompiler>>#rewriteJumpLongAt:target: */
static sqInt NoDbgRegParms
rewriteJumpLongAttarget(AbstractInstruction * self_in_rewriteJumpLongAttarget, usqInt callSiteReturnAddress, usqInt callTargetAddress)
{
	return rewriteTransferAttarget(self_in_rewriteJumpLongAttarget, callSiteReturnAddress, callTargetAddress);
}


/*	Rewrite a call/jump instruction to call a different target. This variant
	is used to link PICs
	in ceSendMiss et al, and to rewrite call/jumps in CPICs.
	Answer the extent of
	the code change which is used to compute the range of the icache to flush. */
/*	for debug - [cogit disassembleFrom: callSiteReturnAddress - 10 to:
	callSiteReturnAddress - 1].
 */

	/* CogARMCompiler>>#rewriteTransferAt:target: */
static sqInt NoDbgRegParms
rewriteTransferAttarget(AbstractInstruction * self_in_rewriteTransferAttarget, usqInt callSiteReturnAddress, usqInt callTargetAddress)
{
    usqInt callDistance;
    sqInt instr;


	/* pc offset */
	/* return offset */
	callDistance = ((usqInt) (callTargetAddress - ((callSiteReturnAddress + 8) - 4)));
	assert(isInImmediateJumpRange(self_in_rewriteTransferAttarget, callDistance));
	/* begin instructionBeforeAddress: */
	instr = longAt(callSiteReturnAddress - 4);
	assert((instructionIsB(self_in_rewriteTransferAttarget, instr))
	 || (instructionIsBL(self_in_rewriteTransferAttarget, instr)));
	longAtput(callSiteReturnAddress - 4, (instr & 0xFF000000U) | ((callDistance / 4) & 0xFFFFFF));
	assert((callTargetFromReturnAddress(self_in_rewriteTransferAttarget, callSiteReturnAddress)) == callTargetAddress);
	return 4;
}


/*	to save Slang from having to be a real compiler (it can't inline switches
	that return)
 */
/*	Answer if the receiver's opcode sets the condition codes correctly for the
	given conditional jump opcode.
	ARM has to check carefully since the V flag is not affected by
	non-comparison instructions
 */

	/* CogARMCompiler>>#setsConditionCodesFor: */
static sqInt NoDbgRegParms
setsConditionCodesFor(AbstractInstruction * self_in_setsConditionCodesFor, sqInt aConditionalJumpOpcode)
{
	switch ((self_in_setsConditionCodesFor->opcode)) {
	case ArithmeticShiftRightCqR:
	case ArithmeticShiftRightRR:
	case LogicalShiftLeftCqR:
	case LogicalShiftLeftRR:
		return shiftSetsConditionCodesFor(self_in_setsConditionCodesFor, aConditionalJumpOpcode);

	case XorRR:
		return 1;

	case ClzRR:
		return 0;

	default:
		haltmsg("unhandled opcode in setsConditionCodesFor:");
		return 0;;
	}
}


/*	check what flags the opcode needs setting - ARM doesn't set V when simply
	MOVing 
 */

	/* CogARMCompiler>>#shiftSetsConditionCodesFor: */
static sqInt NoDbgRegParms
shiftSetsConditionCodesFor(AbstractInstruction * self_in_shiftSetsConditionCodesFor, sqInt aConditionalJumpOpcode)
{
	switch (aConditionalJumpOpcode) {
	case JumpNegative:
	case JumpZero:
	case JumpLess:
		return 1;

	default:
		haltmsg("unhandled opcode in setsConditionCodesFor:");
		return 0;;
	}
}


/*	Return a minimum amount of headroom for each stack page (in bytes). In a
	JIT the stack has to have room for interrupt handlers which will run on
	the stack.
	According to ARM architecture v5 reference manual chapter A2.6, the basic
	interrupt procedure does not push anything onto the stack. It uses
	SPSR_err and R14_err to preserve state. Afterwards, it calls an interrupt
	procedure. So leave some room.
 */

	/* CogARMCompiler>>#stackPageInterruptHeadroomBytes */
static sqInt NoDbgRegParms
stackPageInterruptHeadroomBytes(AbstractInstruction * self_in_stackPageInterruptHeadroomBytes)
{
	return 128;
}

	/* CogARMCompiler>>#stopsFrom:to: */
static void NoDbgRegParms
stopsFromto(AbstractInstruction * self_in_stopsFromto, sqInt startAddr, sqInt endAddr)
{
    sqInt addr;

	assert((((endAddr - startAddr) + 1) % 4) == 0);
	for (addr = startAddr; addr <= endAddr; addr += 4) {
		codeLongAtput(addr, (((int)((usqInt)(AL) << 28))) | ((0x1200000) | (112)));
	}
}


/*	STRB destReg, [baseReg, 'u' immediate12bitValue] u=0 -> subtract imm; =1
	-> add imm - ARM_ARM v7 DDI10406 pp. A8-388-9 */

	/* CogARMCompiler>>#strb:rn:plus:imm: */
static sqInt NoDbgRegParms
strbrnplusimm(AbstractInstruction * self_in_strbrnplusimm, sqInt destReg, sqInt baseReg, sqInt u, sqInt immediate12bitValue)
{
	return memMxrregbaseublimm(self_in_strbrnplusimm, AL, destReg, baseReg, u, 1, 0, immediate12bitValue);
}


/*	STRB srcReg, [baseReg, + offsetReg] - ARM_ARM v7 DDI10406 pp. A8-390-1
	The contents of offsetReg are assumed to be correctly signed */

	/* CogARMCompiler>>#strb:rn:rm: */
static sqInt NoDbgRegParms
strbrnrm(AbstractInstruction * self_in_strbrnrm, sqInt srcReg, sqInt baseReg, sqInt offsetReg)
{
	return memMxrregbasepubwlrm(self_in_strbrnrm, AL, srcReg, baseReg, 1, 1, 1, 0, 0, offsetReg);
}


/*	STRH destReg, [baseReg, 'u' immediate8bitValue] u=0 -> subtract imm; =1 ->
	add imm - ARM_ARM v7 DDI10406 pp. A8-408-9 */

	/* CogARMCompiler>>#strh:rn:plus:imm: */
static sqInt NoDbgRegParms
strhrnplusimm(AbstractInstruction * self_in_strhrnplusimm, sqInt destReg, sqInt baseReg, sqInt u, sqInt immediate8bitValue)
{
	return memM16xrregbasepuwloffset(self_in_strhrnplusimm, AL, destReg, baseReg, 1, u, 0, 0, immediate8bitValue);
}


/*	STRH srcReg, [baseReg, +offsetReg] - ARM_ARM v7 DDI10406 pp. A8-410-1 */

	/* CogARMCompiler>>#strh:rn:rm: */
static sqInt NoDbgRegParms
strhrnrm(AbstractInstruction * self_in_strhrnrm, sqInt srcReg, sqInt baseReg, sqInt offsetReg)
{
	return memM16xrregbasepuwlrm(self_in_strhrnrm, AL, srcReg, baseReg, 1, 1, 0, 0, offsetReg);
}


/*	STR srcReg, [baseReg, +immediate12bitValue] - ARM_ARM v7 DDI10406 pp.
	A8-382-3 
 */

	/* CogARMCompiler>>#str:rn:plusImm: */
static sqInt NoDbgRegParms
strrnplusImm(AbstractInstruction * self_in_strrnplusImm, sqInt srcReg, sqInt baseReg, sqInt immediate12bitValue)
{
	return memMxrregbaseublimm(self_in_strrnplusImm, AL, srcReg, baseReg, 1, 0, 0, immediate12bitValue);
}


/*	STR destReg, [baseReg, 'u' immediate12bitValue] u=0 -> subtract imm; =1 ->
	add imm - ARM_ARM v7 DDI10406 pp. A8-382-3 */

	/* CogARMCompiler>>#str:rn:plus:imm: */
static sqInt NoDbgRegParms
strrnplusimm(AbstractInstruction * self_in_strrnplusimm, sqInt destReg, sqInt baseReg, sqInt u, sqInt immediate12bitValue)
{
	return memMxrregbaseublimm(self_in_strrnplusimm, AL, destReg, baseReg, u, 0, 0, immediate12bitValue);
}


/*	STR srcReg, [baseReg, + offsetReg] - ARM_ARM v7 DDI10406 pp. A8-384-5
	The contents of offsetReg are assumed to be correctly signed */

	/* CogARMCompiler>>#str:rn:rm: */
static sqInt NoDbgRegParms
strrnrm(AbstractInstruction * self_in_strrnrm, sqInt srcReg, sqInt baseReg, sqInt offsetReg)
{
	return memMxrregbasepubwlrm(self_in_strrnrm, AL, srcReg, baseReg, 1, 1, 0, 0, 0, offsetReg);
}


/*	Remember the ROR is doubled by the cpu so use 30>>1 etc
	SUBS destReg, srcReg, #immediate ROR rot - ARM_ARM v7 DDI10406 pp.
	A8-418-9 
 */

	/* CogARMCompiler>>#subs:rn:imm:ror: */
static sqInt NoDbgRegParms
subsrnimmror(AbstractInstruction * self_in_subsrnimmror, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(SubOpcode) << 21))) | (0x100000)))) | ((((sqInt)((usqInt)(srcReg) << 16))) | (((sqInt)((usqInt)(destReg) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot)) >> 1)) << 8))) | immediate) & 0xFFF);
}


/*	Remember the ROR is doubled by the cpu so use 30>>1 etc
	SUB destReg, srcReg, #immediate ROR rot - ARM_ARM v7 DDI10406 pp. A8-418-9 */

	/* CogARMCompiler>>#sub:rn:imm:ror: */
static sqInt NoDbgRegParms
subrnimmror(AbstractInstruction * self_in_subrnimmror, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(SubOpcode) << 21))) | (0)))) | ((((sqInt)((usqInt)(srcReg) << 16))) | (((sqInt)((usqInt)(destReg) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot)) >> 1)) << 8))) | immediate) & 0xFFF);
}


/*	Remember the ROR is doubled by the cpu so use 30>>1 etc */
/*	also note that TST has no destReg
	TST srcReg, #immediate ROR rot - ARM_ARM v7 DDI10406 pp. A8-452-3 */

	/* CogARMCompiler>>#tst:rn:imm:ror: */
static sqInt NoDbgRegParms
tstrnimmror(AbstractInstruction * self_in_tstrnimmror, sqInt ignored, sqInt srcReg, sqInt immediate, sqInt rot)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(TstOpcode) << 21))) | (0x100000)))) | ((((sqInt)((usqInt)(srcReg) << 16))) | (0))) | (((((sqInt)((usqInt)((((usqInt)(rot)) >> 1)) << 8))) | immediate) & 0xFFF);
}


/*	Answer if Call and JumpLong are relative and hence need to take the
	caller's relocation delta into account during code compaction, rather than
	just the
	callee's delta. */

	/* CogARMCompiler>>#zoneCallsAreRelative */
static sqInt NoDbgRegParms
zoneCallsAreRelative(AbstractInstruction * self_in_zoneCallsAreRelative)
{
	return 1;
}

	/* CogBlockMethod>>#cmHomeMethod */
static CogMethod * NoDbgRegParms
cmHomeMethod(CogBlockMethod * self_in_cmHomeMethod)
{
	return ((self_in_cmHomeMethod->cpicHasMNUCaseOrCMIsFullBlock)
		? ((CogMethod *) self_in_cmHomeMethod)
		: ((CogMethod *) ((((usqInt)self_in_cmHomeMethod)) - ((self_in_cmHomeMethod->homeOffset)))));
}

	/* CogBytecodeDescriptor>>#isBranch */
static sqInt NoDbgRegParms
isBranch(BytecodeDescriptor * self_in_isBranch)
{
	return (((self_in_isBranch->spanFunction)) != null)
	 && (!((self_in_isBranch->isBlockCreation)));
}

	/* Cogit>>#AddCq:R: */
static AbstractInstruction * NoDbgRegParms
gAddCqR(sqInt quickConstant, sqInt reg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AddCqR, quickConstant, reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	return anInstruction;
}


/*	N.B. if the condition codes don't require setting and three address
	arithmetic is unavailable, then LoadEffectiveAddressMw:r:R: can be used
	instead. 
 */

	/* Cogit>>#AddCq:R:R: */
static AbstractInstruction * NoDbgRegParms
gAddCqRR(sqInt quickConstant, sqInt srcReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *first;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperandoperand(AddCqRR, quickConstant, srcReg, destReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(quickConstant));
	}
	return anInstruction2;
	if (srcReg == destReg) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(AddCqR, quickConstant, destReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(quickConstant));
		}
		return anInstruction;
	}
	first = genoperandoperand(MoveRR, srcReg, destReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(AddCqR, quickConstant, destReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	return first;
}


/*	destReg := addendReg + badendReg */

	/* Cogit>>#AddR:R:R: */
static AbstractInstruction * NoDbgRegParms
gAddRRR(sqInt addendReg, sqInt badendReg, sqInt destReg)
{
    AbstractInstruction *first;

	return genoperandoperandoperand(AddRRR, addendReg, badendReg, destReg);
	assert(badendReg != destReg);
	first = genoperandoperand(MoveRR, addendReg, destReg);
	genoperandoperand(AddRR, badendReg, destReg);
	return first;
}

	/* Cogit>>#AndCq:R: */
static AbstractInstruction * NoDbgRegParms
gAndCqR(sqInt quickConstant, sqInt reg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AndCqR, quickConstant, reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	return anInstruction;
}

	/* Cogit>>#AndCq:R:R: */
static AbstractInstruction * NoDbgRegParms
gAndCqRR(sqInt quickConstant, sqInt srcReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *first;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperandoperand(AndCqRR, quickConstant, srcReg, destReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(quickConstant));
	}
	return anInstruction2;
	if (srcReg == destReg) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(AndCqR, quickConstant, destReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(quickConstant));
		}
		return anInstruction;
	}
	first = genoperandoperand(MoveRR, srcReg, destReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(AndCqR, quickConstant, destReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	return first;
}


/*	destReg := (signed)srcReg >> quickConstant */

	/* Cogit>>#ArithmeticShiftRightCq:R:R: */
static AbstractInstruction * NoDbgRegParms
gArithmeticShiftRightCqRR(sqInt quickConstant, sqInt srcReg, sqInt destReg)
{
    AbstractInstruction *first;

	return genoperandoperandoperand(ArithmeticShiftRightCqRR, quickConstant, srcReg, destReg);
	first = genoperandoperand(MoveRR, srcReg, destReg);
	genoperandoperand(ArithmeticShiftRightCqR, quickConstant, destReg);
	return first;
}

	/* Cogit>>#abortOffset */
sqInt
abortOffset(void)
{
	return missOffset;
}

	/* Cogit>>#addCleanBlockStarts */
static void
addCleanBlockStarts(void)
{
    sqInt i;
    sqInt iLimiT;
    sqInt lit;
    sqInt startPCOrNil;

	for (i = 1, iLimiT = (literalCountOf(methodObj)); i <= iLimiT; i += 1) {
		lit = fetchPointerofObject(i, methodObj);
		startPCOrNil = startPCOrNilOfLiteralin(lit, methodObj);
		if (!(startPCOrNil == null)) {
			maxLitIndex = ((maxLitIndex < i) ? i : maxLitIndex);
			addBlockStartAtnumArgsnumCopiedspan(startPCOrNil - 1, argumentCountOfClosure(lit), copiedValueCountOfClosure(lit), spanForCleanBlockStartingAt(startPCOrNil - 1));
		}
	}
}


/*	Perform an integrity/leak check using the heapMap.
	Set a bit at each cog method's header. */

	/* Cogit>>#addCogMethodsToHeapMap */
void
addCogMethodsToHeapMap(void)
{
    CogMethod *cogMethod;

	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == CMMethod) {
			heapMapAtWordPut(cogMethod, 1);
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
}

	/* Cogit>>#addressIsInCurrentCompilation: */
static sqInt NoDbgRegParms
addressIsInCurrentCompilation(sqInt address)
{
	return ((((usqInt)address)) >= ((methodLabel->address)))
	 && ((((usqInt)address)) < ((((youngReferrers()) < (((methodLabel->address)) + MaxMethodSize)) ? (youngReferrers()) : (((methodLabel->address)) + MaxMethodSize))));
}

	/* Cogit>>#addressIsInFixups: */
static sqInt NoDbgRegParms
addressIsInFixups(BytecodeFixup *address)
{
	return (BytecodeFixup *)address >= fixups && (BytecodeFixup *)address < (fixups + numAbstractOpcodes);
}


/*	calculate the end of the n'th case statement - which is complicated
	because we have case 1 right at the top of our CPIC and then build up from
	the last one. Yes I know this sounds strange, but trust me - I'm an
	Engineer, we do things backwards all the emit
 */

	/* Cogit>>#addressOfEndOfCase:inCPIC: */
static sqInt NoDbgRegParms
addressOfEndOfCaseinCPIC(sqInt n, CogMethod *cPIC)
{
	assert((n >= 1)
	 && (n <= MaxCPICCases));
	return (n == 1
		? (((sqInt)cPIC)) + firstCPICCaseOffset
		: ((((sqInt)cPIC)) + firstCPICCaseOffset) + (((MaxCPICCases + 1) - n) * cPICCaseSize));
}


/*	Align methodZoneBase to that for the start of a method. */

	/* Cogit>>#alignMethodZoneBase */
static void
alignMethodZoneBase(void)
{
    usqInt oldBase;

	oldBase = methodZoneBase;
	methodZoneBase = roundUpToMethodAlignment(backEnd(), methodZoneBase);
	stopsFromto(backEnd, oldBase, methodZoneBase - 1);
}

	/* Cogit>>#alignUptoRoutineBoundary: */
static sqInt NoDbgRegParms
alignUptoRoutineBoundary(sqInt anAddress)
{
	return (((anAddress + 7) | 7) - 7);
}


/*	Check that all methods have valid selectors, and that all linked sends are
	to valid targets and have valid cache tags
 */

	/* Cogit>>#allMachineCodeObjectReferencesValid */
static sqInt
allMachineCodeObjectReferencesValid(void)
{
    CogMethod *cogMethod;
    sqInt ok;

	ok = 1;
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) != CMFree) {
			if (!(asserta(checkValidOopReference((cogMethod->selector))))) {
				ok = 0;
			}
			if (!(asserta((cogMethodDoesntLookKosher(cogMethod)) == 0))) {
				ok = 0;
			}
		}
		if ((((cogMethod->cmType)) == CMMethod)
		 || (((cogMethod->cmType)) == CMOpenPIC)) {
			if (!(asserta((mapForperformUntilarg(cogMethod, checkIfValidOopRefAndTargetpccogMethod, cogMethod)) == 0))) {
				ok = 0;
			}
		}
		if ((((cogMethod->cmType)) == CMMethod)
		 && (1)) {
					}
		if (((cogMethod->cmType)) == CMClosedPIC) {
			if (!(asserta(noTargetsFreeInClosedPIC(cogMethod)))) {
				ok = 0;
			}
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	return ok;
}

	/* Cogit>>#allMethodsHaveCorrectHeader */
static sqInt
allMethodsHaveCorrectHeader(void)
{
    CogMethod *cogMethod;

	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == CMMethod) {
			if (!(((cogMethod->objectHeader)) == (nullHeaderForMachineCodeMethod()))) {
				return 0;
			}
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	return 1;
}

	/* Cogit>>#annotateAbsolutePCRef: */
static AbstractInstruction * NoDbgRegParms
annotateAbsolutePCRef(AbstractInstruction *abstractInstruction)
{
	(abstractInstruction->annotation = IsAbsPCReference);
	return abstractInstruction;
}

	/* Cogit>>#annotateBytecode: */
static AbstractInstruction * NoDbgRegParms
annotateBytecode(AbstractInstruction *abstractInstruction)
{
	(abstractInstruction->annotation = HasBytecodePC);
	return abstractInstruction;
}

	/* Cogit>>#annotate:objRef: */
static AbstractInstruction * NoDbgRegParms
annotateobjRef(AbstractInstruction *abstractInstruction, sqInt anOop)
{
	if (shouldAnnotateObjectReference(anOop)) {
		setHasMovableLiteral(1);
		if (isYoungObject(anOop)) {
			setHasYoungReferent(1);
		}
		(abstractInstruction->annotation = IsObjectReference);
	}
	return abstractInstruction;
}

	/* Cogit>>#assertSaneJumpTarget: */
static void NoDbgRegParms
assertSaneJumpTarget(AbstractInstruction *jumpTarget)
{
	assert((closedPICSize == null)
	 || ((openPICSize == null)
	 || ((addressIsInInstructions(jumpTarget))
	 || ((((((usqInt)jumpTarget)) >= codeBase) && ((((usqInt)jumpTarget)) <= ((((sqInt)(limitZony()))) + (((closedPICSize < openPICSize) ? openPICSize : closedPICSize)))))))));
}


/*	{self firstInvalidDualZoneAddress. self firstInvalidDualZoneAddress +
	codeToDataDelta }
 */
/*	{self firstInvalidDualZoneAddress hex. (self firstInvalidDualZoneAddress +
	codeToDataDelta) hex }
 */
/*	{(objectMemory longAt: self firstInvalidDualZoneAddress) hex.
	(objectMemory longAt: self firstInvalidDualZoneAddress + codeToDataDelta)
	hex }
 */
/*	self armDisassembleDualZoneAnomalies */
/*	self armPrintDualZoneAnomalies */

	/* Cogit>>#assertValidDualZone */
static void
assertValidDualZone(void)
{
}


/*	Answer an unused abstract register in the registerMask, or NoReg if none. */

	/* Cogit>>#availableRegisterOrNoneIn: */
static sqInt NoDbgRegParms
availableRegisterOrNoneIn(sqInt liveRegsMask)
{
    sqInt reg;

	if (liveRegsMask != 0) {
		for (reg = 0; reg <= 0x1F; reg += 1) {
			if (((liveRegsMask & (1U << reg)) != 0)) {
				return reg;
			}
		}
	}
	return NoReg;
}


/*	Evaluate binaryFunction with the block start mcpc and supplied arg for
	each entry in the block dispatch. If the function answers non-zero answer
	the value
	it answered. Used to update back-references to the home method in
	compaction.  */

	/* Cogit>>#blockDispatchTargetsFor:perform:arg: */
static sqInt NoDbgRegParms
blockDispatchTargetsForperformarg(CogMethod *cogMethod, usqInt (*binaryFunction)(sqInt mcpc, sqInt arg), sqInt arg)
{
    sqInt blockEntry;
    usqInt end;
    sqInt pc;
    sqInt result;
    usqInt targetpc;

	if (((cogMethod->blockEntryOffset)) == 0) {
		return null;
	}
	blockEntry = ((cogMethod->blockEntryOffset)) + (((sqInt)cogMethod));
	pc = blockEntry;
	end = (mapEndFor(cogMethod)) - 1;
	while (pc < end) {
		if (isJumpAt(backEnd, pc)) {
			targetpc = jumpTargetPCAt(backEnd, pc);
			if (targetpc < blockEntry) {
				result = binaryFunction(targetpc, arg);
				if (result != 0) {
					return result;
				}
			}
		}
		pc += instructionSizeAt(backEnd, pc);
	}
	return 0;
}


/*	Answer the zero-relative bytecode pc matching the machine code pc argument
	in cogMethod, given the start of the bytecodes for cogMethod's block or
	method object. */

	/* Cogit>>#bytecodePCFor:startBcpc:in: */
sqInt
bytecodePCForstartBcpcin(sqInt mcpc, sqInt startbcpc, CogBlockMethod *cogMethod)
{
    sqInt aMethodHeader;
    sqInt aMethodHeader1;
    sqInt aMethodObj;
    sqInt annotation;
    sqInt bcpc;
    sqInt bsOffset;
    sqInt byte;
    BytecodeDescriptor *descriptor;
    sqInt distance;
    sqInt endbcpc;
    CogMethod *homeMethod;
    sqInt isBackwardBranch;
    sqInt isInBlock;
    sqInt latestContinuation;
    usqInt map;
    sqInt mapByte;
    usqInt mcpc1;
    sqInt nExts;
    sqInt nextBcpc;
    sqInt result;
    sqInt targetPC;

	latestContinuation = 0;
	/* begin mapFor:bcpc:performUntil:arg: */
	assert(((cogMethod->stackCheckOffset)) > 0);

	/* The stack check maps to the start of the first bytecode,
	   the first bytecode being effectively after frame build. */
	mcpc1 = (((usqInt)cogMethod)) + ((cogMethod->stackCheckOffset));
	result = findIsBackwardBranchMcpcBcpcMatchingMcpc(null, (0 + (((int)((usqInt)(HasBytecodePC) << 1)))), (((char *) mcpc1)), startbcpc, (((void *)mcpc)));
	if (result != 0) {
		return result;
	}

	/* In both CMMethod and CMBlock cases find the start of the map and
	   skip forward to the bytecode pc map entry for the stack check. */
	bcpc = startbcpc;
	if (((cogMethod->cmType)) == CMMethod) {
		/* begin cmIsFullBlock */
		isInBlock = (cogMethod->cpicHasMNUCaseOrCMIsFullBlock);
		homeMethod = ((CogMethod *) cogMethod);
		assert(startbcpc == (startPCOfMethodHeader((homeMethod->methodHeader))));
		map = ((((usqInt)homeMethod)) + ((homeMethod->blockSize))) - 1;
		annotation = ((usqInt)((byteAt(map)))) >> AnnotationShift;
		assert((annotation == IsAbsPCReference)
		 || ((annotation == IsObjectReference)
		 || ((annotation == IsRelativeCall)
		 || (annotation == IsDisplacementX2N))));
		latestContinuation = startbcpc;
		aMethodObj = (homeMethod->methodObject);
		endbcpc = (numBytesOf(aMethodObj)) - 1;
		/* begin bytecodeSetOffsetForHeader: */
		aMethodHeader = (homeMethod->methodHeader);
		bsOffset = 
#    if MULTIPLEBYTECODESETS
			(headerIndicatesAlternateBytecodeSet(aMethodHeader)
						? 0x100
						: 0)
#    else
			0
#    endif
			;
		bcpc += deltaToSkipPrimAndErrorStoreInheader(aMethodObj, (homeMethod->methodHeader));
	}
	else {
		isInBlock = 1;
		assert(bcpc == ((cogMethod->startpc)));
		homeMethod = cmHomeMethod(cogMethod);
		map = findMapLocationForMcpcinMethod((((usqInt)cogMethod)) + (sizeof(CogBlockMethod)), homeMethod);
		assert(map != 0);
		annotation = ((usqInt)((byteAt(map)))) >> AnnotationShift;
		assert(((((usqInt)(annotation)) >> AnnotationShift) == HasBytecodePC)
		 || ((((usqInt)(annotation)) >> AnnotationShift) == IsDisplacementX2N));
		while (((annotation = ((usqInt)((byteAt(map)))) >> AnnotationShift)) != HasBytecodePC) {
			map -= 1;
		}

		/* skip fiducial; i.e. the map entry for the pc immediately following the method header. */
		map -= 1;
		aMethodObj = (homeMethod->methodObject);
		bcpc = startbcpc - (
#if MULTIPLEBYTECODESETS
	(headerIndicatesAlternateBytecodeSet((homeMethod->methodHeader))
		? AltBlockCreationBytecodeSize
		: BlockCreationBytecodeSize)
#else // MULTIPLEBYTECODESETS
	BlockCreationBytecodeSize
#endif
	);
		/* begin bytecodeSetOffsetForHeader: */
		aMethodHeader1 = (homeMethod->methodHeader);
		bsOffset = 
#    if MULTIPLEBYTECODESETS
			(headerIndicatesAlternateBytecodeSet(aMethodHeader1)
						? 0x100
						: 0)
#    else
			0
#    endif
			;
		byte = (fetchByteofObject(bcpc, aMethodObj)) + bsOffset;
		descriptor = generatorAt(byte);
		endbcpc = (bcpc + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? (/* begin spanFor:at:exts:in: */
		((descriptor->spanFunction))(descriptor, bcpc, -1, aMethodObj))
	: 0));
		bcpc = startbcpc;
	}
	nExts = 0;
	while ((((usqInt)((byteAt(map)))) >> AnnotationShift) != HasBytecodePC) {
		map -= 1;
	}
	map -= 1;
	while (((mapByte = byteAt(map))) != MapEnd) {

		/* defensive; we exit on bcpc */
		if (mapByte >= FirstAnnotation) {
			annotation = ((usqInt)(mapByte)) >> AnnotationShift;
			mcpc1 += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
			if (annotation >= HasBytecodePC) {
				if ((annotation == IsSendCall)
				 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
					annotation += mapByte & DisplacementMask;
					map -= 1;
				}
				while (1) {
					byte = (fetchByteofObject(bcpc, aMethodObj)) + bsOffset;
					descriptor = generatorAt(byte);
					if (isInBlock) {
						if (bcpc >= endbcpc) {
							return 0;
						}
					}
					else {
						if (((descriptor->isReturn))
						 && (bcpc >= latestContinuation)) {
							return 0;
						}
						if ((isBranch(descriptor))
						 || ((descriptor->isBlockCreation))) {
							/* begin latestContinuationPCFor:at:exts:in: */
							distance = ((descriptor->spanFunction))(descriptor, bcpc, nExts, aMethodObj);
							targetPC = (bcpc + ((descriptor->numBytes))) + (((distance < 0) ? 0 : distance));
							latestContinuation = ((latestContinuation < targetPC) ? targetPC : latestContinuation);
						}
						/* latestContinuation = */ latestContinuation;
					}
					nextBcpc = (bcpc + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? (/* begin spanFor:at:exts:in: */
		((descriptor->spanFunction))(descriptor, bcpc, nExts, aMethodObj))
	: 0));
					if (((descriptor->isMapped))
					 || (isInBlock
					 && ((descriptor->isMappedInBlock)))) break;
					bcpc = nextBcpc;
					nExts = ((descriptor->isExtension)
						? nExts + 1
						: 0);
				}
				isBackwardBranch = (isBranch(descriptor))
				 && ((assert(((descriptor->spanFunction)) != null),
				(((descriptor->spanFunction))(descriptor, bcpc, nExts, aMethodObj)) < 0));
				result = findIsBackwardBranchMcpcBcpcMatchingMcpc(descriptor, ((isBackwardBranch
	? (((sqInt)((usqInt)(annotation) << 1))) + 1
	: ((sqInt)((usqInt)(annotation) << 1)))), (((char *) mcpc1)), ((isBackwardBranch
	? bcpc - (2 * nExts)
	: bcpc)), (((void *)mcpc)));
				if (result != 0) {
					return result;
				}
				bcpc = nextBcpc;
				nExts = ((descriptor->isExtension)
					? nExts + 1
					: 0);
			}
		}
		else {
			assert(((((usqInt)(mapByte)) >> AnnotationShift) == IsDisplacementX2N)
			 || ((((usqInt)(mapByte)) >> AnnotationShift) == IsAnnotationExtension));
			if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
				mcpc1 += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
			}
		}
		map -= 1;
	}
	return 0;
}

	/* Cogit>>#CallFullRT:registersToBeSavedMask: */
static AbstractInstruction * NoDbgRegParms
CallFullRTregistersToBeSavedMask(sqInt callTarget, sqInt registersToBeSaved)
{
    sqInt callerSavedRegsToBeSaved;
    AbstractInstruction *lastInst;

	callerSavedRegsToBeSaved = CallerSavedRegisterMask & registersToBeSaved;
	/* begin genPushRegisterMask: */
	if (callerSavedRegsToBeSaved == 0) {
		genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		genoperand(PushSTM, callerSavedRegsToBeSaved);
	}
	/* begin gen:literal: */
	lastInst = checkLiteralforInstruction(callTarget, genoperand(CallFull, callTarget));
	/* begin genPopRegisterMask: */
	return (callerSavedRegsToBeSaved == 0
		? genoperandoperand(Label, (labelCounter += 1), bytecodePC)
		: genoperand(PopLDM, callerSavedRegsToBeSaved));
}

	/* Cogit>>#CallRT:registersToBeSavedMask: */
static AbstractInstruction * NoDbgRegParms
CallRTregistersToBeSavedMask(sqInt callTarget, sqInt registersToBeSaved)
{
    AbstractInstruction *abstractInstruction;
    sqInt callerSavedRegsToBeSaved;
    AbstractInstruction *lastInst;

	callerSavedRegsToBeSaved = CallerSavedRegisterMask & registersToBeSaved;
	/* begin genPushRegisterMask: */
	if (callerSavedRegsToBeSaved == 0) {
		genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		genoperand(PushSTM, callerSavedRegsToBeSaved);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, callTarget);
	(abstractInstruction->annotation = IsRelativeCall);
	lastInst = abstractInstruction;
	/* begin genPopRegisterMask: */
	return (callerSavedRegsToBeSaved == 0
		? genoperandoperand(Label, (labelCounter += 1), bytecodePC)
		: genoperand(PopLDM, callerSavedRegsToBeSaved));
}

	/* Cogit>>#Call: */
static AbstractInstruction * NoDbgRegParms
gCall(sqInt callTarget)
{
	return genoperand(Call, callTarget);
}

	/* Cogit>>#CmpCq:R: */
static AbstractInstruction * NoDbgRegParms
gCmpCqR(sqInt quickConstant, sqInt reg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(CmpCqR, quickConstant, reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	return anInstruction;
}


/*	This is a static version of ceCallCogCodePopReceiverReg
	for break-pointing when debugging in C. */
/*	This exists only for break-pointing. */

	/* Cogit>>#callCogCodePopReceiver */
void
callCogCodePopReceiver(void)
{
	realCECallCogCodePopReceiverReg();
	error("what??");
}


/*	This is a static version of ceCallCogCodePopReceiverAndClassRegs
	for break-pointing when debugging in C. */
/*	This exists only for break-pointing. */

	/* Cogit>>#callCogCodePopReceiverAndClassRegs */
void
callCogCodePopReceiverAndClassRegs(void)
{
	realCECallCogCodePopReceiverAndClassRegs();
}


/*	Code entry closed PIC miss. A send has fallen
	through a closed (finite) polymorphic inline cache.
	Either extend it or patch the send site to an open PIC.
	The stack looks like:
	receiver
	args
	sp=>	sender return address */

	/* Cogit>>#ceCPICMiss:receiver: */
static sqInt NoDbgRegParms
ceCPICMissreceiver(CogMethod *cPIC, sqInt receiver)
{
    sqInt cacheTag;
    sqInt errorSelectorOrNil;
    sqInt methodOrSelectorIndex;
    sqInt newTargetMethodOrNil;
    sqInt outerReturn;
    sqInt result;
    sqInt selector;

	if (isOopForwarded(receiver)) {
		return ceSendFromInLineCacheMiss(cPIC);
	}
	outerReturn = stackTop();
	assert(!(((inlineCacheTagAt(backEnd, outerReturn)) == (picAbortDiscriminatorValue()))));
	if (((cPIC->cPICNumCases)) < MaxCPICCases) {
		/* begin lookup:for:methodAndErrorSelectorInto: */
		selector = (cPIC->selector);
		methodOrSelectorIndex = lookupOrdinaryreceiver(selector, receiver);
		if ((((usqInt)methodOrSelectorIndex)) > (maxLookupNoMNUErrorCode())) {
			if (!(isOopCompiledMethod(methodOrSelectorIndex))) {
				newTargetMethodOrNil = methodOrSelectorIndex;
				errorSelectorOrNil = SelectorCannotInterpret;
				goto l1;
			}
			if ((!(methodHasCogMethod(methodOrSelectorIndex)))
			 && (methodShouldBeCogged(methodOrSelectorIndex))) {

				/* We assume cog:selector: will *not* reclaim the method zone */
				cogselector(methodOrSelectorIndex, selector);
			}
			newTargetMethodOrNil = methodOrSelectorIndex;
			errorSelectorOrNil = null;
			goto l1;
		}
		if (methodOrSelectorIndex == SelectorDoesNotUnderstand) {
			methodOrSelectorIndex = lookupMNUreceiver(splObj(SelectorDoesNotUnderstand), receiver);
			if ((((usqInt)methodOrSelectorIndex)) > (maxLookupNoMNUErrorCode())) {
				assert(isOopCompiledMethod(methodOrSelectorIndex));
				if ((!(methodHasCogMethod(methodOrSelectorIndex)))
				 && (methodShouldBeCogged(methodOrSelectorIndex))) {

					/* We assume cog:selector: will *not* reclaim the method zone */
					cogselector(methodOrSelectorIndex, splObj(SelectorDoesNotUnderstand));
				}
				newTargetMethodOrNil = methodOrSelectorIndex;
				errorSelectorOrNil = SelectorDoesNotUnderstand;
				goto l1;
			}
			newTargetMethodOrNil = null;
			errorSelectorOrNil = SelectorDoesNotUnderstand;
			goto l1;
		}
		newTargetMethodOrNil = null;
		errorSelectorOrNil = methodOrSelectorIndex;
	l1:	/* end lookup:for:methodAndErrorSelectorInto: */;
	}
	else {
		newTargetMethodOrNil = (errorSelectorOrNil = null);
	}
	assert(outerReturn == (stackTop()));
	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
	
#  endif
	cacheTag = inlineCacheTagForInstance(receiver);
	if ((((cPIC->cPICNumCases)) >= MaxCPICCases)
	 || (((errorSelectorOrNil != null)
	 && (errorSelectorOrNil != SelectorDoesNotUnderstand))
	 || ((newTargetMethodOrNil == null)
	 || (isYoung(newTargetMethodOrNil))))) {
		result = patchToOpenPICFornumArgsreceiver((cPIC->selector), (cPIC->cmNumArgs), receiver);
		assert(!result);
		/* begin ensureExecutableCodeZone */
#    if !DUAL_MAPPED_CODE_ZONE
		
#    endif
		return ceSendFromInLineCacheMiss(cPIC);
	}
	cogExtendPICCaseNMethodtagisMNUCase(cPIC, newTargetMethodOrNil, cacheTag, errorSelectorOrNil == SelectorDoesNotUnderstand);
	/* begin ensureExecutableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
	
#  endif
	executeCogPICfromLinkedSendWithReceiverandCacheTag(cPIC, receiver, longAt(pcRelativeAddressAt(backEnd, ((usqInt)(outerReturn - 8)))));
	return null;
}

	/* Cogit>>#ceFree: */
void
ceFree(void *pointer)
{
	free(pointer);
}

	/* Cogit>>#ceMalloc: */
static void* NoDbgRegParms
ceMalloc(size_t size)
{
	return malloc(size);
}


/*	An in-line cache check in a method has failed. The failing entry check has
	jumped to the ceMethodAbort abort call at the start of the method which
	has called this routine.
	If possible allocate a closed PIC for the current and existing classes.
	The stack looks like:
	receiver
	args
	sender return address
	sp=>	ceMethodAbort call return address
	So we can find the method that did the failing entry check at
	ceMethodAbort call return address - missOffset
	and we can find the send site from the outer return address. */

	/* Cogit>>#ceSICMiss: */
static sqInt NoDbgRegParms
ceSICMiss(sqInt receiver)
{
    sqInt cacheTag;
    sqInt entryPoint;
    sqInt errorSelectorOrNil;
    sqInt extent;
    usqInt innerReturn;
    sqInt methodOrSelectorIndex;
    sqInt newTargetMethodOrNil;
    usqInt outerReturn;
    CogMethod *pic;
    sqInt result;
    sqInt selector;
    CogMethod *targetMethod;


	/* Whether we can relink to a PIC or not we need to pop off the inner return and identify the target method. */
	innerReturn = ((usqInt)(popStack()));
	targetMethod = ((CogMethod *) (innerReturn - missOffset));
	if (isOopForwarded(receiver)) {
		return ceSendFromInLineCacheMiss(targetMethod);
	}
	outerReturn = ((usqInt)(stackTop()));
	assert(((outerReturn >= methodZoneBase) && (outerReturn <= (freeStart()))));
	entryPoint = callTargetFromReturnAddress(backEnd, outerReturn);
	assert(((targetMethod->selector)) != (nilObject()));
	assert(((((sqInt)targetMethod)) + cmEntryOffset) == entryPoint);
	/* begin lookup:for:methodAndErrorSelectorInto: */
	selector = (targetMethod->selector);
	methodOrSelectorIndex = lookupOrdinaryreceiver(selector, receiver);
	if ((((usqInt)methodOrSelectorIndex)) > (maxLookupNoMNUErrorCode())) {
		if (!(isOopCompiledMethod(methodOrSelectorIndex))) {
			newTargetMethodOrNil = methodOrSelectorIndex;
			errorSelectorOrNil = SelectorCannotInterpret;
			goto l1;
		}
		if ((!(methodHasCogMethod(methodOrSelectorIndex)))
		 && (methodShouldBeCogged(methodOrSelectorIndex))) {

			/* We assume cog:selector: will *not* reclaim the method zone */
			cogselector(methodOrSelectorIndex, selector);
		}
		newTargetMethodOrNil = methodOrSelectorIndex;
		errorSelectorOrNil = null;
		goto l1;
	}
	if (methodOrSelectorIndex == SelectorDoesNotUnderstand) {
		methodOrSelectorIndex = lookupMNUreceiver(splObj(SelectorDoesNotUnderstand), receiver);
		if ((((usqInt)methodOrSelectorIndex)) > (maxLookupNoMNUErrorCode())) {
			assert(isOopCompiledMethod(methodOrSelectorIndex));
			if ((!(methodHasCogMethod(methodOrSelectorIndex)))
			 && (methodShouldBeCogged(methodOrSelectorIndex))) {

				/* We assume cog:selector: will *not* reclaim the method zone */
				cogselector(methodOrSelectorIndex, splObj(SelectorDoesNotUnderstand));
			}
			newTargetMethodOrNil = methodOrSelectorIndex;
			errorSelectorOrNil = SelectorDoesNotUnderstand;
			goto l1;
		}
		newTargetMethodOrNil = null;
		errorSelectorOrNil = SelectorDoesNotUnderstand;
		goto l1;
	}
	newTargetMethodOrNil = null;
	errorSelectorOrNil = methodOrSelectorIndex;
	l1:	/* end lookup:for:methodAndErrorSelectorInto: */;
	assert(outerReturn == (stackTop()));
	cacheTag = inlineCacheTagForInstance(receiver);
	if (((errorSelectorOrNil != null)
	 && (errorSelectorOrNil != SelectorDoesNotUnderstand))
	 || (((longAt(pcRelativeAddressAt(backEnd, ((usqInt)(outerReturn - 8))))) == 0 /* picAbortDiscriminatorValue */)
	 || ((newTargetMethodOrNil == null)
	 || (isYoung(newTargetMethodOrNil))))) {
		result = patchToOpenPICFornumArgsreceiver((targetMethod->selector), (targetMethod->cmNumArgs), receiver);
		assert(!result);
		return ceSendFromInLineCacheMiss(targetMethod);
	}
	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
	
#  endif
	pic = openPICWithSelector((targetMethod->selector));
	if ((pic == null)
	 || (!1)) {

		/* otherwise attempt to create a closed PIC for the two cases. */
		pic = cogPICSelectornumArgsCase0MethodCase1MethodtagisMNUCase((targetMethod->selector), (targetMethod->cmNumArgs), targetMethod, newTargetMethodOrNil, cacheTag, errorSelectorOrNil == SelectorDoesNotUnderstand);
		if ((((((sqInt)pic)) >= MaxNegativeErrorCode) && ((((sqInt)pic)) <= -1))) {

			/* For some reason the PIC couldn't be generated, most likely a lack of code memory.
			   Continue as if this is an unlinked send. */
			if ((((sqInt)pic)) == InsufficientCodeSpace) {
				callForCogCompiledCodeCompaction();
			}
			/* begin ensureExecutableCodeZone */
#      if !DUAL_MAPPED_CODE_ZONE
			
#      endif
			return ceSendFromInLineCacheMiss(targetMethod);
		}
	}
	extent = (((pic->cmType)) == CMOpenPIC
		? rewriteInlineCacheAttagtarget(backEnd, outerReturn, inlineCacheValueForSelectorin(backEnd, (targetMethod->selector), mframeHomeMethodExport()), (((sqInt)pic)) + cmEntryOffset)
		: rewriteCallAttarget(backEnd, outerReturn, (((sqInt)pic)) + cmEntryOffset));
	/* begin assertValidDualZoneFrom:to: */
	(((usqInt)pic)) + closedPICSize;
#  if DUAL_MAPPED_CODE_ZONE
	assertCoherentCodeAtdelta(backEnd, (((usqInt)pic)) + cmNoCheckEntryOffset, codeToDataDelta);
#  endif
	flushICacheFromto(backEnd, ((usqInt)pic), (((usqInt)pic)) + closedPICSize);
	flushICacheFromto(backEnd, (((usqInt)outerReturn)) - extent, ((usqInt)outerReturn));
	executeCogPICfromLinkedSendWithReceiverandCacheTag(pic, receiver, longAt(pcRelativeAddressAt(backEnd, ((usqInt)(outerReturn - 8)))));
	return null;
}


/*	Check for a valid object reference, if any, at a map entry. Answer a code
	unique to each error for debugging. */

	/* Cogit>>#checkIfValidOopRefAndTarget:pc:cogMethod: */
static sqInt NoDbgRegParms
checkIfValidOopRefAndTargetpccogMethod(sqInt annotation, char *mcpc, CogMethod *cogMethod)
{
    sqInt cacheTag1;
    sqInt entryPoint;
    sqInt entryPoint1;
    sqInt literal;
    sqInt offset1;
    sqInt *sendTable1;
    sqInt tagCouldBeObj;
    CogMethod *targetMethod1;

	if (annotation == IsObjectReference) {
		literal = longAt(((usqInt)mcpc));
		if (!(asserta(checkValidOopReference(literal)))) {
			return 1;
		}
		if ((couldBeObject(literal))
		 && (isReallyYoungObject(literal))) {
			if (!(asserta(((((CogMethod *) cogMethod))->cmRefersToYoung)))) {
				return 2;
			}
		}
	}
	if (annotation >= IsSendCall) {
		if (!(asserta((((((CogMethod *) cogMethod))->cmType)) == CMMethod))) {
			return 3;
		}
		/* begin entryCacheTagAndCouldBeObjectAt:annotation:into: */
		cacheTag1 = longAt(pcRelativeAddressAt(backEnd, ((usqInt)((((sqInt)mcpc)) - 8))));

		/* in-line cache tags are the selectors of sends if sends are unlinked,
		   the selectors of super sends (entry offset = cmNoCheckEntryOffset),
		   the selectors of open PIC sends (entry offset = cmEntryOffset, target is an Open PIC)
		   or in-line cache tags (classes, class indices, immediate bit patterns, etc).
		   Note that selectors can be immediate so there is no guarantee that they
		   are markable/remappable objects. */
		entryPoint1 = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		tagCouldBeObj = entryPointTagIsSelector(entryPoint1);
		entryPoint = entryPoint1;
		if (tagCouldBeObj) {
			if (couldBeObject(cacheTag1)) {
				if (!(asserta(checkValidOopReference(cacheTag1)))) {
					return 4;
				}
			}
			else {
				if (!(asserta(validInlineCacheTag(cacheTag1)))) {
					return 5;
				}
			}
			if ((couldBeObject(cacheTag1))
			 && (isReallyYoungObject(cacheTag1))) {
				if (!(asserta(((((CogMethod *) cogMethod))->cmRefersToYoung)))) {
					return 6;
				}
			}
		}
		else {
			if (!(asserta(validInlineCacheTag(cacheTag1)))) {
				return 9;
			}
		}
		if (entryPoint > methodZoneBase) {

			/* It's a linked send; find which kind. */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
						assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint - offset1));
			if (!(asserta((((targetMethod1->cmType)) == CMMethod)
				 || ((((targetMethod1->cmType)) == CMClosedPIC)
				 || (((targetMethod1->cmType)) == CMOpenPIC))))) {
				return 10;
			}
		}
	}
	return 0;
}


/*	Check for a valid object reference, if any, at a map entry. Answer a code
	unique to each error for debugging. */

	/* Cogit>>#checkIfValidOopRef:pc:cogMethod: */
static sqInt NoDbgRegParms
checkIfValidOopRefpccogMethod(sqInt annotation, char *mcpc, CogMethod *cogMethod)
{
    sqInt entryPoint;
    sqInt literal;
    sqInt offset;
    sqInt offset1;
    sqInt selectorOrCacheTag;
    sqInt *sendTable;

	if (annotation == IsObjectReference) {
		literal = longAt(((usqInt)mcpc));
		if (!(checkValidOopReference(literal))) {
			print("object ref leak in CM ");
			printHex(((sqInt)cogMethod));
			print(" @ ");
			printHex(((sqInt)mcpc));
			eekcr();
			return 1;
		}
	}
	if (annotation >= IsSendCall) {
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint <= methodZoneBase) {
			offset = entryPoint;
		}
		else {
			/* begin offsetAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable = directedSuperBindingSendTrampolines;
					}
					else {
						assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable = superSendTrampolines;
					}
				}
			}
			offset = offset1;
		}
		selectorOrCacheTag = longAt(pcRelativeAddressAt(backEnd, ((usqInt)((((sqInt)mcpc)) - 8))));
		if ((entryPoint > methodZoneBase)
		 && ((offset != cmNoCheckEntryOffset)
		 && ((((((CogMethod *) (entryPoint - offset)))->cmType)) != CMOpenPIC))) {

			/* linked non-super send, cacheTag is a cacheTag */
			if (!(validInlineCacheTag(selectorOrCacheTag))) {
				print("cache tag leak in CM ");
				printHex(((sqInt)cogMethod));
				print(" @ ");
				printHex(((sqInt)mcpc));
				eekcr();
				return 1;
			}
		}
		else {

			/* unlinked send or super send; cacheTag is a selector unless 64-bit, in which case it is an index. */
			if (!(checkValidOopReference(selectorOrCacheTag))) {
				print("selector leak in CM ");
				printHex(((sqInt)cogMethod));
				print(" @ ");
				printHex(((sqInt)mcpc));
				eekcr();
				return 1;
			}
		}
	}
	return 0;
}


/*	Answer if all references to objects in machine-code are valid. */

	/* Cogit>>#checkIntegrityOfObjectReferencesInCode: */
sqInt
checkIntegrityOfObjectReferencesInCode(sqInt gcModes)
{
    CogMethod *cogMethod;
    sqInt count;
    sqInt ok;

	cogMethod = ((CogMethod *) methodZoneBase);
	ok = 1;
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) != CMFree) {
			if ((cogMethod->cmRefersToYoung)) {
				if (((count = occurrencesInYoungReferrers(cogMethod))) != 1) {
					print("young referrer CM ");
					printHex(((sqInt)cogMethod));
					if (count == 0) {
						print(" is not in youngReferrers");
						eekcr();
					}
					else {
						print(" is in youngReferrers ");
						printNum(count);
						print(" times!");
						eekcr();
					}
					ok = 0;
				}
			}
			if (!(checkValidOopReference((cogMethod->selector)))) {
				print("object leak in CM ");
				printHex(((sqInt)cogMethod));
				print(" selector");
				eekcr();
				ok = 0;
			}
			if (((cogMethod->cmType)) == CMMethod) {
				assert(((cogMethod->objectHeader)) == (nullHeaderForMachineCodeMethod()));
				if (!(checkValidObjectReference((cogMethod->methodObject)))) {
					print("object leak in CM ");
					printHex(((sqInt)cogMethod));
					print(" methodObject");
					eekcr();
					ok = 0;
				}
				if (!(isOopCompiledMethod((cogMethod->methodObject)))) {
					print("non-method in CM ");
					printHex(((sqInt)cogMethod));
					print(" methodObject");
					eekcr();
					ok = 0;
				}
				if ((mapForperformUntilarg(cogMethod, checkIfValidOopRefpccogMethod, cogMethod)) != 0) {
					ok = 0;
				}
				if (((isYoungObject((cogMethod->methodObject)))
				 || (isYoung((cogMethod->selector))))
				 && (!((cogMethod->cmRefersToYoung)))) {
					print("CM ");
					printHex(((sqInt)cogMethod));
					print(" refers to young but not marked as such");
					eekcr();
					ok = 0;
				}
			}
			else {
				if (((cogMethod->cmType)) == CMClosedPIC) {
					if (!(checkValidObjectReferencesInClosedPIC(cogMethod))) {
						ok = 0;
					}
				}
				else {
					if (((cogMethod->cmType)) == CMOpenPIC) {
						if ((mapForperformUntilarg(cogMethod, checkIfValidOopRefpccogMethod, cogMethod)) != 0) {
							ok = 0;
						}
					}
				}
			}
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	return ok;
}

	/* Cogit>>#checkMaybeObjRefInClosedPIC: */
static sqInt NoDbgRegParms
checkMaybeObjRefInClosedPIC(sqInt maybeObject)
{
	if (maybeObject == 0) {
		return 1;
	}
	if (!(couldBeObject(maybeObject))) {
		return 1;
	}
	return checkValidObjectReference(maybeObject);
}

	/* Cogit>>#checkValidObjectReferencesInClosedPIC: */
static sqInt NoDbgRegParms
checkValidObjectReferencesInClosedPIC(CogMethod *cPIC)
{
    sqInt i;
    sqInt ok;
    sqInt pc;

	ok = 1;

	/* first we check the obj ref at the beginning of the CPIC */
	pc = (((sqInt)cPIC)) + firstCPICCaseOffset;
	if (!(checkMaybeObjRefInClosedPIC(literalBeforeFollowingAddress(backEnd, pc - (jumpLongByteSize(backEnd)))))) {
		print("object leak in CPIC ");
		printHex(((sqInt)cPIC));
		print(" @ ");
		printHex(pc - (jumpLongByteSize(backEnd)));
		cr();
		ok = 0;
	}

	/* For each case we check any object reference at the end address - sizeof(conditional instruction) and then increment the end address by case size */
	pc = addressOfEndOfCaseinCPIC((cPIC->cPICNumCases), cPIC);
	for (i = 2; i <= ((cPIC->cPICNumCases)); i += 1) {
		if (!(checkMaybeObjRefInClosedPIC(literalBeforeFollowingAddress(backEnd, (pc - (jumpLongConditionalByteSize(backEnd))) - (cmpC32RTempByteSize(backEnd)))))) {
			print("object leak in CPIC ");
			printHex(((sqInt)cPIC));
			print(" @ ");
			printHex(pc - (jumpLongConditionalByteSize(backEnd)));
			cr();
			ok = 0;
		}
		pc += cPICCaseSize;
	}
	return ok;
}


/*	i.e. this should never be called, so keep it out of the main path. */

	/* Cogit>>#cleanUpFailingCogCodeConstituents: */
static sqInt NoDbgRegParms NeverInline
cleanUpFailingCogCodeConstituents(CogMethod *cogMethodArg)
{
    CogMethod *cogMethod;

	cogMethod = cogMethodArg;
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == CMClosedPIC) {
			(cogMethod->methodObject = 0);
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	popRemappableOop();
	return null;
}


/*	Answer if the ClosedPIC refers to any unmarked objects or freed/freeable
	target methods,
	applying markAndTraceOrFreeCogMethod:firstVisit: to those targets to
	determine if freed/freeable.
 */

	/* Cogit>>#closedPICRefersToUnmarkedObject: */
static sqInt NoDbgRegParms
closedPICRefersToUnmarkedObject(CogMethod *cPIC)
{
    sqInt i;
    sqInt object;
    sqInt pc;

	if (!((isImmediate((cPIC->selector)))
		 || (isMarked((cPIC->selector))))) {
		return 1;
	}
	pc = addressOfEndOfCaseinCPIC(1, cPIC);
	if (couldBeObject((object = literalBeforeFollowingAddress(backEnd, pc - (jumpLongByteSize(backEnd)))))) {
		if (!(isMarked(object))) {
			return 1;
		}
	}
	if (markAndTraceOrFreePICTargetin(jumpLongTargetBeforeFollowingAddress(backEnd, pc), cPIC)) {
		return 1;
	}
	for (i = 2; i <= ((cPIC->cPICNumCases)); i += 1) {
		pc = addressOfEndOfCaseinCPIC(i, cPIC);
		if (couldBeObject((object = literalBeforeFollowingAddress(backEnd, (pc - (jumpLongConditionalByteSize(backEnd))) - (cmpC32RTempByteSize(backEnd)))))) {
			if (!(isMarked(object))) {
				return 1;
			}
		}
		if (markAndTraceOrFreePICTargetin(jumpLongTargetBeforeFollowingAddress(backEnd, pc), cPIC)) {
			return 1;
		}
	}
	return 0;
}

	/* Cogit>>#codeEntryFor: */
char *
codeEntryFor(char *address)
{
    sqInt i;

	for (i = 0; i <= (trampolineTableIndex - 3); i += 2) {
		if (((address >= (trampolineAddresses[i + 1])) && (address <= ((trampolineAddresses[i + 3]) - 1)))) {
			return trampolineAddresses[i + 1];
		}
	}
	return null;
}

	/* Cogit>>#codeEntryNameFor: */
char *
codeEntryNameFor(char *address)
{
    sqInt i;

	for (i = 0; i <= (trampolineTableIndex - 3); i += 2) {
		if (((address >= (trampolineAddresses[i + 1])) && (address <= ((trampolineAddresses[i + 3]) - 1)))) {
			return trampolineAddresses[i];
		}
	}
	return null;
}

	/* Cogit>>#cogCodeBase */
sqInt
cogCodeBase(void)
{
	return codeBase;
}


/*	Answer the contents of the code zone as an array of pair-wise element,
	address in ascending address order.
	Answer a string for a runtime routine or abstract label (beginning, end,
	etc), a CompiledMethod for a CMMethod,
	or a selector (presumably a Symbol) for a PIC.
	If withDetails is true
	- answer machine-code to bytecode pc mapping information for methods
	- answer class, target pair information for closed PIC
	N.B. Since the class tag for the first case of a closed PIC is stored at
	the send site, it must be collected
	by scanning methods (see
	collectCogConstituentFor:Annotation:Mcpc:Bcpc:Method:). Since closed PICs
	are never shared they always come after the method that references them,
	so we don't need an extra pass
	to collect the first case class tags, which are (temporarily) assigned to
	each closed PIC's methodObject field.
	But we do need to reset the methodObject fields to zero. This is done in
	createPICData:, unless memory
	runs out, in which case it is done by cleanUpFailingCogCodeConstituents:. */

	/* Cogit>>#cogCodeConstituents: */
sqInt
cogCodeConstituents(sqInt withDetails)
{
    CogMethod *cogMethod;
    sqInt constituents;
    sqInt count;
    sqInt i;
    sqInt label;
    sqInt profileData;
    sqInt value;


	/* + 3 for start, freeStart and end */
	count = (trampolineTableIndex / 2) + 3;
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) != CMFree) {
			count += 1;
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	constituents = instantiateClassindexableSize(classArray(), count * 2);
	if (!constituents) {
		return constituents;
	}
	pushRemappableOop(constituents);
	if ((((label = stringForCString("CogCode"))) == null)
	 || (((value = positive32BitIntegerFor(codeBase))) == null)) {
		popRemappableOop();
		return null;
	}
	storePointerUncheckedofObjectwithValue(0, constituents, label);
	storePointerUncheckedofObjectwithValue(1, constituents, value);
	for (i = 0; i < trampolineTableIndex; i += 2) {
		if ((((label = stringForCString(trampolineAddresses[i]))) == null)
		 || (((value = positive32BitIntegerFor(((usqInt)(trampolineAddresses[i + 1]))))) == null)) {
			popRemappableOop();
			return null;
		}
		storePointerUncheckedofObjectwithValue(2 + i, constituents, label);
		storePointerUncheckedofObjectwithValue(3 + i, constituents, value);
	}
	count = trampolineTableIndex + 2;
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) != CMFree) {
			profileData = (((cogMethod->cmType)) == CMMethod
				? (cogMethod->methodObject)
				: (withDetails
					 && (((cogMethod->cmType)) == CMClosedPIC)
						? createCPICData(cogMethod)
						: (cogMethod->selector)));
			if (!profileData) {
				return cleanUpFailingCogCodeConstituents(cogMethod);
			}
			storePointerUncheckedofObjectwithValue(count, constituents, profileData);
			if (withDetails) {
				value = collectCogMethodConstituent(cogMethod);
			}
			else {
				value = positive32BitIntegerFor(((usqInt)cogMethod));
			}
			if (!value) {
				return cleanUpFailingCogCodeConstituents(cogMethod);
			}
			storePointerUncheckedofObjectwithValue(count + 1, constituents, value);
			count += 2;
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	if ((((label = stringForCString("CCFree"))) == null)
	 || (((value = positive32BitIntegerFor(mzFreeStart))) == null)) {
		popRemappableOop();
		return null;
	}
	storePointerUncheckedofObjectwithValue(count, constituents, label);
	storePointerUncheckedofObjectwithValue(count + 1, constituents, value);
	if ((((label = stringForCString("CCEnd"))) == null)
	 || (((value = positive32BitIntegerFor(limitAddress))) == null)) {
		popRemappableOop();
		return null;
	}
	storePointerUncheckedofObjectwithValue(count + 2, constituents, label);
	storePointerUncheckedofObjectwithValue(count + 3, constituents, value);
	constituents = popRemappableOop();
	beRootIfOld(constituents);
	return constituents;
}


/*	Extend the cPIC with the supplied case. If caseNMethod is cogged dispatch
	direct to
	its unchecked entry-point. If caseNMethod is not cogged, jump to the fast
	interpreter dispatch, and if isMNUCase then dispatch to fast MNU
	invocation and mark the cPIC as
	having the MNU case for cache flushing. */

	/* Cogit>>#cogExtendPIC:CaseNMethod:tag:isMNUCase: */
static void NoDbgRegParms
cogExtendPICCaseNMethodtagisMNUCase(CogMethod *cPIC, sqInt caseNMethod, sqInt caseNTag, sqInt isMNUCase)
{
    sqInt address;
    usqInt addressFollowingJump;
    sqInt operand;
    CogBlockMethod * self_in_cpicHasMNUCase;
    sqInt target;

	compilationBreakpointclassTagisMNUCase((cPIC->selector), caseNTag, isMNUCase);
	assert(!(inlineCacheTagIsYoung(caseNTag)));
	assert((caseNMethod != null)
	 && (!(isYoung(caseNMethod))));
	if ((!isMNUCase)
	 && (methodHasCogMethod(caseNMethod))) {

		/* this isn't an MNU and we have an already cogged method to jump to */
		operand = 0;
		target = (((sqInt)(cogMethodOf(caseNMethod)))) + cmNoCheckEntryOffset;
	}
	else {
		operand = caseNMethod;
		if (isMNUCase) {

			/* this is an MNU so tag the CPIC header and setup a jump to the MNUAbort */
			/* begin cpicHasMNUCase: */
			self_in_cpicHasMNUCase = ((CogBlockMethod *) (((CogMethod *) ((((usqInt)cPIC)) + codeToDataDelta))));
			(self_in_cpicHasMNUCase->cpicHasMNUCaseOrCMIsFullBlock) = 1;
			target = (((sqInt)cPIC)) + (sizeof(CogMethod));
		}
		else {

			/* setup a jump to the interpretAborth so we can cog the target method */
			target = (((sqInt)cPIC)) + (picInterpretAbortOffset());
		}
	}
	address = addressOfEndOfCaseinCPIC(((cPIC->cPICNumCases)) + 1, cPIC);
	rewriteCPICCaseAttagobjReftarget(address, caseNTag, operand, target);
	/* begin rewriteCPIC:caseJumpTo: */
	addressFollowingJump = (((((sqInt)cPIC)) + firstCPICCaseOffset) - (jumpLongByteSize(backEnd))) - (loadLiteralByteSize(backEnd));
	rewriteTransferAttarget(((AbstractInstruction *) backEnd), addressFollowingJump, address - cPICCaseSize);
	((((CogMethod *) ((((usqInt)cPIC)) + codeToDataDelta)))->cPICNumCases = ((cPIC->cPICNumCases)) + 1);
	flushICacheFromto(backEnd, ((usqInt)cPIC), (((usqInt)cPIC)) + closedPICSize);
	/* begin assertValidDualZoneFrom:to: */
	(((usqInt)cPIC)) + closedPICSize;
#  if DUAL_MAPPED_CODE_ZONE
	assertCoherentCodeAtdelta(backEnd, (((usqInt)cPIC)) + cmNoCheckEntryOffset, codeToDataDelta);
#  endif
}


/*	Attempt to produce a machine code method for the bytecode method
	object aMethodObj. N.B. If there is no code memory available do *NOT*
	attempt to reclaim the method zone. Certain clients (e.g. ceSICMiss:)
	depend on the zone remaining constant across method generation. */

	/* Cogit>>#cogFullBlockMethod:numCopied: */
CogMethod *
cogFullBlockMethodnumCopied(sqInt aMethodObj, sqInt numCopied)
{
    CogMethod *cogMethod;


	/* inline exclude: */
	assert(!((methodHasCogMethod(aMethodObj))));
	assert(isOopCompiledMethod(ultimateLiteralOf(aMethodObj)));
	if (aMethodObj == breakMethod) {
		haltmsg("Compilation of breakMethod");
	}
	if (methodUsesAlternateBytecodeSet(aMethodObj)) {
		if ((numElementsIn(generatorTable)) <= 0x100) {
			return null;
		}
		bytecodeSetOffset = 0x100;
	}
	else {
		bytecodeSetOffset = 0;
	}
	ensureNoForwardedLiteralsIn(aMethodObj);
	methodObj = aMethodObj;
	methodHeader = methodHeaderOf(aMethodObj);

	/* lazy initialization */
	receiverTags = -1;
	cogMethod = compileCogFullBlockMethod(numCopied);
	if ((((((sqInt)cogMethod)) >= MaxNegativeErrorCode) && ((((sqInt)cogMethod)) <= -1))) {
		if ((((sqInt)cogMethod)) == InsufficientCodeSpace) {
			callForCogCompiledCodeCompaction();
		}
		return null;
	}
	return cogMethod;
}

	/* Cogit>>#cogitPostGCAction: */
void
cogitPostGCAction(sqInt gcMode)
{
	
#  if SPURVM
	if (gcMode == GCModeBecome) {
		followForwardedLiteralsInOpenPICList();
	}
#  endif
	assert(allMethodsHaveCorrectHeader());
	assert(((!(gcMode & (GCModeFull + GCModeNewSpace))))
	 || (kosherYoungReferrers()));
	/* begin ensureExecutableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
	
#  endif
}


/*	Check that the header fields onf a non-free method are consistent with
	the type. Answer 0 if it is ok, otherwise answer a code for the error. */

	/* Cogit>>#cogMethodDoesntLookKosher: */
sqInt
cogMethodDoesntLookKosher(CogMethod *cogMethod)
{
	if (((((cogMethod->blockSize)) & (BytesPerWord - 1)) != 0)
	 || ((((cogMethod->blockSize)) < (sizeof(CogMethod)))
	 || (((cogMethod->blockSize)) >= 0x8000))) {
		return 1;
	}
	if (((cogMethod->cmType)) == CMFree) {
		return 2;
	}
	if (((cogMethod->cmType)) == CMMethod) {
		if (!((((cogMethod->methodHeader)) & 1))) {
			return 11;
		}
		if (!(couldBeObject((cogMethod->methodObject)))) {
			return 12;
		}
		if ((((cogMethod->stackCheckOffset)) > 0)
		 && (((cogMethod->stackCheckOffset)) < cmNoCheckEntryOffset)) {
			return 13;
		}
		return 0;
	}
	if (((cogMethod->cmType)) == CMOpenPIC) {
		if (((cogMethod->blockSize)) != openPICSize) {
			return 21;
		}
		if (((cogMethod->methodHeader)) != 0) {
			return 22;
		}
		if (((cogMethod->objectHeader)) >= 0) {
			if (!((((cogMethod->methodObject)) == 0)
				 || (compactionInProgress
				 || (((cogMethod->methodObject)) == (((usqInt)(methodFor(((void *)((cogMethod->methodObject))))))))))) {
				return 23;
			}
		}
		if (((cogMethod->stackCheckOffset)) != 0) {
			return 24;
		}
		return 0;
	}
	if (((cogMethod->cmType)) == CMClosedPIC) {
		if (((cogMethod->blockSize)) != closedPICSize) {
			return 0x1F;
		}
		if (!(((((cogMethod->cPICNumCases)) >= 1) && (((cogMethod->cPICNumCases)) <= MaxCPICCases)))) {
			return 32;
		}
		if (((cogMethod->methodHeader)) != 0) {
			return 33;
		}
		if (((cogMethod->methodObject)) != 0) {
			return 34;
		}
		return 0;
	}
	return 9;
}


/*	Attempt to create a one-case PIC for an MNU.
	The tag for the case is at the send site and so doesn't need to be
	generated. 
 */

	/* Cogit>>#cogMNUPICSelector:receiver:methodOperand:numArgs: */
CogMethod *
cogMNUPICSelectorreceivermethodOperandnumArgs(sqInt selector, sqInt rcvr, sqInt methodOperand, sqInt numArgs)
{
    CogMethod *actualPIC;
    usqInt startAddress;
    CogMethod *writablePIC;

	if ((isYoung(selector))
	 || ((inlineCacheTagForInstance(rcvr)) == 0 /* picAbortDiscriminatorValue */)) {
		return 0;
	}
	compilationBreakpointclassTagisMNUCase(selector, fetchClassTagOf(rcvr), 1);
	assert(endCPICCase0 != null);
	startAddress = allocate(closedPICSize);
	if (startAddress == 0) {
		callForCogCompiledCodeCompaction();
		return 0;
	}
	maybeBreakGeneratingFromto(startAddress, startAddress + closedPICSize);
	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
	
#  endif

	/* memcpy the prototype across to our allocated space; because anything else would be silly */
	writablePIC = ((CogMethod *) ((((usqInt)startAddress)) + codeToDataDelta));
	codeMemcpy(writablePIC, cPICPrototype, closedPICSize);
	/* begin fillInCPICHeader:numArgs:numCases:hasMNUCase:selector: */
	assert(!(isYoung(selector)));
	(writablePIC->cmType = CMClosedPIC);
	(writablePIC->objectHeader = 0);
	(writablePIC->blockSize = closedPICSize);
	(writablePIC->methodObject = 0);
	(writablePIC->methodHeader = 0);
	(writablePIC->selector = selector);
	(writablePIC->cmNumArgs = numArgs);
	(writablePIC->cmHasMovableLiteral = 0);
	(writablePIC->cmRefersToYoung = 0);
	(writablePIC->cmUsageCount = initialClosedPICUsageCount());
	/* begin cpicHasMNUCase: */
	((((CogBlockMethod *) writablePIC))->cpicHasMNUCaseOrCMIsFullBlock) = 1;
	(writablePIC->cPICNumCases = 1);
	(writablePIC->blockEntryOffset = 0);
	assert(((writablePIC->cmType)) == CMClosedPIC);
	assert(((writablePIC->selector)) == selector);
	assert(((writablePIC->cmNumArgs)) == numArgs);
	assert(((writablePIC->cPICNumCases)) == 1);
	assert(closedPICSize == (roundUpLength(closedPICSize)));
	/* begin maybeEnableSingleStep */
	configureMNUCPICmethodOperandnumArgsdelta((actualPIC = ((CogMethod *) startAddress)), methodOperand, numArgs, startAddress - (((usqInt)cPICPrototype)));
	flushICacheFromto(backEnd, startAddress, startAddress + closedPICSize);
	assert((callTargetFromReturnAddress(backEnd, startAddress + missOffset)) == (picAbortTrampolineFor(numArgs)));
	/* begin assertValidDualZoneFrom:to: */
#  if DUAL_MAPPED_CODE_ZONE
	assertCoherentCodeAtdelta(backEnd, startAddress + cmNoCheckEntryOffset, codeToDataDelta);
#  endif
	return actualPIC;
}


/*	Create an Open PIC. Temporarily create a direct call of
	ceSendFromOpenPIC:. Should become a probe of the first-level method lookup
	cache followed by a
	call of ceSendFromOpenPIC: if the probe fails. */

	/* Cogit>>#cogOpenPICSelector:numArgs: */
static CogMethod * NoDbgRegParms
cogOpenPICSelectornumArgs(sqInt selector, sqInt numArgs)
{
    sqInt codeSize;
    sqInt end;
    sqInt fixupSize;
    sqInt mapSize;
    sqInt opcodeSize;
    CogMethod *pic;
    usqInt startAddress;

	compilationBreakpointisMNUCase(selector, 0);
	startAddress = allocate(openPICSize);
	if (startAddress == 0) {
		return ((CogMethod *) InsufficientCodeSpace);
	}
	(methodLabel->address = startAddress);
	(methodLabel->dependent = null);
	/* begin allocateOpcodes:bytecodes: */
	numAbstractOpcodes = 100;
	opcodeSize = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupSize = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	abstractOpcodes = alloca(opcodeSize + fixupSize);
	bzero(abstractOpcodes, opcodeSize + fixupSize);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeSize));
	zeroOpcodeIndexForNewOpcodes();
	labelCounter = 0;
	compileOpenPICnumArgs(selector, numArgs);
	computeMaximumSizes();
	concretizeAt(methodLabel, startAddress);
	codeSize = generateInstructionsAt(startAddress + (sizeof(CogMethod)));
	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
	
#  endif
	mapSize = generateMapAtstart((startAddress + openPICSize) - 1, startAddress + cmNoCheckEntryOffset);
	assert((((entry->address)) - startAddress) == cmEntryOffset);
	assert(((roundUpLength((sizeof(CogMethod)) + codeSize)) + (roundUpLength(mapSize))) <= openPICSize);
	end = outputInstructionsAt(startAddress + (sizeof(CogMethod)));
	/* begin fillInOPICHeader:numArgs:selector: */
	pic = ((CogMethod *) ((((usqInt)startAddress)) + codeToDataDelta));
	(pic->cmType = CMOpenPIC);
	(pic->objectHeader = 0);
	(pic->blockSize = openPICSize);
	addToOpenPICList(pic);
	(pic->methodHeader = 0);
	(pic->selector = selector);
	(pic->cmNumArgs = numArgs);
	(pic->cmHasMovableLiteral = isNonImmediate(selector));
	if ((pic->cmRefersToYoung = isYoung(selector))) {
		addToYoungReferrers(pic);
	}
	(pic->cmUsageCount = initialOpenPICUsageCount());
	/* begin cpicHasMNUCase: */
	((((CogBlockMethod *) pic))->cpicHasMNUCaseOrCMIsFullBlock) = 0;
	(pic->cPICNumCases = 0);
	(pic->blockEntryOffset = 0);
	flushICacheFromto(backEnd, (((usqInt)pic)) - codeToDataDelta, ((((usqInt)pic)) - codeToDataDelta) + openPICSize);
	assert(((pic->cmType)) == CMOpenPIC);
	assert(((pic->selector)) == selector);
	assert(((pic->cmNumArgs)) == numArgs);
	assert((callTargetFromReturnAddress(backEnd, ((((sqInt)pic)) - codeToDataDelta) + missOffset)) == (picAbortTrampolineFor(numArgs)));
	assert(openPICSize == (roundUpLength(openPICSize)));
	/* begin assertValidDualZoneFrom:to: */
	((((usqInt)pic)) - codeToDataDelta) + openPICSize;
#  if DUAL_MAPPED_CODE_ZONE
	assertCoherentCodeAtdelta(backEnd, ((((usqInt)pic)) - codeToDataDelta) + cmNoCheckEntryOffset, codeToDataDelta);
#  endif
	/* begin maybeEnableSingleStep */
	return ((CogMethod *) startAddress);
}


/*	Attempt to create a two-case PIC for case0CogMethod and
	case1Method,case1Tag. The tag for case0CogMethod is at the send site and
	so doesn't need to be generated.
	case1Method may be any of
	- a Cog method; link to its unchecked entry-point
	- a CompiledMethod; link to ceInterpretMethodFromPIC:
	- a CompiledMethod; link to ceMNUFromPICMNUMethod:receiver: */

	/* Cogit>>#cogPICSelector:numArgs:Case0Method:Case1Method:tag:isMNUCase: */
static CogMethod * NoDbgRegParms
cogPICSelectornumArgsCase0MethodCase1MethodtagisMNUCase(sqInt selector, sqInt numArgs, CogMethod *case0CogMethod, sqInt case1MethodOrNil, sqInt case1Tag, sqInt isMNUCase)
{
    CogMethod *actualPIC;
    usqInt startAddress;
    CogMethod *writablePIC;

	if (isYoung(selector)) {
		return ((CogMethod *) YoungSelectorInPIC);
	}
	compilationBreakpointclassTagisMNUCase(selector, case1Tag, isMNUCase);
	startAddress = allocate(closedPICSize);
	if (startAddress == 0) {
		return ((CogMethod *) InsufficientCodeSpace);
	}
	maybeBreakGeneratingFromto(startAddress, startAddress + closedPICSize);

	/* memcpy the prototype across to our allocated space; because anything else would be silly */
	writablePIC = ((CogMethod *) ((((usqInt)startAddress)) + codeToDataDelta));
	codeMemcpy(writablePIC, cPICPrototype, closedPICSize);
	/* begin fillInCPICHeader:numArgs:numCases:hasMNUCase:selector: */
	assert(!(isYoung(selector)));
	(writablePIC->cmType = CMClosedPIC);
	(writablePIC->objectHeader = 0);
	(writablePIC->blockSize = closedPICSize);
	(writablePIC->methodObject = 0);
	(writablePIC->methodHeader = 0);
	(writablePIC->selector = selector);
	(writablePIC->cmNumArgs = numArgs);
	(writablePIC->cmHasMovableLiteral = 0);
	(writablePIC->cmRefersToYoung = 0);
	(writablePIC->cmUsageCount = initialClosedPICUsageCount());
	/* begin cpicHasMNUCase: */
	((((CogBlockMethod *) writablePIC))->cpicHasMNUCaseOrCMIsFullBlock) = isMNUCase;
	(writablePIC->cPICNumCases = 2);
	(writablePIC->blockEntryOffset = 0);
	assert(((writablePIC->cmType)) == CMClosedPIC);
	assert(((writablePIC->selector)) == selector);
	assert(((writablePIC->cmNumArgs)) == numArgs);
	assert(((writablePIC->cPICNumCases)) == 2);
	assert(closedPICSize == (roundUpLength(closedPICSize)));
	/* begin maybeEnableSingleStep */
	configureCPICCase0Case1MethodtagisMNUCasenumArgsdelta((actualPIC = ((CogMethod *) startAddress)), case0CogMethod, case1MethodOrNil, case1Tag, isMNUCase, numArgs, startAddress - (((usqInt)cPICPrototype)));
	assert((callTargetFromReturnAddress(backEnd, startAddress + missOffset)) == (picAbortTrampolineFor(numArgs)));
	return actualPIC;
}


/*	Attempt to produce a machine code method for the bytecode method
	object aMethodObj. N.B. If there is no code memory available do *NOT*
	attempt to reclaim the method zone. Certain clients (e.g. ceSICMiss:)
	depend on the zone remaining constant across method generation. */

	/* Cogit>>#cog:selector: */
CogMethod *
cogselector(sqInt aMethodObj, sqInt aSelectorOop)
{
    CogMethod *cogMethod;
    sqInt selector;


	/* inline exclude:selector: */
	assert(!((methodHasCogMethod(aMethodObj))));
	assert(!((isOopCompiledMethod(ultimateLiteralOf(aMethodObj)))));

	/* coInterpreter stringOf: selector */
	selector = (aSelectorOop == (nilObject())
		? maybeSelectorOfMethod(aMethodObj)
		: aSelectorOop);
	if (!(selector == null)) {
		compilationBreakpointisMNUCase(selector, 0);
	}
	if (aMethodObj == breakMethod) {
		haltmsg("Compilation of breakMethod");
	}
	if (methodUsesAlternateBytecodeSet(aMethodObj)) {
		if ((numElementsIn(generatorTable)) <= 0x100) {
			return null;
		}
		bytecodeSetOffset = 0x100;
	}
	else {
		bytecodeSetOffset = 0;
	}
	ensureNoForwardedLiteralsIn(aMethodObj);
	methodObj = aMethodObj;
	methodHeader = methodHeaderOf(aMethodObj);

	/* lazy initialization */
	receiverTags = -1;
	cogMethod = compileCogMethod(aSelectorOop);
	if ((((((sqInt)cogMethod)) >= MaxNegativeErrorCode) && ((((sqInt)cogMethod)) <= -1))) {
		if ((((sqInt)cogMethod)) == InsufficientCodeSpace) {
			callForCogCompiledCodeCompaction();
		}
		return null;
	}
	return cogMethod;
}

	/* Cogit>>#collectCogConstituentFor:Annotation:Mcpc:Bcpc:Method: */
static sqInt NoDbgRegParms
collectCogConstituentForAnnotationMcpcBcpcMethod(BytecodeDescriptor *descriptor, sqInt isBackwardBranchAndAnnotation, char *mcpc, sqInt bcpc, void *cogMethodArg)
{
    sqInt address;
    sqInt annotation;
    sqInt entryPoint;
    sqInt offset1;
    sqInt *sendTable1;
    CogMethod *targetMethod1;

	if (!descriptor) {
		return 0;
	}
	if (!((descriptor->isMapped))) {
		return 0;
	}
	address = positive32BitIntegerFor(((usqInt)mcpc));
	if (!address) {
		return PrimErrNoMemory;
	}
	storePointerUncheckedofObjectwithValue(cogConstituentIndex, topRemappableOop(), address);
	storePointerUncheckedofObjectwithValue(cogConstituentIndex + 1, topRemappableOop(), (((usqInt)bcpc << 1) | 1));

	/* Collect any first case classTags for closed PICs. */
	cogConstituentIndex += 2;
	if (((!(isBackwardBranchAndAnnotation & 1)))
	 && (((((usqInt)(isBackwardBranchAndAnnotation)) >> 1) >= IsSendCall)
	 || (0))) {
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint > methodZoneBase) {

			/* send is linked */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			annotation = ((usqInt)(isBackwardBranchAndAnnotation)) >> 1;
			/* begin offsetAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
						assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint - offset1));
			if (((targetMethod1->cmType)) == CMClosedPIC) {
				(targetMethod1->methodObject = classForInlineCacheTag(longAt(pcRelativeAddressAt(backEnd, ((usqInt)(mcpc - 8))))));
			}
		}
	}
	return 0;
}


/*	Answer a description of the mapping between machine code pointers and
	bytecode pointers for the Cog Method.
	First value is the address of the cog method.
	Following values are pairs of machine code pc and bytecode pc */

	/* Cogit>>#collectCogMethodConstituent: */
static sqInt NoDbgRegParms
collectCogMethodConstituent(CogMethod *cogMethod)
{
    sqInt address;
    sqInt aMethodHeader;
    sqInt aMethodHeader1;
    sqInt aMethodObj;
    sqInt annotation;
    sqInt bcpc;
    sqInt bsOffset;
    sqInt byte;
    CogBlockMethod *cogBlockMethod;
    sqInt data;
    BytecodeDescriptor *descriptor;
    sqInt distance;
    sqInt endbcpc;
    sqInt errCode;
    CogMethod *homeMethod;
    sqInt isBackwardBranch;
    sqInt isInBlock;
    sqInt latestContinuation;
    usqInt map;
    sqInt mapByte;
    usqInt mcpc;
    sqInt nExts;
    sqInt nextBcpc;
    sqInt nSlots;
    sqInt result;
    sqInt startbcpc;
    sqInt targetPC;

	latestContinuation = 0;
	if (!(((cogMethod->cmType)) == CMMethod)) {
		return positive32BitIntegerFor(((usqInt)cogMethod));
	}
	cogBlockMethod = ((CogBlockMethod *) cogMethod);
	if (((cogBlockMethod->stackCheckOffset)) == 0) {

		/* isFrameless ? */
		return positive32BitIntegerFor(((usqInt)cogMethod));
	}

	/* +1 for first address */
	nSlots = ((((byteSizeOf((cogMethod->methodObject))) - (startPCOfMethodHeader((cogMethod->methodHeader)))) * 2) + (minSlotsForShortening())) + 1;
	data = instantiateClassindexableSize(splObj(ClassArray), nSlots);
	if (!data) {
		return null;
	}
	pushRemappableOop(data);
	address = positive32BitIntegerFor(((usqInt)cogMethod));
	if (!address) {
		popRemappableOop();
		return null;
	}
	storePointerUncheckedofObjectwithValue(0, topRemappableOop(), address);
	cogConstituentIndex = 1;
	/* begin mapFor:bcpc:performUntil:arg: */
	startbcpc = startPCOfMethod((cogMethod->methodObject));
	assert(((cogBlockMethod->stackCheckOffset)) > 0);

	/* The stack check maps to the start of the first bytecode,
	   the first bytecode being effectively after frame build. */
	mcpc = (((usqInt)cogBlockMethod)) + ((cogBlockMethod->stackCheckOffset));
	result = collectCogConstituentForAnnotationMcpcBcpcMethod(null, (0 + (((int)((usqInt)(HasBytecodePC) << 1)))), (((char *) mcpc)), startbcpc, (((void *)cogMethod)));
	if (result != 0) {
		errCode = result;
		goto l7;
	}

	/* In both CMMethod and CMBlock cases find the start of the map and
	   skip forward to the bytecode pc map entry for the stack check. */
	bcpc = startbcpc;
	if (((cogBlockMethod->cmType)) == CMMethod) {
		/* begin cmIsFullBlock */
		isInBlock = (cogBlockMethod->cpicHasMNUCaseOrCMIsFullBlock);
		homeMethod = ((CogMethod *) cogBlockMethod);
		assert(startbcpc == (startPCOfMethodHeader((homeMethod->methodHeader))));
		map = ((((usqInt)homeMethod)) + ((homeMethod->blockSize))) - 1;
		annotation = ((usqInt)((byteAt(map)))) >> AnnotationShift;
		assert((annotation == IsAbsPCReference)
		 || ((annotation == IsObjectReference)
		 || ((annotation == IsRelativeCall)
		 || (annotation == IsDisplacementX2N))));
		latestContinuation = startbcpc;
		aMethodObj = (homeMethod->methodObject);
		endbcpc = (numBytesOf(aMethodObj)) - 1;
		/* begin bytecodeSetOffsetForHeader: */
		aMethodHeader = (homeMethod->methodHeader);
		bsOffset = 
#    if MULTIPLEBYTECODESETS
			(headerIndicatesAlternateBytecodeSet(aMethodHeader)
						? 0x100
						: 0)
#    else
			0
#    endif
			;
		bcpc += deltaToSkipPrimAndErrorStoreInheader(aMethodObj, (homeMethod->methodHeader));
	}
	else {
		isInBlock = 1;
		assert(bcpc == ((cogBlockMethod->startpc)));
		homeMethod = cmHomeMethod(cogBlockMethod);
		map = findMapLocationForMcpcinMethod((((usqInt)cogBlockMethod)) + (sizeof(CogBlockMethod)), homeMethod);
		assert(map != 0);
		annotation = ((usqInt)((byteAt(map)))) >> AnnotationShift;
		assert(((((usqInt)(annotation)) >> AnnotationShift) == HasBytecodePC)
		 || ((((usqInt)(annotation)) >> AnnotationShift) == IsDisplacementX2N));
		while (((annotation = ((usqInt)((byteAt(map)))) >> AnnotationShift)) != HasBytecodePC) {
			map -= 1;
		}

		/* skip fiducial; i.e. the map entry for the pc immediately following the method header. */
		map -= 1;
		aMethodObj = (homeMethod->methodObject);
		bcpc = startbcpc - (
#if MULTIPLEBYTECODESETS
	(headerIndicatesAlternateBytecodeSet((homeMethod->methodHeader))
		? AltBlockCreationBytecodeSize
		: BlockCreationBytecodeSize)
#else // MULTIPLEBYTECODESETS
	BlockCreationBytecodeSize
#endif
	);
		/* begin bytecodeSetOffsetForHeader: */
		aMethodHeader1 = (homeMethod->methodHeader);
		bsOffset = 
#    if MULTIPLEBYTECODESETS
			(headerIndicatesAlternateBytecodeSet(aMethodHeader1)
						? 0x100
						: 0)
#    else
			0
#    endif
			;
		byte = (fetchByteofObject(bcpc, aMethodObj)) + bsOffset;
		descriptor = generatorAt(byte);
		endbcpc = (bcpc + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? (/* begin spanFor:at:exts:in: */
		((descriptor->spanFunction))(descriptor, bcpc, -1, aMethodObj))
	: 0));
		bcpc = startbcpc;
	}
	nExts = 0;
	while ((((usqInt)((byteAt(map)))) >> AnnotationShift) != HasBytecodePC) {
		map -= 1;
	}
	map -= 1;
	while (((mapByte = byteAt(map))) != MapEnd) {

		/* defensive; we exit on bcpc */
		if (mapByte >= FirstAnnotation) {
			annotation = ((usqInt)(mapByte)) >> AnnotationShift;
			mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
			if (annotation >= HasBytecodePC) {
				if ((annotation == IsSendCall)
				 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
					annotation += mapByte & DisplacementMask;
					map -= 1;
				}
				while (1) {
					byte = (fetchByteofObject(bcpc, aMethodObj)) + bsOffset;
					descriptor = generatorAt(byte);
					if (isInBlock) {
						if (bcpc >= endbcpc) {
							errCode = 0;
							goto l7;
						}
					}
					else {
						if (((descriptor->isReturn))
						 && (bcpc >= latestContinuation)) {
							errCode = 0;
							goto l7;
						}
						if ((isBranch(descriptor))
						 || ((descriptor->isBlockCreation))) {
							/* begin latestContinuationPCFor:at:exts:in: */
							distance = ((descriptor->spanFunction))(descriptor, bcpc, nExts, aMethodObj);
							targetPC = (bcpc + ((descriptor->numBytes))) + (((distance < 0) ? 0 : distance));
							latestContinuation = ((latestContinuation < targetPC) ? targetPC : latestContinuation);
						}
						/* latestContinuation = */ latestContinuation;
					}
					nextBcpc = (bcpc + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? (/* begin spanFor:at:exts:in: */
		((descriptor->spanFunction))(descriptor, bcpc, nExts, aMethodObj))
	: 0));
					if (((descriptor->isMapped))
					 || (isInBlock
					 && ((descriptor->isMappedInBlock)))) break;
					bcpc = nextBcpc;
					nExts = ((descriptor->isExtension)
						? nExts + 1
						: 0);
				}
				isBackwardBranch = (isBranch(descriptor))
				 && ((assert(((descriptor->spanFunction)) != null),
				(((descriptor->spanFunction))(descriptor, bcpc, nExts, aMethodObj)) < 0));
				result = collectCogConstituentForAnnotationMcpcBcpcMethod(descriptor, ((isBackwardBranch
	? (((sqInt)((usqInt)(annotation) << 1))) + 1
	: ((sqInt)((usqInt)(annotation) << 1)))), (((char *) mcpc)), ((isBackwardBranch
	? bcpc - (2 * nExts)
	: bcpc)), (((void *)cogMethod)));
				if (result != 0) {
					errCode = result;
					goto l7;
				}
				bcpc = nextBcpc;
				nExts = ((descriptor->isExtension)
					? nExts + 1
					: 0);
			}
		}
		else {
			assert(((((usqInt)(mapByte)) >> AnnotationShift) == IsDisplacementX2N)
			 || ((((usqInt)(mapByte)) >> AnnotationShift) == IsAnnotationExtension));
			if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
				mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
			}
		}
		map -= 1;
	}
	errCode = 0;
	l7:	/* end mapFor:bcpc:performUntil:arg: */;
	if (errCode != 0) {
		popRemappableOop();
		return null;
	}
	if (cogConstituentIndex < nSlots) {
		shortentoIndexableSize(topRemappableOop(), cogConstituentIndex);
	}
	return popRemappableOop();
}

	/* Cogit>>#compactCogCompiledCode */
void
compactCogCompiledCode(void)
{
	assertValidDualZone();
	assert(noCogMethodsMaximallyMarked());
	moveProfileToMethods();
	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
	
#  endif
	markActiveMethodsAndReferents();
	freeOlderMethodsForCompaction();
	compactPICsWithFreedTargets();
	planCompaction();
	updateStackZoneReferencesToCompiledCodePreCompaction();
	relocateMethodsPreCompaction();
	assertValidDualZone();
	compactCompiledCode();
	stopsFromto(backEnd, freeStart(), (youngReferrers()) - 1);
	flushICacheFromto(backEnd, ((usqInt)methodZoneBase), ((usqInt)(youngReferrers())));
	assert(allMethodsHaveCorrectHeader());
	assert(kosherYoungReferrers());
	assertValidDualZone();
}

	/* Cogit>>#compactPICsWithFreedTargets */
static void
compactPICsWithFreedTargets(void)
{
    CogMethod *cogMethod;
    sqInt count;

	cogMethod = ((CogMethod *) methodZoneBase);
	count = 0;
	while (cogMethod < (limitZony())) {
		if ((((cogMethod->cmType)) == CMClosedPIC)
		 && (cPICCompactAndIsNowEmpty(cogMethod))) {
			((((CogMethod *) ((((usqInt)cogMethod)) + codeToDataDelta)))->cmType = CMFree);
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
		count += 1;
	}
	assert(count == (numMethods()));
}


/*	The start of a CogMethod has a call to a run-time abort routine that
	either handles an in-line cache failure or a stack overflow. The routine
	selects the
	path depending on ReceiverResultReg; if zero it takes the stack overflow
	path; if nonzero the in-line cache miss path. Neither of these paths
	returns. The abort routine must be called; In the callee the method is
	located by
	adding the relevant offset to the return address of the call.
	
	N.B. This code must match that in compilePICAbort: so that the offset of
	the return address of the call is the same in methods and closed PICs. */

	/* Cogit>>#compileAbort */
static AbstractInstruction *
compileAbort(void)
{
    AbstractInstruction *anInstruction;
    sqInt callTarget;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, 0, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	stackOverflowCall = anInstruction;
	
	/* If there is a link register it must be saved (pushed onto the stack) before it
	   is smashed by the abort call, and hence needs to be manually handled here */
	sendMiss = genoperand(PushR, LinkReg);
	/* begin Call: */
	callTarget = methodAbortTrampolineFor(methodOrBlockNumArgs);
	return genoperand(Call, callTarget);
}

	/* Cogit>>#compileBlockDispatchFrom:to: */
static sqInt NoDbgRegParms
compileBlockDispatchFromto(sqInt lowBlockStartIndex, sqInt highBlockStartIndex)
{
    AbstractInstruction *anInstruction;
    BlockStart *blockStart;
    sqInt halfWay;
    AbstractInstruction *jmp;
    sqInt literal;

	if (lowBlockStartIndex == highBlockStartIndex) {
		blockStart = blockStartAt(lowBlockStartIndex);
		genoperand(Jump, ((sqInt)((blockStart->entryLabel))));
		return null;
	}
	halfWay = (highBlockStartIndex + lowBlockStartIndex) / 2;
	assert(((halfWay >= lowBlockStartIndex) && (halfWay <= highBlockStartIndex)));

	/* N.B. FLAGS := TempReg - startpc */
	blockStart = blockStartAt(halfWay);
	/* begin checkQuickConstant:forInstruction: */
	literal = (((usqInt)(((blockStart->startpc)) + 1) << 1) | 1);
	anInstruction = genoperandoperand(CmpCqR, (((usqInt)(((blockStart->startpc)) + 1) << 1) | 1), TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(literal));
	}
	if (lowBlockStartIndex == halfWay) {
		genConditionalBranchoperand(JumpLessOrEqual, ((sqInt)((blockStart->entryLabel))));
		compileBlockDispatchFromto(halfWay + 1, highBlockStartIndex);
		return null;
	}
	if ((halfWay + 1) == highBlockStartIndex) {
		blockStart = blockStartAt(highBlockStartIndex);
		genConditionalBranchoperand(JumpGreater, ((sqInt)((blockStart->entryLabel))));
		return compileBlockDispatchFromto(lowBlockStartIndex, halfWay);
	}
	jmp = genConditionalBranchoperand(JumpGreater, ((sqInt)0));
	compileBlockDispatchFromto(lowBlockStartIndex, halfWay);
	if (halfWay == highBlockStartIndex) {
		blockStart = blockStartAt(highBlockStartIndex);
		jmpTarget(jmp, (blockStart->entryLabel));
	}
	else {
		jmpTarget(jmp, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		compileBlockDispatchFromto(halfWay + 1, highBlockStartIndex);
	}
	return 0;
}


/*	Compile a block's entry. This looks like a dummy CogBlockMethod header
	(for frame parsing)
	followed by either a frame build, if a frame is required, or nothing. The
	CogMethodHeader's objectHeader field is a back pointer to the method, but
	this can't be filled in until code generation. */

	/* Cogit>>#compileBlockEntry: */
static void NoDbgRegParms
compileBlockEntry(BlockStart *blockStart)
{
    AbstractInstruction *abstractInstruction;
    sqInt alignment;

	/* begin AlignmentNops: */
	alignment = blockAlignment();
	genoperand(AlignmentNops, alignment);
	(blockStart->fakeHeader = genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	switch (sizeof(CogBlockMethod)) {
	case 8:
		genoperand(Fill32, 0);
		genoperand(Fill32, 0);
		break;
	case 12:
		genoperand(Fill32, 0);
		genoperand(Fill32, 0);
		genoperand(Fill32, 0);
		break;
	case 16:
		genoperand(Fill32, 0);
		genoperand(Fill32, 0);
		genoperand(Fill32, 0);
		genoperand(Fill32, 0);
		break;
	default:
		error("Case not found and no otherwise clause");
	}
	(blockStart->entryLabel = genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	if (needsFrame) {
		compileBlockFrameBuild(blockStart);
		if (recordBlockTrace()) {
			/* begin CallRT: */
			abstractInstruction = genoperand(Call, ceTraceBlockActivationTrampoline);
			(abstractInstruction->annotation = IsRelativeCall);
		}
	}
	else {
		compileBlockFramelessEntry(blockStart);
	}
}


/*	Generate a call to aRoutine with up to 4 arguments. If resultRegOrNone is
	not NoReg assign the C result to resultRegOrNone. If saveRegs, save all
	registers. Hack: a negative arg value indicates an abstract register, a
	non-negative value
	indicates a constant. The encoding for constants is defined by
	trampolineArgConstant: & trampolineArgValue:. Pass a constant as the
	result of trampolineArgConstant:. */

	/* Cogit>>#compileCallFor:numArgs:arg:arg:arg:arg:floatResultReg:regsToSave: */
static void NoDbgRegParms
compileCallFornumArgsargargargargfloatResultRegregsToSave(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt resultRegOrNone, sqInt regMask)
{
    AbstractInstruction *anInstruction;
    sqInt delta;
    sqInt numRegsPushed;
    usqInt regMaskCopy;
    sqInt regsToSave;
    sqInt wordsPushedModAlignment;

	regsToSave = (resultRegOrNone == NoReg
		? regMask
		: ((regMask | (((resultRegOrNone < 0) ? (((usqInt)(1)) >> (-resultRegOrNone)) : (1U << resultRegOrNone)))) - (((resultRegOrNone < 0) ? (((usqInt)(1)) >> (-resultRegOrNone)) : (1U << resultRegOrNone)))));
	if (cStackAlignment > BytesPerWord) {
		/* begin genAlignCStackSavingRegisters:numArgs:wordAlignment: */
		regMaskCopy = ((usqInt)regsToSave);
		numRegsPushed = 0;
		while (regMaskCopy != 0) {
			numRegsPushed += regMaskCopy & 1;
			regMaskCopy = ((regMaskCopy) >> 1);
		}
		if ((numRegsPushed == 0)
		 && ((numIntRegArgs(((AbstractInstruction *) backEnd))) >= numArgs)) {
			goto l4;
		}
		wordsPushedModAlignment = (numRegsPushed + ((((numArgs - (numIntRegArgs(((AbstractInstruction *) backEnd)))) < 0) ? 0 : (numArgs - (numIntRegArgs(((AbstractInstruction *) backEnd))))))) % (cStackAlignment / BytesPerWord);
		if (wordsPushedModAlignment != 0) {
			delta = (cStackAlignment / BytesPerWord) - wordsPushedModAlignment;
			/* begin checkQuickConstant:forInstruction: */
			anInstruction = genoperandoperand(SubCqR, delta * BytesPerWord, SPReg);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(delta * BytesPerWord));
			}
		}
	l4:	/* end genAlignCStackSavingRegisters:numArgs:wordAlignment: */;
	}
	/* begin genSaveRegs: */
	if (regsToSave == 0) {
		genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		genoperand(PushSTM, regsToSave);
	}
	genMarshallNArgsargargargarg(backEnd, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3);
	/* begin gen:literal: */
	checkLiteralforInstruction(((usqInt)aRoutine), genoperand(CallFull, ((usqInt)aRoutine)));
	if (resultRegOrNone != NoReg) {
		cFloatResultToRd(backEnd, resultRegOrNone);
	}
	/* begin genRemoveNArgsFromStack: */
	assert(numArgs <= 4);
	/* begin genRestoreRegs: */
	if (regsToSave == 0) {
		genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		genoperand(PopLDM, regsToSave);
	}
}


/*	Generate a call to aRoutine with up to 4 arguments. If resultRegOrNone is
	not NoReg assign the C result to resultRegOrNone. If saveRegs, save all
	registers. Hack: a negative arg value indicates an abstract register, a
	non-negative value
	indicates a constant. The encoding for constants is defined by
	trampolineArgConstant: & trampolineArgValue:. Pass a constant as the
	result of trampolineArgConstant:. */

	/* Cogit>>#compileCallFor:numArgs:arg:arg:arg:arg:resultReg:regsToSave: */
static void NoDbgRegParms
compileCallFornumArgsargargargargresultRegregsToSave(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt resultRegOrNone, sqInt regMask)
{
    AbstractInstruction *anInstruction;
    sqInt delta;
    sqInt numRegsPushed;
    usqInt regMaskCopy;
    sqInt regsToSave;
    sqInt wordsPushedModAlignment;

	regsToSave = (resultRegOrNone == NoReg
		? regMask
		: ((regMask | (((resultRegOrNone < 0) ? (((usqInt)(1)) >> (-resultRegOrNone)) : (1U << resultRegOrNone)))) - (((resultRegOrNone < 0) ? (((usqInt)(1)) >> (-resultRegOrNone)) : (1U << resultRegOrNone)))));
	if (cStackAlignment > BytesPerWord) {
		/* begin genAlignCStackSavingRegisters:numArgs:wordAlignment: */
		regMaskCopy = ((usqInt)regsToSave);
		numRegsPushed = 0;
		while (regMaskCopy != 0) {
			numRegsPushed += regMaskCopy & 1;
			regMaskCopy = ((regMaskCopy) >> 1);
		}
		if ((numRegsPushed == 0)
		 && ((numIntRegArgs(((AbstractInstruction *) backEnd))) >= numArgs)) {
			goto l4;
		}
		wordsPushedModAlignment = (numRegsPushed + ((((numArgs - (numIntRegArgs(((AbstractInstruction *) backEnd)))) < 0) ? 0 : (numArgs - (numIntRegArgs(((AbstractInstruction *) backEnd))))))) % (cStackAlignment / BytesPerWord);
		if (wordsPushedModAlignment != 0) {
			delta = (cStackAlignment / BytesPerWord) - wordsPushedModAlignment;
			/* begin checkQuickConstant:forInstruction: */
			anInstruction = genoperandoperand(SubCqR, delta * BytesPerWord, SPReg);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(delta * BytesPerWord));
			}
		}
	l4:	/* end genAlignCStackSavingRegisters:numArgs:wordAlignment: */;
	}
	/* begin genSaveRegs: */
	if (regsToSave == 0) {
		genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		genoperand(PushSTM, regsToSave);
	}
	genMarshallNArgsargargargarg(backEnd, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3);
	/* begin gen:literal: */
	checkLiteralforInstruction(((usqInt)aRoutine), genoperand(CallFull, ((usqInt)aRoutine)));
	genWriteCResultIntoReg(backEnd, resultRegOrNone);
	/* begin genRemoveNArgsFromStack: */
	assert(numArgs <= 4);
	/* begin genRestoreRegs: */
	if (regsToSave == 0) {
		genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		genoperand(PopLDM, regsToSave);
	}
}


/*	Generate a call to aRoutine with up to 4 arguments. If resultRegOrNone is
	not NoReg assign the C result to resultRegOrNone. If saveRegs, save all
	registers. Hack: a negative arg value indicates an abstract register, a
	non-negative value
	indicates a constant. The encoding for constants is defined by
	trampolineArgConstant: & trampolineArgValue:. Pass a constant as the
	result of trampolineArgConstant:. */

	/* Cogit>>#compileCallFor:numArgs:arg:arg:arg:arg:resultReg:resultReg:regsToSave: */
static void NoDbgRegParms
compileCallFornumArgsargargargargresultRegresultRegregsToSave(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt resultRegOrNone, sqInt resultReg2OrNone, sqInt regMask)
{
    AbstractInstruction *anInstruction;
    sqInt delta;
    sqInt numRegsPushed;
    usqInt regMaskCopy;
    sqInt regsToSave;
    sqInt wordsPushedModAlignment;

	regsToSave = (resultRegOrNone == NoReg
		? regMask
		: ((regMask | (((resultRegOrNone < 0) ? (((usqInt)(1)) >> (-resultRegOrNone)) : (1U << resultRegOrNone)))) - (((resultRegOrNone < 0) ? (((usqInt)(1)) >> (-resultRegOrNone)) : (1U << resultRegOrNone)))));
	if (cStackAlignment > BytesPerWord) {
		/* begin genAlignCStackSavingRegisters:numArgs:wordAlignment: */
		regMaskCopy = ((usqInt)regsToSave);
		numRegsPushed = 0;
		while (regMaskCopy != 0) {
			numRegsPushed += regMaskCopy & 1;
			regMaskCopy = ((regMaskCopy) >> 1);
		}
		if ((numRegsPushed == 0)
		 && ((numIntRegArgs(((AbstractInstruction *) backEnd))) >= numArgs)) {
			goto l4;
		}
		wordsPushedModAlignment = (numRegsPushed + ((((numArgs - (numIntRegArgs(((AbstractInstruction *) backEnd)))) < 0) ? 0 : (numArgs - (numIntRegArgs(((AbstractInstruction *) backEnd))))))) % (cStackAlignment / BytesPerWord);
		if (wordsPushedModAlignment != 0) {
			delta = (cStackAlignment / BytesPerWord) - wordsPushedModAlignment;
			/* begin checkQuickConstant:forInstruction: */
			anInstruction = genoperandoperand(SubCqR, delta * BytesPerWord, SPReg);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(delta * BytesPerWord));
			}
		}
	l4:	/* end genAlignCStackSavingRegisters:numArgs:wordAlignment: */;
	}
	/* begin genSaveRegs: */
	if (regsToSave == 0) {
		genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		genoperand(PushSTM, regsToSave);
	}
	genMarshallNArgsargargargarg(backEnd, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3);
	/* begin gen:literal: */
	checkLiteralforInstruction(((usqInt)aRoutine), genoperand(CallFull, ((usqInt)aRoutine)));
	genWriteCResultIntoReg(backEnd, resultRegOrNone);
	genWriteCSecondResultIntoReg(backEnd, resultReg2OrNone);
	/* begin genRemoveNArgsFromStack: */
	assert(numArgs <= 4);
	/* begin genRestoreRegs: */
	if (regsToSave == 0) {
		genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		genoperand(PopLDM, regsToSave);
	}
}


/*	Generate a call to aRoutine with up to 4 arguments. If resultRegOrNone is
	not NoReg assign the C result to resultRegOrNone. If saveRegs, save all
	registers. Hack: a negative arg value indicates an abstract register, a
	non-negative value
	indicates a constant. */

	/* Cogit>>#compileCallFor:numArgs:floatArg:floatArg:floatArg:floatArg:resultReg:regsToSave: */
static void NoDbgRegParms
compileCallFornumArgsfloatArgfloatArgfloatArgfloatArgresultRegregsToSave(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt resultRegOrNone, sqInt regMask)
{
    AbstractInstruction *anInstruction;
    sqInt delta;
    sqInt numRegsPushed;
    usqInt regMaskCopy;
    sqInt regsToSave;
    sqInt wordsPushedModAlignment;

	regsToSave = (resultRegOrNone == NoReg
		? regMask
		: ((regMask | (((resultRegOrNone < 0) ? (((usqInt)(1)) >> (-resultRegOrNone)) : (1U << resultRegOrNone)))) - (((resultRegOrNone < 0) ? (((usqInt)(1)) >> (-resultRegOrNone)) : (1U << resultRegOrNone)))));
	if (cStackAlignment > BytesPerWord) {
		/* begin genAlignCStackSavingRegisters:numArgs:wordAlignment: */
		regMaskCopy = ((usqInt)regsToSave);
		numRegsPushed = 0;
		while (regMaskCopy != 0) {
			numRegsPushed += regMaskCopy & 1;
			regMaskCopy = ((regMaskCopy) >> 1);
		}
		if ((numRegsPushed == 0)
		 && ((numIntRegArgs(((AbstractInstruction *) backEnd))) >= numArgs)) {
			goto l3;
		}
		wordsPushedModAlignment = (numRegsPushed + ((((numArgs - (numIntRegArgs(((AbstractInstruction *) backEnd)))) < 0) ? 0 : (numArgs - (numIntRegArgs(((AbstractInstruction *) backEnd))))))) % (cStackAlignment / BytesPerWord);
		if (wordsPushedModAlignment != 0) {
			delta = (cStackAlignment / BytesPerWord) - wordsPushedModAlignment;
			/* begin checkQuickConstant:forInstruction: */
			anInstruction = genoperandoperand(SubCqR, delta * BytesPerWord, SPReg);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(delta * BytesPerWord));
			}
		}
	l3:	/* end genAlignCStackSavingRegisters:numArgs:wordAlignment: */;
	}
	/* begin genSaveRegs: */
	if (regsToSave == 0) {
		genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		genoperand(PushSTM, regsToSave);
	}
	genMarshallNArgsfloatArgfloatArgfloatArgfloatArg(backEnd, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3);
	/* begin gen:literal: */
	checkLiteralforInstruction(((usqInt)aRoutine), genoperand(CallFull, ((usqInt)aRoutine)));
	genWriteCResultIntoReg(backEnd, resultRegOrNone);
	genRemoveNFloatArgsFromStack(backEnd, numArgs);
	/* begin genRestoreRegs: */
	if (regsToSave == 0) {
		genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		genoperand(PopLDM, regsToSave);
	}
}


/*	Compile the cache tag computation and the first comparison. Answer the
	address of that comparison. */

	/* Cogit>>#compileCPICEntry */
static AbstractInstruction *
compileCPICEntry(void)
{
	entry = genGetInlineCacheClassTagFromintoforEntry(ReceiverResultReg, TempReg, 1);
	/* begin CmpR:R: */
	assert(!((ClassReg == SPReg)));
	genoperandoperand(CmpRR, ClassReg, TempReg);
	return genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
}


/*	Compile the abstract instructions for the entire full block method. */

	/* Cogit>>#compileEntireFullBlockMethod: */
static sqInt NoDbgRegParms
compileEntireFullBlockMethod(sqInt numCopied)
{
    sqInt result;

	/* begin preenMethodLabel */
	(((((AbstractInstruction *) methodLabel))->operands))[1] = 0;
	compileFullBlockEntry();
	compileFullBlockMethodFrameBuild(numCopied);
	if (((result = compileMethodBody())) < 0) {
		return result;
	}
	assert(blockCount == 0);
	return 0;
}


/*	The entry code to a method checks that the class of the current receiver
	matches that in the inline cache. Other non-obvious elements are that its
	alignment must be
	different from the alignment of the noCheckEntry so that the method map
	machinery can distinguish normal and super sends (super sends bind to the
	noCheckEntry).  */

	/* Cogit>>#compileEntry */
static void
compileEntry(void)
{
    AbstractInstruction *inst;

	entry = genGetInlineCacheClassTagFromintoforEntry(ReceiverResultReg, TempReg, 1);
	/* begin CmpR:R: */
	assert(!((ClassReg == SPReg)));
	genoperandoperand(CmpRR, ClassReg, TempReg);
	genConditionalBranchoperand(JumpNonZero, ((sqInt)sendMiss));
	noCheckEntry = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	if (((traceFlags & 64) == 64)) {
		/* begin saveAndRestoreLinkRegAround: */
		inst = genoperand(PushR, LinkReg);
		/* begin gen:literal: */
		checkLiteralforInstruction(ceTraceLinkedSendTrampoline, genoperand(CallFull, ceTraceLinkedSendTrampoline));
		genoperand(PopR, LinkReg);
	}
}


/*	Compile the abstract instructions for the entire method, including blocks. */
/*	Abort for stack overflow on full block activation (no inline cache miss
	possible). The flag is SendNumArgsReg. */

	/* Cogit>>#compileFullBlockEntry */
static sqInt
compileFullBlockEntry(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt callTarget;
    AbstractInstruction *jumpNoContextSwitch;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, 0, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	stackOverflowCall = anInstruction;
	/* begin PushR: */
	genoperand(PushR, LinkReg);
	/* begin Call: */
	callTarget = methodAbortTrampolineFor(methodOrBlockNumArgs);
	genoperand(Call, callTarget);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(MoveCqR, 0, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(0));
	}
	fullBlockNoContextSwitchEntry = anInstruction1;
	jumpNoContextSwitch = genoperand(Jump, ((sqInt)0));
	/* begin AlignmentNops: */
	genoperand(AlignmentNops, ((BytesPerWord < 8) ? 8 : BytesPerWord));
	fullBlockEntry = genoperandoperand(MoveRR, ReceiverResultReg, SendNumArgsReg);
	jmpTarget(jumpNoContextSwitch, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}


/*	Compile the top-level method body. */

	/* Cogit>>#compileMethodBody */
static sqInt
compileMethodBody(void)
{
	if (endPC < initialPC) {
		return 0;
	}
	return compileAbstractInstructionsFromthrough(initialPC + (deltaToSkipPrimAndErrorStoreInheader(methodObj, methodHeader)), endPC);
}


/*	The start of a PIC has a call to a run-time abort routine that either
	handles a dispatch to an
	interpreted method or a dispatch of an MNU case. The routine selects the
	path by testing
	ClassReg, which holds the inline cache tag; if equal to the
	picAbortDiscriminatorValue (zero)
	it takes the MNU path; if nonzero the dispatch to interpreter path.
	Neither of these paths
	returns. The abort routine must be called; In the callee the PIC is
	located by adding the
	relevant offset to the return address of the call.
	
	N.B. This code must match that in compileAbort so that the offset of the
	return address of
	the call is the same in methods and closed PICs. */

	/* Cogit>>#compilePICAbort: */
static sqInt NoDbgRegParms
compilePICAbort(sqInt numArgs)
{
    AbstractInstruction *anInstruction;
    sqInt callTarget;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, 0 /* picAbortDiscriminatorValue */, ClassReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0 /* picAbortDiscriminatorValue */));
	}
	picMNUAbort = anInstruction;
	
	/* If there is a link register it must be saved (pushed onto the stack) before it
	   is smashed by the abort call, and hence needs to be manually handled here */
	picInterpretAbort = genoperand(PushR, LinkReg);
	/* begin Call: */
	callTarget = picAbortTrampolineFor(numArgs);
	genoperand(Call, callTarget);
	return 0;
}


/*	Compile the compare of stackLimit against the stack pointer, jumping to
	the stackOverflowCall if
	the stack pointer is below the limit. Answer a bytecode annotated label
	that follows the sequence.
	
	The stack check functions both as a genuine stack limit check to prevent
	calls overflowing stack pages,
	and as an event/context-switch break out. To cause an event check
	(including a check for a required
	context switch), stackLimit is set to the highest possible value, and
	hence all stack limit checks will
	fail. A path in the stack overflow abort then arranges to call event
	checking if it has been requested.
	
	Certain block activations (e.g. valueNoContextSwitch:) must not context
	switch, and in that
	case, SendNumArgs is set to zero to communicate to the stack overflow
	abort that it should
	not perform event/context-switch (yet). */

	/* Cogit>>#compileStackOverflowCheck: */
static AbstractInstruction * NoDbgRegParms
compileStackOverflowCheck(sqInt canContextSwitch)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *jumpSkip;
    AbstractInstruction *label;
    sqInt operandOne;

	/* begin gen:literal:operand: */
	operandOne = stackLimitAddress();
	checkLiteralforInstruction(operandOne, genoperandoperand(MoveAwR, operandOne, TempReg));
	/* begin CmpR:R: */
	assert(!((TempReg == SPReg)));
	genoperandoperand(CmpRR, TempReg, SPReg);
	if (canContextSwitch) {
		genConditionalBranchoperand(JumpBelow, ((sqInt)stackOverflowCall));
		label = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		jumpSkip = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, 0, SendNumArgsReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(0));
		}
		genoperand(Jump, ((sqInt)stackOverflowCall));
		jmpTarget(jumpSkip, (label = genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	}
	/* begin annotateBytecode: */
	(label->annotation = HasBytecodePC);
	return label;
}


/*	Generate a trampoline with up to four arguments. Generate either a call or
	a jump to aRoutine
	as requested by callJumpBar. If generating a call and resultRegOrNone is
	not NoReg pass the C
	result back in resultRegOrNone.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#compileTrampolineFor:numArgs:arg:arg:arg:arg:regsToSave:pushLinkReg:floatResultReg: */
static void NoDbgRegParms
compileTrampolineFornumArgsargargargargregsToSavepushLinkRegfloatResultReg(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone)
{
	genSmalltalkToCStackSwitch(pushLinkReg);
	compileCallFornumArgsargargargargfloatResultRegregsToSave(aRoutine, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3, resultRegOrNone, regMask);
	genLoadStackPointers(backEnd);
	genTrampolineReturn(pushLinkReg);
}


/*	Generate a trampoline with up to four arguments. Generate either a call or
	a jump to aRoutine
	as requested by callJumpBar. If generating a call and resultRegOrNone is
	not NoReg pass the C
	result back in resultRegOrNone.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#compileTrampolineFor:numArgs:arg:arg:arg:arg:regsToSave:pushLinkReg:resultReg: */
static void NoDbgRegParms
compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultReg(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone)
{
	genSmalltalkToCStackSwitch(pushLinkReg);
	compileCallFornumArgsargargargargresultRegregsToSave(aRoutine, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3, resultRegOrNone, regMask);
	genLoadStackPointers(backEnd);
	genTrampolineReturn(pushLinkReg);
}


/*	Generate a trampoline with up to four arguments. Generate either a call or
	a jump to aRoutine
	as requested by callJumpBar. If generating a call and resultRegOrNone is
	not NoReg pass the C
	result back in resultRegOrNone.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#compileTrampolineFor:numArgs:arg:arg:arg:arg:regsToSave:pushLinkReg:resultReg:resultReg: */
static void NoDbgRegParms
compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultRegresultReg(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt resultReg2OrNone)
{
	genSmalltalkToCStackSwitch(pushLinkReg);
	compileCallFornumArgsargargargargresultRegresultRegregsToSave(aRoutine, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3, resultRegOrNone, resultReg2OrNone, regMask);
	genLoadStackPointers(backEnd);
	genTrampolineReturn(pushLinkReg);
}


/*	Generate a trampoline with up to four arguments. Generate either a call or
	a jump to aRoutine
	as requested by callJumpBar. If generating a call and resultRegOrNone is
	not NoReg pass the C
	result back in resultRegOrNone.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#compileTrampolineFor:numArgs:floatArg:floatArg:floatArg:floatArg:regsToSave:pushLinkReg:resultReg: */
static void NoDbgRegParms
compileTrampolineFornumArgsfloatArgfloatArgfloatArgfloatArgregsToSavepushLinkRegresultReg(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone)
{
	genSmalltalkToCStackSwitch(pushLinkReg);
	compileCallFornumArgsfloatArgfloatArgfloatArgfloatArgresultRegregsToSave(aRoutine, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3, resultRegOrNone, regMask);
	genLoadStackPointers(backEnd);
	genTrampolineReturn(pushLinkReg);
}


/*	Generate the entry code for a method to determine cmEntryOffset and
	cmNoCheckEntryOffset. We
	need cmNoCheckEntryOffset up front to be able to generate the map starting
	from cmNoCheckEntryOffset */
/*	stack allocate the various collections so that they
	are effectively garbage collected on return. */

	/* Cogit>>#computeEntryOffsets */
static void
computeEntryOffsets(void)
{
    sqInt fixupSize;
    sqInt opcodeSize;
    AbstractInstruction *sendMissCall;

	/* begin allocateOpcodes:bytecodes: */
	numAbstractOpcodes = 24;
	opcodeSize = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupSize = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	abstractOpcodes = alloca(opcodeSize + fixupSize);
	bzero(abstractOpcodes, opcodeSize + fixupSize);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeSize));
	zeroOpcodeIndexForNewOpcodes();
	labelCounter = 0;
	methodOrBlockNumArgs = 0;
	sendMissCall = compileAbort();
	compileEntry();
	computeMaximumSizes();
	generateInstructionsAt(methodZoneBase + (sizeof(CogMethod)));
	cmEntryOffset = ((entry->address)) - methodZoneBase;
	cmNoCheckEntryOffset = ((noCheckEntry->address)) - methodZoneBase;
	missOffset = (((sendMissCall->address)) + ((sendMissCall->machineCodeSize))) - methodZoneBase;
	entryPointMask = BytesPerWord - 1;
	while ((cmEntryOffset & entryPointMask) == (cmNoCheckEntryOffset & entryPointMask)) {
		entryPointMask = (entryPointMask + entryPointMask) + 1;
	}
	if (entryPointMask >= (roundUpToMethodAlignment(backEnd(), 1))) {
		error("cannot differentiate checked and unchecked entry-points with current cog method alignment");
	}
	checkedEntryAlignment = cmEntryOffset & entryPointMask;
	uncheckedEntryAlignment = cmNoCheckEntryOffset & entryPointMask;
	assert(checkedEntryAlignment != uncheckedEntryAlignment);
}


/*	Generate the entry code for a method to determine cmEntryOffset and
	cmNoCheckEntryOffset. We
	need cmNoCheckEntryOffset up front to be able to generate the map starting
	from cmNoCheckEntryOffset */
/*	stack allocate the various collections so that they
	are effectively garbage collected on return. */

	/* Cogit>>#computeFullBlockEntryOffsets */
static void
computeFullBlockEntryOffsets(void)
{
    sqInt fixupSize;
    sqInt opcodeSize;

	/* begin allocateOpcodes:bytecodes: */
	numAbstractOpcodes = 24;
	opcodeSize = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupSize = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	abstractOpcodes = alloca(opcodeSize + fixupSize);
	bzero(abstractOpcodes, opcodeSize + fixupSize);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeSize));
	zeroOpcodeIndexForNewOpcodes();
	labelCounter = 0;
	methodOrBlockNumArgs = 0;
	compileFullBlockEntry();
	computeMaximumSizes();
	generateInstructionsAt(methodZoneBase + (sizeof(CogMethod)));
	cbEntryOffset = ((fullBlockEntry->address)) - methodZoneBase;
	cbNoSwitchEntryOffset = ((fullBlockNoContextSwitchEntry->address)) - methodZoneBase;
}


/*	While we order variables in the CoInterpreter in order of dynamic
	frequency, and hence
	expect that stackPointer will be output first, C optimizers and linkers
	may get their own
	ideas and ``improve upon'' this ordering. So we cannot depend on
	stackPointer being
	at the lowest address of the variables we want to access through
	VarBaseReg. Here we
	choose the minimum amongst a set to try to choose a varBaseAddress that is
	just less
	than but iwht in range of all variables we want to access through it. */

	/* Cogit>>#computeGoodVarBaseAddress */
static usqInt
computeGoodVarBaseAddress(void)
{
    usqInt minAddress;


	/* stackLimit is e.g. lowest using the clang toolchain on MacOS X */
	minAddress = stackLimitAddress();
	if ((stackPointerAddress()) < minAddress) {
		minAddress = stackPointerAddress();
	}
	if ((framePointerAddress()) < minAddress) {
		minAddress = framePointerAddress();
	}
	if ((instructionPointerAddress()) < minAddress) {
		minAddress = instructionPointerAddress();
	}
	if ((argumentCountAddress()) < minAddress) {
		minAddress = argumentCountAddress();
	}
	if ((primFailCodeAddress()) < minAddress) {
		minAddress = primFailCodeAddress();
	}
	return minAddress;
}


/*	This pass assigns maximum sizes to all abstract instructions and
	eliminates jump fixups.
	It hence assigns the maximum address an instruction will occur at which
	allows the next
	pass to conservatively size jumps. */

	/* Cogit>>#computeMaximumSizes */
static void
computeMaximumSizes(void)
{
    AbstractInstruction *abstractInstruction;
    sqInt i;
    sqInt relativeAddress;

	dumpLiterals(0);
	relativeAddress = 0;
	for (i = 0; i < opcodeIndex; i += 1) {
		maybeBreakGeneratingInstructionWithIndex(i);
		abstractInstruction = abstractInstructionAt(i);
		(abstractInstruction->address = relativeAddress);
		(abstractInstruction->maxSize = computeMaximumSize(abstractInstruction));
		relativeAddress += (abstractInstruction->maxSize);
	}
}


/*	Configure a copy of the prototype CPIC for a two-case PIC for 
	case0CogMethod and
	case1Method
	case1Tag.
	The tag for case0CogMethod is at the send site and so doesn't need to be
	generated. case1Method may be any of
	- a Cog method; jump to its unchecked entry-point
	- a CompiledMethod; jump to the ceInterpretFromPIC trampoline
	- nil; call ceMNUFromPIC
	addDelta is the address change from the prototype to the new CPIC
	location, needed
	because the loading of the CPIC label at the end may use a literal instead
	of a pc relative load. */
/*	self disassembleFrom: cPIC asInteger + (self sizeof: CogMethod) to: cPIC
	asInteger + closedPICSize
 */

	/* Cogit>>#configureCPIC:Case0:Case1Method:tag:isMNUCase:numArgs:delta: */
static sqInt NoDbgRegParms
configureCPICCase0Case1MethodtagisMNUCasenumArgsdelta(CogMethod *cPIC, CogMethod *case0CogMethod, sqInt case1Method, sqInt case1Tag, sqInt isMNUCase, sqInt numArgs, sqInt addrDelta)
{
    sqInt caseEndAddress;
    int operand;
    sqInt targetEntry;

	assert(case1Method != null);
	rewriteCallAttarget(backEnd, (((sqInt)cPIC)) + missOffset, picAbortTrampolineFor(numArgs));
	assert(!(inlineCacheTagIsYoung(case1Tag)));
	if ((!isMNUCase)
	 && (methodHasCogMethod(case1Method))) {
		operand = 0;
		targetEntry = (((sqInt)(cogMethodOf(case1Method)))) + cmNoCheckEntryOffset;
	}
	else {

		/* We do not scavenge PICs, hence we cannot cache the MNU method if it is in new space. */
		operand = ((case1Method == null)
		 || (isYoungObject(case1Method))
			? 0
			: case1Method);
		targetEntry = (case1Method == null
			? (((sqInt)cPIC)) + (sizeof(CogMethod))
			: (((sqInt)cPIC)) + (picInterpretAbortOffset()));
	}
	rewriteJumpLongAttarget(backEnd, (((sqInt)cPIC)) + firstCPICCaseOffset, (((sqInt)case0CogMethod)) + cmNoCheckEntryOffset);

	/* update the cpic case */
	caseEndAddress = addressOfEndOfCaseinCPIC(2, cPIC);
	rewriteCPICCaseAttagobjReftarget(caseEndAddress, case1Tag, operand, ((sqInt)((isMNUCase
	? (((sqInt)cPIC)) + (sizeof(CogMethod))
	: targetEntry))));
	relocateMethodReferenceBeforeAddressby(backEnd, ((((sqInt)cPIC)) + cPICEndOfCodeOffset) - (jumpLongByteSize(backEnd)), addrDelta);
	rewriteJumpLongAttarget(backEnd, (((sqInt)cPIC)) + cPICEndOfCodeOffset, cPICMissTrampolineFor(numArgs));
	return 0;
}


/*	Configure a copy of the prototype CPIC for a one-case MNU CPIC that calls
	ceMNUFromPIC for
	case0Tag The tag for case0 is at the send site and so doesn't need to be
	generated. addDelta is the address change from the prototype to the new
	CPIC location, needed
	because the loading of the CPIC label at the end may be a literal instead
	of a pc-relative load. */
/*	adjust the jump at missOffset, the ceAbortXArgs */

	/* Cogit>>#configureMNUCPIC:methodOperand:numArgs:delta: */
static sqInt NoDbgRegParms
configureMNUCPICmethodOperandnumArgsdelta(CogMethod *cPIC, sqInt methodOperand, sqInt numArgs, sqInt addrDelta)
{
    usqInt addressFollowingJump;
    int operand;
    sqInt target;

	rewriteCallAttarget(backEnd, (((sqInt)cPIC)) + missOffset, picAbortTrampolineFor(numArgs));

	/* set the jump to the case0 method */
	operand = ((methodOperand == null)
	 || (isYoungObject(methodOperand))
		? 0
		: methodOperand);
	rewriteJumpLongAttarget(backEnd, (((sqInt)cPIC)) + firstCPICCaseOffset, (((sqInt)cPIC)) + (sizeof(CogMethod)));
	storeLiteralbeforeFollowingAddress(backEnd, operand, ((((sqInt)cPIC)) + firstCPICCaseOffset) - (jumpLongByteSize(backEnd)));
	rewriteJumpLongAttarget(backEnd, (((sqInt)cPIC)) + cPICEndOfCodeOffset, cPICMissTrampolineFor(numArgs));
	relocateMethodReferenceBeforeAddressby(backEnd, ((((sqInt)cPIC)) + cPICEndOfCodeOffset) - (jumpLongByteSize(backEnd)), addrDelta);
	/* begin rewriteCPIC:caseJumpTo: */
	target = addressOfEndOfCaseinCPIC(2, cPIC);
	/* begin rewriteCPICJumpAt:target: */
	addressFollowingJump = (((((sqInt)cPIC)) + firstCPICCaseOffset) - (jumpLongByteSize(backEnd))) - (loadLiteralByteSize(backEnd));
	rewriteTransferAttarget(((AbstractInstruction *) backEnd), addressFollowingJump, target);
	return 0;
}


/*	Scan the CPIC for target methods that have been freed and eliminate them.
	Since the first entry cannot be eliminated, answer that the PIC should be
	freed if the first entry is to a free target. Answer if the PIC is now
	empty or should be freed. */

	/* Cogit>>#cPICCompactAndIsNowEmpty: */
static sqInt NoDbgRegParms
cPICCompactAndIsNowEmpty(CogMethod *cPIC)
{
    usqInt addressFollowingJump;
    usqInt addressFollowingJump1;
    sqInt entryPoint;
    sqInt followingAddress;
    sqInt i;
    sqInt methods[MaxCPICCases];
    sqInt pc;
    int tags[MaxCPICCases];
    CogMethod *targetMethod;
    sqInt targets[MaxCPICCases];
    sqInt used;
    sqInt valid;

	used = 0;
	for (i = 1; i <= ((cPIC->cPICNumCases)); i += 1) {
		pc = addressOfEndOfCaseinCPIC(i, cPIC);
		if (i == 1) {
			entryPoint = jumpLongTargetBeforeFollowingAddress(backEnd, pc);
		}
		else {
			/* begin jumpLongConditionalTargetBeforeFollowingAddress: */
			entryPoint = jumpLongTargetBeforeFollowingAddress(((AbstractInstruction *) backEnd), pc);
		}

		/* Collect all target triples except for triples whose entry-point is a freed method */
		valid = 1;
		if (!(((((usqInt)cPIC)) <= (((usqInt)entryPoint)))
			 && (((((usqInt)cPIC)) + ((cPIC->blockSize))) >= (((usqInt)entryPoint))))) {
			targetMethod = ((CogMethod *) (entryPoint - cmNoCheckEntryOffset));
			assert((((targetMethod->cmType)) == CMMethod)
			 || (((targetMethod->cmType)) == CMFree));
			if (((targetMethod->cmType)) == CMFree) {
				if (i == 1) {
					return 1;
				}
				valid = 0;
			}
		}
		if (valid) {
			tags[used] = ((i > 1
	? (/* begin literal32BeforeFollowingAddress: */
		(followingAddress = pc - (jumpLongConditionalByteSize(backEnd))),
		literalBeforeFollowingAddress(((AbstractInstruction *) backEnd), followingAddress))
	: 0));
			targets[used] = entryPoint;
			methods[used] = (literalBeforeFollowingAddress(backEnd, pc - ((i == 1
	? jumpLongByteSize(backEnd)
	: (jumpLongConditionalByteSize(backEnd)) + (cmpC32RTempByteSize(backEnd))))));
			used += 1;
		}
	}
	if (used == ((cPIC->cPICNumCases))) {
		return 0;
	}
	if (used == 0) {
		return 1;
	}
	((((CogMethod *) ((((usqInt)cPIC)) + codeToDataDelta)))->cPICNumCases = used);
	if (used == 1) {
		pc = addressOfEndOfCaseinCPIC(2, cPIC);
		/* begin rewriteCPIC:caseJumpTo: */
		addressFollowingJump = (((((sqInt)cPIC)) + firstCPICCaseOffset) - (jumpLongByteSize(backEnd))) - (loadLiteralByteSize(backEnd));
		rewriteTransferAttarget(((AbstractInstruction *) backEnd), addressFollowingJump, pc);
		return 0;
	}
	for (i = 1; i < used; i += 1) {
		pc = addressOfEndOfCaseinCPIC(i + 1, cPIC);
		rewriteCPICCaseAttagobjReftarget(pc, tags[i], methods[i], targets[i]);
	}
	/* begin rewriteCPIC:caseJumpTo: */
	addressFollowingJump1 = (((((sqInt)cPIC)) + firstCPICCaseOffset) - (jumpLongByteSize(backEnd))) - (loadLiteralByteSize(backEnd));
	rewriteTransferAttarget(((AbstractInstruction *) backEnd), addressFollowingJump1, pc - cPICCaseSize);
	return 0;
}


/*	The first case in a CPIC doesn't have a class reference so we need only
	step over actually usd subsequent cases.
 */

	/* Cogit>>#cPICHasForwardedClass: */
static sqInt NoDbgRegParms
cPICHasForwardedClass(CogMethod *cPIC)
{
    sqInt classIndex;
    sqInt i;
    sqInt pc;


	/* start by finding the address of the topmost case, the cPICNumCases'th one */
	pc = (addressOfEndOfCaseinCPIC((cPIC->cPICNumCases), cPIC)) - (jumpLongConditionalByteSize(backEnd));
	for (i = 2; i <= ((cPIC->cPICNumCases)); i += 1) {
		/* begin literal32BeforeFollowingAddress: */
		classIndex = literalBeforeFollowingAddress(((AbstractInstruction *) backEnd), pc);
		if (isForwardedClassIndex(classIndex)) {
			return 1;
		}
		pc += cPICCaseSize;
	}
	return 0;
}


/*	scan the CPIC for target methods that have been freed. */

	/* Cogit>>#cPICHasFreedTargets: */
static sqInt NoDbgRegParms
cPICHasFreedTargets(CogMethod *cPIC)
{
    sqInt entryPoint;
    sqInt i;
    sqInt pc;
    CogMethod *targetMethod;

	for (i = 1; i <= ((cPIC->cPICNumCases)); i += 1) {
		pc = addressOfEndOfCaseinCPIC(i, cPIC);
		if (i == 1) {
			entryPoint = jumpLongTargetBeforeFollowingAddress(backEnd, pc);
		}
		else {
			/* begin jumpLongConditionalTargetBeforeFollowingAddress: */
			entryPoint = jumpLongTargetBeforeFollowingAddress(((AbstractInstruction *) backEnd), pc);
		}
		if (!(((((usqInt)cPIC)) <= (((usqInt)entryPoint)))
			 && (((((usqInt)cPIC)) + ((cPIC->blockSize))) >= (((usqInt)entryPoint))))) {
			targetMethod = ((CogMethod *) (entryPoint - cmNoCheckEntryOffset));
			assert((((targetMethod->cmType)) == CMMethod)
			 || (((targetMethod->cmType)) == CMFree));
			if (((targetMethod->cmType)) == CMFree) {
				return 1;
			}
		}
	}
	return 0;
}


/*	Whimsey; we want 16rCA5E10 + cPICPrototypeCaseOffset to be somewhere in
	the middle of the zone.
 */

	/* Cogit>>#cPICPrototypeCaseOffset */
static usqInt
cPICPrototypeCaseOffset(void)
{
	return ((methodZoneBase + (youngReferrers())) / 2) - 13262352;
}


/*	Are any of the jumps from this CPIC to targetMethod? */

	/* Cogit>>#cPIC:HasTarget: */
static sqInt NoDbgRegParms
cPICHasTarget(CogMethod *cPIC, CogMethod *targetMethod)
{
    sqInt i;
    sqInt pc;
    sqInt target;

	target = (((usqInt)targetMethod)) + cmNoCheckEntryOffset;

	/* Since this is a fast test doing simple compares we don't need to care that some
	   cases have nonsense addresses in there. Just zip on through. */
	/* First jump is unconditional; subsequent ones are conditional */
	pc = (((sqInt)cPIC)) + firstCPICCaseOffset;
	if (target == (jumpLongTargetBeforeFollowingAddress(backEnd, pc))) {
		return 1;
	}
	for (i = 2; i <= MaxCPICCases; i += 1) {
		pc += cPICCaseSize;
		if (target == (jumpLongTargetBeforeFollowingAddress(backEnd, pc))) {
			return 1;
		}
	}
	return 0;
}


/*	Answer an Array of the PIC's selector, followed by class and
	targetMethod/doesNotUnderstand: for each entry in the PIC.
 */

	/* Cogit>>#createCPICData: */
static sqInt NoDbgRegParms
createCPICData(CogMethod *cPIC)
{
    sqInt class;
    sqInt entryPoint;
    sqInt i;
    sqInt pc;
    sqInt picData;
    sqInt target;
    CogMethod *targetMethod;

	assert((((cPIC->methodObject)) == 0)
	 || (addressCouldBeOop((cPIC->methodObject))));
	picData = instantiateClassindexableSize(classArray(), (((cPIC->cPICNumCases)) * 2) + 1);
	if (!picData) {
		return picData;
	}
	storePointerUncheckedofObjectwithValue(0, picData, (cPIC->selector));
	for (i = 1; i <= ((cPIC->cPICNumCases)); i += 1) {
		pc = addressOfEndOfCaseinCPIC(i, cPIC);
		if (i == 1) {

			/* first case may have been collected and stored here by collectCogConstituentFor:Annotation:Mcpc:Bcpc:Method: */
			class = (cPIC->methodObject);
			if (class == 0) {
				class = nilObject();
			}
			entryPoint = jumpLongTargetBeforeFollowingAddress(backEnd, pc);
		}
		else {
			class = classForInlineCacheTag(literal32BeforeFollowingAddress(backEnd, pc - (jumpLongConditionalByteSize(backEnd))));
			/* begin jumpLongConditionalTargetBeforeFollowingAddress: */
			entryPoint = jumpLongTargetBeforeFollowingAddress(((AbstractInstruction *) backEnd), pc);
		}
		if (((((usqInt)cPIC)) <= (((usqInt)entryPoint)))
		 && (((((usqInt)cPIC)) + ((cPIC->blockSize))) >= (((usqInt)entryPoint)))) {
			target = splObj(SelectorDoesNotUnderstand);
		}
		else {
			targetMethod = ((CogMethod *) (entryPoint - cmNoCheckEntryOffset));
			assert(((targetMethod->cmType)) == CMMethod);
			target = (targetMethod->methodObject);
		}
		storePointerUncheckedofObjectwithValue((i * 2) - 1, picData, class);
		storePointerUncheckedofObjectwithValue(i * 2, picData, target);
	}
	beRootIfOld(picData);
	(cPIC->methodObject = 0);
	return picData;
}


/*	Division is a little weird on some processors. Defer to the backEnd
	to allow it to generate any special code it may need to. */

	/* Cogit>>#DivR:R:Quo:Rem: */
static AbstractInstruction * NoDbgRegParms
gDivRRQuoRem(sqInt rDivisor, sqInt rDividend, sqInt rQuotient, sqInt rRemainder)
{
	genDivRRQuoRem(backEnd, rDivisor, rDividend, rQuotient, rRemainder);
	return abstractInstructionAt(opcodeIndex - 1);
}


/*	Return the default number of bytes to allocate for native code at startup.
	The actual value can be set via vmParameterAt: and/or a preference in the
	ini file. */

	/* Cogit>>#defaultCogCodeSize */
sqInt
defaultCogCodeSize(void)
{
	return 0x140000;
}


/*	Answer the number of bytecodes to skip to get to the first bytecode
	past the primitive call and any store of the error code. */

	/* Cogit>>#deltaToSkipPrimAndErrorStoreIn:header: */
static sqInt NoDbgRegParms
deltaToSkipPrimAndErrorStoreInheader(sqInt aMethodObj, sqInt aMethodHeader)
{
	return (((primitiveIndexOfMethodheader(aMethodObj, aMethodHeader)) > 0)
	 && ((longStoreBytecodeForHeader(aMethodHeader)) == (fetchByteofObject((startPCOfMethodHeader(aMethodHeader)) + (sizeOfCallPrimitiveBytecode(aMethodHeader)), aMethodObj)))
		? (sizeOfCallPrimitiveBytecode(aMethodHeader)) + (sizeOfLongStoreTempBytecode(aMethodHeader))
		: 0);
}

	/* Cogit>>#endPCOf: */
static sqInt NoDbgRegParms
endPCOf(sqInt aMethod)
{
    sqInt bsOffset;
    sqInt byte;
    BytecodeDescriptor *descriptor;
    sqInt distance;
    sqInt end;
    sqInt latestContinuation;
    sqInt nExts;
    sqInt pc;
    sqInt prim;
    sqInt targetPC;

	pc = (latestContinuation = startPCOfMethod(aMethod));
	if (((prim = primitiveIndexOf(aMethod))) > 0) {
		if (isQuickPrimitiveIndex(prim)) {
			return pc - 1;
		}
	}
	/* begin bytecodeSetOffsetFor: */
	bsOffset = 
#  if MULTIPLEBYTECODESETS
		(methodUsesAlternateBytecodeSet(aMethod)
				? 0x100
				: 0)
#  else
		(assert(!((methodUsesAlternateBytecodeSet(aMethod)))),
			0)
#  endif
		;
	nExts = 0;
	end = numBytesOf(aMethod);
	while (pc <= end) {
		byte = fetchByteofObject(pc, aMethod);
		descriptor = generatorAt(byte + bsOffset);
		if (((descriptor->isReturn))
		 && (pc >= latestContinuation)) {
			end = pc;
		}
		if ((isBranch(descriptor))
		 || ((descriptor->isBlockCreation))) {
			distance = ((descriptor->spanFunction))(descriptor, pc, nExts, aMethod);
			targetPC = (pc + ((descriptor->numBytes))) + distance;
			latestContinuation = ((latestContinuation < targetPC) ? targetPC : latestContinuation);
			if ((descriptor->isBlockCreation)) {
				pc += distance;
			}
		}
		else {
			/* latestContinuation = */ latestContinuation;
		}
		nExts = ((descriptor->isExtension)
			? nExts + 1
			: 0);
		pc += (descriptor->numBytes);
	}
	return end;
}


/*	This is a static version of ceEnterCogCodePopReceiverReg
	for break-pointing when debugging in C. */
/*	This exists only for break-pointing. */

	/* Cogit>>#enterCogCodePopReceiver */
void
enterCogCodePopReceiver(void)
{
	realCEEnterCogCodePopReceiverReg();
	error("what??");
}


/*	Answer if the entryPoint's tag is expected to be a selector reference, as
	opposed to a class tag.
 */

	/* Cogit>>#entryPointTagIsSelector: */
static sqInt NoDbgRegParms
entryPointTagIsSelector(sqInt entryPoint)
{
	return (entryPoint < methodZoneBase)
	 || (((entryPoint & entryPointMask) == uncheckedEntryAlignment)
	 || (((entryPoint & entryPointMask) == checkedEntryAlignment)
	 && ((((((CogMethod *) (entryPoint - cmEntryOffset)))->cmType)) == CMOpenPIC)));
}


/*	Use asserts to check if the ClosedPICPrototype is as expected from
	compileClosedPICPrototype, and can be updated as required via
	rewriteCPICCaseAt:tag:objRef:target:. If all asserts pass, answer
	0, otherwise answer a bit mask identifying all the errors. */
/*	self disassembleFrom: methodZoneBase + (self sizeof: CogMethod) to:
	methodZoneBase + closedPICSize
 */

	/* Cogit>>#expectedClosedPICPrototype: */
static sqInt NoDbgRegParms
expectedClosedPICPrototype(CogMethod *cPIC)
{
    sqInt classTag;
    sqInt classTagPC;
    sqInt entryPoint;
    sqInt errors;
    sqInt i;
    sqInt methodObjPC;
    sqInt object;
    sqInt pc;

	errors = 0;

	/* First jump is unconditional; subsequent ones are conditional */
	pc = (((usqInt)cPIC)) + firstCPICCaseOffset;
	object = literalBeforeFollowingAddress(backEnd, pc - (jumpLongByteSize(backEnd)));
	if (!(asserta(object == (firstPrototypeMethodOop())))) {
		errors = 1;
	}
	entryPoint = jumpLongTargetBeforeFollowingAddress(backEnd, pc);
	if (!(asserta(entryPoint == ((cPICPrototypeCaseOffset()) + 13262352)))) {
		errors += 2;
	}
	for (i = 1; i < MaxCPICCases; i += 1) {

		/* verify information in case is as expected. */
		pc += cPICCaseSize;
		methodObjPC = (pc - (jumpLongConditionalByteSize(backEnd))) - (cmpC32RTempByteSize(backEnd));
		object = literalBeforeFollowingAddress(backEnd, methodObjPC);
		if (!(asserta(object == ((subsequentPrototypeMethodOop()) + i)))) {
			errors = errors | 4;
		}
		classTagPC = pc - (jumpLongConditionalByteSize(backEnd));
		/* begin literal32BeforeFollowingAddress: */
		classTag = literalBeforeFollowingAddress(((AbstractInstruction *) backEnd), classTagPC);
		if (!(asserta(classTag == (3133021973U + i)))) {
			errors = errors | 8;
		}
		/* begin jumpLongConditionalTargetBeforeFollowingAddress: */
		entryPoint = jumpLongTargetBeforeFollowingAddress(((AbstractInstruction *) backEnd), pc);
		if (!(asserta(entryPoint == (((cPICPrototypeCaseOffset()) + 13262352) + (i * 16))))) {
			errors = errors | 16;
		}
		rewriteCPICCaseAttagobjReftarget(pc, classTag ^ 0x5A5A5A5A, object ^ 0xA5A5A5A5U, entryPoint ^ 0x55AA50);
		object = literalBeforeFollowingAddress(backEnd, methodObjPC);
		if (!(asserta(object == (((subsequentPrototypeMethodOop()) + i) ^ 0xA5A5A5A5U)))) {
			errors = errors | 32;
		}
		/* begin literal32BeforeFollowingAddress: */
		classTag = literalBeforeFollowingAddress(((AbstractInstruction *) backEnd), classTagPC);
		if (!(asserta(classTag == ((3133021973U + i) ^ 0x5A5A5A5A)))) {
			errors = errors | 64;
		}
		/* begin jumpLongConditionalTargetBeforeFollowingAddress: */
		entryPoint = jumpLongTargetBeforeFollowingAddress(((AbstractInstruction *) backEnd), pc);
		if (!(asserta(entryPoint == ((((cPICPrototypeCaseOffset()) + 13262352) + (i * 16)) ^ 0x55AA50)))) {
			errors = errors | 128;
		}
		rewriteCPICCaseAttagobjReftarget(pc, classTag ^ 0x5A5A5A5A, object ^ 0xA5A5A5A5U, entryPoint ^ 0x55AA50);
	}
	entryPoint = jumpLongTargetBeforeFollowingAddress(backEnd, (((usqInt)cPIC)) + cPICEndOfCodeOffset);
	if (!(asserta(entryPoint == (cPICMissTrampolineFor(0))))) {
		errors += 0x100;
	}
	return errors;
}


/*	224		11100000	aaaaaaaa	Extend A (Ext A = Ext A prev * 256 + Ext A) */

	/* Cogit>>#extABytecode */
static sqInt
extABytecode(void)
{
	extA = ((((sqInt)((usqInt)(extA) << 8)))) + byte1;
	return 0;
}


/*	225		11100001	sbbbbbbb	Extend B (Ext B = Ext B prev * 256 + Ext B) */

	/* Cogit>>#extBBytecode */
static sqInt
extBBytecode(void)
{
	extB = ((numExtB == 0)
	 && (byte1 > 0x7F)
		? byte1 - 0x100
		: ((((sqInt)((usqInt)(extB) << 8)))) + byte1);
	numExtB += 1;
	return 0;
}


/*	Fill in the block headers now we know the exact layout of the code. */

	/* Cogit>>#fillInBlockHeadersAt: */
static sqInt NoDbgRegParms
fillInBlockHeadersAt(sqInt startAddress)
{
    sqInt aCogMethodOrInteger;
    CogBlockMethod *blockHeader;
    BlockStart *blockStart;
    sqInt i;

	if (!(needsFrame
		 && (blockCount > 0))) {
		return null;
	}
	if (blockNoContextSwitchOffset == null) {
		blockNoContextSwitchOffset = ((blockEntryLabel->address)) - ((blockEntryNoContextSwitch->address));
	}
	else {
		assert(blockNoContextSwitchOffset == (((blockEntryLabel->address)) - ((blockEntryNoContextSwitch->address))));
	}
	for (i = 0; i < blockCount; i += 1) {
		blockStart = blockStartAt(i);
		/* begin writableBlockMethodFor: */
		aCogMethodOrInteger = (((blockStart->fakeHeader))->address);
		blockHeader = ((CogBlockMethod *) ((((usqInt)aCogMethodOrInteger)) + codeToDataDelta));
		(blockHeader->homeOffset = ((((blockStart->fakeHeader))->address)) - startAddress);
		(blockHeader->startpc = (blockStart->startpc));
		(blockHeader->cmType = CMBlock);
		(blockHeader->cmNumArgs = (blockStart->numArgs));
		(blockHeader->cbUsesInstVars = (blockStart->hasInstVarRef));
		(blockHeader->stackCheckOffset = (((blockStart->stackCheckLabel)) == null
			? 0
			: ((((blockStart->stackCheckLabel))->address)) - ((((blockStart->fakeHeader))->address))));
	}
	return 0;
}


/*	Fill in the header for theCogMehtod method. This may be located at the
	writable mapping. */

	/* Cogit>>#fillInMethodHeader:size:selector: */
static void NoDbgRegParms
fillInMethodHeadersizeselector(CogMethod *method, sqInt size, sqInt selector)
{
    sqInt actualMethodLocation;
    CogMethod *originalMethod;
    sqInt rawHeader;

	actualMethodLocation = (((usqInt)method)) - codeToDataDelta;
	(method->cmType = CMMethod);
	(method->objectHeader = nullHeaderForMachineCodeMethod());
	(method->blockSize = size);
	(method->methodObject = methodObj);

	/* If the method has already been cogged (e.g. Newspeak accessors) then
	   leave the original method attached to its cog method, but get the right header. */
	rawHeader = rawHeaderOf(methodObj);
	if (isCogMethodReference(rawHeader)) {
		originalMethod = ((CogMethod *) rawHeader);
		assert(((originalMethod->blockSize)) == size);
		assert(methodHeader == ((originalMethod->methodHeader)));
			}
	else {
		rawHeaderOfput(methodObj, actualMethodLocation);
			}
	(method->methodHeader = methodHeader);
	(method->selector = selector);
	(method->cmNumArgs = argumentCountOfMethodHeader(methodHeader));
	(method->cmHasMovableLiteral = hasMovableLiteral);
	if ((method->cmRefersToYoung = hasYoungReferent)) {
		addToYoungReferrers(method);
	}
	(method->cmUsageCount = initialMethodUsageCount());
	/* begin cpicHasMNUCase: */
	((((CogBlockMethod *) method))->cpicHasMNUCaseOrCMIsFullBlock) = 0;
	(method->cmUsesPenultimateLit = maxLitIndex >= ((literalCountOfMethodHeader(methodHeader)) - 2));
	(method->blockEntryOffset = (blockEntryLabel != null
		? ((blockEntryLabel->address)) - actualMethodLocation
		: 0));
	if (needsFrame) {
		if (!((((stackCheckLabel->address)) - actualMethodLocation) <= MaxStackCheckOffset)) {
			error("too much code for stack check offset");
		}
	}
	(method->stackCheckOffset = (needsFrame
		? ((stackCheckLabel->address)) - actualMethodLocation
		: 0));
	assert((callTargetFromReturnAddress(backEnd, actualMethodLocation + missOffset)) == (methodAbortTrampolineFor((method->cmNumArgs))));
	assert(size == (roundUpLength(size)));
	/* begin assertValidDualZoneFrom:to: */
#  if DUAL_MAPPED_CODE_ZONE
	assertCoherentCodeAtdelta(backEnd, actualMethodLocation + cmNoCheckEntryOffset, codeToDataDelta);
#  endif
	/* begin maybeEnableSingleStep */
}

	/* Cogit>>#findBackwardBranch:IsBackwardBranch:Mcpc:Bcpc:MatchingBcpc: */
static sqInt NoDbgRegParms
findBackwardBranchIsBackwardBranchMcpcBcpcMatchingBcpc(BytecodeDescriptor *descriptor, sqInt isBackwardBranchAndAnnotation, char *mcpc, sqInt bcpc, void *targetBcpc)
{
	return ((((isBackwardBranchAndAnnotation & 1) != 0))
	 && ((((sqInt)targetBcpc)) == bcpc)
		? ((sqInt)mcpc)
		: 0);
}

	/* Cogit>>#findBlockMethodWithEntry:startBcpc: */
static usqInt NoDbgRegParms
findBlockMethodWithEntrystartBcpc(sqInt blockEntryMcpc, sqInt startBcpc)
{
    CogBlockMethod *cogBlockMethod;

	cogBlockMethod = ((CogBlockMethod *) (blockEntryMcpc - (sizeof(CogBlockMethod))));
	if (((cogBlockMethod->startpc)) == startBcpc) {
		return ((usqInt)cogBlockMethod);
	}
	return 0;
}

	/* Cogit>>#findMapLocationForMcpc:inMethod: */
static usqInt NoDbgRegParms
findMapLocationForMcpcinMethod(usqInt targetMcpc, CogMethod *cogMethod)
{
    sqInt annotation;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;

	mcpc = ((((cogMethod->cmType)) < CMClosedPIC)
	 && ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
		? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
		: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
	map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
	if (mcpc == targetMcpc) {
		return map;
	}
	while (((mapByte = byteAt(map))) != MapEnd) {
		annotation = ((usqInt)(mapByte)) >> AnnotationShift;
		if (annotation != IsAnnotationExtension) {
			mcpc += 4 /* codeGranularity */ * ((annotation == IsDisplacementX2N
	? ((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))
	: mapByte & DisplacementMask));
		}
		if (mcpc >= targetMcpc) {
			assert(mcpc == targetMcpc);
			if (annotation == IsDisplacementX2N) {
				map -= 1;
				mapByte = byteAt(map);
				annotation = ((usqInt)(mapByte)) >> AnnotationShift;
				assert(annotation > IsAnnotationExtension);
			}
			return map;
		}
		map -= 1;
	}
	return 0;
}


/*	Find the CMMethod or CMBlock that has zero-relative startbcpc as its first
	bytecode pc.
	As this is for cannot resume processing and/or conversion to machine-code
	on backward
	branch, it doesn't have to be fast. Enumerate block returns and map to
	bytecode pcs. */

	/* Cogit>>#findMethodForStartBcpc:inHomeMethod: */
CogBlockMethod *
findMethodForStartBcpcinHomeMethod(sqInt startbcpc, CogMethod *cogMethod)
{
	assert(((cogMethod->cmType)) == CMMethod);
	if (startbcpc == (startPCOfMethodHeader((cogMethod->methodHeader)))) {
		return ((CogBlockMethod *) cogMethod);
	}
	assert(((cogMethod->blockEntryOffset)) != 0);
	return ((CogBlockMethod *) (blockDispatchTargetsForperformarg(cogMethod, findBlockMethodWithEntrystartBcpc, startbcpc)));
}


/*	Machine code addresses map to the following bytecode for all bytecodes
	except backward branches, where they map to the backward branch itself.
	This is so that loops continue, rather than terminate prematurely. */

	/* Cogit>>#find:IsBackwardBranch:Mcpc:Bcpc:MatchingMcpc: */
static sqInt NoDbgRegParms
findIsBackwardBranchMcpcBcpcMatchingMcpc(BytecodeDescriptor *descriptor, sqInt isBackwardBranchAndAnnotation, char *mcpc, sqInt bcpc, void *targetMcpc)
{
	return (targetMcpc == mcpc
		? ((descriptor == null)
			 || (((isBackwardBranchAndAnnotation & 1) != 0))
				? bcpc
				: bcpc + ((descriptor->numBytes)))
		: 0);
}

	/* Cogit>>#firstMappedPCFor: */
static sqInt NoDbgRegParms
firstMappedPCFor(CogMethod *cogMethod)
{
	return ((((cogMethod->cmType)) < CMClosedPIC)
	 && ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
		? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
		: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
}


/*	Answer a fake value for the first method oop in the PIC prototype.
	Since we use MoveUniqueCw:R: it must not be confused with a
	method-relative address. */

	/* Cogit>>#firstPrototypeMethodOop */
static sqInt
firstPrototypeMethodOop(void)
{
	return (addressIsInCurrentCompilation(99282957)
		? 212332557
		: 99282957);
}

	/* Cogit>>#fixupAt: */
static BytecodeFixup * NoDbgRegParms
fixupAt(sqInt fixupPC)
{
	return fixupAtIndex(fixupPC - initialPC);
}

	/* Cogit>>#followForwardedLiteralsImplementationIn: */
static void NoDbgRegParms
followForwardedLiteralsImplementationIn(CogMethod *cogMethod)
{
    sqInt annotation;
    sqInt hasYoungObj;
    sqInt hasYoungObjPtr;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;
    CogMethod *writableCogMethod;

	assert((((cogMethod->cmType)) != CMMethod)
	 || (!(isForwarded((cogMethod->methodObject)))));
	writableCogMethod = ((CogMethod *) ((((usqInt)cogMethod)) + codeToDataDelta));
	hasYoungObj = isYoung((cogMethod->methodObject));
	if (shouldRemapOop((cogMethod->selector))) {
		(writableCogMethod->selector = remapObj((cogMethod->selector)));
		if (isYoung((cogMethod->selector))) {
			hasYoungObj = 1;
		}
	}
	hasYoungObjPtr = ((sqInt)((&hasYoungObj)));
	/* begin mapFor:performUntil:arg: */
	mcpc = ((((cogMethod->cmType)) < CMClosedPIC)
	 && ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
		? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
		: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
	map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
	while (((mapByte = byteAt(map))) != MapEnd) {
		if (mapByte >= FirstAnnotation) {

			/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
			mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
			if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
			 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
				annotation += mapByte & DisplacementMask;
				map -= 1;
			}
			result = remapIfObjectRefpchasYoung(annotation, (((char *) mcpc)), (((void *)hasYoungObjPtr)));
			if (result != 0) {
				goto l2;
			}
		}
		else {
			if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
				mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
			}
		}
		map -= 1;
	}
	l2:	/* end mapFor:performUntil:arg: */;
	if (hasYoungObj) {
		ensureInYoungReferrers(cogMethod);
	}
	else {
		(writableCogMethod->cmRefersToYoung = 0);
	}
}

	/* Cogit>>#followForwardedLiteralsIn: */
void
followForwardedLiteralsIn(CogMethod *cogMethod)
{
    usqInt wasInYoungReferrers;

	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
	
#  endif
	wasInYoungReferrers = (cogMethod->cmRefersToYoung);
	followForwardedLiteralsImplementationIn(cogMethod);
	if (wasInYoungReferrers
	 && (!((cogMethod->cmRefersToYoung)))) {
		pruneYoungReferrers();
	}
	/* begin ensureExecutableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
	
#  endif
}

	/* Cogit>>#followForwardedMethods */
void
followForwardedMethods(void)
{
    CogMethod *cogMethod;
    sqInt freedPIC;

	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
	
#  endif
	freedPIC = 0;
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == CMMethod) {
			if (isForwarded((cogMethod->methodObject))) {
				(cogMethod->methodObject = followForwarded((cogMethod->methodObject)));
				if (isYoungObject((cogMethod->methodObject))) {
					ensureInYoungReferrers(cogMethod);
				}
			}
		}
		if (((cogMethod->cmType)) == CMClosedPIC) {
			if (followMethodReferencesInClosedPIC(cogMethod)) {
				freedPIC = 1;
				freeMethod(cogMethod);
			}
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	if (freedPIC) {
		unlinkSendsToFree();
	}
	/* begin ensureExecutableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
	
#  endif
}


/*	Follow a potential object reference from a closed PIC.
	This may be a method reference or null.
	Answer if the followed literal is young.
	'mcpc' refers to the jump/branch instruction at the end of
	each cpic case */

	/* Cogit>>#followMaybeObjRefInClosedPICAt: */
static sqInt NoDbgRegParms
followMaybeObjRefInClosedPICAt(sqInt mcpc)
{
    sqInt object;
    sqInt subject;

	object = literalBeforeFollowingAddress(backEnd, mcpc);
	if (!(couldBeObject(object))) {
		return 0;
	}
	if (!(isForwarded(object))) {
		return isYoungObject(object);
	}
	subject = followForwarded(object);
	/* begin setCodeModified */
#  if DUAL_MAPPED_CODE_ZONE
	codeModified = 1;
#  else
	codeModified = 1;
#  endif
	storeLiteralbeforeFollowingAddress(backEnd, subject, mcpc);
	return isYoungObject(subject);
}


/*	Remap all object references in the closed PIC. Answer if any references
	are young.
	Set codeModified if any modifications are made. */

	/* Cogit>>#followMethodReferencesInClosedPIC: */
static sqInt NoDbgRegParms
followMethodReferencesInClosedPIC(CogMethod *cPIC)
{
    sqInt i;
    sqInt pc;
    sqInt refersToYoung;


	/* first we check the potential method oop load at the beginning of the CPIC */
	pc = addressOfEndOfCaseinCPIC(1, cPIC);

	/* We find the end address of the cPICNumCases'th case and can then just step forward by the case size thereafter */
	refersToYoung = followMaybeObjRefInClosedPICAt(pc - (jumpLongByteSize(backEnd)));

	/* Next we check the potential potential method oop load for each case. */
	pc = addressOfEndOfCaseinCPIC((cPIC->cPICNumCases), cPIC);
	for (i = 2; i <= ((cPIC->cPICNumCases)); i += 1) {
		if (followMaybeObjRefInClosedPICAt((pc - (jumpLongConditionalByteSize(backEnd))) - (cmpC32RTempByteSize(backEnd)))) {
			refersToYoung = 1;
		}
		pc += cPICCaseSize;
	}
	return refersToYoung;
}


/*	To avoid runtime checks on literal variable and literal accesses in == and
	~~, 
	we follow literals in methods having movable literals in the postBecome
	action. To avoid scanning every method, we annotate cogMethods with the 
	cmHasMovableLiteral flag. */

	/* Cogit>>#followMovableLiteralsAndUpdateYoungReferrers */
void
followMovableLiteralsAndUpdateYoungReferrers(void)
{
    CogMethod *cogMethod;

	assert(kosherYoungReferrers());
	codeModified = 0;
	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
	
#  endif
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) != CMFree) {
			if ((cogMethod->cmHasMovableLiteral)) {
				followForwardedLiteralsImplementationIn(cogMethod);
			}
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	pruneYoungReferrers();
	if (codeModified) {

		/* After updating oops in inline caches we need to flush the icache. */
		flushICacheFromto(backEnd, ((usqInt)codeBase), freeStart());
	}
	/* begin ensureExecutableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
	
#  endif
}

	/* Cogit>>#freeCogMethod: */
void
freeCogMethod(CogMethod *cogMethod)
{
	moveProfileToMethods();
	freeMethod(cogMethod);
	/* begin ensureExecutableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
	
#  endif
}


/*	Free machine-code methods whose compiled methods are unmarked
	and open PICs whose selectors are not marked, and closed PICs that
	refer to unmarked objects. */

	/* Cogit>>#freeUnmarkedMachineCode */
void
freeUnmarkedMachineCode(void)
{
    CogMethod *cogMethod;
    sqInt freedMethod;

	moveProfileToMethods();
	freedMethod = 0;
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if ((((cogMethod->cmType)) == CMMethod)
		 && (!(isMarked((cogMethod->methodObject))))) {
			freedMethod = 1;
			freeMethod(cogMethod);
		}
		if ((((cogMethod->cmType)) == CMOpenPIC)
		 && ((!(isImmediate((cogMethod->selector))))
		 && (!(isMarked((cogMethod->selector)))))) {
			freedMethod = 1;
			freeMethod(cogMethod);
		}
		if ((((cogMethod->cmType)) == CMClosedPIC)
		 && (closedPICRefersToUnmarkedObject(cogMethod))) {
			freedMethod = 1;
			freeMethod(cogMethod);
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	if (freedMethod) {
		unlinkSendsToFree();
	}
	/* begin ensureExecutableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
	
#  endif
}


/*	Call ceSendMustBeBooleanTo: via the relevant trampoline. */

	/* Cogit>>#genCallMustBeBooleanFor: */
static AbstractInstruction * NoDbgRegParms
genCallMustBeBooleanFor(sqInt boolean)
{
    AbstractInstruction *abstractInstruction;
    sqInt callTarget;

	/* begin CallRT: */
	callTarget = (boolean == (falseObject())
		? ceSendMustBeBooleanAddFalseTrampoline
		: ceSendMustBeBooleanAddTrueTrampoline);
	/* begin annotateCall: */
	abstractInstruction = genoperand(Call, callTarget);
	(abstractInstruction->annotation = IsRelativeCall);
	return abstractInstruction;
}

	/* Cogit>>#genConditionalBranch:operand: */
static AbstractInstruction * NoDbgRegParms
genConditionalBranchoperand(sqInt opcode, sqInt operandOne)
{
    AbstractInstruction *branch;

	/* begin noteFollowingConditionalBranch: */
	branch = genoperand(opcode, operandOne);
	return branch;
}


/*	An enilopmart (the reverse of a trampoline) is a piece of code that makes
	the system-call-like transition from the C runtime into generated machine
	code. The desired arguments and entry-point are pushed on a stackPage's
	stack. The enilopmart pops off the values to be loaded into registers and
	then executes a return instruction to pop off the entry-point and jump to
	it. 
	BEFORE				AFTER			(stacks grow down)
	whatever			stackPointer ->	whatever
	target address =>	reg1 = reg1val, etc
	reg1val				pc = target address
	reg2val
	stackPointer ->	reg3val */

	/* Cogit>>#genEnilopmartFor:and:and:forCall:called: */
static void (*genEnilopmartForandandforCallcalled(sqInt regArg1, sqInt regArg2OrNone, sqInt regArg3OrNone, sqInt forCall, char *trampolineName))(void)
{
    AbstractInstruction *anInstruction;
    sqInt endAddress;
    usqInt enilopmart;
    sqInt quickConstant;
    sqInt size;

	zeroOpcodeIndex();
	/* begin MoveCq:R: */
	quickConstant = varBaseAddress();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, quickConstant, VarBaseReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	genLoadStackPointers(backEnd);
	if (regArg3OrNone != NoReg) {
		genoperand(PopR, regArg3OrNone);
	}
	if (regArg2OrNone != NoReg) {
		genoperand(PopR, regArg2OrNone);
	}
	genoperand(PopR, regArg1);
	genEnilopmartReturn(forCall);
	computeMaximumSizes();
	size = generateInstructionsAt(methodZoneBase);
	endAddress = outputInstructionsAt(methodZoneBase);
	assert((methodZoneBase + size) == endAddress);
	enilopmart = methodZoneBase;
	methodZoneBase = alignUptoRoutineBoundary(endAddress);
	stopsFromto(backEnd, endAddress, methodZoneBase - 1);
	recordGeneratedRunTimeaddress(trampolineName, enilopmart);
	return ((void (*)(void)) enilopmart);
}


/*	An enilopmart (the reverse of a trampoline) is a piece of code that makes
	the system-call-like transition from the C runtime into generated machine
	code. At the point the enilopmart enters machine code via a return
	instruction, any argument registers have been loaded with their values and
	the stack, if
	for call, looks like
	ret pc
	stackPointer ->	target address
	
	and if not for call, looks like
	whatever
	stackPointer ->	target address
	
	If forCall and running on a CISC, ret pc must be left on the stack. If
	forCall and
	running on a RISC, ret pc must be popped into LinkReg. In either case,
	target address must be removed from the stack and jumped/returned to. */

	/* Cogit>>#genEnilopmartReturn: */
static void NoDbgRegParms
genEnilopmartReturn(sqInt forCall)
{
	if (forCall) {
		genoperand(PopR, RISCTempReg);
		genoperand(PopR, LinkReg);
		genoperand(JumpR, RISCTempReg);
	}
	else {
		genoperand(PopR, PCReg);
	}
}


/*	Generate the routine that writes the current values of the C frame and
	stack pointers into
	variables. These are used to establish the C stack in trampolines back
	into the C run-time.
	This routine assumes the system's frame pointer is the same as that used
	in generated code. */

	/* Cogit>>#generateCaptureCStackPointers: */
static void NoDbgRegParms NeverInline
generateCaptureCStackPointers(sqInt captureFramePointer)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt callerSavedReg;
    sqInt fixupSize;
    sqInt offset;
    sqInt opcodeSize;
    sqInt operandTwo;
    sqInt operandTwo1;
    sqInt operandTwo2;
    sqInt pushedVarBaseReg;
    sqInt quickConstant;
    usqInt startAddress;

	/* begin allocateOpcodes:bytecodes: */
	numAbstractOpcodes = 32;
	opcodeSize = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupSize = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	abstractOpcodes = alloca(opcodeSize + fixupSize);
	bzero(abstractOpcodes, opcodeSize + fixupSize);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeSize));
	zeroOpcodeIndexForNewOpcodes();
	labelCounter = 0;

	/* Must happen first; value may be used in accessing any of the following addresses */
	startAddress = methodZoneBase;
	callerSavedReg = 0;
	pushedVarBaseReg = 0;
	if (!(((CallerSavedRegisterMask & ((1U << VarBaseReg))) != 0))) {

		/* VarBaseReg is not caller-saved; must save and restore it, either by using an available caller-saved reg or push/pop. */

		/* TempReg used below */
		callerSavedReg = availableRegisterOrNoneIn(((ABICallerSavedRegisterMask | (1U << TempReg)) - (1U << TempReg)));
		if (callerSavedReg == NoReg) {
			gNativePushR(VarBaseReg);
			pushedVarBaseReg = 1;
		}
		else {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, VarBaseReg, callerSavedReg);
		}
	}
	/* begin MoveCq:R: */
	quickConstant = varBaseAddress();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, quickConstant, VarBaseReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	if (captureFramePointer) {
		/* begin gen:operand:literal: */
		operandTwo = cFramePointerAddress();
		checkLiteralforInstruction(operandTwo, genoperandoperand(MoveRAw, FPReg, operandTwo));
	}
	if (pushedVarBaseReg) {
		/* begin LoadEffectiveAddressMw:r:R: */
		if (pushedVarBaseReg) {
			offset = 0 /* leafCallStackPointerDelta */ + BytesPerWord;
		}
		else {
			/* begin leafCallStackPointerDelta */
			offset = 0;
		}
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperandoperand(LoadEffectiveAddressMwrR, offset, NativeSPReg, TempReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(offset));
		}
		/* begin gen:operand:literal: */
		operandTwo1 = cStackPointerAddress();
		checkLiteralforInstruction(operandTwo1, genoperandoperand(MoveRAw, TempReg, operandTwo1));
	}
	else {
		/* begin gen:operand:literal: */
		operandTwo2 = cStackPointerAddress();
		checkLiteralforInstruction(operandTwo2, genoperandoperand(MoveRAw, NativeSPReg, operandTwo2));
	}
	if (!(((CallerSavedRegisterMask & ((1U << VarBaseReg))) != 0))) {
		if (pushedVarBaseReg) {
			gNativePopR(VarBaseReg);
		}
		else {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, callerSavedReg, VarBaseReg);
		}
	}
	gNativeRetN(0);
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	flushICacheFromto(backEnd, ((usqInt)startAddress), ((usqInt)methodZoneBase));
	recordGeneratedRunTimeaddress("ceCaptureCStackPointers", startAddress);
	ceCaptureCStackPointers = ((void (*)(void)) startAddress);
}


/*	Generate the prototype ClosedPIC to determine how much space a full closed
	PIC takes.
	When we first allocate a closed PIC it only has one or two cases and we
	want to grow it.
	So we have to determine how big a full one is before hand. */
/*	stack allocate the various collections so that they
	are effectively garbage collected on return. */

	/* Cogit>>#generateClosedPICPrototype */
static void
generateClosedPICPrototype(void)
{
    AbstractInstruction *anInstruction;
    sqInt anInstruction1;
    AbstractInstruction *anInstruction2;
    CogMethod *cPIC;
    AbstractInstruction * cPICEndOfCodeLabel;
    sqInt endAddress;
    AbstractInstruction * endCPICCase1;
    sqInt fixupSize;
    sqInt h;
    AbstractInstruction *jumpNext;
    sqInt jumpTarget;
    sqInt jumpTarget1;
    sqInt jumpTarget2;
    sqInt numArgs;
    sqInt opcode;
    sqInt opcodeSize;
    sqInt operandOne;
    sqInt wordConstant;
    sqInt wordConstant1;

	/* begin allocateOpcodes:bytecodes: */
	numAbstractOpcodes = MaxCPICCases * 9;
	opcodeSize = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupSize = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	abstractOpcodes = alloca(opcodeSize + fixupSize);
	bzero(abstractOpcodes, opcodeSize + fixupSize);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeSize));
	zeroOpcodeIndexForNewOpcodes();
	labelCounter = 0;
	(methodLabel->address = methodZoneBase);
	(methodLabel->dependent = null);
	/* begin compileClosedPICPrototype */
	compilePICAbort((numArgs = 0));

	/* At the end of the entry code we need to jump to the first case code, which is actually the last chunk.
	   On each entension we must update this jump to move back one case. */
	jumpNext = compileCPICEntry();
	/* begin MoveUniqueCw:R: */
	wordConstant1 = firstPrototypeMethodOop();
	/* begin uniqueLiteral:forInstruction: */
	anInstruction2 = genoperandoperand(MoveCwR, wordConstant1, SendNumArgsReg);
	assert(usesOutOfLineLiteral(anInstruction2));
	(anInstruction2->dependent = allocateLiteral(wordConstant1));
	/* begin JumpLong: */
	jumpTarget1 = (((methodZoneBase + (youngReferrers())) / 2) - 13262352) + 13262352;
	genoperand(JumpLong, jumpTarget1);
	endCPICCase0 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	for (h = 1; h < MaxCPICCases; h += 1) {
		if (h == (MaxCPICCases - 1)) {
			jmpTarget(jumpNext, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		}
		/* begin MoveUniqueCw:R: */
		wordConstant = (subsequentPrototypeMethodOop()) + h;
		/* begin uniqueLiteral:forInstruction: */
		anInstruction = genoperandoperand(MoveCwR, wordConstant, SendNumArgsReg);
		assert(usesOutOfLineLiteral(anInstruction));
		(anInstruction->dependent = allocateLiteral(wordConstant));
		/* begin gen:literal32:operand: */
		opcode = CmpCwR;
		/* begin checkLiteral32:forInstruction: */
		anInstruction1 = ((sqInt) (genoperandoperand(opcode, 3133021973U + h, TempReg)));
		checkLiteralforInstruction(3133021973U + h, anInstruction1);
		/* begin JumpLongZero: */
		jumpTarget = ((((methodZoneBase + (youngReferrers())) / 2) - 13262352) + 13262352) + (h * 16);
		genConditionalBranchoperand(JumpLongZero, ((sqInt)jumpTarget));
		if (h == 1) {
			endCPICCase1 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		}
	}
	/* begin gen:literal:operand: */
	operandOne = (methodLabel->address);
	checkLiteralforInstruction(operandOne, genoperandoperand(MoveCwR, operandOne, ClassReg));
	/* begin JumpLong: */
	jumpTarget2 = cPICMissTrampolineFor(numArgs);
	genoperand(JumpLong, jumpTarget2);
	cPICEndOfCodeLabel = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	dumpLiterals(0);
	computeMaximumSizes();
	cPIC = ((CogMethod *) methodZoneBase);
	closedPICSize = (sizeof(CogMethod)) + (generateInstructionsAt(methodZoneBase + (sizeof(CogMethod))));
	endAddress = outputInstructionsAt(methodZoneBase + (sizeof(CogMethod)));
	assert((methodZoneBase + closedPICSize) == endAddress);
	firstCPICCaseOffset = ((endCPICCase0->address)) - methodZoneBase;
	cPICEndOfCodeOffset = ((cPICEndOfCodeLabel->address)) - methodZoneBase;
	cPICCaseSize = ((endCPICCase1->address)) - ((endCPICCase0->address));
	cPICEndSize = closedPICSize - (((MaxCPICCases - 1) * cPICCaseSize) + firstCPICCaseOffset);
	closedPICSize = roundUpToMethodAlignment(backEnd(), closedPICSize);
	assert(((picInterpretAbort->address)) == (((methodLabel->address)) + (picInterpretAbortOffset())));
	assert((expectedClosedPICPrototype(cPIC)) == 0);
	storeLiteralbeforeFollowingAddress(backEnd, 0, ((endCPICCase0->address)) - (jumpLongByteSize(backEnd)));
	methodZoneBase = alignUptoRoutineBoundary(endAddress);
	cPICPrototype = cPIC;
}


/*	We handle jump sizing simply. First we make a pass that asks each
	instruction to compute its maximum size. Then we make a pass that
	sizes jumps based on the maxmimum sizes. Then we make a pass
	that fixes up jumps. When fixing up a jump the jump is not allowed to
	choose a smaller offset but must stick to the size set in the second pass. */

	/* Cogit>>#generateCogFullBlock */
static CogMethod *
generateCogFullBlock(void)
{
    sqInt codeSize;
    usqIntptr_t headerSize;
    sqInt mapSize;
    CogMethod *method;
    sqInt result;
    usqInt startAddress;
    sqInt totalSize;

	headerSize = sizeof(CogMethod);
	(methodLabel->address = freeStart());
	computeMaximumSizes();
	concretizeAt(methodLabel, freeStart());
	codeSize = generateInstructionsAt(((methodLabel->address)) + headerSize);
	mapSize = generateMapAtstart(null, ((methodLabel->address)) + cbNoSwitchEntryOffset);
	totalSize = roundUpToMethodAlignment(backEnd(), (headerSize + codeSize) + mapSize);
	if (totalSize > MaxMethodSize) {
		return ((CogMethod *) MethodTooBig);
	}
	startAddress = allocate(totalSize);
	if (startAddress == 0) {
		return ((CogMethod *) InsufficientCodeSpace);
	}
	assert((startAddress + cbEntryOffset) == ((fullBlockEntry->address)));
	assert((startAddress + cbNoSwitchEntryOffset) == ((fullBlockNoContextSwitchEntry->address)));
	result = outputInstructionsAt(startAddress + headerSize);
	assert(((startAddress + headerSize) + codeSize) == result);
	padIfPossibleWithStopsFromto(backEnd, result, ((startAddress + totalSize) - mapSize) - 1);
	generateMapAtstart((startAddress + totalSize) - 1, startAddress + cbNoSwitchEntryOffset);
	flag("TOCHECK");
	method = ((CogMethod *) ((((usqInt)startAddress)) + codeToDataDelta));
	fillInMethodHeadersizeselector(method, totalSize, nilObject());
	(method->cpicHasMNUCaseOrCMIsFullBlock = 1);
	flushICacheFromto(backEnd, startAddress, startAddress + totalSize);
	return ((CogMethod *) startAddress);
}


/*	We handle jump sizing simply. First we make a pass that asks each
	instruction to compute its maximum size. Then we make a pass that
	sizes jumps based on the maxmimum sizes. Then we make a pass
	that fixes up jumps. When fixing up a jump the jump is not allowed to
	choose a smaller offset but must stick to the size set in the second pass. */

	/* Cogit>>#generateCogMethod: */
static CogMethod * NoDbgRegParms
generateCogMethod(sqInt selector)
{
    sqInt codeSize;
    usqIntptr_t headerSize;
    sqInt mapSize;
    sqInt result;
    usqInt startAddress;
    sqInt totalSize;

	headerSize = sizeof(CogMethod);
	(methodLabel->address = freeStart());
	computeMaximumSizes();
	concretizeAt(methodLabel, freeStart());
	codeSize = generateInstructionsAt(((methodLabel->address)) + headerSize);
	mapSize = generateMapAtstart(null, ((methodLabel->address)) + cmNoCheckEntryOffset);
	totalSize = roundUpToMethodAlignment(backEnd(), (headerSize + codeSize) + mapSize);
	if (totalSize > MaxMethodSize) {
		return ((CogMethod *) MethodTooBig);
	}
	startAddress = allocate(totalSize);
	if (startAddress == 0) {
		return ((CogMethod *) InsufficientCodeSpace);
	}
	assert((startAddress + cmEntryOffset) == ((entry->address)));
	assert((startAddress + cmNoCheckEntryOffset) == ((noCheckEntry->address)));
	result = outputInstructionsAt(startAddress + headerSize);
	assert(((startAddress + headerSize) + codeSize) == result);
	padIfPossibleWithStopsFromto(backEnd, result, ((startAddress + totalSize) - mapSize) - 1);
	generateMapAtstart((startAddress + totalSize) - 1, startAddress + cmNoCheckEntryOffset);
	fillInBlockHeadersAt(startAddress);
	fillInMethodHeadersizeselector(((CogMethod *) ((((usqInt)startAddress)) + codeToDataDelta)), totalSize, selector);
	flushICacheFromto(backEnd, startAddress, startAddress + totalSize);
	return ((CogMethod *) startAddress);
}


/*	Generate the method map at addressrNull (or compute it if addressOrNull is
	null). Answer the length of the map in byes. Each entry in the map is in
	two parts. In the
	least signficant bits are a displacement of how far from the start or
	previous entry,
	unless it is an IsAnnotationExtension byte, in which case those bits are
	the extension.
	In the most signficant bits are the type of annotation at the point
	reached. A null
	byte ends the map. */

	/* Cogit>>#generateMapAt:start: */
static sqInt NoDbgRegParms
generateMapAtstart(usqInt addressOrNull, usqInt startAddress)
{
    unsigned char annotation;
    sqInt delta;
    sqInt i;
    AbstractInstruction *instruction;
    sqInt length;
    usqInt location;
    sqInt mapEntry;
    sqInt maxDelta;
    usqInt mcpc;

	length = 0;
	location = startAddress;
	for (i = 0; i < opcodeIndex; i += 1) {
		instruction = abstractInstructionAt(i);
		annotation = (instruction->annotation);
		if (!(annotation == null)) {
			/* begin assertValidAnnotation:for: */
			assert((annotation != (getIsObjectReference()))
			 || (((instruction->opcode)) == Literal));
			mcpc = (((instruction->opcode)) == Literal
				? (instruction->address)
				: ((instruction->address)) + ((instruction->machineCodeSize)));
			while (((delta = (mcpc - location) / 4 /* codeGranularity */)) > DisplacementMask) {
				maxDelta = (((((delta < MaxX2NDisplacement) ? delta : MaxX2NDisplacement)) | DisplacementMask) - DisplacementMask);
				assert((((usqInt)(maxDelta)) >> AnnotationShift) <= DisplacementMask);
				if (!(addressOrNull == null)) {
					/* begin addToMap:instruction:byte:at:for: */
					codeByteAtput(addressOrNull - length, (((usqInt)(maxDelta)) >> AnnotationShift) + DisplacementX2N);
				}
				location += maxDelta * 4 /* codeGranularity */;
				length += 1;
			}
			if (!(addressOrNull == null)) {
				mapEntry = delta + (((sqInt)((usqInt)((((annotation < IsSendCall) ? annotation : IsSendCall))) << AnnotationShift)));
				/* begin addToMap:instruction:byte:at:for: */
				codeByteAtput(addressOrNull - length, mapEntry);
			}
			location += delta * 4 /* codeGranularity */;
			length += 1;
			if (annotation > IsSendCall) {

				/* Add the necessary IsAnnotationExtension */
				if (!(addressOrNull == null)) {
					mapEntry = (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift))) + (annotation - IsSendCall);
					/* begin addToMap:instruction:byte:at:for: */
					codeByteAtput(addressOrNull - length, mapEntry);
				}
				length += 1;
			}
		}
	}
	if (!(addressOrNull == null)) {
		/* begin addToMap:instruction:byte:at:for: */
		codeByteAtput(addressOrNull - length, MapEnd);
	}
	return length + 1;
}


/*	Generate the prototype OpenPIC to determine how much space an open PIC
	takes. 
 */
/*	stack allocate the various collections so that they
	are effectively garbage collected on return. */

	/* Cogit>>#generateOpenPICPrototype */
static void
generateOpenPICPrototype(void)
{
    sqInt codeSize;
    sqInt fixupSize;
    sqInt mapSize;
    sqInt opcodeSize;

	/* begin allocateOpcodes:bytecodes: */
	numAbstractOpcodes = 100;
	opcodeSize = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupSize = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	abstractOpcodes = alloca(opcodeSize + fixupSize);
	bzero(abstractOpcodes, opcodeSize + fixupSize);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeSize));
	zeroOpcodeIndexForNewOpcodes();
	labelCounter = 0;
	(methodLabel->address = methodZoneBase);
	(methodLabel->dependent = null);
	compileOpenPICnumArgs(specialSelector(0), numRegArgs());
	computeMaximumSizes();
	concretizeAt(methodLabel, methodZoneBase);
	codeSize = generateInstructionsAt(methodZoneBase + (sizeof(CogMethod)));
	mapSize = generateMapAtstart(null, methodZoneBase + cmNoCheckEntryOffset);
	openPICSize = (roundUpLength((sizeof(CogMethod)) + codeSize)) + (roundUpToMethodAlignment(backEnd(), mapSize));
}


/*	Generate the run-time entries at the base of the native code zone and
	update the base.
 */

	/* Cogit>>#generateRunTimeTrampolines */
static void
generateRunTimeTrampolines(void)
{
    sqInt operandTwo;
    sqInt operandTwo2;

	ceSendMustBeBooleanAddFalseTrampoline = genMustBeBooleanTrampolineForcalled(falseObject(), "ceSendMustBeBooleanAddFalseTrampoline");
	ceSendMustBeBooleanAddTrueTrampoline = genMustBeBooleanTrampolineForcalled(trueObject(), "ceSendMustBeBooleanAddTrueTrampoline");
	/* begin genNonLocalReturnTrampoline */
	zeroOpcodeIndex();
	/* begin gen:operand:literal: */
	operandTwo2 = instructionPointerAddress();
	checkLiteralforInstruction(operandTwo2, genoperandoperand(MoveRAw, LinkReg, operandTwo2));
	ceNonLocalReturnTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceNonLocalReturn, "ceNonLocalReturnTrampoline", 1, ReceiverResultReg, null, null, null, 0 /* emptyRegisterMask */, 0, NoReg, 1);
	/* begin genCheckForInterruptsTrampoline */
	zeroOpcodeIndex();
	/* begin gen:operand:literal: */
	operandTwo = instructionPointerAddress();
	checkLiteralforInstruction(operandTwo, genoperandoperand(MoveRAw, LinkReg, operandTwo));
	ceCheckForInterruptTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceCheckForInterrupt, "ceCheckForInterruptTrampoline", 0, null, null, null, null, 0 /* emptyRegisterMask */, 0, NoReg, 1);
	ceFetchContextInstVarTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceContextinstVar, "ceFetchContextInstVarTrampoline", 2, ReceiverResultReg, SendNumArgsReg, null, null, 0 /* emptyRegisterMask */, 1, SendNumArgsReg, 0);
	ceStoreContextInstVarTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceContextinstVarvalue, "ceStoreContextInstVarTrampoline", 3, ReceiverResultReg, SendNumArgsReg, ClassReg, null, 0 /* emptyRegisterMask */, 1, ReceiverResultReg, 0);

	/* ceInvokeInterpreter is an optimization and a work-around. Historically we used setjmp/longjmp to reenter the
	   interpreter at the current C stack base.  The C stack base is set at start-up and on each callback enter and
	   callback return. The interpreter must be invoked whenever a non-machine-code method must be run.  That might
	   be when invoking an interpreter method from one of the send linking routines (ceSend:...), or on continuing from
	   an evaluation primitive such as primitiveExecuteMethod.  The problem here is that such primitives could have
	   been invoked by the interpreter or by machine code.  So some form of non-local jump is required. But at least as
	   early as MSVC Community 2017, the Microshaft longjmp performs stack unwinding which gets hoplessly confused
	   (bless its little heart) by any stack switch between machine code and C stack, and raises a spurious
	   Stack cookie instrumentation code detected a stack-based buffer overrun
	   error from the bowels of gs_report.c _GSHandlerCheck.
	   Since the CoInterpreter maintains the base of the C stack in CFramePointer & CStackPointer, it is straight-forward
	   for us to simply call interpret after doing the switch to the C stack, avoiding the stack unwind issue altogether. */
	ceCannotResumeTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceCannotResume, "ceCannotResumeTrampoline", 0, null, null, null, null, 0 /* emptyRegisterMask */, 1, NoReg, 0);

	/* These two are unusual; they are reached by return instructions. */
	ceInvokeInterpret = genInvokeInterpretTrampoline();
	ceReturnToInterpreterTrampoline = genReturnToInterpreterTrampoline();
	ceBaseFrameReturnTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceBaseFrameReturn, "ceBaseFrameReturnTrampoline", 1, ReceiverResultReg, null, null, null, 0 /* emptyRegisterMask */, 0, NoReg, 0);
	ceFFICalloutTrampoline = genFFICalloutTrampoline();
	ceMallocTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceMalloc, "ceMallocTrampoline", 1, ReceiverResultReg, null, null, null, 0 /* emptyRegisterMask */, 1, TempReg, 0);
	ceFreeTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceFree, "ceFreeTrampoline", 1, ReceiverResultReg, null, null, null, 0 /* emptyRegisterMask */, 1, NoReg, 0);
}


/*	Generate a routine ceCaptureCStackPointers that will capture the C stack
	pointer, and, if it is in use, the C frame pointer. These are used in
	trampolines to call
	run-time routines in the interpreter from machine-code. */

	/* Cogit>>#generateStackPointerCapture */
static void
generateStackPointerCapture(void)
{
    usqInt oldMethodZoneBase;
    sqInt oldTrampolineTableIndex;


#  if defined(cFramePointerInUse)
	assertCStackWellAligned();
	generateCaptureCStackPointers(cFramePointerInUse);
#  else

	/* For the benefit of the following assert, assume the minimum at first. */
	cFramePointerInUse = 0;
	assertCStackWellAligned();
	oldMethodZoneBase = methodZoneBase;
	oldTrampolineTableIndex = trampolineTableIndex;
	generateCaptureCStackPointers(1);
	ceCaptureCStackPointers();
	if (!((cFramePointerInUse = checkIfCFramePointerInUse()))) {
		methodZoneBase = oldMethodZoneBase;
		trampolineTableIndex = oldTrampolineTableIndex;
		generateCaptureCStackPointers(0);
	}
#  endif // defined(cFramePointerInUse)
	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
	
#  endif
	assertCStackWellAligned();
}


/*	Generate the run-time entries and exits at the base of the native code
	zone and update the base.
	Read the class-side method trampolines for documentation on the various
	trampolines 
 */

	/* Cogit>>#generateTrampolines */
static void
generateTrampolines(void)
{
    sqInt fixupSize;
    usqInt methodZoneStart;
    sqInt opcodeSize;

	methodZoneStart = methodZoneBase;
	(methodLabel->address = methodZoneStart);
	/* begin allocateOpcodes:bytecodes: */
	numAbstractOpcodes = 80;
	opcodeSize = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupSize = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	abstractOpcodes = alloca(opcodeSize + fixupSize);
	bzero(abstractOpcodes, opcodeSize + fixupSize);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeSize));
	zeroOpcodeIndexForNewOpcodes();
	labelCounter = 0;
	setHasYoungReferent(0);
	generateSendTrampolines();
	generateMissAbortTrampolines();
	generateObjectRepresentationTrampolines();
	generateRunTimeTrampolines();
	generateEnilopmarts();
	generateTracingTrampolines();
	recordGeneratedRunTimeaddress("methodZoneBase", methodZoneBase);
}

	/* Cogit>>#generatorForPC: */
static BytecodeDescriptor * NoDbgRegParms
generatorForPC(sqInt pc)
{
	return generatorAt(bytecodeSetOffset + (fetchByteofObject(pc, methodObj)));
}

	/* Cogit>>#genFFICalloutTrampoline */
static usqInt
genFFICalloutTrampoline(void)
{
    sqInt operandOne1;
    sqInt operandTwo;
    usqInt startAddress;

	zeroOpcodeIndexForNewOpcodes();
	/* begin gen:operand:literal: */
	operandTwo = instructionPointerAddress();
	checkLiteralforInstruction(operandTwo, genoperandoperand(MoveRAw, LinkReg, operandTwo));
	/* begin CallR: */
	genoperand(CallR, TempReg);
	/* begin gen:literal:operand: */
	operandOne1 = instructionPointerAddress();
	checkLiteralforInstruction(operandOne1, genoperandoperand(MoveAwR, operandOne1, LinkReg));
	genoperand(RetN, 0);
	startAddress = methodZoneBase;
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress("ceFFICalloutTrampoline", startAddress);
	recordRunTimeObjectReferences();
	return startAddress;
}


/*	Generate a pair of routines that answer the frame pointer, and the stack
	pointer immediately
	after a leaf call, used for checking stack pointer alignment, frame
	pointer usage, etc. N.B.
	these are exported to the CoInterpreter et al via Cogit
	class>>mustBeGlobal:. 
 */

	/* Cogit>>#genGetLeafCallStackPointers */
static void
genGetLeafCallStackPointers(void)
{
    sqInt fixupSize;
    sqInt opcodeSize;
    usqInt startAddress;

	/* begin allocateOpcodes:bytecodes: */
	numAbstractOpcodes = 4;
	opcodeSize = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupSize = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	abstractOpcodes = alloca(opcodeSize + fixupSize);
	bzero(abstractOpcodes, opcodeSize + fixupSize);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeSize));
	zeroOpcodeIndexForNewOpcodes();
	labelCounter = 0;
	startAddress = methodZoneBase;
	genoperandoperand(MoveRR, FPReg, ABIResultReg);
	genoperand(RetN, 0);
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress("ceGetFP", startAddress);
	ceGetFP = ((usqIntptr_t (*)(void)) startAddress);
	startAddress = methodZoneBase;
	zeroOpcodeIndex();
	genoperandoperand(MoveRR, NativeSPReg, ABIResultReg);
	genoperand(RetN, 0);
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress("ceGetSP", startAddress);
	ceGetSP = ((usqIntptr_t (*)(void)) startAddress);
}


/*	Generate the abort for a PIC. This abort performs either a call of
	ceInterpretMethodFromPIC:receiver: to handle invoking an uncogged target
	or a call of ceMNUFromPICMNUMethod:receiver: to handle an MNU dispatch
	in a closed PIC. It distinguishes the two by testing ClassReg. If the
	register is zero then this is an MNU.
	
	This poses a problem in 32-bit Spur, where zero is the cache tag for
	immediate characters (tag pattern 2r10) because SmallIntegers have tag
	patterns 2r11
	and 2r01, so anding with 1 reduces these to 0 & 1. We solve the ambiguity
	by patching send sites with a 0 cache tag to open PICs instead of closed
	PICs.  */

	/* Cogit>>#genInnerPICAbortTrampoline: */
static usqInt NoDbgRegParms
genInnerPICAbortTrampoline(char *name)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *jumpMNUCase;

	/* begin CmpCq:R: */
	anInstruction = genoperandoperand(CmpCqR, 0 /* picAbortDiscriminatorValue */, ClassReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0 /* picAbortDiscriminatorValue */));
	}
	jumpMNUCase = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultReg(ceInterpretMethodFromPICreceiver, 2, SendNumArgsReg, ReceiverResultReg, null, null, 0 /* emptyRegisterMask */, 0, NoReg);
	jmpTarget(jumpMNUCase, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceMNUFromPICMNUMethodreceiver, name, 2, SendNumArgsReg, ReceiverResultReg, null, null, 0 /* emptyRegisterMask */, 0, NoReg, 1);
}


/*	Switch to the C stack (do *not* save the Smalltalk stack pointers;
	this is the caller's responsibility), and invoke interpret PDQ. */

	/* Cogit>>#genInvokeInterpretTrampoline */
static void (*genInvokeInterpretTrampoline(void))(void)
{
    AbstractInstruction *anInstruction;
    sqInt operandOne;
    sqInt quickConstant;
    usqInt startAddress;

	startAddress = methodZoneBase;
	zeroOpcodeIndex();
	/* begin MoveCq:R: */
	quickConstant = varBaseAddress();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, quickConstant, VarBaseReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	if (cFramePointerInUse) {
		genLoadCStackPointers(backEnd);
	}
	else {
		genLoadCStackPointer(backEnd);
	}
	genMarshallNArgsargargargarg(backEnd, 0, null, null, null, null);
	/* begin gen:literal:operand: */
	operandOne = cReturnAddressAddress();
	checkLiteralforInstruction(operandOne, genoperandoperand(MoveAwR, operandOne, LinkReg));
	/* begin JumpFull: */
	checkLiteralforInstruction(((sqInt)(((usqInt)interpret))), genoperand(JumpFull, ((sqInt)(((usqInt)interpret)))));
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress("ceInvokeInterpret", startAddress);
	return ((void (*)(void)) startAddress);
}


/*	The in-line cache for a send is implemented as a constant load into
	ClassReg. We always use a 32-bit load, even in 64-bits.
	
	In the initial (unlinked) state the in-line cache is notionally loaded
	with the selector.
	But since in 64-bits an arbitrary selector oop won't fit in a 32-bit
	constant load, we
	instead load the cache with the selector's index, either into the literal
	frame of the
	current method, or into the special selector array. Negative values are
	1-relative indices into the special selector array.
	
	When a send is linked, the load of the selector, or selector index, is
	overwritten with a
	load of the receiver's class, or class tag. Hence, the 64-bit VM is
	currently constrained
	to use class indices as cache tags. If out-of-line literals are used,
	distinct caches /must
	not/ share acche locations, for if they do, send cacheing will be confused
	by the sharing.
	Hence we use the MoveUniqueC32:R: instruction that will not share literal
	locations.  */

	/* Cogit>>#genLoadInlineCacheWithSelector: */
static void NoDbgRegParms
genLoadInlineCacheWithSelector(sqInt selectorIndex)
{
    AbstractInstruction *anInstruction;
    sqInt cacheValue;
    AbstractInstruction *existingInst;
    sqInt i;
    sqInt iLimiT;
    sqInt initialNumLiterals;
    AbstractInstruction *literalInstruction;
    AbstractInstruction *litInst;
    AbstractInstruction *newInst;
    AbstractInstruction *newLiterals;
    sqInt opcode;
    sqInt selector;

	assert((selectorIndex < 0
		? (((-selectorIndex) >= 1) && ((-selectorIndex) <= (numSpecialSelectors())))
		: ((selectorIndex >= 0) && (selectorIndex <= ((literalCountOf(methodObj)) - 1)))));
	selector = (selectorIndex < 0
		? specialSelector(-1 - selectorIndex)
		: getLiteral(selectorIndex));
	assert(addressCouldBeOop(selector));
	if (isNonImmediate(selector)) {
		setHasMovableLiteral(1);
	}
	if (isYoung(selector)) {
		setHasYoungReferent(1);
	}
	cacheValue = selector;
	/* begin gen:uniqueLiteral32:operand: */
	opcode = MoveCwR;
	/* begin uniqueLiteral32:forInstruction: */
	anInstruction = genoperandoperand(opcode, cacheValue, ClassReg);
	assert(usesOutOfLineLiteral(anInstruction));
	/* begin allocateLiteral: */
	if (nextLiteralIndex >= literalsSize) {
		/* begin allocateLiterals: */
		initialNumLiterals = literalsSize + 8;
		if (initialNumLiterals > literalsSize) {

			/* Must copy across state (not using realloc, cuz...) and
			   must also update existing instructions to refer to the new ones...
			   It's either this or modify all generation routines to be able to retry
			   with more literals after running out of literals. */
			newLiterals = calloc(initialNumLiterals, sizeof(CogAbstractInstruction));
			if (!(literals == null)) {
				for (i = 0; i < nextLiteralIndex; i += 1) {
					existingInst = literalInstructionAt(i);
					newInst = (&(newLiterals[i]));
					cloneLiteralFrom(newInst, existingInst);
					assert(((existingInst->dependent)) == null);
					(existingInst->dependent = newInst);
				}
				for (i = 0, iLimiT = (opcodeIndex - 1); i <= iLimiT; i += 1) {
					existingInst = abstractInstructionAt(i);
					if ((((existingInst->dependent)) != null)
					 && (((((existingInst->dependent))->opcode)) == Literal)) {
						(existingInst->dependent = (((existingInst->dependent))->dependent));
					}
				}
			}
			free(literals);
			literals = newLiterals;
			literalsSize = initialNumLiterals;
		}
	}
	litInst = literalInstructionAt(nextLiteralIndex);
	initializeUniqueLiteral(litInst, cacheValue);

	/* Record the opcodeIndex of the first dependent instruction (the first instruction that references an out-of-line literal) */
	nextLiteralIndex += 1;
	if (firstOpcodeIndex > opcodeIndex) {
		firstOpcodeIndex = opcodeIndex - 1;
	}
	literalInstruction = litInst;
	(anInstruction->dependent = literalInstruction);
}

	/* Cogit>>#genReturnToInterpreterTrampoline */
static usqInt
genReturnToInterpreterTrampoline(void)
{
    AbstractInstruction *anInstruction;
    sqInt operandOne;
    sqInt operandTwo;
    usqInt startAddress;

	startAddress = methodZoneBase;
	zeroOpcodeIndex();
	genoperand(PushR, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, FoxIFSavedIP, FPReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(FoxIFSavedIP));
	}
	/* begin gen:operand:literal: */
	operandTwo = instructionPointerAddress();
	checkLiteralforInstruction(operandTwo, genoperandoperand(MoveRAw, TempReg, operandTwo));
	genSmalltalkToCStackSwitch(0);
	genMarshallNArgsargargargarg(backEnd, 0, null, null, null, null);
	/* begin gen:literal:operand: */
	operandOne = cReturnAddressAddress();
	checkLiteralforInstruction(operandOne, genoperandoperand(MoveAwR, operandOne, LinkReg));
	/* begin JumpFull: */
	checkLiteralforInstruction(((sqInt)(((usqInt)interpret))), genoperand(JumpFull, ((sqInt)(((usqInt)interpret)))));
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress("ceReturnToInterpreterTrampoline", startAddress);
	return startAddress;
}


/*	If the client requires, then on an ARM-like RISC processor, the return
	address needs to
	be pushed to the stack so that the interpreter sees the same stack layout
	as on CISC.
 */

	/* Cogit>>#genSmalltalkToCStackSwitch: */
static sqInt NoDbgRegParms
genSmalltalkToCStackSwitch(sqInt pushLinkReg)
{
	if (pushLinkReg) {
		genoperand(PushR, LinkReg);
	}
	genSaveStackPointers(backEnd);
	if (cFramePointerInUse) {
		genLoadCStackPointers(backEnd);
	}
	else {
		genLoadCStackPointer(backEnd);
	}
	return 0;
}


/*	Generate a trampoline with one argument that answers a result.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#genTrampolineFor:called:arg:floatResult: */
static usqInt NoDbgRegParms
genTrampolineForcalledargfloatResult(void *aRoutine, char *aString, sqInt regOrConst0, sqInt resultReg)
{
	return genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegfloatResultRegappendOpcodes(aRoutine, aString, 1, regOrConst0, null, null, null, 0 /* emptyRegisterMask */, 1, resultReg, 0);
}


/*	Generate a trampoline with one argument that answers a result.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#genTrampolineFor:called:arg:result:result: */
static usqInt NoDbgRegParms
genTrampolineForcalledargresultresult(void *aRoutine, char *aString, sqInt regOrConst0, sqInt resultReg, sqInt resultReg2)
{
	return genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegresultRegappendOpcodes(aRoutine, aString, 1, regOrConst0, null, null, null, 0 /* emptyRegisterMask */, 1, resultReg, resultReg2, 0);
}


/*	Generate a trampoline with one argument that answers a result.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#genTrampolineFor:called:floatArg:result: */
static usqInt NoDbgRegParms
genTrampolineForcalledfloatArgresult(void *aRoutine, char *aString, sqInt regOrConst0, sqInt resultReg)
{
	return genTrampolineForcallednumArgsfloatArgfloatArgfloatArgfloatArgregsToSavepushLinkRegresultRegappendOpcodes(aRoutine, aString, 1, regOrConst0, null, null, null, 0 /* emptyRegisterMask */, 1, resultReg, 0);
}


/*	Generate a trampoline with up to four arguments. Generate either a call or
	a jump to aRoutineOrNil
	as requested by callJumpBar. If generating a call and resultRegOrNone is
	not NoReg pass the C result
	back in resultRegOrNone.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#genTrampolineFor:called:numArgs:arg:arg:arg:arg:regsToSave:pushLinkReg:floatResultReg:appendOpcodes: */
static usqInt NoDbgRegParms
genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegfloatResultRegappendOpcodes(void *aRoutine, char *trampolineName, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt appendBoolean)
{
    usqInt startAddress;

	startAddress = methodZoneBase;
	if (!appendBoolean) {
		zeroOpcodeIndex();
	}
	compileTrampolineFornumArgsargargargargregsToSavepushLinkRegfloatResultReg(aRoutine, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3, regMask, pushLinkReg, resultRegOrNone);
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress(trampolineName, startAddress);
	recordRunTimeObjectReferences();
	return startAddress;
}


/*	Generate a trampoline with up to four arguments. Generate either a call or
	a jump to aRoutineOrNil
	as requested by callJumpBar. If generating a call and resultRegOrNone is
	not NoReg pass the C result
	back in resultRegOrNone.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#genTrampolineFor:called:numArgs:arg:arg:arg:arg:regsToSave:pushLinkReg:resultReg:appendOpcodes: */
static usqInt NoDbgRegParms
genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(void *aRoutine, char *trampolineName, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt appendBoolean)
{
    usqInt startAddress;

	startAddress = methodZoneBase;
	if (!appendBoolean) {
		zeroOpcodeIndex();
	}
	compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultReg(aRoutine, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3, regMask, pushLinkReg, resultRegOrNone);
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress(trampolineName, startAddress);
	recordRunTimeObjectReferences();
	/* begin assertValidDualZoneFrom:to: */
#  if DUAL_MAPPED_CODE_ZONE
	assertCoherentCodeAtdelta(backEnd, codeBase + cmNoCheckEntryOffset, codeToDataDelta);
#  endif
	return startAddress;
}


/*	Generate a trampoline with up to four arguments. Generate either a call or
	a jump to aRoutineOrNil
	as requested by callJumpBar. If generating a call and resultRegOrNone is
	not NoReg pass the C result
	back in resultRegOrNone.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#genTrampolineFor:called:numArgs:arg:arg:arg:arg:regsToSave:pushLinkReg:resultReg:resultReg:appendOpcodes: */
static usqInt NoDbgRegParms
genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegresultRegappendOpcodes(void *aRoutine, char *trampolineName, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt resultReg2OrNone, sqInt appendBoolean)
{
    usqInt startAddress;

	startAddress = methodZoneBase;
	if (!appendBoolean) {
		zeroOpcodeIndex();
	}
	compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultRegresultReg(aRoutine, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3, regMask, pushLinkReg, resultRegOrNone, resultReg2OrNone);
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress(trampolineName, startAddress);
	recordRunTimeObjectReferences();
	return startAddress;
}


/*	Generate a trampoline with up to four arguments. Generate either a call or
	a jump to aRoutineOrNil
	as requested by callJumpBar. If generating a call and resultRegOrNone is
	not NoReg pass the C result
	back in resultRegOrNone.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#genTrampolineFor:called:numArgs:floatArg:floatArg:floatArg:floatArg:regsToSave:pushLinkReg:resultReg:appendOpcodes: */
static usqInt NoDbgRegParms
genTrampolineForcallednumArgsfloatArgfloatArgfloatArgfloatArgregsToSavepushLinkRegresultRegappendOpcodes(void *aRoutine, char *trampolineName, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt appendBoolean)
{
    usqInt startAddress;

	startAddress = methodZoneBase;
	if (!appendBoolean) {
		zeroOpcodeIndex();
	}
	compileTrampolineFornumArgsfloatArgfloatArgfloatArgfloatArgregsToSavepushLinkRegresultReg(aRoutine, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3, regMask, pushLinkReg, resultRegOrNone);
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress(trampolineName, startAddress);
	recordRunTimeObjectReferences();
	return startAddress;
}


/*	To return from a trampoline call we have to take the return address off
	the stack,
	iof it has been saved */

	/* Cogit>>#genTrampolineReturn: */
static void NoDbgRegParms
genTrampolineReturn(sqInt lnkRegWasPushed)
{
	if (lnkRegWasPushed
	 && (1)) {
		genoperand(PopR, PCReg);
	}
	else {
		genoperand(RetN, 0);
	}
}


/*	<Integer> */

	/* Cogit>>#gen: */
static AbstractInstruction * NoDbgRegParms
gen(sqInt opcode)
{
    AbstractInstruction *abstractInstruction;

	assert(opcodeIndex < numAbstractOpcodes);
	abstractInstruction = abstractInstructionAt(opcodeIndex);
	opcodeIndex += 1;
	(abstractInstruction->opcode = opcode);
	return abstractInstruction;
}


/*	<Integer> */
/*	<Integer|CogAbstractInstruction> */

	/* Cogit>>#gen:operand: */
static AbstractInstruction * NoDbgRegParms
genoperand(sqInt opcode, sqInt operand)
{
    AbstractInstruction *abstractInstruction;

	assert(opcodeIndex < numAbstractOpcodes);
	abstractInstruction = abstractInstructionAt(opcodeIndex);
	opcodeIndex += 1;
	(abstractInstruction->opcode = opcode);
	((abstractInstruction->operands))[0] = operand;
	return abstractInstruction;
}


/*	<Integer> */
/*	<Integer|CogAbstractInstruction> */
/*	<Integer|CogAbstractInstruction> */

	/* Cogit>>#gen:operand:operand: */
static AbstractInstruction * NoDbgRegParms
genoperandoperand(sqInt opcode, sqInt operandOne, sqInt operandTwo)
{
    AbstractInstruction *abstractInstruction;

	assert(opcodeIndex < numAbstractOpcodes);
	abstractInstruction = abstractInstructionAt(opcodeIndex);
	opcodeIndex += 1;
	(abstractInstruction->opcode = opcode);
	((abstractInstruction->operands))[0] = operandOne;
	((abstractInstruction->operands))[1] = operandTwo;
	return abstractInstruction;
}


/*	<Integer> */
/*	<Integer|CogAbstractInstruction> */
/*	<Integer|CogAbstractInstruction> */
/*	<Integer|CogAbstractInstruction> */

	/* Cogit>>#gen:operand:operand:operand: */
static AbstractInstruction * NoDbgRegParms
genoperandoperandoperand(sqInt opcode, sqInt operandOne, sqInt operandTwo, sqInt operandThree)
{
    AbstractInstruction *abstractInstruction;

	assert(opcodeIndex < numAbstractOpcodes);
	abstractInstruction = abstractInstructionAt(opcodeIndex);
	opcodeIndex += 1;
	(abstractInstruction->opcode = opcode);
	((abstractInstruction->operands))[0] = operandOne;
	((abstractInstruction->operands))[1] = operandTwo;
	((abstractInstruction->operands))[2] = operandThree;
	return abstractInstruction;
}

	/* Cogit>>#getLiteral: */
static sqInt NoDbgRegParms
getLiteral(sqInt litIndex)
{
	if (maxLitIndex < litIndex) {
		maxLitIndex = litIndex;
	}
	return literalofMethod(litIndex, methodObj);
}


/*	Access for the literal manager. */

	/* Cogit>>#getOpcodeIndex */
static sqInt
getOpcodeIndex(void)
{
	return opcodeIndex;
}

	/* Cogit>>#incrementUsageOfTargetIfLinkedSend:mcpc:ignored: */
static sqInt NoDbgRegParms
incrementUsageOfTargetIfLinkedSendmcpcignored(sqInt annotation, char *mcpc, sqInt superfluity)
{
    sqInt entryPoint;
    sqInt offset1;
    sqInt *sendTable1;
    CogMethod *targetMethod1;

	if (annotation >= IsSendCall) {
		assert(annotation != IsNSSendCall);
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint > methodZoneBase) {

			/* It's a linked send. */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
						assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint - offset1));
			if (((targetMethod1->cmUsageCount)) < (CMMaxUsageCount / 2)) {
				((((CogMethod *) ((((usqInt)targetMethod1)) + codeToDataDelta)))->cmUsageCount = ((targetMethod1->cmUsageCount)) + 1);
			}
		}
	}
	return 0;
}


/*	Answer a usage count that reflects likely long-term usage. */

	/* Cogit>>#initialClosedPICUsageCount */
static sqInt
initialClosedPICUsageCount(void)
{
	return CMMaxUsageCount / 2;
}

	/* Cogit>>#initializeBackend */
static void
initializeBackend(void)
{
    AbstractInstruction *existingInst;
    sqInt i;
    sqInt iLimiT;
    AbstractInstruction *newInst;
    AbstractInstruction *newLiterals;

	(methodLabel->machineCodeSize = 0);
	(methodLabel->opcode = Label);
	((methodLabel->operands))[0] = 0;
	((methodLabel->operands))[1] = 0;
	assert((!((registerMaskFor(VarBaseReg)) & CallerSavedRegisterMask)));
	varBaseAddress = computeGoodVarBaseAddress();
	assert((stackLimitAddress()) >= varBaseAddress);
	assert((cStackPointerAddress()) >= varBaseAddress);
	assert((cFramePointerAddress()) >= varBaseAddress);
	assert((cReturnAddressAddress()) >= varBaseAddress);
	assert((nextProfileTickAddress()) >= varBaseAddress);
	/* begin allocateLiterals: */
	if (4 > literalsSize) {

		/* Must copy across state (not using realloc, cuz...) and
		   must also update existing instructions to refer to the new ones...
		   It's either this or modify all generation routines to be able to retry
		   with more literals after running out of literals. */
		newLiterals = calloc(4, sizeof(CogAbstractInstruction));
		if (!(literals == null)) {
			for (i = 0; i < nextLiteralIndex; i += 1) {
				existingInst = literalInstructionAt(i);
				newInst = (&(newLiterals[i]));
				cloneLiteralFrom(newInst, existingInst);
				assert(((existingInst->dependent)) == null);
				(existingInst->dependent = newInst);
			}
			for (i = 0, iLimiT = (opcodeIndex - 1); i <= iLimiT; i += 1) {
				existingInst = abstractInstructionAt(i);
				if ((((existingInst->dependent)) != null)
				 && (((((existingInst->dependent))->opcode)) == Literal)) {
					(existingInst->dependent = (((existingInst->dependent))->dependent));
				}
			}
		}
		free(literals);
		literals = newLiterals;
		literalsSize = 4;
	}
	/* begin resetLiterals */

	/* an impossibly high value */
	firstOpcodeIndex = 0x10000;
	nextLiteralIndex = (lastDumpedLiteralIndex = 0);
	}

	/* Cogit>>#initializeCodeZoneFrom:upTo: */
void
initializeCodeZoneFromupTo(sqInt startAddress, sqInt endAddress)
{
    sqInt fixupSize;
    sqInt numberOfAbstractOpcodes;
    sqInt opcodeSize;
    usqInt startAddress1;

	initializeBackend();
	sqMakeMemoryExecutableFromToCodeToDataDelta(startAddress, endAddress, 
#  if DUAL_MAPPED_CODE_ZONE
		(&codeToDataDelta)
#  else
		null
#  endif
		);
	codeBase = (methodZoneBase = startAddress);
	stopsFromto(backEnd, startAddress, endAddress - 1);
	/* begin manageFrom:to: */
	mzFreeStart = (baseAddress = methodZoneBase);
	youngReferrers = (limitAddress = endAddress);
	openPICList = null;
	methodBytesFreedSinceLastCompaction = 0;
	methodCount = 0;
	/* begin computeAllocationThreshold */
	allocationThreshold = ((((((usqInt)((limitAddress - baseAddress) * thresholdRatio))) + ((zoneAlignment()) - 1)) & ~7)) + baseAddress;
	assertValidDualZone();
	/* begin maybeGenerateCacheFlush */
	/* begin generateVMOwnerLockFunctions */
#  if COGMTVM
	/* begin allocateOpcodes:bytecodes: */
	numberOfAbstractOpcodes = numLowLevelLockOpcodes(backEnd);
	numAbstractOpcodes = numberOfAbstractOpcodes;
	opcodeSize = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupSize = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	abstractOpcodes = alloca(opcodeSize + fixupSize);
	bzero(abstractOpcodes, opcodeSize + fixupSize);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeSize));
	zeroOpcodeIndexForNewOpcodes();
	labelCounter = 0;
	zeroOpcodeIndex();
	startAddress1 = methodZoneBase;
	generateLowLevelTryLock(backEnd, vmOwnerAddress());
	outputInstructionsForGeneratedRuntimeAt(startAddress1);
	recordGeneratedRunTimeaddress("ceTryLockVMOwner", startAddress1);
	ceTryLockVMOwner = ((usqIntptr_t (*)(usqIntptr_t)) startAddress1);
#  endif // COGMTVM
	genGetLeafCallStackPointers();
	generateStackPointerCapture();
	generateTrampolines();
	computeEntryOffsets();
	computeFullBlockEntryOffsets();
	generateClosedPICPrototype();
	alignMethodZoneBase();
	flushICacheFromto(backEnd, startAddress, ((usqInt)methodZoneBase));
	/* begin maybeFlushWritableZoneFrom:to: */
#  if DUAL_MAPPED_CODE_ZONE
	if (codeToDataDelta > 0) {
		flushDCacheFromto(backEnd, startAddress, ((usqInt)methodZoneBase));
	}
#  endif
	/* begin manageFrom:to: */
	mzFreeStart = (baseAddress = methodZoneBase);
	youngReferrers = (limitAddress = endAddress);
	openPICList = null;
	methodBytesFreedSinceLastCompaction = 0;
	methodCount = 0;
	/* begin computeAllocationThreshold */
	allocationThreshold = ((((((usqInt)((limitAddress - baseAddress) * thresholdRatio))) + ((zoneAlignment()) - 1)) & ~7)) + baseAddress;
	generateOpenPICPrototype();
}


/*	Answer a usage count that reflects likely long-term usage.
	Answer 1 for non-primitives or quick primitives (inst var accessors),
	2 for methods with interpreter primitives, and 3 for compiled primitives. */

	/* Cogit>>#initialMethodUsageCount */
static sqInt
initialMethodUsageCount(void)
{
	if ((primitiveIndex == 1)
	 || (isQuickPrimitiveIndex(primitiveIndex))) {
		return 1;
	}
	if (!(primitiveGeneratorOrNil())) {
		return 2;
	}
	return 3;
}


/*	Answer a usage count that reflects likely long-term usage. */

	/* Cogit>>#initialOpenPICUsageCount */
static sqInt
initialOpenPICUsageCount(void)
{
	return CMMaxUsageCount - 1;
}

	/* Cogit>>#inverseBranchFor: */
static sqInt NoDbgRegParms
inverseBranchFor(sqInt opcode)
{
	switch (opcode) {
	case JumpLongZero:
		return JumpLongNonZero;

	case JumpLongNonZero:
		return JumpLongZero;

	case JumpZero:
		return JumpNonZero;

	case JumpNonZero:
		return JumpZero;

	case JumpNegative:
		return JumpNonNegative;

	case JumpNonNegative:
		return JumpNegative;

	case JumpOverflow:
		return JumpNoOverflow;

	case JumpNoOverflow:
		return JumpOverflow;

	case JumpCarry:
		return JumpNoCarry;

	case JumpNoCarry:
		return JumpCarry;

	case JumpLess:
		return JumpGreaterOrEqual;

	case JumpGreaterOrEqual:
		return JumpLess;

	case JumpGreater:
		return JumpLessOrEqual;

	case JumpLessOrEqual:
		return JumpGreater;

	case JumpBelow:
		return JumpAboveOrEqual;

	case JumpAboveOrEqual:
		return JumpBelow;

	case JumpAbove:
		return JumpBelowOrEqual;

	case JumpBelowOrEqual:
		return JumpAbove;

	default:
		error("Case not found and no otherwise clause");
	}
	error("invalid opcode for inverse");
	return 0;
}


/*	See Cogit class>>initializeAnnotationConstants */

	/* Cogit>>#isPCMappedAnnotation: */
static sqInt NoDbgRegParms
isPCMappedAnnotation(sqInt annotation)
{
	return annotation >= HasBytecodePC;
}

	/* Cogit>>#isPCWithinMethodZone: */
sqInt
isPCWithinMethodZone(void *address)
{
	return (((((usqInt)address)) >= methodZoneBase) && ((((usqInt)address)) <= (freeStart())));
}


/*	Answer if the instruction preceding retpc is a call instruction. */

	/* Cogit>>#isSendReturnPC: */
sqInt
isSendReturnPC(sqInt retpc)
{
    sqInt target;

	if (!(isCallPrecedingReturnPC(backEnd, retpc))) {
		return 0;
	}
	target = callTargetFromReturnAddress(backEnd, retpc);
	return (((target >= firstSend) && (target <= lastSend)))
	 || (((target >= methodZoneBase) && (target <= (freeStart()))));
}


/*	Floating-point jumps are a little weird on some processors. Defer to
	the backEnd to allow it to generate any special code it may need to. */

	/* Cogit>>#JumpFPEqual: */
static AbstractInstruction * NoDbgRegParms
gJumpFPEqual(void *jumpTarget)
{
	/* begin genJumpFPEqual: */
	return genoperand(JumpFPEqual, ((sqInt)jumpTarget));
}


/*	Floating-point jumps are a little weird on some processors. Defer to
	the backEnd to allow it to generate any special code it may need to. */

	/* Cogit>>#JumpFPGreaterOrEqual: */
static AbstractInstruction * NoDbgRegParms
gJumpFPGreaterOrEqual(void *jumpTarget)
{
	/* begin genJumpFPGreaterOrEqual: */
	return genoperand(JumpFPGreaterOrEqual, ((sqInt)jumpTarget));
}


/*	Floating-point jumps are a little weird on some processors. Defer to
	the backEnd to allow it to generate any special code it may need to. */

	/* Cogit>>#JumpFPGreater: */
static AbstractInstruction * NoDbgRegParms
gJumpFPGreater(void *jumpTarget)
{
	/* begin genJumpFPGreater: */
	return genoperand(JumpFPGreater, ((sqInt)jumpTarget));
}


/*	Floating-point jumps are a little weird on some processors. Defer to
	the backEnd to allow it to generate any special code it may need to. */

	/* Cogit>>#JumpFPLessOrEqual: */
static AbstractInstruction * NoDbgRegParms
gJumpFPLessOrEqual(void *jumpTarget)
{
	/* begin genJumpFPLessOrEqual: */
	return genoperand(JumpFPLessOrEqual, ((sqInt)jumpTarget));
}


/*	Floating-point jumps are a little weird on some processors. Defer to
	the backEnd to allow it to generate any special code it may need to. */

	/* Cogit>>#JumpFPLess: */
static AbstractInstruction * NoDbgRegParms
gJumpFPLess(void *jumpTarget)
{
	/* begin genJumpFPLess: */
	return genoperand(JumpFPLess, ((sqInt)jumpTarget));
}


/*	Floating-point jumps are a little weird on some processors. Defer to
	the backEnd to allow it to generate any special code it may need to. */

	/* Cogit>>#JumpFPNotEqual: */
static AbstractInstruction * NoDbgRegParms
gJumpFPNotEqual(void *jumpTarget)
{
	/* begin genJumpFPNotEqual: */
	return genoperand(JumpFPNotEqual, ((sqInt)jumpTarget));
}

	/* Cogit>>#LogicalShiftLeftCq:R: */
static AbstractInstruction * NoDbgRegParms
gLogicalShiftLeftCqR(sqInt quickConstant, sqInt reg)
{
	return genoperandoperand(LogicalShiftLeftCqR, quickConstant, reg);
}


/*	destReg := srcReg << quickConstant */

	/* Cogit>>#LogicalShiftLeftCq:R:R: */
static AbstractInstruction * NoDbgRegParms
gLogicalShiftLeftCqRR(sqInt quickConstant, sqInt srcReg, sqInt destReg)
{
    AbstractInstruction *first;

	return genoperandoperandoperand(LogicalShiftLeftCqRR, quickConstant, srcReg, destReg);
	first = genoperandoperand(MoveRR, srcReg, destReg);
	genoperandoperand(LogicalShiftLeftCqR, quickConstant, destReg);
	return first;
}


/*	destReg := (unsigned)srcReg >> quickConstant */

	/* Cogit>>#LogicalShiftRightCq:R:R: */
static AbstractInstruction * NoDbgRegParms
gLogicalShiftRightCqRR(sqInt quickConstant, sqInt srcReg, sqInt destReg)
{
    AbstractInstruction *first;

	return genoperandoperandoperand(LogicalShiftRightCqRR, quickConstant, srcReg, destReg);
	first = genoperandoperand(MoveRR, srcReg, destReg);
	genoperandoperand(LogicalShiftRightCqR, quickConstant, destReg);
	return first;
}

	/* Cogit>>#lastOpcode */
static AbstractInstruction *
lastOpcode(void)
{
	assert(opcodeIndex > 0);
	return abstractInstructionAt(opcodeIndex - 1);
}

	/* Cogit>>#linkSendAt:in:to:offset:receiver: */
void
linkSendAtintooffsetreceiver(sqInt callSiteReturnAddress, CogMethod *sendingMethod, CogMethod *targetMethod, sqInt theEntryOffset, sqInt receiver)
{
    sqInt extent;
    sqInt inlineCacheTag;

	assert((theEntryOffset == cmEntryOffset)
	 || (theEntryOffset == cmNoCheckEntryOffset));
	assert(((callSiteReturnAddress >= methodZoneBase) && (callSiteReturnAddress <= (freeStart()))));
	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
	
#  endif
	if (theEntryOffset == cmNoCheckEntryOffset) {

		/* no need to change selector cache tag */
		extent = rewriteCallAttarget(backEnd, callSiteReturnAddress, (((sqInt)targetMethod)) + cmNoCheckEntryOffset);
	}
	else {
		inlineCacheTag = inlineCacheTagForInstance(receiver);
		extent = rewriteInlineCacheAttagtarget(backEnd, callSiteReturnAddress, inlineCacheTag, (((sqInt)targetMethod)) + theEntryOffset);
	}
	flushICacheFromto(backEnd, (((usqInt)callSiteReturnAddress)) - extent, ((usqInt)callSiteReturnAddress));
}

	/* Cogit>>#loadBytesAndGetDescriptor */
static BytecodeDescriptor *
loadBytesAndGetDescriptor(void)
{
    BytecodeDescriptor *descriptor;

	byte0 = (fetchByteofObject(bytecodePC, methodObj)) + bytecodeSetOffset;
	descriptor = generatorAt(byte0);
	loadSubsequentBytesForDescriptorat(descriptor, bytecodePC);
	return descriptor;
}

	/* Cogit>>#loadSubsequentBytesForDescriptor:at: */
static void NoDbgRegParms
loadSubsequentBytesForDescriptorat(BytecodeDescriptor *descriptor, sqInt pc)
{
	if (((descriptor->numBytes)) > 1) {
		byte1 = fetchByteofObject(pc + 1, methodObj);
		if (((descriptor->numBytes)) > 2) {
			byte2 = fetchByteofObject(pc + 2, methodObj);
			if (((descriptor->numBytes)) > 3) {
				byte3 = fetchByteofObject(pc + 3, methodObj);
				if (((descriptor->numBytes)) > 4) {
					notYetImplemented();
				}
			}
		}
	}
}


/*	N.B. On certain targets (including X64) this instruction may smash TempReg
	if the target reg is either FPReg or SPReg.
 */

	/* Cogit>>#MoveAw:R: */
static AbstractInstruction * NoDbgRegParms
gMoveAwR(sqInt address, sqInt reg)
{
	/* begin gen:literal:operand: */
	return checkLiteralforInstruction(address, genoperandoperand(MoveAwR, address, reg));
}

	/* Cogit>>#MoveCw:R: */
static AbstractInstruction * NoDbgRegParms
gMoveCwR(sqInt wordConstant, sqInt reg)
{
	/* begin gen:literal:operand: */
	return checkLiteralforInstruction(wordConstant, genoperandoperand(MoveCwR, wordConstant, reg));
}

	/* Cogit>>#MovePerfCnt64R:L: */
static AbstractInstruction * NoDbgRegParms
gMovePerfCnt64RL(sqInt destReg, sqInt liveRegisterMask)
{
	assert(0);
	return genoperandoperand(MovePerfCnt64RL, destReg, liveRegisterMask);
}

	/* Cogit>>#MovePerfCnt64R:R:L: */
static AbstractInstruction * NoDbgRegParms
gMovePerfCnt64RRL(sqInt destRegLo, sqInt destRegHi, sqInt liveRegisterMask)
{
	assert(0);
	return genoperandoperandoperand(MovePerfCnt64RRL, destRegLo, destRegHi, liveRegisterMask);
}


/*	Answer the address of the null byte at the end of the method map. */

	/* Cogit>>#mapEndFor: */
static usqInt NoDbgRegParms
mapEndFor(CogMethod *cogMethod)
{
    usqInt end;

	end = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
	while ((byteAt(end)) != MapEnd) {
		end -= 1;
		assert(end > (firstMappedPCFor(cogMethod)));
	}
	return end;
}


/*	Unlinking/GC/Disassembly support */
/*	most of the time arg is a CogMethod... */

	/* Cogit>>#mapFor:performUntil:arg: */
static sqInt NoDbgRegParms
mapForperformUntilarg(CogMethod *cogMethod, sqInt (*functionSymbol)(sqInt annotation, char *mcpc, CogMethod *arg), CogMethod *arg)
{
    sqInt annotation;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;

	/* begin firstMappedPCFor: */
	mcpc = ((((cogMethod->cmType)) < CMClosedPIC)
	 && ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
		? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
		: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
	map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
	while (((mapByte = byteAt(map))) != MapEnd) {
		if (mapByte >= FirstAnnotation) {

			/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
			mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
			if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
			 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
				annotation += mapByte & DisplacementMask;
				map -= 1;
			}
			result = functionSymbol(annotation, (((char *) mcpc)), arg);
			if (result != 0) {
				return result;
			}
		}
		else {
			if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
				mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
			}
		}
		map -= 1;
	}
	return 0;
}


/*	Remap all object references in the closed PIC. Answer if any references
	are young.
	Set codeModified if any modifications are made. */

	/* Cogit>>#mapObjectReferencesInClosedPIC: */
static sqInt NoDbgRegParms
mapObjectReferencesInClosedPIC(CogMethod *cPIC)
{
    sqInt i;
    sqInt pc;
    sqInt refersToYoung;


	/* first we check the potential method oop load at the beginning of the CPIC */
	pc = addressOfEndOfCaseinCPIC(1, cPIC);

	/* We find the end address of the cPICNumCases'th case and can then just step forward by the case size thereafter */
	refersToYoung = remapMaybeObjRefInClosedPICAt(pc - (jumpLongByteSize(backEnd)));

	/* Next we check the potential class ref in the compare instruction, and the potential method oop load for each case. */
	pc = addressOfEndOfCaseinCPIC((cPIC->cPICNumCases), cPIC);
	for (i = 2; i <= ((cPIC->cPICNumCases)); i += 1) {
		if (remapMaybeObjRefInClosedPICAt((pc - (jumpLongConditionalByteSize(backEnd))) - (cmpC32RTempByteSize(backEnd)))) {
			refersToYoung = 1;
		}
		pc += cPICCaseSize;
	}
	return refersToYoung;
}


/*	Update all references to objects in the generated runtime. */

	/* Cogit>>#mapObjectReferencesInGeneratedRuntime */
static void
mapObjectReferencesInGeneratedRuntime(void)
{
    sqInt i;
    sqInt literal;
    sqInt mappedLiteral;
    usqInt mcpc;

	for (i = 0; i < runtimeObjectRefIndex; i += 1) {
		mcpc = objectReferencesInRuntime[i];
		literal = longAt(mcpc);
		mappedLiteral = remapObject(literal);
		if (mappedLiteral != literal) {
			/* begin setCodeModified */
#      if DUAL_MAPPED_CODE_ZONE
			codeModified = 1;
#      else
			codeModified = 1;
#      endif
			/* begin storeLiteral:atAnnotatedAddress:using: */
			codeLongAtput(mcpc, mappedLiteral);
		}
	}
}


/*	Update all references to objects in machine code for a become.
	Unlike incrementalGC or fullGC a method that does not refer to young may
	refer to young as a result of the become operation. Unlike incrementalGC
	or fullGC the reference from a Cog method to its methodObject *must not*
	change since the two are two halves of the same object. */

	/* Cogit>>#mapObjectReferencesInMachineCodeForBecome */
static void
mapObjectReferencesInMachineCodeForBecome(void)
{
    sqInt annotation;
    CogMethod *cogMethod;
    sqInt freedPIC;
    sqInt hasYoungObj;
    sqInt hasYoungObjPtr;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt remappedMethod;
    sqInt result;
    CogMethod *writableCogMethod;

	hasYoungObj = 0;
	hasYoungObjPtr = ((sqInt)((&hasYoungObj)));
	codeModified = (freedPIC = 0);
	mapObjectReferencesInGeneratedRuntime();
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		assert(!hasYoungObj);
		if (((cogMethod->cmType)) != CMFree) {
			assert((cogMethodDoesntLookKosher(cogMethod)) == 0);
			writableCogMethod = ((CogMethod *) ((((usqInt)cogMethod)) + codeToDataDelta));
			(writableCogMethod->selector = remapOop((cogMethod->selector)));
			if (((cogMethod->cmType)) == CMClosedPIC) {
				if ((isYoung((cogMethod->selector)))
				 || (mapObjectReferencesInClosedPIC(cogMethod))) {
					freedPIC = 1;
					freeMethod(cogMethod);
				}
			}
			else {
				if (isYoung((cogMethod->selector))) {
					hasYoungObj = 1;
				}
				if (((cogMethod->cmType)) == CMMethod) {
					assert(((cogMethod->objectHeader)) == (nullHeaderForMachineCodeMethod()));
					remappedMethod = remapOop((cogMethod->methodObject));
					if (remappedMethod != ((cogMethod->methodObject))) {
						if (methodHasCogMethod(remappedMethod)) {
							error("attempt to become two cogged methods");
						}
						if (!(withoutForwardingOnandwithsendToCogit((cogMethod->methodObject), remappedMethod, (cogMethod->cmUsesPenultimateLit), methodhasSameCodeAscheckPenultimate))) {
							error("attempt to become cogged method into different method");
						}
						if ((rawHeaderOf((cogMethod->methodObject))) == (((sqInt)cogMethod))) {
							rawHeaderOfput((cogMethod->methodObject), (cogMethod->methodHeader));
							(writableCogMethod->methodHeader = rawHeaderOf(remappedMethod));
							(writableCogMethod->methodObject = remappedMethod);
							rawHeaderOfput(remappedMethod, ((sqInt)cogMethod));
						}
						else {
							assert((noAssertMethodClassAssociationOf((cogMethod->methodObject))) == (nilObject()));
							(writableCogMethod->methodHeader = rawHeaderOf(remappedMethod));
							(writableCogMethod->methodObject = remappedMethod);
						}
					}
					if (isYoung((cogMethod->methodObject))) {
						hasYoungObj = 1;
					}
				}
				/* begin mapFor:performUntil:arg: */
				mcpc = ((((cogMethod->cmType)) < CMClosedPIC)
				 && ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
					? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
					: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
				map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
				while (((mapByte = byteAt(map))) != MapEnd) {
					if (mapByte >= FirstAnnotation) {

						/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
						mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
						if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
						 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
							annotation += mapByte & DisplacementMask;
							map -= 1;
						}
						result = remapIfObjectRefpchasYoung(annotation, (((char *) mcpc)), (((CogMethod *) hasYoungObjPtr)));
						if (result != 0) {
							goto l2;
						}
					}
					else {
						if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
							mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
						}
					}
					map -= 1;
				}
	l2:	/* end mapFor:performUntil:arg: */;
				if (hasYoungObj) {
					ensureInYoungReferrers(cogMethod);
					hasYoungObj = 0;
				}
				else {
					(cogMethod->cmRefersToYoung = 0);
				}
			}
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	pruneYoungReferrers();
	if (freedPIC) {
		unlinkSendsToFree();
	}
	if (codeModified) {

		/* After updating oops in inline caches we need to flush the icache. */
		flushICacheFromto(backEnd, ((usqInt)codeBase), freeStart());
	}
}


/*	Update all references to objects in machine code for a full gc. Since
	the current (New)ObjectMemory GC makes everything old in a full GC
	a method not referring to young will not refer to young afterwards */

	/* Cogit>>#mapObjectReferencesInMachineCodeForFullGC */
static void
mapObjectReferencesInMachineCodeForFullGC(void)
{
    sqInt annotation;
    CogMethod *cogMethod;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;
    CogMethod *writableCogMethod;

	codeModified = 0;
	mapObjectReferencesInGeneratedRuntime();
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) != CMFree) {
			assert((cogMethodDoesntLookKosher(cogMethod)) == 0);
			writableCogMethod = ((CogMethod *) ((((usqInt)cogMethod)) + codeToDataDelta));
			(writableCogMethod->selector = remapOop((cogMethod->selector)));
			if (((cogMethod->cmType)) == CMClosedPIC) {
				assert(!((cogMethod->cmRefersToYoung)));
				mapObjectReferencesInClosedPIC(cogMethod);
			}
			else {
				if (((cogMethod->cmType)) == CMMethod) {
					assert(((cogMethod->objectHeader)) == (nullHeaderForMachineCodeMethod()));
					(writableCogMethod->methodObject = remapOop((cogMethod->methodObject)));
				}
				/* begin mapFor:performUntil:arg: */
				mcpc = ((((cogMethod->cmType)) < CMClosedPIC)
				 && ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
					? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
					: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
				map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
				while (((mapByte = byteAt(map))) != MapEnd) {
					if (mapByte >= FirstAnnotation) {

						/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
						mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
						if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
						 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
							annotation += mapByte & DisplacementMask;
							map -= 1;
						}
						result = remapIfObjectRefpchasYoung(annotation, (((char *) mcpc)), 0);
						if (result != 0) {
							goto l2;
						}
					}
					else {
						if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
							mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
						}
					}
					map -= 1;
				}
	l2:	/* end mapFor:performUntil:arg: */;
							}
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	pruneYoungReferrers();
	if (codeModified) {

		/* After updating oops in inline caches we need to flush the icache. */
		flushICacheFromto(backEnd, ((usqInt)codeBase), freeStart());
	}
}


/*	Update all references to objects in machine code for either a Spur
	scavenging gc
	or a Squeak V3 incremental GC. Avoid scanning all code by using the
	youngReferrers list. In a young gc a method referring to young may no
	longer refer to young, but a
	method not referring to young cannot and will not refer to young
	afterwards.  */

	/* Cogit>>#mapObjectReferencesInMachineCodeForYoungGC */
static void
mapObjectReferencesInMachineCodeForYoungGC(void)
{
    sqInt annotation;
    CogMethod *cogMethod;
    sqInt hasYoungObj;
    sqInt hasYoungObjPtr;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    usqInt pointer;
    sqInt result;
    CogMethod *writableCogMethod;
    sqInt zoneIsWritable;

	codeModified = (zoneIsWritable = (hasYoungObj = 0));
	hasYoungObjPtr = ((sqInt)((&hasYoungObj)));
	pointer = youngReferrers();
	while (pointer < limitAddress) {
		assert(!hasYoungObj);
		cogMethod = ((CogMethod *) (longAt(pointer)));
		if (((cogMethod->cmType)) == CMFree) {
			assert(!((cogMethod->cmRefersToYoung)));
		}
		else {
			assert((cogMethodDoesntLookKosher(cogMethod)) == 0);
			if ((cogMethod->cmRefersToYoung)) {
				assert((((cogMethod->cmType)) == CMMethod)
				 || (((cogMethod->cmType)) == CMOpenPIC));
				if (!zoneIsWritable) {
					/* begin ensureWritableCodeZone */
#          if !DUAL_MAPPED_CODE_ZONE
					
#          endif
					zoneIsWritable = 1;
				}
				writableCogMethod = ((CogMethod *) ((((usqInt)cogMethod)) + codeToDataDelta));
				(writableCogMethod->selector = remapOop((cogMethod->selector)));
				if (isYoung((cogMethod->selector))) {
					hasYoungObj = 1;
				}
				if (((cogMethod->cmType)) == CMMethod) {
					assert(((cogMethod->objectHeader)) == (nullHeaderForMachineCodeMethod()));
					(writableCogMethod->methodObject = remapOop((cogMethod->methodObject)));
					if (isYoung((cogMethod->methodObject))) {
						hasYoungObj = 1;
					}
				}
				/* begin mapFor:performUntil:arg: */
				mcpc = ((((cogMethod->cmType)) < CMClosedPIC)
				 && ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
					? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
					: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
				map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
				while (((mapByte = byteAt(map))) != MapEnd) {
					if (mapByte >= FirstAnnotation) {

						/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
						mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
						if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
						 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
							annotation += mapByte & DisplacementMask;
							map -= 1;
						}
						result = remapIfObjectRefpchasYoung(annotation, (((char *) mcpc)), (((void *)hasYoungObjPtr)));
						if (result != 0) {
							goto l2;
						}
					}
					else {
						if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
							mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
						}
					}
					map -= 1;
				}
	l2:	/* end mapFor:performUntil:arg: */;
				if (hasYoungObj) {
					hasYoungObj = 0;
				}
				else {
					(writableCogMethod->cmRefersToYoung = 0);
				}
			}
		}
		pointer += BytesPerWord;
	}
	pruneYoungReferrers();
	if (codeModified) {

		/* After updating oops in inline caches we need to flush the icache. */
		flushICacheFromto(backEnd, ((usqInt)methodZoneBase), freeStart());
	}
}


/*	Update all references to objects in machine code. */

	/* Cogit>>#mapObjectReferencesInMachineCode: */
void
mapObjectReferencesInMachineCode(sqInt gcMode)
{
	switch (gcMode) {
	case GCModeNewSpace:
		
		/* N.B. do *not* ensureWritableCodeZone for every scavenge. */
		mapObjectReferencesInMachineCodeForYoungGC();
		break;
	case GCModeFull:
		/* begin ensureWritableCodeZone */
#    if !DUAL_MAPPED_CODE_ZONE
		
#    endif
		mapObjectReferencesInMachineCodeForFullGC();
		break;
	case GCModeBecome:
		/* begin ensureWritableCodeZone */
#    if !DUAL_MAPPED_CODE_ZONE
		
#    endif
		mapObjectReferencesInMachineCodeForBecome();
		break;
	default:
		error("Case not found and no otherwise clause");
	}
	mapPerMethodProfile();
	if (!(asserta((freeStart()) <= (youngReferrers())))) {
		error("youngReferrers list overflowed");
	}
}


/*	Mark objects in machine-code of marked methods (or open PICs with marked
	selectors). 
 */

	/* Cogit>>#markAndTraceMachineCodeOfMarkedMethods */
void
markAndTraceMachineCodeOfMarkedMethods(void)
{
    sqInt annotation;
    sqInt annotation1;
    CogMethod *cogMethod;
    usqInt map;
    usqInt map1;
    sqInt mapByte;
    sqInt mapByte1;
    sqInt mcpc;
    sqInt mcpc1;
    sqInt result;
    sqInt result1;

	if (leakCheckFullGC()) {
		asserta(allMachineCodeObjectReferencesValid());
	}
	codeModified = 0;
	markAndTraceObjectReferencesInGeneratedRuntime();
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if ((((cogMethod->cmType)) == CMMethod)
		 && (isMarked((cogMethod->methodObject)))) {
			/* begin markAndTraceLiteralsIn: */
			assert(((((cogMethod->cmType)) == CMMethod)
			 && (isMarked((cogMethod->methodObject))))
			 || ((((cogMethod->cmType)) == CMOpenPIC)
			 && ((isImmediate((cogMethod->selector)))
			 || (isMarked((cogMethod->selector))))));
			markAndTraceLiteralinat((cogMethod->selector), cogMethod, (&((cogMethod->selector))));
			/* begin maybeMarkIRCsIn: */
			/* begin mapFor:performUntil:arg: */
			mcpc = ((((cogMethod->cmType)) < CMClosedPIC)
			 && ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
				? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
				: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
			map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
			while (((mapByte = byteAt(map))) != MapEnd) {
				if (mapByte >= FirstAnnotation) {

					/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
					mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
					if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
					 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
						annotation += mapByte & DisplacementMask;
						map -= 1;
					}
					result = markLiteralspcmethod(annotation, (((char *) mcpc)), cogMethod);
					if (result != 0) {
						goto l2;
					}
				}
				else {
					if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
						mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
					}
				}
				map -= 1;
			}
	l2:	/* end mapFor:performUntil:arg: */;
		}
		if ((((cogMethod->cmType)) == CMOpenPIC)
		 && ((isImmediate((cogMethod->selector)))
		 || (isMarked((cogMethod->selector))))) {
			/* begin markAndTraceLiteralsIn: */
			assert(((((cogMethod->cmType)) == CMMethod)
			 && (isMarked((cogMethod->methodObject))))
			 || ((((cogMethod->cmType)) == CMOpenPIC)
			 && ((isImmediate((cogMethod->selector)))
			 || (isMarked((cogMethod->selector))))));
			markAndTraceLiteralinat((cogMethod->selector), cogMethod, (&((cogMethod->selector))));
			/* begin maybeMarkIRCsIn: */
			/* begin mapFor:performUntil:arg: */
			mcpc1 = ((((cogMethod->cmType)) < CMClosedPIC)
			 && ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
				? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
				: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
			map1 = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
			while (((mapByte1 = byteAt(map1))) != MapEnd) {
				if (mapByte1 >= FirstAnnotation) {

					/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
					mcpc1 += (mapByte1 & DisplacementMask) * 4 /* codeGranularity */;
					if ((((annotation1 = ((usqInt)(mapByte1)) >> AnnotationShift)) == IsSendCall)
					 && ((((usqInt)(((mapByte1 = byteAt(map1 - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
						annotation1 += mapByte1 & DisplacementMask;
						map1 -= 1;
					}
					result1 = markLiteralspcmethod(annotation1, (((char *) mcpc1)), cogMethod);
					if (result1 != 0) {
						goto l4;
					}
				}
				else {
					if (mapByte1 < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
						mcpc1 += (((sqInt)((usqInt)((mapByte1 - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
					}
				}
				map1 -= 1;
			}
	l4:	/* end mapFor:performUntil:arg: */;
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	if (leakCheckFullGC()) {
		asserta(allMachineCodeObjectReferencesValid());
	}
	if (codeModified) {

		/* After updating oops in inline caches we need to flush the icache. */
		flushICacheFromto(backEnd, ((usqInt)methodZoneBase), freeStart());
	}
}


/*	Mark and trace any object references in the generated run-time. */

	/* Cogit>>#markAndTraceObjectReferencesInGeneratedRuntime */
static void
markAndTraceObjectReferencesInGeneratedRuntime(void)
{
    sqInt i;
    sqInt literal;
    usqInt mcpc;

	for (i = 0; i < runtimeObjectRefIndex; i += 1) {
		mcpc = objectReferencesInRuntime[i];
		literal = longAt(mcpc);
		markAndTraceLiteralinatpc(literal, ((CogMethod *) null), ((usqInt)mcpc));
	}
}


/*	Mark and trace objects in the argument and free if it is appropriate.
	Answer if the method has been freed. firstVisit is a hint used to avoid
	scanning methods we've already seen. False positives are fine.
	For a CMMethod this
	frees if the bytecode method isnt marked,
	marks and traces object literals and selectors,
	unlinks sends to targets that should be freed.
	For a CMClosedPIC this
	frees if it refers to anything that should be freed or isn't marked.
	For a CMOpenPIC this
	frees if the selector isn't marked. */
/*	this recurses at most one level down */

	/* Cogit>>#markAndTraceOrFreeCogMethod:firstVisit: */
static sqInt NoDbgRegParms
markAndTraceOrFreeCogMethodfirstVisit(CogMethod *cogMethod, sqInt firstVisit)
{
    sqInt annotation;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;

	if (((cogMethod->cmType)) == CMFree) {
		return 1;
	}
	assert((cogMethodDoesntLookKosher(cogMethod)) == 0);
	if (((cogMethod->cmType)) == CMMethod) {
		if (!(isMarked((cogMethod->methodObject)))) {
			/* begin ensureWritableCodeZone */
#      if !DUAL_MAPPED_CODE_ZONE
			
#      endif
			freeMethod(cogMethod);
			return 1;
		}
		if (firstVisit) {
			/* begin markLiteralsAndUnlinkUnmarkedSendsIn: */
			assert(((cogMethod->cmType)) == CMMethod);
			assert(isMarked((cogMethod->methodObject)));
			markAndTraceLiteralinat((cogMethod->selector), cogMethod, (&((cogMethod->selector))));
			/* begin maybeMarkIRCsIn: */
			/* begin mapFor:performUntil:arg: */
			mcpc = ((((cogMethod->cmType)) < CMClosedPIC)
			 && ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
				? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
				: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
			map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
			while (((mapByte = byteAt(map))) != MapEnd) {
				if (mapByte >= FirstAnnotation) {

					/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
					mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
					if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
					 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
						annotation += mapByte & DisplacementMask;
						map -= 1;
					}
					result = markLiteralsAndUnlinkIfUnmarkedSendpcmethod(annotation, (((char *) mcpc)), cogMethod);
					if (result != 0) {
						goto l2;
					}
				}
				else {
					if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
						mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
					}
				}
				map -= 1;
			}
	l2:	/* end mapFor:performUntil:arg: */;
		}
		return 0;
	}
	if (((cogMethod->cmType)) == CMClosedPIC) {
		if (!(closedPICRefersToUnmarkedObject(cogMethod))) {
			return 0;
		}
		/* begin ensureWritableCodeZone */
#    if !DUAL_MAPPED_CODE_ZONE
		
#    endif
		freeMethod(cogMethod);
		return 1;
	}
	if (((cogMethod->cmType)) == CMOpenPIC) {
		if (isMarked((cogMethod->selector))) {
			return 0;
		}
		/* begin ensureWritableCodeZone */
#    if !DUAL_MAPPED_CODE_ZONE
		
#    endif
		freeMethod(cogMethod);
		return 1;
	}
	assert((((cogMethod->cmType)) == CMMethod)
	 || ((((cogMethod->cmType)) == CMClosedPIC)
	 || (((cogMethod->cmType)) == CMOpenPIC)));
	return 0;
}


/*	If entryPoint is that of some method, then mark and trace objects in it
	and free if it is appropriate.
	Answer if the method has been freed. */

	/* Cogit>>#markAndTraceOrFreePICTarget:in: */
static sqInt NoDbgRegParms
markAndTraceOrFreePICTargetin(sqInt entryPoint, CogMethod *cPIC)
{
    CogMethod *targetMethod;

	assert((entryPoint > methodZoneBase)
	 && (entryPoint < (freeStart())));
	if (((((usqInt)cPIC)) <= (((usqInt)entryPoint)))
	 && (((((usqInt)cPIC)) + ((cPIC->blockSize))) >= (((usqInt)entryPoint)))) {
		return 0;
	}
	targetMethod = ((CogMethod *) (entryPoint - cmNoCheckEntryOffset));
	assert((((targetMethod->cmType)) == CMMethod)
	 || (((targetMethod->cmType)) == CMFree));
	return markAndTraceOrFreeCogMethodfirstVisit(targetMethod, (((usqInt)targetMethod)) > (((usqInt)cPIC)));
}


/*	Mark and trace literals. Unlink sends that have unmarked cache tags or
	targets. 
 */

	/* Cogit>>#markLiteralsAndUnlinkIfUnmarkedSend:pc:method: */
static sqInt NoDbgRegParms
markLiteralsAndUnlinkIfUnmarkedSendpcmethod(sqInt annotation, char *mcpc, CogMethod *cogMethod)
{
    sqInt cacheTag1;
    sqInt cacheTagMarked;
    sqInt entryPoint1;
    sqInt literal;
    sqInt offset1;
    sqInt *sendTable1;
    sqInt tagCouldBeObj1;
    CogMethod *targetMethod1;
    sqInt unlinkedRoutine;

	literal = 0;
	if (annotation == IsObjectReference) {
		literal = longAt(((usqInt)mcpc));
		if (markAndTraceLiteralinatpc(literal, ((CogMethod *) cogMethod), ((usqInt)mcpc))) {
			codeModified = 1;
		}
	}
	if (annotation >= IsSendCall) {
		/* begin entryCacheTagAndCouldBeObjectAt:annotation:into: */
		cacheTag1 = longAt(pcRelativeAddressAt(backEnd, ((usqInt)((((sqInt)mcpc)) - 8))));

		/* in-line cache tags are the selectors of sends if sends are unlinked,
		   the selectors of super sends (entry offset = cmNoCheckEntryOffset),
		   the selectors of open PIC sends (entry offset = cmEntryOffset, target is an Open PIC)
		   or in-line cache tags (classes, class indices, immediate bit patterns, etc).
		   Note that selectors can be immediate so there is no guarantee that they
		   are markable/remappable objects. */
		entryPoint1 = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		tagCouldBeObj1 = entryPointTagIsSelector(entryPoint1);
		cacheTagMarked = tagCouldBeObj1
		 && (1);
		if (entryPoint1 > methodZoneBase) {

			/* It's a linked send. */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
						assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint1 - offset1));
			if ((!cacheTagMarked)
			 || (markAndTraceOrFreeCogMethodfirstVisit(targetMethod1, (((usqInt)targetMethod1)) > (((usqInt)mcpc))))) {

				/* Either the cacheTag is unmarked (e.g. new class) or the target
				   has been freed (because it is unmarked), so unlink the send. */
				/* begin unlinkSendAt:targetMethod:sendTable: */
				unlinkedRoutine = sendTable1[((((targetMethod1->cmNumArgs)) < (NumSendTrampolines - 1)) ? ((targetMethod1->cmNumArgs)) : (NumSendTrampolines - 1))];
				/* begin setCodeModified */
#        if DUAL_MAPPED_CODE_ZONE
				codeModified = 1;
#        else
				codeModified = 1;
#        endif
				rewriteInlineCacheAttagtarget(backEnd, ((sqInt)mcpc), inlineCacheValueForSelectorin(backEnd, (targetMethod1->selector), enumeratingCogMethod), unlinkedRoutine);
				markAndTraceLiteralinat((targetMethod1->selector), targetMethod1, (&((targetMethod1->selector))));
			}
		}
		else {

			/* cacheTag is selector */
			if (markAndTraceCacheTagLiteralinatpc(cacheTag1, ((CogMethod *) cogMethod), ((usqInt)mcpc))) {
				codeModified = 1;
			}
		}
	}
	return 0;
}


/*	Mark and trace literals.
	Additionally in Newspeak, void push implicits that have unmarked classes. */

	/* Cogit>>#markLiterals:pc:method: */
static sqInt NoDbgRegParms
markLiteralspcmethod(sqInt annotation, char *mcpc, CogMethod *cogMethod)
{
    sqInt cacheTag1;
    sqInt entryPoint1;
    sqInt literal;
    sqInt tagCouldBeObj1;

	literal = 0;
	if (annotation == IsObjectReference) {
		literal = longAt(((usqInt)mcpc));
		if (markAndTraceLiteralinatpc(literal, cogMethod, ((usqInt)mcpc))) {
			codeModified = 1;
		}
	}
	if (annotation >= IsSendCall) {
		/* begin entryCacheTagAndCouldBeObjectAt:annotation:into: */
		cacheTag1 = longAt(pcRelativeAddressAt(backEnd, ((usqInt)((((sqInt)mcpc)) - 8))));

		/* in-line cache tags are the selectors of sends if sends are unlinked,
		   the selectors of super sends (entry offset = cmNoCheckEntryOffset),
		   the selectors of open PIC sends (entry offset = cmEntryOffset, target is an Open PIC)
		   or in-line cache tags (classes, class indices, immediate bit patterns, etc).
		   Note that selectors can be immediate so there is no guarantee that they
		   are markable/remappable objects. */
		entryPoint1 = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		tagCouldBeObj1 = entryPointTagIsSelector(entryPoint1);
		if (tagCouldBeObj1
		 && (markAndTraceCacheTagLiteralinatpc(cacheTag1, cogMethod, ((usqInt)mcpc)))) {

			/* cacheTag is selector */
			codeModified = 1;
		}
	}
	return 0;
}

	/* Cogit>>#markMethodAndReferents: */
void
markMethodAndReferents(CogBlockMethod *aCogMethod)
{
    sqInt annotation;
    CogMethod *cogMethod;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;
    CogMethod *writableMethod;

	assert((((aCogMethod->cmType)) == CMMethod)
	 || (((aCogMethod->cmType)) == CMBlock));
	cogMethod = (((aCogMethod->cmType)) == CMMethod
		? ((CogMethod *) aCogMethod)
		: cmHomeMethod(aCogMethod));
	writableMethod = ((CogMethod *) ((((usqInt)cogMethod)) + codeToDataDelta));
	(writableMethod->cmUsageCount = CMMaxUsageCount);
	/* begin mapFor:performUntil:arg: */
	mcpc = ((((cogMethod->cmType)) < CMClosedPIC)
	 && ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
		? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
		: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
	map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
	while (((mapByte = byteAt(map))) != MapEnd) {
		if (mapByte >= FirstAnnotation) {

			/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
			mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
			if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
			 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
				annotation += mapByte & DisplacementMask;
				map -= 1;
			}
			result = incrementUsageOfTargetIfLinkedSendmcpcignored(annotation, (((char *) mcpc)), 0);
			if (result != 0) {
				goto l2;
			}
		}
		else {
			if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
				mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
			}
		}
		map -= 1;
	}
	l2:	/* end mapFor:performUntil:arg: */;
}

	/* Cogit>>#maxCogMethodAddress */
usqInt
maxCogMethodAddress(void)
{
	return ((usqInt)(limitZony()));
}

	/* Cogit>>#maximumDistanceFromCodeZone: */
static sqInt NoDbgRegParms
maximumDistanceFromCodeZone(sqInt anAddress)
{
	return (anAddress > codeBase
		? anAddress - codeBase
		: limitAddress - anAddress);
}


/*	If this is the Newspeak VM and the objectRepresentation supports pinning
	then allocate space for the implicit receiver caches on the heap. */

	/* Cogit>>#maybeAllocAndInitIRCs */
static sqInt
maybeAllocAndInitIRCs(void)
{
	return 1;
}


/*	Check that the header fields are consistent with the type.
	Answer 0 if it is ok, otherwise answer a code for the error. */

	/* Cogit>>#maybeFreeCogMethodDoesntLookKosher: */
static sqInt NoDbgRegParms
maybeFreeCogMethodDoesntLookKosher(CogMethod *cogMethod)
{
    sqInt result;

	result = cogMethodDoesntLookKosher(cogMethod);
	return (result == 2
		? 0
		: result);
}

	/* Cogit>>#mclassCouldBeContext */
static sqInt
mclassCouldBeContext(void)
{
	if (receiverTags < 0) {
		receiverTags = receiverTagBitsForMethod(methodObj);
	}
	return ((receiverTags & ((1U << (numTagBits())))) != 0);
}

	/* Cogit>>#mclassIsSmallInteger */
static sqInt
mclassIsSmallInteger(void)
{
	if (receiverTags < 0) {
		receiverTags = receiverTagBitsForMethod(methodObj);
	}
	return (receiverTags & 1);
}


/*	Answer the absolute machine code pc matching the zero-relative
	bytecode pc of a backward branch in cogMethod, given the start
	of the bytecodes for cogMethod's block or method object. */

	/* Cogit>>#mcPCForBackwardBranch:startBcpc:in: */
usqInt
mcPCForBackwardBranchstartBcpcin(sqInt bcpc, sqInt startbcpc, CogBlockMethod *cogMethod)
{
    sqInt aMethodHeader;
    sqInt aMethodHeader1;
    sqInt aMethodObj;
    sqInt annotation;
    sqInt bcpc1;
    sqInt bsOffset;
    sqInt byte;
    BytecodeDescriptor *descriptor;
    sqInt distance;
    sqInt endbcpc;
    CogMethod *homeMethod;
    sqInt isBackwardBranch;
    sqInt isInBlock;
    sqInt latestContinuation;
    usqInt map;
    sqInt mapByte;
    usqInt mcpc;
    sqInt nExts;
    sqInt nextBcpc;
    sqInt result;
    sqInt targetPC;

	latestContinuation = 0;
	/* begin mapFor:bcpc:performUntil:arg: */
	assert(((cogMethod->stackCheckOffset)) > 0);

	/* The stack check maps to the start of the first bytecode,
	   the first bytecode being effectively after frame build. */
	mcpc = (((usqInt)cogMethod)) + ((cogMethod->stackCheckOffset));
	result = (((((0 + (((int)((usqInt)(HasBytecodePC) << 1)))) & 1) != 0))
	 && ((((sqInt)(((void *)bcpc)))) == startbcpc)
		? ((sqInt)(((char *) mcpc)))
		: 0);
	if (result != 0) {
		return result;
	}

	/* In both CMMethod and CMBlock cases find the start of the map and
	   skip forward to the bytecode pc map entry for the stack check. */
	bcpc1 = startbcpc;
	if (((cogMethod->cmType)) == CMMethod) {
		/* begin cmIsFullBlock */
		isInBlock = (cogMethod->cpicHasMNUCaseOrCMIsFullBlock);
		homeMethod = ((CogMethod *) cogMethod);
		assert(startbcpc == (startPCOfMethodHeader((homeMethod->methodHeader))));
		map = ((((usqInt)homeMethod)) + ((homeMethod->blockSize))) - 1;
		annotation = ((usqInt)((byteAt(map)))) >> AnnotationShift;
		assert((annotation == IsAbsPCReference)
		 || ((annotation == IsObjectReference)
		 || ((annotation == IsRelativeCall)
		 || (annotation == IsDisplacementX2N))));
		latestContinuation = startbcpc;
		aMethodObj = (homeMethod->methodObject);
		endbcpc = (numBytesOf(aMethodObj)) - 1;
		/* begin bytecodeSetOffsetForHeader: */
		aMethodHeader = (homeMethod->methodHeader);
		bsOffset = 
#    if MULTIPLEBYTECODESETS
			(headerIndicatesAlternateBytecodeSet(aMethodHeader)
						? 0x100
						: 0)
#    else
			0
#    endif
			;
		bcpc1 += deltaToSkipPrimAndErrorStoreInheader(aMethodObj, (homeMethod->methodHeader));
	}
	else {
		isInBlock = 1;
		assert(bcpc1 == ((cogMethod->startpc)));
		homeMethod = cmHomeMethod(cogMethod);
		map = findMapLocationForMcpcinMethod((((usqInt)cogMethod)) + (sizeof(CogBlockMethod)), homeMethod);
		assert(map != 0);
		annotation = ((usqInt)((byteAt(map)))) >> AnnotationShift;
		assert(((((usqInt)(annotation)) >> AnnotationShift) == HasBytecodePC)
		 || ((((usqInt)(annotation)) >> AnnotationShift) == IsDisplacementX2N));
		while (((annotation = ((usqInt)((byteAt(map)))) >> AnnotationShift)) != HasBytecodePC) {
			map -= 1;
		}

		/* skip fiducial; i.e. the map entry for the pc immediately following the method header. */
		map -= 1;
		aMethodObj = (homeMethod->methodObject);
		bcpc1 = startbcpc - (
#if MULTIPLEBYTECODESETS
	(headerIndicatesAlternateBytecodeSet((homeMethod->methodHeader))
		? AltBlockCreationBytecodeSize
		: BlockCreationBytecodeSize)
#else // MULTIPLEBYTECODESETS
	BlockCreationBytecodeSize
#endif
	);
		/* begin bytecodeSetOffsetForHeader: */
		aMethodHeader1 = (homeMethod->methodHeader);
		bsOffset = 
#    if MULTIPLEBYTECODESETS
			(headerIndicatesAlternateBytecodeSet(aMethodHeader1)
						? 0x100
						: 0)
#    else
			0
#    endif
			;
		byte = (fetchByteofObject(bcpc1, aMethodObj)) + bsOffset;
		descriptor = generatorAt(byte);
		endbcpc = (bcpc1 + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? (/* begin spanFor:at:exts:in: */
		((descriptor->spanFunction))(descriptor, bcpc1, -1, aMethodObj))
	: 0));
		bcpc1 = startbcpc;
	}
	nExts = 0;
	while ((((usqInt)((byteAt(map)))) >> AnnotationShift) != HasBytecodePC) {
		map -= 1;
	}
	map -= 1;
	while (((mapByte = byteAt(map))) != MapEnd) {

		/* defensive; we exit on bcpc */
		if (mapByte >= FirstAnnotation) {
			annotation = ((usqInt)(mapByte)) >> AnnotationShift;
			mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
			if (annotation >= HasBytecodePC) {
				if ((annotation == IsSendCall)
				 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
					annotation += mapByte & DisplacementMask;
					map -= 1;
				}
				while (1) {
					byte = (fetchByteofObject(bcpc1, aMethodObj)) + bsOffset;
					descriptor = generatorAt(byte);
					if (isInBlock) {
						if (bcpc1 >= endbcpc) {
							return 0;
						}
					}
					else {
						if (((descriptor->isReturn))
						 && (bcpc1 >= latestContinuation)) {
							return 0;
						}
						if ((isBranch(descriptor))
						 || ((descriptor->isBlockCreation))) {
							/* begin latestContinuationPCFor:at:exts:in: */
							distance = ((descriptor->spanFunction))(descriptor, bcpc1, nExts, aMethodObj);
							targetPC = (bcpc1 + ((descriptor->numBytes))) + (((distance < 0) ? 0 : distance));
							latestContinuation = ((latestContinuation < targetPC) ? targetPC : latestContinuation);
						}
						/* latestContinuation = */ latestContinuation;
					}
					nextBcpc = (bcpc1 + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? (/* begin spanFor:at:exts:in: */
		((descriptor->spanFunction))(descriptor, bcpc1, nExts, aMethodObj))
	: 0));
					if (((descriptor->isMapped))
					 || (isInBlock
					 && ((descriptor->isMappedInBlock)))) break;
					bcpc1 = nextBcpc;
					nExts = ((descriptor->isExtension)
						? nExts + 1
						: 0);
				}
				isBackwardBranch = (isBranch(descriptor))
				 && ((assert(((descriptor->spanFunction)) != null),
				(((descriptor->spanFunction))(descriptor, bcpc1, nExts, aMethodObj)) < 0));
				result = findBackwardBranchIsBackwardBranchMcpcBcpcMatchingBcpc(descriptor, ((isBackwardBranch
	? (((sqInt)((usqInt)(annotation) << 1))) + 1
	: ((sqInt)((usqInt)(annotation) << 1)))), (((char *) mcpc)), ((isBackwardBranch
	? bcpc1 - (2 * nExts)
	: bcpc1)), (((void *)bcpc)));
				if (result != 0) {
					return result;
				}
				bcpc1 = nextBcpc;
				nExts = ((descriptor->isExtension)
					? nExts + 1
					: 0);
			}
		}
		else {
			assert(((((usqInt)(mapByte)) >> AnnotationShift) == IsDisplacementX2N)
			 || ((((usqInt)(mapByte)) >> AnnotationShift) == IsAnnotationExtension));
			if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
				mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
			}
		}
		map -= 1;
	}
	return 0;
}


/*	For the purposes of become: see if the two methods are similar, i.e. can
	be safely becommed.
	This is pretty strict. All literals and bytecodes must be identical. Only
	trailer bytes and header
	flags can differ. */

	/* Cogit>>#method:hasSameCodeAs:checkPenultimate: */
static sqInt NoDbgRegParms
methodhasSameCodeAscheckPenultimate(sqInt methodA, sqInt methodB, sqInt comparePenultimateLiteral)
{
    sqInt bi;
    sqInt endPCA;
    sqInt headerA;
    sqInt headerB;
    sqInt li;
    sqInt numLitsA;

	headerA = methodHeaderOf(methodA);
	headerB = methodHeaderOf(methodB);
	numLitsA = literalCountOfMethodHeader(headerA);
	endPCA = endPCOf(methodA);
	if (((argumentCountOfMethodHeader(headerA)) != (argumentCountOfMethodHeader(headerB)))
	 || (((temporaryCountOfMethodHeader(headerA)) != (temporaryCountOfMethodHeader(headerB)))
	 || (((primitiveIndexOfMethodheader(methodA, headerA)) != (primitiveIndexOfMethodheader(methodB, headerB)))
	 || ((numLitsA != (literalCountOfMethodHeader(headerB)))
	 || (endPCA > (numBytesOf(methodB))))))) {
		return 0;
	}
	for (li = 1; li < numLitsA; li += 1) {
		if ((fetchPointerofObject(li, methodA)) != (fetchPointerofObject(li, methodB))) {
			if ((li < (numLitsA - 1))
			 || (comparePenultimateLiteral)) {
				return 0;
			}
		}
	}
	for (bi = (startPCOfMethodHeader(headerA)); bi <= endPCA; bi += 1) {
		if ((fetchByteofObject(bi, methodA)) != (fetchByteofObject(bi, methodB))) {
			return 0;
		}
	}
	return 1;
}

	/* Cogit>>#mnuOffset */
sqInt
mnuOffset(void)
{
	return missOffset;
}

	/* Cogit>>#NativePopR: */
static AbstractInstruction * NoDbgRegParms
gNativePopR(sqInt reg)
{
	return genoperand(PopR, reg);
}

	/* Cogit>>#NativePushR: */
static AbstractInstruction * NoDbgRegParms
gNativePushR(sqInt reg)
{
	return genoperand(PushR, reg);
}

	/* Cogit>>#NativeRetN: */
static AbstractInstruction * NoDbgRegParms
gNativeRetN(sqInt offset)
{
	return genoperand(RetN, offset);
}

	/* Cogit>>#needsFrameIfImmutability: */
static sqInt NoDbgRegParms
needsFrameIfImmutability(sqInt stackDelta)
{
	return IMMUTABILITY;
}

	/* Cogit>>#needsFrameIfInBlock: */
static sqInt NoDbgRegParms
needsFrameIfInBlock(sqInt stackDelta)
{
	return inBlock > 0;
}

	/* Cogit>>#needsFrameNever: */
static sqInt NoDbgRegParms
needsFrameNever(sqInt stackDelta)
{
	return 0;
}

	/* Cogit>>#noAssertMethodClassAssociationOf: */
static sqInt NoDbgRegParms
noAssertMethodClassAssociationOf(sqInt methodPointer)
{
	return literalofMethod((literalCountOfMethodHeader(noAssertHeaderOf(methodPointer))) - 1, methodPointer);
}


/*	Check that no method is maximally marked. A maximal mark is an indication
	the method has been scanned to increase the usage count of its referent
	methods.  */

	/* Cogit>>#noCogMethodsMaximallyMarked */
static sqInt
noCogMethodsMaximallyMarked(void)
{
    CogMethod *cogMethod;

	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if ((((cogMethod->cmType)) != CMFree)
		 && (((cogMethod->cmUsageCount)) == CMMaxUsageCount)) {
			return 0;
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	return 1;
}


/*	Answer if all targets in the PIC are in-use methods. */

	/* Cogit>>#noTargetsFreeInClosedPIC: */
static sqInt NoDbgRegParms
noTargetsFreeInClosedPIC(CogMethod *cPIC)
{
	return !(cPICHasFreedTargets(cPIC));
}

	/* Cogit>>#OrCq:R:R: */
static AbstractInstruction * NoDbgRegParms
gOrCqRR(sqInt quickConstant, sqInt srcReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *first;

	/* begin gen:quickConstant:operand:operand: */
	anInstruction = genoperandoperandoperand(OrCqRR, quickConstant, srcReg, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	return anInstruction;
	if (srcReg == destReg) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(OrCqR, quickConstant, destReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(quickConstant));
		}
		return anInstruction1;
	}
	first = genoperandoperand(MoveRR, srcReg, destReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(OrCqR, quickConstant, destReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(quickConstant));
	}
	return first;
}


/*	Store the generated machine code, answering the last address */

	/* Cogit>>#outputInstructionsAt: */
static sqInt NoDbgRegParms
outputInstructionsAt(sqInt startAddress)
{
    sqInt absoluteAddress;
    AbstractInstruction *abstractInstruction;
    sqInt i;
    sqInt j;

	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
	
#  endif
	absoluteAddress = startAddress;
	for (i = 0; i < opcodeIndex; i += 1) {
		maybeBreakGeneratingInstructionWithIndex(i);
		abstractInstruction = abstractInstructionAt(i);
		assert(((abstractInstruction->address)) == absoluteAddress);
		/* begin outputMachineCodeAt: */
		for (j = 0; j < ((abstractInstruction->machineCodeSize)); j += 4) {
			longAtput(absoluteAddress + j, ((abstractInstruction->machineCode))[j / 4]);
		}
		absoluteAddress += (abstractInstruction->machineCodeSize);
	}
	return absoluteAddress;
}


/*	Output instructions generated for one of the generated run-time routines,
	a trampoline, etc
 */

	/* Cogit>>#outputInstructionsForGeneratedRuntimeAt: */
static sqInt NoDbgRegParms
outputInstructionsForGeneratedRuntimeAt(sqInt startAddress)
{
    sqInt endAddress;
    sqInt size;

	computeMaximumSizes();
	(methodLabel->address = startAddress);
	size = generateInstructionsAt(startAddress);
	endAddress = outputInstructionsAt(startAddress);
	assert((startAddress + size) == endAddress);
	methodZoneBase = alignUptoRoutineBoundary(endAddress);
	stopsFromto(backEnd, endAddress, methodZoneBase - 1);
	return startAddress;
}

	/* Cogit>>#PushCw: */
static AbstractInstruction * NoDbgRegParms
gPushCw(sqInt wordConstant)
{
	/* begin gen:literal: */
	return checkLiteralforInstruction(wordConstant, genoperand(PushCw, wordConstant));
}


/*	Code entry closed PIC full or miss to an instance of a young class or to a
	young target method.
	Attempt to patch the send site to an open PIC. Answer if the attempt
	succeeded; in fact it will
	only return if the attempt failed.
	The stack looks like:
	receiver
	args
	sp=>	sender return address */

	/* Cogit>>#patchToOpenPICFor:numArgs:receiver: */
sqInt
patchToOpenPICFornumArgsreceiver(sqInt selector, sqInt numArgs, sqInt receiver)
{
    sqInt extent;
    CogMethod *oPIC;
    sqInt outerReturn;


	/* See if an Open PIC is already available. */
	outerReturn = stackTop();
	oPIC = openPICWithSelector(selector);
	if (!oPIC) {

		/* otherwise attempt to create an Open PIC. */
		oPIC = cogOpenPICSelectornumArgs(selector, numArgs);
		if ((((((sqInt)oPIC)) >= MaxNegativeErrorCode) && ((((sqInt)oPIC)) <= -1))) {

			/* For some reason the PIC couldn't be generated, most likely a lack of code memory. */
			if ((((sqInt)oPIC)) == InsufficientCodeSpace) {
				callForCogCompiledCodeCompaction();
			}
			return 0;
		}
	}
	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
	
#  endif
	extent = rewriteInlineCacheAttagtarget(backEnd, outerReturn, inlineCacheValueForSelectorin(backEnd, selector, mframeHomeMethodExport()), (((sqInt)oPIC)) + cmEntryOffset);
	flushICacheFromto(backEnd, (((usqInt)outerReturn)) - extent, ((usqInt)outerReturn));
	flushICacheFromto(backEnd, ((usqInt)oPIC), (((usqInt)oPIC)) + openPICSize);
	executeCogMethodfromLinkedSendWithReceiver(oPIC, receiver);
	return 1;
}


/*	This value is used to decide between MNU processing
	or interpretation in the closed PIC aborts. */

	/* Cogit>>#picAbortDiscriminatorValue */
static sqInt
picAbortDiscriminatorValue(void)
{
	return 0;
}


/*	Answer the start of the abort sequence for invoking the interpreter in a
	closed PIC.
 */

	/* Cogit>>#picInterpretAbortOffset */
static sqInt
picInterpretAbortOffset(void)
{
	return (interpretOffset()) - ((pushLinkRegisterByteSize(backEnd)) + (callInstructionByteSize(backEnd)));
}

	/* Cogit>>#printCogMethodFor: */
void
printCogMethodFor(void *address)
{
    CogMethod *cogMethod;

	cogMethod = methodFor(address);
	if (cogMethod == null) {
		if ((codeEntryFor(address)) == null) {
			print("not a method");
			cr();
		}
		else {
			print("trampoline ");
			print(codeEntryNameFor(address));
			cr();
		}
	}
	else {
		printCogMethod(cogMethod);
	}
}

	/* Cogit>>#printTrampolineTable */
void
printTrampolineTable(void)
{
    sqInt i;

	for (i = 0; i < trampolineTableIndex; i += 2) {
		printHex(((sqInt)(trampolineAddresses[i + 1])));
		print(": ");
		print(((char *) (trampolineAddresses[i])));
		cr();
	}
}

	/* Cogit>>#processorHasDivQuoRemAndMClassIsSmallInteger */
static sqInt
processorHasDivQuoRemAndMClassIsSmallInteger(void)
{
	return mclassIsSmallInteger();
}

	/* Cogit>>#processorHasMultiplyAndMClassIsSmallInteger */
static sqInt
processorHasMultiplyAndMClassIsSmallInteger(void)
{
	return mclassIsSmallInteger();
}

	/* Cogit>>#recordGeneratedRunTime:address: */
static void NoDbgRegParms
recordGeneratedRunTimeaddress(char *aString, sqInt address)
{
	assert((trampolineTableIndex + 2) <= (NumTrampolines * 2));
	trampolineAddresses[trampolineTableIndex] = aString;
	trampolineAddresses[trampolineTableIndex + 1] = (((char *) address));

	/* self printTrampolineTable */
	trampolineTableIndex += 2;
}


/*	This one for C support code. */

	/* Cogit>>#recordPrimTraceFunc */
sqInt
recordPrimTraceFunc(void)
{
	return recordPrimTrace();
}

	/* Cogit>>#recordRunTimeObjectReferences */
static void
recordRunTimeObjectReferences(void)
{
    sqInt i;
    AbstractInstruction *instruction;

	for (i = 0; i < opcodeIndex; i += 1) {
		instruction = abstractInstructionAt(i);
		if (((instruction->annotation)) == IsObjectReference) {
			assert(runtimeObjectRefIndex < NumObjRefsInRuntime);
			assert(!hasYoungReferent);
			if (hasYoungReferent) {
				error("attempt to generate run-time routine containing young object reference.  Cannot initialize Cogit run-time.");
			}
			objectReferencesInRuntime[runtimeObjectRefIndex] = (((usqInt)((((instruction->opcode)) == Literal
	? (instruction->address)
	: ((instruction->address)) + ((instruction->machineCodeSize))))));
			runtimeObjectRefIndex += 1;
		}
	}
}


/*	N.B. (self registerMaskFor: NoReg) = 0 */

	/* Cogit>>#registerMaskFor: */
static sqInt NoDbgRegParms
registerMaskFor(sqInt reg)
{
	return ((reg < 0) ? (((usqInt)(1)) >> (-reg)) : (1U << reg));
}

	/* Cogit>>#registerMaskFor:and: */
static sqInt NoDbgRegParms
registerMaskForand(sqInt reg1, sqInt reg2)
{
	return (1U << reg1) | (1U << reg2);
}

	/* Cogit>>#relocateCallsAndSelfReferencesInMethod: */
static void NoDbgRegParms
relocateCallsAndSelfReferencesInMethod(CogMethod *cogMethod)
{
    sqInt annotation;
    sqInt callDelta;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqLong refDelta;
    sqInt result;

	refDelta = (cogMethod->objectHeader);
	callDelta = refDelta;
	assert((((cogMethod->cmType)) == CMMethod)
	 || (((cogMethod->cmType)) == CMOpenPIC));
	assert((callTargetFromReturnAddress(backEnd, (((sqInt)cogMethod)) + missOffset)) == ((((cogMethod->cmType)) == CMMethod
		? methodAbortTrampolineFor((cogMethod->cmNumArgs))
		: picAbortTrampolineFor((cogMethod->cmNumArgs)))));
	relocateCallBeforeReturnPCby(backEnd, (((sqInt)cogMethod)) + missOffset, -callDelta);
	/* begin mapFor:performUntil:arg: */
	mcpc = ((((cogMethod->cmType)) < CMClosedPIC)
	 && ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
		? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
		: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
	map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
	while (((mapByte = byteAt(map))) != MapEnd) {
		if (mapByte >= FirstAnnotation) {

			/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
			mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
			if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
			 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
				annotation += mapByte & DisplacementMask;
				map -= 1;
			}
			result = relocateIfCallOrMethodReferencemcpcdelta(annotation, (((char *) mcpc)), (((void *)refDelta)));
			if (result != 0) {
				goto l2;
			}
		}
		else {
			if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
				mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
			}
		}
		map -= 1;
	}
	l2:	/* end mapFor:performUntil:arg: */;
}

	/* Cogit>>#relocateCallsInClosedPIC: */
static void NoDbgRegParms
relocateCallsInClosedPIC(CogMethod *cPIC)
{
    sqInt callDelta;
    sqInt entryPoint;
    sqInt i;
    sqInt pc;
    sqLong refDelta;
    CogMethod *targetMethod;

	refDelta = (cPIC->objectHeader);
	callDelta = refDelta;
	assert((callTargetFromReturnAddress(backEnd, (((sqInt)cPIC)) + missOffset)) == (picAbortTrampolineFor((cPIC->cmNumArgs))));
	relocateCallBeforeReturnPCby(backEnd, (((sqInt)cPIC)) + missOffset, -callDelta);
	pc = (((sqInt)cPIC)) + firstCPICCaseOffset;
	for (i = 1; i <= ((cPIC->cPICNumCases)); i += 1) {
		pc = addressOfEndOfCaseinCPIC(i, cPIC);
		if (i == 1) {
			entryPoint = jumpLongTargetBeforeFollowingAddress(backEnd, pc);
		}
		else {
			/* begin jumpLongConditionalTargetBeforeFollowingAddress: */
			entryPoint = jumpLongTargetBeforeFollowingAddress(((AbstractInstruction *) backEnd), pc);
		}
		if (((((usqInt)cPIC)) <= (((usqInt)entryPoint)))
		 && (((((usqInt)cPIC)) + ((cPIC->blockSize))) >= (((usqInt)entryPoint)))) {

			/* Interpret/MNU */
					}
		else {
			targetMethod = ((CogMethod *) (entryPoint - cmNoCheckEntryOffset));
			assert(((targetMethod->cmType)) == CMMethod);
			if (i == 1) {
				relocateJumpLongBeforeFollowingAddressby(backEnd, pc, -(callDelta - ((targetMethod->objectHeader))));
			}
			else {
				relocateJumpLongConditionalBeforeFollowingAddressby(backEnd, pc, -(callDelta - ((targetMethod->objectHeader))));
			}
		}
	}
	assert(((cPIC->cPICNumCases)) > 0);
	relocateMethodReferenceBeforeAddressby(backEnd, (addressOfEndOfCaseinCPIC(2, cPIC)) + (loadPICLiteralByteSize(backEnd)), refDelta);
	relocateJumpLongBeforeFollowingAddressby(backEnd, (((sqInt)cPIC)) + cPICEndOfCodeOffset, -callDelta);
}


/*	To placate the C static type system... */

	/* Cogit>>#relocateIfCallOrMethodReference:mcpc:delta: */
static sqInt NoDbgRegParms
relocateIfCallOrMethodReferencemcpcdelta(sqInt annotation, char *mcpc, CogMethod *refDeltaArg)
{
    sqInt callDelta;
    sqInt entryPoint;
    sqInt offset1;
    sqInt refDelta;
    sqInt *sendTable1;
    CogMethod *targetMethod;
    sqInt unlinkedRoutine;

	refDelta = ((sqInt) refDeltaArg);
	callDelta = refDelta;
	if (annotation >= IsSendCall) {
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint <= methodZoneBase) {

			/* send is not linked; just relocate */
			relocateCallBeforeReturnPCby(backEnd, ((sqInt)mcpc), -callDelta);
			return 0;
		}
		/* begin offsetAndSendTableFor:annotation:into: */
		if (annotation == IsSendCall) {
			offset1 = cmEntryOffset;
			sendTable1 = ordinarySendTrampolines;
		}
		else {
			if (annotation == IsDirectedSuperSend) {
				offset1 = cmNoCheckEntryOffset;
				sendTable1 = directedSuperSendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperBindingSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperBindingSendTrampolines;
				}
				else {
					assert(annotation == IsSuperSend);
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = superSendTrampolines;
				}
			}
		}
		targetMethod = ((CogMethod *) (entryPoint - offset1));
		if (((targetMethod->cmType)) != CMFree) {

			/* send target not freed; just relocate. */
			relocateCallBeforeReturnPCby(backEnd, ((sqInt)mcpc), -(callDelta - ((targetMethod->objectHeader))));
			
			/* See comment in planCompaction */
			restorePICUsageCount(targetMethod);
			return 0;
		}
		unlinkedRoutine = sendTable1[((((targetMethod->cmNumArgs)) < (NumSendTrampolines - 1)) ? ((targetMethod->cmNumArgs)) : (NumSendTrampolines - 1))];
		unlinkedRoutine -= callDelta;
		rewriteInlineCacheAttagtarget(backEnd, ((sqInt)mcpc), inlineCacheValueForSelectorin(backEnd, (targetMethod->selector), enumeratingCogMethod), unlinkedRoutine);
		return 0;
	}
	if (annotation == IsRelativeCall) {
		relocateCallBeforeReturnPCby(backEnd, ((sqInt)mcpc), -callDelta);
		return 0;
	}
	if (annotation == IsAbsPCReference) {
		relocateMethodReferenceBeforeAddressby(backEnd, ((sqInt)mcpc), refDelta);
	}
	return 0;
}


/*	to placate the C static type system... */

	/* Cogit>>#remapIfObjectRef:pc:hasYoung: */
static sqInt NoDbgRegParms
remapIfObjectRefpchasYoung(sqInt annotation, char *mcpc, CogMethod *hasYoungPtr)
{
    sqInt cacheTag1;
    sqInt entryPoint1;
    sqInt literal;
    sqInt mappedCacheTag;
    sqInt mappedLiteral;
    sqInt offset1;
    sqInt *sendTable1;
    sqInt tagCouldBeObj1;
    CogMethod *targetMethod1;

	if (annotation == IsObjectReference) {
		literal = longAt(((usqInt)mcpc));
		if (couldBeObject(literal)) {
			mappedLiteral = remapObject(literal);
			if (literal != mappedLiteral) {
				/* begin setCodeModified */
#        if DUAL_MAPPED_CODE_ZONE
				codeModified = 1;
#        else
				codeModified = 1;
#        endif
				/* begin storeLiteral:atAnnotatedAddress:using: */
				codeLongAtput(((usqInt)mcpc), mappedLiteral);
			}
			if ((hasYoungPtr != 0)
			 && (isYoung(mappedLiteral))) {
				(*((sqInt *) hasYoungPtr) = 1);
			}
		}
	}
	if (annotation >= IsSendCall) {
		/* begin entryCacheTagAndCouldBeObjectAt:annotation:into: */
		cacheTag1 = longAt(pcRelativeAddressAt(backEnd, ((usqInt)((((sqInt)mcpc)) - 8))));

		/* in-line cache tags are the selectors of sends if sends are unlinked,
		   the selectors of super sends (entry offset = cmNoCheckEntryOffset),
		   the selectors of open PIC sends (entry offset = cmEntryOffset, target is an Open PIC)
		   or in-line cache tags (classes, class indices, immediate bit patterns, etc).
		   Note that selectors can be immediate so there is no guarantee that they
		   are markable/remappable objects. */
		entryPoint1 = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		tagCouldBeObj1 = entryPointTagIsSelector(entryPoint1);
		if (tagCouldBeObj1
		 && (couldBeObject(cacheTag1))) {
			mappedCacheTag = remapObject(cacheTag1);
			if (cacheTag1 != mappedCacheTag) {
				/* begin setCodeModified */
#        if DUAL_MAPPED_CODE_ZONE
				codeModified = 1;
#        else
				codeModified = 1;
#        endif
				/* begin rewriteInlineCacheTag:at: */
				longAtput(pcRelativeAddressAt(((AbstractInstruction *) backEnd), (((usqInt)mcpc)) - 8), mappedCacheTag);
			}
			if ((hasYoungPtr != 0)
			 && (isYoung(mappedCacheTag))) {
				(*((sqInt *) hasYoungPtr) = 1);
			}
		}
		if (hasYoungPtr != 0) {

			/* Since the unlinking routines may rewrite the cacheTag to the send's selector, and
			   since they don't have the cogMethod to hand and can't add it to youngReferrers,
			   the method must remain in youngReferrers if the targetMethod's selector is young. */
			if (entryPoint1 > methodZoneBase) {

				/* It's a linked send. */
				/* begin targetMethodAndSendTableFor:annotation:into: */
				if (annotation == IsSendCall) {
					offset1 = cmEntryOffset;
					sendTable1 = ordinarySendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperSendTrampolines;
					}
					else {
						if (annotation == IsDirectedSuperBindingSend) {
							offset1 = cmNoCheckEntryOffset;
							sendTable1 = directedSuperBindingSendTrampolines;
						}
						else {
							assert(annotation == IsSuperSend);
							offset1 = cmNoCheckEntryOffset;
							sendTable1 = superSendTrampolines;
						}
					}
				}
				targetMethod1 = ((CogMethod *) (entryPoint1 - offset1));
				if (isYoung((targetMethod1->selector))) {
					(*((sqInt *) hasYoungPtr) = 1);
				}
			}
		}
	}
	return 0;
}


/*	Remap a potential object reference from a closed PIC.
	This may be an object reference, an inline cache tag or null.
	Answer if the updated literal is young.
	mcpc is the address of the next instruction following either
	the load of the method literal or the compare of the class tag. */

	/* Cogit>>#remapMaybeObjRefInClosedPICAt: */
static sqInt NoDbgRegParms
remapMaybeObjRefInClosedPICAt(sqInt mcpc)
{
    sqInt object;
    sqInt subject;

	object = literalBeforeFollowingAddress(backEnd, mcpc);
	if (!(couldBeObject(object))) {
		return 0;
	}
	subject = remapOop(object);
	if (object != subject) {
		/* begin setCodeModified */
#    if DUAL_MAPPED_CODE_ZONE
		codeModified = 1;
#    else
		codeModified = 1;
#    endif
		storeLiteralbeforeFollowingAddress(backEnd, subject, mcpc);
	}
	return isYoungObject(subject);
}


/*	Rewrite the three values involved in a CPIC case. Used by the initialize &
	extend CPICs.
	c.f. expectedClosedPICPrototype: */
/*	write the obj ref/operand via the second ldr */

	/* Cogit>>#rewriteCPICCaseAt:tag:objRef:target: */
static void NoDbgRegParms
rewriteCPICCaseAttagobjReftarget(sqInt followingAddress, sqInt newTag, sqInt newObjRef, sqInt newTarget)
{
    sqInt classTagPC;
    sqInt methodObjPC;

	methodObjPC = (followingAddress - (jumpLongConditionalByteSize(backEnd))) - (cmpC32RTempByteSize(backEnd));
	storeLiteralbeforeFollowingAddress(backEnd, newObjRef, methodObjPC);

	/* rewite the tag via the first ldr */
	classTagPC = followingAddress - (jumpLongConditionalByteSize(backEnd));
	/* begin storeLiteral32:beforeFollowingAddress: */
	storeLiteralbeforeFollowingAddress(((AbstractInstruction *) backEnd), newTag, classTagPC);
	rewriteConditionalJumpLongAttarget(backEnd, followingAddress, newTarget);
}

	/* Cogit>>#SubCw:R: */
static AbstractInstruction * NoDbgRegParms
gSubCwR(sqInt wordConstant, sqInt reg)
{
	/* begin gen:literal:operand: */
	return checkLiteralforInstruction(wordConstant, genoperandoperand(SubCwR, wordConstant, reg));
}


/*	destReg := fromReg - subReg */

	/* Cogit>>#SubR:R:R: */
static AbstractInstruction * NoDbgRegParms
gSubRRR(sqInt subReg, sqInt fromReg, sqInt destReg)
{
    AbstractInstruction *first;

	return genoperandoperandoperand(SubRRR, subReg, fromReg, destReg);
	assert(subReg != destReg);
	first = genoperandoperand(MoveRR, fromReg, destReg);
	genoperandoperand(SubRR, subReg, destReg);
	return first;
}


/*	Answer the number of clean blocks found in the literal frame */

	/* Cogit>>#scanForCleanBlocks */
static sqInt
scanForCleanBlocks(void)
{
    sqInt i;
    sqInt iLimiT;
    sqInt lit;
    sqInt numCleanBlocks;
    sqInt startPCOrNil;

	numCleanBlocks = 0;
	for (i = 1, iLimiT = (literalCountOf(methodObj)); i <= iLimiT; i += 1) {
		lit = fetchPointerofObject(i, methodObj);
		startPCOrNil = startPCOrNilOfLiteralin(lit, methodObj);
		if (!(startPCOrNil == null)) {
			numCleanBlocks += 1;
		}
	}
	return numCleanBlocks;
}

	/* Cogit>>#setBreakMethod: */
void
setBreakMethod(sqInt anObj)
{
	breakMethod = anObj;
}


/*	If a method is compiled to machine code via a block entry it won't have a
	selector. A subsequent send can find the method and hence fill in the
	selector. 
 */
/*	self disassembleMethod: cogMethod */

	/* Cogit>>#setSelectorOf:to: */
void
setSelectorOfto(CogMethod *cogMethod, sqInt aSelectorOop)
{
	compilationBreakpointisMNUCase(aSelectorOop, 0);
	assert(((cogMethod->cmType)) == CMMethod);
	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
	
#  endif
	((((CogMethod *) ((((usqInt)cogMethod)) + codeToDataDelta)))->selector = aSelectorOop);
	if (isYoung(aSelectorOop)) {
		ensureInYoungReferrers(cogMethod);
	}
	/* begin ensureExecutableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
	
#  endif
}

	/* Cogit>>#spanForCleanBlockStartingAt: */
static sqInt NoDbgRegParms
spanForCleanBlockStartingAt(sqInt startPC)
{
    BytecodeDescriptor *descriptor;
    sqInt end;
    sqInt pc;

	pc = startPC;
	end = numBytesOf(methodObj);
	while (pc <= end) {
		/* begin generatorForPC: */
		descriptor = generatorAt(bytecodeSetOffset + (fetchByteofObject(pc, methodObj)));
		pc += (descriptor->numBytes);
		if ((descriptor->isReturn)) {
			return pc - startPC;
		}
	}
	error("couldn't locate end of clean block");
	return 0;
}

	/* Cogit>>#stackCheckOffsetOfBlockAt:isMcpc: */
static usqInt NoDbgRegParms
stackCheckOffsetOfBlockAtisMcpc(sqInt blockEntryMcpc, sqInt mcpc)
{
    CogBlockMethod *cogBlockMethod;

	cogBlockMethod = ((CogBlockMethod *) (blockEntryMcpc - (sizeof(CogBlockMethod))));
	if (((((sqInt)cogBlockMethod)) + ((cogBlockMethod->stackCheckOffset))) == mcpc) {
		return ((usqInt)cogBlockMethod);
	}
	return 0;
}


/*	Answer a fake value for the method oop in other than the first case in the
	PIC prototype.
	Since we use MoveUniqueCw:R: it must not be confused with a
	method-relative address.
 */

	/* Cogit>>#subsequentPrototypeMethodOop */
static sqInt
subsequentPrototypeMethodOop(void)
{
	return (addressIsInCurrentCompilation(0xBADA550)
		? 0xDEADEAD
		: 0xBADA550);
}

	/* Cogit>>#traceLinkedSendOffset */
sqInt
traceLinkedSendOffset(void)
{
	return (cmNoCheckEntryOffset + (callFullInstructionByteSize(backEnd))) + (pushLinkRegisterByteSize(backEnd));
}


/*	Encode true and false and 0 to N such that they can't be confused for
	register numbers (including NoReg)
	and can be tested for by isTrampolineArgConstant: and decoded by
	trampolineArgValue: 
 */

	/* Cogit>>#trampolineArgConstant: */
static sqInt NoDbgRegParms
trampolineArgConstant(sqInt booleanIntegerOrNil)
{
	assert(booleanIntegerOrNil >= 0);
	return -2 - booleanIntegerOrNil;
}

	/* Cogit>>#trampolineName:numArgs: */
static char * NoDbgRegParms
trampolineNamenumArgs(char *routinePrefix, sqInt numArgs)
{
    char *theString;

	/* begin trampolineName:numArgs:limit: */
	theString = malloc((strlen(routinePrefix)) + 6);
	sprintf(theString, "%s%cArgs", routinePrefix, (numArgs <= (NumSendTrampolines - 2)
		? '0' + numArgs
		: 'N'));
	return theString;
}


/*	Malloc a string with the contents for the trampoline table */

	/* Cogit>>#trampolineName:numArgs:limit: */
static char * NoDbgRegParms
trampolineNamenumArgslimit(char *routinePrefix, int numArgs, sqInt argsLimit)
{
    char *theString;

	theString = malloc((strlen(routinePrefix)) + 6);
	sprintf(theString, "%s%cArgs", routinePrefix, (numArgs <= argsLimit
		? '0' + numArgs
		: 'N'));
	return theString;
}

	/* Cogit>>#trampolineName:numRegArgs: */
static char * NoDbgRegParms
trampolineNamenumRegArgs(char *routinePrefix, sqInt numArgs)
{
    sqInt argsLimit;
    char *theString;

	/* begin trampolineName:numArgs:limit: */
	argsLimit = numRegArgs();
	theString = malloc((strlen(routinePrefix)) + 6);
	sprintf(theString, "%s%cArgs", routinePrefix, (numArgs <= argsLimit
		? '0' + numArgs
		: 'N'));
	return theString;
}

	/* Cogit>>#unknownBytecode */
static sqInt
unknownBytecode(void)
{
	return EncounteredUnknownBytecode;
}


/*	Unlink all sends in cog methods. */

	/* Cogit>>#unlinkAllSends */
void
unlinkAllSends(void)
{
    sqInt annotation;
    CogMethod *cogMethod;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;

	if (!methodZoneBase) {
		return;
	}
	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
	
#  endif
	cogMethod = ((CogMethod *) methodZoneBase);
	voidOpenPICList();
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == CMMethod) {
			/* begin mapFor:performUntil:arg: */
			mcpc = ((((cogMethod->cmType)) < CMClosedPIC)
			 && ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
				? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
				: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
			map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
			while (((mapByte = byteAt(map))) != MapEnd) {
				if (mapByte >= FirstAnnotation) {

					/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
					mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
					if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
					 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
						annotation += mapByte & DisplacementMask;
						map -= 1;
					}
					result = unlinkIfLinkedSendpcignored(annotation, (((char *) mcpc)), 0);
					if (result != 0) {
						goto l2;
					}
				}
				else {
					if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
						mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
					}
				}
				map -= 1;
			}
	l2:	/* end mapFor:performUntil:arg: */;
		}
		else {
			if (((cogMethod->cmType)) != CMFree) {
				freeMethod(cogMethod);
			}
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	flushICacheFromto(backEnd, ((usqInt)methodZoneBase), freeStart());
}


/*	To placate the C static type system... */

	/* Cogit>>#unlinkIfFreeOrLinkedSend:pc:of: */
static sqInt NoDbgRegParms
unlinkIfFreeOrLinkedSendpcof(sqInt annotation, char *mcpc, CogMethod *theSelector)
{
    sqInt entryPoint;
    sqInt offset1;
    sqInt *sendTable1;
    CogMethod *targetMethod1;
    sqInt unlinkedRoutine;

	if (annotation >= IsSendCall) {
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint > methodZoneBase) {

			/* It's a linked send. */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
						assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint - offset1));
			if ((((targetMethod1->cmType)) == CMFree)
			 || (((targetMethod1->selector)) == (((sqInt) theSelector)))) {
				/* begin unlinkSendAt:targetMethod:sendTable: */
				unlinkedRoutine = sendTable1[((((targetMethod1->cmNumArgs)) < (NumSendTrampolines - 1)) ? ((targetMethod1->cmNumArgs)) : (NumSendTrampolines - 1))];
				/* begin setCodeModified */
#        if DUAL_MAPPED_CODE_ZONE
				codeModified = 1;
#        else
				codeModified = 1;
#        endif
				rewriteInlineCacheAttagtarget(backEnd, ((sqInt)mcpc), inlineCacheValueForSelectorin(backEnd, (targetMethod1->selector), enumeratingCogMethod), unlinkedRoutine);
			}
		}
	}
	return 0;
}

	/* Cogit>>#unlinkIfInvalidClassSend:pc:ignored: */
static sqInt NoDbgRegParms
unlinkIfInvalidClassSendpcignored(sqInt annotation, char *mcpc, sqInt superfluity)
{
    sqInt entryPoint;
    sqInt offset1;
    sqInt *sendTable1;
    CogMethod *targetMethod1;
    sqInt unlinkedRoutine;

	if (annotation >= IsSendCall) {
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint > methodZoneBase) {

			/* It's a linked send, but maybe a super send or linked to an OpenPIC, in which case the cache tag will be a selector.... */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
						assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint - offset1));
			if (!(((annotation == IsSuperSend)
				 || (((annotation >= IsDirectedSuperSend) && (annotation <= IsDirectedSuperBindingSend))))
				 || (((targetMethod1->cmType)) == CMOpenPIC))) {
				if (!(isValidClassTag(longAt(pcRelativeAddressAt(backEnd, ((usqInt)((((sqInt)mcpc)) - 8))))))) {
					/* begin unlinkSendAt:targetMethod:sendTable: */
					unlinkedRoutine = sendTable1[((((targetMethod1->cmNumArgs)) < (NumSendTrampolines - 1)) ? ((targetMethod1->cmNumArgs)) : (NumSendTrampolines - 1))];
					/* begin setCodeModified */
#          if DUAL_MAPPED_CODE_ZONE
					codeModified = 1;
#          else
					codeModified = 1;
#          endif
					rewriteInlineCacheAttagtarget(backEnd, ((sqInt)mcpc), inlineCacheValueForSelectorin(backEnd, (targetMethod1->selector), enumeratingCogMethod), unlinkedRoutine);
				}
			}
		}
	}
	return 0;
}

	/* Cogit>>#unlinkIfLinkedSendToFree:pc:ignored: */
static sqInt NoDbgRegParms
unlinkIfLinkedSendToFreepcignored(sqInt annotation, char *mcpc, sqInt superfluity)
{
    sqInt entryPoint;
    sqInt offset1;
    sqInt *sendTable1;
    CogMethod *targetMethod1;
    sqInt unlinkedRoutine;

	if (annotation >= IsSendCall) {
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint > methodZoneBase) {

			/* It's a linked send. */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
						assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint - offset1));
			if (((targetMethod1->cmType)) == CMFree) {
				/* begin unlinkSendAt:targetMethod:sendTable: */
				unlinkedRoutine = sendTable1[((((targetMethod1->cmNumArgs)) < (NumSendTrampolines - 1)) ? ((targetMethod1->cmNumArgs)) : (NumSendTrampolines - 1))];
				/* begin setCodeModified */
#        if DUAL_MAPPED_CODE_ZONE
				codeModified = 1;
#        else
				codeModified = 1;
#        endif
				rewriteInlineCacheAttagtarget(backEnd, ((sqInt)mcpc), inlineCacheValueForSelectorin(backEnd, (targetMethod1->selector), enumeratingCogMethod), unlinkedRoutine);
			}
		}
	}
	return 0;
}


/*	To placate the C static type system... */

	/* Cogit>>#unlinkIfLinkedSend:pc:if: */
static sqInt NoDbgRegParms
unlinkIfLinkedSendpcif(sqInt annotation, char *mcpc, CogMethod *criterionArg)
{
    sqInt (*criterion)(CogMethod *);
    sqInt entryPoint;
    sqInt offset1;
    sqInt *sendTable1;
    CogMethod *targetMethod1;
    sqInt unlinkedRoutine;

	criterion = ((void *)criterionArg);
	if (annotation >= IsSendCall) {
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint > methodZoneBase) {

			/* It's a linked send. */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
						assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint - offset1));
			if (criterion(targetMethod1)) {
				/* begin unlinkSendAt:targetMethod:sendTable: */
				unlinkedRoutine = sendTable1[((((targetMethod1->cmNumArgs)) < (NumSendTrampolines - 1)) ? ((targetMethod1->cmNumArgs)) : (NumSendTrampolines - 1))];
				/* begin setCodeModified */
#        if DUAL_MAPPED_CODE_ZONE
				codeModified = 1;
#        else
				codeModified = 1;
#        endif
				rewriteInlineCacheAttagtarget(backEnd, ((sqInt)mcpc), inlineCacheValueForSelectorin(backEnd, (targetMethod1->selector), enumeratingCogMethod), unlinkedRoutine);
			}
		}
	}
	return 0;
}

	/* Cogit>>#unlinkIfLinkedSend:pc:ignored: */
static sqInt NoDbgRegParms
unlinkIfLinkedSendpcignored(sqInt annotation, char *mcpc, sqInt superfluity)
{
    sqInt entryPoint;
    sqInt offset1;
    sqInt *sendTable1;
    CogMethod *targetMethod1;
    sqInt unlinkedRoutine;

	if (annotation >= IsSendCall) {
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint > methodZoneBase) {

			/* It's a linked send. */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
						assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint - offset1));
			/* begin unlinkSendAt:targetMethod:sendTable: */
			unlinkedRoutine = sendTable1[((((targetMethod1->cmNumArgs)) < (NumSendTrampolines - 1)) ? ((targetMethod1->cmNumArgs)) : (NumSendTrampolines - 1))];
			/* begin setCodeModified */
#      if DUAL_MAPPED_CODE_ZONE
			codeModified = 1;
#      else
			codeModified = 1;
#      endif
			rewriteInlineCacheAttagtarget(backEnd, ((sqInt)mcpc), inlineCacheValueForSelectorin(backEnd, (targetMethod1->selector), enumeratingCogMethod), unlinkedRoutine);
		}
	}
	return 0;
}

	/* Cogit>>#unlinkIfLinkedSend:pc:to: */
static sqInt NoDbgRegParms
unlinkIfLinkedSendpcto(sqInt annotation, char *mcpc, CogMethod *theCogMethod)
{
    sqInt entryPoint;
    sqInt offset1;
    sqInt *sendTable1;
    CogMethod *targetMethod1;
    sqInt unlinkedRoutine;

	if (annotation >= IsSendCall) {
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint > methodZoneBase) {

			/* It's a linked send. */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
						assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint - offset1));
			if (targetMethod1 == theCogMethod) {
				/* begin unlinkSendAt:targetMethod:sendTable: */
				unlinkedRoutine = sendTable1[((((targetMethod1->cmNumArgs)) < (NumSendTrampolines - 1)) ? ((targetMethod1->cmNumArgs)) : (NumSendTrampolines - 1))];
				/* begin setCodeModified */
#        if DUAL_MAPPED_CODE_ZONE
				codeModified = 1;
#        else
				codeModified = 1;
#        endif
				rewriteInlineCacheAttagtarget(backEnd, ((sqInt)mcpc), inlineCacheValueForSelectorin(backEnd, (targetMethod1->selector), enumeratingCogMethod), unlinkedRoutine);
			}
		}
	}
	return 0;
}


/*	Unlink all sends in cog methods whose class tag is that of a forwarded
	class. 
 */

	/* Cogit>>#unlinkSendsLinkedForInvalidClasses */
void
unlinkSendsLinkedForInvalidClasses(void)
{
    sqInt annotation;
    CogMethod *cogMethod;
    sqInt freedPIC;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;

	if (!methodZoneBase) {
		return;
	}
	cogMethod = ((CogMethod *) methodZoneBase);
	codeModified = (freedPIC = 0);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == CMMethod) {
			/* begin mapFor:performUntil:arg: */
			mcpc = ((((cogMethod->cmType)) < CMClosedPIC)
			 && ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
				? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
				: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
			map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
			while (((mapByte = byteAt(map))) != MapEnd) {
				if (mapByte >= FirstAnnotation) {

					/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
					mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
					if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
					 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
						annotation += mapByte & DisplacementMask;
						map -= 1;
					}
					result = unlinkIfInvalidClassSendpcignored(annotation, (((char *) mcpc)), 0);
					if (result != 0) {
						goto l2;
					}
				}
				else {
					if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
						mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
					}
				}
				map -= 1;
			}
	l2:	/* end mapFor:performUntil:arg: */;
		}
		else {
			if ((((cogMethod->cmType)) == CMClosedPIC)
			 && (cPICHasForwardedClass(cogMethod))) {
				freeMethod(cogMethod);
				freedPIC = 1;
			}
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	if (freedPIC) {
		unlinkSendsToFree();
	}
	else {
		if (codeModified) {

			/* After possibly updating inline caches we need to flush the icache. */
			flushICacheFromto(backEnd, ((usqInt)methodZoneBase), freeStart());
		}
	}
}


/*	Unlink all sends in cog methods. Free all Closed PICs with the selector,
	or with an MNU case if isMNUSelector. First check if any method actually
	has the selector; if not there can't be any linked send to it. This
	routine (including descendents) is performance critical. It contributes
	perhaps 30% of entire execution time in Compiler recompileAll. */

	/* Cogit>>#unlinkSendsOf:isMNUSelector: */
void
unlinkSendsOfisMNUSelector(sqInt selector, sqInt isMNUSelector)
{
    sqInt annotation;
    CogMethod *cogMethod;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt mustScanAndUnlink;
    sqInt result;

	if (!methodZoneBase) {
		return;
	}
	cogMethod = ((CogMethod *) methodZoneBase);
	mustScanAndUnlink = 0;
	if (isMNUSelector) {
		while (cogMethod < (limitZony())) {
			if (((cogMethod->cmType)) != CMFree) {
				if (((cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
				 && (((cogMethod->cmType)) == CMClosedPIC)) {
					assert(((cogMethod->cmType)) == CMClosedPIC);
					freeMethod(cogMethod);
					mustScanAndUnlink = 1;
				}
				else {
					if (((cogMethod->selector)) == selector) {
						mustScanAndUnlink = 1;
						if (((cogMethod->cmType)) == CMClosedPIC) {
							freeMethod(cogMethod);
						}
					}
				}
			}
			cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
		}
	}
	else {
		while (cogMethod < (limitZony())) {
			if ((((cogMethod->cmType)) != CMFree)
			 && (((cogMethod->selector)) == selector)) {
				mustScanAndUnlink = 1;
				if (((cogMethod->cmType)) == CMClosedPIC) {
					freeMethod(cogMethod);
				}
			}
			cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
		}
	}
	if (!mustScanAndUnlink) {
		return;
	}
	codeModified = 0;
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == CMMethod) {
			/* begin mapFor:performUntil:arg: */
			mcpc = ((((cogMethod->cmType)) < CMClosedPIC)
			 && ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
				? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
				: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
			map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
			while (((mapByte = byteAt(map))) != MapEnd) {
				if (mapByte >= FirstAnnotation) {

					/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
					mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
					if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
					 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
						annotation += mapByte & DisplacementMask;
						map -= 1;
					}
					result = unlinkIfFreeOrLinkedSendpcof(annotation, (((char *) mcpc)), (((CogMethod *) selector)));
					if (result != 0) {
						goto l2;
					}
				}
				else {
					if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
						mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
					}
				}
				map -= 1;
			}
	l2:	/* end mapFor:performUntil:arg: */;
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	if (codeModified) {

		/* After possibly updating inline caches we need to flush the icache. */
		flushICacheFromto(backEnd, ((usqInt)methodZoneBase), freeStart());
	}
	/* begin ensureExecutableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
	
#  endif
}


/*	Unlink all sends in cog methods to free methods and/or pics. */

	/* Cogit>>#unlinkSendsToFree */
void
unlinkSendsToFree(void)
{
    sqInt annotation;
    CogMethod *cogMethod;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;

	if (!methodZoneBase) {
		return;
	}
	codeModified = 0;
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == CMMethod) {
			/* begin mapFor:performUntil:arg: */
			mcpc = ((((cogMethod->cmType)) < CMClosedPIC)
			 && ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
				? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
				: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
			map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
			while (((mapByte = byteAt(map))) != MapEnd) {
				if (mapByte >= FirstAnnotation) {

					/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
					mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
					if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
					 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
						annotation += mapByte & DisplacementMask;
						map -= 1;
					}
					result = unlinkIfLinkedSendToFreepcignored(annotation, (((char *) mcpc)), 0);
					if (result != 0) {
						goto l2;
					}
				}
				else {
					if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
						mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
					}
				}
				map -= 1;
			}
	l2:	/* end mapFor:performUntil:arg: */;
		}
		else {
			if (((cogMethod->cmType)) == CMClosedPIC) {
				assert(noTargetsFreeInClosedPIC(cogMethod));
			}
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	if (codeModified) {

		/* After possibly updating inline caches we need to flush the icache. */
		flushICacheFromto(backEnd, ((usqInt)methodZoneBase), freeStart());
	}
}


/*	Unlink all sends in cog methods to methods with a machine code
	primitive, and free machine code primitive methods if freeIfTrue.
	To avoid having to scan PICs, free any and all PICs */

	/* Cogit>>#unlinkSendsToMethodsSuchThat:AndFreeIf: */
void
unlinkSendsToMethodsSuchThatAndFreeIf(sqInt (*criterion)(CogMethod *), sqInt freeIfTrue)
{
    sqInt annotation;
    CogMethod *cogMethod;
    sqInt freedSomething;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;

	if (!methodZoneBase) {
		return;
	}
	codeModified = (freedSomething = 0);
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == CMMethod) {
			if (freeIfTrue
			 && (criterion(cogMethod))) {
				freeMethod(cogMethod);
				freedSomething = 1;
			}
			else {
				/* begin mapFor:performUntil:arg: */
				mcpc = ((((cogMethod->cmType)) < CMClosedPIC)
				 && ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
					? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
					: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
				map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
				while (((mapByte = byteAt(map))) != MapEnd) {
					if (mapByte >= FirstAnnotation) {

						/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
						mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
						if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
						 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
							annotation += mapByte & DisplacementMask;
							map -= 1;
						}
						result = unlinkIfLinkedSendpcif(annotation, (((char *) mcpc)), (((CogMethod *) criterion)));
						if (result != 0) {
							goto l2;
						}
					}
					else {
						if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
							mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
						}
					}
					map -= 1;
				}
	l2:	/* end mapFor:performUntil:arg: */;
			}
		}
		else {
			if (((cogMethod->cmType)) == CMClosedPIC) {
				freeMethod(cogMethod);
				freedSomething = 1;
			}
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	if (freedSomething) {
		unlinkSendsToFree();
	}
	else {
		if (codeModified) {

			/* After possibly updating inline caches we need to flush the icache. */
			flushICacheFromto(backEnd, ((usqInt)methodZoneBase), freeStart());
		}
	}
}


/*	Unlink all sends in cog methods to a particular target method.
	If targetMethodObject isn't actually a method (perhaps being
	used via invokeAsMethod) then there's nothing to do. */

	/* Cogit>>#unlinkSendsTo:andFreeIf: */
void
unlinkSendsToandFreeIf(sqInt targetMethodObject, sqInt freeIfTrue)
{
    sqInt annotation;
    CogMethod *cogMethod;
    sqInt freedPIC;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;
    CogMethod *targetMethod;

	if (!((isOopCompiledMethod(targetMethodObject))
		 && (methodHasCogMethod(targetMethodObject)))) {
		return;
	}
	targetMethod = cogMethodOf(targetMethodObject);
	if (!methodZoneBase) {
		return;
	}
	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
	
#  endif
	codeModified = (freedPIC = 0);
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == CMMethod) {
			/* begin mapFor:performUntil:arg: */
			mcpc = ((((cogMethod->cmType)) < CMClosedPIC)
			 && ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
				? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
				: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
			map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
			while (((mapByte = byteAt(map))) != MapEnd) {
				if (mapByte >= FirstAnnotation) {

					/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
					mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
					if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
					 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
						annotation += mapByte & DisplacementMask;
						map -= 1;
					}
					result = unlinkIfLinkedSendpcto(annotation, (((char *) mcpc)), targetMethod);
					if (result != 0) {
						goto l2;
					}
				}
				else {
					if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
						mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
					}
				}
				map -= 1;
			}
	l2:	/* end mapFor:performUntil:arg: */;
		}
		else {
			if ((((cogMethod->cmType)) == CMClosedPIC)
			 && (cPICHasTarget(cogMethod, targetMethod))) {
				freeMethod(cogMethod);
				freedPIC = 1;
			}
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	if (freeIfTrue) {
		freeMethod(targetMethod);
	}
	if (freedPIC) {
		unlinkSendsToFree();
	}
	else {
		if (codeModified) {

			/* After possibly updating inline caches we need to flush the icache. */
			flushICacheFromto(backEnd, ((usqInt)methodZoneBase), freeStart());
		}
	}
	/* begin ensureExecutableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
	
#  endif
}

	/* Cogit>>#voidCogCompiledCode */
void
voidCogCompiledCode(void)
{
    CogMethod *cogMethod;

	/* begin clearCogCompiledCode */
	cogMethod = ((CogMethod *) baseAddress);
	while ((((usqInt)cogMethod)) < mzFreeStart) {
		if (((cogMethod->cmType)) == CMMethod) {
			freeMethod(cogMethod);
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	/* begin manageFrom:to: */
	mzFreeStart = (/* baseAddress = */ baseAddress);
	youngReferrers = (/* limitAddress = */ limitAddress);
	openPICList = null;
	methodBytesFreedSinceLastCompaction = 0;
	methodCount = 0;
	/* begin computeAllocationThreshold */
	allocationThreshold = ((((((usqInt)((limitAddress - baseAddress) * thresholdRatio))) + ((zoneAlignment()) - 1)) & ~7)) + baseAddress;
	/* begin ensureExecutableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
	
#  endif
}

	/* Cogit>>#XorCw:R: */
static AbstractInstruction * NoDbgRegParms
gXorCwR(sqInt wordConstant, sqInt reg)
{
	/* begin gen:literal:operand: */
	return checkLiteralforInstruction(wordConstant, genoperandoperand(XorCwR, wordConstant, reg));
}


/*	Access for the object representations when they need to prepend code to
	trampolines. 
 */
/*	Eliminate stale dependent info. */

	/* Cogit>>#zeroOpcodeIndex */
static void
zeroOpcodeIndex(void)
{
    sqInt i;

	for (i = 0; i < opcodeIndex; i += 1) {
		((abstractOpcodes[i]).dependent = null);
	}
	zeroOpcodeIndexForNewOpcodes();
}


/*	Access for the object representations when they need to prepend code to
	trampolines. 
 */

	/* Cogit>>#zeroOpcodeIndexForNewOpcodes */
static void
zeroOpcodeIndexForNewOpcodes(void)
{
	opcodeIndex = 0;
	/* begin resetLiterals */

	/* an impossibly high value */
	firstOpcodeIndex = 0x10000;
	nextLiteralIndex = (lastDumpedLiteralIndex = 0);
}

	/* CogMethod>>#counters */
static sqInt NoDbgRegParms
counters(CogMethod * self_in_counters)
{
	return 0;
}

	/* CogMethodZone>>#addToOpenPICList: */
static void NoDbgRegParms
addToOpenPICList(CogMethod *anOpenPIC)
{
	assert(((anOpenPIC->cmType)) == CMOpenPIC);
	assert((openPICList == null)
	 || (((openPICList->cmType)) == CMOpenPIC));
	assertValidDualZoneWriteAddress(anOpenPIC);
	(anOpenPIC->nextOpenPIC = ((usqInt)openPICList));
	openPICList = ((CogMethod *) ((((usqInt)anOpenPIC)) - (getCodeToDataDelta())));
}

	/* CogMethodZone>>#addToYoungReferrers: */
static void NoDbgRegParms
addToYoungReferrers(CogMethod *cogMethod)
{
	assertValidDualZoneWriteAddress(cogMethod);
	assert((occurrencesInYoungReferrers(cogMethod)) == 0);
	assert((cogMethod->cmRefersToYoung));
	assert((youngReferrers <= limitAddress)
	 && (youngReferrers >= (limitAddress - (methodCount * BytesPerWord))));
	if (!(asserta((limitAddress - (methodCount * BytesPerWord)) >= mzFreeStart))) {
		error("no room on youngReferrers list");
	}
	youngReferrers -= BytesPerWord;
	codeLongAtput(youngReferrers, (((usqInt)cogMethod)) - (getCodeToDataDelta()));
}

	/* CogMethodZone>>#allocate: */
static usqInt NoDbgRegParms
allocate(sqInt numBytes)
{
    usqInt allocation;
    sqInt roundedBytes;

	roundedBytes = (numBytes + 7) & -8;
	if ((mzFreeStart + roundedBytes) >= ((((limitAddress - (methodCount * BytesPerWord)) < allocationThreshold) ? (limitAddress - (methodCount * BytesPerWord)) : allocationThreshold))) {
		return 0;
	}
	allocation = mzFreeStart;
	mzFreeStart += roundedBytes;
	methodCount += 1;
	return allocation;
}


/*	Answer the method containing mcpc for the purposes of code zone
	compaction, where mcpc is actually the value of instructionPointer at the
	time of a compaction. */

	/* CogMethodZone>>#cogMethodContaining: */
CogMethod *
cogMethodContaining(usqInt mcpc)
{
    CogMethod *cogMethod;
    CogMethod *prevMethod;

	if (mcpc > limitAddress) {
		return null;
	}
	if (mcpc < baseAddress) {
		/* begin assertMcpcIsPrimReturn: */
		assert((mcpc == cePrimReturnEnterCogCode)
		 || (mcpc == cePrimReturnEnterCogCodeProfiling));
		return null;
	}
	assert(mcpc < (freeStart()));
	cogMethod = ((CogMethod *) baseAddress);
	while ((((usqInt)cogMethod)) < mcpc) {
		prevMethod = cogMethod;
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	assert((prevMethod != null)
	 && ((mcpc == ((((usqInt)prevMethod)) + ((prevMethod->stackCheckOffset))))
	 || ((mcpcisAtStackCheckOfBlockMethodIn(mcpc, prevMethod))
	 || (((primitiveIndexOfMethodheader((prevMethod->methodObject), (prevMethod->methodHeader))) > 0)
	 || ((isCallPrecedingReturnPC(backEnd(), mcpc))
	 && ((callTargetFromReturnAddress(backEnd(), mcpc)) == (ceCheckForInterruptTrampoline())))))));
	return prevMethod;
}

	/* CogMethodZone>>#compactCompiledCode */
static void
compactCompiledCode(void)
{
    unsigned short bytes;
    CogMethod *dest;
    sqLong objectHeaderValue;
    CogMethod *source;
    CogMethod *writableVersion;

	compactionInProgress = 1;
	methodCount = 0;
	objectHeaderValue = nullHeaderForMachineCodeMethod();
	source = ((CogMethod *) baseAddress);
	voidOpenPICList();
	voidUnpairedMethodList();
	while ((source < (limitZony()))
	 && (((source->cmType)) != CMFree)) {
		assert((cogMethodDoesntLookKosher(source)) == 0);
		/* begin writableMethodFor: */
		writableVersion = ((CogMethod *) ((((usqInt)source)) + codeToDataDelta));
		(writableVersion->objectHeader = objectHeaderValue);
		if (((source->cmUsageCount)) > 0) {
			(writableVersion->cmUsageCount = ((source->cmUsageCount)) / 2);
		}
		/* begin maybeLinkOnUnpairedMethodList: */
		/* begin clearSavedPICUsageCount: */
		if (((writableVersion->cmType)) == CMClosedPIC) {
			(writableVersion->blockEntryOffset = 0);
		}
		if (((source->cmType)) == CMOpenPIC) {
			addToOpenPICList(writableVersion);
		}
		methodCount += 1;
		source = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)source)) + ((source->blockSize)))));
	}
	if (source >= (limitZony())) {
		haltmsg("no free methods; cannot compact.");
		return;
	}
	dest = source;
	while (source < (limitZony())) {
		assert((maybeFreeCogMethodDoesntLookKosher(source)) == 0);
		bytes = (source->blockSize);
		if (((source->cmType)) != CMFree) {
			methodCount += 1;
			codeMemmove(dest, source, bytes);
			/* begin maybeFlushWritableZoneFrom:to: */
#      if DUAL_MAPPED_CODE_ZONE
			if (codeToDataDelta > 0) {
				flushDCacheFromto(backEnd, ((usqInt)dest), (((usqInt)dest)) + bytes);
			}
#      endif
			((writableVersion = ((CogMethod *) ((((usqInt)dest)) + codeToDataDelta)))->objectHeader = objectHeaderValue);
			if (((dest->cmType)) == CMMethod) {

				/* For non-Newspeak there should be a one-to-one mapping between bytecoded and
				   cog methods.  For Newspeak not necessarily, but only for anonymous accessors. */
				/* Only update the original method's header if it is referring to this CogMethod. */
				if ((((sqInt)(rawHeaderOf((dest->methodObject))))) == (((sqInt)source))) {
					rawHeaderOfput((dest->methodObject), ((sqInt)dest));
				}
				else {
					assert((noAssertMethodClassAssociationOf((dest->methodObject))) == (nilObject()));
					/* begin linkOnUnpairedMethodList: */
									}
			}
			else {
				/* begin clearSavedPICUsageCount: */
				if (((writableVersion->cmType)) == CMClosedPIC) {
					(writableVersion->blockEntryOffset = 0);
				}
				if (((dest->cmType)) == CMOpenPIC) {
					addToOpenPICList(writableVersion);
				}
			}
			if (((dest->cmUsageCount)) > 0) {
				(writableVersion->cmUsageCount = ((dest->cmUsageCount)) / 2);
			}
			/* begin maybeFlushWritableZoneFrom:to: */
#      if DUAL_MAPPED_CODE_ZONE
			if (codeToDataDelta > 0) {
				flushDCacheFromto(backEnd, ((usqInt)dest), ((usqInt)(dest + 1)));
			}
#      endif
			dest = ((CogMethod *) ((((usqInt)dest)) + bytes));
		}
		source = ((CogMethod *) ((((usqInt)source)) + bytes));
	}
	mzFreeStart = ((usqInt)dest);
	methodBytesFreedSinceLastCompaction = 0;
	compactionInProgress = 0;
}

	/* CogMethodZone>>#ensureInYoungReferrers: */
static void NoDbgRegParms
ensureInYoungReferrers(CogMethod *cogMethod)
{
    CogMethod *writableMethod;

	assertValidDualZoneReadAddress(cogMethod);
	if (!((cogMethod->cmRefersToYoung))) {
		assert((occurrencesInYoungReferrers(cogMethod)) == 0);
		/* begin ensureWritableCodeZone */
#    if !DUAL_MAPPED_CODE_ZONE
		
#    endif
		((writableMethod = ((CogMethod *) ((((usqInt)cogMethod)) + codeToDataDelta)))->cmRefersToYoung = 1);
		addToYoungReferrers(writableMethod);
	}
}

	/* CogMethodZone>>#followForwardedLiteralsInOpenPICList */
static void
followForwardedLiteralsInOpenPICList(void)
{
    CogMethod *openPIC;

	openPIC = openPICList;
	while (openPIC != null) {
		followForwardedLiteralsImplementationIn(openPIC);
		openPIC = ((CogMethod *) ((openPIC->nextOpenPIC)));
	}
	pruneYoungReferrers();
}

	/* CogMethodZone>>#freeMethod: */
static void NoDbgRegParms
freeMethod(CogMethod *cogMethod)
{
    CogMethod *writableMethod;

	assert(((cogMethod->cmType)) != CMFree);
	assert((cogMethodDoesntLookKosher(cogMethod)) == 0);
	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
	
#  endif
	if (((cogMethod->cmType)) == CMMethod) {

		/* For non-Newspeak there should be a one-to-one mapping between bytecoded and
		   cog methods.  For Newspeak not necessarily, but only for anonymous accessors. */
		/* Only reset the original method's header if it is referring to this CogMethod. */
		if ((((sqInt)(rawHeaderOf((cogMethod->methodObject))))) == (((sqInt)cogMethod))) {
			rawHeaderOfput((cogMethod->methodObject), (cogMethod->methodHeader));
					}
		else {
			assert((noAssertMethodClassAssociationOf((cogMethod->methodObject))) == (nilObject()));
					}
	}
	if (((cogMethod->cmType)) == CMOpenPIC) {
		removeFromOpenPICList(cogMethod);
	}
	/* begin writableMethodFor: */
	writableMethod = ((CogMethod *) ((((usqInt)cogMethod)) + codeToDataDelta));
	(writableMethod->cmRefersToYoung = 0);
	(writableMethod->cmType = CMFree);
	methodBytesFreedSinceLastCompaction += (cogMethod->blockSize);
}


/*	Free methods, preferring older methods for compaction, up to some
	fraction, currently a quarter.
 */

	/* CogMethodZone>>#freeOlderMethodsForCompaction */
static void
freeOlderMethodsForCompaction(void)
{
    sqInt amountToFree;
    CogMethod *cogMethod;
    sqInt freeableUsage;
    sqInt freedSoFar;
    sqInt initialFreeSpace;
    sqInt zoneSize;

	zoneSize = ((((limitAddress) < allocationThreshold) ? (limitAddress) : allocationThreshold)) - baseAddress;
	initialFreeSpace = (((((limitAddress) < allocationThreshold) ? (limitAddress) : allocationThreshold)) - mzFreeStart) + methodBytesFreedSinceLastCompaction;
	freedSoFar = initialFreeSpace;

	/* 4 needs to be e.g. a start-up parameter */
	amountToFree = zoneSize / 4;
	freeableUsage = 0;
	do {
		cogMethod = ((CogMethod *) baseAddress);
		while (((((usqInt)cogMethod)) < mzFreeStart)
		 && (freedSoFar < amountToFree)) {
			if ((((cogMethod->cmType)) == CMMethod
				? ((cogMethod->cmUsageCount)) <= freeableUsage
				: (((cogMethod->cmType)) != CMFree)
					 && (((cogMethod->cmUsageCount)) == 0))) {
				freeMethod(cogMethod);
				freedSoFar += (cogMethod->blockSize);
			}
			cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
		}
	} while((freedSoFar < amountToFree)
		 && (((freeableUsage += 1)) < CMMaxUsageCount));
}


/*	Answer that all entries in youngReferrers are in-use and have the
	cmRefersToYoung flag set.
	Used to check that the youngreferrers pruning routines work correctly. */

	/* CogMethodZone>>#kosherYoungReferrers */
sqInt
kosherYoungReferrers(void)
{
    CogMethod *cogMethod;
    usqInt pointer;
    CogMethod *prevMethod;

	if ((youngReferrers > limitAddress)
	 || (youngReferrers < mzFreeStart)) {
		return 0;
	}
	pointer = youngReferrers;
	while (pointer < limitAddress) {
		cogMethod = ((CogMethod *) (longAt(pointer)));
		if (((cogMethod->cmType)) != CMFree) {
			if (!((cogMethod->cmRefersToYoung))) {
				return 0;
			}
			if ((occurrencesInYoungReferrers(cogMethod)) != 1) {
				return 0;
			}
		}
		pointer += BytesPerWord;
	}
	cogMethod = ((CogMethod *) baseAddress);
	while (cogMethod < (limitZony())) {
		prevMethod = cogMethod;
		if (((cogMethod->cmType)) != CMFree) {
			if ((occurrencesInYoungReferrers(cogMethod)) != (((cogMethod->cmRefersToYoung)
				? 1
				: 0))) {
				return 0;
			}
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
		if (cogMethod == prevMethod) {
			return 0;
		}
	}
	return 1;
}


/*	For assert checking... */

	/* CogMethodZone>>#mcpc:isAtStackCheckOfBlockMethodIn: */
static sqInt NoDbgRegParms
mcpcisAtStackCheckOfBlockMethodIn(sqInt mcpc, CogMethod *cogMethod)
{
	if (((cogMethod->blockEntryOffset)) == 0) {
		return 0;
	}
	return (blockDispatchTargetsForperformarg(cogMethod, stackCheckOffsetOfBlockAtisMcpc, mcpc)) != 0;
}

	/* CogMethodZone>>#methodFor: */
CogMethod *
methodFor(void *address)
{
    CogMethod *cogMethod;
    CogMethod *nextMethod;

	cogMethod = ((CogMethod *) baseAddress);
	while ((cogMethod < (limitZony()))
	 && ((((usqInt)cogMethod)) <= (((usqInt)address)))) {
		/* begin methodAfter: */
		nextMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
		if (nextMethod == cogMethod) {
			return null;
		}
		if (((((usqInt)address)) >= (((usqInt)cogMethod)))
		 && ((((usqInt)address)) < (((usqInt)nextMethod)))) {
			return cogMethod;
		}
		cogMethod = nextMethod;
	}
	return null;
}

	/* CogMethodZone>>#methodsCompiledToMachineCodeInto: */
sqInt
methodsCompiledToMachineCodeInto(sqInt arrayObj)
{
    CogMethod *cogMethod;
    sqInt methodIndex;

	methodIndex = 0;
	cogMethod = ((CogMethod *) baseAddress);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == CMMethod) {
			storePointerUncheckedofObjectwithValue(methodIndex, arrayObj, (cogMethod->methodObject));
			methodIndex += 1;
		}
		/* begin methodAfter: */
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	return methodIndex;
}

	/* CogMethodZone>>#numMethods */
sqInt
numMethods(void)
{
	return methodCount;
}

	/* CogMethodZone>>#numMethodsOfType: */
sqInt
numMethodsOfType(sqInt cogMethodType)
{
    CogMethod *cogMethod;
    sqInt n;

	n = 0;
	cogMethod = ((CogMethod *) baseAddress);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == cogMethodType) {
			n += 1;
		}
		/* begin methodAfter: */
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	return n;
}

	/* CogMethodZone>>#occurrencesInYoungReferrers: */
static sqInt NoDbgRegParms
occurrencesInYoungReferrers(CogMethod *cogMethod)
{
    sqInt count;
    usqInt pointer;

	assert(youngReferrers <= limitAddress);
	count = 0;
	pointer = youngReferrers;
	while (pointer < limitAddress) {
		if ((((sqInt)cogMethod)) == (longAt(pointer))) {
			count += 1;
		}
		pointer += BytesPerWord;
	}
	return count;
}

	/* CogMethodZone>>#openPICWithSelector: */
static CogMethod * NoDbgRegParms
openPICWithSelector(sqInt aSelector)
{
    CogMethod *openPIC;

	openPIC = openPICList;
	do {
		if ((openPIC == null)
		 || (((openPIC->selector)) == aSelector)) {
			return openPIC;
		}
		openPIC = ((CogMethod *) ((openPIC->nextOpenPIC)));
	} while(1);
	return 0;
}


/*	Some methods have been freed. Compute how much each survivor needs to
	move during the ensuing compaction and record it in the objectHeader
	field. 
	For Sista, where we want PICs to last so they can be observed, we need to
	keep PICs unless
	they are definitely unused. So we need to identify unused PICs. So in
	planCompact, zero the
	usage counts of all PICs, saving the actual usage count in
	blockEntryOffset. Then in
	relocateMethodsPreCompaction (actually in
	relocateIfCallOrMethodReference:mcpc:delta:) restore the usage counts of
	used PICs. Finally in compactCompiledCode, clear the blockEntryOffset
	of the unused PICs; they will then have a zero count and be reclaimed in
	the next code compaction. */

	/* CogMethodZone>>#planCompaction */
static void
planCompaction(void)
{
    CogMethod *cogMethod;
    sqInt delta;

	delta = 0;
	cogMethod = ((CogMethod *) baseAddress);
	while ((((usqInt)cogMethod)) < mzFreeStart) {
		if (((cogMethod->cmType)) == CMFree) {
			delta -= (cogMethod->blockSize);
		}
		else {
			assert((cogMethodDoesntLookKosher(cogMethod)) == 0);
			((((CogMethod *) ((((usqInt)cogMethod)) + codeToDataDelta)))->objectHeader = delta);
			savePICUsageCount(cogMethod);
		}
		/* begin methodAfter: */
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
}

	/* CogMethodZone>>#printCogMethods */
void
printCogMethods(void)
{
    CogMethod *cogMethod;
    sqInt nc;
    sqInt nf;
    sqInt nm;
    sqInt no;
    sqInt nu;

	/* begin printCogMethodsSummarizing: */
	nm = (nc = (no = (nf = (nu = 0))));
	cogMethod = ((CogMethod *) baseAddress);
	while (cogMethod < (limitZony())) {
		printCogMethod(cogMethod);
		switch ((cogMethod->cmType)) {
		case CMFree:
			nf += 1;
			break;
		case CMMethod:
			nm += 1;
			break;
		case CMClosedPIC:
			nc += 1;
			break;
		case CMOpenPIC:
			no += 1;
			break;
		default:
			nu += 1;

		}
		/* begin methodAfter: */
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	print("CMMethod ");
	printNum(nm);
	print(" CMClosedPIC ");
	printNum(nc);
	print(" CMOpenPIC ");
	printNum(no);
	print(" CMFree ");
	printNum(nf);
	if (nu > 0) {
		print(" UNKNOWN ");
		printNum(nu);
	}
	print(" total ");
	printNum((((nm + nc) + no) + nf) + nu);
	cr();
}

	/* CogMethodZone>>#printCogMethodsOfType: */
void
printCogMethodsOfType(sqInt cmType)
{
    CogMethod *cogMethod;

	cogMethod = ((CogMethod *) baseAddress);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == cmType) {
			printCogMethod(cogMethod);
		}
		/* begin methodAfter: */
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
}

	/* CogMethodZone>>#printCogMethodsWithMethod: */
void
printCogMethodsWithMethod(sqInt methodOop)
{
    CogMethod *cogMethod;

	cogMethod = ((CogMethod *) baseAddress);
	while (cogMethod < (limitZony())) {
		if ((((cogMethod->cmType)) != CMFree)
		 && (((cogMethod->methodObject)) == methodOop)) {
			printCogMethod(cogMethod);
		}
		/* begin methodAfter: */
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
}

	/* CogMethodZone>>#printCogMethodsWithPrimitive: */
void
printCogMethodsWithPrimitive(sqInt primIdx)
{
    CogMethod *cogMethod;

	cogMethod = ((CogMethod *) baseAddress);
	while (cogMethod < (limitZony())) {
		if ((((cogMethod->cmType)) == CMMethod)
		 && (primIdx == (primitiveIndexOfMethodheader((cogMethod->methodObject), (cogMethod->methodHeader))))) {
			printCogMethod(cogMethod);
		}
		/* begin methodAfter: */
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
}

	/* CogMethodZone>>#printCogMethodsWithSelector: */
void
printCogMethodsWithSelector(sqInt selectorOop)
{
    CogMethod *cogMethod;

	cogMethod = ((CogMethod *) baseAddress);
	while (cogMethod < (limitZony())) {
		if ((((cogMethod->cmType)) != CMFree)
		 && (((cogMethod->selector)) == selectorOop)) {
			printCogMethod(cogMethod);
		}
		/* begin methodAfter: */
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
}

	/* CogMethodZone>>#printCogYoungReferrers */
void
printCogYoungReferrers(void)
{
    CogMethod *cogMethod;
    usqInt pointer;

	pointer = youngReferrers;
	while (pointer < limitAddress) {
		cogMethod = ((CogMethod *) (longAt(pointer)));
		if (!((cogMethod->cmRefersToYoung))) {
			print("*");
		}
		if (((cogMethod->cmType)) == CMFree) {
			print("!");
		}
		if (!(((cogMethod->cmRefersToYoung))
			 && (((cogMethod->cmType)) != CMFree))) {
			print(" ");
		}
		printCogMethod(cogMethod);
		pointer += BytesPerWord;
	}
}

	/* CogMethodZone>>#printOpenPICList */
sqInt
printOpenPICList(void)
{
    sqInt n;
    CogMethod *openPIC;

	/* begin printOpenPICListSummarizing: */
	n = 0;
	openPIC = openPICList;
	while (!(openPIC == null)) {
		n += 1;
		printCogMethod(openPIC);
		openPIC = ((CogMethod *) ((openPIC->nextOpenPIC)));
	}
	return n;
}

	/* CogMethodZone>>#pruneYoungReferrers */
sqInt
pruneYoungReferrers(void)
{
    usqInt dest;
    usqInt next;
    usqInt source;

	assert(youngReferrers <= limitAddress);
	if (youngReferrers == limitAddress) {
		return null;
	}
	dest = limitAddress;
	while (1) {
		next = dest - BytesPerWord;
		if (!((next >= youngReferrers)
		 && (((((CogMethod *) (longAt(next))))->cmRefersToYoung)))) break;
		dest = next;
	}
	assert(dest >= youngReferrers);
	source = dest - BytesPerWord;
	while (source >= youngReferrers) {
		if (((((CogMethod *) (longAt(source))))->cmRefersToYoung)) {
			assert(source < (dest - BytesPerWord));
			if (!(next == null)) {

				/* convenient first-time flag */
				next = null;
				/* begin ensureWritableCodeZone */
#        if !DUAL_MAPPED_CODE_ZONE
				
#        endif
			}
			codeLongAtput((dest -= BytesPerWord), longAt(source));
		}
		source -= BytesPerWord;
	}
	youngReferrers = dest;
	assert(kosherYoungReferrers());
	return 0;
}

	/* CogMethodZone>>#relocateAndPruneYoungReferrers */
static sqInt
relocateAndPruneYoungReferrers(void)
{
    CogMethod *cogMethod;
    usqInt dest;
    usqInt next;
    usqInt source;

	assert(youngReferrers <= limitAddress);
	if (youngReferrers == limitAddress) {
		return null;
	}
	dest = limitAddress;
	while (1) {
		next = dest - BytesPerWord;
		if (!((next >= youngReferrers)
		 && (((((cogMethod = ((CogMethod *) (longAt(next))))->cmType)) != CMFree)
		 && ((cogMethod->cmRefersToYoung))))) break;
		if (((cogMethod->objectHeader)) != 0) {
			codeLongAtput(next, (((sqInt)cogMethod)) + ((cogMethod->objectHeader)));
		}
		dest = next;
	}
	assert(dest >= youngReferrers);
	source = dest - BytesPerWord;
	while (source >= youngReferrers) {
		cogMethod = ((CogMethod *) (longAt(source)));
		if ((((cogMethod->cmType)) != CMFree)
		 && ((cogMethod->cmRefersToYoung))) {
			assert(source < (dest - BytesPerWord));
			if (((cogMethod->objectHeader)) != 0) {
				cogMethod = ((CogMethod *) ((((sqInt)cogMethod)) + (((sqInt)((cogMethod->objectHeader))))));
			}
			codeLongAtput((dest -= BytesPerWord), ((sqInt)cogMethod));
		}
		source -= BytesPerWord;
	}
	youngReferrers = dest;
	return 0;
}


/*	All surviving methods have had the amount they are going to relocate by
	stored in their objectHeader fields. Relocate all relative calls so that
	after the compaction of both the method containing each call and the call
	target the calls invoke the same target. */

	/* CogMethodZone>>#relocateMethodsPreCompaction */
static sqInt
relocateMethodsPreCompaction(void)
{
    CogMethod *cogMethod;

	cogMethod = ((CogMethod *) baseAddress);
	while ((((usqInt)cogMethod)) < mzFreeStart) {
		if (((cogMethod->cmType)) != CMFree) {
			if (((cogMethod->cmType)) == CMClosedPIC) {
				relocateCallsInClosedPIC(cogMethod);
			}
			else {
				relocateCallsAndSelfReferencesInMethod(cogMethod);
			}
		}
		/* begin methodAfter: */
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	relocateAndPruneYoungReferrers();
	return 1;
}

	/* CogMethodZone>>#removeFromOpenPICList: */
static sqInt NoDbgRegParms
removeFromOpenPICList(CogMethod *anOpenPIC)
{
    CogMethod *prevPIC;

	assert(((anOpenPIC->cmType)) == CMOpenPIC);
	if (!openPICList) {
		return null;
	}
	assert((((openPICList->cmType)) == CMOpenPIC)
	 && ((((openPICList->nextOpenPIC)) == null)
	 || ((((((CogMethod *) ((openPICList->nextOpenPIC))))->cmType)) == CMOpenPIC)));
	if (anOpenPIC == openPICList) {

		/* N.B. Use self rather than coInterpreter to avoid attempting to cast nil.
		   Conversion to CogMethod done in the nextOpenPIC accessor. */
		openPICList = ((CogMethod *) ((anOpenPIC->nextOpenPIC)));
		return null;
	}
	prevPIC = openPICList;
	do {
		assert((prevPIC != null)
		 && (((prevPIC->cmType)) == CMOpenPIC));
		if (((prevPIC->nextOpenPIC)) == (((usqInt)anOpenPIC))) {
			((((CogMethod *) ((((usqInt)prevPIC)) + codeToDataDelta)))->nextOpenPIC = (anOpenPIC->nextOpenPIC));
			return null;
		}
		prevPIC = ((CogMethod *) ((prevPIC->nextOpenPIC)));
	} while(1);
	return 0;
}


/*	For Sista, where we want PICs to last so they can be observed, we need to
	keep PICs unless
	they are definitely unused. So we need to identify unused PICs. So in
	planCompact, zero the
	usage counts of all PICs, saving the actual usage count in
	blockEntryOffset. Then in
	relocateMethodsPreCompaction (actually in
	relocateIfCallOrMethodReference:mcpc:delta:) restore the usage counts of
	used PICs. Finally in compactCompiledCode, clear the blockEntryOffset
	of the unused PICs; they will then have a zero count and be reclaimed in
	the next code compaction. */

	/* CogMethodZone>>#restorePICUsageCount: */
static void NoDbgRegParms
restorePICUsageCount(CogMethod *cogMethod)
{
	if ((((cogMethod->cmType)) == CMClosedPIC)
	 && (((cogMethod->blockEntryOffset)) != 0)) {
		(cogMethod->cmUsageCount = (cogMethod->blockEntryOffset));
		(cogMethod->blockEntryOffset = 0);
	}
}


/*	Determine the default alignment for the start of a CogMethod, which in
	turn determines the size of the mask used to distinguish the checked and
	unchecked entry-points, used to distinguish normal and super sends on
	method unlinking.
	This is passed onto the backEnd to allow processors with coarse
	instructions (ARM) to increase the alignment if required. */

	/* CogMethodZone>>#roundUpLength: */
static sqInt NoDbgRegParms
roundUpLength(sqInt numBytes)
{
	return roundUpToMethodAlignment(backEnd(), numBytes);
}


/*	For Sista, where we want PICs to last so they can be observed, we need to
	keep PICs unless
	they are definitely unused. So we need to identify unused PICs. So in
	planCompact, zero the
	usage counts of all PICs, saving the actual usage count in
	blockEntryOffset. Then in
	relocateMethodsPreCompaction (actually in
	relocateIfCallOrMethodReference:mcpc:delta:) restore the usage counts of
	used PICs. Finally in compactCompiledCode, clear the blockEntryOffset
	of the unused PICs; they will then have a zero count and be reclaimed in
	the next code compaction. */

	/* CogMethodZone>>#savePICUsageCount: */
static void NoDbgRegParms
savePICUsageCount(CogMethod *cogMethod)
{
	if (((cogMethod->cmType)) == CMClosedPIC) {
		(cogMethod->blockEntryOffset = (cogMethod->cmUsageCount));
		(cogMethod->cmUsageCount = 0);
	}
}

	/* CogMethodZone>>#voidOpenPICList */
static void
voidOpenPICList(void)
{
	openPICList = null;
}

	/* CogMethodZone>>#voidUnpairedMethodList */
static void
voidUnpairedMethodList(void)
{
	}

	/* CogMethodZone>>#voidYoungReferrersPostTenureAll */
static void
voidYoungReferrersPostTenureAll(void)
{
    CogMethod *cogMethod;
    usqInt pointer;

	assert(youngReferrers <= limitAddress);
	pointer = youngReferrers;
	while (pointer < limitAddress) {
		cogMethod = ((CogMethod *) (longAt(pointer)));
		if (((cogMethod->cmType)) != CMFree) {
			(cogMethod->cmRefersToYoung = 0);
		}
		pointer += BytesPerWord;
	}
	youngReferrers = limitAddress;
}


/*	useful for VM debugging; use export: so it will be accessible on win32 */

	/* CogMethodZone>>#whereIsMaybeCodeThing: */
EXPORT(char *)
whereIsMaybeCodeThing(sqInt anOop)
{
	if (oopisGreaterThanOrEqualToandLessThan(anOop, codeBase, limitAddress)) {
		if (oopisLessThan(anOop, minCogMethodAddress())) {
			return " is in generated runtime";
		}
		if (oopisLessThan(anOop, mzFreeStart)) {
			return " is in generated methods";
		}
		if (oopisLessThan(anOop, youngReferrers)) {
			return " is in code zone";
		}
		return " is in young referrers";
	}
	return null;
}

	/* CogMethodZone>>#zoneAlignment */
static sqInt
zoneAlignment(void)
{
	return 8;
}

	/* CogObjectRepresentation>>#checkValidObjectReference: */
static sqInt NoDbgRegParms
checkValidObjectReference(sqInt anOop)
{
	return (!(isImmediate(anOop)))
	 && ((heapMapAtWord(pointerForOop(anOop))) != 0);
}

	/* CogObjectRepresentation>>#genCmpClassFloatCompactIndexR: */
static AbstractInstruction * NoDbgRegParms
genCmpClassFloatCompactIndexR(sqInt reg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(CmpCqR, ClassFloatCompactIndex, reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(ClassFloatCompactIndex));
	}
	return anInstruction;
}

	/* CogObjectRepresentation>>#genCmpClassMethodContextCompactIndexR: */
static AbstractInstruction * NoDbgRegParms
genCmpClassMethodContextCompactIndexR(sqInt reg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(CmpCqR, ClassMethodContextCompactIndex, reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(ClassMethodContextCompactIndex));
	}
	return anInstruction;
}

	/* CogObjectRepresentation>>#genDoubleArithmetic:preOpCheck: */
static sqInt NoDbgRegParms
genDoubleArithmeticpreOpCheck(sqInt arithmeticOperator, AbstractInstruction *(*preOpCheckOrNil)(int rcvrReg, int argReg))
{
    AbstractInstruction *doOp;
    AbstractInstruction *jumpFailAlloc;
    AbstractInstruction *jumpFailCheck;
    AbstractInstruction *jumpFailClass;
    AbstractInstruction *jumpImmediate;
    AbstractInstruction *jumpNonInt;

	jumpFailCheck = ((AbstractInstruction *) 0);
	jumpNonInt = ((AbstractInstruction *) 0);

	/* inline processorHasDoublePrecisionFloatingPointSupport */
	/* begin hasDoublePrecisionFloatingPointSupport */
;
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	genGetDoubleValueOfinto(ReceiverResultReg, DPFPReg0);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, ClassReg);
	jumpImmediate = genJumpImmediate(Arg0Reg);
	genGetCompactClassIndexNonImmOfinto(Arg0Reg, SendNumArgsReg);
	genCmpClassFloatCompactIndexR(SendNumArgsReg);
	/* begin JumpNonZero: */
	jumpFailClass = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genGetDoubleValueOfinto(Arg0Reg, DPFPReg1);
	/* begin Label */
	doOp = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	if (!(preOpCheckOrNil == null)) {
		jumpFailCheck = preOpCheckOrNil(DPFPReg0, DPFPReg1);
	}
	genoperandoperand(arithmeticOperator, DPFPReg1, DPFPReg0);
	jumpFailAlloc = genAllocFloatValueintoscratchRegscratchReg(DPFPReg0, SendNumArgsReg, ClassReg, TempReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, SendNumArgsReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpImmediate, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	maybeGenConvertIfSmallFloatInscratchRegintoandJumpTo(Arg0Reg, TempReg, DPFPReg1, doOp);
	jumpNonInt = genJumpNotSmallInteger(Arg0Reg);
	genConvertSmallIntegerToIntegerInReg(ClassReg);
	/* begin ConvertR:Rd: */
	genoperandoperand(ConvertRRd, ClassReg, DPFPReg1);
	/* begin Jump: */
	genoperand(Jump, ((sqInt)doOp));
	jmpTarget(jumpFailAlloc, jmpTarget(jumpFailClass, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	jmpTarget(jumpNonInt, ((AbstractInstruction *) (((jumpFailClass->operands))[0])));
	if (!(preOpCheckOrNil == null)) {
		jmpTarget(jumpFailCheck, ((AbstractInstruction *) (((jumpFailClass->operands))[0])));
	}
	return 0;
}

	/* CogObjectRepresentation>>#genDoubleComparison:invert: */
static sqInt NoDbgRegParms
genDoubleComparisoninvert(AbstractInstruction * NoDbgRegParms (*jumpOpcodeGenerator)(void *), sqInt invertComparison)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *compare;
    sqInt constant;
    AbstractInstruction *jumpCond;
    AbstractInstruction *jumpFail;
    AbstractInstruction *jumpImmediate;
    AbstractInstruction *jumpNonInt;
    sqInt literal;

	jumpNonInt = ((AbstractInstruction *) 0);

	/* inline processorHasDoublePrecisionFloatingPointSupport */
	/* begin hasDoublePrecisionFloatingPointSupport */
;
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	genGetDoubleValueOfinto(ReceiverResultReg, DPFPReg0);
	jumpImmediate = genJumpImmediate(Arg0Reg);
	genGetCompactClassIndexNonImmOfinto(Arg0Reg, SendNumArgsReg);
	genCmpClassFloatCompactIndexR(SendNumArgsReg);
	/* begin JumpNonZero: */
	jumpFail = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genGetDoubleValueOfinto(Arg0Reg, DPFPReg1);
	if (invertComparison) {

		/* May need to invert for NaNs */
		/* begin CmpRd:Rd: */
		compare = genoperandoperand(CmpRdRd, DPFPReg0, DPFPReg1);
	}
	else {
		/* begin CmpRd:Rd: */
		compare = genoperandoperand(CmpRdRd, DPFPReg1, DPFPReg0);
	}

	/* FP jumps are a little weird */
	jumpCond = jumpOpcodeGenerator(0);
	/* begin genMoveConstant:R: */
	constant = falseObject();
	if (shouldAnnotateObjectReference(constant)) {
		annotateobjRef(gMoveCwR(constant, ReceiverResultReg), constant);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, constant, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(constant));
		}
	}
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpCond, (shouldAnnotateObjectReference(trueObject())
		? annotateobjRef(gMoveCwR(trueObject(), ReceiverResultReg), trueObject())
		: (/* begin checkQuickConstant:forInstruction: */
			(literal = trueObject()),
			(anInstruction1 = genoperandoperand(MoveCqR, trueObject(), ReceiverResultReg)),
			(usesOutOfLineLiteral(anInstruction1)
					? (anInstruction1->dependent = locateLiteral(literal))
					: 0),
			anInstruction1)));
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpImmediate, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	maybeGenConvertIfSmallFloatInscratchRegintoandJumpTo(Arg0Reg, TempReg, DPFPReg1, compare);
	jumpNonInt = genJumpNotSmallInteger(Arg0Reg);
	genConvertSmallIntegerToIntegerInReg(Arg0Reg);
	/* begin ConvertR:Rd: */
	genoperandoperand(ConvertRRd, Arg0Reg, DPFPReg1);
	/* begin Jump: */
	genoperand(Jump, ((sqInt)compare));
	jmpTarget(jumpFail, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	jmpTarget(jumpNonInt, ((AbstractInstruction *) (((jumpFail->operands))[0])));
	return CompletePrimitive;
}


/*	Get the method header (first word) of a CompiledMethod into headerReg.
	Deal with the method possibly being cogged. */

	/* CogObjectRepresentation>>#genGetMethodHeaderOf:into:scratch: */
static sqInt NoDbgRegParms
genGetMethodHeaderOfintoscratch(sqInt methodReg, sqInt headerReg, sqInt scratchReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *jumpNotCogged;
    sqInt offset;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, BaseHeaderSize, methodReg, headerReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(BaseHeaderSize));
	}
	jumpNotCogged = genJumpSmallInteger(headerReg);
	/* begin MoveMw:r:R: */
	offset = offsetof(CogMethod, methodHeader);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperandoperand(MoveMwrR, offset, headerReg, headerReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(offset));
	}
	jmpTarget(jumpNotCogged, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}


/*	TODO: Optimize this one avoiding the trampoline */

	/* CogObjectRepresentation>>#genLcByteSizeOf:to: */
static void NoDbgRegParms
genLcByteSizeOfto(sqInt oop, sqInt resultRegister)
{
    AbstractInstruction *abstractInstruction;

	if (oop != Arg0Reg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, oop, Arg0Reg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceByteSizeOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, resultRegister);
	ssPushNativeRegister(resultRegister);
}

	/* CogObjectRepresentation>>#genLcFloat32:toOop: */
static void NoDbgRegParms
genLcFloat32toOop(sqInt value, sqInt object)
{
    AbstractInstruction *abstractInstruction;

	/* begin ConvertRs:Rd: */
	genoperandoperand(ConvertRsRd, value, DPFPReg0);
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceFloatObjectOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, object);
	ssPushRegister(object);
}

	/* CogObjectRepresentation>>#genLcFloat64:toOop: */
static void NoDbgRegParms
genLcFloat64toOop(sqInt value, sqInt object)
{
    AbstractInstruction *abstractInstruction;

	if (value != DPFPReg0) {
		/* begin MoveRd:Rd: */
		genoperandoperand(MoveRdRd, value, DPFPReg0);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceFloatObjectOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, object);
	ssPushRegister(object);
}

	/* CogObjectRepresentation>>#genLcInstantiateOop: */
static void NoDbgRegParms
genLcInstantiateOop(sqInt classOop)
{
    AbstractInstruction *abstractInstruction;

	if (classOop != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, classOop, ReceiverResultReg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceInstantiateClassTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, classOop);
	ssPushRegister(classOop);
}

	/* CogObjectRepresentation>>#genLcInstantiateOop:constantIndexableSize: */
static void NoDbgRegParms
genLcInstantiateOopconstantIndexableSize(sqInt classOop, sqInt indexableSize)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;

	if (classOop != Arg0Reg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, classOop, Arg0Reg);
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, indexableSize, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(indexableSize));
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceInstantiateClassIndexableSizeTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, classOop);
	ssPushRegister(classOop);
}

	/* CogObjectRepresentation>>#genLcInstantiateOop:indexableSize: */
static void NoDbgRegParms
genLcInstantiateOopindexableSize(sqInt classOop, sqInt indexableSize)
{
    AbstractInstruction *abstractInstruction;

	if (classOop != Arg0Reg) {
		if (indexableSize == Arg0Reg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, indexableSize, TempReg);
		}
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, classOop, Arg0Reg);
	}
	if (indexableSize != Arg1Reg) {
		if (indexableSize == Arg0Reg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, TempReg, Arg1Reg);
		}
		else {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, indexableSize, Arg1Reg);
		}
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceInstantiateClassIndexableSizeTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, classOop);
	ssPushRegister(classOop);
}

	/* CogObjectRepresentation>>#genLcInt64ToOop: */
static void NoDbgRegParms
genLcInt64ToOop(sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (value != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value, ReceiverResultReg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceSigned64BitIntegerTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushRegister(ReceiverResultReg);
}


/*	Put the arguments in the correct registers */

	/* CogObjectRepresentation>>#genLcInt64ToOop:highPart: */
static void NoDbgRegParms
genLcInt64ToOophighPart(sqInt valueLow, sqInt valueHigh)
{
    AbstractInstruction *abstractInstruction;

	if (valueLow != ReceiverResultReg) {
		if (valueHigh == ReceiverResultReg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, valueHigh, TempReg);
		}
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, valueLow, ReceiverResultReg);
	}
	if (valueHigh != Arg0Reg) {
		if (valueHigh == ReceiverResultReg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, TempReg, Arg0Reg);
		}
		else {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, valueHigh, Arg0Reg);
		}
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceSigned64BitIntegerTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushRegister(ReceiverResultReg);
}

	/* CogObjectRepresentation>>#genLcOopToInt64: */
static void NoDbgRegParms
genLcOopToInt64(sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (value != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value, ReceiverResultReg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceSigned64BitValueOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushNativeRegister(ReceiverResultReg);
}


/*	Assume this is always correct */

	/* CogObjectRepresentation>>#genLcOopToPointer: */
static void NoDbgRegParms
genLcOopToPointer(sqInt object)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, BaseHeaderSize, object, object);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(BaseHeaderSize));
	}
	ssPushNativeRegister(object);
}

	/* CogObjectRepresentation>>#genLcOopToUInt64: */
static void NoDbgRegParms
genLcOopToUInt64(sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (value != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value, ReceiverResultReg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, cePositive64BitValueOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushNativeRegister(ReceiverResultReg);
}

	/* CogObjectRepresentation>>#genLcOop:toFloat32: */
static void NoDbgRegParms
genLcOoptoFloat32(sqInt object, sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (object != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, object, ReceiverResultReg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceFloatValueOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin ConvertRd:Rs: */
	genoperandoperand(ConvertRdRs, DPFPReg0, value);
	ssPushNativeRegisterSingleFloat(value);
}

	/* CogObjectRepresentation>>#genLcOop:toFloat64: */
static void NoDbgRegParms
genLcOoptoFloat64(sqInt object, sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (object != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, object, ReceiverResultReg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceFloatValueOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	if (DPFPReg0 != value) {
		/* begin MoveRd:Rd: */
		genoperandoperand(MoveRdRd, DPFPReg0, value);
	}
	ssPushNativeRegisterDoubleFloat(value);
}

	/* CogObjectRepresentation>>#genLcOop:toInt64:highPart: */
static void NoDbgRegParms
genLcOoptoInt64highPart(sqInt object, sqInt valueLow, sqInt valueHigh)
{
    AbstractInstruction *abstractInstruction;

	if (object != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, object, ReceiverResultReg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceSigned64BitValueOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	if (Arg0Reg != valueHigh) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, Arg0Reg, valueHigh);
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, valueLow);
	ssPushNativeRegistersecondRegister(valueLow, valueHigh);
}

	/* CogObjectRepresentation>>#genLcOop:toUInt64:highPart: */
static void NoDbgRegParms
genLcOoptoUInt64highPart(sqInt object, sqInt valueLow, sqInt valueHigh)
{
    AbstractInstruction *abstractInstruction;

	if (object != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, object, ReceiverResultReg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, cePositive64BitValueOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	if (Arg0Reg != valueHigh) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, Arg0Reg, valueHigh);
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, valueLow);
	ssPushNativeRegistersecondRegister(valueLow, valueHigh);
}

	/* CogObjectRepresentation>>#genLcPointerToOop:class: */
static void NoDbgRegParms
genLcPointerToOopclass(sqInt pointer, sqInt pointerClass)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;

	/* begin PushR: */
	genoperand(PushR, pointer);
	annotateobjRef(gMoveCwR(pointerClass, Arg0Reg), pointerClass);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, BytesPerOop, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(BytesPerOop));
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceInstantiateClassIndexableSizeTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin PopR: */
	genoperand(PopR, pointer);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperandoperand(MoveRMwr, pointer, BaseHeaderSize, TempReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, pointer);
	ssPushRegister(pointer);
}

	/* CogObjectRepresentation>>#genLcUInt64ToOop: */
static void NoDbgRegParms
genLcUInt64ToOop(sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (value != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value, ReceiverResultReg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, cePositive64BitIntegerTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushRegister(ReceiverResultReg);
}


/*	Put the arguments in the correct registers */

	/* CogObjectRepresentation>>#genLcUInt64ToOop:highPart: */
static void NoDbgRegParms
genLcUInt64ToOophighPart(sqInt valueLow, sqInt valueHigh)
{
    AbstractInstruction *abstractInstruction;

	if (valueLow != ReceiverResultReg) {
		if (valueHigh == ReceiverResultReg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, valueHigh, TempReg);
		}
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, valueLow, ReceiverResultReg);
	}
	if (valueHigh != Arg0Reg) {
		if (valueHigh == ReceiverResultReg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, TempReg, Arg0Reg);
		}
		else {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, valueHigh, Arg0Reg);
		}
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, cePositive64BitIntegerTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushRegister(ReceiverResultReg);
}

	/* CogObjectRepresentation>>#genLoadSlot:sourceReg:destReg: */
static sqInt NoDbgRegParms
genLoadSlotsourceRegdestReg(sqInt index, sqInt sourceReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, (index * BytesPerWord) + BaseHeaderSize, sourceReg, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral((index * BytesPerWord) + BaseHeaderSize));
	}
	return 0;
}

	/* CogObjectRepresentation>>#genPrimitiveAdd */
static sqInt
genPrimitiveAdd(void)
{
    AbstractInstruction *jumpNotSI;
    AbstractInstruction *jumpOvfl;

	if (!(mclassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, ClassReg);
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	genRemoveSmallIntegerTagsInScratchReg(ClassReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, ReceiverResultReg, ClassReg);
	/* begin JumpOverflow: */
	jumpOvfl = genConditionalBranchoperand(JumpOverflow, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ClassReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpOvfl, jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveAsFloat */
static sqInt
genPrimitiveAsFloat(void)
{
    AbstractInstruction *jumpFailAlloc;


	/* inline processorHasDoublePrecisionFloatingPointSupport */
	/* begin hasDoublePrecisionFloatingPointSupport */
;
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, TempReg);
	genConvertSmallIntegerToIntegerInReg(TempReg);
	/* begin ConvertR:Rd: */
	genoperandoperand(ConvertRRd, TempReg, DPFPReg0);
	jumpFailAlloc = genAllocFloatValueintoscratchRegscratchReg(DPFPReg0, SendNumArgsReg, ClassReg, TempReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, SendNumArgsReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpFailAlloc, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}

	/* CogObjectRepresentation>>#genPrimitiveBitAnd */
static sqInt
genPrimitiveBitAnd(void)
{
    AbstractInstruction *jumpNotSI;

	if (!(mclassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	/* begin AndR:R: */
	genoperandoperand(AndRR, Arg0Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveBitOr */
static sqInt
genPrimitiveBitOr(void)
{
    AbstractInstruction *jumpNotSI;

	if (!(mclassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	/* begin OrR:R: */
	genoperandoperand(OrRR, Arg0Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return CompletePrimitive;
}


/*	rTemp := rArg0
	rClass := tTemp
	rTemp := rTemp & 1
	jz nonInt
	rClass >>= 1
	cmp 0,rClass
	jge neg
	cmp 31,rClass // numSmallIntegerBits, jge for sign
	jge tooBig
	rTemp := rReceiver
	rTemp <<= rClass
	rTemp >>= rClass (arithmetic)
	cmp rTemp,rReceiver
	jnz ovfl
	rReceiver := rReceiver - 1
	rReceiver := rReceiver <<= rClass
	rReceiver := rReceiver + 1
	ret
	neg:
	rClass := 0 - rClass
	cmp 31,rClass // numSmallIntegerBits
	jge inRange
	rClass := 31
	inRange
	rReceiver := rReceiver >>= rClass.
	rReceiver := rReceiver | smallIntegerTags.
	ret
	ovfl
	tooBig
	nonInt:
	fail
 */

	/* CogObjectRepresentation>>#genPrimitiveBitShift */
static sqInt
genPrimitiveBitShift(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *jumpInRange;
    AbstractInstruction *jumpNegative;
    AbstractInstruction *jumpNotSI;
    AbstractInstruction *jumpOvfl;
    AbstractInstruction *jumpTooBig;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;

	if (!(mclassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, ClassReg);
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	genConvertSmallIntegerToIntegerInReg(ClassReg);
	if (!(setsConditionCodesFor(lastOpcode(), JumpNegative))) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(CmpCqR, 0, ClassReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(0));
		}
	}
	/* begin JumpNegative: */
	jumpNegative = genConditionalBranchoperand(JumpNegative, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant = numSmallIntegerBits();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant, ClassReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	/* begin JumpGreaterOrEqual: */
	jumpTooBig = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, TempReg);
	/* begin LogicalShiftLeftR:R: */
	genoperandoperand(LogicalShiftLeftRR, ClassReg, TempReg);
	/* begin ArithmeticShiftRightR:R: */
	genoperandoperand(ArithmeticShiftRightRR, ClassReg, TempReg);
	/* begin CmpR:R: */
	assert(!((TempReg == SPReg)));
	genoperandoperand(CmpRR, TempReg, ReceiverResultReg);
	/* begin JumpNonZero: */
	jumpOvfl = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genRemoveSmallIntegerTagsInScratchReg(ReceiverResultReg);
	/* begin LogicalShiftLeftR:R: */
	genoperandoperand(LogicalShiftLeftRR, ClassReg, ReceiverResultReg);
	genAddSmallIntegerTagsTo(ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNegative, genoperand(NegateR, ClassReg));
	/* begin CmpCq:R: */
	quickConstant1 = numSmallIntegerBits();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(CmpCqR, quickConstant1, ClassReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(quickConstant1));
	}
	/* begin JumpLessOrEqual: */
	jumpInRange = genConditionalBranchoperand(JumpLessOrEqual, ((sqInt)0));
	/* begin MoveCq:R: */
	quickConstant2 = numSmallIntegerBits();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperand(MoveCqR, quickConstant2, ClassReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(quickConstant2));
	}
	jmpTarget(jumpInRange, genoperandoperand(ArithmeticShiftRightRR, ClassReg, ReceiverResultReg));
	genClearAndSetSmallIntegerTagsIn(ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNotSI, jmpTarget(jumpTooBig, jmpTarget(jumpOvfl, genoperandoperand(Label, (labelCounter += 1), bytecodePC))));
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveBitXor */
static sqInt
genPrimitiveBitXor(void)
{
    AbstractInstruction *jumpNotSI;

	if (!(mclassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	genRemoveSmallIntegerTagsInScratchReg(Arg0Reg);
	/* begin XorR:R: */
	genoperandoperand(XorRR, Arg0Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveClass */
static sqInt
genPrimitiveClass(void)
{
    sqInt reg;

	reg = ReceiverResultReg;
	if (methodOrBlockNumArgs > 0) {
		if (methodOrBlockNumArgs > 1) {
			return UnimplementedPrimitive;
		}
		/* begin genLoadArgAtDepth:into: */
		reg = Arg0Reg;
		assert(0 < (numRegArgs()));
	}
	if ((genGetClassObjectOfintoscratchRegmayBeAForwarder(reg, ReceiverResultReg, TempReg, reg != ReceiverResultReg)) == BadRegisterSet) {
		genGetClassObjectOfintoscratchRegmayBeAForwarder(reg, ClassReg, TempReg, reg != ReceiverResultReg);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, ClassReg, ReceiverResultReg);
	}
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	return UnfailingPrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveDiv */
static sqInt
genPrimitiveDiv(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *convert;
    AbstractInstruction *jumpExact;
    AbstractInstruction *jumpIsSI;
    AbstractInstruction *jumpNotSI;
    AbstractInstruction *jumpSameSign;
    AbstractInstruction *jumpZero;

	if (!(processorHasDivQuoRemAndMClassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, ClassReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, Arg1Reg);
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	genShiftAwaySmallIntegerTagsInScratchReg(ClassReg);
	if (!(setsConditionCodesFor(lastOpcode(), JumpZero))) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(CmpCqR, 0, ClassReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(0));
		}
	}
	/* begin JumpZero: */
	jumpZero = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, TempReg);
	genShiftAwaySmallIntegerTagsInScratchReg(TempReg);
	gDivRRQuoRem(ClassReg, TempReg, TempReg, ClassReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(CmpCqR, 0, ClassReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(0));
	}
	/* begin JumpZero: */
	jumpExact = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin XorR:R: */
	genoperandoperand(XorRR, ClassReg, Arg1Reg);
	if (!(setsConditionCodesFor(lastOpcode(), JumpZero))) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(CmpCqR, 0, Arg1Reg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(0));
		}
	}
	/* begin JumpGreaterOrEqual: */
	jumpSameSign = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperand(SubCqR, 1, TempReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(1));
	}
	jmpTarget(jumpSameSign, (convert = genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	genConvertIntegerInRegtoSmallIntegerInReg(TempReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpExact, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	jumpIsSI = genJumpIsSmallIntegerValuescratch(TempReg, Arg1Reg);
	jmpTarget(jumpIsSI, convert);
	jmpTarget(jumpZero, jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveDivide */
static sqInt
genPrimitiveDivide(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *jumpInexact;
    AbstractInstruction *jumpNotSI;
    AbstractInstruction *jumpOverflow;
    AbstractInstruction *jumpZero;

	if (!(processorHasDivQuoRemAndMClassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, ClassReg);
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	genShiftAwaySmallIntegerTagsInScratchReg(ClassReg);
	/* begin JumpZero: */
	jumpZero = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, TempReg);
	genShiftAwaySmallIntegerTagsInScratchReg(TempReg);
	gDivRRQuoRem(ClassReg, TempReg, TempReg, ClassReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(CmpCqR, 0, ClassReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	/* begin JumpNonZero: */
	jumpInexact = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	jumpOverflow = genJumpNotSmallIntegerValuescratch(TempReg, Arg1Reg);
	genConvertIntegerInRegtoSmallIntegerInReg(TempReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpOverflow, jmpTarget(jumpInexact, jmpTarget(jumpZero, jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))));
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveEqual */
static sqInt
genPrimitiveEqual(void)
{
	return (primitiveDoMixedArithmetic()
		? genSmallIntegerComparisonorDoubleComparisoninvert(JumpZero, gJumpFPEqual, 0)
		: genSmallIntegerComparison(JumpZero));
}

	/* CogObjectRepresentation>>#genPrimitiveFloatAdd */
static sqInt
genPrimitiveFloatAdd(void)
{
	return (primitiveDoMixedArithmetic()
		? genDoubleArithmeticpreOpCheck(AddRdRd, null)
		: genPureDoubleArithmeticpreOpCheck(AddRdRd, null));
}

	/* CogObjectRepresentation>>#genPrimitiveFloatDivide */
static sqInt
genPrimitiveFloatDivide(void)
{
	return (primitiveDoMixedArithmetic()
		? genDoubleArithmeticpreOpCheck(DivRdRd, genDoubleFailIfZeroArgRcvrarg)
		: genPureDoubleArithmeticpreOpCheck(DivRdRd, genDoubleFailIfZeroArgRcvrarg));
}

	/* CogObjectRepresentation>>#genPrimitiveFloatEqual */
static sqInt
genPrimitiveFloatEqual(void)
{
	return (primitiveDoMixedArithmetic()
		? genDoubleComparisoninvert(gJumpFPEqual, 0)
		: genPureDoubleComparisoninvert(gJumpFPEqual, 0));
}

	/* CogObjectRepresentation>>#genPrimitiveFloatGreaterOrEqual */
static sqInt
genPrimitiveFloatGreaterOrEqual(void)
{
	return (primitiveDoMixedArithmetic()
		? genDoubleComparisoninvert(gJumpFPGreaterOrEqual, 0)
		: genPureDoubleComparisoninvert(gJumpFPGreaterOrEqual, 0));
}

	/* CogObjectRepresentation>>#genPrimitiveFloatGreaterThan */
static sqInt
genPrimitiveFloatGreaterThan(void)
{
	return (primitiveDoMixedArithmetic()
		? genDoubleComparisoninvert(gJumpFPGreater, 0)
		: genPureDoubleComparisoninvert(gJumpFPGreater, 0));
}

	/* CogObjectRepresentation>>#genPrimitiveFloatLessOrEqual */
static sqInt
genPrimitiveFloatLessOrEqual(void)
{
	return (primitiveDoMixedArithmetic()
		? genDoubleComparisoninvert(gJumpFPGreaterOrEqual, 1)
		: genPureDoubleComparisoninvert(gJumpFPGreaterOrEqual, 1));
}

	/* CogObjectRepresentation>>#genPrimitiveFloatLessThan */
static sqInt
genPrimitiveFloatLessThan(void)
{
	return (primitiveDoMixedArithmetic()
		? genDoubleComparisoninvert(gJumpFPGreater, 1)
		: genPureDoubleComparisoninvert(gJumpFPGreater, 1));
}

	/* CogObjectRepresentation>>#genPrimitiveFloatMultiply */
static sqInt
genPrimitiveFloatMultiply(void)
{
	return (primitiveDoMixedArithmetic()
		? genDoubleArithmeticpreOpCheck(MulRdRd, null)
		: genPureDoubleArithmeticpreOpCheck(MulRdRd, null));
}

	/* CogObjectRepresentation>>#genPrimitiveFloatNotEqual */
static sqInt
genPrimitiveFloatNotEqual(void)
{
	return (primitiveDoMixedArithmetic()
		? genDoubleComparisoninvert(gJumpFPNotEqual, 0)
		: genPureDoubleComparisoninvert(gJumpFPNotEqual, 0));
}

	/* CogObjectRepresentation>>#genPrimitiveFloatSquareRoot */
static sqInt
genPrimitiveFloatSquareRoot(void)
{
    AbstractInstruction *jumpFailAlloc;


	/* inline processorHasDoublePrecisionFloatingPointSupport */
	/* begin hasDoublePrecisionFloatingPointSupport */
;
	genGetDoubleValueOfinto(ReceiverResultReg, DPFPReg0);
	/* begin SqrtRd: */
	genoperand(SqrtRd, DPFPReg0);
	jumpFailAlloc = genAllocFloatValueintoscratchRegscratchReg(DPFPReg0, SendNumArgsReg, ClassReg, TempReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, SendNumArgsReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpFailAlloc, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}

	/* CogObjectRepresentation>>#genPrimitiveFloatSubtract */
static sqInt
genPrimitiveFloatSubtract(void)
{
	return (primitiveDoMixedArithmetic()
		? genDoubleArithmeticpreOpCheck(SubRdRd, null)
		: genPureDoubleArithmeticpreOpCheck(SubRdRd, null));
}

	/* CogObjectRepresentation>>#genPrimitiveGreaterOrEqual */
static sqInt
genPrimitiveGreaterOrEqual(void)
{
	return (primitiveDoMixedArithmetic()
		? genSmallIntegerComparisonorDoubleComparisoninvert(JumpGreaterOrEqual, gJumpFPGreaterOrEqual, 0)
		: genSmallIntegerComparison(JumpGreaterOrEqual));
}

	/* CogObjectRepresentation>>#genPrimitiveGreaterThan */
static sqInt
genPrimitiveGreaterThan(void)
{
	return (primitiveDoMixedArithmetic()
		? genSmallIntegerComparisonorDoubleComparisoninvert(JumpGreater, gJumpFPGreater, 0)
		: genSmallIntegerComparison(JumpGreater));
}


/*	Implementation notes: there are two reasons to use TempReg
	-1) if primitive fails, ReceiverResultReg must remain unchanged (we
	CompletePrimitive) -2) CLZ/BSR only work on 64bits for registers R0-R7 on
	Intel X64. But Win64 uses R9
	Normally, this should be backEnd dependent, but for now we have a single
	64bits target...
 */

	/* CogObjectRepresentation>>#genPrimitiveHighBit */
static sqInt
genPrimitiveHighBit(void)
{
    AbstractInstruction *anInstruction1;
    AbstractInstruction *jumpNegativeReceiver;
    AbstractInstruction *jumpNegativeReceiver2;


	/* remove excess tag bits from the receiver oop */
	
	/* and use the abstract cogit facility for case of single tag-bit */
	/* begin genHighBitIn:ofSmallIntegerOopWithSingleTagBit: */
	/* begin genHighBitClzIn:ofSmallIntegerOopWithSingleTagBit: */
	genoperandoperand(ClzRR, ReceiverResultReg, TempReg);
	if (!(setsConditionCodesFor(lastOpcode(), JumpZero))) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(CmpCqR, 0, TempReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(0));
		}
	}

	/* Note the nice bit trick below:
	   highBit_1based_of_small_int_value = (BytesPerWord * 8) - leadingZeroCout_of_oop - 1 toAccountForTagBit.
	   This is like 2 complements (- reg - 1) on (BytesPerWord * 8) log2 bits, or exactly a bit invert operation... */
	jumpNegativeReceiver2 = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin gen:literal:operand: */
	checkLiteralforInstruction((BytesPerWord * 8) - 1, genoperandoperand(XorCwR, (BytesPerWord * 8) - 1, TempReg));
	jumpNegativeReceiver = jumpNegativeReceiver2;
	goto l6;
	l6:	/* end genHighBitIn:ofSmallIntegerOopWithSingleTagBit: */;
	if (jumpNegativeReceiver == 0) {
		return UnimplementedPrimitive;
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	genConvertIntegerToSmallIntegerInReg(ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNegativeReceiver, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveIdentical */
static sqInt
genPrimitiveIdentical(void)
{
	return genPrimitiveIdenticalOrNotIf(0);
}

	/* CogObjectRepresentation>>#genPrimitiveLessOrEqual */
static sqInt
genPrimitiveLessOrEqual(void)
{
	return (primitiveDoMixedArithmetic()
		? genSmallIntegerComparisonorDoubleComparisoninvert(JumpLessOrEqual, gJumpFPGreaterOrEqual, 1)
		: genSmallIntegerComparison(JumpLessOrEqual));
}

	/* CogObjectRepresentation>>#genPrimitiveLessThan */
static sqInt
genPrimitiveLessThan(void)
{
	return (primitiveDoMixedArithmetic()
		? genSmallIntegerComparisonorDoubleComparisoninvert(JumpLess, gJumpFPGreater, 1)
		: genSmallIntegerComparison(JumpLess));
}

	/* CogObjectRepresentation>>#genPrimitiveMod */
static sqInt
genPrimitiveMod(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *jumpExact;
    AbstractInstruction *jumpNotSI;
    AbstractInstruction *jumpSameSign;
    AbstractInstruction *jumpZero;

	if (!(processorHasDivQuoRemAndMClassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, ClassReg);
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	genRemoveSmallIntegerTagsInScratchReg(ClassReg);
	/* begin JumpZero: */
	jumpZero = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ClassReg, Arg1Reg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, TempReg);
	genRemoveSmallIntegerTagsInScratchReg(TempReg);
	gDivRRQuoRem(ClassReg, TempReg, TempReg, ClassReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(CmpCqR, 0, ClassReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(0));
	}
	/* begin JumpZero: */
	jumpExact = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin XorR:R: */
	genoperandoperand(XorRR, ClassReg, Arg1Reg);
	if (!(setsConditionCodesFor(lastOpcode(), JumpZero))) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(CmpCqR, 0, Arg1Reg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(0));
		}
	}
	/* begin JumpGreaterOrEqual: */
	jumpSameSign = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin XorR:R: */
	genoperandoperand(XorRR, ClassReg, Arg1Reg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, Arg1Reg, ClassReg);
	jmpTarget(jumpSameSign, jmpTarget(jumpExact, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	genSetSmallIntegerTagsIn(ClassReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ClassReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpZero, jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveMultiply */
static sqInt
genPrimitiveMultiply(void)
{
    AbstractInstruction *jumpNotSI;
    AbstractInstruction *jumpOvfl;

	if (!(processorHasMultiplyAndMClassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, ClassReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, Arg1Reg);
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	genShiftAwaySmallIntegerTagsInScratchReg(ClassReg);
	genRemoveSmallIntegerTagsInScratchReg(Arg1Reg);
	/* begin MulOverflowR:R: */
	genMulRR(backEnd, Arg1Reg, ClassReg);
	/* begin JumpOverflow: */
	jumpOvfl = genConditionalBranchoperand(JumpOverflow, ((sqInt)0));
	genSetSmallIntegerTagsIn(ClassReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ClassReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpOvfl, jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return CompletePrimitive;
}


/*	subclasses override if they can */

	/* CogObjectRepresentation>>#genPrimitiveNewMethod */
static sqInt
genPrimitiveNewMethod(void)
{
	return UnimplementedPrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveNotEqual */
static sqInt
genPrimitiveNotEqual(void)
{
	return (primitiveDoMixedArithmetic()
		? genSmallIntegerComparisonorDoubleComparisoninvert(JumpNonZero, gJumpFPNotEqual, 0)
		: genSmallIntegerComparison(JumpNonZero));
}

	/* CogObjectRepresentation>>#genPrimitiveNotIdentical */
static sqInt
genPrimitiveNotIdentical(void)
{
	return genPrimitiveIdenticalOrNotIf(1);
}

	/* CogObjectRepresentation>>#genPrimitiveQuo */
static sqInt
genPrimitiveQuo(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *convert;
    AbstractInstruction *jumpExact;
    AbstractInstruction *jumpIsSI;
    AbstractInstruction *jumpNotSI;
    AbstractInstruction *jumpZero;

	if (!(processorHasDivQuoRemAndMClassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, ClassReg);
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	genShiftAwaySmallIntegerTagsInScratchReg(ClassReg);
	if (!(setsConditionCodesFor(lastOpcode(), JumpZero))) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(CmpCqR, 0, ClassReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(0));
		}
	}
	/* begin JumpZero: */
	jumpZero = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, TempReg);
	genShiftAwaySmallIntegerTagsInScratchReg(TempReg);
	gDivRRQuoRem(ClassReg, TempReg, TempReg, ClassReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(CmpCqR, 0, ClassReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(0));
	}
	/* begin JumpZero: */
	jumpExact = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin Label */
	convert = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	genConvertIntegerInRegtoSmallIntegerInReg(TempReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpExact, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	jumpIsSI = genJumpIsSmallIntegerValuescratch(TempReg, Arg1Reg);
	jmpTarget(jumpIsSI, convert);
	jmpTarget(jumpZero, jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return CompletePrimitive;
}


/*	subclasses override if they can */

	/* CogObjectRepresentation>>#genPrimitiveSlotAt */
static sqInt
genPrimitiveSlotAt(void)
{
	return UnimplementedPrimitive;
}


/*	subclasses override if they can */

	/* CogObjectRepresentation>>#genPrimitiveSlotAtPut */
static sqInt
genPrimitiveSlotAtPut(void)
{
	return UnimplementedPrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveSubtract */
static sqInt
genPrimitiveSubtract(void)
{
    AbstractInstruction *jumpNotSI;
    AbstractInstruction *jumpOvfl;

	if (!(mclassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, TempReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, Arg0Reg, TempReg);
	/* begin JumpOverflow: */
	jumpOvfl = genConditionalBranchoperand(JumpOverflow, ((sqInt)0));
	genAddSmallIntegerTagsTo(TempReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpOvfl, jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return CompletePrimitive;
}


/*	subclasses override if they can */

	/* CogObjectRepresentation>>#genPrimitiveUninitializedNewWithArg */
static sqInt
genPrimitiveUninitializedNewWithArg(void)
{
	return UnimplementedPrimitive;
}


/*	In the Pure version, mixed arithmetic with SmallInteger is forbidden */

	/* CogObjectRepresentation>>#genPureDoubleArithmetic:preOpCheck: */
static sqInt NoDbgRegParms
genPureDoubleArithmeticpreOpCheck(sqInt arithmeticOperator, AbstractInstruction *(*preOpCheckOrNil)(int rcvrReg, int argReg))
{
    AbstractInstruction *doOp;
    AbstractInstruction *jumpFailAlloc;
    AbstractInstruction *jumpFailCheck;
    AbstractInstruction *jumpFailClass;
    AbstractInstruction *jumpImmediate;

	jumpFailCheck = ((AbstractInstruction *) 0);

	/* inline processorHasDoublePrecisionFloatingPointSupport */
	/* begin hasDoublePrecisionFloatingPointSupport */
;
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	genGetDoubleValueOfinto(ReceiverResultReg, DPFPReg0);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, ClassReg);
	jumpImmediate = genJumpImmediate(Arg0Reg);
	genGetCompactClassIndexNonImmOfinto(Arg0Reg, SendNumArgsReg);
	genCmpClassFloatCompactIndexR(SendNumArgsReg);
	/* begin JumpNonZero: */
	jumpFailClass = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genGetDoubleValueOfinto(Arg0Reg, DPFPReg1);
	/* begin Label */
	doOp = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	if (!(preOpCheckOrNil == null)) {
		jumpFailCheck = preOpCheckOrNil(DPFPReg0, DPFPReg1);
	}
	genoperandoperand(arithmeticOperator, DPFPReg1, DPFPReg0);
	jumpFailAlloc = genAllocFloatValueintoscratchRegscratchReg(DPFPReg0, SendNumArgsReg, ClassReg, TempReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, SendNumArgsReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpImmediate, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	maybeGenConvertIfSmallFloatInscratchRegintoandJumpTo(Arg0Reg, TempReg, DPFPReg1, doOp);
	jmpTarget(jumpFailAlloc, jmpTarget(jumpFailClass, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	if (!(preOpCheckOrNil == null)) {
		jmpTarget(jumpFailCheck, ((AbstractInstruction *) (((jumpFailClass->operands))[0])));
	}
	return 0;
}


/*	In the Pure version, mixed arithmetic with SmallInteger is forbidden */

	/* CogObjectRepresentation>>#genPureDoubleComparison:invert: */
static sqInt NoDbgRegParms
genPureDoubleComparisoninvert(AbstractInstruction * NoDbgRegParms (*jumpOpcodeGenerator)(void *), sqInt invertComparison)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *compare;
    sqInt constant;
    AbstractInstruction *jumpCond;
    AbstractInstruction *jumpFail;
    AbstractInstruction *jumpImmediate;
    sqInt literal;


	/* inline processorHasDoublePrecisionFloatingPointSupport */
	/* begin hasDoublePrecisionFloatingPointSupport */
;
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	genGetDoubleValueOfinto(ReceiverResultReg, DPFPReg0);
	jumpImmediate = genJumpImmediate(Arg0Reg);
	genGetCompactClassIndexNonImmOfinto(Arg0Reg, SendNumArgsReg);
	genCmpClassFloatCompactIndexR(SendNumArgsReg);
	/* begin JumpNonZero: */
	jumpFail = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genGetDoubleValueOfinto(Arg0Reg, DPFPReg1);
	if (invertComparison) {

		/* May need to invert for NaNs */
		/* begin CmpRd:Rd: */
		compare = genoperandoperand(CmpRdRd, DPFPReg0, DPFPReg1);
	}
	else {
		/* begin CmpRd:Rd: */
		compare = genoperandoperand(CmpRdRd, DPFPReg1, DPFPReg0);
	}

	/* FP jumps are a little weird */
	jumpCond = jumpOpcodeGenerator(0);
	/* begin genMoveConstant:R: */
	constant = falseObject();
	if (shouldAnnotateObjectReference(constant)) {
		annotateobjRef(gMoveCwR(constant, ReceiverResultReg), constant);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, constant, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(constant));
		}
	}
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpCond, (shouldAnnotateObjectReference(trueObject())
		? annotateobjRef(gMoveCwR(trueObject(), ReceiverResultReg), trueObject())
		: (/* begin checkQuickConstant:forInstruction: */
			(literal = trueObject()),
			(anInstruction1 = genoperandoperand(MoveCqR, trueObject(), ReceiverResultReg)),
			(usesOutOfLineLiteral(anInstruction1)
					? (anInstruction1->dependent = locateLiteral(literal))
					: 0),
			anInstruction1)));
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpImmediate, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	maybeGenConvertIfSmallFloatInscratchRegintoandJumpTo(Arg0Reg, TempReg, DPFPReg1, compare);
	jmpTarget(jumpFail, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#genSmallIntegerComparison: */
static sqInt NoDbgRegParms
genSmallIntegerComparison(sqInt jumpOpcode)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt constant;
    AbstractInstruction *jumpFail;
    AbstractInstruction *jumpTrue;
    sqInt literal;

	if (!(mclassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpFail = genJumpNotSmallInteger(Arg0Reg);
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, ReceiverResultReg);
	jumpTrue = genConditionalBranchoperand(jumpOpcode, 0);
	/* begin genMoveConstant:R: */
	constant = falseObject();
	if (shouldAnnotateObjectReference(constant)) {
		annotateobjRef(gMoveCwR(constant, ReceiverResultReg), constant);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, constant, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(constant));
		}
	}
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpTrue, (shouldAnnotateObjectReference(trueObject())
		? annotateobjRef(gMoveCwR(trueObject(), ReceiverResultReg), trueObject())
		: (/* begin checkQuickConstant:forInstruction: */
			(literal = trueObject()),
			(anInstruction1 = genoperandoperand(MoveCqR, trueObject(), ReceiverResultReg)),
			(usesOutOfLineLiteral(anInstruction1)
					? (anInstruction1->dependent = locateLiteral(literal))
					: 0),
			anInstruction1)));
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpFail, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return CompletePrimitive;
}


/*	Stack looks like
	return address */

	/* CogObjectRepresentation>>#genSmallIntegerComparison:orDoubleComparison:invert: */
static sqInt NoDbgRegParms
genSmallIntegerComparisonorDoubleComparisoninvert(sqInt jumpOpcode, AbstractInstruction * NoDbgRegParms (*jumpFPOpcodeGenerator)(void *), sqInt invertComparison)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt constant;
    AbstractInstruction *jumpCond;
    AbstractInstruction *jumpFail;
    AbstractInstruction *jumpNonInt;
    sqInt literal;
    sqInt r;

	jumpNonInt = ((AbstractInstruction *) 0);
	r = genSmallIntegerComparison(jumpOpcode);
	if (r < 0) {
		return r;
	}
#  if defined(DPFPReg0)

	/* Fall through on non-SmallInteger argument.  Argument may be a Float : let us check or fail */
	jumpNonInt = genJumpImmediate(Arg0Reg);
	genGetCompactClassIndexNonImmOfinto(Arg0Reg, SendNumArgsReg);
	genCmpClassFloatCompactIndexR(SendNumArgsReg);
	/* begin JumpNonZero: */
	jumpFail = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genConvertSmallIntegerToIntegerInReg(ReceiverResultReg);
	/* begin ConvertR:Rd: */
	genoperandoperand(ConvertRRd, ReceiverResultReg, DPFPReg0);
	genGetDoubleValueOfinto(Arg0Reg, DPFPReg1);
	if (invertComparison) {

		/* May need to invert for NaNs */
		/* begin CmpRd:Rd: */
		genoperandoperand(CmpRdRd, DPFPReg0, DPFPReg1);
	}
	else {
		/* begin CmpRd:Rd: */
		genoperandoperand(CmpRdRd, DPFPReg1, DPFPReg0);
	}

	/* FP jumps are a little weird */
	jumpCond = jumpFPOpcodeGenerator(0);
	/* begin genMoveConstant:R: */
	constant = falseObject();
	if (shouldAnnotateObjectReference(constant)) {
		annotateobjRef(gMoveCwR(constant, ReceiverResultReg), constant);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, constant, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(constant));
		}
	}
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpCond, (shouldAnnotateObjectReference(trueObject())
		? annotateobjRef(gMoveCwR(trueObject(), ReceiverResultReg), trueObject())
		: (/* begin checkQuickConstant:forInstruction: */
			(literal = trueObject()),
			(anInstruction1 = genoperandoperand(MoveCqR, trueObject(), ReceiverResultReg)),
			(usesOutOfLineLiteral(anInstruction1)
					? (anInstruction1->dependent = locateLiteral(literal))
					: 0),
			anInstruction1)));
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNonInt, jmpTarget(jumpFail, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
#  endif // defined(DPFPReg0)
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#isUnannotatableConstant: */
static sqInt NoDbgRegParms
isUnannotatableConstant(CogSimStackEntry *simStackEntry)
{
	return (((simStackEntry->type)) == SSConstant)
	 && ((isImmediate((simStackEntry->constant)))
	 || (!(shouldAnnotateObjectReference((simStackEntry->constant)))));
}


/*	If the receiver supports immediate floats then generate a test for a
	smallFloat in oopReg,
	converting it to the float value in dpReg and jumping to targetInst.
	Otherwise do nothing. */

	/* CogObjectRepresentation>>#maybeGenConvertIfSmallFloatIn:scratchReg:into:andJumpTo: */
static sqInt NoDbgRegParms
maybeGenConvertIfSmallFloatInscratchRegintoandJumpTo(sqInt oopReg, sqInt scratch, sqInt dpReg, AbstractInstruction *targetInst)
{
	return 0;
}


/*	Character gets mapped to zero. See inlineCacheTagForInstance:. */

	/* CogObjectRepresentationFor32BitSpur>>#classForInlineCacheTag: */
static sqInt NoDbgRegParms
classForInlineCacheTag(sqInt inlineCacheTag)
{
	return classOrNilAtIndex((inlineCacheTag == 0
		? characterTag()
		: inlineCacheTag));
}

	/* CogObjectRepresentationFor32BitSpur>>#genAddSmallIntegerTagsTo: */
static sqInt NoDbgRegParms
genAddSmallIntegerTagsTo(sqInt aRegister)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AddCqR, 1, aRegister);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
	return 0;
}


/*	Set the SmallInteger tag bits when the tag bits may be filled with
	garbage. 
 */

	/* CogObjectRepresentationFor32BitSpur>>#genClearAndSetSmallIntegerTagsIn: */
static sqInt NoDbgRegParms
genClearAndSetSmallIntegerTagsIn(sqInt scratchReg)
{
	return genSetSmallIntegerTagsIn(scratchReg);
}


/*	Convert the Character in reg to a SmallInteger, assuming
	the Character's value is a valid character. */
/*	self assume: objectMemory smallIntegerTag = 1 */

	/* CogObjectRepresentationFor32BitSpur>>#genConvertCharacterToSmallIntegerInReg: */
static void NoDbgRegParms
genConvertCharacterToSmallIntegerInReg(sqInt reg)
{
	assert(((numCharacterBits()) + 1) == (numSmallIntegerBits()));
	/* begin LogicalShiftRightCq:R: */
	genoperandoperand(LogicalShiftRightCqR, 1, reg);
}

	/* CogObjectRepresentationFor32BitSpur>>#genConvertIntegerInReg:toSmallIntegerInReg: */
static sqInt NoDbgRegParms
genConvertIntegerInRegtoSmallIntegerInReg(sqInt srcReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;

	gLogicalShiftLeftCqRR(1, srcReg, destReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AddCqR, 1, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
	return 0;
}

	/* CogObjectRepresentationFor32BitSpur>>#genConvertIntegerToSmallIntegerInReg: */
static sqInt NoDbgRegParms
genConvertIntegerToSmallIntegerInReg(sqInt reg)
{
    AbstractInstruction *anInstruction;

	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, 1, reg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AddCqR, 1, reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
	return 0;
}


/*	Convert the SmallInteger in reg to a Character, assuming
	the SmallInteger's value is a valid character. */
/*	self assume: objectMemory smallIntegerTag = 1 */

	/* CogObjectRepresentationFor32BitSpur>>#genConvertSmallIntegerToCharacterInReg: */
static void NoDbgRegParms
genConvertSmallIntegerToCharacterInReg(sqInt reg)
{
	assert(((numCharacterBits()) + 1) == (numSmallIntegerBits()));
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, 1, reg);
}

	/* CogObjectRepresentationFor32BitSpur>>#genConvertSmallIntegerToIntegerInReg: */
static sqInt NoDbgRegParms
genConvertSmallIntegerToIntegerInReg(sqInt reg)
{
	/* begin ArithmeticShiftRightCq:R: */
	genoperandoperand(ArithmeticShiftRightCqR, 1, reg);
	return 0;
}

	/* CogObjectRepresentationFor32BitSpur>>#generateLowcodeObjectTrampolines */
static void
generateLowcodeObjectTrampolines(void)
{
	ceFloatObjectOfTrampoline = genTrampolineForcalledfloatArgresult(floatObjectOf, "ceFloatObjectOfTrampoline", DPFPReg0, TempReg);
	ceFloatValueOfTrampoline = genTrampolineForcalledargfloatResult(floatValueOf, "ceFloatValueOfTrampoline", ReceiverResultReg, DPFPReg0);
	/* begin genTrampolineFor:called:arg:arg:result: */
	ceInstantiateClassIndexableSizeTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(instantiateClassindexableSize, "ceInstantiateClassIndexableSizeTrampoline", 2, Arg0Reg, Arg1Reg, null, null, 0 /* emptyRegisterMask */, 1, TempReg, 0);
	/* begin genTrampolineFor:called:arg:arg:result: */
	ceInstantiateClassTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(instantiateClassindexableSize, "ceInstantiateClassTrampoline", 2, ReceiverResultReg, 0, null, null, 0 /* emptyRegisterMask */, 1, TempReg, 0);
	/* begin genTrampolineFor:called:arg:result: */
	ceByteSizeOfTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(byteSizeOf, "ceByteSizeOfTrampoline", 1, Arg0Reg, null, null, null, 0 /* emptyRegisterMask */, 1, TempReg, 0);
	/* begin genTrampolineFor:called:arg:arg:result: */
	cePositive64BitIntegerTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(positive64BitIntegerFor, "cePositive64BitIntegerTrampoline", 2, ReceiverResultReg, Arg0Reg, null, null, 0 /* emptyRegisterMask */, 1, TempReg, 0);
	cePositive64BitValueOfTrampoline = genTrampolineForcalledargresultresult(positive64BitValueOf, "cePositive64BitValueOfTrampoline", ReceiverResultReg, TempReg, Arg0Reg);
	/* begin genTrampolineFor:called:arg:arg:result: */
	ceSigned64BitIntegerTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(signed64BitIntegerFor, "ceSigned64BitIntegerTrampoline", 2, ReceiverResultReg, Arg0Reg, null, null, 0 /* emptyRegisterMask */, 1, TempReg, 0);
	ceSigned64BitValueOfTrampoline = genTrampolineForcalledargresultresult(signed64BitValueOf, "ceSigned64BitValueOfTrampoline", ReceiverResultReg, TempReg, Arg0Reg);
	/* begin genTrampolineFor:called:arg:result: */
	cePositive32BitIntegerTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(positive32BitIntegerFor, "cePositive32BitIntegerTrampoline", 1, ReceiverResultReg, null, null, null, 0 /* emptyRegisterMask */, 1, TempReg, 0);
	/* begin genTrampolineFor:called:arg:result: */
	cePositive32BitValueOfTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(positive32BitValueOf, "cePositive32BitValueOfTrampoline", 1, ReceiverResultReg, null, null, null, 0 /* emptyRegisterMask */, 1, TempReg, 0);
	/* begin genTrampolineFor:called:arg:result: */
	ceSigned32BitIntegerTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(signed32BitIntegerFor, "ceSigned32BitIntegerTrampoline", 1, ReceiverResultReg, null, null, null, 0 /* emptyRegisterMask */, 1, TempReg, 0);
	/* begin genTrampolineFor:called:arg:result: */
	ceSigned32BitValueOfTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(signed32BitValueOf, "ceSigned32BitValueOfTrampoline", 1, ReceiverResultReg, null, null, null, 0 /* emptyRegisterMask */, 1, TempReg, 0);
}


/*	Fetch the instance's identity hash into destReg, encoded as a
	SmallInteger. 
 */
/*	Get header word in scratchReg */

	/* CogObjectRepresentationFor32BitSpur>>#genGetHashFieldNonImmOf:asSmallIntegerInto: */
static sqInt NoDbgRegParms
genGetHashFieldNonImmOfasSmallIntegerInto(sqInt instReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt literal;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, 4, instReg, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(4));
	}
	/* begin checkQuickConstant:forInstruction: */
	literal = identityHashHalfWordMask();
	anInstruction1 = genoperandoperand(AndCqR, identityHashHalfWordMask(), destReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(literal));
	}
	genConvertIntegerToSmallIntegerInReg(destReg);
	return 0;
}


/*	Fetch the instance's identity hash into destReg, unencoded. */

	/* CogObjectRepresentationFor32BitSpur>>#genGetHashFieldNonImmOf:into: */
static sqInt NoDbgRegParms
genGetHashFieldNonImmOfinto(sqInt instReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt literal;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, 4, instReg, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(4));
	}
	/* begin checkQuickConstant:forInstruction: */
	literal = identityHashHalfWordMask();
	anInstruction1 = genoperandoperand(AndCqR, identityHashHalfWordMask(), destReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(literal));
	}
	return 0;
}


/*	Extract the inline cache tag for the object in sourceReg into destReg. The
	inline cache tag for a given object is the value loaded in inline caches
	to distinguish
	objects of different classes. In Spur this is either the tags for
	immediates, (with
	1 & 3 collapsed to 1 for SmallIntegers, and 2 collapsed to 0 for
	Characters), or
	the receiver's classIndex.
	If forEntry is true answer the entry label at which control is to enter
	(cmEntryOffset). If forEntry is false, control enters at the start.
	If forEntry is true, generate something like this:
	Limm:
	andl $0x1, rDest
	j Lcmp
	Lentry:
	movl rSource, rDest
	andl $0x3, rDest
	jnz Limm
	movl 0(%edx), rDest
	andl $0x3fffff, rDest
	Lcmp:
	If forEntry is false, generate something like the following.
	At least on a 2.2GHz Intel Core i7 the following is slightly faster than
	the above,
	136m sends/sec vs 130m sends/sec for nfib in tinyBenchmarks
	Lentry:
	movl rSource, rDest
	andl $0x3, rDest
	jz LnotImm
	andl $1, rDest
	j Lcmp
	LnotImm:
	movl 0(%edx), rDest
	andl $0x3fffff, rDest
	Lcmp:
	But we expect most SmallInteger arithmetic to be performed in-line and so
	prefer the
	version that is faster for non-immediates (because it branches for
	immediates only). */

	/* CogObjectRepresentationFor32BitSpur>>#genGetInlineCacheClassTagFrom:into:forEntry: */
static AbstractInstruction * NoDbgRegParms
genGetInlineCacheClassTagFromintoforEntry(sqInt sourceReg, sqInt destReg, sqInt forEntry)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *entryLabel;
    AbstractInstruction *immLabel;
    AbstractInstruction *jumpCompare;
    AbstractInstruction *jumpNotImm;
    sqInt literal;

	if (forEntry) {
		/* begin AlignmentNops: */
		genoperand(AlignmentNops, BytesPerWord);
		/* begin Label */
		immLabel = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(AndCqR, 1, destReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		jumpCompare = genoperand(Jump, ((sqInt)0));
		/* begin AlignmentNops: */
		genoperand(AlignmentNops, BytesPerWord);
		/* begin Label */
		entryLabel = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		gAndCqRR(tagMask(), sourceReg, destReg);
		/* begin JumpNonZero: */
		genConditionalBranchoperand(JumpNonZero, ((sqInt)immLabel));
		flag("endianness");
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperandoperand(MoveMwrR, 0, sourceReg, destReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(0));
		}
		/* begin checkQuickConstant:forInstruction: */
		literal = classIndexMask();
		anInstruction2 = genoperandoperand(AndCqR, classIndexMask(), destReg);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(literal));
		}
		jmpTarget(jumpCompare, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	}
	else {
		/* begin Label */
		entryLabel = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		gAndCqRR(tagMask(), sourceReg, destReg);
		/* begin JumpZero: */
		jumpNotImm = genConditionalBranchoperand(JumpZero, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction3 = genoperandoperand(AndCqR, 1, destReg);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		jumpCompare = genoperand(Jump, ((sqInt)0));
		flag("endianness");
		jmpTarget(jumpNotImm, checkQuickConstantforInstruction(0, genoperandoperandoperand(MoveMwrR, 0, sourceReg, destReg)));
		jmpTarget(jumpCompare, checkQuickConstantforInstruction(classIndexMask(), genoperandoperand(AndCqR, classIndexMask(), destReg)));
	}
	return entryLabel;
}


/*	Get the size in byte-sized slots of the object in srcReg into destReg.
	srcReg may equal destReg.
	destReg <- numSlots << self shiftForWord - (fmt bitAnd: 3).
	Assumes the object in srcReg has a byte format, i.e. 16 to 23 or 24 to 31 */

	/* CogObjectRepresentationFor32BitSpur>>#genGetNumBytesOf:into: */
static sqInt NoDbgRegParms
genGetNumBytesOfinto(sqInt srcReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *jmp;
    sqInt literal;

	genGetRawSlotSizeOfNonImminto(srcReg, destReg);
	/* begin checkQuickConstant:forInstruction: */
	literal = numSlotsMask();
	anInstruction = genoperandoperand(CmpCqR, numSlotsMask(), destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(literal));
	}
	/* begin JumpLess: */
	jmp = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	genGetOverflowSlotsOfinto(srcReg, destReg);
	jmpTarget(jmp, genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), destReg));
	genGetBitsofFormatByteOfinto(3, srcReg, TempReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, TempReg, destReg);
	return 0;
}

	/* CogObjectRepresentationFor32BitSpur>>#genGetOverflowSlotsOf:into: */
static sqInt NoDbgRegParms
genGetOverflowSlotsOfinto(sqInt srcReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, -BaseHeaderSize, srcReg, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(-BaseHeaderSize));
	}
	return 0;
}


/*	Generate a test for aRegister containing an integer value in the
	SmallInteger range, and a jump if so, answering the jump.
	c.f. Spur32BitMemoryManager>>isIntegerValue: */

	/* CogObjectRepresentationFor32BitSpur>>#genJumpIsSmallIntegerValue:scratch: */
static AbstractInstruction * NoDbgRegParms
genJumpIsSmallIntegerValuescratch(sqInt aRegister, sqInt scratchReg)
{
	return (gLogicalShiftLeftCqRR(1, aRegister, scratchReg),
		/* begin XorR:R: */
		genoperandoperand(XorRR, aRegister, scratchReg),
		/* begin JumpGreaterOrEqual: */
		genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0)));
}

	/* CogObjectRepresentationFor32BitSpur>>#genJumpNotSmallIntegerInScratchReg: */
static AbstractInstruction * NoDbgRegParms
genJumpNotSmallIntegerInScratchReg(sqInt aRegister)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AndCqR, 1, aRegister);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
	/* begin JumpZero: */
	return genConditionalBranchoperand(JumpZero, ((sqInt)0));
}


/*	Generate a test for aRegister containing an integer value outside the
	SmallInteger range, and a jump if so, answering the jump.
	c.f. Spur32BitMemoryManager>>isIntegerValue: */

	/* CogObjectRepresentationFor32BitSpur>>#genJumpNotSmallIntegerValue:scratch: */
static AbstractInstruction * NoDbgRegParms
genJumpNotSmallIntegerValuescratch(sqInt aRegister, sqInt scratchReg)
{
	return (gArithmeticShiftRightCqRR(1, aRegister, scratchReg),
		/* begin XorR:R: */
		genoperandoperand(XorRR, aRegister, scratchReg),
		/* begin JumpLess: */
		genConditionalBranchoperand(JumpLess, ((sqInt)0)));
}

	/* CogObjectRepresentationFor32BitSpur>>#genJumpNotSmallInteger: */
static AbstractInstruction * NoDbgRegParms
genJumpNotSmallInteger(sqInt aRegister)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(TstCqR, 1, aRegister);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
	/* begin JumpZero: */
	return genConditionalBranchoperand(JumpZero, ((sqInt)0));
}

	/* CogObjectRepresentationFor32BitSpur>>#genJumpSmallInteger: */
static AbstractInstruction * NoDbgRegParms
genJumpSmallInteger(sqInt aRegister)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(TstCqR, 1, aRegister);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
	/* begin JumpNonZero: */
	return genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
}

	/* CogObjectRepresentationFor32BitSpur>>#genLcInt32ToOop: */
static void NoDbgRegParms
genLcInt32ToOop(sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (value != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value, ReceiverResultReg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceSigned32BitIntegerTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushRegister(ReceiverResultReg);
}

	/* CogObjectRepresentationFor32BitSpur>>#genLcOopToInt32: */
static void NoDbgRegParms
genLcOopToInt32(sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (value != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value, ReceiverResultReg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceSigned32BitValueOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushNativeRegister(ReceiverResultReg);
}

	/* CogObjectRepresentationFor32BitSpur>>#genLcOopToUInt32: */
static void NoDbgRegParms
genLcOopToUInt32(sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (value != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value, ReceiverResultReg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, cePositive32BitValueOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushNativeRegister(ReceiverResultReg);
}

	/* CogObjectRepresentationFor32BitSpur>>#genLcUInt32ToOop: */
static void NoDbgRegParms
genLcUInt32ToOop(sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (value != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value, ReceiverResultReg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, cePositive32BitIntegerTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushRegister(ReceiverResultReg);
}


/*	c.f. StackInterpreter>>stSizeOf: SpurMemoryManager>>lengthOf:format:
	fixedFieldsOf:format:length: 
 */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveAtPut */
static sqInt
genPrimitiveAtPut(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt formatReg;
    AbstractInstruction *jumpArrayOutOfBounds;
    AbstractInstruction *jumpBadIndex;
    AbstractInstruction *jumpBytesOutOfBounds;
    AbstractInstruction *jumpBytesOutOfRange;
    AbstractInstruction *jumpFixedFieldsOutOfBounds;
    AbstractInstruction *jumpHasFixedFields;
    AbstractInstruction *jumpImmediate;
    AbstractInstruction *jumpImmutable;
    AbstractInstruction *jumpIsBytes;
    AbstractInstruction *jumpIsCompiledMethod;
    AbstractInstruction *jumpIsContext;
    AbstractInstruction *jumpIsShorts;
    AbstractInstruction *jumpNonSmallIntegerValue;
    AbstractInstruction *jumpNotIndexableBits;
    AbstractInstruction *jumpNotIndexablePointers;
    AbstractInstruction *jumpNotPointers;
    AbstractInstruction *jumpShortsOutOfBounds;
    AbstractInstruction *jumpShortsOutOfRange;
    AbstractInstruction *jumpWordsOutOfBounds;
    AbstractInstruction *jumpWordsOutOfRange;
    sqInt literal;
    sqInt literal1;
    sqInt literal2;
    sqInt literal3;
    sqInt literal4;
    sqInt literal5;
    sqInt literal6;
    sqInt literal7;
    AbstractInstruction *methodInBounds;
    sqInt nSlotsOrBytesReg;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;

	jumpImmutable = ((AbstractInstruction *) 0);
	nSlotsOrBytesReg = ClassReg;
	/* begin genLoadArgAtDepth:into: */
	assert(1 < (numRegArgs()));
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	jumpImmediate = genJumpImmediate(ReceiverResultReg);
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpBadIndex = genJumpNotSmallInteger(Arg0Reg);
	genConvertSmallIntegerToIntegerInReg(Arg0Reg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(SubCqR, 1, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(1));
	}
#  if IMMUTABILITY
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, (formatReg = SendNumArgsReg), TempReg);
	/* begin genJumpBaseHeaderImmutable: */
	literal7 = immutableBitMask();
	anInstruction17 = genoperandoperand(TstCqR, immutableBitMask(), TempReg);
	if (usesOutOfLineLiteral(anInstruction17)) {
		(anInstruction17->dependent = locateLiteral(literal7));
	}
	/* begin JumpNonZero: */
	jumpImmutable = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
#  else // IMMUTABILITY
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, (formatReg = SendNumArgsReg), NoReg);
#  endif // IMMUTABILITY
	genGetNumSlotsOfinto(ReceiverResultReg, nSlotsOrBytesReg);
	/* begin checkQuickConstant:forInstruction: */
	literal = weakArrayFormat();
	anInstruction2 = genoperandoperand(CmpCqR, weakArrayFormat(), formatReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(literal));
	}
	/* begin JumpAbove: */
	jumpNotPointers = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	genStoreCheckReceiverRegvalueRegscratchReginFrame(ReceiverResultReg, Arg1Reg, TempReg, 0);
	/* begin checkQuickConstant:forInstruction: */
	literal1 = arrayFormat();
	anInstruction3 = genoperandoperand(CmpCqR, arrayFormat(), formatReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(literal1));
	}
	/* begin JumpBelow: */
	jumpNotIndexablePointers = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin JumpNonZero: */
	jumpHasFixedFields = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	/* begin JumpBelowOrEqual: */
	jumpArrayOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddCq:R: */
	quickConstant = ((usqInt)(BaseHeaderSize)) >> (shiftForWord());
	/* begin checkQuickConstant:forInstruction: */
	anInstruction4 = genoperandoperand(AddCqR, quickConstant, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(quickConstant));
	}
	/* begin MoveR:Xwr:R: */
	genoperandoperandoperand(MoveRXwrR, Arg1Reg, Arg0Reg, ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpHasFixedFields, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	genGetClassIndexOfNonImminto(ReceiverResultReg, formatReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction5 = genoperandoperand(CmpCqR, ClassMethodContextCompactIndex, formatReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(ClassMethodContextCompactIndex));
	}
	/* begin JumpZero: */
	jumpIsContext = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin PushR: */
	genoperand(PushR, nSlotsOrBytesReg);
	genGetClassObjectOfClassIndexintoscratchReg(formatReg, nSlotsOrBytesReg, TempReg);
	genLoadSlotsourceRegdestReg(InstanceSpecificationIndex, nSlotsOrBytesReg, formatReg);
	/* begin PopR: */
	genoperand(PopR, nSlotsOrBytesReg);
	genConvertSmallIntegerToIntegerInReg(formatReg);
	/* begin checkQuickConstant:forInstruction: */
	literal2 = fixedFieldsOfClassFormatMask();
	anInstruction6 = genoperandoperand(AndCqR, fixedFieldsOfClassFormatMask(), formatReg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(literal2));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, nSlotsOrBytesReg);
	/* begin AddCq:R: */
	quickConstant1 = ((usqInt)(BaseHeaderSize)) >> (shiftForWord());
	/* begin checkQuickConstant:forInstruction: */
	anInstruction7 = genoperandoperand(AddCqR, quickConstant1, formatReg);
	if (usesOutOfLineLiteral(anInstruction7)) {
		(anInstruction7->dependent = locateLiteral(quickConstant1));
	}
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	/* begin JumpBelowOrEqual: */
	jumpFixedFieldsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddR:R: */
	genoperandoperand(AddRR, formatReg, Arg0Reg);
	/* begin MoveR:Xwr:R: */
	genoperandoperandoperand(MoveRXwrR, Arg1Reg, Arg0Reg, ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNotPointers, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNonSmallIntegerValue = genJumpNotSmallInteger(Arg1Reg);
	/* begin checkQuickConstant:forInstruction: */
	literal3 = firstByteFormat();
	anInstruction8 = genoperandoperand(CmpCqR, firstByteFormat(), formatReg);
	if (usesOutOfLineLiteral(anInstruction8)) {
		(anInstruction8->dependent = locateLiteral(literal3));
	}
	/* begin JumpAboveOrEqual: */
	jumpIsBytes = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal4 = firstShortFormat();
	anInstruction9 = genoperandoperand(CmpCqR, firstShortFormat(), formatReg);
	if (usesOutOfLineLiteral(anInstruction9)) {
		(anInstruction9->dependent = locateLiteral(literal4));
	}
	/* begin JumpAboveOrEqual: */
	jumpIsShorts = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal5 = firstLongFormat();
	anInstruction10 = genoperandoperand(CmpCqR, firstLongFormat(), formatReg);
	if (usesOutOfLineLiteral(anInstruction10)) {
		(anInstruction10->dependent = locateLiteral(literal5));
	}
	/* begin JumpBelow: */
	jumpNotIndexableBits = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	/* begin JumpBelowOrEqual: */
	jumpWordsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, TempReg);
	genConvertSmallIntegerToIntegerInReg(TempReg);
	if (!(setsConditionCodesFor(lastOpcode(), JumpLess))) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(CmpCqR, 0, TempReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(0));
		}
	}
	/* begin JumpLess: */
	jumpWordsOutOfRange = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	/* begin AddCq:R: */
	quickConstant2 = ((usqInt)(BaseHeaderSize)) >> (shiftForWord());
	/* begin checkQuickConstant:forInstruction: */
	anInstruction11 = genoperandoperand(AddCqR, quickConstant2, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction11)) {
		(anInstruction11->dependent = locateLiteral(quickConstant2));
	}
	/* begin MoveR:Xwr:R: */
	genoperandoperandoperand(MoveRXwrR, TempReg, Arg0Reg, ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsBytes, checkQuickConstantforInstruction((((usqInt)0xFF << 1) | 1), genoperandoperand(CmpCqR, (((usqInt)0xFF << 1) | 1), Arg1Reg)));
	/* begin JumpAbove: */
	jumpBytesOutOfRange = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), nSlotsOrBytesReg);
	gAndCqRR(BytesPerWord - 1, formatReg, TempReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, TempReg, nSlotsOrBytesReg);
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	/* begin JumpBelowOrEqual: */
	jumpBytesOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal6 = firstCompiledMethodFormat();
	anInstruction12 = genoperandoperand(CmpCqR, firstCompiledMethodFormat(), formatReg);
	if (usesOutOfLineLiteral(anInstruction12)) {
		(anInstruction12->dependent = locateLiteral(literal6));
	}
	/* begin JumpAboveOrEqual: */
	jumpIsCompiledMethod = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	methodInBounds = genoperandoperand(MoveRR, Arg1Reg, TempReg);
	genConvertSmallIntegerToIntegerInReg(TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction13 = genoperandoperand(AddCqR, BaseHeaderSize, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction13)) {
		(anInstruction13->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin MoveR:Xbr:R: */
	genoperandoperandoperand(MoveRXbrR, TempReg, Arg0Reg, ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsShorts, checkQuickConstantforInstruction((((usqInt)0xFFFF << 1) | 1), genoperandoperand(CmpCqR, (((usqInt)0xFFFF << 1) | 1), Arg1Reg)));
	/* begin JumpAbove: */
	jumpShortsOutOfRange = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, (shiftForWord()) - 1, nSlotsOrBytesReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction14 = genoperandoperand(AndCqR, (BytesPerWord / 2) - 1, formatReg);
	if (usesOutOfLineLiteral(anInstruction14)) {
		(anInstruction14->dependent = locateLiteral((BytesPerWord / 2) - 1));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, nSlotsOrBytesReg);
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	/* begin JumpBelowOrEqual: */
	jumpShortsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, TempReg);
	genConvertSmallIntegerToIntegerInReg(TempReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, Arg0Reg, ReceiverResultReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, Arg0Reg, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction15 = genoperandoperandoperand(MoveRM16r, TempReg, BaseHeaderSize, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction15)) {
		(anInstruction15->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsCompiledMethod, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	getLiteralCountOfplusOneinBytesintoscratch(ReceiverResultReg, 1, 1, nSlotsOrBytesReg, TempReg);
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	/* begin JumpBelow: */
	genConditionalBranchoperand(JumpBelow, ((sqInt)methodInBounds));
	jmpTarget(jumpIsContext, jmpTarget(jumpNotIndexableBits, jmpTarget(jumpBytesOutOfRange, jmpTarget(jumpWordsOutOfRange, jmpTarget(jumpShortsOutOfRange, jmpTarget(jumpIsCompiledMethod, jmpTarget(jumpArrayOutOfBounds, jmpTarget(jumpBytesOutOfBounds, jmpTarget(jumpShortsOutOfBounds, jmpTarget(jumpWordsOutOfBounds, jmpTarget(jumpNotIndexablePointers, jmpTarget(jumpNonSmallIntegerValue, jmpTarget(jumpFixedFieldsOutOfBounds, genoperandoperand(Label, (labelCounter += 1), bytecodePC))))))))))))));
#  if IMMUTABILITY
	jmpTarget(jumpImmutable, ((AbstractInstruction *) (((jumpIsContext->operands))[0])));
#  endif
	/* begin checkQuickConstant:forInstruction: */
	anInstruction16 = genoperandoperand(AddCqR, 1, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction16)) {
		(anInstruction16->dependent = locateLiteral(1));
	}
	genConvertIntegerToSmallIntegerInReg(Arg0Reg);
	jmpTarget(jumpBadIndex, jmpTarget(jumpImmediate, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return 0;
}


/*	Generate the code for primitives 61 & 165, at:put:/basicAt:put: &
	integerAt:put:. If signedVersion is true
	then generate signed accesses to the bits classes (a la 164 & 165). If
	signedVersion is false,
	generate unsigned accesses (a la 60, 61, 63 & 64). */
/*	c.f. StackInterpreter>>stSizeOf: SpurMemoryManager>>lengthOf:format:
	fixedFieldsOf:format:length: 
 */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveAtPutSigned: */
static sqInt NoDbgRegParms
genPrimitiveAtPutSigned(sqInt signedVersion)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction18;
    AbstractInstruction *anInstruction19;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction20;
    AbstractInstruction *anInstruction21;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt formatReg;
    AbstractInstruction *jumpArrayOutOfBounds;
    AbstractInstruction *jumpBadIndex;
    AbstractInstruction *jumpBytesOutOfBounds;
    AbstractInstruction *jumpBytesOutOfRange;
    AbstractInstruction *jumpFixedFieldsOutOfBounds;
    AbstractInstruction *jumpHasFixedFields;
    AbstractInstruction *jumpImmediate;
    AbstractInstruction *jumpImmutable;
    AbstractInstruction *jumpIsBytes;
    AbstractInstruction *jumpIsCompiledMethod;
    AbstractInstruction *jumpIsContext;
    AbstractInstruction *jumpIsShorts;
    AbstractInstruction *jumpNonSmallIntegerValue;
    AbstractInstruction *jumpNotIndexableBits;
    AbstractInstruction *jumpNotIndexablePointers;
    AbstractInstruction *jumpNotPointers;
    AbstractInstruction *jumpShortsOutOfBounds;
    AbstractInstruction *jumpShortsOutOfRange;
    AbstractInstruction *jumpWordsOutOfBounds;
    AbstractInstruction *jumpWordsOutOfRange;
    sqInt literal;
    sqInt literal1;
    sqInt literal2;
    sqInt literal3;
    sqInt literal4;
    sqInt literal5;
    sqInt literal6;
    sqInt literal7;
    AbstractInstruction *methodInBounds;
    sqInt nSlotsOrBytesReg;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;

	jumpImmutable = ((AbstractInstruction *) 0);
	jumpWordsOutOfRange = ((AbstractInstruction *) 0);
	nSlotsOrBytesReg = ClassReg;
	/* begin genLoadArgAtDepth:into: */
	assert(1 < (numRegArgs()));
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	jumpImmediate = genJumpImmediate(ReceiverResultReg);
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpBadIndex = genJumpNotSmallInteger(Arg0Reg);
	genConvertSmallIntegerToIntegerInReg(Arg0Reg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction5 = genoperandoperand(SubCqR, 1, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(1));
	}
#  if IMMUTABILITY
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, (formatReg = SendNumArgsReg), TempReg);
	/* begin genJumpBaseHeaderImmutable: */
	literal7 = immutableBitMask();
	anInstruction21 = genoperandoperand(TstCqR, immutableBitMask(), TempReg);
	if (usesOutOfLineLiteral(anInstruction21)) {
		(anInstruction21->dependent = locateLiteral(literal7));
	}
	/* begin JumpNonZero: */
	jumpImmutable = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
#  else // IMMUTABILITY
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, (formatReg = SendNumArgsReg), NoReg);
#  endif // IMMUTABILITY
	genGetNumSlotsOfinto(ReceiverResultReg, nSlotsOrBytesReg);
	/* begin checkQuickConstant:forInstruction: */
	literal = weakArrayFormat();
	anInstruction6 = genoperandoperand(CmpCqR, weakArrayFormat(), formatReg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(literal));
	}
	/* begin JumpAbove: */
	jumpNotPointers = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	genStoreCheckReceiverRegvalueRegscratchReginFrame(ReceiverResultReg, Arg1Reg, TempReg, 0);
	/* begin checkQuickConstant:forInstruction: */
	literal1 = arrayFormat();
	anInstruction7 = genoperandoperand(CmpCqR, arrayFormat(), formatReg);
	if (usesOutOfLineLiteral(anInstruction7)) {
		(anInstruction7->dependent = locateLiteral(literal1));
	}
	/* begin JumpBelow: */
	jumpNotIndexablePointers = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin JumpNonZero: */
	jumpHasFixedFields = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	/* begin JumpBelowOrEqual: */
	jumpArrayOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddCq:R: */
	quickConstant = ((usqInt)(BaseHeaderSize)) >> (shiftForWord());
	/* begin checkQuickConstant:forInstruction: */
	anInstruction8 = genoperandoperand(AddCqR, quickConstant, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction8)) {
		(anInstruction8->dependent = locateLiteral(quickConstant));
	}
	/* begin MoveR:Xwr:R: */
	genoperandoperandoperand(MoveRXwrR, Arg1Reg, Arg0Reg, ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpHasFixedFields, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	genGetClassIndexOfNonImminto(ReceiverResultReg, formatReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction9 = genoperandoperand(CmpCqR, ClassMethodContextCompactIndex, formatReg);
	if (usesOutOfLineLiteral(anInstruction9)) {
		(anInstruction9->dependent = locateLiteral(ClassMethodContextCompactIndex));
	}
	/* begin JumpZero: */
	jumpIsContext = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin PushR: */
	genoperand(PushR, nSlotsOrBytesReg);
	genGetClassObjectOfClassIndexintoscratchReg(formatReg, nSlotsOrBytesReg, TempReg);
	genLoadSlotsourceRegdestReg(InstanceSpecificationIndex, nSlotsOrBytesReg, formatReg);
	/* begin PopR: */
	genoperand(PopR, nSlotsOrBytesReg);
	genConvertSmallIntegerToIntegerInReg(formatReg);
	/* begin checkQuickConstant:forInstruction: */
	literal2 = fixedFieldsOfClassFormatMask();
	anInstruction10 = genoperandoperand(AndCqR, fixedFieldsOfClassFormatMask(), formatReg);
	if (usesOutOfLineLiteral(anInstruction10)) {
		(anInstruction10->dependent = locateLiteral(literal2));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, nSlotsOrBytesReg);
	/* begin AddCq:R: */
	quickConstant1 = ((usqInt)(BaseHeaderSize)) >> (shiftForWord());
	/* begin checkQuickConstant:forInstruction: */
	anInstruction11 = genoperandoperand(AddCqR, quickConstant1, formatReg);
	if (usesOutOfLineLiteral(anInstruction11)) {
		(anInstruction11->dependent = locateLiteral(quickConstant1));
	}
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	/* begin JumpBelowOrEqual: */
	jumpFixedFieldsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddR:R: */
	genoperandoperand(AddRR, formatReg, Arg0Reg);
	/* begin MoveR:Xwr:R: */
	genoperandoperandoperand(MoveRXwrR, Arg1Reg, Arg0Reg, ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNotPointers, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNonSmallIntegerValue = genJumpNotSmallInteger(Arg1Reg);
	/* begin checkQuickConstant:forInstruction: */
	literal3 = firstByteFormat();
	anInstruction12 = genoperandoperand(CmpCqR, firstByteFormat(), formatReg);
	if (usesOutOfLineLiteral(anInstruction12)) {
		(anInstruction12->dependent = locateLiteral(literal3));
	}
	/* begin JumpAboveOrEqual: */
	jumpIsBytes = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal4 = firstShortFormat();
	anInstruction13 = genoperandoperand(CmpCqR, firstShortFormat(), formatReg);
	if (usesOutOfLineLiteral(anInstruction13)) {
		(anInstruction13->dependent = locateLiteral(literal4));
	}
	/* begin JumpAboveOrEqual: */
	jumpIsShorts = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal5 = firstLongFormat();
	anInstruction14 = genoperandoperand(CmpCqR, firstLongFormat(), formatReg);
	if (usesOutOfLineLiteral(anInstruction14)) {
		(anInstruction14->dependent = locateLiteral(literal5));
	}
	/* begin JumpBelow: */
	jumpNotIndexableBits = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	/* begin JumpBelowOrEqual: */
	jumpWordsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, TempReg);
	genConvertSmallIntegerToIntegerInReg(TempReg);
	if (!signedVersion) {
		if (!(setsConditionCodesFor(lastOpcode(), JumpLess))) {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction = genoperandoperand(CmpCqR, 0, TempReg);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(0));
			}
		}
		/* begin JumpLess: */
		jumpWordsOutOfRange = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	}
	/* begin AddCq:R: */
	quickConstant2 = ((usqInt)(BaseHeaderSize)) >> (shiftForWord());
	/* begin checkQuickConstant:forInstruction: */
	anInstruction15 = genoperandoperand(AddCqR, quickConstant2, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction15)) {
		(anInstruction15->dependent = locateLiteral(quickConstant2));
	}
	/* begin MoveR:Xwr:R: */
	genoperandoperandoperand(MoveRXwrR, TempReg, Arg0Reg, ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	if (signedVersion) {
		jmpTarget(jumpIsBytes, gArithmeticShiftRightCqRR(8, Arg1Reg, TempReg));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(AddCqR, 1, TempReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(1));
		}
		/* begin checkQuickConstant:forInstruction: */
		anInstruction2 = genoperandoperand(CmpCqR, 1, TempReg);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(1));
		}
	}
	else {
		jmpTarget(jumpIsBytes, checkQuickConstantforInstruction((((usqInt)0xFF << 1) | 1), genoperandoperand(CmpCqR, (((usqInt)0xFF << 1) | 1), Arg1Reg)));
	}
	/* begin JumpAbove: */
	jumpBytesOutOfRange = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), nSlotsOrBytesReg);
	gAndCqRR(BytesPerWord - 1, formatReg, TempReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, TempReg, nSlotsOrBytesReg);
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	/* begin JumpBelowOrEqual: */
	jumpBytesOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal6 = firstCompiledMethodFormat();
	anInstruction16 = genoperandoperand(CmpCqR, firstCompiledMethodFormat(), formatReg);
	if (usesOutOfLineLiteral(anInstruction16)) {
		(anInstruction16->dependent = locateLiteral(literal6));
	}
	/* begin JumpAboveOrEqual: */
	jumpIsCompiledMethod = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	methodInBounds = genoperandoperand(MoveRR, Arg1Reg, TempReg);
	genConvertSmallIntegerToIntegerInReg(TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction17 = genoperandoperand(AddCqR, BaseHeaderSize, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction17)) {
		(anInstruction17->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin MoveR:Xbr:R: */
	genoperandoperandoperand(MoveRXbrR, TempReg, Arg0Reg, ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	if (signedVersion) {
		jmpTarget(jumpIsShorts, gArithmeticShiftRightCqRR(16, Arg1Reg, TempReg));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction3 = genoperandoperand(AddCqR, 1, TempReg);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral(1));
		}
		/* begin checkQuickConstant:forInstruction: */
		anInstruction4 = genoperandoperand(CmpCqR, 1, TempReg);
		if (usesOutOfLineLiteral(anInstruction4)) {
			(anInstruction4->dependent = locateLiteral(1));
		}
	}
	else {
		jmpTarget(jumpIsShorts, checkQuickConstantforInstruction((((usqInt)0xFFFF << 1) | 1), genoperandoperand(CmpCqR, (((usqInt)0xFFFF << 1) | 1), Arg1Reg)));
	}
	/* begin JumpAbove: */
	jumpShortsOutOfRange = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, (shiftForWord()) - 1, nSlotsOrBytesReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction18 = genoperandoperand(AndCqR, (BytesPerWord / 2) - 1, formatReg);
	if (usesOutOfLineLiteral(anInstruction18)) {
		(anInstruction18->dependent = locateLiteral((BytesPerWord / 2) - 1));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, nSlotsOrBytesReg);
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	/* begin JumpBelowOrEqual: */
	jumpShortsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, TempReg);
	genConvertSmallIntegerToIntegerInReg(TempReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, Arg0Reg, ReceiverResultReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, Arg0Reg, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction19 = genoperandoperandoperand(MoveRM16r, TempReg, BaseHeaderSize, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction19)) {
		(anInstruction19->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsCompiledMethod, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	getLiteralCountOfplusOneinBytesintoscratch(ReceiverResultReg, 1, 1, nSlotsOrBytesReg, TempReg);
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	/* begin JumpBelow: */
	genConditionalBranchoperand(JumpBelow, ((sqInt)methodInBounds));
	jmpTarget(jumpIsContext, jmpTarget(jumpNotIndexableBits, jmpTarget(jumpBytesOutOfRange, jmpTarget(jumpShortsOutOfRange, jmpTarget(jumpIsCompiledMethod, jmpTarget(jumpArrayOutOfBounds, jmpTarget(jumpBytesOutOfBounds, jmpTarget(jumpShortsOutOfBounds, jmpTarget(jumpWordsOutOfBounds, jmpTarget(jumpNotIndexablePointers, jmpTarget(jumpNonSmallIntegerValue, jmpTarget(jumpFixedFieldsOutOfBounds, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))))))))))));
	if (!signedVersion) {
		jmpTarget(jumpWordsOutOfRange, ((AbstractInstruction *) (((jumpIsContext->operands))[0])));
	}
#  if IMMUTABILITY
	jmpTarget(jumpImmutable, ((AbstractInstruction *) (((jumpIsContext->operands))[0])));
#  endif
	/* begin checkQuickConstant:forInstruction: */
	anInstruction20 = genoperandoperand(AddCqR, 1, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction20)) {
		(anInstruction20->dependent = locateLiteral(1));
	}
	genConvertIntegerToSmallIntegerInReg(Arg0Reg);
	jmpTarget(jumpBadIndex, jmpTarget(jumpImmediate, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return 0;
}


/*	Generate the code for primitives 60 & 164, at:/basicAt: & integerAt:. If
	signedVersion is true
	then generate signed accesses to the bits classes (a la 164 & 165). If
	signedVersion is false,
	generate unsigned accesses (a la 60, 61, 63 & 64). */
/*	c.f. StackInterpreter>>stSizeOf: SpurMemoryManager>>lengthOf:format:
	fixedFieldsOf:format:length: 
 */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveAtSigned: */
static sqInt NoDbgRegParms
genPrimitiveAtSigned(sqInt signedVersion)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    AbstractInstruction *convertToIntAndReturn;
    AbstractInstruction *first;
    AbstractInstruction *first1;
    sqInt formatReg;
    AbstractInstruction *jumpArrayOutOfBounds;
    AbstractInstruction *jumpBadIndex;
    AbstractInstruction *jumpBytesOutOfBounds;
    AbstractInstruction *jumpFixedFieldsOutOfBounds;
    AbstractInstruction *jumpHasFixedFields;
    AbstractInstruction *jumpImmediate;
    AbstractInstruction *jumpIsArray;
    AbstractInstruction *jumpIsBytes;
    AbstractInstruction *jumpIsContext;
    AbstractInstruction *jumpIsMethod;
    AbstractInstruction *jumpIsShorts;
    AbstractInstruction *jumpIsWords;
    AbstractInstruction *jumpNotIndexable;
    AbstractInstruction *jumpShortsOutOfBounds;
    AbstractInstruction *jumpWordsOutOfBounds;
    AbstractInstruction *jumpWordTooBig;
    sqInt literal;
    sqInt literal1;
    sqInt literal2;
    sqInt literal3;
    sqInt literal4;
    sqInt literal5;
    sqInt literal6;
    AbstractInstruction *methodInBounds;
    sqInt nSlotsOrBytesReg;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;

	nSlotsOrBytesReg = ClassReg;
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	jumpImmediate = genJumpImmediate(ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, Arg1Reg);
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpBadIndex = genJumpNotSmallInteger(Arg0Reg);
	genConvertSmallIntegerToIntegerInReg(Arg1Reg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(SubCqR, 1, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, (formatReg = SendNumArgsReg), TempReg);
	genGetNumSlotsOfinto(ReceiverResultReg, nSlotsOrBytesReg);
	/* begin checkQuickConstant:forInstruction: */
	literal = firstByteFormat();
	anInstruction1 = genoperandoperand(CmpCqR, firstByteFormat(), formatReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(literal));
	}
	/* begin JumpAboveOrEqual: */
	jumpIsBytes = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal1 = arrayFormat();
	anInstruction2 = genoperandoperand(CmpCqR, arrayFormat(), formatReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(literal1));
	}
	/* begin JumpZero: */
	jumpIsArray = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin JumpBelow: */
	jumpNotIndexable = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal2 = weakArrayFormat();
	anInstruction3 = genoperandoperand(CmpCqR, weakArrayFormat(), formatReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(literal2));
	}
	/* begin JumpBelowOrEqual: */
	jumpHasFixedFields = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal3 = firstShortFormat();
	anInstruction4 = genoperandoperand(CmpCqR, firstShortFormat(), formatReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(literal3));
	}
	/* begin JumpAboveOrEqual: */
	jumpIsShorts = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal4 = firstLongFormat();
	anInstruction5 = genoperandoperand(CmpCqR, firstLongFormat(), formatReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(literal4));
	}
	/* begin JumpAboveOrEqual: */
	jumpIsWords = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	jmpTarget(jumpNotIndexable, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin Jump: */
	jumpNotIndexable = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpIsArray, (assert(!((Arg1Reg == SPReg))),
	genoperandoperand(CmpRR, Arg1Reg, nSlotsOrBytesReg)));
	/* begin JumpBelowOrEqual: */
	jumpArrayOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddCq:R: */
	quickConstant = ((usqInt)(BaseHeaderSize)) >> (shiftForWord());
	/* begin checkQuickConstant:forInstruction: */
	anInstruction6 = genoperandoperand(AddCqR, quickConstant, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(quickConstant));
	}
	/* begin MoveXwr:R:R: */
	genoperandoperandoperand(MoveXwrRR, Arg1Reg, ReceiverResultReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsBytes, genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), nSlotsOrBytesReg));
	gAndCqRR(BytesPerWord - 1, formatReg, TempReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, TempReg, nSlotsOrBytesReg);
	/* begin CmpR:R: */
	assert(!((Arg1Reg == SPReg)));
	genoperandoperand(CmpRR, Arg1Reg, nSlotsOrBytesReg);
	/* begin JumpBelowOrEqual: */
	jumpBytesOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal5 = firstCompiledMethodFormat();
	anInstruction7 = genoperandoperand(CmpCqR, firstCompiledMethodFormat(), formatReg);
	if (usesOutOfLineLiteral(anInstruction7)) {
		(anInstruction7->dependent = locateLiteral(literal5));
	}
	/* begin JumpAboveOrEqual: */
	jumpIsMethod = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction8 = genoperandoperand(AddCqR, BaseHeaderSize, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction8)) {
		(anInstruction8->dependent = locateLiteral(BaseHeaderSize));
	}
	methodInBounds = anInstruction8;
	/* begin MoveXbr:R:R: */
	genoperandoperandoperand(MoveXbrRR, Arg1Reg, ReceiverResultReg, ReceiverResultReg);
	if (signedVersion) {
		/* begin SignExtend8R:R: */
		/* begin LogicalShiftLeftCq:R: */
		first = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, ReceiverResultReg);
		/* begin ArithmeticShiftRightCq:R: */
		genoperandoperand(ArithmeticShiftRightCqR, (BytesPerWord * 8) - 8, ReceiverResultReg);
		goto l8;
	l8:	/* end SignExtend8R:R: */;
	}
	/* begin Label */
	convertToIntAndReturn = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	genConvertIntegerToSmallIntegerInReg(ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsShorts, gLogicalShiftLeftCqR((shiftForWord()) - 1, nSlotsOrBytesReg));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction9 = genoperandoperand(AndCqR, 1, formatReg);
	if (usesOutOfLineLiteral(anInstruction9)) {
		(anInstruction9->dependent = locateLiteral(1));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, nSlotsOrBytesReg);
	/* begin CmpR:R: */
	assert(!((Arg1Reg == SPReg)));
	genoperandoperand(CmpRR, Arg1Reg, nSlotsOrBytesReg);
	/* begin JumpBelowOrEqual: */
	jumpShortsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddR:R: */
	genoperandoperand(AddRR, Arg1Reg, ReceiverResultReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, Arg1Reg, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction10 = genoperandoperandoperand(MoveM16rR, BaseHeaderSize, ReceiverResultReg, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction10)) {
		(anInstruction10->dependent = locateLiteral(BaseHeaderSize));
	}
	if (signedVersion) {
		/* begin SignExtend16R:R: */
		/* begin LogicalShiftLeftCq:R: */
		first1 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, ReceiverResultReg);
		/* begin ArithmeticShiftRightCq:R: */
		genoperandoperand(ArithmeticShiftRightCqR, (BytesPerWord * 8) - 16, ReceiverResultReg);
		goto l13;
	l13:	/* end SignExtend16R:R: */;
	}
	/* begin Jump: */
	genoperand(Jump, ((sqInt)convertToIntAndReturn));
	jmpTarget(jumpIsWords, (assert(!((Arg1Reg == SPReg))),
	genoperandoperand(CmpRR, Arg1Reg, nSlotsOrBytesReg)));
	/* begin JumpBelowOrEqual: */
	jumpWordsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddCq:R: */
	quickConstant1 = ((usqInt)(BaseHeaderSize)) >> (shiftForWord());
	/* begin checkQuickConstant:forInstruction: */
	anInstruction11 = genoperandoperand(AddCqR, quickConstant1, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction11)) {
		(anInstruction11->dependent = locateLiteral(quickConstant1));
	}
	/* begin MoveXwr:R:R: */
	genoperandoperandoperand(MoveXwrRR, Arg1Reg, ReceiverResultReg, TempReg);
	jumpWordTooBig = jumpNotSmallIntegerUnsignedValueInRegister(TempReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	/* begin Jump: */
	genoperand(Jump, ((sqInt)convertToIntAndReturn));
	jmpTarget(jumpHasFixedFields, checkQuickConstantforInstruction(classIndexMask(), genoperandoperand(AndCqR, classIndexMask(), TempReg)));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, formatReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction12 = genoperandoperand(CmpCqR, ClassMethodContextCompactIndex, TempReg);
	if (usesOutOfLineLiteral(anInstruction12)) {
		(anInstruction12->dependent = locateLiteral(ClassMethodContextCompactIndex));
	}
	/* begin JumpZero: */
	jumpIsContext = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin PushR: */
	genoperand(PushR, nSlotsOrBytesReg);
	genGetClassObjectOfClassIndexintoscratchReg(formatReg, nSlotsOrBytesReg, TempReg);
	genLoadSlotsourceRegdestReg(InstanceSpecificationIndex, nSlotsOrBytesReg, formatReg);
	/* begin PopR: */
	genoperand(PopR, nSlotsOrBytesReg);
	genConvertSmallIntegerToIntegerInReg(formatReg);
	/* begin checkQuickConstant:forInstruction: */
	literal6 = fixedFieldsOfClassFormatMask();
	anInstruction13 = genoperandoperand(AndCqR, fixedFieldsOfClassFormatMask(), formatReg);
	if (usesOutOfLineLiteral(anInstruction13)) {
		(anInstruction13->dependent = locateLiteral(literal6));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, nSlotsOrBytesReg);
	/* begin CmpR:R: */
	assert(!((Arg1Reg == SPReg)));
	genoperandoperand(CmpRR, Arg1Reg, nSlotsOrBytesReg);
	/* begin JumpBelowOrEqual: */
	jumpFixedFieldsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddR:R: */
	genoperandoperand(AddRR, formatReg, Arg1Reg);
	/* begin AddCq:R: */
	quickConstant2 = ((usqInt)(BaseHeaderSize)) >> (shiftForWord());
	/* begin checkQuickConstant:forInstruction: */
	anInstruction14 = genoperandoperand(AddCqR, quickConstant2, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction14)) {
		(anInstruction14->dependent = locateLiteral(quickConstant2));
	}
	/* begin MoveXwr:R:R: */
	genoperandoperandoperand(MoveXwrRR, Arg1Reg, ReceiverResultReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsMethod, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	getLiteralCountOfplusOneinBytesintoscratch(ReceiverResultReg, 1, 1, nSlotsOrBytesReg, TempReg);
	/* begin CmpR:R: */
	assert(!((Arg1Reg == SPReg)));
	genoperandoperand(CmpRR, Arg1Reg, nSlotsOrBytesReg);
	/* begin JumpBelow: */
	genConditionalBranchoperand(JumpBelow, ((sqInt)methodInBounds));
	jmpTarget(jumpWordTooBig, jmpTarget(jumpFixedFieldsOutOfBounds, jmpTarget(jumpArrayOutOfBounds, jmpTarget(jumpBytesOutOfBounds, jmpTarget(jumpShortsOutOfBounds, jmpTarget(jumpWordsOutOfBounds, jmpTarget(jumpNotIndexable, jmpTarget(jumpIsContext, jmpTarget(jumpBadIndex, jmpTarget(jumpImmediate, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))))))))));
	return 0;
}


/*	Arguably we should fail for immediates, but so far no one has complained,
	so... 
 */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveIdentityHash */
static sqInt
genPrimitiveIdentityHash(void)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    AbstractInstruction *inst;
    AbstractInstruction *jumpImm;
    AbstractInstruction *jumpNotSet;
    AbstractInstruction *jumpSI;
    AbstractInstruction *ret;

	jumpImm = genJumpImmediate(ReceiverResultReg);
	genGetHashFieldNonImmOfasSmallIntegerInto(ReceiverResultReg, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(CmpCqR, ConstZero, TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(ConstZero));
	}
	/* begin JumpZero: */
	jumpNotSet = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		ret = genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		ret = genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpImm, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	jumpSI = genJumpSmallInteger(ReceiverResultReg);
	jmpTarget(jumpSI, ret);
	genConvertCharacterToSmallIntegerInReg(ReceiverResultReg);
	/* begin Jump: */
	genoperand(Jump, ((sqInt)ret));
	jmpTarget(jumpNotSet, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	if (!(primitiveIndex == 75)) {
		return 0;
	}
	/* begin saveAndRestoreLinkRegAround: */
	inst = genoperand(PushR, LinkReg);
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceNewHashTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	genoperand(PopR, LinkReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	return UnfailingPrimitive;
}


/*	:Assume the receiuver is never a SmallInteger. One would use ^self for
	that. 
 */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveImmediateAsInteger */
static sqInt
genPrimitiveImmediateAsInteger(void)
{
	genConvertCharacterToSmallIntegerInReg(ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	return UnfailingPrimitive;
}


/*	Implement primitiveNew for convenient cases:
	- the receiver has a hash
	- the receiver is fixed size (excluding ephemerons to save instructions &
	miniscule time)
	- single word header/num slots < numSlotsMask
	- the result fits in eden (actually below scavengeThreshold)
 */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveNew */
static sqInt
genPrimitiveNew(void)
{
    sqInt address;
    sqInt address1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt byteSizeReg;
    AbstractInstruction *fillLoop;
    sqInt fillReg;
    sqInt halfHeaderReg;
    sqInt instSpecReg;
    AbstractInstruction *jumpHasSlots;
    AbstractInstruction *jumpNoSpace;
    AbstractInstruction *jumpTooBig;
    AbstractInstruction *jumpUnhashed;
    AbstractInstruction *jumpVariableOrEphemeron;
    sqInt literal;
    sqInt literal1;
    sqInt literal2;
    sqInt literal3;
    sqInt literal4;
    sqInt literal5;
    sqInt quickConstant;
    sqInt quickConstant1;
    AbstractInstruction *skip;

	if (methodOrBlockNumArgs != 0) {
		return UnimplementedPrimitive;
	}

	/* inst spec will hold class's instance specification, then byte size and finally end of new object. */
	halfHeaderReg = (fillReg = SendNumArgsReg);

	/* get freeStart as early as possible so as not to wait later... */
	instSpecReg = (byteSizeReg = ClassReg);
	/* begin MoveAw:R: */
	address = freeStartAddress();
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(address, genoperandoperand(MoveAwR, address, Arg1Reg));
	genGetHashFieldNonImmOfinto(ReceiverResultReg, halfHeaderReg);
	/* begin JumpZero: */
	jumpUnhashed = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	genLoadSlotsourceRegdestReg(InstanceSpecificationIndex, ReceiverResultReg, TempReg);
	genConvertSmallIntegerToIntegerInReg(TempReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, instSpecReg);
	/* begin LogicalShiftRightCq:R: */
	quickConstant = fixedFieldsFieldWidth();
	genoperandoperand(LogicalShiftRightCqR, quickConstant, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	literal = formatMask();
	anInstruction = genoperandoperand(AndCqR, formatMask(), TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(literal));
	}
	/* begin checkQuickConstant:forInstruction: */
	literal1 = fixedFieldsOfClassFormatMask();
	anInstruction1 = genoperandoperand(AndCqR, fixedFieldsOfClassFormatMask(), instSpecReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(literal1));
	}
	/* begin checkQuickConstant:forInstruction: */
	literal2 = nonIndexablePointerFormat();
	anInstruction2 = genoperandoperand(CmpCqR, nonIndexablePointerFormat(), TempReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(literal2));
	}
	/* begin JumpAbove: */
	jumpVariableOrEphemeron = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal3 = numSlotsMask();
	anInstruction3 = genoperandoperand(CmpCqR, numSlotsMask(), instSpecReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(literal3));
	}
	/* begin JumpAboveOrEqual: */
	jumpTooBig = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin LogicalShiftLeftCq:R: */
	quickConstant1 = formatShift();
	genoperandoperand(LogicalShiftLeftCqR, quickConstant1, TempReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, TempReg, halfHeaderReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction4 = genoperandoperandoperand(MoveRMwr, halfHeaderReg, 0, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(0));
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, instSpecReg, halfHeaderReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction5 = genoperandoperand(CmpCqR, 0, byteSizeReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(0));
	}
	/* begin JumpNonZero: */
	jumpHasSlots = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction6 = genoperandoperand(MoveCqR, BaseHeaderSize * 2, byteSizeReg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(BaseHeaderSize * 2));
	}
	/* begin Jump: */
	skip = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpHasSlots, genoperandoperand(MoveRR, byteSizeReg, TempReg));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction7 = genoperandoperand(AndCqR, 1, TempReg);
	if (usesOutOfLineLiteral(anInstruction7)) {
		(anInstruction7->dependent = locateLiteral(1));
	}
	/* begin AddR:R: */
	genoperandoperand(AddRR, TempReg, byteSizeReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction8 = genoperandoperand(AddCqR, BaseHeaderSize / BytesPerWord, byteSizeReg);
	if (usesOutOfLineLiteral(anInstruction8)) {
		(anInstruction8->dependent = locateLiteral(BaseHeaderSize / BytesPerWord));
	}
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), byteSizeReg);
	jmpTarget(skip, genoperandoperand(LogicalShiftLeftCqR, numSlotsHalfShift(), halfHeaderReg));
	/* begin AddR:R: */
	genoperandoperand(AddRR, Arg1Reg, byteSizeReg);
	/* begin checkQuickConstant:forInstruction: */
	literal4 = getScavengeThreshold();
	anInstruction9 = genoperandoperand(CmpCqR, getScavengeThreshold(), byteSizeReg);
	if (usesOutOfLineLiteral(anInstruction9)) {
		(anInstruction9->dependent = locateLiteral(literal4));
	}
	/* begin JumpAboveOrEqual: */
	jumpNoSpace = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin MoveR:Aw: */
	address1 = freeStartAddress();
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(address1, genoperandoperand(MoveRAw, byteSizeReg, address1));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction10 = genoperandoperandoperand(MoveRMwr, halfHeaderReg, 4, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction10)) {
		(anInstruction10->dependent = locateLiteral(4));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction11 = genoperandoperandoperand(LoadEffectiveAddressMwrR, BaseHeaderSize, ReceiverResultReg, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction11)) {
		(anInstruction11->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin checkQuickConstant:forInstruction: */
	literal5 = nilObject();
	anInstruction12 = genoperandoperand(MoveCqR, nilObject(), fillReg);
	if (usesOutOfLineLiteral(anInstruction12)) {
		(anInstruction12->dependent = locateLiteral(literal5));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction13 = genoperandoperandoperand(MoveRMwr, fillReg, 0, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction13)) {
		(anInstruction13->dependent = locateLiteral(0));
	}
	fillLoop = anInstruction13;
	/* begin checkQuickConstant:forInstruction: */
	anInstruction14 = genoperandoperandoperand(MoveRMwr, fillReg, 4, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction14)) {
		(anInstruction14->dependent = locateLiteral(4));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction15 = genoperandoperand(AddCqR, 8, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction15)) {
		(anInstruction15->dependent = locateLiteral(8));
	}
	/* begin CmpR:R: */
	assert(!((Arg1Reg == SPReg)));
	genoperandoperand(CmpRR, Arg1Reg, byteSizeReg);
	/* begin JumpAbove: */
	genConditionalBranchoperand(JumpAbove, ((sqInt)fillLoop));
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpUnhashed, jmpTarget(jumpVariableOrEphemeron, jmpTarget(jumpTooBig, jmpTarget(jumpNoSpace, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))));
	return 0;
}


/*	Implement primitiveNewWithArg for convenient cases:
	- the receiver has a hash
	- the receiver is variable and not compiled method
	- single word header/num slots < numSlotsMask
	- the result fits in eden
	See superclass method for dynamic frequencies of formats.
	For the moment we implement only arrayFormat, firstByteFormat &
	firstLongFormat 
 */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveNewWithArg */
static sqInt
genPrimitiveNewWithArg(void)
{
    sqInt address;
    sqInt address1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction18;
    AbstractInstruction *anInstruction19;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction20;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt byteSizeReg;
    AbstractInstruction *fillLoop;
    sqInt fillReg;
    sqInt halfHeaderReg;
    sqInt instSpecReg;
    AbstractInstruction *jumpArrayFormat;
    AbstractInstruction *jumpArrayTooBig;
    AbstractInstruction *jumpByteFormat;
    AbstractInstruction *jumpBytePrepDone;
    AbstractInstruction *jumpByteTooBig;
    AbstractInstruction *jumpFailCuzFixed;
    AbstractInstruction *jumpHasSlots;
    AbstractInstruction *jumpLongPrepDone;
    AbstractInstruction *jumpLongTooBig;
    AbstractInstruction *jumpNElementsNonInt;
    AbstractInstruction *jumpNoSpace;
    AbstractInstruction *jumpUnhashed;
    sqInt literal;
    sqInt literal1;
    sqInt literal2;
    sqInt literal3;
    sqInt literal4;
    sqInt maxSlots;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;
    AbstractInstruction *skip;
    sqInt wordConstant;

	if (methodOrBlockNumArgs != 1) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));

	/* inst spec will hold class's instance specification and then byte size and finally numSlots half of header */
	halfHeaderReg = (fillReg = SendNumArgsReg);

	/* The max slots we'll allocate here are those for a single header */
	instSpecReg = (byteSizeReg = ClassReg);

	/* get freeStart as early as possible so as not to wait later... */
	maxSlots = (numSlotsMask()) - 1;
	/* begin MoveAw:R: */
	address = freeStartAddress();
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(address, genoperandoperand(MoveAwR, address, Arg1Reg));
	genGetHashFieldNonImmOfinto(ReceiverResultReg, halfHeaderReg);
	/* begin JumpZero: */
	jumpUnhashed = genConditionalBranchoperand(JumpZero, ((sqInt)0));

	/* get class's format inst var for inst spec (format field) */
	jumpNElementsNonInt = genJumpNotSmallInteger(Arg0Reg);
	genLoadSlotsourceRegdestReg(InstanceSpecificationIndex, ReceiverResultReg, instSpecReg);
	/* begin LogicalShiftRightCq:R: */
	quickConstant = (fixedFieldsFieldWidth()) + 1 /* numSmallIntegerTagBits */;
	genoperandoperand(LogicalShiftRightCqR, quickConstant, instSpecReg);
	/* begin checkQuickConstant:forInstruction: */
	literal = formatMask();
	anInstruction = genoperandoperand(AndCqR, formatMask(), instSpecReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(literal));
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, instSpecReg, TempReg);
	/* begin LogicalShiftLeftCq:R: */
	quickConstant1 = formatShift();
	genoperandoperand(LogicalShiftLeftCqR, quickConstant1, TempReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, TempReg, halfHeaderReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, TempReg);
	genConvertSmallIntegerToIntegerInReg(TempReg);
	/* begin checkQuickConstant:forInstruction: */
	literal1 = arrayFormat();
	anInstruction1 = genoperandoperand(CmpCqR, arrayFormat(), instSpecReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(literal1));
	}
	/* begin JumpZero: */
	jumpArrayFormat = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal2 = firstByteFormat();
	anInstruction2 = genoperandoperand(CmpCqR, firstByteFormat(), instSpecReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(literal2));
	}
	/* begin JumpZero: */
	jumpByteFormat = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal3 = firstLongFormat();
	anInstruction3 = genoperandoperand(CmpCqR, firstLongFormat(), instSpecReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(literal3));
	}
	/* begin JumpNonZero: */
	jumpFailCuzFixed = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction4 = genoperandoperand(CmpCqR, (((usqInt)maxSlots << 1) | 1), Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral((((usqInt)maxSlots << 1) | 1)));
	}
	/* begin JumpAbove: */
	jumpLongTooBig = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, instSpecReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction5 = genoperand(PushCq, 0);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(0));
	}
	/* begin Jump: */
	jumpLongPrepDone = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpByteFormat, checkQuickConstantforInstruction((((usqInt)(maxSlots * BytesPerWord) << 1) | 1), genoperandoperand(CmpCqR, (((usqInt)(maxSlots * BytesPerWord) << 1) | 1), Arg0Reg)));
	/* begin JumpAbove: */
	jumpByteTooBig = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, instSpecReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction6 = genoperandoperand(MoveCqR, BytesPerWord, TempReg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(BytesPerWord));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, instSpecReg, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction7 = genoperandoperand(AndCqR, BytesPerWord - 1, TempReg);
	if (usesOutOfLineLiteral(anInstruction7)) {
		(anInstruction7->dependent = locateLiteral(BytesPerWord - 1));
	}
	/* begin LogicalShiftLeftCq:R: */
	quickConstant2 = formatShift();
	genoperandoperand(LogicalShiftLeftCqR, quickConstant2, TempReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, TempReg, halfHeaderReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction8 = genoperandoperand(AddCqR, BytesPerWord - 1, instSpecReg);
	if (usesOutOfLineLiteral(anInstruction8)) {
		(anInstruction8->dependent = locateLiteral(BytesPerWord - 1));
	}
	/* begin LogicalShiftRightCq:R: */
	genoperandoperand(LogicalShiftRightCqR, shiftForWord(), instSpecReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction9 = genoperand(PushCq, 0);
	if (usesOutOfLineLiteral(anInstruction9)) {
		(anInstruction9->dependent = locateLiteral(0));
	}
	/* begin Jump: */
	jumpBytePrepDone = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpArrayFormat, checkQuickConstantforInstruction((((usqInt)maxSlots << 1) | 1), genoperandoperand(CmpCqR, (((usqInt)maxSlots << 1) | 1), Arg0Reg)));
	/* begin JumpAbove: */
	jumpArrayTooBig = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, instSpecReg);
	/* begin PushCw: */
	wordConstant = nilObject();
	/* begin gen:literal: */
	checkLiteralforInstruction(wordConstant, genoperand(PushCw, wordConstant));
	jmpTarget(jumpBytePrepDone, jmpTarget(jumpLongPrepDone, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction10 = genoperandoperandoperand(MoveRMwr, halfHeaderReg, 0, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction10)) {
		(anInstruction10->dependent = locateLiteral(0));
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, instSpecReg, halfHeaderReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction11 = genoperandoperand(CmpCqR, 0, byteSizeReg);
	if (usesOutOfLineLiteral(anInstruction11)) {
		(anInstruction11->dependent = locateLiteral(0));
	}
	/* begin JumpNonZero: */
	jumpHasSlots = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction12 = genoperandoperand(MoveCqR, BaseHeaderSize * 2, byteSizeReg);
	if (usesOutOfLineLiteral(anInstruction12)) {
		(anInstruction12->dependent = locateLiteral(BaseHeaderSize * 2));
	}
	/* begin Jump: */
	skip = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpHasSlots, genoperandoperand(MoveRR, byteSizeReg, TempReg));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction13 = genoperandoperand(AndCqR, 1, TempReg);
	if (usesOutOfLineLiteral(anInstruction13)) {
		(anInstruction13->dependent = locateLiteral(1));
	}
	/* begin AddR:R: */
	genoperandoperand(AddRR, TempReg, byteSizeReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction14 = genoperandoperand(AddCqR, BaseHeaderSize / BytesPerWord, byteSizeReg);
	if (usesOutOfLineLiteral(anInstruction14)) {
		(anInstruction14->dependent = locateLiteral(BaseHeaderSize / BytesPerWord));
	}
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), byteSizeReg);
	jmpTarget(skip, genoperandoperand(LogicalShiftLeftCqR, numSlotsHalfShift(), halfHeaderReg));
	/* begin AddR:R: */
	genoperandoperand(AddRR, Arg1Reg, byteSizeReg);
	/* begin checkQuickConstant:forInstruction: */
	literal4 = getScavengeThreshold();
	anInstruction15 = genoperandoperand(CmpCqR, getScavengeThreshold(), byteSizeReg);
	if (usesOutOfLineLiteral(anInstruction15)) {
		(anInstruction15->dependent = locateLiteral(literal4));
	}
	/* begin JumpAboveOrEqual: */
	jumpNoSpace = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	/* begin MoveR:Aw: */
	address1 = freeStartAddress();
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(address1, genoperandoperand(MoveRAw, byteSizeReg, address1));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction16 = genoperandoperandoperand(MoveRMwr, halfHeaderReg, 4, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction16)) {
		(anInstruction16->dependent = locateLiteral(4));
	}
	/* begin PopR: */
	genoperand(PopR, fillReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction17 = genoperandoperandoperand(LoadEffectiveAddressMwrR, BaseHeaderSize, ReceiverResultReg, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction17)) {
		(anInstruction17->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction18 = genoperandoperandoperand(MoveRMwr, fillReg, 0, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction18)) {
		(anInstruction18->dependent = locateLiteral(0));
	}
	fillLoop = anInstruction18;
	/* begin checkQuickConstant:forInstruction: */
	anInstruction19 = genoperandoperandoperand(MoveRMwr, fillReg, 4, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction19)) {
		(anInstruction19->dependent = locateLiteral(4));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction20 = genoperandoperand(AddCqR, 8, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction20)) {
		(anInstruction20->dependent = locateLiteral(8));
	}
	/* begin CmpR:R: */
	assert(!((Arg1Reg == SPReg)));
	genoperandoperand(CmpRR, Arg1Reg, byteSizeReg);
	/* begin JumpAbove: */
	genConditionalBranchoperand(JumpAbove, ((sqInt)fillLoop));
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNoSpace, genoperand(PopR, TempReg));
	jmpTarget(jumpUnhashed, jmpTarget(jumpFailCuzFixed, jmpTarget(jumpArrayTooBig, jmpTarget(jumpByteTooBig, jmpTarget(jumpLongTooBig, jmpTarget(jumpNElementsNonInt, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))))));
	return 0;
}


/*	Implement primitiveShallowCopy/primitiveClone for convenient cases:
	- the receiver is not a context
	- the receiver is not a compiled method
	- the result fits in eden (actually below scavengeThreshold) */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveShallowCopy */
static sqInt
genPrimitiveShallowCopy(void)
{
    sqInt address;
    sqInt address1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction18;
    AbstractInstruction *anInstruction19;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction20;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    AbstractInstruction *continuance;
    AbstractInstruction *copyLoop;
    sqInt formatReg;
    AbstractInstruction *jumpEmpty;
    AbstractInstruction *jumpImmediate;
    AbstractInstruction *jumpIsMethod;
    AbstractInstruction *jumpNoSpace;
    AbstractInstruction *jumpTooBig;
    AbstractInstruction *jumpVariable;
    sqInt literal;
    sqInt literal1;
    sqInt literal2;
    sqInt literal3;
    sqInt ptrReg;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt resultReg;
    sqInt slotsReg;

	jumpImmediate = genJumpImmediate(ReceiverResultReg);
	resultReg = Arg0Reg;

	/* get freeStart as early as possible so as not to wait later... */
	slotsReg = Arg1Reg;
	/* begin MoveAw:R: */
	address = freeStartAddress();
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(address, genoperandoperand(MoveAwR, address, resultReg));
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, (ptrReg = (formatReg = SendNumArgsReg)), NoReg);
	/* begin checkQuickConstant:forInstruction: */
	literal = firstCompiledMethodFormat();
	anInstruction = genoperandoperand(CmpCqR, firstCompiledMethodFormat(), formatReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(literal));
	}
	/* begin JumpAboveOrEqual: */
	jumpIsMethod = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal1 = indexablePointersFormat();
	anInstruction1 = genoperandoperand(CmpCqR, indexablePointersFormat(), formatReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(literal1));
	}
	/* begin JumpZero: */
	jumpVariable = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin Label */
	continuance = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	genGetRawSlotSizeOfNonImminto(ReceiverResultReg, slotsReg);
	/* begin checkQuickConstant:forInstruction: */
	literal2 = numSlotsMask();
	anInstruction2 = genoperandoperand(CmpCqR, numSlotsMask(), slotsReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(literal2));
	}
	/* begin JumpZero: */
	jumpTooBig = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperand(CmpCqR, 0, slotsReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(0));
	}
	/* begin JumpZero: */
	jumpEmpty = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, slotsReg, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction4 = genoperandoperand(AndCqR, 1, TempReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(1));
	}
	/* begin AddR:R: */
	genoperandoperand(AddRR, TempReg, slotsReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction5 = genoperandoperand(AddCqR, BaseHeaderSize / BytesPerWord, slotsReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(BaseHeaderSize / BytesPerWord));
	}
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), slotsReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, resultReg, slotsReg);
	/* begin checkQuickConstant:forInstruction: */
	literal3 = getScavengeThreshold();
	anInstruction6 = genoperandoperand(CmpCqR, getScavengeThreshold(), slotsReg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(literal3));
	}
	/* begin JumpAboveOrEqual: */
	jumpNoSpace = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, resultReg, ptrReg);
	/* begin MoveR:Aw: */
	address1 = freeStartAddress();
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(address1, genoperandoperand(MoveRAw, slotsReg, address1));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction7 = genoperandoperand(SubCqR, BytesPerWord * 2, slotsReg);
	if (usesOutOfLineLiteral(anInstruction7)) {
		(anInstruction7->dependent = locateLiteral(BytesPerWord * 2));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction8 = genoperandoperandoperand(MoveMwrR, 0, ReceiverResultReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction8)) {
		(anInstruction8->dependent = locateLiteral(0));
	}
	/* begin AndCq:R: */
	quickConstant = (((sqInt)((usqInt)((formatMask())) << (formatShift())))) + (classIndexMask());
	/* begin checkQuickConstant:forInstruction: */
	anInstruction9 = genoperandoperand(AndCqR, quickConstant, TempReg);
	if (usesOutOfLineLiteral(anInstruction9)) {
		(anInstruction9->dependent = locateLiteral(quickConstant));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction10 = genoperandoperandoperand(MoveRMwr, TempReg, 0, resultReg);
	if (usesOutOfLineLiteral(anInstruction10)) {
		(anInstruction10->dependent = locateLiteral(0));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction11 = genoperandoperandoperand(MoveMwrR, BytesPerWord, ReceiverResultReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction11)) {
		(anInstruction11->dependent = locateLiteral(BytesPerWord));
	}
	/* begin AndCq:R: */
	quickConstant1 = ((sqInt)((usqInt)((numSlotsMask())) << (numSlotsHalfShift())));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction12 = genoperandoperand(AndCqR, quickConstant1, TempReg);
	if (usesOutOfLineLiteral(anInstruction12)) {
		(anInstruction12->dependent = locateLiteral(quickConstant1));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction13 = genoperandoperandoperand(MoveRMwr, TempReg, BytesPerWord, resultReg);
	if (usesOutOfLineLiteral(anInstruction13)) {
		(anInstruction13->dependent = locateLiteral(BytesPerWord));
	}
	/* begin Label */
	copyLoop = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction14 = genoperandoperand(AddCqR, BytesPerWord * 2, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction14)) {
		(anInstruction14->dependent = locateLiteral(BytesPerWord * 2));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction15 = genoperandoperand(AddCqR, BytesPerWord * 2, ptrReg);
	if (usesOutOfLineLiteral(anInstruction15)) {
		(anInstruction15->dependent = locateLiteral(BytesPerWord * 2));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction16 = genoperandoperandoperand(MoveMwrR, 0, ReceiverResultReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction16)) {
		(anInstruction16->dependent = locateLiteral(0));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction17 = genoperandoperandoperand(MoveRMwr, TempReg, 0, ptrReg);
	if (usesOutOfLineLiteral(anInstruction17)) {
		(anInstruction17->dependent = locateLiteral(0));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction18 = genoperandoperandoperand(MoveMwrR, BytesPerWord, ReceiverResultReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction18)) {
		(anInstruction18->dependent = locateLiteral(BytesPerWord));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction19 = genoperandoperandoperand(MoveRMwr, TempReg, BytesPerWord, ptrReg);
	if (usesOutOfLineLiteral(anInstruction19)) {
		(anInstruction19->dependent = locateLiteral(BytesPerWord));
	}
	/* begin CmpR:R: */
	assert(!((ptrReg == SPReg)));
	genoperandoperand(CmpRR, ptrReg, slotsReg);
	/* begin JumpAbove: */
	genConditionalBranchoperand(JumpAbove, ((sqInt)copyLoop));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, resultReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpVariable, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	genGetClassIndexOfNonImminto(ReceiverResultReg, ClassReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction20 = genoperandoperand(CmpCqR, ClassMethodContextCompactIndex, ClassReg);
	if (usesOutOfLineLiteral(anInstruction20)) {
		(anInstruction20->dependent = locateLiteral(ClassMethodContextCompactIndex));
	}
	/* begin JumpNonZero: */
	genConditionalBranchoperand(JumpNonZero, ((sqInt)continuance));
	jmpTarget(jumpImmediate, jmpTarget(jumpNoSpace, jmpTarget(jumpIsMethod, jmpTarget(jumpTooBig, jmpTarget(jumpEmpty, genoperandoperand(Label, (labelCounter += 1), bytecodePC))))));
	return 0;
}


/*	c.f. StackInterpreter>>stSizeOf: SpurMemoryManager>>lengthOf:format:
	fixedFieldsOf:format:length: 
 */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveStringAt */
static sqInt
genPrimitiveStringAt(void)
{
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    AbstractInstruction *done;
    sqInt formatReg;
    AbstractInstruction *jumpBadIndex;
    AbstractInstruction *jumpBytesOutOfBounds;
    AbstractInstruction *jumpIsBytes;
    AbstractInstruction *jumpIsShorts;
    AbstractInstruction *jumpNotIndexable;
    AbstractInstruction *jumpShortsOutOfBounds;
    AbstractInstruction *jumpWordsDone;
    AbstractInstruction *jumpWordsOutOfBounds;
    AbstractInstruction *jumpWordTooBig;
    sqInt literal;
    sqInt literal1;
    sqInt literal2;
    sqInt quickConstant;

	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, Arg1Reg);
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpBadIndex = genJumpNotSmallInteger(Arg0Reg);
	genConvertSmallIntegerToIntegerInReg(Arg1Reg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(SubCqR, 1, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(1));
	}
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, (formatReg = SendNumArgsReg), NoReg);
	genGetNumSlotsOfinto(ReceiverResultReg, ClassReg);
	/* begin checkQuickConstant:forInstruction: */
	literal = firstByteFormat();
	anInstruction2 = genoperandoperand(CmpCqR, firstByteFormat(), formatReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(literal));
	}
	/* begin JumpGreaterOrEqual: */
	jumpIsBytes = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal1 = firstShortFormat();
	anInstruction3 = genoperandoperand(CmpCqR, firstShortFormat(), formatReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(literal1));
	}
	/* begin JumpGreaterOrEqual: */
	jumpIsShorts = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal2 = firstLongFormat();
	anInstruction4 = genoperandoperand(CmpCqR, firstLongFormat(), formatReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(literal2));
	}
	/* begin JumpLess: */
	jumpNotIndexable = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	/* begin CmpR:R: */
	assert(!((Arg1Reg == SPReg)));
	genoperandoperand(CmpRR, Arg1Reg, ClassReg);
	/* begin JumpBelowOrEqual: */
	jumpWordsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddCq:R: */
	quickConstant = ((usqInt)(BaseHeaderSize)) >> (shiftForWord());
	/* begin checkQuickConstant:forInstruction: */
	anInstruction5 = genoperandoperand(AddCqR, quickConstant, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(quickConstant));
	}
	/* begin MoveXwr:R:R: */
	genoperandoperandoperand(MoveXwrRR, Arg1Reg, ReceiverResultReg, TempReg);
	jumpWordTooBig = jumpNotCharacterUnsignedValueInRegister(TempReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	/* begin Jump: */
	jumpWordsDone = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpIsBytes, genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), ClassReg));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction6 = genoperandoperand(AndCqR, BytesPerWord - 1, formatReg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(BytesPerWord - 1));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, ClassReg);
	/* begin CmpR:R: */
	assert(!((Arg1Reg == SPReg)));
	genoperandoperand(CmpRR, Arg1Reg, ClassReg);
	/* begin JumpBelowOrEqual: */
	jumpBytesOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction7 = genoperandoperand(AddCqR, BaseHeaderSize, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction7)) {
		(anInstruction7->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin MoveXbr:R:R: */
	genoperandoperandoperand(MoveXbrRR, Arg1Reg, ReceiverResultReg, ReceiverResultReg);
	jmpTarget(jumpWordsDone, (done = genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	genConvertIntegerToCharacterInReg(ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsShorts, gLogicalShiftLeftCqR((shiftForWord()) - 1, ClassReg));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction8 = genoperandoperand(AndCqR, (BytesPerWord / 1) - 1, formatReg);
	if (usesOutOfLineLiteral(anInstruction8)) {
		(anInstruction8->dependent = locateLiteral((BytesPerWord / 1) - 1));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, ClassReg);
	/* begin CmpR:R: */
	assert(!((Arg1Reg == SPReg)));
	genoperandoperand(CmpRR, Arg1Reg, ClassReg);
	/* begin JumpBelowOrEqual: */
	jumpShortsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddR:R: */
	genoperandoperand(AddRR, Arg1Reg, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction9 = genoperandoperandoperand(MoveM16rR, BaseHeaderSize, ReceiverResultReg, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction9)) {
		(anInstruction9->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin Jump: */
	genoperand(Jump, ((sqInt)done));
	jmpTarget(jumpWordTooBig, jmpTarget(jumpBytesOutOfBounds, jmpTarget(jumpShortsOutOfBounds, jmpTarget(jumpWordsOutOfBounds, jmpTarget(jumpNotIndexable, jmpTarget(jumpBadIndex, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))))));
	return CompletePrimitive;
}


/*	c.f. StackInterpreter>>stSizeOf: SpurMemoryManager>>lengthOf:format:
	fixedFieldsOf:format:length: 
 */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveStringAtPut */
static sqInt
genPrimitiveStringAtPut(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt formatReg;
    AbstractInstruction *jumpBadArg;
    AbstractInstruction *jumpBadIndex;
    AbstractInstruction *jumpBytesOutOfBounds;
    AbstractInstruction *jumpBytesOutOfRange;
    AbstractInstruction *jumpImmutable;
    AbstractInstruction *jumpIsBytes;
    AbstractInstruction *jumpIsCompiledMethod;
    AbstractInstruction *jumpIsShorts;
    AbstractInstruction *jumpNotString;
    AbstractInstruction *jumpShortsOutOfBounds;
    AbstractInstruction *jumpShortsOutOfRange;
    AbstractInstruction *jumpWordsOutOfBounds;
    AbstractInstruction *jumpWordsOutOfRange;
    sqInt literal;
    sqInt literal1;
    sqInt literal2;
    sqInt literal3;
    sqInt literal4;
    sqInt quickConstant;

	jumpImmutable = ((AbstractInstruction *) 0);
	/* begin genLoadArgAtDepth:into: */
	assert(1 < (numRegArgs()));
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	jumpBadIndex = genJumpNotSmallInteger(Arg0Reg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, TempReg);
	jumpBadArg = genJumpNotCharacterInScratchReg(TempReg);
	genConvertSmallIntegerToIntegerInReg(Arg0Reg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(SubCqR, 1, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
#  if IMMUTABILITY
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, (formatReg = SendNumArgsReg), TempReg);
	/* begin genJumpBaseHeaderImmutable: */
	literal4 = immutableBitMask();
	anInstruction12 = genoperandoperand(TstCqR, immutableBitMask(), TempReg);
	if (usesOutOfLineLiteral(anInstruction12)) {
		(anInstruction12->dependent = locateLiteral(literal4));
	}
	/* begin JumpNonZero: */
	jumpImmutable = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
#  else // IMMUTABILITY
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, (formatReg = SendNumArgsReg), NoReg);
#  endif // IMMUTABILITY
	genGetNumSlotsOfinto(ReceiverResultReg, ClassReg);
	/* begin checkQuickConstant:forInstruction: */
	literal = firstLongFormat();
	anInstruction1 = genoperandoperand(CmpCqR, firstLongFormat(), formatReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(literal));
	}
	/* begin JumpBelow: */
	jumpNotString = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal1 = firstCompiledMethodFormat();
	anInstruction2 = genoperandoperand(CmpCqR, firstCompiledMethodFormat(), formatReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(literal1));
	}
	/* begin JumpAboveOrEqual: */
	jumpIsCompiledMethod = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal2 = firstByteFormat();
	anInstruction3 = genoperandoperand(CmpCqR, firstByteFormat(), formatReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(literal2));
	}
	/* begin JumpAboveOrEqual: */
	jumpIsBytes = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal3 = firstShortFormat();
	anInstruction4 = genoperandoperand(CmpCqR, firstShortFormat(), formatReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(literal3));
	}
	/* begin JumpAboveOrEqual: */
	jumpIsShorts = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction5 = genoperandoperand(CmpCqR, 0, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(0));
	}
	/* begin JumpLess: */
	jumpWordsOutOfRange = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, ClassReg);
	/* begin JumpBelowOrEqual: */
	jumpWordsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, TempReg);
	genConvertCharacterToCodeInReg(TempReg);
	/* begin AddCq:R: */
	quickConstant = ((usqInt)(BaseHeaderSize)) >> (shiftForWord());
	/* begin checkQuickConstant:forInstruction: */
	anInstruction6 = genoperandoperand(AddCqR, quickConstant, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(quickConstant));
	}
	/* begin MoveR:Xwr:R: */
	genoperandoperandoperand(MoveRXwrR, TempReg, Arg0Reg, ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsShorts, gCmpCqR(characterObjectOf(0xFFFF), Arg1Reg));
	/* begin JumpAbove: */
	jumpShortsOutOfRange = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, (shiftForWord()) - 1, ClassReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction7 = genoperandoperand(AndCqR, (BytesPerWord / 2) - 1, formatReg);
	if (usesOutOfLineLiteral(anInstruction7)) {
		(anInstruction7->dependent = locateLiteral((BytesPerWord / 2) - 1));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, ClassReg);
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, ClassReg);
	/* begin JumpBelowOrEqual: */
	jumpShortsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, TempReg);
	genConvertCharacterToCodeInReg(TempReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, Arg0Reg, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction8 = genoperandoperandoperand(MoveRM16r, TempReg, BaseHeaderSize, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction8)) {
		(anInstruction8->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsBytes, gCmpCqR(characterObjectOf(0xFF), Arg1Reg));
	/* begin JumpAbove: */
	jumpBytesOutOfRange = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), ClassReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction9 = genoperandoperand(AndCqR, BytesPerWord - 1, formatReg);
	if (usesOutOfLineLiteral(anInstruction9)) {
		(anInstruction9->dependent = locateLiteral(BytesPerWord - 1));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, ClassReg);
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, ClassReg);
	/* begin JumpBelowOrEqual: */
	jumpBytesOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, TempReg);
	genConvertCharacterToCodeInReg(TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction10 = genoperandoperand(AddCqR, BaseHeaderSize, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction10)) {
		(anInstruction10->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin MoveR:Xbr:R: */
	genoperandoperandoperand(MoveRXbrR, TempReg, Arg0Reg, ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNotString, jmpTarget(jumpBytesOutOfRange, jmpTarget(jumpShortsOutOfRange, jmpTarget(jumpWordsOutOfRange, jmpTarget(jumpIsCompiledMethod, jmpTarget(jumpBytesOutOfBounds, jmpTarget(jumpShortsOutOfBounds, jmpTarget(jumpWordsOutOfBounds, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))))))));
#  if IMMUTABILITY
	jmpTarget(jumpImmutable, ((AbstractInstruction *) (((jumpNotString->operands))[0])));
#  endif
	/* begin checkQuickConstant:forInstruction: */
	anInstruction11 = genoperandoperand(AddCqR, 1, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction11)) {
		(anInstruction11->dependent = locateLiteral(1));
	}
	genConvertIntegerToSmallIntegerInReg(Arg0Reg);
	jmpTarget(jumpBadArg, jmpTarget(jumpBadIndex, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return CompletePrimitive;
}

	/* CogObjectRepresentationFor32BitSpur>>#genRemoveSmallIntegerTagsInScratchReg: */
static sqInt NoDbgRegParms
genRemoveSmallIntegerTagsInScratchReg(sqInt scratchReg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(SubCqR, 1, scratchReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
	return 0;
}

	/* CogObjectRepresentationFor32BitSpur>>#genShiftAwaySmallIntegerTagsInScratchReg: */
static sqInt NoDbgRegParms
genShiftAwaySmallIntegerTagsInScratchReg(sqInt scratchReg)
{
	/* begin ArithmeticShiftRightCq:R: */
	genoperandoperand(ArithmeticShiftRightCqR, 1, scratchReg);
	return 0;
}


/*	Get the literal count of a CompiledMethod into headerReg, plus one if
	requested. If inBytes is true, scale the count by the word size. Deal with
	the possibility of
	the method being cogged. */

	/* CogObjectRepresentationFor32BitSpur>>#getLiteralCountOf:plusOne:inBytes:into:scratch: */
static sqInt NoDbgRegParms
getLiteralCountOfplusOneinBytesintoscratch(sqInt methodReg, sqInt plusOne, sqInt inBytes, sqInt litCountReg, sqInt scratchReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    sqInt literal;
    sqInt quickConstant;
    sqInt quickConstant1;

	genGetMethodHeaderOfintoscratch(methodReg, litCountReg, scratchReg);
	if (inBytes) {
		/* begin AndCq:R: */
		quickConstant = ((sqInt)((usqInt)((alternateHeaderNumLiteralsMask())) << 1));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(AndCqR, quickConstant, litCountReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(quickConstant));
		}
		/* begin LogicalShiftLeftCq:R: */
		genoperandoperand(LogicalShiftLeftCqR, 1, litCountReg);
	}
	else {
		/* begin LogicalShiftRightCq:R: */
		genoperandoperand(LogicalShiftRightCqR, 1, litCountReg);
		/* begin checkQuickConstant:forInstruction: */
		literal = alternateHeaderNumLiteralsMask();
		anInstruction1 = genoperandoperand(AndCqR, alternateHeaderNumLiteralsMask(), litCountReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(literal));
		}
	}
	if (plusOne) {
		/* begin AddCq:R: */
		quickConstant1 = (inBytes
			? BytesPerWord
			: 1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction2 = genoperandoperand(AddCqR, quickConstant1, litCountReg);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(quickConstant1));
		}
	}
	return 0;
}


/*	Answer the relevant inline cache tag for an instance.
	c.f. getInlineCacheClassTagFrom:into: & inlineCacheTagForClass: */

	/* CogObjectRepresentationFor32BitSpur>>#inlineCacheTagForInstance: */
static sqInt NoDbgRegParms
inlineCacheTagForInstance(sqInt oop)
{
	return (isImmediate(oop)
		? oop & 1
		: classIndexOf(oop));
}

	/* CogObjectRepresentationFor32BitSpur>>#jumpNotSmallIntegerUnsignedValueInRegister: */
static AbstractInstruction * NoDbgRegParms
jumpNotSmallIntegerUnsignedValueInRegister(sqInt reg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(CmpCqR, 0x3FFFFFFF, reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0x3FFFFFFF));
	}
	/* begin JumpAbove: */
	return genConditionalBranchoperand(JumpAbove, ((sqInt)0));
}


/*	Mark and trace a literal in an inline cache preceding address in
	cogMethodOrNil. Answer if code was modified. */

	/* CogObjectRepresentationFor32BitSpur>>#markAndTraceCacheTagLiteral:in:atpc: */
static sqInt NoDbgRegParms
markAndTraceCacheTagLiteralinatpc(sqInt literal, CogMethod *cogMethodOrNil, usqInt address)
{
    sqInt objOop;
    AbstractInstruction * self_in_rewriteInlineCacheTagat;

	if (!(couldBeObject(literal))) {
		return 0;
	}
	assert(addressCouldBeObj(literal));
	if (!(isForwarded(literal))) {
		markAndTrace(literal);
		return 0;
	}
	objOop = followForwarded(literal);
	/* begin setCodeModified */
#  if DUAL_MAPPED_CODE_ZONE
	codeModified = 1;
#  else
	codeModified = 1;
#  endif
	/* begin rewriteInlineCacheTag:at: */
	self_in_rewriteInlineCacheTagat = ((AbstractInstruction *) (backEnd()));
	longAtput(pcRelativeAddressAt(self_in_rewriteInlineCacheTagat, address - 8), objOop);
	markAndTraceUpdatedLiteralin(objOop, cogMethodOrNil);
	return 1;
}

	/* CogObjectRepresentationFor32BitSpur>>#numSmallIntegerBits */
static sqInt
numSmallIntegerBits(void)
{
	return 0x1F;
}


/*	The two valid tag patterns are 0 (Character) and 1 (SmallInteger) */

	/* CogObjectRepresentationFor32BitSpur>>#validInlineCacheTag: */
static sqInt NoDbgRegParms
validInlineCacheTag(usqInt classIndexOrTagPattern)
{
	return (classIndexOrTagPattern <= 1)
	 || ((classAtIndex(classIndexOrTagPattern)) != null);
}

	/* CogObjectRepresentationForSpur>>#callStoreCheckTrampoline */
static void
callStoreCheckTrampoline(void)
{
    AbstractInstruction *abstractInstruction;

	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceStoreCheckTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
}

	/* CogObjectRepresentationForSpur>>#checkValidDerivedObjectReference: */
static sqInt NoDbgRegParms
checkValidDerivedObjectReference(sqInt bodyAddress)
{
	return (heapMapAtWord(pointerForOop(bodyAddress - BaseHeaderSize))) != 0;
}

	/* CogObjectRepresentationForSpur>>#checkValidOopReference: */
static sqInt NoDbgRegParms
checkValidOopReference(sqInt anOop)
{
	return (isImmediate(anOop))
	 || ((heapMapAtWord(pointerForOop(anOop))) != 0);
}

	/* CogObjectRepresentationForSpur>>#couldBeDerivedObject: */
static sqInt NoDbgRegParms
couldBeDerivedObject(sqInt bodyAddress)
{
	return oopisGreaterThanOrEqualTo(bodyAddress - BaseHeaderSize, startOfMemory());
}

	/* CogObjectRepresentationForSpur>>#couldBeObject: */
static sqInt NoDbgRegParms
couldBeObject(sqInt literal)
{
	return (isNonImmediate(literal))
	 && (oopisGreaterThanOrEqualTo(literal, startOfMemory()));
}


/*	Create a trampoline to answer the active context that will
	answer it if a frame is already married, and create it otherwise.
	Assume numArgs is in SendNumArgsReg and ClassReg is free. */

	/* CogObjectRepresentationForSpur>>#genActiveContextTrampolineLarge:inBlock:called: */
static usqInt NoDbgRegParms
genActiveContextTrampolineLargeinBlockcalled(sqInt isLarge, sqInt isInBlock, char *aString)
{
    usqInt startAddress;

	startAddress = methodZoneBase();
	zeroOpcodeIndex();
	genGetActiveContextLargeinBlock(isLarge, isInBlock);
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress(aString, startAddress);
	recordRunTimeObjectReferences();
	return startAddress;
}

	/* CogObjectRepresentationForSpur>>#genAllocFloatValue:into:scratchReg:scratchReg: */
static AbstractInstruction * NoDbgRegParms
genAllocFloatValueintoscratchRegscratchReg(sqInt dpreg, sqInt resultReg, sqInt scratch1, sqInt scratch2)
{
    sqInt address;
    sqInt address1;
    usqIntptr_t allocSize;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *jumpFail;
    sqInt literal;
    usqLong newFloatHeader;

	allocSize = BaseHeaderSize + (sizeof(double));
	newFloatHeader = headerForSlotsformatclassIndex((sizeof(double)) / BytesPerWord, firstLongFormat(), ClassFloatCompactIndex);
	/* begin MoveAw:R: */
	address = freeStartAddress();
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(address, genoperandoperand(MoveAwR, address, resultReg));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(LoadEffectiveAddressMwrR, allocSize, resultReg, scratch1);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(allocSize));
	}
	/* begin checkQuickConstant:forInstruction: */
	literal = getScavengeThreshold();
	anInstruction1 = genoperandoperand(CmpCqR, getScavengeThreshold(), scratch1);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(literal));
	}
	/* begin JumpAboveOrEqual: */
	jumpFail = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin MoveR:Aw: */
	address1 = freeStartAddress();
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(address1, genoperandoperand(MoveRAw, scratch1, address1));
	/* begin genStoreHeader:intoNewInstance:using: */
	anInstruction4 = genoperandoperand(MoveCqR, ((usqInt) newFloatHeader), scratch1);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(((usqInt) newFloatHeader)));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction11 = genoperandoperandoperand(MoveRMwr, scratch1, 0, resultReg);
	if (usesOutOfLineLiteral(anInstruction11)) {
		(anInstruction11->dependent = locateLiteral(0));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(MoveCqR, (newFloatHeader) >> 32, scratch1);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral((newFloatHeader) >> 32));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperandoperand(MoveRMwr, scratch1, 4, resultReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(4));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction5 = genoperandoperandoperand(MoveRdM64r, dpreg, BaseHeaderSize, resultReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(BaseHeaderSize));
	}
	return jumpFail;
}


/*	Check the remembered bit of the object in objReg; answer the jump taken if
	the bit is already set.
	Only need to fetch the byte containing it, which reduces the size of the
	mask constant.
 */

	/* CogObjectRepresentationForSpur>>#genCheckRememberedBitOf:scratch: */
static AbstractInstruction * NoDbgRegParms
genCheckRememberedBitOfscratch(sqInt objReg, sqInt scratchReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt mask;
    sqInt rememberedBitByteOffset;

	rememberedBitByteOffset = (rememberedBitShift()) / 8;
	mask = 1U << ((rememberedBitShift()) % 8);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMbrR, rememberedBitByteOffset, objReg, scratchReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(rememberedBitByteOffset));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(TstCqR, mask, scratchReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(mask));
	}
	/* begin JumpNonZero: */
	return genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
}

	/* CogObjectRepresentationForSpur>>#genConvertCharacterToCodeInReg: */
static sqInt NoDbgRegParms
genConvertCharacterToCodeInReg(sqInt reg)
{
    sqInt quickConstant;

	/* begin LogicalShiftRightCq:R: */
	quickConstant = numTagBits();
	genoperandoperand(LogicalShiftRightCqR, quickConstant, reg);
	return 0;
}

	/* CogObjectRepresentationForSpur>>#genConvertIntegerToCharacterInReg: */
static sqInt NoDbgRegParms
genConvertIntegerToCharacterInReg(sqInt reg)
{
    AbstractInstruction *anInstruction;
    sqInt literal;
    sqInt quickConstant;

	/* begin LogicalShiftLeftCq:R: */
	quickConstant = numTagBits();
	genoperandoperand(LogicalShiftLeftCqR, quickConstant, reg);
	/* begin checkQuickConstant:forInstruction: */
	literal = characterTag();
	anInstruction = genoperandoperand(AddCqR, characterTag(), reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(literal));
	}
	return 0;
}


/*	Create a closure with the given startpc, numArgs and numCopied
	within a context with ctxtNumArgs, large if isLargeCtxt that is in a
	block if isInBlock. If numCopied > 0 pop those values off the stack. */

	/* CogObjectRepresentationForSpur>>#genCreateClosureAt:numArgs:numCopied:contextNumArgs:large:inBlock: */
static sqInt NoDbgRegParms
genCreateClosureAtnumArgsnumCopiedcontextNumArgslargeinBlock(sqInt bcpc, sqInt numArgs, sqInt numCopied, sqInt ctxtNumArgs, sqInt isLargeCtxt, sqInt isInBlock)
{
    AbstractInstruction *anInstruction;
    sqInt i;

	genNoPopCreateClosureAtnumArgsnumCopiedcontextNumArgslargeinBlock(bcpc, numArgs, numCopied, ctxtNumArgs, isLargeCtxt, isInBlock);
	for (i = 1; i <= numCopied; i += 1) {
		/* begin PopR: */
		genoperand(PopR, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperandoperand(MoveRMwr, TempReg, (((numCopied - i) + ClosureFirstCopiedValueIndex) * BytesPerOop) + BaseHeaderSize, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral((((numCopied - i) + ClosureFirstCopiedValueIndex) * BytesPerOop) + BaseHeaderSize));
		}
	}
	return 0;
}


/*	Create a full closure with the given values. */

	/* CogObjectRepresentationForSpur>>#genCreateFullClosure:numArgs:numCopied:ignoreContext:contextNumArgs:large:inBlock: */
static sqInt NoDbgRegParms
genCreateFullClosurenumArgsnumCopiedignoreContextcontextNumArgslargeinBlock(sqInt compiledBlock, sqInt numArgs, sqInt numCopied, sqInt ignoreContext, sqInt contextNumArgs, sqInt contextIsLarge, sqInt contextIsBlock)
{
    AbstractInstruction *abstractInstruction;
    sqInt address;
    sqInt address1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    usqInt byteSize;
    sqInt constant;
    usqLong header;
    sqInt literal;
    sqInt numSlots;
    AbstractInstruction *skip;


	/* First get thisContext into ReceiverResultReg and thence in ClassReg. */
	if (ignoreContext) {
		/* begin genMoveConstant:R: */
		constant = nilObject();
		if (shouldAnnotateObjectReference(constant)) {
			annotateobjRef(gMoveCwR(constant, ClassReg), constant);
		}
		else {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction11 = genoperandoperand(MoveCqR, constant, ClassReg);
			if (usesOutOfLineLiteral(anInstruction11)) {
				(anInstruction11->dependent = locateLiteral(constant));
			}
		}
	}
	else {
		genGetActiveContextNumArgslargeinBlock(contextNumArgs, contextIsLarge, contextIsBlock);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, ReceiverResultReg, ClassReg);
	}
	numSlots = FullClosureFirstCopiedValueIndex + numCopied;
	byteSize = smallObjectBytesForSlots(numSlots);
	assert(ClassFullBlockClosureCompactIndex != 0);
	header = headerForSlotsformatclassIndex(numSlots, indexablePointersFormat(), ClassFullBlockClosureCompactIndex);
	/* begin MoveAw:R: */
	address = freeStartAddress();
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(address, genoperandoperand(MoveAwR, address, ReceiverResultReg));
	/* begin genStoreHeader:intoNewInstance:using: */
	anInstruction4 = genoperandoperand(MoveCqR, ((usqInt) header), TempReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(((usqInt) header)));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperandoperand(MoveRMwr, TempReg, 0, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(0));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(MoveCqR, (header) >> 32, TempReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral((header) >> 32));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperandoperand(MoveRMwr, TempReg, 4, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(4));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction5 = genoperandoperandoperand(LoadEffectiveAddressMwrR, byteSize, ReceiverResultReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(byteSize));
	}
	/* begin MoveR:Aw: */
	address1 = freeStartAddress();
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(address1, genoperandoperand(MoveRAw, TempReg, address1));
	/* begin checkQuickConstant:forInstruction: */
	literal = getScavengeThreshold();
	anInstruction6 = genoperandoperand(CmpCqR, getScavengeThreshold(), TempReg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(literal));
	}
	/* begin JumpBelow: */
	skip = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceScheduleScavengeTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	jmpTarget(skip, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction7 = genoperandoperandoperand(MoveRMwr, ClassReg, (ClosureOuterContextIndex * BytesPerOop) + BaseHeaderSize, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction7)) {
		(anInstruction7->dependent = locateLiteral((ClosureOuterContextIndex * BytesPerOop) + BaseHeaderSize));
	}
	if (shouldAnnotateObjectReference(compiledBlock)) {
		annotateobjRef(gMoveCwR(compiledBlock, TempReg), compiledBlock);
	}
	else {
		/* begin MoveCq:R: */
		anInstruction = genoperandoperand(MoveCqR, compiledBlock, TempReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(compiledBlock));
		}
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction8 = genoperandoperandoperand(MoveRMwr, TempReg, (ClosureStartPCIndex * BytesPerOop) + BaseHeaderSize, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction8)) {
		(anInstruction8->dependent = locateLiteral((ClosureStartPCIndex * BytesPerOop) + BaseHeaderSize));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction9 = genoperandoperand(MoveCqR, (((usqInt)numArgs << 1) | 1), TempReg);
	if (usesOutOfLineLiteral(anInstruction9)) {
		(anInstruction9->dependent = locateLiteral((((usqInt)numArgs << 1) | 1)));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction10 = genoperandoperandoperand(MoveRMwr, TempReg, (ClosureNumArgsIndex * BytesPerOop) + BaseHeaderSize, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction10)) {
		(anInstruction10->dependent = locateLiteral((ClosureNumArgsIndex * BytesPerOop) + BaseHeaderSize));
	}
	return 0;
}


/*	Make sure that the object in reg is not forwarded. This routine assumes
	the object will
	never be forwarded to an immediate, as it is used to unforward literal
	variables (associations). 
	Use the fact that isForwardedObjectClassIndexPun is a power of two to save
	an instruction. */

	/* CogObjectRepresentationForSpur>>#genEnsureObjInRegNotForwarded:scratchReg: */
static sqInt NoDbgRegParms
genEnsureObjInRegNotForwardedscratchReg(sqInt reg, sqInt scratch)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *loop;
    AbstractInstruction *ok;
    sqInt quickConstant;

	assert(reg != scratch);
	/* begin Label */
	loop = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, 0, reg, scratch);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	/* begin AndCq:R: */
	quickConstant = (classIndexMask()) - (isForwardedObjectClassIndexPun());
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(AndCqR, quickConstant, scratch);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	/* begin JumpNonZero: */
	ok = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genLoadSlotsourceRegdestReg(0, reg, reg);
	/* begin Jump: */
	genoperand(Jump, ((sqInt)loop));
	jmpTarget(ok, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}

	/* CogObjectRepresentationForSpur>>#genEnsureOopInRegNotForwarded:scratchReg: */
static sqInt NoDbgRegParms
genEnsureOopInRegNotForwardedscratchReg(sqInt reg, sqInt scratch)
{
    AbstractInstruction *instruction;

	/* begin genEnsureOopInRegNotForwarded:scratchReg:jumpBackTo: */
	instruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	return genEnsureOopInRegNotForwardedscratchRegifForwarderifNotForwarder(reg, scratch, instruction, 0);
}


/*	Make sure that the oop in reg is not forwarded. 
	Use the fact that isForwardedObjectClassIndexPun is a power of two to save
	an instruction. */
/*	maybe a fixup or an instruction */
/*	maybe a fixup or an instruction */

	/* CogObjectRepresentationForSpur>>#genEnsureOopInRegNotForwarded:scratchReg:ifForwarder:ifNotForwarder: */
static sqInt NoDbgRegParms
genEnsureOopInRegNotForwardedscratchRegifForwarderifNotForwarder(sqInt reg, sqInt scratch, void *fwdJumpTarget, void *nonFwdJumpTargetOrZero)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *finished;
    AbstractInstruction *imm;
    AbstractInstruction *ok;
    sqInt quickConstant;

	assert(reg != scratch);

	/* notionally
	   self genGetClassIndexOfNonImm: reg into: scratch.
	   cogit CmpCq: objectMemory isForwardedObjectClassIndexPun R: TempReg.
	   but the following is an instruction shorter: */
	imm = genJumpImmediate(reg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, 0, reg, scratch);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	/* begin AndCq:R: */
	quickConstant = (classIndexMask()) - (isForwardedObjectClassIndexPun());
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(AndCqR, quickConstant, scratch);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	/* begin JumpNonZero: */
	ok = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genLoadSlotsourceRegdestReg(0, reg, reg);
	/* begin Jump: */
	genoperand(Jump, ((sqInt)fwdJumpTarget));
	if ((((usqInt)nonFwdJumpTargetOrZero)) == 0) {
		/* begin Label */
		finished = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		finished = nonFwdJumpTargetOrZero;
	}
	jmpTarget(imm, jmpTarget(ok, finished));
	return 0;
}


/*	Make sure that the oop in reg is not forwarded, updating the slot in
	objReg with the value.
 */

	/* CogObjectRepresentationForSpur>>#genEnsureOopInRegNotForwarded:scratchReg:updatingSlot:in: */
static sqInt NoDbgRegParms
genEnsureOopInRegNotForwardedscratchRegupdatingSlotin(sqInt reg, sqInt scratch, sqInt index, sqInt objReg)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *imm;
    AbstractInstruction *loop;
    AbstractInstruction *ok;
    sqInt quickConstant;


	/* Open-code
	   self genEnsureOopInRegNotForwarded: reg
	   scratchReg: scratch
	   updatingMw: index * objectMemory wordSize + objectMemory baseHeaderSize
	   r: objReg.
	   to avoid calling the store check unless the receiver is forwarded. */
	assert((reg != scratch)
	 && (objReg != scratch));
	/* begin Label */
	loop = genoperandoperand(Label, (labelCounter += 1), bytecodePC);

	/* notionally
	   self genGetClassIndexOfNonImm: reg into: scratch.
	   cogit CmpCq: objectMemory isForwardedObjectClassIndexPun R: TempReg.
	   but the following is an instruction shorter: */
	imm = genJumpImmediate(reg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, 0, reg, scratch);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	/* begin AndCq:R: */
	quickConstant = (classIndexMask()) - (isForwardedObjectClassIndexPun());
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(AndCqR, quickConstant, scratch);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	/* begin JumpNonZero: */
	ok = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genLoadSlotsourceRegdestReg(0, reg, reg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperandoperand(MoveRMwr, reg, (index * BytesPerWord) + BaseHeaderSize, objReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral((index * BytesPerWord) + BaseHeaderSize));
	}
	assert((reg == Arg0Reg)
	 && ((scratch == TempReg)
	 && (objReg == ReceiverResultReg)));
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceStoreCheckContextReceiverTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin Jump: */
	genoperand(Jump, ((sqInt)loop));
	jmpTarget(ok, jmpTarget(imm, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return 0;
}


/*	Do the store check. Answer the argument for the benefit of the code
	generator; ReceiverResultReg may be caller-saved and hence smashed by this
	call. Answering
	it allows the code generator to reload ReceiverResultReg cheaply.
	In Spur the only thing we leave to the run-time is adding the receiver to
	the remembered set and setting its isRemembered bit. */

	/* CogObjectRepresentationForSpur>>#generateObjectRepresentationTrampolines */
static void
generateObjectRepresentationTrampolines(void)
{
    sqInt instVarIndex;
    AbstractInstruction *jumpSC;


#  if IMMUTABILITY
	for (instVarIndex = 0; instVarIndex < NumStoreTrampolines; instVarIndex += 1) {
		ceStoreTrampolines[instVarIndex] = (genStoreTrampolineCalledinstVarIndex(trampolineNamenumArgslimit("ceStoreTrampoline", instVarIndex, NumStoreTrampolines - 2), instVarIndex));
	}
#  endif // IMMUTABILITY
	ceNewHashTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceNewHashOf, "ceNewHash", 1, ReceiverResultReg, null, null, null, /* begin emptyRegisterMask */ 0, 1, ReceiverResultReg, 0);
	ceInlineNewHashTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceNewHashOf, "ceInlineNewHash", 1, ReceiverResultReg, null, null, null, ((CallerSavedRegisterMask | ((1U << ReceiverResultReg))) - ((1U << ReceiverResultReg))), 1, ReceiverResultReg, 0);
	/* begin genStoreCheckTrampoline */
	if (CheckRememberedInTrampoline) {
		zeroOpcodeIndex();
		jumpSC = genCheckRememberedBitOfscratch(ReceiverResultReg, ABIResultReg);
		assert(((jumpSC->opcode)) == JumpNonZero);
		(jumpSC->opcode = JumpZero);
		/* begin RetN: */
		genoperand(RetN, 0);
		jmpTarget(jumpSC, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	}
	ceStoreCheckTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(remember, "ceStoreCheckTrampoline", 1, ReceiverResultReg, null, null, null, ((CallerSavedRegisterMask | ((1U << ReceiverResultReg))) - ((1U << ReceiverResultReg))), 1, (((CallerSavedRegisterMask & ((1U << ReceiverResultReg))) != 0)
		? ReceiverResultReg
		: ABIResultReg), CheckRememberedInTrampoline);
	ceStoreCheckContextReceiverTrampoline = genStoreCheckContextReceiverTrampoline();
	/* begin genTrampolineFor:called:regsToSave: */
	ceScheduleScavengeTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceScheduleScavenge, "ceScheduleScavengeTrampoline", 0, null, null, null, null, CallerSavedRegisterMask, 1, NoReg, 0);
	ceSmallActiveContextInMethodTrampoline = genActiveContextTrampolineLargeinBlockcalled(0, 0, "ceSmallMethodContext");
	ceSmallActiveContextInBlockTrampoline = genActiveContextTrampolineLargeinBlockcalled(0, InVanillaBlock, "ceSmallBlockContext");
	ceSmallActiveContextInFullBlockTrampoline = genActiveContextTrampolineLargeinBlockcalled(0, InFullBlock, "ceSmallFullBlockContext");
	ceLargeActiveContextInMethodTrampoline = genActiveContextTrampolineLargeinBlockcalled(1, 0, "ceLargeMethodContext");
	ceLargeActiveContextInBlockTrampoline = genActiveContextTrampolineLargeinBlockcalled(1, InVanillaBlock, "ceLargeBlockContext");
	ceLargeActiveContextInFullBlockTrampoline = genActiveContextTrampolineLargeinBlockcalled(1, InFullBlock, "ceLargeFullBlockContext");
	generateLowcodeObjectTrampolines();
}


/*	Create a trampoline to answer the active context that will
	answer it if a frame is already married, and create it otherwise.
	Assume numArgs is in SendNumArgsReg and ClassReg is free. */

	/* CogObjectRepresentationForSpur>>#genGetActiveContextLarge:inBlock: */
static sqInt NoDbgRegParms
genGetActiveContextLargeinBlock(sqInt isLarge, sqInt isInBlock)
{
    sqInt address;
    sqInt address1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction18;
    AbstractInstruction *anInstruction19;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction20;
    AbstractInstruction *anInstruction21;
    AbstractInstruction *anInstruction22;
    AbstractInstruction *anInstruction23;
    AbstractInstruction *anInstruction24;
    AbstractInstruction *anInstruction25;
    AbstractInstruction *anInstruction26;
    AbstractInstruction *anInstruction27;
    AbstractInstruction *anInstruction28;
    AbstractInstruction *anInstruction29;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction30;
    AbstractInstruction *anInstruction31;
    AbstractInstruction *anInstruction32;
    AbstractInstruction *anInstruction33;
    AbstractInstruction *anInstruction34;
    AbstractInstruction *anInstruction35;
    AbstractInstruction *anInstruction36;
    AbstractInstruction *anInstruction37;
    AbstractInstruction *anInstruction38;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt constant;
    AbstractInstruction *continuation;
    AbstractInstruction *exit;
    usqLong header;
    AbstractInstruction *inst;
    AbstractInstruction *jumpNeedScavenge;
    AbstractInstruction *jumpSingle;
    sqInt literal;
    sqInt literal1;
    AbstractInstruction *loopHead;
    sqInt offset;
    sqInt offset1;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt slotSize;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction7 = genoperandoperandoperand(MoveMwrR, FoxMethod, FPReg, ClassReg);
	if (usesOutOfLineLiteral(anInstruction7)) {
		(anInstruction7->dependent = locateLiteral(FoxMethod));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction8 = genoperandoperand(TstCqR, MFMethodFlagHasContextFlag, ClassReg);
	if (usesOutOfLineLiteral(anInstruction8)) {
		(anInstruction8->dependent = locateLiteral(MFMethodFlagHasContextFlag));
	}
	/* begin JumpZero: */
	jumpSingle = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction9 = genoperandoperandoperand(MoveMwrR, FoxThisContext, FPReg, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction9)) {
		(anInstruction9->dependent = locateLiteral(FoxThisContext));
	}
	/* begin RetN: */
	genoperand(RetN, 0);
	jmpTarget(jumpSingle, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction10 = genoperandoperand(OrCqR, MFMethodFlagHasContextFlag, ClassReg);
	if (usesOutOfLineLiteral(anInstruction10)) {
		(anInstruction10->dependent = locateLiteral(MFMethodFlagHasContextFlag));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction11 = genoperandoperandoperand(MoveRMwr, ClassReg, FoxMethod, FPReg);
	if (usesOutOfLineLiteral(anInstruction11)) {
		(anInstruction11->dependent = locateLiteral(FoxMethod));
	}
	switch (isInBlock) {
	case InFullBlock:
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(SubCqR, 3, ClassReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(3));
		}
		break;
	case InVanillaBlock:
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(SubCqR, 3, ClassReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(3));
		}
		/* begin checkQuickConstant:forInstruction: */
		anInstruction2 = genoperandoperandoperand(MoveM16rR, 0, ClassReg, TempReg);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(0));
		}
		/* begin SubR:R: */
		genoperandoperand(SubRR, TempReg, ClassReg);
		break;
	case 0:
		/* begin checkQuickConstant:forInstruction: */
		anInstruction3 = genoperandoperand(SubCqR, 1, ClassReg);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral(1));
		}
		break;
	default:
		error("Case not found and no otherwise clause");
	}
	slotSize = (isLarge
		? LargeContextSlots
		: SmallContextSlots);
	header = headerForSlotsformatclassIndex(slotSize, indexablePointersFormat(), ClassMethodContextCompactIndex);
	flag("endianness");
	/* begin MoveAw:R: */
	address = freeStartAddress();
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(address, genoperandoperand(MoveAwR, address, ReceiverResultReg));
	/* begin genStoreHeader:intoNewInstance:using: */
	anInstruction12 = genoperandoperand(MoveCqR, ((usqInt) header), TempReg);
	if (usesOutOfLineLiteral(anInstruction12)) {
		(anInstruction12->dependent = locateLiteral(((usqInt) header)));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction13 = genoperandoperandoperand(MoveRMwr, TempReg, 0, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction13)) {
		(anInstruction13->dependent = locateLiteral(0));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction21 = genoperandoperand(MoveCqR, (header) >> 32, TempReg);
	if (usesOutOfLineLiteral(anInstruction21)) {
		(anInstruction21->dependent = locateLiteral((header) >> 32));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction31 = genoperandoperandoperand(MoveRMwr, TempReg, 4, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction31)) {
		(anInstruction31->dependent = locateLiteral(4));
	}
	/* begin LoadEffectiveAddressMw:r:R: */
	offset = smallObjectBytesForSlots(slotSize);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction14 = genoperandoperandoperand(LoadEffectiveAddressMwrR, offset, ReceiverResultReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction14)) {
		(anInstruction14->dependent = locateLiteral(offset));
	}
	/* begin MoveR:Aw: */
	address1 = freeStartAddress();
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(address1, genoperandoperand(MoveRAw, TempReg, address1));
	/* begin checkQuickConstant:forInstruction: */
	literal1 = getScavengeThreshold();
	anInstruction15 = genoperandoperand(CmpCqR, getScavengeThreshold(), TempReg);
	if (usesOutOfLineLiteral(anInstruction15)) {
		(anInstruction15->dependent = locateLiteral(literal1));
	}
	/* begin JumpAboveOrEqual: */
	jumpNeedScavenge = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin LoadEffectiveAddressMw:r:R: */
	anInstruction16 = genoperandoperandoperand(LoadEffectiveAddressMwrR, 1, FPReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction16)) {
		(anInstruction16->dependent = locateLiteral(1));
	}
	continuation = anInstruction16;
	/* begin checkQuickConstant:forInstruction: */
	anInstruction17 = genoperandoperandoperand(MoveRMwr, TempReg, BaseHeaderSize + (SenderIndex * BytesPerOop), ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction17)) {
		(anInstruction17->dependent = locateLiteral(BaseHeaderSize + (SenderIndex * BytesPerOop)));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction18 = genoperandoperandoperand(MoveMwrR, FoxSavedFP, FPReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction18)) {
		(anInstruction18->dependent = locateLiteral(FoxSavedFP));
	}
	genSetSmallIntegerTagsIn(TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction19 = genoperandoperandoperand(MoveRMwr, TempReg, BaseHeaderSize + (InstructionPointerIndex * BytesPerOop), ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction19)) {
		(anInstruction19->dependent = locateLiteral(BaseHeaderSize + (InstructionPointerIndex * BytesPerOop)));
	}
	/* begin MoveMw:r:R: */
	offset1 = offsetof(CogMethod, methodObject);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction20 = genoperandoperandoperand(MoveMwrR, offset1, ClassReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction20)) {
		(anInstruction20->dependent = locateLiteral(offset1));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction22 = genoperandoperandoperand(MoveRMwr, TempReg, BaseHeaderSize + (MethodIndex * BytesPerWord), ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction22)) {
		(anInstruction22->dependent = locateLiteral(BaseHeaderSize + (MethodIndex * BytesPerWord)));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction23 = genoperandoperandoperand(MoveRMwr, ReceiverResultReg, FoxThisContext, FPReg);
	if (usesOutOfLineLiteral(anInstruction23)) {
		(anInstruction23->dependent = locateLiteral(FoxThisContext));
	}
	gSubRRR(SPReg, FPReg, TempReg);
	/* begin LogicalShiftRightCq:R: */
	quickConstant = 2 /* log2BytesPerWord */;
	genoperandoperand(LogicalShiftRightCqR, quickConstant, TempReg);
	/* begin SubCq:R: */
	quickConstant1 = 3;
	/* begin checkQuickConstant:forInstruction: */
	anInstruction24 = genoperandoperand(SubCqR, quickConstant1, TempReg);
	if (usesOutOfLineLiteral(anInstruction24)) {
		(anInstruction24->dependent = locateLiteral(quickConstant1));
	}
	/* begin AddR:R: */
	genoperandoperand(AddRR, SendNumArgsReg, TempReg);
	genConvertIntegerToSmallIntegerInReg(TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction25 = genoperandoperandoperand(MoveRMwr, TempReg, BaseHeaderSize + (StackPointerIndex * BytesPerOop), ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction25)) {
		(anInstruction25->dependent = locateLiteral(BaseHeaderSize + (StackPointerIndex * BytesPerOop)));
	}
	if (isInBlock > 0) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction4 = genoperandoperandoperand(LoadEffectiveAddressMwrR, 2, SendNumArgsReg, TempReg);
		if (usesOutOfLineLiteral(anInstruction4)) {
			(anInstruction4->dependent = locateLiteral(2));
		}
		/* begin MoveXwr:R:R: */
		genoperandoperandoperand(MoveXwrRR, TempReg, FPReg, TempReg);
	}
	else {
		/* begin genMoveConstant:R: */
		constant = nilObject();
		if (shouldAnnotateObjectReference(constant)) {
			annotateobjRef(gMoveCwR(constant, TempReg), constant);
		}
		else {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction38 = genoperandoperand(MoveCqR, constant, TempReg);
			if (usesOutOfLineLiteral(anInstruction38)) {
				(anInstruction38->dependent = locateLiteral(constant));
			}
		}
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction26 = genoperandoperandoperand(MoveRMwr, TempReg, BaseHeaderSize + (ClosureIndex * BytesPerOop), ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction26)) {
		(anInstruction26->dependent = locateLiteral(BaseHeaderSize + (ClosureIndex * BytesPerOop)));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction27 = genoperandoperandoperand(MoveMwrR, FoxMFReceiver, FPReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction27)) {
		(anInstruction27->dependent = locateLiteral(FoxMFReceiver));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction28 = genoperandoperandoperand(MoveRMwr, TempReg, BaseHeaderSize + (ReceiverIndex * BytesPerOop), ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction28)) {
		(anInstruction28->dependent = locateLiteral(BaseHeaderSize + (ReceiverIndex * BytesPerOop)));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction29 = genoperandoperand(MoveCqR, 1, ClassReg);
	if (usesOutOfLineLiteral(anInstruction29)) {
		(anInstruction29->dependent = locateLiteral(1));
	}
	/* begin CmpR:R: */
	assert(!((SendNumArgsReg == SPReg)));
	loopHead = genoperandoperand(CmpRR, SendNumArgsReg, ClassReg);
	/* begin JumpGreater: */
	exit = genConditionalBranchoperand(JumpGreater, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, SendNumArgsReg, TempReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, ClassReg, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction30 = genoperandoperand(AddCqR, 2, TempReg);
	if (usesOutOfLineLiteral(anInstruction30)) {
		(anInstruction30->dependent = locateLiteral(2));
	}
	/* begin MoveXwr:R:R: */
	genoperandoperandoperand(MoveXwrRR, TempReg, FPReg, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction32 = genoperandoperand(AddCqR, ReceiverIndex + (BaseHeaderSize / BytesPerWord), ClassReg);
	if (usesOutOfLineLiteral(anInstruction32)) {
		(anInstruction32->dependent = locateLiteral(ReceiverIndex + (BaseHeaderSize / BytesPerWord)));
	}
	/* begin MoveR:Xwr:R: */
	genoperandoperandoperand(MoveRXwrR, TempReg, ClassReg, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction33 = genoperandoperand(SubCqR, (ReceiverIndex + (BaseHeaderSize / BytesPerWord)) - 1, ClassReg);
	if (usesOutOfLineLiteral(anInstruction33)) {
		(anInstruction33->dependent = locateLiteral((ReceiverIndex + (BaseHeaderSize / BytesPerWord)) - 1));
	}
	/* begin Jump: */
	genoperand(Jump, ((sqInt)loopHead));
	jmpTarget(exit, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin checkQuickConstant:forInstruction: */
	literal = nilObject();
	anInstruction5 = genoperandoperand(MoveCqR, nilObject(), TempReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(literal));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction34 = genoperandoperandoperand(LoadEffectiveAddressMwrR, FoxMFReceiver, FPReg, ClassReg);
	if (usesOutOfLineLiteral(anInstruction34)) {
		(anInstruction34->dependent = locateLiteral(FoxMFReceiver));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction35 = genoperandoperand(AddCqR, (ReceiverIndex + 1) + (BaseHeaderSize / BytesPerWord), SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction35)) {
		(anInstruction35->dependent = locateLiteral((ReceiverIndex + 1) + (BaseHeaderSize / BytesPerWord)));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction36 = genoperandoperand(SubCqR, BytesPerWord, ClassReg);
	if (usesOutOfLineLiteral(anInstruction36)) {
		(anInstruction36->dependent = locateLiteral(BytesPerWord));
	}
	loopHead = anInstruction36;
	/* begin CmpR:R: */
	assert(!((ClassReg == SPReg)));
	genoperandoperand(CmpRR, ClassReg, SPReg);
	/* begin JumpAbove: */
	exit = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin MoveR:Xwr:R: */
	genoperandoperandoperand(MoveRXwrR, TempReg, SendNumArgsReg, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction37 = genoperandoperand(AddCqR, 1, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction37)) {
		(anInstruction37->dependent = locateLiteral(1));
	}
	/* begin Jump: */
	genoperand(Jump, ((sqInt)loopHead));
	jmpTarget(exit, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin RetN: */
	genoperand(RetN, 0);
	jmpTarget(jumpNeedScavenge, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin saveAndRestoreLinkRegAround: */
	inst = genoperand(PushR, LinkReg);
	CallRTregistersToBeSavedMask(ceScheduleScavengeTrampoline, ((1U << ReceiverResultReg) | (1U << SendNumArgsReg)) | (1U << ClassReg));
	genoperand(PopR, LinkReg);
	/* begin Jump: */
	genoperand(Jump, ((sqInt)continuation));
	return 0;
}


/*	Get the active context into ReceiverResultReg, creating it if necessary. */

	/* CogObjectRepresentationForSpur>>#genGetActiveContextNumArgs:large:inBlock: */
static sqInt NoDbgRegParms
genGetActiveContextNumArgslargeinBlock(sqInt numArgs, sqInt isLargeContext, sqInt isInBlock)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    sqInt routine;

	if (isLargeContext) {
		switch (isInBlock) {
		case 0:
			routine = ceLargeActiveContextInMethodTrampoline;
			break;

		case InVanillaBlock:
			routine = ceLargeActiveContextInBlockTrampoline;
			break;

		case InFullBlock:
			routine = ceLargeActiveContextInFullBlockTrampoline;
			break;

		default:
			error("Case not found and no otherwise clause");
			routine = -1;
		}
	}
	else {
		switch (isInBlock) {
		case 0:
			routine = ceSmallActiveContextInMethodTrampoline;
			break;

		case InVanillaBlock:
			routine = ceSmallActiveContextInBlockTrampoline;
			break;

		case InFullBlock:
			routine = ceSmallActiveContextInFullBlockTrampoline;
			break;

		default:
			error("Case not found and no otherwise clause");
			routine = -1;
		}
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, numArgs, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(numArgs));
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, routine);
	(abstractInstruction->annotation = IsRelativeCall);
	return 0;
}

	/* CogObjectRepresentationForSpur>>#genGetBits:ofFormatByteOf:into: */
static sqInt NoDbgRegParms
genGetBitsofFormatByteOfinto(sqInt mask, sqInt sourceReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;

	flag("endianness");
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMbrR, 3, sourceReg, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(3));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(AndCqR, mask, destReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(mask));
	}
	return 0;
}


/*	Fetch the instance's class index into destReg. */

	/* CogObjectRepresentationForSpur>>#genGetClassIndexOfNonImm:into: */
static sqInt NoDbgRegParms
genGetClassIndexOfNonImminto(sqInt sourceReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt literal;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, 0, sourceReg, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	/* begin checkQuickConstant:forInstruction: */
	literal = classIndexMask();
	anInstruction1 = genoperandoperand(AndCqR, classIndexMask(), destReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(literal));
	}
	return 0;
}


/*	Fetch the class object whose index is in instReg into destReg.
	It is non-obvious, but the Cogit assumes loading a class does not involve
	a runtime call, so do not call classAtIndex: */

	/* CogObjectRepresentationForSpur>>#genGetClassObjectOfClassIndex:into:scratchReg: */
static sqInt NoDbgRegParms
genGetClassObjectOfClassIndexintoscratchReg(sqInt instReg, sqInt destReg, sqInt scratchReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    sqInt literal1;
    sqInt offset;
    sqInt quickConstant;
    sqInt quickConstant1;

	assert(instReg != destReg);
	assert(instReg != scratchReg);
	assert(destReg != scratchReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, instReg, scratchReg);
	/* begin LogicalShiftRightCq:R: */
	quickConstant = classTableMajorIndexShift();
	genoperandoperand(LogicalShiftRightCqR, quickConstant, scratchReg);
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), scratchReg);
	assert(!(shouldAnnotateObjectReference(classTableRootObj())));
	/* begin MoveMw:r:R: */
	offset = (classTableRootObj()) + BaseHeaderSize;
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, scratchReg, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, instReg, scratchReg);
	/* begin checkQuickConstant:forInstruction: */
	literal1 = classTableMinorIndexMask();
	anInstruction3 = genoperandoperand(AndCqR, classTableMinorIndexMask(), scratchReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(literal1));
	}
	/* begin AddCq:R: */
	quickConstant1 = ((usqInt)(BaseHeaderSize)) >> (shiftForWord());
	/* begin checkQuickConstant:forInstruction: */
	anInstruction4 = genoperandoperand(AddCqR, quickConstant1, scratchReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(quickConstant1));
	}
	/* begin MoveXwr:R:R: */
	genoperandoperandoperand(MoveXwrRR, scratchReg, destReg, destReg);
	return 0;
}


/*	Fetch the instance's class into destReg. If the instance is not the
	receiver and is forwarded, follow forwarding. */

	/* CogObjectRepresentationForSpur>>#genGetClassObjectOf:into:scratchReg:mayBeAForwarder: */
static sqInt NoDbgRegParms
genGetClassObjectOfintoscratchRegmayBeAForwarder(sqInt instReg, sqInt destReg, sqInt scratchReg, sqInt mayBeForwarder)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *jumpIsImm;
    AbstractInstruction *jumpNotForwarded;
    sqInt literal;
    sqInt literal1;
    sqInt literal2;
    AbstractInstruction *loop;

	if ((instReg == destReg)
	 || ((instReg == scratchReg)
	 || (destReg == scratchReg))) {
		return BadRegisterSet;
	}
	/* begin MoveR:R: */
	loop = genoperandoperand(MoveRR, instReg, scratchReg);
	/* begin checkQuickConstant:forInstruction: */
	literal1 = tagMask();
	anInstruction2 = genoperandoperand(AndCqR, tagMask(), scratchReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(literal1));
	}
	/* begin JumpNonZero: */
	jumpIsImm = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	flag("endianness");
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperandoperand(MoveMwrR, 0, instReg, scratchReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(0));
	}
	/* begin checkQuickConstant:forInstruction: */
	literal2 = classIndexMask();
	anInstruction4 = genoperandoperand(AndCqR, classIndexMask(), scratchReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(literal2));
	}
	if (mayBeForwarder) {

		/* if it is forwarded... */
		/* begin checkQuickConstant:forInstruction: */
		literal = isForwardedObjectClassIndexPun();
		anInstruction = genoperandoperand(CmpCqR, isForwardedObjectClassIndexPun(), scratchReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(literal));
		}
		/* begin JumpNonZero: */
		jumpNotForwarded = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperandoperand(MoveMwrR, BaseHeaderSize, instReg, instReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(BaseHeaderSize));
		}
		/* begin Jump: */
		genoperand(Jump, ((sqInt)loop));
		jmpTarget(jumpNotForwarded, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	}
	jmpTarget(jumpIsImm, genoperandoperand(MoveRR, scratchReg, destReg));
	if (scratchReg == TempReg) {
		/* begin PushR: */
		genoperand(PushR, instReg);
		genGetClassObjectOfClassIndexintoscratchReg(destReg, instReg, TempReg);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, instReg, destReg);
		/* begin PopR: */
		genoperand(PopR, instReg);
	}
	else {
		genGetClassObjectOfClassIndexintoscratchReg(destReg, scratchReg, TempReg);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, scratchReg, destReg);
	}
	return 0;
}

	/* CogObjectRepresentationForSpur>>#genGetClassTagOf:into:scratchReg: */
static AbstractInstruction * NoDbgRegParms
genGetClassTagOfintoscratchReg(sqInt instReg, sqInt destReg, sqInt scratchReg)
{
	return genGetInlineCacheClassTagFromintoforEntry(instReg, destReg, 1);
}


/*	Fetch the instance's class index into destReg. */

	/* CogObjectRepresentationForSpur>>#genGetCompactClassIndexNonImmOf:into: */
static sqInt NoDbgRegParms
genGetCompactClassIndexNonImmOfinto(sqInt instReg, sqInt destReg)
{
	return genGetClassIndexOfNonImminto(instReg, destReg);
}

	/* CogObjectRepresentationForSpur>>#genGetDoubleValueOf:into: */
static sqInt NoDbgRegParms
genGetDoubleValueOfinto(sqInt srcReg, sqInt destFPReg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveM64rRd, BaseHeaderSize, srcReg, destFPReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(BaseHeaderSize));
	}
	return 0;
}


/*	Get the format field of the object in srcReg into destReg.
	srcReg may equal destReg. */

	/* CogObjectRepresentationForSpur>>#genGetFormatOf:into: */
static sqInt NoDbgRegParms
genGetFormatOfinto(sqInt srcReg, sqInt destReg)
{
	return genGetBitsofFormatByteOfinto(formatMask(), srcReg, destReg);
}


/*	Get the format of the object in sourceReg into destReg. If
	scratchRegOrNone is not NoReg, load at least the least significant 32-bits
	(64-bits in 64-bits) of the
	header word, which contains the format, into scratchRegOrNone. */

	/* CogObjectRepresentationForSpur>>#genGetFormatOf:into:leastSignificantHalfOfBaseHeaderIntoScratch: */
static sqInt NoDbgRegParms
genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(sqInt sourceReg, sqInt destReg, sqInt scratchRegOrNone)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    sqInt literal;

	if (scratchRegOrNone == NoReg) {
		flag("endianness");
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperandoperand(MoveMbrR, 3, sourceReg, destReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(3));
		}
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperandoperand(MoveMwrR, 0, sourceReg, scratchRegOrNone);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(0));
		}
		gLogicalShiftRightCqRR(formatShift(), scratchRegOrNone, destReg);
	}
	/* begin checkQuickConstant:forInstruction: */
	literal = formatMask();
	anInstruction2 = genoperandoperand(AndCqR, formatMask(), destReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(literal));
	}
	return 0;
}


/*	Get the size in word-sized slots of the object in srcReg into destReg.
	srcReg may equal destReg. */

	/* CogObjectRepresentationForSpur>>#genGetNumSlotsOf:into: */
static sqInt NoDbgRegParms
genGetNumSlotsOfinto(sqInt srcReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *jmp;
    sqInt literal;

	assert(srcReg != destReg);
	genGetRawSlotSizeOfNonImminto(srcReg, destReg);
	/* begin checkQuickConstant:forInstruction: */
	literal = numSlotsMask();
	anInstruction = genoperandoperand(CmpCqR, numSlotsMask(), destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(literal));
	}
	/* begin JumpLess: */
	jmp = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	genGetOverflowSlotsOfinto(srcReg, destReg);
	jmpTarget(jmp, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}


/*	The raw numSlots field is the most significant byte of the 64-bit header
	word. MoveMbrR zero-extends. */

	/* CogObjectRepresentationForSpur>>#genGetRawSlotSizeOfNonImm:into: */
static sqInt NoDbgRegParms
genGetRawSlotSizeOfNonImminto(sqInt sourceReg, sqInt destReg)
{
    AbstractInstruction *anInstruction1;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperandoperand(MoveMbrR, 7, sourceReg, destReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(7));
	}
	return 0;
}

	/* CogObjectRepresentationForSpur>>#genJumpImmediate: */
static AbstractInstruction * NoDbgRegParms
genJumpImmediate(sqInt aRegister)
{
    AbstractInstruction *anInstruction;
    sqInt literal;

	/* begin checkQuickConstant:forInstruction: */
	literal = tagMask();
	anInstruction = genoperandoperand(TstCqR, tagMask(), aRegister);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(literal));
	}
	/* begin JumpNonZero: */
	return genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
}

	/* CogObjectRepresentationForSpur>>#genJumpImmutable:scratchReg: */
#if IMMUTABILITY
static AbstractInstruction * NoDbgRegParms
genJumpImmutablescratchReg(sqInt sourceReg, sqInt scratchReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt literal;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, 0, sourceReg, scratchReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	/* begin genJumpBaseHeaderImmutable: */
	literal = immutableBitMask();
	anInstruction1 = genoperandoperand(TstCqR, immutableBitMask(), scratchReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(literal));
	}
	/* begin JumpNonZero: */
	return genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
}
#endif /* IMMUTABILITY */

	/* CogObjectRepresentationForSpur>>#genJumpMutable:scratchReg: */
#if IMMUTABILITY
static AbstractInstruction * NoDbgRegParms
genJumpMutablescratchReg(sqInt sourceReg, sqInt scratchReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt literal;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, 0, sourceReg, scratchReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	/* begin genJumpBaseHeaderMutable: */
	literal = immutableBitMask();
	anInstruction1 = genoperandoperand(TstCqR, immutableBitMask(), scratchReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(literal));
	}
	/* begin JumpZero: */
	return genConditionalBranchoperand(JumpZero, ((sqInt)0));
}
#endif /* IMMUTABILITY */

	/* CogObjectRepresentationForSpur>>#genJumpNotCharacterInScratchReg: */
static AbstractInstruction * NoDbgRegParms
genJumpNotCharacterInScratchReg(sqInt reg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt literal;
    sqInt literal1;

	/* begin checkQuickConstant:forInstruction: */
	literal = tagMask();
	anInstruction = genoperandoperand(AndCqR, tagMask(), reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(literal));
	}
	/* begin checkQuickConstant:forInstruction: */
	literal1 = characterTag();
	anInstruction1 = genoperandoperand(CmpCqR, characterTag(), reg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(literal1));
	}
	/* begin JumpNonZero: */
	return genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
}

	/* CogObjectRepresentationForSpur>>#genLcFirstFieldPointer: */
static void NoDbgRegParms
genLcFirstFieldPointer(sqInt objectReg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AddCqR, 8, objectReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(8));
	}
	ssPushNativeRegister(objectReg);
}


/*	TODO: Retrieve the number of fixed fields. */

	/* CogObjectRepresentationForSpur>>#genLcFirstIndexableFieldPointer: */
static void NoDbgRegParms
genLcFirstIndexableFieldPointer(sqInt objectReg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AddCqR, 8, objectReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(8));
	}
	ssPushNativeRegister(objectReg);
}


/*	Check for integer */

	/* CogObjectRepresentationForSpur>>#genLcIsBytes:to: */
static void NoDbgRegParms
genLcIsBytesto(sqInt objectReg, sqInt valueReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *cont;
    AbstractInstruction *falseTarget;
    AbstractInstruction *isCompiledMethod;
    AbstractInstruction *isImmediate;
    AbstractInstruction *isNotBytes;
    sqInt literal;
    sqInt literal1;
    sqInt literal2;

	/* begin MoveR:R: */
	genoperandoperand(MoveRR, objectReg, valueReg);
	/* begin checkQuickConstant:forInstruction: */
	literal = tagMask();
	anInstruction = genoperandoperand(AndCqR, tagMask(), valueReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(literal));
	}
	/* begin JumpNonZero: */
	isImmediate = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genGetFormatOfinto(objectReg, valueReg);
	/* begin checkQuickConstant:forInstruction: */
	literal1 = firstByteFormat();
	anInstruction1 = genoperandoperand(CmpCqR, firstByteFormat(), valueReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(literal1));
	}
	/* begin JumpLess: */
	isNotBytes = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal2 = firstCompiledMethodFormat();
	anInstruction2 = genoperandoperand(CmpCqR, firstCompiledMethodFormat(), valueReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(literal2));
	}
	/* begin JumpGreaterOrEqual: */
	isCompiledMethod = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperand(MoveCqR, 1, valueReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(1));
	}
	/* begin Jump: */
	cont = genoperand(Jump, ((sqInt)0));
	/* begin Label */
	falseTarget = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	jmpTarget(isImmediate, falseTarget);
	jmpTarget(isNotBytes, falseTarget);
	jmpTarget(isCompiledMethod, falseTarget);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction4 = genoperandoperand(MoveCqR, 0, valueReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(0));
	}
	jmpTarget(cont, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	ssPushNativeRegister(valueReg);
}


/*	TODO: Implement this one */

	/* CogObjectRepresentationForSpur>>#genLcIsFloatObject:to: */
static void NoDbgRegParms
genLcIsFloatObjectto(sqInt objectReg, sqInt valueReg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, 1, valueReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
	ssPushNativeRegister(valueReg);
}


/*	TODO: Implement this one */

	/* CogObjectRepresentationForSpur>>#genLcIsIndexable:to: */
static void NoDbgRegParms
genLcIsIndexableto(sqInt objectReg, sqInt valueReg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, 1, valueReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
	ssPushNativeRegister(valueReg);
}


/*	Check for the immediate case */

	/* CogObjectRepresentationForSpur>>#genLcIsIntegerObject:to: */
static void NoDbgRegParms
genLcIsIntegerObjectto(sqInt objectReg, sqInt valueReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *cont;
    AbstractInstruction *falseResult;
    AbstractInstruction *isImmediate;
    AbstractInstruction *isLargeNegativeInteger;
    AbstractInstruction *isLargePositiveInteger;
    sqInt literal;
    AbstractInstruction *trueResult;

	/* begin MoveR:R: */
	genoperandoperand(MoveRR, objectReg, valueReg);
	/* begin checkQuickConstant:forInstruction: */
	literal = smallIntegerTag();
	anInstruction = genoperandoperand(AndCqR, smallIntegerTag(), valueReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(literal));
	}
	/* begin JumpNonZero: */
	isImmediate = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genGetClassIndexOfNonImminto(objectReg, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(CmpCqR, ClassLargePositiveInteger, TempReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(ClassLargePositiveInteger));
	}
	/* begin JumpNonZero: */
	isLargePositiveInteger = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(CmpCqR, ClassLargeNegativeInteger, TempReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(ClassLargeNegativeInteger));
	}
	/* begin JumpNonZero: */
	isLargeNegativeInteger = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin XorR:R: */
	genoperandoperand(XorRR, valueReg, valueReg);
	/* begin Jump: */
	falseResult = genoperand(Jump, ((sqInt)0));
	/* begin Label */
	trueResult = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	jmpTarget(isLargePositiveInteger, trueResult);
	jmpTarget(isLargeNegativeInteger, trueResult);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperand(MoveCqR, 1, valueReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(1));
	}
	/* begin Label */
	cont = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	jmpTarget(falseResult, cont);
	jmpTarget(isImmediate, cont);
	ssPushNativeRegister(valueReg);
}


/*	Check for immediate */

	/* CogObjectRepresentationForSpur>>#genLcIsPointers:to: */
static void NoDbgRegParms
genLcIsPointersto(sqInt objectReg, sqInt valueReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *cont;
    AbstractInstruction *falseTarget;
    AbstractInstruction *isImmediate;
    AbstractInstruction *isNotPointers;
    sqInt literal;

	/* begin MoveR:R: */
	genoperandoperand(MoveRR, objectReg, valueReg);
	/* begin checkQuickConstant:forInstruction: */
	literal = tagMask();
	anInstruction = genoperandoperand(AndCqR, tagMask(), valueReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(literal));
	}
	/* begin JumpNonZero: */
	isImmediate = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genGetFormatOfinto(objectReg, valueReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(CmpCqR, 9, valueReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(9));
	}
	/* begin JumpGreaterOrEqual: */
	isNotPointers = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(MoveCqR, 1, valueReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(1));
	}
	/* begin Jump: */
	cont = genoperand(Jump, ((sqInt)0));
	/* begin Label */
	falseTarget = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	jmpTarget(isImmediate, falseTarget);
	jmpTarget(isNotPointers, falseTarget);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperand(MoveCqR, 0, valueReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(0));
	}
	jmpTarget(cont, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	ssPushNativeRegister(valueReg);
}


/*	Check for immediate */

	/* CogObjectRepresentationForSpur>>#genLcIsWordsOrBytes:to: */
static void NoDbgRegParms
genLcIsWordsOrBytesto(sqInt objectReg, sqInt valueReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *cont;
    AbstractInstruction *falseTarget;
    AbstractInstruction *isCompiledMethod;
    AbstractInstruction *isImmediate;
    AbstractInstruction *isNotBits;
    sqInt literal;

	/* begin MoveR:R: */
	genoperandoperand(MoveRR, objectReg, valueReg);
	/* begin checkQuickConstant:forInstruction: */
	literal = tagMask();
	anInstruction = genoperandoperand(AndCqR, tagMask(), valueReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(literal));
	}
	/* begin JumpNonZero: */
	isImmediate = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genGetFormatOfinto(objectReg, valueReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(CmpCqR, 9, valueReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(9));
	}
	/* begin JumpLess: */
	isNotBits = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(CmpCqR, 24, valueReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(24));
	}
	/* begin JumpGreaterOrEqual: */
	isCompiledMethod = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperand(MoveCqR, 1, valueReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(1));
	}
	/* begin Jump: */
	cont = genoperand(Jump, ((sqInt)0));
	/* begin Label */
	falseTarget = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	jmpTarget(isImmediate, falseTarget);
	jmpTarget(isNotBits, falseTarget);
	jmpTarget(isCompiledMethod, falseTarget);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction4 = genoperandoperand(MoveCqR, 0, valueReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(0));
	}
	jmpTarget(cont, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	ssPushNativeRegister(valueReg);
}


/*	Check for immediate */

	/* CogObjectRepresentationForSpur>>#genLcIsWords:to: */
static void NoDbgRegParms
genLcIsWordsto(sqInt objectReg, sqInt valueReg)
{
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *cont;
    AbstractInstruction *falseTarget;
    AbstractInstruction *isImmediate;
    AbstractInstruction *isNotWords;
    sqInt literal2;
    sqInt literal3;

	isNotWords = ((AbstractInstruction *) 0);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, objectReg, valueReg);
	/* begin checkQuickConstant:forInstruction: */
	literal3 = tagMask();
	anInstruction3 = genoperandoperand(AndCqR, tagMask(), valueReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(literal3));
	}
	/* begin JumpNonZero: */
	isImmediate = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genGetFormatOfinto(objectReg, valueReg);
	/* begin checkQuickConstant:forInstruction: */
	literal2 = firstLongFormat();
	anInstruction2 = genoperandoperand(CmpCqR, firstLongFormat(), valueReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(literal2));
	}
	/* begin JumpNonZero: */
	isNotWords = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction4 = genoperandoperand(MoveCqR, 1, valueReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(1));
	}
	/* begin Jump: */
	cont = genoperand(Jump, ((sqInt)0));
	/* begin Label */
	falseTarget = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	jmpTarget(isImmediate, falseTarget);
	jmpTarget(isNotWords, falseTarget);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction5 = genoperandoperand(MoveCqR, 0, valueReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(0));
	}
	jmpTarget(cont, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	ssPushNativeRegister(valueReg);
}

	/* CogObjectRepresentationForSpur>>#genLcLoadObject:at: */
static void NoDbgRegParms
genLcLoadObjectat(sqInt object, sqInt fieldIndex)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AddCqR, 8, object);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(8));
	}
	/* begin MoveXwr:R:R: */
	genoperandoperandoperand(MoveXwrRR, fieldIndex, object, object);
	ssPushRegister(object);
}

	/* CogObjectRepresentationForSpur>>#genLcLoadObject:field: */
static void NoDbgRegParms
genLcLoadObjectfield(sqInt object, sqInt fieldIndex)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, BaseHeaderSize + (BytesPerOop * fieldIndex), object, object);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(BaseHeaderSize + (BytesPerOop * fieldIndex)));
	}
	ssPushRegister(object);
}

	/* CogObjectRepresentationForSpur>>#genLcStore:object:at: */
static void NoDbgRegParms
genLcStoreobjectat(sqInt value, sqInt object, sqInt fieldIndex)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AddCqR, 8, object);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(8));
	}
	/* begin MoveR:Xwr:R: */
	genoperandoperandoperand(MoveRXwrR, value, fieldIndex, object);
}

	/* CogObjectRepresentationForSpur>>#genLcStore:object:field: */
static void NoDbgRegParms
genLcStoreobjectfield(sqInt value, sqInt object, sqInt fieldIndex)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveRMwr, value, BaseHeaderSize + (fieldIndex * BytesPerOop), object);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(BaseHeaderSize + (fieldIndex * BytesPerOop)));
	}
}


/*	Generate a call to code that allocates a new Array of size.
	The Array should be initialized with nils iff initialize is true.
	The size arg is passed in SendNumArgsReg, the result
	must come back in ReceiverResultReg. */

	/* CogObjectRepresentationForSpur>>#genNewArrayOfSize:initialized: */
static sqInt NoDbgRegParms
genNewArrayOfSizeinitialized(sqInt size, sqInt initialize)
{
    AbstractInstruction *abstractInstruction;
    sqInt address;
    sqInt address1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    usqLong header;
    sqInt i;
    sqInt literal;
    sqInt offset;
    sqInt quickConstant;
    AbstractInstruction *skip;

	assert(size < (numSlotsMask()));
	header = headerForSlotsformatclassIndex(size, arrayFormat(), ClassArrayCompactIndex);
	/* begin MoveAw:R: */
	address = freeStartAddress();
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(address, genoperandoperand(MoveAwR, address, ReceiverResultReg));
	/* begin genStoreHeader:intoNewInstance:using: */
	anInstruction4 = genoperandoperand(MoveCqR, ((usqInt) header), TempReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(((usqInt) header)));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction11 = genoperandoperandoperand(MoveRMwr, TempReg, 0, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction11)) {
		(anInstruction11->dependent = locateLiteral(0));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(MoveCqR, (header) >> 32, TempReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral((header) >> 32));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperandoperand(MoveRMwr, TempReg, 4, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(4));
	}
	if (initialize
	 && (size > 0)) {
		if (shouldAnnotateObjectReference(nilObject())) {
			annotateobjRef(gMoveCwR(nilObject(), TempReg), nilObject());
		}
		else {
			/* begin MoveCq:R: */
			quickConstant = nilObject();
			/* begin checkQuickConstant:forInstruction: */
			anInstruction = genoperandoperand(MoveCqR, quickConstant, TempReg);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(quickConstant));
			}
		}
		for (i = 0; i < size; i += 1) {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction1 = genoperandoperandoperand(MoveRMwr, TempReg, (i * BytesPerWord) + BaseHeaderSize, ReceiverResultReg);
			if (usesOutOfLineLiteral(anInstruction1)) {
				(anInstruction1->dependent = locateLiteral((i * BytesPerWord) + BaseHeaderSize));
			}
		}
	}
	/* begin LoadEffectiveAddressMw:r:R: */
	offset = smallObjectBytesForSlots(size);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction5 = genoperandoperandoperand(LoadEffectiveAddressMwrR, offset, ReceiverResultReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(offset));
	}
	/* begin MoveR:Aw: */
	address1 = freeStartAddress();
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(address1, genoperandoperand(MoveRAw, TempReg, address1));
	/* begin checkQuickConstant:forInstruction: */
	literal = getScavengeThreshold();
	anInstruction6 = genoperandoperand(CmpCqR, getScavengeThreshold(), TempReg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(literal));
	}
	/* begin JumpBelow: */
	skip = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceScheduleScavengeTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	jmpTarget(skip, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}


/*	Create a closure with the given startpc, numArgs and numCopied
	within a context with ctxtNumArgs, large if isLargeCtxt that is in a
	block if isInBlock. Do /not/ initialize the copied values. */

	/* CogObjectRepresentationForSpur>>#genNoPopCreateClosureAt:numArgs:numCopied:contextNumArgs:large:inBlock: */
static sqInt NoDbgRegParms
genNoPopCreateClosureAtnumArgsnumCopiedcontextNumArgslargeinBlock(sqInt bcpc, sqInt numArgs, sqInt numCopied, sqInt ctxtNumArgs, sqInt isLargeCtxt, sqInt isInBlock)
{
    AbstractInstruction *abstractInstruction;
    sqInt address;
    sqInt address1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    usqInt byteSize;
    usqLong header;
    sqInt literal;
    sqInt numSlots;
    AbstractInstruction *skip;


	/* First get thisContext into ReceiverResultRega and thence in ClassReg. */
	genGetActiveContextNumArgslargeinBlock(ctxtNumArgs, isLargeCtxt, isInBlock);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, ClassReg);
	numSlots = ClosureFirstCopiedValueIndex + numCopied;
	byteSize = smallObjectBytesForSlots(numSlots);
	header = headerForSlotsformatclassIndex(numSlots, indexablePointersFormat(), ClassBlockClosureCompactIndex);
	/* begin MoveAw:R: */
	address = freeStartAddress();
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(address, genoperandoperand(MoveAwR, address, ReceiverResultReg));
	/* begin genStoreHeader:intoNewInstance:using: */
	anInstruction = genoperandoperand(MoveCqR, ((usqInt) header), TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(((usqInt) header)));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperandoperand(MoveRMwr, TempReg, 0, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(0));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(MoveCqR, (header) >> 32, TempReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral((header) >> 32));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperandoperand(MoveRMwr, TempReg, 4, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(4));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction4 = genoperandoperandoperand(LoadEffectiveAddressMwrR, byteSize, ReceiverResultReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(byteSize));
	}
	/* begin MoveR:Aw: */
	address1 = freeStartAddress();
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(address1, genoperandoperand(MoveRAw, TempReg, address1));
	/* begin checkQuickConstant:forInstruction: */
	literal = getScavengeThreshold();
	anInstruction5 = genoperandoperand(CmpCqR, getScavengeThreshold(), TempReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(literal));
	}
	/* begin JumpBelow: */
	skip = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceScheduleScavengeTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	jmpTarget(skip, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction6 = genoperandoperandoperand(MoveRMwr, ClassReg, (ClosureOuterContextIndex * BytesPerOop) + BaseHeaderSize, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral((ClosureOuterContextIndex * BytesPerOop) + BaseHeaderSize));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction7 = genoperandoperand(MoveCqR, (((usqInt)bcpc << 1) | 1), TempReg);
	if (usesOutOfLineLiteral(anInstruction7)) {
		(anInstruction7->dependent = locateLiteral((((usqInt)bcpc << 1) | 1)));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction8 = genoperandoperandoperand(MoveRMwr, TempReg, (ClosureStartPCIndex * BytesPerOop) + BaseHeaderSize, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction8)) {
		(anInstruction8->dependent = locateLiteral((ClosureStartPCIndex * BytesPerOop) + BaseHeaderSize));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction9 = genoperandoperand(MoveCqR, (((usqInt)numArgs << 1) | 1), TempReg);
	if (usesOutOfLineLiteral(anInstruction9)) {
		(anInstruction9->dependent = locateLiteral((((usqInt)numArgs << 1) | 1)));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction10 = genoperandoperandoperand(MoveRMwr, TempReg, (ClosureNumArgsIndex * BytesPerOop) + BaseHeaderSize, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction10)) {
		(anInstruction10->dependent = locateLiteral((ClosureNumArgsIndex * BytesPerOop) + BaseHeaderSize));
	}
	return 0;
}

	/* CogObjectRepresentationForSpur>>#genPrimitiveAsCharacter */
static sqInt
genPrimitiveAsCharacter(void)
{
    AbstractInstruction *jumpNotInt;
    AbstractInstruction *jumpOutOfRange;
    sqInt reg;

	jumpNotInt = ((AbstractInstruction *) 0);
	if (methodOrBlockNumArgs == 0) {
		reg = ReceiverResultReg;
	}
	else {
		if (methodOrBlockNumArgs > 1) {
			return UnimplementedPrimitive;
		}
		reg = Arg0Reg;
		/* begin genLoadArgAtDepth:into: */
		assert(0 < (numRegArgs()));
		/* begin genJumpNotSmallInteger:scratchReg: */
		jumpNotInt = genJumpNotSmallInteger(reg);
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, reg, TempReg);
	genConvertSmallIntegerToIntegerInReg(TempReg);
	jumpOutOfRange = jumpNotCharacterUnsignedValueInRegister(TempReg);
	genConvertSmallIntegerToCharacterInReg(reg);
	if (reg != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, reg, ReceiverResultReg);
	}
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpOutOfRange, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	if (reg != ReceiverResultReg) {
		jmpTarget(jumpNotInt, ((AbstractInstruction *) (((jumpOutOfRange->operands))[0])));
	}
	return CompletePrimitive;
}


/*	Generate primitive 60, at: with unsigned access for pure bits classes. */

	/* CogObjectRepresentationForSpur>>#genPrimitiveAt */
static sqInt
genPrimitiveAt(void)
{
	return genPrimitiveAtSigned(0);
}

	/* CogObjectRepresentationForSpur>>#genPrimitiveIdenticalOrNotIf: */
static sqInt NoDbgRegParms
genPrimitiveIdenticalOrNotIf(sqInt orNot)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *comp;
    sqInt constant;
    sqInt constant1;
    AbstractInstruction *jumpCmp;

	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	comp = genoperandoperand(CmpRR, Arg0Reg, ReceiverResultReg);
	if (orNot) {
		/* begin JumpZero: */
		jumpCmp = genConditionalBranchoperand(JumpZero, ((sqInt)0));
		/* begin genEnsureOopInRegNotForwarded:scratchReg:jumpBackTo: */
		genEnsureOopInRegNotForwardedscratchRegifForwarderifNotForwarder(Arg0Reg, TempReg, comp, 0);
	}
	else {
		/* begin JumpNonZero: */
		jumpCmp = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	}
	/* begin genMoveConstant:R: */
	constant = trueObject();
	if (shouldAnnotateObjectReference(constant)) {
		annotateobjRef(gMoveCwR(constant, ReceiverResultReg), constant);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, constant, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(constant));
		}
	}
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpCmp, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	if (!orNot) {
		/* begin genEnsureOopInRegNotForwarded:scratchReg:jumpBackTo: */
		genEnsureOopInRegNotForwardedscratchRegifForwarderifNotForwarder(Arg0Reg, TempReg, comp, 0);
	}
	/* begin genMoveConstant:R: */
	constant1 = falseObject();
	if (shouldAnnotateObjectReference(constant1)) {
		annotateobjRef(gMoveCwR(constant1, ReceiverResultReg), constant1);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(MoveCqR, constant1, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(constant1));
		}
	}
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	return UnfailingPrimitive;
}


/*	Generate primitive 164, at: with signed access for pure bits classes. */

	/* CogObjectRepresentationForSpur>>#genPrimitiveIntegerAt */
static sqInt
genPrimitiveIntegerAt(void)
{
	return genPrimitiveAtSigned(1);
}


/*	Generate primitive 165, at:put: with signed access for pure bits classes. */

	/* CogObjectRepresentationForSpur>>#genPrimitiveIntegerAtPut */
static sqInt
genPrimitiveIntegerAtPut(void)
{
	return genPrimitiveAtPutSigned(1);
}


/*	<returnTypeC: #'AbstractInstruction *'> */

	/* CogObjectRepresentationForSpur>>#genPrimitiveMakePoint */
static sqInt
genPrimitiveMakePoint(void)
{
    sqInt address;
    sqInt address1;
    sqInt allocSize;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *jumpFail;
    sqInt literal;
    usqLong newPointHeader;
    sqInt resultReg;
    sqInt scratchReg;

	resultReg = ClassReg;

	/* <var: #jumpFail type: #'AbstractInstruction *'> */
	scratchReg = SendNumArgsReg;
	allocSize = BaseHeaderSize + (BytesPerWord * 2);
	newPointHeader = headerForSlotsformatclassIndex(2, nonIndexablePointerFormat(), ClassPointCompactIndex);
	/* begin MoveAw:R: */
	address = freeStartAddress();
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(address, genoperandoperand(MoveAwR, address, resultReg));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(LoadEffectiveAddressMwrR, allocSize, resultReg, scratchReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(allocSize));
	}
	/* begin checkQuickConstant:forInstruction: */
	literal = getScavengeThreshold();
	anInstruction1 = genoperandoperand(CmpCqR, getScavengeThreshold(), scratchReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(literal));
	}
	/* begin JumpAboveOrEqual: */
	jumpFail = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin MoveR:Aw: */
	address1 = freeStartAddress();
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(address1, genoperandoperand(MoveRAw, scratchReg, address1));
	/* begin genStoreHeader:intoNewInstance:using: */
	anInstruction4 = genoperandoperand(MoveCqR, ((usqInt) newPointHeader), scratchReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(((usqInt) newPointHeader)));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction11 = genoperandoperandoperand(MoveRMwr, scratchReg, 0, resultReg);
	if (usesOutOfLineLiteral(anInstruction11)) {
		(anInstruction11->dependent = locateLiteral(0));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(MoveCqR, (newPointHeader) >> 32, scratchReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral((newPointHeader) >> 32));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperandoperand(MoveRMwr, scratchReg, 4, resultReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(4));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction5 = genoperandoperandoperand(MoveRMwr, ReceiverResultReg, BaseHeaderSize, resultReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction6 = genoperandoperandoperand(MoveRMwr, Arg0Reg, BaseHeaderSize + BytesPerWord, resultReg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(BaseHeaderSize + BytesPerWord));
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, resultReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpFail, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}

	/* CogObjectRepresentationForSpur>>#genPrimitiveObjectAt */
static sqInt
genPrimitiveObjectAt(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    sqInt headerReg;
    AbstractInstruction *jumpBadIndex;
    AbstractInstruction *jumpBounds;
    AbstractInstruction *jumpNotHeaderIndex;
    sqInt quickConstant;
    sqInt quickConstant1;

	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpBadIndex = genJumpNotSmallInteger(Arg0Reg);
	genGetMethodHeaderOfintoscratch(ReceiverResultReg, (headerReg = Arg1Reg), TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(CmpCqR, (((usqInt)1 << 1) | 1), Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral((((usqInt)1 << 1) | 1)));
	}
	/* begin JumpNonZero: */
	jumpNotHeaderIndex = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, headerReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNotHeaderIndex, gAndCqR((((usqInt)(alternateHeaderNumLiteralsMask()) << 1) | 1), headerReg));
	/* begin SubCq:R: */
	quickConstant = ((((usqInt)1 << 1) | 1)) - (smallIntegerTag());
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(SubCqR, quickConstant, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	/* begin CmpR:R: */
	assert(!((headerReg == SPReg)));
	genoperandoperand(CmpRR, headerReg, Arg0Reg);
	/* begin JumpAbove: */
	jumpBounds = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	genConvertSmallIntegerToIntegerInReg(Arg0Reg);
	/* begin AddCq:R: */
	quickConstant1 = ((usqInt)(BaseHeaderSize)) >> (shiftForWord());
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(AddCqR, quickConstant1, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(quickConstant1));
	}
	/* begin MoveXwr:R:R: */
	genoperandoperandoperand(MoveXwrRR, Arg0Reg, ReceiverResultReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpBounds, gAddCqR(((((usqInt)1 << 1) | 1)) - (smallIntegerTag()), Arg0Reg));
	jmpTarget(jumpBadIndex, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return CompletePrimitive;
}


/*	c.f. StackInterpreter>>stSizeOf: lengthOf:baseHeader:format:
	fixedFieldsOf:format:length: 
 */

	/* CogObjectRepresentationForSpur>>#genPrimitiveSize */
static sqInt
genPrimitiveSize(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    AbstractInstruction *jump32BitLongsDone;
    AbstractInstruction *jump64BitLongsDone;
    AbstractInstruction *jumpArrayDone;
    AbstractInstruction *jumpBytesDone;
    AbstractInstruction *jumpHasFixedFields;
    AbstractInstruction *jumpImm;
    AbstractInstruction *jumpIs64BitLongs;
    AbstractInstruction *jumpIsBytes;
    AbstractInstruction *jumpIsContext;
    AbstractInstruction *jumpIsContext1;
    AbstractInstruction *jumpIsShorts;
    AbstractInstruction *jumpNotIndexable;
    AbstractInstruction *jumpNotIndexable1;
    AbstractInstruction *jumpShortsDone;
    sqInt literal;
    sqInt literal1;
    sqInt literal2;
    sqInt literal3;
    sqInt literal4;
    sqInt literal5;
    sqInt literal6;

	jumpImm = genJumpImmediate(ReceiverResultReg);
	/* begin genGetSizeOf:into:formatReg:scratchReg:abortJumpsInto: */
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, SendNumArgsReg, TempReg);
	genGetNumSlotsOfinto(ReceiverResultReg, ClassReg);
	/* begin checkQuickConstant:forInstruction: */
	literal = firstByteFormat();
	anInstruction = genoperandoperand(CmpCqR, firstByteFormat(), SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(literal));
	}
	/* begin JumpGreaterOrEqual: */
	jumpIsBytes = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal1 = arrayFormat();
	anInstruction1 = genoperandoperand(CmpCqR, arrayFormat(), SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(literal1));
	}
	/* begin JumpZero: */
	jumpArrayDone = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin JumpLess: */
	jumpNotIndexable1 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal2 = weakArrayFormat();
	anInstruction2 = genoperandoperand(CmpCqR, weakArrayFormat(), SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(literal2));
	}
	/* begin JumpLessOrEqual: */
	jumpHasFixedFields = genConditionalBranchoperand(JumpLessOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal3 = firstShortFormat();
	anInstruction3 = genoperandoperand(CmpCqR, firstShortFormat(), SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(literal3));
	}
	/* begin JumpGreaterOrEqual: */
	jumpIsShorts = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal4 = firstLongFormat();
	anInstruction4 = genoperandoperand(CmpCqR, firstLongFormat(), SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(literal4));
	}
	/* begin JumpGreaterOrEqual: */
	jump32BitLongsDone = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal5 = sixtyFourBitIndexableFormat();
	anInstruction5 = genoperandoperand(CmpCqR, sixtyFourBitIndexableFormat(), SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(literal5));
	}
	/* begin JumpZero: */
	jumpIs64BitLongs = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	jmpTarget(jumpNotIndexable1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin Jump: */
	jumpNotIndexable1 = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpIsBytes, genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), ClassReg));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction6 = genoperandoperand(AndCqR, BytesPerWord - 1, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(BytesPerWord - 1));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, SendNumArgsReg, ClassReg);
	/* begin Jump: */
	jumpBytesDone = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpIsShorts, gLogicalShiftLeftCqR((shiftForWord()) - 1, ClassReg));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction7 = genoperandoperand(AndCqR, 1, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction7)) {
		(anInstruction7->dependent = locateLiteral(1));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, SendNumArgsReg, ClassReg);
	/* begin Jump: */
	jumpShortsDone = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpIs64BitLongs, genoperandoperand(LogicalShiftRightCqR, 1, ClassReg));
	/* begin Jump: */
	jump64BitLongsDone = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpHasFixedFields, checkQuickConstantforInstruction(classIndexMask(), genoperandoperand(AndCqR, classIndexMask(), TempReg)));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, SendNumArgsReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction8 = genoperandoperand(CmpCqR, ClassMethodContextCompactIndex, TempReg);
	if (usesOutOfLineLiteral(anInstruction8)) {
		(anInstruction8->dependent = locateLiteral(ClassMethodContextCompactIndex));
	}
	/* begin JumpZero: */
	jumpIsContext1 = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin PushR: */
	genoperand(PushR, ClassReg);
	genGetClassObjectOfClassIndexintoscratchReg(SendNumArgsReg, ClassReg, TempReg);
	genLoadSlotsourceRegdestReg(InstanceSpecificationIndex, ClassReg, SendNumArgsReg);
	genConvertSmallIntegerToIntegerInReg(SendNumArgsReg);
	/* begin PopR: */
	genoperand(PopR, ClassReg);
	/* begin checkQuickConstant:forInstruction: */
	literal6 = fixedFieldsOfClassFormatMask();
	anInstruction9 = genoperandoperand(AndCqR, fixedFieldsOfClassFormatMask(), SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction9)) {
		(anInstruction9->dependent = locateLiteral(literal6));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, SendNumArgsReg, ClassReg);
	jmpTarget(jumpArrayDone, jmpTarget(jump64BitLongsDone, jmpTarget(jump32BitLongsDone, jmpTarget(jumpShortsDone, jmpTarget(jumpBytesDone, genoperandoperand(Label, (labelCounter += 1), bytecodePC))))));
	jumpNotIndexable = jumpNotIndexable1;
	jumpIsContext = jumpIsContext1;
	genConvertIntegerInRegtoSmallIntegerInReg(ClassReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpImm, jmpTarget(jumpNotIndexable, jmpTarget(jumpIsContext, genoperandoperand(Label, (labelCounter += 1), bytecodePC))));
	return CompletePrimitive;
}


/*	primitiveCompareWith: */

	/* CogObjectRepresentationForSpur>>#genPrimitiveStringCompareWith */
static sqInt
genPrimitiveStringCompareWith(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *instr;
    AbstractInstruction *jump;
    AbstractInstruction *jumpAbove;
    AbstractInstruction *jumpIncorrectFormat1;
    AbstractInstruction *jumpIncorrectFormat2;
    AbstractInstruction *jumpIncorrectFormat3;
    AbstractInstruction *jumpIncorrectFormat4;
    AbstractInstruction *jumpMidFailure;
    AbstractInstruction *jumpSuccess;
    sqInt literal;
    sqInt literal1;
    sqInt literal2;
    sqInt literal3;
    sqInt minSizeReg;
    sqInt string1CharOrByteSizeReg;
    sqInt string1Reg;
    sqInt string2CharOrByteSizeReg;
    sqInt string2Reg;


	/* I redefine those name to ease program comprehension */
	string1Reg = ReceiverResultReg;
	string2Reg = Arg0Reg;
	string1CharOrByteSizeReg = Arg1Reg;
	string2CharOrByteSizeReg = ClassReg;

	/* Load arguments in reg */
	minSizeReg = SendNumArgsReg;
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	genGetFormatOfinto(string1Reg, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	literal = firstByteFormat();
	anInstruction = genoperandoperand(CmpCqR, firstByteFormat(), TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(literal));
	}
	/* begin JumpLess: */
	jumpIncorrectFormat1 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal1 = firstCompiledMethodFormat();
	anInstruction1 = genoperandoperand(CmpCqR, firstCompiledMethodFormat(), TempReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(literal1));
	}
	/* begin JumpAboveOrEqual: */
	jumpIncorrectFormat2 = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	genGetNumSlotsOfinto(string1Reg, string1CharOrByteSizeReg);
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), string1CharOrByteSizeReg);
	gAndCqRR(BytesPerWord - 1, TempReg, TempReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, TempReg, string1CharOrByteSizeReg);
	genGetFormatOfinto(string2Reg, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	literal2 = firstByteFormat();
	anInstruction2 = genoperandoperand(CmpCqR, firstByteFormat(), TempReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(literal2));
	}
	/* begin JumpLess: */
	jumpIncorrectFormat3 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal3 = firstCompiledMethodFormat();
	anInstruction3 = genoperandoperand(CmpCqR, firstCompiledMethodFormat(), TempReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(literal3));
	}
	/* begin JumpAboveOrEqual: */
	jumpIncorrectFormat4 = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	genGetNumSlotsOfinto(string2Reg, string2CharOrByteSizeReg);
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), string2CharOrByteSizeReg);
	gAndCqRR(BytesPerWord - 1, TempReg, TempReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, TempReg, string2CharOrByteSizeReg);
	/* begin CmpR:R: */
	assert(!((string1CharOrByteSizeReg == SPReg)));
	genoperandoperand(CmpRR, string1CharOrByteSizeReg, string2CharOrByteSizeReg);
	/* begin JumpBelow: */
	jumpAbove = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, string1CharOrByteSizeReg, minSizeReg);
	/* begin Jump: */
	jump = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpAbove, genoperandoperand(MoveRR, string2CharOrByteSizeReg, minSizeReg));
	jmpTarget(jump, checkQuickConstantforInstruction(0, genoperandoperand(CmpCqR, 0, minSizeReg)));
	/* begin JumpZero: */
	jumpSuccess = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction4 = genoperandoperand(MoveCqR, BaseHeaderSize, TempReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction5 = genoperandoperand(AddCqR, BaseHeaderSize, minSizeReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin MoveXbr:R:R: */
	instr = genoperandoperandoperand(MoveXbrRR, TempReg, string1Reg, string1CharOrByteSizeReg);
	/* begin MoveXbr:R:R: */
	genoperandoperandoperand(MoveXbrRR, TempReg, string2Reg, string2CharOrByteSizeReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, string2CharOrByteSizeReg, string1CharOrByteSizeReg);
	/* begin JumpNonZero: */
	jumpMidFailure = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction6 = genoperandoperand(AddCqR, 1, TempReg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(1));
	}
	/* begin CmpR:R: */
	assert(!((TempReg == SPReg)));
	genoperandoperand(CmpRR, TempReg, minSizeReg);
	/* begin JumpNonZero: */
	genConditionalBranchoperand(JumpNonZero, ((sqInt)instr));
	genGetNumBytesOfinto(string1Reg, string1CharOrByteSizeReg);
	genGetNumBytesOfinto(string2Reg, string2CharOrByteSizeReg);
	jmpTarget(jumpSuccess, genoperandoperand(SubRR, string2CharOrByteSizeReg, string1CharOrByteSizeReg));
	jmpTarget(jumpMidFailure, genoperandoperand(MoveRR, string1CharOrByteSizeReg, ReceiverResultReg));
	genConvertIntegerToSmallIntegerInReg(ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIncorrectFormat4, jmpTarget(jumpIncorrectFormat3, jmpTarget(jumpIncorrectFormat2, jmpTarget(jumpIncorrectFormat1, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))));
	return CompletePrimitive;
}


/*	replaceFrom: start to: stop with: replacement startingAt: repStart. 
	
	The primitive in the JIT tries to deal with two pathological cases, copy
	of arrays and byteStrings,
	which often copies only a dozen of fields and where switching to the C
	runtime cost a lot.
	
	Based on heuristics on the method class, I generate a quick array path
	(typically for Array),
	a quick byteString path (typically for ByteString, ByteArray and
	LargeInteger) or no quick 
	path at all (Typically for Bitmap).
	
	The many tests to ensure that the primitive won't fail are not super
	optimised (multiple reloading
	or stack arguments in registers) but this is still good enough and worth
	it since we're avoiding 
	the Smalltalk to C stack switch. The tight copying loops are optimised. 
	
	It is possible to build a bigger version with the 2 different paths but I
	(Clement) believe this 
	is too big machine code wise to be worth it.
 */

	/* CogObjectRepresentationForSpur>>#genPrimitiveStringReplace */
static sqInt
genPrimitiveStringReplace(void)
{
    sqInt adjust;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction18;
    AbstractInstruction *anInstruction19;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction20;
    AbstractInstruction *anInstruction21;
    AbstractInstruction *anInstruction22;
    AbstractInstruction *anInstruction23;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt arrayReg;
    AbstractInstruction *inst;
    AbstractInstruction *instr;
    AbstractInstruction *jmpAlreadyRemembered;
    AbstractInstruction *jmpDestYoung;
    AbstractInstruction *jumpEmpty;
    AbstractInstruction *jumpImm;
    AbstractInstruction *jumpImmutable;
    AbstractInstruction *jumpIncorrectFormat1;
    AbstractInstruction *jumpIncorrectFormat2;
    AbstractInstruction *jumpIncorrectFormat3;
    AbstractInstruction *jumpIncorrectFormat4;
    AbstractInstruction *jumpNotSmi1;
    AbstractInstruction *jumpNotSmi2;
    AbstractInstruction *jumpNotSmi3;
    AbstractInstruction *jumpOutOfBounds1;
    AbstractInstruction *jumpOutOfBounds2;
    AbstractInstruction *jumpOutOfBounds3;
    AbstractInstruction *jumpOutOfBounds4;
    sqInt literal;
    sqInt literal1;
    sqInt literal2;
    sqInt literal3;
    sqInt literal4;
    sqInt literal5;
    sqInt offset;
    sqInt offset1;
    sqInt offset2;
    sqInt offset3;
    sqInt offset4;
    sqInt offset5;
    sqInt offset6;
    sqInt offset7;
    sqInt offset8;
    sqInt offset9;
    sqInt replReg;
    sqInt repStartReg;
    sqInt result;
    sqInt startReg;
    sqInt stopReg;
    sqInt wordConstant;


	/* Can I generate a quick path for this method ? */
	jmpAlreadyRemembered = ((AbstractInstruction *) 0);
	jumpImmutable = ((AbstractInstruction *) 0);
	jumpOutOfBounds3 = ((AbstractInstruction *) 0);
	jumpOutOfBounds4 = ((AbstractInstruction *) 0);
	if (!((maybeMethodClassOfseemsToBeInstantiating(methodObj, arrayFormat()))
		 || (maybeMethodClassOfseemsToBeInstantiating(methodObj, firstByteFormat())))) {
		return UnimplementedPrimitive;
	}
	arrayReg = ReceiverResultReg;
	startReg = Arg0Reg;
	stopReg = Arg1Reg;
	replReg = ClassReg;

	/* Load arguments in reg */
	repStartReg = SendNumArgsReg;
	/* begin genStackArgAt:into: */
	offset6 = (0) * BytesPerWord;
	/* begin checkQuickConstant:forInstruction: */
	anInstruction20 = genoperandoperandoperand(MoveMwrR, offset6, SPReg, repStartReg);
	if (usesOutOfLineLiteral(anInstruction20)) {
		(anInstruction20->dependent = locateLiteral(offset6));
	}
	/* begin genStackArgAt:into: */
	offset7 = (1) * BytesPerWord;
	/* begin checkQuickConstant:forInstruction: */
	anInstruction21 = genoperandoperandoperand(MoveMwrR, offset7, SPReg, replReg);
	if (usesOutOfLineLiteral(anInstruction21)) {
		(anInstruction21->dependent = locateLiteral(offset7));
	}
	/* begin genStackArgAt:into: */
	offset8 = (2) * BytesPerWord;
	/* begin checkQuickConstant:forInstruction: */
	anInstruction22 = genoperandoperandoperand(MoveMwrR, offset8, SPReg, stopReg);
	if (usesOutOfLineLiteral(anInstruction22)) {
		(anInstruction22->dependent = locateLiteral(offset8));
	}
	/* begin genStackArgAt:into: */
	offset9 = (3) * BytesPerWord;
	/* begin checkQuickConstant:forInstruction: */
	anInstruction23 = genoperandoperandoperand(MoveMwrR, offset9, SPReg, startReg);
	if (usesOutOfLineLiteral(anInstruction23)) {
		(anInstruction23->dependent = locateLiteral(offset9));
	}
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSmi1 = genJumpNotSmallInteger(repStartReg);
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSmi2 = genJumpNotSmallInteger(stopReg);
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSmi3 = genJumpNotSmallInteger(startReg);

	/* if start>stop primitive success */
	jumpImm = genJumpImmediate(replReg);
	/* begin CmpR:R: */
	assert(!((startReg == SPReg)));
	genoperandoperand(CmpRR, startReg, stopReg);
	/* begin JumpLess: */
	jumpEmpty = genConditionalBranchoperand(JumpLess, ((sqInt)0));
#  if IMMUTABILITY
	jumpImmutable = genJumpImmutablescratchReg(ReceiverResultReg, TempReg);
#  endif
	/* begin checkQuickConstant:forInstruction: */
	anInstruction12 = genoperandoperand(CmpCqR, (((usqInt)0 << 1) | 1), startReg);
	if (usesOutOfLineLiteral(anInstruction12)) {
		(anInstruction12->dependent = locateLiteral((((usqInt)0 << 1) | 1)));
	}
	/* begin JumpLessOrEqual: */
	jumpOutOfBounds1 = genConditionalBranchoperand(JumpLessOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction13 = genoperandoperand(CmpCqR, (((usqInt)0 << 1) | 1), repStartReg);
	if (usesOutOfLineLiteral(anInstruction13)) {
		(anInstruction13->dependent = locateLiteral((((usqInt)0 << 1) | 1)));
	}
	/* begin JumpLessOrEqual: */
	jumpOutOfBounds2 = genConditionalBranchoperand(JumpLessOrEqual, ((sqInt)0));
	if (maybeMethodClassOfseemsToBeInstantiating(methodObj, arrayFormat())) {

		/* Are they both array format ? */
		genGetFormatOfinto(arrayReg, TempReg);
		genGetFormatOfinto(replReg, startReg);
		/* begin checkQuickConstant:forInstruction: */
		literal = arrayFormat();
		anInstruction2 = genoperandoperand(CmpCqR, arrayFormat(), startReg);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(literal));
		}
		/* begin JumpNonZero: */
		jumpIncorrectFormat1 = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		literal1 = arrayFormat();
		anInstruction3 = genoperandoperand(CmpCqR, arrayFormat(), TempReg);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral(literal1));
		}
		/* begin JumpNonZero: */
		jumpIncorrectFormat2 = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		genGetNumSlotsOfinto(arrayReg, TempReg);
		genConvertSmallIntegerToIntegerInReg(stopReg);
		/* begin CmpR:R: */
		assert(!((TempReg == SPReg)));
		genoperandoperand(CmpRR, TempReg, stopReg);
		/* begin JumpGreater: */
		jumpOutOfBounds3 = genConditionalBranchoperand(JumpGreater, ((sqInt)0));
		genGetNumSlotsOfinto(replReg, TempReg);
		/* begin genStackArgAt:into: */
		offset = (3) * BytesPerWord;
		/* begin checkQuickConstant:forInstruction: */
		anInstruction14 = genoperandoperandoperand(MoveMwrR, offset, SPReg, startReg);
		if (usesOutOfLineLiteral(anInstruction14)) {
			(anInstruction14->dependent = locateLiteral(offset));
		}
		genConvertSmallIntegerToIntegerInReg(startReg);
		genConvertSmallIntegerToIntegerInReg(repStartReg);
		/* begin SubR:R: */
		genoperandoperand(SubRR, startReg, stopReg);
		/* begin AddR:R: */
		genoperandoperand(AddRR, repStartReg, stopReg);
		/* begin CmpR:R: */
		assert(!((TempReg == SPReg)));
		genoperandoperand(CmpRR, TempReg, stopReg);
		/* begin JumpGreater: */
		jumpOutOfBounds4 = genConditionalBranchoperand(JumpGreater, ((sqInt)0));
		/* begin MoveCw:R: */
		wordConstant = storeCheckBoundary();
		/* begin gen:literal:operand: */
		checkLiteralforInstruction(wordConstant, genoperandoperand(MoveCwR, wordConstant, TempReg));
		/* begin CmpR:R: */
		assert(!((TempReg == SPReg)));
		genoperandoperand(CmpRR, TempReg, arrayReg);
		/* begin JumpBelow: */
		jmpDestYoung = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
		if (!CheckRememberedInTrampoline) {
			jmpAlreadyRemembered = genCheckRememberedBitOfscratch(arrayReg, TempReg);
		}
		/* begin saveAndRestoreLinkRegAround: */
		inst = genoperand(PushR, LinkReg);
		callStoreCheckTrampoline();
		genoperand(PopR, LinkReg);
		jmpTarget(jmpDestYoung, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		if (!CheckRememberedInTrampoline) {
			jmpTarget(jmpAlreadyRemembered, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		}
		/* begin genStackArgAt:into: */
		offset1 = (2) * BytesPerWord;
		/* begin checkQuickConstant:forInstruction: */
		anInstruction15 = genoperandoperandoperand(MoveMwrR, offset1, SPReg, stopReg);
		if (usesOutOfLineLiteral(anInstruction15)) {
			(anInstruction15->dependent = locateLiteral(offset1));
		}
		genConvertSmallIntegerToIntegerInReg(stopReg);
		/* begin SubR:R: */
		genoperandoperand(SubRR, startReg, repStartReg);
		/* begin LogicalShiftLeftCq:R: */
		genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), repStartReg);
		/* begin AddR:R: */
		genoperandoperand(AddRR, repStartReg, replReg);
		adjust = (((usqInt)(BaseHeaderSize)) >> (shiftForWord())) - 1;
		if (adjust != 0) {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction = genoperandoperand(AddCqR, adjust, startReg);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(adjust));
			}
			/* begin checkQuickConstant:forInstruction: */
			anInstruction1 = genoperandoperand(AddCqR, adjust, stopReg);
			if (usesOutOfLineLiteral(anInstruction1)) {
				(anInstruction1->dependent = locateLiteral(adjust));
			}
		}
		/* begin MoveXwr:R:R: */
		instr = genoperandoperandoperand(MoveXwrRR, startReg, replReg, TempReg);
		/* begin MoveR:Xwr:R: */
		genoperandoperandoperand(MoveRXwrR, TempReg, startReg, arrayReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction4 = genoperandoperand(AddCqR, 1, startReg);
		if (usesOutOfLineLiteral(anInstruction4)) {
			(anInstruction4->dependent = locateLiteral(1));
		}
		/* begin CmpR:R: */
		assert(!((startReg == SPReg)));
		genoperandoperand(CmpRR, startReg, stopReg);
		/* begin JumpAboveOrEqual: */
		genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)instr));
		jmpTarget(jumpEmpty, (methodOrBlockNumArgs <= (numRegArgs())
			? (/* begin RetN: */
				genoperand(RetN, 0))
			: (/* begin RetN: */
				genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord))));
		jmpTarget(jumpIncorrectFormat1, jmpTarget(jumpIncorrectFormat2, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	}
	if (maybeMethodClassOfseemsToBeInstantiating(methodObj, firstByteFormat())) {

		/* Are they both byte array format ? CompiledMethod excluded */
		genGetFormatOfinto(arrayReg, TempReg);
		genGetFormatOfinto(replReg, repStartReg);
		/* begin checkQuickConstant:forInstruction: */
		literal2 = firstByteFormat();
		anInstruction7 = genoperandoperand(CmpCqR, firstByteFormat(), repStartReg);
		if (usesOutOfLineLiteral(anInstruction7)) {
			(anInstruction7->dependent = locateLiteral(literal2));
		}
		/* begin JumpLess: */
		jumpIncorrectFormat1 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		literal3 = firstCompiledMethodFormat();
		anInstruction8 = genoperandoperand(CmpCqR, firstCompiledMethodFormat(), repStartReg);
		if (usesOutOfLineLiteral(anInstruction8)) {
			(anInstruction8->dependent = locateLiteral(literal3));
		}
		/* begin JumpGreaterOrEqual: */
		jumpIncorrectFormat2 = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		literal4 = firstByteFormat();
		anInstruction9 = genoperandoperand(CmpCqR, firstByteFormat(), TempReg);
		if (usesOutOfLineLiteral(anInstruction9)) {
			(anInstruction9->dependent = locateLiteral(literal4));
		}
		/* begin JumpLess: */
		jumpIncorrectFormat3 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		literal5 = firstCompiledMethodFormat();
		anInstruction10 = genoperandoperand(CmpCqR, firstCompiledMethodFormat(), TempReg);
		if (usesOutOfLineLiteral(anInstruction10)) {
			(anInstruction10->dependent = locateLiteral(literal5));
		}
		/* begin JumpGreaterOrEqual: */
		jumpIncorrectFormat4 = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
		genGetNumSlotsOfinto(arrayReg, startReg);
		/* begin LogicalShiftLeftCq:R: */
		genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), startReg);
		gAndCqRR(BytesPerWord - 1, TempReg, TempReg);
		/* begin SubR:R: */
		genoperandoperand(SubRR, TempReg, startReg);
		genConvertSmallIntegerToIntegerInReg(stopReg);
		/* begin CmpR:R: */
		assert(!((startReg == SPReg)));
		genoperandoperand(CmpRR, startReg, stopReg);
		/* begin JumpGreater: */
		jumpOutOfBounds3 = genConditionalBranchoperand(JumpGreater, ((sqInt)0));
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, repStartReg, TempReg);
		/* begin genStackArgAt:into: */
		offset2 = (0) * BytesPerWord;
		/* begin checkQuickConstant:forInstruction: */
		anInstruction16 = genoperandoperandoperand(MoveMwrR, offset2, SPReg, repStartReg);
		if (usesOutOfLineLiteral(anInstruction16)) {
			(anInstruction16->dependent = locateLiteral(offset2));
		}
		/* begin genStackArgAt:into: */
		offset3 = (3) * BytesPerWord;
		/* begin checkQuickConstant:forInstruction: */
		anInstruction17 = genoperandoperandoperand(MoveMwrR, offset3, SPReg, startReg);
		if (usesOutOfLineLiteral(anInstruction17)) {
			(anInstruction17->dependent = locateLiteral(offset3));
		}
		genConvertSmallIntegerToIntegerInReg(startReg);
		genConvertSmallIntegerToIntegerInReg(repStartReg);
		/* begin SubR:R: */
		genoperandoperand(SubRR, startReg, stopReg);
		/* begin AddR:R: */
		genoperandoperand(AddRR, repStartReg, stopReg);
		genGetNumSlotsOfinto(replReg, startReg);
		/* begin LogicalShiftLeftCq:R: */
		genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), startReg);
		gAndCqRR(BytesPerWord - 1, TempReg, TempReg);
		/* begin SubR:R: */
		genoperandoperand(SubRR, TempReg, startReg);
		/* begin CmpR:R: */
		assert(!((startReg == SPReg)));
		genoperandoperand(CmpRR, startReg, stopReg);
		/* begin JumpGreater: */
		jumpOutOfBounds4 = genConditionalBranchoperand(JumpGreater, ((sqInt)0));
		/* begin genStackArgAt:into: */
		offset4 = (3) * BytesPerWord;
		/* begin checkQuickConstant:forInstruction: */
		anInstruction18 = genoperandoperandoperand(MoveMwrR, offset4, SPReg, startReg);
		if (usesOutOfLineLiteral(anInstruction18)) {
			(anInstruction18->dependent = locateLiteral(offset4));
		}
		genConvertSmallIntegerToIntegerInReg(startReg);
		/* begin genStackArgAt:into: */
		offset5 = (2) * BytesPerWord;
		/* begin checkQuickConstant:forInstruction: */
		anInstruction19 = genoperandoperandoperand(MoveMwrR, offset5, SPReg, stopReg);
		if (usesOutOfLineLiteral(anInstruction19)) {
			(anInstruction19->dependent = locateLiteral(offset5));
		}
		genConvertSmallIntegerToIntegerInReg(stopReg);
		/* begin SubR:R: */
		genoperandoperand(SubRR, startReg, repStartReg);
		/* begin AddR:R: */
		genoperandoperand(AddRR, repStartReg, replReg);
		adjust = BaseHeaderSize - 1;
		if (adjust != 0) {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction5 = genoperandoperand(AddCqR, adjust, startReg);
			if (usesOutOfLineLiteral(anInstruction5)) {
				(anInstruction5->dependent = locateLiteral(adjust));
			}
			/* begin checkQuickConstant:forInstruction: */
			anInstruction6 = genoperandoperand(AddCqR, adjust, stopReg);
			if (usesOutOfLineLiteral(anInstruction6)) {
				(anInstruction6->dependent = locateLiteral(adjust));
			}
		}
		/* begin MoveXbr:R:R: */
		instr = genoperandoperandoperand(MoveXbrRR, startReg, replReg, TempReg);
		/* begin MoveR:Xbr:R: */
		genoperandoperandoperand(MoveRXbrR, TempReg, startReg, arrayReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction11 = genoperandoperand(AddCqR, 1, startReg);
		if (usesOutOfLineLiteral(anInstruction11)) {
			(anInstruction11->dependent = locateLiteral(1));
		}
		/* begin CmpR:R: */
		assert(!((startReg == SPReg)));
		genoperandoperand(CmpRR, startReg, stopReg);
		/* begin JumpAboveOrEqual: */
		genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)instr));
		jmpTarget(jumpEmpty, (methodOrBlockNumArgs <= (numRegArgs())
			? (/* begin RetN: */
				genoperand(RetN, 0))
			: (/* begin RetN: */
				genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord))));
		jmpTarget(jumpIncorrectFormat4, jmpTarget(jumpIncorrectFormat3, jmpTarget(jumpIncorrectFormat2, jmpTarget(jumpIncorrectFormat1, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))));
	}
	if (((result = compileInterpreterPrimitive())) < 0) {
		return result;
	}
	jmpTarget(jumpImm, jmpTarget(jumpNotSmi1, jmpTarget(jumpNotSmi2, jmpTarget(jumpNotSmi3, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))));
	jmpTarget(jumpOutOfBounds1, jmpTarget(jumpOutOfBounds2, jmpTarget(jumpOutOfBounds3, jmpTarget(jumpOutOfBounds4, ((AbstractInstruction *) (((jumpImm->operands))[0]))))));
#  if IMMUTABILITY
	jmpTarget(jumpImmutable, ((AbstractInstruction *) (((jumpImm->operands))[0])));
#  endif
	return CompletePrimitive;
}

	/* CogObjectRepresentationForSpur>>#genSetSmallIntegerTagsIn: */
static sqInt NoDbgRegParms
genSetSmallIntegerTagsIn(sqInt scratchReg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(OrCqR, 1, scratchReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
	return 0;
}


/*	Create a trampoline to store-check the update of the receiver in a
	closure's outerContext in compileBlockFrameBuild:. */

	/* CogObjectRepresentationForSpur>>#genStoreCheckContextReceiverTrampoline */
static usqInt
genStoreCheckContextReceiverTrampoline(void)
{
    usqInt startAddress;

	startAddress = methodZoneBase();
	zeroOpcodeIndex();
	genStoreCheckReceiverRegvalueRegscratchReginFrame(ReceiverResultReg, Arg0Reg, TempReg, 0);
	/* begin RetN: */
	genoperand(RetN, 0);
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress("ceStoreCheckContextReceiver", startAddress);
	recordRunTimeObjectReferences();
	return startAddress;
}


/*	Generate the code for a store check of valueReg into destReg. */

	/* CogObjectRepresentationForSpur>>#genStoreCheckReceiverReg:valueReg:scratchReg:inFrame: */
static sqInt NoDbgRegParms
genStoreCheckReceiverRegvalueRegscratchReginFrame(sqInt destReg, sqInt valueReg, sqInt scratchReg, sqInt inFrame)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *inst;
    AbstractInstruction *jmpAlreadyRemembered;
    AbstractInstruction *jmpDestYoung;
    AbstractInstruction *jmpImmediate;
    AbstractInstruction *jmpSourceOld;
    sqInt wordConstant;


	/* Is value stored an immediate?  If so we're done */
	jmpAlreadyRemembered = ((AbstractInstruction *) 0);

	/* Get the old/new boundary in scratchReg */
	jmpImmediate = genJumpImmediate(valueReg);
	/* begin MoveCw:R: */
	wordConstant = storeCheckBoundary();
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(wordConstant, genoperandoperand(MoveCwR, wordConstant, scratchReg));
	/* begin CmpR:R: */
	assert(!((scratchReg == SPReg)));
	genoperandoperand(CmpRR, scratchReg, destReg);
	/* begin JumpBelow: */
	jmpDestYoung = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin CmpR:R: */
	assert(!((scratchReg == SPReg)));
	genoperandoperand(CmpRR, scratchReg, valueReg);
	/* begin JumpAboveOrEqual: */
	jmpSourceOld = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	if (!CheckRememberedInTrampoline) {
		jmpAlreadyRemembered = genCheckRememberedBitOfscratch(destReg, scratchReg);
	}
	assert(destReg == ReceiverResultReg);
	/* begin evaluateTrampolineCallBlock:protectLinkRegIfNot: */
	if (inFrame) {
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, ceStoreCheckTrampoline);
		(abstractInstruction->annotation = IsRelativeCall);
	}
	else {
		/* begin saveAndRestoreLinkRegAround: */
		inst = genoperand(PushR, LinkReg);
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, ceStoreCheckTrampoline);
		(abstractInstruction->annotation = IsRelativeCall);
		genoperand(PopR, LinkReg);
	}
	jmpTarget(jmpImmediate, jmpTarget(jmpDestYoung, jmpTarget(jmpSourceOld, genoperandoperand(Label, (labelCounter += 1), bytecodePC))));
	if (!CheckRememberedInTrampoline) {
		jmpTarget(jmpAlreadyRemembered, ((AbstractInstruction *) (((jmpSourceOld->operands))[0])));
	}
	return 0;
}

	/* CogObjectRepresentationForSpur>>#genStoreSourceReg:slotIndex:destReg:scratchReg:inFrame:needsStoreCheck: */
static sqInt NoDbgRegParms
genStoreSourceRegslotIndexdestRegscratchReginFrameneedsStoreCheck(sqInt sourceReg, sqInt index, sqInt destReg, sqInt scratchReg, sqInt inFrame, sqInt needsStoreCheck)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;

	/* begin genTraceStores */
	if (traceStores > 0) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, ClassReg, TempReg);
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, ceTraceStoreTrampoline);
		(abstractInstruction->annotation = IsRelativeCall);
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveRMwr, sourceReg, (index * BytesPerWord) + BaseHeaderSize, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral((index * BytesPerWord) + BaseHeaderSize));
	}
	if (needsStoreCheck) {
		return genStoreCheckReceiverRegvalueRegscratchReginFrame(destReg, sourceReg, scratchReg, inFrame);
	}
	return 0;
}


/*	This method is used for unchecked stores in objects after their creation
	(typically, inlined creation of Array, closures and some temp vectors). 
	Currently there is no need to do the immutability check here
 */

	/* CogObjectRepresentationForSpur>>#genStoreSourceReg:slotIndex:intoNewObjectInDestReg: */
static sqInt NoDbgRegParms
genStoreSourceRegslotIndexintoNewObjectInDestReg(sqInt sourceReg, sqInt index, sqInt destReg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveRMwr, sourceReg, (index * BytesPerWord) + BaseHeaderSize, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral((index * BytesPerWord) + BaseHeaderSize));
	}
	return 0;
}


/*	Convention:
	- RcvrResultReg holds the object mutated.
	If immutability failure:
	- TempReg holds the instance variable index mutated 
	if instVarIndex > numDedicatedStoreTrampoline
	- ClassReg holds the value to store
	Registers are not lived across this trampoline as the 
	immutability failure may need new stack frames. */

	/* CogObjectRepresentationForSpur>>#genStoreTrampolineCalled:instVarIndex: */
#if IMMUTABILITY
static usqInt NoDbgRegParms
genStoreTrampolineCalledinstVarIndex(char *trampolineName, sqInt instVarIndex)
{
    AbstractInstruction *jumpImmutable;
    AbstractInstruction *jumpImmutable1;
    AbstractInstruction *jumpRC;
    sqInt pushLinkReg;
    usqInt startAddress;

	startAddress = methodZoneBase();
	zeroOpcodeIndex();
	if (CheckRememberedInTrampoline) {
		/* begin genStoreTrampolineCheckingRememberedCalled:instVarIndex: */

		/* Store check */
		/* If on 64-bits and doing the remembered bit test here, we can combine the tests to fetch the header once. */
		jumpImmutable = genJumpImmutablescratchReg(ReceiverResultReg, SendNumArgsReg);
		jumpRC = genCheckRememberedBitOfscratch(ReceiverResultReg, SendNumArgsReg);
		assert(((jumpRC->opcode)) == JumpNonZero);
		(jumpRC->opcode = JumpZero);
		/* begin RetN: */
		genoperand(RetN, 0);
		jmpTarget(jumpRC, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultReg(remember, 1, ReceiverResultReg, null, null, null, 0 /* emptyRegisterMask */, 1, (((CallerSavedRegisterMask & ((1U << ReceiverResultReg))) != 0)
			? ReceiverResultReg
			: ABIResultReg));
		jmpTarget(jumpImmutable, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultReg(ceCannotAssignTowithIndexvalueToAssign, 3, ReceiverResultReg, (instVarIndex < (NumStoreTrampolines - 1)
			? (/* begin trampolineArgConstant: */
				assert(instVarIndex >= 0),
				-2 - instVarIndex)
			: TempReg), ClassReg, null, 0 /* emptyRegisterMask */, 1, NoReg);
	}
	else {
		/* begin genStoreTrampolineNotCheckingRememberedCalled:instVarIndex: */
		genSmalltalkToCStackSwitch((pushLinkReg = 1));

		/* Store check */
		jumpImmutable1 = genJumpImmutablescratchReg(ReceiverResultReg, SendNumArgsReg);
		compileCallFornumArgsargargargargresultRegregsToSave(remember, 1, ReceiverResultReg, null, null, null, (((CallerSavedRegisterMask & ((1U << ReceiverResultReg))) != 0)
			? ReceiverResultReg
			: ABIResultReg), 0 /* emptyRegisterMask */);
		genLoadStackPointers(backEnd());
		genTrampolineReturn(pushLinkReg);
		jmpTarget(jumpImmutable1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		compileCallFornumArgsargargargargresultRegregsToSave(ceCannotAssignTowithIndexvalueToAssign, 3, ReceiverResultReg, (instVarIndex < (NumStoreTrampolines - 1)
			? (/* begin trampolineArgConstant: */
				assert(instVarIndex >= 0),
				-2 - instVarIndex)
			: TempReg), ClassReg, null, NoReg, 0 /* emptyRegisterMask */);
		genLoadStackPointers(backEnd());
		genTrampolineReturn(pushLinkReg);
	}
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress(trampolineName, startAddress);
	recordRunTimeObjectReferences();
	return startAddress;
}
#endif /* IMMUTABILITY */


/*	Store check code is duplicated to use a single trampoline */

	/* CogObjectRepresentationForSpur>>#genStoreWithImmutabilityAndStoreCheckSourceReg:slotIndex:destReg:scratchReg:needRestoreRcvr: */
#if IMMUTABILITY
static sqInt NoDbgRegParms
genStoreWithImmutabilityAndStoreCheckSourceRegslotIndexdestRegscratchRegneedRestoreRcvr(sqInt sourceReg, sqInt index, sqInt destReg, sqInt scratchReg, sqInt needRestoreRcvr)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    AbstractInstruction *abstractInstruction2;
    AbstractInstruction *abstractInstruction3;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *immutableJump;
    AbstractInstruction *jmpAlreadyRemembered;
    AbstractInstruction *jmpDestYoung;
    AbstractInstruction *jmpImmediate;
    AbstractInstruction *jmpSourceOld;
    sqInt wordConstant;

	jmpAlreadyRemembered = ((AbstractInstruction *) 0);
	immutableJump = genJumpImmutablescratchReg(destReg, scratchReg);
	/* begin genTraceStores */
	if (traceStores > 0) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, ClassReg, TempReg);
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, ceTraceStoreTrampoline);
		(abstractInstruction->annotation = IsRelativeCall);
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveRMwr, sourceReg, (index * BytesPerWord) + BaseHeaderSize, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral((index * BytesPerWord) + BaseHeaderSize));
	}

	/* Get the old/new boundary in scratchReg */
	jmpImmediate = genJumpImmediate(sourceReg);
	/* begin MoveCw:R: */
	wordConstant = storeCheckBoundary();
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(wordConstant, genoperandoperand(MoveCwR, wordConstant, scratchReg));
	/* begin CmpR:R: */
	assert(!((scratchReg == SPReg)));
	genoperandoperand(CmpRR, scratchReg, destReg);
	/* begin JumpBelow: */
	jmpDestYoung = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin CmpR:R: */
	assert(!((scratchReg == SPReg)));
	genoperandoperand(CmpRR, scratchReg, sourceReg);
	/* begin JumpAboveOrEqual: */
	jmpSourceOld = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	if (!CheckRememberedInTrampoline) {
		jmpAlreadyRemembered = genCheckRememberedBitOfscratch(destReg, scratchReg);
	}
	jmpTarget(immutableJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin genStoreTrampolineCall: */
	assert(IMMUTABILITY);
	if (index >= (NumStoreTrampolines - 1)) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(MoveCqR, index, TempReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(index));
		}
		/* begin CallRT: */
		abstractInstruction3 = genoperand(Call, ceStoreTrampolines[NumStoreTrampolines - 1]);
		(abstractInstruction3->annotation = IsRelativeCall);
	}
	else {
		/* begin CallRT: */
		abstractInstruction1 = genoperand(Call, ceStoreTrampolines[index]);
		(abstractInstruction1->annotation = IsRelativeCall);
	}
	/* begin annotateBytecode: */
	abstractInstruction2 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	(abstractInstruction2->annotation = HasBytecodePC);
	/* begin voidReceiverOptStatus */
	((simSelf())->liveRegister = NoReg);
	if (needRestoreRcvr) {
		/* begin putSelfInReceiverResultReg */
		storeToReg(simSelf(), ReceiverResultReg);
	}
	jmpTarget(jmpImmediate, jmpTarget(jmpDestYoung, jmpTarget(jmpSourceOld, genoperandoperand(Label, (labelCounter += 1), bytecodePC))));
	if (!CheckRememberedInTrampoline) {
		jmpTarget(jmpAlreadyRemembered, ((AbstractInstruction *) (((jmpSourceOld->operands))[0])));
	}
	return 0;
}
#endif /* IMMUTABILITY */


/*	Gen an immutability check with no store check (e.g. assigning an immediate
	literal) 
 */
/*	imm check has its own trampoline */

	/* CogObjectRepresentationForSpur>>#genStoreWithImmutabilityButNoStoreCheckSourceReg:slotIndex:destReg:scratchReg:needRestoreRcvr: */
#if IMMUTABILITY
static sqInt NoDbgRegParms
genStoreWithImmutabilityButNoStoreCheckSourceRegslotIndexdestRegscratchRegneedRestoreRcvr(sqInt sourceReg, sqInt index, sqInt destReg, sqInt scratchReg, sqInt needRestoreRcvr)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    AbstractInstruction *abstractInstruction2;
    AbstractInstruction *abstractInstruction3;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *immutabilityFailure;
    AbstractInstruction *mutableJump;

	mutableJump = genJumpMutablescratchReg(destReg, scratchReg);
	/* begin genStoreTrampolineCall: */
	assert(IMMUTABILITY);
	if (index >= (NumStoreTrampolines - 1)) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, index, TempReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(index));
		}
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, ceStoreTrampolines[NumStoreTrampolines - 1]);
		(abstractInstruction->annotation = IsRelativeCall);
	}
	else {
		/* begin CallRT: */
		abstractInstruction1 = genoperand(Call, ceStoreTrampolines[index]);
		(abstractInstruction1->annotation = IsRelativeCall);
	}
	/* begin annotateBytecode: */
	abstractInstruction2 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	(abstractInstruction2->annotation = HasBytecodePC);
	/* begin voidReceiverOptStatus */
	((simSelf())->liveRegister = NoReg);
	if (needRestoreRcvr) {
		/* begin putSelfInReceiverResultReg */
		storeToReg(simSelf(), ReceiverResultReg);
	}
	/* begin Jump: */
	immutabilityFailure = genoperand(Jump, ((sqInt)0));
	jmpTarget(mutableJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin genTraceStores */
	if (traceStores > 0) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, ClassReg, TempReg);
		/* begin CallRT: */
		abstractInstruction3 = genoperand(Call, ceTraceStoreTrampoline);
		(abstractInstruction3->annotation = IsRelativeCall);
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperandoperand(MoveRMwr, sourceReg, (index * BytesPerWord) + BaseHeaderSize, destReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral((index * BytesPerWord) + BaseHeaderSize));
	}
	jmpTarget(immutabilityFailure, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}
#endif /* IMMUTABILITY */


/*	We know there is a frame as immutability check requires a frame */
/*	needRestoreRcvr has to be true to keep RcvrResultReg live with the
	receiver in it across the trampoline
 */
/*	Trampoline convention... */

	/* CogObjectRepresentationForSpur>>#genStoreWithImmutabilityCheckSourceReg:slotIndex:destReg:scratchReg:needsStoreCheck:needRestoreRcvr: */
#if IMMUTABILITY
static sqInt NoDbgRegParms
genStoreWithImmutabilityCheckSourceRegslotIndexdestRegscratchRegneedsStoreCheckneedRestoreRcvr(sqInt sourceReg, sqInt index, sqInt destReg, sqInt scratchReg, sqInt needsStoreCheck, sqInt needRestoreRcvr)
{
	assert(destReg == ReceiverResultReg);
	assert(scratchReg == TempReg);
	assert(sourceReg == ClassReg);
	if (needsStoreCheck) {
		genStoreWithImmutabilityAndStoreCheckSourceRegslotIndexdestRegscratchRegneedRestoreRcvr(sourceReg, index, destReg, scratchReg, needRestoreRcvr);
	}
	else {
		genStoreWithImmutabilityButNoStoreCheckSourceRegslotIndexdestRegscratchRegneedRestoreRcvr(sourceReg, index, destReg, scratchReg, needRestoreRcvr);
	}
	return 0;
}
#endif /* IMMUTABILITY */


/*	Make sure SendNumArgsReg and ClassReg are available in addition to
	ReceiverResultReg and TempReg in
	genGetActiveContextNumArgs:large:inBlock:. 
 */

	/* CogObjectRepresentationForSpur>>#getActiveContextAllocatesInMachineCode */
static sqInt
getActiveContextAllocatesInMachineCode(void)
{
	return 1;
}


/*	Since all cache tags in Spur are class indices none of
	them are young or have to be updated in a scavenge. */

	/* CogObjectRepresentationForSpur>>#inlineCacheTagIsYoung: */
static sqInt NoDbgRegParms
inlineCacheTagIsYoung(sqInt cacheTag)
{
	return 0;
}

	/* CogObjectRepresentationForSpur>>#jumpNotCharacterUnsignedValueInRegister: */
static AbstractInstruction * NoDbgRegParms
jumpNotCharacterUnsignedValueInRegister(sqInt reg)
{
    AbstractInstruction *anInstruction;
    sqInt quickConstant;

	/* begin CmpCq:R: */
	quickConstant = (1U << (numCharacterBits())) - 1;
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(CmpCqR, quickConstant, reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	/* begin JumpAbove: */
	return genConditionalBranchoperand(JumpAbove, ((sqInt)0));
}


/*	Mark and trace a literal in a machine code instruction preceding address
	in cogMethodOrNil.
	Answer if code was modified. */

	/* CogObjectRepresentationForSpur>>#markAndTraceLiteral:in:atpc: */
static sqInt NoDbgRegParms
markAndTraceLiteralinatpc(sqInt literal, CogMethod *cogMethodOrNil, usqInt address)
{
    sqInt objOop;

	if (!(couldBeObject(literal))) {
		return 0;
	}
	assert(addressCouldBeObj(literal));
	if (!(isForwarded(literal))) {
		markAndTrace(literal);
		return 0;
	}
	/* begin setCodeModified */
#  if DUAL_MAPPED_CODE_ZONE
	codeModified = 1;
#  else
	codeModified = 1;
#  endif
	objOop = followForwarded(literal);
	storeLiteralbeforeFollowingAddress(backEnd(), objOop, address);
	markAndTraceUpdatedLiteralin(objOop, cogMethodOrNil);
	return 1;
}


/*	Mark and trace a literal in a sqInt variable of cogMethod. */

	/* CogObjectRepresentationForSpur>>#markAndTraceLiteral:in:at: */
static void NoDbgRegParms
markAndTraceLiteralinat(sqInt literal, CogMethod *cogMethod, sqInt *address)
{
    sqInt objOop;

	if (!(couldBeObject(literal))) {
		return;
	}
	assert(addressCouldBeObj(literal));
	if (!(isForwarded(literal))) {
		markAndTrace(literal);
		return;
	}
	objOop = followForwarded(literal);
	address[0] = objOop;
	markAndTraceUpdatedLiteralin(objOop, cogMethod);
}


/*	Common code to mark a literal in cogMethod and add
	the cogMethod to youngReferrers if the literal is young. */

	/* CogObjectRepresentationForSpur>>#markAndTraceUpdatedLiteral:in: */
static void NoDbgRegParms
markAndTraceUpdatedLiteralin(sqInt objOop, CogMethod *cogMethodOrNil)
{
	if (isNonImmediate(objOop)) {
		if ((cogMethodOrNil != null)
		 && (isYoungObject(objOop))) {
			ensureInYoungReferrers(cogMethodOrNil);
		}
		markAndTrace(objOop);
	}
}


/*	If primIndex has an accessorDepth and fails, or it is external and fails
	with PrimErrNoMemory,
	call ceCheckAndMaybeRetryPrimitive if so If ceCheck.... answers true,
	retry the primitive. */

	/* CogObjectRepresentationForSpur>>#maybeCompileRetryOf:onPrimitiveFail:flags: */
static sqInt NoDbgRegParms
maybeCompileRetryOfonPrimitiveFailflags(void (*primitiveRoutine)(void), sqInt primIndex, sqInt flags)
{
    sqInt address;
    sqInt address1;
    sqInt address2;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *jmp;

	if ((accessorDepthForPrimitiveIndex(primIndex)) >= 0) {
		/* begin MoveAw:R: */
		address = primFailCodeAddress();
		/* begin gen:literal:operand: */
		checkLiteralforInstruction(address, genoperandoperand(MoveAwR, address, TempReg));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(CmpCqR, 0, TempReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(0));
		}
		/* begin JumpZero: */
		jmp = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	}
	else {
		if (PrimNumberExternalCall != primIndex) {
			return 0;
		}
		/* begin MoveAw:R: */
		address1 = primFailCodeAddress();
		/* begin gen:literal:operand: */
		checkLiteralforInstruction(address1, genoperandoperand(MoveAwR, address1, TempReg));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(CmpCqR, PrimErrNoMemory, TempReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(PrimErrNoMemory));
		}
		/* begin JumpNonZero: */
		jmp = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	}
	if (!(((flags & PrimCallNeedsNewMethod) != 0))) {
		genLoadNewMethod();
	}
	/* begin MoveCw:R: */
	checkLiteralforInstruction(((sqInt)primitiveRoutine), genoperandoperand(MoveCwR, ((sqInt)primitiveRoutine), TempReg));
	/* begin MoveR:Aw: */
	address2 = primitiveFunctionPointerAddress();
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(address2, genoperandoperand(MoveRAw, TempReg, address2));
	compileCallFornumArgsargargargargresultRegregsToSave(ceCheckAndMaybeRetryPrimitive, 1, trampolineArgConstant(primIndex), null, null, null, TempReg, 0 /* emptyRegisterMask */);
	jmpTarget(jmp, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}


/*	Generate a shift of the register containing the class tag in a method
	cache probe.
	c.f. SpurMemoryManager>>methodCacheHashOf:with: */

	/* CogObjectRepresentationForSpur>>#maybeShiftClassTagRegisterForMethodCacheProbe: */
static sqInt NoDbgRegParms
maybeShiftClassTagRegisterForMethodCacheProbe(sqInt classTagReg)
{
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, 2, classTagReg);
	return 0;
}

	/* CogObjectRepresentationForSpur>>#numCharacterBits */
static sqInt
numCharacterBits(void)
{
	return 30;
}

	/* CogObjectRepresentationForSpur>>#remapObject: */
static sqInt NoDbgRegParms
remapObject(sqInt objOop)
{
	assert(addressCouldBeObj(objOop));
	return (shouldRemapObj(objOop)
		? remapObj(objOop)
		: objOop);
}

	/* CogObjectRepresentationForSpur>>#remapOop: */
static sqInt NoDbgRegParms
remapOop(sqInt objOop)
{
	return (shouldRemapOop(objOop)
		? remapObj(objOop)
		: objOop);
}


/*	Objects in newSpace or oldSpace except nil, true, false &
	classTableRootObj need to be annotated.
 */

	/* CogObjectRepresentationForSpur>>#shouldAnnotateObjectReference: */
static sqInt NoDbgRegParms
shouldAnnotateObjectReference(sqInt anOop)
{
	return (isNonImmediate(anOop))
	 && ((oopisGreaterThan(anOop, classTableRootObj()))
	 || (oopisLessThan(anOop, nilObject())));
}

	/* CogObjectRepresentationForSpur>>#slotOffsetOfInstVarIndex: */
static sqInt NoDbgRegParms
slotOffsetOfInstVarIndex(sqInt index)
{
	return (index * BytesPerWord) + BaseHeaderSize;
}

	/* CogOutOfLineLiteralsARMCompiler>>#callFullInstructionByteSize */
static sqInt NoDbgRegParms
callFullInstructionByteSize(AbstractInstruction * self_in_callFullInstructionByteSize)
{
	return 8;
}

	/* CogOutOfLineLiteralsARMCompiler>>#cmpC32RTempByteSize */
static sqInt NoDbgRegParms
cmpC32RTempByteSize(AbstractInstruction * self_in_cmpC32RTempByteSize)
{
	return 8;
}


/*	Generate an out-of-line literal. Copy the value and any annotation from
	the stand-in in the literals manager. */

	/* CogOutOfLineLiteralsARMCompiler>>#concretizeLiteral */
static sqInt NoDbgRegParms
concretizeLiteral(AbstractInstruction * self_in_concretizeLiteral)
{
    usqInt literal;
    AbstractInstruction *literalAsInstruction;

	literalAsInstruction = ((AbstractInstruction *) (((self_in_concretizeLiteral->operands))[0]));
	literal = ((addressIsInInstructions(literalAsInstruction))
	 || (literalAsInstruction == (methodLabel()))
		? (literalAsInstruction->address)
		: ((usqInt)literalAsInstruction));
	assert((((self_in_concretizeLiteral->dependent)) != null)
	 && (((((self_in_concretizeLiteral->dependent))->opcode)) == Literal));
	if (!(((((self_in_concretizeLiteral->dependent))->annotation)) == null)) {
		assert(((self_in_concretizeLiteral->annotation)) == null);
		(self_in_concretizeLiteral->annotation) = (((self_in_concretizeLiteral->dependent))->annotation);
	}
	if (!(((((self_in_concretizeLiteral->dependent))->address)) == null)) {
		assert(((((self_in_concretizeLiteral->dependent))->address)) == ((self_in_concretizeLiteral->address)));
	}
	(((self_in_concretizeLiteral->dependent))->address = (self_in_concretizeLiteral->address));
	/* begin machineCodeAt:put: */
	((self_in_concretizeLiteral->machineCode))[0 / 4] = literal;
	return 4;
}

	/* CogOutOfLineLiteralsARMCompiler>>#inlineCacheTagAt: */
static sqInt NoDbgRegParms
inlineCacheTagAt(AbstractInstruction * self_in_inlineCacheTagAt, sqInt callSiteReturnAddress)
{
	return longAt(pcRelativeAddressAt(self_in_inlineCacheTagAt, ((usqInt)(callSiteReturnAddress - 8))));
}


/*	Answer if the receiver is a pc-dependent instruction. With out-of-line
	literals any instruction
	that refers to a literal depends on the address of the literal, so add
	them in addition to the jumps. */

	/* CogOutOfLineLiteralsARMCompiler>>#isPCDependent */
static sqInt NoDbgRegParms
isPCDependent(AbstractInstruction * self_in_isPCDependent)
{
	return (isJump(self_in_isPCDependent))
	 || ((((self_in_isPCDependent->opcode)) == AlignmentNops)
	 || ((((self_in_isPCDependent->opcode)) != Literal)
	 && ((((self_in_isPCDependent->dependent)) != null)
	 && (((((self_in_isPCDependent->dependent))->opcode)) == Literal))));
}


/*	Return the literal referenced by the instruction immediately preceding
	followingAddress. 
 */

	/* CogOutOfLineLiteralsARMCompiler>>#literalBeforeFollowingAddress: */
static sqInt NoDbgRegParms
literalBeforeFollowingAddress(AbstractInstruction * self_in_literalBeforeFollowingAddress, sqInt followingAddress)
{
	return longAt(pcRelativeAddressAt(self_in_literalBeforeFollowingAddress, (instructionIsLDR(self_in_literalBeforeFollowingAddress, longAt(followingAddress - 4))
		? (/* begin instructionAddressBefore: */
			followingAddress - 4)
		: (/* begin instructionAddressBefore: */
			(followingAddress - 4) - 4))));
}


/*	Answer the size of a literal load instruction (which does not include the
	size of the literal).
	With out-of-line literals this is always a single LDR instruction that
	refers to the literal.
 */

	/* CogOutOfLineLiteralsARMCompiler>>#literalLoadInstructionBytes */
static sqInt NoDbgRegParms
literalLoadInstructionBytes(AbstractInstruction * self_in_literalLoadInstructionBytes)
{
	return 4;
}


/*	Answer the byte size of a MoveCwR opcode's corresponding machine code. On
	ARM this is a single instruction pc-relative register load - unless we
	have made a mistake and not turned on the out of line literals manager
 */

	/* CogOutOfLineLiteralsARMCompiler>>#loadLiteralByteSize */
static sqInt NoDbgRegParms
loadLiteralByteSize(AbstractInstruction * self_in_loadLiteralByteSize)
{
	return 4;
}


/*	Answer the maximum number of bytes of machine code generated for any
	abstract instruction.
 */

	/* CogOutOfLineLiteralsARMCompiler>>#machineCodeBytes */
static sqInt NoDbgRegParms
machineCodeBytes(AbstractInstruction * self_in_machineCodeBytes)
{
	return 8;
}


/*	Answer the NSSendCache for the return address of a Newspeak
	self, super, outer, or implicit receiver send. */

	/* CogOutOfLineLiteralsARMCompiler>>#nsSendCacheAt: */
static sqInt NoDbgRegParms
nsSendCacheAt(AbstractInstruction * self_in_nsSendCacheAt, sqInt callSiteReturnAddress)
{
	return longAt(pcRelativeAddressAt(self_in_nsSendCacheAt, ((usqInt)(callSiteReturnAddress - 8))));
}


/*	The maximum offset in a LDR is (1<<12)-1, or (1<<10)-1 instructions.
	Be conservative. The issue is that one abstract instruction can emit
	multiple hardware instructions so we assume a 2 to 1 worst case of
	hardware instructions to abstract opcodes.. */

	/* CogOutOfLineLiteralsARMCompiler>>#outOfLineLiteralOpcodeLimit */
static sqInt NoDbgRegParms
outOfLineLiteralOpcodeLimit(AbstractInstruction * self_in_outOfLineLiteralOpcodeLimit)
{
	return 0x1FF;
}


/*	Extract the address of the ldr rX, [pc, #NNN] instruction at address */

	/* CogOutOfLineLiteralsARMCompiler>>#pcRelativeAddressAt: */
static sqInt NoDbgRegParms
pcRelativeAddressAt(AbstractInstruction * self_in_pcRelativeAddressAt, sqInt instrAddress)
{
    sqInt inst;
    sqInt offset;

	inst = longAt(instrAddress);
	assert((inst & 0xFF5F0000U) == (ldrrnplusimm(self_in_pcRelativeAddressAt, 0, PC, 0, 0)));
	offset = inst & 0xFFF;
	return (instrAddress + 8) + ((((inst & (0x800000)) != 0)
	? offset
	: -offset));
}


/*	If possible we generate the method address using pc-relative addressing.
	If so we don't need to relocate it in code. So check if pc-relative code
	was generated, and if not, adjust a load literal. There are two cases, a
	push or a register load. If a push, then there is a register load, but in
	the instruction
	before. */

	/* CogOutOfLineLiteralsARMCompiler>>#relocateMethodReferenceBeforeAddress:by: */
static void NoDbgRegParms
relocateMethodReferenceBeforeAddressby(AbstractInstruction * self_in_relocateMethodReferenceBeforeAddressby, sqInt pc, sqInt delta)
{
    sqInt litAddr;
    sqInt pcPrecedingLoad;
    sqInt reference;


	/* If the load is not done via pc-relative addressing we have to relocate. */
	pcPrecedingLoad = (instructionIsPush(self_in_relocateMethodReferenceBeforeAddressby, longAt(pc - 4))
		? pc - 4
		: pc);
	if (!(isPCRelativeValueLoad(self_in_relocateMethodReferenceBeforeAddressby, longAt(pcPrecedingLoad - 4)))) {
		litAddr = pcRelativeAddressAt(self_in_relocateMethodReferenceBeforeAddressby, pcPrecedingLoad);
		reference = longAt(litAddr);
		longAtput(litAddr, reference + delta);
	}
}


/*	Rewrite a CallFull or JumpFull instruction to transfer to a different
	target. This variant is used to rewrite cached primitive calls where we
	load the target address into ip
	and use the 'bx ip' or 'blx ip' instruction for the actual jump or call.
	Answer the extent
	of the code change which is used to compute the range of the icache to
	flush. 
 */

	/* CogOutOfLineLiteralsARMCompiler>>#rewriteFullTransferAt:target:expectedInstruction: */
static sqInt NoDbgRegParms
rewriteFullTransferAttargetexpectedInstruction(AbstractInstruction * self_in_rewriteFullTransferAttargetexpectedInstruction, usqInt callSiteReturnAddress, usqInt callTargetAddress, sqInt expectedInstruction)
{
	assert((instructionBeforeAddress(self_in_rewriteFullTransferAttargetexpectedInstruction, callSiteReturnAddress)) == expectedInstruction);
	longAtput(pcRelativeAddressAt(self_in_rewriteFullTransferAttargetexpectedInstruction, callSiteReturnAddress - 8), callTargetAddress);
	return 0;
}


/*	Rewrite an inline cache to call a different target for a new tag. This
	variant is used
	to link unlinked sends in ceSend:to:numArgs: et al. Answer the extent of
	the code
	change which is used to compute the range of the icache to flush. */

	/* CogOutOfLineLiteralsARMCompiler>>#rewriteInlineCacheAt:tag:target: */
static sqInt NoDbgRegParms
rewriteInlineCacheAttagtarget(AbstractInstruction * self_in_rewriteInlineCacheAttagtarget, usqInt callSiteReturnAddress, sqInt cacheTag, usqInt callTargetAddress)
{
    sqInt call;
    usqInt callDistance;


	/* pc offset */
	/* return offset */
	callDistance = ((usqInt) (callTargetAddress - ((callSiteReturnAddress + 8) - 4)));
	assert(isInImmediateJumpRange(self_in_rewriteInlineCacheAttagtarget, callDistance));
	call = bl(self_in_rewriteInlineCacheAttagtarget, callDistance);
	longAtput(callSiteReturnAddress - 4, call);
	longAtput(pcRelativeAddressAt(self_in_rewriteInlineCacheAttagtarget, callSiteReturnAddress - 8), cacheTag);
	assert((inlineCacheTagAt(self_in_rewriteInlineCacheAttagtarget, callSiteReturnAddress)) == cacheTag);
	return 4;
}


/*	Rewrite an inline cache with a new tag. This variant is used
	by the garbage collector. */

	/* CogOutOfLineLiteralsARMCompiler>>#rewriteInlineCacheTag:at: */
static void NoDbgRegParms
rewriteInlineCacheTagat(AbstractInstruction * self_in_rewriteInlineCacheTagat, sqInt cacheTag, sqInt callSiteReturnAddress)
{
	longAtput(pcRelativeAddressAt(self_in_rewriteInlineCacheTagat, callSiteReturnAddress - 8), cacheTag);
}


/*	Size a jump and set its address. The target may be another instruction
	or an absolute address. On entry the address inst var holds our virtual
	address. On exit address is set to eventualAbsoluteAddress, which is
	where this instruction will be output. The span of a jump to a following
	instruction is therefore between that instruction's address and this
	instruction's address ((which are both still their virtual addresses), but
	the span of a jump to a preceding instruction or to an absolute address is
	between that instruction's address (which by now is its eventual absolute
	address) or absolute address and eventualAbsoluteAddress.
	
	ARM is simple; the 26-bit call/jump range means no short jumps. This
	routine only has to determine the targets of jumps, not determine sizes.
	
	This version also deals with out-of-line literals. If this is the real
	literal, update the stand-in in literalsManager with the address (because
	instructions referring to the literal are referring to the stand-in). If
	this is annotated with
	IsObjectReference transfer the annotation to the stand-in, whence it will
	be transferred to the real literal, simplifying update of literals. */

	/* CogOutOfLineLiteralsARMCompiler>>#sizePCDependentInstructionAt: */
static usqInt NoDbgRegParms
sizePCDependentInstructionAt(AbstractInstruction * self_in_sizePCDependentInstructionAt, sqInt eventualAbsoluteAddress)
{
    usqInt alignment;

	if (((self_in_sizePCDependentInstructionAt->opcode)) == AlignmentNops) {
		(self_in_sizePCDependentInstructionAt->address) = eventualAbsoluteAddress;
		alignment = ((self_in_sizePCDependentInstructionAt->operands))[0];
		return ((self_in_sizePCDependentInstructionAt->machineCodeSize) = ((eventualAbsoluteAddress + (alignment - 1)) & (-alignment)) - eventualAbsoluteAddress);
	}
	assert((isJump(self_in_sizePCDependentInstructionAt))
	 || ((((self_in_sizePCDependentInstructionAt->opcode)) == Call)
	 || ((((self_in_sizePCDependentInstructionAt->opcode)) == CallFull)
	 || ((((self_in_sizePCDependentInstructionAt->dependent)) != null)
	 && (((((self_in_sizePCDependentInstructionAt->dependent))->opcode)) == Literal)))));
	if (isJump(self_in_sizePCDependentInstructionAt)) {
		resolveJumpTarget(self_in_sizePCDependentInstructionAt);
	}
	(self_in_sizePCDependentInstructionAt->address) = eventualAbsoluteAddress;
	if ((((self_in_sizePCDependentInstructionAt->dependent)) != null)
	 && (((((self_in_sizePCDependentInstructionAt->dependent))->opcode)) == Literal)) {
		if (((self_in_sizePCDependentInstructionAt->opcode)) == Literal) {
			(((self_in_sizePCDependentInstructionAt->dependent))->address = (self_in_sizePCDependentInstructionAt->address));
		}
		if (((self_in_sizePCDependentInstructionAt->annotation)) == (getIsObjectReference())) {
			(((self_in_sizePCDependentInstructionAt->dependent))->annotation = (self_in_sizePCDependentInstructionAt->annotation));
			(self_in_sizePCDependentInstructionAt->annotation) = null;
		}
	}
	return ((self_in_sizePCDependentInstructionAt->machineCodeSize) = (self_in_sizePCDependentInstructionAt->maxSize));
}


/*	Rewrite the literal in the instruction immediately preceding
	followingAddress. 
 */

	/* CogOutOfLineLiteralsARMCompiler>>#storeLiteral:beforeFollowingAddress: */
static void NoDbgRegParms
storeLiteralbeforeFollowingAddress(AbstractInstruction * self_in_storeLiteralbeforeFollowingAddress, sqInt literal, sqInt followingAddress)
{
	longAtput(pcRelativeAddressAt(self_in_storeLiteralbeforeFollowingAddress, (instructionIsLDR(self_in_storeLiteralbeforeFollowingAddress, longAt(followingAddress - 4))
		? (/* begin instructionAddressBefore: */
			followingAddress - 4)
		: (/* begin instructionAddressBefore: */
			(followingAddress - 4) - 4))), literal);
}


/*	Update an instruction that depends on a label outside
	of generated code (e.g. a method or block header). */

	/* CogOutOfLineLiteralsARMCompiler>>#updateLabel: */
static void NoDbgRegParms
updateLabel(AbstractInstruction * self_in_updateLabel, AbstractInstruction *labelInstruction)
{
	if (((self_in_updateLabel->opcode)) != Literal) {
		assert((((self_in_updateLabel->opcode)) == MoveCwR)
		 || (((self_in_updateLabel->opcode)) == PushCw));
		((self_in_updateLabel->operands))[0] = (((labelInstruction->address)) + (((labelInstruction->operands))[1]));
	}
}


/*	Answer if the receiver uses an out-of-line literal. Needs only
	to work for the opcodes created with gen:literal:operand: et al. */

	/* CogOutOfLineLiteralsARMCompiler>>#usesOutOfLineLiteral */
static sqInt NoDbgRegParms
usesOutOfLineLiteral(AbstractInstruction * self_in_usesOutOfLineLiteral)
{
    sqInt constant;
    sqInt constant1;
    sqInt constant2;
    sqInt constant3;
    sqInt constant4;
    sqInt constant5;
    sqInt i;
    sqInt i1;
    sqInt i2;
    sqInt i3;
    sqInt i4;
    sqInt n;
    sqInt r;
    sqInt value;
    unsigned int value1;
    unsigned int value2;

	switch ((self_in_usesOutOfLineLiteral->opcode)) {
	case CallFull:
	case JumpFull:
	case AddCwR:
	case AndCwR:
	case CmpCwR:
	case OrCwR:
	case SubCwR:
	case XorCwR:
		return 1;

	case AddCqR:
	case AddCqRR:
	case CmpCqR:
	case SubCqR:
		/* begin rotateable8bitSignedImmediate:ifTrue:ifFalse: */
		constant = ((self_in_usesOutOfLineLiteral->operands))[0];
		value = constant;
		while (1) {
			if ((value & 0xFF) == value) {
				n = constant != value;
				return 0;
			}
			for (i1 = 2; i1 <= 30; i1 += 2) {
				if ((value & (((0xFFU << i1) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i1)))) == value) {
					r = 32 - i1;
					i = (((usqInt)(value)) >> i1) | ((((sqInt)((usqInt)(value) << (32 - i1)))) & 0xFFFFFFFFU);
					n = constant != value;
					return 0;
				}
			}
			if (!((value == constant)
			 && (constant != 0))) break;
			value = -constant;
		}
		return 1;

	case AndCqR:
	case AndCqRR:
	case OrCqRR:
		/* begin rotateable8bitBitwiseImmediate:ifTrue:ifFalse: */
		constant1 = ((self_in_usesOutOfLineLiteral->operands))[0];
		value1 = constant1;
		while (1) {
			if ((value1 & 0xFF) == value1) {
				n = constant1 != value1;
				return 0;
			}
			for (i2 = 2; i2 <= 30; i2 += 2) {
				if ((value1 & (((0xFFU << i2) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i2)))) == value1) {
					r = 32 - i2;
					i = ((value1) >> i2) | ((value1 << (32 - i2)) & 0xFFFFFFFFU);
					n = constant1 != value1;
					return 0;
				}
			}
			if (!(value1 == constant1)) break;
			value1 = (constant1 < 0
				? -1 - constant1
				: (unsigned int)~constant1);
		}
		return (1U << (highBit(((self_in_usesOutOfLineLiteral->operands))[0]))) != ((((self_in_usesOutOfLineLiteral->operands))[0]) + 1);

	case OrCqR:
	case TstCqR:
	case LoadEffectiveAddressMwrR:
	case MoveCqR:
	case MoveM16rR:
	case PushCq:
		/* begin rotateable8bitImmediate:ifTrue:ifFalse: */
		constant2 = ((self_in_usesOutOfLineLiteral->operands))[0];
		if ((constant2 & 0xFF) == constant2) {
			return 0;
		}
		for (i3 = 2; i3 <= 30; i3 += 2) {
			if ((constant2 & (((0xFFU << i3) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i3)))) == constant2) {
				r = 32 - i3;
				i = (((usqInt)(constant2)) >> i3) | ((((sqInt)((usqInt)(constant2) << (32 - i3)))) & 0xFFFFFFFFU);
				return 0;
			}
		}
		return 1;

	case XorCqR:
		/* begin rotateable8bitBitwiseImmediate:ifTrue:ifFalse: */
		constant3 = ((self_in_usesOutOfLineLiteral->operands))[0];
		value2 = constant3;
		while (1) {
			if ((value2 & 0xFF) == value2) {
				n = constant3 != value2;
				return 0;
			}
			for (i4 = 2; i4 <= 30; i4 += 2) {
				if ((value2 & (((0xFFU << i4) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i4)))) == value2) {
					r = 32 - i4;
					i = ((value2) >> i4) | ((value2 << (32 - i4)) & 0xFFFFFFFFU);
					n = constant3 != value2;
					return 0;
				}
			}
			if (!(value2 == constant3)) break;
			value2 = (constant3 < 0
				? -1 - constant3
				: (unsigned int)~constant3);
		}
		return 1;

	case MoveCwR:
	case PushCw:
		return !(((addressIsInInstructions(((AbstractInstruction *) (((self_in_usesOutOfLineLiteral->operands))[0]))))
		 || ((((AbstractInstruction *) (((self_in_usesOutOfLineLiteral->operands))[0]))) == (methodLabel())))
		 || (addressIsInCurrentCompilation(((self_in_usesOutOfLineLiteral->operands))[0])));

	case MoveAwR:
	case MoveAbR:
	case PrefetchAw:
		return (((((self_in_usesOutOfLineLiteral->operands))[0]) != null)
		 && (((((self_in_usesOutOfLineLiteral->operands))[0]) >= (varBaseAddress()))
		 && (((((self_in_usesOutOfLineLiteral->operands))[0]) - (varBaseAddress())) < (0x1000)))
			? 0
			: 1);

	case MoveRAw:
	case MoveRAb:
		return (((((self_in_usesOutOfLineLiteral->operands))[1]) != null)
		 && (((((self_in_usesOutOfLineLiteral->operands))[1]) >= (varBaseAddress()))
		 && (((((self_in_usesOutOfLineLiteral->operands))[1]) - (varBaseAddress())) < (0x1000)))
			? 0
			: 1);

	case MoveRMwr:
	case MoveRdM64r:
	case MoveRMbr:
	case MoveRM16r:
		/* begin is12BitValue:ifTrue:ifFalse: */
		constant4 = ((self_in_usesOutOfLineLiteral->operands))[1];
		if ((SQABS(constant4)) <= 0xFFF) {

			/* (2 raisedTo: 12)-1 */
			if (constant4 >= 0) {
				return 0;
			}
			else {
				i = SQABS(constant4);
				return 0;
			}
		}
		else {
			return 1;
		}

	case MoveMbrR:
	case MoveM64rRd:
	case MoveMwrR:
		/* begin is12BitValue:ifTrue:ifFalse: */
		constant5 = ((self_in_usesOutOfLineLiteral->operands))[0];
		if ((SQABS(constant5)) <= 0xFFF) {

			/* (2 raisedTo: 12)-1 */
			if (constant5 >= 0) {
				return 0;
			}
			else {
				i = SQABS(constant5);
				return 0;
			}
		}
		else {
			return 1;
		}

	default:
		assert(0);

	}
	return 0;
}

	/* CogSimStackEntry>>#ensureSpilledAt:from: */
static SimStackEntry * NoDbgRegParms
ensureSpilledAtfrom(SimStackEntry * self_in_ensureSpilledAtfrom, sqInt baseOffset, sqInt baseRegister)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *inst;
    sqInt literal;
    sqInt reg;
    sqInt wordConstant;

	if ((self_in_ensureSpilledAtfrom->spilled)) {
		if (((self_in_ensureSpilledAtfrom->type)) == SSSpill) {
			assert(((((self_in_ensureSpilledAtfrom->offset)) == baseOffset)
			 && (((self_in_ensureSpilledAtfrom->registerr)) == baseRegister))
			 || (violatesEnsureSpilledSpillAssert()));
			return self_in_ensureSpilledAtfrom;
		}
	}
	assert(((self_in_ensureSpilledAtfrom->type)) != SSSpill);
	traceSpill(self_in_ensureSpilledAtfrom);
	if (((self_in_ensureSpilledAtfrom->type)) == SSConstant) {
		if (shouldAnnotateObjectReference((self_in_ensureSpilledAtfrom->constant))) {
			inst = annotateobjRef(gPushCw((self_in_ensureSpilledAtfrom->constant)), (self_in_ensureSpilledAtfrom->constant));
		}
		else {
			/* begin PushCq: */
			wordConstant = (self_in_ensureSpilledAtfrom->constant);
			/* begin checkQuickConstant:forInstruction: */
			anInstruction = genoperand(PushCq, wordConstant);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(wordConstant));
			}
			inst = anInstruction;
		}
	}
	else {
		if (((self_in_ensureSpilledAtfrom->type)) == SSBaseOffset) {
			/* begin checkQuickConstant:forInstruction: */
			literal = (self_in_ensureSpilledAtfrom->offset);
			anInstruction1 = genoperandoperandoperand(MoveMwrR, (self_in_ensureSpilledAtfrom->offset), (self_in_ensureSpilledAtfrom->registerr), TempReg);
			if (usesOutOfLineLiteral(anInstruction1)) {
				(anInstruction1->dependent = locateLiteral(literal));
			}
			/* begin PushR: */
			inst = genoperand(PushR, TempReg);
		}
		else {
			assert(((self_in_ensureSpilledAtfrom->type)) == SSRegister);
			/* begin PushR: */
			reg = (self_in_ensureSpilledAtfrom->registerr);
			inst = genoperand(PushR, reg);
		}
		(self_in_ensureSpilledAtfrom->type) = SSSpill;
		(self_in_ensureSpilledAtfrom->offset) = baseOffset;
		(self_in_ensureSpilledAtfrom->registerr) = baseRegister;
	}
	(self_in_ensureSpilledAtfrom->spilled) = 1;
	return 0;
}

	/* CogSimStackEntry>>#isSameEntryAs: */
static sqInt NoDbgRegParms
isSameEntryAs(SimStackEntry * self_in_isSameEntryAs, CogSimStackEntry *ssEntry)
{
	return (((self_in_isSameEntryAs->type)) == ((ssEntry->type)))
	 && ((((((self_in_isSameEntryAs->type)) == SSBaseOffset)
	 || (((self_in_isSameEntryAs->type)) == SSSpill))
	 && ((((self_in_isSameEntryAs->offset)) == ((ssEntry->offset)))
	 && (((self_in_isSameEntryAs->registerr)) == ((ssEntry->registerr)))))
	 || (((((self_in_isSameEntryAs->type)) == SSRegister)
	 && (((self_in_isSameEntryAs->registerr)) == ((ssEntry->registerr))))
	 || ((((self_in_isSameEntryAs->type)) == SSConstant)
	 && (((self_in_isSameEntryAs->constant)) == ((ssEntry->constant))))));
}


/*	Receiver is not a forwarder, except in blocks with no inst var access.
	For now we optimize only the case where receiver is accessed in a method. */

	/* CogSimStackEntry>>#mayBeAForwarder */
static sqInt NoDbgRegParms
mayBeAForwarder(SimStackEntry * self_in_mayBeAForwarder)
{
	if ((((self_in_mayBeAForwarder->type)) == SSRegister)
	 && (isNonForwarderReceiver((self_in_mayBeAForwarder->registerr)))) {
		return 0;
	}
	return ((self_in_mayBeAForwarder->type)) != SSConstant;
}

	/* CogSimStackEntry>>#popToReg: */
static void NoDbgRegParms
popToReg(SimStackEntry * self_in_popToReg, sqInt reg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt literal;
    sqInt quickConstant;
    sqInt reg1;

	if ((self_in_popToReg->spilled)) {
		/* begin PopR: */
		genoperand(PopR, reg);
	}
	else {
		switch ((self_in_popToReg->type)) {
		case SSBaseOffset:
			/* begin checkQuickConstant:forInstruction: */
			literal = (self_in_popToReg->offset);
			anInstruction = genoperandoperandoperand(MoveMwrR, (self_in_popToReg->offset), (self_in_popToReg->registerr), reg);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(literal));
			}
			break;
		case SSConstant:
			if (shouldAnnotateObjectReference((self_in_popToReg->constant))) {
				annotateobjRef(gMoveCwR((self_in_popToReg->constant), reg), (self_in_popToReg->constant));
			}
			else {
				/* begin MoveCq:R: */
				quickConstant = (self_in_popToReg->constant);
				/* begin checkQuickConstant:forInstruction: */
				anInstruction1 = genoperandoperand(MoveCqR, quickConstant, reg);
				if (usesOutOfLineLiteral(anInstruction1)) {
					(anInstruction1->dependent = locateLiteral(quickConstant));
				}
			}
			break;
		case SSRegister:
			if (reg != ((self_in_popToReg->registerr))) {
				/* begin MoveR:R: */
				reg1 = (self_in_popToReg->registerr);
				genoperandoperand(MoveRR, reg1, reg);
			}
			else {
				/* begin Label */
				genoperandoperand(Label, (labelCounter += 1), bytecodePC);
			}
			break;
		default:
			error("Case not found and no otherwise clause");
		}
	}
}


/*	Answer a bit mask for the receiver's register, if any. */

	/* CogSimStackEntry>>#registerMask */
static sqInt NoDbgRegParms
registerMask(SimStackEntry * self_in_registerMask)
{
    sqInt reg;

	return ((((self_in_registerMask->type)) == SSBaseOffset)
	 || (((self_in_registerMask->type)) == SSRegister)
		? (/* begin registerMaskFor: */
			(reg = (self_in_registerMask->registerr)),
			((reg < 0) ? (((usqInt)(1)) >> (-reg)) : (1U << reg)))
		: 0);
}

	/* CogSimStackEntry>>#registerMaskOrNone */
static sqInt NoDbgRegParms
registerMaskOrNone(SimStackEntry * self_in_registerMaskOrNone)
{
    sqInt reg;

	return (((self_in_registerMaskOrNone->type)) == SSRegister
		? (/* begin registerMaskFor: */
			(reg = (self_in_registerMaskOrNone->registerr)),
			((reg < 0) ? (((usqInt)(1)) >> (-reg)) : (1U << reg)))
		: 0);
}

	/* CogSimStackEntry>>#registerOrNone */
static sqInt NoDbgRegParms
registerOrNone(SimStackEntry * self_in_registerOrNone)
{
	return (((self_in_registerOrNone->type)) == SSRegister
		? (self_in_registerOrNone->registerr)
		: NoReg);
}

	/* CogSimStackEntry>>#storeToReg: */
static void NoDbgRegParms
storeToReg(SimStackEntry * self_in_storeToReg, sqInt reg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt literal;
    sqInt quickConstant;
    sqInt reg1;

	switch ((self_in_storeToReg->type)) {
	case SSBaseOffset:
	case SSSpill:
		/* begin checkQuickConstant:forInstruction: */
		literal = (self_in_storeToReg->offset);
		anInstruction = genoperandoperandoperand(MoveMwrR, (self_in_storeToReg->offset), (self_in_storeToReg->registerr), reg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(literal));
		}
		break;
	case SSConstant:
		if (shouldAnnotateObjectReference((self_in_storeToReg->constant))) {
			annotateobjRef(gMoveCwR((self_in_storeToReg->constant), reg), (self_in_storeToReg->constant));
		}
		else {
			/* begin MoveCq:R: */
			quickConstant = (self_in_storeToReg->constant);
			/* begin checkQuickConstant:forInstruction: */
			anInstruction1 = genoperandoperand(MoveCqR, quickConstant, reg);
			if (usesOutOfLineLiteral(anInstruction1)) {
				(anInstruction1->dependent = locateLiteral(quickConstant));
			}
		}
		break;
	case SSRegister:
		if (reg != ((self_in_storeToReg->registerr))) {
			/* begin MoveR:R: */
			reg1 = (self_in_storeToReg->registerr);
			genoperandoperand(MoveRR, reg1, reg);
		}
		else {
			/* begin Label */
			genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		}
		break;
	default:
		error("Case not found and no otherwise clause");
	}
}

	/* CogSimStackNativeEntry>>#ensureIsMarkedAsSpilled */
static void NoDbgRegParms
ensureIsMarkedAsSpilled(CogSimStackNativeEntry * self_in_ensureIsMarkedAsSpilled)
{
	if (!((self_in_ensureIsMarkedAsSpilled->spilled))) {
		switch ((self_in_ensureIsMarkedAsSpilled->type)) {
		case SSNativeRegister:
		case SSConstantInt32:
		case SSConstantNativePointer:
			(self_in_ensureIsMarkedAsSpilled->type) = SSSpillNative;
			break;
		case SSRegisterSingleFloat:
		case SSConstantFloat32:
			(self_in_ensureIsMarkedAsSpilled->type) = SSSpillFloat32;
			break;
		case SSRegisterDoubleFloat:
		case SSConstantFloat64:
			(self_in_ensureIsMarkedAsSpilled->type) = SSSpillFloat64;
			break;
		default:
			error("Case not found and no otherwise clause");
		}
	}
	(self_in_ensureIsMarkedAsSpilled->spilled) = 1;
}

	/* CogSimStackNativeEntry>>#ensureSpilledSP:scratchRegister: */
static void NoDbgRegParms
ensureSpilledSPscratchRegister(CogSimStackNativeEntry * self_in_ensureSpilledSPscratchRegister, sqInt spRegister, sqInt scratchRegister)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt literal;
    sqInt literal1;
    sqInt literal2;
    sqInt literal3;
    sqInt literal4;
    sqInt literal5;
    sqInt literal6;
    sqInt literal7;
    sqInt literal8;
    sqInt literal9;
    sqInt wordConstant;
    sqInt wordConstant1;
    sqInt wordConstant2;
    sqInt wordConstant3;
    sqInt wordConstant4;

	if (!((self_in_ensureSpilledSPscratchRegister->spilled))) {
		switch ((self_in_ensureSpilledSPscratchRegister->type)) {
		case SSNativeRegister:
			/* begin checkQuickConstant:forInstruction: */
			literal = (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1;
			anInstruction = genoperandoperandoperand(MoveRMwr, (self_in_ensureSpilledSPscratchRegister->registerr), (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1, spRegister);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(literal));
			}
			(self_in_ensureSpilledSPscratchRegister->type) = SSSpillNative;
			break;
		case SSRegisterSingleFloat:
			/* begin checkQuickConstant:forInstruction: */
			literal1 = (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1;
			anInstruction1 = genoperandoperandoperand(MoveRsM32r, (self_in_ensureSpilledSPscratchRegister->registerr), (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1, spRegister);
			if (usesOutOfLineLiteral(anInstruction1)) {
				(anInstruction1->dependent = locateLiteral(literal1));
			}
			(self_in_ensureSpilledSPscratchRegister->type) = SSSpillFloat32;
			break;
		case SSRegisterDoubleFloat:
			/* begin checkQuickConstant:forInstruction: */
			literal2 = (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1;
			anInstruction2 = genoperandoperandoperand(MoveRdM64r, (self_in_ensureSpilledSPscratchRegister->registerr), (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1, spRegister);
			if (usesOutOfLineLiteral(anInstruction2)) {
				(anInstruction2->dependent = locateLiteral(literal2));
			}
			(self_in_ensureSpilledSPscratchRegister->type) = SSSpillFloat64;
			break;
		case SSConstantFloat32:
			/* begin MoveCw:R: */
			wordConstant = asIEEE32BitWord((self_in_ensureSpilledSPscratchRegister->constantFloat32));
			/* begin gen:literal:operand: */
			checkLiteralforInstruction(wordConstant, genoperandoperand(MoveCwR, wordConstant, scratchRegister));
			/* begin checkQuickConstant:forInstruction: */
			literal3 = (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1;
			anInstruction3 = genoperandoperandoperand(MoveRM32r, scratchRegister, (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1, spRegister);
			if (usesOutOfLineLiteral(anInstruction3)) {
				(anInstruction3->dependent = locateLiteral(literal3));
			}
			(self_in_ensureSpilledSPscratchRegister->type) = SSSpillFloat32;
			break;
		case SSConstantFloat64:
			if (BytesPerWord == 4) {
				/* begin MoveCw:R: */
				wordConstant1 = (asIEEE64BitWord((self_in_ensureSpilledSPscratchRegister->constantFloat64))) & 0xFFFFFFFFU;
				/* begin gen:literal:operand: */
				checkLiteralforInstruction(wordConstant1, genoperandoperand(MoveCwR, wordConstant1, scratchRegister));
				/* begin checkQuickConstant:forInstruction: */
				literal4 = (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1;
				anInstruction4 = genoperandoperandoperand(MoveRM32r, scratchRegister, (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1, spRegister);
				if (usesOutOfLineLiteral(anInstruction4)) {
					(anInstruction4->dependent = locateLiteral(literal4));
				}
				/* begin MoveCw:R: */
				wordConstant2 = (((((sqLong) -32)) < 0) ? (((usqInt)((asIEEE64BitWord((self_in_ensureSpilledSPscratchRegister->constantFloat64))))) >> (-(((sqLong) -32)))) : (((sqInt)((usqInt)((asIEEE64BitWord((self_in_ensureSpilledSPscratchRegister->constantFloat64)))) << (((sqLong) -32))))));
				/* begin gen:literal:operand: */
				checkLiteralforInstruction(wordConstant2, genoperandoperand(MoveCwR, wordConstant2, scratchRegister));
				/* begin checkQuickConstant:forInstruction: */
				literal5 = ((-((self_in_ensureSpilledSPscratchRegister->offset))) - 1) + 4;
				anInstruction5 = genoperandoperandoperand(MoveRM32r, scratchRegister, ((-((self_in_ensureSpilledSPscratchRegister->offset))) - 1) + 4, spRegister);
				if (usesOutOfLineLiteral(anInstruction5)) {
					(anInstruction5->dependent = locateLiteral(literal5));
				}
			}
			else {
				/* begin MoveCw:R: */
				wordConstant3 = asIEEE64BitWord((self_in_ensureSpilledSPscratchRegister->constantFloat32));
				/* begin gen:literal:operand: */
				checkLiteralforInstruction(wordConstant3, genoperandoperand(MoveCwR, wordConstant3, scratchRegister));
				/* begin checkQuickConstant:forInstruction: */
				literal6 = (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1;
				anInstruction6 = genoperandoperandoperand(MoveRMwr, scratchRegister, (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1, spRegister);
				if (usesOutOfLineLiteral(anInstruction6)) {
					(anInstruction6->dependent = locateLiteral(literal6));
				}
			}
			(self_in_ensureSpilledSPscratchRegister->type) = SSSpillFloat64;
			break;
		case SSConstantInt32:
			/* begin checkQuickConstant:forInstruction: */
			literal7 = (self_in_ensureSpilledSPscratchRegister->constantInt32);
			anInstruction7 = genoperandoperand(MoveCqR, (self_in_ensureSpilledSPscratchRegister->constantInt32), scratchRegister);
			if (usesOutOfLineLiteral(anInstruction7)) {
				(anInstruction7->dependent = locateLiteral(literal7));
			}
			/* begin checkQuickConstant:forInstruction: */
			literal8 = (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1;
			anInstruction8 = genoperandoperandoperand(MoveRMwr, scratchRegister, (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1, spRegister);
			if (usesOutOfLineLiteral(anInstruction8)) {
				(anInstruction8->dependent = locateLiteral(literal8));
			}
			(self_in_ensureSpilledSPscratchRegister->type) = SSSpillNative;
			break;
		case SSConstantNativePointer:
			/* begin MoveCw:R: */
			wordConstant4 = (self_in_ensureSpilledSPscratchRegister->constantNativePointer);
			/* begin gen:literal:operand: */
			checkLiteralforInstruction(wordConstant4, genoperandoperand(MoveCwR, wordConstant4, scratchRegister));
			/* begin checkQuickConstant:forInstruction: */
			literal9 = (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1;
			anInstruction9 = genoperandoperandoperand(MoveRMwr, scratchRegister, (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1, spRegister);
			if (usesOutOfLineLiteral(anInstruction9)) {
				(anInstruction9->dependent = locateLiteral(literal9));
			}
			(self_in_ensureSpilledSPscratchRegister->type) = SSSpillNative;
			break;
		default:
			error("Case not found and no otherwise clause");
		}
	}
	(self_in_ensureSpilledSPscratchRegister->spilled) = 1;
}


/*	Answer a bit mask for the receiver's register, if any. */

	/* CogSimStackNativeEntry>>#nativeFloatRegisterMask */
static sqInt NoDbgRegParms
nativeFloatRegisterMask(CogSimStackNativeEntry * self_in_nativeFloatRegisterMask)
{
    sqInt reg;

	return ((((self_in_nativeFloatRegisterMask->type)) == SSRegisterSingleFloat)
	 || (((self_in_nativeFloatRegisterMask->type)) == SSRegisterDoubleFloat)
		? (/* begin registerMaskFor: */
			(reg = (self_in_nativeFloatRegisterMask->registerr)),
			((reg < 0) ? (((usqInt)(1)) >> (-reg)) : (1U << reg)))
		: 0);
}

	/* CogSimStackNativeEntry>>#nativeFloatRegisterOrNone */
static sqInt NoDbgRegParms
nativeFloatRegisterOrNone(CogSimStackNativeEntry * self_in_nativeFloatRegisterOrNone)
{
	return ((((self_in_nativeFloatRegisterOrNone->type)) == SSRegisterSingleFloat)
	 || (((self_in_nativeFloatRegisterOrNone->type)) == SSRegisterDoubleFloat)
		? (self_in_nativeFloatRegisterOrNone->registerr)
		: NoReg);
}

	/* CogSimStackNativeEntry>>#nativePopToReg: */
static void NoDbgRegParms
nativePopToReg(CogSimStackNativeEntry * self_in_nativePopToReg, sqInt reg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    float constantFloat32;
    double constantFloat64;
    sqInt dpreg1;
    sqInt dpreg11;
    sqInt literal;
    sqInt literal1;
    sqInt literal2;
    sqInt literal3;
    sqInt literal4;
    sqInt reg1;
    sqInt wordConstant;

	if ((self_in_nativePopToReg->spilled)) {
		loadNativeFramePointerInto(TempReg);
		switch ((self_in_nativePopToReg->type)) {
		case SSSpillNative:
			/* begin checkQuickConstant:forInstruction: */
			literal = (-((self_in_nativePopToReg->offset))) - 1;
			anInstruction = genoperandoperandoperand(MoveMwrR, (-((self_in_nativePopToReg->offset))) - 1, TempReg, reg);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(literal));
			}
			break;
		case SSSpillInt64:
			assert(BytesPerWord == 8);
			/* begin checkQuickConstant:forInstruction: */
			literal1 = (-((self_in_nativePopToReg->offset))) - 1;
			anInstruction1 = genoperandoperandoperand(MoveMwrR, (-((self_in_nativePopToReg->offset))) - 1, TempReg, reg);
			if (usesOutOfLineLiteral(anInstruction1)) {
				(anInstruction1->dependent = locateLiteral(literal1));
			}
			break;
		case SSSpillFloat32:
			/* begin checkQuickConstant:forInstruction: */
			literal2 = (-((self_in_nativePopToReg->offset))) - 1;
			anInstruction2 = genoperandoperandoperand(MoveM32rRs, (-((self_in_nativePopToReg->offset))) - 1, TempReg, reg);
			if (usesOutOfLineLiteral(anInstruction2)) {
				(anInstruction2->dependent = locateLiteral(literal2));
			}
			break;
		case SSSpillFloat64:
			/* begin checkQuickConstant:forInstruction: */
			literal3 = (-((self_in_nativePopToReg->offset))) - 1;
			anInstruction3 = genoperandoperandoperand(MoveM64rRd, (-((self_in_nativePopToReg->offset))) - 1, TempReg, reg);
			if (usesOutOfLineLiteral(anInstruction3)) {
				(anInstruction3->dependent = locateLiteral(literal3));
			}
			break;
		default:
			error("Case not found and no otherwise clause");
		}
	}
	else {
		switch ((self_in_nativePopToReg->type)) {
		case SSNativeRegister:
			if (reg != ((self_in_nativePopToReg->registerr))) {
				/* begin MoveR:R: */
				reg1 = (self_in_nativePopToReg->registerr);
				genoperandoperand(MoveRR, reg1, reg);
			}
			break;
		case SSRegisterSingleFloat:
			if (reg != ((self_in_nativePopToReg->registerr))) {
				/* begin MoveRs:Rs: */
				dpreg1 = (self_in_nativePopToReg->registerr);
				genoperandoperand(MoveRsRs, dpreg1, reg);
			}
			break;
		case SSRegisterDoubleFloat:
			if (reg != ((self_in_nativePopToReg->registerr))) {
				/* begin MoveRd:Rd: */
				dpreg11 = (self_in_nativePopToReg->registerr);
				genoperandoperand(MoveRdRd, dpreg11, reg);
			}
			break;
		case SSConstantInt32:
			/* begin checkQuickConstant:forInstruction: */
			literal4 = (self_in_nativePopToReg->constantInt32);
			anInstruction4 = genoperandoperand(MoveCqR, (self_in_nativePopToReg->constantInt32), reg);
			if (usesOutOfLineLiteral(anInstruction4)) {
				(anInstruction4->dependent = locateLiteral(literal4));
			}
			break;
		case SSConstantNativePointer:
			/* begin MoveCw:R: */
			wordConstant = (self_in_nativePopToReg->constantNativePointer);
			/* begin gen:literal:operand: */
			checkLiteralforInstruction(wordConstant, genoperandoperand(MoveCwR, wordConstant, reg));
			break;
		case SSConstantFloat32:
			/* begin MoveCf32:Rs: */
			constantFloat32 = (self_in_nativePopToReg->constantFloat32);
			genMoveCf32Rs(backEnd, constantFloat32, reg);
			break;
		case SSConstantFloat64:
			/* begin MoveCf64:Rd: */
			constantFloat64 = (self_in_nativePopToReg->constantFloat64);
			genMoveCf64Rd(backEnd, constantFloat64, reg);
			break;
		default:
			error("Case not found and no otherwise clause");
		}
	}
}

	/* CogSimStackNativeEntry>>#nativePopToReg:secondReg: */
static void NoDbgRegParms
nativePopToRegsecondReg(CogSimStackNativeEntry * self_in_nativePopToRegsecondReg, sqInt reg, sqInt secondReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt literal;
    sqInt literal1;
    sqInt reg1;
    sqInt reg11;
    sqInt reg12;

	assert(BytesPerWord == 4);
	if ((self_in_nativePopToRegsecondReg->spilled)) {
		/* begin PopR: */
		genoperand(PopR, reg);
		/* begin PopR: */
		genoperand(PopR, secondReg);
	}
	else {
		switch ((self_in_nativePopToRegsecondReg->type)) {
		case SSConstantInt64:
			/* begin checkQuickConstant:forInstruction: */
			literal = ((sqInt) (((self_in_nativePopToRegsecondReg->constantInt64)) & 0xFFFFFFFFU));
			anInstruction = genoperandoperand(MoveCqR, ((self_in_nativePopToRegsecondReg->constantInt64)) & 0xFFFFFFFFU, reg);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(literal));
			}
			/* begin checkQuickConstant:forInstruction: */
			literal1 = ((sqInt) ((((usqLong)(((self_in_nativePopToRegsecondReg->constantInt64)))) >> 32) & 0xFFFFFFFFU));
			anInstruction1 = genoperandoperand(MoveCqR, (((usqLong)(((self_in_nativePopToRegsecondReg->constantInt64)))) >> 32) & 0xFFFFFFFFU, secondReg);
			if (usesOutOfLineLiteral(anInstruction1)) {
				(anInstruction1->dependent = locateLiteral(literal1));
			}
			break;
		case SSRegisterPair:
			/* begin Label */
			genoperandoperand(Label, (labelCounter += 1), bytecodePC);
			if (reg != ((self_in_nativePopToRegsecondReg->registerr))) {
				if (((self_in_nativePopToRegsecondReg->registerSecond)) == reg) {
					/* begin MoveR:R: */
					reg1 = (self_in_nativePopToRegsecondReg->registerSecond);
					genoperandoperand(MoveRR, reg1, TempReg);
				}
				/* begin MoveR:R: */
				reg11 = (self_in_nativePopToRegsecondReg->registerr);
				genoperandoperand(MoveRR, reg11, reg);
			}
			if (((self_in_nativePopToRegsecondReg->registerSecond)) != secondReg) {
				if (((self_in_nativePopToRegsecondReg->registerSecond)) == reg) {
					/* begin MoveR:R: */
					genoperandoperand(MoveRR, TempReg, secondReg);
				}
				else {
					/* begin MoveR:R: */
					reg12 = (self_in_nativePopToRegsecondReg->registerSecond);
					genoperandoperand(MoveRR, reg12, secondReg);
				}
			}
			break;
		default:
			error("Case not found and no otherwise clause");
		}
	}
}


/*	Answer a bit mask for the receiver's register, if any. */

	/* CogSimStackNativeEntry>>#nativeRegisterMask */
static sqInt NoDbgRegParms
nativeRegisterMask(CogSimStackNativeEntry * self_in_nativeRegisterMask)
{
    sqInt reg;

	return ((((((self_in_nativeRegisterMask->type)) == SSBaseOffset)
	 || (((self_in_nativeRegisterMask->type)) == SSNativeRegister))
	 || (((self_in_nativeRegisterMask->type)) == SSRegisterSingleFloat))
	 || (((self_in_nativeRegisterMask->type)) == SSRegisterDoubleFloat)
		? (/* begin registerMaskFor: */
			(reg = (self_in_nativeRegisterMask->registerr)),
			((reg < 0) ? (((usqInt)(1)) >> (-reg)) : (1U << reg)))
		: (((self_in_nativeRegisterMask->type)) == SSRegisterPair
				? (((((self_in_nativeRegisterMask->registerr)) < 0) ? (((usqInt)(1)) >> (-((self_in_nativeRegisterMask->registerr)))) : (1U << ((self_in_nativeRegisterMask->registerr))))) | (((((self_in_nativeRegisterMask->registerSecond)) < 0) ? (((usqInt)(1)) >> (-((self_in_nativeRegisterMask->registerSecond)))) : (1U << ((self_in_nativeRegisterMask->registerSecond)))))
				: 0));
}

	/* CogSimStackNativeEntry>>#nativeRegisterOrNone */
static sqInt NoDbgRegParms
nativeRegisterOrNone(CogSimStackNativeEntry * self_in_nativeRegisterOrNone)
{
	return ((((self_in_nativeRegisterOrNone->type)) == SSNativeRegister)
	 || (((self_in_nativeRegisterOrNone->type)) == SSRegisterPair)
		? (self_in_nativeRegisterOrNone->registerr)
		: NoReg);
}

	/* CogSimStackNativeEntry>>#nativeRegisterSecondOrNone */
static sqInt NoDbgRegParms
nativeRegisterSecondOrNone(CogSimStackNativeEntry * self_in_nativeRegisterSecondOrNone)
{
	return (((self_in_nativeRegisterSecondOrNone->type)) == SSRegisterPair
		? (self_in_nativeRegisterSecondOrNone->registerSecond)
		: NoReg);
}

	/* CogSimStackNativeEntry>>#nativeStackPopToReg: */
static void NoDbgRegParms
nativeStackPopToReg(CogSimStackNativeEntry * self_in_nativeStackPopToReg, sqInt reg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    sqInt literal;
    sqInt literal1;
    sqInt literal2;
    sqInt literal3;

	assert((self_in_nativeStackPopToReg->spilled));
	switch ((self_in_nativeStackPopToReg->type)) {
	case SSSpillNative:
		/* begin checkQuickConstant:forInstruction: */
		literal = -((self_in_nativeStackPopToReg->offset));
		anInstruction = genoperandoperandoperand(MoveMwrR, -((self_in_nativeStackPopToReg->offset)), FPReg, reg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(literal));
		}
		break;
	case SSSpillInt64:
		assert(BytesPerWord == 8);
		/* begin checkQuickConstant:forInstruction: */
		literal1 = -((self_in_nativeStackPopToReg->offset));
		anInstruction1 = genoperandoperandoperand(MoveMwrR, -((self_in_nativeStackPopToReg->offset)), FPReg, reg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(literal1));
		}
		break;
	case SSSpillFloat32:
		/* begin checkQuickConstant:forInstruction: */
		literal2 = -((self_in_nativeStackPopToReg->offset));
		anInstruction2 = genoperandoperandoperand(MoveM32rRs, -((self_in_nativeStackPopToReg->offset)), FPReg, reg);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(literal2));
		}
		break;
	case SSSpillFloat64:
		/* begin checkQuickConstant:forInstruction: */
		literal3 = -((self_in_nativeStackPopToReg->offset));
		anInstruction3 = genoperandoperandoperand(MoveM64rRd, -((self_in_nativeStackPopToReg->offset)), FPReg, reg);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral(literal3));
		}
		break;
	default:
		error("Case not found and no otherwise clause");
	}
}

	/* CogSimStackNativeEntry>>#nativeStackPopToReg:secondReg: */
static void NoDbgRegParms
nativeStackPopToRegsecondReg(CogSimStackNativeEntry * self_in_nativeStackPopToRegsecondReg, sqInt reg, sqInt secondReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt literal;
    sqInt literal1;

	assert((self_in_nativeStackPopToRegsecondReg->spilled));
	switch ((self_in_nativeStackPopToRegsecondReg->type)) {
	case SSSpillInt64:
		/* begin checkQuickConstant:forInstruction: */
		literal = (-((self_in_nativeStackPopToRegsecondReg->offset))) + 4;
		anInstruction = genoperandoperandoperand(MoveMwrR, (-((self_in_nativeStackPopToRegsecondReg->offset))) + 4, FPReg, reg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(literal));
		}
		/* begin checkQuickConstant:forInstruction: */
		literal1 = -((self_in_nativeStackPopToRegsecondReg->offset));
		anInstruction1 = genoperandoperandoperand(MoveMwrR, -((self_in_nativeStackPopToRegsecondReg->offset)), FPReg, secondReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(literal1));
		}
		break;
	default:
		error("Case not found and no otherwise clause");
	}
}

	/* CogSimStackNativeEntry>>#spillingNeedsScratchRegister */
static sqInt NoDbgRegParms
spillingNeedsScratchRegister(CogSimStackNativeEntry * self_in_spillingNeedsScratchRegister)
{
	if (!((self_in_spillingNeedsScratchRegister->spilled))) {
		switch ((self_in_spillingNeedsScratchRegister->type)) {
		case SSConstantInt32:
		case SSConstantInt64:
		case SSConstantFloat32:
		case SSConstantFloat64:
		case SSConstantNativePointer:
			return 1;

		default:
			return 0;

		}
	}
	return 0;
}

	/* CogSimStackNativeEntry>>#stackSpillSize */
static sqInt NoDbgRegParms
stackSpillSize(CogSimStackNativeEntry * self_in_stackSpillSize)
{
	switch ((self_in_stackSpillSize->type)) {
	case SSConstantInt64:
	case SSConstantFloat64:
	case SSRegisterDoubleFloat:
	case SSRegisterPair:
	case SSSpillFloat64:
	case SSSpillInt64:
		return 8;

	default:
		return BytesPerOop;

	}
	return 0;
}

	/* CogSSBytecodeFixup>>#isMergeFixup */
static sqInt NoDbgRegParms
isMergeFixup(BytecodeFixup * self_in_isMergeFixup)
{
	return (((usqInt)((self_in_isMergeFixup->targetInstruction)))) == NeedsMergeFixupFlag;
}


/*	Allocate an unsharable Literal instruction for the literal and answer it. */

	/* OutOfLineLiteralsManager>>#allocateLiteral: */
static AbstractInstruction * NoDbgRegParms
allocateLiteral(sqInt aLiteral)
{
    AbstractInstruction *existingInst;
    sqInt i;
    sqInt iLimiT;
    sqInt initialNumLiterals;
    AbstractInstruction *litInst;
    AbstractInstruction *newInst;
    AbstractInstruction *newLiterals;

	if (nextLiteralIndex >= literalsSize) {
		/* begin allocateLiterals: */
		initialNumLiterals = literalsSize + 8;
		if (initialNumLiterals > literalsSize) {

			/* Must copy across state (not using realloc, cuz...) and
			   must also update existing instructions to refer to the new ones...
			   It's either this or modify all generation routines to be able to retry
			   with more literals after running out of literals. */
			newLiterals = calloc(initialNumLiterals, sizeof(CogAbstractInstruction));
			if (!(literals == null)) {
				for (i = 0; i < nextLiteralIndex; i += 1) {
					existingInst = literalInstructionAt(i);
					newInst = (&(newLiterals[i]));
					cloneLiteralFrom(newInst, existingInst);
					assert(((existingInst->dependent)) == null);
					(existingInst->dependent = newInst);
				}
				for (i = 0, iLimiT = (opcodeIndex - 1); i <= iLimiT; i += 1) {
					existingInst = abstractInstructionAt(i);
					if ((((existingInst->dependent)) != null)
					 && (((((existingInst->dependent))->opcode)) == Literal)) {
						(existingInst->dependent = (((existingInst->dependent))->dependent));
					}
				}
			}
			free(literals);
			literals = newLiterals;
			literalsSize = initialNumLiterals;
		}
	}
	litInst = literalInstructionAt(nextLiteralIndex);
	initializeUniqueLiteral(litInst, aLiteral);

	/* Record the opcodeIndex of the first dependent instruction (the first instruction that references an out-of-line literal) */
	nextLiteralIndex += 1;
	if (firstOpcodeIndex > opcodeIndex) {
		firstOpcodeIndex = opcodeIndex - 1;
	}
	return litInst;
}

	/* OutOfLineLiteralsManager>>#checkLiteral:forInstruction: */
static AbstractInstruction * NoDbgRegParms
checkLiteralforInstruction(sqInt literal, AbstractInstruction *anInstruction)
{
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(literal));
	}
	return anInstruction;
}

	/* OutOfLineLiteralsManager>>#checkQuickConstant:forInstruction: */
static AbstractInstruction * NoDbgRegParms
checkQuickConstantforInstruction(sqInt literal, AbstractInstruction *anInstruction)
{
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(literal));
	}
	return anInstruction;
}


/*	Output all pending literal instructions, making the originals dependents
	on the generated ones
	so that a later pass will copy the address of each generated literal inst
	to its original in literals,
	and hence allow the instruction using the literal to compute the correct
	address.. 
 */

	/* OutOfLineLiteralsManager>>#dumpLiterals: */
static sqInt NoDbgRegParms
dumpLiterals(sqInt generateBranchAround)
{
    sqInt i;
    sqInt index;
    AbstractInstruction *jump;
    AbstractInstruction *litInst;

	jump = ((AbstractInstruction *) 0);
	if (generateBranchAround) {
		/* begin Jump: */
		jump = genoperand(Jump, ((sqInt)0));
	}
	for (i = lastDumpedLiteralIndex; i < nextLiteralIndex; i += 1) {
		litInst = literalInstructionAt(i);
		((genoperand(Literal, ((litInst->operands))[0]))->dependent = litInst);
		/* begin setLiteralOpcodeIndex: */
		index = opcodeIndex;
		assert(((litInst->opcode)) == Literal);
		((litInst->operands))[2] = index;
	}
	if (generateBranchAround) {
		jmpTarget(jump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	}
	/* begin getOpcodeIndex */
	firstOpcodeIndex = opcodeIndex;
	lastDumpedLiteralIndex = nextLiteralIndex;
	return 0;
}


/*	A literal is in range if its opcode index is within
	outOfLineLiteralOpcodeLimit, or if its index has yet to be assigned. */

	/* OutOfLineLiteralsManager>>#literalInstructionInRange: */
static sqInt NoDbgRegParms
literalInstructionInRange(AbstractInstruction *litInst)
{
    sqInt opcodeIdx;

	/* begin literalOpcodeIndex */
	assert(((litInst->opcode)) == Literal);
	opcodeIdx = ((sqInt)(((litInst->operands))[2]));
	return ((((sqInt)opcodeIdx)) < 0)
	 || ((assert((getOpcodeIndex()) >= opcodeIdx),
	(opcodeIndex - opcodeIdx) < (outOfLineLiteralOpcodeLimit(backEnd()))));
}


/*	Search for a Literal instruction that is in-range and answer it. Otherwise
	allocate a new sharable Literal instruction for the literal and answer it. */

	/* OutOfLineLiteralsManager>>#locateLiteral: */
static AbstractInstruction * NoDbgRegParms
locateLiteral(sqInt aLiteral)
{
    AbstractInstruction *existingInst;
    sqInt i;
    sqInt i1;
    sqInt iLimiT;
    sqInt initialNumLiterals;
    AbstractInstruction *litInst;
    AbstractInstruction *newInst;
    AbstractInstruction *newLiterals;

	for (i = 0; i < nextLiteralIndex; i += 1) {
		litInst = literalInstructionAt(i);
		if (((((litInst->operands))[0]) == aLiteral)
		 && (((assert(((litInst->opcode)) == Literal),
		(((((litInst->operands))[1]) & 1) != 0)))
		 && (literalInstructionInRange(litInst)))) {
			return litInst;
		}
	}
	if (nextLiteralIndex >= literalsSize) {
		/* begin allocateLiterals: */
		initialNumLiterals = literalsSize + 8;
		if (initialNumLiterals > literalsSize) {

			/* Must copy across state (not using realloc, cuz...) and
			   must also update existing instructions to refer to the new ones...
			   It's either this or modify all generation routines to be able to retry
			   with more literals after running out of literals. */
			newLiterals = calloc(initialNumLiterals, sizeof(CogAbstractInstruction));
			if (!(literals == null)) {
				for (i1 = 0; i1 < nextLiteralIndex; i1 += 1) {
					existingInst = literalInstructionAt(i1);
					newInst = (&(newLiterals[i1]));
					cloneLiteralFrom(newInst, existingInst);
					assert(((existingInst->dependent)) == null);
					(existingInst->dependent = newInst);
				}
				for (i1 = 0, iLimiT = (opcodeIndex - 1); i1 <= iLimiT; i1 += 1) {
					existingInst = abstractInstructionAt(i1);
					if ((((existingInst->dependent)) != null)
					 && (((((existingInst->dependent))->opcode)) == Literal)) {
						(existingInst->dependent = (((existingInst->dependent))->dependent));
					}
				}
			}
			free(literals);
			literals = newLiterals;
			literalsSize = initialNumLiterals;
		}
	}
	litInst = literalInstructionAt(nextLiteralIndex);
	initializeSharableLiteral(litInst, aLiteral);

	/* Record the opcodeIndex of the first dependent instruction (the first instruction that references an out-of-line literal) */
	nextLiteralIndex += 1;
	if (firstOpcodeIndex > opcodeIndex) {
		firstOpcodeIndex = opcodeIndex - 1;
	}
	return litInst;
}

	/* OutOfLineLiteralsManager>>#mustDumpLiterals: */
static sqInt NoDbgRegParms
mustDumpLiterals(sqInt currentOpcodeIndex)
{
	return (currentOpcodeIndex >= firstOpcodeIndex)
	 && ((currentOpcodeIndex - firstOpcodeIndex) >= (outOfLineLiteralOpcodeLimit(backEnd())));
}

	/* SimpleStackBasedCogit>>#cogMethodHasExternalPrim: */
sqInt
cogMethodHasExternalPrim(CogMethod *aCogMethod)
{
    sqInt primIndex;

	primIndex = primitiveIndexOfMethodheader((aCogMethod->methodObject), (aCogMethod->methodHeader));
	return (primIndex == PrimNumberExternalCall)
	 || (primIndex == PrimNumberFFICall);
}

	/* SimpleStackBasedCogit>>#cogMethodHasMachineCodePrim: */
sqInt
cogMethodHasMachineCodePrim(CogMethod *aCogMethod)
{
    sqInt primIndex;

	primIndex = primitiveIndexOfMethodheader((aCogMethod->methodObject), (aCogMethod->methodHeader));
	return (((primIndex >= 1) && (primIndex <= MaxCompiledPrimitiveIndex)))
	 && ((((primitiveGeneratorTable[primIndex]).primitiveGenerator)) != null);
}


/*	Compile the jump instruction(s) at the end of the method that dispatch to
	each block body.
 */

	/* SimpleStackBasedCogit>>#compileBlockDispatch */
static sqInt
compileBlockDispatch(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *jumpSkip;

	assert(blockCount > 0);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, 0, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	blockEntryNoContextSwitch = anInstruction;
	/* begin Jump: */
	jumpSkip = genoperand(Jump, ((sqInt)0));
	/* begin MoveR:R: */
	blockEntryLabel = genoperandoperand(MoveRR, ReceiverResultReg, SendNumArgsReg);
	jmpTarget(jumpSkip, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	if (blockCount > 1) {
		genLoadSlotsourceRegdestReg(ClosureStartPCIndex, ReceiverResultReg, TempReg);
	}
	compileBlockDispatchFromto(0, blockCount - 1);
	return 0;
}


/*	After pushing the temporaries but before the stack limit check a primitive
	method needs to fetch the error code, if any. If the primitive has failed,
	call the trampoline
	that will assign it to the last temp. */

	/* SimpleStackBasedCogit>>#compileGetErrorCode */
static void
compileGetErrorCode(void)
{
    AbstractInstruction *abstractInstruction;
    sqInt address;
    AbstractInstruction *anInstruction;
    AbstractInstruction *jmpNoError;

	/* begin MoveAw:R: */
	address = primFailCodeAddress();
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(address, genoperandoperand(MoveAwR, address, TempReg));
	flag("ask concrete code gen if move sets condition codes?");
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(CmpCqR, 0, TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	/* begin JumpZero: */
	jmpNoError = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	addDependent(methodLabel, annotateAbsolutePCRef(gMoveCwR(((sqInt)methodLabel), ClassReg)));
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceReapAndResetErrorCodeTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	jmpTarget(jmpNoError, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
}

	/* SimpleStackBasedCogit>>#compileInterpreterPrimitive */
static sqInt
compileInterpreterPrimitive(void)
{
    sqInt flags;
    void (*primitiveRoutine)(void);

	flags = 0;
	primitiveRoutine = functionPointerForCompiledMethodprimitiveIndexprimitivePropertyFlagsInto(methodObj, primitiveIndex, (&flags));
	if (((flags & PrimCallOnSmalltalkStack) != 0)) {
		return compileOnStackExternalPrimitiveflags(primitiveRoutine, flags);
	}
	return compileInterpreterPrimitiveflags(primitiveRoutine, flags);
}


/*	Compile a call to an interpreter primitive. Call the C routine with the
	usual stack-switching dance, test the primFailCode and then either
	return on success or continue to the method body. */

	/* SimpleStackBasedCogit>>#compileInterpreterPrimitive:flags: */
static sqInt NoDbgRegParms
compileInterpreterPrimitiveflags(void (*primitiveRoutine)(void), sqInt flags)
{
    sqInt address;
    sqInt address4;
    sqInt address5;
    sqInt address6;
    sqInt address7;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *continueAfterProfileSample;
    AbstractInstruction *jmp;
    sqInt offset;
    sqInt offset1;
    sqInt retpc;

	assert(!((registerisInMask(VarBaseReg, ABICallerSavedRegisterMask))));
	genExternalizePointersForPrimitiveCall();
	/* begin genLoadCStackPointersForPrimCall */
	if (cFramePointerInUse) {
		genLoadCStackPointers(backEnd);
	}
	else {
		genLoadCStackPointer(backEnd);
	}
	if (recordPrimTraceForMethod(methodObj)) {
		genFastPrimTraceUsingand(ClassReg, SendNumArgsReg);
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperand(MoveCqR, 0, TempReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(0));
	}
	/* begin MoveR:Aw: */
	address4 = primFailCodeAddress();
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(address4, genoperandoperand(MoveRAw, TempReg, address4));
	if (methodOrBlockNumArgs != 0) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(AddCqR, methodOrBlockNumArgs, TempReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(methodOrBlockNumArgs));
		}
	}
	/* begin MoveR:Aw: */
	address5 = argumentCountAddress();
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(address5, genoperandoperand(MoveRAw, TempReg, address5));
	if (((flags & PrimCallNeedsNewMethod) != 0)) {
		genLoadNewMethod();
	}
	/* begin PrefetchAw: */
	address6 = primFailCodeAddress();
	/* begin gen:literal: */
	checkLiteralforInstruction(address6, genoperand(PrefetchAw, address6));
	if (((flags & PrimCallMayEndureCodeCompaction) != 0)) {

		/* The ceActivateFailingPrimitiveMethod: machinery can't handle framelessness. */
		needsFrame = 1;
		genMarshallNArgsargargargarg(backEnd, 0, null, null, null, null);
		/* begin genSubstituteReturnAddress: */
		retpc = (((flags & PrimCallCollectsProfileSamples) != 0)
			? cePrimReturnEnterCogCodeProfiling
			: cePrimReturnEnterCogCode);
		/* begin gen:literal:operand: */
		checkLiteralforInstruction(retpc, genoperandoperand(MoveCwR, retpc, LR));
		/* begin gen:literal: */
		checkLiteralforInstruction(((sqInt)(((sqInt)primitiveRoutine))), genoperand(JumpFull, ((sqInt)(((sqInt)primitiveRoutine)))));
		return 0;
	}
	genMarshallNArgsargargargarg(backEnd, 0, null, null, null, null);
	/* begin gen:literal: */
	checkLiteralforInstruction(((sqInt)primitiveRoutine), genoperand(CallFull, ((sqInt)primitiveRoutine)));
	/* begin genRemoveNArgsFromStack: */
	assert(0 <= 4);
	maybeCompileRetryOfonPrimitiveFailflags(primitiveRoutine, primitiveIndex, flags);
	genLoadStackPointersForPrimCall(backEnd, ClassReg);
	/* begin MoveAw:R: */
	address = instructionPointerAddress();
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(address, genoperandoperand(MoveAwR, address, LinkReg));
	/* begin MoveAw:R: */
	address7 = primFailCodeAddress();
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(address7, genoperandoperand(MoveAwR, address7, TempReg));
	flag("ask concrete code gen if move sets condition codes?");
	/* begin checkQuickConstant:forInstruction: */
	anInstruction4 = genoperandoperand(CmpCqR, 0, TempReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(0));
	}
	/* begin JumpNonZero: */
	jmp = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin MoveMw:r:R: */
	offset = 0;
	/* begin checkQuickConstant:forInstruction: */
	anInstruction5 = genoperandoperandoperand(MoveMwrR, offset, SPReg, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(offset));
	}
	continueAfterProfileSample = anInstruction5;
	/* begin RetN: */
	genoperand(RetN, BytesPerWord);
	jmpTarget(jmp, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin MoveMw:r:R: */
	offset1 = BytesPerWord * (methodOrBlockNumArgs + (0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction6 = genoperandoperandoperand(MoveMwrR, offset1, SPReg, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(offset1));
	}
	return 0;
}


/*	Compile a fast call of a C primitive using the current stack page,
	avoiding the stack switch except on failure.
	This convention still uses stackPointer and argumentCount to access
	operands. Push all operands to the stack,
	assign stackPointer, argumentCount, and zero primFailCode. Make the call
	(saving a LinkReg if required).
	Test for failure and return. On failure on Spur, if there is an accessor
	depth, assign framePointer and newMethod,
	do the stack switch, call checkForAndFollowForwardedPrimitiveState, and
	loop back if forwarders are found.
	Fall through to frame build. */

	/* SimpleStackBasedCogit>>#compileOnStackExternalPrimitive:flags: */
static sqInt NoDbgRegParms
compileOnStackExternalPrimitiveflags(void (*primitiveRoutine)(void), sqInt flags)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    sqInt address;
    sqInt address1;
    sqInt address2;
    sqInt address3;
    sqInt address5;
    sqInt address6;
    sqInt address7;
    sqInt address8;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt calleeSavedRegisterMask;
    AbstractInstruction *continueAfterProfileSample;
    AbstractInstruction *jmpFail;
    sqInt linkRegSaveRegister;
    sqInt offset;
    AbstractInstruction *retry;
    AbstractInstruction *skip;
    sqInt spRegSaveRegister;

	linkRegSaveRegister = 0;
	assert(((flags & PrimCallOnSmalltalkStack) != 0));
	assert(!((registerisInMask(VarBaseReg, ABICallerSavedRegisterMask))));
	if (recordFastCCallPrimTraceForMethod(methodObj)) {
		genFastPrimTraceUsingand(ClassReg, SendNumArgsReg);
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction9 = genoperandoperand(MoveCqR, 0, TempReg);
	if (usesOutOfLineLiteral(anInstruction9)) {
		(anInstruction9->dependent = locateLiteral(0));
	}
	/* begin MoveR:Aw: */
	address5 = primFailCodeAddress();
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(address5, genoperandoperand(MoveRAw, TempReg, address5));
	if (methodOrBlockNumArgs != 0) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(AddCqR, methodOrBlockNumArgs, TempReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(methodOrBlockNumArgs));
		}
	}
	/* begin MoveR:Aw: */
	address6 = argumentCountAddress();
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(address6, genoperandoperand(MoveRAw, TempReg, address6));
	genExternalizeStackPointerForFastPrimitiveCall();
	calleeSavedRegisterMask = ((ABICalleeSavedRegisterMask | ((1U << ClassReg))) - ((1U << ClassReg)));
	linkRegSaveRegister = availableRegisterOrNoneIn(calleeSavedRegisterMask);
	assert(!((linkRegSaveRegister == NoReg)));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, LinkReg, linkRegSaveRegister);
	calleeSavedRegisterMask = ((calleeSavedRegisterMask | (((linkRegSaveRegister < 0) ? (((usqInt)(1)) >> (-linkRegSaveRegister)) : (1U << linkRegSaveRegister)))) - (((linkRegSaveRegister < 0) ? (((usqInt)(1)) >> (-linkRegSaveRegister)) : (1U << linkRegSaveRegister))));
	spRegSaveRegister = NoReg;
	/* begin Label */
	retry = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	if (((flags & PrimCallOnSmalltalkStackAlign2x) != 0)) {
		gAndCqRR((-1 - (((BytesPerWord * 2) - 1))), SPReg, NativeSPReg);
	}
	else {
			}
	genMarshallNArgsargargargarg(backEnd, 0, null, null, null, null);
	if (((!(flags & PrimCallIsExternalCall)))
	 && (isWithinCallRange(backEnd, ((sqInt)primitiveRoutine)))) {
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, ((sqInt)primitiveRoutine));
		(abstractInstruction->annotation = IsRelativeCall);
	}
	else {
		/* begin gen:literal: */
		checkLiteralforInstruction(((sqInt)primitiveRoutine), genoperand(CallFull, ((sqInt)primitiveRoutine)));
	}
	/* begin genRemoveNArgsFromStack: */
	assert(0 <= 4);
	/* begin MoveAw:R: */
	address7 = primFailCodeAddress();
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(address7, genoperandoperand(MoveAwR, address7, TempReg));
	if (spRegSaveRegister != NoReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, spRegSaveRegister, SPReg);
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction10 = genoperandoperand(CmpCqR, 0, TempReg);
	if (usesOutOfLineLiteral(anInstruction10)) {
		(anInstruction10->dependent = locateLiteral(0));
	}
	/* begin JumpNonZero: */
	jmpFail = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin MoveAw:R: */
	address8 = stackPointerAddress();
	/* begin gen:literal:operand: */
	continueAfterProfileSample = checkLiteralforInstruction(address8, genoperandoperand(MoveAwR, address8, TempReg));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperandoperand(MoveMwrR, 0, TempReg, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(0));
	}
	gAddCqRR(BytesPerWord, TempReg, SPReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, linkRegSaveRegister, LinkReg);
	/* begin RetN: */
	genoperand(RetN, 0);
	jmpTarget(jmpFail, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	if ((accessorDepthForPrimitiveMethod(methodObj)) >= 0) {

		/* Given that following primitive state to the accessor depth is recursive, we're asking for
		   trouble if we run the fixup on the Smalltalk stack page.  Run it on the full C stack instead.
		   This won't be a performance issue since primitive failure should be very rare. */
		/* begin MoveR:Aw: */
		address = framePointerAddress();
		/* begin gen:operand:literal: */
		checkLiteralforInstruction(address, genoperandoperand(MoveRAw, FPReg, address));
		/* begin MoveCw:R: */
		checkLiteralforInstruction(((sqInt)primitiveRoutine), genoperandoperand(MoveCwR, ((sqInt)primitiveRoutine), TempReg));
		/* begin MoveR:Aw: */
		address1 = primitiveFunctionPointerAddress();
		/* begin gen:operand:literal: */
		checkLiteralforInstruction(address1, genoperandoperand(MoveRAw, TempReg, address1));
		genLoadNewMethod();
		/* begin genLoadCStackPointersForPrimCall */
		if (cFramePointerInUse) {
			genLoadCStackPointers(backEnd);
		}
		else {
			genLoadCStackPointer(backEnd);
		}
		genMarshallNArgsargargargarg(backEnd, 0, 0, 0, 0, 0);
		if (isWithinCallRange(backEnd, ((usqIntptr_t)checkForAndFollowForwardedPrimitiveState))) {
			/* begin CallRT: */
			abstractInstruction1 = genoperand(Call, ((usqIntptr_t)checkForAndFollowForwardedPrimitiveState));
			(abstractInstruction1->annotation = IsRelativeCall);
		}
		else {
			/* begin gen:literal: */
			checkLiteralforInstruction(((usqIntptr_t)checkForAndFollowForwardedPrimitiveState), genoperand(CallFull, ((usqIntptr_t)checkForAndFollowForwardedPrimitiveState)));
		}
		genLoadStackPointersForPrimCall(backEnd, ClassReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction5 = genoperandoperand(CmpCqR, 0, ABIResultReg);
		if (usesOutOfLineLiteral(anInstruction5)) {
			(anInstruction5->dependent = locateLiteral(0));
		}
		/* begin JumpZero: */
		skip = genConditionalBranchoperand(JumpZero, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction6 = genoperandoperand(MoveCqR, 0, TempReg);
		if (usesOutOfLineLiteral(anInstruction6)) {
			(anInstruction6->dependent = locateLiteral(0));
		}
		/* begin MoveR:Aw: */
		address2 = primFailCodeAddress();
		/* begin gen:operand:literal: */
		checkLiteralforInstruction(address2, genoperandoperand(MoveRAw, TempReg, address2));
		/* begin Jump: */
		genoperand(Jump, ((sqInt)retry));
		jmpTarget(skip, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	}
	else {

		/* must reload SPReg to undo any alignment change, */
		if (((flags & PrimCallOnSmalltalkStackAlign2x) != 0)) {
			/* begin MoveAw:R: */
			address3 = stackPointerAddress();
			/* begin gen:literal:operand: */
			checkLiteralforInstruction(address3, genoperandoperand(MoveAwR, address3, SPReg));
		}
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, linkRegSaveRegister, LinkReg);
	if (((ABICallerSavedRegisterMask & ((1U << ReceiverResultReg))) != 0)) {
		/* begin MoveMw:r:R: */
		offset = (methodOrBlockNumArgs + (0)) * BytesPerWord;
		/* begin checkQuickConstant:forInstruction: */
		anInstruction8 = genoperandoperandoperand(MoveMwrR, offset, SPReg, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction8)) {
			(anInstruction8->dependent = locateLiteral(offset));
		}
	}
	return 0;
}


/*	Compile one method cache probe in an OpenPIC's lookup of selector.
	Answer the jump taken if the selector probe fails.
	The class tag of the receiver must be in SendNumArgsReg. ClassReg and
	TempReg are used as scratch registers.
	On a hit, the offset of the entry is in ClassReg. */

	/* SimpleStackBasedCogit>>#compileOpenPICMethodCacheProbeFor:withShift:baseRegOrNone: */
static AbstractInstruction * NoDbgRegParms
compileOpenPICMethodCacheProbeForwithShiftbaseRegOrNone(sqInt selector, sqInt shift, sqInt baseRegOrNone)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *jumpSelectorMiss;
    sqInt offset;
    sqInt offset1;

	/* begin MoveR:R: */
	genoperandoperand(MoveRR, SendNumArgsReg, ClassReg);
	maybeShiftClassTagRegisterForMethodCacheProbe(ClassReg);
	annotateobjRef(gXorCwR(selector, ClassReg), selector);
	assert(shift <= (shiftForWord()));
	if (shift < (shiftForWord())) {
		/* begin LogicalShiftLeftCq:R: */
		genoperandoperand(LogicalShiftLeftCqR, (shiftForWord()) - shift, ClassReg);
	}
	/* begin AndCq:R: */
	anInstruction4 = genoperandoperand(AndCqR, ((int)((usqInt)(MethodCacheMask) << (shiftForWord()))), ClassReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(((int)((usqInt)(MethodCacheMask) << (shiftForWord())))));
	}
	if (baseRegOrNone == NoReg) {
		/* begin MoveMw:r:R: */
		offset = (methodCacheAddress()) + (((int)((usqInt)(MethodCacheSelector) << (shiftForWord()))));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperandoperand(MoveMwrR, offset, ClassReg, TempReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(offset));
		}
	}
	else {
		/* begin AddR:R: */
		genoperandoperand(AddRR, baseRegOrNone, ClassReg);
		/* begin MoveMw:r:R: */
		anInstruction1 = genoperandoperandoperand(MoveMwrR, ((int)((usqInt)(MethodCacheSelector) << (shiftForWord()))), ClassReg, TempReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(((int)((usqInt)(MethodCacheSelector) << (shiftForWord())))));
		}
	}
	annotateobjRef(checkLiteralforInstruction(selector, genoperandoperand(CmpCwR, selector, TempReg)), selector);
	/* begin JumpNonZero: */
	jumpSelectorMiss = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	if (baseRegOrNone == NoReg) {
		/* begin MoveMw:r:R: */
		offset1 = (methodCacheAddress()) + (((int)((usqInt)(MethodCacheClass) << (shiftForWord()))));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction2 = genoperandoperandoperand(MoveMwrR, offset1, ClassReg, TempReg);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(offset1));
		}
	}
	else {
		/* begin MoveMw:r:R: */
		anInstruction3 = genoperandoperandoperand(MoveMwrR, ((int)((usqInt)(MethodCacheClass) << (shiftForWord()))), ClassReg, TempReg);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral(((int)((usqInt)(MethodCacheClass) << (shiftForWord())))));
		}
	}
	/* begin CmpR:R: */
	assert(!((SendNumArgsReg == SPReg)));
	genoperandoperand(CmpRR, SendNumArgsReg, TempReg);
	return jumpSelectorMiss;
}


/*	Compile the code for an open PIC. Perform a probe of the first-level
	method lookup cache followed by a call of ceSendFromInLineCacheMiss: if
	the probe fails. */

	/* SimpleStackBasedCogit>>#compileOpenPIC:numArgs: */
static void NoDbgRegParms
compileOpenPICnumArgs(sqInt selector, sqInt numArgs)
{
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    sqInt cacheBaseReg;
    AbstractInstruction *itsAHit;
    AbstractInstruction *jumpBCMethod;
    AbstractInstruction *jumpClassMiss;
    AbstractInstruction *jumpSelectorMiss;
    sqInt offset;

	/* begin preenMethodLabel */
	(((((AbstractInstruction *) methodLabel))->operands))[1] = 0;
	compilePICAbort(numArgs);
	entry = genGetClassTagOfintoscratchReg(ReceiverResultReg, SendNumArgsReg, TempReg);
	flag("lookupInMethodCacheSel:classTag:");
	cacheBaseReg = NoReg;
	jumpSelectorMiss = compileOpenPICMethodCacheProbeForwithShiftbaseRegOrNone(selector, 0, cacheBaseReg);
	/* begin JumpNonZero: */
	jumpClassMiss = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin MoveMw:r:R: */
	offset = (cacheBaseReg == NoReg
		? (methodCacheAddress()) + (((int)((usqInt)(MethodCacheMethod) << (shiftForWord()))))
		: ((int)((usqInt)(MethodCacheMethod) << (shiftForWord()))));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperandoperand(MoveMwrR, offset, ClassReg, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(offset));
	}
	itsAHit = anInstruction1;
	genLoadSlotsourceRegdestReg(HeaderIndex, SendNumArgsReg, ClassReg);
	jumpBCMethod = genJumpImmediate(ClassReg);
	jmpTarget(jumpBCMethod, picInterpretAbort);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(AddCqR, cmNoCheckEntryOffset, ClassReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(cmNoCheckEntryOffset));
	}
	/* begin JumpR: */
	genoperand(JumpR, ClassReg);
	jmpTarget(jumpSelectorMiss, jmpTarget(jumpClassMiss, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	jumpSelectorMiss = compileOpenPICMethodCacheProbeForwithShiftbaseRegOrNone(selector, 1, cacheBaseReg);
	/* begin JumpZero: */
	genConditionalBranchoperand(JumpZero, ((sqInt)itsAHit));
	jmpTarget(jumpSelectorMiss, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	jumpSelectorMiss = compileOpenPICMethodCacheProbeForwithShiftbaseRegOrNone(selector, 2, cacheBaseReg);
	/* begin JumpZero: */
	genConditionalBranchoperand(JumpZero, ((sqInt)itsAHit));
	jmpTarget(jumpSelectorMiss, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	genPushRegisterArgsForNumArgsscratchReg(backEnd, numArgs, SendNumArgsReg);
	genSmalltalkToCStackSwitch(1);
	addDependent(methodLabel, annotateAbsolutePCRef(gMoveCwR(((sqInt)methodLabel), SendNumArgsReg)));
	compileCallFornumArgsargargargargresultRegregsToSave(ceSendFromInLineCacheMiss, 1, SendNumArgsReg, null, null, null, NoReg, 0 /* emptyRegisterMask */);
}


/*	Compile one method cache probe in a perform: primitive's lookup of
	selector. Answer the jump taken if the selector probe fails. */

	/* SimpleStackBasedCogit>>#compilePerformMethodCacheProbeFor:withShift:baseRegOrNone: */
static AbstractInstruction * NoDbgRegParms
compilePerformMethodCacheProbeForwithShiftbaseRegOrNone(sqInt selectorReg, sqInt shift, sqInt baseRegOrNone)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *jumpSelectorMiss;
    sqInt offset;
    sqInt offset1;

	/* begin MoveR:R: */
	genoperandoperand(MoveRR, SendNumArgsReg, ClassReg);
	maybeShiftClassTagRegisterForMethodCacheProbe(ClassReg);
	/* begin XorR:R: */
	genoperandoperand(XorRR, selectorReg, ClassReg);
	assert(shift <= (shiftForWord()));
	if (shift < (shiftForWord())) {
		/* begin LogicalShiftLeftCq:R: */
		genoperandoperand(LogicalShiftLeftCqR, (shiftForWord()) - shift, ClassReg);
	}
	/* begin AndCq:R: */
	anInstruction4 = genoperandoperand(AndCqR, ((int)((usqInt)(MethodCacheMask) << (shiftForWord()))), ClassReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(((int)((usqInt)(MethodCacheMask) << (shiftForWord())))));
	}
	if (baseRegOrNone == NoReg) {
		/* begin MoveMw:r:R: */
		offset = (methodCacheAddress()) + (((int)((usqInt)(MethodCacheSelector) << (shiftForWord()))));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperandoperand(MoveMwrR, offset, ClassReg, TempReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(offset));
		}
	}
	else {
		/* begin AddR:R: */
		genoperandoperand(AddRR, baseRegOrNone, ClassReg);
		/* begin MoveMw:r:R: */
		anInstruction1 = genoperandoperandoperand(MoveMwrR, ((int)((usqInt)(MethodCacheSelector) << (shiftForWord()))), ClassReg, TempReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(((int)((usqInt)(MethodCacheSelector) << (shiftForWord())))));
		}
	}
	/* begin CmpR:R: */
	assert(!((selectorReg == SPReg)));
	genoperandoperand(CmpRR, selectorReg, TempReg);
	/* begin JumpNonZero: */
	jumpSelectorMiss = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	if (baseRegOrNone == NoReg) {
		/* begin MoveMw:r:R: */
		offset1 = (methodCacheAddress()) + (((int)((usqInt)(MethodCacheClass) << (shiftForWord()))));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction2 = genoperandoperandoperand(MoveMwrR, offset1, ClassReg, TempReg);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(offset1));
		}
	}
	else {
		/* begin MoveMw:r:R: */
		anInstruction3 = genoperandoperandoperand(MoveMwrR, ((int)((usqInt)(MethodCacheClass) << (shiftForWord()))), ClassReg, TempReg);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral(((int)((usqInt)(MethodCacheClass) << (shiftForWord())))));
		}
	}
	/* begin CmpR:R: */
	assert(!((SendNumArgsReg == SPReg)));
	genoperandoperand(CmpRR, SendNumArgsReg, TempReg);
	return jumpSelectorMiss;
}


/*	Compile a primitive. If possible, performance-critical primitives will
	be generated by their own routines (primitiveGenerator). Otherwise,
	if there is a primitive at all, we call the C routine with the usual
	stack-switching dance, test the primFailCode and then either return
	on success or continue to the method body. */

	/* SimpleStackBasedCogit>>#compilePrimitive */
static sqInt
compilePrimitive(void)
{
    sqInt code;
    sqInt flags;
    sqInt opcodeIndexAtPrimitive;
    PrimitiveDescriptor *primitiveDescriptor;
    void (*primitiveRoutine)(void);

	flags = 0;
	if (primitiveIndex == 0) {
		return 0;
	}
	if ((((primitiveDescriptor = primitiveGeneratorOrNil())) != null)
	 && ((((primitiveDescriptor->primitiveGenerator)) != null)
	 && ((((primitiveDescriptor->primNumArgs)) < 0)
	 || (((primitiveDescriptor->primNumArgs)) == (argumentCountOf(methodObj)))))) {

		/* Note opcodeIndex so that any arg load instructions
		   for unimplemented primitives can be discarded. */
		opcodeIndexAtPrimitive = opcodeIndex;
		code = ((primitiveDescriptor->primitiveGenerator))();
		if ((code < 0)
		 && (code != UnimplementedPrimitive)) {

			/* Generator failed, so no point continuing... */
			return code;
		}
		if (code == UnfailingPrimitive) {
			return 0;
		}
		if ((code == CompletePrimitive)
		 && (!(((primitiveIndexOfMethodheader(methodObj, methodHeader)) > 0)
		 && ((longStoreBytecodeForHeader(methodHeader)) == (fetchByteofObject((startPCOfMethodHeader(methodHeader)) + (sizeOfCallPrimitiveBytecode(methodHeader)), methodObj)))))) {
			return 0;
		}
		if (code == UnimplementedPrimitive) {
			opcodeIndex = opcodeIndexAtPrimitive;
		}
	}
	primitiveRoutine = functionPointerForCompiledMethodprimitiveIndexprimitivePropertyFlagsInto(methodObj, primitiveIndex, (&flags));
	if ((primitiveRoutine == 0)
	 || (primitiveRoutine == (((void (*)(void)) primitiveFail)))) {
		return genFastPrimFail();
	}
	if (((flags & PrimCallOnSmalltalkStack) != 0)) {
		return compileOnStackExternalPrimitiveflags(primitiveRoutine, flags);
	}
	return compileInterpreterPrimitiveflags(primitiveRoutine, flags);
}

	/* SimpleStackBasedCogit>>#extendedPushBytecode */
static sqInt
extendedPushBytecode(void)
{
    sqInt variableIndex;
    sqInt variableType;

	variableType = (((usqInt)(byte1)) >> 6) & 3;
	variableIndex = byte1 & 0x3F;
	if (variableType == 0) {
		return genPushReceiverVariable(variableIndex);
	}
	if (variableType == 1) {
		return genPushTemporaryVariable(variableIndex);
	}
	if (variableType == 2) {
		return genPushLiteralIndex(variableIndex);
	}
	return genPushLiteralVariable(variableIndex);
}

	/* SimpleStackBasedCogit>>#extendedStoreAndPopBytecode */
static sqInt
extendedStoreAndPopBytecode(void)
{
    AbstractInstruction *abstractInstruction;
    sqInt variableIndex;
    sqInt variableType;

	variableType = (((usqInt)(byte1)) >> 6) & 3;
	variableIndex = byte1 & 0x3F;
	if (variableType == 0) {
		return genStorePopReceiverVariableneedsStoreCheckneedsImmutabilityCheck(1, variableIndex, ((((ssTop())->type)) != SSConstant)
		 || ((isNonImmediate(((ssTop())->constant)))
		 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
	}
	if (variableType == 1) {
		genStorePopTemporaryVariable(1, variableIndex);
#    if IMMUTABILITY
		/* begin annotateBytecode: */
		abstractInstruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		(abstractInstruction->annotation = HasBytecodePC);
#    endif // IMMUTABILITY
		return 0;
	}
	if (variableType == 3) {
		return genStorePopLiteralVariableneedsStoreCheckneedsImmutabilityCheck(1, variableIndex, ((((ssTop())->type)) != SSConstant)
		 || ((isNonImmediate(((ssTop())->constant)))
		 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
	}
	return EncounteredUnknownBytecode;
}

	/* SimpleStackBasedCogit>>#extendedStoreBytecode */
static sqInt
extendedStoreBytecode(void)
{
    AbstractInstruction *abstractInstruction;
    sqInt variableIndex;
    sqInt variableType;

	variableType = (((usqInt)(byte1)) >> 6) & 3;
	variableIndex = byte1 & 0x3F;
	if (variableType == 0) {
		return genStorePopReceiverVariableneedsStoreCheckneedsImmutabilityCheck(0, variableIndex, ((((ssTop())->type)) != SSConstant)
		 || ((isNonImmediate(((ssTop())->constant)))
		 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
	}
	if (variableType == 1) {
		genStorePopTemporaryVariable(0, variableIndex);
#    if IMMUTABILITY
		/* begin annotateBytecode: */
		abstractInstruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		(abstractInstruction->annotation = HasBytecodePC);
#    endif // IMMUTABILITY
		return 0;
	}
	if (variableType == 3) {
		return genStorePopLiteralVariableneedsStoreCheckneedsImmutabilityCheck(0, variableIndex, ((((ssTop())->type)) != SSConstant)
		 || ((isNonImmediate(((ssTop())->constant)))
		 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
	}
	return EncounteredUnknownBytecode;
}

	/* SimpleStackBasedCogit>>#frameOffsetOfNativeFrameMark */
static sqInt
frameOffsetOfNativeFrameMark(void)
{
	return FoxMFReceiver - BytesPerWord;
}

	/* SimpleStackBasedCogit>>#frameOffsetOfNativeFramePointer */
static sqInt
frameOffsetOfNativeFramePointer(void)
{
	return FoxMFReceiver - (BytesPerWord * 3);
}

	/* SimpleStackBasedCogit>>#frameOffsetOfNativeStackPointer */
static sqInt
frameOffsetOfNativeStackPointer(void)
{
	return FoxMFReceiver - (BytesPerWord * 4);
}

	/* SimpleStackBasedCogit>>#frameOffsetOfPreviousNativeStackPointer */
static sqInt
frameOffsetOfPreviousNativeStackPointer(void)
{
	return FoxMFReceiver - (BytesPerWord * 2);
}

	/* SimpleStackBasedCogit>>#frameOffsetOfTemporary: */
static sqInt NoDbgRegParms
frameOffsetOfTemporary(sqInt index)
{
	return (index < methodOrBlockNumArgs
		? FoxCallerSavedIP + ((methodOrBlockNumArgs - index) * BytesPerWord)
		: (FoxMFReceiver - BytesPerWord) + ((methodOrBlockNumArgs - index) * BytesPerWord));
}


/*	Implemented with SistaCogit only */

	/* SimpleStackBasedCogit>>#genCallMappedInlinedPrimitive */
static sqInt
genCallMappedInlinedPrimitive(void)
{
	return EncounteredUnknownBytecode;
}

	/* SimpleStackBasedCogit>>#genDoubleFailIfZeroArgRcvr:arg: */
static AbstractInstruction * NoDbgRegParms
genDoubleFailIfZeroArgRcvrarg(int rcvrReg, int argReg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, 0, TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	/* begin ConvertR:Rd: */
	genoperandoperand(ConvertRRd, TempReg, DPFPReg2);
	/* begin CmpRd:Rd: */
	genoperandoperand(CmpRdRd, DPFPReg2, argReg);
	return gJumpFPEqual(0);
}


/*	Can use any of the first 32 literals for the selector and pass up to 7
	arguments. 
 */

	/* SimpleStackBasedCogit>>#genExtendedSendBytecode */
static sqInt
genExtendedSendBytecode(void)
{
	return genSendnumArgs(byte1 & 0x1F, ((usqInt)(byte1)) >> 5);
}

	/* SimpleStackBasedCogit>>#genExtendedSuperBytecode */
static sqInt
genExtendedSuperBytecode(void)
{
	return genSendSupernumArgs(byte1 & 0x1F, ((usqInt)(byte1)) >> 5);
}


/*	244		11110100	i i i i i i i i	Pop and Jump 0n False i i i i i i i i (+
	Extend B * 256, where Extend B >= 0)
 */

	/* SimpleStackBasedCogit>>#genExtJumpIfFalse */
static sqInt
genExtJumpIfFalse(void)
{
    sqInt distance;
    sqInt target;

	distance = byte1 + (((sqInt)((usqInt)(extB) << 8)));
	assert(distance == (v4LongForwardBranchDistance(generatorAt(byte0), bytecodePC, ((extA != 0
	? 1
	: 0)) + ((extB != 0
	? 1
	: 0)), methodObj)));
	extB = 0;
	numExtB = 0;
	target = (distance + 2) + bytecodePC;
	return genJumpIfto(falseObject(), target);
}


/*	243		11110011	i i i i i i i i	Pop and Jump 0n True i i i i i i i i (+
	Extend B * 256, where Extend B >= 0)
 */

	/* SimpleStackBasedCogit>>#genExtJumpIfTrue */
static sqInt
genExtJumpIfTrue(void)
{
    sqInt distance;
    sqInt target;

	distance = byte1 + (((sqInt)((usqInt)(extB) << 8)));
	assert(distance == (v4LongForwardBranchDistance(generatorAt(byte0), bytecodePC, ((extA != 0
	? 1
	: 0)) + ((extB != 0
	? 1
	: 0)), methodObj)));
	extB = 0;
	numExtB = 0;
	target = (distance + 2) + bytecodePC;
	return genJumpIfto(trueObject(), target);
}


/*	NewspeakV4: 221		11011101		Nop */
/*	SistaV1:		 91		01011011'		Nop */

	/* SimpleStackBasedCogit>>#genExtNopBytecode */
static sqInt
genExtNopBytecode(void)
{
	extA = (numExtB = (extB = 0));
	return 0;
}


/*	SistaV1:		233		11101001	iiiiiiii		Push Character #iiiiiiii (+ Extend A *
	256) 
 */

	/* SimpleStackBasedCogit>>#genExtPushCharacterBytecode */
static sqInt
genExtPushCharacterBytecode(void)
{
    sqInt value;

	value = byte1 + (((sqInt)((usqInt)(extA) << 8)));
	extA = 0;
	return genPushLiteral(characterObjectOf(value));
}


/*	NewsqueakV4:	229		11100101	iiiiiiii	Push Integer #iiiiiiii (+ Extend B *
	256, where bbbbbbbb = sddddddd, e.g. -32768 = i=0, a=0, s=1)
	SistaV1:		232		11101000	iiiiiiii	Push Integer #iiiiiiii (+ Extend B * 256,
	where bbbbbbbb = sddddddd, e.g. -32768 = i=0, a=0, s=1)
 */

	/* SimpleStackBasedCogit>>#genExtPushIntegerBytecode */
static sqInt
genExtPushIntegerBytecode(void)
{
    sqInt value;

	value = byte1 + (((sqInt)((usqInt)(extB) << 8)));
	extB = 0;
	numExtB = 0;
	return genPushLiteral((((usqInt)value << 1) | 1));
}


/*	228		11100100	i i i i i i i i	Push Literal #iiiiiiii (+ Extend A * 256) */

	/* SimpleStackBasedCogit>>#genExtPushLiteralBytecode */
static sqInt
genExtPushLiteralBytecode(void)
{
    sqInt index;

	index = byte1 + (((sqInt)((usqInt)(extA) << 8)));
	extA = 0;
	return genPushLiteralIndex(index);
}


/*	227		11100011	i i i i i i i i	Push Literal Variable #iiiiiiii (+ Extend A
	* 256)
 */

	/* SimpleStackBasedCogit>>#genExtPushLiteralVariableBytecode */
static sqInt
genExtPushLiteralVariableBytecode(void)
{
    sqInt index;

	index = byte1 + (((sqInt)((usqInt)(extA) << 8)));
	extA = 0;
	return genPushLiteralVariable(index);
}


/*	SistaV1: *	82			01010010			Push thisContext, (then Extend B = 1 => push
	thisProcess) 
 */

	/* SimpleStackBasedCogit>>#genExtPushPseudoVariable */
static sqInt
genExtPushPseudoVariable(void)
{
    sqInt ext;

	ext = extB;
	extB = 0;
	numExtB = 0;
	switch (ext) {
	case 0:
		return genPushActiveContextBytecode();

	default:
		/* begin unknownBytecode */
		return EncounteredUnknownBytecode;

	}
	return 0;
}


/*	226		11100010	i i i i i i i i	Push Receiver Variable #iiiiiiii (+ Extend A
	* 256)
 */

	/* SimpleStackBasedCogit>>#genExtPushReceiverVariableBytecode */
static sqInt
genExtPushReceiverVariableBytecode(void)
{
    sqInt index;

	index = byte1 + (((sqInt)((usqInt)(extA) << 8)));
	extA = 0;
	return ((mclassCouldBeContext())
	 && (isReadMediatedContextInstVarIndex(index))
		? genPushMaybeContextReceiverVariable(index)
		: genPushReceiverVariable(index));
}


/*	238		11101110	i i i i i j j j	Send Literal Selector #iiiii (+ Extend A *
	32) with jjj (+ Extend B * 8) Arguments
 */

	/* SimpleStackBasedCogit>>#genExtSendBytecode */
static sqInt
genExtSendBytecode(void)
{
    sqInt litIndex;
    sqInt nArgs;

	litIndex = (((usqInt)(byte1)) >> 3) + (((sqInt)((usqInt)(extA) << 5)));
	extA = 0;
	nArgs = (byte1 & 7) + (((sqInt)((usqInt)(extB) << 3)));
	extB = 0;
	numExtB = 0;
	return genSendnumArgs(litIndex, nArgs);
}


/*	239		11101111	i i i i i j j j	Send To Superclass Literal Selector #iiiii
	(+ Extend A * 32) with jjj (+ Extend B * 8) Arguments
 */

	/* SimpleStackBasedCogit>>#genExtSendSuperBytecode */
static sqInt
genExtSendSuperBytecode(void)
{
    int isDirected;
    sqInt litIndex;
    sqInt nArgs;

	if ((isDirected = extB >= 64)) {
		extB = extB & 0x3F;
	}
	litIndex = (((usqInt)(byte1)) >> 3) + (((sqInt)((usqInt)(extA) << 5)));
	extA = 0;
	nArgs = (byte1 & 7) + (((sqInt)((usqInt)(extB) << 3)));
	extB = 0;
	numExtB = 0;
	return (isDirected
		? genSendDirectedSupernumArgs(litIndex, nArgs)
		: genSendSupernumArgs(litIndex, nArgs));
}


/*	236		11101100	i i i i i i i i	Pop and Store Literal Variable #iiiiiiii (+
	Extend A * 256)
 */

	/* SimpleStackBasedCogit>>#genExtStoreAndPopLiteralVariableBytecode */
static sqInt
genExtStoreAndPopLiteralVariableBytecode(void)
{
    sqInt index;

	index = byte1 + (((sqInt)((usqInt)(extA) << 8)));
	extA = 0;
	return genStorePopLiteralVariableneedsStoreCheckneedsImmutabilityCheck(1, index, ((((ssTop())->type)) != SSConstant)
	 || ((isNonImmediate(((ssTop())->constant)))
	 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
}


/*	235		11101011	i i i i i i i i	Pop and Store Receiver Variable #iiiiiii (+
	Extend A * 256)
 */

	/* SimpleStackBasedCogit>>#genExtStoreAndPopReceiverVariableBytecode */
static sqInt
genExtStoreAndPopReceiverVariableBytecode(void)
{
    sqInt index;

	index = byte1 + (((sqInt)((usqInt)(extA) << 8)));
	extA = 0;
	return ((mclassCouldBeContext())
	 && (isWriteMediatedContextInstVarIndex(index))
		? genStorePopMaybeContextReceiverVariableneedsStoreCheckneedsImmutabilityCheck(1, index, ((((ssTop())->type)) != SSConstant)
			 || ((isNonImmediate(((ssTop())->constant)))
			 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1)
		: genStorePopReceiverVariableneedsStoreCheckneedsImmutabilityCheck(1, index, ((((ssTop())->type)) != SSConstant)
			 || ((isNonImmediate(((ssTop())->constant)))
			 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1));
}


/*	233		11101001	i i i i i i i i	Store Literal Variable #iiiiiiii (+ Extend A
	* 256)
 */

	/* SimpleStackBasedCogit>>#genExtStoreLiteralVariableBytecode */
static sqInt
genExtStoreLiteralVariableBytecode(void)
{
    sqInt index;

	index = byte1 + (((sqInt)((usqInt)(extA) << 8)));
	extA = 0;
	return genStorePopLiteralVariableneedsStoreCheckneedsImmutabilityCheck(0, index, ((((ssTop())->type)) != SSConstant)
	 || ((isNonImmediate(((ssTop())->constant)))
	 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
}


/*	232		11101000	i i i i i i i i	Store Receiver Variable #iiiiiii (+ Extend A
	* 256)
 */

	/* SimpleStackBasedCogit>>#genExtStoreReceiverVariableBytecode */
static sqInt
genExtStoreReceiverVariableBytecode(void)
{
    sqInt index;

	index = byte1 + (((sqInt)((usqInt)(extA) << 8)));
	extA = 0;
	return ((mclassCouldBeContext())
	 && (isWriteMediatedContextInstVarIndex(index))
		? genStorePopMaybeContextReceiverVariableneedsStoreCheckneedsImmutabilityCheck(0, index, ((((ssTop())->type)) != SSConstant)
			 || ((isNonImmediate(((ssTop())->constant)))
			 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1)
		: genStorePopReceiverVariableneedsStoreCheckneedsImmutabilityCheck(0, index, ((((ssTop())->type)) != SSConstant)
			 || ((isNonImmediate(((ssTop())->constant)))
			 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1));
}


/*	242		11110010	i i i i i i i i	Jump i i i i i i i i (+ Extend B * 256,
	where bbbbbbbb = sddddddd, e.g. -32768 = i=0, a=0, s=1)
 */

	/* SimpleStackBasedCogit>>#genExtUnconditionalJump */
static sqInt
genExtUnconditionalJump(void)
{
    AbstractInstruction *abstractInstruction;
    sqInt distance;
    sqInt target;

	distance = byte1 + (((sqInt)((usqInt)(extB) << 8)));
	assert(distance == (v4LongBranchDistance(generatorAt(byte0), bytecodePC, ((extA != 0
	? 1
	: 0)) + ((extB != 0
	? 1
	: 0)), methodObj)));
	extB = 0;
	numExtB = 0;
	target = (distance + 2) + bytecodePC;
	if (distance < 0) {
		return genJumpBackTo(target);
	}
	genJumpTo(target);
	/* begin annotateBytecode: */
	abstractInstruction = lastOpcode();
	(abstractInstruction->annotation = HasBytecodePC);
	return 0;
}

	/* SimpleStackBasedCogit>>#genFastPrimFail */
static sqInt
genFastPrimFail(void)
{
	primitiveIndex = 0;
	return UnfailingPrimitive;
}


/*	Suport for compileInterpreterPrimitive. Generate inline code
	so as to record the primitive trace as fast as possible. */

	/* SimpleStackBasedCogit>>#genFastPrimTraceUsing:and: */
static void NoDbgRegParms
genFastPrimTraceUsingand(sqInt r1, sqInt r2)
{
    sqInt address;
    sqInt address1;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    sqInt offset;
    sqInt wordConstant;

	/* begin MoveAb:R: */
	address = primTraceLogIndexAddress();
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(address, genoperandoperand(MoveAbR, address, r2));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperandoperand(LoadEffectiveAddressMwrR, 1, r2, r1);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(1));
	}
	/* begin MoveR:Ab: */
	address1 = primTraceLogIndexAddress();
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(address1, genoperandoperand(MoveRAb, r1, address1));
	addDependent(methodLabel, annotateAbsolutePCRef(gMoveCwR(((sqInt)methodLabel), r1)));
	/* begin MoveMw:r:R: */
	offset = offsetof(CogMethod, methodObject);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperandoperand(MoveMwrR, offset, r1, TempReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(offset));
	}
	/* begin MoveCw:R: */
	wordConstant = ((sqInt)(primTraceLogAddress()));
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(wordConstant, genoperandoperand(MoveCwR, wordConstant, r1));
	/* begin MoveR:Xwr:R: */
	genoperandoperandoperand(MoveRXwrR, TempReg, r2, r1);
}

	/* SimpleStackBasedCogit>>#genLoadNewMethod */
static void
genLoadNewMethod(void)
{
    sqInt address;
    AbstractInstruction *anInstruction;
    sqInt offset;

	addDependent(methodLabel, annotateAbsolutePCRef(gMoveCwR(((sqInt)methodLabel), ClassReg)));
	/* begin MoveMw:r:R: */
	offset = offsetof(CogMethod, methodObject);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, ClassReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
	/* begin MoveR:Aw: */
	address = newMethodAddress();
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(address, genoperandoperand(MoveRAw, TempReg, address));
}

	/* SimpleStackBasedCogit>>#genLongJumpIfFalse */
static sqInt
genLongJumpIfFalse(void)
{
    sqInt distance;
    sqInt target;

	distance = v3LongForwardBranchDistance(generatorAt(byte0), bytecodePC, 0, methodObj);
	target = (distance + 2) + bytecodePC;
	return genJumpIfto(falseObject(), target);
}

	/* SimpleStackBasedCogit>>#genLongJumpIfTrue */
static sqInt
genLongJumpIfTrue(void)
{
    sqInt distance;
    sqInt target;

	distance = v3LongForwardBranchDistance(generatorAt(byte0), bytecodePC, 0, methodObj);
	target = (distance + 2) + bytecodePC;
	return genJumpIfto(trueObject(), target);
}


/*	230		11100110	i i i i i i i i	Push Temporary Variable #iiiiiiii */

	/* SimpleStackBasedCogit>>#genLongPushTemporaryVariableBytecode */
static sqInt
genLongPushTemporaryVariableBytecode(void)
{
	return genPushTemporaryVariable(byte1);
}


/*	237		11101101	i i i i i i i i	Pop and Store Temporary Variable #iiiiiiii */

	/* SimpleStackBasedCogit>>#genLongStoreAndPopTemporaryVariableBytecode */
static sqInt
genLongStoreAndPopTemporaryVariableBytecode(void)
{
	return genStorePopTemporaryVariable(1, byte1);
}


/*	234		11101010	i i i i i i i i	Store Temporary Variable #iiiiiiii */

	/* SimpleStackBasedCogit>>#genLongStoreTemporaryVariableBytecode */
static sqInt
genLongStoreTemporaryVariableBytecode(void)
{
	return genStorePopTemporaryVariable(0, byte1);
}

	/* SimpleStackBasedCogit>>#genLongUnconditionalBackwardJump */
static sqInt
genLongUnconditionalBackwardJump(void)
{
    sqInt distance;

	distance = v3LongBranchDistance(generatorAt(byte0), bytecodePC, 0, methodObj);
	assert(distance < 0);
	return genJumpBackTo((distance + 2) + bytecodePC);
}

	/* SimpleStackBasedCogit>>#genLongUnconditionalForwardJump */
static sqInt
genLongUnconditionalForwardJump(void)
{
    sqInt distance;
    sqInt targetpc;

	distance = v3LongBranchDistance(generatorAt(byte0), bytecodePC, 0, methodObj);
	assert(distance >= 0);
	targetpc = (distance + 2) + bytecodePC;
	return genJumpTo(targetpc);
}


/*	Compile the code for a probe of the first-level method cache for a perform
	primitive. The selector is assumed to be in Arg0Reg. Defer to
	adjustArgumentsForPerform: to
	adjust the arguments before the jump to the method. */

	/* SimpleStackBasedCogit>>#genLookupForPerformNumArgs: */
static sqInt NoDbgRegParms
genLookupForPerformNumArgs(sqInt numArgs)
{
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    sqInt cacheBaseReg;
    AbstractInstruction *itsAHit;
    AbstractInstruction *jumpClassMiss;
    AbstractInstruction *jumpInterpret;
    AbstractInstruction *jumpSelectorMiss;
    sqInt offset;


	/* N.B.  Can't assume TempReg already contains the tag because a method can
	   of course be invoked via the unchecked entry-point, e.g. as does perform:. */
	genGetInlineCacheClassTagFromintoforEntry(ReceiverResultReg, SendNumArgsReg, 0);
	flag("lookupInMethodCacheSel:classTag:");
	cacheBaseReg = NoReg;
	jumpSelectorMiss = compilePerformMethodCacheProbeForwithShiftbaseRegOrNone(Arg0Reg, 0, cacheBaseReg);
	/* begin JumpNonZero: */
	jumpClassMiss = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin MoveMw:r:R: */
	offset = (cacheBaseReg == NoReg
		? (methodCacheAddress()) + (((int)((usqInt)(MethodCacheMethod) << (shiftForWord()))))
		: ((int)((usqInt)(MethodCacheMethod) << (shiftForWord()))));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperandoperand(MoveMwrR, offset, ClassReg, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(offset));
	}
	itsAHit = anInstruction1;
	genLoadSlotsourceRegdestReg(HeaderIndex, SendNumArgsReg, ClassReg);

	/* Adjust arguments and jump to the method's unchecked entry-point. */
	jumpInterpret = genJumpImmediate(ClassReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(AddCqR, cmNoCheckEntryOffset, ClassReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(cmNoCheckEntryOffset));
	}
	adjustArgumentsForPerform(numArgs);
	/* begin JumpR: */
	genoperand(JumpR, ClassReg);
	jmpTarget(jumpSelectorMiss, jmpTarget(jumpClassMiss, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	jumpSelectorMiss = compilePerformMethodCacheProbeForwithShiftbaseRegOrNone(Arg0Reg, 1, cacheBaseReg);
	/* begin JumpZero: */
	genConditionalBranchoperand(JumpZero, ((sqInt)itsAHit));
	jmpTarget(jumpSelectorMiss, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	jumpSelectorMiss = compilePerformMethodCacheProbeForwithShiftbaseRegOrNone(Arg0Reg, 2, cacheBaseReg);
	/* begin JumpZero: */
	genConditionalBranchoperand(JumpZero, ((sqInt)itsAHit));
	jmpTarget(jumpSelectorMiss, jmpTarget(jumpInterpret, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return 0;
}

	/* SimpleStackBasedCogit>>#genMustBeBooleanTrampolineFor:called: */
static usqInt NoDbgRegParms
genMustBeBooleanTrampolineForcalled(sqInt boolean, char *trampolineName)
{
    AbstractInstruction *anInstruction;

	zeroOpcodeIndex();
	assert(!(shouldAnnotateObjectReference(boolean)));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AddCqR, boolean, TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(boolean));
	}
	return genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceSendMustBeBoolean, trampolineName, 1, TempReg, null, null, null, 0 /* emptyRegisterMask */, 1, NoReg, 1);
}


/*	Implement 28-bit hashMultiply for SmallInteger and LargePositiveInteger
	receivers. 
 */

	/* SimpleStackBasedCogit>>#genPrimitiveHashMultiply */
static sqInt
genPrimitiveHashMultiply(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *jmpFailImm;
    AbstractInstruction *jmpFailNotPositiveLargeInt;

	if (mclassIsSmallInteger()) {
		genConvertSmallIntegerToIntegerInReg(ReceiverResultReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, HashMultiplyConstant, TempReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(HashMultiplyConstant));
		}
		/* begin MulR:R: */
		genMulRR(backEnd, TempReg, ReceiverResultReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(AndCqR, HashMultiplyMask, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(HashMultiplyMask));
		}
		genConvertIntegerToSmallIntegerInReg(ReceiverResultReg);
		/* begin RetN: */
		genoperand(RetN, 0);
		return CompletePrimitive;
	}
	jmpFailImm = genJumpImmediate(ReceiverResultReg);
	genGetCompactClassIndexNonImmOfinto(ReceiverResultReg, ClassReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(CmpCqR, ClassLargePositiveIntegerCompactIndex, ClassReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(ClassLargePositiveIntegerCompactIndex));
	}
	/* begin JumpNonZero: */
	jmpFailNotPositiveLargeInt = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genLoadSlotsourceRegdestReg(0, ReceiverResultReg, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperand(MoveCqR, HashMultiplyConstant, TempReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(HashMultiplyConstant));
	}
	/* begin MulR:R: */
	genMulRR(backEnd, TempReg, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction4 = genoperandoperand(AndCqR, HashMultiplyMask, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(HashMultiplyMask));
	}
	genConvertIntegerToSmallIntegerInReg(ReceiverResultReg);
	/* begin RetN: */
	genoperand(RetN, 0);
	jmpTarget(jmpFailImm, jmpTarget(jmpFailNotPositiveLargeInt, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return CompletePrimitive;
}


/*	Generate the substitute return code for an external or FFI primitive call.
	On success simply return, extracting numArgs from newMethod.
	On primitive failure call ceActivateFailingPrimitiveMethod: newMethod. */

	/* SimpleStackBasedCogit>>#genPrimReturnEnterCogCodeEnilopmart: */
static void NoDbgRegParms
genPrimReturnEnterCogCodeEnilopmart(sqInt profiling)
{
    sqInt address;
    sqInt address3;
    sqInt address4;
    sqInt address5;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *jmpFail;
    sqInt quickConstant;
    sqInt reg;

	zeroOpcodeIndex();
	/* begin MoveCq:R: */
	quickConstant = varBaseAddress();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, quickConstant, VarBaseReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	/* begin MoveAw:R: */
	address3 = primFailCodeAddress();
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(address3, genoperandoperand(MoveAwR, address3, TempReg));
	flag("ask concrete code gen if move sets condition codes?");
	/* begin checkQuickConstant:forInstruction: */
	anInstruction7 = genoperandoperand(CmpCqR, 0, TempReg);
	if (usesOutOfLineLiteral(anInstruction7)) {
		(anInstruction7->dependent = locateLiteral(0));
	}
	/* begin JumpNonZero: */
	jmpFail = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genLoadStackPointers(backEnd);
	/* begin PopR: */
	genoperand(PopR, ReceiverResultReg);
	/* begin MoveAw:R: */
	address = instructionPointerAddress();
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(address, genoperandoperand(MoveAwR, address, PCReg));
	jmpTarget(jmpFail, gMoveAwR(newMethodAddress(), SendNumArgsReg));
	/* begin MoveAw:R: */
	address4 = cStackPointerAddress();
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(address4, genoperandoperand(MoveAwR, address4, SPReg));
	compileCallFornumArgsargargargargresultRegregsToSave(ceActivateFailingPrimitiveMethod, 1, SendNumArgsReg, null, null, null, NoReg, 0 /* emptyRegisterMask */);
	/* begin MoveAw:R: */
	address5 = instructionPointerAddress();
	reg = LinkReg;
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(address5, genoperandoperand(MoveAwR, address5, reg));
	genLoadStackPointers(backEnd);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction5 = genoperandoperandoperand(MoveMwrR, 0, SPReg, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(0));
	}
	/* begin RetN: */
	genoperand(RetN, BytesPerWord);
	}

	/* SimpleStackBasedCogit>>#genPushConstantFalseBytecode */
static sqInt
genPushConstantFalseBytecode(void)
{
	return genPushLiteral(falseObject());
}

	/* SimpleStackBasedCogit>>#genPushConstantNilBytecode */
static sqInt
genPushConstantNilBytecode(void)
{
	return genPushLiteral(nilObject());
}


/*	79			01001111		Push 1 */

	/* SimpleStackBasedCogit>>#genPushConstantOneBytecode */
static sqInt
genPushConstantOneBytecode(void)
{
	return genPushLiteral((((usqInt)1 << 1) | 1));
}

	/* SimpleStackBasedCogit>>#genPushConstantTrueBytecode */
static sqInt
genPushConstantTrueBytecode(void)
{
	return genPushLiteral(trueObject());
}


/*	78			01001110		Push 0 */

	/* SimpleStackBasedCogit>>#genPushConstantZeroBytecode */
static sqInt
genPushConstantZeroBytecode(void)
{
	return genPushLiteral((((usqInt)0 << 1) | 1));
}

	/* SimpleStackBasedCogit>>#genPushLiteralConstantBytecode */
static sqInt
genPushLiteralConstantBytecode(void)
{
	return genPushLiteralIndex(byte0 & 0x1F);
}


/*	16-31		0001 i i i i		Push Literal Variable #iiii */

	/* SimpleStackBasedCogit>>#genPushLiteralVariable16CasesBytecode */
static sqInt
genPushLiteralVariable16CasesBytecode(void)
{
	return genPushLiteralVariable(byte0 & 15);
}

	/* SimpleStackBasedCogit>>#genPushLiteralVariableBytecode */
static sqInt
genPushLiteralVariableBytecode(void)
{
	return genPushLiteralVariable(byte0 & 0x1F);
}

	/* SimpleStackBasedCogit>>#genPushQuickIntegerConstantBytecode */
static sqInt
genPushQuickIntegerConstantBytecode(void)
{
	return genPushLiteral((((usqInt)(byte0 - 117) << 1) | 1));
}

	/* SimpleStackBasedCogit>>#genPushReceiverVariableBytecode */
static sqInt
genPushReceiverVariableBytecode(void)
{
	return genPushReceiverVariable(byte0 & 15);
}

	/* SimpleStackBasedCogit>>#genPushTemporaryVariableBytecode */
static sqInt
genPushTemporaryVariableBytecode(void)
{
	return genPushTemporaryVariable(byte0 & 15);
}


/*	because selected by CoInterpreter>>quickPrimitiveGeneratorFor: */

	/* SimpleStackBasedCogit>>#genQuickReturnConst */
sqInt
genQuickReturnConst(void)
{
    AbstractInstruction *anInstruction;
    sqInt constant;

	constant = quickPrimitiveConstantFor(primitiveIndex);
	/* begin genMoveConstant:R: */
	if (shouldAnnotateObjectReference(constant)) {
		annotateobjRef(gMoveCwR(constant, ReceiverResultReg), constant);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, constant, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(constant));
		}
	}
	genUpArrowReturn();
	return UnfailingPrimitive;
}


/*	because selected by CoInterpreter>>quickPrimitiveGeneratorFor: */

	/* SimpleStackBasedCogit>>#genQuickReturnInstVar */
sqInt
genQuickReturnInstVar(void)
{
    sqInt index;

	index = quickPrimitiveInstVarIndexFor(primitiveIndex);
	genLoadSlotsourceRegdestReg(index, ReceiverResultReg, ReceiverResultReg);
	genUpArrowReturn();
	return UnfailingPrimitive;
}


/*	because selected by CoInterpreter>>quickPrimitiveGeneratorFor: */

	/* SimpleStackBasedCogit>>#genQuickReturnSelf */
sqInt
genQuickReturnSelf(void)
{
	genUpArrowReturn();
	return UnfailingPrimitive;
}

	/* SimpleStackBasedCogit>>#genReturnFalse */
static sqInt
genReturnFalse(void)
{
    AbstractInstruction *anInstruction;
    sqInt constant;

	/* begin genMoveFalseR: */
	constant = falseObject();
	if (shouldAnnotateObjectReference(constant)) {
		annotateobjRef(gMoveCwR(constant, ReceiverResultReg), constant);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, constant, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(constant));
		}
	}
	return genUpArrowReturn();
}

	/* SimpleStackBasedCogit>>#genReturnNil */
static sqInt
genReturnNil(void)
{
    AbstractInstruction *anInstruction;
    sqInt constant;

	/* begin genMoveNilR: */
	constant = nilObject();
	if (shouldAnnotateObjectReference(constant)) {
		annotateobjRef(gMoveCwR(constant, ReceiverResultReg), constant);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, constant, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(constant));
		}
	}
	return genUpArrowReturn();
}

	/* SimpleStackBasedCogit>>#genReturnNilFromBlock */
static sqInt
genReturnNilFromBlock(void)
{
    AbstractInstruction *anInstruction;
    sqInt constant;

	assert(inBlock > 0);
	/* begin genMoveNilR: */
	constant = nilObject();
	if (shouldAnnotateObjectReference(constant)) {
		annotateobjRef(gMoveCwR(constant, ReceiverResultReg), constant);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, constant, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(constant));
		}
	}
	return genBlockReturn();
}

	/* SimpleStackBasedCogit>>#genReturnTrue */
static sqInt
genReturnTrue(void)
{
    AbstractInstruction *anInstruction;
    sqInt constant;

	/* begin genMoveTrueR: */
	constant = trueObject();
	if (shouldAnnotateObjectReference(constant)) {
		annotateobjRef(gMoveCwR(constant, ReceiverResultReg), constant);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, constant, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(constant));
		}
	}
	return genUpArrowReturn();
}


/*	Can use any of the first 64 literals for the selector and pass up to 3
	arguments. 
 */

	/* SimpleStackBasedCogit>>#genSecondExtendedSendBytecode */
static sqInt
genSecondExtendedSendBytecode(void)
{
	return genSendnumArgs(byte1 & 0x3F, ((usqInt)(byte1)) >> 6);
}

	/* SimpleStackBasedCogit>>#genSendLiteralSelector0ArgsBytecode */
static sqInt
genSendLiteralSelector0ArgsBytecode(void)
{
	return genSendnumArgs(byte0 & 15, 0);
}

	/* SimpleStackBasedCogit>>#genSendLiteralSelector1ArgBytecode */
static sqInt
genSendLiteralSelector1ArgBytecode(void)
{
	return genSendnumArgs(byte0 & 15, 1);
}

	/* SimpleStackBasedCogit>>#genSendLiteralSelector2ArgsBytecode */
static sqInt
genSendLiteralSelector2ArgsBytecode(void)
{
	return genSendnumArgs(byte0 & 15, 2);
}

	/* SimpleStackBasedCogit>>#genShortJumpIfFalse */
static sqInt
genShortJumpIfFalse(void)
{
    sqInt distance;
    sqInt target;

	distance = v3ShortForwardBranchDistance(generatorAt(byte0), bytecodePC, 0, methodObj);
	target = (distance + 1) + bytecodePC;
	return genJumpIfto(falseObject(), target);
}

	/* SimpleStackBasedCogit>>#genShortJumpIfTrue */
static sqInt
genShortJumpIfTrue(void)
{
    sqInt distance;
    sqInt target;

	distance = v3ShortForwardBranchDistance(generatorAt(byte0), bytecodePC, 0, methodObj);
	target = (distance + 1) + bytecodePC;
	return genJumpIfto(trueObject(), target);
}

	/* SimpleStackBasedCogit>>#genShortUnconditionalJump */
static sqInt
genShortUnconditionalJump(void)
{
    sqInt distance;
    sqInt target;

	distance = v3ShortForwardBranchDistance(generatorAt(byte0), bytecodePC, 0, methodObj);
	target = (distance + 1) + bytecodePC;
	return genJumpTo(target);
}

	/* SimpleStackBasedCogit>>#genSpecialSelectorEqualsEquals */
static sqInt
genSpecialSelectorEqualsEquals(void)
{
	return genInlinedIdenticalOrNotIf(0);
}

	/* SimpleStackBasedCogit>>#genSpecialSelectorNotEqualsEquals */
static sqInt
genSpecialSelectorNotEqualsEquals(void)
{
	return genInlinedIdenticalOrNotIf(1);
}

	/* SimpleStackBasedCogit>>#genSpecialSelectorSend */
static sqInt
genSpecialSelectorSend(void)
{
    sqInt index;
    sqInt numArgs;

	index = byte0 - (
#if MULTIPLEBYTECODESETS
	(bytecodeSetOffset == 0x100
		? AltFirstSpecialSelector + 0x100
		: FirstSpecialSelector)
#else
	FirstSpecialSelector
#endif
	);
	numArgs = specialSelectorNumArgs(index);
	return genSendnumArgs((-index) - 1, numArgs);
}

	/* SimpleStackBasedCogit>>#genStoreAndPopReceiverVariableBytecode */
static sqInt
genStoreAndPopReceiverVariableBytecode(void)
{
	return genStorePopReceiverVariableneedsStoreCheckneedsImmutabilityCheck(1, byte0 & 7, ((((ssTop())->type)) != SSConstant)
	 || ((isNonImmediate(((ssTop())->constant)))
	 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
}

	/* SimpleStackBasedCogit>>#genStoreAndPopRemoteTempLongBytecode */
static sqInt
genStoreAndPopRemoteTempLongBytecode(void)
{
	return genStorePopRemoteTempAtneedsStoreCheck(1, byte1, byte2, ((((ssTop())->type)) != SSConstant)
	 || ((isNonImmediate(((ssTop())->constant)))
	 && (shouldAnnotateObjectReference(((ssTop())->constant)))));
}

	/* SimpleStackBasedCogit>>#genStoreAndPopTemporaryVariableBytecode */
static sqInt
genStoreAndPopTemporaryVariableBytecode(void)
{
	return genStorePopTemporaryVariable(1, byte0 & 7);
}

	/* SimpleStackBasedCogit>>#genStoreRemoteTempLongBytecode */
static sqInt
genStoreRemoteTempLongBytecode(void)
{
	return genStorePopRemoteTempAtneedsStoreCheck(0, byte1, byte2, ((((ssTop())->type)) != SSConstant)
	 || ((isNonImmediate(((ssTop())->constant)))
	 && (shouldAnnotateObjectReference(((ssTop())->constant)))));
}

	/* SimpleStackBasedCogit>>#genTakeProfileSample */
static void
genTakeProfileSample(void)
{
    AbstractInstruction *abstractInstruction;

	addDependent(methodLabel, annotateAbsolutePCRef(gMoveCwR(((sqInt)methodLabel), ClassReg)));
	genMarshallNArgsargargargarg(backEnd, 1, ClassReg, null, null, null);
	if (isWithinCallRange(backEnd, ((sqInt)ceTakeProfileSample))) {
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, ((usqIntptr_t)ceTakeProfileSample));
		(abstractInstruction->annotation = IsRelativeCall);
	}
	else {
		/* begin gen:literal: */
		checkLiteralforInstruction(((usqIntptr_t)ceTakeProfileSample), genoperand(CallFull, ((usqIntptr_t)ceTakeProfileSample)));
	}
	/* begin genRemoveNArgsFromStack: */
	assert(1 <= 4);
	}


/*	SistaV1: *	217		Trap */

	/* SimpleStackBasedCogit>>#genUnconditionalTrapBytecode */
static sqInt
genUnconditionalTrapBytecode(void)
{
	return EncounteredUnknownBytecode;
}

	/* SimpleStackBasedCogit>>#loadNativeArgumentAddress:to: */
static void NoDbgRegParms
loadNativeArgumentAddressto(sqInt baseOffset, sqInt reg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt offset;

	/* begin MoveMw:r:R: */
	offset = frameOffsetOfPreviousNativeStackPointer();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, FPReg, reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(AddCqR, baseOffset - 1, reg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(baseOffset - 1));
	}
}

	/* SimpleStackBasedCogit>>#loadNativeFramePointerInto: */
static void NoDbgRegParms
loadNativeFramePointerInto(sqInt reg)
{
    AbstractInstruction *anInstruction;
    sqInt offset;

	/* begin MoveMw:r:R: */
	offset = frameOffsetOfNativeFramePointer();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, FPReg, reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
}

	/* SimpleStackBasedCogit>>#loadNativeLocalAddress:to: */
static void NoDbgRegParms
loadNativeLocalAddressto(sqInt baseOffset, sqInt reg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt offset;

	/* begin MoveMw:r:R: */
	offset = frameOffsetOfNativeFramePointer();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, FPReg, reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(AddCqR, baseOffset - 1, reg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(baseOffset - 1));
	}
}


/*	Collect the branch and send data for cogMethod, storing it into arrayObj. */

	/* SimpleStackBasedCogit>>#mapPCDataFor:into: */
sqInt
mapPCDataForinto(CogMethod *cogMethod, sqInt arrayObj)
{
    sqInt aMethodHeader;
    sqInt aMethodHeader1;
    sqInt aMethodObj;
    sqInt annotation;
    sqInt bcpc;
    sqInt bsOffset;
    sqInt byte;
    BytecodeDescriptor *descriptor;
    sqInt distance;
    sqInt endbcpc;
    sqInt errCode;
    CogMethod *homeMethod;
    sqInt isBackwardBranch;
    sqInt isInBlock;
    sqInt latestContinuation;
    usqInt map;
    sqInt mapByte;
    usqInt mcpc;
    sqInt nExts;
    sqInt nextBcpc;
    sqInt result;
    sqInt startbcpc;
    sqInt targetPC;

	latestContinuation = 0;
	introspectionDataIndex = 0;
	introspectionData = arrayObj;
	if (((cogMethod->stackCheckOffset)) == 0) {
		assert(introspectionDataIndex == 0);
		if ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock)) {
			storePointerUncheckedofObjectwithValue(0, introspectionData, nilObject());
			storePointerUncheckedofObjectwithValue(1, introspectionData, (((usqInt)cbNoSwitchEntryOffset << 1) | 1));
			storePointerUncheckedofObjectwithValue(2, introspectionData, nilObject());
			storePointerUncheckedofObjectwithValue(3, introspectionData, (((usqInt)cbEntryOffset << 1) | 1));
		}
		else {
			storePointerUncheckedofObjectwithValue(0, introspectionData, nilObject());
			storePointerUncheckedofObjectwithValue(1, introspectionData, (((usqInt)cmEntryOffset << 1) | 1));
			storePointerUncheckedofObjectwithValue(2, introspectionData, nilObject());
			storePointerUncheckedofObjectwithValue(3, introspectionData, (((usqInt)cmNoCheckEntryOffset << 1) | 1));
		}
		return 4;
	}
	/* begin mapFor:bcpc:performUntil:arg: */
	startbcpc = startPCOfMethod((cogMethod->methodObject));
	assert((((((CogBlockMethod *) cogMethod))->stackCheckOffset)) > 0);

	/* The stack check maps to the start of the first bytecode,
	   the first bytecode being effectively after frame build. */
	mcpc = (((usqInt)(((CogBlockMethod *) cogMethod)))) + (((((CogBlockMethod *) cogMethod))->stackCheckOffset));
	result = pcDataForAnnotationMcpcBcpcMethod(null, (0 + (((int)((usqInt)(HasBytecodePC) << 1)))), (((char *) mcpc)), startbcpc, (((void *)cogMethod)));
	if (result != 0) {
		errCode = result;
		goto l7;
	}

	/* In both CMMethod and CMBlock cases find the start of the map and
	   skip forward to the bytecode pc map entry for the stack check. */
	bcpc = startbcpc;
	if ((((((CogBlockMethod *) cogMethod))->cmType)) == CMMethod) {
		/* begin cmIsFullBlock */
		isInBlock = ((((CogBlockMethod *) cogMethod))->cpicHasMNUCaseOrCMIsFullBlock);
		homeMethod = ((CogMethod *) (((CogBlockMethod *) cogMethod)));
		assert(startbcpc == (startPCOfMethodHeader((homeMethod->methodHeader))));
		map = ((((usqInt)homeMethod)) + ((homeMethod->blockSize))) - 1;
		annotation = ((usqInt)((byteAt(map)))) >> AnnotationShift;
		assert((annotation == IsAbsPCReference)
		 || ((annotation == IsObjectReference)
		 || ((annotation == IsRelativeCall)
		 || (annotation == IsDisplacementX2N))));
		latestContinuation = startbcpc;
		aMethodObj = (homeMethod->methodObject);
		endbcpc = (numBytesOf(aMethodObj)) - 1;
		/* begin bytecodeSetOffsetForHeader: */
		aMethodHeader = (homeMethod->methodHeader);
		bsOffset = 
#    if MULTIPLEBYTECODESETS
			(headerIndicatesAlternateBytecodeSet(aMethodHeader)
						? 0x100
						: 0)
#    else
			0
#    endif
			;
		bcpc += deltaToSkipPrimAndErrorStoreInheader(aMethodObj, (homeMethod->methodHeader));
	}
	else {
		isInBlock = 1;
		assert(bcpc == (((((CogBlockMethod *) cogMethod))->startpc)));
		homeMethod = cmHomeMethod(((CogBlockMethod *) cogMethod));
		map = findMapLocationForMcpcinMethod((((usqInt)(((CogBlockMethod *) cogMethod)))) + (sizeof(CogBlockMethod)), homeMethod);
		assert(map != 0);
		annotation = ((usqInt)((byteAt(map)))) >> AnnotationShift;
		assert(((((usqInt)(annotation)) >> AnnotationShift) == HasBytecodePC)
		 || ((((usqInt)(annotation)) >> AnnotationShift) == IsDisplacementX2N));
		while (((annotation = ((usqInt)((byteAt(map)))) >> AnnotationShift)) != HasBytecodePC) {
			map -= 1;
		}

		/* skip fiducial; i.e. the map entry for the pc immediately following the method header. */
		map -= 1;
		aMethodObj = (homeMethod->methodObject);
		bcpc = startbcpc - (
#if MULTIPLEBYTECODESETS
	(headerIndicatesAlternateBytecodeSet((homeMethod->methodHeader))
		? AltBlockCreationBytecodeSize
		: BlockCreationBytecodeSize)
#else // MULTIPLEBYTECODESETS
	BlockCreationBytecodeSize
#endif
	);
		/* begin bytecodeSetOffsetForHeader: */
		aMethodHeader1 = (homeMethod->methodHeader);
		bsOffset = 
#    if MULTIPLEBYTECODESETS
			(headerIndicatesAlternateBytecodeSet(aMethodHeader1)
						? 0x100
						: 0)
#    else
			0
#    endif
			;
		byte = (fetchByteofObject(bcpc, aMethodObj)) + bsOffset;
		descriptor = generatorAt(byte);
		endbcpc = (bcpc + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? (/* begin spanFor:at:exts:in: */
		((descriptor->spanFunction))(descriptor, bcpc, -1, aMethodObj))
	: 0));
		bcpc = startbcpc;
	}
	nExts = 0;
	while ((((usqInt)((byteAt(map)))) >> AnnotationShift) != HasBytecodePC) {
		map -= 1;
	}
	map -= 1;
	while (((mapByte = byteAt(map))) != MapEnd) {

		/* defensive; we exit on bcpc */
		if (mapByte >= FirstAnnotation) {
			annotation = ((usqInt)(mapByte)) >> AnnotationShift;
			mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
			if (annotation >= HasBytecodePC) {
				if ((annotation == IsSendCall)
				 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
					annotation += mapByte & DisplacementMask;
					map -= 1;
				}
				while (1) {
					byte = (fetchByteofObject(bcpc, aMethodObj)) + bsOffset;
					descriptor = generatorAt(byte);
					if (isInBlock) {
						if (bcpc >= endbcpc) {
							errCode = 0;
							goto l7;
						}
					}
					else {
						if (((descriptor->isReturn))
						 && (bcpc >= latestContinuation)) {
							errCode = 0;
							goto l7;
						}
						if ((isBranch(descriptor))
						 || ((descriptor->isBlockCreation))) {
							/* begin latestContinuationPCFor:at:exts:in: */
							distance = ((descriptor->spanFunction))(descriptor, bcpc, nExts, aMethodObj);
							targetPC = (bcpc + ((descriptor->numBytes))) + (((distance < 0) ? 0 : distance));
							latestContinuation = ((latestContinuation < targetPC) ? targetPC : latestContinuation);
						}
						/* latestContinuation = */ latestContinuation;
					}
					nextBcpc = (bcpc + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? (/* begin spanFor:at:exts:in: */
		((descriptor->spanFunction))(descriptor, bcpc, nExts, aMethodObj))
	: 0));
					if (((descriptor->isMapped))
					 || (isInBlock
					 && ((descriptor->isMappedInBlock)))) break;
					bcpc = nextBcpc;
					nExts = ((descriptor->isExtension)
						? nExts + 1
						: 0);
				}
				isBackwardBranch = (isBranch(descriptor))
				 && ((assert(((descriptor->spanFunction)) != null),
				(((descriptor->spanFunction))(descriptor, bcpc, nExts, aMethodObj)) < 0));
				result = pcDataForAnnotationMcpcBcpcMethod(descriptor, ((isBackwardBranch
	? (((sqInt)((usqInt)(annotation) << 1))) + 1
	: ((sqInt)((usqInt)(annotation) << 1)))), (((char *) mcpc)), ((isBackwardBranch
	? bcpc - (2 * nExts)
	: bcpc)), (((void *)cogMethod)));
				if (result != 0) {
					errCode = result;
					goto l7;
				}
				bcpc = nextBcpc;
				nExts = ((descriptor->isExtension)
					? nExts + 1
					: 0);
			}
		}
		else {
			assert(((((usqInt)(mapByte)) >> AnnotationShift) == IsDisplacementX2N)
			 || ((((usqInt)(mapByte)) >> AnnotationShift) == IsAnnotationExtension));
			if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
				mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
			}
		}
		map -= 1;
	}
	errCode = 0;
	l7:	/* end mapFor:bcpc:performUntil:arg: */;
	if (errCode != 0) {
		assert(errCode == PrimErrNoMemory);
		return -1;
	}
	if (((cogMethod->blockEntryOffset)) != 0) {
		errCode = blockDispatchTargetsForperformarg(cogMethod, pcDataForBlockEntryMethod, ((sqInt)cogMethod));
		if (errCode != 0) {
			assert(errCode == PrimErrNoMemory);
			return -1;
		}
	}
	return introspectionDataIndex;
}

	/* SimpleStackBasedCogit>>#numSpecialSelectors */
static sqInt
numSpecialSelectors(void)
{
	return 
#  if MULTIPLEBYTECODESETS
		(bytecodeSetOffset == 0x100
				? AltNumSpecialSelectors
				: NumSpecialSelectors)
#  else
		NumSpecialSelectors
#  endif
		;
}


/*	Collect the branch and send data for the block method starting at
	blockEntryMcpc, storing it into picData.
 */

	/* SimpleStackBasedCogit>>#pcDataForBlockEntry:Method: */
static usqInt NoDbgRegParms
pcDataForBlockEntryMethod(sqInt blockEntryMcpc, sqInt cogMethod)
{
	storePointerUncheckedofObjectwithValue(introspectionDataIndex, introspectionData, nilObject());
	storePointerUncheckedofObjectwithValue(introspectionDataIndex + 1, introspectionData, (((usqInt)(blockEntryMcpc - blockNoContextSwitchOffset) << 1) | 1));
	storePointerUncheckedofObjectwithValue(introspectionDataIndex + 2, introspectionData, nilObject());
	storePointerUncheckedofObjectwithValue(introspectionDataIndex + 3, introspectionData, (((usqInt)blockEntryMcpc << 1) | 1));
	introspectionDataIndex += 4;
	return 0;
}

	/* SimpleStackBasedCogit>>#pcDataFor:Annotation:Mcpc:Bcpc:Method: */
static sqInt NoDbgRegParms
pcDataForAnnotationMcpcBcpcMethod(BytecodeDescriptor *descriptor, sqInt isBackwardBranchAndAnnotation, char *mcpc, sqInt bcpc, void *cogMethodArg)
{
    sqInt actualBcpc;
    sqInt actualMcpc;

	if (!descriptor) {

		/* this is the stackCheck offset */
		assert(introspectionDataIndex == 0);
		if (((((CogMethod *) cogMethodArg))->cpicHasMNUCaseOrCMIsFullBlock)) {
			storePointerUncheckedofObjectwithValue(introspectionDataIndex, introspectionData, nilObject());
			storePointerUncheckedofObjectwithValue(introspectionDataIndex + 1, introspectionData, (((usqInt)cbNoSwitchEntryOffset << 1) | 1));
			storePointerUncheckedofObjectwithValue(introspectionDataIndex + 2, introspectionData, nilObject());
			storePointerUncheckedofObjectwithValue(introspectionDataIndex + 3, introspectionData, (((usqInt)cbEntryOffset << 1) | 1));
		}
		else {
			storePointerUncheckedofObjectwithValue(introspectionDataIndex, introspectionData, nilObject());
			storePointerUncheckedofObjectwithValue(introspectionDataIndex + 1, introspectionData, (((usqInt)cmEntryOffset << 1) | 1));
			storePointerUncheckedofObjectwithValue(introspectionDataIndex + 2, introspectionData, nilObject());
			storePointerUncheckedofObjectwithValue(introspectionDataIndex + 3, introspectionData, (((usqInt)cmNoCheckEntryOffset << 1) | 1));
		}
		storePointerUncheckedofObjectwithValue(introspectionDataIndex + 4, introspectionData, (((usqInt)(bcpc + 1) << 1) | 1));
		storePointerUncheckedofObjectwithValue(introspectionDataIndex + 5, introspectionData, (((((((CogMethod *) cogMethodArg))->stackCheckOffset)) << 1) | 1));
		introspectionDataIndex += 6;
		return 0;
	}
	if ((((usqInt)(isBackwardBranchAndAnnotation)) >> 1) >= HasBytecodePC) {
		actualBcpc = (((isBackwardBranchAndAnnotation & 1) != 0)
			? bcpc + 1
			: (bcpc + ((descriptor->numBytes))) + 1);
		actualMcpc = (((usqInt)mcpc)) - (((usqInt)cogMethodArg));
		storePointerUncheckedofObjectwithValue(introspectionDataIndex, introspectionData, (((usqInt)actualBcpc << 1) | 1));
		storePointerUncheckedofObjectwithValue(introspectionDataIndex + 1, introspectionData, (((usqInt)actualMcpc << 1) | 1));
		introspectionDataIndex += 2;
	}
	return 0;
}


/*	If there is a generator for the current primitive then answer it;
	otherwise answer nil. */

	/* SimpleStackBasedCogit>>#primitiveGeneratorOrNil */
static PrimitiveDescriptor *
primitiveGeneratorOrNil(void)
{
    PrimitiveDescriptor *primitiveDescriptor;

	if (isQuickPrimitiveIndex(primitiveIndex)) {

		/* an unused one */
		primitiveDescriptor = (&(primitiveGeneratorTable[0]));
		(primitiveDescriptor->primitiveGenerator = quickPrimitiveGeneratorFor(primitiveIndex));
		return primitiveDescriptor;
	}
	if (((primitiveIndex >= 1) && (primitiveIndex <= MaxCompiledPrimitiveIndex))) {
		return (&(primitiveGeneratorTable[primitiveIndex]));
	}
	return null;
}

	/* SimpleStackBasedCogit>>#register:isInMask: */
static sqInt NoDbgRegParms
registerisInMask(sqInt reg, sqInt mask)
{
	return ((mask & (((reg < 0) ? (((usqInt)(1)) >> (-reg)) : (1U << reg)))) != 0);
}

	/* SimpleStackBasedCogit>>#v3:Block:Code:Size: */
static sqInt NoDbgRegParms
v3BlockCodeSize(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj)
{
	assert(nExts <= 0);
	return (((sqInt)((usqInt)((fetchByteofObject(pc + 2, aMethodObj))) << 8))) + (fetchByteofObject(pc + 3, aMethodObj));
}


/*	Answer the distance of a two byte forward long jump. */

	/* SimpleStackBasedCogit>>#v3:LongForward:Branch:Distance: */
static sqInt NoDbgRegParms
v3LongForwardBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj)
{
	assert(nExts == 0);
	return (((sqInt)((usqInt)(((fetchByteofObject(pc, aMethodObj)) & 3)) << 8))) + (fetchByteofObject(pc + 1, aMethodObj));
}


/*	Answer the distance of a two byte forward long jump. */

	/* SimpleStackBasedCogit>>#v3:Long:Branch:Distance: */
static sqInt NoDbgRegParms
v3LongBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj)
{
	assert(nExts == 0);
	return (((sqInt)((usqInt)((((fetchByteofObject(pc, aMethodObj)) & 7) - 4)) << 8))) + (fetchByteofObject(pc + 1, aMethodObj));
}


/*	N.B. This serves for both BlueBook/V3 and V4 short jumps. */

	/* SimpleStackBasedCogit>>#v3:ShortForward:Branch:Distance: */
static sqInt NoDbgRegParms
v3ShortForwardBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj)
{
	assert(nExts == 0);
	return ((fetchByteofObject(pc, aMethodObj)) & 7) + 1;
}


/*	253		11111101 eei i i kkk	jjjjjjjj		Push Closure Num Copied iii (+ Ext A
	// 16 * 8) Num Args kkk (+ Ext A \\ 16 * 8) BlockSize jjjjjjjj (+ Ext B *
	256). ee = num extensions
 */

	/* SimpleStackBasedCogit>>#v4:Block:Code:Size: */
static sqInt NoDbgRegParms
v4BlockCodeSize(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj)
{
    sqInt byte;
    sqInt byteOne;
    sqInt extAValue;
    sqInt extBValue;
    sqInt extBValue1;
    sqInt extByte;
    sqInt pc1;


	/* If nExts < 0 it isn't known and we rely on the number of extensions encoded in the eeiiikkk byte. */
	byteOne = fetchByteofObject(pc + 1, aMethodObj);
	assert((nExts < 0)
	 || (nExts == (((usqInt)(byteOne)) >> 6)));
	/* begin parseV4Exts:priorTo:in:into: */
	extAValue = (extBValue1 = 0);
	pc1 = (pc - (((usqInt)(byteOne)) >> 6)) - (((usqInt)(byteOne)) >> 6);
	while (pc1 < pc) {
		byte = fetchByteofObject(pc1, aMethodObj);
		pc1 += 1;
		extByte = fetchByteofObject(pc1, aMethodObj);
		pc1 += 1;
		assert((byte == 224)
		 || (byte == 225));
		if (byte == 224) {
			extAValue = ((((sqInt)((usqInt)(extAValue) << 8)))) + extByte;
		}
		else {
			extBValue1 = ((extBValue1 == 0)
			 && (extByte > 0x7F)
				? extByte - 0x100
				: ((((sqInt)((usqInt)(extBValue1) << 8)))) + extByte);
		}
	}
	extBValue = extBValue1;
	return (fetchByteofObject(pc + 2, aMethodObj)) + (((sqInt)((usqInt)(extBValue) << 8)));
}


/*	242		11110010	i i i i i i i i	Jump i i i i i i i i (+ Extend B * 256,
	where bbbbbbbb = sddddddd, e.g. -32768 = i=0, a=0, s=1)
 */
/*	243		11110011	i i i i i i i i	Pop and Jump 0n True i i i i i i i i (+
	Extend A * 256)
 */
/*	244		11110100	i i i i i i i i	Pop and Jump 0n False i i i i i i i i (+
	Extend A * 256)
 */

	/* SimpleStackBasedCogit>>#v4:LongForward:Branch:Distance: */
static sqInt NoDbgRegParms
v4LongForwardBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj)
{
    sqInt byte;
    sqInt extAValue;
    sqInt extBValue;
    sqInt extBValue1;
    sqInt extByte;
    sqInt pc1;

	assert(nExts >= 0);
	/* begin parseV4Exts:priorTo:in:into: */
	extAValue = (extBValue1 = 0);
	pc1 = (pc - nExts) - nExts;
	while (pc1 < pc) {
		byte = fetchByteofObject(pc1, aMethodObj);
		pc1 += 1;
		extByte = fetchByteofObject(pc1, aMethodObj);
		pc1 += 1;
		assert((byte == 224)
		 || (byte == 225));
		if (byte == 224) {
			extAValue = ((((sqInt)((usqInt)(extAValue) << 8)))) + extByte;
		}
		else {
			extBValue1 = ((extBValue1 == 0)
			 && (extByte > 0x7F)
				? extByte - 0x100
				: ((((sqInt)((usqInt)(extBValue1) << 8)))) + extByte);
		}
	}
	extBValue = extBValue1;
	return (fetchByteofObject(pc + 1, aMethodObj)) + (((sqInt)((usqInt)(extBValue) << 8)));
}


/*	242		11110010	i i i i i i i i	Jump i i i i i i i i (+ Extend B * 256,
	where bbbbbbbb = sddddddd, e.g. -32768 = i=0, a=0, s=1)
 */

	/* SimpleStackBasedCogit>>#v4:Long:Branch:Distance: */
static sqInt NoDbgRegParms
v4LongBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj)
{
    sqInt byte;
    sqInt extAValue;
    sqInt extBValue;
    sqInt extBValue1;
    sqInt extByte;
    sqInt pc1;

	assert(nExts >= 0);
	/* begin parseV4Exts:priorTo:in:into: */
	extAValue = (extBValue1 = 0);
	pc1 = (pc - nExts) - nExts;
	while (pc1 < pc) {
		byte = fetchByteofObject(pc1, aMethodObj);
		pc1 += 1;
		extByte = fetchByteofObject(pc1, aMethodObj);
		pc1 += 1;
		assert((byte == 224)
		 || (byte == 225));
		if (byte == 224) {
			extAValue = ((((sqInt)((usqInt)(extAValue) << 8)))) + extByte;
		}
		else {
			extBValue1 = ((extBValue1 == 0)
			 && (extByte > 0x7F)
				? extByte - 0x100
				: ((((sqInt)((usqInt)(extBValue1) << 8)))) + extByte);
		}
	}
	extBValue = extBValue1;
	return (fetchByteofObject(pc + 1, aMethodObj)) + (((sqInt)((usqInt)(extBValue) << 8)));
}

	/* SistaMethodZone>>#getCogCodeZoneThreshold */
double
getCogCodeZoneThreshold(void)
{
	return thresholdRatio;
}

	/* SistaMethodZone>>#setCogCodeZoneThreshold: */
sqInt
setCogCodeZoneThreshold(double ratio)
{
	if (!((ratio >= 0.1)
		 && (ratio <= 1.0))) {
		return PrimErrBadArgument;
	}
	thresholdRatio = ratio;
	/* begin computeAllocationThreshold */
	allocationThreshold = ((((((usqInt)((limitAddress - baseAddress) * thresholdRatio))) + ((zoneAlignment()) - 1)) & ~7)) + baseAddress;
	return 0;
}


/*	Add a blockStart for an embedded block. For a binary tree walk block
	dispatch blocks must be compiled in pc/depth-first order but are scanned
	in breadth-first
	order, so do an insertion sort (which of course is really a bubble sort
	because we
	have to move everything higher to make room). */

	/* StackToRegisterMappingCogit>>#addBlockStartAt:numArgs:numCopied:span: */
static BlockStart * NoDbgRegParms
addBlockStartAtnumArgsnumCopiedspan(sqInt bytecodepc, sqInt numArgs, sqInt numCopied, sqInt span)
{
    BlockStart *blockStart;
    sqInt i;
    sqInt j;


	/* Transcript ensureCr; nextPutAll: 'addBlockStartAt: '; print: bytecodepc; cr; flush. */
	if (blockCount > 0) {
		i = blockCount - 1;
		while (1) {

			/* check for repeat addition during recompilation due to initialNil miscount. */
			blockStart = (&(blockStarts[i]));
			if (((blockStart->startpc)) == bytecodepc) {
				return blockStart;
			}
			if (!((((blockStart->startpc)) > bytecodepc)
			 && (i > 0))) break;
			i -= 1;
		}
		for (j = blockCount; j >= (i + 1); j += -1) {
			blockStarts[j] = (blockStarts[j - 1]);
		}
		blockStart = (&(blockStarts[i + 1]));
	}
	else {
		blockStart = (&(blockStarts[blockCount]));
	}
	blockCount += 1;
	(blockStart->startpc = bytecodepc);
	(blockStart->numArgs = numArgs);
	(blockStart->numCopied = numCopied);
	(blockStart->numInitialNils = 0);
	(blockStart->stackCheckLabel = null);
	(blockStart->hasInstVarRef = 0);
	(blockStart->span = span);
	return blockStart;
}


/*	e.g.	Receiver				Receiver	or	Receiver				Receiver	(RISC)
	Selector/Arg0	=>		Arg1			Selector/Arg0	=>		Arg1
	Arg1					Arg2			Arg1					Arg2
	Arg2					Arg3			Arg2			sp->	Arg3
	Arg3			sp->	retpc	sp->	Arg3
	sp->	retpc */
/*	Generate code to adjust the possibly stacked arguments immediately
	before jumping to a method looked up by a perform primitive. */

	/* StackToRegisterMappingCogit>>#adjustArgumentsForPerform: */
static void NoDbgRegParms
adjustArgumentsForPerform(sqInt numArgs)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction3;
    sqInt index;

	assert((numRegArgs()) <= 2);
	assert(numArgs >= 1);
	if (numArgs <= (numRegArgs())) {
		if (numArgs == 2) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, Arg1Reg, Arg0Reg);
		}
		return;
	}
	if (((numRegArgs()) + 1) == numArgs) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperandoperand(MoveMwrR, 0, SPReg, Arg1Reg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(0));
		}
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperandoperand(MoveMwrR, BytesPerWord, SPReg, Arg0Reg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(BytesPerWord));
		}
		/* begin checkQuickConstant:forInstruction: */
		anInstruction3 = genoperandoperand(AddCqR, (numArgs + 1) * BytesPerWord, SPReg);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral((numArgs + 1) * BytesPerWord));
		}
		return;
	}
	for (index = (numArgs - 2); index >= 0; index += -1) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction10 = genoperandoperandoperand(MoveMwrR, index * BytesPerWord, SPReg, TempReg);
		if (usesOutOfLineLiteral(anInstruction10)) {
			(anInstruction10->dependent = locateLiteral(index * BytesPerWord));
		}
		/* begin checkQuickConstant:forInstruction: */
		anInstruction11 = genoperandoperandoperand(MoveRMwr, TempReg, (index + 1) * BytesPerWord, SPReg);
		if (usesOutOfLineLiteral(anInstruction11)) {
			(anInstruction11->dependent = locateLiteral((index + 1) * BytesPerWord));
		}
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction12 = genoperandoperand(AddCqR, BytesPerWord, SPReg);
	if (usesOutOfLineLiteral(anInstruction12)) {
		(anInstruction12->dependent = locateLiteral(BytesPerWord));
	}
}


/*	if there's a free register, use it */

	/* StackToRegisterMappingCogit>>#allocateFloatRegNotConflictingWith: */
static sqInt NoDbgRegParms
allocateFloatRegNotConflictingWith(sqInt regMask)
{
    sqInt reg;

	reg = availableFloatRegisterOrNoneFor(backEnd, (liveFloatRegisters()) | regMask);
	if (reg == NoReg) {

		/* No free register, choose one that does not conflict with regMask */
		reg = freeAnyFloatRegNotConflictingWith(regMask);
	}
	return reg;
}


/*	If the stack entry is already in a register not conflicting with regMask,
	answers it,
	else allocate a new register not conflicting with reg mask
 */

	/* StackToRegisterMappingCogit>>#allocateRegForStackEntryAt:notConflictingWith: */
static sqInt NoDbgRegParms
allocateRegForStackEntryAtnotConflictingWith(sqInt index, sqInt regMask)
{
    sqInt mask;
    CogSimStackEntry *stackEntry;

	stackEntry = ssValue(index);
	mask = registerMaskOrNone(stackEntry);
	if ((mask != 0)
	 && ((!(mask & regMask)))) {
		flag("TODO");
		return registerOrNone(stackEntry);
	}
	return allocateRegNotConflictingWith(regMask);
}


/*	if there's a free register, use it */

	/* StackToRegisterMappingCogit>>#allocateRegNotConflictingWith: */
static sqInt NoDbgRegParms
allocateRegNotConflictingWith(sqInt regMask)
{
    sqInt reg;

	reg = availableRegisterOrNoneFor(backEnd, (liveRegisters()) | regMask);
	if (reg == NoReg) {

		/* No free register, choose one that does not conflict with regMask */
		reg = freeAnyRegNotConflictingWith(regMask);
	}
	if (reg == ReceiverResultReg) {

		/* If we've allocated RcvrResultReg, it's not live anymore */
		voidReceiverResultRegContainsSelf();
	}
	return reg;
}

	/* StackToRegisterMappingCogit>>#anyReferencesToRegister:inTopNItems: */
static sqInt NoDbgRegParms
anyReferencesToRegisterinTopNItems(sqInt reg, sqInt n)
{
    sqInt i;
    sqInt regMask;

	/* begin registerMaskFor: */
	regMask = ((reg < 0) ? (((usqInt)(1)) >> (-reg)) : (1U << reg));
	for (i = simStackPtr; i >= ((simStackPtr - n) + 1); i += -1) {
		if ((((registerMask(simStackAt(i))) & regMask) != 0)) {
			return 1;
		}
	}
	return 0;
}


/*	Store the smalltalk pointers */

	/* StackToRegisterMappingCogit>>#beginHighLevelCall: */
static void NoDbgRegParms
beginHighLevelCall(sqInt alignment)
{
    sqInt actualAlignment;
    sqInt address;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    sqInt i;
    sqInt mask;
    sqInt offset;

	/* begin ssFlushAll */
	assert(tempsValidAndVolatileEntriesSpilled());
	ssNativeFlushTo(simNativeStackPtr);
	if (simSpillBase <= simStackPtr) {
		for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
			assert(needsFrame);
			ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
		}
		simSpillBase = simStackPtr + 1;
	}
	voidReceiverResultRegContainsSelf();
	genSaveStackPointers(backEnd);
	/* begin MoveAw:R: */
	address = instructionPointerAddress();
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(address, genoperandoperand(MoveAwR, address, LinkReg));
	genLoadCStackPointer(backEnd);
	/* begin MoveMw:r:R: */
	offset = frameOffsetOfNativeFramePointer();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperandoperand(MoveMwrR, offset, FPReg, FPReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(offset));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(SubCqR, 1, FPReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(1));
	}
	actualAlignment = ((alignment < BytesPerWord) ? BytesPerWord : alignment);
	if (actualAlignment > BytesPerWord) {
		mask = -actualAlignment;
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(AndCqR, mask, SPReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(mask));
		}
	}
	currentCallCleanUpSize = 0;
}


/*	This is a static version of ceCallCogCodePopReceiverArg0Regs
	for break-pointing when debugging in C. */
/*	This exists only for break-pointing. */

	/* StackToRegisterMappingCogit>>#callCogCodePopReceiverArg0Regs */
void
callCogCodePopReceiverArg0Regs(void)
{
	realCECallCogCodePopReceiverArg0Regs();
}


/*	This is a static version of ceCallCogCodePopReceiverArg1Arg0Regs
	for break-pointing when debugging in C. */
/*	This exists only for break-pointing. */

	/* StackToRegisterMappingCogit>>#callCogCodePopReceiverArg1Arg0Regs */
void
callCogCodePopReceiverArg1Arg0Regs(void)
{
	realCECallCogCodePopReceiverArg1Arg0Regs();
}

	/* StackToRegisterMappingCogit>>#callSwitchToCStack */
static sqInt
callSwitchToCStack(void)
{
    sqInt address;

	/* begin MoveAw:R: */
	address = cFramePointerAddress();
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(address, genoperandoperand(MoveAwR, address, FPReg));
	return 0;
}


/*	Restore the link register */

	/* StackToRegisterMappingCogit>>#callSwitchToSmalltalkStack */
static void
callSwitchToSmalltalkStack(void)
{
    sqInt address;
    AbstractInstruction *anInstruction;
    sqInt quickConstant;

	/* begin MoveCq:R: */
	quickConstant = varBaseAddress();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, quickConstant, VarBaseReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	/* begin MoveAw:R: */
	address = instructionPointerAddress();
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(address, genoperandoperand(MoveAwR, address, LinkReg));
	genLoadStackPointers(backEnd);
}


/*	Loop over bytecodes, dispatching to the generator for each bytecode,
	handling fixups in due course.
 */

	/* StackToRegisterMappingCogit>>#compileAbstractInstructionsFrom:through: */
static sqInt NoDbgRegParms
compileAbstractInstructionsFromthrough(sqInt start, sqInt end)
{
    BytecodeDescriptor *descriptor;
    BytecodeFixup *fixup;
    sqInt nExts;
    sqInt nextOpcodeIndex;
    sqInt result;

	traceSimStack();
	bytecodePC = start;
	nExts = (result = 0);
	descriptor = null;
	deadCode = 0;
	while (1) {
		maybeHaltIfDebugPC();
		mergeWithFixupIfRequired((fixup = fixupAt(bytecodePC)));
		descriptor = loadBytesAndGetDescriptor();
		nextOpcodeIndex = opcodeIndex;
		result = (deadCode
			? mapDeadDescriptorIfNeeded(descriptor)
			: ((descriptor->generator))());
		if (result == 0) {
			/* begin assertExtsAreConsumed: */
			if (!((descriptor->isExtension))) {
				assert((extA == 0)
				 && ((extB == 0)
				 && (numExtB == 0)));
			}
		}
		traceDescriptor(descriptor);
		traceSimStack();
		/* begin patchFixupTargetIfNeeded:nextOpcodeIndex: */
		if ((((((usqInt)((fixup->targetInstruction)))) >= NeedsNonMergeFixupFlag) && ((((usqInt)((fixup->targetInstruction)))) <= NeedsMergeFixupFlag))) {

			/* There is a fixup for this bytecode.  It must point to the first generated
			   instruction for this bytecode.  If there isn't one we need to add a label. */
			if (opcodeIndex == nextOpcodeIndex) {
				/* begin Label */
				genoperandoperand(Label, (labelCounter += 1), bytecodePC);
			}
			(fixup->targetInstruction = abstractInstructionAt(nextOpcodeIndex));
		}
		/* begin maybeDumpLiterals: */
		if ((mustDumpLiterals(opcodeIndex))
		 || (((isBranch(descriptor))
		 && (!(((descriptor->isBranchTrue))
		 || ((descriptor->isBranchFalse)))))
		 || ((descriptor->isReturn)))) {
			dumpLiterals(!(((isBranch(descriptor))
			 && (!(((descriptor->isBranchTrue))
			 || ((descriptor->isBranchFalse)))))
			 || ((descriptor->isReturn))));
		}
		/* begin nextBytecodePCFor:exts: */
		bytecodePC = (bytecodePC + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? ((descriptor->spanFunction))(descriptor, bytecodePC, nExts, methodObj)
	: 0));
		if (!((result == 0)
		 && (bytecodePC <= end))) break;
		nExts = ((descriptor->isExtension)
			? nExts + 1
			: 0);
	}
	/* begin checkEnoughOpcodes */
	if (opcodeIndex > numAbstractOpcodes) {
		error("Cog JIT internal error. Too many abstract opcodes.  Num opcodes heuristic is too optimistic.");
	}
	return result;
}

	/* StackToRegisterMappingCogit>>#compileBlockBodies */
static sqInt
compileBlockBodies(void)
{
    BlockStart *blockStart;
    sqInt compiledBlocksCount;
    sqInt initialCounterIndex;
    sqInt initialOpcodeIndex;
    sqInt initialStackPtr;
    sqInt (* const pushNilSizeFunction)(sqInt,sqInt) = squeakV3orSistaV1PushNilSizenumInitialNils;
    sqInt result;
    sqInt savedFirstOpcodeIndex;
    sqInt savedLastDumpedLiteralIndex;
    unsigned char savedNeedsFrame;
    sqInt savedNextLiteralIndex;
    sqInt savedNumArgs;
    sqInt savedNumTemps;

	assert(blockCount > 0);
	savedNeedsFrame = needsFrame;
	savedNumArgs = methodOrBlockNumArgs;
	savedNumTemps = methodOrBlockNumTemps;
	inBlock = InVanillaBlock;
	compiledBlocksCount = 0;
	while (compiledBlocksCount < blockCount) {
		compilationPass = 1;
		blockStart = blockStartAt(compiledBlocksCount);
		if (((result = scanBlock(blockStart))) < 0) {
			return result;
		}
		initialOpcodeIndex = opcodeIndex;

		/* for SistaCogit */
		initialCounterIndex = 0 /* maybeCounterIndex */;
		/* begin saveForRecompile */
		savedFirstOpcodeIndex = firstOpcodeIndex;
		savedNextLiteralIndex = nextLiteralIndex;
		savedLastDumpedLiteralIndex = lastDumpedLiteralIndex;
		while (1) {
			compileBlockEntry(blockStart);
			initialStackPtr = simStackPtr;
			if (((result = compileAbstractInstructionsFromthrough(((blockStart->startpc)) + (pushNilSizeFunction(methodObj, ((blockStart->numInitialNils)))), (((blockStart->startpc)) + ((blockStart->span))) - 1))) < 0) {
				return result;
			}
			if (initialStackPtr == simStackPtr) break;
			assert((initialStackPtr > simStackPtr)
			 || (deadCode));

			/* for asserts */
			compilationPass += 1;
			(blockStart->numInitialNils = (((blockStart->numInitialNils)) + simStackPtr) - initialStackPtr);
			(((blockStart->fakeHeader))->dependent = null);
			reinitializeFixupsFromthrough(((blockStart->startpc)) + ((blockStart->numInitialNils)), (((blockStart->startpc)) + ((blockStart->span))) - 1);
			bzero(abstractOpcodes + initialOpcodeIndex,
									(opcodeIndex - initialOpcodeIndex) * sizeof(AbstractInstruction));
			opcodeIndex = initialOpcodeIndex;
			/* begin resetForRecompile */
			firstOpcodeIndex = savedFirstOpcodeIndex;
			nextLiteralIndex = savedNextLiteralIndex;
			lastDumpedLiteralIndex = savedLastDumpedLiteralIndex;
					}
		compiledBlocksCount += 1;
	}
	needsFrame = savedNeedsFrame;
	methodOrBlockNumArgs = savedNumArgs;
	methodOrBlockNumTemps = savedNumTemps;
	return 0;
}


/*	Build a frame for a block activation. See CoInterpreter
	class>>initializeFrameIndices. closure (in ReceiverResultReg)
	arg0
	...
	argN
	caller's saved ip/this stackPage (for a base frame)
	fp->	saved fp
	method
	context (uninitialized?)
	receiver
	first temp
	...
	sp->	Nth temp
	Avoid use of SendNumArgsReg which is the flag determining whether
	context switch is allowed on stack-overflow. */
/*	Build a frame for a block activation. See CoInterpreter
	class>>initializeFrameIndices. Override to push the register receiver and
	register arguments, if any, and to correctly
	initialize the explicitly nilled/pushed temp entries (they are /not/ of
	type constant nil). */

	/* StackToRegisterMappingCogit>>#compileBlockFrameBuild: */
static void NoDbgRegParms
compileBlockFrameBuild(BlockStart *blockStart)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction * cascade0;
    sqInt constant;
    sqInt constant1;
    sqInt i;
    sqInt ign;

	/* begin annotateBytecode: */
	abstractInstruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	(abstractInstruction->annotation = HasBytecodePC);
	/* begin PushR: */
	genoperand(PushR, LinkReg);
	/* begin PushR: */
	genoperand(PushR, FPReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, SPReg, FPReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, ClassReg);
	cascade0 = (blockStart->fakeHeader);
	addDependent(cascade0, annotateAbsolutePCRef(gPushCw(((sqInt)((blockStart->fakeHeader))))));
	/* begin setLabelOffset: */
	((cascade0->operands))[1] = MFMethodFlagIsBlockFlag;
	annotateobjRef(gPushCw(nilObject()), nilObject());
	if ((blockStart->hasInstVarRef)) {

		/* Use ReceiverResultReg for Context to agree with store check trampoline */
		genLoadSlotsourceRegdestReg(ClosureOuterContextIndex, ClassReg, ReceiverResultReg);
		genLoadSlotsourceRegdestReg(ReceiverIndex, ReceiverResultReg, Arg0Reg);
		genEnsureOopInRegNotForwardedscratchRegupdatingSlotin(Arg0Reg, TempReg, ReceiverIndex, ReceiverResultReg);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, Arg0Reg, ReceiverResultReg);
	}
	else {
		genLoadSlotsourceRegdestReg(ClosureOuterContextIndex, ClassReg, Arg0Reg);
		genLoadSlotsourceRegdestReg(ReceiverIndex, Arg0Reg, ReceiverResultReg);
	}
	/* begin PushR: */
	genoperand(PushR, ReceiverResultReg);
	for (i = 0; i < ((blockStart->numCopied)); i += 1) {
		genLoadSlotsourceRegdestReg(i + ClosureFirstCopiedValueIndex, ClassReg, TempReg);
		/* begin PushR: */
		genoperand(PushR, TempReg);
	}
	(blockStart->stackCheckLabel = compileStackOverflowCheck(1));
	methodOrBlockNumTemps = (((blockStart->numArgs)) + ((blockStart->numCopied))) + ((blockStart->numInitialNils));
	initSimStackForFramefulMethod((blockStart->startpc));
	if (((blockStart->numInitialNils)) > 0) {
		if (((blockStart->numInitialNils)) > 1) {
			/* begin genMoveNilR: */
			constant = nilObject();
			if (shouldAnnotateObjectReference(constant)) {
				annotateobjRef(gMoveCwR(constant, TempReg), constant);
			}
			else {
				/* begin checkQuickConstant:forInstruction: */
				anInstruction = genoperandoperand(MoveCqR, constant, TempReg);
				if (usesOutOfLineLiteral(anInstruction)) {
					(anInstruction->dependent = locateLiteral(constant));
				}
			}
			for (ign = 1; ign <= ((blockStart->numInitialNils)); ign += 1) {
				/* begin PushR: */
				genoperand(PushR, TempReg);
			}
		}
		else {
			/* begin genPushConstant: */
			constant1 = nilObject();
			if (shouldAnnotateObjectReference(constant1)) {
				annotateobjRef(gPushCw(constant1), constant1);
			}
			else {
				/* begin checkQuickConstant:forInstruction: */
				anInstruction1 = genoperand(PushCq, constant1);
				if (usesOutOfLineLiteral(anInstruction1)) {
					(anInstruction1->dependent = locateLiteral(constant1));
				}
			}
		}
	}
}


/*	Make sure ReceiverResultReg holds the receiver, loaded from the closure,
	which is what is initially in ReceiverResultReg. We must annotate the
	first instruction in vanilla blocks so that
	findMethodForStartBcpc:inHomeMethod: can function. We need two annotations
	because the first is a fiducial. */
/*	Make sure ReceiverResultReg holds the receiver, loaded from
	the closure, which is what is initially in ReceiverResultReg */

	/* StackToRegisterMappingCogit>>#compileBlockFramelessEntry: */
static void NoDbgRegParms
compileBlockFramelessEntry(BlockStart *blockStart)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;

	methodOrBlockNumTemps = (((blockStart->numArgs)) + ((blockStart->numCopied))) + ((blockStart->numInitialNils));
	initSimStackForFramelessBlock((blockStart->startpc));
	if (!(((blockStart->entryLabel)) == null)) {
		/* begin annotateBytecode: */
		abstractInstruction = (blockStart->entryLabel);
		(abstractInstruction->annotation = HasBytecodePC);
		/* begin annotateBytecode: */
		abstractInstruction1 = (blockStart->entryLabel);
		(abstractInstruction1->annotation = HasBytecodePC);
	}
	if ((blockStart->hasInstVarRef)) {

		/* Use ReceiverResultReg for Context to agree with store check trampoline */
		genLoadSlotsourceRegdestReg(ClosureOuterContextIndex, ReceiverResultReg, ReceiverResultReg);
		genLoadSlotsourceRegdestReg(ReceiverIndex, ReceiverResultReg, Arg0Reg);
		genEnsureOopInRegNotForwardedscratchRegupdatingSlotin(Arg0Reg, TempReg, ReceiverIndex, ReceiverResultReg);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, Arg0Reg, ReceiverResultReg);
	}
	else {
		genLoadSlotsourceRegdestReg(ClosureOuterContextIndex, ReceiverResultReg, TempReg);
		genLoadSlotsourceRegdestReg(ReceiverIndex, TempReg, ReceiverResultReg);
	}
}

	/* StackToRegisterMappingCogit>>#compileCogFullBlockMethod: */
static CogMethod * NoDbgRegParms
compileCogFullBlockMethod(sqInt numCopied)
{
    sqInt allocBytes;
    sqInt fixupBytes;
    sqInt numBlocks;
    sqInt numBytecodes;
    sqInt numberOfAbstractOpcodes;
    sqInt numCleanBlocks;
    sqInt opcodeBytes;
    sqInt result;

	methodOrBlockNumTemps = tempCountOf(methodObj);
	setHasMovableLiteral(0);
	setHasYoungReferent(isYoungObject(methodObj));
	methodOrBlockNumArgs = argumentCountOf(methodObj);
	inBlock = InFullBlock;
	maxLitIndex = -1;
	assert((primitiveIndexOf(methodObj)) == 0);

	/* initial estimate.  Actual endPC is determined in scanMethod. */
	initialPC = startPCOfMethod(methodObj);
	endPC = numBytesOf(methodObj);
	numBytecodes = (endPC - initialPC) + 1;
	primitiveIndex = 0;
	/* begin allocateOpcodes:bytecodes:ifFail: */
	numberOfAbstractOpcodes = (numBytecodes + 10) * 10 /* estimateOfAbstractOpcodesPerBytecodes */;
	numAbstractOpcodes = numberOfAbstractOpcodes;
	opcodeBytes = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupBytes = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;

	/* Document the fact that the MaxStackAllocSize ensures that the number of abstract
	   opcodes fits in a 16 bit integer (e.g. CogBytecodeFixup's instructionIndex). */
	allocBytes = opcodeBytes + fixupBytes;
	assert((((sizeof(CogAbstractInstruction)) + (sizeof(CogBytecodeFixup))) * 0xC000) > MaxStackAllocSize);
	if (allocBytes > MaxStackAllocSize) {
		return ((CogMethod *) MethodTooBig);
		goto l1;
	}
	abstractOpcodes = alloca(allocBytes);
	bzero(abstractOpcodes, allocBytes);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeBytes));
	zeroOpcodeIndexForNewOpcodes();
	labelCounter = 0;
	l1:	/* end allocateOpcodes:bytecodes:ifFail: */;
	flag("TODO");
	if (((numBlocks = scanMethod())) < 0) {
		return ((CogMethod *) numBlocks);
	}
	assert(numBlocks == 0);
	numCleanBlocks = scanForCleanBlocks();
	assert(numCleanBlocks == 0);
	allocateBlockStarts(numBlocks + numCleanBlocks);
	blockCount = 0;
	if (numCleanBlocks > 0) {
		addCleanBlockStarts();
	}
	if (!(maybeAllocAndInitIRCs())) {

		/* Inaccurate error code, but it'll do.  This will likely never fail. */
		return ((CogMethod *) InsufficientCodeSpace);
	}
	blockEntryLabel = null;
	(methodLabel->dependent = null);
	if (((result = compileEntireFullBlockMethod(numCopied))) < 0) {
		return ((CogMethod *) result);
	}
	return generateCogFullBlock();
}

	/* StackToRegisterMappingCogit>>#compileCogMethod: */
static CogMethod * NoDbgRegParms
compileCogMethod(sqInt selector)
{
    sqInt allocBytes;
    int extra;
    sqInt fixupBytes;
    sqInt numBlocks;
    sqInt numBytecodes;
    sqInt numberOfAbstractOpcodes;
    sqInt numCleanBlocks;
    sqInt opcodeBytes;
    sqInt result;

	methodOrBlockNumTemps = tempCountOf(methodObj);
	setHasMovableLiteral(0);
	setHasYoungReferent((isYoungObject(methodObj))
	 || (isYoung(selector)));
	methodOrBlockNumArgs = argumentCountOf(methodObj);
	inBlock = 0;
	maxLitIndex = -1;
	extra = ((((primitiveIndex = primitiveIndexOf(methodObj))) > 0)
	 && (!(isQuickPrimitiveIndex(primitiveIndex)))
		? 30
		: 10);

	/* initial estimate.  Actual endPC is determined in scanMethod. */
	initialPC = startPCOfMethod(methodObj);
	endPC = (isQuickPrimitiveIndex(primitiveIndex)
		? initialPC - 1
		: numBytesOf(methodObj));
	numBytecodes = (endPC - initialPC) + 1;
	/* begin allocateOpcodes:bytecodes:ifFail: */
	numberOfAbstractOpcodes = (numBytecodes + extra) * 10 /* estimateOfAbstractOpcodesPerBytecodes */;
	numAbstractOpcodes = numberOfAbstractOpcodes;
	opcodeBytes = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupBytes = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;

	/* Document the fact that the MaxStackAllocSize ensures that the number of abstract
	   opcodes fits in a 16 bit integer (e.g. CogBytecodeFixup's instructionIndex). */
	allocBytes = opcodeBytes + fixupBytes;
	assert((((sizeof(CogAbstractInstruction)) + (sizeof(CogBytecodeFixup))) * 0xC000) > MaxStackAllocSize);
	if (allocBytes > MaxStackAllocSize) {
		return ((CogMethod *) MethodTooBig);
		goto l1;
	}
	abstractOpcodes = alloca(allocBytes);
	bzero(abstractOpcodes, allocBytes);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeBytes));
	zeroOpcodeIndexForNewOpcodes();
	labelCounter = 0;
	l1:	/* end allocateOpcodes:bytecodes:ifFail: */;
	if (((numBlocks = scanMethod())) < 0) {
		return ((CogMethod *) numBlocks);
	}
	numCleanBlocks = scanForCleanBlocks();
	if (methodFoundInvalidPostScan()) {
		return ((CogMethod *) ShouldNotJIT);
	}
	allocateBlockStarts(numBlocks + numCleanBlocks);
	blockCount = 0;
	if (numCleanBlocks > 0) {
		addCleanBlockStarts();
	}
	if (!(maybeAllocAndInitIRCs())) {

		/* Inaccurate error code, but it'll do.  This will likely never fail. */
		return ((CogMethod *) InsufficientCodeSpace);
	}
	blockEntryLabel = null;
	(methodLabel->dependent = null);
	if (((result = compileEntireMethod())) < 0) {
		return ((CogMethod *) result);
	}
	return generateCogMethod(selector);
}


/*	Compile the abstract instructions for the entire method, including blocks. */
/*	Compile the abstract instructions for the entire method, including blocks. */

	/* StackToRegisterMappingCogit>>#compileEntireMethod */
static sqInt
compileEntireMethod(void)
{
    sqInt result;

	regArgsHaveBeenPushed = 0;
	/* begin preenMethodLabel */
	(((((AbstractInstruction *) methodLabel))->operands))[1] = 0;
	compileAbort();
	compileEntry();
	if (((result = compilePrimitive())) < 0) {
		return result;
	}
	compileFrameBuild();
	if (((result = compileMethodBody())) < 0) {
		return result;
	}
	if (blockCount == 0) {
		return 0;
	}
	if (((result = compileBlockBodies())) < 0) {
		return result;
	}
	return compileBlockDispatch();
}


/*	Build a frame for a CogMethod activation. See CoInterpreter
	class>>initializeFrameIndices. receiver (in ReceiverResultReg)
	arg0
	...
	argN
	caller's saved ip/this stackPage (for a base frame)
	fp->	saved fp
	method
	context (uninitialized?)
	receiver
	first temp
	...
	sp->	Nth temp
	If there is a primitive and an error code the Nth temp is the error code.
	Ensure SendNumArgsReg is set early on (incidentally to nilObj) because
	it is the flag determining whether context switch is allowed on
	stack-overflow.  */
/*	Build a frame for a CogMethod activation. See CoInterpreter
	class>>initializeFrameIndices. Override to push the register receiver and
	register arguments, if any. */

	/* StackToRegisterMappingCogit>>#compileFrameBuild */
static void
compileFrameBuild(void)
{
    AbstractInstruction *anInstruction;
    sqInt constant;
    sqInt i;
    sqInt iLimiT;


#  if IMMUTABILITY
	if (useTwoPaths) {
		compileTwoPathFrameBuild();
		return;
	}
#  endif
	if (!needsFrame) {
		if (useTwoPaths) {
			compileTwoPathFramelessInit();
		}
		initSimStackForFramelessMethod(initialPC);
		return;
	}
	assert(!(useTwoPaths));
	genPushRegisterArgs();
	if (!needsFrame) {
		return;
	}
	/* begin PushR: */
	genoperand(PushR, LinkReg);
	/* begin PushR: */
	genoperand(PushR, FPReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, SPReg, FPReg);
	addDependent(methodLabel, annotateAbsolutePCRef(gPushCw(((sqInt)methodLabel))));
	/* begin genMoveNilR: */
	constant = nilObject();
	if (shouldAnnotateObjectReference(constant)) {
		annotateobjRef(gMoveCwR(constant, SendNumArgsReg), constant);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, constant, SendNumArgsReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(constant));
		}
	}
	/* begin PushR: */
	genoperand(PushR, SendNumArgsReg);
	/* begin PushR: */
	genoperand(PushR, ReceiverResultReg);
	for (i = (methodOrBlockNumArgs + 1), iLimiT = (temporaryCountOfMethodHeader(methodHeader)); i <= iLimiT; i += 1) {
		/* begin PushR: */
		genoperand(PushR, SendNumArgsReg);
	}
	if (((primitiveIndexOfMethodheader(methodObj, methodHeader)) > 0)
	 && ((longStoreBytecodeForHeader(methodHeader)) == (fetchByteofObject((startPCOfMethodHeader(methodHeader)) + (sizeOfCallPrimitiveBytecode(methodHeader)), methodObj)))) {
		compileGetErrorCode();
	}
	stackCheckLabel = compileStackOverflowCheck(canContextSwitchIfActivatingheader(methodObj, methodHeader));
	initSimStackForFramefulMethod(initialPC);
}


/*	Make sure ReceiverResultReg holds the receiver, loaded from the closure,
	which is what is initially in ReceiverResultReg.  */
/*	Make sure ReceiverResultReg holds the receiver, loaded from
	the closure, which is what is initially in ReceiverResultReg */

	/* StackToRegisterMappingCogit>>#compileFullBlockFramelessEntry: */
static void NoDbgRegParms
compileFullBlockFramelessEntry(sqInt numCopied)
{
	initSimStackForFramelessBlock(initialPC);
	flag("TODO");
	genLoadSlotsourceRegdestReg(FullClosureReceiverIndex, ReceiverResultReg, Arg0Reg);
	genEnsureOopInRegNotForwardedscratchRegupdatingSlotin(Arg0Reg, TempReg, FullClosureReceiverIndex, ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, ReceiverResultReg);
}


/*	Build a frame for a block activation. See CoInterpreter
	class>>initializeFrameIndices. closure (in ReceiverResultReg)
	arg0
	...
	argN
	caller's saved ip/this stackPage (for a base frame)
	fp->	saved fp
	method
	context (uninitialized?)
	receiver
	first temp
	...
	sp->	Nth temp
	Avoid use of SendNumArgsReg which is the flag determining whether
	context switch is allowed on stack-overflow. */

	/* StackToRegisterMappingCogit>>#compileFullBlockMethodFrameBuild: */
static void NoDbgRegParms
compileFullBlockMethodFrameBuild(sqInt numCopied)
{
    AbstractInstruction *anInstruction;
    sqInt constant;
    sqInt i;
    sqInt iLimiT;

	if (useTwoPaths) {

		/* method with only inst var store, we compile only slow path for now */
		useTwoPaths = 0;
#    if IMMUTABILITY
		needsFrame = 1;
#    endif
	}
	if (!needsFrame) {

		/* it is OK for numCopied to be non-zero provided that the block does not actually use the copied values.
		   There are some blocks like this, e.g. that simply reference copied values to mark them as used for Slang.
		   See e.g. CroquetPlugin>>#primitiveGatherEntropy which contains the block [bufPtr. bufSize. false],
		   which the bytecode compiler optimizes to [false]. */
		compileFullBlockFramelessEntry(numCopied);
		initSimStackForFramelessBlock(initialPC);
		return;
	}
	if (!needsFrame) {
		return;
	}
	/* begin PushR: */
	genoperand(PushR, LinkReg);
	/* begin PushR: */
	genoperand(PushR, FPReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, SPReg, FPReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, ClassReg);
	addDependent(methodLabel, annotateAbsolutePCRef(gPushCw(((sqInt)methodLabel))));
	/* begin setLabelOffset: */
	(((((AbstractInstruction *) methodLabel))->operands))[1] = MFMethodFlagIsBlockFlag;
	/* begin genMoveNilR: */
	constant = nilObject();
	if (shouldAnnotateObjectReference(constant)) {
		annotateobjRef(gMoveCwR(constant, SendNumArgsReg), constant);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, constant, SendNumArgsReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(constant));
		}
	}
	/* begin PushR: */
	genoperand(PushR, SendNumArgsReg);
	flag("TODO");
	genLoadSlotsourceRegdestReg(FullClosureReceiverIndex, ClassReg, Arg0Reg);
	genEnsureOopInRegNotForwardedscratchRegupdatingSlotin(Arg0Reg, TempReg, FullClosureReceiverIndex, ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, ReceiverResultReg);
	/* begin PushR: */
	genoperand(PushR, ReceiverResultReg);
	for (i = 0; i < numCopied; i += 1) {
		genLoadSlotsourceRegdestReg(i + FullClosureFirstCopiedValueIndex, ClassReg, TempReg);
		/* begin PushR: */
		genoperand(PushR, TempReg);
	}
	for (i = ((methodOrBlockNumArgs + numCopied) + 1), iLimiT = (temporaryCountOfMethodHeader(methodHeader)); i <= iLimiT; i += 1) {
		/* begin PushR: */
		genoperand(PushR, SendNumArgsReg);
	}
	stackCheckLabel = compileStackOverflowCheck(1);
	initSimStackForFramefulMethod(initialPC);
}


/*	Build a frame for a CogMethod activation. See CoInterpreter
	class>>initializeFrameIndices. receiver (in ReceiverResultReg)
	arg0
	...
	argN
	caller's saved ip/this stackPage (for a base frame)
	fp->	saved fp
	method
	context (uninitialized?)
	receiver
	first temp
	...
	sp->	Nth temp
	If there is a primitive and an error code the Nth temp is the error code.
	Ensure SendNumArgsReg is set early on (incidentally to nilObj) because
	it is the flag determining whether context switch is allowed on
	stack-overflow.  */
/*	We are in a method where the frame is needed *only* for instance variable
	store, typically a setter method.
	This case has 20% overhead with Immutability compared to setter without
	immutability because of the stack
	frame creation. We compile two path, one where the object is immutable,
	one where it isn't. At the beginning 
	of the frame build, we take one path or the other depending on the
	receiver mutability.
	
	Note: this specific case happens only where there are only instance
	variabel stores. We could do something
	similar for literal variable stores, but we don't as it's too uncommon.
 */

	/* StackToRegisterMappingCogit>>#compileTwoPathFrameBuild */
#if IMMUTABILITY
static void
compileTwoPathFrameBuild(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt constant;
    sqInt i;
    sqInt iLimiT;
    AbstractInstruction *jumpImmutable;
    AbstractInstruction *jumpOld;
    sqInt literal;

	assert(useTwoPaths);
	assert(blockCount == 0);
	jumpImmutable = genJumpImmutablescratchReg(ReceiverResultReg, TempReg);

	/* first path. The receiver is mutable */
	
	/* N.B. FLAGS := destReg - scratchReg */
	/* begin checkQuickConstant:forInstruction: */
	literal = storeCheckBoundary();
	anInstruction = genoperandoperand(CmpCqR, storeCheckBoundary(), ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(literal));
	}
	/* begin JumpAboveOrEqual: */
	jumpOld = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	assert(!needsFrame);
	initSimStackForFramelessMethod(initialPC);
	/* begin compileMethodBody */
	if (endPC < initialPC) {
		goto l4;
	}
	compileAbstractInstructionsFromthrough(initialPC + (deltaToSkipPrimAndErrorStoreInheader(methodObj, methodHeader)), endPC);
	l4:	/* end compileMethodBody */;

	/* reset because it impacts inst var store compilation */
	useTwoPaths = 0;
	needsFrame = 1;
	jmpTarget(jumpOld, jmpTarget(jumpImmutable, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	genPushRegisterArgs();
	if (!needsFrame) {
		return;
	}
	/* begin PushR: */
	genoperand(PushR, LinkReg);
	/* begin PushR: */
	genoperand(PushR, FPReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, SPReg, FPReg);
	addDependent(methodLabel, annotateAbsolutePCRef(gPushCw(((sqInt)methodLabel))));
	/* begin genMoveNilR: */
	constant = nilObject();
	if (shouldAnnotateObjectReference(constant)) {
		annotateobjRef(gMoveCwR(constant, SendNumArgsReg), constant);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(MoveCqR, constant, SendNumArgsReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(constant));
		}
	}
	/* begin PushR: */
	genoperand(PushR, SendNumArgsReg);
	/* begin PushR: */
	genoperand(PushR, ReceiverResultReg);
	for (i = (methodOrBlockNumArgs + 1), iLimiT = (temporaryCountOfMethodHeader(methodHeader)); i <= iLimiT; i += 1) {
		/* begin PushR: */
		genoperand(PushR, SendNumArgsReg);
	}
	if (((primitiveIndexOfMethodheader(methodObj, methodHeader)) > 0)
	 && ((longStoreBytecodeForHeader(methodHeader)) == (fetchByteofObject((startPCOfMethodHeader(methodHeader)) + (sizeOfCallPrimitiveBytecode(methodHeader)), methodObj)))) {
		compileGetErrorCode();
	}
	stackCheckLabel = compileStackOverflowCheck(canContextSwitchIfActivatingheader(methodObj, methodHeader));
	initSimStackForFramefulMethod(initialPC);
}
#endif /* IMMUTABILITY */


/*	We are in a frameless method with at least two inst var stores. We compile
	two paths,
	one where the object is in new space, and one where it isn't. At the
	beginning 
	of the method, we take one path or the other depending on the receiver
	being in newSpace.
 */

	/* StackToRegisterMappingCogit>>#compileTwoPathFramelessInit */
static void
compileTwoPathFramelessInit(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *jumpOld;
    sqInt literal;

	assert(!(IMMUTABILITY));
	assert(!(needsFrame));
	assert(useTwoPaths);

	/* first path. The receiver is young */
	
	/* N.B. FLAGS := destReg - scratchReg */
	/* begin checkQuickConstant:forInstruction: */
	literal = storeCheckBoundary();
	anInstruction = genoperandoperand(CmpCqR, storeCheckBoundary(), ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(literal));
	}
	/* begin JumpAboveOrEqual: */
	jumpOld = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	initSimStackForFramelessMethod(initialPC);
	/* begin compileMethodBody */
	if (endPC < initialPC) {
		goto l1;
	}
	compileAbstractInstructionsFromthrough(initialPC + (deltaToSkipPrimAndErrorStoreInheader(methodObj, methodHeader)), endPC);
	l1:	/* end compileMethodBody */;

	/* reset because it impacts inst var store compilation */
	useTwoPaths = 0;
	jmpTarget(jumpOld, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
}

	/* StackToRegisterMappingCogit>>#cPICMissTrampolineFor: */
static sqInt NoDbgRegParms
cPICMissTrampolineFor(sqInt numArgs)
{
	return picMissTrampolines[((numArgs < ((numRegArgs()) + 1)) ? numArgs : ((numRegArgs()) + 1))];
}


/*	Replaces the Blue Book double-extended send [132], in which the first byte
	was wasted on 8 bits of argument count. 
	Here we use 3 bits for the operation sub-type (opType), and the remaining
	5 bits for argument count where needed. 
	The last byte give access to 256 instVars or literals. 
	See also secondExtendedSendBytecode
 */

	/* StackToRegisterMappingCogit>>#doubleExtendedDoAnythingBytecode */
static sqInt
doubleExtendedDoAnythingBytecode(void)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    AbstractInstruction *abstractInstruction2;
    sqInt opType;

	opType = ((usqInt)(byte1)) >> 5;
	if (opType == 0) {
		return genSendnumArgs(byte2, byte1 & 0x1F);
	}
	if (opType == 1) {
		return genSendSupernumArgs(byte2, byte1 & 0x1F);
	}
	switch (opType) {
	case 2:
		if (isReadMediatedContextInstVarIndex(byte2)) {
			genPushMaybeContextReceiverVariable(byte2);
		}
		else {
			genPushReceiverVariable(byte2);
			/* begin annotateInstructionForBytecode */
			if (prevInstIsPCAnnotated()) {
				/* begin Nop */
				abstractInstruction = gen(Nop);
			}
			else {
				/* begin Label */
				abstractInstruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
			}
			(abstractInstruction->annotation = HasBytecodePC);
			return 0;
		}
		break;
	case 3:
		genPushLiteralIndex(byte2);
		/* begin annotateInstructionForBytecode */
		if (prevInstIsPCAnnotated()) {
			/* begin Nop */
			abstractInstruction1 = gen(Nop);
		}
		else {
			/* begin Label */
			abstractInstruction1 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		}
		(abstractInstruction1->annotation = HasBytecodePC);
		return 0;

	case 4:
		genPushLiteralVariable(byte2);
		break;
	case 7:
		genStorePopLiteralVariableneedsStoreCheckneedsImmutabilityCheck(0, byte2, ((((ssTop())->type)) != SSConstant)
		 || ((isNonImmediate(((ssTop())->constant)))
		 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
#    if IMMUTABILITY

		/* genStorePop:LiteralVariable: annotates; don't annotate twice */
		return 0;
#    endif
		break;
	default:
		
		/* 5 & 6 */
		if (isWriteMediatedContextInstVarIndex(byte2)) {
			genStorePopMaybeContextReceiverVariableneedsStoreCheckneedsImmutabilityCheck(opType == 6, byte2, ((((ssTop())->type)) != SSConstant)
			 || ((isNonImmediate(((ssTop())->constant)))
			 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
		}
		else {
			genStorePopReceiverVariableneedsStoreCheckneedsImmutabilityCheck(opType == 6, byte2, ((((ssTop())->type)) != SSConstant)
			 || ((isNonImmediate(((ssTop())->constant)))
			 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
		}
#    if IMMUTABILITY

		/* genStorePop:...ReceiverVariable: annotate; don't annotate twice */
		return 0;
#    endif
;
	}
	assert(needsFrame);
	assert(!(prevInstIsPCAnnotated()));
	/* begin annotateBytecode: */
	abstractInstruction2 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	(abstractInstruction2->annotation = HasBytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#duplicateTopBytecode */
static sqInt
duplicateTopBytecode(void)
{
    SimStackEntry desc;

	/* begin ssTopDescriptor */
	desc = simStack[simStackPtr];
	return ssPushDesc(desc);
}

	/* StackToRegisterMappingCogit>>#endHighLevelCallWithCleanup */
static void
endHighLevelCallWithCleanup(void)
{
    AbstractInstruction *anInstruction;

	if (currentCallCleanUpSize > 0) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(AddCqR, currentCallCleanUpSize, SPReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(currentCallCleanUpSize));
		}
	}
	callSwitchToSmalltalkStack();
}

	/* StackToRegisterMappingCogit>>#endHighLevelCallWithoutCleanup */
static void
endHighLevelCallWithoutCleanup(void)
{
	callSwitchToSmalltalkStack();
}


/*	Make sure there's a flagged fixup at the target pc in fixups.
	Initially a fixup's target is just a flag. Later on it is replaced with a
	proper instruction. */

	/* StackToRegisterMappingCogit>>#ensureFixupAt: */
static BytecodeFixup * NoDbgRegParms
ensureFixupAt(sqInt targetPC)
{
    BytecodeFixup *fixup;

	/* begin fixupAt: */
	fixup = fixupAtIndex(targetPC - initialPC);
	traceFixupmerge(fixup, 1);
	if ((((usqInt)((fixup->targetInstruction)))) <= NeedsNonMergeFixupFlag) {

		/* convert a non-merge into a merge */
		/* begin becomeMergeFixup */
		(fixup->targetInstruction) = ((AbstractInstruction *) NeedsMergeFixupFlag);
		(fixup->simStackPtr = simStackPtr);
		(fixup->simNativeStackPtr = simNativeStackPtr);
		(fixup->simNativeStackSize = simNativeStackSize);
	}
	else {
		if ((fixup->isTargetOfBackwardBranch)) {

			/* this is the target of a backward branch and
			   so doesn't have a simStackPtr assigned yet. */
			(fixup->simStackPtr = simStackPtr);
			(fixup->simNativeStackPtr = simNativeStackPtr);
			(fixup->simNativeStackSize = simNativeStackSize);
		}
		else {
			assert(((fixup->simStackPtr)) == simStackPtr);
			assert(((fixup->simNativeStackPtr)) == simNativeStackPtr);
			assert(((fixup->simNativeStackSize)) == simNativeStackSize);
		}
	}
	/* begin recordBcpc: */
	return fixup;
}


/*	Make sure there's a flagged fixup at the target pc in fixups.
	Initially a fixup's target is just a flag. Later on it is replaced with a
	proper instruction. */

	/* StackToRegisterMappingCogit>>#ensureNonMergeFixupAt: */
static BytecodeFixup * NoDbgRegParms
ensureNonMergeFixupAt(sqInt targetPC)
{
    BytecodeFixup *fixup;

	/* begin fixupAt: */
	fixup = fixupAtIndex(targetPC - initialPC);
	traceFixupmerge(fixup, 1);
	if (((fixup->targetInstruction)) == 0) {
		/* begin becomeNonMergeFixup */
		(fixup->targetInstruction) = ((AbstractInstruction *) NeedsNonMergeFixupFlag);
	}
	/* begin recordBcpc: */
	return fixup;
}

	/* StackToRegisterMappingCogit>>#ensureReceiverResultRegContainsSelf */
static void
ensureReceiverResultRegContainsSelf(void)
{
	if (needsFrame) {
		if (!((((simSelf())->liveRegister)) == ReceiverResultReg)) {
			/* begin ssAllocateRequiredReg: */
			ssAllocateRequiredRegMaskupThroughupThroughNative((1U << ReceiverResultReg), simStackPtr, simNativeStackPtr);
			/* begin putSelfInReceiverResultReg */
			storeToReg(simSelf(), ReceiverResultReg);
			((simSelf())->liveRegister = ReceiverResultReg);
		}
	}
	else {
		assert(((((simSelf())->type)) == SSRegister)
		 && (((((simSelf())->registerr)) == ReceiverResultReg)
		 && (receiverIsInReceiverResultReg())));
	}
}

	/* StackToRegisterMappingCogit>>#evaluate:at: */
static void NoDbgRegParms
evaluateat(BytecodeDescriptor *descriptor, sqInt pc)
{
	byte0 = fetchByteofObject(pc, methodObj);
	assert(descriptor == (generatorAt(bytecodeSetOffset + byte0)));
	loadSubsequentBytesForDescriptorat(descriptor, pc);
	((descriptor->generator))();
}


/*	Attempt to follow a branch to a pc. Handle branches to unconditional jumps
	and branches to push: aBoolean; conditional branch pairs. If the branch
	cannot be
	followed answer targetBytecodePC. It is not possible to follow jumps to
	conditional branches because the stack changes depth. That following is
	left to the genJumpIf:to:
	clients. */

	/* StackToRegisterMappingCogit>>#eventualTargetOf: */
static sqInt NoDbgRegParms
eventualTargetOf(sqInt targetBytecodePC)
{
    sqInt cond;
    sqInt currentTarget;
    BytecodeDescriptor *descriptor;
    sqInt nExts;
    sqInt nextPC;
    sqInt span;

	cond = 0;
	nextPC = (currentTarget = targetBytecodePC);
	while (1) {
		nExts = 0;
		while (1) {
			/* begin generatorForPC: */
			descriptor = generatorAt(bytecodeSetOffset + (fetchByteofObject(nextPC, methodObj)));
			if ((descriptor->isReturn)) {
				return currentTarget;
			}
			if (!((descriptor->isExtension))) break;
			nExts += 1;
			nextPC += (descriptor->numBytes);
		}
		if ((isBranch(descriptor))
		 && (!(((descriptor->isBranchTrue))
		 || ((descriptor->isBranchFalse))))) {
			/* begin spanFor:at:exts:in: */
			span = ((descriptor->spanFunction))(descriptor, nextPC, nExts, methodObj);
			if (span < 0) {

				/* Do *not* follow backward branches; these are interrupt points and should not be elided. */
				return currentTarget;
			}
			nextPC = (nextPC + ((descriptor->numBytes))) + span;
		}
		else {
			if (((descriptor->generator)) == genPushConstantTrueBytecode) {
				cond = 1;
			}
			else {
				if (((descriptor->generator)) == genPushConstantFalseBytecode) {
					cond = 0;
				}
				else {
					return currentTarget;
				}
			}
			if (((fixupAt(nextPC))->isTargetOfBackwardBranch)) {
				return currentTarget;
			}
			nextPC = eventualTargetOf(nextPC + ((descriptor->numBytes)));
			nExts = 0;
			while (1) {
				/* begin generatorForPC: */
				descriptor = generatorAt(bytecodeSetOffset + (fetchByteofObject(nextPC, methodObj)));
				if ((descriptor->isReturn)) {
					return currentTarget;
				}
				if (!((descriptor->isExtension))) break;
				nExts += 1;
				nextPC += (descriptor->numBytes);
			}
			if (!(isBranch(descriptor))) {
				return currentTarget;
			}
			if ((isBranch(descriptor))
			 && (!(((descriptor->isBranchTrue))
			 || ((descriptor->isBranchFalse))))) {
				return currentTarget;
			}
			nextPC = (cond == ((descriptor->isBranchTrue))
				? (nextPC + ((descriptor->numBytes))) + (((descriptor->spanFunction))(descriptor, nextPC, nExts, methodObj))
				: nextPC + ((descriptor->numBytes)));
		}
		currentTarget = nextPC;
	}
	return 0;
}


/*	Spill the closest register on stack not conflicting with regMask. 
	Assertion Failure if regMask has already all the registers */

	/* StackToRegisterMappingCogit>>#freeAnyFloatRegNotConflictingWith: */
static sqInt NoDbgRegParms
freeAnyFloatRegNotConflictingWith(sqInt regMask)
{
    CogSimStackEntry *desc;
    sqInt index;
    sqInt reg;

	assert(needsFrame);
	reg = NoReg;
	index = ((simSpillBase < 0) ? 0 : simSpillBase);
	index = ((simNativeSpillBase < 0) ? 0 : simNativeSpillBase);
	while ((reg == NoReg)
	 && (index < simNativeStackPtr)) {
		desc = simNativeStackAt(index);
		if ((((desc->type)) == SSRegisterSingleFloat)
		 || (((desc->type)) == SSRegisterDoubleFloat)) {
			if (!(((regMask & (((((desc->registerr)) < 0) ? (((usqInt)(1)) >> (-((desc->registerr)))) : (1U << ((desc->registerr)))))) != 0))) {
				reg = (desc->registerr);
			}
		}
		index += 1;
	}
	assert(!((reg == NoReg)));
	ssAllocateRequiredFloatReg(reg);
	return reg;
}


/*	Spill the closest register on stack not conflicting with regMask. 
	Assertion Failure if regMask has already all the registers */

	/* StackToRegisterMappingCogit>>#freeAnyRegNotConflictingWith: */
static sqInt NoDbgRegParms
freeAnyRegNotConflictingWith(sqInt regMask)
{
    CogSimStackEntry *desc;
    sqInt index;
    sqInt reg;

	assert(needsFrame);
	reg = NoReg;
	index = ((simSpillBase < 0) ? 0 : simSpillBase);
	while ((reg == NoReg)
	 && (index < simStackPtr)) {
		desc = simStackAt(index);
		if (((desc->type)) == SSRegister) {
			if (!(((regMask & (((((desc->registerr)) < 0) ? (((usqInt)(1)) >> (-((desc->registerr)))) : (1U << ((desc->registerr)))))) != 0))) {
				reg = (desc->registerr);
			}
		}
		index += 1;
	}
	assert(!((reg == NoReg)));
	/* begin ssAllocateRequiredReg: */
	ssAllocateRequiredRegMaskupThroughupThroughNative(((reg < 0) ? (((usqInt)(1)) >> (-reg)) : (1U << reg)), simStackPtr, simNativeStackPtr);
	return reg;
}


/*	Return from block, assuming result already loaded into ReceiverResultReg. */
/*	Return from block, assuming result already loaded into ReceiverResultReg. */

	/* StackToRegisterMappingCogit>>#genBlockReturn */
static sqInt
genBlockReturn(void)
{
	if (needsFrame) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, FPReg, SPReg);
		/* begin PopR: */
		genoperand(PopR, FPReg);
		/* begin PopR: */
		genoperand(PopR, LinkReg);
	}
	/* begin RetN: */
	genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);

	/* can't fall through */
	deadCode = 1;
	return 0;
}


/*	Generate special versions of the ceCallCogCodePopReceiverAndClassRegs
	enilopmart that also pop register args from the stack to undo the pushing
	of register args in the abort/miss trampolines. */

	/* StackToRegisterMappingCogit>>#genCallPICEnilopmartNumArgs: */
static void (*genCallPICEnilopmartNumArgs(sqInt numArgs))(void)
{
    AbstractInstruction *anInstruction;
    sqInt endAddress;
    usqInt enilopmart;
    sqInt quickConstant;
    sqInt reg;
    sqInt size;

	zeroOpcodeIndex();
	/* begin MoveCq:R: */
	quickConstant = varBaseAddress();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, quickConstant, VarBaseReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	genLoadStackPointers(backEnd);
	/* begin PopR: */
	genoperand(PopR, ClassReg);
	/* begin PopR: */
	genoperand(PopR, TempReg);
	/* begin PopR: */
	reg = LinkReg;
	genoperand(PopR, reg);
	if (numArgs > 0) {
		if (numArgs > 1) {
			/* begin PopR: */
			genoperand(PopR, Arg1Reg);
			assert((numRegArgs()) == 2);
		}
		/* begin PopR: */
		genoperand(PopR, Arg0Reg);
	}
	/* begin PopR: */
	genoperand(PopR, ReceiverResultReg);
	/* begin JumpR: */
	genoperand(JumpR, TempReg);
	computeMaximumSizes();
	size = generateInstructionsAt(methodZoneBase);
	endAddress = outputInstructionsAt(methodZoneBase);
	assert((methodZoneBase + size) == endAddress);
	enilopmart = methodZoneBase;
	methodZoneBase = alignUptoRoutineBoundary(endAddress);
	stopsFromto(backEnd, endAddress, methodZoneBase - 1);
	recordGeneratedRunTimeaddress(trampolineNamenumRegArgs("ceCallPIC", numArgs), enilopmart);
	return ((void (*)(void)) enilopmart);
}


/*	SistaV1:	**	248	(2)	11111000 iiiiiiii		mssjjjjj		Call Primitive #iiiiiiii
	+ (jjjjj * 256) 
	m=1 means inlined primitive, no hard return after execution. 
	ss defines the unsafe operation set used to encode the operations. 
	(ss = 0 means sista unsafe operations, ss = 01 means lowcode operations,
	other numbers are as yet used).
	See SistaCogit genCallPrimitiveBytecode, EncoderForSistaV1's class comment
	and StackInterpreter>>#callPrimitiveBytecode for more information. */

	/* StackToRegisterMappingCogit>>#genCallPrimitiveBytecode */
static sqInt
genCallPrimitiveBytecode(void)
{
    sqInt prim;
    sqInt primSet;

	if (byte2 < 128) {
		return (bytecodePC == initialPC
			? 0
			: EncounteredUnknownBytecode);
	}
	prim = (((sqInt)((usqInt)((byte2 - 128)) << 8))) + byte1;
	primSet = (((usqInt)(prim)) >> 13) & 3;
	prim = prim & 0x1FFF;
	if (primSet == 1) {
		if (prim < 1000) {
			return genLowcodeNullaryInlinePrimitive(prim);
		}
		if (prim < 2000) {
			return genLowcodeUnaryInlinePrimitive(prim - 1000);
		}
		if (prim < 3000) {
			return genLowcodeBinaryInlinePrimitive(prim - 2000);
		}
		if (prim < 4000) {
			return genLowcodeTrinaryInlinePrimitive(prim - 3000);
		}
	}
	return EncounteredUnknownBytecode;
}


/*	Override to push the register receiver and register arguments, if any. */

	/* StackToRegisterMappingCogit>>#genExternalizePointersForPrimitiveCall */
static sqInt
genExternalizePointersForPrimitiveCall(void)
{
    sqInt address;

	genPushRegisterArgs();
	/* begin MoveR:Aw: */
	address = instructionPointerAddress();
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(address, genoperandoperand(MoveRAw, LinkReg, address));
	return genSaveStackPointers(backEnd);
}


/*	Override to push the register receiver and register arguments, if any. */

	/* StackToRegisterMappingCogit>>#genExternalizeStackPointerForFastPrimitiveCall */
static AbstractInstruction *
genExternalizeStackPointerForFastPrimitiveCall(void)
{
    sqInt address;

	genPushRegisterArgs();
	return (/* begin MoveR:Aw: */
	(address = stackPointerAddress()),
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(address, genoperandoperand(MoveRAw, SPReg, address)));
}


/*	Block compilation. At this point in the method create the block. Note its
	start and defer generating code for it until after the method and any
	other preceding
	blocks. The block's actual code will be compiled later. */
/*	253		11111101 eei i i kkk	jjjjjjjj		Push Closure Num Copied iii (+ Ext A
	// 16 * 8) Num Args kkk (+ Ext A \\ 16 * 8) BlockSize jjjjjjjj (+ Ext B *
	256). ee = num extensions
 */

	/* StackToRegisterMappingCogit>>#genExtPushClosureBytecode */
static sqInt
genExtPushClosureBytecode(void)
{
    sqInt i;
    sqInt numArgs;
    sqInt numCopied;
    sqInt reg;
    sqInt startpc;

	assert(needsFrame);
	startpc = bytecodePC + (((generatorAt(byte0))->numBytes));
	addBlockStartAtnumArgsnumCopiedspan(startpc, (numArgs = (byte1 & 7) + ((extA % 16) * 8)), (numCopied = ((((usqInt)(byte1)) >> 3) & 7) + ((extA / 16) * 8)), byte2 + (((sqInt)((usqInt)(extB) << 8))));
	extA = (numExtB = (extB = 0));
	/* begin genInlineClosure:numArgs:numCopied: */
	assert(getActiveContextAllocatesInMachineCode());
	voidReceiverResultRegContainsSelf();
	/* begin ssAllocateCallReg:and:and: */
	ssAllocateRequiredRegMaskupThroughupThroughNative(CallerSavedRegisterMask | (((1U << ReceiverResultReg) | (1U << SendNumArgsReg)) | (1U << ClassReg)), simStackPtr, simNativeStackPtr);
	genNoPopCreateClosureAtnumArgsnumCopiedcontextNumArgslargeinBlock(startpc + 1, numArgs, numCopied, methodOrBlockNumArgs, methodNeedsLargeContext(methodObj), inBlock);
	for (i = 1; i <= numCopied; i += 1) {
		reg = ssStorePoptoPreferredReg(1, TempReg);
		genStoreSourceRegslotIndexintoNewObjectInDestReg(reg, (ClosureFirstCopiedValueIndex + numCopied) - i, ReceiverResultReg);
	}
	ssPushRegister(ReceiverResultReg);
	return 0;
}


/*	Full Block creation compilation. The block's actual code will be compiled
	separatedly. 
 */
/*	*	255		11111111	xxxxxxxx	siyyyyyy	push Closure Compiled block literal
	index xxxxxxxx (+ Extend A * 256) numCopied yyyyyy receiverOnStack: s = 1
	ignoreOuterContext: i = 1
 */

	/* StackToRegisterMappingCogit>>#genExtPushFullClosureBytecode */
static sqInt
genExtPushFullClosureBytecode(void)
{
    sqInt compiledBlock;
    sqInt i;
    int ignoreContext;
    sqInt numCopied;
    int receiverIsOnStack;
    sqInt reg;

	assert(needsFrame);
	compiledBlock = getLiteral(byte1 + (((sqInt)((usqInt)(extA) << 8))));
	extA = 0;
	numCopied = byte2 & (0x3F);
	receiverIsOnStack = ((byte2 & (128)) != 0);
	ignoreContext = ((byte2 & (64)) != 0);
	voidReceiverResultRegContainsSelf();
	/* begin ssAllocateCallReg:and:and: */
	ssAllocateRequiredRegMaskupThroughupThroughNative(CallerSavedRegisterMask | (((1U << ReceiverResultReg) | (1U << SendNumArgsReg)) | (1U << ClassReg)), simStackPtr, simNativeStackPtr);
	genCreateFullClosurenumArgsnumCopiedignoreContextcontextNumArgslargeinBlock(compiledBlock, argumentCountOf(compiledBlock), numCopied, ignoreContext, methodOrBlockNumArgs, methodNeedsLargeContext(methodObj), inBlock);
	for (i = 1; i <= numCopied; i += 1) {
		reg = ssStorePoptoPreferredReg(1, TempReg);
		genStoreSourceRegslotIndexintoNewObjectInDestReg(reg, (FullClosureFirstCopiedValueIndex + numCopied) - i, ReceiverResultReg);
	}
	if (receiverIsOnStack) {
		reg = ssStorePoptoPreferredReg(1, TempReg);
	}
	else {
		storeToReg(simSelf(), (reg = TempReg));
	}
	genStoreSourceRegslotIndexintoNewObjectInDestReg(reg, FullClosureReceiverIndex, ReceiverResultReg);
	ssPushRegister(ReceiverResultReg);
	return 0;
}


/*	Enilopmarts transfer control from C into machine code (backwards
	trampolines). 
 */
/*	Enilopmarts transfer control from C into machine code (backwards
	trampolines). Override to add version for generic and PIC-specific entry
	with reg args. */

	/* StackToRegisterMappingCogit>>#generateEnilopmarts */
static void
generateEnilopmarts(void)
{

#  if Debug
	/* begin genEnilopmartFor:forCall:called: */
	realCEEnterCogCodePopReceiverReg = genEnilopmartForandandforCallcalled(ReceiverResultReg, NoReg, NoReg, 0, "realCEEnterCogCodePopReceiverReg");
	ceEnterCogCodePopReceiverReg = enterCogCodePopReceiver;
	/* begin genEnilopmartFor:forCall:called: */
	realCECallCogCodePopReceiverReg = genEnilopmartForandandforCallcalled(ReceiverResultReg, NoReg, NoReg, 1, "realCECallCogCodePopReceiverReg");
	ceCallCogCodePopReceiverReg = callCogCodePopReceiver;
	/* begin genEnilopmartFor:and:forCall:called: */
	realCECallCogCodePopReceiverAndClassRegs = genEnilopmartForandandforCallcalled(ReceiverResultReg, ClassReg, NoReg, 1, "realCECallCogCodePopReceiverAndClassRegs");
	ceCallCogCodePopReceiverAndClassRegs = callCogCodePopReceiverAndClassRegs;
#  else // Debug
	/* begin genEnilopmartFor:forCall:called: */
	ceEnterCogCodePopReceiverReg = genEnilopmartForandandforCallcalled(ReceiverResultReg, NoReg, NoReg, 0, "ceEnterCogCodePopReceiverReg");
	/* begin genEnilopmartFor:forCall:called: */
	ceCallCogCodePopReceiverReg = genEnilopmartForandandforCallcalled(ReceiverResultReg, NoReg, NoReg, 1, "ceCallCogCodePopReceiverReg");
	/* begin genEnilopmartFor:and:forCall:called: */
	ceCallCogCodePopReceiverAndClassRegs = genEnilopmartForandandforCallcalled(ReceiverResultReg, ClassReg, NoReg, 1, "ceCallCogCodePopReceiverAndClassRegs");
#  endif // Debug
	genPrimReturnEnterCogCodeEnilopmart(0);
	cePrimReturnEnterCogCode = methodZoneBase;
	outputInstructionsForGeneratedRuntimeAt(cePrimReturnEnterCogCode);
	recordGeneratedRunTimeaddress("cePrimReturnEnterCogCode", cePrimReturnEnterCogCode);
	genPrimReturnEnterCogCodeEnilopmart(1);
	cePrimReturnEnterCogCodeProfiling = methodZoneBase;
	outputInstructionsForGeneratedRuntimeAt(cePrimReturnEnterCogCodeProfiling);
	recordGeneratedRunTimeaddress("cePrimReturnEnterCogCodeProfiling", cePrimReturnEnterCogCodeProfiling);
#  if Debug
	/* begin genEnilopmartFor:and:forCall:called: */
	realCECallCogCodePopReceiverArg0Regs = genEnilopmartForandandforCallcalled(ReceiverResultReg, Arg0Reg, NoReg, 1, "realCECallCogCodePopReceiverArg0Regs");
	ceCallCogCodePopReceiverArg0Regs = callCogCodePopReceiverArg0Regs;
	realCECallCogCodePopReceiverArg1Arg0Regs = genEnilopmartForandandforCallcalled(ReceiverResultReg, Arg0Reg, Arg1Reg, 1, "realCECallCogCodePopReceiverArg1Arg0Regs");
	ceCallCogCodePopReceiverArg1Arg0Regs = callCogCodePopReceiverArg1Arg0Regs;
#  else // Debug
	/* begin genEnilopmartFor:and:forCall:called: */
	ceCallCogCodePopReceiverArg0Regs = genEnilopmartForandandforCallcalled(ReceiverResultReg, Arg0Reg, NoReg, 1, "ceCallCogCodePopReceiverArg0Regs");
	ceCallCogCodePopReceiverArg1Arg0Regs = genEnilopmartForandandforCallcalled(ReceiverResultReg, Arg0Reg, Arg1Reg, 1, "ceCallCogCodePopReceiverArg1Arg0Regs");
#  endif // Debug
	ceCall0ArgsPIC = genCallPICEnilopmartNumArgs(0);
	ceCall1ArgsPIC = genCallPICEnilopmartNumArgs(1);
	ceCall2ArgsPIC = genCallPICEnilopmartNumArgs(2);
	assert((numRegArgs()) == 2);
}


/*	Size pc-dependent instructions and assign eventual addresses to all
	instructions. Answer the size of the code.
	Compute forward branches based on virtual address (abstract code starts at
	0), assuming that any branches branched over are long.
	Compute backward branches based on actual address.
	Reuse the fixups array to record the pc-dependent instructions that need
	to have
	their code generation postponed until after the others.
	
	Override to add handling for null branches (branches to the immediately
	following instruction) occasioned by StackToRegisterMapping's following of
	jumps.  */

	/* StackToRegisterMappingCogit>>#generateInstructionsAt: */
static sqInt NoDbgRegParms
generateInstructionsAt(sqInt eventualAbsoluteAddress)
{
    sqInt absoluteAddress;
    AbstractInstruction *abstractInstruction;
    BytecodeFixup *fixup;
    sqInt i;
    sqInt j;
    sqInt pcDependentIndex;

	absoluteAddress = eventualAbsoluteAddress;
	pcDependentIndex = 0;
	for (i = 0; i < opcodeIndex; i += 1) {

		/* N.B. if you want to break in resizing, break here, note the instruction index, back up to the
		   sender, restart, and step into computeMaximumSizes, breaking at this instruction's index. */
		abstractInstruction = abstractInstructionAt(i);
		maybeBreakGeneratingFromto(absoluteAddress, absoluteAddress + ((abstractInstruction->maxSize)));
		if (isPCDependent(abstractInstruction)) {
			sizePCDependentInstructionAt(abstractInstruction, absoluteAddress);
			if ((isJump(abstractInstruction))
			 && ((((i + 1) < opcodeIndex)
			 && ((((AbstractInstruction *) (((abstractInstruction->operands))[0]))) == (abstractInstructionAt(i + 1))))
			 || (((i + 2) < opcodeIndex)
			 && (((((AbstractInstruction *) (((abstractInstruction->operands))[0]))) == (abstractInstructionAt(i + 2)))
			 && ((((abstractInstructionAt(i + 1))->opcode)) == Nop))))) {
				(abstractInstruction->opcode = Nop);
				concretizeAt(abstractInstruction, absoluteAddress);
			}
			else {
				fixup = fixupAtIndex(pcDependentIndex);
				pcDependentIndex += 1;
				(fixup->instructionIndex = i);
			}
			absoluteAddress += (abstractInstruction->machineCodeSize);
		}
		else {

			/* N.B. if you want to break in resizing, break here, note the instruction index, back up to the
			   sender, restart, and step into computeMaximumSizes, breaking at this instruction's index. */
			absoluteAddress = concretizeAt(abstractInstruction, absoluteAddress);
			assert(((abstractInstruction->machineCodeSize)) == ((abstractInstruction->maxSize)));
		}
	}
	for (j = 0; j < pcDependentIndex; j += 1) {
		fixup = fixupAtIndex(j);
		abstractInstruction = abstractInstructionAt((fixup->instructionIndex));
		maybeBreakGeneratingFromto((abstractInstruction->address), (((abstractInstruction->address)) + ((abstractInstruction->maxSize))) - 1);
		concretizeAt(abstractInstruction, (abstractInstruction->address));
	}
	return absoluteAddress - eventualAbsoluteAddress;
}


/*	Generate the run-time entries for the various method and PIC entry misses
	and aborts.
	Read the class-side method trampolines for documentation on the various
	trampolines 
 */

	/* StackToRegisterMappingCogit>>#generateMissAbortTrampolines */
static void
generateMissAbortTrampolines(void)
{
    sqInt numArgs;
    sqInt numArgsLimiT;

	for (numArgs = 0, numArgsLimiT = ((numRegArgs()) + 1); numArgs <= numArgsLimiT; numArgs += 1) {
		methodAbortTrampolines[numArgs] = (genMethodAbortTrampolineFor(numArgs));
	}
	for (numArgs = 0, numArgsLimiT = ((numRegArgs()) + 1); numArgs <= numArgsLimiT; numArgs += 1) {
		picAbortTrampolines[numArgs] = (genPICAbortTrampolineFor(numArgs));
	}
	for (numArgs = 0, numArgsLimiT = ((numRegArgs()) + 1); numArgs <= numArgsLimiT; numArgs += 1) {
		picMissTrampolines[numArgs] = (genPICMissTrampolineFor(numArgs));
	}
	/* begin genTrampolineFor:called:arg: */
	ceReapAndResetErrorCodeTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceReapAndResetErrorCodeFor, "ceReapAndResetErrorCodeTrampoline", 1, ClassReg, null, null, null, 0 /* emptyRegisterMask */, 1, NoReg, 0);
}


/*	Override to generate code to push the register arg(s) for <= numRegArg
	arity sends.
 */

	/* StackToRegisterMappingCogit>>#generateSendTrampolines */
static void
generateSendTrampolines(void)
{
    sqInt numArgs;

	for (numArgs = 0; numArgs < NumSendTrampolines; numArgs += 1) {
		ordinarySendTrampolines[numArgs] = (genSendTrampolineFornumArgscalledargargargarg(ceSendsupertonumArgs, numArgs, trampolineNamenumArgs("ceSend", numArgs), ClassReg, trampolineArgConstant(0), ReceiverResultReg, (numArgs <= (NumSendTrampolines - 2)
	? (/* begin trampolineArgConstant: */
		assert(numArgs >= 0),
		-2 - numArgs)
	: SendNumArgsReg)));
	}
	for (numArgs = 0; numArgs < NumSendTrampolines; numArgs += 1) {
		directedSuperSendTrampolines[numArgs] = (genSendTrampolineFornumArgscalledargargargarg(ceSendabovetonumArgs, numArgs, trampolineNamenumArgs("ceDirectedSuperSend", numArgs), ClassReg, TempReg, ReceiverResultReg, (numArgs <= (NumSendTrampolines - 2)
	? (/* begin trampolineArgConstant: */
		assert(numArgs >= 0),
		-2 - numArgs)
	: SendNumArgsReg)));
		directedSuperBindingSendTrampolines[numArgs] = (genSendTrampolineFornumArgscalledargargargarg(ceSendaboveClassBindingtonumArgs, numArgs, trampolineNamenumArgs("ceDirectedSuperBindingSend", numArgs), ClassReg, TempReg, ReceiverResultReg, (numArgs <= (NumSendTrampolines - 2)
	? (/* begin trampolineArgConstant: */
		assert(numArgs >= 0),
		-2 - numArgs)
	: SendNumArgsReg)));
	}
	for (numArgs = 0; numArgs < NumSendTrampolines; numArgs += 1) {
		superSendTrampolines[numArgs] = (genSendTrampolineFornumArgscalledargargargarg(ceSendsupertonumArgs, numArgs, trampolineNamenumArgs("ceSuperSend", numArgs), ClassReg, trampolineArgConstant(1), ReceiverResultReg, (numArgs <= (NumSendTrampolines - 2)
	? (/* begin trampolineArgConstant: */
		assert(numArgs >= 0),
		-2 - numArgs)
	: SendNumArgsReg)));
	}
	firstSend = ordinarySendTrampolines[0];
	lastSend = superSendTrampolines[NumSendTrampolines - 1];
}


/*	Generate trampolines for tracing. In the simulator we can save a lot of
	time and avoid noise instructions in the lastNInstructions log by
	short-cutting these
	trampolines, but we need them in the real vm. */

	/* StackToRegisterMappingCogit>>#generateTracingTrampolines */
static void
generateTracingTrampolines(void)
{
	/* begin genTrampolineFor:called:arg:regsToSave: */
	ceTraceLinkedSendTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceTraceLinkedSend, "ceTraceLinkedSendTrampoline", 1, ReceiverResultReg, null, null, null, CallerSavedRegisterMask, 1, NoReg, 0);
	/* begin genTrampolineFor:called:regsToSave: */
	ceTraceBlockActivationTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceTraceBlockActivation, "ceTraceBlockActivationTrampoline", 0, null, null, null, null, CallerSavedRegisterMask, 1, NoReg, 0);
	/* begin genTrampolineFor:called:arg:arg:regsToSave: */
	ceTraceStoreTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceTraceStoreOfinto, "ceTraceStoreTrampoline", 2, TempReg, ReceiverResultReg, null, null, CallerSavedRegisterMask, 1, NoReg, 0);
}

	/* StackToRegisterMappingCogit>>#genForwardersInlinedIdenticalOrNotIf: */
static sqInt NoDbgRegParms
genForwardersInlinedIdenticalOrNotIf(sqInt orNot)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    sqInt argConstant;
    sqInt argNeedsReg;
    sqInt argReg;
    sqInt argReg1;
    BytecodeDescriptor *branchDescriptor;
    BytecodeDescriptor *branchDescriptor1;
    sqInt constant;
    sqInt constant1;
    BytecodeFixup *fixup;
    sqInt i;
    void *jumpTarget;
    void *jumpTarget1;
    AbstractInstruction *label;
    sqInt nExts;
    sqInt nextPC;
    sqInt nextPC1;
    sqInt postBranchPC;
    sqInt postBranchPC1;
    BytecodeDescriptor *primDescriptor;
    sqInt rcvrConstant;
    sqInt rcvrNeedsReg;
    sqInt rcvrReg;
    sqInt rcvrReg1;
    sqInt reg;
    sqInt rNext1;
    sqInt rTop1;
    CogSimStackEntry *simStackEntry;
    CogSimStackEntry *simStackEntry1;
    sqInt targetBytecodePC;
    sqInt targetBytecodePC1;
    sqInt topRegistersMask;
    sqInt unforwardArg;
    sqInt unforwardRcvr;

	unforwardRcvr = mayBeAForwarder(ssValue(1));
	unforwardArg = mayBeAForwarder(ssTop());
	if ((!unforwardRcvr)
	 && (!unforwardArg)) {
		return genVanillaInlinedIdenticalOrNotIf(orNot);
	}
	assert(unforwardArg
	 || (unforwardRcvr));
	/* begin isUnannotatableConstant: */
	simStackEntry = ssValue(1);
	rcvrConstant = (((simStackEntry->type)) == SSConstant)
	 && ((isImmediate((simStackEntry->constant)))
	 || (!(shouldAnnotateObjectReference((simStackEntry->constant)))));
	/* begin isUnannotatableConstant: */
	simStackEntry1 = ssTop();
	argConstant = (((simStackEntry1->type)) == SSConstant)
	 && ((isImmediate((simStackEntry1->constant)))
	 || (!(shouldAnnotateObjectReference((simStackEntry1->constant)))));
	/* begin extractMaybeBranchDescriptorInto: */
	primDescriptor = generatorAt(byte0);
	nextPC1 = bytecodePC + ((primDescriptor->numBytes));
	nExts = 0;
	while (1) {
		while (1) {
			/* begin generatorForPC: */
			branchDescriptor1 = generatorAt(bytecodeSetOffset + (fetchByteofObject(nextPC1, methodObj)));
			if (!((branchDescriptor1->isExtension))) break;
			nExts += 1;
			nextPC1 += (branchDescriptor1->numBytes);
		}
		/* begin isUnconditionalBranch */
		if (!((isBranch(branchDescriptor1))
		 && (!(((branchDescriptor1->isBranchTrue))
		 || ((branchDescriptor1->isBranchFalse)))))) break;
		nextPC1 = eventualTargetOf((nextPC1 + ((branchDescriptor1->numBytes))) + (((branchDescriptor1->spanFunction))(branchDescriptor1, nextPC1, nExts, methodObj)));
	}
	targetBytecodePC1 = (postBranchPC1 = 0);
	if (((branchDescriptor1->isBranchTrue))
	 || ((branchDescriptor1->isBranchFalse))) {
		targetBytecodePC1 = eventualTargetOf((nextPC1 + ((branchDescriptor1->numBytes))) + (((branchDescriptor1->spanFunction))(branchDescriptor1, nextPC1, nExts, methodObj)));
		postBranchPC1 = eventualTargetOf(nextPC1 + ((branchDescriptor1->numBytes)));
	}
	else {
		nextPC1 = bytecodePC + ((primDescriptor->numBytes));
	}
	branchDescriptor = branchDescriptor1;
	nextPC = nextPC1;
	postBranchPC = postBranchPC1;
	targetBytecodePC = targetBytecodePC1;
	/* begin allocateEqualsEqualsRegistersArgNeedsReg:rcvrNeedsReg:into: */
	argNeedsReg = !argConstant;
	rcvrNeedsReg = !rcvrConstant;
	assert(argNeedsReg
	 || (rcvrNeedsReg));
	argReg1 = (rcvrReg1 = NoReg);
	if (argNeedsReg) {
		if (rcvrNeedsReg) {
			/* begin allocateRegForStackTopTwoEntriesInto: */
			topRegistersMask = 0;
			rTop1 = (rNext1 = NoReg);
			if ((registerOrNone(ssTop())) != NoReg) {
				rTop1 = registerOrNone(ssTop());
			}
			if ((registerOrNone(ssValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg = (rNext1 = registerOrNone(ssValue(1)));
				topRegistersMask = ((reg < 0) ? (((usqInt)(1)) >> (-reg)) : (1U << reg));
			}
			if (rTop1 == NoReg) {
				rTop1 = allocateRegNotConflictingWith(topRegistersMask);
			}
			if (rNext1 == NoReg) {
				rNext1 = allocateRegNotConflictingWith(((rTop1 < 0) ? (((usqInt)(1)) >> (-rTop1)) : (1U << rTop1)));
			}
			assert(!(((rTop1 == NoReg)
 || (rNext1 == NoReg))));
			argReg1 = rTop1;
			rcvrReg1 = rNext1;
			popToReg(ssTop(), argReg1);
			popToReg(ssValue(1), rcvrReg1);
		}
		else {
			argReg1 = allocateRegForStackEntryAtnotConflictingWith(0, 0);
			popToReg(ssTop(), argReg1);
			if (((ssValue(1))->spilled)) {
				/* begin checkQuickConstant:forInstruction: */
				anInstruction2 = genoperandoperand(AddCqR, BytesPerWord, SPReg);
				if (usesOutOfLineLiteral(anInstruction2)) {
					(anInstruction2->dependent = locateLiteral(BytesPerWord));
				}
			}
		}
	}
	else {
		assert(rcvrNeedsReg);
		assert(!((((ssTop())->spilled))));
		rcvrReg1 = allocateRegForStackEntryAtnotConflictingWith(1, 0);
		popToReg(ssValue(1), rcvrReg1);
	}
	assert(!((argNeedsReg
 && (argReg1 == NoReg))));
	assert(!((rcvrNeedsReg
 && (rcvrReg1 == NoReg))));
	rcvrReg = rcvrReg1;
	argReg = argReg1;
	if (!(((branchDescriptor->isBranchTrue))
		 || ((branchDescriptor->isBranchFalse)))) {
		return genIdenticalNoBranchArgIsConstantrcvrIsConstantargRegrcvrRegorNotIf(argConstant, rcvrConstant, argReg, rcvrReg, orNot);
	}
	/* begin ssFlushTo: */
	assert(tempsValidAndVolatileEntriesSpilled());
	ssNativeFlushTo(simNativeStackPtr);
	if (simSpillBase <= (simStackPtr - 2)) {
		for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < (simStackPtr - 2)) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : (simStackPtr - 2))); i <= (simStackPtr - 2); i += 1) {
			assert(needsFrame);
			ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
		}
		simSpillBase = (simStackPtr - 2) + 1;
	}
	/* begin Label */
	label = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	/* begin genCmpArgIsConstant:rcvrIsConstant:argReg:rcvrReg: */
	assert((argReg != NoReg)
	 || (rcvrReg != NoReg));
	if (argConstant) {
		/* begin genCmpConstant:R: */
		constant = ((ssTop())->constant);
		if (shouldAnnotateObjectReference(constant)) {
			annotateobjRef(checkLiteralforInstruction(constant, genoperandoperand(CmpCwR, constant, rcvrReg)), constant);
		}
		else {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction = genoperandoperand(CmpCqR, constant, rcvrReg);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(constant));
			}
		}
	}
	else {
		if (rcvrConstant) {
			/* begin genCmpConstant:R: */
			constant1 = ((ssValue(1))->constant);
			if (shouldAnnotateObjectReference(constant1)) {
				annotateobjRef(checkLiteralforInstruction(constant1, genoperandoperand(CmpCwR, constant1, argReg)), constant1);
			}
			else {
				/* begin checkQuickConstant:forInstruction: */
				anInstruction1 = genoperandoperand(CmpCqR, constant1, argReg);
				if (usesOutOfLineLiteral(anInstruction1)) {
					(anInstruction1->dependent = locateLiteral(constant1));
				}
			}
		}
		else {
			/* begin CmpR:R: */
			assert(!((argReg == SPReg)));
			genoperandoperand(CmpRR, argReg, rcvrReg);
		}
	}
	ssPop(2);
	if ((((fixupAt(nextPC))->targetInstruction)) == 0) {

		/* The next instruction is dead.  we can skip it. */
		deadCode = 1;
		ensureFixupAt(targetBytecodePC);
		ensureFixupAt(postBranchPC);
	}
	else {
		assert(!(deadCode));
	}
	if (orNot == ((branchDescriptor->isBranchTrue))) {

		/* a == b ifFalse: ... or a ~~ b ifTrue: ... jump on equal to post-branch pc */
		fixup = ensureNonMergeFixupAt(targetBytecodePC);
		/* begin JumpZero: */
		jumpTarget = ensureNonMergeFixupAt(postBranchPC);
		genConditionalBranchoperand(JumpZero, ((sqInt)jumpTarget));
	}
	else {

		/* orNot is true for ~~ */
		/* a == b ifTrue: ... or a ~~ b ifFalse: ... jump on equal to target pc */
		fixup = ensureNonMergeFixupAt(postBranchPC);
		/* begin JumpZero: */
		jumpTarget1 = ensureNonMergeFixupAt(targetBytecodePC);
		genConditionalBranchoperand(JumpZero, ((sqInt)jumpTarget1));
	}
	if (unforwardArg
	 && (unforwardRcvr)) {
		/* begin genEnsureOopInRegNotForwarded:scratchReg:jumpBackTo: */
		genEnsureOopInRegNotForwardedscratchRegifForwarderifNotForwarder(argReg, TempReg, label, 0);
	}
	genEnsureOopInRegNotForwardedscratchRegifForwarderifNotForwarder((unforwardRcvr
		? rcvrReg
		: argReg), TempReg, label, fixup);
	if (!deadCode) {
		ssPushConstant(trueObject());
	}
	return 0;
}


/*	Generates the machine code for #== in the case where the instruction is
	not followed by a branch
 */

	/* StackToRegisterMappingCogit>>#genIdenticalNoBranchArgIsConstant:rcvrIsConstant:argReg:rcvrReg:orNotIf: */
static sqInt NoDbgRegParms
genIdenticalNoBranchArgIsConstantrcvrIsConstantargRegrcvrRegorNotIf(sqInt argIsConstant, sqInt rcvrIsConstant, sqInt argReg, sqInt rcvrRegOrNone, sqInt orNot)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    sqInt constant;
    sqInt constant1;
    sqInt constant11;
    sqInt constant2;
    sqInt constant3;
    sqInt constant4;
    AbstractInstruction *jumpEqual;
    AbstractInstruction *jumpNotEqual;
    AbstractInstruction *label;
    sqInt resultReg;

	/* begin Label */
	label = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	/* begin genCmpArgIsConstant:rcvrIsConstant:argReg:rcvrReg: */
	assert((argReg != NoReg)
	 || (rcvrRegOrNone != NoReg));
	if (argIsConstant) {
		/* begin genCmpConstant:R: */
		constant4 = ((ssTop())->constant);
		if (shouldAnnotateObjectReference(constant4)) {
			annotateobjRef(checkLiteralforInstruction(constant4, genoperandoperand(CmpCwR, constant4, rcvrRegOrNone)), constant4);
		}
		else {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction = genoperandoperand(CmpCqR, constant4, rcvrRegOrNone);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(constant4));
			}
		}
	}
	else {
		if (rcvrIsConstant) {
			/* begin genCmpConstant:R: */
			constant11 = ((ssValue(1))->constant);
			if (shouldAnnotateObjectReference(constant11)) {
				annotateobjRef(checkLiteralforInstruction(constant11, genoperandoperand(CmpCwR, constant11, argReg)), constant11);
			}
			else {
				/* begin checkQuickConstant:forInstruction: */
				anInstruction1 = genoperandoperand(CmpCqR, constant11, argReg);
				if (usesOutOfLineLiteral(anInstruction1)) {
					(anInstruction1->dependent = locateLiteral(constant11));
				}
			}
		}
		else {
			/* begin CmpR:R: */
			assert(!((argReg == SPReg)));
			genoperandoperand(CmpRR, argReg, rcvrRegOrNone);
		}
	}
	ssPop(2);
	resultReg = (rcvrRegOrNone == NoReg
		? argReg
		: rcvrRegOrNone);
	/* begin JumpZero: */
	jumpEqual = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	if (!argIsConstant) {
		/* begin genEnsureOopInRegNotForwarded:scratchReg:jumpBackTo: */
		genEnsureOopInRegNotForwardedscratchRegifForwarderifNotForwarder(argReg, TempReg, label, 0);
	}
	if (!rcvrIsConstant) {
		/* begin genEnsureOopInRegNotForwarded:scratchReg:jumpBackTo: */
		genEnsureOopInRegNotForwardedscratchRegifForwarderifNotForwarder(rcvrRegOrNone, TempReg, label, 0);
	}
	if (orNot) {
		/* begin genMoveTrueR: */
		constant = trueObject();
		if (shouldAnnotateObjectReference(constant)) {
			annotateobjRef(gMoveCwR(constant, resultReg), constant);
		}
		else {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction2 = genoperandoperand(MoveCqR, constant, resultReg);
			if (usesOutOfLineLiteral(anInstruction2)) {
				(anInstruction2->dependent = locateLiteral(constant));
			}
		}
	}
	else {
		/* begin genMoveFalseR: */
		constant1 = falseObject();
		if (shouldAnnotateObjectReference(constant1)) {
			annotateobjRef(gMoveCwR(constant1, resultReg), constant1);
		}
		else {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction3 = genoperandoperand(MoveCqR, constant1, resultReg);
			if (usesOutOfLineLiteral(anInstruction3)) {
				(anInstruction3->dependent = locateLiteral(constant1));
			}
		}
	}
	/* begin Jump: */
	jumpNotEqual = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpEqual, (orNot
		? (/* begin genMoveFalseR: */
			(constant2 = falseObject()),
			(shouldAnnotateObjectReference(constant2)
					? annotateobjRef(gMoveCwR(constant2, resultReg), constant2)
					: (/* begin checkQuickConstant:forInstruction: */
						(anInstruction4 = genoperandoperand(MoveCqR, constant2, resultReg)),
						(usesOutOfLineLiteral(anInstruction4)
								? (anInstruction4->dependent = locateLiteral(constant2))
								: 0),
						anInstruction4)))
		: (/* begin genMoveTrueR: */
			(constant3 = trueObject()),
			(shouldAnnotateObjectReference(constant3)
					? annotateobjRef(gMoveCwR(constant3, resultReg), constant3)
					: (/* begin checkQuickConstant:forInstruction: */
						(anInstruction5 = genoperandoperand(MoveCqR, constant3, resultReg)),
						(usesOutOfLineLiteral(anInstruction5)
								? (anInstruction5->dependent = locateLiteral(constant3))
								: 0),
						anInstruction5)))));
	jmpTarget(jumpNotEqual, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	ssPushRegister(resultReg);
	return 0;
}


/*	Decompose code generation for #== into a common constant-folding version,
	followed by a double dispatch through the objectRepresentation to a
	version that doesn't deal with forwarders and a version that does. */

	/* StackToRegisterMappingCogit>>#genInlinedIdenticalOrNotIf: */
static sqInt NoDbgRegParms
genInlinedIdenticalOrNotIf(sqInt orNot)
{
    BytecodeDescriptor *primDescriptor;
    sqInt result;

	primDescriptor = generatorAt(byte0);
	if ((isUnannotatableConstant(ssTop()))
	 && (isUnannotatableConstant(ssValue(1)))) {
		assert(!((primDescriptor->isMapped)));
		result = ((orNot
			? (((ssTop())->constant)) != (((ssValue(1))->constant))
			: (((ssTop())->constant)) == (((ssValue(1))->constant)))
			? trueObject()
			: falseObject());
		ssPop(2);
		return ssPushConstant(result);
	}
	/* begin genInlinedIdenticalOrNotIfGuts: */
	return genForwardersInlinedIdenticalOrNotIf(orNot);
}

	/* StackToRegisterMappingCogit>>#genJumpBackTo: */
static sqInt NoDbgRegParms
genJumpBackTo(sqInt targetBytecodePC)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    sqInt address;
    sqInt i;
    void *jumpTarget;
    void *jumpTarget1;

	/* begin ssFlushTo: */
	assert(tempsValidAndVolatileEntriesSpilled());
	ssNativeFlushTo(simNativeStackPtr);
	if (simSpillBase <= simStackPtr) {
		for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
			assert(needsFrame);
			ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
		}
		simSpillBase = simStackPtr + 1;
	}

	/* can't fall through */
	deadCode = 1;
	/* begin MoveAw:R: */
	address = stackLimitAddress();
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(address, genoperandoperand(MoveAwR, address, TempReg));
	/* begin CmpR:R: */
	assert(!((TempReg == SPReg)));
	genoperandoperand(CmpRR, TempReg, SPReg);
	/* begin JumpAboveOrEqual: */
	jumpTarget = fixupAtIndex(targetBytecodePC - initialPC);
	genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)jumpTarget));
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceCheckForInterruptTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin annotateBytecode: */
	abstractInstruction1 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	(abstractInstruction1->annotation = HasBytecodePC);
	/* begin Jump: */
	jumpTarget1 = fixupAtIndex(targetBytecodePC - initialPC);
	genoperand(Jump, ((sqInt)jumpTarget1));
	return 0;
}

	/* StackToRegisterMappingCogit>>#genJumpIf:to: */
static sqInt NoDbgRegParms
genJumpIfto(sqInt boolean, sqInt targetBytecodePC)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    CogSimStackEntry *desc;
    sqInt eventualTarget;
    BytecodeFixup *fixup;
    sqInt i;
    void *jumpTarget;
    AbstractInstruction *ok;
    sqInt quickConstant;

	eventualTarget = eventualTargetOf(targetBytecodePC);
	/* begin ssFlushTo: */
	assert(tempsValidAndVolatileEntriesSpilled());
	ssNativeFlushTo(simNativeStackPtr);
	if (simSpillBase <= (simStackPtr - 1)) {
		for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < (simStackPtr - 1)) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : (simStackPtr - 1))); i < simStackPtr; i += 1) {
			assert(needsFrame);
			ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
		}
		simSpillBase = (simStackPtr - 1) + 1;
	}
	desc = ssTop();
	ssPop(1);
	if ((((desc->type)) == SSConstant)
	 && ((((desc->constant)) == (trueObject()))
	 || (((desc->constant)) == (falseObject())))) {

		/* Must arrange there's a fixup at the target whether it is jumped to or
		   not so that the simStackPtr can be kept correct. */

		/* Must annotate the bytecode for correct pc mapping. */
		fixup = ensureFixupAt(eventualTarget);
		/* begin annotateBytecode: */
		if (((desc->constant)) == boolean) {
			/* begin Jump: */
			abstractInstruction = genoperand(Jump, ((sqInt)fixup));
		}
		else {
			if (prevInstIsPCAnnotated()) {
				/* begin Nop */
				abstractInstruction = gen(Nop);
			}
			else {
				/* begin Label */
				abstractInstruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
			}
		}
		(abstractInstruction->annotation = HasBytecodePC);
		extA = 0;
		return 0;
	}
	popToReg(desc, TempReg);
	assert((objectAfter(falseObject())) == (trueObject()));
	/* begin genSubConstant:R: */
	if (shouldAnnotateObjectReference(boolean)) {
		annotateobjRef(gSubCwR(boolean, TempReg), TempReg);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(SubCqR, boolean, TempReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(boolean));
		}
	}
	/* begin JumpZero: */
	jumpTarget = ensureFixupAt(eventualTarget);
	genConditionalBranchoperand(JumpZero, ((sqInt)jumpTarget));
	if (((extA & 1) != 0)) {
		extA = 0;
		/* begin annotateBytecode: */
		abstractInstruction1 = lastOpcode();
		(abstractInstruction1->annotation = HasBytecodePC);
		return 0;
	}
	extA = 0;
	/* begin CmpCq:R: */
	quickConstant = (boolean == (falseObject())
		? (trueObject()) - (falseObject())
		: (falseObject()) - (trueObject()));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant, TempReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	/* begin JumpZero: */
	ok = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	genCallMustBeBooleanFor(boolean);
	jmpTarget(ok, annotateBytecode(genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return 0;
}

	/* StackToRegisterMappingCogit>>#genJumpTo: */
static sqInt NoDbgRegParms
genJumpTo(sqInt targetBytecodePC)
{
    sqInt eventualTarget;
    BytecodeFixup *fixup;
    BytecodeDescriptor *generator;
    sqInt i;
    sqInt i1;

	eventualTarget = eventualTargetOf(targetBytecodePC);
	if ((eventualTarget > bytecodePC)
	 && (((simStackPtr >= methodOrBlockNumArgs)
	 && (stackEntryIsBoolean(ssTop())))
	 && ((((generator = generatorForPC(eventualTarget))->isBranchTrue))
	 || (((generator = generatorForPC(eventualTarget))->isBranchFalse))))) {
		eventualTarget = (eventualTarget + ((generator->numBytes))) + ((((generator->isBranchTrue)) == ((((ssTop())->constant)) == (trueObject()))
	? (/* begin spanFor:at:exts:in: */
		((generator->spanFunction))(generator, eventualTarget, 0, methodObj))
	: 0));
		ssPop(1);
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		fixup = ensureFixupAt(eventualTarget);
		ssPop(-1);
	}
	else {
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i1 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i1 <= simStackPtr; i1 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i1), frameOffsetOfTemporary(i1 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		fixup = ensureFixupAt(eventualTarget);
	}

	/* can't fall through */
	deadCode = 1;
	/* begin Jump: */
	genoperand(Jump, ((sqInt)fixup));
	return 0;
}


/*	Lowcode instruction generator dispatch */

	/* StackToRegisterMappingCogit>>#genLowcodeBinaryInlinePrimitive: */
static sqInt NoDbgRegParms
genLowcodeBinaryInlinePrimitive(sqInt prim)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt frResult;
    sqInt frResult1;
    sqInt i1;
    sqInt i11;
    sqInt i110;
    sqInt i112;
    sqInt i114;
    sqInt i115;
    sqInt i116;
    sqInt i117;
    sqInt i118;
    sqInt i119;
    sqInt i12;
    sqInt i120;
    sqInt i121;
    sqInt i122;
    sqInt i123;
    sqInt i124;
    sqInt i125;
    sqInt i13;
    sqInt i14;
    sqInt i15;
    sqInt i16;
    sqInt i17;
    sqInt i18;
    sqInt i19;
    sqInt i210;
    sqInt i211;
    sqInt i212;
    sqInt i213;
    sqInt i215;
    sqInt i33;
    sqInt i36;
    sqInt index1;
    sqInt index11;
    sqInt index110;
    sqInt index112;
    sqInt index113;
    sqInt index115;
    sqInt index116;
    sqInt index117;
    sqInt index118;
    sqInt index119;
    sqInt index12;
    sqInt index120;
    sqInt index121;
    sqInt index122;
    sqInt index123;
    sqInt index124;
    sqInt index125;
    sqInt index13;
    sqInt index14;
    sqInt index15;
    sqInt index16;
    sqInt index17;
    sqInt index18;
    sqInt index19;
    sqInt object;
    sqInt object1;
    sqInt object10;
    sqInt object11;
    sqInt object12;
    sqInt object13;
    sqInt object14;
    sqInt object15;
    sqInt object16;
    sqInt object17;
    sqInt object18;
    sqInt object19;
    sqInt object2;
    sqInt object20;
    sqInt object21;
    sqInt object22;
    sqInt object23;
    sqInt object3;
    sqInt object4;
    sqInt object5;
    sqInt object6;
    sqInt object7;
    sqInt object8;
    sqInt object9;
    sqInt pointer;
    sqInt rOopTop;
    sqInt rOopTop1;
    sqInt rOopTop10;
    sqInt rOopTop12;
    sqInt rOopTop13;
    sqInt rOopTop15;
    sqInt rOopTop16;
    sqInt rOopTop17;
    sqInt rOopTop18;
    sqInt rOopTop19;
    sqInt rOopTop2;
    sqInt rOopTop20;
    sqInt rOopTop21;
    sqInt rOopTop22;
    sqInt rOopTop23;
    sqInt rOopTop24;
    sqInt rOopTop25;
    sqInt rOopTop3;
    sqInt rOopTop4;
    sqInt rOopTop5;
    sqInt rOopTop6;
    sqInt rOopTop7;
    sqInt rOopTop8;
    sqInt rOopTop9;
    sqInt rResult;
    sqInt rResult1;
    sqInt rResult10;
    sqInt rResult14;
    sqInt rResult15;
    sqInt rResult17;
    sqInt rResult2;
    sqInt rResult21;
    sqInt rResult22;
    sqInt rResult23;
    sqInt rResult24;
    sqInt rResult3;
    sqInt rResult4;
    sqInt rResult5;
    sqInt rResult6;
    sqInt rResult7;
    sqInt rResult8;
    sqInt rResult9;
    sqInt value;
    sqInt value1;
    sqInt value10;
    sqInt value11;
    sqInt value13;
    sqInt value2;
    sqInt value3;
    sqInt value4;
    sqInt value5;
    sqInt value6;
    sqInt valueHigh;
    sqInt valueHigh1;
    sqInt valueHigh2;
    sqInt valueHigh3;
    sqInt valueLow;
    sqInt valueLow1;
    sqInt valueLow2;
    sqInt valueLow3;
    sqInt value9;

	switch (prim) {
	case 0:
		/* begin genLowcodeByteSizeOf */
		rOopTop19 = NoReg;
		rResult10 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop19 = registerOrNone(ssTop());
			index119 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i119 = index119; i119 <= (simStackPtr); i119 += 1) {
				if ((registerOrNone(simStackAt(index119))) == rOopTop19) {
					goto l62;
				}
			}
	l62:	;
			rOopTop19 = NoReg;
	l61:	;
		}
		if (rOopTop19 == NoReg) {
			rOopTop19 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult10 = allocateRegNotConflictingWith(((rOopTop19 < 0) ? (((usqInt)(1)) >> (-rOopTop19)) : (1U << rOopTop19)));
		assert(!(((rOopTop19 == NoReg)
 || (rResult10 == NoReg))));
		object17 = rOopTop19;
		value9 = rResult10;
		popToReg(ssTop(), object17);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i210 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i210 <= simStackPtr; i210 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i210), frameOffsetOfTemporary(i210 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcByteSizeOfto(object17, value9);
		return 0;

	case 1:
		/* begin genLowcodeFirstFieldPointer */
		rOopTop = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop = registerOrNone(ssTop());
			index1 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i1 = index1; i1 <= (simStackPtr); i1 += 1) {
				if ((registerOrNone(simStackAt(index1))) == rOopTop) {
					goto l2;
				}
			}
	l2:	;
			rOopTop = NoReg;
	l1:	;
		}
		if (rOopTop == NoReg) {
			rOopTop = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rOopTop == NoReg)));
		object = rOopTop;
		popToReg(ssTop(), object);
		ssPop(1);
		genLcFirstFieldPointer(object);
		return 0;

	case 2:
		/* begin genLowcodeFirstIndexableFieldPointer */
		rOopTop1 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop1 = registerOrNone(ssTop());
			index11 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i11 = index11; i11 <= (simStackPtr); i11 += 1) {
				if ((registerOrNone(simStackAt(index11))) == rOopTop1) {
					goto l6;
				}
			}
	l6:	;
			rOopTop1 = NoReg;
	l5:	;
		}
		if (rOopTop1 == NoReg) {
			rOopTop1 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rOopTop1 == NoReg)));
		object1 = rOopTop1;
		popToReg(ssTop(), object1);
		ssPop(1);
		genLcFirstIndexableFieldPointer(object1);
		return 0;

	case 3:
		/* begin genLowcodeIsBytes */
		rOopTop2 = NoReg;
		rResult = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop2 = registerOrNone(ssTop());
			index12 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i12 = index12; i12 <= (simStackPtr); i12 += 1) {
				if ((registerOrNone(simStackAt(index12))) == rOopTop2) {
					goto l9;
				}
			}
	l9:	;
			rOopTop2 = NoReg;
	l8:	;
		}
		if (rOopTop2 == NoReg) {
			rOopTop2 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult = allocateRegNotConflictingWith(((rOopTop2 < 0) ? (((usqInt)(1)) >> (-rOopTop2)) : (1U << rOopTop2)));
		assert(!(((rOopTop2 == NoReg)
 || (rResult == NoReg))));
		object2 = rOopTop2;
		value = rResult;
		popToReg(ssTop(), object2);
		ssPop(1);
		genLcIsBytesto(object2, value);
		return 0;

	case 4:
		/* begin genLowcodeIsFloatObject */
		rOopTop3 = NoReg;
		rResult1 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop3 = registerOrNone(ssTop());
			index13 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i13 = index13; i13 <= (simStackPtr); i13 += 1) {
				if ((registerOrNone(simStackAt(index13))) == rOopTop3) {
					goto l12;
				}
			}
	l12:	;
			rOopTop3 = NoReg;
	l11:	;
		}
		if (rOopTop3 == NoReg) {
			rOopTop3 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult1 = allocateRegNotConflictingWith(((rOopTop3 < 0) ? (((usqInt)(1)) >> (-rOopTop3)) : (1U << rOopTop3)));
		assert(!(((rOopTop3 == NoReg)
 || (rResult1 == NoReg))));
		object3 = rOopTop3;
		value1 = rResult1;
		popToReg(ssTop(), object3);
		ssPop(1);
		genLcIsFloatObjectto(object3, value1);
		return 0;

	case 5:
		/* begin genLowcodeIsIndexable */
		rOopTop4 = NoReg;
		rResult2 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop4 = registerOrNone(ssTop());
			index14 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i14 = index14; i14 <= (simStackPtr); i14 += 1) {
				if ((registerOrNone(simStackAt(index14))) == rOopTop4) {
					goto l15;
				}
			}
	l15:	;
			rOopTop4 = NoReg;
	l14:	;
		}
		if (rOopTop4 == NoReg) {
			rOopTop4 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult2 = allocateRegNotConflictingWith(((rOopTop4 < 0) ? (((usqInt)(1)) >> (-rOopTop4)) : (1U << rOopTop4)));
		assert(!(((rOopTop4 == NoReg)
 || (rResult2 == NoReg))));
		object4 = rOopTop4;
		value2 = rResult2;
		popToReg(ssTop(), object4);
		ssPop(1);
		genLcIsIndexableto(object4, value2);
		return 0;

	case 6:
		/* begin genLowcodeIsIntegerObject */
		rOopTop5 = NoReg;
		rResult3 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop5 = registerOrNone(ssTop());
			index15 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i15 = index15; i15 <= (simStackPtr); i15 += 1) {
				if ((registerOrNone(simStackAt(index15))) == rOopTop5) {
					goto l18;
				}
			}
	l18:	;
			rOopTop5 = NoReg;
	l17:	;
		}
		if (rOopTop5 == NoReg) {
			rOopTop5 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult3 = allocateRegNotConflictingWith(((rOopTop5 < 0) ? (((usqInt)(1)) >> (-rOopTop5)) : (1U << rOopTop5)));
		assert(!(((rOopTop5 == NoReg)
 || (rResult3 == NoReg))));
		object5 = rOopTop5;
		value3 = rResult3;
		popToReg(ssTop(), object5);
		ssPop(1);
		genLcIsIntegerObjectto(object5, value3);
		return 0;

	case 7:
		/* begin genLowcodeIsPointers */
		rOopTop6 = NoReg;
		rResult4 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop6 = registerOrNone(ssTop());
			index16 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i16 = index16; i16 <= (simStackPtr); i16 += 1) {
				if ((registerOrNone(simStackAt(index16))) == rOopTop6) {
					goto l21;
				}
			}
	l21:	;
			rOopTop6 = NoReg;
	l20:	;
		}
		if (rOopTop6 == NoReg) {
			rOopTop6 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult4 = allocateRegNotConflictingWith(((rOopTop6 < 0) ? (((usqInt)(1)) >> (-rOopTop6)) : (1U << rOopTop6)));
		assert(!(((rOopTop6 == NoReg)
 || (rResult4 == NoReg))));
		object6 = rOopTop6;
		value4 = rResult4;
		popToReg(ssTop(), object6);
		ssPop(1);
		genLcIsPointersto(object6, value4);
		return 0;

	case 8:
		/* begin genLowcodeIsWords */
		rOopTop7 = NoReg;
		rResult5 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop7 = registerOrNone(ssTop());
			index17 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i17 = index17; i17 <= (simStackPtr); i17 += 1) {
				if ((registerOrNone(simStackAt(index17))) == rOopTop7) {
					goto l24;
				}
			}
	l24:	;
			rOopTop7 = NoReg;
	l23:	;
		}
		if (rOopTop7 == NoReg) {
			rOopTop7 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult5 = allocateRegNotConflictingWith(((rOopTop7 < 0) ? (((usqInt)(1)) >> (-rOopTop7)) : (1U << rOopTop7)));
		assert(!(((rOopTop7 == NoReg)
 || (rResult5 == NoReg))));
		object7 = rOopTop7;
		value5 = rResult5;
		popToReg(ssTop(), object7);
		ssPop(1);
		genLcIsWordsto(object7, value5);
		return 0;

	case 9:
		/* begin genLowcodeIsWordsOrBytes */
		rOopTop8 = NoReg;
		rResult6 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop8 = registerOrNone(ssTop());
			index18 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i18 = index18; i18 <= (simStackPtr); i18 += 1) {
				if ((registerOrNone(simStackAt(index18))) == rOopTop8) {
					goto l27;
				}
			}
	l27:	;
			rOopTop8 = NoReg;
	l26:	;
		}
		if (rOopTop8 == NoReg) {
			rOopTop8 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult6 = allocateRegNotConflictingWith(((rOopTop8 < 0) ? (((usqInt)(1)) >> (-rOopTop8)) : (1U << rOopTop8)));
		assert(!(((rOopTop8 == NoReg)
 || (rResult6 == NoReg))));
		object8 = rOopTop8;
		value6 = rResult6;
		popToReg(ssTop(), object8);
		ssPop(1);
		genLcIsWordsOrBytesto(object8, value6);
		return 0;

	case 10:
		/* begin genLowcodeOopSmallIntegerToInt32 */
		rOopTop9 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop9 = registerOrNone(ssTop());
			index19 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i19 = index19; i19 <= (simStackPtr); i19 += 1) {
				if ((registerOrNone(simStackAt(index19))) == rOopTop9) {
					goto l30;
				}
			}
	l30:	;
			rOopTop9 = NoReg;
	l29:	;
		}
		if (rOopTop9 == NoReg) {
			rOopTop9 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rOopTop9 == NoReg)));
		object9 = rOopTop9;
		popToReg(ssTop(), object9);
		ssPop(1);
		genConvertSmallIntegerToIntegerInReg(object9);
		ssPushNativeRegister(object9);
		return 0;

	case 11:
		/* begin genLowcodeOopSmallIntegerToInt64 */
		/* begin allocateRegistersForLowcodeOopResultInteger2: */
		rOopTop10 = NoReg;
		rResult7 = (rResult21 = NoReg);
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop10 = registerOrNone(ssTop());
			index110 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i110 = index110; i110 <= (simStackPtr); i110 += 1) {
				if ((registerOrNone(simStackAt(index110))) == rOopTop10) {
					goto l36;
				}
			}
	l36:	;
			rOopTop10 = NoReg;
	l33:	;
		}
		if (rOopTop10 == NoReg) {
			rOopTop10 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult7 = allocateRegNotConflictingWith(((rOopTop10 < 0) ? (((usqInt)(1)) >> (-rOopTop10)) : (1U << rOopTop10)));
		rResult21 = allocateRegNotConflictingWith((1U << rOopTop10) | (1U << rResult7));
		assert(!(((rOopTop10 == NoReg)
 || (rResult7 == NoReg))));
		object10 = rOopTop10;
		valueLow = rResult7;
		valueHigh = rResult21;
		popToReg(ssTop(), object10);
		ssPop(1);
		genConvertSmallIntegerToIntegerInReg(object10);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, 0, valueHigh);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(0));
		}
		ssPushNativeRegistersecondRegister(object10, valueHigh);
		return 0;

	case 12:
		/* begin genLowcodeOopToBoolean32 */
		rOopTop12 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop12 = registerOrNone(ssTop());
			index112 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i112 = index112; i112 <= (simStackPtr); i112 += 1) {
				if ((registerOrNone(simStackAt(index112))) == rOopTop12) {
					goto l39;
				}
			}
	l39:	;
			rOopTop12 = NoReg;
	l38:	;
		}
		if (rOopTop12 == NoReg) {
			rOopTop12 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rOopTop12 == NoReg)));
		object11 = rOopTop12;
		popToReg(ssTop(), object11);
		ssPop(1);
		annotateobjRef(gSubCwR(falseObject(), object11), falseObject());
		ssPushNativeRegister(object11);
		return 0;

	case 13:
		/* begin genLowcodeOopToBoolean64 */
		/* begin allocateRegistersForLowcodeOopResultInteger2: */
		rOopTop13 = NoReg;
		rResult8 = (rResult22 = NoReg);
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop13 = registerOrNone(ssTop());
			index113 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i114 = index113; i114 <= (simStackPtr); i114 += 1) {
				if ((registerOrNone(simStackAt(index113))) == rOopTop13) {
					goto l45;
				}
			}
	l45:	;
			rOopTop13 = NoReg;
	l42:	;
		}
		if (rOopTop13 == NoReg) {
			rOopTop13 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult8 = allocateRegNotConflictingWith(((rOopTop13 < 0) ? (((usqInt)(1)) >> (-rOopTop13)) : (1U << rOopTop13)));
		rResult22 = allocateRegNotConflictingWith((1U << rOopTop13) | (1U << rResult8));
		assert(!(((rOopTop13 == NoReg)
 || (rResult8 == NoReg))));
		object12 = rOopTop13;
		valueLow1 = rResult8;
		valueHigh1 = rResult22;
		popToReg(ssTop(), object12);
		ssPop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(MoveCqR, 0, valueHigh1);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(0));
		}
		annotateobjRef(gSubCwR(falseObject(), object12), falseObject());
		ssPushNativeRegistersecondRegister(object12, valueHigh1);
		return 0;

	case 14:
		/* begin genLowcodeOopToFloat32 */
		rOopTop20 = NoReg;
		frResult = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop20 = registerOrNone(ssTop());
			index120 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i120 = index120; i120 <= (simStackPtr); i120 += 1) {
				if ((registerOrNone(simStackAt(index120))) == rOopTop20) {
					goto l65;
				}
			}
	l65:	;
			rOopTop20 = NoReg;
	l64:	;
		}
		if (rOopTop20 == NoReg) {
			rOopTop20 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((rOopTop20 == NoReg)
 || (frResult == NoReg))));
		object18 = rOopTop20;
		value10 = frResult;
		popToReg(ssTop(), object18);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i211 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i211 <= simStackPtr; i211 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i211), frameOffsetOfTemporary(i211 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcOoptoFloat32(object18, value10);
		return 0;

	case 15:
		/* begin genLowcodeOopToFloat64 */
		rOopTop21 = NoReg;
		frResult1 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop21 = registerOrNone(ssTop());
			index121 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i121 = index121; i121 <= (simStackPtr); i121 += 1) {
				if ((registerOrNone(simStackAt(index121))) == rOopTop21) {
					goto l68;
				}
			}
	l68:	;
			rOopTop21 = NoReg;
	l67:	;
		}
		if (rOopTop21 == NoReg) {
			rOopTop21 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult1 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((rOopTop21 == NoReg)
 || (frResult1 == NoReg))));
		object19 = rOopTop21;
		value11 = frResult1;
		popToReg(ssTop(), object19);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i212 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i212 <= simStackPtr; i212 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i212), frameOffsetOfTemporary(i212 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcOoptoFloat64(object19, value11);
		return 0;

	case 16:
		/* begin genLowcodeOopToInt32 */
		rOopTop22 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop22 = registerOrNone(ssTop());
			index122 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i122 = index122; i122 <= (simStackPtr); i122 += 1) {
				if ((registerOrNone(simStackAt(index122))) == rOopTop22) {
					goto l71;
				}
			}
	l71:	;
			rOopTop22 = NoReg;
	l70:	;
		}
		if (rOopTop22 == NoReg) {
			rOopTop22 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rOopTop22 == NoReg)));
		object20 = rOopTop22;
		popToReg(ssTop(), object20);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i213 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i213 <= simStackPtr; i213 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i213), frameOffsetOfTemporary(i213 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcOopToInt32(object20);
		return 0;

	case 17:
		/* begin genLowcodeOopToInt64 */
		/* begin allocateRegistersForLowcodeOopResultInteger2: */
		rOopTop23 = NoReg;
		rResult14 = (rResult23 = NoReg);
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop23 = registerOrNone(ssTop());
			index123 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i123 = index123; i123 <= (simStackPtr); i123 += 1) {
				if ((registerOrNone(simStackAt(index123))) == rOopTop23) {
					goto l77;
				}
			}
	l77:	;
			rOopTop23 = NoReg;
	l74:	;
		}
		if (rOopTop23 == NoReg) {
			rOopTop23 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult14 = allocateRegNotConflictingWith(((rOopTop23 < 0) ? (((usqInt)(1)) >> (-rOopTop23)) : (1U << rOopTop23)));
		rResult23 = allocateRegNotConflictingWith((1U << rOopTop23) | (1U << rResult14));
		assert(!(((rOopTop23 == NoReg)
 || (rResult14 == NoReg))));
		object21 = rOopTop23;
		valueLow2 = rResult14;
		valueHigh2 = rResult23;
		popToReg(ssTop(), object21);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i33 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i33 <= simStackPtr; i33 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i33), frameOffsetOfTemporary(i33 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcOoptoInt64highPart(object21, valueLow2, valueHigh2);
		return 0;

	case 18:
		/* begin genLowcodeOopToPointer */
		rOopTop15 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop15 = registerOrNone(ssTop());
			index115 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i115 = index115; i115 <= (simStackPtr); i115 += 1) {
				if ((registerOrNone(simStackAt(index115))) == rOopTop15) {
					goto l48;
				}
			}
	l48:	;
			rOopTop15 = NoReg;
	l47:	;
		}
		if (rOopTop15 == NoReg) {
			rOopTop15 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rOopTop15 == NoReg)));
		object13 = rOopTop15;
		popToReg(ssTop(), object13);
		ssPop(1);
		genLcOopToPointer(object13);
		return 0;

	case 19:
		/* begin genLowcodeOopToPointerReinterpret */
		rOopTop16 = NoReg;
		rResult9 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop16 = registerOrNone(ssTop());
			index116 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i116 = index116; i116 <= (simStackPtr); i116 += 1) {
				if ((registerOrNone(simStackAt(index116))) == rOopTop16) {
					goto l51;
				}
			}
	l51:	;
			rOopTop16 = NoReg;
	l50:	;
		}
		if (rOopTop16 == NoReg) {
			rOopTop16 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult9 = allocateRegNotConflictingWith(((rOopTop16 < 0) ? (((usqInt)(1)) >> (-rOopTop16)) : (1U << rOopTop16)));
		assert(!(((rOopTop16 == NoReg)
 || (rResult9 == NoReg))));
		object14 = rOopTop16;
		pointer = rResult9;
		popToReg(ssTop(), object14);
		ssPop(1);
		ssPushNativeRegister(object14);
		return 0;

	case 20:
		/* begin genLowcodeOopToUInt32 */
		rOopTop24 = NoReg;
		rResult15 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop24 = registerOrNone(ssTop());
			index124 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i124 = index124; i124 <= (simStackPtr); i124 += 1) {
				if ((registerOrNone(simStackAt(index124))) == rOopTop24) {
					goto l80;
				}
			}
	l80:	;
			rOopTop24 = NoReg;
	l79:	;
		}
		if (rOopTop24 == NoReg) {
			rOopTop24 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult15 = allocateRegNotConflictingWith(((rOopTop24 < 0) ? (((usqInt)(1)) >> (-rOopTop24)) : (1U << rOopTop24)));
		assert(!(((rOopTop24 == NoReg)
 || (rResult15 == NoReg))));
		object22 = rOopTop24;
		value13 = rResult15;
		popToReg(ssTop(), object22);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i215 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i215 <= simStackPtr; i215 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i215), frameOffsetOfTemporary(i215 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcOopToUInt32(object22);
		return 0;

	case 21:
		/* begin genLowcodeOopToUInt64 */
		/* begin allocateRegistersForLowcodeOopResultInteger2: */
		rOopTop25 = NoReg;
		rResult17 = (rResult24 = NoReg);
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop25 = registerOrNone(ssTop());
			index125 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i125 = index125; i125 <= (simStackPtr); i125 += 1) {
				if ((registerOrNone(simStackAt(index125))) == rOopTop25) {
					goto l86;
				}
			}
	l86:	;
			rOopTop25 = NoReg;
	l83:	;
		}
		if (rOopTop25 == NoReg) {
			rOopTop25 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult17 = allocateRegNotConflictingWith(((rOopTop25 < 0) ? (((usqInt)(1)) >> (-rOopTop25)) : (1U << rOopTop25)));
		rResult24 = allocateRegNotConflictingWith((1U << rOopTop25) | (1U << rResult17));
		assert(!(((rOopTop25 == NoReg)
 || (rResult17 == NoReg))));
		object23 = rOopTop25;
		valueLow3 = rResult17;
		valueHigh3 = rResult24;
		popToReg(ssTop(), object23);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i36 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i36 <= simStackPtr; i36 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i36), frameOffsetOfTemporary(i36 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcOoptoUInt64highPart(object23, valueLow3, valueHigh3);
		return 0;

	case 22:
		/* begin genLowcodePin */
		rOopTop17 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop17 = registerOrNone(ssTop());
			index117 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i117 = index117; i117 <= (simStackPtr); i117 += 1) {
				if ((registerOrNone(simStackAt(index117))) == rOopTop17) {
					goto l54;
				}
			}
	l54:	;
			rOopTop17 = NoReg;
	l53:	;
		}
		if (rOopTop17 == NoReg) {
			rOopTop17 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rOopTop17 == NoReg)));
		object15 = rOopTop17;
		popToReg(ssTop(), object15);
		ssPop(1);
		abort();
		return 0;

	case 23:
		/* begin genLowcodeUnpin */
		rOopTop18 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop18 = registerOrNone(ssTop());
			index118 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i118 = index118; i118 <= (simStackPtr); i118 += 1) {
				if ((registerOrNone(simStackAt(index118))) == rOopTop18) {
					goto l57;
				}
			}
	l57:	;
			rOopTop18 = NoReg;
	l56:	;
		}
		if (rOopTop18 == NoReg) {
			rOopTop18 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rOopTop18 == NoReg)));
		object16 = rOopTop18;
		popToReg(ssTop(), object16);
		ssPop(1);
		abort();
		return 0;

	default:
		return EncounteredUnknownBytecode;

	}
	return 0;
}


/*	Lowcode instruction generator dispatch */

	/* StackToRegisterMappingCogit>>#genLowcodeNullaryInlinePrimitive: */
static sqInt NoDbgRegParms
genLowcodeNullaryInlinePrimitive(sqInt prim)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *cont;
    AbstractInstruction *cont1;
    sqInt floatValue;
    sqInt frTop;
    sqInt frTop1;
    sqInt i;
    sqInt i1;
    sqInt i2;
    sqInt i3;
    sqInt i4;
    sqInt i5;
    sqInt i6;
    AbstractInstruction *inst;
    AbstractInstruction *inst1;
    sqInt object;
    sqInt object1;
    sqInt object2;
    sqInt object3;
    sqInt object4;
    sqInt pointer;
    sqInt pointer1;
    sqInt pointerClassLiteral;
    sqInt reg;
    sqInt reg1;
    sqInt reg2;
    sqInt rNext;
    sqInt rNext1;
    sqInt rNext2;
    sqInt rResult;
    sqInt rResult2;
    sqInt rResult3;
    sqInt rResult4;
    sqInt rResult5;
    sqInt rTop;
    sqInt rTop2;
    sqInt rTop3;
    sqInt rTop4;
    sqInt rTop5;
    sqInt rTop6;
    sqInt rTop7;
    sqInt rTop8;
    sqInt rTop9;
    sqInt singleFloatValue;
    sqInt topRegistersMask;
    sqInt topRegistersMask1;
    sqInt topRegistersMask2;
    AbstractInstruction *trueJump;
    AbstractInstruction *trueJump1;
    sqInt value;
    sqInt value2;
    sqInt value4;
    sqInt value5;
    sqInt valueHigh;
    sqInt valueHigh1;
    sqInt valueHigh2;
    sqInt valueLow;
    sqInt valueLow1;
    sqInt valueLow2;
    sqInt wordConstant;
    sqInt wordConstant2;

	switch (prim) {
	case 0:
		/* begin genLowcodeBoolean32ToOop */
		rTop = NoReg;
		rResult = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop == NoReg) {
			rTop = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult = allocateRegNotConflictingWith(((rTop < 0) ? (((usqInt)(1)) >> (-rTop)) : (1U << rTop)));
		assert(!(((rTop == NoReg)
 || (rResult == NoReg))));
		value = rTop;
		object = rResult;
		nativePopToReg(ssNativeTop(), value);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(CmpCqR, 0, value);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(0));
		}
		/* begin JumpNonZero: */
		trueJump = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		annotateobjRef(gMoveCwR(falseObject(), value), falseObject());
		/* begin Jump: */
		cont = genoperand(Jump, ((sqInt)0));
		/* begin MoveCw:R: */
		wordConstant = trueObject();
		/* begin gen:literal:operand: */
		inst = checkLiteralforInstruction(wordConstant, genoperandoperand(MoveCwR, wordConstant, value));
		jmpTarget(trueJump, inst);
		annotateobjRef(inst, trueObject());
		jmpTarget(cont, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushRegister(value);
		return 0;

	case 1:
		/* begin genLowcodeBoolean64ToOop */
		/* begin allocateRegistersForLowcodeInteger2ResultOop: */
		topRegistersMask = 0;
		rTop2 = (rNext = NoReg);
		rResult2 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop2 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg = (rNext = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask = ((reg < 0) ? (((usqInt)(1)) >> (-reg)) : (1U << reg));
			}
		}
		if (rTop2 == NoReg) {
			rTop2 = allocateRegNotConflictingWith(topRegistersMask);
		}
		if (rNext == NoReg) {
			rNext = allocateRegNotConflictingWith(((rTop2 < 0) ? (((usqInt)(1)) >> (-rTop2)) : (1U << rTop2)));
		}
		assert(!(((rTop2 == NoReg)
 || (rNext == NoReg))));
		rResult2 = allocateFloatRegNotConflictingWith((1U << rTop2) | (1U << rNext));
		assert(!((rResult2 == NoReg)));
		valueLow = rTop2;
		valueHigh = rNext;
		object1 = rResult2;
		nativePopToRegsecondReg(ssNativeTop(), valueLow, valueHigh);
		ssNativePop(1);
		/* begin OrR:R: */
		genoperandoperand(OrRR, valueLow, valueHigh);
		/* begin JumpNonZero: */
		trueJump1 = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		annotateobjRef(gMoveCwR(falseObject(), valueLow), falseObject());
		/* begin Jump: */
		cont1 = genoperand(Jump, ((sqInt)0));
		/* begin MoveCw:R: */
		wordConstant2 = trueObject();
		/* begin gen:literal:operand: */
		inst1 = checkLiteralforInstruction(wordConstant2, genoperandoperand(MoveCwR, wordConstant2, valueLow));
		jmpTarget(trueJump1, inst1);
		annotateobjRef(inst1, trueObject());
		jmpTarget(cont1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushRegister(valueLow);
		return 0;

	case 2:
		/* begin genLowcodeFloat32ToOop */
		frTop = NoReg;

		/* Float argument */
		rResult3 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop == NoReg) {
			frTop = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult3 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((frTop == NoReg)
 || (rResult3 == NoReg))));
		singleFloatValue = frTop;
		object2 = rResult3;
		nativePopToReg(ssNativeTop(), singleFloatValue);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcFloat32toOop(singleFloatValue, object2);
		return 0;

	case 3:
		/* begin genLowcodeFloat64ToOop */
		frTop1 = NoReg;

		/* Float argument */
		rResult4 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop1 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop1 == NoReg) {
			frTop1 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult4 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((frTop1 == NoReg)
 || (rResult4 == NoReg))));
		floatValue = frTop1;
		object3 = rResult4;
		nativePopToReg(ssNativeTop(), floatValue);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i1 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i1 <= simStackPtr; i1 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i1), frameOffsetOfTemporary(i1 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcFloat64toOop(floatValue, object3);
		return 0;

	case 4:
		/* begin genLowcodeInt32ToOop */
		rTop3 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop3 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop3 == NoReg) {
			rTop3 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop3 == NoReg)));
		value2 = rTop3;
		nativePopToReg(ssNativeTop(), value2);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i2 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i2 <= simStackPtr; i2 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i2), frameOffsetOfTemporary(i2 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcInt32ToOop(value2);
		return 0;

	case 5:
		/* begin genLowcodeInt64ToOop */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask1 = 0;
		rTop4 = (rNext1 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop4 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext1 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg1 = (rNext1 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask1 = ((reg1 < 0) ? (((usqInt)(1)) >> (-reg1)) : (1U << reg1));
			}
		}
		if (rTop4 == NoReg) {
			rTop4 = allocateRegNotConflictingWith(topRegistersMask1);
		}
		if (rNext1 == NoReg) {
			rNext1 = allocateRegNotConflictingWith(((rTop4 < 0) ? (((usqInt)(1)) >> (-rTop4)) : (1U << rTop4)));
		}
		assert(!(((rTop4 == NoReg)
 || (rNext1 == NoReg))));
		valueLow1 = rTop4;
		valueHigh1 = rNext1;
		nativePopToRegsecondReg(ssNativeTop(), valueLow1, valueHigh1);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i3 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i3 <= simStackPtr; i3 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i3), frameOffsetOfTemporary(i3 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcInt64ToOophighPart(valueLow1, valueHigh1);
		return 0;

	case 6:
		/* begin genLowcodePointerToOop */
		pointerClassLiteral = getLiteral(extA);
		/* begin allocateRegistersForLowcodeInteger: */
		rTop7 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop7 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop7 == NoReg) {
			rTop7 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop7 == NoReg)));
		pointer1 = rTop7;
		nativePopToReg(ssNativeTop(), pointer1);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i4 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i4 <= simStackPtr; i4 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i4), frameOffsetOfTemporary(i4 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcPointerToOopclass(pointer1, pointerClassLiteral);
		extA = 0;
		return 0;

	case 7:
		/* begin genLowcodePointerToOopReinterprer */
		rTop5 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop5 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop5 == NoReg) {
			rTop5 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop5 == NoReg)));
		pointer = rTop5;
		nativePopToReg(ssNativeTop(), pointer);
		ssNativePop(1);
		ssPushRegister(pointer);
		return 0;

	case 8:
		/* begin genLowcodeSmallInt32ToOop */
		rTop6 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop6 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop6 == NoReg) {
			rTop6 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop6 == NoReg)));
		value4 = rTop6;
		nativePopToReg(ssNativeTop(), value4);
		ssNativePop(1);
		genConvertIntegerToSmallIntegerInReg(value4);
		ssPushRegister(value4);
		return 0;

	case 9:
		/* begin genLowcodeUint32ToOop */
		rTop8 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop8 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop8 == NoReg) {
			rTop8 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop8 == NoReg)));
		value5 = rTop8;
		nativePopToReg(ssNativeTop(), value5);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i5 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i5 <= simStackPtr; i5 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i5), frameOffsetOfTemporary(i5 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcUInt32ToOop(value5);
		return 0;

	case 10:
		/* begin genLowcodeUint64ToOop */
		/* begin allocateRegistersForLowcodeInteger2ResultOop: */
		topRegistersMask2 = 0;
		rTop9 = (rNext2 = NoReg);
		rResult5 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop9 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext2 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext2 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg2 = (rNext2 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask2 = ((reg2 < 0) ? (((usqInt)(1)) >> (-reg2)) : (1U << reg2));
			}
		}
		if (rTop9 == NoReg) {
			rTop9 = allocateRegNotConflictingWith(topRegistersMask2);
		}
		if (rNext2 == NoReg) {
			rNext2 = allocateRegNotConflictingWith(((rTop9 < 0) ? (((usqInt)(1)) >> (-rTop9)) : (1U << rTop9)));
		}
		assert(!(((rTop9 == NoReg)
 || (rNext2 == NoReg))));
		rResult5 = allocateFloatRegNotConflictingWith((1U << rTop9) | (1U << rNext2));
		assert(!((rResult5 == NoReg)));
		valueLow2 = rTop9;
		valueHigh2 = rNext2;
		object4 = rResult5;
		nativePopToRegsecondReg(ssNativeTop(), valueLow2, valueHigh2);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i6 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i6 <= simStackPtr; i6 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i6), frameOffsetOfTemporary(i6 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcUInt64ToOophighPart(valueLow2, valueHigh2);
		return 0;

	default:
		return EncounteredUnknownBytecode;

	}
	return 0;
}


/*	Lowcode instruction generator dispatch */

	/* StackToRegisterMappingCogit>>#genLowcodeTrinaryInlinePrimitive: */
static sqInt NoDbgRegParms
genLowcodeTrinaryInlinePrimitive(sqInt prim)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *contJump;
    AbstractInstruction *contJump1;
    AbstractInstruction *falseJump;
    AbstractInstruction *falseJump1;
    sqInt fieldIndex;
    sqInt fieldIndex1;
    sqInt first;
    sqInt first1;
    sqInt i1;
    sqInt i11;
    sqInt i12;
    sqInt index1;
    sqInt index11;
    sqInt index12;
    sqInt object;
    sqInt object1;
    sqInt oopTopRegisterMask;
    sqInt oopTopRegisterMask1;
    sqInt oopTopRegisterMask2;
    sqInt oopTopRegisterMask3;
    sqInt rOopNext;
    sqInt rOopNext1;
    sqInt rOopNext2;
    sqInt rOopNext3;
    sqInt rOopTop;
    sqInt rOopTop1;
    sqInt rOopTop2;
    sqInt rOopTop3;
    sqInt rResult;
    sqInt rTop;
    sqInt second;
    sqInt second1;
    sqInt topRegisterMask;
    sqInt value;
    sqInt value1;
    sqInt value2;

	switch (prim) {
	case 0:
		/* begin genLowcodeOopEqual */
		rOopTop = (rOopNext = NoReg);
		rResult = NoReg;
		oopTopRegisterMask = 0;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop = registerOrNone(ssTop());
			index1 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i1 = index1; i1 <= (simStackPtr); i1 += 1) {
				if ((registerOrNone(simStackAt(index1))) == rOopTop) {
					goto l3;
				}
			}
	l3:	;
			rOopTop = NoReg;
	l2:	;
		}
		if ((registerOrNone(ssValue(1))) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopNext = registerOrNone(ssValue(1));
			index1 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i1 = index1; i1 < simStackPtr; i1 += 1) {
				if ((registerOrNone(simStackAt(index1))) == rOopNext) {
					goto l5;
				}
			}
	l5:	;
			rOopNext = NoReg;
	l4:	;
			if (rOopNext != NoReg) {
				/* begin registerMaskFor: */
				oopTopRegisterMask = ((rOopNext < 0) ? (((usqInt)(1)) >> (-rOopNext)) : (1U << rOopNext));
			}
		}
		if (rOopTop == NoReg) {
			rOopTop = allocateRegNotConflictingWith(oopTopRegisterMask);
		}
		if (rOopNext == NoReg) {
			rOopNext = allocateRegNotConflictingWith(((rOopTop < 0) ? (((usqInt)(1)) >> (-rOopTop)) : (1U << rOopTop)));
		}
		rResult = allocateRegNotConflictingWith((1U << rOopTop) | (1U << rOopNext));
		assert(!(((rOopTop == NoReg)
 || ((rOopNext == NoReg)
 || (rResult == NoReg)))));
		second = rOopTop;
		first = rOopNext;
		value = rResult;
		popToReg(ssTop(), second);
		ssPop(1);
		popToReg(ssTop(), first);
		ssPop(1);
		/* begin CmpR:R: */
		assert(!((second == SPReg)));
		genoperandoperand(CmpRR, second, first);
		/* begin JumpNonZero: */
		falseJump = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, 1, first);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		contJump = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(MoveCqR, 0, first);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(0));
		}
		jmpTarget(contJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first);
		return 0;

	case 1:
		/* begin genLowcodeOopNotEqual */
		rOopTop1 = (rOopNext1 = NoReg);
		oopTopRegisterMask1 = 0;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop1 = registerOrNone(ssTop());
			index11 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i11 = index11; i11 <= (simStackPtr); i11 += 1) {
				if ((registerOrNone(simStackAt(index11))) == rOopTop1) {
					goto l14;
				}
			}
	l14:	;
			rOopTop1 = NoReg;
	l11:	;
		}
		if ((registerOrNone(ssValue(1))) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopNext1 = registerOrNone(ssValue(1));
			index11 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i11 = index11; i11 < simStackPtr; i11 += 1) {
				if ((registerOrNone(simStackAt(index11))) == rOopNext1) {
					goto l12;
				}
			}
	l12:	;
			rOopNext1 = NoReg;
	l18:	;
			if (rOopNext1 != NoReg) {
				/* begin registerMaskFor: */
				oopTopRegisterMask1 = ((rOopNext1 < 0) ? (((usqInt)(1)) >> (-rOopNext1)) : (1U << rOopNext1));
			}
		}
		if (rOopTop1 == NoReg) {
			rOopTop1 = allocateRegNotConflictingWith(oopTopRegisterMask1);
		}
		if (rOopNext1 == NoReg) {
			rOopNext1 = allocateRegNotConflictingWith(((rOopTop1 < 0) ? (((usqInt)(1)) >> (-rOopTop1)) : (1U << rOopTop1)));
		}
		assert(!(((rOopTop1 == NoReg)
 || (rOopNext1 == NoReg))));
		second1 = rOopTop1;
		first1 = rOopNext1;
		popToReg(ssTop(), second1);
		ssPop(1);
		popToReg(ssTop(), first1);
		ssPop(1);
		/* begin CmpR:R: */
		assert(!((second1 == SPReg)));
		genoperandoperand(CmpRR, second1, first1);
		/* begin JumpZero: */
		falseJump1 = genConditionalBranchoperand(JumpZero, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction2 = genoperandoperand(MoveCqR, 1, first1);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		contJump1 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction3 = genoperandoperand(MoveCqR, 0, first1);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral(0));
		}
		jmpTarget(contJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first1);
		return 0;

	case 2:
		/* begin genLowcodeStoreObjectField */
		fieldIndex = extA;
		/* begin allocateRegistersForLowcodeOop2: */
		rOopTop2 = (rOopNext2 = NoReg);
		oopTopRegisterMask2 = 0;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop2 = registerOrNone(ssTop());
			index12 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i12 = index12; i12 <= (simStackPtr); i12 += 1) {
				if ((registerOrNone(simStackAt(index12))) == rOopTop2) {
					goto l20;
				}
			}
	l20:	;
			rOopTop2 = NoReg;
	l24:	;
		}
		if ((registerOrNone(ssValue(1))) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopNext2 = registerOrNone(ssValue(1));
			index12 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i12 = index12; i12 < simStackPtr; i12 += 1) {
				if ((registerOrNone(simStackAt(index12))) == rOopNext2) {
					goto l19;
				}
			}
	l19:	;
			rOopNext2 = NoReg;
	l23:	;
			if (rOopNext2 != NoReg) {
				/* begin registerMaskFor: */
				oopTopRegisterMask2 = ((rOopNext2 < 0) ? (((usqInt)(1)) >> (-rOopNext2)) : (1U << rOopNext2));
			}
		}
		if (rOopTop2 == NoReg) {
			rOopTop2 = allocateRegNotConflictingWith(oopTopRegisterMask2);
		}
		if (rOopNext2 == NoReg) {
			rOopNext2 = allocateRegNotConflictingWith(((rOopTop2 < 0) ? (((usqInt)(1)) >> (-rOopTop2)) : (1U << rOopTop2)));
		}
		assert(!(((rOopTop2 == NoReg)
 || (rOopNext2 == NoReg))));
		value1 = rOopTop2;
		object = rOopNext2;
		popToReg(ssTop(), value1);
		ssPop(1);
		popToReg(ssTop(), object);
		ssPop(1);
		genLcStoreobjectfield(value1, object, fieldIndex);
		extA = 0;
		return 0;

	case 3:
		/* begin genLowcodeStoreObjectFieldAt */
		rTop = (rOopTop3 = (rOopNext3 = NoReg));
		oopTopRegisterMask3 = (topRegisterMask = 0);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop = nativeRegisterOrNone(ssNativeTop());
			/* begin registerMaskFor: */
			oopTopRegisterMask3 = ((rTop < 0) ? (((usqInt)(1)) >> (-rTop)) : (1U << rTop));
		}
		if ((registerOrNone(ssTop())) != NoReg) {
			rOopTop3 = registerOrNone(ssTop());
			/* begin registerMaskFor: */
			topRegisterMask = ((rOopTop3 < 0) ? (((usqInt)(1)) >> (-rOopTop3)) : (1U << rOopTop3));
		}
		if ((registerOrNone(ssValue(1))) != NoReg) {
			rOopNext3 = registerOrNone(ssValue(1));
			topRegisterMask = topRegisterMask | (((rOopNext3 < 0) ? (((usqInt)(1)) >> (-rOopNext3)) : (1U << rOopNext3)));
			oopTopRegisterMask3 = oopTopRegisterMask3 | (((rOopNext3 < 0) ? (((usqInt)(1)) >> (-rOopNext3)) : (1U << rOopNext3)));
		}
		if (rTop == NoReg) {
			rTop = allocateRegNotConflictingWith(topRegisterMask);
		}
		if (rOopTop3 == NoReg) {
			rOopTop3 = allocateRegNotConflictingWith(oopTopRegisterMask3);
		}
		if (rOopNext3 == NoReg) {
			rOopNext3 = allocateRegNotConflictingWith((1U << rTop) | (1U << rOopTop3));
		}
		assert(!(((rTop == NoReg)
 || ((rOopTop3 == NoReg)
 || (rOopNext3 == NoReg)))));
		fieldIndex1 = rTop;
		value2 = rOopTop3;
		object1 = rOopNext3;
		popToReg(ssTop(), value2);
		ssPop(1);
		nativePopToReg(ssNativeTop(), fieldIndex1);
		ssNativePop(1);
		popToReg(ssTop(), object1);
		ssPop(1);
		genLcStoreobjectat(value2, object1, fieldIndex1);
		return 0;

	default:
		return EncounteredUnknownBytecode;

	}
	return 0;
}


/*	Lowcode instruction generator dispatch */

	/* StackToRegisterMappingCogit>>#genLowcodeUnaryInlinePrimitive2: */
static sqInt NoDbgRegParms
genLowcodeUnaryInlinePrimitive2(sqInt prim)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction110;
    AbstractInstruction *anInstruction111;
    AbstractInstruction *anInstruction112;
    AbstractInstruction *anInstruction113;
    AbstractInstruction *anInstruction114;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction18;
    AbstractInstruction *anInstruction19;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction20;
    AbstractInstruction *anInstruction24;
    AbstractInstruction *anInstruction25;
    AbstractInstruction *anInstruction26;
    AbstractInstruction *anInstruction27;
    AbstractInstruction *anInstruction28;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction30;
    AbstractInstruction *anInstruction33;
    AbstractInstruction *anInstruction34;
    AbstractInstruction *anInstruction35;
    AbstractInstruction *anInstruction36;
    AbstractInstruction *anInstruction37;
    AbstractInstruction *anInstruction38;
    AbstractInstruction *anInstruction39;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction40;
    AbstractInstruction *anInstruction41;
    AbstractInstruction *anInstruction42;
    AbstractInstruction *anInstruction43;
    AbstractInstruction *anInstruction44;
    AbstractInstruction *anInstruction45;
    AbstractInstruction *anInstruction46;
    AbstractInstruction *anInstruction47;
    AbstractInstruction *anInstruction48;
    AbstractInstruction *anInstruction49;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt baseOffset;
    sqInt baseOffset1;
    sqInt baseOffset10;
    sqInt baseOffset11;
    sqInt baseOffset12;
    sqInt baseOffset13;
    sqInt baseOffset14;
    sqInt baseOffset15;
    sqInt baseOffset16;
    sqInt baseOffset17;
    sqInt baseOffset18;
    sqInt baseOffset19;
    sqInt baseOffset2;
    sqInt baseOffset20;
    sqInt baseOffset21;
    sqInt baseOffset22;
    sqInt baseOffset23;
    sqInt baseOffset3;
    sqInt baseOffset4;
    sqInt baseOffset5;
    sqInt baseOffset6;
    sqInt baseOffset7;
    sqInt baseOffset8;
    sqInt baseOffset9;
    sqInt classOop;
    sqInt classOop1;
    sqInt classOop2;
    AbstractInstruction *contJump;
    AbstractInstruction *contJump1;
    AbstractInstruction *contJump2;
    AbstractInstruction *contJump3;
    AbstractInstruction *contJump4;
    AbstractInstruction *contJump5;
    AbstractInstruction *contJump6;
    AbstractInstruction *contJump7;
    sqInt doubleValue;
    sqInt doubleValue1;
    AbstractInstruction *falseJump;
    AbstractInstruction *falseJump1;
    AbstractInstruction *falseJump2;
    AbstractInstruction *falseJump21;
    AbstractInstruction *falseJump22;
    AbstractInstruction *falseJump3;
    AbstractInstruction *falseJump4;
    AbstractInstruction *falseJump5;
    AbstractInstruction *falseJump6;
    AbstractInstruction *falseJump7;
    AbstractInstruction *falseLabel;
    AbstractInstruction *falseLabel1;
    sqInt fieldIndex;
    AbstractInstruction *first;
    AbstractInstruction *first1;
    sqInt first11;
    sqInt first12;
    sqInt first13;
    sqInt first14;
    AbstractInstruction *first16;
    AbstractInstruction *first17;
    AbstractInstruction *first2;
    AbstractInstruction *first3;
    sqInt first4;
    sqInt first5;
    sqInt first6;
    sqInt first7;
    sqInt first8;
    sqInt firstHigh;
    sqInt firstHigh5;
    sqInt firstLow;
    sqInt firstLow5;
    sqInt first9;
    sqInt floatValue;
    sqInt floatValue1;
    sqInt floatValue2;
    sqInt floatValue3;
    sqInt floatValue4;
    sqInt floatValue5;
    sqInt floatValue6;
    sqInt frResult;
    sqInt frResult1;
    sqInt frResult2;
    sqInt frResult3;
    sqInt frResult4;
    sqInt frResult5;
    sqInt frResult6;
    sqInt frResult7;
    sqInt frResult8;
    sqInt frResult9;
    sqInt frTop;
    sqInt frTop1;
    sqInt frTop2;
    sqInt frTop3;
    sqInt frTop4;
    sqInt i;
    sqInt i1;
    sqInt i11;
    sqInt i12;
    sqInt i2;
    sqInt i21;
    sqInt index1;
    sqInt index11;
    sqInt indexableSize;
    sqInt indexableSize1;
    sqInt int32Result;
    sqInt int64Result;
    sqInt int64Result1;
    sqInt int64Result2;
    sqInt nativeValueIndex;
    sqInt nativeValueIndex1;
    sqInt nextRegisterMask;
    sqInt nextRegisterMask1;
    sqInt object;
    sqInt object1;
    sqInt object2;
    sqInt pointer;
    sqInt pointer1;
    sqInt pointer2;
    sqInt pointer3;
    sqInt pointer4;
    sqInt pointer5;
    sqInt pointer6;
    sqInt pointer7;
    sqInt pointer8;
    sqInt pointerResult;
    sqInt pointerResult1;
    sqInt reg;
    sqInt reg1;
    sqInt reg10;
    sqInt reg12;
    sqInt reg13;
    sqInt reg14;
    sqInt reg2;
    sqInt reg3;
    sqInt reg4;
    sqInt reg5;
    sqInt reg7;
    sqInt reg8;
    sqInt reg9;
    sqInt result;
    sqInt result1;
    sqInt result2;
    sqInt result3;
    sqInt result4;
    sqInt rNext;
    sqInt rNext1;
    sqInt rNext10;
    sqInt rNext12;
    sqInt rNext14;
    sqInt rNext15;
    sqInt rNext16;
    sqInt rNext2;
    sqInt rNext3;
    sqInt rNext4;
    sqInt rNext5;
    sqInt rNext6;
    sqInt rNext7;
    sqInt rNext8;
    sqInt rNextNext;
    sqInt rNextNext1;
    sqInt rNextNextNext;
    sqInt rNextNextNext1;
    sqInt rNext9;
    sqInt rOopResult;
    sqInt rOopTop;
    sqInt rOopTop1;
    sqInt rOopTop2;
    sqInt rOopTop3;
    sqInt rResult;
    sqInt rResult1;
    sqInt rResult10;
    sqInt rResult11;
    sqInt rResult12;
    sqInt rResult13;
    sqInt rResult14;
    sqInt rResult15;
    sqInt rResult16;
    sqInt rResult17;
    sqInt rResult18;
    sqInt rResult19;
    sqInt rResult2;
    sqInt rResult20;
    sqInt rResult21;
    sqInt rResult210;
    sqInt rResult211;
    sqInt rResult212;
    sqInt rResult22;
    sqInt rResult23;
    sqInt rResult24;
    sqInt rResult25;
    sqInt rResult26;
    sqInt rResult27;
    sqInt rResult28;
    sqInt rResult29;
    sqInt rResult3;
    sqInt rResult30;
    sqInt rResult31;
    sqInt rResult32;
    sqInt rResult33;
    sqInt rResult34;
    sqInt rResult35;
    sqInt rResult4;
    sqInt rResult5;
    sqInt rResult6;
    sqInt rResult7;
    sqInt rResult8;
    sqInt rResult9;
    sqInt rTop;
    sqInt rTop1;
    sqInt rTop10;
    sqInt rTop12;
    sqInt rTop13;
    sqInt rTop14;
    sqInt rTop15;
    sqInt rTop17;
    sqInt rTop18;
    sqInt rTop2;
    sqInt rTop20;
    sqInt rTop21;
    sqInt rTop22;
    sqInt rTop23;
    sqInt rTop24;
    sqInt rTop25;
    sqInt rTop26;
    sqInt rTop27;
    sqInt rTop28;
    sqInt rTop29;
    sqInt rTop3;
    sqInt rTop30;
    sqInt rTop31;
    sqInt rTop4;
    sqInt rTop5;
    sqInt rTop6;
    sqInt rTop7;
    sqInt rTop8;
    sqInt rTop9;
    sqInt second;
    sqInt second1;
    sqInt second10;
    sqInt second2;
    sqInt second3;
    sqInt second4;
    sqInt second5;
    sqInt second7;
    sqInt second8;
    sqInt secondHigh;
    sqInt secondHigh5;
    sqInt secondLow;
    sqInt secondLow5;
    sqInt second9;
    sqInt shiftAmount;
    sqInt shiftAmount1;
    sqInt topRegisterMask;
    sqInt topRegisterMask1;
    sqInt topRegistersMask;
    sqInt topRegistersMask1;
    sqInt topRegistersMask10;
    sqInt topRegistersMask11;
    sqInt topRegistersMask13;
    sqInt topRegistersMask14;
    sqInt topRegistersMask15;
    sqInt topRegistersMask2;
    sqInt topRegistersMask3;
    sqInt topRegistersMask4;
    sqInt topRegistersMask5;
    sqInt topRegistersMask6;
    sqInt topRegistersMask8;
    sqInt topRegistersMask9;
    sqInt value;
    sqInt value1;
    sqInt value10;
    sqInt value11;
    sqInt value12;
    sqInt value13;
    sqInt value14;
    sqInt value15;
    sqInt value16;
    sqInt value17;
    sqInt value18;
    sqInt value19;
    sqInt value2;
    sqInt value20;
    sqInt value22;
    sqInt value23;
    sqInt value26;
    sqInt value27;
    sqInt value28;
    sqInt value29;
    sqInt value3;
    sqInt value31;
    sqInt value4;
    sqInt value5;
    sqInt value6;
    sqInt value7;
    sqInt value8;
    sqInt valueHigh2;
    sqInt valueHigh4;
    sqInt valueHigh5;
    sqInt valueHigh6;
    sqInt valueHigh7;
    sqInt valueHigh8;
    sqInt valueLow2;
    sqInt valueLow4;
    sqInt valueLow5;
    sqInt valueLow6;
    sqInt valueLow7;
    sqInt valueLow8;
    sqInt value9;

	switch (prim) {
	case 60:
		/* begin genLowcodeFloat64ToFloat32 */
		topRegistersMask = 0;
		frTop = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop == NoReg) {
			frTop = allocateFloatRegNotConflictingWith(topRegistersMask);
		}
		assert(!((frTop == NoReg)));
		floatValue2 = frTop;
		nativePopToReg(ssNativeTop(), floatValue2);
		ssNativePop(1);
		/* begin ConvertRd:Rs: */
		genoperandoperand(ConvertRdRs, floatValue2, floatValue2);
		ssPushNativeRegisterSingleFloat(floatValue2);
		return 0;

	case 61:
		/* begin genLowcodeFloat64ToInt32 */
		frTop1 = NoReg;

		/* Float argument */
		rResult16 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop1 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop1 == NoReg) {
			frTop1 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult16 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((frTop1 == NoReg)
 || (rResult16 == NoReg))));
		floatValue3 = frTop1;
		int32Result = rResult16;
		nativePopToReg(ssNativeTop(), floatValue3);
		ssNativePop(1);
		/* begin ConvertRd:R: */
		genoperandoperand(ConvertRdR, floatValue3, int32Result);
		ssPushNativeRegister(int32Result);
		return 0;

	case 0x3E:
		/* begin genLowcodeFloat64ToInt64 */
		frTop2 = NoReg;

		/* Float argument */
		rResult17 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop2 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop2 == NoReg) {
			frTop2 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult17 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((frTop2 == NoReg)
 || (rResult17 == NoReg))));
		floatValue4 = frTop2;
		int64Result = rResult17;
		nativePopToReg(ssNativeTop(), floatValue4);
		ssNativePop(1);
		abort();
		return 0;

	case 0x3F:
		/* begin genLowcodeFloat64ToUInt32 */
		frTop3 = NoReg;

		/* Float argument */
		rResult18 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop3 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop3 == NoReg) {
			frTop3 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult18 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((frTop3 == NoReg)
 || (rResult18 == NoReg))));
		floatValue5 = frTop3;
		int64Result1 = rResult18;
		nativePopToReg(ssNativeTop(), floatValue5);
		ssNativePop(1);
		/* begin ConvertRd:R: */
		genoperandoperand(ConvertRdR, floatValue5, int64Result1);
		ssPushNativeRegister(int64Result1);
		return 0;

	case 64:
		/* begin genLowcodeFloat64ToUInt64 */
		frTop4 = NoReg;

		/* Float argument */
		rResult19 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop4 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop4 == NoReg) {
			frTop4 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult19 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((frTop4 == NoReg)
 || (rResult19 == NoReg))));
		floatValue6 = frTop4;
		int64Result2 = rResult19;
		nativePopToReg(ssNativeTop(), floatValue6);
		ssNativePop(1);
		abort();
		return 0;

	case 65:
		/* begin genLowcodeFree */
		rTop30 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop30 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop30 == NoReg) {
			rTop30 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop30 == NoReg)));
		pointer8 = rTop30;
		nativePopToReg(ssNativeTop(), pointer8);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		if (pointer8 != ReceiverResultReg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, pointer8, ReceiverResultReg);
		}
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, ceFreeTrampoline);
		(abstractInstruction->annotation = IsRelativeCall);
		return 0;

	case 66:
		/* begin genLowcodeInstantiateIndexable32Oop */
		rTop31 = (rOopTop1 = NoReg);
		rOopResult = NoReg;
		topRegisterMask1 = 0;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop31 = nativeRegisterOrNone(ssNativeTop());
		}
		if ((registerOrNone(ssTop())) != NoReg) {
			rOopTop1 = registerOrNone(ssTop());
			/* begin registerMaskFor: */
			topRegisterMask1 = ((rOopTop1 < 0) ? (((usqInt)(1)) >> (-rOopTop1)) : (1U << rOopTop1));
		}
		if (rTop31 == NoReg) {
			rTop31 = allocateRegNotConflictingWith(topRegisterMask1);
		}
		if (rOopTop1 == NoReg) {
			rOopTop1 = allocateRegNotConflictingWith(((rTop31 < 0) ? (((usqInt)(1)) >> (-rTop31)) : (1U << rTop31)));
		}
		rOopResult = allocateRegNotConflictingWith((1U << rTop31) | (1U << rOopTop1));
		assert(!(((rTop31 == NoReg)
 || ((rOopTop1 == NoReg)
 || (rOopResult == NoReg)))));
		indexableSize = rTop31;
		classOop = rOopTop1;
		object1 = rOopResult;
		nativePopToReg(ssNativeTop(), indexableSize);
		ssNativePop(1);
		popToReg(ssTop(), classOop);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i1 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i1 <= simStackPtr; i1 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i1), frameOffsetOfTemporary(i1 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcInstantiateOopindexableSize(classOop, indexableSize);
		return 0;

	case 67:
		/* begin genLowcodeInstantiateIndexableOop */
		indexableSize1 = extA;
		/* begin allocateRegistersForLowcodeOopResultOop: */
		rOopTop2 = NoReg;
		rResult35 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop2 = registerOrNone(ssTop());
			index1 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i11 = index1; i11 <= (simStackPtr); i11 += 1) {
				if ((registerOrNone(simStackAt(index1))) == rOopTop2) {
					goto l224;
				}
			}
	l224:	;
			rOopTop2 = NoReg;
	l223:	;
		}
		if (rOopTop2 == NoReg) {
			rOopTop2 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult35 = allocateRegNotConflictingWith(((rOopTop2 < 0) ? (((usqInt)(1)) >> (-rOopTop2)) : (1U << rOopTop2)));
		assert(!(((rOopTop2 == NoReg)
 || (rResult35 == NoReg))));
		classOop1 = rOopTop2;
		object2 = rResult35;
		popToReg(ssTop(), classOop1);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i2 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i2 <= simStackPtr; i2 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i2), frameOffsetOfTemporary(i2 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcInstantiateOopconstantIndexableSize(classOop1, indexableSize1);
		extA = 0;
		return 0;

	case 68:
		/* begin genLowcodeInstantiateOop */
		rOopTop3 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop3 = registerOrNone(ssTop());
			index11 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i12 = index11; i12 <= (simStackPtr); i12 += 1) {
				if ((registerOrNone(simStackAt(index11))) == rOopTop3) {
					goto l227;
				}
			}
	l227:	;
			rOopTop3 = NoReg;
	l226:	;
		}
		if (rOopTop3 == NoReg) {
			rOopTop3 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rOopTop3 == NoReg)));
		classOop2 = rOopTop3;
		popToReg(ssTop(), classOop2);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i21 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i21 <= simStackPtr; i21 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i21), frameOffsetOfTemporary(i21 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcInstantiateOop(classOop2);
		return 0;

	case 69:
		/* begin genLowcodeInt32Equal */
		topRegistersMask1 = 0;
		rTop = (rNext = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg = (rNext = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask1 = ((reg < 0) ? (((usqInt)(1)) >> (-reg)) : (1U << reg));
			}
		}
		if (rTop == NoReg) {
			rTop = allocateRegNotConflictingWith(topRegistersMask1);
		}
		if (rNext == NoReg) {
			rNext = allocateRegNotConflictingWith(((rTop < 0) ? (((usqInt)(1)) >> (-rTop)) : (1U << rTop)));
		}
		assert(!(((rTop == NoReg)
 || (rNext == NoReg))));
		second = rTop;
		first4 = rNext;
		nativePopToReg(ssNativeTop(), second);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first4);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((second == SPReg)));
		genoperandoperand(CmpRR, second, first4);
		/* begin JumpNonZero: */
		falseJump = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, 1, first4);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		contJump = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(MoveCqR, 0, first4);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(0));
		}
		jmpTarget(contJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first4);
		return 0;

	case 70:
		/* begin genLowcodeInt32Great */
		topRegistersMask2 = 0;
		rTop1 = (rNext1 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop1 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext1 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg1 = (rNext1 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask2 = ((reg1 < 0) ? (((usqInt)(1)) >> (-reg1)) : (1U << reg1));
			}
		}
		if (rTop1 == NoReg) {
			rTop1 = allocateRegNotConflictingWith(topRegistersMask2);
		}
		if (rNext1 == NoReg) {
			rNext1 = allocateRegNotConflictingWith(((rTop1 < 0) ? (((usqInt)(1)) >> (-rTop1)) : (1U << rTop1)));
		}
		assert(!(((rTop1 == NoReg)
 || (rNext1 == NoReg))));
		second1 = rTop1;
		first5 = rNext1;
		nativePopToReg(ssNativeTop(), second1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first5);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((second1 == SPReg)));
		genoperandoperand(CmpRR, second1, first5);
		/* begin JumpLessOrEqual: */
		falseJump1 = genConditionalBranchoperand(JumpLessOrEqual, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction2 = genoperandoperand(MoveCqR, 1, first5);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		contJump1 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction11 = genoperandoperand(MoveCqR, 0, first5);
		if (usesOutOfLineLiteral(anInstruction11)) {
			(anInstruction11->dependent = locateLiteral(0));
		}
		jmpTarget(contJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first5);
		return 0;

	case 71:
		/* begin genLowcodeInt32GreatEqual */
		topRegistersMask3 = 0;
		rTop2 = (rNext2 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop2 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext2 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext2 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg2 = (rNext2 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask3 = ((reg2 < 0) ? (((usqInt)(1)) >> (-reg2)) : (1U << reg2));
			}
		}
		if (rTop2 == NoReg) {
			rTop2 = allocateRegNotConflictingWith(topRegistersMask3);
		}
		if (rNext2 == NoReg) {
			rNext2 = allocateRegNotConflictingWith(((rTop2 < 0) ? (((usqInt)(1)) >> (-rTop2)) : (1U << rTop2)));
		}
		assert(!(((rTop2 == NoReg)
 || (rNext2 == NoReg))));
		second2 = rTop2;
		first6 = rNext2;
		nativePopToReg(ssNativeTop(), second2);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first6);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((second2 == SPReg)));
		genoperandoperand(CmpRR, second2, first6);
		/* begin JumpLess: */
		falseJump2 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction3 = genoperandoperand(MoveCqR, 1, first6);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		contJump2 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump2, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction12 = genoperandoperand(MoveCqR, 0, first6);
		if (usesOutOfLineLiteral(anInstruction12)) {
			(anInstruction12->dependent = locateLiteral(0));
		}
		jmpTarget(contJump2, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first6);
		return 0;

	case 72:
		/* begin genLowcodeInt32Less */
		topRegistersMask4 = 0;
		rTop3 = (rNext3 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop3 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext3 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext3 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg3 = (rNext3 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask4 = ((reg3 < 0) ? (((usqInt)(1)) >> (-reg3)) : (1U << reg3));
			}
		}
		if (rTop3 == NoReg) {
			rTop3 = allocateRegNotConflictingWith(topRegistersMask4);
		}
		if (rNext3 == NoReg) {
			rNext3 = allocateRegNotConflictingWith(((rTop3 < 0) ? (((usqInt)(1)) >> (-rTop3)) : (1U << rTop3)));
		}
		assert(!(((rTop3 == NoReg)
 || (rNext3 == NoReg))));
		second3 = rTop3;
		first7 = rNext3;
		nativePopToReg(ssNativeTop(), second3);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first7);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((second3 == SPReg)));
		genoperandoperand(CmpRR, second3, first7);
		/* begin JumpGreaterOrEqual: */
		falseJump3 = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction4 = genoperandoperand(MoveCqR, 1, first7);
		if (usesOutOfLineLiteral(anInstruction4)) {
			(anInstruction4->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		contJump3 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump3, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction13 = genoperandoperand(MoveCqR, 0, first7);
		if (usesOutOfLineLiteral(anInstruction13)) {
			(anInstruction13->dependent = locateLiteral(0));
		}
		jmpTarget(contJump3, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first7);
		return 0;

	case 73:
		/* begin genLowcodeInt32LessEqual */
		topRegistersMask5 = 0;
		rTop4 = (rNext4 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop4 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext4 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext4 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg4 = (rNext4 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask5 = ((reg4 < 0) ? (((usqInt)(1)) >> (-reg4)) : (1U << reg4));
			}
		}
		if (rTop4 == NoReg) {
			rTop4 = allocateRegNotConflictingWith(topRegistersMask5);
		}
		if (rNext4 == NoReg) {
			rNext4 = allocateRegNotConflictingWith(((rTop4 < 0) ? (((usqInt)(1)) >> (-rTop4)) : (1U << rTop4)));
		}
		assert(!(((rTop4 == NoReg)
 || (rNext4 == NoReg))));
		second4 = rTop4;
		first8 = rNext4;
		nativePopToReg(ssNativeTop(), second4);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first8);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((second4 == SPReg)));
		genoperandoperand(CmpRR, second4, first8);
		/* begin JumpGreater: */
		falseJump4 = genConditionalBranchoperand(JumpGreater, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction5 = genoperandoperand(MoveCqR, 1, first8);
		if (usesOutOfLineLiteral(anInstruction5)) {
			(anInstruction5->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		contJump4 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump4, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction14 = genoperandoperand(MoveCqR, 0, first8);
		if (usesOutOfLineLiteral(anInstruction14)) {
			(anInstruction14->dependent = locateLiteral(0));
		}
		jmpTarget(contJump4, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first8);
		return 0;

	case 74:
		/* begin genLowcodeInt32NotEqual */
		topRegistersMask6 = 0;
		rTop5 = (rNext5 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop5 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext5 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext5 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg5 = (rNext5 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask6 = ((reg5 < 0) ? (((usqInt)(1)) >> (-reg5)) : (1U << reg5));
			}
		}
		if (rTop5 == NoReg) {
			rTop5 = allocateRegNotConflictingWith(topRegistersMask6);
		}
		if (rNext5 == NoReg) {
			rNext5 = allocateRegNotConflictingWith(((rTop5 < 0) ? (((usqInt)(1)) >> (-rTop5)) : (1U << rTop5)));
		}
		assert(!(((rTop5 == NoReg)
 || (rNext5 == NoReg))));
		second5 = rTop5;
		first9 = rNext5;
		nativePopToReg(ssNativeTop(), second5);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first9);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((second5 == SPReg)));
		genoperandoperand(CmpRR, second5, first9);
		/* begin JumpZero: */
		falseJump5 = genConditionalBranchoperand(JumpZero, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction6 = genoperandoperand(MoveCqR, 1, first9);
		if (usesOutOfLineLiteral(anInstruction6)) {
			(anInstruction6->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		contJump5 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump5, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction15 = genoperandoperand(MoveCqR, 0, first9);
		if (usesOutOfLineLiteral(anInstruction15)) {
			(anInstruction15->dependent = locateLiteral(0));
		}
		jmpTarget(contJump5, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first9);
		return 0;

	case 75:
		/* begin genLowcodeInt32ToFloat32 */
		rTop6 = NoReg;
		frResult4 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop6 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop6 == NoReg) {
			rTop6 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult4 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((rTop6 == NoReg)
 || (frResult4 == NoReg))));
		value12 = rTop6;
		result = frResult4;
		nativePopToReg(ssNativeTop(), value12);
		ssNativePop(1);
		/* begin ConvertR:Rs: */
		genoperandoperand(ConvertRRs, value12, result);
		ssPushNativeRegisterSingleFloat(result);
		return 0;

	case 76:
		/* begin genLowcodeInt32ToFloat64 */
		rTop7 = NoReg;
		frResult5 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop7 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop7 == NoReg) {
			rTop7 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult5 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((rTop7 == NoReg)
 || (frResult5 == NoReg))));
		value13 = rTop7;
		result1 = frResult5;
		nativePopToReg(ssNativeTop(), value13);
		ssNativePop(1);
		/* begin ConvertR:Rd: */
		genoperandoperand(ConvertRRd, value13, result1);
		ssPushNativeRegisterDoubleFloat(result1);
		return 0;

	case 77:
		/* begin genLowcodeInt32ToPointer */
		rTop8 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop8 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop8 == NoReg) {
			rTop8 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop8 == NoReg)));
		value14 = rTop8;
		nativePopToReg(ssNativeTop(), value14);
		ssNativePop(1);
		ssPushNativeRegister(value14);
		return 0;

	case 78:
		/* begin genLowcodeInt64Equal */
		/* begin allocateRegistersForLowcodeInteger4: */
		rTop9 = (rNext6 = (rNextNext = (rNextNextNext = NoReg)));
		nativeValueIndex = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop9 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext6 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext6 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNext6 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
					rNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				}
				nativeValueIndex += 1;
			}
		}
		if (rNextNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
					rNextNextNext = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex));
				}
				nativeValueIndex += 1;
			}
		}
		if (rNextNextNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNextNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				nativeValueIndex += 1;
			}
		}
		if (rTop9 == NoReg) {
			nextRegisterMask = 0;
			if (rNext6 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask = ((rNext6 < 0) ? (((usqInt)(1)) >> (-rNext6)) : (1U << rNext6));
			}
			if (rNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNext < 0) ? (((usqInt)(1)) >> (-rNextNext)) : (1U << rNextNext)));
			}
			if (rNextNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNextNext < 0) ? (((usqInt)(1)) >> (-rNextNextNext)) : (1U << rNextNextNext)));
			}
			rTop9 = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNext6 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask = ((rTop9 < 0) ? (((usqInt)(1)) >> (-rTop9)) : (1U << rTop9));
			if (rNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNext < 0) ? (((usqInt)(1)) >> (-rNextNext)) : (1U << rNextNext)));
			}
			if (rNextNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNextNext < 0) ? (((usqInt)(1)) >> (-rNextNextNext)) : (1U << rNextNextNext)));
			}
			rNext6 = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNextNext == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask = (1U << rTop9) | (1U << rNext6);
			if (rNextNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNextNext < 0) ? (((usqInt)(1)) >> (-rNextNextNext)) : (1U << rNextNextNext)));
			}
			rNextNext = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNextNextNext == NoReg) {
			/* begin registerMaskFor:and:and: */
			nextRegisterMask = ((1U << rTop9) | (1U << rNext6)) | (1U << rNextNext);
			rNextNextNext = allocateRegNotConflictingWith(nextRegisterMask);
		}
		assert(!(((rTop9 == NoReg)
 || ((rNext6 == NoReg)
 || ((rNextNext == NoReg)
 || (rNextNextNext == NoReg))))));
		secondLow = rTop9;
		secondHigh = rNext6;
		firstLow = rNextNext;
		firstHigh = rNextNextNext;
		nativePopToRegsecondReg(ssNativeTop(), secondLow, secondHigh);
		ssNativePop(1);
		nativePopToRegsecondReg(ssNativeTop(), firstLow, firstHigh);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((secondHigh == SPReg)));
		genoperandoperand(CmpRR, secondHigh, firstHigh);
		/* begin JumpNonZero: */
		falseJump6 = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin CmpR:R: */
		assert(!((secondLow == SPReg)));
		genoperandoperand(CmpRR, secondLow, firstLow);
		/* begin JumpNonZero: */
		falseJump21 = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction7 = genoperandoperand(MoveCqR, 1, firstLow);
		if (usesOutOfLineLiteral(anInstruction7)) {
			(anInstruction7->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		contJump6 = genoperand(Jump, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction16 = genoperandoperand(MoveCqR, 0, firstLow);
		if (usesOutOfLineLiteral(anInstruction16)) {
			(anInstruction16->dependent = locateLiteral(0));
		}
		falseLabel = anInstruction16;
		jmpTarget(falseJump6, falseLabel);
		jmpTarget(falseJump21, falseLabel);
		jmpTarget(contJump6, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(firstLow);
		return 0;

	case 79:
		/* begin genLowcodeInt64Great */
		topRegistersMask8 = 0;
		rTop10 = (rNext7 = NoReg);
		rResult20 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop10 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext7 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext7 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg7 = (rNext7 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask8 = ((reg7 < 0) ? (((usqInt)(1)) >> (-reg7)) : (1U << reg7));
			}
		}
		if (rTop10 == NoReg) {
			rTop10 = allocateRegNotConflictingWith(topRegistersMask8);
		}
		if (rNext7 == NoReg) {
			rNext7 = allocateRegNotConflictingWith(((rTop10 < 0) ? (((usqInt)(1)) >> (-rTop10)) : (1U << rTop10)));
		}
		assert(!(((rTop10 == NoReg)
 || (rNext7 == NoReg))));
		rResult20 = allocateFloatRegNotConflictingWith((1U << rTop10) | (1U << rNext7));
		assert(!((rResult20 == NoReg)));
		second7 = rTop10;
		first11 = rNext7;
		value15 = rResult20;
		nativePopToReg(ssNativeTop(), second7);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first11);
		ssNativePop(1);
		abort();
		return 0;

	case 80:
		/* begin genLowcodeInt64GreatEqual */
		topRegistersMask9 = 0;
		rTop12 = (rNext8 = NoReg);
		rResult21 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop12 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext8 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext8 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg8 = (rNext8 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask9 = ((reg8 < 0) ? (((usqInt)(1)) >> (-reg8)) : (1U << reg8));
			}
		}
		if (rTop12 == NoReg) {
			rTop12 = allocateRegNotConflictingWith(topRegistersMask9);
		}
		if (rNext8 == NoReg) {
			rNext8 = allocateRegNotConflictingWith(((rTop12 < 0) ? (((usqInt)(1)) >> (-rTop12)) : (1U << rTop12)));
		}
		assert(!(((rTop12 == NoReg)
 || (rNext8 == NoReg))));
		rResult21 = allocateFloatRegNotConflictingWith((1U << rTop12) | (1U << rNext8));
		assert(!((rResult21 == NoReg)));
		second8 = rTop12;
		first12 = rNext8;
		value16 = rResult21;
		nativePopToReg(ssNativeTop(), second8);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first12);
		ssNativePop(1);
		abort();
		return 0;

	case 81:
		/* begin genLowcodeInt64Less */
		topRegistersMask10 = 0;
		rTop13 = (rNext9 = NoReg);
		rResult22 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop13 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext9 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext9 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg9 = (rNext9 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask10 = ((reg9 < 0) ? (((usqInt)(1)) >> (-reg9)) : (1U << reg9));
			}
		}
		if (rTop13 == NoReg) {
			rTop13 = allocateRegNotConflictingWith(topRegistersMask10);
		}
		if (rNext9 == NoReg) {
			rNext9 = allocateRegNotConflictingWith(((rTop13 < 0) ? (((usqInt)(1)) >> (-rTop13)) : (1U << rTop13)));
		}
		assert(!(((rTop13 == NoReg)
 || (rNext9 == NoReg))));
		rResult22 = allocateFloatRegNotConflictingWith((1U << rTop13) | (1U << rNext9));
		assert(!((rResult22 == NoReg)));
		second9 = rTop13;
		first13 = rNext9;
		value17 = rResult22;
		nativePopToReg(ssNativeTop(), second9);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first13);
		ssNativePop(1);
		abort();
		return 0;

	case 82:
		/* begin genLowcodeInt64LessEqual */
		topRegistersMask11 = 0;
		rTop14 = (rNext10 = NoReg);
		rResult23 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop14 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext10 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext10 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg10 = (rNext10 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask11 = ((reg10 < 0) ? (((usqInt)(1)) >> (-reg10)) : (1U << reg10));
			}
		}
		if (rTop14 == NoReg) {
			rTop14 = allocateRegNotConflictingWith(topRegistersMask11);
		}
		if (rNext10 == NoReg) {
			rNext10 = allocateRegNotConflictingWith(((rTop14 < 0) ? (((usqInt)(1)) >> (-rTop14)) : (1U << rTop14)));
		}
		assert(!(((rTop14 == NoReg)
 || (rNext10 == NoReg))));
		rResult23 = allocateFloatRegNotConflictingWith((1U << rTop14) | (1U << rNext10));
		assert(!((rResult23 == NoReg)));
		second10 = rTop14;
		first14 = rNext10;
		value18 = rResult23;
		nativePopToReg(ssNativeTop(), second10);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first14);
		ssNativePop(1);
		abort();
		return 0;

	case 83:
		/* begin genLowcodeInt64NotEqual */
		/* begin allocateRegistersForLowcodeInteger4: */
		rTop15 = (rNext12 = (rNextNext1 = (rNextNextNext1 = NoReg)));
		nativeValueIndex1 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop15 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext12 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext12 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNext12 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
					rNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				}
				nativeValueIndex1 += 1;
			}
		}
		if (rNextNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
					rNextNextNext1 = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1));
				}
				nativeValueIndex1 += 1;
			}
		}
		if (rNextNextNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNextNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				nativeValueIndex1 += 1;
			}
		}
		if (rTop15 == NoReg) {
			nextRegisterMask1 = 0;
			if (rNext12 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask1 = ((rNext12 < 0) ? (((usqInt)(1)) >> (-rNext12)) : (1U << rNext12));
			}
			if (rNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNext1)) : (1U << rNextNext1)));
			}
			if (rNextNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNextNext1)) : (1U << rNextNextNext1)));
			}
			rTop15 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNext12 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask1 = ((rTop15 < 0) ? (((usqInt)(1)) >> (-rTop15)) : (1U << rTop15));
			if (rNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNext1)) : (1U << rNextNext1)));
			}
			if (rNextNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNextNext1)) : (1U << rNextNextNext1)));
			}
			rNext12 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNextNext1 == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask1 = (1U << rTop15) | (1U << rNext12);
			if (rNextNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNextNext1)) : (1U << rNextNextNext1)));
			}
			rNextNext1 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNextNextNext1 == NoReg) {
			/* begin registerMaskFor:and:and: */
			nextRegisterMask1 = ((1U << rTop15) | (1U << rNext12)) | (1U << rNextNext1);
			rNextNextNext1 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		assert(!(((rTop15 == NoReg)
 || ((rNext12 == NoReg)
 || ((rNextNext1 == NoReg)
 || (rNextNextNext1 == NoReg))))));
		secondLow5 = rTop15;
		secondHigh5 = rNext12;
		firstLow5 = rNextNext1;
		firstHigh5 = rNextNextNext1;
		nativePopToRegsecondReg(ssNativeTop(), secondLow5, secondHigh5);
		ssNativePop(1);
		nativePopToRegsecondReg(ssNativeTop(), firstLow5, firstHigh5);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((secondHigh5 == SPReg)));
		genoperandoperand(CmpRR, secondHigh5, firstHigh5);
		/* begin JumpNonZero: */
		falseJump7 = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin CmpR:R: */
		assert(!((secondLow5 == SPReg)));
		genoperandoperand(CmpRR, secondLow5, firstLow5);
		/* begin JumpNonZero: */
		falseJump22 = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction8 = genoperandoperand(MoveCqR, 0, firstLow5);
		if (usesOutOfLineLiteral(anInstruction8)) {
			(anInstruction8->dependent = locateLiteral(0));
		}
		/* begin Jump: */
		contJump7 = genoperand(Jump, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction17 = genoperandoperand(MoveCqR, 1, firstLow5);
		if (usesOutOfLineLiteral(anInstruction17)) {
			(anInstruction17->dependent = locateLiteral(1));
		}
		falseLabel1 = anInstruction17;
		jmpTarget(falseJump7, falseLabel1);
		jmpTarget(falseJump22, falseLabel1);
		jmpTarget(contJump7, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(firstLow5);
		return 0;

	case 84:
		/* begin genLowcodeInt64ToFloat32 */
		rTop17 = NoReg;
		frResult6 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop17 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop17 == NoReg) {
			rTop17 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult6 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((rTop17 == NoReg)
 || (frResult6 == NoReg))));
		value19 = rTop17;
		result2 = frResult6;
		nativePopToReg(ssNativeTop(), value19);
		ssNativePop(1);
		abort();
		return 0;

	case 85:
		/* begin genLowcodeInt64ToFloat64 */
		rTop18 = NoReg;
		frResult7 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop18 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop18 == NoReg) {
			rTop18 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult7 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((rTop18 == NoReg)
 || (frResult7 == NoReg))));
		value20 = rTop18;
		result3 = frResult7;
		nativePopToReg(ssNativeTop(), value20);
		ssNativePop(1);
		abort();
		return 0;

	case 86:
		/* begin genLowcodeInt64ToPointer */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask13 = 0;
		rTop20 = (rNext14 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop20 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext14 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext14 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg12 = (rNext14 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask13 = ((reg12 < 0) ? (((usqInt)(1)) >> (-reg12)) : (1U << reg12));
			}
		}
		if (rTop20 == NoReg) {
			rTop20 = allocateRegNotConflictingWith(topRegistersMask13);
		}
		if (rNext14 == NoReg) {
			rNext14 = allocateRegNotConflictingWith(((rTop20 < 0) ? (((usqInt)(1)) >> (-rTop20)) : (1U << rTop20)));
		}
		assert(!(((rTop20 == NoReg)
 || (rNext14 == NoReg))));
		valueLow2 = rTop20;
		valueHigh2 = rNext14;
		nativePopToRegsecondReg(ssNativeTop(), valueLow2, valueHigh2);
		ssNativePop(1);
		ssPushNativeRegister(valueLow2);
		return 0;

	case 87:
		/* begin genLowcodeLeftShift32 */
		topRegistersMask14 = 0;
		rTop21 = (rNext15 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop21 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext15 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext15 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg13 = (rNext15 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask14 = ((reg13 < 0) ? (((usqInt)(1)) >> (-reg13)) : (1U << reg13));
			}
		}
		if (rTop21 == NoReg) {
			rTop21 = allocateRegNotConflictingWith(topRegistersMask14);
		}
		if (rNext15 == NoReg) {
			rNext15 = allocateRegNotConflictingWith(((rTop21 < 0) ? (((usqInt)(1)) >> (-rTop21)) : (1U << rTop21)));
		}
		assert(!(((rTop21 == NoReg)
 || (rNext15 == NoReg))));
		shiftAmount = rTop21;
		value22 = rNext15;
		nativePopToReg(ssNativeTop(), shiftAmount);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), value22);
		ssNativePop(1);
		/* begin LogicalShiftLeftR:R: */
		genoperandoperand(LogicalShiftLeftRR, shiftAmount, value22);
		ssPushNativeRegister(value22);
		return 0;

	case 88:
		/* begin genLowcodeLeftShift64 */
		topRegistersMask15 = 0;
		rTop22 = (rNext16 = NoReg);
		rResult24 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop22 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext16 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext16 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg14 = (rNext16 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask15 = ((reg14 < 0) ? (((usqInt)(1)) >> (-reg14)) : (1U << reg14));
			}
		}
		if (rTop22 == NoReg) {
			rTop22 = allocateRegNotConflictingWith(topRegistersMask15);
		}
		if (rNext16 == NoReg) {
			rNext16 = allocateRegNotConflictingWith(((rTop22 < 0) ? (((usqInt)(1)) >> (-rTop22)) : (1U << rTop22)));
		}
		assert(!(((rTop22 == NoReg)
 || (rNext16 == NoReg))));
		rResult24 = allocateFloatRegNotConflictingWith((1U << rTop22) | (1U << rNext16));
		assert(!((rResult24 == NoReg)));
		shiftAmount1 = rTop22;
		value23 = rNext16;
		result4 = rResult24;
		nativePopToReg(ssNativeTop(), shiftAmount1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), value23);
		ssNativePop(1);
		abort();
		return 0;

	case 89:
		/* begin genLowcodeLoadArgumentAddress */
		baseOffset = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult = NoReg;
		rResult = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult == NoReg)));
		pointer = rResult;
		loadNativeArgumentAddressto(baseOffset, pointer);
		ssPushNativeRegister(pointer);
		extA = 0;
		return 0;

	case 90:
		/* begin genLowcodeLoadArgumentFloat32 */
		baseOffset1 = extA;
		/* begin allocateRegistersForLowcodeResultFloat: */
		frResult = NoReg;
		frResult = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((frResult == NoReg)));
		floatValue = frResult;
		loadNativeArgumentAddressto(baseOffset1, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction9 = genoperandoperandoperand(MoveM32rRs, 0, TempReg, floatValue);
		if (usesOutOfLineLiteral(anInstruction9)) {
			(anInstruction9->dependent = locateLiteral(0));
		}
		ssPushNativeRegisterSingleFloat(floatValue);
		extA = 0;
		return 0;

	case 91:
		/* begin genLowcodeLoadArgumentFloat64 */
		baseOffset2 = extA;
		/* begin allocateRegistersForLowcodeResultFloat: */
		frResult1 = NoReg;
		frResult1 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((frResult1 == NoReg)));
		doubleValue = frResult1;
		loadNativeArgumentAddressto(baseOffset2, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction10 = genoperandoperandoperand(MoveM64rRd, 0, TempReg, doubleValue);
		if (usesOutOfLineLiteral(anInstruction10)) {
			(anInstruction10->dependent = locateLiteral(0));
		}
		ssPushNativeRegisterDoubleFloat(doubleValue);
		extA = 0;
		return 0;

	case 92:
		/* begin genLowcodeLoadArgumentInt16 */
		baseOffset3 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult1 = NoReg;
		rResult1 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult1 == NoReg)));
		value = rResult1;
		loadNativeArgumentAddressto(baseOffset3, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction18 = genoperandoperandoperand(MoveM16rR, 0, TempReg, value);
		if (usesOutOfLineLiteral(anInstruction18)) {
			(anInstruction18->dependent = locateLiteral(0));
		}
		/* begin SignExtend16R:R: */
		if (value == value) {
			/* begin LogicalShiftLeftCq:R: */
			first = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, value);
		}
		else {
			/* begin MoveR:R: */
			first = genoperandoperand(MoveRR, value, value);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, value);
		}
		/* begin ArithmeticShiftRightCq:R: */
		genoperandoperand(ArithmeticShiftRightCqR, (BytesPerWord * 8) - 16, value);
		goto l6;
	l6:	/* end SignExtend16R:R: */;
		ssPushNativeRegister(value);
		extA = 0;
		return 0;

	case 93:
		/* begin genLowcodeLoadArgumentInt32 */
		baseOffset4 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult2 = NoReg;
		rResult2 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult2 == NoReg)));
		value1 = rResult2;
		loadNativeArgumentAddressto(baseOffset4, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction19 = genoperandoperandoperand(MoveM32rR, 0, TempReg, value1);
		if (usesOutOfLineLiteral(anInstruction19)) {
			(anInstruction19->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(value1);
		extA = 0;
		return 0;

	case 94:
		/* begin genLowcodeLoadArgumentInt64 */
		baseOffset20 = extA;
		/* begin allocateRegistersForLowcodeResultInteger2: */
		rResult25 = (rResult26 = NoReg);
		rResult25 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		rResult26 = allocateRegNotConflictingWith(((rResult25 < 0) ? (((usqInt)(1)) >> (-rResult25)) : (1U << rResult25)));
		assert(!(((rResult25 == NoReg)
 || (rResult26 == NoReg))));
		valueLow4 = rResult25;
		valueHigh4 = rResult26;
		loadNativeArgumentAddressto(baseOffset20, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction20 = genoperandoperandoperand(MoveM32rR, 0, TempReg, valueLow4);
		if (usesOutOfLineLiteral(anInstruction20)) {
			(anInstruction20->dependent = locateLiteral(0));
		}
		/* begin checkQuickConstant:forInstruction: */
		anInstruction110 = genoperandoperandoperand(MoveM32rR, 4, TempReg, valueHigh4);
		if (usesOutOfLineLiteral(anInstruction110)) {
			(anInstruction110->dependent = locateLiteral(4));
		}
		ssPushNativeRegistersecondRegister(valueLow4, valueHigh4);
		extA = 0;
		return 0;

	case 95:
		/* begin genLowcodeLoadArgumentInt8 */
		baseOffset5 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult3 = NoReg;
		rResult3 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult3 == NoReg)));
		value2 = rResult3;
		loadNativeArgumentAddressto(baseOffset5, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction24 = genoperandoperandoperand(MoveM8rR, 0, TempReg, value2);
		if (usesOutOfLineLiteral(anInstruction24)) {
			(anInstruction24->dependent = locateLiteral(0));
		}
		/* begin SignExtend8R:R: */
		if (value2 == value2) {
			/* begin LogicalShiftLeftCq:R: */
			first1 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, value2);
		}
		else {
			/* begin MoveR:R: */
			first1 = genoperandoperand(MoveRR, value2, value2);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, value2);
		}
		/* begin ArithmeticShiftRightCq:R: */
		genoperandoperand(ArithmeticShiftRightCqR, (BytesPerWord * 8) - 8, value2);
		goto l14;
	l14:	/* end SignExtend8R:R: */;
		ssPushNativeRegister(value2);
		extA = 0;
		return 0;

	case 96:
		/* begin genLowcodeLoadArgumentPointer */
		baseOffset6 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult4 = NoReg;
		rResult4 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult4 == NoReg)));
		pointerResult = rResult4;
		loadNativeArgumentAddressto(baseOffset6, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction25 = genoperandoperandoperand(MoveMwrR, 0, TempReg, pointerResult);
		if (usesOutOfLineLiteral(anInstruction25)) {
			(anInstruction25->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(pointerResult);
		extA = 0;
		return 0;

	case 97:
		/* begin genLowcodeLoadArgumentUInt16 */
		baseOffset7 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult5 = NoReg;
		rResult5 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult5 == NoReg)));
		value3 = rResult5;
		loadNativeArgumentAddressto(baseOffset7, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction26 = genoperandoperandoperand(MoveM16rR, 0, TempReg, value3);
		if (usesOutOfLineLiteral(anInstruction26)) {
			(anInstruction26->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(value3);
		extA = 0;
		return 0;

	case 98:
		/* begin genLowcodeLoadArgumentUInt32 */
		baseOffset8 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult6 = NoReg;
		rResult6 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult6 == NoReg)));
		value4 = rResult6;
		loadNativeArgumentAddressto(baseOffset8, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction27 = genoperandoperandoperand(MoveM32rR, 0, TempReg, value4);
		if (usesOutOfLineLiteral(anInstruction27)) {
			(anInstruction27->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(value4);
		extA = 0;
		return 0;

	case 99:
		/* begin genLowcodeLoadArgumentUInt64 */
		baseOffset21 = extA;
		/* begin allocateRegistersForLowcodeResultInteger2: */
		rResult27 = (rResult28 = NoReg);
		rResult27 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		rResult28 = allocateRegNotConflictingWith(((rResult27 < 0) ? (((usqInt)(1)) >> (-rResult27)) : (1U << rResult27)));
		assert(!(((rResult27 == NoReg)
 || (rResult28 == NoReg))));
		valueLow5 = rResult27;
		valueHigh5 = rResult28;
		loadNativeArgumentAddressto(baseOffset21, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction28 = genoperandoperandoperand(MoveM32rR, 0, TempReg, valueLow5);
		if (usesOutOfLineLiteral(anInstruction28)) {
			(anInstruction28->dependent = locateLiteral(0));
		}
		/* begin checkQuickConstant:forInstruction: */
		anInstruction111 = genoperandoperandoperand(MoveM32rR, 4, TempReg, valueHigh5);
		if (usesOutOfLineLiteral(anInstruction111)) {
			(anInstruction111->dependent = locateLiteral(4));
		}
		ssPushNativeRegistersecondRegister(valueLow5, valueHigh5);
		extA = 0;
		return 0;

	case 100:
		/* begin genLowcodeLoadArgumentUInt8 */
		baseOffset9 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult7 = NoReg;
		rResult7 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult7 == NoReg)));
		value5 = rResult7;
		loadNativeArgumentAddressto(baseOffset9, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction30 = genoperandoperandoperand(MoveM8rR, 0, TempReg, value5);
		if (usesOutOfLineLiteral(anInstruction30)) {
			(anInstruction30->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(value5);
		extA = 0;
		return 0;

	case 101:
		/* begin genLowcodeLoadFloat32FromMemory */
		rTop23 = NoReg;
		frResult8 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop23 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop23 == NoReg) {
			rTop23 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult8 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((rTop23 == NoReg)
 || (frResult8 == NoReg))));
		pointer2 = rTop23;
		value26 = frResult8;
		nativePopToReg(ssNativeTop(), pointer2);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction33 = genoperandoperandoperand(MoveM32rRs, 0, pointer2, value26);
		if (usesOutOfLineLiteral(anInstruction33)) {
			(anInstruction33->dependent = locateLiteral(0));
		}
		ssPushNativeRegisterSingleFloat(value26);
		return 0;

	case 102:
		/* begin genLowcodeLoadFloat64FromMemory */
		rTop24 = NoReg;
		frResult9 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop24 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop24 == NoReg) {
			rTop24 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult9 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((rTop24 == NoReg)
 || (frResult9 == NoReg))));
		pointer3 = rTop24;
		value27 = frResult9;
		nativePopToReg(ssNativeTop(), pointer3);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction34 = genoperandoperandoperand(MoveM64rRd, 0, pointer3, value27);
		if (usesOutOfLineLiteral(anInstruction34)) {
			(anInstruction34->dependent = locateLiteral(0));
		}
		ssPushNativeRegisterDoubleFloat(value27);
		return 0;

	case 103:
		/* begin genLowcodeLoadInt16FromMemory */
		rTop25 = NoReg;
		rResult29 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop25 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop25 == NoReg) {
			rTop25 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult29 = allocateRegNotConflictingWith(((rTop25 < 0) ? (((usqInt)(1)) >> (-rTop25)) : (1U << rTop25)));
		assert(!(((rTop25 == NoReg)
 || (rResult29 == NoReg))));
		pointer4 = rTop25;
		value28 = rResult29;
		nativePopToReg(ssNativeTop(), pointer4);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction35 = genoperandoperandoperand(MoveM16rR, 0, pointer4, value28);
		if (usesOutOfLineLiteral(anInstruction35)) {
			(anInstruction35->dependent = locateLiteral(0));
		}
		/* begin SignExtend16R:R: */
		if (value28 == value28) {
			/* begin LogicalShiftLeftCq:R: */
			first16 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, value28);
		}
		else {
			/* begin MoveR:R: */
			first16 = genoperandoperand(MoveRR, value28, value28);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, value28);
		}
		/* begin ArithmeticShiftRightCq:R: */
		genoperandoperand(ArithmeticShiftRightCqR, (BytesPerWord * 8) - 16, value28);
		goto l176;
	l176:	/* end SignExtend16R:R: */;
		ssPushNativeRegister(value28);
		return 0;

	case 104:
		/* begin genLowcodeLoadInt32FromMemory */
		rTop26 = NoReg;
		rResult30 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop26 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop26 == NoReg) {
			rTop26 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult30 = allocateRegNotConflictingWith(((rTop26 < 0) ? (((usqInt)(1)) >> (-rTop26)) : (1U << rTop26)));
		assert(!(((rTop26 == NoReg)
 || (rResult30 == NoReg))));
		pointer5 = rTop26;
		value29 = rResult30;
		nativePopToReg(ssNativeTop(), pointer5);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction36 = genoperandoperandoperand(MoveM32rR, 0, pointer5, value29);
		if (usesOutOfLineLiteral(anInstruction36)) {
			(anInstruction36->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(value29);
		return 0;

	case 105:
		/* begin genLowcodeLoadInt64FromMemory */
		/* begin allocateRegistersForLowcodeIntegerResultInteger2: */
		rTop27 = NoReg;
		rResult31 = (rResult31 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop27 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop27 == NoReg) {
			rTop27 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult31 = allocateRegNotConflictingWith(((rTop27 < 0) ? (((usqInt)(1)) >> (-rTop27)) : (1U << rTop27)));
		rResult210 = allocateRegNotConflictingWith((1U << rTop27) | (1U << rResult31));
		assert(!(((rTop27 == NoReg)
 || ((rResult31 == NoReg)
 || (rResult210 == NoReg)))));
		pointer6 = rTop27;
		valueLow6 = rResult31;
		valueHigh6 = rResult210;
		nativePopToReg(ssNativeTop(), pointer6);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction37 = genoperandoperandoperand(MoveM32rR, 0, pointer6, valueLow6);
		if (usesOutOfLineLiteral(anInstruction37)) {
			(anInstruction37->dependent = locateLiteral(0));
		}
		/* begin checkQuickConstant:forInstruction: */
		anInstruction112 = genoperandoperandoperand(MoveM32rR, 4, pointer6, valueHigh6);
		if (usesOutOfLineLiteral(anInstruction112)) {
			(anInstruction112->dependent = locateLiteral(4));
		}
		ssPushNativeRegistersecondRegister(valueLow6, valueHigh6);
		return 0;

	case 106:
		/* begin genLowcodeLoadInt8FromMemory */
		rTop28 = NoReg;
		rResult32 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop28 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop28 == NoReg) {
			rTop28 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult32 = allocateRegNotConflictingWith(((rTop28 < 0) ? (((usqInt)(1)) >> (-rTop28)) : (1U << rTop28)));
		assert(!(((rTop28 == NoReg)
 || (rResult32 == NoReg))));
		pointer7 = rTop28;
		value31 = rResult32;
		nativePopToReg(ssNativeTop(), pointer7);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction38 = genoperandoperandoperand(MoveM8rR, 0, pointer7, value31);
		if (usesOutOfLineLiteral(anInstruction38)) {
			(anInstruction38->dependent = locateLiteral(0));
		}
		/* begin SignExtend8R:R: */
		if (value31 == value31) {
			/* begin LogicalShiftLeftCq:R: */
			first17 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, value31);
		}
		else {
			/* begin MoveR:R: */
			first17 = genoperandoperand(MoveRR, value31, value31);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, value31);
		}
		/* begin ArithmeticShiftRightCq:R: */
		genoperandoperand(ArithmeticShiftRightCqR, (BytesPerWord * 8) - 8, value31);
		goto l190;
	l190:	/* end SignExtend8R:R: */;
		ssPushNativeRegister(value31);
		return 0;

	case 107:
		/* begin genLowcodeLoadLocalAddress */
		baseOffset10 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult8 = NoReg;
		rResult8 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult8 == NoReg)));
		pointer1 = rResult8;
		loadNativeLocalAddressto(baseOffset10, pointer1);
		ssPushNativeRegister(pointer1);
		extA = 0;
		return 0;

	case 108:
		/* begin genLowcodeLoadLocalFloat32 */
		baseOffset11 = extA;
		/* begin allocateRegistersForLowcodeResultFloat: */
		frResult2 = NoReg;
		frResult2 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((frResult2 == NoReg)));
		floatValue1 = frResult2;
		loadNativeLocalAddressto(baseOffset11, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction39 = genoperandoperandoperand(MoveM32rRs, 0, TempReg, floatValue1);
		if (usesOutOfLineLiteral(anInstruction39)) {
			(anInstruction39->dependent = locateLiteral(0));
		}
		ssPushNativeRegisterSingleFloat(floatValue1);
		extA = 0;
		return 0;

	case 109:
		/* begin genLowcodeLoadLocalFloat64 */
		baseOffset12 = extA;
		/* begin allocateRegistersForLowcodeResultFloat: */
		frResult3 = NoReg;
		frResult3 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((frResult3 == NoReg)));
		doubleValue1 = frResult3;
		loadNativeLocalAddressto(baseOffset12, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction40 = genoperandoperandoperand(MoveM64rRd, 0, TempReg, doubleValue1);
		if (usesOutOfLineLiteral(anInstruction40)) {
			(anInstruction40->dependent = locateLiteral(0));
		}
		ssPushNativeRegisterDoubleFloat(doubleValue1);
		extA = 0;
		return 0;

	case 110:
		/* begin genLowcodeLoadLocalInt16 */
		baseOffset13 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult9 = NoReg;
		rResult9 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult9 == NoReg)));
		value6 = rResult9;
		loadNativeLocalAddressto(baseOffset13, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction41 = genoperandoperandoperand(MoveM16rR, 0, TempReg, value6);
		if (usesOutOfLineLiteral(anInstruction41)) {
			(anInstruction41->dependent = locateLiteral(0));
		}
		/* begin SignExtend16R:R: */
		if (value6 == value6) {
			/* begin LogicalShiftLeftCq:R: */
			first2 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, value6);
		}
		else {
			/* begin MoveR:R: */
			first2 = genoperandoperand(MoveRR, value6, value6);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, value6);
		}
		/* begin ArithmeticShiftRightCq:R: */
		genoperandoperand(ArithmeticShiftRightCqR, (BytesPerWord * 8) - 16, value6);
		goto l27;
	l27:	/* end SignExtend16R:R: */;
		ssPushNativeRegister(value6);
		extA = 0;
		return 0;

	case 111:
		/* begin genLowcodeLoadLocalInt32 */
		baseOffset14 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult10 = NoReg;
		rResult10 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult10 == NoReg)));
		value7 = rResult10;
		loadNativeLocalAddressto(baseOffset14, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction42 = genoperandoperandoperand(MoveM32rR, 0, TempReg, value7);
		if (usesOutOfLineLiteral(anInstruction42)) {
			(anInstruction42->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(value7);
		extA = 0;
		return 0;

	case 112:
		/* begin genLowcodeLoadLocalInt64 */
		baseOffset22 = extA;
		/* begin allocateRegistersForLowcodeResultInteger2: */
		rResult33 = (rResult211 = NoReg);
		rResult33 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		rResult211 = allocateRegNotConflictingWith(((rResult33 < 0) ? (((usqInt)(1)) >> (-rResult33)) : (1U << rResult33)));
		assert(!(((rResult33 == NoReg)
 || (rResult211 == NoReg))));
		valueLow7 = rResult33;
		valueHigh7 = rResult211;
		loadNativeLocalAddressto(baseOffset22, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction43 = genoperandoperandoperand(MoveM32rR, 0, TempReg, valueLow7);
		if (usesOutOfLineLiteral(anInstruction43)) {
			(anInstruction43->dependent = locateLiteral(0));
		}
		/* begin checkQuickConstant:forInstruction: */
		anInstruction113 = genoperandoperandoperand(MoveM32rR, 4, TempReg, valueHigh7);
		if (usesOutOfLineLiteral(anInstruction113)) {
			(anInstruction113->dependent = locateLiteral(4));
		}
		ssPushNativeRegistersecondRegister(valueLow7, valueHigh7);
		extA = 0;
		return 0;

	case 113:
		/* begin genLowcodeLoadLocalInt8 */
		baseOffset15 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult11 = NoReg;
		rResult11 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult11 == NoReg)));
		value8 = rResult11;
		loadNativeLocalAddressto(baseOffset15, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction44 = genoperandoperandoperand(MoveM8rR, 0, TempReg, value8);
		if (usesOutOfLineLiteral(anInstruction44)) {
			(anInstruction44->dependent = locateLiteral(0));
		}
		/* begin SignExtend8R:R: */
		if (value8 == value8) {
			/* begin LogicalShiftLeftCq:R: */
			first3 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, value8);
		}
		else {
			/* begin MoveR:R: */
			first3 = genoperandoperand(MoveRR, value8, value8);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, value8);
		}
		/* begin ArithmeticShiftRightCq:R: */
		genoperandoperand(ArithmeticShiftRightCqR, (BytesPerWord * 8) - 8, value8);
		goto l34;
	l34:	/* end SignExtend8R:R: */;
		ssPushNativeRegister(value8);
		extA = 0;
		return 0;

	case 114:
		/* begin genLowcodeLoadLocalPointer */
		baseOffset16 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult12 = NoReg;
		rResult12 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult12 == NoReg)));
		pointerResult1 = rResult12;
		loadNativeLocalAddressto(baseOffset16, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction45 = genoperandoperandoperand(MoveMwrR, 0, TempReg, pointerResult1);
		if (usesOutOfLineLiteral(anInstruction45)) {
			(anInstruction45->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(pointerResult1);
		extA = 0;
		return 0;

	case 115:
		/* begin genLowcodeLoadLocalUInt16 */
		baseOffset17 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult13 = NoReg;
		rResult13 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult13 == NoReg)));
		value9 = rResult13;
		loadNativeLocalAddressto(baseOffset17, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction46 = genoperandoperandoperand(MoveM16rR, 0, TempReg, value9);
		if (usesOutOfLineLiteral(anInstruction46)) {
			(anInstruction46->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(value9);
		extA = 0;
		return 0;

	case 116:
		/* begin genLowcodeLoadLocalUInt32 */
		baseOffset18 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult14 = NoReg;
		rResult14 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult14 == NoReg)));
		value10 = rResult14;
		loadNativeLocalAddressto(baseOffset18, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction47 = genoperandoperandoperand(MoveM32rR, 0, TempReg, value10);
		if (usesOutOfLineLiteral(anInstruction47)) {
			(anInstruction47->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(value10);
		extA = 0;
		return 0;

	case 117:
		/* begin genLowcodeLoadLocalUInt64 */
		baseOffset23 = extA;
		/* begin allocateRegistersForLowcodeResultInteger2: */
		rResult34 = (rResult212 = NoReg);
		rResult34 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		rResult212 = allocateRegNotConflictingWith(((rResult34 < 0) ? (((usqInt)(1)) >> (-rResult34)) : (1U << rResult34)));
		assert(!(((rResult34 == NoReg)
 || (rResult212 == NoReg))));
		valueLow8 = rResult34;
		valueHigh8 = rResult212;
		loadNativeLocalAddressto(baseOffset23, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction48 = genoperandoperandoperand(MoveM32rR, 0, TempReg, valueLow8);
		if (usesOutOfLineLiteral(anInstruction48)) {
			(anInstruction48->dependent = locateLiteral(0));
		}
		/* begin checkQuickConstant:forInstruction: */
		anInstruction114 = genoperandoperandoperand(MoveM32rR, 4, TempReg, valueHigh8);
		if (usesOutOfLineLiteral(anInstruction114)) {
			(anInstruction114->dependent = locateLiteral(4));
		}
		ssPushNativeRegistersecondRegister(valueLow8, valueHigh8);
		extA = 0;
		return 0;

	case 118:
		/* begin genLowcodeLoadLocalUInt8 */
		baseOffset19 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult15 = NoReg;
		rResult15 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult15 == NoReg)));
		value11 = rResult15;
		loadNativeLocalAddressto(baseOffset19, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction49 = genoperandoperandoperand(MoveM8rR, 0, TempReg, value11);
		if (usesOutOfLineLiteral(anInstruction49)) {
			(anInstruction49->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(value11);
		extA = 0;
		return 0;

	case 119:
		/* begin genLowcodeLoadObjectAt */
		rTop29 = (rOopTop = NoReg);
		topRegisterMask = 0;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop29 = nativeRegisterOrNone(ssNativeTop());
		}
		if ((registerOrNone(ssTop())) != NoReg) {
			rOopTop = registerOrNone(ssTop());
			/* begin registerMaskFor: */
			topRegisterMask = ((rOopTop < 0) ? (((usqInt)(1)) >> (-rOopTop)) : (1U << rOopTop));
		}
		if (rTop29 == NoReg) {
			rTop29 = allocateRegNotConflictingWith(topRegisterMask);
		}
		if (rOopTop == NoReg) {
			rOopTop = allocateRegNotConflictingWith(((rTop29 < 0) ? (((usqInt)(1)) >> (-rTop29)) : (1U << rTop29)));
		}
		assert(!(((rTop29 == NoReg)
 || (rOopTop == NoReg))));
		fieldIndex = rTop29;
		object = rOopTop;
		nativePopToReg(ssNativeTop(), fieldIndex);
		ssNativePop(1);
		popToReg(ssTop(), object);
		ssPop(1);
		genLcLoadObjectat(object, fieldIndex);
		return 0;

	default:
		return genLowcodeUnaryInlinePrimitive3(prim);

	}
	return 0;
}


/*	Lowcode instruction generator dispatch */

	/* StackToRegisterMappingCogit>>#genLowcodeUnaryInlinePrimitive3: */
static sqInt NoDbgRegParms
genLowcodeUnaryInlinePrimitive3(sqInt prim)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    AbstractInstruction *abstractInstruction11;
    AbstractInstruction *abstractInstruction2;
    AbstractInstruction *abstractInstruction3;
    AbstractInstruction *abstractInstruction4;
    sqInt address;
    sqInt address1;
    sqInt alignedSize;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction18;
    AbstractInstruction *anInstruction19;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction22;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction31;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction41;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt base;
    sqInt base1;
    sqInt base2;
    sqInt constant;
    sqInt constant1;
    AbstractInstruction *contJump;
    AbstractInstruction *contJump1;
    sqInt dest;
    sqInt dest1;
    sqInt dest2;
    AbstractInstruction *falseJump;
    AbstractInstruction *falseJump1;
    sqInt fieldIndex;
    sqInt first;
    sqInt first1;
    sqInt first2;
    sqInt first4;
    sqInt first5;
    sqInt firstHigh1;
    sqInt firstLow1;
    sqInt frTop;
    sqInt frTop1;
    sqInt i1;
    sqInt i2;
    sqInt i3;
    sqInt i4;
    sqInt i5;
    sqInt i6;
    sqInt i7;
    sqInt index1;
    sqInt nativeValueIndex;
    sqInt nativeValueIndex1;
    sqInt nativeValueIndex2;
    sqInt nativeValueIndex3;
    sqInt nextRegisterMask;
    sqInt nextRegisterMask1;
    sqInt nextRegisterMask2;
    sqInt nextRegisterMask3;
    sqInt object;
    sqInt offset;
    sqInt offset1;
    sqInt offset2;
    sqInt offset3;
    sqInt offset4;
    sqInt offset5;
    sqInt offsetHigh;
    sqInt offsetLow;
    sqInt pointer;
    sqInt pointer1;
    sqInt pointer2;
    sqInt pointer3;
    sqInt pointer4;
    sqInt pointer5;
    sqInt pointer6;
    sqInt pointer7;
    sqInt pointer8;
    sqInt pointerResult;
    sqInt pointerValue7;
    sqInt quickConstant;
    sqInt reg;
    sqInt reg1;
    sqInt reg10;
    sqInt reg11;
    sqInt reg2;
    sqInt reg3;
    sqInt reg4;
    sqInt reg6;
    sqInt reg8;
    sqInt registerID;
    sqInt registerID1;
    sqInt registerID2;
    sqInt registerID3;
    sqInt registerID4;
    sqInt reg9;
    sqInt result;
    sqInt result1;
    sqInt resultHigh1;
    sqInt resultLow1;
    sqInt rNext;
    sqInt rNext1;
    sqInt rNext10;
    sqInt rNext13;
    sqInt rNext14;
    sqInt rNext15;
    sqInt rNext2;
    sqInt rNext3;
    sqInt rNext4;
    sqInt rNext5;
    sqInt rNext6;
    sqInt rNext7;
    sqInt rNext8;
    sqInt rNextNext;
    sqInt rNextNext1;
    sqInt rNextNext2;
    sqInt rNextNext3;
    sqInt rNextNextNext;
    sqInt rNext9;
    sqInt rOopTop;
    sqInt rResult;
    sqInt rResult1;
    sqInt rResult2;
    sqInt rResult21;
    sqInt rResult22;
    sqInt rResult3;
    sqInt rResult4;
    sqInt rResult5;
    sqInt rResult6;
    sqInt rResult7;
    sqInt rResult8;
    sqInt rResult9;
    sqInt rTop;
    sqInt rTop1;
    sqInt rTop10;
    sqInt rTop14;
    sqInt rTop15;
    sqInt rTop17;
    sqInt rTop18;
    sqInt rTop2;
    sqInt rTop20;
    sqInt rTop21;
    sqInt rTop22;
    sqInt rTop23;
    sqInt rTop24;
    sqInt rTop25;
    sqInt rTop26;
    sqInt rTop27;
    sqInt rTop28;
    sqInt rTop29;
    sqInt rTop3;
    sqInt rTop30;
    sqInt rTop31;
    sqInt rTop32;
    sqInt rTop4;
    sqInt rTop5;
    sqInt rTop6;
    sqInt rTop7;
    sqInt rTop8;
    sqInt rTop9;
    sqInt second;
    sqInt second1;
    sqInt second2;
    sqInt second4;
    sqInt second5;
    sqInt secondHigh1;
    sqInt secondLow1;
    sqInt size;
    sqInt size1;
    sqInt size3;
    sqInt size4;
    sqInt size5;
    sqInt sizeHigh;
    sqInt sizeLow;
    sqInt sizeLow1;
    sqInt source;
    sqInt source1;
    sqInt source2;
    sqInt topRegistersMask;
    sqInt topRegistersMask1;
    sqInt topRegistersMask10;
    sqInt topRegistersMask11;
    sqInt topRegistersMask12;
    sqInt topRegistersMask13;
    sqInt topRegistersMask2;
    sqInt topRegistersMask3;
    sqInt topRegistersMask4;
    sqInt topRegistersMask6;
    sqInt topRegistersMask8;
    sqInt topRegistersMask9;
    sqInt value;
    sqInt value1;
    sqInt value10;
    sqInt value11;
    sqInt value3;
    sqInt value4;
    sqInt value6;
    sqInt value8;
    sqInt valueHigh;
    sqInt valueHigh1;
    sqInt valueHigh2;
    sqInt valueLow;
    sqInt valueLow1;
    sqInt valueLow2;
    sqInt value9;

	sizeLow1 = 0;
	switch (prim) {
	case 120:
		/* begin genLowcodeLoadObjectField */
		fieldIndex = extA;
		/* begin allocateRegistersForLowcodeOop: */
		rOopTop = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop = registerOrNone(ssTop());
			index1 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i1 = index1; i1 <= (simStackPtr); i1 += 1) {
				if ((registerOrNone(simStackAt(index1))) == rOopTop) {
					goto l2;
				}
			}
	l2:	;
			rOopTop = NoReg;
	l1:	;
		}
		if (rOopTop == NoReg) {
			rOopTop = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rOopTop == NoReg)));
		object = rOopTop;
		popToReg(ssTop(), object);
		ssPop(1);
		genLcLoadObjectfield(object, fieldIndex);
		extA = 0;
		return 0;

	case 121:
		/* begin genLowcodeLoadPointerFromMemory */
		rTop = NoReg;
		rResult = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop == NoReg) {
			rTop = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult = allocateRegNotConflictingWith(((rTop < 0) ? (((usqInt)(1)) >> (-rTop)) : (1U << rTop)));
		assert(!(((rTop == NoReg)
 || (rResult == NoReg))));
		pointer = rTop;
		pointerResult = rResult;
		nativePopToReg(ssNativeTop(), pointer);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperandoperand(MoveMwrR, 0, pointer, pointerResult);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(pointerResult);
		return 0;

	case 122:
		/* begin genLowcodeLoadUInt16FromMemory */
		rTop1 = NoReg;
		rResult1 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop1 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop1 == NoReg) {
			rTop1 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult1 = allocateRegNotConflictingWith(((rTop1 < 0) ? (((usqInt)(1)) >> (-rTop1)) : (1U << rTop1)));
		assert(!(((rTop1 == NoReg)
 || (rResult1 == NoReg))));
		pointer1 = rTop1;
		value = rResult1;
		nativePopToReg(ssNativeTop(), pointer1);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperandoperand(MoveM16rR, 0, pointer1, value);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(value);
		return 0;

	case 123:
		/* begin genLowcodeLoadUInt32FromMemory */
		rTop2 = NoReg;
		rResult2 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop2 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop2 == NoReg) {
			rTop2 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult2 = allocateRegNotConflictingWith(((rTop2 < 0) ? (((usqInt)(1)) >> (-rTop2)) : (1U << rTop2)));
		assert(!(((rTop2 == NoReg)
 || (rResult2 == NoReg))));
		pointer2 = rTop2;
		value1 = rResult2;
		nativePopToReg(ssNativeTop(), pointer2);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction2 = genoperandoperandoperand(MoveM32rR, 0, pointer2, value1);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(value1);
		return 0;

	case 0x7C:
		/* begin genLowcodeLoadUInt64FromMemory */
		/* begin allocateRegistersForLowcodeIntegerResultInteger2: */
		rTop3 = NoReg;
		rResult3 = (rResult3 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop3 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop3 == NoReg) {
			rTop3 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult3 = allocateRegNotConflictingWith(((rTop3 < 0) ? (((usqInt)(1)) >> (-rTop3)) : (1U << rTop3)));
		rResult21 = allocateRegNotConflictingWith((1U << rTop3) | (1U << rResult3));
		assert(!(((rTop3 == NoReg)
 || ((rResult3 == NoReg)
 || (rResult21 == NoReg)))));
		pointer3 = rTop3;
		valueLow = rResult3;
		valueHigh = rResult21;
		nativePopToReg(ssNativeTop(), pointer3);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction3 = genoperandoperandoperand(MoveM32rR, 0, pointer3, valueLow);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral(0));
		}
		/* begin checkQuickConstant:forInstruction: */
		anInstruction11 = genoperandoperandoperand(MoveM32rR, 4, pointer3, valueHigh);
		if (usesOutOfLineLiteral(anInstruction11)) {
			(anInstruction11->dependent = locateLiteral(4));
		}
		ssPushNativeRegistersecondRegister(valueLow, valueHigh);
		return 0;

	case 125:
		/* begin genLowcodeLoadUInt8FromMemory */
		rTop4 = NoReg;
		rResult4 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop4 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop4 == NoReg) {
			rTop4 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult4 = allocateRegNotConflictingWith(((rTop4 < 0) ? (((usqInt)(1)) >> (-rTop4)) : (1U << rTop4)));
		assert(!(((rTop4 == NoReg)
 || (rResult4 == NoReg))));
		pointer4 = rTop4;
		value3 = rResult4;
		nativePopToReg(ssNativeTop(), pointer4);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction4 = genoperandoperandoperand(MoveM8rR, 0, pointer4, value3);
		if (usesOutOfLineLiteral(anInstruction4)) {
			(anInstruction4->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(value3);
		return 0;

	case 0x7E:
		/* begin genLowcodeLocalFrameSize */
		size = extA;
		assert(needsFrame);

		/* Align the size to 16 bytes. */
		hasNativeFrame = 1;

		/* Mark the stack frame */
		alignedSize = (size + 15) & -16;
		annotateobjRef(gMoveCwR(splObj(LowcodeContextMark), TempReg), splObj(LowcodeContextMark));
		/* begin MoveR:Mw:r: */
		offset = frameOffsetOfNativeFrameMark();
		/* begin checkQuickConstant:forInstruction: */
		anInstruction7 = genoperandoperandoperand(MoveRMwr, TempReg, offset, FPReg);
		if (usesOutOfLineLiteral(anInstruction7)) {
			(anInstruction7->dependent = locateLiteral(offset));
		}
		/* begin MoveAw:R: */
		address = nativeStackPointerAddress();
		/* begin gen:literal:operand: */
		checkLiteralforInstruction(address, genoperandoperand(MoveAwR, address, TempReg));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction12 = genoperandoperand(AddCqR, 1, TempReg);
		if (usesOutOfLineLiteral(anInstruction12)) {
			(anInstruction12->dependent = locateLiteral(1));
		}
		/* begin MoveR:Mw:r: */
		offset1 = frameOffsetOfPreviousNativeStackPointer();
		/* begin checkQuickConstant:forInstruction: */
		anInstruction22 = genoperandoperandoperand(MoveRMwr, TempReg, offset1, FPReg);
		if (usesOutOfLineLiteral(anInstruction22)) {
			(anInstruction22->dependent = locateLiteral(offset1));
		}
		/* begin checkQuickConstant:forInstruction: */
		anInstruction31 = genoperandoperand(SubCqR, alignedSize, TempReg);
		if (usesOutOfLineLiteral(anInstruction31)) {
			(anInstruction31->dependent = locateLiteral(alignedSize));
		}
		/* begin MoveR:Mw:r: */
		offset2 = frameOffsetOfNativeFramePointer();
		/* begin checkQuickConstant:forInstruction: */
		anInstruction41 = genoperandoperandoperand(MoveRMwr, TempReg, offset2, FPReg);
		if (usesOutOfLineLiteral(anInstruction41)) {
			(anInstruction41->dependent = locateLiteral(offset2));
		}
		/* begin MoveR:Mw:r: */
		offset3 = frameOffsetOfNativeStackPointer();
		/* begin checkQuickConstant:forInstruction: */
		anInstruction5 = genoperandoperandoperand(MoveRMwr, TempReg, offset3, FPReg);
		if (usesOutOfLineLiteral(anInstruction5)) {
			(anInstruction5->dependent = locateLiteral(offset3));
		}
		/* begin SubCq:R: */
		quickConstant = 1 + (defaultNativeStackFrameSize());
		/* begin checkQuickConstant:forInstruction: */
		anInstruction6 = genoperandoperand(SubCqR, quickConstant, TempReg);
		if (usesOutOfLineLiteral(anInstruction6)) {
			(anInstruction6->dependent = locateLiteral(quickConstant));
		}
		/* begin MoveR:Aw: */
		address1 = nativeStackPointerAddress();
		/* begin gen:operand:literal: */
		checkLiteralforInstruction(address1, genoperandoperand(MoveRAw, TempReg, address1));
		extA = 0;
		return 0;

	case 0x7F:
		/* begin genLowcodeLockRegisters */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i2 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i2 <= simStackPtr; i2 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i2), frameOffsetOfTemporary(i2 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		return 0;

	case 128:
		/* begin genLowcodeLockVM */
		abort();
		return 0;

	case 129:
		/* begin genLowcodeMalloc32 */
		rTop28 = NoReg;
		rResult8 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop28 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop28 == NoReg) {
			rTop28 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult8 = allocateRegNotConflictingWith(((rTop28 < 0) ? (((usqInt)(1)) >> (-rTop28)) : (1U << rTop28)));
		assert(!(((rTop28 == NoReg)
 || (rResult8 == NoReg))));
		size1 = rTop28;
		pointer7 = rResult8;
		nativePopToReg(ssNativeTop(), size1);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i3 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i3 <= simStackPtr; i3 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i3), frameOffsetOfTemporary(i3 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		if (size1 != ReceiverResultReg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, size1, ReceiverResultReg);
		}
		/* begin CallRT: */
		abstractInstruction3 = genoperand(Call, ceMallocTrampoline);
		(abstractInstruction3->annotation = IsRelativeCall);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, TempReg, pointer7);
		ssPushNativeRegister(pointer7);
		return 0;

	case 130:
		/* begin genLowcodeMalloc64 */
		/* begin allocateRegistersForLowcodeInteger2ResultInteger: */
		topRegistersMask12 = 0;
		rTop29 = (rNext10 = NoReg);
		rResult9 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop29 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext10 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext10 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg10 = (rNext10 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask12 = ((reg10 < 0) ? (((usqInt)(1)) >> (-reg10)) : (1U << reg10));
			}
		}
		if (rTop29 == NoReg) {
			rTop29 = allocateRegNotConflictingWith(topRegistersMask12);
		}
		if (rNext10 == NoReg) {
			rNext10 = allocateRegNotConflictingWith(((rTop29 < 0) ? (((usqInt)(1)) >> (-rTop29)) : (1U << rTop29)));
		}
		assert(!(((rTop29 == NoReg)
 || (rNext10 == NoReg))));
		rResult9 = allocateFloatRegNotConflictingWith((1U << rTop29) | (1U << rNext10));
		assert(!((rResult9 == NoReg)));
		sizeLow = rTop29;
		sizeHigh = rNext10;
		pointer8 = rResult9;
		nativePopToRegsecondReg(ssNativeTop(), sizeLow, sizeHigh);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i4 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i4 <= simStackPtr; i4 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i4), frameOffsetOfTemporary(i4 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		if (sizeLow != ReceiverResultReg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, sizeLow, ReceiverResultReg);
		}
		/* begin CallRT: */
		abstractInstruction4 = genoperand(Call, ceMallocTrampoline);
		(abstractInstruction4->annotation = IsRelativeCall);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, TempReg, pointer8);
		ssPushNativeRegister(pointer8);
		return 0;

	case 131:
		/* begin genLowcodeMemcpy32 */
		rTop30 = (rNext13 = (rNextNext2 = NoReg));
		nativeValueIndex2 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop30 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext13 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext13 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
				rNext13 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex2));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
					rNextNext2 = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex2));
				}
				nativeValueIndex2 += 1;
			}
		}
		if (rNextNext2 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
				rNextNext2 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex2));
			}
		}
		if (rTop30 == NoReg) {
			nextRegisterMask2 = 0;
			if (rNext13 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask2 = ((rNext13 < 0) ? (((usqInt)(1)) >> (-rNext13)) : (1U << rNext13));
			}
			if (rNextNext2 != NoReg) {
				nextRegisterMask2 = nextRegisterMask2 | (((rNextNext2 < 0) ? (((usqInt)(1)) >> (-rNextNext2)) : (1U << rNextNext2)));
			}
			rTop30 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		if (rNext13 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask2 = ((rTop30 < 0) ? (((usqInt)(1)) >> (-rTop30)) : (1U << rTop30));
			if (rNextNext2 != NoReg) {
				nextRegisterMask2 = nextRegisterMask2 | (((rNextNext2 < 0) ? (((usqInt)(1)) >> (-rNextNext2)) : (1U << rNextNext2)));
			}
			rNext13 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		if (rNextNext2 == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask2 = (1U << rTop30) | (1U << rNext13);
			rNextNext2 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		assert(!(((rTop30 == NoReg)
 || ((rNext13 == NoReg)
 || (rNextNext2 == NoReg)))));
		size3 = rTop30;
		source = rNext13;
		dest = rNextNext2;
		nativePopToReg(ssNativeTop(), size3);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), source);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), dest);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i5 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i5 <= simStackPtr; i5 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i5), frameOffsetOfTemporary(i5 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genMemCopytosize(backEnd, source, dest, size3);
		return 0;

	case 132:
		/* begin genLowcodeMemcpy64 */
		rTop31 = (rNext14 = (rNextNext3 = NoReg));
		nativeValueIndex3 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop31 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext14 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext14 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex3))) != NoReg) {
				rNext14 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex3));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex3))) != NoReg) {
					rNextNext3 = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex3));
				}
				nativeValueIndex3 += 1;
			}
		}
		if (rNextNext3 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex3))) != NoReg) {
				rNextNext3 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex3));
			}
		}
		if (rTop31 == NoReg) {
			nextRegisterMask3 = 0;
			if (rNext14 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask3 = ((rNext14 < 0) ? (((usqInt)(1)) >> (-rNext14)) : (1U << rNext14));
			}
			if (rNextNext3 != NoReg) {
				nextRegisterMask3 = nextRegisterMask3 | (((rNextNext3 < 0) ? (((usqInt)(1)) >> (-rNextNext3)) : (1U << rNextNext3)));
			}
			rTop31 = allocateRegNotConflictingWith(nextRegisterMask3);
		}
		if (rNext14 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask3 = ((rTop31 < 0) ? (((usqInt)(1)) >> (-rTop31)) : (1U << rTop31));
			if (rNextNext3 != NoReg) {
				nextRegisterMask3 = nextRegisterMask3 | (((rNextNext3 < 0) ? (((usqInt)(1)) >> (-rNextNext3)) : (1U << rNextNext3)));
			}
			rNext14 = allocateRegNotConflictingWith(nextRegisterMask3);
		}
		if (rNextNext3 == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask3 = (1U << rTop31) | (1U << rNext14);
			rNextNext3 = allocateRegNotConflictingWith(nextRegisterMask3);
		}
		assert(!(((rTop31 == NoReg)
 || ((rNext14 == NoReg)
 || (rNextNext3 == NoReg)))));
		size4 = rTop31;
		source1 = rNext14;
		dest1 = rNextNext3;
		nativePopToReg(ssNativeTop(), size4);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), source1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), dest1);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i6 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i6 <= simStackPtr; i6 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i6), frameOffsetOfTemporary(i6 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genMemCopytosize(backEnd, source1, dest1, sizeLow1);
		return 0;

	case 133:
		/* begin genLowcodeMemcpyFixed */
		size5 = extA;
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask13 = 0;
		rTop32 = (rNext15 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop32 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext15 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext15 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg11 = (rNext15 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask13 = ((reg11 < 0) ? (((usqInt)(1)) >> (-reg11)) : (1U << reg11));
			}
		}
		if (rTop32 == NoReg) {
			rTop32 = allocateRegNotConflictingWith(topRegistersMask13);
		}
		if (rNext15 == NoReg) {
			rNext15 = allocateRegNotConflictingWith(((rTop32 < 0) ? (((usqInt)(1)) >> (-rTop32)) : (1U << rTop32)));
		}
		assert(!(((rTop32 == NoReg)
 || (rNext15 == NoReg))));
		source2 = rTop32;
		dest2 = rNext15;
		nativePopToReg(ssNativeTop(), source2);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), dest2);
		ssNativePop(1);
		if (size5 == BytesPerWord) {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction19 = genoperandoperandoperand(MoveMwrR, 0, source2, TempReg);
			if (usesOutOfLineLiteral(anInstruction19)) {
				(anInstruction19->dependent = locateLiteral(0));
			}
			/* begin checkQuickConstant:forInstruction: */
			anInstruction18 = genoperandoperandoperand(MoveRMwr, TempReg, 0, dest2);
			if (usesOutOfLineLiteral(anInstruction18)) {
				(anInstruction18->dependent = locateLiteral(0));
			}
		}
		else {
			/* begin ssFlushAll */
			assert(tempsValidAndVolatileEntriesSpilled());
			ssNativeFlushTo(simNativeStackPtr);
			if (simSpillBase <= simStackPtr) {
				for (i7 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i7 <= simStackPtr; i7 += 1) {
					assert(needsFrame);
					ensureSpilledAtfrom(simStackAt(i7), frameOffsetOfTemporary(i7 - 1), FPReg);
				}
				simSpillBase = simStackPtr + 1;
			}
			voidReceiverResultRegContainsSelf();
			genMemCopytoconstantSize(backEnd, source2, dest2, size5);
		}
		extA = 0;
		return 0;

	case 134:
		/* begin genLowcodeMoveFloat32ToPhysical */
		nativeStackPopToReg(ssNativeTop(), extA);
		ssNativePop(1);
		currentCallCleanUpSize += BytesPerWord;
		extA = 0;
		return 0;

	case 135:
		/* begin genLowcodeMoveFloat64ToPhysical */
		nativeStackPopToReg(ssNativeTop(), extA);
		ssNativePop(1);
		currentCallCleanUpSize += 8;
		extA = 0;
		return 0;

	case 136:
		/* begin genLowcodeMoveInt32ToPhysical */
		nativeStackPopToReg(ssNativeTop(), extA);
		ssNativePop(1);
		currentCallCleanUpSize += BytesPerWord;
		extA = 0;
		return 0;

	case 137:
		/* begin genLowcodeMoveInt64ToPhysical */
		nativeStackPopToReg(ssNativeTop(), extA);
		ssNativePop(1);
		currentCallCleanUpSize += 8;
		extA = 0;
		return 0;

	case 138:
		/* begin genLowcodeMovePointerToPhysical */
		nativeStackPopToReg(ssNativeTop(), extA);
		ssNativePop(1);
		currentCallCleanUpSize += BytesPerWord;
		extA = 0;
		return 0;

	case 139:
		/* begin genLowcodeMul32 */
		topRegistersMask = 0;
		rTop5 = (rNext = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop5 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg = (rNext = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask = ((reg < 0) ? (((usqInt)(1)) >> (-reg)) : (1U << reg));
			}
		}
		if (rTop5 == NoReg) {
			rTop5 = allocateRegNotConflictingWith(topRegistersMask);
		}
		if (rNext == NoReg) {
			rNext = allocateRegNotConflictingWith(((rTop5 < 0) ? (((usqInt)(1)) >> (-rTop5)) : (1U << rTop5)));
		}
		assert(!(((rTop5 == NoReg)
 || (rNext == NoReg))));
		second = rTop5;
		first = rNext;
		nativePopToReg(ssNativeTop(), second);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first);
		ssNativePop(1);
		/* begin MulR:R: */
		genMulRR(backEnd, second, first);
		ssPushNativeRegister(first);
		return 0;

	case 140:
		/* begin genLowcodeMul64 */
		topRegistersMask1 = 0;
		rTop6 = (rNext1 = NoReg);
		rResult5 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop6 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext1 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg1 = (rNext1 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask1 = ((reg1 < 0) ? (((usqInt)(1)) >> (-reg1)) : (1U << reg1));
			}
		}
		if (rTop6 == NoReg) {
			rTop6 = allocateRegNotConflictingWith(topRegistersMask1);
		}
		if (rNext1 == NoReg) {
			rNext1 = allocateRegNotConflictingWith(((rTop6 < 0) ? (((usqInt)(1)) >> (-rTop6)) : (1U << rTop6)));
		}
		assert(!(((rTop6 == NoReg)
 || (rNext1 == NoReg))));
		rResult5 = allocateFloatRegNotConflictingWith((1U << rTop6) | (1U << rNext1));
		assert(!((rResult5 == NoReg)));
		second1 = rTop6;
		first1 = rNext1;
		result = rResult5;
		nativePopToReg(ssNativeTop(), second1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first1);
		ssNativePop(1);
		abort();
		return 0;

	case 141:
		/* begin genLowcodeNeg32 */
		rTop7 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop7 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop7 == NoReg) {
			rTop7 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop7 == NoReg)));
		value4 = rTop7;
		nativePopToReg(ssNativeTop(), value4);
		ssNativePop(1);
		/* begin NegateR: */
		genoperand(NegateR, value4);
		ssPushNativeRegister(value4);
		return 0;

	case 142:
		/* begin genLowcodeNeg64 */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask2 = 0;
		rTop8 = (rNext2 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop8 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext2 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext2 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg2 = (rNext2 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask2 = ((reg2 < 0) ? (((usqInt)(1)) >> (-reg2)) : (1U << reg2));
			}
		}
		if (rTop8 == NoReg) {
			rTop8 = allocateRegNotConflictingWith(topRegistersMask2);
		}
		if (rNext2 == NoReg) {
			rNext2 = allocateRegNotConflictingWith(((rTop8 < 0) ? (((usqInt)(1)) >> (-rTop8)) : (1U << rTop8)));
		}
		assert(!(((rTop8 == NoReg)
 || (rNext2 == NoReg))));
		valueLow1 = rTop8;
		valueHigh1 = rNext2;
		nativePopToRegsecondReg(ssNativeTop(), valueLow1, valueHigh1);
		ssNativePop(1);
		/* begin NotR: */
		genoperand(NotR, valueLow1);
		/* begin NotR: */
		genoperand(NotR, valueHigh1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction8 = genoperandoperand(AddCqR, 1, valueLow1);
		if (usesOutOfLineLiteral(anInstruction8)) {
			(anInstruction8->dependent = locateLiteral(1));
		}
		/* begin checkQuickConstant:forInstruction: */
		anInstruction13 = genoperandoperand(AddcCqR, 0, valueHigh1);
		if (usesOutOfLineLiteral(anInstruction13)) {
			(anInstruction13->dependent = locateLiteral(0));
		}
		ssPushNativeRegistersecondRegister(valueLow1, valueHigh1);
		return 0;

	case 143:
		/* begin genLowcodeNot32 */
		rTop9 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop9 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop9 == NoReg) {
			rTop9 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop9 == NoReg)));
		value6 = rTop9;
		nativePopToReg(ssNativeTop(), value6);
		ssNativePop(1);
		/* begin NotR: */
		genoperand(NotR, value6);
		ssPushNativeRegister(value6);
		return 0;

	case 144:
		/* begin genLowcodeNot64 */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask3 = 0;
		rTop10 = (rNext3 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop10 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext3 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext3 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg3 = (rNext3 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask3 = ((reg3 < 0) ? (((usqInt)(1)) >> (-reg3)) : (1U << reg3));
			}
		}
		if (rTop10 == NoReg) {
			rTop10 = allocateRegNotConflictingWith(topRegistersMask3);
		}
		if (rNext3 == NoReg) {
			rNext3 = allocateRegNotConflictingWith(((rTop10 < 0) ? (((usqInt)(1)) >> (-rTop10)) : (1U << rTop10)));
		}
		assert(!(((rTop10 == NoReg)
 || (rNext3 == NoReg))));
		valueLow2 = rTop10;
		valueHigh2 = rNext3;
		nativePopToRegsecondReg(ssNativeTop(), valueLow2, valueHigh2);
		ssNativePop(1);
		/* begin NotR: */
		genoperand(NotR, valueLow2);
		/* begin NotR: */
		genoperand(NotR, valueHigh2);
		ssPushNativeRegistersecondRegister(valueLow2, valueHigh2);
		return 0;

	case 145:
		/* begin genLowcodeOr32 */
		topRegistersMask4 = 0;
		rTop14 = (rNext4 = NoReg);
		rResult6 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop14 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext4 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext4 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg4 = (rNext4 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask4 = ((reg4 < 0) ? (((usqInt)(1)) >> (-reg4)) : (1U << reg4));
			}
		}
		if (rTop14 == NoReg) {
			rTop14 = allocateRegNotConflictingWith(topRegistersMask4);
		}
		if (rNext4 == NoReg) {
			rNext4 = allocateRegNotConflictingWith(((rTop14 < 0) ? (((usqInt)(1)) >> (-rTop14)) : (1U << rTop14)));
		}
		assert(!(((rTop14 == NoReg)
 || (rNext4 == NoReg))));
		rResult6 = allocateFloatRegNotConflictingWith((1U << rTop14) | (1U << rNext4));
		assert(!((rResult6 == NoReg)));
		second2 = rTop14;
		first2 = rNext4;
		result1 = rResult6;
		nativePopToReg(ssNativeTop(), second2);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first2);
		ssNativePop(1);
		/* begin OrR:R: */
		genoperandoperand(OrRR, second2, first2);
		ssPushNativeRegister(first2);
		return 0;

	case 146:
		/* begin genLowcodeOr64 */
		/* begin allocateRegistersForLowcodeInteger4: */
		rTop15 = (rNext5 = (rNextNext = (rNextNextNext = NoReg)));
		nativeValueIndex = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop15 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext5 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext5 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNext5 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
					rNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				}
				nativeValueIndex += 1;
			}
		}
		if (rNextNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
					rNextNextNext = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex));
				}
				nativeValueIndex += 1;
			}
		}
		if (rNextNextNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNextNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				nativeValueIndex += 1;
			}
		}
		if (rTop15 == NoReg) {
			nextRegisterMask = 0;
			if (rNext5 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask = ((rNext5 < 0) ? (((usqInt)(1)) >> (-rNext5)) : (1U << rNext5));
			}
			if (rNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNext < 0) ? (((usqInt)(1)) >> (-rNextNext)) : (1U << rNextNext)));
			}
			if (rNextNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNextNext < 0) ? (((usqInt)(1)) >> (-rNextNextNext)) : (1U << rNextNextNext)));
			}
			rTop15 = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNext5 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask = ((rTop15 < 0) ? (((usqInt)(1)) >> (-rTop15)) : (1U << rTop15));
			if (rNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNext < 0) ? (((usqInt)(1)) >> (-rNextNext)) : (1U << rNextNext)));
			}
			if (rNextNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNextNext < 0) ? (((usqInt)(1)) >> (-rNextNextNext)) : (1U << rNextNextNext)));
			}
			rNext5 = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNextNext == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask = (1U << rTop15) | (1U << rNext5);
			if (rNextNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNextNext < 0) ? (((usqInt)(1)) >> (-rNextNextNext)) : (1U << rNextNextNext)));
			}
			rNextNext = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNextNextNext == NoReg) {
			/* begin registerMaskFor:and:and: */
			nextRegisterMask = ((1U << rTop15) | (1U << rNext5)) | (1U << rNextNext);
			rNextNextNext = allocateRegNotConflictingWith(nextRegisterMask);
		}
		assert(!(((rTop15 == NoReg)
 || ((rNext5 == NoReg)
 || ((rNextNext == NoReg)
 || (rNextNextNext == NoReg))))));
		secondLow1 = rTop15;
		secondHigh1 = rNext5;
		firstLow1 = rNextNext;
		firstHigh1 = rNextNextNext;
		nativePopToRegsecondReg(ssNativeTop(), secondLow1, secondHigh1);
		ssNativePop(1);
		nativePopToRegsecondReg(ssNativeTop(), firstLow1, firstHigh1);
		ssNativePop(1);
		/* begin OrR:R: */
		genoperandoperand(OrRR, secondLow1, firstLow1);
		/* begin OrR:R: */
		genoperandoperand(OrRR, secondHigh1, firstHigh1);
		ssPushNativeRegistersecondRegister(firstLow1, firstHigh1);
		return 0;

	case 147:
		/* begin genLowcodePerformCallout */
		callSwitchToCStack();
		/* begin MoveCw:R: */
		checkLiteralforInstruction(extA, genoperandoperand(MoveCwR, extA, TempReg));
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, ceFFICalloutTrampoline);
		(abstractInstruction->annotation = IsRelativeCall);
		/* begin annotateBytecode: */
		abstractInstruction1 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		(abstractInstruction1->annotation = HasBytecodePC);
		extA = 0;
		return 0;

	case 148:
		/* begin genLowcodePerformCalloutIndirect */
		nativeStackPopToReg(ssNativeTop(), TempReg);
		ssNativePop(1);
		callSwitchToCStack();
		/* begin CallRT: */
		abstractInstruction2 = genoperand(Call, ceFFICalloutTrampoline);
		(abstractInstruction2->annotation = IsRelativeCall);
		/* begin annotateBytecode: */
		abstractInstruction11 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		(abstractInstruction11->annotation = HasBytecodePC);
		return 0;

	case 149:
		/* begin genLowcodePushCalloutResultFloat32 */
		cFloatResultToRs(backEnd, DPFPReg0);
		ssPushNativeRegisterSingleFloat(DPFPReg0);
		return 0;

	case 150:
		/* begin genLowcodePushCalloutResultFloat64 */
		cFloatResultToRd(backEnd, DPFPReg0);
		ssPushNativeRegisterDoubleFloat(DPFPReg0);
		return 0;

	case 151:
		/* begin genLowcodePushCalloutResultInt32 */
		genoperandoperand(MoveRR, ABIResultReg, ReceiverResultReg);
		ssPushNativeRegister(ReceiverResultReg);
		return 0;

	case 152:
		/* begin genLowcodePushCalloutResultInt64 */
		genoperandoperand(MoveRR, ABIResultReg, ReceiverResultReg);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, ABIResultRegHigh, Arg0Reg);
		ssPushNativeRegistersecondRegister(ReceiverResultReg, Arg0Reg);
		return 0;

	case 153:
		/* begin genLowcodePushCalloutResultPointer */
		genoperandoperand(MoveRR, ABIResultReg, ReceiverResultReg);
		ssPushNativeRegister(ReceiverResultReg);
		return 0;

	case 161:
		/* begin genLowcodePlaftormCode */
		abort();
		return 0;

	case 162:
		/* begin genLowcodePointerAddConstantOffset */
		offset4 = extB;
		/* begin allocateRegistersForLowcodeInteger: */
		rTop17 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop17 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop17 == NoReg) {
			rTop17 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop17 == NoReg)));
		base = rTop17;
		nativePopToReg(ssNativeTop(), base);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction9 = genoperandoperand(AddCqR, offset4, base);
		if (usesOutOfLineLiteral(anInstruction9)) {
			(anInstruction9->dependent = locateLiteral(offset4));
		}
		ssPushNativeRegister(base);
		extB = 0;
		numExtB = 0;
		return 0;

	case 163:
		/* begin genLowcodePointerAddOffset32 */
		topRegistersMask6 = 0;
		rTop18 = (rNext6 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop18 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext6 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext6 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg6 = (rNext6 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask6 = ((reg6 < 0) ? (((usqInt)(1)) >> (-reg6)) : (1U << reg6));
			}
		}
		if (rTop18 == NoReg) {
			rTop18 = allocateRegNotConflictingWith(topRegistersMask6);
		}
		if (rNext6 == NoReg) {
			rNext6 = allocateRegNotConflictingWith(((rTop18 < 0) ? (((usqInt)(1)) >> (-rTop18)) : (1U << rTop18)));
		}
		assert(!(((rTop18 == NoReg)
 || (rNext6 == NoReg))));
		offset5 = rTop18;
		base1 = rNext6;
		nativePopToReg(ssNativeTop(), offset5);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), base1);
		ssNativePop(1);
		/* begin AddR:R: */
		genoperandoperand(AddRR, offset5, base1);
		ssPushNativeRegister(base1);
		return 0;

	case 164:
		/* begin genLowcodePointerAddOffset64 */
		/* begin allocateRegistersForLowcodeInteger3: */
		rTop20 = (rNext7 = (rNextNext1 = NoReg));
		nativeValueIndex1 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop20 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext7 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext7 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNext7 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
					rNextNext1 = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1));
				}
				nativeValueIndex1 += 1;
			}
		}
		if (rNextNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
			}
		}
		if (rTop20 == NoReg) {
			nextRegisterMask1 = 0;
			if (rNext7 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask1 = ((rNext7 < 0) ? (((usqInt)(1)) >> (-rNext7)) : (1U << rNext7));
			}
			if (rNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNext1)) : (1U << rNextNext1)));
			}
			rTop20 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNext7 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask1 = ((rTop20 < 0) ? (((usqInt)(1)) >> (-rTop20)) : (1U << rTop20));
			if (rNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNext1)) : (1U << rNextNext1)));
			}
			rNext7 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNextNext1 == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask1 = (1U << rTop20) | (1U << rNext7);
			rNextNext1 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		assert(!(((rTop20 == NoReg)
 || ((rNext7 == NoReg)
 || (rNextNext1 == NoReg)))));
		offsetLow = rTop20;
		offsetHigh = rNext7;
		base2 = rNextNext1;
		nativePopToRegsecondReg(ssNativeTop(), offsetLow, offsetHigh);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), base2);
		ssNativePop(1);
		/* begin AddR:R: */
		genoperandoperand(AddRR, offsetLow, base2);
		ssPushNativeRegister(base2);
		return 0;

	case 165:
		/* begin genLowcodePointerEqual */
		topRegistersMask8 = 0;
		rTop21 = (rNext8 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop21 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext8 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext8 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg8 = (rNext8 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask8 = ((reg8 < 0) ? (((usqInt)(1)) >> (-reg8)) : (1U << reg8));
			}
		}
		if (rTop21 == NoReg) {
			rTop21 = allocateRegNotConflictingWith(topRegistersMask8);
		}
		if (rNext8 == NoReg) {
			rNext8 = allocateRegNotConflictingWith(((rTop21 < 0) ? (((usqInt)(1)) >> (-rTop21)) : (1U << rTop21)));
		}
		assert(!(((rTop21 == NoReg)
 || (rNext8 == NoReg))));
		second4 = rTop21;
		first4 = rNext8;
		nativePopToReg(ssNativeTop(), second4);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first4);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((second4 == SPReg)));
		genoperandoperand(CmpRR, second4, first4);
		/* begin JumpNonZero: */
		falseJump = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction10 = genoperandoperand(MoveCqR, 1, first4);
		if (usesOutOfLineLiteral(anInstruction10)) {
			(anInstruction10->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		contJump = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction14 = genoperandoperand(MoveCqR, 0, first4);
		if (usesOutOfLineLiteral(anInstruction14)) {
			(anInstruction14->dependent = locateLiteral(0));
		}
		jmpTarget(contJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first4);
		return 0;

	case 166:
		/* begin genLowcodePointerNotEqual */
		topRegistersMask9 = 0;
		rTop22 = (rNext9 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop22 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext9 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext9 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg9 = (rNext9 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask9 = ((reg9 < 0) ? (((usqInt)(1)) >> (-reg9)) : (1U << reg9));
			}
		}
		if (rTop22 == NoReg) {
			rTop22 = allocateRegNotConflictingWith(topRegistersMask9);
		}
		if (rNext9 == NoReg) {
			rNext9 = allocateRegNotConflictingWith(((rTop22 < 0) ? (((usqInt)(1)) >> (-rTop22)) : (1U << rTop22)));
		}
		assert(!(((rTop22 == NoReg)
 || (rNext9 == NoReg))));
		second5 = rTop22;
		first5 = rNext9;
		nativePopToReg(ssNativeTop(), second5);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first5);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((second5 == SPReg)));
		genoperandoperand(CmpRR, second5, first5);
		/* begin JumpZero: */
		falseJump1 = genConditionalBranchoperand(JumpZero, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction15 = genoperandoperand(MoveCqR, 1, first5);
		if (usesOutOfLineLiteral(anInstruction15)) {
			(anInstruction15->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		contJump1 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction16 = genoperandoperand(MoveCqR, 0, first5);
		if (usesOutOfLineLiteral(anInstruction16)) {
			(anInstruction16->dependent = locateLiteral(0));
		}
		jmpTarget(contJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first5);
		return 0;

	case 167:
		/* begin genLowcodePointerToInt32 */
		rTop23 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop23 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop23 == NoReg) {
			rTop23 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop23 == NoReg)));
		pointer5 = rTop23;
		nativePopToReg(ssNativeTop(), pointer5);
		ssNativePop(1);
		ssPushNativeRegister(pointer5);
		return 0;

	case 168:
		/* begin genLowcodePointerToInt64 */
		/* begin allocateRegistersForLowcodeIntegerResultInteger2: */
		rTop24 = NoReg;
		rResult7 = (rResult7 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop24 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop24 == NoReg) {
			rTop24 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult7 = allocateRegNotConflictingWith(((rTop24 < 0) ? (((usqInt)(1)) >> (-rTop24)) : (1U << rTop24)));
		rResult22 = allocateRegNotConflictingWith((1U << rTop24) | (1U << rResult7));
		assert(!(((rTop24 == NoReg)
 || ((rResult7 == NoReg)
 || (rResult22 == NoReg)))));
		pointer6 = rTop24;
		resultLow1 = rResult7;
		resultHigh1 = rResult22;
		nativePopToReg(ssNativeTop(), pointer6);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, pointer6, resultLow1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction17 = genoperandoperand(MoveCqR, 0, resultHigh1);
		if (usesOutOfLineLiteral(anInstruction17)) {
			(anInstruction17->dependent = locateLiteral(0));
		}
		ssPushNativeRegistersecondRegister(resultLow1, resultHigh1);
		return 0;

	case 169:
		/* begin genLowcodePopFloat32 */
		topRegistersMask10 = 0;
		frTop = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop == NoReg) {
			frTop = allocateFloatRegNotConflictingWith(topRegistersMask10);
		}
		assert(!((frTop == NoReg)));
		value8 = frTop;
		nativePopToReg(ssNativeTop(), value8);
		ssNativePop(1);
		return 0;

	case 170:
		/* begin genLowcodePopFloat64 */
		topRegistersMask11 = 0;
		frTop1 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop1 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop1 == NoReg) {
			frTop1 = allocateFloatRegNotConflictingWith(topRegistersMask11);
		}
		assert(!((frTop1 == NoReg)));
		value9 = frTop1;
		nativePopToReg(ssNativeTop(), value9);
		ssNativePop(1);
		return 0;

	case 171:
		/* begin genLowcodePopInt32 */
		rTop25 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop25 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop25 == NoReg) {
			rTop25 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop25 == NoReg)));
		value10 = rTop25;
		nativePopToReg(ssNativeTop(), value10);
		ssNativePop(1);
		return 0;

	case 172:
		/* begin genLowcodePopInt64 */
		rTop26 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop26 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop26 == NoReg) {
			rTop26 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop26 == NoReg)));
		value11 = rTop26;
		nativePopToReg(ssNativeTop(), value11);
		ssNativePop(1);
		return 0;

	case 173:
		/* begin genLowcodePopMultipleNative */
		ssPopNativeSize(extA);
		extA = 0;
		return 0;

	case 174:
		/* begin genLowcodePopPointer */
		rTop27 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop27 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop27 == NoReg) {
			rTop27 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop27 == NoReg)));
		pointerValue7 = rTop27;
		nativePopToReg(ssNativeTop(), pointerValue7);
		ssNativePop(1);
		return 0;

	case 175:
		/* begin genLowcodePushConstantUInt32 */
		constant = extA;
		ssPushNativeConstantInt32(constant);
		extA = 0;
		return 0;

	case 176:
		/* begin genLowcodePushConstantUInt64 */
		constant1 = extA;
		ssPushNativeConstantInt64(constant1);
		extA = 0;
		return 0;

	case 177:
		/* begin genLowcodePushNullPointer */
		ssPushNativeConstantPointer(0);
		return 0;

	case 178:
		/* begin genLowcodePushOne32 */
		ssPushNativeConstantInt32(1);
		return 0;

	case 179:
		/* begin genLowcodePushOne64 */
		ssPushNativeConstantInt64(1);
		return 0;

	case 180:
		/* begin genLowcodePushOneFloat32 */
		ssPushNativeConstantFloat32(1.0);
		return 0;

	case 181:
		/* begin genLowcodePushOneFloat64 */
		ssPushNativeConstantFloat64(1.0);
		return 0;

	case 182:
		/* begin genLowcodePushPhysicalFloat32 */
		registerID = extA;
		abort();
		extA = 0;
		return 0;

	case 183:
		/* begin genLowcodePushPhysicalFloat64 */
		registerID1 = extA;
		abort();
		extA = 0;
		return 0;

	case 184:
		/* begin genLowcodePushPhysicalInt32 */
		registerID2 = extA;
		abort();
		extA = 0;
		return 0;

	case 185:
		/* begin genLowcodePushPhysicalInt64 */
		registerID3 = extA;
		abort();
		extA = 0;
		return 0;

	case 186:
		/* begin genLowcodePushPhysicalPointer */
		registerID4 = extA;
		abort();
		extA = 0;
		return 0;

	default:
		return genLowcodeUnaryInlinePrimitive4(prim);

	}
	return 0;
}


/*	Lowcode instruction generator dispatch */

	/* StackToRegisterMappingCogit>>#genLowcodeUnaryInlinePrimitive4: */
static sqInt NoDbgRegParms
genLowcodeUnaryInlinePrimitive4(sqInt prim)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction112;
    AbstractInstruction *anInstruction113;
    AbstractInstruction *anInstruction114;
    AbstractInstruction *anInstruction115;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction18;
    AbstractInstruction *anInstruction19;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction20;
    AbstractInstruction *anInstruction23;
    AbstractInstruction *anInstruction24;
    AbstractInstruction *anInstruction25;
    AbstractInstruction *anInstruction26;
    AbstractInstruction *anInstruction28;
    AbstractInstruction *anInstruction29;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction30;
    AbstractInstruction *anInstruction31;
    AbstractInstruction *anInstruction32;
    AbstractInstruction *anInstruction33;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt baseOffset;
    sqInt baseOffset1;
    sqInt baseOffset2;
    sqInt baseOffset3;
    sqInt baseOffset4;
    sqInt baseOffset5;
    sqInt baseOffset6;
    AbstractInstruction *cont;
    AbstractInstruction *cont1;
    AbstractInstruction *cont2;
    AbstractInstruction *contJump;
    AbstractInstruction *contJump1;
    AbstractInstruction *contJump2;
    AbstractInstruction *contJump3;
    sqInt doubleValue;
    AbstractInstruction *falseJump;
    AbstractInstruction *falseJump1;
    AbstractInstruction *falseJump2;
    AbstractInstruction *falseJump3;
    sqInt first;
    sqInt first1;
    sqInt first10;
    sqInt first13;
    sqInt first14;
    sqInt first15;
    sqInt first16;
    sqInt first17;
    sqInt first18;
    sqInt first19;
    AbstractInstruction *first2;
    sqInt first20;
    sqInt first21;
    sqInt first22;
    sqInt first23;
    sqInt first24;
    sqInt first25;
    AbstractInstruction *first27;
    AbstractInstruction *first28;
    AbstractInstruction *first29;
    AbstractInstruction *first3;
    AbstractInstruction *first4;
    AbstractInstruction *first6;
    sqInt first7;
    sqInt firstHigh1;
    sqInt firstHigh9;
    sqInt firstLow1;
    sqInt firstLow9;
    sqInt first9;
    sqInt floatValue;
    sqInt frResult;
    sqInt frResult1;
    sqInt frResult2;
    sqInt frResult3;
    sqInt frTop;
    sqInt frTop1;
    sqInt frTop2;
    sqInt frTop3;
    AbstractInstruction *isNegative;
    AbstractInstruction *isNegative1;
    AbstractInstruction *isNegative2;
    sqInt memoryPointer;
    sqInt nativeValueIndex;
    sqInt nativeValueIndex1;
    sqInt nativeValueIndex2;
    sqInt nextRegisterMask;
    sqInt nextRegisterMask1;
    sqInt nextRegisterMask2;
    sqInt pointer;
    sqInt pointer1;
    sqInt pointer2;
    sqInt pointer3;
    sqInt pointer4;
    sqInt pointer5;
    sqInt pointerValue6;
    sqInt pointerValue7;
    sqInt reg;
    sqInt reg1;
    sqInt reg10;
    sqInt reg11;
    sqInt reg12;
    sqInt reg14;
    sqInt reg15;
    sqInt reg16;
    sqInt reg17;
    sqInt reg18;
    sqInt reg19;
    sqInt reg2;
    sqInt reg20;
    sqInt reg21;
    sqInt reg22;
    sqInt reg23;
    sqInt reg24;
    sqInt reg25;
    sqInt reg26;
    sqInt reg27;
    sqInt reg28;
    sqInt reg29;
    sqInt reg3;
    sqInt reg30;
    sqInt reg31;
    sqInt reg33;
    sqInt reg4;
    sqInt reg5;
    sqInt reg6;
    sqInt reg7;
    sqInt reg9;
    sqInt result;
    sqInt result1;
    sqInt result10;
    sqInt result11;
    sqInt result4;
    sqInt result5;
    sqInt result6;
    sqInt result7;
    sqInt result8;
    sqInt resultHigh2;
    sqInt resultHigh3;
    sqInt resultLow2;
    sqInt resultLow3;
    sqInt result9;
    sqInt rNext;
    sqInt rNext1;
    sqInt rNext10;
    sqInt rNext12;
    sqInt rNext13;
    sqInt rNext14;
    sqInt rNext16;
    sqInt rNext17;
    sqInt rNext18;
    sqInt rNext19;
    sqInt rNext2;
    sqInt rNext20;
    sqInt rNext21;
    sqInt rNext22;
    sqInt rNext23;
    sqInt rNext24;
    sqInt rNext25;
    sqInt rNext26;
    sqInt rNext27;
    sqInt rNext28;
    sqInt rNext29;
    sqInt rNext3;
    sqInt rNext30;
    sqInt rNext31;
    sqInt rNext32;
    sqInt rNext33;
    sqInt rNext34;
    sqInt rNext35;
    sqInt rNext4;
    sqInt rNext5;
    sqInt rNext6;
    sqInt rNext7;
    sqInt rNext8;
    sqInt rNextNext;
    sqInt rNextNext1;
    sqInt rNextNext2;
    sqInt rNextNextNext;
    sqInt rNextNextNext1;
    sqInt rNext9;
    sqInt rResult;
    sqInt rResult1;
    sqInt rResult10;
    sqInt rResult14;
    sqInt rResult15;
    sqInt rResult2;
    sqInt rResult21;
    sqInt rResult3;
    sqInt rResult4;
    sqInt rResult5;
    sqInt rResult6;
    sqInt rResult7;
    sqInt rResult8;
    sqInt rResult9;
    sqInt rTop;
    sqInt rTop1;
    sqInt rTop10;
    sqInt rTop14;
    sqInt rTop15;
    sqInt rTop17;
    sqInt rTop18;
    sqInt rTop19;
    sqInt rTop2;
    sqInt rTop20;
    sqInt rTop21;
    sqInt rTop22;
    sqInt rTop23;
    sqInt rTop24;
    sqInt rTop25;
    sqInt rTop26;
    sqInt rTop27;
    sqInt rTop28;
    sqInt rTop29;
    sqInt rTop3;
    sqInt rTop30;
    sqInt rTop31;
    sqInt rTop32;
    sqInt rTop33;
    sqInt rTop34;
    sqInt rTop35;
    sqInt rTop36;
    sqInt rTop37;
    sqInt rTop38;
    sqInt rTop39;
    sqInt rTop4;
    sqInt rTop40;
    sqInt rTop41;
    sqInt rTop42;
    sqInt rTop43;
    sqInt rTop44;
    sqInt rTop45;
    sqInt rTop46;
    sqInt rTop47;
    sqInt rTop48;
    sqInt rTop49;
    sqInt rTop5;
    sqInt rTop50;
    sqInt rTop51;
    sqInt rTop52;
    sqInt rTop53;
    sqInt rTop54;
    sqInt rTop6;
    sqInt rTop7;
    sqInt rTop8;
    sqInt rTop9;
    sqInt second;
    sqInt second1;
    sqInt second10;
    sqInt second11;
    sqInt second12;
    sqInt second13;
    sqInt second14;
    sqInt second15;
    sqInt second16;
    sqInt second17;
    sqInt second18;
    sqInt second2;
    sqInt second4;
    sqInt second5;
    sqInt second6;
    sqInt second7;
    sqInt second8;
    sqInt secondHigh1;
    sqInt secondHigh9;
    sqInt secondLow1;
    sqInt secondLow9;
    sqInt second9;
    sqInt shiftAmount;
    sqInt shiftAmount1;
    sqInt topRegistersMask;
    sqInt topRegistersMask1;
    sqInt topRegistersMask10;
    sqInt topRegistersMask11;
    sqInt topRegistersMask12;
    sqInt topRegistersMask13;
    sqInt topRegistersMask14;
    sqInt topRegistersMask16;
    sqInt topRegistersMask17;
    sqInt topRegistersMask18;
    sqInt topRegistersMask19;
    sqInt topRegistersMask2;
    sqInt topRegistersMask20;
    sqInt topRegistersMask21;
    sqInt topRegistersMask22;
    sqInt topRegistersMask23;
    sqInt topRegistersMask24;
    sqInt topRegistersMask25;
    sqInt topRegistersMask26;
    sqInt topRegistersMask27;
    sqInt topRegistersMask28;
    sqInt topRegistersMask29;
    sqInt topRegistersMask3;
    sqInt topRegistersMask30;
    sqInt topRegistersMask31;
    sqInt topRegistersMask32;
    sqInt topRegistersMask33;
    sqInt topRegistersMask35;
    sqInt topRegistersMask4;
    sqInt topRegistersMask5;
    sqInt topRegistersMask6;
    sqInt topRegistersMask7;
    sqInt topRegistersMask9;
    sqInt value;
    sqInt value1;
    sqInt value10;
    sqInt value11;
    sqInt value12;
    sqInt value13;
    sqInt value14;
    sqInt value16;
    sqInt value17;
    sqInt value18;
    sqInt value2;
    sqInt value22;
    sqInt value23;
    sqInt value24;
    sqInt value25;
    sqInt value26;
    sqInt value27;
    sqInt value28;
    sqInt value29;
    sqInt value3;
    sqInt value30;
    sqInt value31;
    sqInt value5;
    sqInt value7;
    sqInt value8;
    sqInt valueHigh1;
    sqInt valueHigh10;
    sqInt valueHigh2;
    sqInt valueHigh3;
    sqInt valueHigh4;
    sqInt valueHigh5;
    sqInt valueHigh6;
    sqInt valueHigh7;
    sqInt valueLow1;
    sqInt valueLow10;
    sqInt valueLow2;
    sqInt valueLow3;
    sqInt valueLow4;
    sqInt valueLow5;
    sqInt valueLow6;
    sqInt valueLow7;

	switch (prim) {
	case 187:
		/* begin genLowcodePushSessionIdentifier */
		ssPushNativeConstantInt32(getThisSessionID());
		return 0;

	case 188:
		/* begin genLowcodePushZero32 */
		ssPushNativeConstantInt32(0);
		return 0;

	case 189:
		/* begin genLowcodePushZero64 */
		ssPushNativeConstantInt64(0);
		return 0;

	case 190:
		/* begin genLowcodePushZeroFloat32 */
		ssPushNativeConstantFloat32(0.0);
		return 0;

	case 191:
		/* begin genLowcodePushZeroFloat64 */
		ssPushNativeConstantFloat64(0.0);
		return 0;

	case 192:
		/* begin genLowcodeRem32 */
		topRegistersMask = 0;
		rTop = (rNext = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg = (rNext = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask = ((reg < 0) ? (((usqInt)(1)) >> (-reg)) : (1U << reg));
			}
		}
		if (rTop == NoReg) {
			rTop = allocateRegNotConflictingWith(topRegistersMask);
		}
		if (rNext == NoReg) {
			rNext = allocateRegNotConflictingWith(((rTop < 0) ? (((usqInt)(1)) >> (-rTop)) : (1U << rTop)));
		}
		assert(!(((rTop == NoReg)
 || (rNext == NoReg))));
		second = rTop;
		first = rNext;
		nativePopToReg(ssNativeTop(), second);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first);
		ssNativePop(1);
		gDivRRQuoRem(second, first, second, first);
		ssPushNativeRegister(first);
		return 0;

	case 193:
		/* begin genLowcodeRem64 */
		topRegistersMask1 = 0;
		rTop1 = (rNext1 = NoReg);
		rResult = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop1 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext1 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg1 = (rNext1 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask1 = ((reg1 < 0) ? (((usqInt)(1)) >> (-reg1)) : (1U << reg1));
			}
		}
		if (rTop1 == NoReg) {
			rTop1 = allocateRegNotConflictingWith(topRegistersMask1);
		}
		if (rNext1 == NoReg) {
			rNext1 = allocateRegNotConflictingWith(((rTop1 < 0) ? (((usqInt)(1)) >> (-rTop1)) : (1U << rTop1)));
		}
		assert(!(((rTop1 == NoReg)
 || (rNext1 == NoReg))));
		rResult = allocateFloatRegNotConflictingWith((1U << rTop1) | (1U << rNext1));
		assert(!((rResult == NoReg)));
		second1 = rTop1;
		first1 = rNext1;
		result = rResult;
		nativePopToReg(ssNativeTop(), second1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first1);
		ssNativePop(1);
		abort();
		return 0;

	case 194:
		/* begin genLowcodeRightShift32 */
		topRegistersMask2 = 0;
		rTop2 = (rNext2 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop2 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext2 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext2 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg2 = (rNext2 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask2 = ((reg2 < 0) ? (((usqInt)(1)) >> (-reg2)) : (1U << reg2));
			}
		}
		if (rTop2 == NoReg) {
			rTop2 = allocateRegNotConflictingWith(topRegistersMask2);
		}
		if (rNext2 == NoReg) {
			rNext2 = allocateRegNotConflictingWith(((rTop2 < 0) ? (((usqInt)(1)) >> (-rTop2)) : (1U << rTop2)));
		}
		assert(!(((rTop2 == NoReg)
 || (rNext2 == NoReg))));
		shiftAmount = rTop2;
		value = rNext2;
		nativePopToReg(ssNativeTop(), shiftAmount);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), value);
		ssNativePop(1);
		/* begin LogicalShiftRightR:R: */
		genoperandoperand(LogicalShiftRightRR, shiftAmount, value);
		ssPushNativeRegister(value);
		return 0;

	case 195:
		/* begin genLowcodeRightShift64 */
		topRegistersMask3 = 0;
		rTop3 = (rNext3 = NoReg);
		rResult1 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop3 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext3 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext3 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg3 = (rNext3 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask3 = ((reg3 < 0) ? (((usqInt)(1)) >> (-reg3)) : (1U << reg3));
			}
		}
		if (rTop3 == NoReg) {
			rTop3 = allocateRegNotConflictingWith(topRegistersMask3);
		}
		if (rNext3 == NoReg) {
			rNext3 = allocateRegNotConflictingWith(((rTop3 < 0) ? (((usqInt)(1)) >> (-rTop3)) : (1U << rTop3)));
		}
		assert(!(((rTop3 == NoReg)
 || (rNext3 == NoReg))));
		rResult1 = allocateFloatRegNotConflictingWith((1U << rTop3) | (1U << rNext3));
		assert(!((rResult1 == NoReg)));
		shiftAmount1 = rTop3;
		value1 = rNext3;
		result1 = rResult1;
		nativePopToReg(ssNativeTop(), shiftAmount1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), value1);
		ssNativePop(1);
		abort();
		return 0;

	case 196:
		/* begin genLowcodeSignExtend32From16 */
		rTop4 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop4 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop4 == NoReg) {
			rTop4 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop4 == NoReg)));
		value2 = rTop4;
		nativePopToReg(ssNativeTop(), value2);
		ssNativePop(1);
		/* begin SignExtend16R:R: */
		if (value2 == value2) {
			/* begin LogicalShiftLeftCq:R: */
			first2 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, value2);
		}
		else {
			/* begin MoveR:R: */
			first2 = genoperandoperand(MoveRR, value2, value2);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, value2);
		}
		/* begin ArithmeticShiftRightCq:R: */
		genoperandoperand(ArithmeticShiftRightCqR, (BytesPerWord * 8) - 16, value2);
		goto l10;
	l10:	/* end SignExtend16R:R: */;
		ssPushNativeRegister(value2);
		return 0;

	case 197:
		/* begin genLowcodeSignExtend32From8 */
		rTop5 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop5 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop5 == NoReg) {
			rTop5 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop5 == NoReg)));
		value3 = rTop5;
		nativePopToReg(ssNativeTop(), value3);
		ssNativePop(1);
		/* begin SignExtend8R:R: */
		if (value3 == value3) {
			/* begin LogicalShiftLeftCq:R: */
			first3 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, value3);
		}
		else {
			/* begin MoveR:R: */
			first3 = genoperandoperand(MoveRR, value3, value3);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, value3);
		}
		/* begin ArithmeticShiftRightCq:R: */
		genoperandoperand(ArithmeticShiftRightCqR, (BytesPerWord * 8) - 8, value3);
		goto l16;
	l16:	/* end SignExtend8R:R: */;
		ssPushNativeRegister(value3);
		return 0;

	case 198:
		/* begin genLowcodeSignExtend64From16 */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask4 = 0;
		rTop6 = (rNext4 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop6 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext4 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext4 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg4 = (rNext4 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask4 = ((reg4 < 0) ? (((usqInt)(1)) >> (-reg4)) : (1U << reg4));
			}
		}
		if (rTop6 == NoReg) {
			rTop6 = allocateRegNotConflictingWith(topRegistersMask4);
		}
		if (rNext4 == NoReg) {
			rNext4 = allocateRegNotConflictingWith(((rTop6 < 0) ? (((usqInt)(1)) >> (-rTop6)) : (1U << rTop6)));
		}
		assert(!(((rTop6 == NoReg)
 || (rNext4 == NoReg))));
		valueLow1 = rTop6;
		valueHigh1 = rNext4;
		nativePopToRegsecondReg(ssNativeTop(), valueLow1, valueHigh1);
		ssNativePop(1);
		/* begin SignExtend16R:R: */
		if (valueLow1 == valueLow1) {
			/* begin LogicalShiftLeftCq:R: */
			first4 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, valueLow1);
		}
		else {
			/* begin MoveR:R: */
			first4 = genoperandoperand(MoveRR, valueLow1, valueLow1);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, valueLow1);
		}
		/* begin ArithmeticShiftRightCq:R: */
		genoperandoperand(ArithmeticShiftRightCqR, (BytesPerWord * 8) - 16, valueLow1);
		goto l27;
	l27:	/* end SignExtend16R:R: */;
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(CmpCqR, 0, valueLow1);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(0));
		}
		/* begin JumpLess: */
		isNegative = genConditionalBranchoperand(JumpLess, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(MoveCqR, 0, valueHigh1);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(0));
		}
		/* begin Jump: */
		cont = genoperand(Jump, ((sqInt)0));
		jmpTarget(isNegative, checkQuickConstantforInstruction(-1, genoperandoperand(MoveCqR, -1, valueHigh1)));
		jmpTarget(cont, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegistersecondRegister(valueLow1, valueHigh1);
		return 0;

	case 199:
		/* begin genLowcodeSignExtend64From32 */
		/* begin allocateRegistersForLowcodeIntegerResultInteger2: */
		rTop7 = NoReg;
		rResult3 = (rResult3 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop7 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop7 == NoReg) {
			rTop7 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult3 = allocateRegNotConflictingWith(((rTop7 < 0) ? (((usqInt)(1)) >> (-rTop7)) : (1U << rTop7)));
		rResult2 = allocateRegNotConflictingWith((1U << rTop7) | (1U << rResult3));
		assert(!(((rTop7 == NoReg)
 || ((rResult3 == NoReg)
 || (rResult2 == NoReg)))));
		value5 = rTop7;
		resultLow2 = rResult3;
		resultHigh2 = rResult2;
		nativePopToReg(ssNativeTop(), value5);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value5, resultLow2);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction2 = genoperandoperand(CmpCqR, 0, value5);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(0));
		}
		/* begin JumpLess: */
		isNegative1 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction11 = genoperandoperand(MoveCqR, 0, resultHigh2);
		if (usesOutOfLineLiteral(anInstruction11)) {
			(anInstruction11->dependent = locateLiteral(0));
		}
		/* begin Jump: */
		cont1 = genoperand(Jump, ((sqInt)0));
		jmpTarget(isNegative1, checkQuickConstantforInstruction(-1, genoperandoperand(MoveCqR, -1, resultHigh2)));
		jmpTarget(cont1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegistersecondRegister(resultLow2, resultHigh2);
		return 0;

	case 200:
		/* begin genLowcodeSignExtend64From8 */
		/* begin allocateRegistersForLowcodeInteger2ResultInteger2: */
		topRegistersMask5 = 0;
		rTop8 = (rNext5 = NoReg);
		rResult4 = (rResult21 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop8 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext5 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext5 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg5 = (rNext5 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask5 = ((reg5 < 0) ? (((usqInt)(1)) >> (-reg5)) : (1U << reg5));
			}
		}
		if (rTop8 == NoReg) {
			rTop8 = allocateRegNotConflictingWith(topRegistersMask5);
		}
		if (rNext5 == NoReg) {
			rNext5 = allocateRegNotConflictingWith(((rTop8 < 0) ? (((usqInt)(1)) >> (-rTop8)) : (1U << rTop8)));
		}
		assert(!(((rTop8 == NoReg)
 || (rNext5 == NoReg))));
		rResult4 = allocateFloatRegNotConflictingWith((1U << rTop8) | (1U << rNext5));
		rResult21 = allocateFloatRegNotConflictingWith(((1U << rTop8) | (1U << rNext5)) | (1U << rResult4));
		assert(!(((rResult4 == NoReg)
 || (rResult21 == NoReg))));
		valueLow2 = rTop8;
		valueHigh2 = rNext5;
		resultLow3 = rResult4;
		resultHigh3 = rResult21;
		nativePopToRegsecondReg(ssNativeTop(), valueLow2, valueHigh2);
		ssNativePop(1);
		/* begin SignExtend8R:R: */
		if (valueLow2 == valueLow2) {
			/* begin LogicalShiftLeftCq:R: */
			first6 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, valueLow2);
		}
		else {
			/* begin MoveR:R: */
			first6 = genoperandoperand(MoveRR, valueLow2, valueLow2);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, valueLow2);
		}
		/* begin ArithmeticShiftRightCq:R: */
		genoperandoperand(ArithmeticShiftRightCqR, (BytesPerWord * 8) - 8, valueLow2);
		goto l56;
	l56:	/* end SignExtend8R:R: */;
		/* begin checkQuickConstant:forInstruction: */
		anInstruction3 = genoperandoperand(CmpCqR, 0, valueLow2);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral(0));
		}
		/* begin JumpLess: */
		isNegative2 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction12 = genoperandoperand(MoveCqR, 0, valueHigh2);
		if (usesOutOfLineLiteral(anInstruction12)) {
			(anInstruction12->dependent = locateLiteral(0));
		}
		/* begin Jump: */
		cont2 = genoperand(Jump, ((sqInt)0));
		jmpTarget(isNegative2, checkQuickConstantforInstruction(-1, genoperandoperand(MoveCqR, -1, valueHigh2)));
		jmpTarget(cont2, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegistersecondRegister(valueLow2, valueHigh2);
		return 0;

	case 201:
		/* begin genLowcodeStoreFloat32ToMemory */
		
		/* Integer registers */
		frTop = (rTop9 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop9 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop9 == NoReg) {
			rTop9 = allocateRegNotConflictingWith(0);
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			frTop = nativeFloatRegisterOrNone(ssNativeValue(1));
		}
		if (frTop == NoReg) {
			frTop = allocateFloatRegNotConflictingWith(0);
		}
		assert(!(((frTop == NoReg)
 || (rTop9 == NoReg))));
		floatValue = frTop;
		pointer = rTop9;
		nativePopToReg(ssNativeTop(), pointer);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), floatValue);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction4 = genoperandoperandoperand(MoveRsM32r, floatValue, 0, pointer);
		if (usesOutOfLineLiteral(anInstruction4)) {
			(anInstruction4->dependent = locateLiteral(0));
		}
		return 0;

	case 202:
		/* begin genLowcodeStoreFloat64ToMemory */
		
		/* Integer registers */
		frTop1 = (rTop10 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop10 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop10 == NoReg) {
			rTop10 = allocateRegNotConflictingWith(0);
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			frTop1 = nativeFloatRegisterOrNone(ssNativeValue(1));
		}
		if (frTop1 == NoReg) {
			frTop1 = allocateFloatRegNotConflictingWith(0);
		}
		assert(!(((frTop1 == NoReg)
 || (rTop10 == NoReg))));
		doubleValue = frTop1;
		pointer1 = rTop10;
		nativePopToReg(ssNativeTop(), pointer1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), doubleValue);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction5 = genoperandoperandoperand(MoveRdM64r, doubleValue, 0, pointer1);
		if (usesOutOfLineLiteral(anInstruction5)) {
			(anInstruction5->dependent = locateLiteral(0));
		}
		return 0;

	case 203:
		/* begin genLowcodeStoreInt16ToMemory */
		topRegistersMask6 = 0;
		rTop14 = (rNext6 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop14 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext6 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext6 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg6 = (rNext6 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask6 = ((reg6 < 0) ? (((usqInt)(1)) >> (-reg6)) : (1U << reg6));
			}
		}
		if (rTop14 == NoReg) {
			rTop14 = allocateRegNotConflictingWith(topRegistersMask6);
		}
		if (rNext6 == NoReg) {
			rNext6 = allocateRegNotConflictingWith(((rTop14 < 0) ? (((usqInt)(1)) >> (-rTop14)) : (1U << rTop14)));
		}
		assert(!(((rTop14 == NoReg)
 || (rNext6 == NoReg))));
		pointer2 = rTop14;
		value7 = rNext6;
		nativePopToReg(ssNativeTop(), pointer2);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), value7);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value7, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction6 = genoperandoperandoperand(MoveRM16r, TempReg, 0, pointer2);
		if (usesOutOfLineLiteral(anInstruction6)) {
			(anInstruction6->dependent = locateLiteral(0));
		}
		return 0;

	case 204:
		/* begin genLowcodeStoreInt32ToMemory */
		topRegistersMask7 = 0;
		rTop15 = (rNext7 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop15 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext7 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext7 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg7 = (rNext7 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask7 = ((reg7 < 0) ? (((usqInt)(1)) >> (-reg7)) : (1U << reg7));
			}
		}
		if (rTop15 == NoReg) {
			rTop15 = allocateRegNotConflictingWith(topRegistersMask7);
		}
		if (rNext7 == NoReg) {
			rNext7 = allocateRegNotConflictingWith(((rTop15 < 0) ? (((usqInt)(1)) >> (-rTop15)) : (1U << rTop15)));
		}
		assert(!(((rTop15 == NoReg)
 || (rNext7 == NoReg))));
		pointer3 = rTop15;
		value8 = rNext7;
		nativePopToReg(ssNativeTop(), pointer3);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), value8);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction7 = genoperandoperandoperand(MoveRM32r, value8, 0, pointer3);
		if (usesOutOfLineLiteral(anInstruction7)) {
			(anInstruction7->dependent = locateLiteral(0));
		}
		return 0;

	case 205:
		/* begin genLowcodeStoreInt64ToMemory */
		/* begin allocateRegistersForLowcodeInteger3: */
		rTop17 = (rNext8 = (rNextNext = NoReg));
		nativeValueIndex = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop17 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext8 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext8 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNext8 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
					rNextNext = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex));
				}
				nativeValueIndex += 1;
			}
		}
		if (rNextNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
			}
		}
		if (rTop17 == NoReg) {
			nextRegisterMask = 0;
			if (rNext8 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask = ((rNext8 < 0) ? (((usqInt)(1)) >> (-rNext8)) : (1U << rNext8));
			}
			if (rNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNext < 0) ? (((usqInt)(1)) >> (-rNextNext)) : (1U << rNextNext)));
			}
			rTop17 = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNext8 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask = ((rTop17 < 0) ? (((usqInt)(1)) >> (-rTop17)) : (1U << rTop17));
			if (rNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNext < 0) ? (((usqInt)(1)) >> (-rNextNext)) : (1U << rNextNext)));
			}
			rNext8 = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNextNext == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask = (1U << rTop17) | (1U << rNext8);
			rNextNext = allocateRegNotConflictingWith(nextRegisterMask);
		}
		assert(!(((rTop17 == NoReg)
 || ((rNext8 == NoReg)
 || (rNextNext == NoReg)))));
		pointer4 = rTop17;
		valueLow3 = rNext8;
		valueHigh3 = rNextNext;
		nativePopToReg(ssNativeTop(), pointer4);
		ssNativePop(1);
		nativePopToRegsecondReg(ssNativeTop(), valueLow3, valueHigh3);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction8 = genoperandoperandoperand(MoveRM32r, valueLow3, 0, pointer4);
		if (usesOutOfLineLiteral(anInstruction8)) {
			(anInstruction8->dependent = locateLiteral(0));
		}
		/* begin checkQuickConstant:forInstruction: */
		anInstruction13 = genoperandoperandoperand(MoveRM32r, valueHigh3, 4, pointer4);
		if (usesOutOfLineLiteral(anInstruction13)) {
			(anInstruction13->dependent = locateLiteral(4));
		}
		return 0;

	case 206:
		/* begin genLowcodeStoreInt8ToMemory */
		topRegistersMask9 = 0;
		rTop18 = (rNext9 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop18 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext9 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext9 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg9 = (rNext9 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask9 = ((reg9 < 0) ? (((usqInt)(1)) >> (-reg9)) : (1U << reg9));
			}
		}
		if (rTop18 == NoReg) {
			rTop18 = allocateRegNotConflictingWith(topRegistersMask9);
		}
		if (rNext9 == NoReg) {
			rNext9 = allocateRegNotConflictingWith(((rTop18 < 0) ? (((usqInt)(1)) >> (-rTop18)) : (1U << rTop18)));
		}
		assert(!(((rTop18 == NoReg)
 || (rNext9 == NoReg))));
		pointer5 = rTop18;
		value10 = rNext9;
		nativePopToReg(ssNativeTop(), pointer5);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), value10);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value10, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction9 = genoperandoperandoperand(MoveRM8r, TempReg, 0, pointer5);
		if (usesOutOfLineLiteral(anInstruction9)) {
			(anInstruction9->dependent = locateLiteral(0));
		}
		return 0;

	case 207:
		/* begin genLowcodeStoreLocalFloat32 */
		baseOffset = extA;
		/* begin allocateRegistersForLowcodeFloat: */
		topRegistersMask10 = 0;
		frTop2 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop2 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop2 == NoReg) {
			frTop2 = allocateFloatRegNotConflictingWith(topRegistersMask10);
		}
		assert(!((frTop2 == NoReg)));
		value11 = frTop2;
		nativePopToReg(ssNativeTop(), value11);
		ssNativePop(1);
		loadNativeLocalAddressto(baseOffset, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction10 = genoperandoperandoperand(MoveRsM32r, value11, 0, TempReg);
		if (usesOutOfLineLiteral(anInstruction10)) {
			(anInstruction10->dependent = locateLiteral(0));
		}
		extA = 0;
		return 0;

	case 208:
		/* begin genLowcodeStoreLocalFloat64 */
		baseOffset1 = extA;
		/* begin allocateRegistersForLowcodeFloat: */
		topRegistersMask11 = 0;
		frTop3 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop3 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop3 == NoReg) {
			frTop3 = allocateFloatRegNotConflictingWith(topRegistersMask11);
		}
		assert(!((frTop3 == NoReg)));
		value12 = frTop3;
		nativePopToReg(ssNativeTop(), value12);
		ssNativePop(1);
		loadNativeLocalAddressto(baseOffset1, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction14 = genoperandoperandoperand(MoveRdM64r, value12, 0, TempReg);
		if (usesOutOfLineLiteral(anInstruction14)) {
			(anInstruction14->dependent = locateLiteral(0));
		}
		extA = 0;
		return 0;

	case 209:
		/* begin genLowcodeStoreLocalInt16 */
		baseOffset2 = extA;
		/* begin allocateRegistersForLowcodeInteger: */
		rTop19 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop19 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop19 == NoReg) {
			rTop19 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop19 == NoReg)));
		value13 = rTop19;
		nativePopToReg(ssNativeTop(), value13);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value13, TempReg);
		loadNativeLocalAddressto(baseOffset2, value13);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction15 = genoperandoperandoperand(MoveRM16r, TempReg, 0, value13);
		if (usesOutOfLineLiteral(anInstruction15)) {
			(anInstruction15->dependent = locateLiteral(0));
		}
		extA = 0;
		return 0;

	case 210:
		/* begin genLowcodeStoreLocalInt32 */
		baseOffset3 = extA;
		/* begin allocateRegistersForLowcodeInteger: */
		rTop20 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop20 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop20 == NoReg) {
			rTop20 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop20 == NoReg)));
		value14 = rTop20;
		nativePopToReg(ssNativeTop(), value14);
		ssNativePop(1);
		loadNativeLocalAddressto(baseOffset3, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction16 = genoperandoperandoperand(MoveRM32r, value14, 0, TempReg);
		if (usesOutOfLineLiteral(anInstruction16)) {
			(anInstruction16->dependent = locateLiteral(0));
		}
		extA = 0;
		return 0;

	case 211:
		/* begin genLowcodeStoreLocalInt64 */
		baseOffset4 = extA;
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask12 = 0;
		rTop21 = (rNext10 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop21 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext10 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext10 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg10 = (rNext10 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask12 = ((reg10 < 0) ? (((usqInt)(1)) >> (-reg10)) : (1U << reg10));
			}
		}
		if (rTop21 == NoReg) {
			rTop21 = allocateRegNotConflictingWith(topRegistersMask12);
		}
		if (rNext10 == NoReg) {
			rNext10 = allocateRegNotConflictingWith(((rTop21 < 0) ? (((usqInt)(1)) >> (-rTop21)) : (1U << rTop21)));
		}
		assert(!(((rTop21 == NoReg)
 || (rNext10 == NoReg))));
		valueLow4 = rTop21;
		valueHigh4 = rNext10;
		nativePopToRegsecondReg(ssNativeTop(), valueLow4, valueHigh4);
		ssNativePop(1);
		loadNativeLocalAddressto(baseOffset4, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction17 = genoperandoperandoperand(MoveRM32r, valueLow4, 0, TempReg);
		if (usesOutOfLineLiteral(anInstruction17)) {
			(anInstruction17->dependent = locateLiteral(0));
		}
		/* begin checkQuickConstant:forInstruction: */
		anInstruction18 = genoperandoperandoperand(MoveRM32r, valueHigh4, 4, TempReg);
		if (usesOutOfLineLiteral(anInstruction18)) {
			(anInstruction18->dependent = locateLiteral(4));
		}
		extA = 0;
		return 0;

	case 212:
		/* begin genLowcodeStoreLocalInt8 */
		baseOffset5 = extA;
		/* begin allocateRegistersForLowcodeInteger: */
		rTop22 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop22 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop22 == NoReg) {
			rTop22 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop22 == NoReg)));
		value16 = rTop22;
		nativePopToReg(ssNativeTop(), value16);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value16, TempReg);
		loadNativeLocalAddressto(baseOffset5, value16);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction19 = genoperandoperandoperand(MoveRM8r, TempReg, 0, value16);
		if (usesOutOfLineLiteral(anInstruction19)) {
			(anInstruction19->dependent = locateLiteral(0));
		}
		extA = 0;
		return 0;

	case 213:
		/* begin genLowcodeStoreLocalPointer */
		baseOffset6 = extA;
		/* begin allocateRegistersForLowcodeInteger: */
		rTop23 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop23 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop23 == NoReg) {
			rTop23 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop23 == NoReg)));
		pointerValue6 = rTop23;
		nativePopToReg(ssNativeTop(), pointerValue6);
		ssNativePop(1);
		loadNativeLocalAddressto(baseOffset6, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction20 = genoperandoperandoperand(MoveRMwr, pointerValue6, 0, TempReg);
		if (usesOutOfLineLiteral(anInstruction20)) {
			(anInstruction20->dependent = locateLiteral(0));
		}
		extA = 0;
		return 0;

	case 214:
		/* begin genLowcodeStorePointerToMemory */
		topRegistersMask13 = 0;
		rTop24 = (rNext12 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop24 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext12 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext12 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg11 = (rNext12 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask13 = ((reg11 < 0) ? (((usqInt)(1)) >> (-reg11)) : (1U << reg11));
			}
		}
		if (rTop24 == NoReg) {
			rTop24 = allocateRegNotConflictingWith(topRegistersMask13);
		}
		if (rNext12 == NoReg) {
			rNext12 = allocateRegNotConflictingWith(((rTop24 < 0) ? (((usqInt)(1)) >> (-rTop24)) : (1U << rTop24)));
		}
		assert(!(((rTop24 == NoReg)
 || (rNext12 == NoReg))));
		memoryPointer = rTop24;
		pointerValue7 = rNext12;
		nativePopToReg(ssNativeTop(), memoryPointer);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), pointerValue7);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction23 = genoperandoperandoperand(MoveRMwr, pointerValue7, 0, memoryPointer);
		if (usesOutOfLineLiteral(anInstruction23)) {
			(anInstruction23->dependent = locateLiteral(0));
		}
		return 0;

	case 215:
		/* begin genLowcodeSub32 */
		topRegistersMask14 = 0;
		rTop25 = (rNext13 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop25 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext13 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext13 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg12 = (rNext13 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask14 = ((reg12 < 0) ? (((usqInt)(1)) >> (-reg12)) : (1U << reg12));
			}
		}
		if (rTop25 == NoReg) {
			rTop25 = allocateRegNotConflictingWith(topRegistersMask14);
		}
		if (rNext13 == NoReg) {
			rNext13 = allocateRegNotConflictingWith(((rTop25 < 0) ? (((usqInt)(1)) >> (-rTop25)) : (1U << rTop25)));
		}
		assert(!(((rTop25 == NoReg)
 || (rNext13 == NoReg))));
		second2 = rTop25;
		first7 = rNext13;
		nativePopToReg(ssNativeTop(), second2);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first7);
		ssNativePop(1);
		/* begin SubR:R: */
		genoperandoperand(SubRR, second2, first7);
		ssPushNativeRegister(first7);
		return 0;

	case 216:
		/* begin genLowcodeSub64 */
		/* begin allocateRegistersForLowcodeInteger4: */
		rTop26 = (rNext14 = (rNextNext1 = (rNextNextNext = NoReg)));
		nativeValueIndex1 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop26 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext14 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext14 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNext14 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
					rNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				}
				nativeValueIndex1 += 1;
			}
		}
		if (rNextNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
					rNextNextNext = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1));
				}
				nativeValueIndex1 += 1;
			}
		}
		if (rNextNextNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNextNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				nativeValueIndex1 += 1;
			}
		}
		if (rTop26 == NoReg) {
			nextRegisterMask1 = 0;
			if (rNext14 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask1 = ((rNext14 < 0) ? (((usqInt)(1)) >> (-rNext14)) : (1U << rNext14));
			}
			if (rNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNext1)) : (1U << rNextNext1)));
			}
			if (rNextNextNext != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNextNext < 0) ? (((usqInt)(1)) >> (-rNextNextNext)) : (1U << rNextNextNext)));
			}
			rTop26 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNext14 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask1 = ((rTop26 < 0) ? (((usqInt)(1)) >> (-rTop26)) : (1U << rTop26));
			if (rNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNext1)) : (1U << rNextNext1)));
			}
			if (rNextNextNext != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNextNext < 0) ? (((usqInt)(1)) >> (-rNextNextNext)) : (1U << rNextNextNext)));
			}
			rNext14 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNextNext1 == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask1 = (1U << rTop26) | (1U << rNext14);
			if (rNextNextNext != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNextNext < 0) ? (((usqInt)(1)) >> (-rNextNextNext)) : (1U << rNextNextNext)));
			}
			rNextNext1 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNextNextNext == NoReg) {
			/* begin registerMaskFor:and:and: */
			nextRegisterMask1 = ((1U << rTop26) | (1U << rNext14)) | (1U << rNextNext1);
			rNextNextNext = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		assert(!(((rTop26 == NoReg)
 || ((rNext14 == NoReg)
 || ((rNextNext1 == NoReg)
 || (rNextNextNext == NoReg))))));
		secondLow1 = rTop26;
		secondHigh1 = rNext14;
		firstLow1 = rNextNext1;
		firstHigh1 = rNextNextNext;
		nativePopToRegsecondReg(ssNativeTop(), secondLow1, secondHigh1);
		ssNativePop(1);
		nativePopToRegsecondReg(ssNativeTop(), firstLow1, firstHigh1);
		ssNativePop(1);
		/* begin SubR:R: */
		genoperandoperand(SubRR, secondLow1, firstLow1);
		/* begin SubbR:R: */
		genoperandoperand(SubbRR, secondHigh1, firstHigh1);
		ssPushNativeRegistersecondRegister(firstLow1, firstHigh1);
		return 0;

	case 217:
		/* begin genLowcodeTruncate32To16 */
		rTop27 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop27 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop27 == NoReg) {
			rTop27 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop27 == NoReg)));
		value17 = rTop27;
		nativePopToReg(ssNativeTop(), value17);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction24 = genoperandoperand(AndCqR, 0xFFFF, value17);
		if (usesOutOfLineLiteral(anInstruction24)) {
			(anInstruction24->dependent = locateLiteral(0xFFFF));
		}
		ssPushNativeRegister(value17);
		return 0;

	case 218:
		/* begin genLowcodeTruncate32To8 */
		rTop28 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop28 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop28 == NoReg) {
			rTop28 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop28 == NoReg)));
		value18 = rTop28;
		nativePopToReg(ssNativeTop(), value18);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction25 = genoperandoperand(AndCqR, 0xFF, value18);
		if (usesOutOfLineLiteral(anInstruction25)) {
			(anInstruction25->dependent = locateLiteral(0xFF));
		}
		ssPushNativeRegister(value18);
		return 0;

	case 219:
		/* begin genLowcodeTruncate64To16 */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask16 = 0;
		rTop29 = (rNext16 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop29 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext16 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext16 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg14 = (rNext16 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask16 = ((reg14 < 0) ? (((usqInt)(1)) >> (-reg14)) : (1U << reg14));
			}
		}
		if (rTop29 == NoReg) {
			rTop29 = allocateRegNotConflictingWith(topRegistersMask16);
		}
		if (rNext16 == NoReg) {
			rNext16 = allocateRegNotConflictingWith(((rTop29 < 0) ? (((usqInt)(1)) >> (-rTop29)) : (1U << rTop29)));
		}
		assert(!(((rTop29 == NoReg)
 || (rNext16 == NoReg))));
		valueLow5 = rTop29;
		valueHigh5 = rNext16;
		nativePopToRegsecondReg(ssNativeTop(), valueLow5, valueHigh5);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction26 = genoperandoperand(AndCqR, 0xFFFF, valueLow5);
		if (usesOutOfLineLiteral(anInstruction26)) {
			(anInstruction26->dependent = locateLiteral(0xFFFF));
		}
		ssPushNativeRegister(valueLow5);
		return 0;

	case 220:
		/* begin genLowcodeTruncate64To32 */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask17 = 0;
		rTop30 = (rNext17 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop30 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext17 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext17 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg15 = (rNext17 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask17 = ((reg15 < 0) ? (((usqInt)(1)) >> (-reg15)) : (1U << reg15));
			}
		}
		if (rTop30 == NoReg) {
			rTop30 = allocateRegNotConflictingWith(topRegistersMask17);
		}
		if (rNext17 == NoReg) {
			rNext17 = allocateRegNotConflictingWith(((rTop30 < 0) ? (((usqInt)(1)) >> (-rTop30)) : (1U << rTop30)));
		}
		assert(!(((rTop30 == NoReg)
 || (rNext17 == NoReg))));
		valueLow6 = rTop30;
		valueHigh6 = rNext17;
		nativePopToRegsecondReg(ssNativeTop(), valueLow6, valueHigh6);
		ssNativePop(1);
		ssPushNativeRegister(valueLow6);
		return 0;

	case 221:
		/* begin genLowcodeTruncate64To8 */
		/* begin allocateRegistersForLowcodeInteger2ResultInteger: */
		topRegistersMask18 = 0;
		rTop31 = (rNext18 = NoReg);
		rResult5 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop31 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext18 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext18 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg16 = (rNext18 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask18 = ((reg16 < 0) ? (((usqInt)(1)) >> (-reg16)) : (1U << reg16));
			}
		}
		if (rTop31 == NoReg) {
			rTop31 = allocateRegNotConflictingWith(topRegistersMask18);
		}
		if (rNext18 == NoReg) {
			rNext18 = allocateRegNotConflictingWith(((rTop31 < 0) ? (((usqInt)(1)) >> (-rTop31)) : (1U << rTop31)));
		}
		assert(!(((rTop31 == NoReg)
 || (rNext18 == NoReg))));
		rResult5 = allocateFloatRegNotConflictingWith((1U << rTop31) | (1U << rNext18));
		assert(!((rResult5 == NoReg)));
		valueLow7 = rTop31;
		valueHigh7 = rNext18;
		result4 = rResult5;
		nativePopToRegsecondReg(ssNativeTop(), valueLow7, valueHigh7);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction28 = genoperandoperand(AndCqR, 0xFF, valueLow7);
		if (usesOutOfLineLiteral(anInstruction28)) {
			(anInstruction28->dependent = locateLiteral(0xFF));
		}
		ssPushNativeRegister(valueLow7);
		return 0;

	case 222:
		/* begin genLowcodeUdiv32 */
		topRegistersMask19 = 0;
		rTop32 = (rNext19 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop32 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext19 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext19 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg17 = (rNext19 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask19 = ((reg17 < 0) ? (((usqInt)(1)) >> (-reg17)) : (1U << reg17));
			}
		}
		if (rTop32 == NoReg) {
			rTop32 = allocateRegNotConflictingWith(topRegistersMask19);
		}
		if (rNext19 == NoReg) {
			rNext19 = allocateRegNotConflictingWith(((rTop32 < 0) ? (((usqInt)(1)) >> (-rTop32)) : (1U << rTop32)));
		}
		assert(!(((rTop32 == NoReg)
 || (rNext19 == NoReg))));
		second4 = rTop32;
		first9 = rNext19;
		nativePopToReg(ssNativeTop(), second4);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first9);
		ssNativePop(1);
		gDivRRQuoRem(second4, first9, first9, second4);
		ssPushNativeRegister(first9);
		return 0;

	case 223:
		/* begin genLowcodeUdiv64 */
		topRegistersMask20 = 0;
		rTop33 = (rNext20 = NoReg);
		rResult6 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop33 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext20 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext20 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg18 = (rNext20 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask20 = ((reg18 < 0) ? (((usqInt)(1)) >> (-reg18)) : (1U << reg18));
			}
		}
		if (rTop33 == NoReg) {
			rTop33 = allocateRegNotConflictingWith(topRegistersMask20);
		}
		if (rNext20 == NoReg) {
			rNext20 = allocateRegNotConflictingWith(((rTop33 < 0) ? (((usqInt)(1)) >> (-rTop33)) : (1U << rTop33)));
		}
		assert(!(((rTop33 == NoReg)
 || (rNext20 == NoReg))));
		rResult6 = allocateFloatRegNotConflictingWith((1U << rTop33) | (1U << rNext20));
		assert(!((rResult6 == NoReg)));
		second5 = rTop33;
		first10 = rNext20;
		result5 = rResult6;
		nativePopToReg(ssNativeTop(), second5);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first10);
		ssNativePop(1);
		abort();
		return 0;

	case 224:
		/* begin genLowcodeUint32Great */
		topRegistersMask21 = 0;
		rTop34 = (rNext21 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop34 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext21 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext21 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg19 = (rNext21 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask21 = ((reg19 < 0) ? (((usqInt)(1)) >> (-reg19)) : (1U << reg19));
			}
		}
		if (rTop34 == NoReg) {
			rTop34 = allocateRegNotConflictingWith(topRegistersMask21);
		}
		if (rNext21 == NoReg) {
			rNext21 = allocateRegNotConflictingWith(((rTop34 < 0) ? (((usqInt)(1)) >> (-rTop34)) : (1U << rTop34)));
		}
		assert(!(((rTop34 == NoReg)
 || (rNext21 == NoReg))));
		second6 = rTop34;
		first13 = rNext21;
		nativePopToReg(ssNativeTop(), second6);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first13);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((second6 == SPReg)));
		genoperandoperand(CmpRR, second6, first13);
		/* begin JumpBelowOrEqual: */
		falseJump = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction29 = genoperandoperand(MoveCqR, 1, first13);
		if (usesOutOfLineLiteral(anInstruction29)) {
			(anInstruction29->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		contJump = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction112 = genoperandoperand(MoveCqR, 0, first13);
		if (usesOutOfLineLiteral(anInstruction112)) {
			(anInstruction112->dependent = locateLiteral(0));
		}
		jmpTarget(contJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first13);
		return 0;

	case 225:
		/* begin genLowcodeUint32GreatEqual */
		topRegistersMask22 = 0;
		rTop35 = (rNext22 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop35 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext22 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext22 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg20 = (rNext22 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask22 = ((reg20 < 0) ? (((usqInt)(1)) >> (-reg20)) : (1U << reg20));
			}
		}
		if (rTop35 == NoReg) {
			rTop35 = allocateRegNotConflictingWith(topRegistersMask22);
		}
		if (rNext22 == NoReg) {
			rNext22 = allocateRegNotConflictingWith(((rTop35 < 0) ? (((usqInt)(1)) >> (-rTop35)) : (1U << rTop35)));
		}
		assert(!(((rTop35 == NoReg)
 || (rNext22 == NoReg))));
		second7 = rTop35;
		first14 = rNext22;
		nativePopToReg(ssNativeTop(), second7);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first14);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((second7 == SPReg)));
		genoperandoperand(CmpRR, second7, first14);
		/* begin JumpBelow: */
		falseJump1 = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction30 = genoperandoperand(MoveCqR, 1, first14);
		if (usesOutOfLineLiteral(anInstruction30)) {
			(anInstruction30->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		contJump1 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction113 = genoperandoperand(MoveCqR, 0, first14);
		if (usesOutOfLineLiteral(anInstruction113)) {
			(anInstruction113->dependent = locateLiteral(0));
		}
		jmpTarget(contJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first14);
		return 0;

	case 226:
		/* begin genLowcodeUint32Less */
		topRegistersMask23 = 0;
		rTop36 = (rNext23 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop36 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext23 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext23 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg21 = (rNext23 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask23 = ((reg21 < 0) ? (((usqInt)(1)) >> (-reg21)) : (1U << reg21));
			}
		}
		if (rTop36 == NoReg) {
			rTop36 = allocateRegNotConflictingWith(topRegistersMask23);
		}
		if (rNext23 == NoReg) {
			rNext23 = allocateRegNotConflictingWith(((rTop36 < 0) ? (((usqInt)(1)) >> (-rTop36)) : (1U << rTop36)));
		}
		assert(!(((rTop36 == NoReg)
 || (rNext23 == NoReg))));
		second8 = rTop36;
		first15 = rNext23;
		nativePopToReg(ssNativeTop(), second8);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first15);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((second8 == SPReg)));
		genoperandoperand(CmpRR, second8, first15);
		/* begin JumpAboveOrEqual: */
		falseJump2 = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction31 = genoperandoperand(MoveCqR, 1, first15);
		if (usesOutOfLineLiteral(anInstruction31)) {
			(anInstruction31->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		contJump2 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump2, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction114 = genoperandoperand(MoveCqR, 0, first15);
		if (usesOutOfLineLiteral(anInstruction114)) {
			(anInstruction114->dependent = locateLiteral(0));
		}
		jmpTarget(contJump2, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first15);
		return 0;

	case 227:
		/* begin genLowcodeUint32LessEqual */
		topRegistersMask24 = 0;
		rTop37 = (rNext24 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop37 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext24 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext24 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg22 = (rNext24 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask24 = ((reg22 < 0) ? (((usqInt)(1)) >> (-reg22)) : (1U << reg22));
			}
		}
		if (rTop37 == NoReg) {
			rTop37 = allocateRegNotConflictingWith(topRegistersMask24);
		}
		if (rNext24 == NoReg) {
			rNext24 = allocateRegNotConflictingWith(((rTop37 < 0) ? (((usqInt)(1)) >> (-rTop37)) : (1U << rTop37)));
		}
		assert(!(((rTop37 == NoReg)
 || (rNext24 == NoReg))));
		second9 = rTop37;
		first16 = rNext24;
		nativePopToReg(ssNativeTop(), second9);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first16);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((second9 == SPReg)));
		genoperandoperand(CmpRR, second9, first16);
		/* begin JumpAbove: */
		falseJump3 = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction32 = genoperandoperand(MoveCqR, 1, first16);
		if (usesOutOfLineLiteral(anInstruction32)) {
			(anInstruction32->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		contJump3 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump3, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction115 = genoperandoperand(MoveCqR, 0, first16);
		if (usesOutOfLineLiteral(anInstruction115)) {
			(anInstruction115->dependent = locateLiteral(0));
		}
		jmpTarget(contJump3, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first16);
		return 0;

	case 228:
		/* begin genLowcodeUint32ToFloat32 */
		rTop38 = NoReg;
		frResult = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop38 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop38 == NoReg) {
			rTop38 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((rTop38 == NoReg)
 || (frResult == NoReg))));
		value22 = rTop38;
		result6 = frResult;
		nativePopToReg(ssNativeTop(), value22);
		ssNativePop(1);
		/* begin ConvertR:Rs: */
		genoperandoperand(ConvertRRs, value22, result6);
		ssPushNativeRegisterSingleFloat(result6);
		return 0;

	case 229:
		/* begin genLowcodeUint32ToFloat64 */
		rTop39 = NoReg;
		frResult1 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop39 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop39 == NoReg) {
			rTop39 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult1 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((rTop39 == NoReg)
 || (frResult1 == NoReg))));
		value23 = rTop39;
		result7 = frResult1;
		nativePopToReg(ssNativeTop(), value23);
		ssNativePop(1);
		/* begin ConvertR:Rd: */
		genoperandoperand(ConvertRRd, value23, result7);
		ssPushNativeRegisterDoubleFloat(result7);
		return 0;

	case 230:
		/* begin genLowcodeUint64Great */
		topRegistersMask25 = 0;
		rTop40 = (rNext25 = NoReg);
		rResult7 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop40 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext25 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext25 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg23 = (rNext25 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask25 = ((reg23 < 0) ? (((usqInt)(1)) >> (-reg23)) : (1U << reg23));
			}
		}
		if (rTop40 == NoReg) {
			rTop40 = allocateRegNotConflictingWith(topRegistersMask25);
		}
		if (rNext25 == NoReg) {
			rNext25 = allocateRegNotConflictingWith(((rTop40 < 0) ? (((usqInt)(1)) >> (-rTop40)) : (1U << rTop40)));
		}
		assert(!(((rTop40 == NoReg)
 || (rNext25 == NoReg))));
		rResult7 = allocateFloatRegNotConflictingWith((1U << rTop40) | (1U << rNext25));
		assert(!((rResult7 == NoReg)));
		second10 = rTop40;
		first17 = rNext25;
		value24 = rResult7;
		nativePopToReg(ssNativeTop(), second10);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first17);
		ssNativePop(1);
		abort();
		return 0;

	case 231:
		/* begin genLowcodeUint64GreatEqual */
		topRegistersMask26 = 0;
		rTop41 = (rNext26 = NoReg);
		rResult8 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop41 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext26 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext26 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg24 = (rNext26 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask26 = ((reg24 < 0) ? (((usqInt)(1)) >> (-reg24)) : (1U << reg24));
			}
		}
		if (rTop41 == NoReg) {
			rTop41 = allocateRegNotConflictingWith(topRegistersMask26);
		}
		if (rNext26 == NoReg) {
			rNext26 = allocateRegNotConflictingWith(((rTop41 < 0) ? (((usqInt)(1)) >> (-rTop41)) : (1U << rTop41)));
		}
		assert(!(((rTop41 == NoReg)
 || (rNext26 == NoReg))));
		rResult8 = allocateFloatRegNotConflictingWith((1U << rTop41) | (1U << rNext26));
		assert(!((rResult8 == NoReg)));
		second11 = rTop41;
		first18 = rNext26;
		value25 = rResult8;
		nativePopToReg(ssNativeTop(), second11);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first18);
		ssNativePop(1);
		abort();
		return 0;

	case 232:
		/* begin genLowcodeUint64Less */
		topRegistersMask27 = 0;
		rTop42 = (rNext27 = NoReg);
		rResult9 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop42 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext27 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext27 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg25 = (rNext27 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask27 = ((reg25 < 0) ? (((usqInt)(1)) >> (-reg25)) : (1U << reg25));
			}
		}
		if (rTop42 == NoReg) {
			rTop42 = allocateRegNotConflictingWith(topRegistersMask27);
		}
		if (rNext27 == NoReg) {
			rNext27 = allocateRegNotConflictingWith(((rTop42 < 0) ? (((usqInt)(1)) >> (-rTop42)) : (1U << rTop42)));
		}
		assert(!(((rTop42 == NoReg)
 || (rNext27 == NoReg))));
		rResult9 = allocateFloatRegNotConflictingWith((1U << rTop42) | (1U << rNext27));
		assert(!((rResult9 == NoReg)));
		second12 = rTop42;
		first19 = rNext27;
		value26 = rResult9;
		nativePopToReg(ssNativeTop(), second12);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first19);
		ssNativePop(1);
		abort();
		return 0;

	case 233:
		/* begin genLowcodeUint64LessEqual */
		topRegistersMask28 = 0;
		rTop43 = (rNext28 = NoReg);
		rResult10 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop43 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext28 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext28 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg26 = (rNext28 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask28 = ((reg26 < 0) ? (((usqInt)(1)) >> (-reg26)) : (1U << reg26));
			}
		}
		if (rTop43 == NoReg) {
			rTop43 = allocateRegNotConflictingWith(topRegistersMask28);
		}
		if (rNext28 == NoReg) {
			rNext28 = allocateRegNotConflictingWith(((rTop43 < 0) ? (((usqInt)(1)) >> (-rTop43)) : (1U << rTop43)));
		}
		assert(!(((rTop43 == NoReg)
 || (rNext28 == NoReg))));
		rResult10 = allocateFloatRegNotConflictingWith((1U << rTop43) | (1U << rNext28));
		assert(!((rResult10 == NoReg)));
		second13 = rTop43;
		first20 = rNext28;
		value27 = rResult10;
		nativePopToReg(ssNativeTop(), second13);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first20);
		ssNativePop(1);
		abort();
		return 0;

	case 234:
		/* begin genLowcodeUint64ToFloat32 */
		rTop44 = NoReg;
		frResult2 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop44 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop44 == NoReg) {
			rTop44 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult2 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((rTop44 == NoReg)
 || (frResult2 == NoReg))));
		value28 = rTop44;
		result8 = frResult2;
		nativePopToReg(ssNativeTop(), value28);
		ssNativePop(1);
		abort();
		return 0;

	case 235:
		/* begin genLowcodeUint64ToFloat64 */
		rTop45 = NoReg;
		frResult3 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop45 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop45 == NoReg) {
			rTop45 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult3 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((rTop45 == NoReg)
 || (frResult3 == NoReg))));
		value29 = rTop45;
		result9 = frResult3;
		nativePopToReg(ssNativeTop(), value29);
		ssNativePop(1);
		abort();
		return 0;

	case 236:
		/* begin genLowcodeUmul32 */
		topRegistersMask29 = 0;
		rTop46 = (rNext29 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop46 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext29 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext29 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg27 = (rNext29 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask29 = ((reg27 < 0) ? (((usqInt)(1)) >> (-reg27)) : (1U << reg27));
			}
		}
		if (rTop46 == NoReg) {
			rTop46 = allocateRegNotConflictingWith(topRegistersMask29);
		}
		if (rNext29 == NoReg) {
			rNext29 = allocateRegNotConflictingWith(((rTop46 < 0) ? (((usqInt)(1)) >> (-rTop46)) : (1U << rTop46)));
		}
		assert(!(((rTop46 == NoReg)
 || (rNext29 == NoReg))));
		second14 = rTop46;
		first21 = rNext29;
		nativePopToReg(ssNativeTop(), second14);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first21);
		ssNativePop(1);
		/* begin MulR:R: */
		genMulRR(backEnd, second14, first21);
		ssPushNativeRegister(first21);
		return 0;

	case 237:
		/* begin genLowcodeUmul64 */
		topRegistersMask30 = 0;
		rTop47 = (rNext30 = NoReg);
		rResult14 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop47 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext30 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext30 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg28 = (rNext30 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask30 = ((reg28 < 0) ? (((usqInt)(1)) >> (-reg28)) : (1U << reg28));
			}
		}
		if (rTop47 == NoReg) {
			rTop47 = allocateRegNotConflictingWith(topRegistersMask30);
		}
		if (rNext30 == NoReg) {
			rNext30 = allocateRegNotConflictingWith(((rTop47 < 0) ? (((usqInt)(1)) >> (-rTop47)) : (1U << rTop47)));
		}
		assert(!(((rTop47 == NoReg)
 || (rNext30 == NoReg))));
		rResult14 = allocateFloatRegNotConflictingWith((1U << rTop47) | (1U << rNext30));
		assert(!((rResult14 == NoReg)));
		second15 = rTop47;
		first22 = rNext30;
		result10 = rResult14;
		nativePopToReg(ssNativeTop(), second15);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first22);
		ssNativePop(1);
		abort();
		return 0;

	case 238:
		return 0 /* genLowcodeUnlockRegisters */;

	case 239:
		/* begin genLowcodeUnlockVM */
		abort();
		return 0;

	case 240:
		/* begin genLowcodeUrem32 */
		topRegistersMask31 = 0;
		rTop48 = (rNext31 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop48 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext31 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext31 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg29 = (rNext31 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask31 = ((reg29 < 0) ? (((usqInt)(1)) >> (-reg29)) : (1U << reg29));
			}
		}
		if (rTop48 == NoReg) {
			rTop48 = allocateRegNotConflictingWith(topRegistersMask31);
		}
		if (rNext31 == NoReg) {
			rNext31 = allocateRegNotConflictingWith(((rTop48 < 0) ? (((usqInt)(1)) >> (-rTop48)) : (1U << rTop48)));
		}
		assert(!(((rTop48 == NoReg)
 || (rNext31 == NoReg))));
		second16 = rTop48;
		first23 = rNext31;
		nativePopToReg(ssNativeTop(), second16);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first23);
		ssNativePop(1);
		gDivRRQuoRem(second16, first23, second16, first23);
		ssPushNativeRegister(first23);
		return 0;

	case 241:
		/* begin genLowcodeUrem64 */
		topRegistersMask32 = 0;
		rTop49 = (rNext32 = NoReg);
		rResult15 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop49 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext32 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext32 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg30 = (rNext32 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask32 = ((reg30 < 0) ? (((usqInt)(1)) >> (-reg30)) : (1U << reg30));
			}
		}
		if (rTop49 == NoReg) {
			rTop49 = allocateRegNotConflictingWith(topRegistersMask32);
		}
		if (rNext32 == NoReg) {
			rNext32 = allocateRegNotConflictingWith(((rTop49 < 0) ? (((usqInt)(1)) >> (-rTop49)) : (1U << rTop49)));
		}
		assert(!(((rTop49 == NoReg)
 || (rNext32 == NoReg))));
		rResult15 = allocateFloatRegNotConflictingWith((1U << rTop49) | (1U << rNext32));
		assert(!((rResult15 == NoReg)));
		second17 = rTop49;
		first24 = rNext32;
		result11 = rResult15;
		nativePopToReg(ssNativeTop(), second17);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first24);
		ssNativePop(1);
		abort();
		return 0;

	case 242:
		/* begin genLowcodeXor32 */
		topRegistersMask33 = 0;
		rTop50 = (rNext33 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop50 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext33 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext33 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg31 = (rNext33 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask33 = ((reg31 < 0) ? (((usqInt)(1)) >> (-reg31)) : (1U << reg31));
			}
		}
		if (rTop50 == NoReg) {
			rTop50 = allocateRegNotConflictingWith(topRegistersMask33);
		}
		if (rNext33 == NoReg) {
			rNext33 = allocateRegNotConflictingWith(((rTop50 < 0) ? (((usqInt)(1)) >> (-rTop50)) : (1U << rTop50)));
		}
		assert(!(((rTop50 == NoReg)
 || (rNext33 == NoReg))));
		second18 = rTop50;
		first25 = rNext33;
		nativePopToReg(ssNativeTop(), second18);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first25);
		ssNativePop(1);
		/* begin XorR:R: */
		genoperandoperand(XorRR, second18, first25);
		ssPushNativeRegister(first25);
		return 0;

	case 243:
		/* begin genLowcodeXor64 */
		/* begin allocateRegistersForLowcodeInteger4: */
		rTop51 = (rNext34 = (rNextNext2 = (rNextNextNext1 = NoReg)));
		nativeValueIndex2 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop51 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext34 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext34 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
				rNext34 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex2));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
					rNextNext2 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex2));
				}
				nativeValueIndex2 += 1;
			}
		}
		if (rNextNext2 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
				rNextNext2 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex2));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
					rNextNextNext1 = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex2));
				}
				nativeValueIndex2 += 1;
			}
		}
		if (rNextNextNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
				rNextNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex2));
				nativeValueIndex2 += 1;
			}
		}
		if (rTop51 == NoReg) {
			nextRegisterMask2 = 0;
			if (rNext34 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask2 = ((rNext34 < 0) ? (((usqInt)(1)) >> (-rNext34)) : (1U << rNext34));
			}
			if (rNextNext2 != NoReg) {
				nextRegisterMask2 = nextRegisterMask2 | (((rNextNext2 < 0) ? (((usqInt)(1)) >> (-rNextNext2)) : (1U << rNextNext2)));
			}
			if (rNextNextNext1 != NoReg) {
				nextRegisterMask2 = nextRegisterMask2 | (((rNextNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNextNext1)) : (1U << rNextNextNext1)));
			}
			rTop51 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		if (rNext34 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask2 = ((rTop51 < 0) ? (((usqInt)(1)) >> (-rTop51)) : (1U << rTop51));
			if (rNextNext2 != NoReg) {
				nextRegisterMask2 = nextRegisterMask2 | (((rNextNext2 < 0) ? (((usqInt)(1)) >> (-rNextNext2)) : (1U << rNextNext2)));
			}
			if (rNextNextNext1 != NoReg) {
				nextRegisterMask2 = nextRegisterMask2 | (((rNextNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNextNext1)) : (1U << rNextNextNext1)));
			}
			rNext34 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		if (rNextNext2 == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask2 = (1U << rTop51) | (1U << rNext34);
			if (rNextNextNext1 != NoReg) {
				nextRegisterMask2 = nextRegisterMask2 | (((rNextNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNextNext1)) : (1U << rNextNextNext1)));
			}
			rNextNext2 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		if (rNextNextNext1 == NoReg) {
			/* begin registerMaskFor:and:and: */
			nextRegisterMask2 = ((1U << rTop51) | (1U << rNext34)) | (1U << rNextNext2);
			rNextNextNext1 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		assert(!(((rTop51 == NoReg)
 || ((rNext34 == NoReg)
 || ((rNextNext2 == NoReg)
 || (rNextNextNext1 == NoReg))))));
		secondLow9 = rTop51;
		secondHigh9 = rNext34;
		firstLow9 = rNextNext2;
		firstHigh9 = rNextNextNext1;
		nativePopToRegsecondReg(ssNativeTop(), secondLow9, secondHigh9);
		ssNativePop(1);
		nativePopToRegsecondReg(ssNativeTop(), firstLow9, firstHigh9);
		ssNativePop(1);
		/* begin XorR:R: */
		genoperandoperand(XorRR, secondLow9, firstLow9);
		/* begin XorR:R: */
		genoperandoperand(XorRR, secondHigh9, firstHigh9);
		ssPushNativeRegistersecondRegister(firstLow9, firstHigh9);
		return 0;

	case 244:
		/* begin genLowcodeZeroExtend32From16 */
		rTop52 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop52 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop52 == NoReg) {
			rTop52 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop52 == NoReg)));
		value30 = rTop52;
		nativePopToReg(ssNativeTop(), value30);
		ssNativePop(1);
		/* begin ZeroExtend16R:R: */
		if (value30 == value30) {
			/* begin LogicalShiftLeftCq:R: */
			first27 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, value30);
		}
		else {
			/* begin MoveR:R: */
			first27 = genoperandoperand(MoveRR, value30, value30);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, value30);
		}
		/* begin LogicalShiftRightCq:R: */
		genoperandoperand(LogicalShiftRightCqR, (BytesPerWord * 8) - 16, value30);
		goto l214;
		genoperandoperand(ZeroExtend16RR, value30, value30);
	l214:	/* end ZeroExtend16R:R: */;
		ssPushNativeRegister(value30);
		return 0;

	case 245:
		/* begin genLowcodeZeroExtend32From8 */
		rTop53 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop53 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop53 == NoReg) {
			rTop53 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop53 == NoReg)));
		value31 = rTop53;
		nativePopToReg(ssNativeTop(), value31);
		ssNativePop(1);
		/* begin ZeroExtend8R:R: */
		if (value31 == value31) {
			/* begin LogicalShiftLeftCq:R: */
			first28 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, value31);
		}
		else {
			/* begin MoveR:R: */
			first28 = genoperandoperand(MoveRR, value31, value31);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, value31);
		}
		/* begin LogicalShiftRightCq:R: */
		genoperandoperand(LogicalShiftRightCqR, (BytesPerWord * 8) - 8, value31);
		goto l220;
		genoperandoperand(ZeroExtend8RR, value31, value31);
	l220:	/* end ZeroExtend8R:R: */;
		ssPushNativeRegister(value31);
		return 0;

	case 246:
		/* begin genLowcodeZeroExtend64From16 */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask35 = 0;
		rTop54 = (rNext35 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop54 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext35 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext35 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg33 = (rNext35 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask35 = ((reg33 < 0) ? (((usqInt)(1)) >> (-reg33)) : (1U << reg33));
			}
		}
		if (rTop54 == NoReg) {
			rTop54 = allocateRegNotConflictingWith(topRegistersMask35);
		}
		if (rNext35 == NoReg) {
			rNext35 = allocateRegNotConflictingWith(((rTop54 < 0) ? (((usqInt)(1)) >> (-rTop54)) : (1U << rTop54)));
		}
		assert(!(((rTop54 == NoReg)
 || (rNext35 == NoReg))));
		valueLow10 = rTop54;
		valueHigh10 = rNext35;
		nativePopToRegsecondReg(ssNativeTop(), valueLow10, valueHigh10);
		ssNativePop(1);
		/* begin ZeroExtend16R:R: */
		if (valueLow10 == valueLow10) {
			/* begin LogicalShiftLeftCq:R: */
			first29 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, valueLow10);
		}
		else {
			/* begin MoveR:R: */
			first29 = genoperandoperand(MoveRR, valueLow10, valueLow10);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, valueLow10);
		}
		/* begin LogicalShiftRightCq:R: */
		genoperandoperand(LogicalShiftRightCqR, (BytesPerWord * 8) - 16, valueLow10);
		goto l230;
		genoperandoperand(ZeroExtend16RR, valueLow10, valueLow10);
	l230:	/* end ZeroExtend16R:R: */;
		/* begin checkQuickConstant:forInstruction: */
		anInstruction33 = genoperandoperand(MoveCqR, 0, valueHigh10);
		if (usesOutOfLineLiteral(anInstruction33)) {
			(anInstruction33->dependent = locateLiteral(0));
		}
		ssPushNativeRegistersecondRegister(valueLow10, valueHigh10);
		return 0;

	default:
		return genLowcodeUnaryInlinePrimitive5(prim);

	}
	return 0;
}


/*	Lowcode instruction generator dispatch */

	/* StackToRegisterMappingCogit>>#genLowcodeUnaryInlinePrimitive5: */
static sqInt NoDbgRegParms
genLowcodeUnaryInlinePrimitive5(sqInt prim)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *first2;
    sqInt reg;
    sqInt resultHigh;
    sqInt resultLow;
    sqInt rNext;
    sqInt rResult;
    sqInt rResult2;
    sqInt rTop;
    sqInt rTop2;
    sqInt topRegistersMask;
    sqInt value;
    sqInt valueHigh;
    sqInt valueLow;

	switch (prim) {
	case 247:
		/* begin genLowcodeZeroExtend64From32 */
		/* begin allocateRegistersForLowcodeIntegerResultInteger2: */
		rTop = NoReg;
		rResult = (rResult = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop == NoReg) {
			rTop = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult = allocateRegNotConflictingWith(((rTop < 0) ? (((usqInt)(1)) >> (-rTop)) : (1U << rTop)));
		rResult2 = allocateRegNotConflictingWith((1U << rTop) | (1U << rResult));
		assert(!(((rTop == NoReg)
 || ((rResult == NoReg)
 || (rResult2 == NoReg)))));
		value = rTop;
		resultLow = rResult;
		resultHigh = rResult2;
		nativePopToReg(ssNativeTop(), value);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value, resultLow);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, 0, resultHigh);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(0));
		}
		ssPushNativeRegistersecondRegister(resultLow, resultHigh);
		return 0;

	case 0xF8:
		/* begin genLowcodeZeroExtend64From8 */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask = 0;
		rTop2 = (rNext = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop2 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg = (rNext = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask = ((reg < 0) ? (((usqInt)(1)) >> (-reg)) : (1U << reg));
			}
		}
		if (rTop2 == NoReg) {
			rTop2 = allocateRegNotConflictingWith(topRegistersMask);
		}
		if (rNext == NoReg) {
			rNext = allocateRegNotConflictingWith(((rTop2 < 0) ? (((usqInt)(1)) >> (-rTop2)) : (1U << rTop2)));
		}
		assert(!(((rTop2 == NoReg)
 || (rNext == NoReg))));
		valueLow = rTop2;
		valueHigh = rNext;
		nativePopToRegsecondReg(ssNativeTop(), valueLow, valueHigh);
		ssNativePop(1);
		/* begin ZeroExtend8R:R: */
		if (valueLow == valueLow) {
			/* begin LogicalShiftLeftCq:R: */
			first2 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, valueLow);
		}
		else {
			/* begin MoveR:R: */
			first2 = genoperandoperand(MoveRR, valueLow, valueLow);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, valueLow);
		}
		/* begin LogicalShiftRightCq:R: */
		genoperandoperand(LogicalShiftRightCqR, (BytesPerWord * 8) - 8, valueLow);
		goto l17;
		genoperandoperand(ZeroExtend8RR, valueLow, valueLow);
	l17:	/* end ZeroExtend8R:R: */;
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(MoveCqR, 0, valueHigh);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(0));
		}
		ssPushNativeRegistersecondRegister(valueLow, valueHigh);
		return 0;

	default:
		return EncounteredUnknownBytecode;

	}
	return 0;
}


/*	Lowcode instruction generator dispatch */

	/* StackToRegisterMappingCogit>>#genLowcodeUnaryInlinePrimitive: */
static sqInt NoDbgRegParms
genLowcodeUnaryInlinePrimitive(sqInt prim)
{
    AbstractInstruction *abstractInstruction;
    sqInt address;
    sqInt address1;
    sqInt alignment;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction110;
    AbstractInstruction *anInstruction111;
    AbstractInstruction *anInstruction112;
    AbstractInstruction *anInstruction113;
    AbstractInstruction *anInstruction114;
    AbstractInstruction *anInstruction115;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction18;
    AbstractInstruction *anInstruction19;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction20;
    AbstractInstruction *anInstruction21;
    AbstractInstruction *anInstruction22;
    AbstractInstruction *anInstruction23;
    AbstractInstruction *anInstruction24;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt base;
    sqInt base1;
    sqInt check;
    AbstractInstruction *contJump;
    AbstractInstruction *contJump1;
    AbstractInstruction *contJump10;
    AbstractInstruction *contJump11;
    AbstractInstruction *contJump2;
    AbstractInstruction *contJump3;
    AbstractInstruction *contJump4;
    AbstractInstruction *contJump5;
    AbstractInstruction *contJump6;
    AbstractInstruction *contJump7;
    AbstractInstruction *contJump8;
    AbstractInstruction *contJump9;
    sqInt dup2;
    sqInt dup21;
    sqInt dup22;
    sqInt dup24;
    sqInt dup2High;
    sqInt dup2Low;
    sqInt expectedSession;
    AbstractInstruction *falseJump;
    AbstractInstruction *falseJump1;
    AbstractInstruction *falseJump10;
    AbstractInstruction *falseJump11;
    AbstractInstruction *falseJump2;
    AbstractInstruction *falseJump3;
    AbstractInstruction *falseJump4;
    AbstractInstruction *falseJump5;
    AbstractInstruction *falseJump6;
    AbstractInstruction *falseJump7;
    AbstractInstruction *falseJump8;
    AbstractInstruction *falseJump9;
    sqInt first;
    sqInt first10;
    sqInt first11;
    sqInt first12;
    sqInt first13;
    sqInt first14;
    sqInt first15;
    sqInt first16;
    sqInt first17;
    sqInt first18;
    sqInt first19;
    sqInt first2;
    sqInt first20;
    sqInt first21;
    sqInt first22;
    sqInt first23;
    sqInt first24;
    sqInt first25;
    sqInt first4;
    sqInt first5;
    sqInt first6;
    sqInt first7;
    sqInt first8;
    sqInt firstHigh;
    sqInt firstHigh1;
    sqInt firstLow;
    sqInt firstLow1;
    sqInt first9;
    sqInt frNext;
    sqInt frNext1;
    sqInt frNext10;
    sqInt frNext11;
    sqInt frNext2;
    sqInt frNext3;
    sqInt frNext4;
    sqInt frNext5;
    sqInt frNext6;
    sqInt frNext7;
    sqInt frNext8;
    sqInt frNext9;
    sqInt frResult;
    sqInt frResult1;
    sqInt frResult2;
    sqInt frResult3;
    sqInt frTop;
    sqInt frTop1;
    sqInt frTop10;
    sqInt frTop11;
    sqInt frTop12;
    sqInt frTop13;
    sqInt frTop14;
    sqInt frTop15;
    sqInt frTop16;
    sqInt frTop17;
    sqInt frTop18;
    sqInt frTop19;
    sqInt frTop2;
    sqInt frTop20;
    sqInt frTop21;
    sqInt frTop22;
    sqInt frTop3;
    sqInt frTop4;
    sqInt frTop5;
    sqInt frTop6;
    sqInt frTop7;
    sqInt frTop8;
    sqInt frTop9;
    sqInt function;
    sqInt index;
    sqInt index1;
    sqInt nativeValueIndex;
    sqInt nativeValueIndex1;
    sqInt nativeValueIndex2;
    sqInt nativeValueIndex3;
    sqInt nativeValueIndex4;
    sqInt newValue;
    sqInt nextRegisterMask;
    sqInt nextRegisterMask1;
    sqInt nextRegisterMask2;
    sqInt nextRegisterMask3;
    sqInt nextRegisterMask4;
    sqInt offset;
    sqInt offset1;
    sqInt oldValue;
    sqInt pointerValue;
    sqInt reg;
    sqInt reg10;
    sqInt reg11;
    sqInt reg12;
    sqInt reg13;
    sqInt reg14;
    sqInt reg15;
    sqInt reg16;
    sqInt reg17;
    sqInt reg18;
    sqInt reg19;
    sqInt reg2;
    sqInt reg20;
    sqInt reg21;
    sqInt reg22;
    sqInt reg23;
    sqInt reg24;
    sqInt reg25;
    sqInt reg26;
    sqInt reg27;
    sqInt reg28;
    sqInt reg29;
    sqInt reg3;
    sqInt reg5;
    sqInt reg6;
    sqInt reg7;
    sqInt reg8;
    sqInt registerID;
    sqInt reg9;
    sqInt result;
    sqInt result1;
    sqInt result2;
    sqInt result3;
    sqInt result4;
    sqInt result5;
    sqInt result6;
    sqInt result7;
    sqInt result8;
    sqInt rNext;
    sqInt rNext10;
    sqInt rNext12;
    sqInt rNext13;
    sqInt rNext14;
    sqInt rNext15;
    sqInt rNext16;
    sqInt rNext17;
    sqInt rNext18;
    sqInt rNext19;
    sqInt rNext2;
    sqInt rNext20;
    sqInt rNext21;
    sqInt rNext22;
    sqInt rNext3;
    sqInt rNext4;
    sqInt rNext5;
    sqInt rNext6;
    sqInt rNext7;
    sqInt rNext8;
    sqInt rNextNext;
    sqInt rNextNext1;
    sqInt rNextNext2;
    sqInt rNextNext3;
    sqInt rNextNext4;
    sqInt rNextNextNext;
    sqInt rNextNextNext1;
    sqInt rNextNextNext2;
    sqInt rNextNextNext3;
    sqInt rNext9;
    sqInt rResult;
    sqInt rResult1;
    sqInt rResult10;
    sqInt rResult12;
    sqInt rResult13;
    sqInt rResult14;
    sqInt rResult15;
    sqInt rResult16;
    sqInt rResult17;
    sqInt rResult18;
    sqInt rResult19;
    sqInt rResult2;
    sqInt rResult20;
    sqInt rResult21;
    sqInt rResult22;
    sqInt rResult23;
    sqInt rResult24;
    sqInt rResult3;
    sqInt rResult4;
    sqInt rResult5;
    sqInt rResult6;
    sqInt rResult7;
    sqInt rResult8;
    sqInt rResult9;
    sqInt rTop;
    sqInt rTop10;
    sqInt rTop13;
    sqInt rTop14;
    sqInt rTop15;
    sqInt rTop17;
    sqInt rTop18;
    sqInt rTop19;
    sqInt rTop2;
    sqInt rTop20;
    sqInt rTop21;
    sqInt rTop22;
    sqInt rTop23;
    sqInt rTop24;
    sqInt rTop25;
    sqInt rTop26;
    sqInt rTop27;
    sqInt rTop3;
    sqInt rTop4;
    sqInt rTop5;
    sqInt rTop6;
    sqInt rTop7;
    sqInt rTop8;
    sqInt rTop9;
    sqInt scale;
    sqInt scale1;
    sqInt second;
    sqInt second10;
    sqInt second11;
    sqInt second12;
    sqInt second13;
    sqInt second14;
    sqInt second15;
    sqInt second16;
    sqInt second17;
    sqInt second18;
    sqInt second19;
    sqInt second2;
    sqInt second20;
    sqInt second21;
    sqInt second22;
    sqInt second23;
    sqInt second24;
    sqInt second25;
    sqInt second4;
    sqInt second5;
    sqInt second6;
    sqInt second7;
    sqInt second8;
    sqInt secondHigh;
    sqInt secondHigh1;
    sqInt secondLow;
    sqInt secondLow1;
    sqInt second9;
    sqInt shiftAmount;
    sqInt shiftAmount1;
    sqInt singleFloatValue;
    sqInt size;
    sqInt sizeHigh;
    sqInt sizeLow;
    sqInt topRegistersMask;
    sqInt topRegistersMask10;
    sqInt topRegistersMask11;
    sqInt topRegistersMask12;
    sqInt topRegistersMask13;
    sqInt topRegistersMask14;
    sqInt topRegistersMask15;
    sqInt topRegistersMask16;
    sqInt topRegistersMask17;
    sqInt topRegistersMask18;
    sqInt topRegistersMask19;
    sqInt topRegistersMask2;
    sqInt topRegistersMask20;
    sqInt topRegistersMask21;
    sqInt topRegistersMask22;
    sqInt topRegistersMask23;
    sqInt topRegistersMask24;
    sqInt topRegistersMask25;
    sqInt topRegistersMask26;
    sqInt topRegistersMask27;
    sqInt topRegistersMask28;
    sqInt topRegistersMask29;
    sqInt topRegistersMask3;
    sqInt topRegistersMask30;
    sqInt topRegistersMask31;
    sqInt topRegistersMask32;
    sqInt topRegistersMask5;
    sqInt topRegistersMask6;
    sqInt topRegistersMask7;
    sqInt topRegistersMask8;
    sqInt topRegistersMask9;
    sqInt value;
    sqInt value1;
    sqInt value10;
    sqInt value11;
    sqInt value12;
    sqInt value13;
    sqInt value14;
    sqInt value15;
    sqInt value16;
    sqInt value17;
    sqInt value18;
    sqInt value19;
    sqInt value2;
    sqInt value20;
    sqInt value21;
    sqInt value22;
    sqInt value23;
    sqInt value24;
    sqInt value25;
    sqInt value26;
    sqInt value3;
    sqInt value4;
    sqInt value5;
    sqInt value7;
    sqInt value8;
    sqInt valueHigh1;
    sqInt valueLow1;
    sqInt value9;

	switch (prim) {
	case 0:
		/* begin genLowcodeAdd32 */
		topRegistersMask = 0;
		rTop = (rNext = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg = (rNext = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask = ((reg < 0) ? (((usqInt)(1)) >> (-reg)) : (1U << reg));
			}
		}
		if (rTop == NoReg) {
			rTop = allocateRegNotConflictingWith(topRegistersMask);
		}
		if (rNext == NoReg) {
			rNext = allocateRegNotConflictingWith(((rTop < 0) ? (((usqInt)(1)) >> (-rTop)) : (1U << rTop)));
		}
		assert(!(((rTop == NoReg)
 || (rNext == NoReg))));
		second = rTop;
		first = rNext;
		nativePopToReg(ssNativeTop(), second);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first);
		ssNativePop(1);
		/* begin AddR:R: */
		genoperandoperand(AddRR, second, first);
		ssPushNativeRegister(first);
		return 0;

	case 1:
		/* begin genLowcodeAdd64 */
		/* begin allocateRegistersForLowcodeInteger4: */
		rTop2 = (rNext2 = (rNextNext = (rNextNextNext = NoReg)));
		nativeValueIndex = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop2 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext2 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext2 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNext2 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
					rNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				}
				nativeValueIndex += 1;
			}
		}
		if (rNextNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
					rNextNextNext = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex));
				}
				nativeValueIndex += 1;
			}
		}
		if (rNextNextNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNextNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				nativeValueIndex += 1;
			}
		}
		if (rTop2 == NoReg) {
			nextRegisterMask = 0;
			if (rNext2 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask = ((rNext2 < 0) ? (((usqInt)(1)) >> (-rNext2)) : (1U << rNext2));
			}
			if (rNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNext < 0) ? (((usqInt)(1)) >> (-rNextNext)) : (1U << rNextNext)));
			}
			if (rNextNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNextNext < 0) ? (((usqInt)(1)) >> (-rNextNextNext)) : (1U << rNextNextNext)));
			}
			rTop2 = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNext2 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask = ((rTop2 < 0) ? (((usqInt)(1)) >> (-rTop2)) : (1U << rTop2));
			if (rNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNext < 0) ? (((usqInt)(1)) >> (-rNextNext)) : (1U << rNextNext)));
			}
			if (rNextNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNextNext < 0) ? (((usqInt)(1)) >> (-rNextNextNext)) : (1U << rNextNextNext)));
			}
			rNext2 = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNextNext == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask = (1U << rTop2) | (1U << rNext2);
			if (rNextNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNextNext < 0) ? (((usqInt)(1)) >> (-rNextNextNext)) : (1U << rNextNextNext)));
			}
			rNextNext = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNextNextNext == NoReg) {
			/* begin registerMaskFor:and:and: */
			nextRegisterMask = ((1U << rTop2) | (1U << rNext2)) | (1U << rNextNext);
			rNextNextNext = allocateRegNotConflictingWith(nextRegisterMask);
		}
		assert(!(((rTop2 == NoReg)
 || ((rNext2 == NoReg)
 || ((rNextNext == NoReg)
 || (rNextNextNext == NoReg))))));
		secondLow = rTop2;
		secondHigh = rNext2;
		firstLow = rNextNext;
		firstHigh = rNextNextNext;
		nativePopToRegsecondReg(ssNativeTop(), secondLow, secondHigh);
		ssNativePop(1);
		nativePopToRegsecondReg(ssNativeTop(), firstLow, firstHigh);
		ssNativePop(1);
		/* begin AddR:R: */
		genoperandoperand(AddRR, secondLow, firstLow);
		/* begin AddcR:R: */
		genoperandoperand(AddcRR, secondHigh, firstHigh);
		ssPushNativeRegistersecondRegister(firstLow, firstHigh);
		return 0;

	case 2:
		/* begin genLowcodeAlloca32 */
		rTop3 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop3 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop3 == NoReg) {
			rTop3 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop3 == NoReg)));
		size = rTop3;
		nativePopToReg(ssNativeTop(), size);
		ssNativePop(1);
		/* begin MoveAw:R: */
		address = nativeStackPointerAddress();
		/* begin gen:literal:operand: */
		checkLiteralforInstruction(address, genoperandoperand(MoveAwR, address, TempReg));
		/* begin SubR:R: */
		genoperandoperand(SubRR, size, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(AndCqR, -16, TempReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(-16));
		}
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, TempReg, size);
		/* begin MoveR:Aw: */
		address1 = nativeStackPointerAddress();
		/* begin gen:operand:literal: */
		checkLiteralforInstruction(address1, genoperandoperand(MoveRAw, size, address1));
		ssPushNativeRegister(size);
		return 0;

	case 3:
		/* begin genLowcodeAlloca64 */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask2 = 0;
		rTop4 = (rNext3 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop4 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext3 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext3 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg2 = (rNext3 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask2 = ((reg2 < 0) ? (((usqInt)(1)) >> (-reg2)) : (1U << reg2));
			}
		}
		if (rTop4 == NoReg) {
			rTop4 = allocateRegNotConflictingWith(topRegistersMask2);
		}
		if (rNext3 == NoReg) {
			rNext3 = allocateRegNotConflictingWith(((rTop4 < 0) ? (((usqInt)(1)) >> (-rTop4)) : (1U << rTop4)));
		}
		assert(!(((rTop4 == NoReg)
 || (rNext3 == NoReg))));
		sizeLow = rTop4;
		sizeHigh = rNext3;
		nativePopToRegsecondReg(ssNativeTop(), sizeLow, sizeHigh);
		ssNativePop(1);
		/* begin SubR:R: */
		genoperandoperand(SubRR, sizeLow, SPReg);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, SPReg, sizeLow);
		ssPushNativeRegister(sizeLow);
		return 0;

	case 4:
		/* begin genLowcodeAnd32 */
		topRegistersMask3 = 0;
		rTop5 = (rNext4 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop5 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext4 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext4 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg3 = (rNext4 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask3 = ((reg3 < 0) ? (((usqInt)(1)) >> (-reg3)) : (1U << reg3));
			}
		}
		if (rTop5 == NoReg) {
			rTop5 = allocateRegNotConflictingWith(topRegistersMask3);
		}
		if (rNext4 == NoReg) {
			rNext4 = allocateRegNotConflictingWith(((rTop5 < 0) ? (((usqInt)(1)) >> (-rTop5)) : (1U << rTop5)));
		}
		assert(!(((rTop5 == NoReg)
 || (rNext4 == NoReg))));
		second2 = rTop5;
		first2 = rNext4;
		nativePopToReg(ssNativeTop(), second2);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first2);
		ssNativePop(1);
		/* begin AndR:R: */
		genoperandoperand(AndRR, second2, first2);
		ssPushNativeRegister(first2);
		return 0;

	case 5:
		/* begin genLowcodeAnd64 */
		/* begin allocateRegistersForLowcodeInteger4: */
		rTop6 = (rNext5 = (rNextNext1 = (rNextNextNext1 = NoReg)));
		nativeValueIndex1 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop6 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext5 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext5 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNext5 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
					rNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				}
				nativeValueIndex1 += 1;
			}
		}
		if (rNextNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
					rNextNextNext1 = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1));
				}
				nativeValueIndex1 += 1;
			}
		}
		if (rNextNextNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNextNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				nativeValueIndex1 += 1;
			}
		}
		if (rTop6 == NoReg) {
			nextRegisterMask1 = 0;
			if (rNext5 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask1 = ((rNext5 < 0) ? (((usqInt)(1)) >> (-rNext5)) : (1U << rNext5));
			}
			if (rNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNext1)) : (1U << rNextNext1)));
			}
			if (rNextNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNextNext1)) : (1U << rNextNextNext1)));
			}
			rTop6 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNext5 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask1 = ((rTop6 < 0) ? (((usqInt)(1)) >> (-rTop6)) : (1U << rTop6));
			if (rNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNext1)) : (1U << rNextNext1)));
			}
			if (rNextNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNextNext1)) : (1U << rNextNextNext1)));
			}
			rNext5 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNextNext1 == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask1 = (1U << rTop6) | (1U << rNext5);
			if (rNextNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNextNext1)) : (1U << rNextNextNext1)));
			}
			rNextNext1 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNextNextNext1 == NoReg) {
			/* begin registerMaskFor:and:and: */
			nextRegisterMask1 = ((1U << rTop6) | (1U << rNext5)) | (1U << rNextNext1);
			rNextNextNext1 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		assert(!(((rTop6 == NoReg)
 || ((rNext5 == NoReg)
 || ((rNextNext1 == NoReg)
 || (rNextNextNext1 == NoReg))))));
		secondLow1 = rTop6;
		secondHigh1 = rNext5;
		firstLow1 = rNextNext1;
		firstHigh1 = rNextNextNext1;
		nativePopToRegsecondReg(ssNativeTop(), secondLow1, secondHigh1);
		ssNativePop(1);
		nativePopToRegsecondReg(ssNativeTop(), firstLow1, firstHigh1);
		ssNativePop(1);
		/* begin AndR:R: */
		genoperandoperand(AndRR, secondLow1, firstLow1);
		/* begin AndR:R: */
		genoperandoperand(AndRR, secondHigh1, firstHigh1);
		ssPushNativeRegistersecondRegister(firstLow1, firstHigh1);
		return 0;

	case 6:
		/* begin genLowcodeArithmeticRightShift32 */
		topRegistersMask5 = 0;
		rTop7 = (rNext6 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop7 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext6 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext6 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg5 = (rNext6 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask5 = ((reg5 < 0) ? (((usqInt)(1)) >> (-reg5)) : (1U << reg5));
			}
		}
		if (rTop7 == NoReg) {
			rTop7 = allocateRegNotConflictingWith(topRegistersMask5);
		}
		if (rNext6 == NoReg) {
			rNext6 = allocateRegNotConflictingWith(((rTop7 < 0) ? (((usqInt)(1)) >> (-rTop7)) : (1U << rTop7)));
		}
		assert(!(((rTop7 == NoReg)
 || (rNext6 == NoReg))));
		shiftAmount = rTop7;
		value = rNext6;
		nativePopToReg(ssNativeTop(), shiftAmount);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), value);
		ssNativePop(1);
		/* begin ArithmeticShiftRightR:R: */
		genoperandoperand(ArithmeticShiftRightRR, shiftAmount, value);
		ssPushNativeRegister(value);
		return 0;

	case 7:
		/* begin genLowcodeArithmeticRightShift64 */
		topRegistersMask6 = 0;
		rTop8 = (rNext7 = NoReg);
		rResult = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop8 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext7 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext7 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg6 = (rNext7 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask6 = ((reg6 < 0) ? (((usqInt)(1)) >> (-reg6)) : (1U << reg6));
			}
		}
		if (rTop8 == NoReg) {
			rTop8 = allocateRegNotConflictingWith(topRegistersMask6);
		}
		if (rNext7 == NoReg) {
			rNext7 = allocateRegNotConflictingWith(((rTop8 < 0) ? (((usqInt)(1)) >> (-rTop8)) : (1U << rTop8)));
		}
		assert(!(((rTop8 == NoReg)
 || (rNext7 == NoReg))));
		rResult = allocateFloatRegNotConflictingWith((1U << rTop8) | (1U << rNext7));
		assert(!((rResult == NoReg)));
		shiftAmount1 = rTop8;
		value1 = rNext7;
		result = rResult;
		nativePopToReg(ssNativeTop(), shiftAmount1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), value1);
		ssNativePop(1);
		abort();
		return 0;

	case 8:
		/* begin genLowcodeBeginCall */
		alignment = extA;
		beginHighLevelCall(alignment);
		extA = 0;
		return 0;

	case 9:
		/* begin genLowcodeCallArgumentFloat32 */
		nativeStackPopToReg(ssNativeTop(), DPFPReg0);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction2 = genoperandoperandoperand(MoveRsM32r, DPFPReg0, -BytesPerWord, SPReg);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(-BytesPerWord));
		}
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(SubCqR, BytesPerWord, SPReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(BytesPerWord));
		}
		currentCallCleanUpSize += BytesPerWord;
		return 0;

	case 10:
		/* begin genLowcodeCallArgumentFloat64 */
		nativeStackPopToReg(ssNativeTop(), DPFPReg0);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction3 = genoperandoperandoperand(MoveRdM64r, DPFPReg0, -8, SPReg);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral(-8));
		}
		/* begin checkQuickConstant:forInstruction: */
		anInstruction11 = genoperandoperand(SubCqR, 8, SPReg);
		if (usesOutOfLineLiteral(anInstruction11)) {
			(anInstruction11->dependent = locateLiteral(8));
		}
		currentCallCleanUpSize += 8;
		return 0;

	case 11:
		/* begin genLowcodeCallArgumentInt32 */
		nativeStackPopToReg(ssNativeTop(), TempReg);
		ssNativePop(1);
		/* begin PushR: */
		genoperand(PushR, TempReg);
		currentCallCleanUpSize += BytesPerWord;
		return 0;

	case 12:
		/* begin genLowcodeCallArgumentInt64 */
		nativeStackPopToRegsecondReg(ssNativeTop(), TempReg, ReceiverResultReg);
		ssNativePop(1);
		/* begin PushR: */
		genoperand(PushR, TempReg);
		/* begin PushR: */
		genoperand(PushR, ReceiverResultReg);
		currentCallCleanUpSize += 8;
		return 0;

	case 13:
		/* begin genLowcodeCallArgumentPointer */
		nativeStackPopToReg(ssNativeTop(), TempReg);
		ssNativePop(1);
		/* begin PushR: */
		genoperand(PushR, TempReg);
		currentCallCleanUpSize += BytesPerWord;
		return 0;

	case 14:
		/* begin genLowcodeCallArgumentSpace */
		anInstruction4 = genoperandoperand(SubCqR, extA, SPReg);
		if (usesOutOfLineLiteral(anInstruction4)) {
			(anInstruction4->dependent = locateLiteral(extA));
		}
		currentCallCleanUpSize += extA;
		extA = 0;
		return 0;

	case 15:
		/* begin genLowcodeCallArgumentStructure */
		nativeStackPopToReg(ssNativeTop(), TempReg);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction5 = genoperandoperand(SubCqR, extA, SPReg);
		if (usesOutOfLineLiteral(anInstruction5)) {
			(anInstruction5->dependent = locateLiteral(extA));
		}

		/* Copy the structure */
		currentCallCleanUpSize += extA;
		genMemCopytoconstantSize(backEnd, TempReg, SPReg, extA);
		extA = 0;
		return 0;

	case 16:
		/* begin genLowcodeCallInstruction */
		function = extA;
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, function);
		(abstractInstruction->annotation = IsRelativeCall);
		extA = 0;
		return 0;

	case 17:
		/* begin genLowcodeCallPhysical */
		registerID = extA;
		/* begin CallR: */
		genoperand(CallR, registerID);
		extA = 0;
		return 0;

	case 18:
		/* begin genLowcodeCheckSessionIdentifier */
		expectedSession = extA;
		ssPushNativeConstantInt32((expectedSession == (getThisSessionID())
			? 1
			: 0));
		extA = 0;
		return 0;

	case 19:
		/* begin genLowcodeCompareAndSwap32 */
		rTop9 = (rNext8 = (rNextNext2 = NoReg));
		nativeValueIndex2 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop9 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext8 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext8 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
				rNext8 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex2));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
					rNextNext2 = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex2));
				}
				nativeValueIndex2 += 1;
			}
		}
		if (rNextNext2 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
				rNextNext2 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex2));
			}
		}
		if (rTop9 == NoReg) {
			nextRegisterMask2 = 0;
			if (rNext8 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask2 = ((rNext8 < 0) ? (((usqInt)(1)) >> (-rNext8)) : (1U << rNext8));
			}
			if (rNextNext2 != NoReg) {
				nextRegisterMask2 = nextRegisterMask2 | (((rNextNext2 < 0) ? (((usqInt)(1)) >> (-rNextNext2)) : (1U << rNextNext2)));
			}
			rTop9 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		if (rNext8 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask2 = ((rTop9 < 0) ? (((usqInt)(1)) >> (-rTop9)) : (1U << rTop9));
			if (rNextNext2 != NoReg) {
				nextRegisterMask2 = nextRegisterMask2 | (((rNextNext2 < 0) ? (((usqInt)(1)) >> (-rNextNext2)) : (1U << rNextNext2)));
			}
			rNext8 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		if (rNextNext2 == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask2 = (1U << rTop9) | (1U << rNext8);
			rNextNext2 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		assert(!(((rTop9 == NoReg)
 || ((rNext8 == NoReg)
 || (rNextNext2 == NoReg)))));
		rResult1 = allocateRegNotConflictingWith(((1U << rTop9) | (1U << rNext8)) | (1U << rNextNext2));
		assert(!((rResult1 == NoReg)));
		newValue = rTop9;
		oldValue = rNext8;
		check = rNextNext2;
		value2 = rResult1;
		nativePopToReg(ssNativeTop(), newValue);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), oldValue);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), check);
		ssNativePop(1);
		abort();
		return 0;

	case 20:
		/* begin genLowcodeDiv32 */
		topRegistersMask7 = 0;
		rTop10 = (rNext9 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop10 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext9 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext9 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg7 = (rNext9 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask7 = ((reg7 < 0) ? (((usqInt)(1)) >> (-reg7)) : (1U << reg7));
			}
		}
		if (rTop10 == NoReg) {
			rTop10 = allocateRegNotConflictingWith(topRegistersMask7);
		}
		if (rNext9 == NoReg) {
			rNext9 = allocateRegNotConflictingWith(((rTop10 < 0) ? (((usqInt)(1)) >> (-rTop10)) : (1U << rTop10)));
		}
		assert(!(((rTop10 == NoReg)
 || (rNext9 == NoReg))));
		second4 = rTop10;
		first4 = rNext9;
		nativePopToReg(ssNativeTop(), second4);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first4);
		ssNativePop(1);
		gDivRRQuoRem(second4, first4, first4, second4);
		ssPushNativeRegister(first4);
		return 0;

	case 21:
		/* begin genLowcodeDiv64 */
		topRegistersMask8 = 0;
		rTop13 = (rNext10 = NoReg);
		rResult2 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop13 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext10 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext10 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg8 = (rNext10 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask8 = ((reg8 < 0) ? (((usqInt)(1)) >> (-reg8)) : (1U << reg8));
			}
		}
		if (rTop13 == NoReg) {
			rTop13 = allocateRegNotConflictingWith(topRegistersMask8);
		}
		if (rNext10 == NoReg) {
			rNext10 = allocateRegNotConflictingWith(((rTop13 < 0) ? (((usqInt)(1)) >> (-rTop13)) : (1U << rTop13)));
		}
		assert(!(((rTop13 == NoReg)
 || (rNext10 == NoReg))));
		rResult2 = allocateFloatRegNotConflictingWith((1U << rTop13) | (1U << rNext10));
		assert(!((rResult2 == NoReg)));
		second5 = rTop13;
		first5 = rNext10;
		result1 = rResult2;
		nativePopToReg(ssNativeTop(), second5);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first5);
		ssNativePop(1);
		abort();
		return 0;

	case 22:
		/* begin genLowcodeDuplicateFloat32 */
		frTop = NoReg;

		/* Float argument */
		frResult = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop == NoReg) {
			frTop = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult = allocateFloatRegNotConflictingWith(((frTop < 0) ? (((usqInt)(1)) >> (-frTop)) : (1U << frTop)));
		assert(!(((frTop == NoReg)
 || (frResult == NoReg))));
		value3 = frTop;
		dup2 = frResult;
		nativePopToReg(ssNativeTop(), value3);
		ssNativePop(1);
		/* begin MoveRs:Rs: */
		genoperandoperand(MoveRsRs, value3, dup2);
		ssPushNativeRegisterSingleFloat(value3);
		ssPushNativeRegisterSingleFloat(dup2);
		return 0;

	case 23:
		/* begin genLowcodeDuplicateFloat64 */
		frTop1 = NoReg;

		/* Float argument */
		frResult1 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop1 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop1 == NoReg) {
			frTop1 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult1 = allocateFloatRegNotConflictingWith(((frTop1 < 0) ? (((usqInt)(1)) >> (-frTop1)) : (1U << frTop1)));
		assert(!(((frTop1 == NoReg)
 || (frResult1 == NoReg))));
		value4 = frTop1;
		dup21 = frResult1;
		nativePopToReg(ssNativeTop(), value4);
		ssNativePop(1);
		/* begin MoveRd:Rd: */
		genoperandoperand(MoveRdRd, value4, dup21);
		ssPushNativeRegisterDoubleFloat(value4);
		ssPushNativeRegisterDoubleFloat(dup21);
		return 0;

	case 24:
		/* begin genLowcodeDuplicateInt32 */
		rTop14 = NoReg;
		rResult3 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop14 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop14 == NoReg) {
			rTop14 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult3 = allocateRegNotConflictingWith(((rTop14 < 0) ? (((usqInt)(1)) >> (-rTop14)) : (1U << rTop14)));
		assert(!(((rTop14 == NoReg)
 || (rResult3 == NoReg))));
		value5 = rTop14;
		dup22 = rResult3;
		nativePopToReg(ssNativeTop(), value5);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value5, dup22);
		ssPushNativeRegister(value5);
		ssPushNativeRegister(dup22);
		return 0;

	case 25:
		/* begin genLowcodeDuplicateInt64 */
		/* begin allocateRegistersForLowcodeInteger2ResultInteger2: */
		topRegistersMask9 = 0;
		rTop15 = (rNext12 = NoReg);
		rResult4 = (rResult21 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop15 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext12 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext12 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg9 = (rNext12 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask9 = ((reg9 < 0) ? (((usqInt)(1)) >> (-reg9)) : (1U << reg9));
			}
		}
		if (rTop15 == NoReg) {
			rTop15 = allocateRegNotConflictingWith(topRegistersMask9);
		}
		if (rNext12 == NoReg) {
			rNext12 = allocateRegNotConflictingWith(((rTop15 < 0) ? (((usqInt)(1)) >> (-rTop15)) : (1U << rTop15)));
		}
		assert(!(((rTop15 == NoReg)
 || (rNext12 == NoReg))));
		rResult4 = allocateFloatRegNotConflictingWith((1U << rTop15) | (1U << rNext12));
		rResult21 = allocateFloatRegNotConflictingWith(((1U << rTop15) | (1U << rNext12)) | (1U << rResult4));
		assert(!(((rResult4 == NoReg)
 || (rResult21 == NoReg))));
		valueLow1 = rTop15;
		valueHigh1 = rNext12;
		dup2Low = rResult4;
		dup2High = rResult21;
		nativePopToRegsecondReg(ssNativeTop(), valueLow1, valueHigh1);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, valueLow1, dup2Low);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, valueHigh1, dup2High);
		ssPushNativeRegistersecondRegister(valueLow1, valueHigh1);
		ssPushNativeRegistersecondRegister(dup2Low, dup2High);
		return 0;

	case 26:
		/* begin genLowcodeDuplicatePointer */
		rTop17 = NoReg;
		rResult5 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop17 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop17 == NoReg) {
			rTop17 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult5 = allocateRegNotConflictingWith(((rTop17 < 0) ? (((usqInt)(1)) >> (-rTop17)) : (1U << rTop17)));
		assert(!(((rTop17 == NoReg)
 || (rResult5 == NoReg))));
		pointerValue = rTop17;
		dup24 = rResult5;
		nativePopToReg(ssNativeTop(), pointerValue);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, pointerValue, dup24);
		ssPushNativeRegister(pointerValue);
		ssPushNativeRegister(dup24);
		return 0;

	case 27:
		/* begin genLowcodeEffectiveAddress32 */
		rTop18 = (rNext13 = (rNextNext3 = (rNextNextNext2 = NoReg)));
		nativeValueIndex3 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop18 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext13 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext13 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex3))) != NoReg) {
				rNext13 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex3));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex3))) != NoReg) {
					rNextNext3 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex3));
				}
				nativeValueIndex3 += 1;
			}
		}
		if (rNextNext3 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex3))) != NoReg) {
				rNextNext3 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex3));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex3))) != NoReg) {
					rNextNextNext2 = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex3));
				}
				nativeValueIndex3 += 1;
			}
		}
		if (rNextNextNext2 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex3))) != NoReg) {
				rNextNextNext2 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex3));
				nativeValueIndex3 += 1;
			}
		}
		if (rTop18 == NoReg) {
			nextRegisterMask3 = 0;
			if (rNext13 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask3 = ((rNext13 < 0) ? (((usqInt)(1)) >> (-rNext13)) : (1U << rNext13));
			}
			if (rNextNext3 != NoReg) {
				nextRegisterMask3 = nextRegisterMask3 | (((rNextNext3 < 0) ? (((usqInt)(1)) >> (-rNextNext3)) : (1U << rNextNext3)));
			}
			if (rNextNextNext2 != NoReg) {
				nextRegisterMask3 = nextRegisterMask3 | (((rNextNextNext2 < 0) ? (((usqInt)(1)) >> (-rNextNextNext2)) : (1U << rNextNextNext2)));
			}
			rTop18 = allocateRegNotConflictingWith(nextRegisterMask3);
		}
		if (rNext13 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask3 = ((rTop18 < 0) ? (((usqInt)(1)) >> (-rTop18)) : (1U << rTop18));
			if (rNextNext3 != NoReg) {
				nextRegisterMask3 = nextRegisterMask3 | (((rNextNext3 < 0) ? (((usqInt)(1)) >> (-rNextNext3)) : (1U << rNextNext3)));
			}
			if (rNextNextNext2 != NoReg) {
				nextRegisterMask3 = nextRegisterMask3 | (((rNextNextNext2 < 0) ? (((usqInt)(1)) >> (-rNextNextNext2)) : (1U << rNextNextNext2)));
			}
			rNext13 = allocateRegNotConflictingWith(nextRegisterMask3);
		}
		if (rNextNext3 == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask3 = (1U << rTop18) | (1U << rNext13);
			if (rNextNextNext2 != NoReg) {
				nextRegisterMask3 = nextRegisterMask3 | (((rNextNextNext2 < 0) ? (((usqInt)(1)) >> (-rNextNextNext2)) : (1U << rNextNextNext2)));
			}
			rNextNext3 = allocateRegNotConflictingWith(nextRegisterMask3);
		}
		if (rNextNextNext2 == NoReg) {
			/* begin registerMaskFor:and:and: */
			nextRegisterMask3 = ((1U << rTop18) | (1U << rNext13)) | (1U << rNextNext3);
			rNextNextNext2 = allocateRegNotConflictingWith(nextRegisterMask3);
		}
		assert(!(((rTop18 == NoReg)
 || ((rNext13 == NoReg)
 || ((rNextNext3 == NoReg)
 || (rNextNextNext2 == NoReg))))));
		offset = rTop18;
		scale = rNext13;
		index = rNextNext3;
		base = rNextNextNext2;
		nativePopToReg(ssNativeTop(), offset);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), scale);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), index);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), base);
		ssNativePop(1);
		/* begin MulR:R: */
		genMulRR(backEnd, scale, index);
		/* begin AddR:R: */
		genoperandoperand(AddRR, index, base);
		/* begin AddR:R: */
		genoperandoperand(AddRR, offset, base);
		ssPushNativeRegister(base);
		return 0;

	case 28:
		/* begin genLowcodeEffectiveAddress64 */
		rTop19 = (rNext14 = (rNextNext4 = (rNextNextNext3 = NoReg)));
		rResult6 = NoReg;
		nativeValueIndex4 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop19 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext14 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext14 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex4))) != NoReg) {
				rNext14 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex4));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex4))) != NoReg) {
					rNextNext4 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex4));
				}
				nativeValueIndex4 += 1;
			}
		}
		if (rNextNext4 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex4))) != NoReg) {
				rNextNext4 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex4));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex4))) != NoReg) {
					rNextNextNext3 = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex4));
				}
				nativeValueIndex4 += 1;
			}
		}
		if (rNextNextNext3 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex4))) != NoReg) {
				rNextNextNext3 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex4));
				nativeValueIndex4 += 1;
			}
		}
		if (rTop19 == NoReg) {
			nextRegisterMask4 = 0;
			if (rNext14 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask4 = ((rNext14 < 0) ? (((usqInt)(1)) >> (-rNext14)) : (1U << rNext14));
			}
			if (rNextNext4 != NoReg) {
				nextRegisterMask4 = nextRegisterMask4 | (((rNextNext4 < 0) ? (((usqInt)(1)) >> (-rNextNext4)) : (1U << rNextNext4)));
			}
			if (rNextNextNext3 != NoReg) {
				nextRegisterMask4 = nextRegisterMask4 | (((rNextNextNext3 < 0) ? (((usqInt)(1)) >> (-rNextNextNext3)) : (1U << rNextNextNext3)));
			}
			rTop19 = allocateRegNotConflictingWith(nextRegisterMask4);
		}
		if (rNext14 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask4 = ((rTop19 < 0) ? (((usqInt)(1)) >> (-rTop19)) : (1U << rTop19));
			if (rNextNext4 != NoReg) {
				nextRegisterMask4 = nextRegisterMask4 | (((rNextNext4 < 0) ? (((usqInt)(1)) >> (-rNextNext4)) : (1U << rNextNext4)));
			}
			if (rNextNextNext3 != NoReg) {
				nextRegisterMask4 = nextRegisterMask4 | (((rNextNextNext3 < 0) ? (((usqInt)(1)) >> (-rNextNextNext3)) : (1U << rNextNextNext3)));
			}
			rNext14 = allocateRegNotConflictingWith(nextRegisterMask4);
		}
		if (rNextNext4 == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask4 = (1U << rTop19) | (1U << rNext14);
			if (rNextNextNext3 != NoReg) {
				nextRegisterMask4 = nextRegisterMask4 | (((rNextNextNext3 < 0) ? (((usqInt)(1)) >> (-rNextNextNext3)) : (1U << rNextNextNext3)));
			}
			rNextNext4 = allocateRegNotConflictingWith(nextRegisterMask4);
		}
		if (rNextNextNext3 == NoReg) {
			/* begin registerMaskFor:and:and: */
			nextRegisterMask4 = ((1U << rTop19) | (1U << rNext14)) | (1U << rNextNext4);
			rNextNextNext3 = allocateRegNotConflictingWith(nextRegisterMask4);
		}
		assert(!(((rTop19 == NoReg)
 || ((rNext14 == NoReg)
 || ((rNextNext4 == NoReg)
 || (rNextNextNext3 == NoReg))))));
		rResult6 = allocateRegNotConflictingWith((((1U << rTop19) | (1U << rNext14)) | (1U << rNextNext4)) | (1U << rNextNextNext3));
		offset1 = rTop19;
		scale1 = rNext14;
		index1 = rNextNext4;
		base1 = rNextNextNext3;
		result2 = rResult6;
		nativePopToReg(ssNativeTop(), offset1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), scale1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), index1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), base1);
		ssNativePop(1);
		abort();
		return 0;

	case 29:
		/* begin genLowcodeEndCall */
		endHighLevelCallWithCleanup();
		return 0;

	case 30:
		/* begin genLowcodeEndCallNoCleanup */
		endHighLevelCallWithoutCleanup();
		return 0;

	case 0x1F:
		/* begin genLowcodeFloat32Add */
		topRegistersMask10 = 0;
		rTop20 = (rNext15 = NoReg);
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop20 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg10 = (rNext15 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask10 = ((reg10 < 0) ? (((usqInt)(1)) >> (-reg10)) : (1U << reg10));
		}
		if (rTop20 == NoReg) {
			rTop20 = allocateFloatRegNotConflictingWith(topRegistersMask10);
		}
		if (rNext15 == NoReg) {
			rNext15 = allocateFloatRegNotConflictingWith(((rTop20 < 0) ? (((usqInt)(1)) >> (-rTop20)) : (1U << rTop20)));
		}
		assert(!(((rTop20 == NoReg)
 || (rNext15 == NoReg))));
		second6 = rTop20;
		first6 = rNext15;
		nativePopToReg(ssNativeTop(), second6);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first6);
		ssNativePop(1);
		/* begin AddRs:Rs: */
		genoperandoperand(AddRsRs, second6, first6);
		ssPushNativeRegisterSingleFloat(first6);
		return 0;

	case 32:
		/* begin genLowcodeFloat32Div */
		topRegistersMask11 = 0;
		rTop21 = (rNext16 = NoReg);
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop21 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg11 = (rNext16 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask11 = ((reg11 < 0) ? (((usqInt)(1)) >> (-reg11)) : (1U << reg11));
		}
		if (rTop21 == NoReg) {
			rTop21 = allocateFloatRegNotConflictingWith(topRegistersMask11);
		}
		if (rNext16 == NoReg) {
			rNext16 = allocateFloatRegNotConflictingWith(((rTop21 < 0) ? (((usqInt)(1)) >> (-rTop21)) : (1U << rTop21)));
		}
		assert(!(((rTop21 == NoReg)
 || (rNext16 == NoReg))));
		second7 = rTop21;
		first7 = rNext16;
		nativePopToReg(ssNativeTop(), second7);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first7);
		ssNativePop(1);
		/* begin DivRs:Rs: */
		genoperandoperand(DivRsRs, second7, first7);
		ssPushNativeRegisterSingleFloat(first7);
		return 0;

	case 33:
		/* begin genLowcodeFloat32Equal */
		topRegistersMask12 = 0;
		frTop2 = (frNext = NoReg);
		rResult7 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop2 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg12 = (frNext = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask12 = ((reg12 < 0) ? (((usqInt)(1)) >> (-reg12)) : (1U << reg12));
		}
		if (frTop2 == NoReg) {
			frTop2 = allocateFloatRegNotConflictingWith(topRegistersMask12);
		}
		if (frNext == NoReg) {
			frNext = allocateFloatRegNotConflictingWith(((frTop2 < 0) ? (((usqInt)(1)) >> (-frTop2)) : (1U << frTop2)));
		}
		rResult7 = allocateRegNotConflictingWith(0);
		assert(!(((frTop2 == NoReg)
 || ((frNext == NoReg)
 || (rResult7 == NoReg)))));
		second8 = frTop2;
		first8 = frNext;
		value7 = rResult7;
		nativePopToReg(ssNativeTop(), second8);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first8);
		ssNativePop(1);
		/* begin CmpRs:Rs: */
		genoperandoperand(CmpRsRs, second8, first8);

		/* True result */
		falseJump = gJumpFPNotEqual(0);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction6 = genoperandoperand(MoveCqR, 1, value7);
		if (usesOutOfLineLiteral(anInstruction6)) {
			(anInstruction6->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		contJump = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction12 = genoperandoperand(MoveCqR, 0, value7);
		if (usesOutOfLineLiteral(anInstruction12)) {
			(anInstruction12->dependent = locateLiteral(0));
		}
		jmpTarget(contJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value7);
		return 0;

	case 34:
		/* begin genLowcodeFloat32Great */
		topRegistersMask13 = 0;
		frTop3 = (frNext1 = NoReg);
		rResult8 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop3 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg13 = (frNext1 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask13 = ((reg13 < 0) ? (((usqInt)(1)) >> (-reg13)) : (1U << reg13));
		}
		if (frTop3 == NoReg) {
			frTop3 = allocateFloatRegNotConflictingWith(topRegistersMask13);
		}
		if (frNext1 == NoReg) {
			frNext1 = allocateFloatRegNotConflictingWith(((frTop3 < 0) ? (((usqInt)(1)) >> (-frTop3)) : (1U << frTop3)));
		}
		rResult8 = allocateRegNotConflictingWith(0);
		assert(!(((frTop3 == NoReg)
 || ((frNext1 == NoReg)
 || (rResult8 == NoReg)))));
		second9 = frTop3;
		first9 = frNext1;
		value8 = rResult8;
		nativePopToReg(ssNativeTop(), second9);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first9);
		ssNativePop(1);
		/* begin CmpRs:Rs: */
		genoperandoperand(CmpRsRs, second9, first9);

		/* True result */
		falseJump1 = gJumpFPLessOrEqual(0);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction7 = genoperandoperand(MoveCqR, 1, value8);
		if (usesOutOfLineLiteral(anInstruction7)) {
			(anInstruction7->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		contJump1 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction13 = genoperandoperand(MoveCqR, 0, value8);
		if (usesOutOfLineLiteral(anInstruction13)) {
			(anInstruction13->dependent = locateLiteral(0));
		}
		jmpTarget(contJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value8);
		return 0;

	case 35:
		/* begin genLowcodeFloat32GreatEqual */
		topRegistersMask14 = 0;
		frTop4 = (frNext2 = NoReg);
		rResult9 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop4 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg14 = (frNext2 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask14 = ((reg14 < 0) ? (((usqInt)(1)) >> (-reg14)) : (1U << reg14));
		}
		if (frTop4 == NoReg) {
			frTop4 = allocateFloatRegNotConflictingWith(topRegistersMask14);
		}
		if (frNext2 == NoReg) {
			frNext2 = allocateFloatRegNotConflictingWith(((frTop4 < 0) ? (((usqInt)(1)) >> (-frTop4)) : (1U << frTop4)));
		}
		rResult9 = allocateRegNotConflictingWith(0);
		assert(!(((frTop4 == NoReg)
 || ((frNext2 == NoReg)
 || (rResult9 == NoReg)))));
		second10 = frTop4;
		first10 = frNext2;
		value9 = rResult9;
		nativePopToReg(ssNativeTop(), second10);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first10);
		ssNativePop(1);
		/* begin CmpRs:Rs: */
		genoperandoperand(CmpRsRs, second10, first10);

		/* True result */
		falseJump2 = gJumpFPLess(0);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction8 = genoperandoperand(MoveCqR, 1, value9);
		if (usesOutOfLineLiteral(anInstruction8)) {
			(anInstruction8->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		contJump2 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump2, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction14 = genoperandoperand(MoveCqR, 0, value9);
		if (usesOutOfLineLiteral(anInstruction14)) {
			(anInstruction14->dependent = locateLiteral(0));
		}
		jmpTarget(contJump2, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value9);
		return 0;

	case 36:
		/* begin genLowcodeFloat32Less */
		topRegistersMask15 = 0;
		frTop5 = (frNext3 = NoReg);
		rResult10 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop5 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg15 = (frNext3 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask15 = ((reg15 < 0) ? (((usqInt)(1)) >> (-reg15)) : (1U << reg15));
		}
		if (frTop5 == NoReg) {
			frTop5 = allocateFloatRegNotConflictingWith(topRegistersMask15);
		}
		if (frNext3 == NoReg) {
			frNext3 = allocateFloatRegNotConflictingWith(((frTop5 < 0) ? (((usqInt)(1)) >> (-frTop5)) : (1U << frTop5)));
		}
		rResult10 = allocateRegNotConflictingWith(0);
		assert(!(((frTop5 == NoReg)
 || ((frNext3 == NoReg)
 || (rResult10 == NoReg)))));
		second11 = frTop5;
		first11 = frNext3;
		value10 = rResult10;
		nativePopToReg(ssNativeTop(), second11);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first11);
		ssNativePop(1);
		/* begin CmpRs:Rs: */
		genoperandoperand(CmpRsRs, second11, first11);

		/* True result */
		falseJump3 = gJumpFPGreaterOrEqual(0);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction9 = genoperandoperand(MoveCqR, 1, value10);
		if (usesOutOfLineLiteral(anInstruction9)) {
			(anInstruction9->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		contJump3 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump3, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction15 = genoperandoperand(MoveCqR, 0, value10);
		if (usesOutOfLineLiteral(anInstruction15)) {
			(anInstruction15->dependent = locateLiteral(0));
		}
		jmpTarget(contJump3, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value10);
		return 0;

	case 37:
		/* begin genLowcodeFloat32LessEqual */
		topRegistersMask16 = 0;
		frTop6 = (frNext4 = NoReg);
		rResult12 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop6 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg16 = (frNext4 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask16 = ((reg16 < 0) ? (((usqInt)(1)) >> (-reg16)) : (1U << reg16));
		}
		if (frTop6 == NoReg) {
			frTop6 = allocateFloatRegNotConflictingWith(topRegistersMask16);
		}
		if (frNext4 == NoReg) {
			frNext4 = allocateFloatRegNotConflictingWith(((frTop6 < 0) ? (((usqInt)(1)) >> (-frTop6)) : (1U << frTop6)));
		}
		rResult12 = allocateRegNotConflictingWith(0);
		assert(!(((frTop6 == NoReg)
 || ((frNext4 == NoReg)
 || (rResult12 == NoReg)))));
		second12 = frTop6;
		first12 = frNext4;
		value11 = rResult12;
		nativePopToReg(ssNativeTop(), second12);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first12);
		ssNativePop(1);
		/* begin CmpRs:Rs: */
		genoperandoperand(CmpRsRs, second12, first12);

		/* True result */
		falseJump4 = gJumpFPGreater(0);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction10 = genoperandoperand(MoveCqR, 1, value11);
		if (usesOutOfLineLiteral(anInstruction10)) {
			(anInstruction10->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		contJump4 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump4, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction16 = genoperandoperand(MoveCqR, 0, value11);
		if (usesOutOfLineLiteral(anInstruction16)) {
			(anInstruction16->dependent = locateLiteral(0));
		}
		jmpTarget(contJump4, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value11);
		return 0;

	case 38:
		/* begin genLowcodeFloat32Mul */
		topRegistersMask17 = 0;
		rTop22 = (rNext17 = NoReg);
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop22 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg17 = (rNext17 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask17 = ((reg17 < 0) ? (((usqInt)(1)) >> (-reg17)) : (1U << reg17));
		}
		if (rTop22 == NoReg) {
			rTop22 = allocateFloatRegNotConflictingWith(topRegistersMask17);
		}
		if (rNext17 == NoReg) {
			rNext17 = allocateFloatRegNotConflictingWith(((rTop22 < 0) ? (((usqInt)(1)) >> (-rTop22)) : (1U << rTop22)));
		}
		assert(!(((rTop22 == NoReg)
 || (rNext17 == NoReg))));
		second13 = rTop22;
		first13 = rNext17;
		nativePopToReg(ssNativeTop(), second13);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first13);
		ssNativePop(1);
		/* begin MulRs:Rs: */
		genoperandoperand(MulRsRs, second13, first13);
		ssPushNativeRegisterSingleFloat(first13);
		return 0;

	case 39:
		/* begin genLowcodeFloat32Neg */
		frTop7 = NoReg;

		/* Float argument */
		frResult2 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop7 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop7 == NoReg) {
			frTop7 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult2 = allocateFloatRegNotConflictingWith(((frTop7 < 0) ? (((usqInt)(1)) >> (-frTop7)) : (1U << frTop7)));
		assert(!(((frTop7 == NoReg)
 || (frResult2 == NoReg))));
		value12 = frTop7;
		result3 = frResult2;
		nativePopToReg(ssNativeTop(), value12);
		ssNativePop(1);
		/* begin XorRs:Rs: */
		genoperandoperand(XorRsRs, result3, result3);
		/* begin SubRs:Rs: */
		genoperandoperand(SubRsRs, value12, result3);
		ssPushNativeRegisterSingleFloat(result3);
		return 0;

	case 40:
		/* begin genLowcodeFloat32NotEqual */
		topRegistersMask18 = 0;
		frTop8 = (frNext5 = NoReg);
		rResult13 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop8 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg18 = (frNext5 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask18 = ((reg18 < 0) ? (((usqInt)(1)) >> (-reg18)) : (1U << reg18));
		}
		if (frTop8 == NoReg) {
			frTop8 = allocateFloatRegNotConflictingWith(topRegistersMask18);
		}
		if (frNext5 == NoReg) {
			frNext5 = allocateFloatRegNotConflictingWith(((frTop8 < 0) ? (((usqInt)(1)) >> (-frTop8)) : (1U << frTop8)));
		}
		rResult13 = allocateRegNotConflictingWith(0);
		assert(!(((frTop8 == NoReg)
 || ((frNext5 == NoReg)
 || (rResult13 == NoReg)))));
		second14 = frTop8;
		first14 = frNext5;
		value13 = rResult13;
		nativePopToReg(ssNativeTop(), second14);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first14);
		ssNativePop(1);
		/* begin CmpRs:Rs: */
		genoperandoperand(CmpRsRs, second14, first14);

		/* True result */
		falseJump5 = gJumpFPEqual(0);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction17 = genoperandoperand(MoveCqR, 1, value13);
		if (usesOutOfLineLiteral(anInstruction17)) {
			(anInstruction17->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		contJump5 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump5, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction18 = genoperandoperand(MoveCqR, 0, value13);
		if (usesOutOfLineLiteral(anInstruction18)) {
			(anInstruction18->dependent = locateLiteral(0));
		}
		jmpTarget(contJump5, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value13);
		return 0;

	case 41:
		/* begin genLowcodeFloat32Sqrt */
		topRegistersMask19 = 0;
		frTop9 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop9 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop9 == NoReg) {
			frTop9 = allocateFloatRegNotConflictingWith(topRegistersMask19);
		}
		assert(!((frTop9 == NoReg)));
		value14 = frTop9;
		nativePopToReg(ssNativeTop(), value14);
		ssNativePop(1);
		/* begin SqrtRs: */
		genoperand(SqrtRs, value14);
		ssPushNativeRegisterSingleFloat(value14);
		return 0;

	case 42:
		/* begin genLowcodeFloat32Sub */
		topRegistersMask20 = 0;
		rTop23 = (rNext18 = NoReg);
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop23 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg19 = (rNext18 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask20 = ((reg19 < 0) ? (((usqInt)(1)) >> (-reg19)) : (1U << reg19));
		}
		if (rTop23 == NoReg) {
			rTop23 = allocateFloatRegNotConflictingWith(topRegistersMask20);
		}
		if (rNext18 == NoReg) {
			rNext18 = allocateFloatRegNotConflictingWith(((rTop23 < 0) ? (((usqInt)(1)) >> (-rTop23)) : (1U << rTop23)));
		}
		assert(!(((rTop23 == NoReg)
 || (rNext18 == NoReg))));
		second15 = rTop23;
		first15 = rNext18;
		nativePopToReg(ssNativeTop(), second15);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first15);
		ssNativePop(1);
		/* begin SubRs:Rs: */
		genoperandoperand(SubRsRs, second15, first15);
		ssPushNativeRegisterSingleFloat(first15);
		return 0;

	case 43:
		/* begin genLowcodeFloat32ToFloat64 */
		topRegistersMask21 = 0;
		frTop10 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop10 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop10 == NoReg) {
			frTop10 = allocateFloatRegNotConflictingWith(topRegistersMask21);
		}
		assert(!((frTop10 == NoReg)));
		singleFloatValue = frTop10;
		nativePopToReg(ssNativeTop(), singleFloatValue);
		ssNativePop(1);
		/* begin ConvertRs:Rd: */
		genoperandoperand(ConvertRsRd, singleFloatValue, singleFloatValue);
		ssPushNativeRegisterDoubleFloat(singleFloatValue);
		return 0;

	case 44:
		/* begin genLowcodeFloat32ToInt32 */
		frTop11 = NoReg;

		/* Float argument */
		rResult14 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop11 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop11 == NoReg) {
			frTop11 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult14 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((frTop11 == NoReg)
 || (rResult14 == NoReg))));
		value15 = frTop11;
		result4 = rResult14;
		nativePopToReg(ssNativeTop(), value15);
		ssNativePop(1);
		/* begin ConvertRs:R: */
		genoperandoperand(ConvertRsR, value15, result4);
		ssPushNativeRegister(result4);
		return 0;

	case 45:
		/* begin genLowcodeFloat32ToInt64 */
		frTop12 = NoReg;

		/* Float argument */
		rResult15 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop12 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop12 == NoReg) {
			frTop12 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult15 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((frTop12 == NoReg)
 || (rResult15 == NoReg))));
		value16 = frTop12;
		result5 = rResult15;
		nativePopToReg(ssNativeTop(), value16);
		ssNativePop(1);
		abort();
		return 0;

	case 46:
		/* begin genLowcodeFloat32ToUInt32 */
		frTop13 = NoReg;

		/* Float argument */
		rResult16 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop13 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop13 == NoReg) {
			frTop13 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult16 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((frTop13 == NoReg)
 || (rResult16 == NoReg))));
		value17 = frTop13;
		result6 = rResult16;
		nativePopToReg(ssNativeTop(), value17);
		ssNativePop(1);
		/* begin ConvertRs:R: */
		genoperandoperand(ConvertRsR, value17, result6);
		ssPushNativeRegister(result6);
		return 0;

	case 47:
		/* begin genLowcodeFloat32ToUInt64 */
		frTop14 = NoReg;

		/* Float argument */
		rResult17 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop14 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop14 == NoReg) {
			frTop14 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult17 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((frTop14 == NoReg)
 || (rResult17 == NoReg))));
		value18 = frTop14;
		result7 = rResult17;
		nativePopToReg(ssNativeTop(), value18);
		ssNativePop(1);
		abort();
		return 0;

	case 48:
		/* begin genLowcodeFloat64Add */
		topRegistersMask22 = 0;
		rTop24 = (rNext19 = NoReg);
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop24 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg20 = (rNext19 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask22 = ((reg20 < 0) ? (((usqInt)(1)) >> (-reg20)) : (1U << reg20));
		}
		if (rTop24 == NoReg) {
			rTop24 = allocateFloatRegNotConflictingWith(topRegistersMask22);
		}
		if (rNext19 == NoReg) {
			rNext19 = allocateFloatRegNotConflictingWith(((rTop24 < 0) ? (((usqInt)(1)) >> (-rTop24)) : (1U << rTop24)));
		}
		assert(!(((rTop24 == NoReg)
 || (rNext19 == NoReg))));
		second16 = rTop24;
		first16 = rNext19;
		nativePopToReg(ssNativeTop(), second16);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first16);
		ssNativePop(1);
		/* begin AddRd:Rd: */
		genoperandoperand(AddRdRd, second16, first16);
		ssPushNativeRegisterDoubleFloat(first16);
		return 0;

	case 49:
		/* begin genLowcodeFloat64Div */
		topRegistersMask23 = 0;
		rTop25 = (rNext20 = NoReg);
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop25 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg21 = (rNext20 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask23 = ((reg21 < 0) ? (((usqInt)(1)) >> (-reg21)) : (1U << reg21));
		}
		if (rTop25 == NoReg) {
			rTop25 = allocateFloatRegNotConflictingWith(topRegistersMask23);
		}
		if (rNext20 == NoReg) {
			rNext20 = allocateFloatRegNotConflictingWith(((rTop25 < 0) ? (((usqInt)(1)) >> (-rTop25)) : (1U << rTop25)));
		}
		assert(!(((rTop25 == NoReg)
 || (rNext20 == NoReg))));
		second17 = rTop25;
		first17 = rNext20;
		nativePopToReg(ssNativeTop(), second17);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first17);
		ssNativePop(1);
		/* begin DivRd:Rd: */
		genoperandoperand(DivRdRd, second17, first17);
		ssPushNativeRegisterDoubleFloat(first17);
		return 0;

	case 50:
		/* begin genLowcodeFloat64Equal */
		topRegistersMask24 = 0;
		frTop15 = (frNext6 = NoReg);
		rResult18 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop15 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg22 = (frNext6 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask24 = ((reg22 < 0) ? (((usqInt)(1)) >> (-reg22)) : (1U << reg22));
		}
		if (frTop15 == NoReg) {
			frTop15 = allocateFloatRegNotConflictingWith(topRegistersMask24);
		}
		if (frNext6 == NoReg) {
			frNext6 = allocateFloatRegNotConflictingWith(((frTop15 < 0) ? (((usqInt)(1)) >> (-frTop15)) : (1U << frTop15)));
		}
		rResult18 = allocateRegNotConflictingWith(0);
		assert(!(((frTop15 == NoReg)
 || ((frNext6 == NoReg)
 || (rResult18 == NoReg)))));
		second18 = frTop15;
		first18 = frNext6;
		value19 = rResult18;
		nativePopToReg(ssNativeTop(), second18);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first18);
		ssNativePop(1);
		/* begin CmpRd:Rd: */
		genoperandoperand(CmpRdRd, second18, first18);

		/* True result */
		falseJump6 = gJumpFPNotEqual(0);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction19 = genoperandoperand(MoveCqR, 1, value19);
		if (usesOutOfLineLiteral(anInstruction19)) {
			(anInstruction19->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		contJump6 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump6, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction110 = genoperandoperand(MoveCqR, 0, value19);
		if (usesOutOfLineLiteral(anInstruction110)) {
			(anInstruction110->dependent = locateLiteral(0));
		}
		jmpTarget(contJump6, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value19);
		return 0;

	case 51:
		/* begin genLowcodeFloat64Great */
		topRegistersMask25 = 0;
		frTop16 = (frNext7 = NoReg);
		rResult19 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop16 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg23 = (frNext7 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask25 = ((reg23 < 0) ? (((usqInt)(1)) >> (-reg23)) : (1U << reg23));
		}
		if (frTop16 == NoReg) {
			frTop16 = allocateFloatRegNotConflictingWith(topRegistersMask25);
		}
		if (frNext7 == NoReg) {
			frNext7 = allocateFloatRegNotConflictingWith(((frTop16 < 0) ? (((usqInt)(1)) >> (-frTop16)) : (1U << frTop16)));
		}
		rResult19 = allocateRegNotConflictingWith(0);
		assert(!(((frTop16 == NoReg)
 || ((frNext7 == NoReg)
 || (rResult19 == NoReg)))));
		second19 = frTop16;
		first19 = frNext7;
		value20 = rResult19;
		nativePopToReg(ssNativeTop(), second19);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first19);
		ssNativePop(1);
		/* begin CmpRd:Rd: */
		genoperandoperand(CmpRdRd, second19, first19);

		/* True result */
		falseJump7 = gJumpFPLessOrEqual(0);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction20 = genoperandoperand(MoveCqR, 1, value20);
		if (usesOutOfLineLiteral(anInstruction20)) {
			(anInstruction20->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		contJump7 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump7, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction111 = genoperandoperand(MoveCqR, 0, value20);
		if (usesOutOfLineLiteral(anInstruction111)) {
			(anInstruction111->dependent = locateLiteral(0));
		}
		jmpTarget(contJump7, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value20);
		return 0;

	case 52:
		/* begin genLowcodeFloat64GreatEqual */
		topRegistersMask26 = 0;
		frTop17 = (frNext8 = NoReg);
		rResult20 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop17 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg24 = (frNext8 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask26 = ((reg24 < 0) ? (((usqInt)(1)) >> (-reg24)) : (1U << reg24));
		}
		if (frTop17 == NoReg) {
			frTop17 = allocateFloatRegNotConflictingWith(topRegistersMask26);
		}
		if (frNext8 == NoReg) {
			frNext8 = allocateFloatRegNotConflictingWith(((frTop17 < 0) ? (((usqInt)(1)) >> (-frTop17)) : (1U << frTop17)));
		}
		rResult20 = allocateRegNotConflictingWith(0);
		assert(!(((frTop17 == NoReg)
 || ((frNext8 == NoReg)
 || (rResult20 == NoReg)))));
		second20 = frTop17;
		first20 = frNext8;
		value21 = rResult20;
		nativePopToReg(ssNativeTop(), second20);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first20);
		ssNativePop(1);
		/* begin CmpRd:Rd: */
		genoperandoperand(CmpRdRd, second20, first20);

		/* True result */
		falseJump8 = gJumpFPLess(0);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction21 = genoperandoperand(MoveCqR, 1, value21);
		if (usesOutOfLineLiteral(anInstruction21)) {
			(anInstruction21->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		contJump8 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump8, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction112 = genoperandoperand(MoveCqR, 0, value21);
		if (usesOutOfLineLiteral(anInstruction112)) {
			(anInstruction112->dependent = locateLiteral(0));
		}
		jmpTarget(contJump8, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value21);
		return 0;

	case 53:
		/* begin genLowcodeFloat64Less */
		topRegistersMask27 = 0;
		frTop18 = (frNext9 = NoReg);
		rResult22 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop18 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg25 = (frNext9 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask27 = ((reg25 < 0) ? (((usqInt)(1)) >> (-reg25)) : (1U << reg25));
		}
		if (frTop18 == NoReg) {
			frTop18 = allocateFloatRegNotConflictingWith(topRegistersMask27);
		}
		if (frNext9 == NoReg) {
			frNext9 = allocateFloatRegNotConflictingWith(((frTop18 < 0) ? (((usqInt)(1)) >> (-frTop18)) : (1U << frTop18)));
		}
		rResult22 = allocateRegNotConflictingWith(0);
		assert(!(((frTop18 == NoReg)
 || ((frNext9 == NoReg)
 || (rResult22 == NoReg)))));
		second21 = frTop18;
		first21 = frNext9;
		value22 = rResult22;
		nativePopToReg(ssNativeTop(), second21);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first21);
		ssNativePop(1);
		/* begin CmpRd:Rd: */
		genoperandoperand(CmpRdRd, second21, first21);

		/* True result */
		falseJump9 = gJumpFPGreaterOrEqual(0);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction22 = genoperandoperand(MoveCqR, 1, value22);
		if (usesOutOfLineLiteral(anInstruction22)) {
			(anInstruction22->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		contJump9 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump9, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction113 = genoperandoperand(MoveCqR, 0, value22);
		if (usesOutOfLineLiteral(anInstruction113)) {
			(anInstruction113->dependent = locateLiteral(0));
		}
		jmpTarget(contJump9, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value22);
		return 0;

	case 54:
		/* begin genLowcodeFloat64LessEqual */
		topRegistersMask28 = 0;
		frTop19 = (frNext10 = NoReg);
		rResult23 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop19 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg26 = (frNext10 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask28 = ((reg26 < 0) ? (((usqInt)(1)) >> (-reg26)) : (1U << reg26));
		}
		if (frTop19 == NoReg) {
			frTop19 = allocateFloatRegNotConflictingWith(topRegistersMask28);
		}
		if (frNext10 == NoReg) {
			frNext10 = allocateFloatRegNotConflictingWith(((frTop19 < 0) ? (((usqInt)(1)) >> (-frTop19)) : (1U << frTop19)));
		}
		rResult23 = allocateRegNotConflictingWith(0);
		assert(!(((frTop19 == NoReg)
 || ((frNext10 == NoReg)
 || (rResult23 == NoReg)))));
		second22 = frTop19;
		first22 = frNext10;
		value23 = rResult23;
		nativePopToReg(ssNativeTop(), second22);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first22);
		ssNativePop(1);
		/* begin CmpRd:Rd: */
		genoperandoperand(CmpRdRd, second22, first22);

		/* True result */
		falseJump10 = gJumpFPGreater(0);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction23 = genoperandoperand(MoveCqR, 1, value23);
		if (usesOutOfLineLiteral(anInstruction23)) {
			(anInstruction23->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		contJump10 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump10, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction114 = genoperandoperand(MoveCqR, 0, value23);
		if (usesOutOfLineLiteral(anInstruction114)) {
			(anInstruction114->dependent = locateLiteral(0));
		}
		jmpTarget(contJump10, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value23);
		return 0;

	case 55:
		/* begin genLowcodeFloat64Mul */
		topRegistersMask29 = 0;
		rTop26 = (rNext21 = NoReg);
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop26 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg27 = (rNext21 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask29 = ((reg27 < 0) ? (((usqInt)(1)) >> (-reg27)) : (1U << reg27));
		}
		if (rTop26 == NoReg) {
			rTop26 = allocateFloatRegNotConflictingWith(topRegistersMask29);
		}
		if (rNext21 == NoReg) {
			rNext21 = allocateFloatRegNotConflictingWith(((rTop26 < 0) ? (((usqInt)(1)) >> (-rTop26)) : (1U << rTop26)));
		}
		assert(!(((rTop26 == NoReg)
 || (rNext21 == NoReg))));
		second23 = rTop26;
		first23 = rNext21;
		nativePopToReg(ssNativeTop(), second23);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first23);
		ssNativePop(1);
		/* begin MulRd:Rd: */
		genoperandoperand(MulRdRd, second23, first23);
		ssPushNativeRegisterDoubleFloat(first23);
		return 0;

	case 56:
		/* begin genLowcodeFloat64Neg */
		frTop20 = NoReg;

		/* Float argument */
		frResult3 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop20 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop20 == NoReg) {
			frTop20 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult3 = allocateFloatRegNotConflictingWith(((frTop20 < 0) ? (((usqInt)(1)) >> (-frTop20)) : (1U << frTop20)));
		assert(!(((frTop20 == NoReg)
 || (frResult3 == NoReg))));
		value24 = frTop20;
		result8 = frResult3;
		nativePopToReg(ssNativeTop(), value24);
		ssNativePop(1);
		/* begin XorRd:Rd: */
		genoperandoperand(XorRdRd, result8, result8);
		/* begin SubRd:Rd: */
		genoperandoperand(SubRdRd, value24, result8);
		ssPushNativeRegisterDoubleFloat(result8);
		return 0;

	case 57:
		/* begin genLowcodeFloat64NotEqual */
		topRegistersMask30 = 0;
		frTop21 = (frNext11 = NoReg);
		rResult24 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop21 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg28 = (frNext11 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask30 = ((reg28 < 0) ? (((usqInt)(1)) >> (-reg28)) : (1U << reg28));
		}
		if (frTop21 == NoReg) {
			frTop21 = allocateFloatRegNotConflictingWith(topRegistersMask30);
		}
		if (frNext11 == NoReg) {
			frNext11 = allocateFloatRegNotConflictingWith(((frTop21 < 0) ? (((usqInt)(1)) >> (-frTop21)) : (1U << frTop21)));
		}
		rResult24 = allocateRegNotConflictingWith(0);
		assert(!(((frTop21 == NoReg)
 || ((frNext11 == NoReg)
 || (rResult24 == NoReg)))));
		second24 = frTop21;
		first24 = frNext11;
		value25 = rResult24;
		nativePopToReg(ssNativeTop(), second24);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first24);
		ssNativePop(1);
		/* begin CmpRd:Rd: */
		genoperandoperand(CmpRdRd, second24, first24);

		/* True result */
		falseJump11 = gJumpFPEqual(0);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction24 = genoperandoperand(MoveCqR, 1, value25);
		if (usesOutOfLineLiteral(anInstruction24)) {
			(anInstruction24->dependent = locateLiteral(1));
		}
		/* begin Jump: */
		contJump11 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump11, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction115 = genoperandoperand(MoveCqR, 0, value25);
		if (usesOutOfLineLiteral(anInstruction115)) {
			(anInstruction115->dependent = locateLiteral(0));
		}
		jmpTarget(contJump11, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value25);
		return 0;

	case 58:
		/* begin genLowcodeFloat64Sqrt */
		topRegistersMask31 = 0;
		frTop22 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop22 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop22 == NoReg) {
			frTop22 = allocateFloatRegNotConflictingWith(topRegistersMask31);
		}
		assert(!((frTop22 == NoReg)));
		value26 = frTop22;
		nativePopToReg(ssNativeTop(), value26);
		ssNativePop(1);
		/* begin SqrtRd: */
		genoperand(SqrtRd, value26);
		ssPushNativeRegisterDoubleFloat(value26);
		return 0;

	case 59:
		/* begin genLowcodeFloat64Sub */
		topRegistersMask32 = 0;
		rTop27 = (rNext22 = NoReg);
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop27 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg29 = (rNext22 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask32 = ((reg29 < 0) ? (((usqInt)(1)) >> (-reg29)) : (1U << reg29));
		}
		if (rTop27 == NoReg) {
			rTop27 = allocateFloatRegNotConflictingWith(topRegistersMask32);
		}
		if (rNext22 == NoReg) {
			rNext22 = allocateFloatRegNotConflictingWith(((rTop27 < 0) ? (((usqInt)(1)) >> (-rTop27)) : (1U << rTop27)));
		}
		assert(!(((rTop27 == NoReg)
 || (rNext22 == NoReg))));
		second25 = rTop27;
		first25 = rNext22;
		nativePopToReg(ssNativeTop(), second25);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first25);
		ssNativePop(1);
		/* begin SubRd:Rd: */
		genoperandoperand(SubRdRd, second25, first25);
		ssPushNativeRegisterDoubleFloat(first25);
		return 0;

	default:
		return genLowcodeUnaryInlinePrimitive2(prim);

	}
	return 0;
}

	/* StackToRegisterMappingCogit>>#genMarshalledSend:numArgs:sendTable: */
static sqInt NoDbgRegParms
genMarshalledSendnumArgssendTable(sqInt selectorIndex, sqInt numArgs, sqInt *sendTable)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt annotation;

	assert(needsFrame);
	/* begin annotationForSendTable: */
	if (sendTable == ordinarySendTrampolines) {
		annotation = IsSendCall;
		goto l2;
	}
	if (sendTable == directedSuperSendTrampolines) {
		annotation = IsDirectedSuperSend;
		goto l2;
	}
	if (sendTable == directedSuperBindingSendTrampolines) {
		annotation = IsDirectedSuperBindingSend;
		goto l2;
	}
	assert(sendTable == superSendTrampolines);
	annotation = IsSuperSend;
	l2:	/* end annotationForSendTable: */;
	if ((annotation == IsSuperSend)
	 || (((annotation >= IsDirectedSuperSend) && (annotation <= IsDirectedSuperBindingSend)))) {
		genEnsureOopInRegNotForwardedscratchReg(ReceiverResultReg, TempReg);
	}
	if (numArgs >= (NumSendTrampolines - 1)) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, numArgs, SendNumArgsReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(numArgs));
		}
	}
	if (((annotation >= IsDirectedSuperSend) && (annotation <= IsDirectedSuperBindingSend))) {
		/* begin genMoveConstant:R: */
		if (shouldAnnotateObjectReference(tempOop)) {
			annotateobjRef(gMoveCwR(tempOop, TempReg), tempOop);
		}
		else {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction1 = genoperandoperand(MoveCqR, tempOop, TempReg);
			if (usesOutOfLineLiteral(anInstruction1)) {
				(anInstruction1->dependent = locateLiteral(tempOop));
			}
		}
	}
	genLoadInlineCacheWithSelector(selectorIndex);
	((genoperand(Call, sendTable[((numArgs < (NumSendTrampolines - 1)) ? numArgs : (NumSendTrampolines - 1))]))->annotation = annotation);
	/* begin voidReceiverOptStatus */
	((simSelf())->liveRegister = NoReg);
	return ssPushRegister(ReceiverResultReg);
}


/*	Generate the abort for a method. This abort performs either a call of
	ceSICMiss: to handle a single-in-line cache miss or a call of
	ceStackOverflow: to handle a
	stack overflow. It distinguishes the two by testing ResultReceiverReg. If
	the register is zero then this is a stack-overflow because a) the receiver
	has already
	been pushed and so can be set to zero before calling the abort, and b) the
	receiver must always contain an object (and hence be non-zero) on SIC
	miss.  */

	/* StackToRegisterMappingCogit>>#genMethodAbortTrampolineFor: */
static usqInt NoDbgRegParms
genMethodAbortTrampolineFor(sqInt numArgs)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *jumpSICMiss;

	zeroOpcodeIndex();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(CmpCqR, 0, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(0));
	}
	/* begin JumpNonZero: */
	jumpSICMiss = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin MoveR:Mw:r: */
	anInstruction = genoperandoperandoperand(MoveRMwr, LinkReg, 0, SPReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultReg(ceStackOverflow, 1, SendNumArgsReg, null, null, null, 0 /* emptyRegisterMask */, 0, NoReg);
	jmpTarget(jumpSICMiss, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	genPushRegisterArgsForAbortMissNumArgs(backEnd, numArgs);
	return genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceSICMiss, trampolineNamenumRegArgs("ceMethodAbort", numArgs), 1, ReceiverResultReg, null, null, null, 0 /* emptyRegisterMask */, 0, NoReg, 1);
}


/*	Generate the abort for a PIC. This abort performs either a call of
	ceInterpretMethodFromPIC:receiver: to handle invoking an uncogged
	target or a call of ceMNUFromPICMNUMethod:receiver: to handle an
	MNU dispatch in a closed PIC. It distinguishes the two by testing
	ClassReg. If the register is zero then this is an MNU. */

	/* StackToRegisterMappingCogit>>#genPICAbortTrampolineFor: */
static usqInt NoDbgRegParms
genPICAbortTrampolineFor(sqInt numArgs)
{
	zeroOpcodeIndex();
	genPushRegisterArgsForAbortMissNumArgs(backEnd, numArgs);
	return genInnerPICAbortTrampoline(trampolineNamenumRegArgs("cePICAbort", numArgs));
}

	/* StackToRegisterMappingCogit>>#genPICMissTrampolineFor: */
static usqInt NoDbgRegParms
genPICMissTrampolineFor(sqInt numArgs)
{
    usqInt startAddress;

	startAddress = methodZoneBase;
	zeroOpcodeIndex();
	genPushRegisterArgsForNumArgsscratchReg(backEnd, numArgs, SendNumArgsReg);
	genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceCPICMissreceiver, trampolineNamenumRegArgs("cePICMiss", numArgs), 2, ClassReg, ReceiverResultReg, null, null, 0 /* emptyRegisterMask */, 1, NoReg, 1);
	return startAddress;
}

	/* StackToRegisterMappingCogit>>#genPopStackBytecode */
static sqInt
genPopStackBytecode(void)
{
    AbstractInstruction *anInstruction;

	if (((ssTop())->spilled)) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(AddCqR, BytesPerWord, SPReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(BytesPerWord));
		}
	}
	ssPop(1);
	return 0;
}


/*	Check the argument count. Fail if wrong.
	Get the method from the outerContext and see if it is cogged. If so, jump
	to the
	block entry or the no-context-switch entry, as appropriate, and we're
	done. If not,
	invoke the interpreter primitive. */
/*	Check the argument count. Fail if wrong.
	Get the method from the outerContext and see if it is cogged. If so, jump
	to the
	block entry or the no-context-switch entry, as appropriate, and we're
	done. If not,
	invoke the interpreter primitive.
	Override to push the register args first. */

	/* StackToRegisterMappingCogit>>#genPrimitiveClosureValue */
static sqInt
genPrimitiveClosureValue(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *jumpBCMethod;
    AbstractInstruction *jumpFail1;
    AbstractInstruction *jumpFail2;
    AbstractInstruction *jumpFail3;
    AbstractInstruction *jumpFail4;
    AbstractInstruction *jumpFailNArgs;
    sqInt literal;
    sqInt offset;
    void (*primitiveRoutine)(void);
    sqInt result;

	genPushRegisterArgs();
	genLoadSlotsourceRegdestReg(ClosureNumArgsIndex, ReceiverResultReg, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(CmpCqR, (((usqInt)methodOrBlockNumArgs << 1) | 1), TempReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral((((usqInt)methodOrBlockNumArgs << 1) | 1)));
	}
	/* begin JumpNonZero: */
	jumpFailNArgs = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genLoadSlotsourceRegdestReg(ClosureOuterContextIndex, ReceiverResultReg, ClassReg);
	jumpFail1 = genJumpImmediate(ClassReg);
	genGetCompactClassIndexNonImmOfinto(ClassReg, TempReg);
	genCmpClassMethodContextCompactIndexR(TempReg);
	/* begin JumpNonZero: */
	jumpFail2 = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genLoadSlotsourceRegdestReg(MethodIndex, ClassReg, SendNumArgsReg);
	jumpFail3 = genJumpImmediate(SendNumArgsReg);
	genGetFormatOfinto(SendNumArgsReg, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	literal = firstCompiledMethodFormat();
	anInstruction2 = genoperandoperand(CmpCqR, firstCompiledMethodFormat(), TempReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(literal));
	}
	/* begin JumpLess: */
	jumpFail4 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	genLoadSlotsourceRegdestReg(HeaderIndex, SendNumArgsReg, ClassReg);
	jumpBCMethod = genJumpImmediate(ClassReg);
	/* begin MoveM16:r:R: */
	offset = offsetof(CogMethod, blockEntryOffset);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperandoperand(MoveM16rR, offset, ClassReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(offset));
	}
	/* begin AddR:R: */
	genoperandoperand(AddRR, ClassReg, TempReg);
	primitiveRoutine = functionPointerForCompiledMethodprimitiveIndexprimitivePropertyFlagsInto(methodObj, primitiveIndex, null);
	if (primitiveRoutine == primitiveClosureValueNoContextSwitch) {
		if (blockNoContextSwitchOffset == null) {
			return NotFullyInitialized;
		}
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(SubCqR, blockNoContextSwitchOffset, TempReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(blockNoContextSwitchOffset));
		}
	}
	/* begin JumpR: */
	genoperand(JumpR, TempReg);
	jmpTarget(jumpBCMethod, jmpTarget(jumpFail1, jmpTarget(jumpFail2, jmpTarget(jumpFail3, jmpTarget(jumpFail4, genoperandoperand(Label, (labelCounter += 1), bytecodePC))))));
	if (((result = compileInterpreterPrimitiveflags(primitiveRoutine, primitivePropertyFlagsnumArgs(primitiveIndex, methodOrBlockNumArgs)))) < 0) {
		return result;
	}
	jmpTarget(jumpFailNArgs, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return CompletePrimitive;
}


/*	Check the argument count. Fail if wrong.
	Get the method from the outerContext and see if it is cogged. If so, jump
	to the
	block entry or the no-context-switch entry, as appropriate, and we're
	done. If not,
	invoke the interpreter primitive. */
/*	Override to push the register args first. */

	/* StackToRegisterMappingCogit>>#genPrimitiveFullClosureValue */
static sqInt
genPrimitiveFullClosureValue(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *jumpBCMethod;
    AbstractInstruction *jumpFail4;
    AbstractInstruction *jumpFailImmediateMethod;
    AbstractInstruction *jumpFailNArgs;
    sqInt literal;
    void (*primitiveRoutine)(void);
    sqInt quickConstant;
    sqInt result;

	genPushRegisterArgs();
	genLoadSlotsourceRegdestReg(ClosureNumArgsIndex, ReceiverResultReg, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(CmpCqR, (((usqInt)methodOrBlockNumArgs << 1) | 1), TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral((((usqInt)methodOrBlockNumArgs << 1) | 1)));
	}
	/* begin JumpNonZero: */
	jumpFailNArgs = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genLoadSlotsourceRegdestReg(FullClosureCompiledBlockIndex, ReceiverResultReg, SendNumArgsReg);
	jumpFailImmediateMethod = genJumpImmediate(SendNumArgsReg);
	genGetFormatOfinto(SendNumArgsReg, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	literal = firstCompiledMethodFormat();
	anInstruction1 = genoperandoperand(CmpCqR, firstCompiledMethodFormat(), TempReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(literal));
	}
	/* begin JumpLess: */
	jumpFail4 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	genLoadSlotsourceRegdestReg(HeaderIndex, SendNumArgsReg, ClassReg);
	jumpBCMethod = genJumpImmediate(ClassReg);
	primitiveRoutine = functionPointerForCompiledMethodprimitiveIndexprimitivePropertyFlagsInto(methodObj, primitiveIndex, null);
	/* begin AddCq:R: */
	quickConstant = (primitiveRoutine == primitiveFullClosureValueNoContextSwitch
		? fullBlockNoContextSwitchEntryOffset()
		: fullBlockEntryOffset());
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(AddCqR, quickConstant, ClassReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(quickConstant));
	}
	/* begin JumpR: */
	genoperand(JumpR, ClassReg);
	jmpTarget(jumpBCMethod, jmpTarget(jumpFailImmediateMethod, jmpTarget(jumpFail4, genoperandoperand(Label, (labelCounter += 1), bytecodePC))));
	if (((result = compileInterpreterPrimitiveflags(primitiveRoutine, primitivePropertyFlagsnumArgs(primitiveIndex, methodOrBlockNumArgs)))) < 0) {
		return result;
	}
	jmpTarget(jumpFailNArgs, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return CompletePrimitive;
}


/*	Generate an in-line perform primitive. The lookup code requires the
	selector to be in Arg0Reg.
	adjustArgumentsForPerform: adjusts the arguments once
	genLookupForPerformNumArgs: has generated the code for the lookup. */

	/* StackToRegisterMappingCogit>>#genPrimitivePerform */
static sqInt
genPrimitivePerform(void)
{
    AbstractInstruction *anInstruction;
    sqInt offset;

	if (methodOrBlockNumArgs > (numRegArgs())) {
		/* begin MoveMw:r:R: */
		offset = (methodOrBlockNumArgs - 1) * BytesPerWord;
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperandoperand(MoveMwrR, offset, SPReg, Arg0Reg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(offset));
		}
	}
	return genLookupForPerformNumArgs(methodOrBlockNumArgs);
}

	/* StackToRegisterMappingCogit>>#genPushActiveContextBytecode */
static sqInt
genPushActiveContextBytecode(void)
{
	assert(needsFrame);
	voidReceiverResultRegContainsSelf();
	/* begin ssAllocateCallReg:and:and: */
	ssAllocateRequiredRegMaskupThroughupThroughNative(CallerSavedRegisterMask | (((1U << ReceiverResultReg) | (1U << SendNumArgsReg)) | (1U << ClassReg)), simStackPtr, simNativeStackPtr);
	genGetActiveContextNumArgslargeinBlock(methodOrBlockNumArgs, methodNeedsLargeContext(methodObj), inBlock);
	return ssPushRegister(ReceiverResultReg);
}


/*	Block compilation. At this point in the method create the block. Note its
	start and defer generating code for it until after the method and any
	other preceding
	blocks. The block's actual code will be compiled later. */
/*	143 10001111 llllkkkk jjjjjjjj iiiiiiii	Push Closure Num Copied llll Num
	Args kkkk BlockSize jjjjjjjjiiiiiiii */

	/* StackToRegisterMappingCogit>>#genPushClosureCopyCopiedValuesBytecode */
static sqInt
genPushClosureCopyCopiedValuesBytecode(void)
{
    sqInt i;
    sqInt numArgs;
    sqInt numCopied;
    sqInt reg;
    sqInt startpc;

	assert(needsFrame);
	startpc = bytecodePC + (((generatorAt(byte0))->numBytes));
	addBlockStartAtnumArgsnumCopiedspan(startpc, (numArgs = byte1 & 15), (numCopied = ((usqInt)(byte1)) >> 4), (((sqInt)((usqInt)(byte2) << 8))) + byte3);
	/* begin genInlineClosure:numArgs:numCopied: */
	assert(getActiveContextAllocatesInMachineCode());
	voidReceiverResultRegContainsSelf();
	/* begin ssAllocateCallReg:and:and: */
	ssAllocateRequiredRegMaskupThroughupThroughNative(CallerSavedRegisterMask | (((1U << ReceiverResultReg) | (1U << SendNumArgsReg)) | (1U << ClassReg)), simStackPtr, simNativeStackPtr);
	genNoPopCreateClosureAtnumArgsnumCopiedcontextNumArgslargeinBlock(startpc + 1, numArgs, numCopied, methodOrBlockNumArgs, methodNeedsLargeContext(methodObj), inBlock);
	for (i = 1; i <= numCopied; i += 1) {
		reg = ssStorePoptoPreferredReg(1, TempReg);
		genStoreSourceRegslotIndexintoNewObjectInDestReg(reg, (ClosureFirstCopiedValueIndex + numCopied) - i, ReceiverResultReg);
	}
	ssPushRegister(ReceiverResultReg);
	return 0;
}


/*	<SmallInteger> */
/*	Override to avoid the BytecodeSetHasDirectedSuperSend check, which is
	unnecessary here given the simulation stack. */

	/* StackToRegisterMappingCogit>>#genPushLiteralIndex: */
static sqInt NoDbgRegParms
genPushLiteralIndex(sqInt literalIndex)
{
    sqInt literal;

	literal = getLiteral(literalIndex);
	return genPushLiteral(literal);
}

	/* StackToRegisterMappingCogit>>#genPushLiteralVariable: */
static sqInt NoDbgRegParms
genPushLiteralVariable(sqInt literalIndex)
{
    AbstractInstruction *anInstruction;
    sqInt association;
    sqInt bcpc;
    BytecodeDescriptor *descriptor1;
    sqInt eA;
    sqInt eB;
    sqInt freeReg;
    sqInt savedB0;
    sqInt savedB1;
    sqInt savedB2;
    sqInt savedB3;
    sqInt savedEA;
    sqInt savedEB;
    sqInt savedNEB;


	/* If followed by a directed super send bytecode, avoid generating any code yet.
	   The association will be passed to the directed send trampoline in a register
	   and fully dereferenced only when first linked.  It will be ignored in later sends. */
	association = getLiteral(literalIndex);
	assert(!(directedSendUsesBinding));
	/* begin nextDescriptorExtensionsAndNextPCInto: */
	descriptor1 = generatorAt(byte0);
	savedB0 = byte0;
	savedB1 = byte1;
	savedB2 = byte2;
	savedB3 = byte3;
	savedEA = extA;
	savedEB = extB;
	savedNEB = numExtB;
	bcpc = bytecodePC + ((descriptor1->numBytes));
	do {
		if (bcpc > endPC) {
			goto l1;
		}
		byte0 = (fetchByteofObject(bcpc, methodObj)) + bytecodeSetOffset;
		descriptor1 = generatorAt(byte0);
		loadSubsequentBytesForDescriptorat(descriptor1, bcpc);
		if (!((descriptor1->isExtension))) {
			eA = extA;
			eB = extB;
			extA = savedEA;
			extB = savedEB;
			numExtB = savedNEB;
			byte0 = savedB0;
			byte1 = savedB1;
			byte2 = savedB2;
			byte3 = savedB3;
			if ((descriptor1 != null)
			 && ((((descriptor1->generator)) == genExtSendSuperBytecode)
			 && (eB >= 64))) {
				ssPushConstant(association);
				directedSendUsesBinding = 1;
				return 0;
			}
			goto l1;
		}
		((descriptor1->generator))();
		bcpc += (descriptor1->numBytes);
	} while(1);
	l1:	/* end nextDescriptorExtensionsAndNextPCInto: */;

	/* N.B. Do _not_ use ReceiverResultReg to avoid overwriting receiver in assignment in frameless methods. */
	/* So far descriptors are not rich enough to describe the entire dereference so generate the register
	   load but don't push the result.  There is an order-of-evaluation issue if we defer the dereference. */
	freeReg = allocateRegNotConflictingWith(0);
	/* begin genMoveConstant:R: */
	if (shouldAnnotateObjectReference(association)) {
		annotateobjRef(gMoveCwR(association, TempReg), association);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, association, TempReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(association));
		}
	}
	genLoadSlotsourceRegdestReg(ValueIndex, TempReg, freeReg);
	ssPushRegister(freeReg);
	return 0;
}

	/* StackToRegisterMappingCogit>>#genPushLiteral: */
static sqInt NoDbgRegParms
genPushLiteral(sqInt literal)
{
	return ssPushConstant(literal);
}

	/* StackToRegisterMappingCogit>>#genPushMaybeContextReceiverVariable: */
static sqInt NoDbgRegParms
genPushMaybeContextReceiverVariable(sqInt slotIndex)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *jmpDone;
    AbstractInstruction *jmpSingle;

	/* begin ssAllocateCallReg:and: */
	ssAllocateRequiredRegMaskupThroughupThroughNative(CallerSavedRegisterMask | (((1U << ReceiverResultReg)) | ((1U << SendNumArgsReg))), simStackPtr, simNativeStackPtr);
	ensureReceiverResultRegContainsSelf();
	/* begin genPushMaybeContextSlotIndex: */
	assert(needsFrame);
	if (((CallerSavedRegisterMask & ((1U << ReceiverResultReg))) != 0)) {

		/* We have no way of reloading ReceiverResultReg since we need the inst var value as the result. */
		voidReceiverResultRegContainsSelf();
	}
	if (slotIndex == InstructionPointerIndex) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, slotIndex, SendNumArgsReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(slotIndex));
		}
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, ceFetchContextInstVarTrampoline);
		(abstractInstruction->annotation = IsRelativeCall);
		return ssPushRegister(SendNumArgsReg);
	}
	genLoadSlotsourceRegdestReg(SenderIndex, ReceiverResultReg, TempReg);
	jmpSingle = genJumpNotSmallIntegerInScratchReg(TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(MoveCqR, slotIndex, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(slotIndex));
	}
	/* begin CallRT: */
	abstractInstruction1 = genoperand(Call, ceFetchContextInstVarTrampoline);
	(abstractInstruction1->annotation = IsRelativeCall);
	/* begin Jump: */
	jmpDone = genoperand(Jump, ((sqInt)0));
	jmpTarget(jmpSingle, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	genLoadSlotsourceRegdestReg(slotIndex, ReceiverResultReg, SendNumArgsReg);
	jmpTarget(jmpDone, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return ssPushRegister(SendNumArgsReg);
}

	/* StackToRegisterMappingCogit>>#genPushNewArrayBytecode */
static sqInt
genPushNewArrayBytecode(void)
{
    sqInt i;
    sqInt i1;
    int popValues;
    sqInt size;

	assert(needsFrame);
	voidReceiverResultRegContainsSelf();
	if ((popValues = byte1 > 0x7F)) {
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i1 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i1 <= simStackPtr; i1 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i1), frameOffsetOfTemporary(i1 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
	}
	else {
		/* begin ssAllocateCallReg:and: */
		ssAllocateRequiredRegMaskupThroughupThroughNative(CallerSavedRegisterMask | (((1U << SendNumArgsReg)) | ((1U << ReceiverResultReg))), simStackPtr, simNativeStackPtr);
	}
	size = byte1 & 0x7F;
	if (!popValues) {
		if (tryCollapseTempVectorInitializationOfSize(size)) {
			return 0;
		}
	}
	genNewArrayOfSizeinitialized(size, !popValues);
	if (popValues) {
		for (i = (size - 1); i >= 0; i += -1) {
			/* begin PopR: */
			genoperand(PopR, TempReg);
			genStoreSourceRegslotIndexintoNewObjectInDestReg(TempReg, i, ReceiverResultReg);
		}
		ssPop(size);
	}
	return ssPushRegister(ReceiverResultReg);
}

	/* StackToRegisterMappingCogit>>#genPushReceiverBytecode */
static sqInt
genPushReceiverBytecode(void)
{
	if ((((simSelf())->liveRegister)) == ReceiverResultReg) {
		return ssPushRegister(ReceiverResultReg);
	}
	return ssPushDesc(ssSelfDescriptor());
}

	/* StackToRegisterMappingCogit>>#genPushReceiverVariable: */
static sqInt NoDbgRegParms
genPushReceiverVariable(sqInt index)
{
	ensureReceiverResultRegContainsSelf();
	return ssPushBaseoffset(ReceiverResultReg, slotOffsetOfInstVarIndex(index));
}


/*	Ensure that the register args are pushed before the retpc for methods with
	arity <= self numRegArgs.
 */
/*	This isn't as clumsy on a RISC. But putting the receiver and
	args above the return address means the CoInterpreter has a
	single machine-code frame format which saves us a lot of work. */

	/* StackToRegisterMappingCogit>>#genPushRegisterArgs */
static void
genPushRegisterArgs(void)
{
	if (!(regArgsHaveBeenPushed
		 || (methodOrBlockNumArgs > (numRegArgs())))) {
		genPushRegisterArgsForNumArgsscratchReg(backEnd, methodOrBlockNumArgs, SendNumArgsReg);
		regArgsHaveBeenPushed = 1;
	}
}

	/* StackToRegisterMappingCogit>>#genPushRemoteTempLongBytecode */
static sqInt
genPushRemoteTempLongBytecode(void)
{
    AbstractInstruction *anInstruction;
    sqInt offset;
    sqInt regMask;
    sqInt remoteTempReg;
    sqInt tempVectReg;

	tempVectReg = allocateRegNotConflictingWith(0);
	/* begin MoveMw:r:R: */
	offset = frameOffsetOfTemporary(byte2);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, FPReg, tempVectReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
	/* begin availableRegOrNoneNotConflictingWith: */
	regMask = ((tempVectReg < 0) ? (((usqInt)(1)) >> (-tempVectReg)) : (1U << tempVectReg));
	remoteTempReg = availableRegisterOrNoneFor(backEnd, (liveRegisters()) | regMask);
	if (remoteTempReg == NoReg) {
		remoteTempReg = tempVectReg;
	}
	genLoadSlotsourceRegdestReg(byte1, tempVectReg, remoteTempReg);
	return ssPushRegister(remoteTempReg);
}


/*	If a frameless method (not a block), only argument temps can be accessed.
	This is assured by the use of needsFrameIfMod16GENumArgs: in pushTemp. */

	/* StackToRegisterMappingCogit>>#genPushTemporaryVariable: */
static sqInt NoDbgRegParms
genPushTemporaryVariable(sqInt index)
{
	assert((inBlock > 0)
	 || (needsFrame
	 || (index < methodOrBlockNumArgs)));
	return ssPushDesc(simStack[index + 1]);
}


/*	In a frameless method ReceiverResultReg already contains self.
	In a frameful method, ReceiverResultReg /may/ contain self. */

	/* StackToRegisterMappingCogit>>#genReturnReceiver */
static sqInt
genReturnReceiver(void)
{
	if (needsFrame) {
		if (!((((simSelf())->liveRegister)) == ReceiverResultReg)) {
			/* begin putSelfInReceiverResultReg */
			storeToReg(simSelf(), ReceiverResultReg);
		}
	}
	return genUpArrowReturn();
}

	/* StackToRegisterMappingCogit>>#genReturnTopFromBlock */
static sqInt
genReturnTopFromBlock(void)
{
	assert(inBlock > 0);
	popToReg(ssTop(), ReceiverResultReg);
	ssPop(1);
	return genBlockReturn();
}

	/* StackToRegisterMappingCogit>>#genReturnTopFromMethod */
static sqInt
genReturnTopFromMethod(void)
{
	popToReg(ssTop(), ReceiverResultReg);
	ssPop(1);
	return genUpArrowReturn();
}

	/* StackToRegisterMappingCogit>>#genSendDirectedSuper:numArgs: */
static sqInt NoDbgRegParms
genSendDirectedSupernumArgs(sqInt selectorIndex, sqInt numArgs)
{
    sqInt result;

	assert((((ssTop())->type)) == SSConstant);
	tempOop = ((ssTop())->constant);
	ssPop(1);
	marshallSendArguments(numArgs);
	result = genMarshalledSendnumArgssendTable(selectorIndex, numArgs, (directedSendUsesBinding
		? directedSuperBindingSendTrampolines
		: directedSuperSendTrampolines));
	directedSendUsesBinding = 0;
	return result;
}

	/* StackToRegisterMappingCogit>>#genSendSuper:numArgs: */
static sqInt NoDbgRegParms
genSendSupernumArgs(sqInt selectorIndex, sqInt numArgs)
{
	marshallSendArguments(numArgs);
	return genMarshalledSendnumArgssendTable(selectorIndex, numArgs, superSendTrampolines);
}


/*	Generate a trampoline with four arguments.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* StackToRegisterMappingCogit>>#genSendTrampolineFor:numArgs:called:arg:arg:arg:arg: */
static usqInt NoDbgRegParms
genSendTrampolineFornumArgscalledargargargarg(void *aRoutine, sqInt numArgs, char *aString, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3)
{
    sqInt routine;
    usqInt startAddress;

	startAddress = methodZoneBase;
	zeroOpcodeIndex();
	genPushRegisterArgsForNumArgsscratchReg(backEnd, numArgs, SendNumArgsReg);
	/* begin selectorIndexDereferenceRoutine */
	routine = null;
	if (!(routine == null)) {

		/* Explicitly save LinkReg via ExtraReg2; it's presumably faster than pushing/popping */
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, LinkReg, Extra2Reg);
		/* begin Call: */
		genoperand(Call, routine);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, Extra2Reg, LinkReg);
	}
	genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(aRoutine, aString, 4, regOrConst0, regOrConst1, regOrConst2, regOrConst3, 0 /* emptyRegisterMask */, 1, NoReg, 1);
	return startAddress;
}

	/* StackToRegisterMappingCogit>>#genSend:numArgs: */
static sqInt NoDbgRegParms
genSendnumArgs(sqInt selectorIndex, sqInt numArgs)
{
	marshallSendArguments(numArgs);
	return genMarshalledSendnumArgssendTable(selectorIndex, numArgs, ordinarySendTrampolines);
}

	/* StackToRegisterMappingCogit>>#genSpecialSelectorArithmetic */
static sqInt
genSpecialSelectorArithmetic(void)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    sqInt argInt;
    int argIsConst;
    sqInt argIsInt;
    sqInt i;
    sqInt index;
    AbstractInstruction *jumpContinue;
    AbstractInstruction *jumpNotSmallInts;
    BytecodeDescriptor *primDescriptor;
    sqInt rcvrInt;
    int rcvrIsConst;
    sqInt rcvrIsInt;
    sqInt result;

	primDescriptor = generatorAt(byte0);
	argIsInt = ((argIsConst = (((ssTop())->type)) == SSConstant))
	 && ((((argInt = ((ssTop())->constant))) & 1));
	rcvrIsInt = (((rcvrIsConst = (((ssValue(1))->type)) == SSConstant))
	 && ((((rcvrInt = ((ssValue(1))->constant))) & 1)))
	 || ((mclassIsSmallInteger())
	 && (isSameEntryAs(ssValue(1), simSelf())));
	if (argIsInt
	 && (rcvrIsInt
	 && (rcvrIsConst))) {
		rcvrInt = (rcvrInt >> 1);
		argInt = (argInt >> 1);
		switch ((primDescriptor->opcode)) {
		case AddRR:
			result = rcvrInt + argInt;
			break;
		case SubRR:
			result = rcvrInt - argInt;
			break;
		case AndRR:
			result = rcvrInt & argInt;
			break;
		case OrRR:
			result = rcvrInt | argInt;
			break;
		default:
			error("Case not found and no otherwise clause");
		}
		if (isIntegerValue(result)) {

			/* Must annotate the bytecode for correct pc mapping. */
			return (ssPop(2),
				ssPushAnnotatedConstant((((usqInt)result << 1) | 1)));
		}
		return genSpecialSelectorSend();
	}
	if ((rcvrIsConst
	 && (!rcvrIsInt))
	 || (argIsConst
	 && (!argIsInt))) {
		return genSpecialSelectorSend();
	}
	if (!(argIsInt
		 || (rcvrIsInt))) {
		return genSpecialSelectorSend();
	}
	if (argIsInt) {
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= (simStackPtr - 2)) {
			for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < (simStackPtr - 2)) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : (simStackPtr - 2))); i <= (simStackPtr - 2); i += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
			}
			simSpillBase = (simStackPtr - 2) + 1;
		}
		popToReg(ssValue(1), ReceiverResultReg);
		ssPop(2);
	}
	else {
		marshallSendArguments(1);
	}
	jumpNotSmallInts = (!(rcvrIsInt
 && (argIsInt))
		? (argIsInt
				? genJumpNotSmallInteger(ReceiverResultReg)
				: (rcvrIsInt
						? genJumpNotSmallInteger(Arg0Reg)
						: (/* begin genJumpNotSmallIntegersIn:and:scratch: */
							genoperandoperand(MoveRR, ReceiverResultReg, TempReg),
							/* begin AndR:R: */
							genoperandoperand(AndRR, Arg0Reg, TempReg),
							genJumpNotSmallIntegerInScratchReg(TempReg))))
		: 0);
	switch ((primDescriptor->opcode)) {
	case AddRR:
		if (argIsInt) {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction = genoperandoperand(AddCqR, argInt - ConstZero, ReceiverResultReg);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(argInt - ConstZero));
			}
			/* begin JumpNoOverflow: */
			jumpContinue = genConditionalBranchoperand(JumpNoOverflow, ((sqInt)0));
			/* begin checkQuickConstant:forInstruction: */
			anInstruction1 = genoperandoperand(SubCqR, argInt - ConstZero, ReceiverResultReg);
			if (usesOutOfLineLiteral(anInstruction1)) {
				(anInstruction1->dependent = locateLiteral(argInt - ConstZero));
			}
		}
		else {
			genRemoveSmallIntegerTagsInScratchReg(ReceiverResultReg);
			/* begin AddR:R: */
			genoperandoperand(AddRR, Arg0Reg, ReceiverResultReg);
			/* begin JumpNoOverflow: */
			jumpContinue = genConditionalBranchoperand(JumpNoOverflow, ((sqInt)0));
			if (rcvrIsInt
			 && (rcvrIsConst)) {
				/* begin checkQuickConstant:forInstruction: */
				anInstruction2 = genoperandoperand(MoveCqR, rcvrInt, ReceiverResultReg);
				if (usesOutOfLineLiteral(anInstruction2)) {
					(anInstruction2->dependent = locateLiteral(rcvrInt));
				}
			}
			else {
				/* begin SubR:R: */
				genoperandoperand(SubRR, Arg0Reg, ReceiverResultReg);
				genSetSmallIntegerTagsIn(ReceiverResultReg);
			}
		}
		break;
	case SubRR:
		if (argIsInt) {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction3 = genoperandoperand(SubCqR, argInt - ConstZero, ReceiverResultReg);
			if (usesOutOfLineLiteral(anInstruction3)) {
				(anInstruction3->dependent = locateLiteral(argInt - ConstZero));
			}
			/* begin JumpNoOverflow: */
			jumpContinue = genConditionalBranchoperand(JumpNoOverflow, ((sqInt)0));
			/* begin checkQuickConstant:forInstruction: */
			anInstruction4 = genoperandoperand(AddCqR, argInt - ConstZero, ReceiverResultReg);
			if (usesOutOfLineLiteral(anInstruction4)) {
				(anInstruction4->dependent = locateLiteral(argInt - ConstZero));
			}
		}
		else {
			genRemoveSmallIntegerTagsInScratchReg(Arg0Reg);
			/* begin SubR:R: */
			genoperandoperand(SubRR, Arg0Reg, ReceiverResultReg);
			/* begin JumpNoOverflow: */
			jumpContinue = genConditionalBranchoperand(JumpNoOverflow, ((sqInt)0));
			/* begin AddR:R: */
			genoperandoperand(AddRR, Arg0Reg, ReceiverResultReg);
			genSetSmallIntegerTagsIn(Arg0Reg);
		}
		break;
	case AndRR:
		if (argIsInt) {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction5 = genoperandoperand(AndCqR, argInt, ReceiverResultReg);
			if (usesOutOfLineLiteral(anInstruction5)) {
				(anInstruction5->dependent = locateLiteral(argInt));
			}
		}
		else {
			/* begin AndR:R: */
			genoperandoperand(AndRR, Arg0Reg, ReceiverResultReg);
		}
		jumpContinue = (!(jumpNotSmallInts == null)
			? (/* begin Jump: */
				genoperand(Jump, ((sqInt)0)))
			: 0);
		break;
	case OrRR:
		if (argIsInt) {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction6 = genoperandoperand(OrCqR, argInt, ReceiverResultReg);
			if (usesOutOfLineLiteral(anInstruction6)) {
				(anInstruction6->dependent = locateLiteral(argInt));
			}
		}
		else {
			/* begin OrR:R: */
			genoperandoperand(OrRR, Arg0Reg, ReceiverResultReg);
		}
		jumpContinue = (!(jumpNotSmallInts == null)
			? (/* begin Jump: */
				genoperand(Jump, ((sqInt)0)))
			: 0);
		break;
	default:
		error("Case not found and no otherwise clause");
	}
	if (jumpNotSmallInts == null) {
		if (!jumpContinue) {

			/* overflow cannot happen */
			/* begin annotateInstructionForBytecode */
			if (prevInstIsPCAnnotated()) {
				/* begin Nop */
				abstractInstruction = gen(Nop);
			}
			else {
				/* begin Label */
				abstractInstruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
			}
			(abstractInstruction->annotation = HasBytecodePC);
			ssPushRegister(ReceiverResultReg);
			return 0;
		}
	}
	else {
		jmpTarget(jumpNotSmallInts, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	}
	if (argIsInt) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction7 = genoperandoperand(MoveCqR, argInt, Arg0Reg);
		if (usesOutOfLineLiteral(anInstruction7)) {
			(anInstruction7->dependent = locateLiteral(argInt));
		}
	}
	index = byte0 - (
#if MULTIPLEBYTECODESETS
	(bytecodeSetOffset == 0x100
		? AltFirstSpecialSelector + 0x100
		: FirstSpecialSelector)
#else
	FirstSpecialSelector
#endif
	);
	genMarshalledSendnumArgssendTable((-index) - 1, 1, ordinarySendTrampolines);
	jmpTarget(jumpContinue, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}

	/* StackToRegisterMappingCogit>>#genSpecialSelectorClass */
static sqInt
genSpecialSelectorClass(void)
{
    sqInt requiredReg1;
    sqInt topReg;

	topReg = registerOrNone(ssTop());
	ssPop(1);
	if ((topReg == NoReg)
	 || (topReg == ClassReg)) {
		/* begin ssAllocateRequiredReg:and: */
		requiredReg1 = (topReg = SendNumArgsReg);
		ssAllocateRequiredRegMaskupThroughupThroughNative((((requiredReg1 < 0) ? (((usqInt)(1)) >> (-requiredReg1)) : (1U << requiredReg1))) | ((1U << ClassReg)), simStackPtr, simNativeStackPtr);
	}
	else {
		/* begin ssAllocateRequiredReg: */
		ssAllocateRequiredRegMaskupThroughupThroughNative((1U << ClassReg), simStackPtr, simNativeStackPtr);
	}
	ssPush(1);
	popToReg(ssTop(), topReg);
	genGetClassObjectOfintoscratchRegmayBeAForwarder(topReg, ClassReg, TempReg, mayBeAForwarder(ssTop()));
	return (ssPop(1),
		ssPushRegister(ClassReg));
}

	/* StackToRegisterMappingCogit>>#genSpecialSelectorComparison */
static sqInt
genSpecialSelectorComparison(void)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt argInt;
    sqInt argIsIntConst;
    BytecodeDescriptor *branchDescriptor;
    BytecodeDescriptor *branchDescriptor1;
    sqInt i;
    sqInt index;
    sqInt inlineCAB;
    AbstractInstruction *jumpNotSmallInts;
    void *jumpTarget;
    sqInt nExts;
    sqInt nextPC;
    sqInt nextPC1;
    sqInt postBranchPC;
    sqInt postBranchPC1;
    BytecodeDescriptor *primDescriptor;
    BytecodeDescriptor *primDescriptor1;
    int rcvrIsConst;
    sqInt rcvrIsInt;
    sqInt targetBytecodePC;
    sqInt targetPC;

	/* begin ssFlushTo: */
	assert(tempsValidAndVolatileEntriesSpilled());
	ssNativeFlushTo(simNativeStackPtr);
	if (simSpillBase <= (simStackPtr - 2)) {
		for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < (simStackPtr - 2)) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : (simStackPtr - 2))); i <= (simStackPtr - 2); i += 1) {
			assert(needsFrame);
			ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
		}
		simSpillBase = (simStackPtr - 2) + 1;
	}
	primDescriptor = generatorAt(byte0);
	argIsIntConst = ((((ssTop())->type)) == SSConstant)
	 && ((((argInt = ((ssTop())->constant))) & 1));
	rcvrIsInt = (((rcvrIsConst = (((ssValue(1))->type)) == SSConstant))
	 && (((((ssValue(1))->constant)) & 1)))
	 || ((mclassIsSmallInteger())
	 && (isSameEntryAs(ssValue(1), simSelf())));
	if (argIsIntConst
	 && (rcvrIsInt
	 && (rcvrIsConst))) {
		return genStaticallyResolvedSpecialSelectorComparison();
	}
	/* begin extractMaybeBranchDescriptorInto: */
	primDescriptor1 = generatorAt(byte0);
	nextPC1 = bytecodePC + ((primDescriptor1->numBytes));
	nExts = 0;
	while (1) {
		while (1) {
			/* begin generatorForPC: */
			branchDescriptor1 = generatorAt(bytecodeSetOffset + (fetchByteofObject(nextPC1, methodObj)));
			if (!((branchDescriptor1->isExtension))) break;
			nExts += 1;
			nextPC1 += (branchDescriptor1->numBytes);
		}
		/* begin isUnconditionalBranch */
		if (!((isBranch(branchDescriptor1))
		 && (!(((branchDescriptor1->isBranchTrue))
		 || ((branchDescriptor1->isBranchFalse)))))) break;
		nextPC1 = eventualTargetOf((nextPC1 + ((branchDescriptor1->numBytes))) + (((branchDescriptor1->spanFunction))(branchDescriptor1, nextPC1, nExts, methodObj)));
	}
	targetBytecodePC = (postBranchPC1 = 0);
	if (((branchDescriptor1->isBranchTrue))
	 || ((branchDescriptor1->isBranchFalse))) {
		targetBytecodePC = eventualTargetOf((nextPC1 + ((branchDescriptor1->numBytes))) + (((branchDescriptor1->spanFunction))(branchDescriptor1, nextPC1, nExts, methodObj)));
		postBranchPC1 = eventualTargetOf(nextPC1 + ((branchDescriptor1->numBytes)));
	}
	else {
		nextPC1 = bytecodePC + ((primDescriptor1->numBytes));
	}
	branchDescriptor = branchDescriptor1;
	nextPC = nextPC1;
	postBranchPC = postBranchPC1;
	targetPC = targetBytecodePC;

	/* Further, only interested in inlining = and ~= if there's a SmallInteger constant involved.
	   The relational operators successfully statically predict SmallIntegers; the equality operators do not. */
	inlineCAB = ((branchDescriptor->isBranchTrue))
	 || ((branchDescriptor->isBranchFalse));
	if (inlineCAB
	 && ((((primDescriptor->opcode)) == JumpZero)
	 || (((primDescriptor->opcode)) == JumpNonZero))) {
		inlineCAB = argIsIntConst
		 || (rcvrIsInt);
	}
	if (!inlineCAB) {
		return genSpecialSelectorSend();
	}
	if (argIsIntConst) {
		popToReg(ssValue(1), ReceiverResultReg);
		ssPop(2);
	}
	else {
		marshallSendArguments(1);
	}
	jumpNotSmallInts = (!(rcvrIsInt
 && (argIsIntConst))
		? (argIsIntConst
				? genJumpNotSmallInteger(ReceiverResultReg)
				: (rcvrIsInt
						? genJumpNotSmallInteger(Arg0Reg)
						: (/* begin genJumpNotSmallIntegersIn:and:scratch: */
							genoperandoperand(MoveRR, ReceiverResultReg, TempReg),
							/* begin AndR:R: */
							genoperandoperand(AndRR, Arg0Reg, TempReg),
							genJumpNotSmallIntegerInScratchReg(TempReg))))
		: 0);
	if (argIsIntConst) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(CmpCqR, argInt, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(argInt));
		}
	}
	else {
		/* begin CmpR:R: */
		assert(!((Arg0Reg == SPReg)));
		genoperandoperand(CmpRR, Arg0Reg, ReceiverResultReg);
	}
	genConditionalBranchoperand(((branchDescriptor->isBranchTrue)
		? (primDescriptor->opcode)
		: inverseBranchFor((primDescriptor->opcode))), ((usqInt)(ensureNonMergeFixupAt(targetPC))));
	/* begin Jump: */
	jumpTarget = ensureNonMergeFixupAt(postBranchPC);
	genoperand(Jump, ((sqInt)jumpTarget));
	if (!jumpNotSmallInts) {
		/* begin annotateInstructionForBytecode */
		if (prevInstIsPCAnnotated()) {
			/* begin Nop */
			abstractInstruction = gen(Nop);
		}
		else {
			/* begin Label */
			abstractInstruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		}
		(abstractInstruction->annotation = HasBytecodePC);
		ensureFixupAt(postBranchPC);
		ensureFixupAt(targetPC);
		deadCode = 1;
		return 0;
	}
	jmpTarget(jumpNotSmallInts, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	if (argIsIntConst) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(MoveCqR, argInt, Arg0Reg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(argInt));
		}
	}
	index = byte0 - (
#if MULTIPLEBYTECODESETS
	(bytecodeSetOffset == 0x100
		? AltFirstSpecialSelector + 0x100
		: FirstSpecialSelector)
#else
	FirstSpecialSelector
#endif
	);
	return genMarshalledSendnumArgssendTable((-index) - 1, 1, ordinarySendTrampolines);
}


/*	Assumes both operands are ints */

	/* StackToRegisterMappingCogit>>#genStaticallyResolvedSpecialSelectorComparison */
static sqInt
genStaticallyResolvedSpecialSelectorComparison(void)
{
    sqInt argInt;
    BytecodeDescriptor *primDescriptor;
    sqInt rcvrInt;
    int result;

	primDescriptor = generatorAt(byte0);
	argInt = ((ssTop())->constant);
	rcvrInt = ((ssValue(1))->constant);
	switch ((primDescriptor->opcode)) {
	case JumpLess:
		result = rcvrInt < argInt;
		break;
	case JumpLessOrEqual:
		result = rcvrInt <= argInt;
		break;
	case JumpGreater:
		result = rcvrInt > argInt;
		break;
	case JumpGreaterOrEqual:
		result = rcvrInt >= argInt;
		break;
	case JumpZero:
		result = rcvrInt == argInt;
		break;
	case JumpNonZero:
		result = rcvrInt != argInt;
		break;
	default:
		error("Case not found and no otherwise clause");
	}
	ssPop(2);
	return ssPushAnnotatedConstant((result
		? trueObject()
		: falseObject()));
}


/*	We need a frame because the association has to be in ReceiverResultReg for
	the various trampolines
	and ReceiverResultReg holds only the receiver in frameless methods.
 */

	/* StackToRegisterMappingCogit>>#genStorePop:LiteralVariable:needsStoreCheck:needsImmutabilityCheck: */
static sqInt NoDbgRegParms
genStorePopLiteralVariableneedsStoreCheckneedsImmutabilityCheck(sqInt popBoolean, sqInt litVarIndex, sqInt needsStoreCheck, sqInt needsImmCheck)
{
    AbstractInstruction *anInstruction;
    sqInt association;
    sqInt i;
    sqInt topReg;

	assert(needsFrame);
	/* begin genLoadLiteralVariable:in: */
	association = getLiteral(litVarIndex);
	voidReceiverResultRegContainsSelf();
	/* begin ssAllocateRequiredReg: */
	ssAllocateRequiredRegMaskupThroughupThroughNative((1U << ReceiverResultReg), simStackPtr, simNativeStackPtr);
	/* begin genMoveConstant:R: */
	if (shouldAnnotateObjectReference(association)) {
		annotateobjRef(gMoveCwR(association, ReceiverResultReg), association);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, association, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(association));
		}
	}
	/* begin genGenericStorePop:slotIndex:destReg:needsStoreCheck:needsRestoreRcvr:needsImmutabilityCheck: */
#  if IMMUTABILITY
	if (needsImmCheck) {
		/* begin ssAllocateRequiredReg:upThrough: */
		ssAllocateRequiredRegMaskupThroughupThroughNative((1U << ClassReg), simStackPtr - 1, simNativeStackPtr);
		ssStoreAndReplacePoptoReg(popBoolean, ClassReg);
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		return genStoreWithImmutabilityCheckSourceRegslotIndexdestRegscratchRegneedsStoreCheckneedRestoreRcvr(ClassReg, ValueIndex, ReceiverResultReg, TempReg, needsStoreCheck, 0);
	}
#  endif // IMMUTABILITY
	topReg = allocateRegForStackEntryAtnotConflictingWith(0, (1U << ReceiverResultReg));
	ssStorePoptoReg(popBoolean, topReg);
	return genStoreSourceRegslotIndexdestRegscratchReginFrameneedsStoreCheck(topReg, ValueIndex, ReceiverResultReg, TempReg, needsFrame, needsStoreCheck);
}


/*	The reason we need a frame here is that assigning to an inst var of a
	context may
	involve wholesale reorganization of stack pages, and the only way to
	preserve the
	execution state of an activation in that case is if it has a frame. */

	/* StackToRegisterMappingCogit>>#genStorePop:MaybeContextReceiverVariable:needsStoreCheck:needsImmutabilityCheck: */
static sqInt NoDbgRegParms
genStorePopMaybeContextReceiverVariableneedsStoreCheckneedsImmutabilityCheck(sqInt popBoolean, sqInt slotIndex, sqInt needsStoreCheck, sqInt needsImmCheck)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    AbstractInstruction *abstractInstruction2;
    AbstractInstruction *abstractInstruction3;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt i;
    AbstractInstruction *immutabilityFailure;
    AbstractInstruction *mutableJump;

	immutabilityFailure = ((AbstractInstruction *) 0);
	assert(needsFrame);
	ssFlushUpThroughReceiverVariable(slotIndex);
	ensureReceiverResultRegContainsSelf();
	/* begin genGenericStorePop:MaybeContextSlotIndex:needsStoreCheck:needsRestoreRcvr:needsImmutabilityCheck: */
	assert(needsFrame);
#  if IMMUTABILITY
	if (needsImmCheck) {
		mutableJump = genJumpMutablescratchReg(ReceiverResultReg, TempReg);
		/* begin genStoreTrampolineCall: */
		assert(IMMUTABILITY);
		if (slotIndex >= (NumStoreTrampolines - 1)) {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction = genoperandoperand(MoveCqR, slotIndex, TempReg);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(slotIndex));
			}
			/* begin CallRT: */
			abstractInstruction3 = genoperand(Call, ceStoreTrampolines[NumStoreTrampolines - 1]);
			(abstractInstruction3->annotation = IsRelativeCall);
		}
		else {
			/* begin CallRT: */
			abstractInstruction1 = genoperand(Call, ceStoreTrampolines[slotIndex]);
			(abstractInstruction1->annotation = IsRelativeCall);
		}
		/* begin annotateBytecode: */
		abstractInstruction2 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		(abstractInstruction2->annotation = HasBytecodePC);
		/* begin putSelfInReceiverResultReg */
		storeToReg(simSelf(), ReceiverResultReg);
		/* begin Jump: */
		immutabilityFailure = genoperand(Jump, ((sqInt)0));
		jmpTarget(mutableJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	}
#  endif // IMMUTABILITY
	ssPop(1);
	/* begin ssAllocateCallReg:and: */
	ssAllocateRequiredRegMaskupThroughupThroughNative(CallerSavedRegisterMask | (((1U << ClassReg)) | ((1U << SendNumArgsReg))), simStackPtr, simNativeStackPtr);
	ssPush(1);
	genLoadSlotsourceRegdestReg(SenderIndex, ReceiverResultReg, TempReg);
	ssStoreAndReplacePoptoReg(popBoolean, ClassReg);
	/* begin ssFlushTo: */
	assert(tempsValidAndVolatileEntriesSpilled());
	ssNativeFlushTo(simNativeStackPtr);
	if (simSpillBase <= simStackPtr) {
		for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
			assert(needsFrame);
			ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
		}
		simSpillBase = simStackPtr + 1;
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(MoveCqR, slotIndex, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(slotIndex));
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceStoreContextInstVarTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
#  if IMMUTABILITY
	if (needsImmCheck) {
		jmpTarget(immutabilityFailure, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	}
#  endif
	return 0;
}

	/* StackToRegisterMappingCogit>>#genStorePop:ReceiverVariable:needsStoreCheck:needsImmutabilityCheck: */
static sqInt NoDbgRegParms
genStorePopReceiverVariableneedsStoreCheckneedsImmutabilityCheck(sqInt popBoolean, sqInt slotIndex, sqInt needsStoreCheck, sqInt needsImmCheck)
{
    sqInt i;
    sqInt needsImmCheck1;
    sqInt needsStoreCheck1;
    sqInt topReg;

	ssFlushUpThroughReceiverVariable(slotIndex);
	ensureReceiverResultRegContainsSelf();
	/* begin genGenericStorePop:slotIndex:destReg:needsStoreCheck:needsRestoreRcvr:needsImmutabilityCheck: */
	needsStoreCheck1 = (!useTwoPaths)
	 && (needsStoreCheck);
	needsImmCheck1 = needsImmCheck
	 && (!useTwoPaths);
#  if IMMUTABILITY
	if (needsImmCheck1) {
		/* begin ssAllocateRequiredReg:upThrough: */
		ssAllocateRequiredRegMaskupThroughupThroughNative((1U << ClassReg), simStackPtr - 1, simNativeStackPtr);
		ssStoreAndReplacePoptoReg(popBoolean, ClassReg);
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		return genStoreWithImmutabilityCheckSourceRegslotIndexdestRegscratchRegneedsStoreCheckneedRestoreRcvr(ClassReg, slotIndex, ReceiverResultReg, TempReg, needsStoreCheck1, 1);
	}
#  endif // IMMUTABILITY
	topReg = allocateRegForStackEntryAtnotConflictingWith(0, (1U << ReceiverResultReg));
	ssStorePoptoReg(popBoolean, topReg);
	return genStoreSourceRegslotIndexdestRegscratchReginFrameneedsStoreCheck(topReg, slotIndex, ReceiverResultReg, TempReg, needsFrame, needsStoreCheck1);
}


/*	The only reason we assert needsFrame here is that in a frameless method
	ReceiverResultReg must and does contain only self, but the ceStoreCheck
	trampoline expects the target of the store to be in ReceiverResultReg. So
	in a frameless method we would have a conflict between the receiver and
	the temote temp store, unless we we smart enough to realise that
	ReceiverResultReg was unused after the literal variable store, unlikely
	given that methods return self by default. */

	/* StackToRegisterMappingCogit>>#genStorePop:RemoteTemp:At:needsStoreCheck: */
static sqInt NoDbgRegParms
genStorePopRemoteTempAtneedsStoreCheck(sqInt popBoolean, sqInt slotIndex, sqInt remoteTempIndex, sqInt needsStoreCheck)
{
    AbstractInstruction *anInstruction;
    sqInt offset;
    sqInt topReg;

	assert(needsFrame);
	/* begin ssAllocateRequiredReg: */
	ssAllocateRequiredRegMaskupThroughupThroughNative((1U << ReceiverResultReg), simStackPtr, simNativeStackPtr);
	voidReceiverResultRegContainsSelf();
	/* begin MoveMw:r:R: */
	offset = frameOffsetOfTemporary(remoteTempIndex);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, FPReg, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
	/* begin genGenericStorePop:slotIndex:destReg:needsStoreCheck:needsRestoreRcvr:needsImmutabilityCheck: */
#  if IMMUTABILITY
	
#  endif
	topReg = allocateRegForStackEntryAtnotConflictingWith(0, (1U << ReceiverResultReg));
	ssStorePoptoReg(popBoolean, topReg);
	return genStoreSourceRegslotIndexdestRegscratchReginFrameneedsStoreCheck(topReg, slotIndex, ReceiverResultReg, TempReg, needsFrame, needsStoreCheck);
}

	/* StackToRegisterMappingCogit>>#genStorePop:TemporaryVariable: */
static sqInt NoDbgRegParms
genStorePopTemporaryVariable(sqInt popBoolean, sqInt tempIndex)
{
    AbstractInstruction *anInstruction;
    sqInt offset;
    sqInt reg;

	ssFlushUpThroughTemporaryVariable(tempIndex);
	reg = ssStorePoptoPreferredReg(popBoolean, TempReg);
	/* begin MoveR:Mw:r: */
	offset = frameOffsetOfTemporary(tempIndex);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveRMwr, reg, offset, FPReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
	((simStackAt(tempIndex + 1))->bcptr = bytecodePC);
	return 0;
}


/*	Generate a method return from within a method or a block.
	Frameless method activation looks like
	CISCs (x86):
	receiver
	args
	sp->	ret pc.
	RISCs (ARM):
	receiver
	args
	ret pc in LR.
	A fully framed activation is described in CoInterpreter
	class>initializeFrameIndices. Return pops receiver and arguments off the
	stack. Callee pushes the result. */

	/* StackToRegisterMappingCogit>>#genUpArrowReturn */
static sqInt
genUpArrowReturn(void)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    sqInt i;
    sqInt offset;


	/* can't fall through */
	deadCode = 1;
	if (inBlock > 0) {
		assert(needsFrame);
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, ceNonLocalReturnTrampoline);
		(abstractInstruction->annotation = IsRelativeCall);
		/* begin annotateBytecode: */
		abstractInstruction1 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		(abstractInstruction1->annotation = HasBytecodePC);
		return 0;
	}
	if (
#  if IMMUTABILITY
		needsFrame
			 && (!useTwoPaths)
#  else
		needsFrame
#  endif
		) {
		if (hasNativeFrame) {
			leaveNativeFrame();
		}
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, FPReg, SPReg);
		/* begin PopR: */
		genoperand(PopR, FPReg);
		/* begin PopR: */
		genoperand(PopR, LinkReg);
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	else {
		/* begin RetN: */
		offset = ((methodOrBlockNumArgs > (numRegArgs()))
		 || (regArgsHaveBeenPushed)
			? (methodOrBlockNumArgs + 1) * BytesPerWord
			: 0);
		genoperand(RetN, offset);
	}
	return 0;
}

	/* StackToRegisterMappingCogit>>#genVanillaInlinedIdenticalOrNotIf: */
static sqInt NoDbgRegParms
genVanillaInlinedIdenticalOrNotIf(sqInt orNot)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    int argIsConstant;
    sqInt argNeedsReg;
    sqInt argReg;
    sqInt argReg1;
    BytecodeDescriptor *branchDescriptor;
    BytecodeDescriptor *branchDescriptor1;
    sqInt constant;
    sqInt constant1;
    sqInt i;
    void *jumpTarget;
    void *jumpTarget1;
    void *jumpTarget2;
    void *jumpTarget3;
    sqInt nExts;
    sqInt nextPC;
    sqInt nextPC1;
    sqInt postBranchPC;
    sqInt postBranchPC1;
    BytecodeDescriptor *primDescriptor;
    sqInt rcvrIsConstant;
    sqInt rcvrNeedsReg;
    sqInt rcvrReg;
    sqInt rcvrReg1;
    sqInt reg;
    sqInt rNext1;
    sqInt rTop1;
    sqInt targetBytecodePC;
    sqInt targetPC;
    sqInt topRegistersMask;

	/* begin extractMaybeBranchDescriptorInto: */
	primDescriptor = generatorAt(byte0);
	nextPC1 = bytecodePC + ((primDescriptor->numBytes));
	nExts = 0;
	while (1) {
		while (1) {
			/* begin generatorForPC: */
			branchDescriptor1 = generatorAt(bytecodeSetOffset + (fetchByteofObject(nextPC1, methodObj)));
			if (!((branchDescriptor1->isExtension))) break;
			nExts += 1;
			nextPC1 += (branchDescriptor1->numBytes);
		}
		/* begin isUnconditionalBranch */
		if (!((isBranch(branchDescriptor1))
		 && (!(((branchDescriptor1->isBranchTrue))
		 || ((branchDescriptor1->isBranchFalse)))))) break;
		nextPC1 = eventualTargetOf((nextPC1 + ((branchDescriptor1->numBytes))) + (((branchDescriptor1->spanFunction))(branchDescriptor1, nextPC1, nExts, methodObj)));
	}
	targetBytecodePC = (postBranchPC1 = 0);
	if (((branchDescriptor1->isBranchTrue))
	 || ((branchDescriptor1->isBranchFalse))) {
		targetBytecodePC = eventualTargetOf((nextPC1 + ((branchDescriptor1->numBytes))) + (((branchDescriptor1->spanFunction))(branchDescriptor1, nextPC1, nExts, methodObj)));
		postBranchPC1 = eventualTargetOf(nextPC1 + ((branchDescriptor1->numBytes)));
	}
	else {
		nextPC1 = bytecodePC + ((primDescriptor->numBytes));
	}
	branchDescriptor = branchDescriptor1;
	nextPC = nextPC1;
	postBranchPC = postBranchPC1;
	targetPC = targetBytecodePC;

	/* They can't be both constants to use correct machine opcodes.
	   However annotable constants can't be resolved statically, hence we need to careful. */
	argIsConstant = (((ssTop())->type)) == SSConstant;
	rcvrIsConstant = (!argIsConstant)
	 && ((((ssValue(1))->type)) == SSConstant);
	/* begin allocateEqualsEqualsRegistersArgNeedsReg:rcvrNeedsReg:into: */
	argNeedsReg = !argIsConstant;
	rcvrNeedsReg = !rcvrIsConstant;
	assert(argNeedsReg
	 || (rcvrNeedsReg));
	argReg1 = (rcvrReg1 = NoReg);
	if (argNeedsReg) {
		if (rcvrNeedsReg) {
			/* begin allocateRegForStackTopTwoEntriesInto: */
			topRegistersMask = 0;
			rTop1 = (rNext1 = NoReg);
			if ((registerOrNone(ssTop())) != NoReg) {
				rTop1 = registerOrNone(ssTop());
			}
			if ((registerOrNone(ssValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg = (rNext1 = registerOrNone(ssValue(1)));
				topRegistersMask = ((reg < 0) ? (((usqInt)(1)) >> (-reg)) : (1U << reg));
			}
			if (rTop1 == NoReg) {
				rTop1 = allocateRegNotConflictingWith(topRegistersMask);
			}
			if (rNext1 == NoReg) {
				rNext1 = allocateRegNotConflictingWith(((rTop1 < 0) ? (((usqInt)(1)) >> (-rTop1)) : (1U << rTop1)));
			}
			assert(!(((rTop1 == NoReg)
 || (rNext1 == NoReg))));
			argReg1 = rTop1;
			rcvrReg1 = rNext1;
			popToReg(ssTop(), argReg1);
			popToReg(ssValue(1), rcvrReg1);
		}
		else {
			argReg1 = allocateRegForStackEntryAtnotConflictingWith(0, 0);
			popToReg(ssTop(), argReg1);
			if (((ssValue(1))->spilled)) {
				/* begin checkQuickConstant:forInstruction: */
				anInstruction2 = genoperandoperand(AddCqR, BytesPerWord, SPReg);
				if (usesOutOfLineLiteral(anInstruction2)) {
					(anInstruction2->dependent = locateLiteral(BytesPerWord));
				}
			}
		}
	}
	else {
		assert(rcvrNeedsReg);
		assert(!((((ssTop())->spilled))));
		rcvrReg1 = allocateRegForStackEntryAtnotConflictingWith(1, 0);
		popToReg(ssValue(1), rcvrReg1);
	}
	assert(!((argNeedsReg
 && (argReg1 == NoReg))));
	assert(!((rcvrNeedsReg
 && (rcvrReg1 == NoReg))));
	rcvrReg = rcvrReg1;
	argReg = argReg1;
	if (!(((branchDescriptor->isBranchTrue))
		 || ((branchDescriptor->isBranchFalse)))) {
		return genIdenticalNoBranchArgIsConstantrcvrIsConstantargRegrcvrRegorNotIf(argIsConstant, rcvrIsConstant, argReg, rcvrReg, orNot);
	}
	/* begin ssFlushTo: */
	assert(tempsValidAndVolatileEntriesSpilled());
	ssNativeFlushTo(simNativeStackPtr);
	if (simSpillBase <= (simStackPtr - 2)) {
		for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < (simStackPtr - 2)) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : (simStackPtr - 2))); i <= (simStackPtr - 2); i += 1) {
			assert(needsFrame);
			ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
		}
		simSpillBase = (simStackPtr - 2) + 1;
	}
	/* begin genCmpArgIsConstant:rcvrIsConstant:argReg:rcvrReg: */
	assert((argReg != NoReg)
	 || (rcvrReg != NoReg));
	if (argIsConstant) {
		/* begin genCmpConstant:R: */
		constant = ((ssTop())->constant);
		if (shouldAnnotateObjectReference(constant)) {
			annotateobjRef(checkLiteralforInstruction(constant, genoperandoperand(CmpCwR, constant, rcvrReg)), constant);
		}
		else {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction = genoperandoperand(CmpCqR, constant, rcvrReg);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(constant));
			}
		}
	}
	else {
		if (rcvrIsConstant) {
			/* begin genCmpConstant:R: */
			constant1 = ((ssValue(1))->constant);
			if (shouldAnnotateObjectReference(constant1)) {
				annotateobjRef(checkLiteralforInstruction(constant1, genoperandoperand(CmpCwR, constant1, argReg)), constant1);
			}
			else {
				/* begin checkQuickConstant:forInstruction: */
				anInstruction1 = genoperandoperand(CmpCqR, constant1, argReg);
				if (usesOutOfLineLiteral(anInstruction1)) {
					(anInstruction1->dependent = locateLiteral(constant1));
				}
			}
		}
		else {
			/* begin CmpR:R: */
			assert(!((argReg == SPReg)));
			genoperandoperand(CmpRR, argReg, rcvrReg);
		}
	}
	ssPop(2);
	if ((((fixupAt(nextPC))->targetInstruction)) == 0) {

		/* The next instruction is dead.  we can skip it. */
		deadCode = 1;
		ensureFixupAt(targetPC);
		ensureFixupAt(postBranchPC);
	}
	else {
		assert(!(deadCode));
	}
	if (orNot == ((branchDescriptor->isBranchTrue))) {

		/* a == b ifFalse: ... or a ~~ b ifTrue: ... jump on equal to post-branch pc */
		ensureNonMergeFixupAt(targetPC);
		/* begin JumpZero: */
		jumpTarget = ensureNonMergeFixupAt(postBranchPC);
		genConditionalBranchoperand(JumpZero, ((sqInt)jumpTarget));
		/* begin Jump: */
		jumpTarget1 = ensureNonMergeFixupAt(targetPC);
		genoperand(Jump, ((sqInt)jumpTarget1));
	}
	else {

		/* orNot is true for ~~ */
		/* a == b ifTrue: ... or a ~~ b ifFalse: ... jump on equal to target pc */
		/* begin JumpZero: */
		jumpTarget2 = ensureNonMergeFixupAt(targetPC);
		genConditionalBranchoperand(JumpZero, ((sqInt)jumpTarget2));
		/* begin Jump: */
		jumpTarget3 = ensureNonMergeFixupAt(postBranchPC);
		genoperand(Jump, ((sqInt)jumpTarget3));
	}
	if (!deadCode) {
		ssPushConstant(trueObject());
	}
	return 0;
}

	/* StackToRegisterMappingCogit>>#initSimStackForFramefulMethod: */
static void NoDbgRegParms
initSimStackForFramefulMethod(sqInt startpc)
{
    CogSimStackEntry * cascade0;
    CogSimStackEntry *desc;
    sqInt i;


	/* N.B. Includes num args */
	simStackPtr = methodOrBlockNumTemps;
	simSpillBase = methodOrBlockNumTemps + 1;
	simNativeSpillBase = (simNativeStackPtr = -1);
	simNativeStackSize = 0;
	cascade0 = simSelf();
	(cascade0->type = SSBaseOffset);
	(cascade0->spilled = 1);
	(cascade0->registerr = FPReg);
	(cascade0->offset = FoxMFReceiver);
	(cascade0->liveRegister = NoReg);
	for (i = 1; i <= methodOrBlockNumArgs; i += 1) {
		desc = simStackAt(i);
		(desc->type = SSBaseOffset);
		(desc->spilled = 1);
		(desc->registerr = FPReg);
		(desc->offset = FoxCallerSavedIP + (((methodOrBlockNumArgs - i) + 1) * BytesPerWord));
		(desc->bcptr = startpc);
	}
	for (i = (methodOrBlockNumArgs + 1); i <= simStackPtr; i += 1) {
		desc = simStackAt(i);
		(desc->type = SSBaseOffset);
		(desc->spilled = 1);
		(desc->registerr = FPReg);
		(desc->offset = FoxMFReceiver - ((i - methodOrBlockNumArgs) * BytesPerWord));
		(desc->bcptr = startpc);
	}
}


/*	The register receiver (the closure itself) and args are pushed by the
	closure value primitive(s)
	and hence a frameless block has all arguments and copied values pushed to
	the stack. However,
	the method receiver (self) is put in the ReceiverResultReg by the block
	entry. 
 */

	/* StackToRegisterMappingCogit>>#initSimStackForFramelessBlock: */
static void NoDbgRegParms
initSimStackForFramelessBlock(sqInt startpc)
{
    CogSimStackEntry * cascade0;
    CogSimStackEntry *desc;
    sqInt i;

	cascade0 = simSelf();
	(cascade0->type = SSRegister);
	(cascade0->spilled = 0);
	(cascade0->registerr = ReceiverResultReg);
	(cascade0->liveRegister = ReceiverResultReg);
	assert(methodOrBlockNumTemps >= methodOrBlockNumArgs);
	for (i = 1; i <= methodOrBlockNumTemps; i += 1) {
		desc = simStackAt(i);
		(desc->type = SSBaseOffset);
		(desc->spilled = 1);
		(desc->registerr = SPReg);
		(desc->offset = (methodOrBlockNumArgs - i) * BytesPerWord);
		(desc->bcptr = startpc);
	}

	/* N.B. Includes num args */
	simStackPtr = methodOrBlockNumTemps;
	simSpillBase = methodOrBlockNumTemps + 1;
	simNativeSpillBase = (simNativeStackPtr = -1);
	simNativeStackSize = 0;
}

	/* StackToRegisterMappingCogit>>#initSimStackForFramelessMethod: */
static void NoDbgRegParms
initSimStackForFramelessMethod(sqInt startpc)
{
    CogSimStackEntry * cascade0;
    CogSimStackEntry *desc;
    sqInt i;

	cascade0 = simSelf();
	(cascade0->type = SSRegister);
	(cascade0->spilled = 0);
	(cascade0->registerr = ReceiverResultReg);
	(cascade0->liveRegister = ReceiverResultReg);
	assert(methodOrBlockNumTemps == methodOrBlockNumArgs);
	assert((numRegArgs()) <= 2);
	if (((methodOrBlockNumArgs >= 1) && (methodOrBlockNumArgs <= (numRegArgs())))) {
		desc = simStackAt(1);
		(desc->type = SSRegister);
		(desc->spilled = 0);
		(desc->registerr = Arg0Reg);
		(desc->bcptr = startpc);
		if (methodOrBlockNumArgs > 1) {
			desc = simStackAt(2);
			(desc->type = SSRegister);
			(desc->spilled = 0);
			(desc->registerr = Arg1Reg);
			(desc->bcptr = startpc);
		}
	}
	else {
		for (i = 1; i <= methodOrBlockNumArgs; i += 1) {
			desc = simStackAt(i);
			(desc->type = SSBaseOffset);
			(desc->registerr = SPReg);
			(desc->spilled = 1);
			(desc->offset = (methodOrBlockNumArgs - i) * BytesPerWord);
			(desc->bcptr = startpc);
		}
	}
	simStackPtr = methodOrBlockNumArgs;
	simSpillBase = methodOrBlockNumArgs + 1;
	simNativeSpillBase = (simNativeStackPtr = -1);
	simNativeStackSize = 0;
}


/*	Do not inline (inBlock access) */

	/* StackToRegisterMappingCogit>>#isNonForwarderReceiver: */
static sqInt NoDbgRegParms
isNonForwarderReceiver(sqInt reg)
{
	return ((((simSelf())->liveRegister)) == ReceiverResultReg)
	 && ((inBlock == 0)
	 && (reg == ReceiverResultReg));
}

	/* StackToRegisterMappingCogit>>#leaveNativeFrame */
static void
leaveNativeFrame(void)
{
    sqInt address;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt offset;

	assert(needsFrame);
	/* begin MoveMw:r:R: */
	offset = frameOffsetOfPreviousNativeStackPointer();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, FPReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(SubCqR, 1, TempReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(1));
	}
	/* begin MoveR:Aw: */
	address = nativeStackPointerAddress();
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(address, genoperandoperand(MoveRAw, TempReg, address));
}

	/* StackToRegisterMappingCogit>>#liveFloatRegisters */
static sqInt
liveFloatRegisters(void)
{
    sqInt i;
    sqInt regsSet;

	regsSet = 0;
	for (i = (((simSpillBase < 0) ? 0 : simSpillBase)); i <= simStackPtr; i += 1) {
		regsSet = regsSet | 0 /* floatRegisterMask */;
	}
	for (i = (((simNativeSpillBase < 0) ? 0 : simNativeSpillBase)); i <= simNativeStackPtr; i += 1) {
		regsSet = regsSet | (nativeFloatRegisterMask(simNativeStackAt(i)));
	}
	return regsSet;
}

	/* StackToRegisterMappingCogit>>#liveRegisters */
static sqInt
liveRegisters(void)
{
    sqInt i;
    sqInt regsSet;

	if (needsFrame) {
		regsSet = 0;
	}
	else {
		/* begin registerMaskFor: */
		regsSet = (1U << ReceiverResultReg);
		if ((methodOrBlockNumArgs <= (numRegArgs()))
		 && (methodOrBlockNumArgs > 0)) {
			regsSet = regsSet | ((1U << Arg0Reg));
			if (methodOrBlockNumArgs > 1) {
				regsSet = regsSet | ((1U << Arg1Reg));
			}
		}
	}
	for (i = (((simSpillBase < 0) ? 0 : simSpillBase)); i <= simStackPtr; i += 1) {
		regsSet = regsSet | (registerMask(simStackAt(i)));
	}
	for (i = (((simNativeSpillBase < 0) ? 0 : simNativeSpillBase)); i <= simNativeStackPtr; i += 1) {
		regsSet = regsSet | (nativeRegisterMask(simNativeStackAt(i)));
	}
	return regsSet;
}


/*	insert nops for dead code that is mapped so that bc 
	to mc mapping is not many to one */

	/* StackToRegisterMappingCogit>>#mapDeadDescriptorIfNeeded: */
static sqInt NoDbgRegParms
mapDeadDescriptorIfNeeded(BytecodeDescriptor *descriptor)
{
    AbstractInstruction *abstractInstruction;

	flag("annotateInstruction");
	if (((descriptor->isMapped))
	 || ((inBlock > 0)
	 && ((descriptor->isMappedInBlock)))) {
		/* begin annotateBytecode: */
		abstractInstruction = gen(Nop);
		(abstractInstruction->annotation = HasBytecodePC);
	}
	return 0;
}


/*	Spill everything on the simulated stack that needs spilling (that below
	receiver and arguments).
	Marshall receiver and arguments to stack and/or registers depending on arg
	count. If the args don't fit in registers push receiver and args (spill
	everything), but still assign
	the receiver to ReceiverResultReg. */

	/* StackToRegisterMappingCogit>>#marshallSendArguments: */
static void NoDbgRegParms
marshallSendArguments(sqInt numArgs)
{
    sqInt anyRefs;
    CogSimStackEntry * cascade0;
    sqInt i;
    sqInt i1;
    sqInt i2;
    sqInt numSpilled;

	/* begin ssFlushTo: */
	assert(tempsValidAndVolatileEntriesSpilled());
	ssNativeFlushTo(simNativeStackPtr);
	if (simSpillBase <= ((simStackPtr - numArgs) - 1)) {
		for (i2 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < ((simStackPtr - numArgs) - 1)) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : ((simStackPtr - numArgs) - 1))); i2 < (simStackPtr - numArgs); i2 += 1) {
			assert(needsFrame);
			ensureSpilledAtfrom(simStackAt(i2), frameOffsetOfTemporary(i2 - 1), FPReg);
		}
		simSpillBase = ((simStackPtr - numArgs) - 1) + 1;
	}
	if (numArgs > (numRegArgs())) {

		/* If there are no spills and no references to ReceiverResultReg
		   the fetch of ReceiverResultReg from the stack can be avoided
		   by assigning directly to ReceiverResultReg and pushing it. */
		numSpilled = numberOfSpillsInTopNItems(numArgs + 1);
		anyRefs = anyReferencesToRegisterinTopNItems(ReceiverResultReg, numArgs + 1);
		if ((numSpilled > 0)
		 || (anyRefs)) {
			/* begin ssFlushTo: */
			assert(tempsValidAndVolatileEntriesSpilled());
			ssNativeFlushTo(simNativeStackPtr);
			if (simSpillBase <= simStackPtr) {
				for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
					assert(needsFrame);
					ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
				}
				simSpillBase = simStackPtr + 1;
			}
			storeToReg(simStackAt(simStackPtr - numArgs), ReceiverResultReg);
		}
		else {
			cascade0 = simStackAt(simStackPtr - numArgs);
			storeToReg(cascade0, ReceiverResultReg);
			(cascade0->type = SSRegister);
			(cascade0->registerr = ReceiverResultReg);
			/* begin ssFlushTo: */
			assert(tempsValidAndVolatileEntriesSpilled());
			ssNativeFlushTo(simNativeStackPtr);
			if (simSpillBase <= simStackPtr) {
				for (i1 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i1 <= simStackPtr; i1 += 1) {
					assert(needsFrame);
					ensureSpilledAtfrom(simStackAt(i1), frameOffsetOfTemporary(i1 - 1), FPReg);
				}
				simSpillBase = simStackPtr + 1;
			}
		}
	}
	else {

		/* Move the args to the register arguments, being careful to do
		   so last to first so e.g. previous contents don't get overwritten.
		   Also check for any arg registers in use by other args. */
		if (numArgs > 0) {
			if (numArgs > 1) {
				/* begin ssAllocateRequiredReg:upThrough: */
				ssAllocateRequiredRegMaskupThroughupThroughNative((1U << Arg0Reg), simStackPtr - 2, simNativeStackPtr);
				/* begin ssAllocateRequiredReg:upThrough: */
				ssAllocateRequiredRegMaskupThroughupThroughNative((1U << Arg1Reg), simStackPtr - 1, simNativeStackPtr);
			}
			else {
				/* begin ssAllocateRequiredReg:upThrough: */
				ssAllocateRequiredRegMaskupThroughupThroughNative((1U << Arg0Reg), simStackPtr - 1, simNativeStackPtr);
			}
		}
		if (numArgs > 1) {
			popToReg(simStackAt(simStackPtr), Arg1Reg);
		}
		if (numArgs > 0) {
			popToReg(simStackAt((simStackPtr - numArgs) + 1), Arg0Reg);
		}
		popToReg(simStackAt(simStackPtr - numArgs), ReceiverResultReg);
	}
	ssPop(numArgs + 1);
}


/*	For assert checking; or rather for avoiding assert fails when dealing with
	the hack for block temps in the SqueakV3PlusClosures bytecode set.
 */

	/* StackToRegisterMappingCogit>>#maybeCompilingFirstPassOfBlockWithInitialPushNil */
static sqInt
maybeCompilingFirstPassOfBlockWithInitialPushNil(void)
{
	return (inBlock == InVanillaBlock)
	 && ((methodOrBlockNumTemps > methodOrBlockNumArgs)
	 && (compilationPass == 1));
}


/*	If this bytecode has a fixup, some kind of merge needs to be done. There
	are 4 cases:
	1) the bytecode has no fixup (fixup isNotAFixup)
	do nothing
	2) the bytecode has a non merge fixup
	the fixup has needsNonMergeFixup.
	The code generating non merge fixup (currently only special selector code)
	is responsible
	for the merge so no need to do it.
	We set deadCode to false as the instruction can be reached from jumps.
	3) the bytecode has a merge fixup, but execution flow *cannot* fall
	through to the merge point.
	the fixup has needsMergeFixup and deadCode = true.
	ignores the current simStack as it does not mean anything 
	restores the simStack to the state the jumps to the merge point expects it
	to be.
	4) the bytecode has a merge fixup and execution flow *can* fall through to
	the merge point.
	the fixup has needsMergeFixup and deadCode = false.
	flushes the stack to the stack pointer so the fall through execution path
	simStack is 
	in the state the merge point expects it to be. 
	restores the simStack to the state the jumps to the merge point expects it
	to be.
	
	In addition, if this is a backjump merge point, we patch the fixup to hold
	the current simStackPtr 
	for later assertions. */

	/* StackToRegisterMappingCogit>>#mergeWithFixupIfRequired: */
static sqInt NoDbgRegParms
mergeWithFixupIfRequired(BytecodeFixup *fixup)
{
    CogSimStackEntry * cascade0;
    sqInt i;
    sqInt i1;

	/* begin assertCorrectSimStackPtr */
	assert((simSpillBase >= methodOrBlockNumTemps)
	 || ((maybeCompilingFirstPassOfBlockWithInitialPushNil())
	 && (simSpillBase > methodOrBlockNumArgs)));
	if (needsFrame
	 && (simSpillBase > 0)) {
		assert(((((simStackAt(simSpillBase - 1))->spilled)) == 1)
		 || ((maybeCompilingFirstPassOfBlockWithInitialPushNil())
		 && (simSpillBase > methodOrBlockNumArgs)));
		assert((simSpillBase > simStackPtr)
		 || ((((simStackAt(simSpillBase))->spilled)) == 0));
	}
	if (((fixup->targetInstruction)) == 0) {
		return 0;
	}
	if ((((usqInt)((fixup->targetInstruction)))) == NeedsNonMergeFixupFlag) {
		deadCode = 0;
		return 0;
	}
	assert(isMergeFixup(fixup));
	traceMerge(fixup);
	if (deadCode) {

		/* case 3 */
		/* Would like to assert fixup simStackPtr >= methodOrBlockNumTemps
		   but can't because of the initialNils hack. */
		assert((((fixup->simStackPtr)) >= methodOrBlockNumTemps)
		 || (maybeCompilingFirstPassOfBlockWithInitialPushNil()));
		simStackPtr = (fixup->simStackPtr);
		simNativeStackPtr = (fixup->simNativeStackPtr);
		simNativeStackSize = (fixup->simNativeStackSize);
	}
	else {

		/* case 4 */
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
	}
	deadCode = 0;
	if ((fixup->isTargetOfBackwardBranch)) {
		(fixup->simStackPtr = simStackPtr);
		(fixup->simNativeStackPtr = simNativeStackPtr);
		(fixup->simNativeStackSize = simNativeStackSize);
	}
	(fixup->targetInstruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	assert(simStackPtr == ((fixup->simStackPtr)));
	assert(simNativeStackPtr == ((fixup->simNativeStackPtr)));
	assert(simNativeStackSize == ((fixup->simNativeStackSize)));
	/* begin restoreSimStackAtMergePoint: */
	((simSelf())->liveRegister = NoReg);
	for (i1 = (methodOrBlockNumTemps + 1); i1 <= simStackPtr; i1 += 1) {
		cascade0 = simStackAt(i1);
		(cascade0->type = SSSpill);
		(cascade0->offset = FoxMFReceiver - ((i1 - methodOrBlockNumArgs) * BytesPerOop));
		(cascade0->registerr = FPReg);
		(cascade0->spilled = 1);
	}
	simSpillBase = simStackPtr + 1;
	for (i1 = 0; i1 <= simNativeStackPtr; i1 += 1) {
		ensureIsMarkedAsSpilled(simNativeStackAt(i1));
	}
	simNativeSpillBase = simNativeStackPtr + 1;
	return 0;
}

	/* StackToRegisterMappingCogit>>#methodAbortTrampolineFor: */
static sqInt NoDbgRegParms
methodAbortTrampolineFor(sqInt numArgs)
{
	return methodAbortTrampolines[((numArgs < ((numRegArgs()) + 1)) ? numArgs : ((numRegArgs()) + 1))];
}


/*	This is a hook for subclasses to filter out methods they can't deal with. */
/*	Frameless methods with local temporaries cause problems,
	mostly in asserts, and yet they matter not at all for performance.
	Shun them. */

	/* StackToRegisterMappingCogit>>#methodFoundInvalidPostScan */
static sqInt
methodFoundInvalidPostScan(void)
{
	if (!needsFrame) {
		return methodOrBlockNumTemps > methodOrBlockNumArgs;
	}
	return 0;
}

	/* StackToRegisterMappingCogit>>#needsFrameIfMod16GENumArgs: */
static sqInt NoDbgRegParms
needsFrameIfMod16GENumArgs(sqInt stackDelta)
{
	return (byte0 % 16) >= methodOrBlockNumArgs;
}


/*	As of August 2013, the code generator can't deal with spills in frameless
	methods (the
	issue is to do with the stack offset to get at an argument, which is
	changed when there's a spill).
	In e.g. TextColor>>#dominates: other ^other class == self class the second
	send of class
	needs also rto allocate a register that the first one used, but the first
	one's register can't be
	spilled. So avoid this by only allowing class to be sent if the stack
	contains a single element. */

	/* StackToRegisterMappingCogit>>#needsFrameIfStackGreaterThanOne: */
static sqInt NoDbgRegParms
needsFrameIfStackGreaterThanOne(sqInt stackDelta)
{
	return stackDelta > 1;
}

	/* StackToRegisterMappingCogit>>#numberOfSpillsInTopNItems: */
static sqInt NoDbgRegParms
numberOfSpillsInTopNItems(sqInt n)
{
    sqInt i;

	for (i = simStackPtr; i >= ((simStackPtr - n) + 1); i += -1) {
		if ((((simStackAt(i))->type)) == SSSpill) {
			return n - (simStackPtr - i);
		}
	}
	return 0;
}

	/* StackToRegisterMappingCogit>>#picAbortTrampolineFor: */
static sqInt NoDbgRegParms
picAbortTrampolineFor(sqInt numArgs)
{
	return picAbortTrampolines[((numArgs < ((numRegArgs()) + 1)) ? numArgs : ((numRegArgs()) + 1))];
}

	/* StackToRegisterMappingCogit>>#prevInstIsPCAnnotated */
static sqInt
prevInstIsPCAnnotated(void)
{
    sqInt prevIndex;
    AbstractInstruction *prevInst;

	if (!(opcodeIndex > 0)) {
		return 0;
	}
	prevIndex = opcodeIndex - 1;
	while (1) {
		if (prevIndex <= 0) {
			return 0;
		}
		prevInst = abstractInstructionAt(prevIndex);
		if (isPCMappedAnnotation((!((prevInst->annotation))
			? 0
			: (prevInst->annotation)))) {
			return 1;
		}
		if (!(((prevInst->opcode)) == Label)) break;
		prevIndex -= 1;
	}
	return 0;
}


/*	Used to mark ReceiverResultReg as dead or not containing simSelf.
	Used when the simStack has already been flushed, e.g. for sends. */

	/* StackToRegisterMappingCogit>>#receiverIsInReceiverResultReg */
static sqInt
receiverIsInReceiverResultReg(void)
{
	return (((simSelf())->liveRegister)) == ReceiverResultReg;
}


/*	When a block must be recompiled due to overestimating the
	numInitialNils fixups must be restored, which means rescannning
	since backward branches need their targets initialized. */

	/* StackToRegisterMappingCogit>>#reinitializeFixupsFrom:through: */
static void NoDbgRegParms
reinitializeFixupsFromthrough(sqInt start, sqInt end)
{
    BytecodeDescriptor *descriptor;
    sqInt distance;
    BytecodeFixup *fixup;
    sqInt nExts;
    sqInt pc;
    BytecodeFixup * self_in_reinitialize;
    sqInt targetPC;

	pc = start;
	nExts = 0;
	while (pc <= end) {
		/* begin reinitialize */
		self_in_reinitialize = fixupAtIndex(pc - initialPC);
		(self_in_reinitialize->targetInstruction) = 0;
		(self_in_reinitialize->simStackPtr) = 0;
		(self_in_reinitialize->simNativeStackPtr) = ((self_in_reinitialize->simNativeStackSize) = 0);
		byte0 = (fetchByteofObject(pc, methodObj)) + bytecodeSetOffset;
		descriptor = generatorAt(byte0);
		if ((isBranch(descriptor))
		 && ((assert(((descriptor->spanFunction)) != null),
		(((descriptor->spanFunction))(descriptor, pc, nExts, methodObj)) < 0))) {
			/* begin spanFor:at:exts:in: */
			distance = ((descriptor->spanFunction))(descriptor, pc, nExts, methodObj);
			targetPC = (pc + ((descriptor->numBytes))) + distance;
			/* begin initializeFixupAt: */
			fixup = fixupAtIndex(targetPC - initialPC);
			/* begin initializeFixup: */
			(fixup->targetInstruction) = ((AbstractInstruction *) NeedsMergeFixupFlag);
			/* begin setIsBackwardBranchFixup */
			(fixup->isTargetOfBackwardBranch) = 1;
		}
		if ((descriptor->isBlockCreation)) {
			/* begin spanFor:at:exts:in: */
			distance = ((descriptor->spanFunction))(descriptor, pc, nExts, methodObj);
			pc = (pc + ((descriptor->numBytes))) + distance;
		}
		else {
			pc += (descriptor->numBytes);
		}
		nExts = ((descriptor->isExtension)
			? nExts + 1
			: 0);
	}
}


/*	Scan the block to determine if the block needs a frame or not */

	/* StackToRegisterMappingCogit>>#scanBlock: */
static sqInt NoDbgRegParms
scanBlock(BlockStart *blockStart)
{
    BytecodeDescriptor *descriptor;
    sqInt end;
    sqInt framelessStackDelta;
    sqInt nExts;
    sqInt numPushNils;
    sqInt (* const numPushNilsFunction)(struct _BytecodeDescriptor *,sqInt,sqInt,sqInt) = squeakV3orSistaV1NumPushNils;
    sqInt pc;
    sqInt pushingNils;

	needsFrame = 0;
	hasNativeFrame = 0;
	prevBCDescriptor = null;
	methodOrBlockNumArgs = (blockStart->numArgs);
	inBlock = InVanillaBlock;
	pc = (blockStart->startpc);
	end = ((blockStart->startpc)) + ((blockStart->span));
	framelessStackDelta = (nExts = (extA = (numExtB = (extB = 0))));
	pushingNils = 1;
	while (pc < end) {
		byte0 = (fetchByteofObject(pc, methodObj)) + bytecodeSetOffset;
		descriptor = generatorAt(byte0);
		if ((descriptor->isExtension)) {
			loadSubsequentBytesForDescriptorat(descriptor, pc);
			((descriptor->generator))();
		}
		if (!needsFrame) {
			if ((((descriptor->needsFrameFunction)) == null)
			 || (((descriptor->needsFrameFunction))(framelessStackDelta))) {
				needsFrame = 1;
			}
			else {
				framelessStackDelta += (descriptor->stackDelta);
			}
		}
		/* begin maybeNoteDescriptor:blockStart: */
		if ((descriptor->isInstVarRef)) {
			(blockStart->hasInstVarRef = 1);
		}
		if (pushingNils
		 && (!((descriptor->isExtension)))) {

			/* Count the initial number of pushed nils acting as temp initializers.  We can't tell
			   whether an initial pushNil is an operand reference or a temp initializer, except
			   when the pushNil is a jump target (has a fixup), which never happens:
			   self systemNavigation browseAllSelect:
			   [:m| | ebc |
			   (ebc := m embeddedBlockClosures
			   select: [:ea| ea decompile statements first isMessage]
			   thenCollect: [:ea| ea decompile statements first selector]) notEmpty
			   and: [(#(whileTrue whileFalse whileTrue: whileFalse:) intersection: ebc) notEmpty]]
			   or if the bytecode set has a push multiple nils bytecode.  We simply count initial nils.
			   Rarely we may end up over-estimating.  We will correct by checking the stack depth
			   at the end of the block in compileBlockBodies. */
			if (((numPushNils = numPushNilsFunction(descriptor, pc, nExts, methodObj))) > 0) {
				assert(((descriptor->numBytes)) == 1);
				(blockStart->numInitialNils = ((blockStart->numInitialNils)) + numPushNils);
			}
			else {
				pushingNils = 0;
			}
		}
		/* begin nextBytecodePCFor:at:exts:in: */
		pc = (pc + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? ((descriptor->spanFunction))(descriptor, pc, nExts, methodObj)
	: 0));
		if ((descriptor->isExtension)) {
			nExts += 1;
		}
		else {
			nExts = (extA = (numExtB = (extB = 0)));
		}
		prevBCDescriptor = descriptor;
	}
	if (!needsFrame) {
		assert((framelessStackDelta >= 0)
		 && (((blockStart->numInitialNils)) >= framelessStackDelta));
		(blockStart->numInitialNils = ((blockStart->numInitialNils)) - framelessStackDelta);
	}
	return 0;
}


/*	Scan the method (and all embedded blocks) to determine
	- what the last bytecode is; extra bytes at the end of a method are used
	to encode things like source pointers or temp names
	- if the method needs a frame or not
	- what are the targets of any backward branches.
	- how many blocks it creates
	Answer the block count or on error a negative error code */

	/* StackToRegisterMappingCogit>>#scanMethod */
static sqInt
scanMethod(void)
{
    BytecodeDescriptor *descriptor;
    sqInt distance;
    BytecodeFixup *fixup;
    sqInt framelessStackDelta;
    sqInt latestContinuation;
    sqInt nExts;
    sqInt numBlocks;
    sqInt pc;
    sqInt seenInstVarStore;
    sqInt targetPC;

	needsFrame = (useTwoPaths = (seenInstVarStore = 0));
	hasNativeFrame = 0;
	prevBCDescriptor = null;
	if ((primitiveIndex > 0)
	 && (isQuickPrimitiveIndex(primitiveIndex))) {
		return 0;
	}
	pc = (latestContinuation = initialPC);
	numBlocks = (framelessStackDelta = (nExts = (extA = (numExtB = (extB = 0)))));
	while (pc <= endPC) {
		byte0 = (fetchByteofObject(pc, methodObj)) + bytecodeSetOffset;
		descriptor = generatorAt(byte0);
		if ((descriptor->isExtension)) {
			if (((descriptor->opcode)) == Nop) {

				/* unknown bytecode tag; see Cogit class>>#generatorTableFrom: */
				return EncounteredUnknownBytecode;
			}
			loadSubsequentBytesForDescriptorat(descriptor, pc);
			((descriptor->generator))();
		}
		if (((descriptor->isReturn))
		 && (pc >= latestContinuation)) {
			endPC = pc;
		}
		if (!needsFrame) {
			if ((((descriptor->needsFrameFunction)) == null)
			 || (((descriptor->needsFrameFunction))(framelessStackDelta))) {

				/* With immutability we win simply by avoiding a frame build if the receiver is young and not immutable. */
#        if IMMUTABILITY
				if ((descriptor->is1ByteInstVarStore)) {
					useTwoPaths = 1;
				}
				else {
					needsFrame = 1;
					useTwoPaths = 0;
				}
#        else // IMMUTABILITY
				needsFrame = 1;
				useTwoPaths = 0;
#        endif
			}
			else {

				/* Without immutability we win if there are two or more stores and the receiver is new. */
				framelessStackDelta += (descriptor->stackDelta);
#        if IMMUTABILITY
#        else
				if ((descriptor->is1ByteInstVarStore)) {
					if (seenInstVarStore) {
						useTwoPaths = 1;
					}
					else {
						seenInstVarStore = 1;
					}
				}
#        endif // IMMUTABILITY
			}
		}
		if (isBranch(descriptor)) {
			/* begin spanFor:at:exts:in: */
			distance = ((descriptor->spanFunction))(descriptor, pc, nExts, methodObj);
			targetPC = (pc + ((descriptor->numBytes))) + distance;
			if ((assert(((descriptor->spanFunction)) != null),
			(((descriptor->spanFunction))(descriptor, pc, nExts, methodObj)) < 0)) {
				/* begin initializeFixupAt: */
				fixup = fixupAtIndex(targetPC - initialPC);
				/* begin initializeFixup: */
				(fixup->targetInstruction) = ((AbstractInstruction *) NeedsMergeFixupFlag);
				/* begin setIsBackwardBranchFixup */
				(fixup->isTargetOfBackwardBranch) = 1;
			}
			else {
				latestContinuation = ((latestContinuation < targetPC) ? targetPC : latestContinuation);
			}
		}
		/* begin maybeDealWithUnsafeJumpForDescriptor:pc:latestContinuation: */
		/* latestContinuation = */ latestContinuation;
		if ((descriptor->isBlockCreation)) {
			numBlocks += 1;
			/* begin spanFor:at:exts:in: */
			distance = ((descriptor->spanFunction))(descriptor, pc, nExts, methodObj);
			targetPC = (pc + ((descriptor->numBytes))) + distance;
			latestContinuation = ((latestContinuation < targetPC) ? targetPC : latestContinuation);
		}
		pc += (descriptor->numBytes);
		nExts = ((descriptor->isExtension)
			? nExts + 1
			: (extA = (numExtB = (extB = 0))));
		prevBCDescriptor = descriptor;
	}
	return numBlocks;
}

	/* StackToRegisterMappingCogit>>#squeakV3orSistaV1PushNilSize:numInitialNils: */
static sqInt NoDbgRegParms
squeakV3orSistaV1PushNilSizenumInitialNils(sqInt aMethodObj, sqInt numInitialNils)
{
	return (methodUsesAlternateBytecodeSet(aMethodObj)
		? /* begin sistaV1PushNilSize:numInitialNils: */ numInitialNils
		: numInitialNils);
}

	/* StackToRegisterMappingCogit>>#squeakV3orSistaV1:Num:Push:Nils: */
static sqInt NoDbgRegParms
squeakV3orSistaV1NumPushNils(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj)
{
	return (bytecodeSetOffset == 0
		? (((descriptor->generator)) == genPushConstantNilBytecode
				? 1
				: 0)
		: (/* begin sistaV1:Num:Push:Nils: */
			(((descriptor->generator)) == genPushConstantNilBytecode
					? 1
					: 0)));
}

	/* StackToRegisterMappingCogit>>#ssAllocateRequiredFloatRegMask:upThrough:upThroughNative: */
static void NoDbgRegParms
ssAllocateRequiredFloatRegMaskupThroughupThroughNative(sqInt requiredRegsMask, sqInt stackPtr, sqInt nativeStackPtr)
{
    sqInt i;
    sqInt i1;
    sqInt lastRequired;
    sqInt lastRequiredNative;
    sqInt liveRegs;

	lastRequired = -1;

	/* compute live regs while noting the last occurrence of required regs.
	   If these are not free we must spill from simSpillBase to last occurrence.
	   Note we are conservative here; we could allocate FPReg in frameless methods. */
	lastRequiredNative = -1;
	liveRegs = NoReg;
	for (i = (((simSpillBase < 0) ? 0 : simSpillBase)); i <= stackPtr; i += 1) {
		liveRegs = liveRegs | (registerMask(simStackAt(i)));
		if ((0 /* floatRegisterMask */ & requiredRegsMask) != 0) {
			lastRequired = i;
		}
	}
	assert(lastRequiredNative == simNativeStackPtr);
	for (i = (((simNativeSpillBase < 0) ? 0 : simNativeSpillBase)); i <= nativeStackPtr; i += 1) {
		liveRegs = liveRegs | (nativeRegisterMask(simNativeStackAt(i)));
		if ((0 /* floatRegisterMask */ & requiredRegsMask) != 0) {
			lastRequiredNative = i;
		}
	}
	if (!((liveRegs & requiredRegsMask) == 0)) {

		/* Some live, must spill */
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= lastRequired) {
			for (i1 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < lastRequired) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : lastRequired)); i1 <= lastRequired; i1 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i1), frameOffsetOfTemporary(i1 - 1), FPReg);
			}
			simSpillBase = lastRequired + 1;
		}
		assert(((liveFloatRegisters()) & requiredRegsMask) == 0);
	}
}

	/* StackToRegisterMappingCogit>>#ssAllocateRequiredFloatReg: */
static void NoDbgRegParms
ssAllocateRequiredFloatReg(sqInt requiredReg)
{
	ssAllocateRequiredFloatRegMaskupThroughupThroughNative(((requiredReg < 0) ? (((usqInt)(1)) >> (-requiredReg)) : (1U << requiredReg)), simStackPtr, simNativeStackPtr);
}

	/* StackToRegisterMappingCogit>>#ssAllocateRequiredRegMask:upThrough:upThroughNative: */
static void NoDbgRegParms
ssAllocateRequiredRegMaskupThroughupThroughNative(sqInt requiredRegsMask, sqInt stackPtr, sqInt nativeStackPtr)
{
    sqInt i;
    sqInt i1;
    sqInt lastRequired;
    sqInt lastRequiredNative;
    sqInt liveRegs;

	lastRequired = -1;

	/* compute live regs while noting the last occurrence of required regs.
	   If these are not free we must spill from simSpillBase to last occurrence.
	   Note we are conservative here; we could allocate FPReg in frameless methods. */
	lastRequiredNative = -1;
	/* begin registerMaskFor:and: */
	liveRegs = (1U << FPReg) | (1U << SPReg);
	for (i = (((simSpillBase < 0) ? 0 : simSpillBase)); i <= stackPtr; i += 1) {
		liveRegs = liveRegs | (registerMask(simStackAt(i)));
		if ((((registerMask(simStackAt(i))) & requiredRegsMask) != 0)) {
			lastRequired = i;
		}
	}
	assert(nativeStackPtr == simNativeStackPtr);
	for (i = (((simNativeSpillBase < 0) ? 0 : simNativeSpillBase)); i <= nativeStackPtr; i += 1) {
		liveRegs = liveRegs | (nativeRegisterMask(simNativeStackAt(i)));
		if ((((nativeRegisterMask(simNativeStackAt(i))) & requiredRegsMask) != 0)) {
			lastRequiredNative = i;
		}
	}
	if (((liveRegs & requiredRegsMask) != 0)) {
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= lastRequired) {
			for (i1 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < lastRequired) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : lastRequired)); i1 <= lastRequired; i1 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i1), frameOffsetOfTemporary(i1 - 1), FPReg);
			}
			simSpillBase = lastRequired + 1;
		}
		assert(!(((((liveRegisters()) & requiredRegsMask) != 0))));
	}
}


/*	Any occurrences on the stack of the value being stored (which is the top
	of stack)
	must be flushed, and hence any values colder than them stack. */

	/* StackToRegisterMappingCogit>>#ssFlushUpThroughReceiverVariable: */
static void NoDbgRegParms
ssFlushUpThroughReceiverVariable(sqInt slotIndex)
{
    sqInt i;
    sqInt index;

	ssNativeFlushTo(simNativeStackPtr);
	/* begin ssFlushUpThrough: */
	assert(simSpillBase >= 0);
	for (index = (simStackPtr - 1); index >= simSpillBase; index += -1) {
		if (((((simStackAt(index))->type)) == SSBaseOffset)
		 && (((((simStackAt(index))->registerr)) == ReceiverResultReg)
		 && ((((simStackAt(index))->offset)) == (slotOffsetOfInstVarIndex(slotIndex))))) {
			/* begin ssFlushTo: */
			assert(tempsValidAndVolatileEntriesSpilled());
			ssNativeFlushTo(simNativeStackPtr);
			if (simSpillBase <= index) {
				for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < index) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : index)); i <= index; i += 1) {
					assert(needsFrame);
					ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
				}
				simSpillBase = index + 1;
			}
			goto l1;
		}
	}
	l1:	/* end ssFlushUpThrough: */;
}


/*	Any occurrences on the stack of the value being stored (which is the top
	of stack)
	must be flushed, and hence any values colder than them stack. */

	/* StackToRegisterMappingCogit>>#ssFlushUpThroughTemporaryVariable: */
static void NoDbgRegParms
ssFlushUpThroughTemporaryVariable(sqInt tempIndex)
{
    sqInt i;
    sqInt index;
    sqInt offset;

	ssNativeFlushTo(simNativeStackPtr);
	offset = ((simStackAt(tempIndex + 1))->offset);
	assert(offset == (frameOffsetOfTemporary(tempIndex)));
	/* begin ssFlushUpThrough: */
	assert(simSpillBase >= 0);
	for (index = (simStackPtr - 1); index >= simSpillBase; index += -1) {
		if (((((simStackAt(index))->type)) == SSBaseOffset)
		 && (((((simStackAt(index))->registerr)) == FPReg)
		 && ((((simStackAt(index))->offset)) == offset))) {
			/* begin ssFlushTo: */
			assert(tempsValidAndVolatileEntriesSpilled());
			ssNativeFlushTo(simNativeStackPtr);
			if (simSpillBase <= index) {
				for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < index) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : index)); i <= index; i += 1) {
					assert(needsFrame);
					ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
				}
				simSpillBase = index + 1;
			}
			goto l1;
		}
	}
	l1:	/* end ssFlushUpThrough: */;
}

	/* StackToRegisterMappingCogit>>#ssNativeFlushTo: */
static void NoDbgRegParms
ssNativeFlushTo(sqInt index)
{
    sqInt allocatedScratchRegister;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    sqInt i;
    sqInt loadedPointer;
    sqInt offset;
    sqInt offset1;

	if (simNativeSpillBase <= index) {
		loadedPointer = 0;
		allocatedScratchRegister = 0;
		for (i = (((simNativeSpillBase < 0) ? 0 : simNativeSpillBase)); i <= index; i += 1) {
			if (!loadedPointer) {
				/* begin MoveMw:r:R: */
				offset = frameOffsetOfNativeFramePointer();
				/* begin checkQuickConstant:forInstruction: */
				anInstruction = genoperandoperandoperand(MoveMwrR, offset, FPReg, TempReg);
				if (usesOutOfLineLiteral(anInstruction)) {
					(anInstruction->dependent = locateLiteral(offset));
				}
				loadedPointer = 1;
			}
			if ((spillingNeedsScratchRegister(simNativeStackAt(i)))
			 && (!allocatedScratchRegister)) {
				/* begin PushR: */
				genoperand(PushR, FPReg);
				allocatedScratchRegister = 1;
			}
			ensureSpilledSPscratchRegister(simNativeStackAt(i), TempReg, FPReg);
		}
		simNativeSpillBase = index + 1;
		if (allocatedScratchRegister) {
			/* begin PopR: */
			genoperand(PopR, FPReg);
		}
		if (loadedPointer) {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction1 = genoperandoperand(SubCqR, simNativeStackSize, TempReg);
			if (usesOutOfLineLiteral(anInstruction1)) {
				(anInstruction1->dependent = locateLiteral(simNativeStackSize));
			}
			/* begin MoveR:Mw:r: */
			offset1 = frameOffsetOfNativeStackPointer();
			/* begin checkQuickConstant:forInstruction: */
			anInstruction2 = genoperandoperandoperand(MoveRMwr, TempReg, offset1, FPReg);
			if (usesOutOfLineLiteral(anInstruction2)) {
				(anInstruction2->dependent = locateLiteral(offset1));
			}
		}
	}
}

	/* StackToRegisterMappingCogit>>#ssNativePop: */
static void NoDbgRegParms
ssNativePop(sqInt n)
{
	assert((simNativeStackPtr - n) >= -1);
	simNativeStackPtr -= n;
	if (simNativeStackPtr >= 0) {
		simNativeStackSize = ((ssNativeTop())->offset);
	}
	else {
		simNativeStackSize = 0;
	}
}

	/* StackToRegisterMappingCogit>>#ssNativePush: */
static void NoDbgRegParms
ssNativePush(sqInt n)
{
	simNativeStackPtr += n;
}

	/* StackToRegisterMappingCogit>>#ssNativeTop */
static CogSimStackNativeEntry *
ssNativeTop(void)
{
	assert(simNativeStackPtr >= 0);
	return simNativeStackAt(simNativeStackPtr);
}

	/* StackToRegisterMappingCogit>>#ssNativeValue: */
static CogSimStackNativeEntry * NoDbgRegParms
ssNativeValue(sqInt n)
{
	return simNativeStackAt(simNativeStackPtr - n);
}

	/* StackToRegisterMappingCogit>>#ssPopNativeSize: */
static void NoDbgRegParms
ssPopNativeSize(sqInt popSize)
{
    sqInt popCount;
    sqInt poppingSize;
    sqInt stackPosition;

	poppingSize = 0;
	stackPosition = simNativeStackPtr;
	while ((poppingSize < popSize)
	 && (stackPosition >= 0)) {
		poppingSize += stackSpillSize(simNativeStackAt(stackPosition));
		stackPosition -= 1;
	}
	assert(poppingSize == popSize);
	popCount = simNativeStackPtr - stackPosition;
	ssNativePop(popCount);
}

	/* StackToRegisterMappingCogit>>#ssPop: */
static void NoDbgRegParms
ssPop(sqInt n)
{
    sqInt i;

	assert(((simStackPtr - n) >= methodOrBlockNumTemps)
	 || (((!needsFrame)
	 && ((simStackPtr - n) >= 0))
	 || (maybeCompilingFirstPassOfBlockWithInitialPushNil())));
	simStackPtr -= n;
	/* begin updateSimSpillBase */
	assert(((simSpillBase > methodOrBlockNumTemps)
	 && (simStackPtr >= methodOrBlockNumTemps))
	 || (maybeCompilingFirstPassOfBlockWithInitialPushNil()));
	if (simSpillBase > simStackPtr) {
		simSpillBase = simStackPtr + 1;
		while (((simSpillBase - 1) > methodOrBlockNumTemps)
		 && (!(((simStackAt(simSpillBase - 1))->spilled)))) {
			simSpillBase -= 1;
		}
	}
	else {
		while ((((simStackAt(simSpillBase))->spilled))
		 && (simSpillBase <= simStackPtr)) {
			simSpillBase += 1;
		}
	}
	for (i = (methodOrBlockNumTemps + 1); i <= ((((simSpillBase - 1) < simStackPtr) ? (simSpillBase - 1) : simStackPtr)); i += 1) {
		assert((((simStackAt(i))->spilled)) == 1);
	}
	assert((simSpillBase > simStackPtr)
	 || ((((simStackAt(simSpillBase))->spilled)) == 0));
}

	/* StackToRegisterMappingCogit>>#ssPushAnnotatedConstant: */
static sqInt NoDbgRegParms
ssPushAnnotatedConstant(sqInt literal)
{
    AbstractInstruction *abstractInstruction;

	ssPushConstant(literal);
	/* begin annotateInstructionForBytecode */
	if (prevInstIsPCAnnotated()) {
		/* begin Nop */
		abstractInstruction = gen(Nop);
	}
	else {
		/* begin Label */
		abstractInstruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	(abstractInstruction->annotation = HasBytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushBase:offset: */
static sqInt NoDbgRegParms
ssPushBaseoffset(sqInt reg, sqInt offset)
{
    CogSimStackEntry * cascade0;
    sqInt i;

	ssPush(1);
	cascade0 = ssTop();
	(cascade0->type = SSBaseOffset);
	(cascade0->spilled = 0);
	(cascade0->registerr = reg);
	(cascade0->offset = offset);
	(cascade0->bcptr = bytecodePC);
	/* begin updateSimSpillBase */
	assert(((simSpillBase > methodOrBlockNumTemps)
	 && (simStackPtr >= methodOrBlockNumTemps))
	 || (maybeCompilingFirstPassOfBlockWithInitialPushNil()));
	if (simSpillBase > simStackPtr) {
		simSpillBase = simStackPtr + 1;
		while (((simSpillBase - 1) > methodOrBlockNumTemps)
		 && (!(((simStackAt(simSpillBase - 1))->spilled)))) {
			simSpillBase -= 1;
		}
	}
	else {
		while ((((simStackAt(simSpillBase))->spilled))
		 && (simSpillBase <= simStackPtr)) {
			simSpillBase += 1;
		}
	}
	for (i = (methodOrBlockNumTemps + 1); i <= ((((simSpillBase - 1) < simStackPtr) ? (simSpillBase - 1) : simStackPtr)); i += 1) {
		assert((((simStackAt(i))->spilled)) == 1);
	}
	assert((simSpillBase > simStackPtr)
	 || ((((simStackAt(simSpillBase))->spilled)) == 0));
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushConstant: */
static sqInt NoDbgRegParms
ssPushConstant(sqInt literal)
{
    CogSimStackEntry * cascade0;
    sqInt i;

	ssPush(1);
	cascade0 = ssTop();
	(cascade0->type = SSConstant);
	(cascade0->spilled = 0);
	(cascade0->constant = literal);
	(cascade0->bcptr = bytecodePC);
	/* begin updateSimSpillBase */
	assert(((simSpillBase > methodOrBlockNumTemps)
	 && (simStackPtr >= methodOrBlockNumTemps))
	 || (maybeCompilingFirstPassOfBlockWithInitialPushNil()));
	if (simSpillBase > simStackPtr) {
		simSpillBase = simStackPtr + 1;
		while (((simSpillBase - 1) > methodOrBlockNumTemps)
		 && (!(((simStackAt(simSpillBase - 1))->spilled)))) {
			simSpillBase -= 1;
		}
	}
	else {
		while ((((simStackAt(simSpillBase))->spilled))
		 && (simSpillBase <= simStackPtr)) {
			simSpillBase += 1;
		}
	}
	for (i = (methodOrBlockNumTemps + 1); i <= ((((simSpillBase - 1) < simStackPtr) ? (simSpillBase - 1) : simStackPtr)); i += 1) {
		assert((((simStackAt(i))->spilled)) == 1);
	}
	assert((simSpillBase > simStackPtr)
	 || ((((simStackAt(simSpillBase))->spilled)) == 0));
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushDesc: */
static sqInt NoDbgRegParms
ssPushDesc(SimStackEntry simStackEntry)
{
    sqInt i;

	if (((simStackEntry.type)) == SSSpill) {
		(simStackEntry.type = SSBaseOffset);
	}
	(simStackEntry.spilled = 0);
	(simStackEntry.bcptr = bytecodePC);
	simStack[(simStackPtr += 1)] = simStackEntry;
	/* begin updateSimSpillBase */
	assert(((simSpillBase > methodOrBlockNumTemps)
	 && (simStackPtr >= methodOrBlockNumTemps))
	 || (maybeCompilingFirstPassOfBlockWithInitialPushNil()));
	if (simSpillBase > simStackPtr) {
		simSpillBase = simStackPtr + 1;
		while (((simSpillBase - 1) > methodOrBlockNumTemps)
		 && (!(((simStackAt(simSpillBase - 1))->spilled)))) {
			simSpillBase -= 1;
		}
	}
	else {
		while ((((simStackAt(simSpillBase))->spilled))
		 && (simSpillBase <= simStackPtr)) {
			simSpillBase += 1;
		}
	}
	for (i = (methodOrBlockNumTemps + 1); i <= ((((simSpillBase - 1) < simStackPtr) ? (simSpillBase - 1) : simStackPtr)); i += 1) {
		assert((((simStackAt(i))->spilled)) == 1);
	}
	assert((simSpillBase > simStackPtr)
	 || ((((simStackAt(simSpillBase))->spilled)) == 0));
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushNativeConstantFloat32: */
static sqInt NoDbgRegParms
ssPushNativeConstantFloat32(float aFloat32)
{
    CogSimStackNativeEntry * cascade0;

	ssNativePush(1);
	if (simNativeSpillBase > simNativeStackPtr) {
		simNativeSpillBase = ((simNativeStackPtr < 0) ? 0 : simNativeStackPtr);
	}
	simNativeStackSize += BytesPerWord;
	/* begin ssNativeTop */
	assert(simNativeStackPtr >= 0);
	cascade0 = simNativeStackAt(simNativeStackPtr);
	(cascade0->type = SSConstantFloat32);
	(cascade0->spilled = 0);
	(cascade0->offset = simNativeStackSize);
	(cascade0->constantFloat32 = aFloat32);
	(cascade0->bcptr = bytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushNativeConstantFloat64: */
static sqInt NoDbgRegParms
ssPushNativeConstantFloat64(double aFloat64)
{
    CogSimStackNativeEntry * cascade0;

	ssNativePush(1);
	if (simNativeSpillBase > simNativeStackPtr) {
		simNativeSpillBase = ((simNativeStackPtr < 0) ? 0 : simNativeStackPtr);
	}
	simNativeStackSize += 8;
	/* begin ssNativeTop */
	assert(simNativeStackPtr >= 0);
	cascade0 = simNativeStackAt(simNativeStackPtr);
	(cascade0->type = SSConstantFloat64);
	(cascade0->spilled = 0);
	(cascade0->offset = simNativeStackSize);
	(cascade0->constantFloat64 = aFloat64);
	(cascade0->bcptr = bytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushNativeConstantInt32: */
static sqInt NoDbgRegParms
ssPushNativeConstantInt32(sqInt anInt32)
{
    CogSimStackNativeEntry * cascade0;

	ssNativePush(1);
	if (simNativeSpillBase > simNativeStackPtr) {
		simNativeSpillBase = ((simNativeStackPtr < 0) ? 0 : simNativeStackPtr);
	}
	simNativeStackSize += BytesPerWord;
	/* begin ssNativeTop */
	assert(simNativeStackPtr >= 0);
	cascade0 = simNativeStackAt(simNativeStackPtr);
	(cascade0->type = SSConstantInt32);
	(cascade0->spilled = 0);
	(cascade0->offset = simNativeStackSize);
	(cascade0->constantInt32 = anInt32);
	(cascade0->bcptr = bytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushNativeConstantInt64: */
static sqInt NoDbgRegParms
ssPushNativeConstantInt64(sqLong anInt64)
{
    CogSimStackNativeEntry * cascade0;

	ssNativePush(1);
	if (simNativeSpillBase > simNativeStackPtr) {
		simNativeSpillBase = ((simNativeStackPtr < 0) ? 0 : simNativeStackPtr);
	}
	simNativeStackSize += 8;
	/* begin ssNativeTop */
	assert(simNativeStackPtr >= 0);
	cascade0 = simNativeStackAt(simNativeStackPtr);
	(cascade0->type = SSConstantInt64);
	(cascade0->spilled = 0);
	(cascade0->offset = simNativeStackSize);
	(cascade0->constantInt64 = anInt64);
	(cascade0->bcptr = bytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushNativeConstantPointer: */
static sqInt NoDbgRegParms
ssPushNativeConstantPointer(sqInt aNativePointer)
{
    CogSimStackNativeEntry * cascade0;

	ssNativePush(1);
	if (simNativeSpillBase > simNativeStackPtr) {
		simNativeSpillBase = ((simNativeStackPtr < 0) ? 0 : simNativeStackPtr);
	}
	simNativeStackSize += BytesPerWord;
	/* begin ssNativeTop */
	assert(simNativeStackPtr >= 0);
	cascade0 = simNativeStackAt(simNativeStackPtr);
	(cascade0->type = SSConstantNativePointer);
	(cascade0->spilled = 0);
	(cascade0->offset = simNativeStackSize);
	(cascade0->constantNativePointer = aNativePointer);
	(cascade0->bcptr = bytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushNativeRegisterDoubleFloat: */
static sqInt NoDbgRegParms
ssPushNativeRegisterDoubleFloat(sqInt reg)
{
    CogSimStackNativeEntry * cascade0;

	ssNativePush(1);
	if (simNativeSpillBase > simNativeStackPtr) {
		simNativeSpillBase = ((simNativeStackPtr < 0) ? 0 : simNativeStackPtr);
	}
	simNativeStackSize += 8;
	/* begin ssNativeTop */
	assert(simNativeStackPtr >= 0);
	cascade0 = simNativeStackAt(simNativeStackPtr);
	(cascade0->type = SSRegisterDoubleFloat);
	(cascade0->spilled = 0);
	(cascade0->offset = simNativeStackSize);
	(cascade0->registerr = reg);
	(cascade0->bcptr = bytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushNativeRegisterSingleFloat: */
static sqInt NoDbgRegParms
ssPushNativeRegisterSingleFloat(sqInt reg)
{
    CogSimStackNativeEntry * cascade0;

	ssNativePush(1);
	if (simNativeSpillBase > simNativeStackPtr) {
		simNativeSpillBase = ((simNativeStackPtr < 0) ? 0 : simNativeStackPtr);
	}
	simNativeStackSize += BytesPerWord;
	/* begin ssNativeTop */
	assert(simNativeStackPtr >= 0);
	cascade0 = simNativeStackAt(simNativeStackPtr);
	(cascade0->type = SSRegisterSingleFloat);
	(cascade0->spilled = 0);
	(cascade0->offset = simNativeStackSize);
	(cascade0->registerr = reg);
	(cascade0->bcptr = bytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushNativeRegister: */
static sqInt NoDbgRegParms
ssPushNativeRegister(sqInt reg)
{
    CogSimStackNativeEntry * cascade0;

	ssNativePush(1);
	if (simNativeSpillBase > simNativeStackPtr) {
		simNativeSpillBase = ((simNativeStackPtr < 0) ? 0 : simNativeStackPtr);
	}
	simNativeStackSize += BytesPerWord;
	/* begin ssNativeTop */
	assert(simNativeStackPtr >= 0);
	cascade0 = simNativeStackAt(simNativeStackPtr);
	(cascade0->type = SSNativeRegister);
	(cascade0->spilled = 0);
	(cascade0->offset = simNativeStackSize);
	(cascade0->registerr = reg);
	(cascade0->bcptr = bytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushNativeRegister:secondRegister: */
static sqInt NoDbgRegParms
ssPushNativeRegistersecondRegister(sqInt reg, sqInt secondReg)
{
    CogSimStackNativeEntry * cascade0;

	ssNativePush(1);
	if (simNativeSpillBase > simNativeStackPtr) {
		simNativeSpillBase = ((simNativeStackPtr < 0) ? 0 : simNativeStackPtr);
	}
	simNativeStackSize += 8;
	/* begin ssNativeTop */
	assert(simNativeStackPtr >= 0);
	cascade0 = simNativeStackAt(simNativeStackPtr);
	(cascade0->type = SSRegisterPair);
	(cascade0->spilled = 0);
	(cascade0->offset = simNativeStackSize);
	(cascade0->registerr = reg);
	(cascade0->registerSecond = secondReg);
	(cascade0->bcptr = bytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushRegister: */
static sqInt NoDbgRegParms
ssPushRegister(sqInt reg)
{
    CogSimStackEntry * cascade0;
    sqInt i;

	ssPush(1);
	cascade0 = ssTop();
	(cascade0->type = SSRegister);
	(cascade0->spilled = 0);
	(cascade0->registerr = reg);
	(cascade0->bcptr = bytecodePC);
	/* begin updateSimSpillBase */
	assert(((simSpillBase > methodOrBlockNumTemps)
	 && (simStackPtr >= methodOrBlockNumTemps))
	 || (maybeCompilingFirstPassOfBlockWithInitialPushNil()));
	if (simSpillBase > simStackPtr) {
		simSpillBase = simStackPtr + 1;
		while (((simSpillBase - 1) > methodOrBlockNumTemps)
		 && (!(((simStackAt(simSpillBase - 1))->spilled)))) {
			simSpillBase -= 1;
		}
	}
	else {
		while ((((simStackAt(simSpillBase))->spilled))
		 && (simSpillBase <= simStackPtr)) {
			simSpillBase += 1;
		}
	}
	for (i = (methodOrBlockNumTemps + 1); i <= ((((simSpillBase - 1) < simStackPtr) ? (simSpillBase - 1) : simStackPtr)); i += 1) {
		assert((((simStackAt(i))->spilled)) == 1);
	}
	assert((simSpillBase > simStackPtr)
	 || ((((simStackAt(simSpillBase))->spilled)) == 0));
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPush: */
static void NoDbgRegParms
ssPush(sqInt n)
{
	simStackPtr += n;
}

	/* StackToRegisterMappingCogit>>#ssSelfDescriptor */
static SimStackEntry
ssSelfDescriptor(void)
{
	return simStack[0];
}


/*	In addition to ssStorePop:toReg:, if this is a store and not
	a popInto I change the simulated stack to use the register 
	for the top value */

	/* StackToRegisterMappingCogit>>#ssStoreAndReplacePop:toReg: */
static void NoDbgRegParms
ssStoreAndReplacePoptoReg(sqInt popBoolean, sqInt reg)
{
    char topSpilled;

	topSpilled = ((ssTop())->spilled);
	ssStorePoptoReg(popBoolean
	 || (topSpilled), reg);
	if (!popBoolean) {
		if (!topSpilled) {
			ssPop(1);
		}
		ssPushRegister(reg);
	}
}


/*	Store or pop the top simulated stack entry to a register.
	Use preferredReg if the entry is not itself a register.
	Answer the actual register the result ends up in. */

	/* StackToRegisterMappingCogit>>#ssStorePop:toPreferredReg: */
static sqInt NoDbgRegParms
ssStorePoptoPreferredReg(sqInt popBoolean, sqInt preferredReg)
{
    sqInt actualReg;

	actualReg = preferredReg;
	if ((((ssTop())->type)) == SSRegister) {
		assert(!(((ssTop())->spilled)));
		actualReg = ((ssTop())->registerr);
	}
	ssStorePoptoReg(popBoolean, actualReg);
	return actualReg;
}


/*	Store or pop the top simulated stack entry to a register.
	N.B.: popToReg: and storeToReg: does not generate anything if 
	it moves a register to the same register. */

	/* StackToRegisterMappingCogit>>#ssStorePop:toReg: */
static void NoDbgRegParms
ssStorePoptoReg(sqInt popBoolean, sqInt reg)
{
	if (popBoolean) {
		popToReg(ssTop(), reg);
		ssPop(1);
	}
	else {
		storeToReg(ssTop(), reg);
	}
}

	/* StackToRegisterMappingCogit>>#ssTop */
static CogSimStackEntry *
ssTop(void)
{
	return simStackAt(simStackPtr);
}

	/* StackToRegisterMappingCogit>>#ssValue: */
static CogSimStackEntry * NoDbgRegParms
ssValue(sqInt n)
{
	return simStackAt(simStackPtr - n);
}

	/* StackToRegisterMappingCogit>>#stackEntryIsBoolean: */
static sqInt NoDbgRegParms
stackEntryIsBoolean(CogSimStackEntry *simStackEntry)
{
	return (((simStackEntry->type)) == SSConstant)
	 && ((((simStackEntry->constant)) == (trueObject()))
	 || (((simStackEntry->constant)) == (falseObject())));
}


/*	Answer if the stack is valid up to, but not including, simSpillBase. */

	/* StackToRegisterMappingCogit>>#tempsValidAndVolatileEntriesSpilled */
static sqInt
tempsValidAndVolatileEntriesSpilled(void)
{
    sqInt culprit;
    sqInt i;

	culprit = 0;
	for (i = 1; i <= methodOrBlockNumTemps; i += 1) {
		if (!(((((simStackAt(i))->type)) == SSBaseOffset)
			 || (maybeCompilingFirstPassOfBlockWithInitialPushNil()))) {
			if (!culprit) {
				culprit = i;
			}
			return 0;
		}
	}
	for (i = (methodOrBlockNumTemps + 1); i < simSpillBase; i += 1) {
		if (!(((simStackAt(i))->spilled))) {
			if (!culprit) {
				culprit = i;
			}
			return 0;
		}
	}
	return 1;
}


/*	If the sequence of bytecodes is
	push: (Array new: 1)
	popIntoTemp: tempIndex
	pushConstant: const or pushTemp: n
	popIntoTemp: 0 inVectorAt: tempIndex
	collapse this into
	tempAt: tempIndex put: {const or temp}
	and answer true, otherwise answer false.
	One might think that we should look for a sequence of more than
	one pushes and pops but this is extremely rare.
	Exclude pushRcvr: n to avoid potential complications with context inst
	vars.  */

	/* StackToRegisterMappingCogit>>#tryCollapseTempVectorInitializationOfSize: */
static sqInt NoDbgRegParms
tryCollapseTempVectorInitializationOfSize(sqInt slots)
{
    sqInt pc;
    sqInt pc1;
    sqInt pc2;
    BytecodeDescriptor *pushArrayDesc;
    BytecodeDescriptor *pushValueDesc;
    sqInt reg;
    sqInt remoteTempIndex;
    BytecodeDescriptor *storeArrayDesc;
    BytecodeDescriptor *storeValueDesc;
    sqInt tempIndex;

	if (slots != 1) {
		return 0;
	}
	/* begin generatorForPC: */
	pushArrayDesc = generatorAt(bytecodeSetOffset + (fetchByteofObject(bytecodePC, methodObj)));
	assert(((pushArrayDesc->generator)) == genPushNewArrayBytecode);
	/* begin generatorForPC: */
	pc = bytecodePC + ((pushArrayDesc->numBytes));
	storeArrayDesc = generatorAt(bytecodeSetOffset + (fetchByteofObject(pc, methodObj)));
	if (((storeArrayDesc->generator)) == genStoreAndPopTemporaryVariableBytecode) {
		tempIndex = (fetchByteofObject(bytecodePC + ((pushArrayDesc->numBytes)), methodObj)) & 7;
	}
	else {
		if (!(((storeArrayDesc->generator)) == genLongStoreAndPopTemporaryVariableBytecode)) {
			return 0;
		}
		tempIndex = fetchByteofObject((bytecodePC + ((pushArrayDesc->numBytes))) + 1, methodObj);
	}
	/* begin generatorForPC: */
	pc1 = (bytecodePC + ((pushArrayDesc->numBytes))) + ((storeArrayDesc->numBytes));
	pushValueDesc = generatorAt(bytecodeSetOffset + (fetchByteofObject(pc1, methodObj)));
	if (!((((pushValueDesc->generator)) == genPushLiteralConstantBytecode)
		 || ((((pushValueDesc->generator)) == genPushQuickIntegerConstantBytecode)
		 || (((pushValueDesc->generator)) == genPushTemporaryVariableBytecode)))) {
		return 0;
	}
	/* begin generatorForPC: */
	pc2 = ((bytecodePC + ((pushArrayDesc->numBytes))) + ((storeArrayDesc->numBytes))) + ((pushValueDesc->numBytes));
	storeValueDesc = generatorAt(bytecodeSetOffset + (fetchByteofObject(pc2, methodObj)));
	remoteTempIndex = fetchByteofObject((((bytecodePC + ((pushArrayDesc->numBytes))) + ((storeArrayDesc->numBytes))) + ((pushValueDesc->numBytes))) + 2, methodObj);
	if (!((((storeValueDesc->generator)) == genStoreAndPopRemoteTempLongBytecode)
		 && (tempIndex == remoteTempIndex))) {
		return 0;
	}
	genNewArrayOfSizeinitialized(1, 0);
	evaluateat(pushValueDesc, (bytecodePC + ((pushArrayDesc->numBytes))) + ((storeArrayDesc->numBytes)));
	reg = ssStorePoptoPreferredReg(1, TempReg);
	genStoreSourceRegslotIndexintoNewObjectInDestReg(reg, 0, ReceiverResultReg);
	ssPushRegister(ReceiverResultReg);
	evaluateat(storeArrayDesc, bytecodePC + ((pushArrayDesc->numBytes)));

	/* + pushArrayDesc numBytes this gets added by nextBytecodePCFor:at:exts:in: */
	bytecodePC = ((bytecodePC + ((storeArrayDesc->numBytes))) + ((pushValueDesc->numBytes))) + ((storeValueDesc->numBytes));
	return 1;
}

	/* StackToRegisterMappingCogit>>#violatesEnsureSpilledSpillAssert */
static sqInt
violatesEnsureSpilledSpillAssert(void)
{
	return 1;
}


/*	Used when ReceiverResultReg is allocated for other than simSelf, and
	there may be references to ReceiverResultReg which need to be spilled. */

	/* StackToRegisterMappingCogit>>#voidReceiverResultRegContainsSelf */
static void
voidReceiverResultRegContainsSelf(void)
{
    sqInt i;
    sqInt i1;
    sqInt spillIndex;

	/* begin voidReceiverOptStatus */
	((simSelf())->liveRegister = NoReg);
	spillIndex = 0;
	for (i = ((((methodOrBlockNumTemps + 1) < simSpillBase) ? simSpillBase : (methodOrBlockNumTemps + 1))); i <= simStackPtr; i += 1) {
		if ((registerOrNone(simStackAt(i))) == ReceiverResultReg) {
			spillIndex = i;
		}
	}
	if (spillIndex > 0) {
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= spillIndex) {
			for (i1 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < spillIndex) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : spillIndex)); i1 <= spillIndex; i1 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i1), frameOffsetOfTemporary(i1 - 1), FPReg);
			}
			simSpillBase = spillIndex + 1;
		}
	}
}
