Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu May 16 12:55:26 2024
| Host         : vanloi-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file controller_control_sets_placed.rpt
| Design       : controller
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   831 |
|    Minimum number of control sets                        |   831 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   468 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   831 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    34 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |    24 |
| >= 14 to < 16      |     0 |
| >= 16              |   758 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             322 |          232 |
| No           | No                    | Yes                    |             701 |          396 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |           15814 |         6087 |
| Yes          | No                    | Yes                    |            4751 |         1910 |
| Yes          | Yes                   | No                     |            2320 |          597 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                              Enable Signal                              |                          Set/Reset Signal                         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | r_data_i_1_n_0                                                          | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | t_valid_i_1_n_0                                                         | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | w_valid2_out                                                            |                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | current_no_units[4]_i_1_n_0                                             | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | current_timestep[4]_i_1_n_0                                             | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | remaining_no_units[5]_i_1_n_0                                           | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/q1/FSM_sequential_state_reg[0]_0[0]             |                                                                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/q1/FSM_sequential_state_reg[0]_0[0]             |                                                                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/q1/FSM_sequential_state_reg[0]_0[0]              |                                                                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/q1/FSM_sequential_state_reg[0]_0[0]              |                                                                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/q1/FSM_sequential_state_reg[0][0]                |                                                                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/q1/current_unit_reg_rep__15[0]                   |                                                                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/q1/FSM_sequential_state_reg[0][0]                |                                                                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/q1/FSM_sequential_state_reg[0][0]                |                                                                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/q1/FSM_sequential_state_reg[0][0]                |                                                                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/q1/current_unit_reg_rep__15[0]                   |                                                                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/q1/FSM_sequential_state_reg[0]_0[0]              |                                                                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/q1/FSM_sequential_state_reg[0][0]                |                                                                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/q1/FSM_sequential_state_reg[0][0]               |                                                                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | out_data[31]_i_1_n_0                                                    | out_data[7]_i_1_n_0                                               |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/q1/FSM_sequential_state_reg[0][0]               |                                                                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/q1/current_unit_reg_rep__15[0]                  |                                                                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/q1/FSM_sequential_state_reg[0][0]               |                                                                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/q1/FSM_sequential_state_reg[0][0]               |                                                                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/q1/FSM_sequential_state_reg[0][0]                |                                                                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/q1/current_unit_reg_rep__15[0]                   |                                                                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/q1/current_unit_reg_rep__15[0]                  |                                                                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/q1/FSM_sequential_state_reg[0]_0[0]              |                                                                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/q1/FSM_sequential_state_reg[0][0]                |                                                                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/q1/FSM_sequential_state_reg[0][0]                |                                                                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | out_data[31]_i_1_n_0                                                    | out_data[15]_i_1_n_0                                              |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/q1/FSM_sequential_state_reg[0][0]                |                                                                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/q1/FSM_sequential_state_reg[0]_0[0]             |                                                                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/q1/current_unit_reg_rep__15[0]                   |                                                                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/q1/FSM_sequential_state_reg[0]_0[0]              |                                                                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/q1/current_unit_reg_rep__15[0]                   |                                                                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/q1/FSM_sequential_state_reg[0][0]               |                                                                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/q1/current_unit_reg_rep__15[0]                  |                                                                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/q1/FSM_sequential_state_reg[0][0]                |                                                                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/q1/FSM_sequential_state_reg[0][0]               |                                                                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/u_mac/state[1]                                  | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                5 |             11 |         2.20 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/u_mac/state[1]                                  | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG | current_buffer_index[5]_i_1_n_0                                         |                                                                   |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/u_mac/state[1]                                   | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                8 |             11 |         1.38 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/u_mac/state[1]                                  | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                8 |             11 |         1.38 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/u_mac/state[1]                                  | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/u_mac/state[1]                                  | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                9 |             11 |         1.22 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/u_mac/state[1]                                   | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                5 |             11 |         2.20 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/u_mac/state[1]                                   | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                5 |             11 |         2.20 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/q1/remainder                                     |                                                                   |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/u_mac/state[1]                                  | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                7 |             12 |         1.71 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/q1/remainder                                    |                                                                   |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/q1/remainder                                     |                                                                   |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/q1/remainder                                     |                                                                   |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/q1/remainder                                     |                                                                   |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/q1/remainder                                    |                                                                   |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/q1/remainder                                    |                                                                   |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/q1/remainder                                     |                                                                   |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/q1/remainder                                    |                                                                   |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/q1/remainder                                    |                                                                   |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/q1/remainder                                     |                                                                   |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/q1/remainder                                    |                                                                   |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/q1/remainder                                     |                                                                   |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/q1/remainder                                     |                                                                   |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/q1/remainder                                     |                                                                   |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/q1/remainder                                     |                                                                   |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/u_mac/state[1]                                   | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                6 |             13 |         2.17 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/u_mac/state[1]                                   | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                6 |             13 |         2.17 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/u_mac/state[1]                                   | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/u_mac/state[1]                                   | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                8 |             13 |         1.62 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/u_mac/state[1]                                   | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                5 |             13 |         2.60 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/u_mac/state[1]                                   | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                6 |             13 |         2.17 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/u_mac/state[1]                                   | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                6 |             13 |         2.17 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/di_current_unit_tanh_bf[15]_i_1__5_n_0           |                                                                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/u_sigmoid/temp                                   | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/u_sigmoid/E[0]                                   |                                                                   |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0[0]    |                                                                   |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_0[0]  |                                                                   |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/di_current_unit_tanh_bf[15]_i_1__14_n_0         |                                                                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/di_current_unit_sigmoid_bf[15]_i_1__14_n_0      |                                                                   |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_1[0]  |                                                                   |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_2[0]  |                                                                   |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_3[0]  |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep_1[0]      |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/di_current_unit_sigmoid_bf[15]_i_1__5_n_0        |                                                                   |               15 |             16 |         1.07 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/u_tanh/internal_current_unit_reg_0[0]           |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/u_tanh/internal_current_unit_reg[0]             |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/u_tanh/current_unit_reg_rep__0_0[0]             |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep           | genblk1[2].u_lstm_unit/u_tanh/FSM_sequential_state_reg[2]_0       |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/u_tanh/inv_tanh_cell_bf38_out                    |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/u_tanh/temp[15]_i_1__3_n_0                       | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/u_tanh/E[0]                                      |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep_0[0]      |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/u_tanh/internal_current_unit_reg[0]              |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/di_current_unit_sigmoid_bf[15]_i_1__1_n_0        |                                                                   |               13 |             16 |         1.23 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/di_current_unit_tanh_bf[15]_i_1__1_n_0           |                                                                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/u_tanh/internal_current_unit_reg_0[0]            |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_1[0]  |                                                                   |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/u_tanh/temp[15]_i_1__13_n_0                      | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               16 |             16 |         1.00 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/u_tanh/E[0]                                      |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep__0_0      | genblk1[7].u_lstm_unit/u_tanh/current_unit_reg_rep__0             |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/u_tanh/current_unit_reg_rep__0_0[0]              |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/u_tanh/internal_current_unit_reg[0]              |                                                                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/u_tanh/internal_current_unit_reg_0[0]            |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/u_tanh/internal_current_unit_reg[0]              |                                                                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/u_tanh/current_unit_reg_rep__0_0[0]              |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/u_tanh/E[0]                                      |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/u_tanh/temp[15]_i_1__1_n_0                       | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               13 |             16 |         1.23 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep__0_0      | genblk1[1].u_lstm_unit/u_tanh/current_unit_reg_rep__0             |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_3[0]  |                                                                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_2[0]  |                                                                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/u_sigmoid/temp                                   | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_0[0]  |                                                                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0[0]    |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/u_sigmoid/E[0]                                   |                                                                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_3[0]  |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_2[0]  |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_1[0]  |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_0[0]  |                                                                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0[0]    |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/di_current_unit_sigmoid_bf[15]_i_1__6_n_0        |                                                                   |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/di_current_unit_tanh_bf[15]_i_1__6_n_0           |                                                                   |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/u_sigmoid/temp                                   | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/u_sigmoid/E[0]                                   |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/di_current_unit_tanh_bf[15]_i_1__12_n_0         |                                                                   |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/di_current_unit_tanh_bf[15]_i_1__8_n_0           |                                                                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/di_current_unit_sigmoid_bf[15]_i_1__8_n_0        |                                                                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_3[0] |                                                                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep__0_0     | genblk1[13].u_lstm_unit/u_tanh/current_unit_reg_rep__0            |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/u_tanh/temp[15]_i_1__25_n_0                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               14 |             16 |         1.14 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/u_tanh/E[0]                                     |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/u_tanh/current_unit_reg_rep__0_0[0]             |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/u_tanh/internal_current_unit_reg[0]             |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/u_tanh/internal_current_unit_reg_0[0]           |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/di_current_unit_sigmoid_bf[15]_i_1__12_n_0      |                                                                   |               13 |             16 |         1.23 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_2[0] |                                                                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/u_tanh/internal_current_unit_reg_0[0]            |                                                                   |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/u_tanh/internal_current_unit_reg[0]              |                                                                   |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/u_tanh/current_unit_reg_rep__0_0[0]              |                                                                   |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/u_tanh/E[0]                                      |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/u_tanh/temp[15]_i_1__17_n_0                      | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep__0_0      | genblk1[9].u_lstm_unit/u_tanh/current_unit_reg_rep__0             |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_3[0]  |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_2[0]  |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_1[0]  |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_0[0]  |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_0[0] |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/u_tanh/internal_current_unit_reg[0]             |                                                                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep_1[0]     |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/u_tanh/E[0]                                     |                                                                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/u_tanh/temp[15]_i_1__23_n_0                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               14 |             16 |         1.14 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/u_tanh/inv_tanh_cell_bf38_out                   |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/di_current_unit_sigmoid_bf[15]_i_1__11_n_0      |                                                                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep_0        | genblk1[12].u_lstm_unit/u_tanh/FSM_sequential_state_reg[2]_0      |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_3[0] |                                                                   |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_2[0] |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_1[0] |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0[0]    |                                                                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0[0]   |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/u_sigmoid/E[0]                                  |                                                                   |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/u_sigmoid/temp                                  | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/di_current_unit_tanh_bf[15]_i_1__11_n_0         |                                                                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/u_sigmoid/temp                                  | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/u_sigmoid/E[0]                                  |                                                                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0[0]   |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_0[0] |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_1[0] |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/u_tanh/inv_tanh_cell_bf38_out                    |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0[0]   |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_0[0] |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_1[0] |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_2[0] |                                                                   |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_3[0] |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep__0_0     | genblk1[15].u_lstm_unit/u_tanh/current_unit_reg_rep__0            |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/u_tanh/internal_current_unit_reg[0]              |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep           | genblk1[6].u_lstm_unit/u_tanh/FSM_sequential_state_reg[2]_0       |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/u_tanh/E[0]                                      |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/u_tanh/temp[15]_i_1__15_n_0                      | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               14 |             16 |         1.14 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/u_sigmoid/E[0]                                  |                                                                   |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/u_tanh/temp[15]_i_1__29_n_0                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep_0         | genblk1[8].u_lstm_unit/u_tanh/FSM_sequential_state_reg[2]_0       |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_3[0]  |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_2[0]  |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_1[0]  |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_0[0]  |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0[0]    |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/u_sigmoid/E[0]                                   |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/u_sigmoid/temp                                   | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               13 |             16 |         1.23 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/u_tanh/inv_tanh_cell_bf38_out                   |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/u_sigmoid/E[0]                                   |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/u_sigmoid/temp                                   | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/u_sigmoid/temp                                  | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/u_sigmoid/E[0]                                  |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0[0]   |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_0[0] |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_1[0] |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_2[0] |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_3[0] |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep_0        | genblk1[14].u_lstm_unit/u_tanh/FSM_sequential_state_reg[2]_0      |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/u_tanh/E[0]                                     |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/u_tanh/temp[15]_i_1__27_n_0                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               13 |             16 |         1.23 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/di_current_unit_tanh_bf[15]_i_1__7_n_0           |                                                                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/di_current_unit_sigmoid_bf[15]_i_1__7_n_0        |                                                                   |               13 |             16 |         1.23 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/u_tanh/E[0]                                     |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep_1[0]     |                                                                   |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/u_tanh/internal_current_unit_reg[0]             |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/di_current_unit_sigmoid_bf[15]_i_1__13_n_0      |                                                                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/di_current_unit_tanh_bf[15]_i_1__13_n_0         |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/u_sigmoid/temp                                  | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/u_sigmoid/E[0]                                   |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0[0]   |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_0[0] |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_1[0] |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_2[0] |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_3[0] |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep__0_0     | genblk1[11].u_lstm_unit/u_tanh/current_unit_reg_rep__0            |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/u_tanh/inv_tanh_cell_bf38_out                    |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/u_tanh/temp[15]_i_1__21_n_0                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/u_tanh/E[0]                                     |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/u_tanh/current_unit_reg_rep__0_0[0]             |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/u_tanh/internal_current_unit_reg[0]             |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/u_tanh/internal_current_unit_reg_0[0]           |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep_0[0]      |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/u_sigmoid/E[0]                                  |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/di_current_unit_tanh_bf[15]_i_1_n_0              |                                                                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/di_current_unit_sigmoid_bf[15]_i_1__10_n_0      |                                                                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/di_current_unit_tanh_bf[15]_i_1__10_n_0         |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | out_data[31]_i_1_n_0                                                    |                                                                   |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/u_tanh/E[0]                                      |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/u_tanh/internal_current_unit_reg[0]              |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/di_current_unit_tanh_bf[15]_i_1__3_n_0           |                                                                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/di_current_unit_sigmoid_bf[15]_i_1__3_n_0        |                                                                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/u_tanh/internal_current_unit_reg[0]              |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep_1[0]      |                                                                   |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/u_sigmoid/temp                                   | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0[0]    |                                                                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/di_current_unit_tanh_bf[15]_i_1__9_n_0          |                                                                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/u_tanh/internal_current_unit_reg[0]             |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_1[0]  |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_2[0]  |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_3[0]  |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep_1[0]     |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/u_tanh/E[0]                                     |                                                                   |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/u_sigmoid/temp                                   | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/u_tanh/temp[15]_i_1__19_n_0                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               15 |             16 |         1.07 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/u_tanh/inv_tanh_cell_bf38_out                   |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep           | genblk1[0].u_lstm_unit/u_tanh/FSM_sequential_state_reg[2]_0       |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep_0        | genblk1[10].u_lstm_unit/u_tanh/FSM_sequential_state_reg[2]_0      |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/di_current_unit_sigmoid_bf[15]_i_1__9_n_0       |                                                                   |               14 |             16 |         1.14 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/u_sigmoid/E[0]                                   |                                                                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_3[0] |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0[0]    |                                                                   |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_0[0]  |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_2[0] |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_1[0] |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_0[0] |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/u_tanh/temp[15]_i_1_n_0                          | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/di_current_unit_sigmoid_bf[15]_i_1_n_0           |                                                                   |               13 |             16 |         1.23 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0[0]   |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/u_sigmoid/E[0]                                  |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/u_sigmoid/temp                                  | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/u_sigmoid/temp                                  | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/di_current_unit_tanh_bf[15]_i_1__0_n_0           |                                                                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/u_tanh/internal_current_unit_reg_0[0]            |                                                                   |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/u_tanh/internal_current_unit_reg[0]              |                                                                   |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/u_tanh/current_unit_reg_rep__0_0[0]              |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/u_tanh/E[0]                                      |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/u_tanh/temp[15]_i_1__5_n_0                       | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep__0_0      | genblk1[3].u_lstm_unit/u_tanh/current_unit_reg_rep__0             |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/u_sigmoid/temp                                   | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/u_sigmoid/E[0]                                   |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0[0]    |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_0[0]  |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_1[0]  |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_2[0]  |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_3[0]  |                                                                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/di_current_unit_sigmoid_bf[15]_i_1__2_n_0        |                                                                   |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_3[0]  |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/u_tanh/inv_tanh_cell_bf38_out                    |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/u_tanh/temp[15]_i_1__11_n_0                      | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               13 |             16 |         1.23 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/u_tanh/E[0]                                      |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep_0[0]      |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/u_tanh/internal_current_unit_reg[0]              |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_2[0]  |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_1[0]  |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_0[0]  |                                                                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0[0]    |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/u_sigmoid/E[0]                                   |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/u_sigmoid/temp                                   | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/di_current_unit_sigmoid_bf[15]_i_1__0_n_0        |                                                                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/u_tanh/inv_tanh_cell_bf38_out                    |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_3[0]  |                                                                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep__0_0      | genblk1[5].u_lstm_unit/u_tanh/current_unit_reg_rep__0             |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/u_tanh/E[0]                                      |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/u_tanh/temp[15]_i_1__9_n_0                       | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               13 |             16 |         1.23 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/u_tanh/E[0]                                      |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/u_tanh/current_unit_reg_rep__0_0[0]              |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/u_tanh/internal_current_unit_reg[0]              |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/u_tanh/internal_current_unit_reg_0[0]            |                                                                   |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_2[0]  |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_1[0]  |                                                                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_0[0]  |                                                                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/u_tanh/temp[15]_i_1__7_n_0                       | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               13 |             16 |         1.23 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep_0         | genblk1[4].u_lstm_unit/u_tanh/FSM_sequential_state_reg[2]_0       |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_3[0]  |                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_2[0]  |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_1[0]  |                                                                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0_0[0]  |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/u_sigmoid/internal_current_unit_reg_rep__0[0]    |                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/u_sigmoid/E[0]                                   |                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/u_sigmoid/temp                                   | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/di_current_unit_sigmoid_bf[15]_i_1__4_n_0        |                                                                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/di_current_unit_tanh_bf[15]_i_1__4_n_0           |                                                                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/di_current_unit_tanh_bf[15]_i_1__2_n_0           |                                                                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | weight_bf[44][23]_i_1_n_0                                               |                                                                   |                9 |             24 |         2.67 |
|  clk_IBUF_BUFG | weight_bf[8][23]_i_1_n_0                                                |                                                                   |                7 |             24 |         3.43 |
|  clk_IBUF_BUFG | weight_bf[45][23]_i_1_n_0                                               |                                                                   |               10 |             24 |         2.40 |
|  clk_IBUF_BUFG | weight_bf[46][23]_i_1_n_0                                               |                                                                   |               11 |             24 |         2.18 |
|  clk_IBUF_BUFG | weight_bf[56][23]_i_1_n_0                                               |                                                                   |                9 |             24 |         2.67 |
|  clk_IBUF_BUFG | weight_bf[7][23]_i_1_n_0                                                |                                                                   |                9 |             24 |         2.67 |
|  clk_IBUF_BUFG | weight_bf[6][23]_i_1_n_0                                                |                                                                   |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG | weight_bf[63][23]_i_1_n_0                                               |                                                                   |               11 |             24 |         2.18 |
|  clk_IBUF_BUFG | weight_bf[62][23]_i_1_n_0                                               |                                                                   |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG | weight_bf[61][23]_i_1_n_0                                               |                                                                   |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG | weight_bf[60][23]_i_1_n_0                                               |                                                                   |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG | weight_bf[5][23]_i_1_n_0                                                |                                                                   |                9 |             24 |         2.67 |
|  clk_IBUF_BUFG | weight_bf[59][23]_i_1_n_0                                               |                                                                   |               13 |             24 |         1.85 |
|  clk_IBUF_BUFG | weight_bf[58][23]_i_1_n_0                                               |                                                                   |                9 |             24 |         2.67 |
|  clk_IBUF_BUFG | weight_bf[57][23]_i_1_n_0                                               |                                                                   |                7 |             24 |         3.43 |
|  clk_IBUF_BUFG | weight_bf[47][23]_i_1_n_0                                               |                                                                   |               12 |             24 |         2.00 |
|  clk_IBUF_BUFG | weight_bf[55][23]_i_1_n_0                                               |                                                                   |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG | weight_bf[54][23]_i_1_n_0                                               |                                                                   |                7 |             24 |         3.43 |
|  clk_IBUF_BUFG | weight_bf[53][23]_i_1_n_0                                               |                                                                   |                7 |             24 |         3.43 |
|  clk_IBUF_BUFG | weight_bf[52][23]_i_1_n_0                                               |                                                                   |                9 |             24 |         2.67 |
|  clk_IBUF_BUFG | weight_bf[51][23]_i_1_n_0                                               |                                                                   |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG | weight_bf[50][23]_i_1_n_0                                               |                                                                   |               10 |             24 |         2.40 |
|  clk_IBUF_BUFG | weight_bf[4][23]_i_1_n_0                                                |                                                                   |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG | weight_bf[49][23]_i_1_n_0                                               |                                                                   |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG | weight_bf[48][23]_i_1_n_0                                               |                                                                   |               11 |             24 |         2.18 |
|  clk_IBUF_BUFG | weight_bf[15][23]_i_1_n_0                                               |                                                                   |                7 |             24 |         3.43 |
|  clk_IBUF_BUFG | weight_bf[24][23]_i_1_n_0                                               |                                                                   |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG | weight_bf[23][23]_i_1_n_0                                               |                                                                   |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG | weight_bf[22][23]_i_1_n_0                                               |                                                                   |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG | weight_bf[21][23]_i_1_n_0                                               |                                                                   |                9 |             24 |         2.67 |
|  clk_IBUF_BUFG | weight_bf[20][23]_i_1_n_0                                               |                                                                   |                7 |             24 |         3.43 |
|  clk_IBUF_BUFG | weight_bf[1][23]_i_1_n_0                                                |                                                                   |                5 |             24 |         4.80 |
|  clk_IBUF_BUFG | weight_bf[19][23]_i_1_n_0                                               |                                                                   |               10 |             24 |         2.40 |
|  clk_IBUF_BUFG | weight_bf[18][23]_i_1_n_0                                               |                                                                   |               11 |             24 |         2.18 |
|  clk_IBUF_BUFG | weight_bf[17][23]_i_1_n_0                                               |                                                                   |                9 |             24 |         2.67 |
|  clk_IBUF_BUFG | weight_bf[16][23]_i_1_n_0                                               |                                                                   |               10 |             24 |         2.40 |
|  clk_IBUF_BUFG | weight_bf[25][23]_i_1_n_0                                               |                                                                   |                7 |             24 |         3.43 |
|  clk_IBUF_BUFG | weight_bf[14][23]_i_1_n_0                                               |                                                                   |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG | weight_bf[13][23]_i_1_n_0                                               |                                                                   |                7 |             24 |         3.43 |
|  clk_IBUF_BUFG | weight_bf[12][23]_i_1_n_0                                               |                                                                   |                7 |             24 |         3.43 |
|  clk_IBUF_BUFG | weight_bf[11][23]_i_1_n_0                                               |                                                                   |                9 |             24 |         2.67 |
|  clk_IBUF_BUFG | weight_bf[10][23]_i_1_n_0                                               |                                                                   |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG | weight_bf[0][23]_i_1_n_0                                                |                                                                   |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG | input_bf[23]_i_1_n_0                                                    |                                                                   |                9 |             24 |         2.67 |
|  clk_IBUF_BUFG | data_input[23]_i_1_n_0                                                  |                                                                   |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG | weight_bf[9][23]_i_1_n_0                                                |                                                                   |               11 |             24 |         2.18 |
|  clk_IBUF_BUFG | weight_bf[34][23]_i_1_n_0                                               |                                                                   |               10 |             24 |         2.40 |
|  clk_IBUF_BUFG | weight_bf[42][23]_i_1_n_0                                               |                                                                   |                9 |             24 |         2.67 |
|  clk_IBUF_BUFG | weight_bf[41][23]_i_1_n_0                                               |                                                                   |                9 |             24 |         2.67 |
|  clk_IBUF_BUFG | weight_bf[40][23]_i_1_n_0                                               |                                                                   |                9 |             24 |         2.67 |
|  clk_IBUF_BUFG | weight_bf[3][23]_i_1_n_0                                                |                                                                   |                7 |             24 |         3.43 |
|  clk_IBUF_BUFG | weight_bf[39][23]_i_1_n_0                                               |                                                                   |                9 |             24 |         2.67 |
|  clk_IBUF_BUFG | weight_bf[38][23]_i_1_n_0                                               |                                                                   |                9 |             24 |         2.67 |
|  clk_IBUF_BUFG | weight_bf[37][23]_i_1_n_0                                               |                                                                   |               11 |             24 |         2.18 |
|  clk_IBUF_BUFG | weight_bf[36][23]_i_1_n_0                                               |                                                                   |                9 |             24 |         2.67 |
|  clk_IBUF_BUFG | weight_bf[35][23]_i_1_n_0                                               |                                                                   |               12 |             24 |         2.00 |
|  clk_IBUF_BUFG | weight_bf[43][23]_i_1_n_0                                               |                                                                   |               11 |             24 |         2.18 |
|  clk_IBUF_BUFG | weight_bf[33][23]_i_1_n_0                                               |                                                                   |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG | weight_bf[32][23]_i_1_n_0                                               |                                                                   |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG | weight_bf[31][23]_i_1_n_0                                               |                                                                   |               13 |             24 |         1.85 |
|  clk_IBUF_BUFG | weight_bf[30][23]_i_1_n_0                                               |                                                                   |                9 |             24 |         2.67 |
|  clk_IBUF_BUFG | weight_bf[2][23]_i_1_n_0                                                |                                                                   |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG | weight_bf[29][23]_i_1_n_0                                               |                                                                   |                9 |             24 |         2.67 |
|  clk_IBUF_BUFG | weight_bf[28][23]_i_1_n_0                                               |                                                                   |               11 |             24 |         2.18 |
|  clk_IBUF_BUFG | weight_bf[27][23]_i_1_n_0                                               |                                                                   |                9 |             24 |         2.67 |
|  clk_IBUF_BUFG | weight_bf[26][23]_i_1_n_0                                               |                                                                   |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/q1/out_temp[24]_i_1__14_n_0                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               11 |             25 |         2.27 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/q1/out_temp[24]_i_1__1_n_0                       | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               12 |             25 |         2.08 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/q1/out_temp[24]_i_1__6_n_0                       | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               12 |             25 |         2.08 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/q1/out_temp[24]_i_1__9_n_0                      | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               13 |             25 |         1.92 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/q1/out_temp[24]_i_1__12_n_0                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               10 |             25 |         2.50 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/q1/out_temp[24]_i_1__5_n_0                       | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               11 |             25 |         2.27 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/q1/out_temp[24]_i_1__11_n_0                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               10 |             25 |         2.50 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/q1/out_temp[24]_i_1__7_n_0                       | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               10 |             25 |         2.50 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/q1/out_temp[24]_i_1_n_0                          | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               13 |             25 |         1.92 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/q1/out_temp[24]_i_1__10_n_0                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               10 |             25 |         2.50 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/q1/out_temp[24]_i_1__8_n_0                       | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               10 |             25 |         2.50 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/q1/out_temp[24]_i_1__3_n_0                       | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               10 |             25 |         2.50 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/q1/out_temp[24]_i_1__4_n_0                       | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/q1/out_temp[24]_i_1__2_n_0                       | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               11 |             25 |         2.27 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/q1/out_temp[24]_i_1__13_n_0                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               13 |             25 |         1.92 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/q1/out_temp[24]_i_1__0_n_0                       | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               12 |             25 |         2.08 |
|  clk_IBUF_BUFG | current_weight_index[5]_i_1_n_0                                         |                                                                   |               10 |             26 |         2.60 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/u_tanh/FSM_sequential_state_reg[1]               | genblk1[4].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/accu_input_bf[1][31]_i_1__4_n_0                  |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/q1/data_in_bf                                    |                                                                   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/cell_state_bf[31]_i_2__3_n_0                     | genblk1[4].u_lstm_unit/cell_state_bf[31]_i_1__3_n_0               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/accu_output_bf[1][31]_i_1__3_n_0                 |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/accu_output_bf[0][31]_i_1__3_n_0                 |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/accu_input_bf[1][31]_i_1__3_n_0                  |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/accu_bf[1][31]_i_1__4_n_0                        |                                                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/accu_input_bf[0][31]_i_1__3_n_0                  |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/accu_forget_bf[1][31]_i_1__3_n_0                 |                                                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/accu_forget_bf[0][31]_i_1__3_n_0                 |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/accu_cell_bf[1][31]_i_1__3_n_0                   |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/accu_bf[0][31]_i_1__4_n_0                        |                                                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/accu_cell_bf[0][31]_i_1__3_n_0                   |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/accu_bf[1][31]_i_1__3_n_0                        |                                                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/u_tanh/FSM_sequential_state_reg[2]               | genblk1[5].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep__0  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/q1/rstn[0]                                       |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/accu_bf[0][31]_i_1__3_n_0                        |                                                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | bias_bf[20][31]_i_1_n_0                                                 |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | bias_bf[30][31]_i_1_n_0                                                 |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | bias_bf[2][31]_i_1_n_0                                                  |                                                                   |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | bias_bf[29][31]_i_1_n_0                                                 |                                                                   |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | bias_bf[28][31]_i_1_n_0                                                 |                                                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | bias_bf[27][31]_i_1_n_0                                                 |                                                                   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | bias_bf[26][31]_i_1_n_0                                                 |                                                                   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | bias_bf[25][31]_i_1_n_0                                                 |                                                                   |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | bias_bf[24][31]_i_1_n_0                                                 |                                                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | bias_bf[23][31]_i_1_n_0                                                 |                                                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | bias_bf[22][31]_i_1_n_0                                                 |                                                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | bias_bf[21][31]_i_1_n_0                                                 |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | bias_bf[0][31]_i_1_n_0                                                  |                                                                   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | bias_bf[1][31]_i_1_n_0                                                  |                                                                   |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | bias_bf[19][31]_i_1_n_0                                                 |                                                                   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | bias_bf[18][31]_i_1_n_0                                                 |                                                                   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | bias_bf[17][31]_i_1_n_0                                                 |                                                                   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | bias_bf[15][31]_i_1_n_0                                                 |                                                                   |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | bias_bf[14][31]_i_1_n_0                                                 |                                                                   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | bias_bf[16][31]_i_1_n_0                                                 |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | bias_bf[13][31]_i_1_n_0                                                 |                                                                   |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | bias_bf[12][31]_i_1_n_0                                                 |                                                                   |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | bias_bf[11][31]_i_1_n_0                                                 |                                                                   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | bias_bf[10][31]_i_1_n_0                                                 |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/accu_output_bf[1][31]_i_1__0_n_0                 |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/accu_cell_bf[1][31]_i_1__2_n_0                   |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/accu_cell_bf[0][31]_i_1__2_n_0                   |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/accu_bf[1][31]_i_1__2_n_0                        |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/accu_bf[0][31]_i_1__2_n_0                        |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/u_mac/out_temp[31]_i_1__5_n_0                    | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/q1/data_in_bf                                    |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/u_tanh/FSM_sequential_state_reg[2]               | genblk1[3].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep__0  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/q1/irb_done_reg[0]                               |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/u_tanh/FSM_sequential_state_reg[1]_rep           | genblk1[6].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]         |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/accu_input_bf[0][31]_i_1__0_n_0                  |                                                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/accu_input_bf[1][31]_i_1__0_n_0                  |                                                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/accu_output_bf[0][31]_i_1__0_n_0                 |                                                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/accu_forget_bf[0][31]_i_1__2_n_0                 |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/q1/rstn[0]                                       |                                                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/cell_state_bf[31]_i_2__0_n_0                     | genblk1[1].u_lstm_unit/cell_state_bf[31]_i_1__0_n_0               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/accu_bf[0][31]_i_1__5_n_0                        |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/accu_bf[1][31]_i_1__5_n_0                        |                                                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/q1/data_in_bf                                    |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/accu_cell_bf[0][31]_i_1__5_n_0                   |                                                                   |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/u_mac/out_temp[31]_i_1__2_n_0                    | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/u_mac/inv_cell_update_reg_0                      | genblk1[3].u_lstm_unit/u_mac/inv_cell_update_reg                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/u_mac/count_cell_reg[0]                          | genblk1[3].u_lstm_unit/u_mac/FSM_sequential_state_reg[2]          |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/u_mac/accu_bf[31]_i_1__2_n_0                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/accu_cell_bf[1][31]_i_1__5_n_0                   |                                                                   |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/u_mac/out_temp[31]_i_1__3_n_0                    | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/accu_cell_bf[1][31]_i_1__4_n_0                   |                                                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/accu_forget_bf[0][31]_i_1__4_n_0                 |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/accu_forget_bf[1][31]_i_1__4_n_0                 |                                                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/accu_input_bf[0][31]_i_1__4_n_0                  |                                                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | bias_bf[34][31]_i_1_n_0                                                 |                                                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/accu_output_bf[0][31]_i_1__4_n_0                 |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/accu_output_bf[1][31]_i_1__4_n_0                 |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/q1/irb_done_reg[0]                               |                                                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/cell_state_bf[31]_i_2__4_n_0                     | genblk1[5].u_lstm_unit/cell_state_bf[31]_i_1__4_n_0               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/q1/data_in_bf                                    |                                                                   |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/u_mac/accu_bf[31]_i_1__5_n_0                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/accu_cell_bf[0][31]_i_1__4_n_0                   |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/u_mac/inv_cell_update_reg_0                      | genblk1[4].u_lstm_unit/u_mac/inv_cell_update_reg                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/u_mac/count_cell_reg[0]                          | genblk1[4].u_lstm_unit/u_mac/FSM_sequential_state_reg[2]_1        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/u_mac/accu_bf[31]_i_1__3_n_0                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/u_mac/count_cell_reg[0]                          | genblk1[6].u_lstm_unit/u_mac/FSM_sequential_state_reg[2]_0        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/u_mac/inv_cell_update_reg_0                      | genblk1[6].u_lstm_unit/u_mac/inv_cell_update_reg                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/cell_state_bf[31]_i_2__2_n_0                     | genblk1[3].u_lstm_unit/cell_state_bf[31]_i_1__2_n_0               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/accu_output_bf[1][31]_i_1__2_n_0                 |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/accu_output_bf[0][31]_i_1__2_n_0                 |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/accu_input_bf[1][31]_i_1__2_n_0                  |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/accu_input_bf[0][31]_i_1__2_n_0                  |                                                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/accu_forget_bf[1][31]_i_1__2_n_0                 |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/u_mac/accu_bf[31]_i_1__10_n_0                   | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/u_tanh/FSM_sequential_state_reg[1]              | genblk1[10].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep    |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/accu_bf[0][31]_i_1__9_n_0                       |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/accu_bf[1][31]_i_1__9_n_0                       |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/accu_cell_bf[0][31]_i_1__9_n_0                  |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/accu_cell_bf[1][31]_i_1__9_n_0                  |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/accu_forget_bf[0][31]_i_1__9_n_0                |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/accu_forget_bf[1][31]_i_1__9_n_0                |                                                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/accu_input_bf[0][31]_i_1__9_n_0                 |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/accu_input_bf[1][31]_i_1__9_n_0                 |                                                                   |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/accu_output_bf[0][31]_i_1__9_n_0                |                                                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/accu_output_bf[1][31]_i_1__9_n_0                |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/cell_state_bf[31]_i_2__9_n_0                    | genblk1[10].u_lstm_unit/cell_state_bf[31]_i_1__9_n_0              |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/q1/irb_done_reg[0]                              |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/u_mac/count_cell_reg[0]                         | genblk1[11].u_lstm_unit/u_mac/FSM_sequential_state_reg[2]         |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/u_mac/inv_cell_update_reg_0                     | genblk1[11].u_lstm_unit/u_mac/inv_cell_update_reg                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/u_mac/out_temp[31]_i_1__10_n_0                  | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/q1/data_in_bf                                   |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/q1/rstn[0]                                      |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/u_tanh/FSM_sequential_state_reg[2]              | genblk1[11].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep__0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/accu_bf[0][31]_i_1__10_n_0                      |                                                                   |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/accu_bf[1][31]_i_1__10_n_0                      |                                                                   |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/accu_cell_bf[0][31]_i_1__10_n_0                 |                                                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/accu_cell_bf[1][31]_i_1__10_n_0                 |                                                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/accu_forget_bf[0][31]_i_1__10_n_0               |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/u_mac/count_cell_reg[0]                          | genblk1[0].u_lstm_unit/u_mac/FSM_sequential_state_reg[2]_0        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/accu_bf[0][31]_i_1_n_0                           |                                                                   |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/accu_forget_bf[0][31]_i_1_n_0                    |                                                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/accu_cell_bf[0][31]_i_1_n_0                      |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/accu_bf[1][31]_i_1_n_0                           |                                                                   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/accu_cell_bf[1][31]_i_1_n_0                      |                                                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/accu_input_bf[0][31]_i_1_n_0                     |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/accu_forget_bf[1][31]_i_1_n_0                    |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/accu_input_bf[1][31]_i_1_n_0                     |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/accu_output_bf[0][31]_i_1_n_0                    |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/cell_state_bf[31]_i_2_n_0                        | genblk1[0].u_lstm_unit/cell_state_bf[31]_i_1_n_0                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/u_mac/accu_bf[31]_i_1__9_n_0                    | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/accu_forget_bf[1][31]_i_1__10_n_0               |                                                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/q1/irb_done_reg[0]                               |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/u_mac/inv_cell_update_reg_0                      | genblk1[0].u_lstm_unit/u_mac/inv_cell_update_reg                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/u_mac/out_temp[31]_i_1_n_0                       | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/q1/data_in_bf                                    |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/u_tanh/FSM_sequential_state_reg[1]_rep           | genblk1[0].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]         |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/accu_output_bf[1][31]_i_1_n_0                    |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/u_mac/accu_bf[31]_i_1_n_0                        | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/u_mac/count_cell_reg[0]                         | genblk1[10].u_lstm_unit/u_mac/FSM_sequential_state_reg[2]_1       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/u_mac/inv_cell_update_reg_0                     | genblk1[10].u_lstm_unit/u_mac/inv_cell_update_reg                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/u_mac/out_temp[31]_i_1__9_n_0                   | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/q1/data_in_bf                                   |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | bias_bf[42][31]_i_1_n_0                                                 |                                                                   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | bias_bf[53][31]_i_1_n_0                                                 |                                                                   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | bias_bf[52][31]_i_1_n_0                                                 |                                                                   |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | bias_bf[51][31]_i_1_n_0                                                 |                                                                   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | bias_bf[50][31]_i_1_n_0                                                 |                                                                   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | bias_bf[4][31]_i_1_n_0                                                  |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | bias_bf[49][31]_i_1_n_0                                                 |                                                                   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | bias_bf[48][31]_i_1_n_0                                                 |                                                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | bias_bf[47][31]_i_1_n_0                                                 |                                                                   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | bias_bf[46][31]_i_1_n_0                                                 |                                                                   |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | bias_bf[45][31]_i_1_n_0                                                 |                                                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | bias_bf[44][31]_i_1_n_0                                                 |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | bias_bf[43][31]_i_1_n_0                                                 |                                                                   |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | bias_bf[54][31]_i_1_n_0                                                 |                                                                   |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | bias_bf[41][31]_i_1_n_0                                                 |                                                                   |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | bias_bf[40][31]_i_1_n_0                                                 |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | bias_bf[3][31]_i_1_n_0                                                  |                                                                   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | bias_bf[39][31]_i_1_n_0                                                 |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | bias_bf[38][31]_i_1_n_0                                                 |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | bias_bf[37][31]_i_1_n_0                                                 |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | bias_bf[36][31]_i_1_n_0                                                 |                                                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | bias_bf[35][31]_i_1_n_0                                                 |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/accu_bf[1][31]_i_1__11_n_0                      |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | bias_bf[33][31]_i_1_n_0                                                 |                                                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | bias_bf[32][31]_i_1_n_0                                                 |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | bias_bf[7][31]_i_1_n_0                                                  |                                                                   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/accu_input_bf[0][31]_i_1__10_n_0                |                                                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/accu_input_bf[1][31]_i_1__10_n_0                |                                                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/accu_output_bf[0][31]_i_1__10_n_0               |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/accu_output_bf[1][31]_i_1__10_n_0               |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/cell_state_bf[31]_i_2__10_n_0                   | genblk1[11].u_lstm_unit/cell_state_bf[31]_i_1__10_n_0             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/u_mac/accu_bf[31]_i_1__4_n_0                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/u_mac/count_cell_reg[0]                          | genblk1[5].u_lstm_unit/u_mac/FSM_sequential_state_reg[2]          |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/u_mac/inv_cell_update_reg_0                      | genblk1[5].u_lstm_unit/u_mac/inv_cell_update_reg                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/u_mac/out_temp[31]_i_1__4_n_0                    | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | bias_bf[9][31]_i_1_n_0                                                  |                                                                   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | bias_bf[8][31]_i_1_n_0                                                  |                                                                   |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | bias_bf[31][31]_i_1_n_0                                                 |                                                                   |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | bias_bf[6][31]_i_1_n_0                                                  |                                                                   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | bias_bf[63][31]_i_1_n_0                                                 |                                                                   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | bias_bf[62][31]_i_1_n_0                                                 |                                                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | bias_bf[61][31]_i_1_n_0                                                 |                                                                   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | bias_bf[60][31]_i_1_n_0                                                 |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | bias_bf[5][31]_i_1_n_0                                                  |                                                                   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | bias_bf[59][31]_i_1_n_0                                                 |                                                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | bias_bf[58][31]_i_1_n_0                                                 |                                                                   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | bias_bf[57][31]_i_1_n_0                                                 |                                                                   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | bias_bf[56][31]_i_1_n_0                                                 |                                                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | bias_bf[55][31]_i_1_n_0                                                 |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/u_tanh/FSM_sequential_state_reg[1]              | genblk1[14].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep    |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/accu_output_bf[0][31]_i_1__13_n_0               |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/accu_input_bf[1][31]_i_1__13_n_0                |                                                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/accu_input_bf[0][31]_i_1__13_n_0                |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/accu_forget_bf[1][31]_i_1__13_n_0               |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/accu_forget_bf[0][31]_i_1__13_n_0               |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/accu_cell_bf[1][31]_i_1__13_n_0                 |                                                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/accu_cell_bf[0][31]_i_1__13_n_0                 |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/accu_bf[1][31]_i_1__13_n_0                      |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/accu_bf[0][31]_i_1__13_n_0                      |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/accu_output_bf[0][31]_i_1__7_n_0                 |                                                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/accu_output_bf[1][31]_i_1__7_n_0                 |                                                                   |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/cell_state_bf[31]_i_2__7_n_0                     | genblk1[8].u_lstm_unit/cell_state_bf[31]_i_1__7_n_0               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/accu_output_bf[1][31]_i_1__13_n_0               |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/u_mac/accu_bf[31]_i_1__8_n_0                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/u_mac/count_cell_reg[0]                          | genblk1[9].u_lstm_unit/u_mac/FSM_sequential_state_reg[2]          |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/u_mac/inv_cell_update_reg_0                      | genblk1[9].u_lstm_unit/u_mac/inv_cell_update_reg                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/u_mac/out_temp[31]_i_1__8_n_0                    | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/q1/data_in_bf                                    |                                                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/q1/irb_done_reg[0]                              |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/q1/rstn[0]                                       |                                                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/u_tanh/FSM_sequential_state_reg[2]               | genblk1[9].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep__0  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/accu_bf[0][31]_i_1__8_n_0                        |                                                                   |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/q1/data_in_bf                                   |                                                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/accu_bf[1][31]_i_1__8_n_0                        |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/accu_cell_bf[0][31]_i_1__7_n_0                   |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/u_tanh/FSM_sequential_state_reg[1]               | genblk1[8].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/u_tanh/FSM_sequential_state_reg[2]              | genblk1[15].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep__0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/accu_bf[0][31]_i_1__0_n_0                        |                                                                   |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/accu_bf[1][31]_i_1__0_n_0                        |                                                                   |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/accu_cell_bf[0][31]_i_1__0_n_0                   |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/accu_cell_bf[1][31]_i_1__0_n_0                   |                                                                   |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/accu_forget_bf[0][31]_i_1__0_n_0                 |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/accu_forget_bf[1][31]_i_1__0_n_0                 |                                                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/accu_bf[0][31]_i_1__7_n_0                        |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/accu_bf[1][31]_i_1__7_n_0                        |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/q1/rstn[0]                                      |                                                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/u_mac/out_temp[31]_i_1__13_n_0                  | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/accu_cell_bf[1][31]_i_1__7_n_0                   |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/accu_forget_bf[0][31]_i_1__7_n_0                 |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/q1/data_in_bf                                   |                                                                   |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/accu_forget_bf[1][31]_i_1__7_n_0                 |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/u_mac/out_temp[31]_i_1__14_n_0                  | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/u_mac/inv_cell_update_reg_0                     | genblk1[15].u_lstm_unit/u_mac/inv_cell_update_reg                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/u_mac/count_cell_reg[0]                         | genblk1[15].u_lstm_unit/u_mac/FSM_sequential_state_reg[2]         |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/u_mac/accu_bf[31]_i_1__14_n_0                   | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/accu_input_bf[0][31]_i_1__7_n_0                  |                                                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/accu_input_bf[1][31]_i_1__7_n_0                  |                                                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/cell_state_bf[31]_i_2__13_n_0                   | genblk1[14].u_lstm_unit/cell_state_bf[31]_i_1__13_n_0             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/q1/irb_done_reg[0]                              |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/u_mac/accu_bf[31]_i_1__11_n_0                   | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/u_mac/count_cell_reg[0]                         | genblk1[12].u_lstm_unit/u_mac/FSM_sequential_state_reg[2]_1       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/u_mac/inv_cell_update_reg_0                     | genblk1[12].u_lstm_unit/u_mac/inv_cell_update_reg                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/u_mac/out_temp[31]_i_1__11_n_0                  | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/q1/rstn[0]                                      |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/q1/data_in_bf                                   |                                                                   |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/q1/data_in_bf                                   |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/u_mac/out_temp[31]_i_1__12_n_0                  | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/u_mac/inv_cell_update_reg_0                     | genblk1[13].u_lstm_unit/u_mac/inv_cell_update_reg                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/u_mac/count_cell_reg[0]                         | genblk1[13].u_lstm_unit/u_mac/FSM_sequential_state_reg[2]         |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/u_mac/accu_bf[31]_i_1__12_n_0                   | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/cell_state_bf[31]_i_2__8_n_0                     | genblk1[9].u_lstm_unit/cell_state_bf[31]_i_1__8_n_0               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/u_tanh/FSM_sequential_state_reg[1]              | genblk1[12].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep    |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/cell_state_bf[31]_i_2__11_n_0                   | genblk1[12].u_lstm_unit/cell_state_bf[31]_i_1__11_n_0             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/accu_output_bf[1][31]_i_1__11_n_0               |                                                                   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/accu_output_bf[0][31]_i_1__11_n_0               |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/accu_input_bf[1][31]_i_1__11_n_0                |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/accu_input_bf[0][31]_i_1__11_n_0                |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/accu_forget_bf[1][31]_i_1__11_n_0               |                                                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/accu_forget_bf[0][31]_i_1__11_n_0               |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/accu_cell_bf[1][31]_i_1__11_n_0                 |                                                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/accu_cell_bf[0][31]_i_1__11_n_0                 |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/accu_bf[0][31]_i_1__11_n_0                      |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/accu_forget_bf[0][31]_i_1__12_n_0               |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/u_mac/inv_cell_update_reg_0                     | genblk1[14].u_lstm_unit/u_mac/inv_cell_update_reg                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/u_mac/count_cell_reg[0]                         | genblk1[14].u_lstm_unit/u_mac/FSM_sequential_state_reg[2]_1       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/u_mac/accu_bf[31]_i_1__13_n_0                   | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/accu_cell_bf[0][31]_i_1__8_n_0                   |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/accu_cell_bf[1][31]_i_1__8_n_0                   |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/cell_state_bf[31]_i_2__12_n_0                   | genblk1[13].u_lstm_unit/cell_state_bf[31]_i_1__12_n_0             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/accu_output_bf[1][31]_i_1__12_n_0               |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/accu_output_bf[0][31]_i_1__12_n_0               |                                                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/accu_input_bf[1][31]_i_1__12_n_0                |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/accu_input_bf[0][31]_i_1__12_n_0                |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/accu_forget_bf[1][31]_i_1__12_n_0               |                                                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/cell_state_bf[31]_i_2__1_n_0                     | genblk1[2].u_lstm_unit/cell_state_bf[31]_i_1__1_n_0               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/accu_cell_bf[1][31]_i_1__12_n_0                 |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/accu_cell_bf[0][31]_i_1__12_n_0                 |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/accu_bf[1][31]_i_1__12_n_0                      |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/accu_bf[0][31]_i_1__12_n_0                      |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/accu_forget_bf[0][31]_i_1__8_n_0                 |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/accu_forget_bf[1][31]_i_1__8_n_0                 |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/accu_input_bf[0][31]_i_1__8_n_0                  |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/accu_input_bf[1][31]_i_1__8_n_0                  |                                                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/accu_output_bf[0][31]_i_1__8_n_0                 |                                                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/u_tanh/FSM_sequential_state_reg[2]              | genblk1[13].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep__0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/accu_output_bf[1][31]_i_1__8_n_0                 |                                                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/accu_bf[1][31]_i_1__1_n_0                        |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/u_mac/out_temp[31]_i_1__6_n_0                    | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/accu_forget_bf[1][31]_i_1__5_n_0                 |                                                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/accu_bf[0][31]_i_1__1_n_0                        |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/q1/irb_done_reg[0]                               |                                                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/accu_forget_bf[0][31]_i_1__6_n_0                 |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/accu_forget_bf[1][31]_i_1__6_n_0                 |                                                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/accu_input_bf[0][31]_i_1__6_n_0                  |                                                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/accu_input_bf[1][31]_i_1__6_n_0                  |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/u_tanh/FSM_sequential_state_reg[2]               | genblk1[1].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep__0  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/q1/irb_done_reg[0]                               |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/accu_output_bf[0][31]_i_1__6_n_0                 |                                                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/accu_output_bf[1][31]_i_1__6_n_0                 |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/cell_state_bf[31]_i_2__6_n_0                     | genblk1[7].u_lstm_unit/cell_state_bf[31]_i_1__6_n_0               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/q1/data_in_bf                                    |                                                                   |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/q1/rstn[0]                                       |                                                                   |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/accu_cell_bf[0][31]_i_1__1_n_0                   |                                                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/u_mac/accu_bf[31]_i_1__7_n_0                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/accu_cell_bf[1][31]_i_1__6_n_0                   |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/accu_input_bf[0][31]_i_1__5_n_0                  |                                                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/accu_cell_bf[0][31]_i_1__6_n_0                   |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/accu_input_bf[1][31]_i_1__5_n_0                  |                                                                   |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/accu_output_bf[0][31]_i_1__5_n_0                 |                                                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/accu_output_bf[1][31]_i_1__5_n_0                 |                                                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/accu_bf[1][31]_i_1__6_n_0                        |                                                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/u_mac/inv_cell_update_reg_0                      | genblk1[7].u_lstm_unit/u_mac/inv_cell_update_reg                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/accu_bf[0][31]_i_1__6_n_0                        |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/u_tanh/FSM_sequential_state_reg[1]_rep           | genblk1[2].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]         |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/u_tanh/FSM_sequential_state_reg[2]               | genblk1[7].u_lstm_unit/u_tanh/FSM_sequential_state_reg[0]_rep__0  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/u_mac/accu_bf[31]_i_1__1_n_0                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/u_mac/count_cell_reg[0]                          | genblk1[7].u_lstm_unit/u_mac/FSM_sequential_state_reg[2]          |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/cell_state_bf[31]_i_2__5_n_0                     | genblk1[6].u_lstm_unit/cell_state_bf[31]_i_1__5_n_0               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/u_mac/accu_bf[31]_i_1__6_n_0                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/accu_forget_bf[1][31]_i_1__14_n_0               |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/accu_output_bf[0][31]_i_1__1_n_0                 |                                                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/accu_output_bf[1][31]_i_1__14_n_0               |                                                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/accu_output_bf[0][31]_i_1__14_n_0               |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/accu_input_bf[1][31]_i_1__14_n_0                |                                                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/accu_output_bf[1][31]_i_1__1_n_0                 |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/u_mac/inv_cell_update_reg_0                      | genblk1[2].u_lstm_unit/u_mac/inv_cell_update_reg                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/u_mac/count_cell_reg[0]                          | genblk1[2].u_lstm_unit/u_mac/FSM_sequential_state_reg[2]_0        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/accu_input_bf[0][31]_i_1__14_n_0                |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/cell_state_bf[31]_i_2__14_n_0                   | genblk1[15].u_lstm_unit/cell_state_bf[31]_i_1__14_n_0             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/accu_forget_bf[0][31]_i_1__14_n_0               |                                                                   |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/accu_cell_bf[1][31]_i_1__14_n_0                 |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/accu_cell_bf[0][31]_i_1__14_n_0                 |                                                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/accu_bf[1][31]_i_1__14_n_0                      |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/accu_bf[0][31]_i_1__14_n_0                      |                                                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/accu_forget_bf[0][31]_i_1__5_n_0                 |                                                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/q1/data_in_bf                                    |                                                                   |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/accu_input_bf[1][31]_i_1__1_n_0                  |                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/q1/data_in_bf                                    |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/q1/data_in_bf                                    |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/u_mac/inv_cell_update_reg_0                      | genblk1[8].u_lstm_unit/u_mac/inv_cell_update_reg                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_1__1_n_0                   |                                                                   |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/u_mac/out_temp[31]_i_1__0_n_0                    | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/u_mac/inv_cell_update_reg_0                      | genblk1[1].u_lstm_unit/u_mac/inv_cell_update_reg                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/u_mac/count_cell_reg[0]                          | genblk1[1].u_lstm_unit/u_mac/FSM_sequential_state_reg[2]          |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/u_mac/accu_bf[31]_i_1__0_n_0                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/q1/rstn[0]                                       |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/accu_forget_bf[0][31]_i_1__1_n_0                 |                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/accu_forget_bf[1][31]_i_1__1_n_0                 |                                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/u_mac/out_temp[31]_i_1__1_n_0                    | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/u_mac/out_temp[31]_i_1__7_n_0                    | genblk1[0].u_lstm_unit/u_mac/rstn                                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/accu_input_bf[0][31]_i_1__1_n_0                  |                                                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/u_mac/count_cell_reg[0]                          | genblk1[8].u_lstm_unit/u_mac/FSM_sequential_state_reg[2]_1        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/inv_cell_update_i_1__9_n_0                      |                                                                   |               11 |             34 |         3.09 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/inv_cell_update_i_1__2_n_0                       |                                                                   |               12 |             34 |         2.83 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/inv_cell_update_i_1__5_n_0                       |                                                                   |               11 |             34 |         3.09 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/inv_cell_update_i_1__12_n_0                     |                                                                   |               11 |             34 |         3.09 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/inv_cell_update_i_1__8_n_0                       |                                                                   |                9 |             34 |         3.78 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/inv_cell_update_i_1__10_n_0                     |                                                                   |               11 |             34 |         3.09 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/inv_cell_update_i_1__0_n_0                       |                                                                   |               14 |             34 |         2.43 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/inv_cell_update_i_1_n_0                          |                                                                   |               11 |             34 |         3.09 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/inv_cell_update_i_1__4_n_0                       |                                                                   |               11 |             34 |         3.09 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/inv_cell_update_i_1__7_n_0                       |                                                                   |               13 |             34 |         2.62 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/inv_cell_update_i_1__6_n_0                       |                                                                   |               12 |             34 |         2.83 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/inv_cell_update_i_1__11_n_0                     |                                                                   |               10 |             34 |         3.40 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/inv_cell_update_i_1__13_n_0                     |                                                                   |               12 |             34 |         2.83 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/inv_cell_update_i_1__14_n_0                     |                                                                   |               11 |             34 |         3.09 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/inv_cell_update_i_1__3_n_0                       |                                                                   |               12 |             34 |         2.83 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/inv_cell_update_i_1__1_n_0                       |                                                                   |               10 |             34 |         3.40 |
|  clk_IBUF_BUFG | weight[15][23]_i_1_n_0                                                  |                                                                   |               20 |             56 |         2.80 |
|  clk_IBUF_BUFG | weight[8][23]_i_1_n_0                                                   |                                                                   |               15 |             56 |         3.73 |
|  clk_IBUF_BUFG | weight[0][23]_i_1_n_0                                                   |                                                                   |               21 |             56 |         2.67 |
|  clk_IBUF_BUFG | weight[10][23]_i_1_n_0                                                  |                                                                   |               23 |             56 |         2.43 |
|  clk_IBUF_BUFG | weight[9][23]_i_1_n_0                                                   |                                                                   |               21 |             56 |         2.67 |
|  clk_IBUF_BUFG | weight[11][23]_i_1_n_0                                                  |                                                                   |               22 |             56 |         2.55 |
|  clk_IBUF_BUFG | weight[12][23]_i_1_n_0                                                  |                                                                   |               20 |             56 |         2.80 |
|  clk_IBUF_BUFG | weight[13][23]_i_1_n_0                                                  |                                                                   |               26 |             56 |         2.15 |
|  clk_IBUF_BUFG | weight[14][23]_i_1_n_0                                                  |                                                                   |               23 |             56 |         2.43 |
|  clk_IBUF_BUFG | weight[1][23]_i_1_n_0                                                   |                                                                   |               29 |             56 |         1.93 |
|  clk_IBUF_BUFG | weight[2][23]_i_1_n_0                                                   |                                                                   |               26 |             56 |         2.15 |
|  clk_IBUF_BUFG | weight[3][23]_i_1_n_0                                                   |                                                                   |               26 |             56 |         2.15 |
|  clk_IBUF_BUFG | weight[4][23]_i_1_n_0                                                   |                                                                   |               21 |             56 |         2.67 |
|  clk_IBUF_BUFG | weight[5][23]_i_1_n_0                                                   |                                                                   |               16 |             56 |         3.50 |
|  clk_IBUF_BUFG | weight[6][23]_i_1_n_0                                                   |                                                                   |               25 |             56 |         2.24 |
|  clk_IBUF_BUFG | weight[7][23]_i_1_n_0                                                   |                                                                   |               25 |             56 |         2.24 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/q1/ab_64[63]_i_1__8_n_0                          |                                                                   |               18 |             64 |         3.56 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/q1/ab_64[63]_i_1__12_n_0                        |                                                                   |               19 |             64 |         3.37 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/q1/ab_64[63]_i_1__3_n_0                          |                                                                   |               21 |             64 |         3.05 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/q1/ab_64[63]_i_1__11_n_0                        |                                                                   |               20 |             64 |         3.20 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/q1/ab_64[63]_i_1__2_n_0                          |                                                                   |               20 |             64 |         3.20 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/q1/ab_64[63]_i_1__9_n_0                         |                                                                   |               17 |             64 |         3.76 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/q1/ab_64[63]_i_1_n_0                             |                                                                   |               19 |             64 |         3.37 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/q1/ab_64[63]_i_1__13_n_0                        |                                                                   |               18 |             64 |         3.56 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/q1/ab_64[63]_i_1__14_n_0                        |                                                                   |               20 |             64 |         3.20 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/q1/ab_64[63]_i_1__0_n_0                          |                                                                   |               21 |             64 |         3.05 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/q1/ab_64[63]_i_1__7_n_0                          |                                                                   |               21 |             64 |         3.05 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/q1/ab_64[63]_i_1__5_n_0                          |                                                                   |               18 |             64 |         3.56 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/q1/ab_64[63]_i_1__4_n_0                          |                                                                   |               17 |             64 |         3.76 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/q1/ab_64[63]_i_1__1_n_0                          |                                                                   |               16 |             64 |         4.00 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/q1/ab_64[63]_i_1__6_n_0                          |                                                                   |               17 |             64 |         3.76 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/q1/ab_64[63]_i_1__10_n_0                        |                                                                   |               18 |             64 |         3.56 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/weights_bf_0                                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               33 |             80 |         2.42 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/weights_bf_0                                    | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               31 |             80 |         2.58 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/weights_bf_0                                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               33 |             80 |         2.42 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/weights_bf_0                                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               28 |             80 |         2.86 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/weights_bf_0                                    | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               33 |             80 |         2.42 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/weights_bf_0                                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               35 |             80 |         2.29 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/weights_bf_0                                    | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               37 |             80 |         2.16 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/weights_bf_0                                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               30 |             80 |         2.67 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/weights_bf_0                                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               31 |             80 |         2.58 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/weights_bf_0                                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               34 |             80 |         2.35 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/weights_bf_0                                    | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               33 |             80 |         2.42 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/weights_bf_0                                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               40 |             80 |         2.00 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/weights_bf_0                                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               34 |             80 |         2.35 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/weights_bf_0                                    | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               33 |             80 |         2.42 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/weights_bf_0                                     | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               35 |             80 |         2.29 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/weights_bf_0                                    | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               30 |             80 |         2.67 |
|  clk_IBUF_BUFG | genblk1[3].u_lstm_unit/u_mac/weights_bf_0                               | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               30 |             83 |         2.77 |
|  clk_IBUF_BUFG | genblk1[8].u_lstm_unit/u_mac/weights_bf_0                               | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               31 |             83 |         2.68 |
|  clk_IBUF_BUFG | genblk1[15].u_lstm_unit/u_mac/weights_bf_0                              | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               35 |             83 |         2.37 |
|  clk_IBUF_BUFG | genblk1[4].u_lstm_unit/u_mac/weights_bf_0                               | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               34 |             83 |         2.44 |
|  clk_IBUF_BUFG | genblk1[1].u_lstm_unit/u_mac/weights_bf_0                               | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               32 |             83 |         2.59 |
|  clk_IBUF_BUFG | genblk1[9].u_lstm_unit/u_mac/weights_bf_0                               | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               22 |             83 |         3.77 |
|  clk_IBUF_BUFG | genblk1[0].u_lstm_unit/u_mac/weights_bf_0                               | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               29 |             83 |         2.86 |
|  clk_IBUF_BUFG | genblk1[13].u_lstm_unit/u_mac/weights_bf_0                              | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               32 |             83 |         2.59 |
|  clk_IBUF_BUFG | genblk1[5].u_lstm_unit/u_mac/weights_bf_0                               | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               35 |             83 |         2.37 |
|  clk_IBUF_BUFG | genblk1[10].u_lstm_unit/u_mac/weights_bf_0                              | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               26 |             83 |         3.19 |
|  clk_IBUF_BUFG | genblk1[12].u_lstm_unit/u_mac/weights_bf_0                              | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               28 |             83 |         2.96 |
|  clk_IBUF_BUFG | genblk1[14].u_lstm_unit/u_mac/weights_bf_0                              | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               24 |             83 |         3.46 |
|  clk_IBUF_BUFG | genblk1[6].u_lstm_unit/u_mac/weights_bf_0                               | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               30 |             83 |         2.77 |
|  clk_IBUF_BUFG | genblk1[7].u_lstm_unit/u_mac/weights_bf_0                               | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               30 |             83 |         2.77 |
|  clk_IBUF_BUFG | genblk1[11].u_lstm_unit/u_mac/weights_bf_0                              | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               27 |             83 |         3.07 |
|  clk_IBUF_BUFG | genblk1[2].u_lstm_unit/u_mac/weights_bf_0                               | genblk1[0].u_lstm_unit/u_mac/rstn                                 |               31 |             83 |         2.68 |
|  clk_IBUF_BUFG |                                                                         |                                                                   |              232 |            322 |         1.39 |
|  clk_IBUF_BUFG |                                                                         | genblk1[0].u_lstm_unit/u_mac/rstn                                 |              396 |            701 |         1.77 |
+----------------+-------------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+


