
# Advanced Verilog Practice - HDL Bits Mastery

Collection of 380+ Verilog solutions from [HDL Bits](https://hdlbits.01xz.net/), systematically organized from fundamental constructs to advanced finite state machine designs.

## ğŸ“‚ Repository Structure

```
/verilog_hdlbits
â”œâ”€â”€ 1_Basics/                  # 45 problems
â”œâ”€â”€ 2_Combinational/           # 68 problems
â”‚   â”œâ”€â”€ Basic Gates/
â”‚   â”œâ”€â”€ Arithmetic/
â”‚   â””â”€â”€ Karnaugh Maps/
â”œâ”€â”€ 3_Sequential/              # 92 problems
â”‚   â”œâ”€â”€ Latches/
â”‚   â”œâ”€â”€ Flip-Flops/
â”‚   â”œâ”€â”€ Counters/
â”‚   â””â”€â”€ Shift Registers/
â”œâ”€â”€ 4_State_Machines/          # 115 problems
â”‚   â”œâ”€â”€ Mealy/
â”‚   â”œâ”€â”€ Moore/
â”‚   â”œâ”€â”€ Timers/
â”‚   â””â”€â”€ Complex Controllers/
â””â”€â”€ 5_Advanced/                # 60 problems
    â”œâ”€â”€ Pipeline Designs/
    â”œâ”€â”€ Memory Interfaces/
    â””â”€â”€ System-on-Chip Elements/
```

## ğŸ— Core Competencies Covered

### Advanced Finite State Machines
- **Mealy vs Moore** implementations with optimization benchmarks
- **Hierarchical State Machines** (Nested FSMs)
- **ASM Chart** to Verilog conversions
- **Timer/Controller** co-design patterns

## ğŸ›  Key Features

- **Complete Problem Coverage**: HDL Bits problem solved
- **Production-Ready Code**: 
  - Fully synchronous designs
  - Clean reset implementations
  - Race-condition free logic
- **Optimized Variants**: Multiple solutions for complex problems

## ğŸ“Š Progress Metrics

| Category               | Problems | Includes                      |
|------------------------|----------|-------------------------------|
| **Basic Constructs**   | 45       | Wires, vectors, operators     |
| **Combinational**      | 68       | ALUs, muxes, decoders         |
| **Sequential**         | 92       | Counters, shift registers     |
| **State Machines**     | 115      | Mealy/Moore, timers, ASM      |

## Practice 

- From simple wire to Counter to State Machines which implements lemmings
