library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


entity MUX is
    -- The four 4 bits  inputs are decleared below 
    Port ( s0 : in STD_LOGIC_VECTOR (3 downto 0);
           s1 : in STD_LOGIC_VECTOR (3 downto 0);
           s2 : in STD_LOGIC_VECTOR (3 downto 0);
           s3 : in STD_LOGIC_VECTOR (3 downto 0);
           sel : in STD_LOGIC_VECTOR (1 downto 0);
           q : out STD_LOGIC_VECTOR (3 downto 0));
end MUX;

architecture Behavioral of MUX is
type name is ( l1, l2, l3 ,l4);
begin

Mux: process
begin 
     if    sel = "00" then 
        q <= s0; wait for 5 ns ; -- we have to add delay because it is asynchronyzed
     elsif sel = "01" then 
        q <= s1; wait for 5 ns ;
      elsif sel = "10" then 
        q <= s2; wait for 5 ns ;
      else 
        q <= s3; wait for 5 ns ;
     end if;
end process Mux;

end Behavioral;
