
// File auto-generated by Padrick 0.3.6
module cheshire_padframe_sim_main
  import pkg_cheshire_padframe_sim::*;
  import pkg_internal_cheshire_padframe_sim_main::*;
#(
  parameter type              req_t  = logic, // reg_interface request type
  parameter type             resp_t  = logic // reg_interface response type
) (
  input logic clk_i,
  input logic rst_ni,
  output pad_domain_main_static_connection_signals_pad2soc_t static_connection_signals_pad2soc,
  input pad_domain_main_static_connection_signals_soc2pad_t static_connection_signals_soc2pad,
  inout wire logic pad_core_clk_pad,
  inout wire logic pad_ref_clk_pad,
  inout wire logic pad_reset_n_pad,
  inout wire logic pad_testmode_pad,
  inout wire logic pad_bootmode0_pad,
  inout wire logic pad_bootmode1_pad,
  inout wire logic pad_jtag_tck_pad,
  inout wire logic pad_jtag_trst_n_pad,
  inout wire logic pad_jtag_tms_pad,
  inout wire logic pad_jtag_tdi_pad,
  inout wire logic pad_jtag_tdo_pad,
  inout wire logic pad_uart_rx_pad,
  inout wire logic pad_uart_tx_pad,
  inout wire logic pad_spim_sck_pad,
  inout wire logic pad_spim_csb0_pad,
  inout wire logic pad_spim_csb1_pad,
  inout wire logic pad_spim_sd0_pad,
  inout wire logic pad_spim_sd1_pad,
  inout wire logic pad_spim_sd2_pad,
  inout wire logic pad_spim_sd3_pad,
  inout wire logic pad_i2c_scl_pad,
  inout wire logic pad_i2c_sda_pad,
  inout wire logic pad_ddr_link_clk_in_pad,
  inout wire logic pad_ddr_link_clk_out_pad,
  inout wire logic pad_ddr_link_in0_pad,
  inout wire logic pad_ddr_link_in1_pad,
  inout wire logic pad_ddr_link_in2_pad,
  inout wire logic pad_ddr_link_in3_pad,
  inout wire logic pad_ddr_link_out0_pad,
  inout wire logic pad_ddr_link_out1_pad,
  inout wire logic pad_ddr_link_out2_pad,
  inout wire logic pad_ddr_link_out3_pad,
  inout wire logic pad_vga_hsync_pad,
  inout wire logic pad_vga_vsync_pad,
  inout wire logic pad_vga_red_0_pad,
  inout wire logic pad_vga_red_1_pad,
  inout wire logic pad_vga_red_2_pad,
  inout wire logic pad_vga_green_0_pad,
  inout wire logic pad_vga_green_1_pad,
  inout wire logic pad_vga_green_2_pad,
  inout wire logic pad_vga_blue_0_pad,
  inout wire logic pad_vga_blue_1_pad,
  inout wire logic pad_rpc_clk_pad,
  inout wire logic pad_rpc_clk_n_pad,
  inout wire logic pad_rpc_cs_n_pad,
  inout wire logic pad_rpc_stb_pad,
  inout wire logic pad_rpc_dqs_pad,
  inout wire logic pad_rpc_dqs_n_pad,
  inout wire logic pad_rpc_db0_pad,
  inout wire logic pad_rpc_db1_pad,
  inout wire logic pad_rpc_db2_pad,
  inout wire logic pad_rpc_db3_pad,
  inout wire logic pad_rpc_db4_pad,
  inout wire logic pad_rpc_db5_pad,
  inout wire logic pad_rpc_db6_pad,
  inout wire logic pad_rpc_db7_pad,
  inout wire logic pad_rpc_db8_pad,
  inout wire logic pad_rpc_db9_pad,
  inout wire logic pad_rpc_db10_pad,
  inout wire logic pad_rpc_db11_pad,
  inout wire logic pad_rpc_db12_pad,
  inout wire logic pad_rpc_db13_pad,
  inout wire logic pad_rpc_db14_pad,
  inout wire logic pad_rpc_db15_pad,
  input req_t config_req_i,
  output resp_t config_rsp_o
);

   cheshire_padframe_sim_main_pads i_main_pads (
     .static_connection_signals_pad2soc,
     .static_connection_signals_soc2pad,
     .pad_core_clk_pad,
     .pad_ref_clk_pad,
     .pad_reset_n_pad,
     .pad_testmode_pad,
     .pad_bootmode0_pad,
     .pad_bootmode1_pad,
     .pad_jtag_tck_pad,
     .pad_jtag_trst_n_pad,
     .pad_jtag_tms_pad,
     .pad_jtag_tdi_pad,
     .pad_jtag_tdo_pad,
     .pad_uart_rx_pad,
     .pad_uart_tx_pad,
     .pad_spim_sck_pad,
     .pad_spim_csb0_pad,
     .pad_spim_csb1_pad,
     .pad_spim_sd0_pad,
     .pad_spim_sd1_pad,
     .pad_spim_sd2_pad,
     .pad_spim_sd3_pad,
     .pad_i2c_scl_pad,
     .pad_i2c_sda_pad,
     .pad_ddr_link_clk_in_pad,
     .pad_ddr_link_clk_out_pad,
     .pad_ddr_link_in0_pad,
     .pad_ddr_link_in1_pad,
     .pad_ddr_link_in2_pad,
     .pad_ddr_link_in3_pad,
     .pad_ddr_link_out0_pad,
     .pad_ddr_link_out1_pad,
     .pad_ddr_link_out2_pad,
     .pad_ddr_link_out3_pad,
     .pad_vga_hsync_pad,
     .pad_vga_vsync_pad,
     .pad_vga_red_0_pad,
     .pad_vga_red_1_pad,
     .pad_vga_red_2_pad,
     .pad_vga_green_0_pad,
     .pad_vga_green_1_pad,
     .pad_vga_green_2_pad,
     .pad_vga_blue_0_pad,
     .pad_vga_blue_1_pad,
     .pad_rpc_clk_pad,
     .pad_rpc_clk_n_pad,
     .pad_rpc_cs_n_pad,
     .pad_rpc_stb_pad,
     .pad_rpc_dqs_pad,
     .pad_rpc_dqs_n_pad,
     .pad_rpc_db0_pad,
     .pad_rpc_db1_pad,
     .pad_rpc_db2_pad,
     .pad_rpc_db3_pad,
     .pad_rpc_db4_pad,
     .pad_rpc_db5_pad,
     .pad_rpc_db6_pad,
     .pad_rpc_db7_pad,
     .pad_rpc_db8_pad,
     .pad_rpc_db9_pad,
     .pad_rpc_db10_pad,
     .pad_rpc_db11_pad,
     .pad_rpc_db12_pad,
     .pad_rpc_db13_pad,
     .pad_rpc_db14_pad,
     .pad_rpc_db15_pad

  );

   cheshire_padframe_sim_main_muxer #(
     .req_t(req_t),
     .resp_t(resp_t)
   )i_main_muxer (
     .clk_i,
     .rst_ni,
     // Configuration interface using register_interface protocol
     .config_req_i,
     .config_rsp_o
   );

endmodule : cheshire_padframe_sim_main
