#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x949080 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x917320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x91e6b0 .functor NOT 1, L_0x975880, C4<0>, C4<0>, C4<0>;
L_0x975660 .functor XOR 2, L_0x975500, L_0x9755c0, C4<00>, C4<00>;
L_0x975770 .functor XOR 2, L_0x975660, L_0x9756d0, C4<00>, C4<00>;
v0x971c80_0 .net *"_ivl_10", 1 0, L_0x9756d0;  1 drivers
v0x971d80_0 .net *"_ivl_12", 1 0, L_0x975770;  1 drivers
v0x971e60_0 .net *"_ivl_2", 1 0, L_0x975440;  1 drivers
v0x971f20_0 .net *"_ivl_4", 1 0, L_0x975500;  1 drivers
v0x972000_0 .net *"_ivl_6", 1 0, L_0x9755c0;  1 drivers
v0x972130_0 .net *"_ivl_8", 1 0, L_0x975660;  1 drivers
v0x972210_0 .net "a", 0 0, v0x96f8e0_0;  1 drivers
v0x9722b0_0 .net "b", 0 0, v0x96f980_0;  1 drivers
v0x972350_0 .net "c", 0 0, v0x96fa20_0;  1 drivers
v0x9723f0_0 .var "clk", 0 0;
v0x972490_0 .net "d", 0 0, v0x96fb60_0;  1 drivers
v0x972530_0 .net "out_pos_dut", 0 0, L_0x9752b0;  1 drivers
v0x9725d0_0 .net "out_pos_ref", 0 0, L_0x973c10;  1 drivers
v0x972670_0 .net "out_sop_dut", 0 0, L_0x974480;  1 drivers
v0x972710_0 .net "out_sop_ref", 0 0, L_0x94a590;  1 drivers
v0x9727b0_0 .var/2u "stats1", 223 0;
v0x972850_0 .var/2u "strobe", 0 0;
v0x972a00_0 .net "tb_match", 0 0, L_0x975880;  1 drivers
v0x972ad0_0 .net "tb_mismatch", 0 0, L_0x91e6b0;  1 drivers
v0x972b70_0 .net "wavedrom_enable", 0 0, v0x96fe30_0;  1 drivers
v0x972c40_0 .net "wavedrom_title", 511 0, v0x96fed0_0;  1 drivers
L_0x975440 .concat [ 1 1 0 0], L_0x973c10, L_0x94a590;
L_0x975500 .concat [ 1 1 0 0], L_0x973c10, L_0x94a590;
L_0x9755c0 .concat [ 1 1 0 0], L_0x9752b0, L_0x974480;
L_0x9756d0 .concat [ 1 1 0 0], L_0x973c10, L_0x94a590;
L_0x975880 .cmp/eeq 2, L_0x975440, L_0x975770;
S_0x91b3e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x917320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x91ea90 .functor AND 1, v0x96fa20_0, v0x96fb60_0, C4<1>, C4<1>;
L_0x91ee70 .functor NOT 1, v0x96f8e0_0, C4<0>, C4<0>, C4<0>;
L_0x91f250 .functor NOT 1, v0x96f980_0, C4<0>, C4<0>, C4<0>;
L_0x91f4d0 .functor AND 1, L_0x91ee70, L_0x91f250, C4<1>, C4<1>;
L_0x936450 .functor AND 1, L_0x91f4d0, v0x96fa20_0, C4<1>, C4<1>;
L_0x94a590 .functor OR 1, L_0x91ea90, L_0x936450, C4<0>, C4<0>;
L_0x973090 .functor NOT 1, v0x96f980_0, C4<0>, C4<0>, C4<0>;
L_0x973100 .functor OR 1, L_0x973090, v0x96fb60_0, C4<0>, C4<0>;
L_0x973210 .functor AND 1, v0x96fa20_0, L_0x973100, C4<1>, C4<1>;
L_0x9732d0 .functor NOT 1, v0x96f8e0_0, C4<0>, C4<0>, C4<0>;
L_0x9733a0 .functor OR 1, L_0x9732d0, v0x96f980_0, C4<0>, C4<0>;
L_0x973410 .functor AND 1, L_0x973210, L_0x9733a0, C4<1>, C4<1>;
L_0x973590 .functor NOT 1, v0x96f980_0, C4<0>, C4<0>, C4<0>;
L_0x973600 .functor OR 1, L_0x973590, v0x96fb60_0, C4<0>, C4<0>;
L_0x973520 .functor AND 1, v0x96fa20_0, L_0x973600, C4<1>, C4<1>;
L_0x973790 .functor NOT 1, v0x96f8e0_0, C4<0>, C4<0>, C4<0>;
L_0x973890 .functor OR 1, L_0x973790, v0x96fb60_0, C4<0>, C4<0>;
L_0x973950 .functor AND 1, L_0x973520, L_0x973890, C4<1>, C4<1>;
L_0x973b00 .functor XNOR 1, L_0x973410, L_0x973950, C4<0>, C4<0>;
v0x91dfe0_0 .net *"_ivl_0", 0 0, L_0x91ea90;  1 drivers
v0x91e3e0_0 .net *"_ivl_12", 0 0, L_0x973090;  1 drivers
v0x91e7c0_0 .net *"_ivl_14", 0 0, L_0x973100;  1 drivers
v0x91eba0_0 .net *"_ivl_16", 0 0, L_0x973210;  1 drivers
v0x91ef80_0 .net *"_ivl_18", 0 0, L_0x9732d0;  1 drivers
v0x91f360_0 .net *"_ivl_2", 0 0, L_0x91ee70;  1 drivers
v0x91f5e0_0 .net *"_ivl_20", 0 0, L_0x9733a0;  1 drivers
v0x96de50_0 .net *"_ivl_24", 0 0, L_0x973590;  1 drivers
v0x96df30_0 .net *"_ivl_26", 0 0, L_0x973600;  1 drivers
v0x96e010_0 .net *"_ivl_28", 0 0, L_0x973520;  1 drivers
v0x96e0f0_0 .net *"_ivl_30", 0 0, L_0x973790;  1 drivers
v0x96e1d0_0 .net *"_ivl_32", 0 0, L_0x973890;  1 drivers
v0x96e2b0_0 .net *"_ivl_36", 0 0, L_0x973b00;  1 drivers
L_0x7f3e5e0ee018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x96e370_0 .net *"_ivl_38", 0 0, L_0x7f3e5e0ee018;  1 drivers
v0x96e450_0 .net *"_ivl_4", 0 0, L_0x91f250;  1 drivers
v0x96e530_0 .net *"_ivl_6", 0 0, L_0x91f4d0;  1 drivers
v0x96e610_0 .net *"_ivl_8", 0 0, L_0x936450;  1 drivers
v0x96e6f0_0 .net "a", 0 0, v0x96f8e0_0;  alias, 1 drivers
v0x96e7b0_0 .net "b", 0 0, v0x96f980_0;  alias, 1 drivers
v0x96e870_0 .net "c", 0 0, v0x96fa20_0;  alias, 1 drivers
v0x96e930_0 .net "d", 0 0, v0x96fb60_0;  alias, 1 drivers
v0x96e9f0_0 .net "out_pos", 0 0, L_0x973c10;  alias, 1 drivers
v0x96eab0_0 .net "out_sop", 0 0, L_0x94a590;  alias, 1 drivers
v0x96eb70_0 .net "pos0", 0 0, L_0x973410;  1 drivers
v0x96ec30_0 .net "pos1", 0 0, L_0x973950;  1 drivers
L_0x973c10 .functor MUXZ 1, L_0x7f3e5e0ee018, L_0x973410, L_0x973b00, C4<>;
S_0x96edb0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x917320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x96f8e0_0 .var "a", 0 0;
v0x96f980_0 .var "b", 0 0;
v0x96fa20_0 .var "c", 0 0;
v0x96fac0_0 .net "clk", 0 0, v0x9723f0_0;  1 drivers
v0x96fb60_0 .var "d", 0 0;
v0x96fc50_0 .var/2u "fail", 0 0;
v0x96fcf0_0 .var/2u "fail1", 0 0;
v0x96fd90_0 .net "tb_match", 0 0, L_0x975880;  alias, 1 drivers
v0x96fe30_0 .var "wavedrom_enable", 0 0;
v0x96fed0_0 .var "wavedrom_title", 511 0;
E_0x929f50/0 .event negedge, v0x96fac0_0;
E_0x929f50/1 .event posedge, v0x96fac0_0;
E_0x929f50 .event/or E_0x929f50/0, E_0x929f50/1;
S_0x96f0e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x96edb0;
 .timescale -12 -12;
v0x96f320_0 .var/2s "i", 31 0;
E_0x929df0 .event posedge, v0x96fac0_0;
S_0x96f420 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x96edb0;
 .timescale -12 -12;
v0x96f620_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x96f700 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x96edb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x9700b0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x917320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x973dc0 .functor AND 1, v0x96fa20_0, v0x96fb60_0, C4<1>, C4<1>;
L_0x974070 .functor NOT 1, v0x96f8e0_0, C4<0>, C4<0>, C4<0>;
L_0x974100 .functor NOT 1, v0x96f980_0, C4<0>, C4<0>, C4<0>;
L_0x974280 .functor AND 1, L_0x974070, L_0x974100, C4<1>, C4<1>;
L_0x9743c0 .functor AND 1, L_0x974280, v0x96fa20_0, C4<1>, C4<1>;
L_0x974480 .functor OR 1, L_0x973dc0, L_0x9743c0, C4<0>, C4<0>;
L_0x974620 .functor NOT 1, v0x96f980_0, C4<0>, C4<0>, C4<0>;
L_0x974690 .functor OR 1, L_0x974620, v0x96fb60_0, C4<0>, C4<0>;
L_0x9747a0 .functor AND 1, v0x96fa20_0, L_0x974690, C4<1>, C4<1>;
L_0x974860 .functor NOT 1, v0x96f8e0_0, C4<0>, C4<0>, C4<0>;
L_0x974a40 .functor AND 1, L_0x974860, v0x96f980_0, C4<1>, C4<1>;
L_0x974ab0 .functor OR 1, L_0x9747a0, L_0x974a40, C4<0>, C4<0>;
L_0x974c30 .functor NOT 1, v0x96f980_0, C4<0>, C4<0>, C4<0>;
L_0x974ca0 .functor OR 1, L_0x974c30, v0x96fb60_0, C4<0>, C4<0>;
L_0x974bc0 .functor AND 1, v0x96fa20_0, L_0x974ca0, C4<1>, C4<1>;
L_0x974e30 .functor NOT 1, v0x96f8e0_0, C4<0>, C4<0>, C4<0>;
L_0x974f30 .functor AND 1, L_0x974e30, v0x96fb60_0, C4<1>, C4<1>;
L_0x974ff0 .functor OR 1, L_0x974bc0, L_0x974f30, C4<0>, C4<0>;
L_0x9751a0 .functor XNOR 1, L_0x974ab0, L_0x974ff0, C4<0>, C4<0>;
v0x970270_0 .net *"_ivl_0", 0 0, L_0x973dc0;  1 drivers
v0x970350_0 .net *"_ivl_12", 0 0, L_0x974620;  1 drivers
v0x970430_0 .net *"_ivl_14", 0 0, L_0x974690;  1 drivers
v0x970520_0 .net *"_ivl_16", 0 0, L_0x9747a0;  1 drivers
v0x970600_0 .net *"_ivl_18", 0 0, L_0x974860;  1 drivers
v0x970730_0 .net *"_ivl_2", 0 0, L_0x974070;  1 drivers
v0x970810_0 .net *"_ivl_20", 0 0, L_0x974a40;  1 drivers
v0x9708f0_0 .net *"_ivl_24", 0 0, L_0x974c30;  1 drivers
v0x9709d0_0 .net *"_ivl_26", 0 0, L_0x974ca0;  1 drivers
v0x970b40_0 .net *"_ivl_28", 0 0, L_0x974bc0;  1 drivers
v0x970c20_0 .net *"_ivl_30", 0 0, L_0x974e30;  1 drivers
v0x970d00_0 .net *"_ivl_32", 0 0, L_0x974f30;  1 drivers
v0x970de0_0 .net *"_ivl_36", 0 0, L_0x9751a0;  1 drivers
L_0x7f3e5e0ee060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x970ea0_0 .net *"_ivl_38", 0 0, L_0x7f3e5e0ee060;  1 drivers
v0x970f80_0 .net *"_ivl_4", 0 0, L_0x974100;  1 drivers
v0x971060_0 .net *"_ivl_6", 0 0, L_0x974280;  1 drivers
v0x971140_0 .net *"_ivl_8", 0 0, L_0x9743c0;  1 drivers
v0x971330_0 .net "a", 0 0, v0x96f8e0_0;  alias, 1 drivers
v0x9713d0_0 .net "b", 0 0, v0x96f980_0;  alias, 1 drivers
v0x9714c0_0 .net "c", 0 0, v0x96fa20_0;  alias, 1 drivers
v0x9715b0_0 .net "d", 0 0, v0x96fb60_0;  alias, 1 drivers
v0x9716a0_0 .net "out_pos", 0 0, L_0x9752b0;  alias, 1 drivers
v0x971760_0 .net "out_sop", 0 0, L_0x974480;  alias, 1 drivers
v0x971820_0 .net "pos0", 0 0, L_0x974ab0;  1 drivers
v0x9718e0_0 .net "pos1", 0 0, L_0x974ff0;  1 drivers
L_0x9752b0 .functor MUXZ 1, L_0x7f3e5e0ee060, L_0x974ab0, L_0x9751a0, C4<>;
S_0x971a60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x917320;
 .timescale -12 -12;
E_0x9139f0 .event anyedge, v0x972850_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x972850_0;
    %nor/r;
    %assign/vec4 v0x972850_0, 0;
    %wait E_0x9139f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x96edb0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x96fc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x96fcf0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x96edb0;
T_4 ;
    %wait E_0x929f50;
    %load/vec4 v0x96fd90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x96fc50_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x96edb0;
T_5 ;
    %wait E_0x929df0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x96fb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96fa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96f980_0, 0;
    %assign/vec4 v0x96f8e0_0, 0;
    %wait E_0x929df0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x96fb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96fa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96f980_0, 0;
    %assign/vec4 v0x96f8e0_0, 0;
    %wait E_0x929df0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x96fb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96fa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96f980_0, 0;
    %assign/vec4 v0x96f8e0_0, 0;
    %wait E_0x929df0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x96fb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96fa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96f980_0, 0;
    %assign/vec4 v0x96f8e0_0, 0;
    %wait E_0x929df0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x96fb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96fa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96f980_0, 0;
    %assign/vec4 v0x96f8e0_0, 0;
    %wait E_0x929df0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x96fb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96fa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96f980_0, 0;
    %assign/vec4 v0x96f8e0_0, 0;
    %wait E_0x929df0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x96fb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96fa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96f980_0, 0;
    %assign/vec4 v0x96f8e0_0, 0;
    %wait E_0x929df0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x96fb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96fa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96f980_0, 0;
    %assign/vec4 v0x96f8e0_0, 0;
    %wait E_0x929df0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x96fb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96fa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96f980_0, 0;
    %assign/vec4 v0x96f8e0_0, 0;
    %wait E_0x929df0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x96fb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96fa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96f980_0, 0;
    %assign/vec4 v0x96f8e0_0, 0;
    %wait E_0x929df0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x96fb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96fa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96f980_0, 0;
    %assign/vec4 v0x96f8e0_0, 0;
    %wait E_0x929df0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x96fb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96fa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96f980_0, 0;
    %assign/vec4 v0x96f8e0_0, 0;
    %wait E_0x929df0;
    %load/vec4 v0x96fc50_0;
    %store/vec4 v0x96fcf0_0, 0, 1;
    %fork t_1, S_0x96f0e0;
    %jmp t_0;
    .scope S_0x96f0e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x96f320_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x96f320_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x929df0;
    %load/vec4 v0x96f320_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x96fb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96fa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96f980_0, 0;
    %assign/vec4 v0x96f8e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x96f320_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x96f320_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x96edb0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x929f50;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x96fb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96fa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96f980_0, 0;
    %assign/vec4 v0x96f8e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x96fc50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x96fcf0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x917320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9723f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x972850_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x917320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x9723f0_0;
    %inv;
    %store/vec4 v0x9723f0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x917320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x96fac0_0, v0x972ad0_0, v0x972210_0, v0x9722b0_0, v0x972350_0, v0x972490_0, v0x972710_0, v0x972670_0, v0x9725d0_0, v0x972530_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x917320;
T_9 ;
    %load/vec4 v0x9727b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x9727b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x9727b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x9727b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x9727b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x9727b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x9727b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x9727b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x9727b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x9727b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x917320;
T_10 ;
    %wait E_0x929f50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9727b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9727b0_0, 4, 32;
    %load/vec4 v0x972a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x9727b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9727b0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9727b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9727b0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x972710_0;
    %load/vec4 v0x972710_0;
    %load/vec4 v0x972670_0;
    %xor;
    %load/vec4 v0x972710_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x9727b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9727b0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x9727b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9727b0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x9725d0_0;
    %load/vec4 v0x9725d0_0;
    %load/vec4 v0x972530_0;
    %xor;
    %load/vec4 v0x9725d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x9727b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9727b0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x9727b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9727b0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/ece241_2013_q2/iter0/response54/top_module.sv";
