// Seed: 3942463358
`timescale 1ps / 1ps
macromodule module_0 (
    input id_0
    , id_2,
    input logic id_1
);
  assign id_2 = 1 ? id_1 <= 1 : 1;
  type_4(
      1, id_1, id_1, 1, id_0
  );
  always @(posedge 1) begin
    if ((id_2)) id_2 <= 1;
  end
  assign id_2 = 1;
endmodule
