Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/student/Desktop/datapath/datatest_5_isim_beh.exe -prj C:/Users/student/Desktop/datapath/datatest_5_beh.prj work.datatest_5 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/student/Desktop/datapath/datapath.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/datapath/datatest_5.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/student/Desktop/datapath/datapath.v" Line 140: Size mismatch in connection of port <Bin>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module registerIR
Compiling module MUX3
Compiling module MUX16
Compiling module carry
Compiling module statusDetector
Compiling module DFF
Compiling module statusSelector
Compiling module datapath
Compiling module datatest_5
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable C:/Users/student/Desktop/datapath/datatest_5_isim_beh.exe
Fuse Memory Usage: 27608 KB
Fuse CPU Usage: 295 ms
