[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 134 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0127] Reading DEF file: est_rc2.def
[INFO ODB-0128] Design: top
[INFO ODB-0130]     Created 4 pins.
[INFO ODB-0131]     Created 7 components and 35 component-terminals.
[INFO ODB-0133]     Created 10 nets and 18 connections.
[INFO ODB-0134] Finished DEF file: est_rc2.def
Min routing layer: 2
Max routing layer: 10
Global adjustment: 0%
Grid origin: (0, 0)
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 95
[INFO GRT-0017] Found 0 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 3
[INFO GRT-0018] Processing 177 blockages on layer 1.
[INFO GRT-0146] Final usage/overflow report:
[INFO GRT-0155] Overflow Report:
[INFO GRT-0156] Total Usage   : 44
[INFO GRT-0157] Total Capacity: 9698
[INFO GRT-0158] Max H Overflow: 0
[INFO GRT-0159] Max V Overflow: 0
[INFO GRT-0160] Max Overflow  : 0
[INFO GRT-0161] H   Overflow  : 0
[INFO GRT-0162] V   Overflow  : 0
[INFO GRT-0163] Final Overflow: 0

[INFO GRT-0110] Final usage: 44
[INFO GRT-0111] Final number of vias: 44
[INFO GRT-0112] Final usage 3D: 176
[INFO GRT-0018] Total wirelength: 161 um
Net clk
 Pin capacitance: 3.004-3.402
 Wire capacitance: 0.819-0.819
 Total capacitance: 3.823-4.221
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 clk input port (5, 0)

Load pins
 clkbuf_0_clk/A input (BUF_X4) 3.004-3.402 (8, 11)
Net u2z
 Pin capacitance: 1.062-1.140
 Wire capacitance: 0.444
 Total capacitance: 1.507-1.585
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 u2/ZN output (AND2_X1) (8, 12)

Load pins
 r3/D input (DFF_X1) 1.062-1.140 (10, 8)
