  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir D:/sidejob/ethernet_NN/NN/hls_component/hls_component 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=Components.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Components.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=Components.cpp' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Components.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=Coeff.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Coeff.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=ComponentStream.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/ComponentStream.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=Type.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Type.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=ComponentsStream.cpp' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/ComponentsStream.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=CNN_stream' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu19eg-ffvc1760-2-i' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [HLS 200-1465] Applying ini 'clock=200mhz' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(14)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.381 seconds; current allocated memory: 269.641 MB.
INFO: [HLS 200-10] Analyzing design file 'ComponentsStream.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Components.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (Components.cpp:266:92)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (Components.cpp:276:103)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file Components.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 29.261 seconds; current allocated memory: 280.074 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,065 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83,822 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,686 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,700 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,648 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,295 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,834 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,166 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,062 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,025 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,093 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,967 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,299 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,985 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,399 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,322 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'log_reduce::log(float)' into 'hls::log(float)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'l_softmax_layer_stream(hls::stream<int, 4> (&) [2], hls::stream<int, 0> (&) [2])' (./ComponentStream.h:338:17)
INFO: [HLS 214-131] Inlining function 'hls::log(float)' into 'l_softmax_layer_stream(hls::stream<int, 4> (&) [2], hls::stream<int, 0> (&) [2])' (./ComponentStream.h:340:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_341_2' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:341:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_335_1' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:335:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_284_3' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:284:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_285_4' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:285:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_278_1' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:278:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_279_2' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:279:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_243_2' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:243:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_248_3' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:248:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_256_4' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:256:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_257_5' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:257:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_263_6' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:263:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_227_3' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:227:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_228_4' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:228:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_220_1' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:220:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_221_2' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:221:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_185_2' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:185:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_190_3' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:190:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_198_4' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:198:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_199_5' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:199:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_205_6' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:205:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_169_3' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:169:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_170_4' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:170:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_162_1' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:162:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_2' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:163:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_2' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:127:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_132_3' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:132:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_140_4' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:140:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_141_5' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:141:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_147_6' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:147:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_98_2' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:98:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_101_3' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:101:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_105_4' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:105:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_18_1' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:18:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_341_2' (./ComponentStream.h:341:23) in function 'l_softmax_layer_stream' completely with a factor of 2 (./ComponentStream.h:331:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_335_1' (./ComponentStream.h:335:23) in function 'l_softmax_layer_stream' completely with a factor of 2 (./ComponentStream.h:331:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_318_1' (./ComponentStream.h:318:23) in function 'fully_connect2_layer_stream' completely with a factor of 2 (./ComponentStream.h:316:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_322_2' (./ComponentStream.h:322:27) in function 'fully_connect2_layer_stream' completely with a factor of 36 (./ComponentStream.h:316:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_307_3' (./ComponentStream.h:307:23) in function 'reshape_concate_layer_stream' completely with a factor of 5 (./ComponentStream.h:295:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_302_2' (./ComponentStream.h:302:23) in function 'reshape_concate_layer_stream' completely with a factor of 6 (./ComponentStream.h:295:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_297_1' (./ComponentStream.h:297:23) in function 'reshape_concate_layer_stream' completely with a factor of 7 (./ComponentStream.h:295:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_284_3' (./ComponentStream.h:284:23) in function 'conv2d_5_stream_layer_post<9u>' completely with a factor of 2 (./ComponentStream.h:275:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_285_4' (./ComponentStream.h:285:27) in function 'conv2d_5_stream_layer_post<9u>' completely with a factor of 5 (./ComponentStream.h:275:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_278_1' (./ComponentStream.h:278:23) in function 'conv2d_5_stream_layer_post<9u>' completely with a factor of 9 (./ComponentStream.h:275:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_279_2' (./ComponentStream.h:279:27) in function 'conv2d_5_stream_layer_post<9u>' completely with a factor of 10 (./ComponentStream.h:275:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_239_1' (./ComponentStream.h:239:23) in function 'conv2d_5_stream_layer<9u>' partially with a factor of 3 (./ComponentStream.h:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_243_2' (./ComponentStream.h:243:27) in function 'conv2d_5_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_248_3' (./ComponentStream.h:248:27) in function 'conv2d_5_stream_layer<9u>' completely with a factor of 10 (./ComponentStream.h:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_263_6' (./ComponentStream.h:263:35) in function 'conv2d_5_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_256_4' (./ComponentStream.h:256:35) in function 'conv2d_5_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_257_5' (./ComponentStream.h:257:39) in function 'conv2d_5_stream_layer<9u>' completely with a factor of 16 (./ComponentStream.h:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_3' (./ComponentStream.h:227:23) in function 'conv2d_4_stream_layer_post<9u>' completely with a factor of 2 (./ComponentStream.h:217:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_228_4' (./ComponentStream.h:228:27) in function 'conv2d_4_stream_layer_post<9u>' completely with a factor of 6 (./ComponentStream.h:217:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_1' (./ComponentStream.h:220:23) in function 'conv2d_4_stream_layer_post<9u>' completely with a factor of 9 (./ComponentStream.h:217:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_221_2' (./ComponentStream.h:221:27) in function 'conv2d_4_stream_layer_post<9u>' completely with a factor of 8 (./ComponentStream.h:217:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_181_1' (./ComponentStream.h:181:23) in function 'conv2d_4_stream_layer<9u>' partially with a factor of 3 (./ComponentStream.h:180:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_185_2' (./ComponentStream.h:185:27) in function 'conv2d_4_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:180:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_190_3' (./ComponentStream.h:190:27) in function 'conv2d_4_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:180:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_205_6' (./ComponentStream.h:205:35) in function 'conv2d_4_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:180:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_198_4' (./ComponentStream.h:198:35) in function 'conv2d_4_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:180:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_199_5' (./ComponentStream.h:199:39) in function 'conv2d_4_stream_layer<9u>' completely with a factor of 16 (./ComponentStream.h:180:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_3' (./ComponentStream.h:169:23) in function 'conv2d_3_stream_layer_post<9u>' completely with a factor of 2 (./ComponentStream.h:159:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_170_4' (./ComponentStream.h:170:27) in function 'conv2d_3_stream_layer_post<9u>' completely with a factor of 7 (./ComponentStream.h:159:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_1' (./ComponentStream.h:162:23) in function 'conv2d_3_stream_layer_post<9u>' completely with a factor of 9 (./ComponentStream.h:159:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_2' (./ComponentStream.h:163:27) in function 'conv2d_3_stream_layer_post<9u>' completely with a factor of 6 (./ComponentStream.h:159:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_123_1' (./ComponentStream.h:123:23) in function 'conv2d_3_stream_layer<9u>' partially with a factor of 3 (./ComponentStream.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_2' (./ComponentStream.h:127:27) in function 'conv2d_3_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_132_3' (./ComponentStream.h:132:27) in function 'conv2d_3_stream_layer<9u>' completely with a factor of 6 (./ComponentStream.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_6' (./ComponentStream.h:147:35) in function 'conv2d_3_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_4' (./ComponentStream.h:140:35) in function 'conv2d_3_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_5' (./ComponentStream.h:141:39) in function 'conv2d_3_stream_layer<9u>' completely with a factor of 16 (./ComponentStream.h:122:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_94_1' (./ComponentStream.h:94:22) in function 'fully_connect_layer_stream3<9u>' partially with a factor of 3 (./ComponentStream.h:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (./ComponentStream.h:98:26) in function 'fully_connect_layer_stream3<9u>' completely with a factor of 8 (./ComponentStream.h:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_3' (./ComponentStream.h:101:31) in function 'fully_connect_layer_stream3<9u>' completely with a factor of 16 (./ComponentStream.h:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_4' (./ComponentStream.h:105:35) in function 'fully_connect_layer_stream3<9u>' completely with a factor of 18 (./ComponentStream.h:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_1' (./ComponentStream.h:50:22) in function 'feature_concate_layer_stream<9u>' completely with a factor of 9 (./ComponentStream.h:49:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_2' (./ComponentStream.h:55:26) in function 'feature_concate_layer_stream<9u>' completely with a factor of 18 (./ComponentStream.h:49:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (./ComponentStream.h:33:22) in function 'embedding_layer_stream<9u>' completely with a factor of 9 (./ComponentStream.h:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (./ComponentStream.h:18:19) in function 'feature_separate_layer_stream<9u>' completely with a factor of 9 (./ComponentStream.h:15:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'l_softmax_layer_stream(hls::stream<int, 4> (&) [2], hls::stream<int, 0> (&) [2])' (./ComponentStream.h:331:0)
INFO: [HLS 214-248] Applying array_partition to 'len_x': Complete partitioning on dimension 1. (ComponentsStream.cpp:10:22)
INFO: [HLS 214-248] Applying array_partition to 'ipd_x': Complete partitioning on dimension 1. (ComponentsStream.cpp:10:32)
INFO: [HLS 214-248] Applying array_partition to 'len_x_embedding': Complete partitioning on dimension 1. (ComponentsStream.cpp:11:31)
INFO: [HLS 214-248] Applying array_partition to 'ipd_x_embedding': Complete partitioning on dimension 1. (ComponentsStream.cpp:12:31)
INFO: [HLS 214-248] Applying array_partition to 'feature_embedding': Complete partitioning on dimension 1. (ComponentsStream.cpp:13:35)
INFO: [HLS 214-248] Applying array_partition to 'proj_embedding3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:15:33)
INFO: [HLS 214-248] Applying array_partition to 'proj_embedding4': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:16:33)
INFO: [HLS 214-248] Applying array_partition to 'proj_embedding5': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:17:33)
INFO: [HLS 214-248] Applying array_partition to 'sum_out3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:19:26)
INFO: [HLS 214-248] Applying array_partition to 'sum_out4': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:20:26)
INFO: [HLS 214-248] Applying array_partition to 'sum_out5': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:21:26)
INFO: [HLS 214-248] Applying array_partition to 'conv_out3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:23:26)
INFO: [HLS 214-248] Applying array_partition to 'conv_out4': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:24:26)
INFO: [HLS 214-248] Applying array_partition to 'conv_out5': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:25:26)
INFO: [HLS 214-248] Applying array_partition to 'fc2_embedding': Complete partitioning on dimension 1. (ComponentsStream.cpp:28:26)
INFO: [HLS 214-248] Applying array_partition to 'din': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'dout': Complete partitioning on dimension 1. (ComponentsStream.cpp:5:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_8' with compact=bit mode in 320-bits (ComponentsStream.cpp:11:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_7' with compact=bit mode in 320-bits (ComponentsStream.cpp:11:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_6' with compact=bit mode in 320-bits (ComponentsStream.cpp:11:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_5' with compact=bit mode in 320-bits (ComponentsStream.cpp:11:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_4' with compact=bit mode in 320-bits (ComponentsStream.cpp:11:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_3' with compact=bit mode in 320-bits (ComponentsStream.cpp:11:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_2' with compact=bit mode in 320-bits (ComponentsStream.cpp:11:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_1' with compact=bit mode in 320-bits (ComponentsStream.cpp:11:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_0' with compact=bit mode in 320-bits (ComponentsStream.cpp:11:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_8' with compact=bit mode in 256-bits (ComponentsStream.cpp:12:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_7' with compact=bit mode in 256-bits (ComponentsStream.cpp:12:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_6' with compact=bit mode in 256-bits (ComponentsStream.cpp:12:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_5' with compact=bit mode in 256-bits (ComponentsStream.cpp:12:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_4' with compact=bit mode in 256-bits (ComponentsStream.cpp:12:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_3' with compact=bit mode in 256-bits (ComponentsStream.cpp:12:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:12:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:12:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:12:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_8' with compact=bit mode in 576-bits (ComponentsStream.cpp:13:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_7' with compact=bit mode in 576-bits (ComponentsStream.cpp:13:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_6' with compact=bit mode in 576-bits (ComponentsStream.cpp:13:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_5' with compact=bit mode in 576-bits (ComponentsStream.cpp:13:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_4' with compact=bit mode in 576-bits (ComponentsStream.cpp:13:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_3' with compact=bit mode in 576-bits (ComponentsStream.cpp:13:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_2' with compact=bit mode in 576-bits (ComponentsStream.cpp:13:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_1' with compact=bit mode in 576-bits (ComponentsStream.cpp:13:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_0' with compact=bit mode in 576-bits (ComponentsStream.cpp:13:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_7_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_7_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_7_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_6_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_6_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_6_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_5_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_5_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_5_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_4_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_4_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_4_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_3_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_3_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_3_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_2_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_2_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_2_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_1_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_1_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_1_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_0_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_0_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_0_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_7_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:16:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_7_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:16:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_7_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:16:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_6_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:16:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_6_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:16:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_6_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:16:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_5_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:16:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_5_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:16:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_5_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:16:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_4_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:16:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_4_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:16:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_4_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:16:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_3_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:16:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_3_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:16:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_3_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:16:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_2_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:16:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_2_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:16:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_2_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:16:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_1_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:16:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_1_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:16:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_1_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:16:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_0_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:16:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_0_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:16:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_0_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:16:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_7_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:17:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_7_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:17:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_7_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:17:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_6_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:17:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_6_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:17:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_6_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:17:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_5_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:17:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_5_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:17:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_5_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:17:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_4_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:17:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_4_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:17:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_4_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:17:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_3_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:17:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_3_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:17:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_3_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:17:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_2_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:17:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_2_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:17:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_2_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:17:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_1_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:17:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_1_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:17:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_1_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:17:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_0_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:17:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_0_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:17:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_0_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:17:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature2_embedding' with compact=bit mode in 1152-bits (ComponentsStream.cpp:27:36)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dout_1' with compact=bit mode in 32-bits (ComponentsStream.cpp:5:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dout_0' with compact=bit mode in 32-bits (ComponentsStream.cpp:5:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL26len_embedding_table_stream' dimension 2 completely based on constant index. (./Coeff.h:14:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL26ipd_embedding_table_stream' dimension 2 completely based on constant index. (./Coeff.h:18:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'ipd_embedding_table_stream' due to pipeline pragma (./Coeff.h:18:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'len_embedding_table_stream' due to pipeline pragma (./Coeff.h:14:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL26len_embedding_table_stream': Complete partitioning on dimension 2. (./Coeff.h:14:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL26ipd_embedding_table_stream': Complete partitioning on dimension 2. (./Coeff.h:18:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'din_0_0' (ComponentsStream.cpp:5:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'din_0_1' (ComponentsStream.cpp:5:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'din_1_0' (ComponentsStream.cpp:5:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'din_1_1' (ComponentsStream.cpp:5:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'din_2_0' (ComponentsStream.cpp:5:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'din_2_1' (ComponentsStream.cpp:5:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'din_3_0' (ComponentsStream.cpp:5:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'din_3_1' (ComponentsStream.cpp:5:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'din_4_0' (ComponentsStream.cpp:5:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'din_4_1' (ComponentsStream.cpp:5:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'din_5_0' (ComponentsStream.cpp:5:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'din_5_1' (ComponentsStream.cpp:5:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'din_6_0' (ComponentsStream.cpp:5:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'din_6_1' (ComponentsStream.cpp:5:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'din_7_0' (ComponentsStream.cpp:5:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'din_7_1' (ComponentsStream.cpp:5:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'din_8_0' (ComponentsStream.cpp:5:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'din_8_1' (ComponentsStream.cpp:5:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 30.345 seconds; current allocated memory: 299.859 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 299.926 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.606 seconds; current allocated memory: 311.227 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.744 seconds; current allocated memory: 323.645 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN_stream' (ComponentsStream.cpp:5:1), detected/extracted 13 process function(s): 
	 'feature_separate_layer_stream<9u>'
	 'embedding_layer_stream<9u>'
	 'feature_concate_layer_stream<9u>'
	 'fully_connect_layer_stream3<9u>'
	 'conv2d_3_stream_layer<9u>'
	 'conv2d_3_stream_layer_post<9u>'
	 'conv2d_4_stream_layer<9u>'
	 'conv2d_4_stream_layer_post<9u>'
	 'conv2d_5_stream_layer<9u>'
	 'conv2d_5_stream_layer_post<9u>'
	 'reshape_concate_layer_stream'
	 'fully_connect2_layer_stream'
	 'l_softmax_layer_stream'.
INFO: [XFORM 203-11] Balancing expressions in function 'fully_connect_layer_stream3<9u>' (./ComponentStream.h:94:22)...51 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'fully_connect2_layer_stream' (./ComponentStream.h:316:1)...17 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_5_stream_layer_post<9u>' (./ComponentStream.h:275:1)...40 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_4_stream_layer_post<9u>' (./ComponentStream.h:217:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.236 seconds; current allocated memory: 353.621 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.772 seconds; current allocated memory: 485.992 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN_stream' ...
WARNING: [SYN 201-103] Legalizing function name 'feature_separate_layer_stream<9u>' to 'feature_separate_layer_stream_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'embedding_layer_stream<9u>' to 'embedding_layer_stream_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'feature_concate_layer_stream<9u>' to 'feature_concate_layer_stream_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'fully_connect_layer_stream3<9u>' to 'fully_connect_layer_stream3_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_3_stream_layer<9u>' to 'conv2d_3_stream_layer_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_3_stream_layer_post<9u>' to 'conv2d_3_stream_layer_post_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_4_stream_layer<9u>' to 'conv2d_4_stream_layer_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_4_stream_layer_post<9u>' to 'conv2d_4_stream_layer_post_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_5_stream_layer<9u>' to 'conv2d_5_stream_layer_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_5_stream_layer_post<9u>' to 'conv2d_5_stream_layer_post_9u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feature_separate_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feature_separate_layer_stream<9u>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'feature_separate_layer_stream<9u>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.661 seconds; current allocated memory: 491.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 492.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'embedding_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 496.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feature_concate_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 497.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 497.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connect_layer_stream3_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 4, loop 'VITIS_LOOP_94_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 502.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 502.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 2, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.968 seconds; current allocated memory: 503.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 503.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv2d_3_stream_layer_post<9u>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'conv2d_3_stream_layer_post<9u>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 504.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 504.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_4_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 2, Depth = 2, loop 'VITIS_LOOP_181_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 506.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 507.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_4_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv2d_4_stream_layer_post<9u>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'conv2d_4_stream_layer_post<9u>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 509.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.811 seconds; current allocated memory: 509.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_5_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_239_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 2, Depth = 2, loop 'VITIS_LOOP_239_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 511.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 512.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_5_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv2d_5_stream_layer_post<9u>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'conv2d_5_stream_layer_post<9u>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 513.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 514.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reshape_concate_layer_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 515.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 515.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connect2_layer_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 516.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 516.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_softmax_layer_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'l_softmax_layer_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 63, function 'l_softmax_layer_stream'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 516.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 516.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 527.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 527.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feature_separate_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feature_separate_layer_stream_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 530.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'embedding_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'embedding_layer_stream_9u_s' is 5205 from HDL expression: ((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))
INFO: [RTGEN 206-100] Finished creating RTL model for 'embedding_layer_stream_9u_s'.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_0_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_1_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_2_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_3_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_4_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_5_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_6_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_7_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_8_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_9_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_0_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_1_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_2_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_3_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_4_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_5_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_6_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_7_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 540.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feature_concate_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'feature_concate_layer_stream_9u_s' is 5214 from HDL expression: ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'feature_concate_layer_stream_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.835 seconds; current allocated memory: 548.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connect_layer_stream3_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fully_connect_layer_stream3_9u_s' pipeline 'VITIS_LOOP_94_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connect_layer_stream3_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.173 seconds; current allocated memory: 555.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3_stream_layer_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 563.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_3_stream_layer_post_9u_s' pipeline 'conv2d_3_stream_layer_post<9u>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3_stream_layer_post_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 567.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_4_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_4_stream_layer_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 572.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_4_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_4_stream_layer_post_9u_s' pipeline 'conv2d_4_stream_layer_post<9u>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_4_stream_layer_post_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.473 seconds; current allocated memory: 579.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_5_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_5_stream_layer_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 584.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_5_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_5_stream_layer_post_9u_s' pipeline 'conv2d_5_stream_layer_post<9u>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_5_stream_layer_post_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.573 seconds; current allocated memory: 592.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reshape_concate_layer_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reshape_concate_layer_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 597.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connect2_layer_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connect2_layer_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 598.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_softmax_layer_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_softmax_layer_stream' pipeline 'l_softmax_layer_stream' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_13_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flog_32ns_32ns_32_16_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_softmax_layer_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 601.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/din_0_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/din_0_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/din_1_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/din_1_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/din_2_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/din_2_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/din_3_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/din_3_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/din_4_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/din_4_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/din_5_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/din_5_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/din_6_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/din_6_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/din_7_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/din_7_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/din_8_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/din_8_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN_stream' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_stream'.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_0_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_1_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_2_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_3_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_4_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_5_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_6_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_7_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_8_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_3_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_4_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_5_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_6_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_7_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_8_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_0_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_1_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_2_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_3_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_4_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_5_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_6_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_7_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_8_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_0_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_0_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_0_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_1_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_1_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_1_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_2_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_2_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_2_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_3_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_3_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_3_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_4_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_4_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_4_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_5_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_5_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_5_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_6_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_6_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_6_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_7_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_7_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_7_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_0_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_0_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_0_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_1_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_1_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_1_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_2_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_2_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_2_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_3_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_3_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_3_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_4_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_4_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_4_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_5_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_5_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_5_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_6_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_6_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_6_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_7_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_7_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_7_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_0_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_0_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_0_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_1_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_1_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_1_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_2_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_2_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_2_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_3_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_3_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_3_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_4_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_4_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_4_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_5_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_5_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_5_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_6_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_6_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_6_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_7_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_7_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_7_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_9_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_10_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_11_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_12_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_13_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_14_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_15_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_16_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_17_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_18_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_19_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_20_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_21_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_22_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_23_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_24_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_25_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_26_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_27_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_28_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_29_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_30_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_31_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_32_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_33_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_34_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_35_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_36_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_37_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_38_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_39_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_40_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_41_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_42_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_43_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_44_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_45_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_46_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_47_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_48_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_49_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_50_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_51_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_52_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_53_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_9_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_10_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_11_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_12_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_13_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_9_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_10_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_11_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_12_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_13_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_14_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_15_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_16_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_17_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_18_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_19_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_20_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_21_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_22_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_23_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_24_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_25_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_26_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_27_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_28_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_29_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_30_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_31_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_32_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_33_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_34_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_35_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_36_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_37_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_38_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_39_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_40_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_41_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_42_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_43_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_44_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_45_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_46_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_47_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_48_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_49_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_50_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_51_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_52_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_53_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_54_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_55_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_56_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_57_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_58_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_59_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_60_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_61_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_62_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_63_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_64_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_65_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_66_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_67_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_68_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_69_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_70_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_71_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_9_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_10_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_11_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_9_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_10_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_11_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_12_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_13_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_14_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_15_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_16_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_17_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_18_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_19_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_20_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_21_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_22_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_23_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_24_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_25_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_26_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_27_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_28_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_29_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_30_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_31_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_32_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_33_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_34_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_35_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_36_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_37_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_38_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_39_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_40_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_41_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_42_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_43_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_44_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_45_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_46_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_47_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_48_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_49_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_50_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_51_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_52_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_53_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_54_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_55_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_56_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_57_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_58_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_59_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_60_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_61_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_62_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_63_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_64_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_65_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_66_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_67_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_68_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_69_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_70_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_71_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_72_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_73_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_74_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_75_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_76_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_77_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_78_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_79_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_80_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_81_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_82_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_83_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_84_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_85_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_86_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_87_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_88_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_89_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_9_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feature2_embedding_U(CNN_stream_fifo_w1152_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fc2_embedding_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fc2_embedding_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_embedding_layer_stream_9u_U0_U(CNN_stream_start_for_embedding_layer_stream_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_feature_concate_layer_stream_9u_U0_U(CNN_stream_start_for_feature_concate_layer_stream_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fully_connect_layer_stream3_9u_U0_U(CNN_stream_start_for_fully_connect_layer_stream3_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_3_stream_layer_9u_U0_U(CNN_stream_start_for_conv2d_3_stream_layer_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_4_stream_layer_9u_U0_U(CNN_stream_start_for_conv2d_4_stream_layer_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_5_stream_layer_9u_U0_U(CNN_stream_start_for_conv2d_5_stream_layer_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_3_stream_layer_post_9u_U0_U(CNN_stream_start_for_conv2d_3_stream_layer_post_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_reshape_concate_layer_stream_U0_U(CNN_stream_start_for_reshape_concate_layer_stream_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_4_stream_layer_post_9u_U0_U(CNN_stream_start_for_conv2d_4_stream_layer_post_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_5_stream_layer_post_9u_U0_U(CNN_stream_start_for_conv2d_5_stream_layer_post_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fully_connect2_layer_stream_U0_U(CNN_stream_start_for_fully_connect2_layer_stream_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_l_softmax_layer_stream_U0_U(CNN_stream_start_for_l_softmax_layer_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 20.424 seconds; current allocated memory: 630.801 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.243 seconds; current allocated memory: 647.117 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.814 seconds; current allocated memory: 660.859 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN_stream.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN_stream.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 274.42 MHz
INFO: [HLS 200-112] Total CPU user time: 25 seconds. Total CPU system time: 7 seconds. Total elapsed time: 108.867 seconds; peak allocated memory: 660.910 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 1m 53s
