<dec f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='223' type='void llvm::TargetPassConfig::addIRPasses()'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='221'>/// Add common target configurable passes that perform LLVM IR to IR
  /// transforms following machine independent optimization.</doc>
<def f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='607' ll='678' type='void llvm::TargetPassConfig::addIRPasses()'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='827' u='c' c='_ZN4llvm16TargetPassConfig13addISelPassesEv'/>
<doc f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='605'>/// Add common target configurable passes that perform LLVM IR to IR transforms
/// following machine independent optimization.</doc>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='407' c='_ZN12_GLOBAL__N_117AArch64PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='429' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig11addIRPassesEv'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='649' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='708' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='395' c='_ZN12_GLOBAL__N_113ARMPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='411' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig11addIRPassesEv'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='302' c='_ZN12_GLOBAL__N_117HexagonPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='303' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig11addIRPassesEv'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='314' c='_ZN12_GLOBAL__N_114MipsPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='315' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig11addIRPassesEv'/>
<ovr f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='245' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='285' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='389' c='_ZN12_GLOBAL__N_113PPCPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='416' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig11addIRPassesEv'/>
<ovr f='llvm/llvm/lib/Target/Sparc/SparcTargetMachine.cpp' l='163' c='_ZN12_GLOBAL__N_115SparcPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcTargetMachine.cpp' l='166' u='c' c='_ZN12_GLOBAL__N_115SparcPassConfig11addIRPassesEv'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp' l='193' c='_ZN12_GLOBAL__N_117SystemZPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp' l='199' u='c' c='_ZN12_GLOBAL__N_117SystemZPassConfig11addIRPassesEv'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='332' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='371' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig11addIRPassesEv'/>
<ovr f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='409' c='_ZN12_GLOBAL__N_113X86PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='412' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig11addIRPassesEv'/>
<ovr f='llvm/llvm/lib/Target/XCore/XCoreTargetMachine.cpp' l='87' c='_ZN12_GLOBAL__N_115XCorePassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreTargetMachine.cpp' l='90' u='c' c='_ZN12_GLOBAL__N_115XCorePassConfig11addIRPassesEv'/>
