{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 02 17:03:16 2018 " "Info: Processing started: Tue Jan 02 17:03:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jcqz -c jcqz --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off jcqz -c jcqz --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jcqz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file jcqz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jcqz-fcn " "Info: Found design unit 1: jcqz-fcn" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/jcqz/jcqz.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jcqz " "Info: Found entity 1: jcqz" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/jcqz/jcqz.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "jcqz " "Info: Elaborating entity \"jcqz\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AJCQ jcqz.vhd(15) " "Warning (10492): VHDL Process Statement warning at jcqz.vhd(15): signal \"AJCQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/jcqz/jcqz.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BJCQ jcqz.vhd(17) " "Warning (10492): VHDL Process Statement warning at jcqz.vhd(17): signal \"BJCQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/jcqz/jcqz.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CJCQ jcqz.vhd(19) " "Warning (10492): VHDL Process Statement warning at jcqz.vhd(19): signal \"CJCQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/jcqz/jcqz.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AJCQ jcqz.vhd(22) " "Warning (10492): VHDL Process Statement warning at jcqz.vhd(22): signal \"AJCQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/jcqz/jcqz.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BJCQ jcqz.vhd(24) " "Warning (10492): VHDL Process Statement warning at jcqz.vhd(24): signal \"BJCQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/jcqz/jcqz.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CJCQ jcqz.vhd(26) " "Warning (10492): VHDL Process Statement warning at jcqz.vhd(26): signal \"CJCQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/jcqz/jcqz.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B jcqz.vhd(12) " "Warning (10631): VHDL Process Statement warning at jcqz.vhd(12): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/jcqz/jcqz.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A jcqz.vhd(12) " "Warning (10631): VHDL Process Statement warning at jcqz.vhd(12): inferring latch(es) for signal or variable \"A\", which holds its previous value in one or more paths through the process" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/jcqz/jcqz.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"A\[0\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/jcqz/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"A\[1\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/jcqz/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"A\[2\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/jcqz/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"A\[3\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/jcqz/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[4\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"A\[4\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/jcqz/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[5\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"A\[5\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/jcqz/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[6\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"A\[6\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/jcqz/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[7\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"A\[7\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/jcqz/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"B\[0\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/jcqz/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"B\[1\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/jcqz/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"B\[2\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/jcqz/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"B\[3\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/jcqz/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"B\[4\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/jcqz/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"B\[5\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/jcqz/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"B\[6\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/jcqz/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"B\[7\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/jcqz/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 8 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "297 " "Info: Peak virtual memory: 297 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 02 17:03:16 2018 " "Info: Processing ended: Tue Jan 02 17:03:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
