#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12fe0de60 .scope module, "tb_freq_div" "tb_freq_div" 2 2;
 .timescale -9 -9;
P_0x600002851480 .param/l "n" 0 2 4, +C4<00000000000000000000000000001000>;
P_0x6000028514c0 .param/l "t" 1 2 3, +C4<00000000000000000000000000001010>;
v0x600003451a70_0 .var "clk", 0 0;
v0x600003451b00_0 .net "div2", 0 0, L_0x600003755400;  1 drivers
v0x600003451b90_0 .net "div3", 0 0, L_0x600002d55030;  1 drivers
v0x600003451c20_0 .net "div4", 0 0, L_0x6000037554a0;  1 drivers
v0x600003451cb0_0 .net "div5", 0 0, L_0x600002d550a0;  1 drivers
v0x600003451d40_0 .net "div6", 0 0, L_0x600002d55420;  1 drivers
v0x600003451dd0_0 .net "div7", 0 0, L_0x600002d55340;  1 drivers
v0x600003451e60_0 .var "rst", 0 0;
S_0x12fe0dfd0 .scope module, "DUT" "freq_div" 2 22, 3 2 0, S_0x12fe0de60;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "div2";
    .port_info 1 /OUTPUT 1 "div4";
    .port_info 2 /OUTPUT 1 "div6";
    .port_info 3 /OUTPUT 1 "div3";
    .port_info 4 /OUTPUT 1 "div5";
    .port_info 5 /OUTPUT 1 "div7";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst";
P_0x6000013537c0 .param/l "n" 0 3 2, +C4<00000000000000000000000000001000>;
v0x6000034515f0_0 .net "clk", 0 0, v0x600003451a70_0;  1 drivers
v0x600003451680_0 .net "div2", 0 0, L_0x600003755400;  alias, 1 drivers
v0x600003451710_0 .net "div3", 0 0, L_0x600002d55030;  alias, 1 drivers
v0x6000034517a0_0 .net "div4", 0 0, L_0x6000037554a0;  alias, 1 drivers
v0x600003451830_0 .net "div5", 0 0, L_0x600002d550a0;  alias, 1 drivers
v0x6000034518c0_0 .net "div6", 0 0, L_0x600002d55420;  alias, 1 drivers
v0x600003451950_0 .net "div7", 0 0, L_0x600002d55340;  alias, 1 drivers
v0x6000034519e0_0 .net "rst", 0 0, v0x600003451e60_0;  1 drivers
S_0x12fe043d0 .scope module, "EVEN_DIV" "freq_div_even" 3 34, 4 2 0, S_0x12fe0dfd0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "div2";
    .port_info 1 /OUTPUT 1 "div4";
    .port_info 2 /OUTPUT 1 "div6";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0x600001353880 .param/l "n" 0 4 2, +C4<00000000000000000000000000001000>;
L_0x600002d55420 .functor OR 1, L_0x600003755540, v0x600003457600_0, C4<0>, C4<0>;
v0x600003456d00_0 .net *"_ivl_0", 3 0, L_0x600003754d20;  1 drivers
v0x600003456d90_0 .net *"_ivl_10", 31 0, L_0x600003755040;  1 drivers
L_0x1300784d8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003456e20_0 .net *"_ivl_13", 28 0, L_0x1300784d8;  1 drivers
L_0x130078520 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x600003456eb0_0 .net/2u *"_ivl_14", 31 0, L_0x130078520;  1 drivers
v0x600003456f40_0 .net *"_ivl_16", 0 0, L_0x6000037550e0;  1 drivers
L_0x130078568 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003456fd0_0 .net/2u *"_ivl_18", 3 0, L_0x130078568;  1 drivers
v0x600003457060_0 .net *"_ivl_20", 3 0, L_0x600003755180;  1 drivers
L_0x1300785b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000034570f0_0 .net *"_ivl_23", 0 0, L_0x1300785b0;  1 drivers
L_0x1300785f8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x600003457180_0 .net/2u *"_ivl_24", 3 0, L_0x1300785f8;  1 drivers
v0x600003457210_0 .net *"_ivl_26", 3 0, L_0x600003755220;  1 drivers
v0x6000034572a0_0 .net *"_ivl_28", 3 0, L_0x6000037552c0;  1 drivers
L_0x130078448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003457330_0 .net *"_ivl_3", 0 0, L_0x130078448;  1 drivers
v0x6000034573c0_0 .net *"_ivl_37", 0 0, L_0x600003755540;  1 drivers
L_0x130078490 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x600003457450_0 .net/2u *"_ivl_4", 3 0, L_0x130078490;  1 drivers
v0x6000034574e0_0 .net *"_ivl_6", 3 0, L_0x600003754f00;  1 drivers
v0x600003457570_0 .net "clk", 0 0, v0x600003451a70_0;  alias, 1 drivers
v0x600003457600_0 .var "cnt6_q1", 0 0;
v0x600003457690_0 .net "cnt_nxt", 2 0, L_0x600003754fa0;  1 drivers
v0x600003457720_0 .net "cnt_nxt6", 2 0, L_0x600003755360;  1 drivers
v0x6000034577b0_0 .var "cnt_reg", 2 0;
v0x600003457840_0 .var "cnt_reg6", 2 0;
v0x6000034578d0_0 .net "div2", 0 0, L_0x600003755400;  alias, 1 drivers
v0x600003457960_0 .net "div4", 0 0, L_0x6000037554a0;  alias, 1 drivers
v0x6000034579f0_0 .net "div6", 0 0, L_0x600002d55420;  alias, 1 drivers
v0x600003457a80_0 .net "rst", 0 0, v0x600003451e60_0;  alias, 1 drivers
E_0x600001353900 .event posedge, v0x600003457570_0;
L_0x600003754d20 .concat [ 3 1 0 0], v0x6000034577b0_0, L_0x130078448;
L_0x600003754f00 .arith/sum 4, L_0x600003754d20, L_0x130078490;
L_0x600003754fa0 .part L_0x600003754f00, 0, 3;
L_0x600003755040 .concat [ 3 29 0 0], v0x600003457840_0, L_0x1300784d8;
L_0x6000037550e0 .cmp/eq 32, L_0x600003755040, L_0x130078520;
L_0x600003755180 .concat [ 3 1 0 0], v0x600003457840_0, L_0x1300785b0;
L_0x600003755220 .arith/sum 4, L_0x600003755180, L_0x1300785f8;
L_0x6000037552c0 .functor MUXZ 4, L_0x600003755220, L_0x130078568, L_0x6000037550e0, C4<>;
L_0x600003755360 .part L_0x6000037552c0, 0, 3;
L_0x600003755400 .part v0x6000034577b0_0, 1, 1;
L_0x6000037554a0 .part v0x6000034577b0_0, 2, 1;
L_0x600003755540 .part v0x600003457840_0, 2, 1;
S_0x12fe04540 .scope module, "ODD_DIV" "freq_div_odd" 3 23, 5 2 0, S_0x12fe0dfd0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "div3";
    .port_info 1 /OUTPUT 1 "div5";
    .port_info 2 /OUTPUT 1 "div7";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0x600001353940 .param/l "n" 0 5 2, +C4<00000000000000000000000000001000>;
L_0x600002d55030 .functor OR 1, L_0x600003754c80, v0x600003450ea0_0, C4<0>, C4<0>;
L_0x600002d550a0 .functor OR 1, L_0x600003754dc0, v0x600003450f30_0, C4<0>, C4<0>;
L_0x600002d55340 .functor OR 1, L_0x600003754e60, v0x600003450fc0_0, C4<0>, C4<0>;
v0x600003457b10_0 .net *"_ivl_0", 31 0, L_0x600003754000;  1 drivers
v0x600003457ba0_0 .net *"_ivl_10", 3 0, L_0x600003754140;  1 drivers
L_0x1300780e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003457c30_0 .net *"_ivl_13", 0 0, L_0x1300780e8;  1 drivers
L_0x130078130 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x600003457cc0_0 .net/2u *"_ivl_14", 3 0, L_0x130078130;  1 drivers
v0x600003457d50_0 .net *"_ivl_16", 3 0, L_0x600003754280;  1 drivers
v0x600003457de0_0 .net *"_ivl_18", 3 0, L_0x6000037543c0;  1 drivers
v0x600003457e70_0 .net *"_ivl_22", 31 0, L_0x600003754500;  1 drivers
L_0x130078178 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003457f00_0 .net *"_ivl_25", 28 0, L_0x130078178;  1 drivers
L_0x1300781c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600003450000_0 .net/2u *"_ivl_26", 31 0, L_0x1300781c0;  1 drivers
v0x600003450090_0 .net *"_ivl_28", 0 0, L_0x6000037545a0;  1 drivers
L_0x130078010 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003450120_0 .net *"_ivl_3", 28 0, L_0x130078010;  1 drivers
L_0x130078208 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000034501b0_0 .net/2u *"_ivl_30", 3 0, L_0x130078208;  1 drivers
v0x600003450240_0 .net *"_ivl_32", 3 0, L_0x600003754640;  1 drivers
L_0x130078250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000034502d0_0 .net *"_ivl_35", 0 0, L_0x130078250;  1 drivers
L_0x130078298 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x600003450360_0 .net/2u *"_ivl_36", 3 0, L_0x130078298;  1 drivers
v0x6000034503f0_0 .net *"_ivl_38", 3 0, L_0x6000037546e0;  1 drivers
L_0x130078058 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x600003450480_0 .net/2u *"_ivl_4", 31 0, L_0x130078058;  1 drivers
v0x600003450510_0 .net *"_ivl_40", 3 0, L_0x600003754780;  1 drivers
v0x6000034505a0_0 .net *"_ivl_44", 31 0, L_0x6000037548c0;  1 drivers
L_0x1300782e0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003450630_0 .net *"_ivl_47", 28 0, L_0x1300782e0;  1 drivers
L_0x130078328 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x6000034506c0_0 .net/2u *"_ivl_48", 31 0, L_0x130078328;  1 drivers
v0x600003450750_0 .net *"_ivl_50", 0 0, L_0x600003754960;  1 drivers
L_0x130078370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000034507e0_0 .net/2u *"_ivl_52", 3 0, L_0x130078370;  1 drivers
v0x600003450870_0 .net *"_ivl_54", 3 0, L_0x600003754a00;  1 drivers
L_0x1300783b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003450900_0 .net *"_ivl_57", 0 0, L_0x1300783b8;  1 drivers
L_0x130078400 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x600003450990_0 .net/2u *"_ivl_58", 3 0, L_0x130078400;  1 drivers
v0x600003450a20_0 .net *"_ivl_6", 0 0, L_0x6000037540a0;  1 drivers
v0x600003450ab0_0 .net *"_ivl_60", 3 0, L_0x600003754aa0;  1 drivers
v0x600003450b40_0 .net *"_ivl_62", 3 0, L_0x600003754b40;  1 drivers
v0x600003450bd0_0 .net *"_ivl_67", 0 0, L_0x600003754c80;  1 drivers
v0x600003450c60_0 .net *"_ivl_71", 0 0, L_0x600003754dc0;  1 drivers
v0x600003450cf0_0 .net *"_ivl_75", 0 0, L_0x600003754e60;  1 drivers
L_0x1300780a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003450d80_0 .net/2u *"_ivl_8", 3 0, L_0x1300780a0;  1 drivers
v0x600003450e10_0 .net "clk", 0 0, v0x600003451a70_0;  alias, 1 drivers
v0x600003450ea0_0 .var "cnt3_q1", 0 0;
v0x600003450f30_0 .var "cnt5_q1", 0 0;
v0x600003450fc0_0 .var "cnt7_q2", 0 0;
v0x600003451050_0 .net "cnt_nxt3", 2 0, L_0x600003754460;  1 drivers
v0x6000034510e0_0 .net "cnt_nxt5", 2 0, L_0x600003754820;  1 drivers
v0x600003451170_0 .net "cnt_nxt7", 2 0, L_0x600003754be0;  1 drivers
v0x600003451200_0 .var "cnt_reg3", 2 0;
v0x600003451290_0 .var "cnt_reg5", 2 0;
v0x600003451320_0 .var "cnt_reg7", 2 0;
v0x6000034513b0_0 .net "div3", 0 0, L_0x600002d55030;  alias, 1 drivers
v0x600003451440_0 .net "div5", 0 0, L_0x600002d550a0;  alias, 1 drivers
v0x6000034514d0_0 .net "div7", 0 0, L_0x600002d55340;  alias, 1 drivers
v0x600003451560_0 .net "rst", 0 0, v0x600003451e60_0;  alias, 1 drivers
E_0x6000013539c0 .event negedge, v0x600003457570_0;
L_0x600003754000 .concat [ 3 29 0 0], v0x600003451200_0, L_0x130078010;
L_0x6000037540a0 .cmp/eq 32, L_0x600003754000, L_0x130078058;
L_0x600003754140 .concat [ 3 1 0 0], v0x600003451200_0, L_0x1300780e8;
L_0x600003754280 .arith/sum 4, L_0x600003754140, L_0x130078130;
L_0x6000037543c0 .functor MUXZ 4, L_0x600003754280, L_0x1300780a0, L_0x6000037540a0, C4<>;
L_0x600003754460 .part L_0x6000037543c0, 0, 3;
L_0x600003754500 .concat [ 3 29 0 0], v0x600003451290_0, L_0x130078178;
L_0x6000037545a0 .cmp/eq 32, L_0x600003754500, L_0x1300781c0;
L_0x600003754640 .concat [ 3 1 0 0], v0x600003451290_0, L_0x130078250;
L_0x6000037546e0 .arith/sum 4, L_0x600003754640, L_0x130078298;
L_0x600003754780 .functor MUXZ 4, L_0x6000037546e0, L_0x130078208, L_0x6000037545a0, C4<>;
L_0x600003754820 .part L_0x600003754780, 0, 3;
L_0x6000037548c0 .concat [ 3 29 0 0], v0x600003451320_0, L_0x1300782e0;
L_0x600003754960 .cmp/eq 32, L_0x6000037548c0, L_0x130078328;
L_0x600003754a00 .concat [ 3 1 0 0], v0x600003451320_0, L_0x1300783b8;
L_0x600003754aa0 .arith/sum 4, L_0x600003754a00, L_0x130078400;
L_0x600003754b40 .functor MUXZ 4, L_0x600003754aa0, L_0x130078370, L_0x600003754960, C4<>;
L_0x600003754be0 .part L_0x600003754b40, 0, 3;
L_0x600003754c80 .part v0x600003451200_0, 1, 1;
L_0x600003754dc0 .part v0x600003451290_0, 1, 1;
L_0x600003754e60 .part v0x600003451320_0, 2, 1;
    .scope S_0x12fe04540;
T_0 ;
    %wait E_0x600001353900;
    %load/vec4 v0x600003451560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003451200_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003451290_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003451320_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600003451050_0;
    %assign/vec4 v0x600003451200_0, 0;
    %load/vec4 v0x6000034510e0_0;
    %assign/vec4 v0x600003451290_0, 0;
    %load/vec4 v0x600003451170_0;
    %assign/vec4 v0x600003451320_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12fe04540;
T_1 ;
    %wait E_0x6000013539c0;
    %load/vec4 v0x600003451200_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x600003450ea0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12fe04540;
T_2 ;
    %wait E_0x6000013539c0;
    %load/vec4 v0x600003451290_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x600003450f30_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12fe04540;
T_3 ;
    %wait E_0x6000013539c0;
    %load/vec4 v0x600003451320_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x600003450fc0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12fe043d0;
T_4 ;
    %wait E_0x600001353900;
    %load/vec4 v0x600003457a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000034577b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003457840_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600003457690_0;
    %assign/vec4 v0x6000034577b0_0, 0;
    %load/vec4 v0x600003457720_0;
    %assign/vec4 v0x600003457840_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12fe043d0;
T_5 ;
    %wait E_0x600001353900;
    %load/vec4 v0x600003457840_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x600003457600_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12fe0de60;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003451a70_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x12fe0de60;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0x600003451a70_0;
    %inv;
    %store/vec4 v0x600003451a70_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x12fe0de60;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003451e60_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003451e60_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x12fe0de60;
T_9 ;
    %delay 500, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x12fe0de60;
T_10 ;
    %vpi_call 2 49 "$dumpfile", "tb_freq_div.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12fe0de60 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_freq_div.v";
    "/Users/kiran/Projects/fpgaProjects/iVerilog/design/freq_div/freq_div.v";
    "/Users/kiran/Projects/fpgaProjects/iVerilog/design/freq_div/freq_div_even.v";
    "/Users/kiran/Projects/fpgaProjects/iVerilog/design/freq_div/freq_div_odd.v";
