THCV233-THCV234_Rev.3.10_E
                                   THCV233 and THCV234
                              V-by-One®HS High-speed video data transmitter and receiver
1. General Description                                                                                                                                  Table 1
 THCV233 and THCV234 are V-by-One® HS High-speed                                                Product                                 TMP             VDL     Width     Link    LVDS Clock Freq.
digital data transmitter/receiver.                                                                                                                                      Si/So    9MHz to 100MHz
 It has one high-speed data lane and, effective maximum                                                                                                         24bit Si/DDo     20MHz to 100MHz
serial data rate is 2.72Gbps/lane.                                                                                                                                      Si/Do    40MHz to 100MHz
                                                                                                                                        0°C~
                                                                                                                                        70°C                            Si/So    9MHz to 85MHz
                                                                                                                                                                32bit Si/DDo     20MHz to 85MHz
                                                                                                                                                       1.62V~           Si/Do    40MHz to 85MHz
2. Features                                                                                                                                            1.98V            Si/So    9MHz to 100MHz
    LVDS Input internal termination                                                                                                                            24bit Si/DDo     20MHz to 100MHz
    CORE 1.8V, LVDS 3.3V                                                                                                                                               Si/Do    40MHz to 100MHz
    Package: 48 pin QFN                                                                       THCV233
                                                                                                                                                                        Si/So    9MHz to 75MHz
    EU RoHS Compliant
                                                                                                                                                                32bit Si/DDo     20MHz to 75MHz
    Data width selectable: 24/32 bit
                                                                                                                                        -40°C~                          Si/Do    40MHz to 75MHz
    Single/Dual Link selectable
                                                                                                                                         105°C                          Si/So    9MHz to 100MHz
    AC coupling
                                                                                                                                                                24bit Si/DDo     20MHz to 100MHz
    Wide frequency range
                                                                                                                                                                        Si/Do    40MHz to 100MHz
    CDR requires no external freq. reference                                                                                                          1.7V~
                                                                                                                                                       1.98V
    Supports Spread Spectrum Clocking:                                                                                                                                 Si/So    9MHz to 81MHz
    Up to 30kHz/0.5%(center spread)                                                                                                                           32bit Si/DDo     20MHz to 81MHz
                                                                                                                                                                        Si/Do    40MHz to 81MHz
Si/So:Single-in/Single-out, Si/Do:Single-in/Dual-out                                                                                                                    Si/So    9MHz to 100MHz
Si/DDo:Single-in/Distributed Dual-out                                                                                                                           24bit Di/SSo     20MHz to 100MHz
Di/So:Dual-in/Single-out, Di/SSo:Dual-in/Selected Single-out
                                                                                                                                        0°C~           1.62V~           Di/So    40MHz to 100MHz
                                                                                                                                        70°C           1.98V            Si/So    9MHz to 85MHz
                                                                                                                                                                32bit Di/SSo     20MHz to 85MHz
                                                                                                                                                                        Di/So    40MHz to 85MHz
                                                                                               THCV234
                                                                                                                                                                        Si/So    9MHz to 95MHz
                                                                                                                                                                24bit Di/SSo     20MHz to 95MHz
                                                                                                                                        -40°C~         1.7V~            Di/So    40MHz to 95MHz
                                                                                                                                         105°C         1.98V            Si/So    9MHz to 71.25MHz
                                                                                                                                                                32bit Di/SSo     20MHz to 71.25MHz
                                                                                                                                                                        Di/So    40MHz to 71.25MHz
3.Block Diagram
                                            THCV233                                                   THCV234
                        TLA +/-                                                    TX0P RX0P
                                                                                                                                                                 RLA +/-
                                                                                                    Deserializer
                                             LVDS
                          ・                                                        TX0N RX0N
                                                                      Serializer
                                      ・                                                                                                    LVDS         ・          ・
                          ・           ・                                                                                                                 ・          ・
                          ・           ・
                                           Deserializer                                                                                   Serializer    ・          ・
                        TLE +/-
                                                                                                                   Deskew & Formatter
                                                                                                                                                                 RLE +/-
                       TLCLK +/-                                                                                                                                RLCLK +/-
                                                          Formatter
                                                                                   TX1P RX1P
                                                                      Serializer                    Deserializer
                                                                                   TX1N RX1N
                                                                      PLL                          CDR
                                                                                    HTPDN
                                                                                    LOCKN
                                             Controls                                                                      Controls
                                                                                    DGLOCK
                                                                                   Figure 1
Copyright©2018 THine Electronics, Inc.                                                                                                                                  THine Electronics, Inc.
                                                                                                                                                                                    Security E
                                                                                     1/34


THCV233-THCV234_Rev.3.10_E
Contents Page
1. General Description ............................................................................................................................................. 1
2. Features ................................................................................................................................................................ 1
3.Block Diagram ...................................................................................................................................................... 1
4. Pin Configuration ................................................................................................................................................ 4
5. Pin Description ..................................................................................................................................................... 5
6. Operation Mode ................................................................................................................................................... 7
7. Function Description ........................................................................................................................................... 8
   Functional Overview ............................................................................................................................................. 8
   DE signal (TLC[6] / DEIN) Input Requirement .................................................................................................... 9
   Data Enable input of THCV233 (DEIN) ............................................................................................................. 10
   Data Enable output of THCV234 (DEOUT) ....................................................................................................... 10
   Data Enable Select of THCV233 ......................................................................................................................... 10
   Color depth or data width setting function (COL) ................................................................................................11
   Operation mode function of THCV233 (MODE[1:0]) .........................................................................................11
   Operation mode function of THCV234 (MODE[1:0]) .........................................................................................11
   Multiple-chip configuration total Rx side LOCKN indicator (DGLOCK) .......................................................... 12
   LVDS Mapping .................................................................................................................................................... 13
   THCV234 LVDS Reduced swing output function (RS) ...................................................................................... 15
   CML Buffer ......................................................................................................................................................... 16
   Lock detect and Hot-plug function ...................................................................................................................... 17
   No HTPDN connection option ............................................................................................................................ 17
   THCV233 Pre-emphasis function (PRE) ............................................................................................................. 18
   Field BET Operation............................................................................................................................................ 18
8. Absolute Maximum Ratings.............................................................................................................................. 19
9. Operating Conditions ........................................................................................................................................ 20
10. Electrical Specifications .................................................................................................................................. 21
   DC Specifications ................................................................................................................................................ 21
   Supply Currents ................................................................................................................................................... 22
   Switching Characteristics .................................................................................................................................... 23
11. AC Timing Diagrams and Test Circuits ......................................................................................................... 26
   LVDS Input Switching Characteristics ................................................................................................................ 26
   LVDS Output Switching Characteristics ............................................................................................................. 27
   CML Output Switching Characteristics ............................................................................................................... 28
   Latency Characteristics ........................................................................................................................................ 29
   Lock and Unlock Sequence ................................................................................................................................. 30
Copyright©2018 THine Electronics, Inc.                                                                                                     THine Electronics, Inc.
                                                                                                                                                               Security E
                                                                                2/34


THCV233-THCV234_Rev.3.10_E
Package ................................................................................................................................................................... 33
Notices and Requests ............................................................................................................................................. 34
Copyright©2018 THine Electronics, Inc.                                                                                                      THine Electronics, Inc.
                                                                                                                                                                Security E
                                                                                 3/34


THCV233-THCV234_Rev.3.10_E
4. Pin Configuration
                                                     THCV233                                                                                                                                                                        THCV234
                    LAVDH   LAGND   Reserved[8]   Reserved[7]    MODE [1]     MODE [0]                       Reserved[6]                  Reserved[5]                                                   DGLOCK                      Reserved[9]    Reserved[8]                       MODE[0]    MODE[1]      Reserved[7]   Reserved[6]
                                                                                         VDD    PRE                         BET                          PDN                                                          PDN                                         RS           VDD                                                       LAGND   LAVDH
                    36 35 34 33 32 31 30 29 28 27 26 25                                                                                                                                                36 35 34 33 32 31 30 29 28 27 26 25
          TLA- 37                                                                                                                                                     24 HTPDN              HTPDN 37                                                                                                                                                     24 RLA-
          TLA+ 38                                                                                                                                                     23 LOCKN              LOCKN 38                                                                                                                                                     23 RLA+
          TLB- 39                                                                                                                                                     22 CAVDL              CAGND 39                                                                                                                                                     22 RLB-
          TLB+ 40
                                                     THCV233                                                                                                          21 CAGND               RX0N 40
                                                                                                                                                                                                                                                       THCV234                                                                                           21 RLB+
          TLC- 41                              QFN-48pin                                                                                                              20 TX0N                RX0P 41
                                                                                                                                                                                                                                                  QFN-48pin                                                                                              20 RLC-
          TLC+ 42                             Exposed PAD                                                                                                             19 TX0P               CAVDL 42                                             Exposed PAD                                                                                             19 RLC+
        TLCLK- 43                                                                                                                                                     18 CAGND              CAGND 43                                                                                                                                                     18 RLCLK-
        TLCLK+ 44                                           (TOP VIEW)                                                                                                17 TX1N                RX1N 44                                                            (TOP VIEW)                                                                               17 RLCLK+
          TLD- 45                                           49 EXPGND                                                                                                 16 TX1P                RX1P 45                                                            49 EXPGND                                                                                16 RLD-
          TLD+ 46                                                                                                                                                     15 CAGND              CAGND 46                                                                                                                                                     15 RLD+
          TLE- 47                                                                                                                                                     14 CAVDL              CAVDL 47                                                                                                                                                     14 RLE-
          TLE+ 48                                                                                                                                                     13 CPVDL                BET 48                                                                                                                                                     13 RLE+
                     1       2        3             4              5           6         7        8            9 10 11 12                                                                                 1             2             3              4              5          6      7           8            9 10 11 12
                    LAVDH   LAGND
                                    COL           DEIN
                                                                Reserved[0]
                                                                              VSS        VDD
                                                                                               Reserved[1]
                                                                                                             DESEL
                                                                                                                           Reserved[2]   Reserved[3]    Reserved[4]                                    Reserved[0]   Reserved[1]   Reserved[2]    Reserved[3]    Reserved[4]
                                                                                                                                                                                                                                                                               VDD   VSS
                                                                                                                                                                                                                                                                                               Reserved[5]
                                                                                                                                                                                                                                                                                                             DEOUT
                                                                                                                                                                                                                                                                                                                           COL
                                                                                                                                                                                                                                                                                                                                         LAGND   LAVDH
                                                                                                                                                                                 Figure 2
Copyright©2018 THine Electronics, Inc.                                                                                                                                                                                                                                                           THine Electronics, Inc.
                                                                                                                                                                                                                                                                                                             Security E
                                                                                                                                                                                  4/34


THCV233-THCV234_Rev.3.10_E
5. Pin Description
                                                                   Table 2 THCV233 Pin Description
     Pin Name       Pin #   Type*                                                                   Description
 TLA -/+          37,38    LI
 TLB -/+          39,40    LI
 TLC -/+          41,42    LI     LVDS signal input.
 TLCLK -/+        43,44    LI
 TLD -/+          45,46    LI
 TLE -/+          47,48    LI
 TX0N/P           20,19    CO
                                  High-speed CML signal output.
 TX1N/P           17,16    CO
                                  Lock detect input(LOCKN).
 LOCKN            23       I
                                  It must be connected to Rx LOCKN with a Tx side 10kΩ pull-up resistor. LOCKN is input only.
                                  Hot plug detect input (HTPDN).
 HTPDN            24       I
                                  It must be connected to Rx HTPDN with a Tx side 10kΩ pull-up resistor. HTPDN is input only.
 Reserved [3,2,0] 11,10,5  -      It must be open.
 Reserved [1]     8        -       It must be connected with a pull-up resistor to 3.3V.
                                  DE input for LVDS data sets (DEIN).
                                  DEIN is external DE input pin. When input LVDS does not contain DE signal, DE can be provided as external input.
 DEIN             4        I      Activation of DEIN function follow the following settings.
                                    DESEL=L : DE input from DEIN is used for processing.
                                    DESEL=H : DE input from LVDS is used for processing.
                                  DE input selector.
 DESEL            9        I        H : DE input from LVDS is used for processing
                                    L : DE input from DEIN is used for processing
 Reserved         12,26,28
                           I      It must be connected to GND.
 [4,5,6,7,8]      33,34
                                  Operation mode select input.
                                  MODE[1:0] =LL : Single-in/Distribution dual-out
 MODE [1:0]       32,31    I                    =LH : Single-in/Single-out
                                                =HL : Single-in/Dual-out
                                                =HH : Reserved (Forbidden)
                                  Power down Schmitt input.
 PDN              25       I
                                    H: Normal operation, L: Power down
                                  Pre-Emphasis level select input for High Speed CML signal output.
 PRE              29       I
                                    H : 100%, L : 0%
                                  Data width setting for High speed CML signal output.
 COL              3        I
                                    H : 24bit, L : 32bit
                                  Field-BET entry.
 BET              27       I
                                    H : Field BET Operation, L : Normal Operation
 LAVDH            1,36     P33    LVDS power supply (3.3V)
 LAGND            2,35     GND    LVDS GND
 CAVDL            22,14    P18    High-speed signal analog power supply (1.8V)
 CAGND            21,18,15 GND    High-speed signal analog GND
 CPVDL            13       P18    High-speed signal PLL power supply (1.8V)
 VDD              7,30     P18    Logic power supply (1.8V)
 VSS              6        GND    Logic GND
 EXPGND           49       GND    EXPOSED PAD GND
 *Type symbol
 I=3.3V CMOS input
 LI=LVDS input, CO=CML output
 P33=Power 3.3V, P18=Power 1.8V, GND=GND
Copyright©2018 THine Electronics, Inc.                                                                                                         THine Electronics, Inc.
                                                                                                                                                           Security E
                                                                                         5/34


THCV233-THCV234_Rev.3.10_E
                                                                Table 3 THCV234 Pin Description
     Pin Name      Pin #    Type*                                                                    Description
 RLA -/+         24,23     LO
 RLB -/+         22,21     LO
 RLC -/+         20,19     LO     LVDS signal output.
 RLCLK -/+       18,17     LO
 RLD -/+         16,15     LO
 RLE -/+         14,13     LO
 RX0N/P          40,41     CI
                                  High-speed CML signal input.
 RX1N/P          44,45     CI
                                  Lock detect output (LOCKN).
 LOCKN           38        OD
                                  It must be connected to Tx LOCKN with a Tx side10kΩ pull-up resistor. LOCKN is output only.
                                  Hot plug detect output (HTPDN).
 HTPDN           37        OD
                                  It must be connected to Tx HTPDN with a Tx side 10kΩ pull-up resistor. HTPDN is output only.
 Reserved [1,2]  2,3       -      It must be open.
 Reserved [5]    8         -       It must be connected with a pull-up resistor to 3.3V.
                                  DE signal output (DEOUT) for LVDS data sets.
                                  When used as DEOUT, no external component is required. It is push pull output.
                                  DEOUT output DE timing depending upon data stream state. DEOUT is output only.
 DEOUT           9         O
                                  Bit Error Test (BET) result output under Field-BET operation
                                    H : No error, L : Bit error occured
                                  Multiple-chip configuration total Rx side LOCKN indicator (DGLOCK).
 DGLOCK          36        BPU    When used as DGLOCK, it is internally connected with a pull-up resistor to 3.3V. No external component is required.
                                  LOCKN arrange among Rx Multiple-chip configuration is achieved by connecting all DGLOCK pins.
 Reserved        1,4,5,27,
                           -      It must be connected to GND.
 [0,3,4,6,7,8,9] 28,33,34
                                  Operation mode select input.
                                  MODE [1:0] =LL : Dual-in/Selected single-out (Lane0)
 MODE [1:0]      29,30     I                    =LH : Dual-in/Single-out
                                                =HL : Dual-in/Selected single-out (Lane1)
                                                =HH : Single-in/Single-out
                                  Power down Schmitt input.
 PDN             35        I
                                    H: Normal operation, L: Power down
                                  LVDS output swing range select input.
                                    H : Normal swing (350mv@typ.), L : Reduced swing (200mv@typ.)
 RS              32        I
                                  Latch select input under Field-BET operation
                                    H : Latched result, L : NOT Latched result
                                  Data width setting for High Speed CML signal output.
 COL             10        I
                                    H : 24bit, L : 32bit
                                  Field-BET entry.
 BET             48        I
                                    H : Field BET Operation, L : Normal Operation
 LAVDH           12,25     P33    LVDS power supply (3.3V)
 LAGND           11,26     GND    LVDS GND
 CAVDL           42,47     P18    High-speed signal analog power supply (1.8V)
 CAGND           39,43,46  GND    High-speed signal analog GND
 VDD             6,31      P18    Logic power supply (1.8V)
 VSS             7         GND    Logic GND
 EXPGND          49        GND    Exposed PAD GND
 *Type symbol
 I=3.3V CMOS input, O=3.3V CMOS output, OD= OpenDrain output
 BPU =CMOS Bi-directional buffer with an on-chip pullup resistor
 LO=LVDS output, CO=CML output
 P33=Power 3.3V, P18=Power 1.8V, GND=GND
Copyright©2018 THine Electronics, Inc.                                                                                                            THine Electronics, Inc.
                                                                                                                                                              Security E
                                                                                        6/34


THCV233-THCV234_Rev.3.10_E
6. Operation Mode
                                               Table 4
                                                                        (0°C≤TMP≤70°C)
                           THCV233                                 THCV234
                     Single-In/Single-Out                    Single-In/Single-Out
                                                       3.4G                  32bit
             32bit                     3.4G
                                                                             @85MHz
             @85MHz
                                                                             LVDS
             LVDS
                                                                MODE[1:0]=HH
                        MODE[1:0]=LH
                      Single-In/Dual-Out                      Dual-In/Single-Out
             32bit                     1.7G            1.7G                  32bit
             @85MHz                                                          @85MHz
             LVDS                                                            LVDS
                                       1.7G            1.7G
                        MODE[1:0]=HL                            MODE[1:0]=LH
                   Single-In/Single-Out * 2               Dual-In/Selected Single-Out
               32bit                     3.4G
                                                       3.4G
               @85MHz
               LVDS                                                          32bit
                                                                             @85MHz
               32bit                     3.4G
                                                       3.4G                  LVDS
               @85MHz
               LVDS
                        MODE[1:0]=LH                         MODE[1:0]=LL / HL
                Single-In/Distributed Dual-Out             Single-In/Single-Out * 2
                                         3.4G          3.4G                  32bit
                                                                             @85MHz
               32bit                                                         LVDS
               @85MHz
                                                       3.4G                  32bit
               LVDS                      3.4G
                                                                             @85MHz
                                                                             LVDS
                        MODE[1:0]=LL                            MODE[1:0]=HH
Copyright©2018 THine Electronics, Inc.                                             THine Electronics, Inc.
                                                                                               Security E
                                                7/34


THCV233-THCV234_Rev.3.10_E
7. Function Description
Functional Overview
  With High Speed CML SerDes, proprietary encoding scheme and CDR (Clock and Data Recovery) architecture,
THCV233 and THCV234 enable transmission of 24/32bit video data, 2bit control data and Data Enable (DE)
through high speed serial line by single/dual differential pair cable with minimal external components.
  THCV233, LVDS data (including video data, control data and DE) and serializes video data and control data
separately, depending on polarity of DE. DE is a signal which indicates whether video or control data are active.
When DE is high, it serializes video data inputs into CML data streams. And it transmits serialized control data
when DE is low. Instead of DE in the LVDS format, THCV233 has DEIN LVCMOS-input pin, which enables to
transfer LVDS input data with external DE input via DEIN.
  THCV234, automatically extracts clock from the incoming data streams and converts high-speed serial data into
video data with DE being high or control data with DE being low, recognizing which type of serial data is being
sent by transmitter. And it outputs the recovered data in the form of LVDS data. THCV234 has DEOUT output pin
which transmits DE signal in LVCMOS. THCV234 can seamlessly operate for a wide range of a serial bit rate
from 270Mbps to 3.4Gbps/lane.
Copyright©2018 THine Electronics, Inc.                                                        THine Electronics, Inc.
                                                                                                          Security E
                                                         8/34


THCV233-THCV234_Rev.3.10_E
DE signal (TLC[6] / DEIN) Input Requirement
  There are some requirements for DE signal as described in Figure 3, Figure 4 Figure 14 and Table 24.
If DE=Low, control data of same cycle and particular assigned data bit ‘CTL’ except the first and the last pixel are
transmitted. Otherwise video data are transmitted during DE=High.
Control data from receiver in DE=High period are previous data of DE transition. See Figure 4.
The length of DE being low and high is at least 2 clock cycles long, as described in Figure 14 and Table 24.
Data Enable must be toggled like High -> Low -> High at regular interval.
                                       THCV233                         THCV234 DE=H R/G/B,CONT
                                                                                              DE=L, CTL* except the 1st and the last pixel
      Data bit : R/G/B, CONT                                                                              other R/G/B,CONT=Low Fixed
                                                                               R/G/B,
                                             H                                 CONT,
                                                                                CTL
                                                                                                DE=H, V,HSYNC=Fixed
       Control bit : V,HSYNC                                                                    DE=L, V,HSYNC
          Data bit : CTL*                                                        V,
                                             L                                HSYNC
                               DE                                                            DE
       *CTL are particular assigned bit among R/G/B, CONT that can carry arbitrary data during DE=Low period.
                              Figure 3 Conceptual diagram of the basic operation of the chipset
                                                        DE=High                           Data : Low fixed
                                                        Active period                     H, V : Keep the last data of blanking period
       DE input via LVDS                                DE=Low                            Data : Particular assigned bit ‘CTL’ is transmitted except the
                                                        Blanking period                   first and the last pixel of Blanking period. / Others are Low fixed.
                  TLn +/-   6  5  4  3   2  1  0  6   5  4  3   2  1   0  6   5   4  3  2  1   0  6  5  4  3  2  1  0  6   5   4  3  2   1   0  6  5  4  3  2  1  0
                n=A,B,D,E
 THCV233
    input         TLC +/-   D
                            E
                               V H   3   2  1  0
                                                 D
                                                  E
                                                      V H   3   2  1   0
                                                                         D
                                                                          E
                                                                              V  H   3  2  1   0
                                                                                                 D
                                                                                                  E
                                                                                                     V H   3  2  1  0
                                                                                                                      D
                                                                                                                       E
                                                                                                                           V  H   3  2   1   0
                                                                                                                                               D
                                                                                                                                                E
                                                                                                                                                   V H   3  2  1  0
                TLCLK +/-
                                                                                                                             Indefinite region
                  RLn +/-  6  5  4  3   2  1  0  6   5  4  3   2  1   0  6   5   4  3  2  1   0  6  5  4  3  2  1  0  6   5   4  3  2   1   0  6  5  4  3  2  1  0
               n=A,B,D,E
                 RLC +/-   H  V  H  3   2  1  0  L   V  H  3   2  1   0  L   V   H  3  2  1   0  L  V  H  3  2  1  0  H   V   H  3  2   1   0  H  V  H  3  2  1  0
 THCV234
   output
               RLCLK +/-
                                                    tRALN                                                                tRALN
                                                  Typ;5tTCIP/7                                                          Typ;5tTCIP/7
                 DEOUT
                                                        Indefinite region                                                     Indefinite region
                 (CMOS)
                                                           ±3/7tTCIP                                                             ±3/7tTCIP
                    Figure 4 Data bit and control bit transmission when DE is from LVDS (default)
Copyright©2018 THine Electronics, Inc.                                                                                               THine Electronics, Inc.
                                                                                                                                                        Security E
                                                                            9/34


THCV233-THCV234_Rev.3.10_E
Data Enable input of THCV233 (DEIN)
  DEIN is external DE input. When input LVDS does not contain DE signal, DE can be provided via DEIN.
  Activation setting of DEIN function is described in the following “Data Enable Select of THCV233”.
Data Enable output of THCV234 (DEOUT)
  DEOUT output DE timing depending upon data stream state.
Data Enable Select of THCV233
  Depending on pin setting THCV233 can deal with several DE alternatives.
DESEL pin is "choice of DE input" selector.
   H : DE input from LVDS is used for processing, L : DE input from DEIN is used for processing
Figure 5 indicate DEIN operation. User must take care of data indefinite region and had better ignore them.
                                                   DE=High                     Data : Low fixed
                                                   Active period               H, V : Keep the last data of blanking period             X Ignored
        DE input via DEIN                          DE=Low                      Data : Particular assigned bit ‘CTL’ is transmitted except the
                                                   Blanking period             first and the last pixel of Blanking period. / Others are Low fixed.
                 TLn +/-    6 5 4 3 2 1 0   6   5  4   3  2   1  0   6 5 4 3 2 1   0  6 5  4   3  2  1  0  6   5  4   3  2   1  0   6 5 4 3  2 1  0
               n=A,B,D,E
 THCV233         TLC +/-    X V H 3 2 1 0  X    V  H   3  2   1  0  X  V H 3 2 1   0  X V  H   3  2  1  0 X    V  H   3  2   1  0  X  V H 3  2 1  0
    input
               TLCLK +/-
                                           tTALN                                                          tTALN
                  DEIN
                (CMOS)
                                                    Indefinite region                                              Indefinite region
                 RLn +/-    6 5 4 3 2 1 0   6   5  4   3  2   1  0   6 5 4 3 2 1   0  6 5  4   3  2  1  0  6   5  4   3  2   1  0   6 5 4 3  2 1  0
               n=A,B,D,E
 THCV234        RLC +/-     H V H 3 2 1 0  L    V  H   3  2   1  0  L  V H 3 2 1   0  L V  H   3  2  1  0 H    V  H   3  2   1  0  H  V H 3  2 1  0
   output
               RLCLK +/-
                                               tRALN                                                          tRALN
                                             Typ;5tTCIP/7                                                   Typ;5tTCIP/7
                DEOUT
                (CMOS)
                                                      ±3/7tTCIP                                                       ±3/7tTCIP
                         Figure 5 Data bit and control bit transmission when DE is from DEIN
Copyright©2018 THine Electronics, Inc.                                                                                   THine Electronics, Inc.
                                                                                                                                          Security E
                                                                    10/34


THCV233-THCV234_Rev.3.10_E
Color depth or data width setting function (COL)
 COL pin enables to select data width. E-ch. (TLE-/+ and RLE-/+) is disable with COL=H.
                                       Table 5 Data Width Setting Function
                      COL         Mode Function
                        L         32bit-Data width
                        H         24bit-Data width
Operation mode function of THCV233 (MODE[1:0])
 MODE[1:0] pins select data transfer mode of THCV233 as Table 2.
                             Table 6 Operation Mode Setting Function for THCV233
                   MODE[1:0] Operation mode
                        LL         Single-in / Distribution Dual-out
                        LH         Single-in / Single-out
                        HL         Single-in / Dual-out
                       HH          Reserved (forbidden)
Operation mode function of THCV234 (MODE[1:0])
 MODE[1:0] pins select data transfer mode of THCV234 as Table 2.
                             Table 7 Operation Mode Setting Function for THCV234
                   MODE[1:0] Operation mode
                        LL         Dual-in / Selected single-out (Lane 0)
                        LH         Dual-in / Single-out
                        HL         Dual-in / Selected single-out (Lane 1)
                       HH          Single-in /Single-out
Copyright©2018 THine Electronics, Inc.                                                  THine Electronics, Inc.
                                                                                                    Security E
                                                       11/34


THCV233-THCV234_Rev.3.10_E
Multiple-chip configuration total Rx side LOCKN indicator (DGLOCK)
 In order to reduce the number of cables needed for HTPDN and LOCKN in multiple-Rx chip configuration,
THCV234 is equipped with the DGLOCK pin. When all the DGLOCK pins are connected as in Figure 6, the
connected Rx chips can share the CDR lock status, making all the Rx chips in the same operation status.
                                                            HTPDN
                                                                              HTPDN
                                                            LOCKN
                                                                              LOCKN
                                                            RX0P/N                  THCV234
          V-by-One®
              HS                                            RX1P/N
                                                                               DGLOCK
          Transmitter                                       RX2P/N
                                                            RX3P/N
                                                                       Open
                                                                              HTPDN
                                                                       Open
                                                                              LOCKN
                                                                                    THCV234
                                                                               DGLOCK
                            Figure 6 Usage of DGLOCK in multiple-Rx configuration
Copyright©2018 THine Electronics, Inc.                                                    THine Electronics, Inc.
                                                                                                        Security E
                                                    12/34


THCV233-THCV234_Rev.3.10_E
LVDS Mapping
 LVDS data (video data, control data, DE) are mapped as Figure 7. TLC[6] is special bit for DE(data enable), and
TLC[5:4] are for control data bits and the other bits are for video data. Among video data there are special
assigned bit ‘CTL’ are defined for the data transmission under DE=low condition.
 The number of LVDS channel depends on color depth mode(COL).
 TLD[6] is not available in 24bit Data-width mode.
               Vdiff = (TLCLK +) - (TLCLK-)                             Vdiff = 0V
                                                                                        tTCIP
     Data width         previous cycle           current cycle                            next cycle
      32, 24
                TLA +/-        TLA2  TLA1  TLA6 TLA5  TLA4   TLA3  TLA2 TLA1  TLA0 TLA6    TLA5 TLA4  TLA3 TLA2  TLA1
                TLB +/-        TLB2  TLB1  TLB6 TLB5  TLB4   TLB3  TLB2 TLB1  TLB0 TLB6    TLB5 TLB4  TLB3 TLB2  TLB1
                                           TLC6 TLC5  TLC4                         TLC6    TLC5 TLC4
                TLC +/-        TLC2 TLC1
                                           (DE)  (V)   (H)
                                                            TLC3   TLC2 TLC1  TLC0
                                                                                   (DE)     (V)  (H)
                                                                                                      TLC3 TLC2  TLC1
                TLD +/-        TLD2 TLD1   TLD6 TLD5  TLD4  TLD3   TLD2 TLD1  TLD0 TLD6    TLD5 TLD4  TLD3 TLD2  TLD1
                TLE +/-        TLE2  TLE1  TLE6 TLE5  TLE4   TLE3  TLE2 TLE1  TLE0 TLE6    TLE5 TLE4  TLE3 TLE2  TLE1
                                        Data Enable       Control data bit
                                    Figure 7 LVDS Data mapping timing diagram
Copyright©2018 THine Electronics, Inc.                                                               THine Electronics, Inc.
                                                                                                                 Security E
                                                           13/34


THCV233-THCV234_Rev.3.10_E
                                    Table 8 LVDS Color Data Mapping Table
     THCV233      THCV234                    COL                      Symbol defined by
        Input        Output         H (8bit)     L (10bit)              V-by-One® HS
       TLA[0]        RLA[0]            R[2]        R[4]                      D2
       TLA[1]        RLA[1]            R[3]        R[5]                      D3
       TLA[2]        RLA[2]            R[4]        R[6]                      D4
       TLA[3]        RLA[3]            R[5]        R[7]                      D5
       TLA[4]        RLA[4]            R[6]        R[8]                      D6
       TLA[5]        RLA[5]            R[7]        R[9]                      D7
       TLA[6]        RLA[6]            G[2]        G[4]                      D10
       TLB[0]        RLB[0]            G[3]        G[5]                      D11
       TLB[1]        RLB[1]            G[4]        G[6]                      D12
       TLB[2]        RLB[2]            G[5]        G[7]                      D13
       TLB[3]        RLB[3]            G[6]        G[8]                      D14
       TLB[4]        RLB[4]            G[7]        G[9]                      D15
       TLB[5]        RLB[5]          B[2]*2       B[4]*2                     D18
       TLB[6]        RLB[6]          B[3]*2       B[5]*2                     D19
       TLC[0]       RLC[0]           B[4]*2       B[6]*2                     D20
       TLC[1]       RLC[1]           B[5]*2       B[7]*2                     D21
       TLC[2]       RLC[2]           B[6]*2       B[8]*2                     D22
       TLC[3]       RLC[3]           B[7]*2       B[9]*2                     D23
       TLC[4]       RLC[4]          HSYNC        HSYNC                     Hsync
       TLC[5]       RLC[5]          VSYNC        VSYNC                      Vsync
       TLC[6]       RLC[6]             DE           DE                       DE
       TLD[0]       RLD[0]             R[0]        R[2]                      D0
       TLD[1]       RLD[1]             R[1]        R[3]                      D1
       TLD[2]       RLD[2]             G[0]        G[2]                      D8
       TLD[3]       RLD[3]             G[1]        G[3]                      D9
       TLD[4]       RLD[4]           B[0]*2       B[2]*2                     D16
       TLD[5]       RLD[5]           B[1]*2       B[3]*2                     D17
       TLD[6]       RLD[6]           N/A*1      CONT[1]*2*3                 D25*3
       TLE[0]        RLE[0]                       R[0]*2                     D30
       TLE[1]        RLE[1]                       R[1]*2                     D31
       TLE[2]        RLE[2]         Channel       G[0]*2                     D28
       TLE[3]        RLE[3]         Power         G[1]*2                     D29
       TLE[4]        RLE[4]          Down         B[0]*2                     D26
       TLE[5]        RLE[5]                       B[1]*2                     D27
       TLE[6]        RLE[6]                     CONT[2]*2*3                 D24*3
    *1 N/A: Not available, THCV234 output RLDn[6]=Low.
    *2 CTL bits, which are carried during DE=Low except the 1st and the last pixel
    *3 3D flags defined in the V-by-One® HS Standard are assigned to the following bit.
       V-by-One® HS Standard Packer/Unpacker D[24](3DLR) <=> LVDS T/RLE[6]
       V-by-One® HS Standard Packer/Unpacker D[25](3DEN) <=> LVDS T/RLD[6]
Copyright©2018 THine Electronics, Inc.                                             THine Electronics, Inc.
                                                                                               Security E
                                                    14/34


THCV233-THCV234_Rev.3.10_E
THCV234 LVDS Reduced swing output function (RS)
 RS controls THCV234 LVDS output swing level.
                                       Table 9 LVDS output swing level
                      RS        Output swing
                       L        Reduced swing (200mV typical)
                       H        Normal swing (350mV typical)
Copyright©2018 THine Electronics, Inc.                                 THine Electronics, Inc.
                                                                                   Security E
                                                   15/34


THCV233-THCV234_Rev.3.10_E
CML Buffer
                 THCV233                                                                     THCV234
            CAVDL         CAVDL
                                               C=75～               C=75～
                                                200nF               200nF
                  50W            50W
                                           TXnP       Zdiff=100W        RXnP
                                           TXnN                         RXnN
                                               n=0,1                                     50W       50W
                                                                                    Vterm～1.3v
                  CAGND
                    CML                                                                          CML
                Transmitter                                                                   Receiver
                Capacitor on transmitter side is mandatory, while receiver side is optional and recommended.
                                     Figure 8 High-Speed CML Buffer Scheme
Copyright©2018 THine Electronics, Inc.                                                                 THine Electronics, Inc.
                                                                                                                   Security E
                                                           16/34


THCV233-THCV234_Rev.3.10_E
Lock detect and Hot-plug function
  LOCKN and HTPDN are both open drain outputs from THCV234. Pull-up resistors are needed at THCV233
side to 3.3V. See Figure 9.
  If THCV234 is not active (power down mode (PDN=L) or powered off), HTPDN is open. Otherwise, HTPDN is
pulled down by THCV234.
  HTPDN of THCV233 side is high when THCV234 is not active or the receiver board is not connected. Then
THCV233 enters into the power down mode. When HTPDN transits from High to Low, THCV233 starts up and
transmits training pattern for link training.
  LOCKN indicates whether THCV234 is in the lock state or not. If THCV234 is in the unlock state, LOCKN is
open. Otherwise (in the lock state), it’s pulled down by THCV234.
  THCV233 keeps transmitting training pattern until LOCKN transits to Low. After training done, THCV234 sinks
current and LOCKN is Low. Then THCV233 starts transmitting normal data pattern.
                                   THCV233                3.3V              THCV234
                                                     (THCV233 side)
                                                                10kΩ
                                                  HTPDN
                                                          3.3V
                                                     (THCV233 side)
                                                                10kΩ
                                                  LOCKN
                                      Figure 9 Hot-plug and Lock Detect Scheme
No HTPDN connection option
    HTPDN connection between THCV233 and THCV234 can be omitted as an application option. In this case,
HTPDN at the Transmitter side should always be taken as Low. See Figure 10.
                                   THCV233                                  THCV234
                                                   HTPDN              HTPDN
                                                           3.3V
                                                      (THCV233 side)
                                                                 10kΩ
                                                   LOCKN
                                      Figure 10 HTPDN is not Connected Scheme
Copyright©2018 THine Electronics, Inc.                                                    THine Electronics, Inc.
                                                                                                      Security E
                                                          17/34


THCV233-THCV234_Rev.3.10_E
THCV233 Pre-emphasis function (PRE)
 Pre-emphasis can equalize severe signal degradation caused by long distance or high-speed transmission.
 PRE, select the strength of pre-emphasis.
                                          Table 10 Pre-emphasis function table
                                 PRE          Description
                                   L          without Pre-emphasis
                                   H          with 100% Pre-emphasis
Field BET Operation
 In order to help users to check validity of high speed serial lines, THCV233/THCV234 has an operation mode in
which they act as a bit error tester (BET). In this mode, THCV233 internally generates test pattern which is then
serialized onto the high speed serial line. THCV234 receives the data stream and checks bit errors.
 This "Field BET" mode is activated by setting BET= H both on THCV233 and THCV234. Pattern Generator
CLK is from LVDS-CLK and the pattern is then 8b/10b encoded, scrambled, and serialized onto the high speed
serial lines. As for THCV234, the internal test pattern check circuit gets enabled and reports result on DEOUT pin.
The DEOUT pin goes LOW whenever bit errors occur, or it stays HIGH when there is no bit error. Refer to Figure
11. User can select 2 kinds of check result, “Latched-result” or “NOT latched result”. The latch is reset by setting
RS=L.
                             Table 11 THCV233-234 Field BET operation pin settings
                      THCV233          THCV234                          Condition
                        BET         BET          RS           Operation        Output Latch select
                          L          L             -      Normal Operation              -
                         H           H            L                            NOT latched result
                                                         FieldBET Operation
                         H           H            H                               Latched result
                                          Table 12 THCV234 Field BET result
                                          DEOUT               Output
                                             L          Bit error occurred
                                             H               No error
                         THCV233                                            THCV234
    LVDS-CLK                                                                    Test
                               Test Pattern
                                                                               Pattern
                                Generator                                                           DEOUT
                                                                              Checker
                                                                                                               Test Point
                                                                                                                 for
                                                                                                               Field BET
                                 BET=H                                        BET=H
                                                                                          Latch select
                                           Figure 11 Field BET Configuration
Copyright©2018 THine Electronics, Inc.                                                         THine Electronics, Inc.
                                                                                                           Security E
                                                          18/34


THCV233-THCV234_Rev.3.10_E
8. Absolute Maximum Ratings
                                  Table 13 THCV233 Absolute Maximum Ratings
                            Parameter                        Symbol   Min.      Typ.         Max.       Units
  1.8v Supply Voltage（CAVDL,CPVDL,VDD）                        VDL     -0.3        -          +2.1         V
  3.3v Supply Voltage(LAVDH)                                  VDH     -0.3        -          +4.0         V
  CMOS Input Voltage                                           -      -0.3        -        VDH+0.3        V
  LVDS Receiver Input Voltage                                  -      -0.3        -        VDH+0.3        V
  CML Transmitter Output Voltage                               -      -0.3        -        VDL+0.3        V
  Output Current                                               -      -50         -           50         mA
  Storage Temperature                                          -      -55         -          +125        °C
  Junction Temperature                                         -        -         -          +125        °C
  Reflow Peak Temperature/Time                                 -        -         -       +260/10sec     °C
  Maximum Power Dissipation @＋25°C                             -        -         -           3.2         W
                                  Table 14 THCV234 Absolute Maximum Ratings
                            Parameter                        Symbol   Min.      Typ.         Max.       Units
  1.8v Supply Voltage(CAVDL,VDD)                              VDL     -0.3        -          +2.1         V
  3.3v Supply Voltage(LAVDH)                                  VDH     -0.3        -          +4.0         V
  CMOS Input Voltage                                           -      -0.3        -        VDH+0.3        V
  CML Receiver Input Voltage                                   -      -0.3        -        VDL+0.3        V
  LVDS Transmitter Output Voltage                              -      -0.3        -        VDH+0.3        V
  Output Current                                               -      -30         -           30         mA
  Storage Temperature                                          -      -55         -          +125        °C
  Junction Temperature                                         -        -         -          +125        °C
  Reflow Peak Temperature/Time                                 -        -         -       +260/10sec     °C
  Maximum Power Dissipation @＋25°C                             -        -         -           3.2         W
  “Absolute Maximum Ratings” are those values beyond which the safety of the device can not be guaranteed.
They are not meant to imply that the device should be operated at these limits. The tables of “Electrical
Characteristics” specify conditions for device operation.
Copyright©2018 THine Electronics, Inc.                                                THine Electronics, Inc.
                                                                                                  Security E
                                                       19/34


THCV233-THCV234_Rev.3.10_E
9. Operating Conditions
 There are two types of operating temperature ranges as shown below.
          1. From 0°C to 70°C
          2. From -40°C to 105°C
 Details are shown in the table below.
                            Table 15 THCV233 Operating Conditions (0°C≤TMP≤70°C)
                           Parameter                                  Symbol          Min.        Typ.        Max.       Units
 1.8v Supply Voltage（CAVDL,CPVDL,VDD）                                  VDL           1.62         1.80        1.98         V
 3.3v Supply Voltage(LAVDH)                                            VDH           3.00         3.30        3.60         V
 Operating Temperature                                                 TMP             0            -          70         °C
                          Table 16 THCV233 Operating Conditions (-40°C≤TMP≤105°C)
                           Parameter                                  Symbol          Min.        Typ.        Max.       Units
                                                                                              (1)
 1.8v Supply Voltage（CAVDL,CPVDL,VDD）                                  VDL       1.62 or 1.70     1.80        1.98         V
 3.3v Supply Voltage(LAVDH)                                            VDH           3.00         3.30        3.60         V
 Operating Temperature                                                 TMP            -40           -         105         °C
                            Table 17 THCV234 Operating Conditions (0°C≤TMP≤70°C)
                           Parameter                                  Symbol          Min.        Typ.        Max.       Units
 1.8v Supply Voltage（CAVDL,CPVDL,VDD）                                  VDL           1.62         1.80        1.98         V
 3.3v Supply Voltage(LAVDH)                                            VDH           3.00         3.30        3.60         V
 Operating Temperature                                                 TMP             0            -          70         °C
                          Table 18 THCV234 Operating Conditions (-40°C≤TMP≤105°C)
                           Parameter                                  Symbol          Min.        Typ.        Max.       Units
 1.8v Supply Voltage（CAVDL,CPVDL,VDD）                                  VDL           1.70         1.80        1.98         V
 3.3v Supply Voltage(LAVDH)                                            VDH           3.00         3.30        3.60         V
 Operating Temperature                                                 TMP            -40           -         105         °C
  (1) Maximum value of LVDS CLK Frequency depends on minimum value of VDL. Refer to Table 1.
Copyright©2018 THine Electronics, Inc.                                                                 THine Electronics, Inc.
                                                                                                                   Security E
                                                           20/34


THCV233-THCV234_Rev.3.10_E
10. Electrical Specifications
DC Specifications
                              Table 19 THCV233 and THCV234 3.3V CMOS DC Specifications
      Symbol                     Parameter                   Conditions  Min.           Typ.         Max.       Units
 VIH         High Level Input Voltage                 I,BPU               2.1            -           VDH          V
 VIL         Low Level Input Voltage                  I,BPU                 0            -            0.7         V
 VOH         High Level Output Voltage                O IOH=-8mA          2.4            -           VDH          V
                                                      O IOL=8mA             -            -            0.4         V
 VOL         Low Level Output Voltage
                                                      O,BPU IOL=4mA         -            -            0.4         V
 IIH         Input Leak Current High                  VIN=VDH             -10            -           +10         uA
 IIL         Input Leak Current Low                   VIN=GND             -10            -           +10         uA
                                         Table 20 THCV233 LVDS, CML DC Specifications
      Symbol                     Parameter                   Conditions  Min.           Typ.         Max.       Units
 VTTH        LVDS Differential Input High Threshold   -                     -            -           100         mV
 VTTL        LVDS Differential Input Low Threshold    -                  -100            -             -         mV
                                                      TLx+/-=VDH, PDN=L
 ITIH        LVDS Input Leak Current High                                   -            -           ±10         uA
                                                      x=A~E,CLK
                                                      TLx+/-=GND, PDN=L
 ITIL        LVDS Input Leak Current Low                                    -            -           ±10         uA
                                                      x=A~E,CLK
 RTIN        LVDS Differential Input Resistance       PDN=L                80           100          120          Ω
 VTOD        CML Differential Mode Output Voltage     -                   200           300          400         mV
                                                      PRE=L                 -            0             -          %
 PRE         CML Pre-emphasis Level
                                                      PRE=H                80           100          120          %
                                                      PRE=L                          VDL-VTOD                    mV
 VTOC        CML Common Mode Output Voltage
                                                      PRE=H                         VDL-2×VTOD                   mV
 ITOH        CML Output Leak Current High             PDN=L                 -            -           ±10         uA
 ITOS        CML Output Short Circuit Current         VDL=1.8V            -90            -             -         mA
                                         Table 21 THCV234 LVDS, CML DC Specifications
      Symbol                     Parameter                   Conditions  Min.           Typ.         Max.       Units
 VRTH        CML Differential Input High Threshold    -                     -            -            50         mV
 VRTL        CML Differential Input Low Threshold     -                   -50            -             -         mV
                                                      PDN=L, RXnP/N=VDL
 IRIH        CML Input Leak Current High                                    -            -           ±10         uA
                                                      n=0,1
                                                      PDN=L, RXnP/N=GND
 IRIL        CML Input Leak Current Low                                     -            -           ±10         uA
                                                      n=0,1
 IRRIH       CML Input Current High                   RXnP/N=VDL, n=0,1     -            -             2         mA
 IRRIL       CML Input Current Low                    RXnP/N=GND, n=0,1    -6            -             -         mA
 RRIN        CML Differential Input Resistance        -                    80           100          120          Ω
             LVDS Differential Mode Output Voltage
                                                      RL=100Ω, RS=H       250           350          450         mV
              (Normal Swing)
 VROD
             LVDS Differential Mode Output Voltage
                                                      RL=100Ω, RS=L       100           200          300         mV
              (Reduced Swing)
             Change in VROD between
 ΔVROD                                                RL=100Ω               -            -            35         mV
             Complementary Output States
 VROC        LVDS Common Mode Output Voltage          RL=100Ω           1.125          1.25         1.375         V
             Change in VROC between
 ΔVROC                                                RL=100Ω               -            -            35         mV
             Complementary Output States
 IROS        LVDS Output Short Circuit Current        RLx+/-=GND          -30            -             -         mA
                                                      PDN=L,
 IROZ        LVDS Output TRI-STATE Current            RLx+/-=GND, VDH       -            -           ±10         uA
                                                      x=A~E,CLK
Copyright©2018 THine Electronics, Inc.                                                         THine Electronics, Inc.
                                                                                                           Security E
                                                               21/34


THCV233-THCV234_Rev.3.10_E
Supply Currents
                                               Table 22 THCV233 Supply Currents
    Symbol                    Parameter                           Conditions              Min.             Typ.       Max.       Units
                                                         SiSo 10bit, PRE=H
                                                                                            -               -         150         mA
                                                         PDN=H
           Transmitter Supply Current for VDL            SiDo 10bit, PRE=H
 ITCCW_M                                                                                    -               -         185         mA
           (Worst Case Pattern as shown in Figure 12)    PDN=H
                                                         SiDDo 10bit, PRE=H
                                                                                            -               -         225         mA
                                                         PDN=H
                                                         SiSo 10bit, PRE=H
                                                                                            -               -         12          mA
                                                         PDN=H
           Transmitter Supply Current for VDH            SiDo 10bit, PRE=H
 ITCCW33_M                                                                                  -               -         12          mA
           (Worst Case Pattern as shown in Figure 12)    PDN=H
                                                         SiDDo 10bit, PRE=H
                                                                                            -               -         12          mA
                                                         PDN=H
           Transmitter Power Down                        PDN=L
 ITCCS                                                                                      -               -         170         uA
           Supply Current                                All Inputs =Fixed LorH
                                               Table 23 THCV234 Supply Currents
    Symbol                    Parameter                           Conditions              Min.             Typ.       Max.       Units
                                                         SiSo 10bit, PDN=H                  -               -         90          mA
           Receiver Supply Current for VDL
 IRCCW_M                                                 DiSo 10bit, PDN=H                  -               -         90          mA
           (Worst Case Pattern as shown in Figure 12)
                                                         DiSSo 10bit, PDN=H                 -               -         90          mA
                                                         SiSo 10bit, P PDN=H                -               -         90          mA
           Receiver Supply Current for VDH
 IRCCW33_M                                               DiSo 10bit, PDN=H                  -               -         90          mA
           (Worst Case Pattern as shown in Figure 12)
                                                         DiSSo 10bit, PDN=H                 -               -         90          mA
           Receiver Power Down                           PDN=L
 IRCCS                                                                                      -               -         150         uA
           Supply Current                                All Inputs =Fixed LorH
                    Vdiff = (TLCLK +) - (TLCLK -)                              Vdiff = 0V
                                                                                              tTCIP
                             previous cycle           current cycle                             next cycle
                     TLA +/-
                     TLB +/-
                     TLC +/-                      H                                       H
                     TLD +/-
                     TLE +/-
                                              Data Enable        Control bit
                                                    Figure 12 Worst Case Pattern
Copyright©2018 THine Electronics, Inc.                                                                          THine Electronics, Inc.
                                                                                                                            Security E
                                                                    22/34


THCV233-THCV234_Rev.3.10_E
Switching Characteristics
                                    Table 24 DE signal (TLC[6] / DEIN) Input Requirement
     Symbol                    Parameter                       Conditions      Min.        Typ.          Max.       Units
 tDEH       DE=High Duration                            -                    2×tTCIP        -              -         sec
                                                        SiSo, SiDDo          2×tTCIP        -              -         sec
 tDEL       DE=Low Duration
                                                        SiDo                 4×tTCIP        -              -         sec
                              Table 25 THCV233 Switching Characteristics (0°C≤TMP≤70°C)
     Symbol                    Parameter                       Conditions      Min.        Typ.          Max.       Units
                                                        COL=H, Si/So            10           -           111          ns
                                                        COL=H, Si/DDo           10           -            50          ns
 tTCIP      TLCLK Period                                COL=H, Si/Do            10           -            25          ns
                                                        COL=L, Si/So          11.76          -           111          ns
                                                        COL=L, Si/DDo         11.76          -            50          ns
                                                        COL=L, Si/Do          11.76          -            25          ns
 tTCIH      LVDS Differential Clock High Time           -                   2×tTCIP/7   4×tTCIP/7     5×tTCIP/7       ns
 tTCIL      LVDS Differential Clock Low Time            -                   2×tTCIP/7   3×tTCIP/7     5×tTCIP/7       ns
                                                        tTCIP=75MHz            -440          -           440          ps
 tSK        LVDS Receiver Skew Margin                   tTCIP=85MHz            -390          -           390          ps
                                                        tTCIP=100MHz           -330          -           330          ps
 tTIP1      LVDS Input Data Position1                   -                      -tSK         0            +tSK         ns
 tTIP0      LVDS Input Data Position0                   -                  tTCIP/7-tSK   tTCIP/7     tTCIP/7+tSK      ns
 tTIP6      LVDS Input Data Position2                   -                 2×tTCIP/7-tSK 2×tTCIP/7   2×tTCIP/7+tSK     ns
 tTIP5      LVDS Input Data Position3                   -                 3×tTCIP/7-tSK 3×tTCIP/7   3×tTCIP/7+tSK     ns
 tTIP4      LVDS Input Data Position4                   -                 4×tTCIP/7-tSK 4×tTCIP/7   4×tTCIP/7+tSK     ns
 tTIP3      LVDS Input Data Position5                   -                 5×tTCIP/7-tSK 5×tTCIP/7   5×tTCIP/7+tSK     ns
 tTIP2      LVDS Input Data Position6                   -                 6×tTCIP/7-tSK 6×tTCIP/7   6×tTCIP/7+tSK     ns
 tTALN      LVDS-ALNIN timing tolerance                 -                         0          -        3×tTCIP/7       ns
 tTRF       CML Output Rise and Fall Time(20%-80%)      -                       50           -           150          ps
 tTOSK      CML Lane0/1 Output Inter Pair Skew          -                        -2          -             2          UI
 tTCD       Input Clock to Output Data Delay            SiDDo 10bit 85MHz     143.4          -          150.2         ns
 tTLH       VDL On to VDH On Delay                      -                         0          -             -          ns
 tTPD       Power On to PDN High Delay                  -                         0          -             -          ns
 tTPDL      PDN Low Pulse Width                         -                         1          -             -         ms
 tTPLL0     PDN High to CML Output Delay                -                         -          -            10         ms
 tTPLL1     PDN Low to CML Output High Fix Delay        -                         -          -            20          ns
 tTNP0      LOCKN High to Training Pattern Output Delay -                         -          -            10         ms
 tTNP1      LOCKN Low to Data Pattern Output Delay      -                         -          -            10         ms
Copyright©2018 THine Electronics, Inc.                                                            THine Electronics, Inc.
                                                                                                                Security E
                                                                 23/34


THCV233-THCV234_Rev.3.10_E
                           Table 26 THCV233 Switching Characteristics (-40°C≤TMP≤105°C)
 Symbol    Parameter                              Conditions             Min.        Typ.          Max.       Units
                                                  COL=H, Si/So            10          -            111          ns
                                                  COL=H, Si/DDo           10          -             50          ns
                                                  COL=H, Si/Do            10          -             25          ns
                                                  COL=L, Si/So
                                                                        13.33         -            111          ns
                                                  VDL=1.62V~1.98V
                                                  COL=L, Si/DDo
                                                                        13.33         -             50          ns
                                                  VDL=1.62V~1.98V
 tTCIP     TLCLK Period                           COL=L, Si/Do
                                                                        13.33         -             25          ns
                                                  VDL=1.62V~1.98V
                                                  COL=L, Si/So
                                                                        12.35         -            111          ns
                                                  VDL=1.7V~1.98V
                                                  COL=L, Si/DDo
                                                                        12.35         -             50          ns
                                                  VDL=1.7V~1.98V
                                                  COL=L, Si/Do
                                                                        12.35         -             25          ns
                                                  VDL=1.7V~1.98V
 tTCIH     LVDS Differential Clock High Time      -                   2×tTCIP/7   4×tTCIP/7     5×tTCIP/7       ns
 tTCIL     LVDS Differential Clock Low Time       -                   2×tTCIP/7   3×tTCIP/7     5×tTCIP/7       ns
                                                  tTCIP=75MHz            -440         -            440          ps
 tSK       LVDS Receiver Skew Margin              tTCIP=85MHz            -390         -            390          ps
                                                  tTCIP=100MHz           -330         -            330          ps
 tTIP1     LVDS Input Data Position1              -                      -tSK         0            +tSK         ns
 tTIP0     LVDS Input Data Position0              -                  tTCIP/7-tSK   tTCIP/7     tTCIP/7+tSK      ns
 tTIP6     LVDS Input Data Position2              -                 2×tTCIP/7-tSK 2×tTCIP/7   2×tTCIP/7+tSK     ns
 tTIP5     LVDS Input Data Position3              -                 3×tTCIP/7-tSK 3×tTCIP/7   3×tTCIP/7+tSK     ns
 tTIP4     LVDS Input Data Position4              -                 4×tTCIP/7-tSK 4×tTCIP/7   4×tTCIP/7+tSK     ns
 tTIP3     LVDS Input Data Position5              -                 5×tTCIP/7-tSK 5×tTCIP/7   5×tTCIP/7+tSK     ns
 tTIP2     LVDS Input Data Position6              -                 6×tTCIP/7-tSK 6×tTCIP/7   6×tTCIP/7+tSK     ns
 tTALN     LVDS-ALNIN timing tolerance            -                         0         -          3tTCIP/7       ns
 tTRF      CML Output Rise and Fall Time(20%-80%) -                       50          -            150          ps
 tTOSK     CML Lane0/1 Output Inter Pair Skew     -                        -2         -              2          UI
 tTCD      Input Clock to Output Data Delay       SiDDo 10bit 85MHz     143.4         -           150.2         ns
 tTLH      VDL On to VDH On Delay                 -                         0         -              -          ns
 tTPD      Power On to PDN High Delay             -                         0         -              -          ns
 tTPDL     PDN Low Pulse Width                    -                         1         -              -         ms
 tTPLL0    PDN High to CML Output Delay           -                         -         -             10         ms
 tTPLL1    PDN Low to CML Output High Fix Delay   -                         -         -             20          ns
           LOCKN High to Training Pattern Output
 tTNP0                                            -                         -         -             10         ms
           Delay
           LOCKN Low to Data Pattern Output
 tTNP1                                            -                         -         -             10         ms
           Delay
Copyright©2018 THine Electronics, Inc.                                                      THine Electronics, Inc.
                                                                                                          Security E
                                                           24/34


THCV233-THCV234_Rev.3.10_E
                               Table 27 THCV234 Switching Characteristics (0°C≤TMP≤70°C)
     Symbol                     Parameter                   Conditions      Min.         Typ.          Max.       Units
                                                     COL=H                  333       tTCIP/30         3704         ps
 tRBIT      Unit Interval
                                                     COL=L                  294       tTCIP/40         2778         ps
 tRISK      CML Lane0/1 Input Inter Pair Skew Margin -                        -           -             15          UI
 tRLVT      LVDS Differential Output Transition Time -                        -          0.6            1.5         ns
 tROP1      LVDS Output Data Position1               SiSo 10bit 85MHz       -0.2          0             0.2         ns
 tROP0      LVDS Output Data Position0               SiSo 10bit 85MHz   tTCIP/7-0.2    tTCIP/7     tTCIP/7+0.2      ns
 tROP6      LVDS Output Data Position6               SiSo 10bit 85MHz  2×tTCIP/7-0.2 2×tTCIP/7    2×tTCIP/7+0.2     ns
 tROP5      LVDS Output Data Position5               SiSo 10bit 85MHz  3×tTCIP/7-0.2 3×tTCIP/7    3×tTCIP/7+0.2     ns
 tROP4      LVDS Output Data Position4               SiSo 10bit 85MHz  4×tTCIP/7-0.2 4×tTCIP/7    4×tTCIP/7+0.2     ns
 tROP3      LVDS Output Data Position3               SiSo 10bit 85MHz  5×tTCIP/7-0.2 5×tTCIP/7    5×tTCIP/7+0.2     ns
 tROP2      LVDS Output Data Position2               SiSo 10bit 85MHz  6×tTCIP/7-0.2 6×tTCIP/7    6×tTCIP/7+0.2     ns
 tRALN      LVDS-ALNOUT timing accuracy              -                   2×tTCIP/7   5×tTCIP/7       8tTCIP/7       ns
 tRDC       Input Data to Output Clock Delay         SiSo 10bit        808×tRBIT+8        -      808×tRBIT+14.5     ns
 tRLH       VDL On to VDH On Delay                   -                       0            -              -          ns
 tRPD       Power On to PDN High Delay               -                       0            -              -          ns
 tRPDL      PDN Low Pulse Width                      -                      1.0           -              -         ms
 tRHPD0     PDN High to HTPDN Low Delay              -                        -           -              1          us
 tRHPD1     PDN Low to HTPDN High Delay              -                        -           -              1          us
            Training Pattern Input to LOCKN Low
 tRPLL0                                              -                        -           -             10         ms
            Delay
 tRPLL1     PDN Low to LOCKN High Delay              -                        -           -             10          us
 tRLCK0     LOCKN Low to LVDS Output Delay           -                        -           -              1         ms
 tRLCK1     LOCKN High to LVDS HighZ Delay           -                        -           -              0          ns
                            Table 28 THCV234 Switching Characteristics (-40°C≤TMP≤105°C)
     Symbol                     Parameter                   Conditions      Min.         Typ.          Max.       Units
                                                     COL=H                  351       tTCIP/30         3704         ps
 tRBIT      Unit Interval
                                                     COL=L                  351       tTCIP/40         2778         ps
 tRISK      CML Lane0/1 Input Inter Pair Skew Margin -                        -           -             15          UI
 tRLVT      LVDS Differential Output Transition Time -                        -          0.6            1.5         ns
 tROP1      LVDS Output Data Position1               SiSo 10bit 85MHz       -0.2          0             0.2         ns
 tROP0      LVDS Output Data Position0               SiSo 10bit 85MHz   tTCIP/7-0.2    tTCIP/7     tTCIP/7+0.2      ns
 tROP6      LVDS Output Data Position6               SiSo 10bit 85MHz  2×tTCIP/7-0.2 2×tTCIP/7    2×tTCIP/7+0.2     ns
 tROP5      LVDS Output Data Position5               SiSo 10bit 85MHz  3×tTCIP/7-0.2 3×tTCIP/7    3×tTCIP/7+0.2     ns
 tROP4      LVDS Output Data Position4               SiSo 10bit 85MHz  4×tTCIP/7-0.2 4×tTCIP/7    4×tTCIP/7+0.2     ns
 tROP3      LVDS Output Data Position3               SiSo 10bit 85MHz  5×tTCIP/7-0.2 5×tTCIP/7    5×tTCIP/7+0.2     ns
 tROP2      LVDS Output Data Position2               SiSo 10bit 85MHz  6×tTCIP/7-0.2 6×tTCIP/7    6×tTCIP/7+0.2     ns
 tRALN      LVDS-ALNOUT timing accuracy              -                   2×tTCIP/7   5×tTCIP/7      8×tTCIP/7       ns
 tRDC       Input Data to Output Clock Delay         SiSo 10bit        808×tRBIT+8        -      808×tRBIT+14.5     ns
 tRLH       VDL On to VDH On Delay                   -                       0            -              -          ns
 tRPD       Power On to PDN High Delay               -                       0            -              -          ns
 tRPDL      PDN Low Pulse Width                      -                      1.0           -              -         ms
 tRHPD0     PDN High to HTPDN Low Delay              -                        -           -              1          us
 tRHPD1     PDN Low to HTPDN High Delay              -                        -           -              1          us
            Training Pattern Input to LOCKN Low
 tRPLL0                                              -                        -           -             10         ms
            Delay
 tRPLL1     PDN Low to LOCKN High Delay              -                        -           -             10          us
 tRLCK0     LOCKN Low to LVDS Output Delay           -                        -           -              1         ms
 tRLCK1     LOCKN High to LVDS HighZ Delay           -                        -           -              0          ns
Copyright©2018 THine Electronics, Inc.                                                         THine Electronics, Inc.
                                                                                                              Security E
                                                              25/34


THCV233-THCV234_Rev.3.10_E
11. AC Timing Diagrams and Test Circuits
LVDS Input Switching Characteristics
                      Vdiff = (TLCLK+) - (TLCLK-)                               Vdiff = 0V
                                                                                               tTCIP
                     Vdiff = (TLx +) - (TLx -)    TLx6 TLx5   TLx4  TLx3   TLx2   TLx1   TLx0 TLx6  TLx5 TLx4  TLx3  TLx2 TLx1
                            x=A,B,C,D,E
                                                             tTIP1
                                                             tTIP0
                                                             tTIP6
                                                             tTIP5
                                                             tTIP4
                                                             tTIP3
                                                             tTIP2
                                                                                       tTCIH               tTCIL
                     Vdiff = (TLCLK +) - (TLCLK -)                              Vdiff = 0V
                                        Figure 13 LVDS Input Switching Timing Diagrams
  Vdiff = (TLCLK0+) – (TLCLK0-)
                                           DE               DE                  DE                 DE               DE            DE
    Vdiff = (TLC0+) – (TLC0-)
                                                                         tDEH                                 tDEL
                                                 Figure 14 DE period requirement
Copyright©2018 THine Electronics, Inc.                                                                               THine Electronics, Inc.
                                                                                                                                 Security E
                                                                   26/34


THCV233-THCV234_Rev.3.10_E
LVDS Output Switching Characteristics
                                                           tROP2
                                                           tROP3
                                                           tROP4
                                                           tROP5
                                                           tROP6
                                                           tROP0
                                                           tROP1
               Vdiff = (RLx +) - (RLx-)         RLx6  RLx5   RLx4   RLx3 RLx2  RLx1   RLx0 RLx6  RLx5 RLx4 RLx3  RLx2 RLx1
               Vdiff = (RLCLK +) - (RLCLK-)                                   Vdiff = 0V
                       x=A,B,C,D,E                                                           tTCIP
                                   Figure 15 LVDS Output Switching Timing Diagrams
                                      RLx+
                                                       5pF
                                                                     RL=100W
                                      RLx-
                                 x=A,B,C,D,E
                                                                 80%
                         Vdiff = (RLx +) - (RLx-)
                                                             20%
                                                     tRLVT                                  tRLVT
                        Figure 16 LVDS Output Switching Timing Diagram and Test Circuit.
Copyright©2018 THine Electronics, Inc.                                                                          THine Electronics, Inc.
                                                                                                                            Security E
                                                                   27/34


THCV233-THCV234_Rev.3.10_E
CML Output Switching Characteristics
                                                        100nF 50W
                                     TXnP
                                                        100nF 50W
                                     TXnN
                                              < 5mm
                         n=0,1
                                                      80%
                 Vdiff = (TXnP) - (TXnN)
                                                    20%
                                               tTRF                       tTRF
                           Vdiff = (TX0P) - (TX0N)                Vdiff = 0V
                                                                   tTOSK
                           Vdiff = (TX1P) - (TX1N)                   Vdiff = 0V
                          Vdiff = (RX0 +) - (RX0-)                Vdiff = 0V
                                                                    tRISK
                          Vdiff = (RX1 +) - (RX1-)                   Vdiff = 0V
                 Figure 17 High-Speed CML Output Switching Timing Diagrams and Test Circuit
Copyright©2018 THine Electronics, Inc.                                            THine Electronics, Inc.
                                                                                              Security E
                                                        28/34


THCV233-THCV234_Rev.3.10_E
Latency Characteristics
                Vdiff = (TLCLK +) - (TLCLK -)                        Vdiff = 0V
                                                                             tTCD
                     Vdiff = (TX0 +) - (TX0-)
                                                                                          pixel 1st bit
                                                pixel 1st bit
                     Vdiff = (RX0 +) - (RX0-)
                                                                tRDC
                Vdiff = (RLCLK +) - (RLCLK -)                                   Vdiff = 0V
                                       Figure 18 THCV233 and THCV234 Latency
Copyright©2018 THine Electronics, Inc.                                                                  THine Electronics, Inc.
                                                                                                                    Security E
                                                              29/34


THCV233-THCV234_Rev.3.10_E
Lock and Unlock Sequence
                              1.62V
                       VDL               Power On
                                           3.0V
                                     tTLH
                       VDH                    Power On
                    TLCLK +/-
                       TLx +/-                                  Data Pattern
    THCV233          HTPDN          Low-level
                                            tTPD                                                                      tTPDL
                       PDN
                     LOCKN
                                                  tTPLL0    tTNP1                            tTNP0                  tTPLL1
                     TX0P/N        Fix to VDL            CDR Training ALN Training   Normal     CDR Training  Normal
                                                           pattern       pattern     pattern       pattern    pattern
                      x=A,B,C,D,E
                              1.62V
                       VDL               Power On
                                           3.0V
                                     tRLH
                       VDH                    Power On
                                            tRPD                                                                       tRPDL
                       PDN
                                                tRHPD0                                                         tRHPD1
                     HTPDN
    THCV234          RX0P/N                                CDR Training ALN Training             Normal
                                                             pattern       pattern               pattern
                                                           tRPLL0                                                  tRPLL1
                     LOCKN
                                                                       tRLCK0                                          tRLCK1
                     RLCLK +/-             High Z
                     RLx +/-               High Z                                                Valid Data
                                                                                                   Pattern
                      x=A,B,C,D,E
                             Figure 19 THCV233 and THCV234 Lock/Unlock Sequence
 VDH must not precedes VDL, while tTLH and tRLH min. is 0sec; therefore, VDL/H can be at the same time.
tTPD and tRPD minimum is 0sec; therefore, PDN can be applied at the same time as VDL and VDH.
tTPLL0 is the time from “both PDN=High and HTPDN=Low“ moment to Training pattern ignition.
HTPDN could transit from High to Low under PDN=High condition at THCV233, which is different from what
Figure 19 indicates but is natural situation.
Copyright©2018 THine Electronics, Inc.                                                                       THine Electronics, Inc.
                                                                                                                           Security E
                                                               30/34


THCV233-THCV234_Rev.3.10_E
Note
1)LVDS input pin connection
 When LVDS line is not driven from the previous device, the line is pulled up to 3.3V internally in
THCV233.This can cause violation of absolute maximum ratings to the previous LVDS Tx device whose
operating condition is lower voltage power supply than 3.3V. This phenomenon may happen at power on phase of
the whole system including THCV233. One solution for this problem is PDN=L control during no LVDS input
period because pull-up resistors are cut off at power down state.
                        LVDS Tx side PCB                          LVDS Rx side PCB
                                         Low VDD                       VDD
                                                                                      THCV233
                                          LVDS Tx
                                             or
                                          LVDS Tx
                                         integrated
                                           device
                                                                             LVDS input buffer
                                                                       Internal circuit of THCV233
2)Power On Sequence
 Do not apply VDH before VDL. VDL and VDH can be applied at the same time.
3)Data Input Sequence
 Don’t input TLCLK+/- before THCV233 is on in order to keep absolute maximum ratings.
4)Cable Connection and Disconnection
 Don’t connect and disconnect the LVDS cable, when the power is supplied to the system.
5)GND Connection
 Connect the each GND of the PCB which Transmitter, Receiver and THCV233-234 on it.
 It is better for EMI reduction to place GND cable as close to LVDS cable as possible.
6)Low Input Pulse into PDN Period Requirement
 Don’t Input Low Pulse within 1msec into PDN.
Copyright©2018 THine Electronics, Inc.                                                             THine Electronics, Inc.
                                                                                                               Security E
                                                        31/34


THCV233-THCV234_Rev.3.10_E
7)Multiple device connection
 HTPDN and LOCKN signals are supposed to be connected proper for their purpose like the following figure.
HTPDN should be from just one Rx to multiple Tx because its purpose is only ignition of all Tx.
LOCKN should be connected so as to indicate that all Rx CDR become ready to receive normal operation data.
LOCKN of Tx side can be simply split to multiple Tx.
THCV234 DGLOCK connection is appropriate for multiple Rx use.
 Also possible time difference of internal processing time (p.23 to 24 THCV233 tTCD and p.25 THCV234 tRDC)
on multiple data stream must be accommodated and compensated by the following destination device connected
to multiple THCV234, which may have internal FIFO.
                          THCV233                                                    THCV234
                clkin.1                                                                          clkout.1
                           HTPDN                                                      HTPDN                 FIFO
                           LOCKN                                                      LOCKN
                                                                                     DGLOCK
       Source                                                                                             Destination
                     Ex. synchronized                                           Time diff. comes up
       Device                                                                                              Device
                          THCV233                                                    THCV234
                           HTPDN                                                      HTPDN
                                                                                                            FIFO
                clkin.2    LOCKN                                                      LOCKN      clkout.2
                                                                                     DGLOCK
               Internal processing time tTCD
                                                                          Internal processing time tRDC
Copyright©2018 THine Electronics, Inc.                                                          THine Electronics, Inc.
                                                                                                              Security E
                                                        32/34


THCV233-THCV234_Rev.3.10_E
Package
                                                                                         0.85
                                                 7.00                                    0.65
                                                                                                          0.20
                                                                                                          0.025
                                                                                                          0.10
                                                                                  7.00
                            1 PIN INDEX
                                                                                                          SEATING PLANE
                                             TOP VIEW                                           SIDE VIEW
                                                 4.03
                                                         1.085
                                 13                        24
                            12                                    25
            0.125 R
            1 PIN ID                                                              4.03
             0.20 R
                                                                          1.085
             0.450
                            1                                     36
                                 48                        37
                                                 0.50
                     0.40                                              0.40
                                          0.25
                                           BOTTOM VIEW                                          Unit:mm
          Exposed PAD is GND and must be soldered to PCB.
Copyright©2018 THine Electronics, Inc.                                                                     THine Electronics, Inc.
                                                                                                                       Security E
                                                          33/34


THCV233-THCV234_Rev.3.10_E
Notices and Requests
1. The product specifications described in this material are subject to change without prior notice.
2. The circuit diagrams described in this material are examples of the application which may not always apply to
   the customer's design. We are not responsible for possible errors and omissions in this material. Please note if
   errors or omissions should be found in this material, we may not be able to correct them immediately.
3. This material contains our copyright, know-how or other proprietary. Copying or disclosing to third parties the
   contents of this material without our prior permission is prohibited.
4. Note that if infringement of any third party's industrial ownership should occur by using this product, we will
   be exempted from the responsibility unless it directly relates to the production process or functions of the
   product.
5. Product Application
 5.1 Application of this product is intended for and limited to the following applications: audio-video device,
   office automation device, communication device, consumer electronics, smartphone, feature phone, and
   amusement machine device. This product must not be used for applications that require extremely
   high-reliability/safety such as aerospace device, traffic device, transportation device, nuclear power control
   device, combustion chamber device, medical device related to critical care, or any kind of safety device.
 5.2 This product is not intended to be used as an automotive part, unless the product is specified as a product
   conforming to the demands and specifications of ISO/TS16949 ("the Specified Product") in this data sheet.
   THine Electronics, Inc. (“THine”) accepts no liability whatsoever for any product other than the Specified
   Product for it not conforming to the aforementioned demands and specifications.
 5.3 THine accepts liability for demands and specifications of the Specified Product only to the extent that the
   user and THine have been previously and explicitly agreed to each other.
6. Despite our utmost efforts to improve the quality and reliability of the product, faults will occur with a certain
   small probability, which is inevitable to a semi-conductor product. Therefore, you are encouraged to have
   sufficiently redundant or error preventive design applied to the use of the product so as not to have our product
   cause any social or public damage.
7. Please note that this product is not designed to be radiation-proof.
8. Testing and other quality control techniques are used to this product to the extent THine deems necessary to
   support warranty for performance of this product. Except where mandated by applicable law or deemed
   necessary by THine based on the user’s request, testing of all functions and performance of the product is not
   necessarily performed.
9. Customers are asked, if required, to judge by themselves if this product falls under the category of strategic
   goods under the Foreign Exchange and Foreign Trade Control Law.
10. The product or peripheral parts may be damaged by a surge in voltage over the absolute maximum ratings or
   malfunction, if pins of the product are shorted by such as foreign substance. The damages may cause a smoking
   and ignition. Therefore, you are encouraged to implement safety measures by adding protection devices, such
   as fuses.
THine Electronics, Inc.
sales@thine.co.jp
http://www.thine.co.jp
Copyright©2018 THine Electronics, Inc.                                                        THine Electronics, Inc.
                                                                                                           Security E
                                                         34/34


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
CEL:
 THCV233 THCV234
