
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/Vivado/2020.1/scripts/Vivado_init.tcl'
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18896
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.316 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'MainMemory' [C:/code_local/vivado/CPU/CPU.runs/synth_1/.Xil/Vivado-14076-LAPTOP-I9VVBRCK/realtime/MainMemory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MainMemory' (1#1) [C:/code_local/vivado/CPU/CPU.runs/synth_1/.Xil/Vivado-14076-LAPTOP-I9VVBRCK/realtime/MainMemory_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BR' [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/BR.v:22]
INFO: [Synth 8-6155] done synthesizing module 'BR' (2#1) [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/BR.v:22]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IR' (3#1) [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (4#1) [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/MAR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (5#1) [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/MAR.v:23]
INFO: [Synth 8-6157] synthesizing module 'MBR' [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/MBR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MBR' (6#1) [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/MBR.v:23]
INFO: [Synth 8-6157] synthesizing module 'CU' [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/CU.v:3]
	Parameter STORE bound to: 8'b00000001 
	Parameter LOAD bound to: 8'b00000010 
	Parameter ADD bound to: 8'b00000011 
	Parameter SUB bound to: 8'b00000100 
	Parameter JMPGEZ bound to: 8'b00000101 
	Parameter JMP bound to: 8'b00000110 
	Parameter HALT bound to: 8'b00000111 
	Parameter MPY bound to: 8'b00001000 
	Parameter DIV bound to: 8'b00001001 
	Parameter AND bound to: 8'b00001010 
	Parameter OR bound to: 8'b00001011 
	Parameter NOT bound to: 8'b00001100 
	Parameter SHIFTR bound to: 8'b00001101 
	Parameter SHIFTL bound to: 8'b00001110 
INFO: [Synth 8-6157] synthesizing module 'ControlMemory' [C:/code_local/vivado/CPU/CPU.runs/synth_1/.Xil/Vivado-14076-LAPTOP-I9VVBRCK/realtime/ControlMemory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ControlMemory' (7#1) [C:/code_local/vivado/CPU/CPU.runs/synth_1/.Xil/Vivado-14076-LAPTOP-I9VVBRCK/realtime/ControlMemory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'CU' (8#1) [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/CU.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/ALU.v:23]
	Parameter ADD bound to: 6'b000001 
	Parameter SUB bound to: 6'b001000 
	Parameter MPY bound to: 6'b001010 
	Parameter DIV bound to: 6'b001100 
	Parameter AND bound to: 6'b001110 
	Parameter OR bound to: 6'b010000 
	Parameter NOT bound to: 6'b010010 
	Parameter SHIFTR bound to: 6'b010100 
	Parameter SHIFTL bound to: 6'b010110 
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [C:/code_local/vivado/CPU/CPU.runs/synth_1/.Xil/Vivado-14076-LAPTOP-I9VVBRCK/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (9#1) [C:/code_local/vivado/CPU/CPU.runs/synth_1/.Xil/Vivado-14076-LAPTOP-I9VVBRCK/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'digital_tube_display' [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/digital_tube_display.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/digital_tube_display.v:67]
INFO: [Synth 8-6155] done synthesizing module 'digital_tube_display' (11#1) [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/digital_tube_display.v:25]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/TOP.v:139]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/code_local/vivado/CPU/CPU.runs/synth_1/.Xil/Vivado-14076-LAPTOP-I9VVBRCK/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (12#1) [C:/code_local/vivado/CPU/CPU.runs/synth_1/.Xil/Vivado-14076-LAPTOP-I9VVBRCK/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ALU'. This will prevent further optimization [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/TOP.v:111]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'my_ila'. This will prevent further optimization [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/TOP.v:139]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_digital_tube_display'. This will prevent further optimization [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/TOP.v:124]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_MBR'. This will prevent further optimization [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/TOP.v:93]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (13#1) [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/TOP.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1020.316 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1020.316 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1020.316 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1020.316 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/code_local/vivado/CPU/CPU.srcs/sources_1/ip/ControlMemory/ControlMemory/ControlMemory_in_context.xdc] for cell 'u_CU/ins_CM'
Finished Parsing XDC File [c:/code_local/vivado/CPU/CPU.srcs/sources_1/ip/ControlMemory/ControlMemory/ControlMemory_in_context.xdc] for cell 'u_CU/ins_CM'
Parsing XDC File [c:/code_local/vivado/CPU/CPU.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'u_ALU/mult'
Finished Parsing XDC File [c:/code_local/vivado/CPU/CPU.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'u_ALU/mult'
Parsing XDC File [c:/code_local/vivado/CPU/CPU.srcs/sources_1/ip/MainMemory/MainMemory/MainMemory_in_context.xdc] for cell 'inst_main_memory'
Finished Parsing XDC File [c:/code_local/vivado/CPU/CPU.srcs/sources_1/ip/MainMemory/MainMemory/MainMemory_in_context.xdc] for cell 'inst_main_memory'
Parsing XDC File [c:/code_local/vivado/CPU/CPU.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'my_ila'
Finished Parsing XDC File [c:/code_local/vivado/CPU/CPU.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'my_ila'
Parsing XDC File [C:/code_local/vivado/CPU/CPU.srcs/constrs_1/new/cpu.xdc]
Finished Parsing XDC File [C:/code_local/vivado/CPU/CPU.srcs/constrs_1/new/cpu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/code_local/vivado/CPU/CPU.srcs/constrs_1/new/cpu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1024.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1024.465 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inst_main_memory' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_CU/ins_CM' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1032.988 ; gain = 12.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1032.988 ; gain = 12.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u_CU/ins_CM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ALU/mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_main_memory. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_ila. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1032.988 ; gain = 12.672
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'scan_r_reg' in module 'digital_tube_display'
WARNING: [Synth 8-327] inferring latch for variable 'BR_out_reg' [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/BR.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'IR_reg_reg' [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/IR.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'PC_reg_reg' [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/PC.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'MAR_reg_reg' [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/MAR.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'MBR_reg_reg' [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/MBR.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'flags_reg_reg' [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/ALU.v:75]
WARNING: [Synth 8-327] inferring latch for variable 'ACC_reg_reg' [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/ALU.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'MR_reg_reg' [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/ALU.v:78]
WARNING: [Synth 8-327] inferring latch for variable 'DR_reg_reg' [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/ALU.v:79]
WARNING: [Synth 8-327] inferring latch for variable 'mult1_reg' [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/ALU.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'mult2_reg' [C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/ALU.v:66]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE1 |                              010 |                             0010
                 iSTATE2 |                              011 |                             0011
                 iSTATE3 |                              100 |                             0100
                 iSTATE4 |                              101 |                             0101
                 iSTATE5 |                              110 |                             0110
                 iSTATE6 |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scan_r_reg' using encoding 'sequential' in module 'digital_tube_display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1032.988 ; gain = 12.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
+---XORs : 
	               16 Bit    Wide XORs := 8     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 4     
	   9 Input   16 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   9 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 6     
	   9 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1032.988 ; gain = 12.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1032.988 ; gain = 12.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1032.988 ; gain = 12.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1032.988 ; gain = 12.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 1035.809 ; gain = 15.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 1035.809 ; gain = 15.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 1035.809 ; gain = 15.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 1035.809 ; gain = 15.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 1035.809 ; gain = 15.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 1035.809 ; gain = 15.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mult_gen_0    |         1|
|2     |MainMemory    |         1|
|3     |ila_0         |         1|
|4     |ControlMemory |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |ControlMemory |     1|
|2     |MainMemory    |     1|
|3     |ila           |     1|
|4     |mult_gen      |     1|
|5     |BUFG          |     2|
|6     |CARRY4        |    12|
|7     |LUT1          |     6|
|8     |LUT2          |    50|
|9     |LUT3          |    47|
|10    |LUT4          |    36|
|11    |LUT5          |    25|
|12    |LUT6          |   124|
|13    |FDCE          |    27|
|14    |FDPE          |    15|
|15    |LDC           |   121|
|16    |IBUF          |     2|
|17    |OBUF          |    15|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 1035.809 ; gain = 15.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 1035.809 ; gain = 2.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 1035.809 ; gain = 15.492
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1035.809 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1042.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 121 instances were transformed.
  LDC => LDCE: 121 instances

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 1042.914 ; gain = 22.598
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint 'C:/code_local/vivado/CPU/CPU.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 24 08:26:21 2023...
