<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="@W [SCHED-69] Unable to schedule 'load' operation ('B_load_2', parta/matrixmath.c:20) on array 'B' due to limited memory ports." projectName="parta" solutionName="solution2_mm_loop_pipelining" date="2015-09-28T14:07:38.820-0500" type="Warning"/>
        <logs message="@W [XFORM-505] Ignored pipeline directive for loop 'Product' (parta/matrixmath.c:19) because its parent loop or function is pipelined." projectName="parta" solutionName="solution2_mm_loop_pipelining" date="2015-09-28T14:07:21.092-0500" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
