# IC_Design_and_Verification
This Repository Includes UVM/System_Verilog testbenches for synthesizable Verilog Designs.
