*********************************************************************************
Commit: 658a3b2d32d0f2a2072bbe75954498eb9f9f8eb3 
*********************************************************************************

[BoardPkg]

  Revert "[ADL-P] Added new microcode for ADL-P K0 Production patchID 0x0000030a"
  Reverting this K0 ucode because SIV DPMO result is very bad with this patch
  This reverts commit 534a6df0a6fc808858944844094d5c8775468bcd.
  
  Hsd-es-id: NA
  Change-Id: I92e2cfcebfca5e362b15971ef2043dbe878b9e40
  Original commit hash: 08aab6ef0731d38a7ab849ee30295a464def73e1
  
  AlderLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: bec28527a9ffe7f2fab06896aaaffa0284d60a81 
*********************************************************************************

[BoardPkg]

  [ADL] Fix incorrect PcdsiliconInitVersionMinor
  
  Revert BiosIdEmb and FSP RC ID updated by commit ID 0341430dada, 7954dbdbff6, 2faf29d78dc caused by wrong Teamcity setup
  
  Hsd-es-id: 16014424354
  Change-Id: I35f0fe6ff31c0a8d0e90e5e31ae5b949028d1478
  Original commit hash: 6c900a39f041d87c53d7381fa4ad4b8e98948ac0
  
  AlderLakeBoardPkg/BiosIdEmb.env
  ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: b507c3c4a8a75d1ec9ab87c654fe1f26484a042b 
*********************************************************************************

[BoardPkg]

  ADL-S: [AEP][SBGA AEP] Board support added
  
  - Added BoardID, SkuID
  - GPIO changes
  - PCIe HSIO mapping changes
  - Display Configuration
  - USB OC
  
  Hsd-es-id: 22013519375
  Change-Id: I8e650a474e36bc1b53e0d1bb6924b9d4d883be6c
  Original commit hash: 908061632f692213e97b97673077db9270a6ab65
  
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/Include/PlatformBoardId.h
  AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
  AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPreMem.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSPcieClocks.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSUsbOC.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 83a8d3310b4c61dc5a60443ba229b4ca2aee1204 
*********************************************************************************

[PlatformPkg]

  PlatSamplePkg/SecuritySetup: potential NULL usage
  
  Suspicious dereference of pointer before NULL check
  
  Hsd-es-id: 14014629029
  Change-Id: I0cc590d730c743373ef8c920e4c5c4bf6800ee14
  Original commit hash: e25a4d06414a1408f4eafc4cff87e0d7123de28f
  
  AlderLakePlatSamplePkg/Setup/SecuritySetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: ac98c5f1413c7463d385410ee036cefea8e2f7d2 
*********************************************************************************

[SiliconPkg]

  [ise][16014435667][ADL-P ADL-M | LP5] Enable DQSN Receive Enable Mode
  
  [Issue/Feature Description]
  BSOD reported by Platform validation team after disabling the DQSN Receive Enable.
  
  [Resolution]
  Revert "[ise][1509738733][ADL-P ADL-M | LP5] Update DQSN Receive Enable Mode"
  Enabled the DQSN Receive enable mode for LP5/LP4.
  
  [Impacted Area]
  ADL-P ADL-M | LP5
  
  [Registers impacted]
  MC [ ] Phy [x] Both [ ]
  
  Hsd-es-id: 16014435667
  Change-Id: Ib8a53957c9dccc9039916b507b57806e1a112296
  Original commit hash: 8c0eae8999609b28cbb7716dd7d7b1f57c7b09c9
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: c8bc37977c6aff7e59c4fc892cfee6401a2ec380 
*********************************************************************************

[BoardPkg], [ASL]

  Revert "[ADL] BIOS to send right Timer Mode to EC   BIOS is supposed to send 4 counters(Timer Modes) as:   0x00, 0x01 , 0x02, 0x03, instead BIOS is sending 0x00, 0x01, 0x10, 0x11"
  
  Reverting this change as Pseudo G3 is not waking from S5 through ISCT Tools
  This reverts commit 0b38e06b7a202e65dde62baf919052b48ea88590.
  
  Hsd-es-id: 16014427861
  Change-Id: Ic949ee251e1fbeb1623b3a3dcb4538c652935a02
  Original commit hash: 61d2c7b9c3ddc1a080ea99cb82e79e60f712aa77
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 7f97372c7992baf4347467cd927d3081f6685e8b 
*********************************************************************************

[PlatformPkg]

  SMBIOS Table 130 doesn't report SoL and SRoU capability for ISM platform
  
  Reworked the SMBIOS tables update routines.
  
  Hsd-es-id: 18017344094
  Change-Id: I80e96a6d026885bdd251386d86b25d537fa920de
  Original commit hash: bf0241082b8d3c269f74e9e56a448ccf17d7bd63
  
  AlderLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c
  AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
  AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
  AlderLakePlatSamplePkg/Features/TrustedDeviceSetup/OemTrustedDeviceSetup.c
  AlderLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.c
  AlderLakePlatSamplePkg/Include/TrustedDeviceSetup.h
  AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
  ClientOneSiliconPkg/Include/IndustryStandardAsf.h
  ClientOneSiliconPkg/Include/IntelAsfExtensions.h
  ClientOneSiliconPkg/Include/Library/DxeMeLib.h
  ClientOneSiliconPkg/Include/MeSmbios.h
  ClientOneSiliconPkg/Include/MebxData.h
  ClientOneSiliconPkg/Include/MkhiMsgs.h
  ClientOneSiliconPkg/IpBlock/Amt/Library/DxeMebxWrapperLib/DxeMebxWrapperLib.c
  ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
  ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/Inventory.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
  ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosType130.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 132be835fcdd3db560676dd7ade847d7fd79ba1e 
*********************************************************************************

[BoardPkg], [ASL]

  [ADL]: Correct the right BIOS device name for Audio controller
  Changed BIOS device name from \\_SB.PC00.HDAS.RTKC to \\_SB.PC00.HDAS
  to get the PMAX Values for Audio
  
  Hsd-es-id: 16014039538
  Change-Id: I3b1e79491730d46a8dbe14ee93ea3dea7339655c
  Original commit hash: 32e2449767186646c2dd4b822705cd1594d4cf5f
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSlaveDevices.asl
  AlderLakeBoardPkg/BoardPkgPcdInit.dsc
  AlderLakeBoardPkg/Include/PmaxDevDef.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: kc

*********************************************************************************
Commit: edba2449369835bdb967587d3a3a39059225dbbd 
*********************************************************************************

[PlatformPkg], [PCH]

  [CML][RKL][ADL][RCR] Need to disable PCIe root port DPC capability for the non-iTBT supported SKUs
  
  Several lines of description for the change.
  
  Hsd-es-id: 1509349296
  Change-Id: I398fdb27ac332894c8d064c4e276c2610e3fa67f
  Original commit hash: edd4c34859ca09510fd870d1154b9912ae15f8f7
  
  AlderLakeFspPkg/Upd/FspsUpd.dsc
  AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
  ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: c984a35137a612f1126633cc2b648ed33386bb6b 
*********************************************************************************

[SiliconPkg]

  Revert "Revert "[TeamCity] ADLIotg Auto-Commit FSP/RC Version CI Update IOTG Embedded FSP/RC Build Version""
  Reverting again to get the commit ee79575197553f1cc15a501b6e9763f1e74ccf5b back to the branch
  This reverts commit 56d7c4e7719d9c97962121d1748ae781f04727a7.
  
  Wed Aug 18 14:53:16 2021 +0530
  Original commit hash: 5748499eb31bdc40ce83f4fc8b20514d5260d6a0
  
  ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: b132a3ca4297c0cd3e3b616d893a3b0113fa2528 
*********************************************************************************

[SiliconPkg]

  Revert "[TeamCity] ADLIotg Auto-Commit FSP/RC Version CI Update IOTG Embedded FSP/RC Build Version"
  
  This reverts commit ee79575197553f1cc15a501b6e9763f1e74ccf5b.
  
  Hsd-es-id: 16014424354
  Change-Id: Ifd1e789247ed9ccfd2cf509bb4e7138086857235
  Original commit hash: 56d7c4e7719d9c97962121d1748ae781f04727a7
  
  ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: ecbe077d2338bdfc4a5232f5c4c69cf3134c4cee 
*********************************************************************************

[BoardPkg], [ASL]

  "[ADL][CVF] Add New ACPI HWID For IVSC".
  
  Driver supports new HWID as such merging the changes back.
  
  INTC1094  SPFD - SPI OED Device (ADL SoC)
  INTC1095  CVFD - ADL Device (For FW download/CSI Config/Debug Channel)
  INTC1096  VGPO - Virtual GPIO Device for ADL
  INTC1097  VIC0/VIC1 - Virtual I2C Device for ADL
  INTC1098  VSPI - Virtual SPI over USB for ADL
  
  Hsd-es-id: 16013620233
  Change-Id: I362d3a1e8d07585aa4c0cc65865373dce19ef8b1
  Original commit hash: c9a2caeca0043c998f94fee551173ec399d8f799
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 4da424c7c3695296124c5d14ecc574588861fd3b 
*********************************************************************************

[SiliconPkg]

  [bug][16014383564][ADL-M][LP5x][PM][S&S][DPMO][COBALT][CONS]:Observed BSOD PAGE_FAULT_IN_ NONPAGED_AREA with only 5% Completed in Sx Cycling
  Memory Corruption observerd with Pi Clock gating enable
  changes:
  Revert "[ise][16014170554][ADL-P ADL-M | LP5]  Enable Pi Clock gating on LP5."
  This reverts commit 7857c8ca2e238486b8a61eeca53a71e4e433171f.
  
  [Impacted Platform]
  ADL-P/M LPDDR5
  
  Registers impacted: PHY
  
  Hsd-es-id: 16014383564
  Change-Id: I9ab58556811d873b16c7427144730febaf4c05b2
  Original commit hash: 3639492e484c70f46fc1722e24fd11bc7aae5498
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 146f16380266c934d04f8d1808b3f2f2803f8cb2 
*********************************************************************************

[BoardPkg], [ASL]

  USB Exposed Port System Test failed with error "Failing Exposed Connector"
  	-Reverted xhci portmaping for RPLS AEP as this causing issue.
  
  Hsd-es-id: 16014386803
  Change-Id: Iae306a639708de1f3add935514914ef0760a4eb7
  Original commit hash: d25e7b9c4769f49d5ade2c32b4844b78f7e93106
  
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplSAep.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 6671d320401da412c7d7200b531a34acdd2b72e4 
*********************************************************************************

[PlatformPkg]

  [ADL][HSTI] Optimize HSTI Driver NVRAM consumption
  
  Minimize HSTI code reporting to just the status code
  Prevent reporting duplicate codes
  
  Hsd-es-id: 16013385392
  Change-Id: I1b29110018e3c6281560cf01159d30083ff6fecf
  Original commit hash: 8c726d20b0dddb71b844cf99f6d13538df3c7927
  
  AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c
  AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HardwareRootedBootIntegrity.c
  AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.c
  AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
  AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/IntegratedDeviceDmaProtection.c
  AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/MeasuredBootEnforcement.c
  AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
  AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureDebugInterfaceConfiguration.c
  AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureIntegratedGraphicsConfiguration.c
  AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c
  AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c
  AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SignedFirmwareUpdate.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: 4b316e3e6f20432402486b8090bef3314f66399f 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Revert Limit MKTME's KEYIDs to 4 keys
  
  Revert limit MKTME's KEYIDs to 4 keys
  
  Hsd-es-id: 22013466031
  Change-Id: Ida89e1dba33973d107689fd5f16d6779dde88d95
  Original commit hash: 6031dd7097b9969907d49880538d06da986d586c
  
  ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: fffd52619d4a97734322106f795b48f466497bf9 
*********************************************************************************

[BoardPkg], [ASL]

  [ADLN]: Hiding SDcardD3colddisable setup in Bios setup page via patch table
  
  As in ADLN we have wake support for Root port where Sd card would be connected(according to schematics) We dont need this setup option in the bios setuppage.
  Changes
  1.Initializing SDCardD3ColdSupport value with 0x0.Platform/sku which needs the SDCardD3coldDisable feature can override the value with 1 in patch table.
  
  Hsd-es-id: N/A
  Change-Id: I8b988e92212b591dfd5ab74c1ae465f6e1952169
  Original commit hash: f21077f3270b8f4a89ee279c2f412acc14c614cc
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
  AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 1021a7839f3e70835cbdfb817fedf97e4a0de9a3 
*********************************************************************************

[BoardPkg], [ASL], [PCH]

  ClientOneSiliconPkg: Support increase IPC1 command timeout for dGPU.
  
  Prevent race condition when user connects Type_c monitor and hotplug it on PEG dGfx enabled platforms,
  Increase IPC1 command timeout from 10 ms to 3 secs.
  
  Hsd-es-id: 14013458665
  Change-Id: I9e286337271f79bfa800022633fa9a3af0a360bf
  Original commit hash: a7cd46522c1dc29b29bc521a4c2ef59da787682d
  
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPAepDg128Rtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPAepDgRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPDdr5MrDTbtRvpRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPHsioRvpRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
  ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/IsClkAdl.asl
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: ecs

*********************************************************************************
Commit: e1241fadb84c9cc09768d6ed79448b09b9316f05 
*********************************************************************************

[PlatformPkg]

  AlderLakePlatSamplePkg/Setup: [TPM]: TPM variables are not initialized
  
  Having un-initialized variables could lead to un-intentional behaviors
  
  Hsd-es-id: 14014629029
  Change-Id: Id0588434b570dbea485cba30164e57c13ce4f183
  Original commit hash: c1546eae59c6dc7a2134fa0de5016bc10653c030
  
  AlderLakePlatSamplePkg/Setup/SecuritySetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 36591c9b27cd08c50fc25a9b2f2569cbd640a2fa 
*********************************************************************************

[SiliconPkg]

  Revert "[ADL] GGC register lock fix for BDF:020."
  
  This reverts commit bdda7c214683a1599ed24ad9f74dcf8b03100506.
  
  Mon Aug 16 14:15:18 2021 +0530
  Original commit hash: aa6c195557ed519631236158167929362bc6a123
  
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 9a2943cf8f274f78369c7bc155356318045d5214 
*********************************************************************************

[SiliconPkg]

  [ise][16014071105][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] DCC software FSM implementation
  
  [Feature Description] - DCC code calibration algorithm implementation
  - MRC measures duty cycles for all DCD Groups and Lanes
  - Run Software DCC calibration algorithm for all failing DCD Groups/Lanes.
  - Repeat the calibration steps until DCC codes are converged within SpecLimit duty cycle values.
  
  [Impacted Area]
  ADL-P/ADL-M | LP4 LP5 DDR4 DDR5
  
  [Registers impacted]
  MC [ ] PHY [X] Both [ ]
  
  Hsd-es-id: 16014071105
  Change-Id: I52d5420cef6a403b614307780fa9d63accbae8c5
  Original commit hash: a7fe99a5e0dded932e2860a9de6cef5239efcc39
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 18718a7ea3e0c9b0b02751a6fdf4b1356ef4cb21 
*********************************************************************************

[BoardPkg]

  [TCSS] [ADL] BIOS should temporarily disable UCSI option for all ADL-P DDR SKU.
  
  Hsd-es-id: 16014218690
  Change-Id: I3e65679c5a3c18823dba048dfc5eb5153f0216f9
  Original commit hash: f88616d9ab32960957eb07f0543603f6b483a541
  
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 09a5c033757636df75d23fcf299e90a3fe43c002 
*********************************************************************************

[PlatformPkg]

  [ADL] Support HTTPS Additional PET Event Notifications
  
  Install network callback protocols on oneClickRecovery to
  receive the HTTPS events, transform HTTPS events to PET Events
  and sent them to CSME.
  
  Hsd-es-id: 22012129993
  Change-Id: I5e96e9dfc28189efa580f3caeba896aa1e2fff9d
  Original commit hash: 06b0c164a208c81e9de8ebd924308d3bf4392146
  
  AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
  AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 4d605fdc29e72830544fd848de22a02b9793a243 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  Adding AMT supported HTTPS programmable timeout value for remote image request and response.
  
  OCR TLV parameters request will contain the timeout value to provide to
  HTTP boot in EDK2 NetworkPkg
  
  Hsd-es-id: 22012129994
  Change-Id: Ifaaf032b06363a7295287958f6da4dc4e0d02898
  Original commit hash: ce2472b404ed6383afe2a4799b8fae22f1b91483
  
  AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
  AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
  AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.inf
  AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c
  AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoverySupport.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 95138da437535aa480b6662818f2ead1ef3af4ee 
*********************************************************************************

[BoardPkg]

  Exposing Legacy COM port for ADL-S PPV SKUs part3
  
  hence enabling it only for PPV SKUs with Board ID 0x2C.0x3C and 0x2B.
  
  Hsd-es-id: 22012736781
  Change-Id: I3b5fce82295393f9e99ca51a0cb0a3ac879a8c30
  Original commit hash: 3cb7e7219f4d0bc0ee57d04fb3ac70cdb7ac90a4
  
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: d4f243b441f28b9b59a68b054a9e164c2bf54227 
*********************************************************************************

[BoardPkg]

  Exposing Legacy COM port for ADL-S PPV SKUs
  
  hence enabling it only for PPV SKUs with Board ID 0x2C and 0x3C.
  
  Hsd-es-id: 22012736781
  Change-Id: I878887378a7605aced5950dcf53fecc985bf87da
  Original commit hash: 8983f83742e1ddb032c3ba77c375246b5234d831
  
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 22f8564403efc256dee64ef63863171ecd951a6a 
*********************************************************************************

[SiliconPkg]

  Revert "[ise][16014200214][ADL-M ADL-P | LP4 LP5 DDR4] SAGV Points update for QS"
  
  This reverts commit b1b542de80a793b671b8ac03d252e8d91df324bd.
  
  Hsd-es-id: 16014200214
  Change-Id: I4eea465e524087e8d90b1a632e28f5480b6de0d2
  Original commit hash: ce6e605af7083af8def51dd7ca7f52903981b027
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: e34ca9011a5b2feda3ab165589403f9d91410c58 
*********************************************************************************

[SiliconPkg]

  [BIOS RCR] Change default setting on ADL-S/RPL-S 125W K-SKUs for PL1 from 125W to PL2 value. (PL1=PL2)
  
  Hsd-es-id: 22013505479
  Change-Id: If8055c1edb679d542f416bcc2c58ee06282457d2
  Original commit hash: 7c99300817c61e68d0150379f7eb75fd00830ccb
  
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: f0007a33599f902b9ad0320c719293734391440e 
*********************************************************************************

[SiliconPkg]

  [ADLS][B1][PEG10\11] AMD FirePro W5100 stuck in detect [Downplugging support for CPU PEGs]
  
  Hsd-es-id: 22013466484
  Change-Id: I58a237ec0211f7fbaea8f74ba7ad0c2cfdb39f38
  Original commit hash: 07c2fdeb70d268d0e39084954a52a044c75451ba
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: AMD

*********************************************************************************
Commit: 14396b4323cac35987e5b08ec00b97c0bc1def86 
*********************************************************************************

[SiliconPkg]

  [DMI] BIOS to change DMI L1PL to 0x4 to meet USB 3.x performance as WA for HW limitation
  
  Hsd-es-id: 1509610528
  Change-Id: I0c8aaead1eb0e063a91905289cd4f9ee58998c7a
  Original commit hash: 133618831195a97c551a944e4a86da9532ae7cf4
  
  ClientOneSiliconPkg/Include/Register/PchDmi15Regs.h
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 2fb5eaeee928de64751286118dc3d7306ed97e3f 
*********************************************************************************

[BoardPkg], [ASL]

  AlderLakeBoardPkg: [BIOS RCR] Request to add new HWID for ICCWDT device for ADL platform
  
  Add HID support for INTC1099
  
  Hsd-es-id: 16014168660
  Change-Id: I81195b6c628e10df86d08a58def99bbf98df7f9f
  Original commit hash: c41ad607f06b372d718737d9942a8617c9d8b36b
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcDev.asl
  AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LPC_DEV.ASL
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 4a689416cafc87c23bfa3693cb9caed30310d58c 
*********************************************************************************

[BoardPkg]

  Revert "[Adl-N]: Adding gpio mapping for ADL N Lp5 Rvp"
  
  This reverts commit 22451d1661cd6c33a0378b230a8cdd9df9edc397.
  
  Hsd-es-id: NA
  Change-Id: I0a12c1eb165d4b99b5af88297eb6715e0224eea0
  Original commit hash: 5cea022d45c8a8b8d4308bef5171ebc60e35212a
  
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlNPostMem.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlNPreMem.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 0535e26c95c17ff26e86d8b2d3ae332ada09743a 
*********************************************************************************

[PlatformPkg]

  ADL [ADL-PCH] New ADL Platform VR POR file WW26_2021 and WW30_2021
  - Updated iRMS time for ADL S BGA, P, M Segments
  - Added BGA Support for 55/65W 4+4
  - Updated TDC time default to 1 Sec(In default case)
  - Updated POR Spec for DT Fused down 8+4 and 6+4
  - Added PD Spec support for ADL P 642.
  
  Hsd-es-id: 22013466301, 22013474925
  Change-Id: Id8052939524476570ed565c9ac66eded349a7003
  Original commit hash: 3a5aea07240d0e1881e427c29893da83ca5ae32b
  
  AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
  AlderLakePlatSamplePkg/Setup/CpuSetup.uni
  ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse

*********************************************************************************
Commit: 9b8274dce63fc231425b6180b9ce8fb3a568270a 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  Chasm Falls: Move microcode and acm update back to bkc bios
  
  1.Enabled ACM and microcode update in BKC bios and Res bios both.
  2.Removed TopSwap control from biosguard, use bios to do TS control.
  3.Fixed build ACM capsule issue.
  
  Hsd-es-id: 1509486932
  Change-Id: Icd057aa51ba70ef165ad5e0823c872fad8b6f33c
  Original commit hash: 8cbe5e9be97bfdc3d29a9cbd36f79eab1518a249
  
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakePlatSamplePkg/BtGAcmCapsulePkg.dsc
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBtGAcmUpdateImages.bat
  AlderLakePlatSamplePkg/capsulebuild.bat
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: kc

*********************************************************************************
Commit: e899467c9111a60d13e1370d01a5c0045c4b038b 
*********************************************************************************

[BoardPkg], [ASL]

  [ADLM]:Porting Rtd3 changes for AdlMRvp2a sku
  
  Hsd-es-id: 16014078640
  Change-Id: Ia8c9897f238e9501d3dd11159aa9c1f433db41bf
  Original commit hash: 8d15b6bc28b6c707dd9df8c4e27bd7ea5dcbf043
  
  AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlMRvp2aRtd3.asl
  AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: bbcb9831dbe47a600f2d5ab193f40c23cd5eece0 
*********************************************************************************

[SiliconPkg]

  [bug][16013921932][ADL-P | ADL-M | LP5] [Samsung] MRC task Early Command Training fail on Samsung 1R
  
  Issue:
  Readleveling fails on Samsung modules, after fixing ECT issue
  
  Root Cause:
  WCK leveling is not aligning WCK to CLK, specially at Gear4
  
  Solution:
  Fix the final WCK PI trained at Gear4 considering difference in PI divider setting during and post training
  
  Hsd-es-id: 16013921932
  Change-Id: I1282936ef9d5731468a9592e9782f05a109ffc9e
  Original commit hash: 2b2dba761b0d8d09b7e74e81dcb7e36391f7372f
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: Samsung

*********************************************************************************
Commit: 9d57de865470bd4361c8efbe0d1a79217da87ec6 
*********************************************************************************

[SiliconPkg]

  [DMI] BIOS to change DMI L1PL to 0x3 to meet USB 3.x performance as WA for HW limitation
  
  Hsd-es-id: 14014581339
  Change-Id: I5c174b72035e793cf84bdd0d266b023ee36ebea0
  Original commit hash: c5ef4add6216eec2ccef6f07ccabe8db629431b0
  
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 0fa322e96ef9bad81fbf3b4880df9226d304a4d5 
*********************************************************************************

[SiliconPkg]

  [ise][16014047165][ADLN|DDR5 LP5] IBECC: Enable Range0 when in Mode 2
  
  Issue:
  When IBECC is enabled for complete memory using
  IBECC_CONTROL_0_0_0_MCHBAR/OPERATION_MODE =2, Read ECC Cache is not
  automatically enabled to complete memory as well.
  Instead, it is remaining enabled only for defined
  ECC regions (IBECC_PROTECT_ADDR_RANGE_i_0_0_0_MCHBAR).
  
  Solution:
  Define complete memory in IBECC ranges
  IBECC_PROTECT_ADDR_RANGE_i_0_0_0_MCHBAR
  
  Note:
  This patch only applies to ADLN. Please remove ADLN checking
  if approved for other ADL skus.
  
  Hsd-es-id: 16014047165
  Change-Id: I38836429fd3bb85b5d8c4aba9b8a3d1a9daf4262
  Original commit hash: f369dee95e79c6ea7c06b9d79b1d3bfa2207da5a
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: a9a6d1a4de5c3a2d08c7d39ab06615aecb06ebef 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  AlderLakePlatSamplePkg/CapsuleUpdate: Standalone CSME FW Update for different GUID
  
  [Description]
  To differentiate ME SKU/generation using different GUID.
  Drop the support on using hardware instance method to identify.
  Prevent the CSME update trigger from OS would cause unexpected issue.
  To do the code sync from TGL to ADL
  
  [Change]
  1. Generate the four GUIDs for ADL.
  - Lp_Cons : 23192307-d667-4bdf-af1a-6059db171246
  - H-Cons  : 7aa69739-8f78-41cb-bf44-854e2cb516bd
  - Lp-Corp : 4e78ce68-5389-4a95-bf10-e3568c30caf8
  - H-Corp  : 347efe23-9f9a-4b26-b4db-e2414872dd14
  2. Drop the support on CSME hardware instance
  3. Update the copyright year to 2021.
  
  [Impacted Platforms]
  ADL
  
  Hsd-es-id: 16011841522
  Change-Id: I40d60fa253079ac11721bac43015eef4eb14f47b
  Original commit hash: 68c596a44ddb3bd988dba0e7061c3bee20c760db
  
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
  AlderLakePlatSamplePkg/PlatformPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku
  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: bf1342b89a4ff2b72cbcba9b526a81f0843e372e 
*********************************************************************************

[SiliconPkg]

  [ise][14014566816][ADL][Enable periodic CLK compensation]
  
  Enable periodic clock comps on steppings above A0/B0/J0:
  ddrphy_comp_ddrcomp_cr_fsmskipctrl.en_clkdn=0x1
  ddrphy_comp_ddrcomp_cr_fsmskipctrl.en_clkup=0x1
  ddrphy_comp_ddrcomp_cr_fsmskipctrl.scompclk=0x1
  ddrphy_comp_ddrcomp_cr_fsmskipctrl.vsshiffclk=0x1
  
  Set Comp sync enable at the end of Init in Seq3
  ddrccc_cr_comp2.ccctx_rgrp3_compupdtsyncen=0x1
  ddrccc_cr_comp2.ccctx_rgrp4_compupdtsyncen=0x1
  
  Hsd-es-id: 14014566816
  Change-Id: Icbe6326c833755bdf4e47e63e40b9ea6cbeb3357
  Original commit hash: 56d8b78462b7beba16d0c40d1cf8dd917c1f1abe
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 40fec1ee05958a0fd82be40e8a9ac48409ef2cca 
*********************************************************************************

[SiliconPkg]

  [ise][16013516123][ADL-M ADL-P | LP4 LP5 DDR5] RTL enabling for G4
  
  Add Gear4 support to RoundTrip Latency optimization step.
  Updated GetSet HAL for RxFifoRdEnFlybyDelay for Gear4.
  Skip ClkShift when non-zero RT guardband is applied in Gear2/Gear4, as this guardband is big enough.
  
  Hsd-es-id: 16013516123
  Change-Id: I730eb19001a62ab70221565c0d42a6d1aae72fa9
  Original commit hash: 29b458013cd08b772cb53810fddbdb618559b132
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: b681c80cc5d3b3a37cc8c1eda2e13a4a2a61817a 
*********************************************************************************

[CPU], [ASL]

  Package/Module:
  
  Remove the ACPI code from restricted to non- restricted for ADL
  
  Hsd-es-id: 16013855425
  Change-Id: Ibf8e31a2d6ca0fdae6e1ad0631a1a1affc0f4ef1
  Original commit hash: 8d0fdc9d818e897bd5cb330d3f554c08575dfbc2
  
  ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 61383ca0621df4fd89b107d6e8b12161299cec53 
*********************************************************************************

[PlatformPkg]

  Chasm Falls: Handle corner case for res bios update to bkc bios
  
  When this happen, there is no need to perform backup operation for this update.
  So clear the progress status in bios and continue boot.
  
  Hsd-es-id: 16013922414
  Change-Id: I06039d7965a2d26d646ffd6e91c148de7a8414c2
  Original commit hash: 57f47b23aa9a01b4ea401ffb870255e56bda63f8
  
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.inf
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: kc

*********************************************************************************
Commit: aa537272c60bf5eff73298400128e8eb16846f5d 
*********************************************************************************

[SiliconPkg]

  [ise][14014514134][ADL-S] Opportunistic refresh  - MRC configuration change request
  
  Change the following setting on all ADL SKU's per PnP recommendation:
  - sc_pbr.pbr_idle_bank_condition_wr_dis = 1
  
  Hsd-es-id: 14014514134
  Change-Id: Id0c0a413071acb3b3aff56652dd5c4a896a415f3
  Original commit hash: ac5e3793f3ecff8ae4c5c560e320489e39fcf963
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 97a8dd2e43da1580b71f60188a7d8f6416a10451 
*********************************************************************************

[PlatformPkg]

  [ADL][HLK]:Hardware Security Testability Interface Test failed with error "Unexpected Status 0x000A0005 Platform Security Specification - Secure PCH SMM Security Configurat
  
  The Pcie port would be mapped to other place and all settings are protected.
  That makes BIOS cannot read the correct settings.
  BIOS should check if the device ID of the PCIE port, if it dummy device ID, skip this check.
  
  Hsd-es-id: 22013201393
  Change-Id: Ifbb81e125136a43df0c9702f87ee8cf9248ae5c5
  Original commit hash: a19820d6bba88c2f7beeeaef0c224739185e25ff
  
  AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
  AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware
  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 36f7aa25322ae7ff210ad3409708a6f6c16af095 
*********************************************************************************

[PlatformPkg]

  [ADL][EC] Intialized EC CS debug light bit without enter Setup
  
  The EC ram data would not keep when SUT enter D3. The setup
  callback function only run when enter setup menu. Initialize
  the EC ram data without enter setup menu.
  
  Hsd-es-id: 22013227716
  Change-Id: I0188d6bec3aa59e3d996742241a3722b530ac932
  Original commit hash: bc8be35dda83d128293199b3d18371c056dcf323
  
  AlderLakePlatSamplePkg/Setup/EcSetup.c
  AlderLakePlatSamplePkg/Setup/Setup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: ecs

*********************************************************************************
Commit: 956f5641deb268cba3b25954cb1de8c49cc3bb93 
*********************************************************************************

[BoardPkg]

  [ADL] Support ADL-S C0 and ADL-P/M Q0 stepping on debug resiliency BIOS
  
  [Description]
  Due to the size limit, debug resiliency BIOS only support one microcode.
  For the new CPU stepping need to modify the fdf file that include the
  microcode for new stepping.
  
  [Change]
  1. Change the ADL-S use the C0 stepping microcode.
  2. Change the ADL-P/M use the Q0 stepping microcode.
  
  [Impacted Platforms]
  ADL-S
  ADL-P
  ADL-M
  
  Hsd-es-id: 16013857388
  Change-Id: Ifadacbea9808fb2e2e9fdcdeff13a9bc88583f06
  Original commit hash: 8fb1ff3a25c62a3d4662034c27327ecd4c65f4ae
  
  AlderLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 5e472089cdb1a4816bb1d4e976defce6bf3228d1 
*********************************************************************************

[PlatformPkg]

  Adl/Setup: BIOS Menu option updates for External Bypass config
  
  0.7V VNN is not POR for ADL P.
  External Vnn Rail Voltage Configuration is applicable only for S0 and S0ix mode.
  
  Hsd-es-id: 1509370922
  Change-Id: I4c25a73f501f5fa0af9d276671f9fa1bd5b93e51
  Original commit hash: 18e8896aa6661706c81228deb3e313247dec95e0
  
  AlderLakePlatSamplePkg/Setup/PchSetup.uni
  AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: 1b798fbd0f5dc3a8574a12d578c0f07bce37a02a 
*********************************************************************************

[PlatformPkg]

  [ise][14014503458][ADL][Disable Periodic DCC by default]
  
  Disable periodic DCC by default on all ADL SKU's and all DDR types, per DE recommendation.
  Add Setup options for Periodic DCC and LPMode.
  
  Hsd-es-id: 14014503458
  Change-Id: I5fb93f102f3c7727aab3614bfee7bd0ad444d0c5
  Original commit hash: d1e41de24114d187a5d34a100de8eb9e48279934
  
  AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  AlderLakeFspPkg/Upd/FspmUpd.dsc
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  AlderLakePlatSamplePkg/Setup/SaSetup.uni
  ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: ae7079d1f401e44a011453aff298d9f352980d12 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg], [PCH], [SA]

  Revert Bios changes done in order to support ADL-S PV Milestone dot builds
  
  This reverts commits from ae6650dbe5ed3074bb4d2c336a4e42890d95d173 to 1323bc67c6664d35caff599e19edc4947cc00fa6
  
  Hsd-es-id: N/A
  Change-Id: I3e65c8e9b1301fadeb8e1c378071c4c1559ac156
  Original commit hash: bdcefc5555becceada92de02d974f766457679ea
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HidPlatformEventDev.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcDev.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS03Rvp.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS08Rvp.asl
  AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LPC_DEV.ASL
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPreMem.h
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
  AlderLakeBoardPkg/BiosId.env
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPreMem.dsc
  AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
  AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
  AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  AlderLakeFspPkg/Upd/FspmUpd.dsc
  AlderLakeFspPkg/Upd/FspsUpd.dsc
  AlderLakePlatSamplePkg/EC/Asl/EC.ASL
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
  AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
  AlderLakePlatSamplePkg/Setup/CpuSetup.c
  AlderLakePlatSamplePkg/Setup/CpuSetup.uni
  AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
  AlderLakePlatSamplePkg/Setup/PchSetup.hfr
  AlderLakePlatSamplePkg/Setup/PchSetup.uni
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  AlderLakePlatSamplePkg/Setup/SaSetup.uni
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
  ClientOneSiliconPkg/Include/ConfigBlock/Fivr/FivrConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
  ClientOneSiliconPkg/Include/Register/PchDmi15Regs.h
  ClientOneSiliconPkg/Include/Register/PmcRegs.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MemoryInit.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl3xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyCommonLib.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibFivr.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c
  ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
  ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
  ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
  ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosMemory.h
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c
  ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
  ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
  ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeFsp.inf

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
################################################################################

Report Summary: Backstop found 50 suspect commits for review 

Warnings Found:
  Commit: 658a3b2    --Commit Message Contains Key Word: revert
  Commit: bec2852    --Commit Message Contains Key Word: revert
  Commit: b507c3c    --Commit Message Contains Key Word: sku
  Commit: 83a8d33    --Commit Message Contains Key Word: security
  Commit: ac98c5f    --Commit Message Contains Key Word: revert
  Commit: c8bc379    --Commit Message Contains Key Word: revert
  Commit: 7f97372    --Commit Message Contains Key Word: HW
  Commit: 132be83    --Commit Message Contains Key Word: kc
  Commit: edba244    --Commit Message Contains Key Word: sku
  Commit: c984a35    --Commit Message Contains Key Word: revert
  Commit: b132a3c    --Commit Message Contains Key Word: revert
  Commit: ecbe077    --Commit Message Contains Key Word: HW
  Commit: 4da424c    --Commit Message Contains Key Word: revert
  Commit: 146f163    --Commit Message Contains Key Word: revert
  Commit: 6671d32    --Commit Message Contains Key Word: hardware
  Commit: 4b316e3    --Commit Message Contains Key Word: revert
  Commit: fffd526    --Commit Message Contains Key Word: sku
  Commit: 1021a78    --Commit Message Contains Oem: ecs
  Commit: e1241fa    --Commit Message Contains Key Word: security
  Commit: 36591c9    --Commit Message Contains Key Word: revert
  Commit: 9a2943c    --Commit Message Contains Key Word: step
  Commit: 18718a7    --Commit Message Contains Key Word: sku
  Commit: 09a5c03    --Commit Message Contains Key Word: http
  Commit: 4d605fd    --Commit Message Contains Key Word: http
  Commit: 95138da    --Commit Message Contains Key Word: sku
  Commit: d4f243b    --Commit Message Contains Key Word: sku
  Commit: 22f8564    --Commit Message Contains Key Word: revert
  Commit: e34ca90    --Commit Message Contains Key Word: sku
  Commit: f0007a3    --Commit Message Contains Oem: AMD
  Commit: 14396b4    --Commit Message Contains Key Word: HW
  Commit: 2fb5eae    --Commit Message Contains Key Word: HW
  Commit: 4a68941    --Commit Message Contains Key Word: revert
  Commit: 0535e26    --Commit Message Contains Key Word: fuse
  Commit: 9b8274d    --Commit Message Contains Key Word: kc
  Commit: e899467    --Commit Message Contains Key Word: sku
  Commit: bbcb983    --Commit Message Contains Oem: Samsung
  Commit: 9d57de8    --Commit Message Contains Key Word: HW
  Commit: 0fa322e    --Commit Message Contains Key Word: sku
  Commit: a9a6d1a    --Commit Message Contains Key Word: sku
  Commit: a9a6d1a    --Commit Message Contains Key Word: hardware
  Commit: bf1342b    --Commit Message Contains Key Word: step
  Commit: bf1342b    --Commit Message Contains Key Word: stepping
  Commit: 40fec1e    --Commit Message Contains Key Word: step
  Commit: b681c80    --Commit Message Contains Key Word: restricted
  Commit: 61383ca    --Commit Message Contains Key Word: kc
  Commit: aa53727    --Commit Message Contains Key Word: sku
  Commit: 97a8dd2    --Commit Message Contains Key Word: hardware
  Commit: 97a8dd2    --Commit Message Contains Key Word: security
  Commit: 36f7aa2    --Commit Message Contains Oem: ecs
  Commit: 956f564    --Commit Message Contains Key Word: step
  Commit: 956f564    --Commit Message Contains Key Word: stepping
  Commit: 5e47208    --Commit Message Contains Key Word: bypass
  Commit: 1b798fb    --Commit Message Contains Key Word: sku
  Commit: ae7079d    --Commit Message Contains Key Word: revert
