

================================================================
== Vivado HLS Report for 'loop_pipeline'
================================================================
* Date:           Fri Jun 29 16:22:16 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        proj_loop_pipeline
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  25.00|      8.70|        3.13|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  402|  402|  402|  402|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP_I_LOOP_J  |  400|  400|         2|          1|          1|   400|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|     96|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     72|
|Register         |        -|      -|      50|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|      50|    168|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |loop_pipeline_macbkb_U1  |loop_pipeline_macbkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_s_fu_125_p2                  |     +    |      0|  0|  15|           5|           1|
    |indvar_flatten_next_fu_105_p2  |     +    |      0|  0|  16|           9|           1|
    |j_1_fu_144_p2                  |     +    |      0|  0|  15|           5|           1|
    |exitcond4_fu_111_p2            |   icmp   |      0|  0|  11|           5|           5|
    |exitcond_flatten_fu_99_p2      |   icmp   |      0|  0|  13|           9|           8|
    |j_mid2_fu_117_p3               |  select  |      0|  0|   5|           1|           1|
    |tmp_mid2_v_fu_131_p3           |  select  |      0|  0|   5|           1|           5|
    |ap_enable_pp0                  |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   8|           2|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  96|          38|          25|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1    |  15|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_77_p4  |   9|          2|    5|         10|
    |i_reg_73                   |   9|          2|    5|         10|
    |indvar_flatten_reg_62      |   9|          2|    9|         18|
    |j_reg_84                   |   9|          2|    5|         10|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  72|         15|   26|         55|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |acc                       |  20|   0|   20|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |exitcond_flatten_reg_171  |   1|   0|    1|          0|
    |i_reg_73                  |   5|   0|    5|          0|
    |indvar_flatten_reg_62     |   9|   0|    9|          0|
    |j_reg_84                  |   5|   0|    5|          0|
    |tmp_mid2_v_reg_180        |   5|   0|    5|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  50|   0|   50|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------+-----+-----+------------+---------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | loop_pipeline | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | loop_pipeline | return value |
|ap_start    |  in |    1| ap_ctrl_hs | loop_pipeline | return value |
|ap_done     | out |    1| ap_ctrl_hs | loop_pipeline | return value |
|ap_idle     | out |    1| ap_ctrl_hs | loop_pipeline | return value |
|ap_ready    | out |    1| ap_ctrl_hs | loop_pipeline | return value |
|ap_return   | out |   20| ap_ctrl_hs | loop_pipeline | return value |
|A_address0  | out |    5|  ap_memory |       A       |     array    |
|A_ce0       | out |    1|  ap_memory |       A       |     array    |
|A_q0        |  in |    5|  ap_memory |       A       |     array    |
+------------+-----+-----+------------+---------------+--------------+

