

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               ea186fa3c8d275cd4773039c98555d08  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs
Extracting PTX file and ptxas options    1: bfs.1.sm_70.ptx -arch=sm_70 -dlcm=cg  
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs
Extracting specific PTX file named bfs.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x40456b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing bfs.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "g_graph_node_ref" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "g_graph_edge_ref" from 0x104 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "count" from 0x108 to 0x10c (global memory space)
GPGPU-Sim PTX: allocating global region for "no_of_nodes_vol" from 0x10c to 0x110 (global memory space)
GPGPU-Sim PTX: allocating global region for "stay_vol" from 0x110 to 0x114 (global memory space)
GPGPU-Sim PTX: allocating global region for "shadow_prefix_q" from 0x180 to 0x400180 (global memory space)
GPGPU-Sim PTX: allocating global region for "shadow_next_wf" from 0x400180 to 0x800180 (global memory space)
GPGPU-Sim PTX: allocating global region for "shadow_tail" from 0x800180 to 0xc00180 (global memory space)
GPGPU-Sim PTX: allocating global region for "shadow_elems" from 0xc00180 to 0x1000180 (global memory space)
GPGPU-Sim PTX: allocating global region for "shadow_sharers" from 0x1000180 to 0x1400180 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x1400180 to 0x1800180 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_last_iter" from 0x1800180 to 0x1c00180 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmsPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmsPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmsPiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmsPiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22BFS_in_GPU_kernel_nvmsPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvm3PiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvm3PiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvm3PiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvm3PiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22BFS_in_GPU_kernel_nvm3PiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvm4PiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvm4PiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvm4PiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvm4PiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22BFS_in_GPU_kernel_nvm4PiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_E5shift" from 0x3260 to 0x3264 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_E14no_of_nodes_sm" from 0x3264 to 0x3268 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_E8odd_time" from 0x3268 to 0x326c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_E5shift" from 0x3260 to 0x3264 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from bfs.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_' : regs=24, lmem=0, smem=12900, cmem=440
GPGPU-Sim PTX: Kernel '_Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_' : regs=32, lmem=0, smem=12908, cmem=464
GPGPU-Sim PTX: Kernel '_Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: Kernel '_Z22BFS_in_GPU_kernel_nvm4PiS_P4int2S1_S_S_iS_iiS_' : regs=38, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: Kernel '_Z22BFS_in_GPU_kernel_nvm3PiS_P4int2S1_S_S_iS_iiS_' : regs=38, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: Kernel '_Z22BFS_in_GPU_kernel_nvmsPiS_P4int2S1_S_S_iS_iiS_' : regs=38, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: Kernel '_Z22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: Kernel '_Z22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: Kernel '_Z22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: Kernel '_Z22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: Kernel '_Z22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: Kernel '_Z22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: __cudaRegisterFunction _Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_ : hostFun 0x0x4042be, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x403fef, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22BFS_in_GPU_kernel_nvm4PiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x403d5f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22BFS_in_GPU_kernel_nvm3PiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x403acf, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22BFS_in_GPU_kernel_nvmsPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x40383f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x4035af, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x40331f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x40308f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x402dff, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x402b6f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x4028df, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60f2dc; deviceAddress = count; deviceName = count
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global count hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60f2e0; deviceAddress = no_of_nodes_vol; deviceName = no_of_nodes_vol
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global no_of_nodes_vol hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60f2e4; deviceAddress = stay_vol; deviceName = stay_vol
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global stay_vol hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60f300; deviceAddress = shadow_prefix_q; deviceName = shadow_prefix_q
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global shadow_prefix_q hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xa0f300; deviceAddress = shadow_next_wf; deviceName = shadow_next_wf
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global shadow_next_wf hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xe0f300; deviceAddress = shadow_tail; deviceName = shadow_tail
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global shadow_tail hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x120f300; deviceAddress = shadow_elems; deviceName = shadow_elems
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global shadow_elems hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x160f300; deviceAddress = shadow_sharers; deviceName = shadow_sharers
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global shadow_sharers hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x1a0f300; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x1e0f300; deviceAddress = NVM_last_iter; deviceName = NVM_last_iter
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_last_iter hostVar to name mapping
/home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs -i /home/pli11/Videos/parboil_benchmark/parboil/datasets/bfs/NY/input/graph_input.dat -o /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/run/NY/bfs.out 4 
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   size = 4294967295
GPGPU-Sim PTX:   texref = 0x60f1e0, array = 0x103436d0
GPGPU-Sim PTX:   devPtr32 = c0000000
GPGPU-Sim PTX:   Name corresponding to textureReference: g_graph_node_ref
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=32, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 8
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 2, Tx_numbits = 3, Ty_numbits = 1
GPGPU-Sim PTX:   Texel size = 8 bytes; texel_size_numbits = 3
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc0000000
GPGPU-Sim PTX:   Texel size = 8 bytes
GPGPU-Sim PTX: devPtr = 0xffffffffc0000000
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   size = 4294967295
GPGPU-Sim PTX:   texref = 0x60f260, array = 0x103437d0
GPGPU-Sim PTX:   devPtr32 = c0211300
GPGPU-Sim PTX:   Name corresponding to textureReference: g_graph_edge_ref
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=32, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 8
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 2, Tx_numbits = 3, Ty_numbits = 1
GPGPU-Sim PTX:   Texel size = 8 bytes; texel_size_numbits = 3
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc0211300
GPGPU-Sim PTX:   Texel size = 8 bytes
GPGPU-Sim PTX: devPtr = 0xffffffffc0211300
Starting GPU kernel
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
grid size 1
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1bf6ec98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1bf6ec90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1bf6ec88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1bf6ec80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1bf6ec78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1bf6ec70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1bf6ed50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1bf6ed58..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1bf6ed60..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1bf6ed68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1bf6ed70..

GPGPU-Sim PTX: cudaLaunch for 0x0x403d5f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z22BFS_in_GPU_kernel_nvm4PiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z22BFS_in_GPU_kernel_nvm4PiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22BFS_in_GPU_kernel_nvm4PiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22BFS_in_GPU_kernel_nvm4PiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22BFS_in_GPU_kernel_nvm4PiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22BFS_in_GPU_kernel_nvm4PiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: reconvergence points for _Z22BFS_in_GPU_kernel_nvm4PiS_P4int2S1_S_S_iS_iiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x61b8 (bfs.1.sm_70.ptx:4685) @%p5 bra BB8_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x61d0 (bfs.1.sm_70.ptx:4691) mov.u32 %r61, %tid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6368 (bfs.1.sm_70.ptx:4742) bra.uni BB8_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x63a8 (bfs.1.sm_70.ptx:4760) setp.ne.s32%p7, %r2, %r3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x63b0 (bfs.1.sm_70.ptx:4761) @%p7 bra BB8_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6400 (bfs.1.sm_70.ptx:4784) setp.lt.u32%p1, %r1, 8;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6410 (bfs.1.sm_70.ptx:4786) @!%p1 bra BB8_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6440 (bfs.1.sm_70.ptx:4798) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x6418 (bfs.1.sm_70.ptx:4787) bra.uni BB8_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6420 (bfs.1.sm_70.ptx:4790) mov.u32 %r87, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x6450 (bfs.1.sm_70.ptx:4800) @%p8 bra BB8_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ad8 (bfs.1.sm_70.ptx:5087) setp.eq.s32%p2, %r1, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6468 (bfs.1.sm_70.ptx:4804) @%p9 bra BB8_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6490 (bfs.1.sm_70.ptx:4815) mul.wide.s32 %rd38, %r223, 4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6470 (bfs.1.sm_70.ptx:4805) bra.uni BB8_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6488 (bfs.1.sm_70.ptx:4812) ld.shared.u32 %r223, [%r9];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6480 (bfs.1.sm_70.ptx:4809) bra.uni BB8_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6490 (bfs.1.sm_70.ptx:4815) mul.wide.s32 %rd38, %r223, 4;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x64d8 (bfs.1.sm_70.ptx:4824) @%p10 bra BB8_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ad8 (bfs.1.sm_70.ptx:5087) setp.eq.s32%p2, %r1, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x6508 (bfs.1.sm_70.ptx:4831) @%p11 bra BB8_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6798 (bfs.1.sm_70.ptx:4947) setp.lt.u32%p23, %r22, 4;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x6518 (bfs.1.sm_70.ptx:4834) @%p12 bra BB8_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x66d0 (bfs.1.sm_70.ptx:4912) tex.1d.v4.s32.s32{%r31, %r116, %r117, %r118}, [g_graph_edge_ref, {%r227}];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x6528 (bfs.1.sm_70.ptx:4837) @%p13 bra BB8_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6608 (bfs.1.sm_70.ptx:4877) tex.1d.v4.s32.s32{%r27, %r105, %r106, %r107}, [g_graph_edge_ref, {%r21}];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x6530 (bfs.1.sm_70.ptx:4838) bra.uni BB8_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6548 (bfs.1.sm_70.ptx:4845) tex.1d.v4.s32.s32{%r24, %r94, %r95, %r96}, [g_graph_edge_ref, {%r227}];
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6540 (bfs.1.sm_70.ptx:4842) bra.uni BB8_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6608 (bfs.1.sm_70.ptx:4877) tex.1d.v4.s32.s32{%r27, %r105, %r106, %r107}, [g_graph_edge_ref, {%r21}];
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6580 (bfs.1.sm_70.ptx:4852) @%p14 bra BB8_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6608 (bfs.1.sm_70.ptx:4877) tex.1d.v4.s32.s32{%r27, %r105, %r106, %r107}, [g_graph_edge_ref, {%r21}];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x65a8 (bfs.1.sm_70.ptx:4858) @%p15 bra BB8_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6608 (bfs.1.sm_70.ptx:4877) tex.1d.v4.s32.s32{%r27, %r105, %r106, %r107}, [g_graph_edge_ref, {%r21}];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x65c0 (bfs.1.sm_70.ptx:4862) @%p16 bra BB8_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6608 (bfs.1.sm_70.ptx:4877) tex.1d.v4.s32.s32{%r27, %r105, %r106, %r107}, [g_graph_edge_ref, {%r21}];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x65c8 (bfs.1.sm_70.ptx:4863) bra.uni BB8_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x65e8 (bfs.1.sm_70.ptx:4871) mad.lo.s32 %r101, %r7, 1600, %r75;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x65e0 (bfs.1.sm_70.ptx:4868) bra.uni BB8_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6608 (bfs.1.sm_70.ptx:4877) tex.1d.v4.s32.s32{%r27, %r105, %r106, %r107}, [g_graph_edge_ref, {%r21}];
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x6640 (bfs.1.sm_70.ptx:4884) @%p17 bra BB8_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x66c8 (bfs.1.sm_70.ptx:4909) add.s32 %r227, %r21, 1;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x6668 (bfs.1.sm_70.ptx:4890) @%p18 bra BB8_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x66c8 (bfs.1.sm_70.ptx:4909) add.s32 %r227, %r21, 1;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x6680 (bfs.1.sm_70.ptx:4894) @%p19 bra BB8_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x66c8 (bfs.1.sm_70.ptx:4909) add.s32 %r227, %r21, 1;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x6688 (bfs.1.sm_70.ptx:4895) bra.uni BB8_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x66a8 (bfs.1.sm_70.ptx:4903) mad.lo.s32 %r112, %r7, 1600, %r75;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x66a0 (bfs.1.sm_70.ptx:4900) bra.uni BB8_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x66c8 (bfs.1.sm_70.ptx:4909) add.s32 %r227, %r21, 1;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x6708 (bfs.1.sm_70.ptx:4919) @%p20 bra BB8_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6790 (bfs.1.sm_70.ptx:4944) add.s32 %r227, %r227, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x6730 (bfs.1.sm_70.ptx:4925) @%p21 bra BB8_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6790 (bfs.1.sm_70.ptx:4944) add.s32 %r227, %r227, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x6748 (bfs.1.sm_70.ptx:4929) @%p22 bra BB8_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6790 (bfs.1.sm_70.ptx:4944) add.s32 %r227, %r227, 1;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x6750 (bfs.1.sm_70.ptx:4930) bra.uni BB8_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6770 (bfs.1.sm_70.ptx:4938) mad.lo.s32 %r123, %r7, 1600, %r75;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x6768 (bfs.1.sm_70.ptx:4935) bra.uni BB8_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6790 (bfs.1.sm_70.ptx:4944) add.s32 %r227, %r227, 1;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x67a0 (bfs.1.sm_70.ptx:4948) @%p23 bra BB8_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ad8 (bfs.1.sm_70.ptx:5087) setp.eq.s32%p2, %r1, 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x67e0 (bfs.1.sm_70.ptx:4958) @%p24 bra BB8_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6868 (bfs.1.sm_70.ptx:4983) add.s32 %r38, %r227, 1;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x6808 (bfs.1.sm_70.ptx:4964) @%p25 bra BB8_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6868 (bfs.1.sm_70.ptx:4983) add.s32 %r38, %r227, 1;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x6820 (bfs.1.sm_70.ptx:4968) @%p26 bra BB8_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6868 (bfs.1.sm_70.ptx:4983) add.s32 %r38, %r227, 1;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x6828 (bfs.1.sm_70.ptx:4969) bra.uni BB8_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6848 (bfs.1.sm_70.ptx:4977) mad.lo.s32 %r134, %r7, 1600, %r75;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x6840 (bfs.1.sm_70.ptx:4974) bra.uni BB8_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6868 (bfs.1.sm_70.ptx:4983) add.s32 %r38, %r227, 1;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x68a8 (bfs.1.sm_70.ptx:4991) @%p27 bra BB8_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6930 (bfs.1.sm_70.ptx:5016) add.s32 %r41, %r38, 1;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x68d0 (bfs.1.sm_70.ptx:4997) @%p28 bra BB8_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6930 (bfs.1.sm_70.ptx:5016) add.s32 %r41, %r38, 1;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x68e8 (bfs.1.sm_70.ptx:5001) @%p29 bra BB8_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6930 (bfs.1.sm_70.ptx:5016) add.s32 %r41, %r38, 1;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x68f0 (bfs.1.sm_70.ptx:5002) bra.uni BB8_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6910 (bfs.1.sm_70.ptx:5010) mad.lo.s32 %r145, %r7, 1600, %r75;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x6908 (bfs.1.sm_70.ptx:5007) bra.uni BB8_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6930 (bfs.1.sm_70.ptx:5016) add.s32 %r41, %r38, 1;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x6970 (bfs.1.sm_70.ptx:5024) @%p30 bra BB8_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69f8 (bfs.1.sm_70.ptx:5049) add.s32 %r44, %r41, 1;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x6998 (bfs.1.sm_70.ptx:5030) @%p31 bra BB8_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69f8 (bfs.1.sm_70.ptx:5049) add.s32 %r44, %r41, 1;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x69b0 (bfs.1.sm_70.ptx:5034) @%p32 bra BB8_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69f8 (bfs.1.sm_70.ptx:5049) add.s32 %r44, %r41, 1;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x69b8 (bfs.1.sm_70.ptx:5035) bra.uni BB8_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69d8 (bfs.1.sm_70.ptx:5043) mad.lo.s32 %r156, %r7, 1600, %r75;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x69d0 (bfs.1.sm_70.ptx:5040) bra.uni BB8_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69f8 (bfs.1.sm_70.ptx:5049) add.s32 %r44, %r41, 1;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x6a38 (bfs.1.sm_70.ptx:5057) @%p33 bra BB8_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ac0 (bfs.1.sm_70.ptx:5082) add.s32 %r227, %r44, 1;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x6a60 (bfs.1.sm_70.ptx:5063) @%p34 bra BB8_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ac0 (bfs.1.sm_70.ptx:5082) add.s32 %r227, %r44, 1;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x6a78 (bfs.1.sm_70.ptx:5067) @%p35 bra BB8_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ac0 (bfs.1.sm_70.ptx:5082) add.s32 %r227, %r44, 1;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x6a80 (bfs.1.sm_70.ptx:5068) bra.uni BB8_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6aa0 (bfs.1.sm_70.ptx:5076) mad.lo.s32 %r167, %r7, 1600, %r75;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x6a98 (bfs.1.sm_70.ptx:5073) bra.uni BB8_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ac0 (bfs.1.sm_70.ptx:5082) add.s32 %r227, %r44, 1;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x6ad0 (bfs.1.sm_70.ptx:5084) @%p36 bra BB8_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ad8 (bfs.1.sm_70.ptx:5087) setp.eq.s32%p2, %r1, 0;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x6ae8 (bfs.1.sm_70.ptx:5089) @!%p2 bra BB8_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c80 (bfs.1.sm_70.ptx:5158) bar.sync 0;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x6af0 (bfs.1.sm_70.ptx:5090) bra.uni BB8_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6af8 (bfs.1.sm_70.ptx:5093) mov.u32 %r178, 0;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x6c98 (bfs.1.sm_70.ptx:5161) @%p37 bra BB8_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ef8 (bfs.1.sm_70.ptx:5287) ret;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x6cb0 (bfs.1.sm_70.ptx:5165) @%p38 bra BB8_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ef8 (bfs.1.sm_70.ptx:5287) ret;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x6cb8 (bfs.1.sm_70.ptx:5166) bra.uni BB8_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e78 (bfs.1.sm_70.ptx:5265) setp.ge.s32%p39, %r228, %r49;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x6cd0 (bfs.1.sm_70.ptx:5171) @%p41 bra BB8_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d88 (bfs.1.sm_70.ptx:5200) setp.eq.s32%p3, %r2, %r3;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x6d80 (bfs.1.sm_70.ptx:5197) @%p42 bra BB8_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d88 (bfs.1.sm_70.ptx:5200) setp.eq.s32%p3, %r2, %r3;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x6db0 (bfs.1.sm_70.ptx:5207) @!%p3 bra BB8_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6dd8 (bfs.1.sm_70.ptx:5219) membar.gl;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x6db8 (bfs.1.sm_70.ptx:5208) bra.uni BB8_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6dc0 (bfs.1.sm_70.ptx:5211) mov.u64 %rd88, 0;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x6e08 (bfs.1.sm_70.ptx:5230) @!%p3 bra BB8_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e48 (bfs.1.sm_70.ptx:5252) setp.ne.s32%p43, %r6, 0;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x6e10 (bfs.1.sm_70.ptx:5231) bra.uni BB8_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e18 (bfs.1.sm_70.ptx:5234) mov.u32 %r216, 0;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x6e50 (bfs.1.sm_70.ptx:5253) @%p43 bra BB8_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6370 (bfs.1.sm_70.ptx:4746) membar.gl;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x6e70 (bfs.1.sm_70.ptx:5262) bra.uni BB8_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6370 (bfs.1.sm_70.ptx:4746) membar.gl;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x6e80 (bfs.1.sm_70.ptx:5266) @%p39 bra BB8_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ef8 (bfs.1.sm_70.ptx:5287) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x6ef0 (bfs.1.sm_70.ptx:5284) @%p40 bra BB8_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ef8 (bfs.1.sm_70.ptx:5287) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22BFS_in_GPU_kernel_nvm4PiS_P4int2S1_S_S_iS_iiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22BFS_in_GPU_kernel_nvm4PiS_P4int2S1_S_S_iS_iiS_'.
GPGPU-Sim PTX: pushing kernel '_Z22BFS_in_GPU_kernel_nvm4PiS_P4int2S1_S_S_iS_iiS_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22BFS_in_GPU_kernel_nvm4PiS_P4int2S1_S_S_iS_iiS_'
GPGPU-Sim uArch: CTA/core = 3, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 112KB
Destroy streams for kernel 1: size 0
kernel_name = _Z22BFS_in_GPU_kernel_nvm4PiS_P4int2S1_S_S_iS_iiS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 2098920
gpu_sim_insn = 8998619
gpu_ipc =       4.2873
gpu_tot_sim_cycle = 2098920
gpu_tot_sim_insn = 8998619
gpu_tot_ipc =       4.2873
gpu_tot_issued_cta = 1
gpu_occupancy = 24.9979% 
gpu_tot_occupancy = 24.9979% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1523
partiton_level_parallism_total  =       0.1523
partiton_level_parallism_util =       1.0076
partiton_level_parallism_util_total  =       1.0076
L2_BW  =       6.3044 GB/Sec
L2_BW_total  =       6.3044 GB/Sec
gpu_total_sim_rate=5680
############## bottleneck_stats #############
cycles: core 2098920, icnt 2098920, l2 2098920, dram 1576044
gpu_ipc	4.287
gpu_tot_issued_cta = 1, average cycles = 2098920
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 21581 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 719 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.001	1
L1D data util	0.002	1	0.190	0
L1D tag util	0.001	1	0.052	0
L2 data util	0.003	64	0.005	2
L2 tag util	0.002	64	0.005	2
n_l2_access	 334513
icnt s2m util	0.000	0	0.000	2	flits per packet: -nan
icnt m2s util	0.000	0	0.000	2	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	32	0.001	1

latency_l1_hit:	56060, num_l1_reqs:	2803
L1 hit latency:	20
latency_l2_hit:	58471273, num_l2_reqs:	295764
L2 hit latency:	197
latency_dram:	11929128, num_dram_reqs:	38749
DRAM latency:	307

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.938
smem size	0.456
thread slot	0.750
TB slot    	0.094
L1I tag util	0.002	1	0.139	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.001	1	0.060	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.001	1	0.098	0

smem port	0.000	1

n_reg_bank	16
reg port	0.050	16	0.069	3
L1D tag util	0.001	1	0.052	0
L1D fill util	0.000	1	0.016	0
n_l1d_mshr	4096
L1D mshr util	0.000	1
n_l1d_missq	16
L1D missq util	0.000	1
L1D hit rate	0.026
L1D miss rate	0.974
L1D rsfail rate	0.000
L2 tag util	0.002	64	0.005	2
L2 fill util	0.000	64	0.000	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	64	0.000	0
L2 missq util	0.000	64	0.000	2
L2 hit rate	0.884
L2 miss rate	0.116
L2 rsfail rate	0.000

dram activity	0.002	32	0.008	1

load trans eff	0.133
load trans sz	32.000
load_useful_bytes 926772, load_transaction_bytes 6986528, icnt_m2s_bytes 0
n_gmem_load_insns 23605, n_gmem_load_accesses 218329
n_smem_access_insn 52334, n_smem_accesses 64862

tmp_counter/12	0.003

run 0.016, fetch 0.000, sync 0.822, control 0.001, data 0.156, struct 0.004
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 108943, Miss = 106140, Miss_rate = 0.974, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 108943
	L1D_total_cache_misses = 106140
	L1D_total_cache_miss_rate = 0.9743
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 164312
	L1T_total_cache_misses = 15210
	L1T_total_cache_miss_rate = 0.0926
	L1T_total_cache_pending_hits = 149102
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17611
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 149102
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 15210
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44329
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 164312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64614

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
76211, 55237, 53453, 49335, 43644, 41248, 38965, 32223, 27101, 21292, 16758, 14910, 13770, 13518, 12607, 11448, 
gpgpu_n_tot_thrd_icount = 16695040
gpgpu_n_tot_w_icount = 521720
gpgpu_n_stall_shd_mem = 446679
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 208338
gpgpu_n_mem_write_global = 96119
gpgpu_n_mem_texture = 15210
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 231693
gpgpu_n_store_insn = 107153
gpgpu_n_shmem_insn = 1082266
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 180745
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 12528
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 100609
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 182394
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:149609	W0_Idle:4750298	W0_Scoreboard:2954049	W1:51089	W2:30795	W3:26749	W4:22154	W5:18504	W6:18074	W7:15451	W8:14908	W9:11572	W10:9158	W11:7735	W12:5975	W13:4447	W14:4005	W15:3534	W16:3418	W17:3686	W18:3332	W19:3224	W20:3671	W21:3546	W22:3932	W23:3551	W24:2918	W25:3329	W26:3051	W27:2961	W28:3689	W29:2919	W30:3889	W31:2422	W32:224032
single_issue_nums: WS0:160726	WS1:131295	WS2:121783	WS3:107916	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 274704 {8:34338,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2836600 {8:31505,40:64614,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 6960000 {40:174000,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 121680 {8:15210,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1373520 {40:34338,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 768952 {8:96119,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 6960000 {40:174000,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 2433600 {40:60840,}
maxmflatency = 769 
max_icnt2mem_latency = 25 
maxmrqlatency = 83 
max_icnt2sh_latency = 184 
averagemflatency = 240 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 6 
mrq_lat_table:10186 	4914 	2614 	87 	1380 	3104 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	310833 	23632 	30832 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	220579 	136 	0 	98952 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	264381 	36171 	27242 	19734 	11919 	5540 	310 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3229 	232 	463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        52         0         8         0         0         0         0         0         0         0        64        64         0         0 
dram[1]:         8        16         0         0         4         0         0         0         0         0         0         0         0        48        64         0 
dram[2]:        20        16         0         0        12         0         0         0         0         0         0         0        52        56         0         0 
dram[3]:        24        20         0        40        16         0         0         0         0         0         0         0         0        52        64         0 
dram[4]:        20        24         0        44         4         0         0         8         0         0         0         0        52        64         0        64 
dram[5]:        16        28        44        44        20         0         0         0         0         0         0         0        52         0        64         0 
dram[6]:        16        24         0        40        16         0         0         0         0         0         0         0        52        64         0        64 
dram[7]:        28        24        40        40        16         8         0         0         0         0         0         0        48        64         0        64 
dram[8]:        20        16         0        40         4         0         0         0         0         0         0         4         0        56         0        64 
dram[9]:        20        24        44        40         8         8         0         0         0         0         0         0         0        52         0         0 
dram[10]:        20        24        40        40         0         4         0         4         0         0         0         0        52        64        64         0 
dram[11]:        16        24        40        36         0         4         4         0         0         0         0         0        52         0        64         0 
dram[12]:        24        20        32        36        20         8         0         8         0         0         0         0        52         0        64         0 
dram[13]:        16        24        40        32        16        28         0         8         0         0         0         0         0         0         0         0 
dram[14]:        28        24        32        36        16         0         0         4         0         0         0         0         0         0        64         0 
dram[15]:        24        24        36        36        16         4         0         0         0         0         0         0        48        56        64         0 
dram[16]:        32        24        32         0         8         0         0         4         0         0         0         0         0        48        64         0 
dram[17]:        24        16        32         0         4        32         0         0         0         0         0         0        56        52        64        64 
dram[18]:        20        20        32        32        24         8         0         8         0         0         0         0        56        56         0         0 
dram[19]:        20        20         0         0        12         0         0         0         0         0         0         0        56         0         0         0 
dram[20]:        16        16        32         0         4        28         0         0         0         0         0         0        60        48        64         0 
dram[21]:        24        12         0         0         0        12         0         0         0         0         0         1        48        56        64        64 
dram[22]:        20        12         0         0         0        32         0         0         0         0         0         0        40        56        64        64 
dram[23]:        20        20         0         0         0         0         0         0         0         0         0         0         0        64         0         0 
dram[24]:        16        20         0        36         0        24         0         0         0         0         0         0        48        64         0        64 
dram[25]:        12        20         0         0         0        24         0         0         0         0         0         4        60        56         0        64 
dram[26]:        20        28        36         0         0         0         0         0         0         0         0         0        56        56         0         0 
dram[27]:        32        24         0        36         0        16         0         0         0         0         0         0        40        48        64         0 
dram[28]:        24        20        40         0         0        16         0         0         0         0         0         0        56        64         0        64 
dram[29]:        24        16        40         0         0         0         0         0         0         0         0         0        52        56        64        64 
dram[30]:        24        16        32         0         0        16         0         0         0         0         0         0         0        64         0        64 
dram[31]:        24        16         0         0         0        16         0         0         0         0         0         0        60        56         0        64 
maximum service time to same row:
dram[0]:    940058    524722   2030455    175627   1709051   1791946   1896453   1875763   2058456   1983511         0   2068600   1067405   1102302    657358    649305 
dram[1]:     11111    981805    104247    126578   1837213   1789490         0   1896050   2081068         0         0         0    825399   1246059   1268828    514874 
dram[2]:    732527   1274395    120797    127477   1846632   1735210   1906456   1927430   2091453         0         0   1865892   1051522   1043554    741694    707832 
dram[3]:    991122   1225960    276961   1896016   1799850   1725977         0   1896456   1959908         0   1689998   1672983    842315   1204168   1242228    632013 
dram[4]:    888022   1120587    252121   1923926   1826790   1818203   2002620   1875675   1949676         0         0   2025078   1213042   1121876    682415   1390775 
dram[5]:    947886   1082072   1719135   1979611   1817372   1744884         0   2046716   2047053         0         0   2057822    908404    784278   1218004    497761 
dram[6]:    913997    854045    276961   1951475   1859719   1771077   2068777         0   2047289   2095202   1848816   2035845   1025258    965544    623346   1462903 
dram[7]:    956757   1003349   1740072   1955292   1859585   1798405   2035017   1980914   2039330   2096104   1898139   2024132   1056391   1108329    623366   1474269 
dram[8]:    930089   1146433    191749   1846381   1817372   1836962   1951423   2002590   1971035         0         0   1856037    733463   1262231    649269   1440494 
dram[9]:    975747   1094664   1842435   1830370   1709126   1818453   2002762   2057425   1972219         0   1725628   2002679    808846   1214448    674166    497693 
dram[10]:    914049    705380   1789098   1824422   1771165   1817937   2003344   1899017   1949516         0         0   2024332   1254699    995089   1274256    497721 
dram[11]:    983142    908921   1815985   1798431   1827521   1875827   1991921   2024480   1917627   2039433         0   2013458   1018573    472135   1242446    665731 
dram[12]:   1236077    915618   1637635   1700757   1761936   1866095         0   2045877   1995574   1809525   1753804   1980970   1378967    724572   1201257    699158 
dram[13]:   1066217    931016   1785725   1808539   1726893   1817407   2046555   1848671   2003739   2015850   1603698   1969855    598305    514927    775699    632072 
dram[14]:   1419094    897660   1534057   1789753   1790627   1868723         0   1866848   1996200   2050517         0   1917008    891961    958931   1291432    598301 
dram[15]:   1129909    998879   1711405   1771295   1808576   1865985         0   1958884   2014569   2083947         0   1886127   1308667   1005172   1265246    598260 
dram[16]:   1245001    991066   1850889    208530   1718114   1846744         0   1948046   1992847   2058524         0   2046551    556893   1248240   1517723    548758 
dram[17]:   1199744   1172688   1559900    191744   1752636   1734491         0   2045876   1960169         0         0   2024875   1235125   1052174   1460665   1397751 
dram[18]:   1201923   1242446   1574519   1767401   1753575   1808470         0   1981143   1949439         0         0   2035629   1314670   1411793    532009    548842 
dram[19]:   1209960   1238549    320170    143269   1725399   1789518         0   2058348   1927666         0         0   2002619   1319496    858734    506613    548886 
dram[20]:   1236952    935816   1564908    175623   1752269   1753761   1846142   2090349   1961278         0         0   2013514   1190648   1278398   1551752    632024 
dram[21]:   1141306   1055065    363946    175623   1877011   1808649         0         0   1938401         0   2090113   1359601   1041330   1287265   1566459   1379813 
dram[22]:   1188759   1134103    321519    184090   1869722   1808976         0         0   1930753         0   2058076   1855640   1108208    942200   1533817   1442568 
dram[23]:   1144191   1102556    373852    208576   1856868   1808975         0   1926938   1920537         0         0   1603621    750402   1143809    532041    472087 
dram[24]:   1169547    857348    380614   1857595   1847069   1771808         0         0   1887034         0         0   1948761   1112503    900248    489203   1503709 
dram[25]:   1194905   1220450    389463    241584   1827765   1709127   1846415         0   1876943         0         0   2046270   1179694    910690    455344   1314881 
dram[26]:   1250891   1278545   1615842    252619   1798796   1691388   1969880   1937493   1877886         0         0   2080557   1230389    908377    430769    640847 
dram[27]:   1015558   1235690    380527   1755015   1809449   1779880   1948046   2068404   1908174         0         0   2014196   1028704    943832   1636514    657257 
dram[28]:    998821   1183663   1705603    232705   1789637   1682797         0         0         0   2058467         0   1958883   1188247   1152156    489143   1417823 
dram[29]:    688316   1236556   1914626    127457   1782846   1700359         0         0         0   1983178   2079474   1595211   1041336    951939   1589171   1372557 
dram[30]:    561488   1166061   1632269     94637   1801532   1701622         0         0         0   1971236         0   1958993    784275   1319885    665775   1362073 
dram[31]:    549116   1174113    200523     88387   1762177   1710639   1973444         0         0   1972453         0   1906142   1039992    960116    506577   1438672 
average row accesses per activate:
dram[0]:  7.500000  8.000000 28.000000 40.000000 20.000000 36.000000  4.000000  4.000000 12.000000  4.000000      -nan  4.000000 34.000000 34.000000 64.000000 64.000000 
dram[1]:  1.570611  9.600000 52.000000 40.000000 17.333334 32.000000      -nan  8.000000  8.000000      -nan      -nan      -nan 60.000000 16.000000 34.000000 64.000000 
dram[2]: 12.000000  8.333333 48.000000 44.000000 17.333334 36.000000  4.000000  8.000000  8.000000      -nan      -nan  4.000000 28.000000 21.333334 64.000000 64.000000 
dram[3]: 15.428572 10.000000 44.000000 22.000000 13.333333 36.000000      -nan  8.000000 12.000000      -nan  4.000000  8.000000 60.000000 14.400000 34.000000 64.000000 
dram[4]:  7.466667 10.666667 44.000000 24.000000 16.000000 32.000000  4.000000  6.000000 20.000000      -nan      -nan  4.000000 21.333334 34.000000 64.000000 34.000000 
dram[5]:  9.666667  8.333333 26.000000 24.000000  9.333333 32.000000      -nan  4.000000  8.000000      -nan      -nan  4.000000 30.000000 64.000000 34.000000 64.000000 
dram[6]: 10.000000  6.857143 44.000000 24.000000  9.333333 32.000000  4.000000      -nan  8.000000  4.000000  4.000000  8.000000 22.666666 36.000000 64.000000 34.000000 
dram[7]: 10.800000  8.363636 24.000000 24.000000  8.800000 20.000000  4.000000  4.000000  8.000000  4.000000  8.000000 16.000000 20.000000 34.000000 64.000000 34.000000 
dram[8]:  8.307693  6.769231 44.000000 24.000000 10.000000 32.000000  4.000000  4.000000  8.000000      -nan      -nan  6.666667 56.000000 24.000000 64.000000 36.000000 
dram[9]:  7.200000  6.285714 26.000000 24.000000  8.000000 13.333333  8.000000  8.000000  8.000000      -nan  4.000000 16.000000 56.000000 18.000000 64.000000 64.000000 
dram[10]:  9.000000 10.500000 24.000000 24.000000 36.000000 20.000000  8.000000  6.000000  8.000000      -nan      -nan 16.000000 20.000000 34.000000 34.000000 64.000000 
dram[11]:  8.000000  7.333333 22.000000 16.000000 36.000000 18.000000  4.000000  8.000000  8.000000  8.000000      -nan 12.000000 22.666666 56.000000 36.000000 64.000000 
dram[12]:  8.000000  7.692307 14.666667 17.333334 14.666667 20.000000      -nan  6.000000  8.000000 16.000000  4.000000 16.000000 16.000000 64.000000 34.000000 64.000000 
dram[13]:  7.250000 11.500000 22.000000 16.000000 14.666667 10.000000  4.000000  8.000000  8.000000  8.000000  8.000000  8.000000 60.000000 64.000000 64.000000 64.000000 
dram[14]:  9.333333 14.285714 16.000000 16.000000 10.000000 32.000000      -nan  6.000000  8.000000  8.000000      -nan 12.000000 60.000000 64.000000 34.000000 64.000000 
dram[15]:  8.285714 14.285714 16.000000 17.333334 12.000000 18.000000      -nan  8.000000  8.000000  4.000000      -nan 16.000000 20.000000 14.400000 34.000000 64.000000 
dram[16]:  7.058824  8.727273 13.000000 36.000000 10.400000 32.000000      -nan  4.000000  8.000000  8.000000      -nan  8.000000 56.000000 16.000000 34.000000 64.000000 
dram[17]: 11.555555  9.000000 13.000000 32.000000 13.333333 13.333333      -nan  4.000000  8.000000      -nan      -nan  4.000000 30.000000 22.666666 34.000000 36.000000 
dram[18]: 10.400000  9.230769 16.000000 18.000000 12.000000 13.333333      -nan  6.000000  8.000000      -nan      -nan  8.000000 30.000000 30.000000 64.000000 64.000000 
dram[19]:  9.666667  8.000000 40.000000 36.000000 12.000000 32.000000      -nan  4.000000  8.000000      -nan      -nan  4.000000 30.000000 60.000000 64.000000 64.000000 
dram[20]:  7.733333  9.818182 14.666667 32.000000 20.000000 14.666667  4.000000  4.000000  8.000000      -nan      -nan  4.000000 34.000000 25.333334 36.000000 64.000000 
dram[21]: 10.000000  7.250000 40.000000 32.000000 32.000000  8.000000      -nan      -nan  8.000000      -nan  4.000000  2.500000 21.333334 20.000000 36.000000 36.000000 
dram[22]:  8.666667  6.315790 44.000000 32.000000 32.000000 18.000000      -nan      -nan  8.000000      -nan  4.000000 12.000000 20.000000 18.000000 34.000000 36.000000 
dram[23]:  9.000000 10.000000 48.000000 40.000000 32.000000 32.000000      -nan  4.000000  8.000000      -nan      -nan  4.000000 60.000000 34.000000 64.000000 64.000000 
dram[24]:  6.000000  7.466667 40.000000 20.000000 32.000000 14.666667      -nan      -nan  8.000000      -nan      -nan  8.000000 16.000000 38.000000 64.000000 36.000000 
dram[25]:  6.315790  8.285714 40.000000 36.000000 32.000000  9.600000  8.000000      -nan  8.000000      -nan      -nan  4.000000 34.000000 20.000000 64.000000 38.000000 
dram[26]:  8.000000 19.333334 14.666667 40.000000 36.000000 32.000000  8.000000  8.000000  8.000000      -nan      -nan  4.000000 17.000000 22.666666 64.000000 64.000000 
dram[27]:  8.571428 13.000000 40.000000 16.000000 36.000000  8.800000  8.000000  8.000000 12.000000      -nan      -nan  8.000000 14.400000 22.666666 34.000000 64.000000 
dram[28]:  8.285714  9.090909 22.000000 52.000000 32.000000  8.000000      -nan      -nan      -nan  4.000000      -nan  8.000000 22.666666 36.000000 64.000000 34.000000 
dram[29]:  9.000000  7.000000 22.000000 52.000000 36.000000 36.000000      -nan      -nan      -nan 12.000000  4.000000 12.000000 22.666666 22.666666 34.000000 36.000000 
dram[30]:  8.307693  9.454545 14.666667 44.000000 32.000000 14.666667      -nan      -nan      -nan  8.000000      -nan  8.000000 64.000000 36.000000 64.000000 36.000000 
dram[31]: 10.400000  9.454545 40.000000 56.000000 40.000000 14.666667  4.000000      -nan      -nan  8.000000      -nan  8.000000 34.000000 32.000000 64.000000 38.000000 
average row locality = 22300/1949 = 11.441765
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       120       104        56        40        60        36         4         4        12         4         0         4        68        68        64        64 
dram[1]:       104        96        52        40        52        32         0         8         8         0         0         0        60        64        68        64 
dram[2]:       108       100        48        44        52        36         4         8         8         0         0         4        56        64        64        64 
dram[3]:       108       100        44        44        40        36         0         8        12         0         4         8        60        72        68        64 
dram[4]:       112        96        44        48        32        32         4        12        20         0         0         4        64        68        64        68 
dram[5]:       116       100        52        48        28        32         0         4         8         0         0         4        60        64        68        64 
dram[6]:       120        96        44        48        28        32         4         0         8         4         4         8        68        72        64        68 
dram[7]:       108        92        48        48        44        40         4         4         8         4         8        16        60        68        64        68 
dram[8]:       108        88        44        48        40        32         4         4         8         0         0        20        56        72        64        72 
dram[9]:       108        88        52        48        40        40         8         8         8         0         4        16        56        72        64        64 
dram[10]:       108        84        48        48        36        40         8        12         8         0         0        16        60        68        68        64 
dram[11]:       112        88        44        48        36        36        12         8         8         8         0        12        68        56        72        64 
dram[12]:       120       100        44        52        44        40         0        12         8        16         4        16        64        64        68        64 
dram[13]:       116        92        44        48        44        40         4        16         8         8         8         8        60        64        64        64 
dram[14]:       112       100        48        48        40        32         0        12         8         8         0        12        60        64        68        64 
dram[15]:       116       100        48        52        36        36         0         8         8         4         0        16        60        72        68        64 
dram[16]:       120        96        52        36        52        32         0        12         8         8         0         8        56        64        68        64 
dram[17]:       104       108        52        32        40        40         0         4         8         0         0         4        60        68        68        72 
dram[18]:       104       120        48        36        36        40         0        12         8         0         0         8        60        60        64        64 
dram[19]:       116       112        40        36        48        32         0         4         8         0         0         4        60        60        64        64 
dram[20]:       116       108        44        32        40        44         4         4         8         0         0         4        68        76        72        64 
dram[21]:       100       116        40        32        32        40         0         0         8         0         4         5        64        80        72        72 
dram[22]:       104       120        44        32        32        36         0         0         8         0         4        12        60        72        68        72 
dram[23]:       108       120        48        40        32        32         0         4         8         0         0         4        60        68        64        64 
dram[24]:       120       112        40        40        32        44         0         0         8         0         0         8        64        76        64        72 
dram[25]:       120       116        40        36        32        48         8         0         8         0         0         8        68        80        64        76 
dram[26]:       128       116        44        40        36        32         8         8         8         0         0         4        68        68        64        64 
dram[27]:       120       104        40        48        36        44         8         8        12         0         0         8        72        68        68        64 
dram[28]:       116       100        44        52        32        40         0         0         0         4         0         8        68        72        64        68 
dram[29]:       108       112        44        52        36        36         0         0         0        12         4        12        68        68        68        72 
dram[30]:       108       104        44        44        32        44         0         0         0         8         0         8        64        72        64        72 
dram[31]:       104       104        40        56        40        44         4         0         0         8         0         8        68        64        64        76 
total dram reads = 21581
min_bank_accesses = 0!
chip skew: 716/648 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       719         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 719
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3688      4164       853      1299       624      3117      3652      6090      3632     14292    none      105168      2717      2840       643       599
dram[1]:       1747      4477       920      1299       677      3492    none        2072      5624    none      none      none        3174      2920       563       648
dram[2]:      12502      4258      1125      1606       941      2997      3280      3726      5246    none      none      111025      3347      2795       547       718
dram[3]:      10831      4281      1170      1703       773      3136    none        5263      4479    none      111205     55743      3147      2355       550       623
dram[4]:       9286      4388      1028      1359      1344      2952      3524      2700      3085    none      none      112834      3124      1942       616       766
dram[5]:       6660      4301       983      1528      1220      3799    none        6177      5937    none      none      112907      3410      2072       573       576
dram[6]:       4686      4470       785      1525      1180      3457      7155    none        6193     14368    110630     56038      3211      1857       628       569
dram[7]:       4559      4718       657      1642      1352      1968      8367      3298      6076     15672     57661     27451      4185      1910       568       622
dram[8]:       4425      4875       698      1622      1918      2240      6440      3739      6911    none      none       22913      4391      1626       562       712
dram[9]:       4086      4896       667      1433      1936      1937      1908      2152      7001    none      113351     28028      4247      1813       563       620
dram[10]:       4019      5025       619      1238      1253      1935      1845      2747      7470    none      none       27858      3811      2018       600       680
dram[11]:       3855      4798       681      1185      1403      1861      1674      3799      6884      8809    none       38451      3413      2321       556       609
dram[12]:       3614      4305       677      1266      1778      2819    none        4219      9167      4452    113554     28766      4140      1985       559       611
dram[13]:       3745      4637       824      1599      1860      2854      3647      4977      8480      7448     59080     56039      3980      1821       533       610
dram[14]:       3831      4321      1260      1613      1484      2732    none        1714      5816      8626    none       37385      3778      1442       561       682
dram[15]:       3726      4286      1331      1403      1828      2899    none        2983      5578     15917    none       28021      3370      1168       542       647
dram[16]:       3603      4548      1177      1754       765      3012    none        1585      6570      7885    none       55343      4200      1158       538       693
dram[17]:       4067      4061      1457      2039       822      2912    none        3119      6330    none      none      110742      3942      1243       516       558
dram[18]:       4103      3705      1539      1555       829      2968    none        1472      7443    none      none       56450      4106      1288       556       627
dram[19]:       3685      3904      1744      1259       695      2810    none        4892      7996    none      none      110137      4212      1807       671       634
dram[20]:       3746      4017      1692      1027       766      1850      3354      7983      9401    none      none      108988      3140      1555       590       588
dram[21]:       4288      3802      1853       790       909      1956    none      none        7453    none      115785     89592      3601      1555       565       578
dram[22]:       4117      3692      1686       938       866      2346    none      none       10757    none      116055     38225      3848      1670       658       569
dram[23]:       3985      3687      1590       714      1111      3091    none       15683      9419    none      none      115922      3812      1185       539       580
dram[24]:       3649      3911      1812       907      2375      2624    none      none        7193    none      none       59455      3160      1045       558       567
dram[25]:       3627      3784      1867       748      2559      2258      2413    none        7561    none      none       60812      2897      1179       584       572
dram[26]:       3439      3762      1502       949      2276      2882      3109      2125      7352    none      none      116392      3095      1294       634       683
dram[27]:       3623      4166      1834       837      3111      2473      2718      2017      5498    none      none       59767      3258      1369       514       609
dram[28]:       3744      4303      1740       838      3434      2157    none      none      none       17084    none       60685      3560      1408       560       610
dram[29]:       3979      3867      1266       940      3016      1734    none      none      none        6821    107111     41154      3363      1559       655       612
dram[30]:       3985      4141      1279      1207      3404      1030    none      none      none       12764    none       61030      4124      1540       608       645
dram[31]:       4066      4176      1187      1078      2834       715      3365    none      none       11921    none       59597      3182      1550       719       615
maximum mf latency per bank:
dram[0]:        768       769       439       413       493       487       411       411       411       539       270       415       442       431       427       429
dram[1]:        769       769       411       412       488       473       236       413       506       256       260       256       443       445       459       426
dram[2]:        769       769       430       474       477       478       430       435       409       234       262       433       464       497       432       431
dram[3]:        769       769       410       468       482       476       212       410       409       215       419       420       438       459       428       482
dram[4]:        769       769       409       426       503       437       487       436       436       239       294       409       447       443       422       499
dram[5]:        769       769       517       515       468       481       196       428       445       222       272       409       485       422       450       446
dram[6]:        769       769       471       471       472       415       472       246       456       414       409       414       439       440       441       456
dram[7]:        769       769       474       437       473       438       469       442       410       410       411       474       472       442       432       444
dram[8]:        769       769       410       470       461       461       410       481       414       213       277       470       422       443       447       428
dram[9]:        769       769       470       426       432       482       432       478       419       249       427       470       423       452       429       436
dram[10]:        769       769       428       429       461       439       412       446       467       271       308       411       446       431       497       443
dram[11]:        769       769       532       461       447       440       472       422       433       409       284       476       463       427       451       430
dram[12]:        769       769       452       467       477       457       176       431       436       413       428       472       450       532       438       527
dram[13]:        769       769       441       453       484       478       435       425       454       438       411       426       450       440       437       420
dram[14]:        769       769       431       436       507       478       236       450       411       413       274       409       432       439       524       416
dram[15]:        769       769       451       444       431       432       196       434       427       410       267       415       554       511       426       427
dram[16]:        769       769       444       471       435       431       284       449       410       410       278       423       423       489       428       424
dram[17]:        769       769       477       410       442       512       285       409       480       276       309       410       447       438       449       442
dram[18]:        769       769       479       433       425       482       292       430       449       275       285       476       477       441       436       437
dram[19]:        769       769       410       410       427       452       231       409       416       319       277       477       505       446       434       431
dram[20]:        769       769       457       412       519       490       457       592       446       313       272       420       471       447       466       422
dram[21]:        769       769       411       414       441       447       210       299       507       308       426       434       473       484       533       464
dram[22]:        769       769       444       412       463       459       286       279       425       283       418       435       459       445       495       479
dram[23]:        769       769       411       409       444       410       203       430       410       262       287       427       445       435       449       427
dram[24]:        769       769       410       499       504       471       200       278       409       308       298       439       476       464       420       433
dram[25]:        769       769       411       409       451       446       412       301       420       293       296       446       451       465       494       428
dram[26]:        769       769       441       431       410       467       414       438       483       290       275       410       462       435       451       429
dram[27]:        769       769       411       457       475       460       433       429       410       294       254       415       436       461       487       447
dram[28]:        769       769       446       414       430       447       217       184       286       410       294       427       486       467       415       450
dram[29]:        769       769       426       409       474       438       257       253       201       476       456       441       436       436       505       446
dram[30]:        769       769       441       477       441       434       206       198       228       446       308       466       442       440       445       443
dram[31]:        769       769       417       440       448       434       411       197       210       459       294       433       439       448       474       457
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575258 n_act=47 n_pre=32 n_ref_event=0 n_req=708 n_rd=708 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004492
n_activity=4696 dram_eff=0.1508
bk0: 120a 1575583i bk1: 104a 1575668i bk2: 56a 1575971i bk3: 40a 1576005i bk4: 60a 1575942i bk5: 36a 1576005i bk6: 4a 1576029i bk7: 4a 1576029i bk8: 12a 1576024i bk9: 4a 1576029i bk10: 0a 1576044i bk11: 4a 1576029i bk12: 68a 1575959i bk13: 68a 1575962i bk14: 64a 1575989i bk15: 64a 1575985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933616
Row_Buffer_Locality_read = 0.933616
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002787
Bank_Level_Parallism_Col = 1.001739
Bank_Level_Parallism_Ready = 1.001412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001739 

BW Util details:
bwutil = 0.000449 
total_CMD = 1576044 
util_bw = 708 
Wasted_Col = 1064 
Wasted_Row = 381 
Idle = 1573891 

BW Util Bottlenecks: 
RCDc_limit = 564 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 500 
rwq = 0 
CCDLc_limit_alone = 500 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575258 
Read = 708 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 32 
n_ref = 0 
n_req = 708 
total_req = 708 

Dual Bus Interface Util: 
issued_total_row = 79 
issued_total_col = 708 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000449 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001272 
queue_avg = 0.002055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00205515
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1573590 n_act=550 n_pre=538 n_ref_event=0 n_req=1367 n_rd=648 n_rd_L2_A=0 n_write=0 n_wr_bk=719 bw_util=0.0008674
n_activity=31730 dram_eff=0.04308
bk0: 104a 1564892i bk1: 96a 1575744i bk2: 52a 1575994i bk3: 40a 1576002i bk4: 52a 1575946i bk5: 32a 1576008i bk6: 0a 1576044i bk7: 8a 1576027i bk8: 8a 1576027i bk9: 0a 1576044i bk10: 0a 1576044i bk11: 0a 1576044i bk12: 60a 1575989i bk13: 64a 1575916i bk14: 68a 1575959i bk15: 64a 1575984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.597659
Row_Buffer_Locality_read = 0.922840
Row_Buffer_Locality_write = 0.304590
Bank_Level_Parallism = 1.002393
Bank_Level_Parallism_Col = 1.003769
Bank_Level_Parallism_Ready = 1.002195
write_to_read_ratio_blp_rw_average = 0.741049
GrpLevelPara = 1.003612 

BW Util details:
bwutil = 0.000867 
total_CMD = 1576044 
util_bw = 1367 
Wasted_Col = 5550 
Wasted_Row = 6458 
Idle = 1562669 

BW Util Bottlenecks: 
RCDc_limit = 597 
RCDWRc_limit = 4500 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1573590 
Read = 648 
Write = 0 
L2_Alloc = 0 
L2_WB = 719 
n_act = 550 
n_pre = 538 
n_ref = 0 
n_req = 1367 
total_req = 1367 

Dual Bus Interface Util: 
issued_total_row = 1088 
issued_total_col = 1367 
Row_Bus_Util =  0.000690 
CoL_Bus_Util = 0.000867 
Either_Row_CoL_Bus_Util = 0.001557 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.000407 
queue_avg = 0.002508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00250754
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575322 n_act=38 n_pre=24 n_ref_event=0 n_req=660 n_rd=660 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004188
n_activity=4084 dram_eff=0.1616
bk0: 108a 1575758i bk1: 100a 1575695i bk2: 48a 1575996i bk3: 44a 1576001i bk4: 52a 1575952i bk5: 36a 1576013i bk6: 4a 1576029i bk7: 8a 1576026i bk8: 8a 1576026i bk9: 0a 1576044i bk10: 0a 1576044i bk11: 4a 1576029i bk12: 56a 1575971i bk13: 64a 1575936i bk14: 64a 1575988i bk15: 64a 1575987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942424
Row_Buffer_Locality_read = 0.942424
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003221
Bank_Level_Parallism_Col = 1.003904
Bank_Level_Parallism_Ready = 1.001515
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003253 

BW Util details:
bwutil = 0.000419 
total_CMD = 1576044 
util_bw = 660 
Wasted_Col = 915 
Wasted_Row = 288 
Idle = 1574181 

BW Util Bottlenecks: 
RCDc_limit = 452 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 464 
rwq = 0 
CCDLc_limit_alone = 464 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575322 
Read = 660 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 24 
n_ref = 0 
n_req = 660 
total_req = 660 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 660 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000458 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00167635
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575317 n_act=37 n_pre=23 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004238
n_activity=4159 dram_eff=0.1606
bk0: 108a 1575812i bk1: 100a 1575744i bk2: 44a 1576001i bk3: 44a 1575976i bk4: 40a 1575955i bk5: 36a 1576006i bk6: 0a 1576044i bk7: 8a 1576026i bk8: 12a 1576024i bk9: 0a 1576044i bk10: 4a 1576029i bk11: 8a 1576026i bk12: 60a 1575991i bk13: 72a 1575882i bk14: 68a 1575959i bk15: 64a 1575986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944611
Row_Buffer_Locality_read = 0.944611
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007012
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000424 
total_CMD = 1576044 
util_bw = 668 
Wasted_Col = 922 
Wasted_Row = 264 
Idle = 1574190 

BW Util Bottlenecks: 
RCDc_limit = 443 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 479 
rwq = 0 
CCDLc_limit_alone = 479 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575317 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 23 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 668 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000424 
Either_Row_CoL_Bus_Util = 0.000461 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001376 
queue_avg = 0.001625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00162495
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575304 n_act=43 n_pre=29 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004238
n_activity=4269 dram_eff=0.1565
bk0: 112a 1575604i bk1: 96a 1575771i bk2: 44a 1576002i bk3: 48a 1575975i bk4: 32a 1575985i bk5: 32a 1576008i bk6: 4a 1576029i bk7: 12a 1575999i bk8: 20a 1576019i bk9: 0a 1576044i bk10: 0a 1576044i bk11: 4a 1576029i bk12: 64a 1575938i bk13: 68a 1575960i bk14: 64a 1575987i bk15: 68a 1575959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935629
Row_Buffer_Locality_read = 0.935629
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003479
Bank_Level_Parallism_Col = 1.004342
Bank_Level_Parallism_Ready = 1.002994
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004342 

BW Util details:
bwutil = 0.000424 
total_CMD = 1576044 
util_bw = 668 
Wasted_Col = 987 
Wasted_Row = 357 
Idle = 1574032 

BW Util Bottlenecks: 
RCDc_limit = 516 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 471 
rwq = 0 
CCDLc_limit_alone = 471 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575304 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 668 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.000424 
Either_Row_CoL_Bus_Util = 0.000470 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0021021
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575327 n_act=41 n_pre=28 n_ref_event=0 n_req=648 n_rd=648 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004112
n_activity=4075 dram_eff=0.159
bk0: 116a 1575681i bk1: 100a 1575679i bk2: 52a 1575969i bk3: 48a 1575970i bk4: 28a 1575964i bk5: 32a 1576010i bk6: 0a 1576044i bk7: 4a 1576029i bk8: 8a 1576026i bk9: 0a 1576044i bk10: 0a 1576044i bk11: 4a 1576029i bk12: 60a 1575963i bk13: 64a 1575986i bk14: 68a 1575961i bk15: 64a 1575984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936728
Row_Buffer_Locality_read = 0.936728
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004592
Bank_Level_Parallism_Col = 1.005718
Bank_Level_Parallism_Ready = 1.004630
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005718 

BW Util details:
bwutil = 0.000411 
total_CMD = 1576044 
util_bw = 648 
Wasted_Col = 967 
Wasted_Row = 345 
Idle = 1574084 

BW Util Bottlenecks: 
RCDc_limit = 492 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 475 
rwq = 0 
CCDLc_limit_alone = 475 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575327 
Read = 648 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 28 
n_ref = 0 
n_req = 648 
total_req = 648 

Dual Bus Interface Util: 
issued_total_row = 69 
issued_total_col = 648 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000411 
Either_Row_CoL_Bus_Util = 0.000455 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0020469
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575300 n_act=46 n_pre=31 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004238
n_activity=4356 dram_eff=0.1534
bk0: 120a 1575679i bk1: 96a 1575647i bk2: 44a 1576001i bk3: 48a 1575976i bk4: 28a 1575965i bk5: 32a 1576008i bk6: 4a 1576029i bk7: 0a 1576044i bk8: 8a 1576026i bk9: 4a 1576029i bk10: 4a 1576029i bk11: 8a 1576026i bk12: 68a 1575936i bk13: 72a 1575956i bk14: 64a 1575987i bk15: 68a 1575961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931138
Row_Buffer_Locality_read = 0.931138
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.021182
Bank_Level_Parallism_Col = 1.010378
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010378 

BW Util details:
bwutil = 0.000424 
total_CMD = 1576044 
util_bw = 668 
Wasted_Col = 1014 
Wasted_Row = 348 
Idle = 1574014 

BW Util Bottlenecks: 
RCDc_limit = 548 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 477 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575300 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 31 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 77 
issued_total_col = 668 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.000424 
Either_Row_CoL_Bus_Util = 0.000472 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001344 
queue_avg = 0.002055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00205515
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575285 n_act=46 n_pre=30 n_ref_event=0 n_req=684 n_rd=684 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000434
n_activity=4425 dram_eff=0.1546
bk0: 108a 1575730i bk1: 92a 1575727i bk2: 48a 1575972i bk3: 48a 1575973i bk4: 44a 1575905i bk5: 40a 1575978i bk6: 4a 1576028i bk7: 4a 1576029i bk8: 8a 1576026i bk9: 4a 1576029i bk10: 8a 1576026i bk11: 16a 1576020i bk12: 60a 1575940i bk13: 68a 1575960i bk14: 64a 1575986i bk15: 68a 1575960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932749
Row_Buffer_Locality_read = 0.932749
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015481
Bank_Level_Parallism_Col = 1.018040
Bank_Level_Parallism_Ready = 1.008772
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013830 

BW Util details:
bwutil = 0.000434 
total_CMD = 1576044 
util_bw = 684 
Wasted_Col = 1023 
Wasted_Row = 360 
Idle = 1573977 

BW Util Bottlenecks: 
RCDc_limit = 544 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 493 
rwq = 0 
CCDLc_limit_alone = 493 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575285 
Read = 684 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 30 
n_ref = 0 
n_req = 684 
total_req = 684 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 684 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000434 
Either_Row_CoL_Bus_Util = 0.000482 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001318 
queue_avg = 0.002084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0020837
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575306 n_act=47 n_pre=33 n_ref_event=0 n_req=660 n_rd=660 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004188
n_activity=4387 dram_eff=0.1504
bk0: 108a 1575663i bk1: 88a 1575679i bk2: 44a 1576001i bk3: 48a 1575973i bk4: 40a 1575929i bk5: 32a 1576011i bk6: 4a 1576029i bk7: 4a 1576029i bk8: 8a 1576026i bk9: 0a 1576044i bk10: 0a 1576044i bk11: 20a 1575969i bk12: 56a 1575992i bk13: 72a 1575931i bk14: 64a 1575987i bk15: 72a 1575955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928788
Row_Buffer_Locality_read = 0.928788
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007187
Bank_Level_Parallism_Col = 1.006675
Bank_Level_Parallism_Ready = 1.001515
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006675 

BW Util details:
bwutil = 0.000419 
total_CMD = 1576044 
util_bw = 660 
Wasted_Col = 1034 
Wasted_Row = 393 
Idle = 1573957 

BW Util Bottlenecks: 
RCDc_limit = 558 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 481 
rwq = 0 
CCDLc_limit_alone = 481 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575306 
Read = 660 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 660 
total_req = 660 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 660 
Row_Bus_Util =  0.000051 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000468 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002710 
queue_avg = 0.002093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00209322
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575277 n_act=53 n_pre=38 n_ref_event=0 n_req=676 n_rd=676 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004289
n_activity=4618 dram_eff=0.1464
bk0: 108a 1575611i bk1: 88a 1575655i bk2: 52a 1575972i bk3: 48a 1575973i bk4: 40a 1575907i bk5: 40a 1575955i bk6: 8a 1576026i bk7: 8a 1576026i bk8: 8a 1576027i bk9: 0a 1576044i bk10: 4a 1576029i bk11: 16a 1576021i bk12: 56a 1575992i bk13: 72a 1575909i bk14: 64a 1575986i bk15: 64a 1575989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921598
Row_Buffer_Locality_read = 0.921598
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013920
Bank_Level_Parallism_Col = 1.012188
Bank_Level_Parallism_Ready = 1.004438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012188 

BW Util details:
bwutil = 0.000429 
total_CMD = 1576044 
util_bw = 676 
Wasted_Col = 1099 
Wasted_Row = 452 
Idle = 1573817 

BW Util Bottlenecks: 
RCDc_limit = 633 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 475 
rwq = 0 
CCDLc_limit_alone = 475 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575277 
Read = 676 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 53 
n_pre = 38 
n_ref = 0 
n_req = 676 
total_req = 676 

Dual Bus Interface Util: 
issued_total_row = 91 
issued_total_col = 676 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000429 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00240412
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575310 n_act=40 n_pre=26 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004238
n_activity=4228 dram_eff=0.158
bk0: 108a 1575690i bk1: 84a 1575801i bk2: 48a 1575974i bk3: 48a 1575973i bk4: 36a 1576006i bk5: 40a 1575978i bk6: 8a 1576026i bk7: 12a 1575999i bk8: 8a 1576026i bk9: 0a 1576044i bk10: 0a 1576044i bk11: 16a 1576020i bk12: 60a 1575941i bk13: 68a 1575962i bk14: 68a 1575957i bk15: 64a 1575987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940120
Row_Buffer_Locality_read = 0.940120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015674
Bank_Level_Parallism_Col = 1.013367
Bank_Level_Parallism_Ready = 1.005988
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013367 

BW Util details:
bwutil = 0.000424 
total_CMD = 1576044 
util_bw = 668 
Wasted_Col = 942 
Wasted_Row = 304 
Idle = 1574130 

BW Util Bottlenecks: 
RCDc_limit = 476 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 473 
rwq = 0 
CCDLc_limit_alone = 473 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575310 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 26 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 668 
Row_Bus_Util =  0.000042 
CoL_Bus_Util = 0.000424 
Either_Row_CoL_Bus_Util = 0.000466 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00176328
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575291 n_act=48 n_pre=33 n_ref_event=0 n_req=672 n_rd=672 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004264
n_activity=4433 dram_eff=0.1516
bk0: 112a 1575634i bk1: 88a 1575696i bk2: 44a 1575977i bk3: 48a 1575948i bk4: 36a 1576005i bk5: 36a 1575983i bk6: 12a 1575975i bk7: 8a 1576026i bk8: 8a 1576026i bk9: 8a 1576026i bk10: 0a 1576044i bk11: 12a 1576024i bk12: 68a 1575935i bk13: 56a 1575991i bk14: 72a 1575956i bk15: 64a 1575986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015632
Bank_Level_Parallism_Col = 1.008309
Bank_Level_Parallism_Ready = 1.005952
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004154 

BW Util details:
bwutil = 0.000426 
total_CMD = 1576044 
util_bw = 672 
Wasted_Col = 1060 
Wasted_Row = 379 
Idle = 1573933 

BW Util Bottlenecks: 
RCDc_limit = 572 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 495 
rwq = 0 
CCDLc_limit_alone = 495 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575291 
Read = 672 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 33 
n_ref = 0 
n_req = 672 
total_req = 672 

Dual Bus Interface Util: 
issued_total_row = 81 
issued_total_col = 672 
Row_Bus_Util =  0.000051 
CoL_Bus_Util = 0.000426 
Either_Row_CoL_Bus_Util = 0.000478 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00233686
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575237 n_act=53 n_pre=38 n_ref_event=0 n_req=716 n_rd=716 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004543
n_activity=4839 dram_eff=0.148
bk0: 120a 1575609i bk1: 100a 1575672i bk2: 44a 1575956i bk3: 52a 1575947i bk4: 44a 1575952i bk5: 40a 1575979i bk6: 0a 1576044i bk7: 12a 1575999i bk8: 8a 1576026i bk9: 16a 1576022i bk10: 4a 1576029i bk11: 16a 1576021i bk12: 64a 1575914i bk13: 64a 1575988i bk14: 68a 1575957i bk15: 64a 1575984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925978
Row_Buffer_Locality_read = 0.925978
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003459
Bank_Level_Parallism_Col = 1.002212
Bank_Level_Parallism_Ready = 1.004190
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002212 

BW Util details:
bwutil = 0.000454 
total_CMD = 1576044 
util_bw = 716 
Wasted_Col = 1145 
Wasted_Row = 452 
Idle = 1573731 

BW Util Bottlenecks: 
RCDc_limit = 636 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 509 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575237 
Read = 716 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 53 
n_pre = 38 
n_ref = 0 
n_req = 716 
total_req = 716 

Dual Bus Interface Util: 
issued_total_row = 91 
issued_total_col = 716 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000454 
Either_Row_CoL_Bus_Util = 0.000512 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00240349
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575279 n_act=47 n_pre=31 n_ref_event=0 n_req=688 n_rd=688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004365
n_activity=4501 dram_eff=0.1529
bk0: 116a 1575584i bk1: 92a 1575793i bk2: 44a 1575976i bk3: 48a 1575948i bk4: 44a 1575952i bk5: 40a 1575931i bk6: 4a 1576029i bk7: 16a 1575996i bk8: 8a 1576026i bk9: 8a 1576026i bk10: 8a 1576026i bk11: 8a 1576026i bk12: 60a 1575988i bk13: 64a 1575986i bk14: 64a 1575987i bk15: 64a 1575984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931686
Row_Buffer_Locality_read = 0.931686
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004708
Bank_Level_Parallism_Col = 1.004098
Bank_Level_Parallism_Ready = 1.001454
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000437 
total_CMD = 1576044 
util_bw = 688 
Wasted_Col = 1067 
Wasted_Row = 369 
Idle = 1573920 

BW Util Bottlenecks: 
RCDc_limit = 561 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575279 
Read = 688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 688 
total_req = 688 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 688 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000485 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001307 
queue_avg = 0.002145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00214524
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575302 n_act=40 n_pre=26 n_ref_event=0 n_req=676 n_rd=676 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004289
n_activity=4265 dram_eff=0.1585
bk0: 112a 1575689i bk1: 100a 1575818i bk2: 48a 1575951i bk3: 48a 1575950i bk4: 40a 1575930i bk5: 32a 1576007i bk6: 0a 1576044i bk7: 12a 1575999i bk8: 8a 1576026i bk9: 8a 1576026i bk10: 0a 1576044i bk11: 12a 1576023i bk12: 60a 1575988i bk13: 64a 1575986i bk14: 68a 1575960i bk15: 64a 1575984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940828
Row_Buffer_Locality_read = 0.940828
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000429 
total_CMD = 1576044 
util_bw = 676 
Wasted_Col = 967 
Wasted_Row = 312 
Idle = 1574089 

BW Util Bottlenecks: 
RCDc_limit = 480 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 487 
rwq = 0 
CCDLc_limit_alone = 487 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575302 
Read = 676 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 26 
n_ref = 0 
n_req = 676 
total_req = 676 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 676 
Row_Bus_Util =  0.000042 
CoL_Bus_Util = 0.000429 
Either_Row_CoL_Bus_Util = 0.000471 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00179183
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575276 n_act=47 n_pre=33 n_ref_event=0 n_req=688 n_rd=688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004365
n_activity=4441 dram_eff=0.1549
bk0: 116a 1575634i bk1: 100a 1575811i bk2: 48a 1575949i bk3: 52a 1575947i bk4: 36a 1575959i bk5: 36a 1575982i bk6: 0a 1576044i bk7: 8a 1576026i bk8: 8a 1576026i bk9: 4a 1576029i bk10: 0a 1576044i bk11: 16a 1576022i bk12: 60a 1575943i bk13: 72a 1575885i bk14: 68a 1575959i bk15: 64a 1575987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931686
Row_Buffer_Locality_read = 0.931686
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.034233
Bank_Level_Parallism_Col = 1.025951
Bank_Level_Parallism_Ready = 1.005814
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018708 

BW Util details:
bwutil = 0.000437 
total_CMD = 1576044 
util_bw = 688 
Wasted_Col = 1014 
Wasted_Row = 372 
Idle = 1573970 

BW Util Bottlenecks: 
RCDc_limit = 555 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 484 
rwq = 0 
CCDLc_limit_alone = 484 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575276 
Read = 688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 688 
total_req = 688 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 688 
Row_Bus_Util =  0.000051 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00227912
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575276 n_act=53 n_pre=39 n_ref_event=0 n_req=676 n_rd=676 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004289
n_activity=4696 dram_eff=0.144
bk0: 120a 1575560i bk1: 96a 1575722i bk2: 52a 1575922i bk3: 36a 1576006i bk4: 52a 1575899i bk5: 32a 1576009i bk6: 0a 1576044i bk7: 12a 1575975i bk8: 8a 1576026i bk9: 8a 1576027i bk10: 0a 1576044i bk11: 8a 1576026i bk12: 56a 1575995i bk13: 64a 1575917i bk14: 68a 1575962i bk15: 64a 1575989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921598
Row_Buffer_Locality_read = 0.921598
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009392
Bank_Level_Parallism_Col = 1.006377
Bank_Level_Parallism_Ready = 1.002959
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006377 

BW Util details:
bwutil = 0.000429 
total_CMD = 1576044 
util_bw = 676 
Wasted_Col = 1101 
Wasted_Row = 459 
Idle = 1573808 

BW Util Bottlenecks: 
RCDc_limit = 632 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 475 
rwq = 0 
CCDLc_limit_alone = 475 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575276 
Read = 676 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 53 
n_pre = 39 
n_ref = 0 
n_req = 676 
total_req = 676 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 676 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000429 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0023578
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575310 n_act=44 n_pre=31 n_ref_event=0 n_req=660 n_rd=660 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004188
n_activity=4230 dram_eff=0.156
bk0: 104a 1575762i bk1: 108a 1575689i bk2: 52a 1575923i bk3: 32a 1576009i bk4: 40a 1575956i bk5: 40a 1575953i bk6: 0a 1576044i bk7: 4a 1576029i bk8: 8a 1576026i bk9: 0a 1576044i bk10: 0a 1576044i bk11: 4a 1576029i bk12: 60a 1575965i bk13: 68a 1575936i bk14: 68a 1575961i bk15: 72a 1575958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011426
Bank_Level_Parallism_Col = 1.013767
Bank_Level_Parallism_Ready = 1.004545
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013767 

BW Util details:
bwutil = 0.000419 
total_CMD = 1576044 
util_bw = 660 
Wasted_Col = 981 
Wasted_Row = 372 
Idle = 1574031 

BW Util Bottlenecks: 
RCDc_limit = 525 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 457 
rwq = 0 
CCDLc_limit_alone = 457 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575310 
Read = 660 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 44 
n_pre = 31 
n_ref = 0 
n_req = 660 
total_req = 660 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 660 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000466 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001362 
queue_avg = 0.002248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00224803
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575309 n_act=44 n_pre=31 n_ref_event=0 n_req=660 n_rd=660 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004188
n_activity=4360 dram_eff=0.1514
bk0: 104a 1575740i bk1: 120a 1575657i bk2: 48a 1575947i bk3: 36a 1575982i bk4: 36a 1575959i bk5: 40a 1575954i bk6: 0a 1576044i bk7: 12a 1575999i bk8: 8a 1576026i bk9: 0a 1576044i bk10: 0a 1576044i bk11: 8a 1576027i bk12: 60a 1575964i bk13: 60a 1575966i bk14: 64a 1575986i bk15: 64a 1575986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000419 
total_CMD = 1576044 
util_bw = 660 
Wasted_Col = 1007 
Wasted_Row = 372 
Idle = 1574005 

BW Util Bottlenecks: 
RCDc_limit = 528 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 479 
rwq = 0 
CCDLc_limit_alone = 479 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575309 
Read = 660 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 44 
n_pre = 31 
n_ref = 0 
n_req = 660 
total_req = 660 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 660 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000466 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00206339
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575328 n_act=41 n_pre=28 n_ref_event=0 n_req=648 n_rd=648 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004112
n_activity=4149 dram_eff=0.1562
bk0: 116a 1575685i bk1: 112a 1575640i bk2: 40a 1576003i bk3: 36a 1576005i bk4: 48a 1575928i bk5: 32a 1576011i bk6: 0a 1576044i bk7: 4a 1576029i bk8: 8a 1576027i bk9: 0a 1576044i bk10: 0a 1576044i bk11: 4a 1576029i bk12: 60a 1575963i bk13: 60a 1575987i bk14: 64a 1575986i bk15: 64a 1575986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936728
Row_Buffer_Locality_read = 0.936728
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016763
Bank_Level_Parallism_Col = 1.006435
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005148 

BW Util details:
bwutil = 0.000411 
total_CMD = 1576044 
util_bw = 648 
Wasted_Col = 945 
Wasted_Row = 316 
Idle = 1574135 

BW Util Bottlenecks: 
RCDc_limit = 484 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 467 
rwq = 0 
CCDLc_limit_alone = 467 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575328 
Read = 648 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 28 
n_ref = 0 
n_req = 648 
total_req = 648 

Dual Bus Interface Util: 
issued_total_row = 69 
issued_total_col = 648 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000411 
Either_Row_CoL_Bus_Util = 0.000454 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001397 
queue_avg = 0.001828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00182799
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575281 n_act=47 n_pre=33 n_ref_event=0 n_req=684 n_rd=684 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000434
n_activity=4523 dram_eff=0.1512
bk0: 116a 1575612i bk1: 108a 1575713i bk2: 44a 1575952i bk3: 32a 1576010i bk4: 40a 1575979i bk5: 44a 1575946i bk6: 4a 1576029i bk7: 4a 1576029i bk8: 8a 1576026i bk9: 0a 1576044i bk10: 0a 1576044i bk11: 4a 1576029i bk12: 68a 1575960i bk13: 76a 1575929i bk14: 72a 1575958i bk15: 64a 1575985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931287
Row_Buffer_Locality_read = 0.931287
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007996
Bank_Level_Parallism_Col = 1.004149
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004149 

BW Util details:
bwutil = 0.000434 
total_CMD = 1576044 
util_bw = 684 
Wasted_Col = 1049 
Wasted_Row = 393 
Idle = 1573918 

BW Util Bottlenecks: 
RCDc_limit = 561 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 489 
rwq = 0 
CCDLc_limit_alone = 489 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575281 
Read = 684 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 684 
total_req = 684 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 684 
Row_Bus_Util =  0.000051 
CoL_Bus_Util = 0.000434 
Either_Row_CoL_Bus_Util = 0.000484 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001311 
queue_avg = 0.002123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00212304
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575296 n_act=49 n_pre=36 n_ref_event=0 n_req=665 n_rd=665 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004219
n_activity=4522 dram_eff=0.1471
bk0: 100a 1575745i bk1: 116a 1575587i bk2: 40a 1576002i bk3: 32a 1576010i bk4: 32a 1576008i bk5: 40a 1575908i bk6: 0a 1576044i bk7: 0a 1576044i bk8: 8a 1576026i bk9: 0a 1576044i bk10: 4a 1576029i bk11: 5a 1576005i bk12: 64a 1575936i bk13: 80a 1575903i bk14: 72a 1575962i bk15: 72a 1575958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926316
Row_Buffer_Locality_read = 0.926316
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011246
Bank_Level_Parallism_Col = 1.003591
Bank_Level_Parallism_Ready = 1.001504
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002394 

BW Util details:
bwutil = 0.000422 
total_CMD = 1576044 
util_bw = 665 
Wasted_Col = 1052 
Wasted_Row = 417 
Idle = 1573910 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 474 
rwq = 0 
CCDLc_limit_alone = 474 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575296 
Read = 665 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 36 
n_ref = 0 
n_req = 665 
total_req = 665 

Dual Bus Interface Util: 
issued_total_row = 85 
issued_total_col = 665 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000422 
Either_Row_CoL_Bus_Util = 0.000475 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002674 
queue_avg = 0.002165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00216491
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575294 n_act=50 n_pre=37 n_ref_event=0 n_req=664 n_rd=664 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004213
n_activity=4495 dram_eff=0.1477
bk0: 104a 1575692i bk1: 120a 1575507i bk2: 44a 1576000i bk3: 32a 1576009i bk4: 32a 1576010i bk5: 36a 1575982i bk6: 0a 1576044i bk7: 0a 1576044i bk8: 8a 1576026i bk9: 0a 1576044i bk10: 4a 1576029i bk11: 12a 1576024i bk12: 60a 1575941i bk13: 72a 1575904i bk14: 68a 1575958i bk15: 72a 1575958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924699
Row_Buffer_Locality_read = 0.924699
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017138
Bank_Level_Parallism_Col = 1.013699
Bank_Level_Parallism_Ready = 1.007530
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010721 

BW Util details:
bwutil = 0.000421 
total_CMD = 1576044 
util_bw = 664 
Wasted_Col = 1063 
Wasted_Row = 432 
Idle = 1573885 

BW Util Bottlenecks: 
RCDc_limit = 597 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 478 
rwq = 0 
CCDLc_limit_alone = 478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575294 
Read = 664 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 37 
n_ref = 0 
n_req = 664 
total_req = 664 

Dual Bus Interface Util: 
issued_total_row = 87 
issued_total_col = 664 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000421 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001333 
queue_avg = 0.002308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00230768
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575334 n_act=36 n_pre=23 n_ref_event=0 n_req=652 n_rd=652 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004137
n_activity=3910 dram_eff=0.1668
bk0: 108a 1575687i bk1: 120a 1575669i bk2: 48a 1576001i bk3: 40a 1576006i bk4: 32a 1576011i bk5: 32a 1576008i bk6: 0a 1576044i bk7: 4a 1576029i bk8: 8a 1576026i bk9: 0a 1576044i bk10: 0a 1576044i bk11: 4a 1576029i bk12: 60a 1575992i bk13: 68a 1575961i bk14: 64a 1575984i bk15: 64a 1575987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944785
Row_Buffer_Locality_read = 0.944785
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030337
Bank_Level_Parallism_Col = 1.018170
Bank_Level_Parallism_Ready = 1.004601
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018170 

BW Util details:
bwutil = 0.000414 
total_CMD = 1576044 
util_bw = 652 
Wasted_Col = 867 
Wasted_Row = 261 
Idle = 1574264 

BW Util Bottlenecks: 
RCDc_limit = 425 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 460 
rwq = 0 
CCDLc_limit_alone = 460 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575334 
Read = 652 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 23 
n_ref = 0 
n_req = 652 
total_req = 652 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 652 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000414 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001408 
queue_avg = 0.001764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00176391
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575273 n_act=53 n_pre=41 n_ref_event=0 n_req=680 n_rd=680 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004315
n_activity=4643 dram_eff=0.1465
bk0: 120a 1575469i bk1: 112a 1575611i bk2: 40a 1576004i bk3: 40a 1575979i bk4: 32a 1576008i bk5: 44a 1575952i bk6: 0a 1576044i bk7: 0a 1576044i bk8: 8a 1576026i bk9: 0a 1576044i bk10: 0a 1576044i bk11: 8a 1576026i bk12: 64a 1575915i bk13: 76a 1575955i bk14: 64a 1575985i bk15: 72a 1575957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922059
Row_Buffer_Locality_read = 0.922059
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022467
Bank_Level_Parallism_Col = 1.017898
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014434 

BW Util details:
bwutil = 0.000431 
total_CMD = 1576044 
util_bw = 680 
Wasted_Col = 1102 
Wasted_Row = 488 
Idle = 1573774 

BW Util Bottlenecks: 
RCDc_limit = 629 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575273 
Read = 680 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 53 
n_pre = 41 
n_ref = 0 
n_req = 680 
total_req = 680 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 680 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000431 
Either_Row_CoL_Bus_Util = 0.000489 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.003891 
queue_avg = 0.002447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00244663
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575245 n_act=54 n_pre=41 n_ref_event=0 n_req=704 n_rd=704 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004467
n_activity=4897 dram_eff=0.1438
bk0: 120a 1575512i bk1: 116a 1575635i bk2: 40a 1576003i bk3: 36a 1576008i bk4: 32a 1576011i bk5: 48a 1575897i bk6: 8a 1576026i bk7: 0a 1576044i bk8: 8a 1576026i bk9: 0a 1576044i bk10: 0a 1576044i bk11: 8a 1576002i bk12: 68a 1575960i bk13: 80a 1575905i bk14: 64a 1575986i bk15: 76a 1575951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923295
Row_Buffer_Locality_read = 0.923295
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008569
Bank_Level_Parallism_Col = 1.006121
Bank_Level_Parallism_Ready = 1.001420
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005565 

BW Util details:
bwutil = 0.000447 
total_CMD = 1576044 
util_bw = 704 
Wasted_Col = 1146 
Wasted_Row = 484 
Idle = 1573710 

BW Util Bottlenecks: 
RCDc_limit = 644 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 509 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575245 
Read = 704 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 41 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 95 
issued_total_col = 704 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000447 
Either_Row_CoL_Bus_Util = 0.000507 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0024295
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575288 n_act=41 n_pre=27 n_ref_event=0 n_req=688 n_rd=688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004365
n_activity=4350 dram_eff=0.1582
bk0: 128a 1575578i bk1: 116a 1575830i bk2: 44a 1575952i bk3: 40a 1576003i bk4: 36a 1576009i bk5: 32a 1576010i bk6: 8a 1576026i bk7: 8a 1576026i bk8: 8a 1576026i bk9: 0a 1576044i bk10: 0a 1576044i bk11: 4a 1576029i bk12: 68a 1575908i bk13: 68a 1575936i bk14: 64a 1575987i bk15: 64a 1575987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940407
Row_Buffer_Locality_read = 0.940407
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004527
Bank_Level_Parallism_Col = 1.005545
Bank_Level_Parallism_Ready = 1.002907
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005545 

BW Util details:
bwutil = 0.000437 
total_CMD = 1576044 
util_bw = 688 
Wasted_Col = 976 
Wasted_Row = 324 
Idle = 1574056 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 487 
rwq = 0 
CCDLc_limit_alone = 487 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575288 
Read = 688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 27 
n_ref = 0 
n_req = 688 
total_req = 688 

Dual Bus Interface Util: 
issued_total_row = 68 
issued_total_col = 688 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00188573
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575264 n_act=47 n_pre=33 n_ref_event=0 n_req=700 n_rd=700 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004442
n_activity=4611 dram_eff=0.1518
bk0: 120a 1575633i bk1: 104a 1575787i bk2: 40a 1576005i bk3: 48a 1575955i bk4: 36a 1576007i bk5: 44a 1575903i bk6: 8a 1576027i bk7: 8a 1576026i bk8: 12a 1576024i bk9: 0a 1576044i bk10: 0a 1576044i bk11: 8a 1576026i bk12: 72a 1575884i bk13: 68a 1575934i bk14: 68a 1575959i bk15: 64a 1575982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932857
Row_Buffer_Locality_read = 0.932857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001852
Bank_Level_Parallism_Col = 1.002330
Bank_Level_Parallism_Ready = 1.002857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002330 

BW Util details:
bwutil = 0.000444 
total_CMD = 1576044 
util_bw = 700 
Wasted_Col = 1064 
Wasted_Row = 396 
Idle = 1573884 

BW Util Bottlenecks: 
RCDc_limit = 564 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 500 
rwq = 0 
CCDLc_limit_alone = 500 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575264 
Read = 700 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 700 
total_req = 700 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 700 
Row_Bus_Util =  0.000051 
CoL_Bus_Util = 0.000444 
Either_Row_CoL_Bus_Util = 0.000495 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00216365
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575300 n_act=44 n_pre=32 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004238
n_activity=4329 dram_eff=0.1543
bk0: 116a 1575617i bk1: 100a 1575717i bk2: 44a 1575976i bk3: 52a 1575995i bk4: 32a 1576010i bk5: 40a 1575906i bk6: 0a 1576044i bk7: 0a 1576044i bk8: 0a 1576044i bk9: 4a 1576029i bk10: 0a 1576044i bk11: 8a 1576026i bk12: 68a 1575936i bk13: 72a 1575956i bk14: 64a 1575988i bk15: 68a 1575962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934132
Row_Buffer_Locality_read = 0.934132
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005322
Bank_Level_Parallism_Col = 1.003071
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003071 

BW Util details:
bwutil = 0.000424 
total_CMD = 1576044 
util_bw = 668 
Wasted_Col = 1004 
Wasted_Row = 395 
Idle = 1573977 

BW Util Bottlenecks: 
RCDc_limit = 525 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 481 
rwq = 0 
CCDLc_limit_alone = 481 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575300 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 44 
n_pre = 32 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 668 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000424 
Either_Row_CoL_Bus_Util = 0.000472 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00215984
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575273 n_act=46 n_pre=33 n_ref_event=0 n_req=692 n_rd=692 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004391
n_activity=4538 dram_eff=0.1525
bk0: 108a 1575686i bk1: 112a 1575582i bk2: 44a 1575975i bk3: 52a 1575994i bk4: 36a 1576006i bk5: 36a 1576007i bk6: 0a 1576044i bk7: 0a 1576044i bk8: 0a 1576044i bk9: 12a 1576023i bk10: 4a 1576029i bk11: 12a 1576023i bk12: 68a 1575927i bk13: 68a 1575936i bk14: 68a 1575958i bk15: 72a 1575957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933526
Row_Buffer_Locality_read = 0.933526
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004182
Bank_Level_Parallism_Col = 1.005291
Bank_Level_Parallism_Ready = 1.007225
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001176 

BW Util details:
bwutil = 0.000439 
total_CMD = 1576044 
util_bw = 692 
Wasted_Col = 1055 
Wasted_Row = 405 
Idle = 1573892 

BW Util Bottlenecks: 
RCDc_limit = 552 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 506 
rwq = 0 
CCDLc_limit_alone = 506 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575273 
Read = 692 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 33 
n_ref = 0 
n_req = 692 
total_req = 692 

Dual Bus Interface Util: 
issued_total_row = 79 
issued_total_col = 692 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000439 
Either_Row_CoL_Bus_Util = 0.000489 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0022639
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575312 n_act=40 n_pre=28 n_ref_event=0 n_req=664 n_rd=664 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004213
n_activity=4286 dram_eff=0.1549
bk0: 108a 1575657i bk1: 104a 1575712i bk2: 44a 1575953i bk3: 44a 1576001i bk4: 32a 1576009i bk5: 44a 1575951i bk6: 0a 1576044i bk7: 0a 1576044i bk8: 0a 1576044i bk9: 8a 1576026i bk10: 0a 1576044i bk11: 8a 1576026i bk12: 64a 1575987i bk13: 72a 1575959i bk14: 64a 1575985i bk15: 72a 1575957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939759
Row_Buffer_Locality_read = 0.939759
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000508
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000421 
total_CMD = 1576044 
util_bw = 664 
Wasted_Col = 957 
Wasted_Row = 347 
Idle = 1574076 

BW Util Bottlenecks: 
RCDc_limit = 480 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 477 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575312 
Read = 664 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 28 
n_ref = 0 
n_req = 664 
total_req = 664 

Dual Bus Interface Util: 
issued_total_row = 68 
issued_total_col = 664 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.000421 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00184132
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576044 n_nop=1575303 n_act=37 n_pre=24 n_ref_event=0 n_req=680 n_rd=680 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004315
n_activity=4217 dram_eff=0.1613
bk0: 104a 1575741i bk1: 104a 1575715i bk2: 40a 1576004i bk3: 56a 1575992i bk4: 40a 1576002i bk5: 44a 1575951i bk6: 4a 1576029i bk7: 0a 1576044i bk8: 0a 1576044i bk9: 8a 1576026i bk10: 0a 1576044i bk11: 8a 1576026i bk12: 68a 1575960i bk13: 64a 1575960i bk14: 64a 1575989i bk15: 76a 1575955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945588
Row_Buffer_Locality_read = 0.945588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010090
Bank_Level_Parallism_Col = 1.010263
Bank_Level_Parallism_Ready = 1.001471
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010263 

BW Util details:
bwutil = 0.000431 
total_CMD = 1576044 
util_bw = 680 
Wasted_Col = 915 
Wasted_Row = 288 
Idle = 1574161 

BW Util Bottlenecks: 
RCDc_limit = 442 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 483 
rwq = 0 
CCDLc_limit_alone = 483 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1576044 
n_nop = 1575303 
Read = 680 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 24 
n_ref = 0 
n_req = 680 
total_req = 680 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 680 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.000431 
Either_Row_CoL_Bus_Util = 0.000470 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00169856

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4667, Miss = 384, Miss_rate = 0.082, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5036, Miss = 324, Miss_rate = 0.064, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 10022, Miss = 2776, Miss_rate = 0.277, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 5004, Miss = 304, Miss_rate = 0.061, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 9508, Miss = 4617, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5214, Miss = 320, Miss_rate = 0.061, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8514, Miss = 4295, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5223, Miss = 332, Miss_rate = 0.064, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 7972, Miss = 3529, Miss_rate = 0.443, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4886, Miss = 328, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6495, Miss = 2150, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5012, Miss = 316, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5378, Miss = 1031, Miss_rate = 0.192, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4886, Miss = 328, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5405, Miss = 683, Miss_rate = 0.126, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4752, Miss = 340, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5376, Miss = 567, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4731, Miss = 336, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5070, Miss = 378, Miss_rate = 0.075, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4696, Miss = 336, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4882, Miss = 336, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4743, Miss = 332, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4809, Miss = 352, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4716, Miss = 320, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 5234, Miss = 352, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 5134, Miss = 364, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 5241, Miss = 348, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5157, Miss = 340, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4981, Miss = 336, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4656, Miss = 340, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4905, Miss = 336, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4634, Miss = 352, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 5056, Miss = 356, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 4507, Miss = 320, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 5252, Miss = 332, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 4638, Miss = 328, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 5246, Miss = 320, Miss_rate = 0.061, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 4640, Miss = 340, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 5157, Miss = 336, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 4598, Miss = 312, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 5085, Miss = 368, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 4619, Miss = 332, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 5037, Miss = 344, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 4794, Miss = 345, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 5227, Miss = 343, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 4813, Miss = 344, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 5152, Miss = 337, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 4752, Miss = 332, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 5035, Miss = 353, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 4643, Miss = 352, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 5080, Miss = 364, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 4728, Miss = 364, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 5189, Miss = 380, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 4537, Miss = 332, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 5433, Miss = 381, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 4688, Miss = 344, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 5450, Miss = 328, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 4645, Miss = 344, Miss_rate = 0.074, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 5183, Miss = 328, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 4700, Miss = 364, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 5425, Miss = 312, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 4736, Miss = 352, Miss_rate = 0.074, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 4997, Miss = 320, Miss_rate = 0.064, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 4532, Miss = 360, Miss_rate = 0.079, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 334513
L2_total_cache_misses = 38749
L2_total_cache_miss_rate = 0.1158
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 208338
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 39259
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 5395
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 16186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 48167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 39
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 17129
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 208338
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 60840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65335
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=365297
icnt_total_pkts_simt_to_mem=319667
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 319667
Req_Network_cycles = 2098920
Req_Network_injected_packets_per_cycle =       0.1523 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0076
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0024

Reply_Network_injected_packets_num = 365297
Reply_Network_cycles = 2098920
Reply_Network_injected_packets_per_cycle =        0.1740
Reply_Network_conflicts_per_cycle =        0.1412
Reply_Network_conflicts_per_cycle_util =       0.8110
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0036
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0030
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 26 min, 24 sec (1584 sec)
gpgpu_simulation_rate = 5680 (inst/sec)
gpgpu_simulation_rate = 1325 (cycle/sec)
gpgpu_silicon_slowdown = 854339x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
