Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  2 19:53:55 2021
| Host         : Galaxia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: nolabel_line57/unit_clk48hz/clk_20khz_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line61/sclk_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: nolabel_line72/unit_clk_20khz/clk_20khz_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line73/unit_clk_10hz/clk_20khz_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line74/unit_clk_10hz/clk_20khz_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: nolabel_line74/unit_clk_381hz/clk_20khz_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line81/unit_clk_20khz/clk_20khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line81/unit_clk_6p25mhz/clk_20khz_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: nolabel_line87/unit_clk16hz/clk_20khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line87/unit_clk1hz/clk_20khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line87/unit_clk381hz/clk_20khz_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line87/unit_clk48hz/clk_20khz_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: nolabel_line87/unit_clk6p25mhz/clk_20khz_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: nolabel_line92/rand_count_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line92/unit_clk1hz/clk_20khz_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line92/unit_clk50hz/clk_20khz_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line98/unit_clk381hz/clk_20khz_reg/Q (HIGH)

 There are 292 register/latch pins with no clock driven by root clock pin: nolabel_line98/unit_clk48hz/clk_20khz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line98/unit_clk4hz/clk_20khz_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: nolabel_line98/unit_clk6p25mhz/clk_20khz_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: unit_clk20khz/clk_20khz_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: unit_clk48hz/clk_20khz_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: unit_clk6p25mhz/clk_20khz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1767 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.760        0.000                      0                 1447        0.080        0.000                      0                 1447        4.500        0.000                       0                   745  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.760        0.000                      0                 1447        0.080        0.000                      0                 1447        4.500        0.000                       0                   745  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 nolabel_line92/print_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/oled_simon_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 0.980ns (20.030%)  route 3.913ns (79.970%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.571     5.092    nolabel_line92/CLOCK_IBUF_BUFG
    SLICE_X55Y46         FDRE                                         r  nolabel_line92/print_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  nolabel_line92/print_flag_reg/Q
                         net (fo=29, routed)          1.204     6.753    nolabel_line92/p_0_in[0]
    SLICE_X50Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.877 f  nolabel_line92/oled_simon[15]_i_8/O
                         net (fo=1, routed)           0.812     7.689    nolabel_line80/curr1_reg[1]_2
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.813 r  nolabel_line80/oled_simon[15]_i_1/O
                         net (fo=13, routed)          0.315     8.128    nolabel_line80/oled_simon1
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.252 r  nolabel_line80/oled_simon[9]_i_2/O
                         net (fo=3, routed)           0.837     9.089    nolabel_line80/oled_simon_reg[9]_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I2_O)        0.152     9.241 r  nolabel_line80/oled_simon[9]_i_1/O
                         net (fo=1, routed)           0.744     9.985    nolabel_line92/curr1_reg[0]_1
    SLICE_X48Y38         FDRE                                         r  nolabel_line92/oled_simon_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.448    14.789    nolabel_line92/CLOCK_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  nolabel_line92/oled_simon_reg[9]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X48Y38         FDRE (Setup_fdre_C_D)       -0.269    14.745    nolabel_line92/oled_simon_reg[9]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 nolabel_line92/unit_clk1hz/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/unit_clk1hz/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 0.704ns (15.725%)  route 3.773ns (84.275%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.626     5.147    nolabel_line92/unit_clk1hz/CLOCK_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  nolabel_line92/unit_clk1hz/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  nolabel_line92/unit_clk1hz/count_reg[31]/Q
                         net (fo=2, routed)           1.414     7.017    nolabel_line92/unit_clk1hz/count_reg[31]
    SLICE_X61Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.141 r  nolabel_line92/unit_clk1hz/count[0]_i_6__17/O
                         net (fo=2, routed)           1.389     8.531    nolabel_line92/unit_clk1hz/count[0]_i_6__17_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.655 r  nolabel_line92/unit_clk1hz/count[0]_i_1__17/O
                         net (fo=32, routed)          0.969     9.624    nolabel_line92/unit_clk1hz/count[0]_i_1__17_n_0
    SLICE_X58Y50         FDRE                                         r  nolabel_line92/unit_clk1hz/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.509    14.850    nolabel_line92/unit_clk1hz/CLOCK_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  nolabel_line92/unit_clk1hz/count_reg[24]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y50         FDRE (Setup_fdre_C_R)       -0.429    14.658    nolabel_line92/unit_clk1hz/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 nolabel_line92/unit_clk1hz/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/unit_clk1hz/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 0.704ns (15.725%)  route 3.773ns (84.275%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.626     5.147    nolabel_line92/unit_clk1hz/CLOCK_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  nolabel_line92/unit_clk1hz/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  nolabel_line92/unit_clk1hz/count_reg[31]/Q
                         net (fo=2, routed)           1.414     7.017    nolabel_line92/unit_clk1hz/count_reg[31]
    SLICE_X61Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.141 r  nolabel_line92/unit_clk1hz/count[0]_i_6__17/O
                         net (fo=2, routed)           1.389     8.531    nolabel_line92/unit_clk1hz/count[0]_i_6__17_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.655 r  nolabel_line92/unit_clk1hz/count[0]_i_1__17/O
                         net (fo=32, routed)          0.969     9.624    nolabel_line92/unit_clk1hz/count[0]_i_1__17_n_0
    SLICE_X58Y50         FDRE                                         r  nolabel_line92/unit_clk1hz/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.509    14.850    nolabel_line92/unit_clk1hz/CLOCK_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  nolabel_line92/unit_clk1hz/count_reg[25]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y50         FDRE (Setup_fdre_C_R)       -0.429    14.658    nolabel_line92/unit_clk1hz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 nolabel_line92/unit_clk1hz/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/unit_clk1hz/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 0.704ns (15.725%)  route 3.773ns (84.275%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.626     5.147    nolabel_line92/unit_clk1hz/CLOCK_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  nolabel_line92/unit_clk1hz/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  nolabel_line92/unit_clk1hz/count_reg[31]/Q
                         net (fo=2, routed)           1.414     7.017    nolabel_line92/unit_clk1hz/count_reg[31]
    SLICE_X61Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.141 r  nolabel_line92/unit_clk1hz/count[0]_i_6__17/O
                         net (fo=2, routed)           1.389     8.531    nolabel_line92/unit_clk1hz/count[0]_i_6__17_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.655 r  nolabel_line92/unit_clk1hz/count[0]_i_1__17/O
                         net (fo=32, routed)          0.969     9.624    nolabel_line92/unit_clk1hz/count[0]_i_1__17_n_0
    SLICE_X58Y50         FDRE                                         r  nolabel_line92/unit_clk1hz/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.509    14.850    nolabel_line92/unit_clk1hz/CLOCK_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  nolabel_line92/unit_clk1hz/count_reg[26]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y50         FDRE (Setup_fdre_C_R)       -0.429    14.658    nolabel_line92/unit_clk1hz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 nolabel_line92/unit_clk1hz/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/unit_clk1hz/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 0.704ns (15.725%)  route 3.773ns (84.275%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.626     5.147    nolabel_line92/unit_clk1hz/CLOCK_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  nolabel_line92/unit_clk1hz/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  nolabel_line92/unit_clk1hz/count_reg[31]/Q
                         net (fo=2, routed)           1.414     7.017    nolabel_line92/unit_clk1hz/count_reg[31]
    SLICE_X61Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.141 r  nolabel_line92/unit_clk1hz/count[0]_i_6__17/O
                         net (fo=2, routed)           1.389     8.531    nolabel_line92/unit_clk1hz/count[0]_i_6__17_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.655 r  nolabel_line92/unit_clk1hz/count[0]_i_1__17/O
                         net (fo=32, routed)          0.969     9.624    nolabel_line92/unit_clk1hz/count[0]_i_1__17_n_0
    SLICE_X58Y50         FDRE                                         r  nolabel_line92/unit_clk1hz/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.509    14.850    nolabel_line92/unit_clk1hz/CLOCK_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  nolabel_line92/unit_clk1hz/count_reg[27]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y50         FDRE (Setup_fdre_C_R)       -0.429    14.658    nolabel_line92/unit_clk1hz/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 nolabel_line92/unit_clk1hz/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/unit_clk1hz/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.704ns (16.821%)  route 3.481ns (83.179%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.626     5.147    nolabel_line92/unit_clk1hz/CLOCK_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  nolabel_line92/unit_clk1hz/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  nolabel_line92/unit_clk1hz/count_reg[31]/Q
                         net (fo=2, routed)           1.414     7.017    nolabel_line92/unit_clk1hz/count_reg[31]
    SLICE_X61Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.141 r  nolabel_line92/unit_clk1hz/count[0]_i_6__17/O
                         net (fo=2, routed)           1.389     8.531    nolabel_line92/unit_clk1hz/count[0]_i_6__17_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.655 r  nolabel_line92/unit_clk1hz/count[0]_i_1__17/O
                         net (fo=32, routed)          0.678     9.332    nolabel_line92/unit_clk1hz/count[0]_i_1__17_n_0
    SLICE_X58Y49         FDRE                                         r  nolabel_line92/unit_clk1hz/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.519    14.860    nolabel_line92/unit_clk1hz/CLOCK_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  nolabel_line92/unit_clk1hz/count_reg[20]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X58Y49         FDRE (Setup_fdre_C_R)       -0.429    14.576    nolabel_line92/unit_clk1hz/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 nolabel_line92/unit_clk1hz/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/unit_clk1hz/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.704ns (16.821%)  route 3.481ns (83.179%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.626     5.147    nolabel_line92/unit_clk1hz/CLOCK_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  nolabel_line92/unit_clk1hz/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  nolabel_line92/unit_clk1hz/count_reg[31]/Q
                         net (fo=2, routed)           1.414     7.017    nolabel_line92/unit_clk1hz/count_reg[31]
    SLICE_X61Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.141 r  nolabel_line92/unit_clk1hz/count[0]_i_6__17/O
                         net (fo=2, routed)           1.389     8.531    nolabel_line92/unit_clk1hz/count[0]_i_6__17_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.655 r  nolabel_line92/unit_clk1hz/count[0]_i_1__17/O
                         net (fo=32, routed)          0.678     9.332    nolabel_line92/unit_clk1hz/count[0]_i_1__17_n_0
    SLICE_X58Y49         FDRE                                         r  nolabel_line92/unit_clk1hz/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.519    14.860    nolabel_line92/unit_clk1hz/CLOCK_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  nolabel_line92/unit_clk1hz/count_reg[21]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X58Y49         FDRE (Setup_fdre_C_R)       -0.429    14.576    nolabel_line92/unit_clk1hz/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 nolabel_line92/unit_clk1hz/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/unit_clk1hz/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.704ns (16.821%)  route 3.481ns (83.179%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.626     5.147    nolabel_line92/unit_clk1hz/CLOCK_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  nolabel_line92/unit_clk1hz/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  nolabel_line92/unit_clk1hz/count_reg[31]/Q
                         net (fo=2, routed)           1.414     7.017    nolabel_line92/unit_clk1hz/count_reg[31]
    SLICE_X61Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.141 r  nolabel_line92/unit_clk1hz/count[0]_i_6__17/O
                         net (fo=2, routed)           1.389     8.531    nolabel_line92/unit_clk1hz/count[0]_i_6__17_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.655 r  nolabel_line92/unit_clk1hz/count[0]_i_1__17/O
                         net (fo=32, routed)          0.678     9.332    nolabel_line92/unit_clk1hz/count[0]_i_1__17_n_0
    SLICE_X58Y49         FDRE                                         r  nolabel_line92/unit_clk1hz/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.519    14.860    nolabel_line92/unit_clk1hz/CLOCK_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  nolabel_line92/unit_clk1hz/count_reg[22]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X58Y49         FDRE (Setup_fdre_C_R)       -0.429    14.576    nolabel_line92/unit_clk1hz/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 nolabel_line92/unit_clk1hz/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/unit_clk1hz/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.704ns (16.821%)  route 3.481ns (83.179%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.626     5.147    nolabel_line92/unit_clk1hz/CLOCK_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  nolabel_line92/unit_clk1hz/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  nolabel_line92/unit_clk1hz/count_reg[31]/Q
                         net (fo=2, routed)           1.414     7.017    nolabel_line92/unit_clk1hz/count_reg[31]
    SLICE_X61Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.141 r  nolabel_line92/unit_clk1hz/count[0]_i_6__17/O
                         net (fo=2, routed)           1.389     8.531    nolabel_line92/unit_clk1hz/count[0]_i_6__17_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.655 r  nolabel_line92/unit_clk1hz/count[0]_i_1__17/O
                         net (fo=32, routed)          0.678     9.332    nolabel_line92/unit_clk1hz/count[0]_i_1__17_n_0
    SLICE_X58Y49         FDRE                                         r  nolabel_line92/unit_clk1hz/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.519    14.860    nolabel_line92/unit_clk1hz/CLOCK_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  nolabel_line92/unit_clk1hz/count_reg[23]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X58Y49         FDRE (Setup_fdre_C_R)       -0.429    14.576    nolabel_line92/unit_clk1hz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 nolabel_line92/unit_clk1hz/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/unit_clk1hz/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 0.704ns (16.853%)  route 3.473ns (83.147%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.626     5.147    nolabel_line92/unit_clk1hz/CLOCK_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  nolabel_line92/unit_clk1hz/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  nolabel_line92/unit_clk1hz/count_reg[31]/Q
                         net (fo=2, routed)           1.414     7.017    nolabel_line92/unit_clk1hz/count_reg[31]
    SLICE_X61Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.141 r  nolabel_line92/unit_clk1hz/count[0]_i_6__17/O
                         net (fo=2, routed)           1.389     8.531    nolabel_line92/unit_clk1hz/count[0]_i_6__17_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.655 r  nolabel_line92/unit_clk1hz/count[0]_i_1__17/O
                         net (fo=32, routed)          0.670     9.324    nolabel_line92/unit_clk1hz/count[0]_i_1__17_n_0
    SLICE_X58Y46         FDRE                                         r  nolabel_line92/unit_clk1hz/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.518    14.859    nolabel_line92/unit_clk1hz/CLOCK_IBUF_BUFG
    SLICE_X58Y46         FDRE                                         r  nolabel_line92/unit_clk1hz/count_reg[10]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X58Y46         FDRE (Setup_fdre_C_R)       -0.429    14.575    nolabel_line92/unit_clk1hz/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                  5.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 unit_clk6p25mhz/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_clk6p25mhz/clk_20khz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.816%)  route 0.281ns (60.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.564     1.447    unit_clk6p25mhz/CLOCK_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  unit_clk6p25mhz/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_clk6p25mhz/count_reg[1]/Q
                         net (fo=3, routed)           0.281     1.869    unit_clk6p25mhz/count_reg[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.914 r  unit_clk6p25mhz/clk_20khz_i_1__19/O
                         net (fo=1, routed)           0.000     1.914    unit_clk6p25mhz/clk_20khz_i_1__19_n_0
    SLICE_X30Y51         FDRE                                         r  unit_clk6p25mhz/clk_20khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.830     1.958    unit_clk6p25mhz/CLOCK_IBUF_BUFG
    SLICE_X30Y51         FDRE                                         r  unit_clk6p25mhz/clk_20khz_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.120     1.834    unit_clk6p25mhz/clk_20khz_reg
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 nolabel_line57/unit_clk48hz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line57/unit_clk48hz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.564     1.447    nolabel_line57/unit_clk48hz/CLOCK_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  nolabel_line57/unit_clk48hz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  nolabel_line57/unit_clk48hz/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.738    nolabel_line57/unit_clk48hz/count_reg[26]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  nolabel_line57/unit_clk48hz/count_reg[24]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.894    nolabel_line57/unit_clk48hz/count_reg[24]_i_1__8_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  nolabel_line57/unit_clk48hz/count_reg[28]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     1.947    nolabel_line57/unit_clk48hz/count_reg[28]_i_1__8_n_7
    SLICE_X30Y50         FDRE                                         r  nolabel_line57/unit_clk48hz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.830     1.958    nolabel_line57/unit_clk48hz/CLOCK_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  nolabel_line57/unit_clk48hz/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    nolabel_line57/unit_clk48hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nolabel_line81/unit_clk_6p25mhz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line81/unit_clk_6p25mhz/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.567     1.450    nolabel_line81/unit_clk_6p25mhz/CLOCK_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  nolabel_line81/unit_clk_6p25mhz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  nolabel_line81/unit_clk_6p25mhz/count_reg[23]/Q
                         net (fo=2, routed)           0.119     1.710    nolabel_line81/unit_clk_6p25mhz/count_reg[23]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  nolabel_line81/unit_clk_6p25mhz/count_reg[20]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001     1.871    nolabel_line81/unit_clk_6p25mhz/count_reg[20]_i_1__14_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.925 r  nolabel_line81/unit_clk_6p25mhz/count_reg[24]_i_1__14/O[0]
                         net (fo=1, routed)           0.000     1.925    nolabel_line81/unit_clk_6p25mhz/count_reg[24]_i_1__14_n_7
    SLICE_X53Y50         FDRE                                         r  nolabel_line81/unit_clk_6p25mhz/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.835     1.963    nolabel_line81/unit_clk_6p25mhz/CLOCK_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  nolabel_line81/unit_clk_6p25mhz/count_reg[24]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    nolabel_line81/unit_clk_6p25mhz/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 nolabel_line74/unit_clk_10hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/unit_clk_10hz/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.595     1.478    nolabel_line74/unit_clk_10hz/CLOCK_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  nolabel_line74/unit_clk_10hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  nolabel_line74/unit_clk_10hz/count_reg[7]/Q
                         net (fo=3, routed)           0.120     1.739    nolabel_line74/unit_clk_10hz/count_reg[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.899 r  nolabel_line74/unit_clk_10hz/count_reg[4]_i_1__11/CO[3]
                         net (fo=1, routed)           0.001     1.900    nolabel_line74/unit_clk_10hz/count_reg[4]_i_1__11_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.954 r  nolabel_line74/unit_clk_10hz/count_reg[8]_i_1__11/O[0]
                         net (fo=1, routed)           0.000     1.954    nolabel_line74/unit_clk_10hz/count_reg[8]_i_1__11_n_7
    SLICE_X59Y50         FDRE                                         r  nolabel_line74/unit_clk_10hz/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.863     1.990    nolabel_line74/unit_clk_10hz/CLOCK_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  nolabel_line74/unit_clk_10hz/count_reg[8]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    nolabel_line74/unit_clk_10hz/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 unit_clk6p25mhz/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_clk6p25mhz/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.391%)  route 0.122ns (25.609%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.564     1.447    unit_clk6p25mhz/CLOCK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  unit_clk6p25mhz/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_clk6p25mhz/count_reg[6]/Q
                         net (fo=3, routed)           0.122     1.710    unit_clk6p25mhz/count_reg[6]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  unit_clk6p25mhz/count_reg[4]_i_1__19/CO[3]
                         net (fo=1, routed)           0.001     1.870    unit_clk6p25mhz/count_reg[4]_i_1__19_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.924 r  unit_clk6p25mhz/count_reg[8]_i_1__19/O[0]
                         net (fo=1, routed)           0.000     1.924    unit_clk6p25mhz/count_reg[8]_i_1__19_n_7
    SLICE_X29Y50         FDRE                                         r  unit_clk6p25mhz/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.832     1.959    unit_clk6p25mhz/CLOCK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  unit_clk6p25mhz/count_reg[8]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    unit_clk6p25mhz/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line81/unit_clk_20khz/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line81/unit_clk_20khz/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.373ns (73.043%)  route 0.138ns (26.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.567     1.450    nolabel_line81/unit_clk_20khz/CLOCK_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  nolabel_line81/unit_clk_20khz/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  nolabel_line81/unit_clk_20khz/count_reg[14]/Q
                         net (fo=3, routed)           0.137     1.751    nolabel_line81/unit_clk_20khz/count_reg[14]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.907 r  nolabel_line81/unit_clk_20khz/count_reg[12]_i_1__13/CO[3]
                         net (fo=1, routed)           0.001     1.908    nolabel_line81/unit_clk_20khz/count_reg[12]_i_1__13_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.961 r  nolabel_line81/unit_clk_20khz/count_reg[16]_i_1__13/O[0]
                         net (fo=1, routed)           0.000     1.961    nolabel_line81/unit_clk_20khz/count_reg[16]_i_1__13_n_7
    SLICE_X54Y50         FDRE                                         r  nolabel_line81/unit_clk_20khz/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.835     1.963    nolabel_line81/unit_clk_20khz/CLOCK_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  nolabel_line81/unit_clk_20khz/count_reg[16]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    nolabel_line81/unit_clk_20khz/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line73/unit_clk_10hz/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line73/unit_clk_10hz/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.373ns (73.043%)  route 0.138ns (26.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.596     1.479    nolabel_line73/unit_clk_10hz/CLOCK_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  nolabel_line73/unit_clk_10hz/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  nolabel_line73/unit_clk_10hz/count_reg[6]/Q
                         net (fo=3, routed)           0.137     1.780    nolabel_line73/unit_clk_10hz/count_reg[6]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.936 r  nolabel_line73/unit_clk_10hz/count_reg[4]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.937    nolabel_line73/unit_clk_10hz/count_reg[4]_i_1__10_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.990 r  nolabel_line73/unit_clk_10hz/count_reg[8]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     1.990    nolabel_line73/unit_clk_10hz/count_reg[8]_i_1__10_n_7
    SLICE_X64Y50         FDRE                                         r  nolabel_line73/unit_clk_10hz/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.864     1.992    nolabel_line73/unit_clk_10hz/CLOCK_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  nolabel_line73/unit_clk_10hz/count_reg[8]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.882    nolabel_line73/unit_clk_10hz/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 nolabel_line81/unit_clk_6p25mhz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line81/unit_clk_6p25mhz/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.567     1.450    nolabel_line81/unit_clk_6p25mhz/CLOCK_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  nolabel_line81/unit_clk_6p25mhz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  nolabel_line81/unit_clk_6p25mhz/count_reg[23]/Q
                         net (fo=2, routed)           0.119     1.710    nolabel_line81/unit_clk_6p25mhz/count_reg[23]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  nolabel_line81/unit_clk_6p25mhz/count_reg[20]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001     1.871    nolabel_line81/unit_clk_6p25mhz/count_reg[20]_i_1__14_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.936 r  nolabel_line81/unit_clk_6p25mhz/count_reg[24]_i_1__14/O[2]
                         net (fo=1, routed)           0.000     1.936    nolabel_line81/unit_clk_6p25mhz/count_reg[24]_i_1__14_n_5
    SLICE_X53Y50         FDRE                                         r  nolabel_line81/unit_clk_6p25mhz/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.835     1.963    nolabel_line81/unit_clk_6p25mhz/CLOCK_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  nolabel_line81/unit_clk_6p25mhz/count_reg[26]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    nolabel_line81/unit_clk_6p25mhz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 nolabel_line57/unit_clk48hz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line57/unit_clk48hz/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.564     1.447    nolabel_line57/unit_clk48hz/CLOCK_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  nolabel_line57/unit_clk48hz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  nolabel_line57/unit_clk48hz/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.738    nolabel_line57/unit_clk48hz/count_reg[26]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  nolabel_line57/unit_clk48hz/count_reg[24]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.894    nolabel_line57/unit_clk48hz/count_reg[24]_i_1__8_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.960 r  nolabel_line57/unit_clk48hz/count_reg[28]_i_1__8/O[2]
                         net (fo=1, routed)           0.000     1.960    nolabel_line57/unit_clk48hz/count_reg[28]_i_1__8_n_5
    SLICE_X30Y50         FDRE                                         r  nolabel_line57/unit_clk48hz/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.830     1.958    nolabel_line57/unit_clk48hz/CLOCK_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  nolabel_line57/unit_clk48hz/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    nolabel_line57/unit_clk48hz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 nolabel_line74/unit_clk_10hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/unit_clk_10hz/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.595     1.478    nolabel_line74/unit_clk_10hz/CLOCK_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  nolabel_line74/unit_clk_10hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  nolabel_line74/unit_clk_10hz/count_reg[7]/Q
                         net (fo=3, routed)           0.120     1.739    nolabel_line74/unit_clk_10hz/count_reg[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.899 r  nolabel_line74/unit_clk_10hz/count_reg[4]_i_1__11/CO[3]
                         net (fo=1, routed)           0.001     1.900    nolabel_line74/unit_clk_10hz/count_reg[4]_i_1__11_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.965 r  nolabel_line74/unit_clk_10hz/count_reg[8]_i_1__11/O[2]
                         net (fo=1, routed)           0.000     1.965    nolabel_line74/unit_clk_10hz/count_reg[8]_i_1__11_n_5
    SLICE_X59Y50         FDRE                                         r  nolabel_line74/unit_clk_10hz/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.863     1.990    nolabel_line74/unit_clk_10hz/CLOCK_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  nolabel_line74/unit_clk_10hz/count_reg[10]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    nolabel_line74/unit_clk_10hz/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y42   nolabel_line92/unit_clk50hz/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y42   nolabel_line92/unit_clk50hz/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y42   nolabel_line92/unit_clk50hz/count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y42   nolabel_line92/unit_clk50hz/count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y43   nolabel_line92/unit_clk50hz/count_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y43   nolabel_line92/unit_clk50hz/count_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y42   nolabel_line92/yes_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y50   nolabel_line81/unit_clk_20khz/clk_20khz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y46   nolabel_line81/unit_clk_20khz/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   nolabel_line57/unit_clk48hz/clk_20khz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   nolabel_line57/unit_clk48hz/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y45   nolabel_line57/unit_clk48hz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y45   nolabel_line57/unit_clk48hz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   nolabel_line57/unit_clk48hz/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   nolabel_line57/unit_clk48hz/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   nolabel_line57/unit_clk48hz/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   nolabel_line57/unit_clk48hz/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   nolabel_line57/unit_clk48hz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   nolabel_line57/unit_clk48hz/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   nolabel_line57/unit_clk48hz/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   nolabel_line57/unit_clk48hz/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   nolabel_line57/unit_clk48hz/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   nolabel_line57/unit_clk48hz/count_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y96   nolabel_line61/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y96   nolabel_line61/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y96   nolabel_line61/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y96   nolabel_line61/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   nolabel_line98/unit_clk381hz/clk_20khz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   nolabel_line98/unit_clk381hz/count_reg[12]/C



