Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d60582c2051d45858523b6c51ed65df2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Top_Level_CPU_TB_behav xil_defaultlib.Top_Level_CPU_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] raw remains a black-box since it has no binding entity [F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/src/Decode_stage.vhd:137]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
