Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: TRIVIUM_CORE.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TRIVIUM_CORE.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TRIVIUM_CORE"
Output Format                      : NGC
Target Device                      : xc7z020-3-clg400

---- Source Options
Top Module Name                    : TRIVIUM_CORE
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/TRIVIUM_CORE.vhd" into library work
Parsing entity <TRIVIUM_CORE>.
Parsing architecture <Behavioral> of entity <trivium_core>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TRIVIUM_CORE> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TRIVIUM_CORE>.
    Related source file is "/tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/TRIVIUM_CORE.vhd".
    Found 288-bit register for signal <STATE>.
    Summary:
	inferred 288 D-type flip-flop(s).
Unit <TRIVIUM_CORE> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 288-bit register                                      : 1
# Xors                                                 : 11
 1-bit xor2                                            : 11

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 288
 Flip-Flops                                            : 288
# Xors                                                 : 11
 1-bit xor2                                            : 11

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TRIVIUM_CORE> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TRIVIUM_CORE, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 288
 Flip-Flops                                            : 288

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TRIVIUM_CORE.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 293
#      LUT2                        : 4
#      LUT3                        : 127
#      LUT4                        : 158
#      LUT6                        : 4
# FlipFlops/Latches                : 288
#      FDE                         : 288
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 163
#      IBUF                        : 162
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg400-3 


Slice Logic Utilization: 
 Number of Slice Registers:             288  out of  106400     0%  
 Number of Slice LUTs:                  293  out of  53200     0%  
    Number used as Logic:               293  out of  53200     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    293
   Number with an unused Flip Flop:       5  out of    293     1%  
   Number with an unused LUT:             0  out of    293     0%  
   Number of fully used LUT-FF pairs:   288  out of    293    98%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         164
 Number of bonded IOBs:                 164  out of    125   131% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
SYS_CLK                            | BUFGP                  | 288   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 0.955ns (Maximum Frequency: 1047.340MHz)
   Minimum input arrival time before clock: 1.127ns
   Maximum output required time after clock: 1.114ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SYS_CLK'
  Clock period: 0.955ns (frequency: 1047.340MHz)
  Total number of paths / destination ports: 300 / 288
-------------------------------------------------------------------------
Delay:               0.955ns (Levels of Logic = 2)
  Source:            STATE_286 (FF)
  Destination:       STATE_0 (FF)
  Source Clock:      SYS_CLK rising
  Destination Clock: SYS_CLK rising

  Data Path: STATE_286 to STATE_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.232   0.348  STATE_286 (STATE_286)
     LUT2:I0->O            1   0.043   0.289  STATE[287]_PWR_5_o_mux_4_OUT<0>_SW0 (N4)
     LUT6:I5->O            1   0.043   0.000  STATE[287]_PWR_5_o_mux_4_OUT<0> (STATE[287]_PWR_5_o_mux_4_OUT<0>)
     FDE:D                    -0.001          STATE_0
    ----------------------------------------
    Total                      0.955ns (0.318ns logic, 0.637ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SYS_CLK'
  Total number of paths / destination ports: 1312 / 576
-------------------------------------------------------------------------
Offset:              1.127ns (Levels of Logic = 3)
  Source:            CNTRL<1> (PAD)
  Destination:       STATE_0 (FF)
  Destination Clock: SYS_CLK rising

  Data Path: CNTRL<1> to STATE_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           287   0.000   0.489  CNTRL_1_IBUF (CNTRL_1_IBUF)
     LUT2:I0->O            3   0.043   0.552  CNTRL[1]_PWR_5_o_equal_1_o<1>1 (CNTRL[1]_PWR_5_o_equal_1_o)
     LUT6:I1->O            1   0.043   0.000  STATE[287]_PWR_5_o_mux_4_OUT<93> (STATE[287]_PWR_5_o_mux_4_OUT<93>)
     FDE:D                    -0.001          STATE_93
    ----------------------------------------
    Total                      1.127ns (0.086ns logic, 1.041ns route)
                                       (7.6% logic, 92.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SYS_CLK'
  Total number of paths / destination ports: 6 / 1
-------------------------------------------------------------------------
Offset:              1.114ns (Levels of Logic = 2)
  Source:            STATE_65 (FF)
  Destination:       KEY_OUT (PAD)
  Source Clock:      SYS_CLK rising

  Data Path: STATE_65 to KEY_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.232   0.560  STATE_65 (STATE_65)
     LUT6:I0->O            1   0.043   0.279  Mxor_key_stream_xo<0>1 (KEY_OUT_OBUF)
     OBUF:I->O                 0.000          KEY_OUT_OBUF (KEY_OUT)
    ----------------------------------------
    Total                      1.114ns (0.275ns logic, 0.839ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock SYS_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYS_CLK        |    0.955|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 11.99 secs
 
--> 


Total memory usage is 512600 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

