<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8">
  
  <title>1 | Shenle</title><meta name="robots" content="noindex">

  <!-- keywords -->
  

  <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
  <meta property="og:type" content="article">
<meta property="og:title" content="1">
<meta property="og:url" content="https://github.com/2575451471/2575451471.github.io/2025/02/14/vhdl%E5%AD%A6%E4%B9%A0.18633827/index.html">
<meta property="og:site_name" content="Shenle">
<meta property="og:locale">
<meta property="og:image" content="https://img2023.cnblogs.com/blog/3084836/202412/3084836-20241226174714327-294561185.png">
<meta property="og:image" content="https://img2023.cnblogs.com/blog/3084836/202412/3084836-20241226174740172-1110188159.png">
<meta property="og:image" content="https://img2023.cnblogs.com/blog/3084836/202412/3084836-20241226174810939-1000726185.png">
<meta property="og:image" content="https://img2023.cnblogs.com/blog/3084836/202412/3084836-20241226174826542-1200007074.png">
<meta property="og:image" content="https://img2023.cnblogs.com/blog/3084836/202412/3084836-20241226174847545-449694050.png">
<meta property="og:image" content="https://img2023.cnblogs.com/blog/3084836/202412/3084836-20241226174901461-990316118.png">
<meta property="og:image" content="https://img2023.cnblogs.com/blog/3084836/202412/3084836-20241226174916430-1055839427.png">
<meta property="og:image" content="https://img2023.cnblogs.com/blog/3084836/202412/3084836-20241226174949492-1504448458.png">
<meta property="og:image" content="https://img2023.cnblogs.com/blog/3084836/202412/3084836-20241226181812639-274776646.png">
<meta property="og:image" content="c:\Users\86177\AppData\Roaming\Typoraypora-user-images\1715674974801.png">
<meta property="og:image" content="c:\Users\86177\AppData\Roaming\Typoraypora-user-images\1715675503106.png">
<meta property="og:image" content="https://img2023.cnblogs.com/blog/3084836/202412/3084836-20241226182009259-1228405700.png">
<meta property="og:image" content="https://img2020.cnblogs.com/blog/2034606/202006/2034606-20200625155127508-1653357865.png">
<meta property="og:image" content="https://img-blog.csdnimg.cn/20200513224740848.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg2NDQ1OQ==,size_16,color_FFFFFF,t_70">
<meta property="og:image" content="https://img-blog.csdnimg.cn/20200513224927513.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg2NDQ1OQ==,size_16,color_FFFFFF,t_70">
<meta property="og:image" content="https://img-blog.csdnimg.cn/20200513225010893.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg2NDQ1OQ==,size_16,color_FFFFFF,t_70">
<meta property="og:image" content="https://img-blog.csdnimg.cn/20200513232717937.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg2NDQ1OQ==,size_16,color_FFFFFF,t_70">
<meta property="og:image" content="https://img-blog.csdnimg.cn/20200513083704387.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg2NDQ1OQ==,size_16,color_FFFFFF,t_70">
<meta property="og:image" content="https://img2023.cnblogs.com/blog/3084836/202412/3084836-20241226182110213-1754844178.png">
<meta property="og:image" content="https://img-blog.csdnimg.cn/20200507173022895.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg2NDQ1OQ==,size_16,color_FFFFFF,t_70">
<meta property="og:image" content="https://img-blog.csdnimg.cn/20200507173343496.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg2NDQ1OQ==,size_16,color_FFFFFF,t_70">
<meta property="og:image" content="https://img-blog.csdnimg.cn/20200513235440230.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg2NDQ1OQ==,size_16,color_FFFFFF,t_70">
<meta property="og:image" content="https://img-blog.csdnimg.cn/20200513235459162.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg2NDQ1OQ==,size_16,color_FFFFFF,t_70">
<meta property="og:image" content="https://img-blog.csdnimg.cn/20200513235513302.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg2NDQ1OQ==,size_16,color_FFFFFF,t_70">
<meta property="og:image" content="https://img2023.cnblogs.com/blog/3084836/202412/3084836-20241226182130146-1715739626.png">
<meta property="og:image" content="https://img2020.cnblogs.com/blog/2034606/202006/2034606-20200624174431440-1170308783.png">
<meta property="og:image" content="https://img2020.cnblogs.com/blog/2034606/202006/2034606-20200624180836610-1643236656.png">
<meta property="og:image" content="https://img2020.cnblogs.com/blog/2034606/202006/2034606-20200624181214219-342408505.png">
<meta property="og:image" content="https://img2020.cnblogs.com/blog/2034606/202006/2034606-20200624182321290-1611973621.png">
<meta property="og:image" content="https://img2020.cnblogs.com/blog/2034606/202006/2034606-20200624193950094-254505661.png">
<meta property="og:image" content="https://img2020.cnblogs.com/blog/2034606/202006/2034606-20200624194307249-1252239835.png">
<meta property="og:image" content="https://img2020.cnblogs.com/blog/2034606/202006/2034606-20200624200043872-1154677511.png">
<meta property="og:image" content="https://img2023.cnblogs.com/blog/3084836/202412/3084836-20241226182230553-1661004045.png">
<meta property="article:published_time" content="2025-02-14T13:17:00.000Z">
<meta property="article:modified_time" content="2025-02-14T20:26:54.411Z">
<meta property="article:author" content="shenle">
<meta property="article:tag" content="1">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://img2023.cnblogs.com/blog/3084836/202412/3084836-20241226174714327-294561185.png">
  
    <link rel="alternative" href="/atom.xml" title="Shenle" type="application/atom+xml">
  
  
    <link rel="icon" href="/img/favicon.ico">
  
  
<link rel="stylesheet" href="/css/style.css">

  
  

  
<script src="//cdn.bootcss.com/require.js/2.3.2/require.min.js"></script>

  
<script src="//cdn.bootcss.com/jquery/3.1.1/jquery.min.js"></script>


  
      <script src="https://cdn1.lncld.net/static/js/av-core-mini-0.6.1.js"></script>
<script>AV.initialize("your_app_id", "your_app_key");</script>

<script src="/js/Counter.js"></script>

  
<meta name="generator" content="Hexo 7.3.0"></head>
<body>
  <div id="container">
    <div id="particles-js"></div>
    <div class="left-col">
    <div class="overlay"></div>
<div class="intrude-less">
	<header id="header" class="inner">
		<a href="/" class="profilepic">
			
				<img lazy-src="/img/header.png" class="js-avatar">
			
		</a>

		<hgroup>
			<h1 class="header-author"><a href="/">shenle</a></h1>
		</hgroup>

		
			<p class="header-subtitle"></p>
		

		<div class="switch-area">
			<div class="switch-wrap">
				<section class="switch-part switch-part1">
					<nav class="header-menu">
						<ul>
						
							<li><a href="/">Home</a></li>
				        
							<li><a href="/archives">Archives</a></li>
				        
						</ul>
					</nav>
					<nav class="half-header-menu">
						<a class="hide">Home</a>
						<a>Tags</a>
						<a>Links</a>
						<a>About</a>
					</nav>
					<nav class="header-nav">
						<div class="social">
							
								<a class="github" target="_blank" href="https://github.com/2575451471" title="github">github</a>
					        
								<a class="cnblogs" target="_blank" href="https://www.cnblogs.com/shenleblog" title="cnblogs">cnblogs</a>
					        
								<a class="qq" target="_blank" href="https://img2023.cnblogs.com/blog/3084836/202502/3084836-20250215043636691-2144966981.jpg" title="qq">qq</a>
					        
						</div>
						<!-- music -->
						
							<!-- <div style="position: absolute; bottom: 120px; left: auto; width: 85%;"> -->
							<div style="position: absolute; left: auto; width: 85%;">
								<iframe frameborder="no" border="0" marginwidth="0" marginheight="0" width=220 height=86 src="//music.163.com/outchain/player?type=2&id=1941325363&auto=1&height=66"></iframe>
							</div>
						
					</nav>
				</section>
				
				
				<section class="switch-part switch-part2">
					<div class="widget tagcloud" id="js-tagcloud">
						<a href="/tags/%E4%B8%8A%E8%AF%BE%E7%AC%94%E8%AE%B0/" style="font-size: 20px;">上课笔记</a> <a href="/tags/%E5%B0%8F%E8%AE%B0/" style="font-size: 15px;">小记</a> <a href="/tags/%E5%B5%8C%E5%85%A5%E5%BC%8F32/" style="font-size: 15px;">嵌入式32</a> <a href="/tags/%E5%B5%8C%E5%85%A5%E5%BC%8F51/" style="font-size: 10px;">嵌入式51</a> <a href="/tags/%E5%B5%8C%E5%85%A5%E5%BC%8Fti/" style="font-size: 10px;">嵌入式ti</a> <a href="/tags/%E6%99%BA%E8%83%BD%E8%BD%A6%E7%AB%9E%E8%B5%9B/" style="font-size: 10px;">智能车竞赛</a> <a href="/tags/%E7%BC%96%E7%A8%8B%E8%AF%AD%E8%A8%80/" style="font-size: 20px;">编程语言</a>
					</div>
				</section>
				
				
				
				<section class="switch-part switch-part3">
					<div id="js-friends">
					
			          <a target="_blank" class="main-nav-link switch-friends-link" href="https://github.com/">github</a>
			        
			        </div>
				</section>
				

				
				
				<section class="switch-part switch-part4">
				
					<div id="js-aboutme">噜啦啦!</div>
				</section>
				
			</div>
		</div>
	</header>				
</div>
    </div>
    <div class="mid-col">
      <nav id="mobile-nav">
  	<div class="overlay">
  		<div class="slider-trigger"></div>
  		<h1 class="header-author js-mobile-header hide"></h1>
  	</div>
	<div class="intrude-less">
		<header id="header" class="inner">
			<div class="profilepic">
				<img lazy-src="/img/header.png" class="js-avatar">
			</div>
			<hgroup>
			  <h1 class="header-author"></h1>
			</hgroup>
			
			<nav class="header-menu">
				<ul>
				
					<li><a href="/">Home</a></li>
		        
					<li><a href="/archives">Archives</a></li>
		        
		        <div class="clearfix"></div>
				</ul>
			</nav>
			<nav class="header-nav">
				<div class="social">
					
						<a class="github" target="_blank" href="https://github.com/2575451471" title="github">github</a>
			        
						<a class="cnblogs" target="_blank" href="https://www.cnblogs.com/shenleblog" title="cnblogs">cnblogs</a>
			        
						<a class="qq" target="_blank" href="https://img2023.cnblogs.com/blog/3084836/202502/3084836-20250215043636691-2144966981.jpg" title="qq">qq</a>
			        
				</div>
			</nav>
		</header>				
	</div>
</nav>
      <div class="body-wrap"><article id="post-vhdl学习.18633827" class="article article-type-post" itemscope itemprop="blogPost">
  
    <div class="article-meta">
      <a href="/2025/02/14/vhdl%E5%AD%A6%E4%B9%A0.18633827/" class="article-date">
  	<time datetime="2025-02-14T13:17:00.000Z" itemprop="datePublished">2025-02-14</time>
</a>
    </div>
  
  <div class="article-inner">
    
      <input type="hidden" class="isFancy" />
    
    
      <header class="article-header">
        
  
    <h1 class="article-title" itemprop="name">
      1
      
    </h1>
  

      </header>
      
      <div class="article-info article-info-post">
        
	<div class="article-tag tagcloud">
		<ul class="article-tag-list" itemprop="keywords"><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/1/" rel="tag">1</a></li></ul>
	</div>

        

        
          
<div class="counter-tag counter">
    <span id="/2025/02/14/vhdl%E5%AD%A6%E4%B9%A0.18633827/" class="leancloud_visitors post-title-link"
          style="font-size: 12px" data-flag-title="1">
         &nbsp;
        view
    </span>
</div>

        
        <div class="clearfix"></div>
      </div>
      
    
    <div class="article-entry" itemprop="articleBody">
      
        <meta name="referrer" content="no-referrer"/>
<span id="more"></span>


<h1 id="考试真题"><a href="#考试真题" class="headerlink" title="考试真题"></a>考试真题</h1><h2 id="一、填空题（共20分）"><a href="#一、填空题（共20分）" class="headerlink" title="一、填空题（共20分）"></a>一、填空题（共20分）</h2><p>1.EDA的含义是（电子设计自动化），VHDL的含义是（超高速硬件描述语言）</p>
<p>2.请列出三个VHDL语言的数据类型。利于实数数据类型、位数据类型等。（整型）（字符型）（字符串型）</p>
<p>3.VHDL的运算符中，优先级别最低的是（逻辑运算符），优先级别最高的是（NOT，ABS）</p>
<p>4.试定义一个变量A，数据类型为4位标准矢量：(variable A:STD_LOGIC_VECRTOR(3 DOWNTO 0);)</p>
<p>5.在VHDL的数据对象中，（信号）（变量）可以多次赋予不同的值，只能在定义是复值的是（常量）</p>
<p>6.VHDL的子程序有（函数）和（常量）两种</p>
<p>7.VHDL源程序的文件名应当与（实体名）相同，否则无法通过编译</p>
<p>8.设D0为‘0’，D1为‘0’，D2为‘1’，D3为‘0’，D3&amp;D2&amp;D1&amp;D0的运算表达结果是（0100）</p>
<p>9.使用quartusII软件中时，文本编辑文件的后缀名是:vhd，波形仿真文件的后缀名称是：vwf</p>
<h2 id="二、简答题（20分，共4题，每道题5分）"><a href="#二、简答题（20分，共4题，每道题5分）" class="headerlink" title="二、简答题（20分，共4题，每道题5分）"></a>二、简答题（20分，共4题，每道题5分）</h2><p>1.简述cpld与fpga的异同，在实际应用是该如何选择？</p>
<p>答：CPLD更加适合完成各种算法和组合逻辑，FPGA更加适合于完成时序逻辑。换句话说，FPGA更加适合于触发器丰富的结构，而CPLD更加适合于触发器有限而乘积项丰富的结构。</p>
<p>CPLD的连续式布线结构决定了它的时序延迟是均匀的和可预测的，而FPGA的分段式补线结构决定了其延迟的不可预测性。</p>
<p>CPLD比FPGA使用起来更加方便。CPLD的编程采用E2PROM或者FASTFLASH技术，无需外部存储器芯片，使用简单。而FPGA的编程信息需要存放在外部存储器上，使用方法复杂。</p>
<p>2.简述VHDL语言和计算机C语言的区别</p>
<p>答：VHDL是硬件描述语言，面向硬件的。用于CPLD、FPGA等大规模可编程逻辑器件的。而C语言主要是面向软件的，是计算机编程。适用于普通计算机的，以及单片机，DSP等等。</p>
<p>3.简述when_else条件信号赋值语句和if_else顺序语句的异同。</p>
<p>答：WHEN_ELSE条件信号赋值语句中无标点，只有最后有分号；必须成对出现：是并行语句，必须放在结构体中。</p>
<p>IF_ELSE顺序语句中有分号；是顺序语句，必须放在进程中。</p>
<p>4，简述quartusII的设计流程</p>
<p>建立工作库文件夹：输入设计项目原理图&#x2F;VHDL文件；将设计项目设置成PROJECT；选择目标器件；编译；引脚锁定并编译；编程下载&#x2F;配置。</p>
<p>：原理图&#x2F;HDL文本输入—&gt;功能仿真—&gt;综合—&gt;适配—&gt;时序仿真—&gt;编程下载—&gt;硬件测试</p>
<h2 id="三、VHDL程序设计题目（60分）"><a href="#三、VHDL程序设计题目（60分）" class="headerlink" title="三、VHDL程序设计题目（60分）"></a>三、VHDL程序设计题目（60分）</h2><p>1.用并行信号赋值语句设计4选1数据选择器。</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ENTITY</span> DEMO <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">PORT</span>(</span><br><span class="line">    	I0,I1,I2,I3: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">        CH0,CH1: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">        OUTPUT: <span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">END</span> DEMO;</span><br><span class="line">    </span><br><span class="line"><span class="keyword">ARCHITECTURE</span> BEHAVE <span class="keyword">OF</span> DEMO <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">SIGNAL</span> SEL:<span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">1</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line">    <span class="keyword">BEGIN</span></span><br><span class="line">     SEL&lt;=CH1&amp;CH0;</span><br><span class="line">     OUTPUT&lt;=I0 <span class="keyword">WHEN</span> SEL=<span class="string">&quot;00&quot;</span> <span class="keyword">ELSE</span></span><br><span class="line">             I1 <span class="keyword">WHEN</span> SEL=<span class="string">&quot;01&quot;</span> <span class="keyword">ELSE</span></span><br><span class="line">             I2 <span class="keyword">WHEN</span> SEL=<span class="string">&quot;10&quot;</span> <span class="keyword">ELSE</span></span><br><span class="line">             I3 <span class="keyword">WHEN</span> SEL=<span class="string">&quot;11&quot;</span> <span class="keyword">ELSE</span></span><br><span class="line">             <span class="string">&#x27;0&#x27;</span>;    </span><br><span class="line"><span class="keyword">END</span> BEHAVE;                </span><br></pre></td></tr></table></figure>



<p>2.编写一个数值比较器VHDL程序的进程，要求使能信号g低电平时比较器开始工作，输入信号p&#x3D;q,输出equ为‘0’，否则为‘1’</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">PROCESS</span>(P,Q,G)</span><br><span class="line">    <span class="keyword">BEGIN</span></span><br><span class="line">        <span class="keyword">IF</span> G=<span class="string">&#x27;0&#x27;</span> <span class="keyword">THEN</span></span><br><span class="line">            <span class="keyword">IF</span> P=Q <span class="keyword">THEN</span></span><br><span class="line">                EQU&lt;=<span class="string">&#x27;0&#x27;</span>;</span><br><span class="line">            <span class="keyword">ELSE</span></span><br><span class="line">                EQU&lt;=<span class="string">&#x27;1&#x27;</span>;</span><br><span class="line">            <span class="keyword">END</span> <span class="keyword">IF</span>;</span><br><span class="line">        <span class="keyword">ELSE</span></span><br><span class="line">            EQU&lt;=<span class="string">&#x27;1&#x27;</span>;</span><br><span class="line">        <span class="keyword">END</span> <span class="keyword">IF</span>;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">PROCESS</span>;       </span><br></pre></td></tr></table></figure>



<p>3.在程序包中设计一个功能为四舍五入的过程。</p>
<p>函数定义应由两部分组成,即函数首和函数体.<br>在进程和结构体中不必定义函数首,而在程序包中必须定义函数首.</p>
<p><img src="https://img2023.cnblogs.com/blog/3084836/202412/3084836-20241226174714327-294561185.png" alt="img"></p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">--过程</span></span><br><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">PACKAGE</span> PACK <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">PROCEDURE</span> SUM(</span><br><span class="line">    	A:<span class="keyword">IN</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">3</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);B:<span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span>);</span><br><span class="line">        <span class="keyword">END</span> PACK;</span><br><span class="line"></span><br><span class="line"><span class="keyword">PACKAGE</span> <span class="keyword">BODY</span> PACK <span class="keyword">IS</span></span><br><span class="line">        <span class="keyword">PROCEDURE</span> SUM(</span><br><span class="line">        A:<span class="keyword">IN</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">3</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);B:<span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span>) <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    <span class="keyword">IF</span> A=<span class="string">&quot;0100&quot;</span><span class="keyword">OR</span> A&lt;<span class="string">&quot;0100&quot;</span> <span class="keyword">THEN</span> B&lt;=<span class="string">&#x27;0&#x27;</span>;</span><br><span class="line">    <span class="keyword">ELSE</span> B&lt;=<span class="string">&#x27;1&#x27;</span>;</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">IF</span>;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">PROCEDURE</span> SUM;</span><br><span class="line"><span class="keyword">END</span> PACK;    </span><br><span class="line">         </span><br></pre></td></tr></table></figure>

<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">--函数</span></span><br><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">PACKAGE</span> PACK <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">FUNCTION</span> SUM(A:<span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">3</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);B:<span class="built_in">STD_LOGIC</span>)<span class="keyword">RETURN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">PACKAGE</span>;</span><br><span class="line">    </span><br><span class="line"><span class="keyword">PACKAGE</span> <span class="keyword">BODY</span> PACK <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">FUNCTION</span> SUM(A:<span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">3</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);B:<span class="built_in">STD_LOGIC</span>)<span class="keyword">RETURN</span> <span class="built_in">STD_LOGIC</span> <span class="keyword">IS</span></span><br><span class="line">        <span class="keyword">BEGIN</span></span><br><span class="line">            <span class="keyword">IF</span> A=<span class="string">&quot;0100&quot;</span> <span class="keyword">OR</span> A&lt;<span class="string">&quot;0100&quot;</span> <span class="keyword">THEN</span> B&lt;=<span class="string">&#x27;0&#x27;</span>;</span><br><span class="line">            <span class="keyword">ELSE</span> B&lt;=<span class="string">&#x27;1&#x27;</span>;</span><br><span class="line">            <span class="keyword">END</span> <span class="keyword">IF</span>;</span><br><span class="line">            <span class="keyword">RETURN</span> B;</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">FUNCTION</span> SUM;</span><br><span class="line"><span class="keyword">END</span> PACK;        </span><br></pre></td></tr></table></figure>

<p>4.设计一个异步清零的10进制计数器，并且在数码管上显示</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ENTITY</span> DEMO <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">PORT</span>(</span><br><span class="line">    	CLK,RES:<span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">        LEDOUT:<span class="keyword">OUT</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">6</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>)</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">END</span> DEMO;</span><br><span class="line">    </span><br><span class="line"><span class="keyword">ARCHITECTURE</span> BEHAVE <span class="keyword">OF</span> DEMO <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">SIGNAL</span> CNT :<span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">3</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    <span class="keyword">PROCESS</span>(CLK,RES)</span><br><span class="line">    <span class="keyword">BEGIN</span></span><br><span class="line">        <span class="keyword">IF</span> RES=<span class="string">&#x27;1&#x27;</span> <span class="keyword">THEN</span></span><br><span class="line">            CNT&lt;=(<span class="keyword">OTHERS</span>&gt;=<span class="string">&#x27;0&#x27;</span>);</span><br><span class="line">        <span class="keyword">ELSIF</span> (CLK<span class="symbol">&#x27;EVENT</span> <span class="keyword">AND</span> CLK=<span class="string">&#x27;1&#x27;</span>)<span class="keyword">THEN</span></span><br><span class="line">            <span class="keyword">IF</span>(CNT=<span class="string">&quot;1001&quot;</span>)<span class="keyword">THEN</span></span><br><span class="line">                CNT&lt;=<span class="string">&quot;0000&quot;</span>;</span><br><span class="line">            <span class="keyword">ELSE</span></span><br><span class="line">                CNT&lt;=CNT+<span class="string">&#x27;1&#x27;</span>;</span><br><span class="line">            <span class="keyword">END</span> <span class="keyword">IF</span>;</span><br><span class="line">        <span class="keyword">END</span> <span class="keyword">IF</span>;</span><br><span class="line">     <span class="keyword">END</span> <span class="keyword">PROCESS</span>;</span><br><span class="line">            LEDOUT&lt;=<span class="string">&quot;1110111&quot;</span><span class="keyword">WHEN</span> CNT=<span class="string">&quot;0000&quot;</span><span class="keyword">ELSE</span></span><br><span class="line">                    <span class="string">&quot;0100100&quot;</span><span class="keyword">WHEN</span> CNT=<span class="string">&quot;0001&quot;</span><span class="keyword">ELSE</span></span><br><span class="line">                    <span class="string">&quot;1011101&quot;</span><span class="keyword">WHEN</span> CNT=<span class="string">&quot;0010&quot;</span><span class="keyword">ELSE</span></span><br><span class="line">                    <span class="string">&quot;1011011&quot;</span><span class="keyword">WHEN</span> CNT=<span class="string">&quot;0011&quot;</span><span class="keyword">ELSE</span></span><br><span class="line">                    <span class="string">&quot;0111010&quot;</span><span class="keyword">WHEN</span> CNT=<span class="string">&quot;0100&quot;</span><span class="keyword">ELSE</span></span><br><span class="line">                    <span class="string">&quot;1101011&quot;</span><span class="keyword">WHEN</span> CNT=<span class="string">&quot;0101&quot;</span><span class="keyword">ELSE</span></span><br><span class="line">                    <span class="string">&quot;0101111&quot;</span><span class="keyword">WHEN</span> CNT=<span class="string">&quot;0110&quot;</span><span class="keyword">ELSE</span></span><br><span class="line">                    <span class="string">&quot;1010010&quot;</span><span class="keyword">WHEN</span> CNT=<span class="string">&quot;0111&quot;</span><span class="keyword">ELSE</span></span><br><span class="line">                    <span class="string">&quot;1111111&quot;</span><span class="keyword">WHEN</span> CNT=<span class="string">&quot;1000&quot;</span><span class="keyword">ELSE</span></span><br><span class="line">                    <span class="string">&quot;1111101&quot;</span><span class="keyword">WHEN</span> CNT=<span class="string">&quot;1001&quot;</span><span class="keyword">ELSE</span></span><br><span class="line">                    <span class="string">&quot;0000000&quot;</span>;    </span><br><span class="line"><span class="keyword">END</span> BEHAVE;    </span><br><span class="line">    </span><br><span class="line">    </span><br><span class="line">    </span><br><span class="line">    </span><br><span class="line">    </span><br><span class="line">    <span class="comment">---a---</span></span><br><span class="line">    -     -</span><br><span class="line">    b     c</span><br><span class="line">    -     -</span><br><span class="line">    <span class="comment">---d---</span></span><br><span class="line">    -     -</span><br><span class="line">    e     f</span><br><span class="line">    -     -</span><br><span class="line">    <span class="comment">---g---</span></span><br></pre></td></tr></table></figure>



<p>5.设计一个由6个触发器构成的一步计数器，采用元件例化的方式生成</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"><span class="keyword">ENTITY</span> D_FF <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">PORT</span>(</span><br><span class="line">    	D,CLK_S:<span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">        Q:<span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">        NQ:<span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span></span><br><span class="line">    );</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ENTITY</span> D_FF;</span><br><span class="line"><span class="keyword">ARCHITECTURE</span> A_RS_FF <span class="keyword">OF</span> D_FF <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    BIN_P_RS_FF:<span class="keyword">PROCESS</span>(CLK_S)</span><br><span class="line">    <span class="keyword">BEGIN</span></span><br><span class="line">        <span class="keyword">IF</span>  CLK_S<span class="symbol">&#x27;EVENT</span> <span class="keyword">AND</span> CLK_S=<span class="string">&#x27;1&#x27;</span> <span class="keyword">THEN</span> Q&lt;=D;NQ&lt;=<span class="keyword">NOT</span> D;</span><br><span class="line">        <span class="keyword">END</span> <span class="keyword">IF</span>;</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">PROCESS</span>;    </span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ARCHITECTURE</span> A_RS_FF;</span><br><span class="line"></span><br><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_UNSIGNED.<span class="keyword">ALL</span>;</span><br><span class="line"><span class="keyword">ENTITY</span> demo12 <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">PORT</span>(</span><br><span class="line">	CLK:<span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">	Q:<span class="keyword">OUT</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">5</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>)</span><br><span class="line">);</span><br><span class="line"><span class="keyword">END</span> demo12;</span><br><span class="line"><span class="keyword">ARCHITECTURE</span> BEHAVE <span class="keyword">OF</span> demo12 <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">COMPONENT</span> D_FF <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">PORT</span>(</span><br><span class="line">	D,CLK_S:<span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">	Q:<span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">	NQ:<span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span></span><br><span class="line">);</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">COMPONENT</span>;</span><br><span class="line"><span class="keyword">SIGNAL</span> S:<span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">5</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">U0:D_FF <span class="keyword">PORT</span> <span class="keyword">MAP</span>(S(<span class="number">0</span>),CLK,Q(<span class="number">0</span>),S(<span class="number">0</span>));</span><br><span class="line">U1:D_FF <span class="keyword">PORT</span> <span class="keyword">MAP</span>(S(<span class="number">1</span>),S(<span class="number">0</span>),Q(<span class="number">1</span>),S(<span class="number">1</span>));</span><br><span class="line">U2:D_FF <span class="keyword">PORT</span> <span class="keyword">MAP</span>(S(<span class="number">2</span>),S(<span class="number">1</span>),Q(<span class="number">2</span>),S(<span class="number">2</span>));</span><br><span class="line">U3:D_FF <span class="keyword">PORT</span> <span class="keyword">MAP</span>(S(<span class="number">3</span>),S(<span class="number">2</span>),Q(<span class="number">3</span>),S(<span class="number">3</span>));</span><br><span class="line">U4:D_FF <span class="keyword">PORT</span> <span class="keyword">MAP</span>(S(<span class="number">4</span>),S(<span class="number">3</span>),Q(<span class="number">4</span>),S(<span class="number">4</span>));</span><br><span class="line">U5:D_FF <span class="keyword">PORT</span> <span class="keyword">MAP</span>(S(<span class="number">5</span>),S(<span class="number">4</span>),Q(<span class="number">5</span>),S(<span class="number">5</span>));</span><br><span class="line"><span class="keyword">END</span> BEHAVE;</span><br></pre></td></tr></table></figure>

<p><img src="https://img2023.cnblogs.com/blog/3084836/202412/3084836-20241226174740172-1110188159.png" alt="img"></p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">标准函数，它用于将整数转换为 <span class="built_in">std_logic_vector</span> 类型:</span><br><span class="line">my_signal &lt;= conv_std_logic_vector(<span class="number">255</span>, <span class="number">8</span>); <span class="comment">-- 结果为 &quot;11111111&quot;</span></span><br><span class="line">在这个例子中，整数 <span class="number">255</span> 被转换为一个 <span class="number">8</span> 位宽的 <span class="built_in">std_logic_vector</span>，结果是 <span class="string">&quot;11111111&quot;</span>。</span><br><span class="line"></span><br><span class="line">    </span><br><span class="line">将整数或实数转换为 <span class="built_in">std_logic_vector</span> 类型的过程:    </span><br><span class="line"> to_stdlogicvector(<span class="number">255</span>, my_vector); <span class="comment">-- my_vector 将被赋值为 &quot;11111111&quot;</span></span><br><span class="line">请注意，to_stdlogicvector 过程需要在进程内部调用，因为它涉及到信号赋值。</span><br><span class="line">    </span><br><span class="line">这个函数用于将 <span class="built_in">std_logic_vector</span> 类型的信号转换为 <span class="built_in">BIT_VECTOR</span> 类型。<span class="built_in">BIT_VECTOR</span> 是一个类似数组的类型，其中的元素可以是 <span class="string">&#x27;0&#x27;</span>、<span class="string">&#x27;1&#x27;</span> 或 <span class="string">&#x27;U&#x27;</span>（未初始化），它通常用于表示二进制数:</span><br><span class="line">  my_slv &lt;= <span class="string">&quot;10101010&quot;</span>; <span class="comment">-- 将std_logic_vector初始化为特定的值</span></span><br><span class="line">  my_bv &lt;= TO_BITVECTOR(my_slv); <span class="comment">-- 将std_logic_vector转换为BIT_VECTOR   </span></span><br></pre></td></tr></table></figure>

<h2 id="四、课本"><a href="#四、课本" class="headerlink" title="四、课本"></a>四、课本</h2><p>1.1：EDA技术与ASIC设计和FPGA开发的关系：利用EDA技术进行电子系统设计的最后目标是完成专用集成电路ASIC的设计与实现。</p>
<p>FPGA在ASIC设计中的用途：FPGA实现ASIC设计的现场可编程器件。</p>
<p>1.7：CPLD是基于乘积项的可编程逻辑结构，FPGA是基于查找表的可编程逻辑结构</p>
<h1 id="考试学习"><a href="#考试学习" class="headerlink" title="考试学习"></a>考试学习</h1><h2 id="第一章：EDA前言知识"><a href="#第一章：EDA前言知识" class="headerlink" title="第一章：EDA前言知识"></a>第一章：EDA前言知识</h2><p>EDA:电子设计自动化（Electronic Design Automation）</p>
<p>HDL：硬件描述语言（Hardware Description Language）</p>
<p>ISP:在系统可编程(In System Programmability)</p>
<p>单片机和FPGA比，不同之处在于，单片机是用已知的硬件来构建系统，主要是写软件。而FPGA是硬件“未知”（用EDA工具来设计），软件也要自己写。   </p>
<p>EDA发展阶段</p>
<ol>
<li>计算机辅助设计(Computer Assist Design，CAD)（20世纪70年代）</li>
<li>计算机辅助工程设计(Computer Assist Engineering Design，CAED)（20世纪80年代）</li>
<li>电子设计自动化(Electronic Design Automation，EDA)（20世纪90年代）</li>
</ol>
<ul>
<li>超大规模可编程逻辑器件（可编程ASIC）：主流器件：FPGA&#x2F;CPLD</li>
<li>半定制或全定制ASIC</li>
<li>混合ASIC</li>
</ul>
<p><img src="https://img2023.cnblogs.com/blog/3084836/202412/3084836-20241226174810939-1000726185.png" alt="img"></p>
<p>基于EDA软件的FPGA&#x2F;CPLD设计流程：</p>
<p>原理图&#x2F;HDL 文本输入—&gt;功能仿真—&gt;综合—&gt;适配—&gt;编程下载—&gt;硬件测试</p>
<p>PLD:可编程逻辑器件</p>
<p>CPLD:复杂可编程逻辑器件</p>
<p>FPGA:现场可编程门阵列</p>
<p>FPGA:</p>
<ul>
<li>可编程逻辑单元</li>
<li>可编程输入&#x2F;输出单元</li>
<li>可编程连线</li>
</ul>
<p>CPLD:</p>
<ul>
<li>可编程逻辑宏单元</li>
<li>可编程输入输出单元</li>
<li>可编程内部连线</li>
</ul>
<h2 id="第三章：CPLD与FPGA结构与应用"><a href="#第三章：CPLD与FPGA结构与应用" class="headerlink" title="第三章：CPLD与FPGA结构与应用"></a>第三章：CPLD与FPGA结构与应用</h2><h3 id="1-PLD"><a href="#1-PLD" class="headerlink" title="1.PLD"></a>1.PLD</h3><p><img src="https://img2023.cnblogs.com/blog/3084836/202412/3084836-20241226174826542-1200007074.png" alt="img"><br>它由输入缓冲器、与阵列、或阵列、输出缓冲器等4部分功能电路组成</p>
<p>20世纪70年代，PLD主要是PROM和PLA</p>
<ul>
<li>PROM(可编程只读存储器):与门阵列固定、或门阵列可编程（熔丝工艺，一次性编程使用）</li>
<li>PLA(可编程逻辑阵列)：与门阵列可编程、或门阵列可编程（熔丝工艺，一次性编程使用）</li>
<li>PAL(可编程阵列逻辑)：与门阵列可编程、或门阵列固定</li>
</ul>
<p><img src="https://img2023.cnblogs.com/blog/3084836/202412/3084836-20241226174847545-449694050.png" alt="img"><br><img src="https://img2023.cnblogs.com/blog/3084836/202412/3084836-20241226174901461-990316118.png" alt="img"></p>
<h3 id="2-FPGA"><a href="#2-FPGA" class="headerlink" title="2.FPGA"></a>2.FPGA</h3><p>FPGA器件的内部结构为LCA（逻辑单元阵列）</p>
<p>LCA：</p>
<ul>
<li>周边的IOB(IO Block)(可编程输入&#x2F;输出模块)</li>
<li>核心阵列的CLB(Configurable Logic Block)(可配置逻辑块)</li>
<li>PI(可编程内部连线)（Programmable Interconnect）</li>
</ul>
<p><img src="https://img2023.cnblogs.com/blog/3084836/202412/3084836-20241226174916430-1055839427.png" alt="img"></p>
<ol>
<li>CLB:CLB是FPGA的基本逻辑单元，其内部又可以分为组合逻辑和寄存器两部分。组合逻辑电路实际上是一个多变量输入的PROM阵列，可以实现多变量任意函数；而寄存器电路是由多个触发器及可编程输入、输出和时钟端组成的。在FPGA中，所有的逻辑功能都是在CLB中完成的。 </li>
<li>IOB为芯片内部逻辑和芯片外部的输入端&#x2F;输出端提供接口，可编程为输入、输出和双向I&#x2F;O 3种方式。</li>
<li>FPGA依靠对PI的编程，将各个CLB和IOB有效地组合起来，实现系统的逻辑功能。</li>
</ol>
<p>工作形式：采用基于SRAM的查找表逻辑形式结构</p>
<p><img src="https://img2023.cnblogs.com/blog/3084836/202412/3084836-20241226174949492-1504448458.png" alt="img"></p>
<p>一个N输入的查找表，需要SRAM存储N个输入构成的真值表，需要2^N个SRAM单元。</p>
<p>A,B,C,D由FPGA芯片的管脚输入后进入可编程连线，作为地址线连到LUT，LUT中已经事先写入了所有可能的逻辑结果，通过地址查找到相应的数据然后输出，这样组合逻辑就实现了</p>
<h3 id="3-CPLD"><a href="#3-CPLD" class="headerlink" title="3.CPLD"></a>3.CPLD</h3><ul>
<li>逻辑阵列单元LAB</li>
<li>可编程IO单元</li>
<li>可编程内部互联资源EAB(嵌入阵列块)</li>
</ul>
<p><img src="https://img2023.cnblogs.com/blog/3084836/202412/3084836-20241226181812639-274776646.png" alt="img"></p>
<p>CPLD的基本结构是由一个二维的逻辑块阵列组成的，它是构成CPLD器件的逻辑组成核心，还有多个I&#x2F;O块以及连接逻辑块的互连资源。</p>
<img src="C:\Users\86177\AppData\Roaming\Typora	ypora-user-images\1715674974801.png" alt="1715674974801" style="zoom:50%;" />





<p>![1715675094309](C:\Users\86177\AppData\Roaming\Typora	ypora-user-images\1715675094309.png)</p>
<p>每组逻辑单元LE(Logic Element)连接到逻辑阵列块LAB(Logic Array Block)，LAB被分成行和列，每行包含一个嵌入阵列块EAB。LAB和EAB由快速通道互相连接。I&#x2F;O单元IOE(Input&#x2F;Output Elements)位于行通道和列通道两端。 </p>
<p>嵌入阵列由一系列嵌入阵列块EAB构成。实现存储功能时，每个EAB提供2048比特，可以用来完成RAM、ROM、双口RAM或者FIFO功能。实现逻辑功能时，每个EAB可以提供100~600门以实现复杂的逻辑功能，如实现乘法器、微控制器、状态机和DSP(数字信号处理)功能。EAB可以单独使用或多个EAB联合使用以实现更强的功能。</p>
<p>逻辑阵列由逻辑阵列块LAB构成。每个LAB包含8个逻辑单元和一个局部连接。一个逻辑单元有一个4输入查找表、一个可编程触发器和一个实现进位和级联功能的专用信号路径。</p>
<p>LAB按照行、列排序，构成逻辑阵列，每个LAB由8个LE构成，为行列两端的输入输出单元IOE提供I&#x2F;O端口。每个IOE包含一个双向I&#x2F;O缓冲器和一个可以用作输入输出寄存的触发器，</p>
<img src="C:\Users\86177\AppData\Roaming\Typora	ypora-user-images\1715675503106.png" alt="1715675503106" style="zoom:50%;" />





<p>XC3164  PC  84-4  C 的含义如下：</p>
<ul>
<li><p>第1项：XC3164表示器件型号。</p>
</li>
<li><p>第2项：PC表示器件的封装形式，主要有PLCC(Plastic Leaded Chip Carrier，塑料方形扁平封装)、PQFP(Plastic Quad Flat Pack，塑料四方扁平封装)、TQFP(Thin Quad Flat Pack，四方薄扁形封装)、RQFP(Power Quad Flat Pack,大功率四方扁平封装)、BGA(Bal  Grid Array(Package)，球形网状阵列(封装))、PGA(Ceramic Pin Grid Array(Package)，陶瓷网状直插阵列(封装)等形式。</p>
</li>
<li><p>第3项：84表示封装引脚数。一般有44、68、84、100、144、160、208、240等数种，常用的器件封装引脚数有44、68、84、100、144、160等，最大的达596个引脚。而最大用户I&#x2F;O是指相应器件中用户可利用的最大输入&#x2F;输出引脚数目，它与器件的封装引脚不一定相同。</p>
</li>
<li><p>第4项：- 4表示速度等级。速度等级有两种表示方法。在较早的产品中，用触发器的反转速率来表示，单位为MHz，一般分为-50、-70、-100、-125和-150；在较后的产品中用一个CLB的延时来表示，单位为ns，一般可分为-10、-8、- 6、-5、- 4、-3、-2、- 09。  </p>
</li>
<li><p>第5项： C表示环境温度范围。其中又有C——商用级(0℃～85℃)、I——工业级(- 40℃～100℃)和M——军用级(-55℃～125℃)。</p>
</li>
</ul>
<p><img src="https://img2023.cnblogs.com/blog/3084836/202412/3084836-20241226182009259-1228405700.png" alt="img"></p>
<h2 id="选择题"><a href="#选择题" class="headerlink" title="选择题"></a>选择题</h2><p>0.若一个进程内同一个信号的赋值语句（&lt;&#x3D;）有多条，则前几条不做操作，最后一条才装载</p>
<p>1.一个项目的输入输出是定义在（）</p>
<p>a.实体中	b.结构体中	c.任何位置	d.进程中</p>
<p>2.描述项目具有逻辑功能的是（）</p>
<p>a.实体	B.结构体	C.配置	D.进程</p>
<p>3.关键字ARCHITECTURE定义的是（）</p>
<p>A.结构体	B.进程	C,实体	D.配置</p>
<p>4.MAXPLUSII中编译VHDL源程序时要求（）</p>
<p>A.文件名和实体不可同名</p>
<p>B.文件名和实体名无关</p>
<p>C.文件名和实体名要相同</p>
<p>D.不确定</p>
<p>5.1987标准的VHDL语言对大小写是</p>
<p>A.敏感的	B.只能用小写	C.只能用大写	D.不敏感</p>
<p>6.关于1987标准的VHDL语言中，标识符描述正确的是（）</p>
<p>A.必须是以英文字母开头</p>
<p>B.可以使用汉字开头</p>
<p>C.可以使用数字开头</p>
<p>D.任何字符都可以</p>
<p>7.关于1987标准的VHDL语言中，标识符描述正确的是（）</p>
<p>A.下划线可以连用</p>
<p>B.下划线不能连用</p>
<p>C.不能使用下划线</p>
<p>D.可以使用任何字符</p>
<p>8.符合1987VHDL标准的标识符是（）</p>
<p>A.A_2	B.A+2	C.2A	D.22</p>
<p>9.符合1987VHDL标准的标识符是</p>
<p>A.a_2_3	B.a___2	C.2_2_a	D.2a</p>
<p>10.不符合1987VHDL标准的标识符是</p>
<p>A.a_1_in	B.  a_in_2	C.2_a	D. asd_1</p>
<p>11.不符合1987VHDL标准的标识符是</p>
<p> A.a2b2	B.a1b1	C.ad12	D.%50</p>
<p>12.VHDL语言中变量中定义的位置是</p>
<p>A.实体中任何位置	B.实体中特定位置	C.结构体中任意位置	D.结构体中特定位置</p>
<p>13.VHDL语言中信号定义的位置是</p>
<p>A.实体中任何位置	B.实体中特定位置	C.结构体中任意位置	D.结构体中特定位置</p>
<p>14.变量是局部量，可以写在</p>
<p> A.实体中	B.进程中	C.线粒体中	D.  种子体中</p>
<p>15.变量和信号的描述正确的是</p>
<p>A.变量赋值号是：&#x3D;	B.信号赋值号是：&#x3D;	C.变量赋值号码是&lt;&#x3D;	D.  二者没有区别</p>
<p>16.变量和信号描述正确的是</p>
<p> A.变量可以带出进程	B.信号可以带出进程	C.信号不可以带出进程	D.二者没有区别</p>
<ol start="17">
<li>关于VHDL类型，正确得是</li>
</ol>
<p>A.数据类型不同不能进行运算	</p>
<p>B.数据类型相同才能进行运算	</p>
<p>C.数据类型相同或者相符就可以进行计算	</p>
<p>D.运算与数据类型无关</p>
<p>18.下面数据中属于实数的是</p>
<p>A. 4.2	B. 3	C. ‘1’	D.  “11011”   </p>
<p>19.下面数据中属于位矢量的是</p>
<p>A. 4.2	B. 3	C. ‘1’	D.  “11011”   </p>
<p>20.关于VHDL数据类型，正确的是</p>
<p> A.用户不能定义子类型	B.用户可以定义子类型	</p>
<p>C.用户可以定义任意类型的数据	D.前面三个答案都是错误的</p>
<ol start="21">
<li>可以不必声明而直接引用的数据类型是</li>
</ol>
<p>A.STD_LOGIC	B.STD_LOGIC_VECTOR	C.BIT	D.前面三个答案都是错误的</p>
<ol start="22">
<li>STD_LOGIC_1164中定义的高阻是</li>
</ol>
<p>A.X	B. x	C. z	D.Z   </p>
<p>23.STD_LOGIC_1164中字符H定义的是</p>
<p>A.弱信号1	B.弱信号0	C.没有这个定义	D.   初始值</p>
<p>1-5：ABACD  6-10：ABAAC      11-15:DDDBA</p>
<h1 id="学习基本结构"><a href="#学习基本结构" class="headerlink" title="学习基本结构"></a>学习基本结构</h1><p> VHDL的基本设计单元结构：程序包说明、实体说明、结构体说明三部分。 </p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">-- 库、程序包的说明调用</span></span><br><span class="line"><span class="keyword">Library</span> IEEE;</span><br><span class="line"><span class="keyword">use</span> IEEE.Std_Logic_1164.<span class="keyword">ALL</span>;</span><br><span class="line"><span class="comment">-- 实体声明</span></span><br><span class="line"><span class="keyword">Entity</span> FreDevider <span class="keyword">is</span></span><br><span class="line"><span class="keyword">port</span></span><br><span class="line">(</span><br><span class="line">    Clock: <span class="keyword">IN</span> <span class="built_in">Std_logic</span>;</span><br><span class="line">    Clkout: <span class="keyword">OUT</span> <span class="built_in">Std_logic</span></span><br><span class="line">);</span><br><span class="line"><span class="keyword">END</span>;</span><br><span class="line"><span class="comment">-- 结构体定义</span></span><br><span class="line"><span class="keyword">Architecture</span> Behavior <span class="keyword">Of</span> FreDevider <span class="keyword">is</span></span><br><span class="line"><span class="keyword">signal</span> Clk:<span class="built_in">Std_Logic</span>; <span class="comment">-- 中间临时变量</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">process</span>(Clock)<span class="comment">--进程</span></span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">IF</span> rising_edge(Clock) <span class="keyword">THEN</span></span><br><span class="line">            Clk &lt;= <span class="keyword">NOT</span> Clk;    </span><br><span class="line">        <span class="keyword">END</span> <span class="keyword">IF</span>;</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">process</span>;</span><br><span class="line">    Clkout &lt;= Clk;</span><br><span class="line"><span class="keyword">END</span></span><br></pre></td></tr></table></figure>

<h2 id="库"><a href="#库" class="headerlink" title="库"></a>库</h2><p>常用的库有IEEE库、STD库和WORK库:</p>
<ul>
<li>IEEE库：是VHDL设计中最常用的资源库，包含IEEE标准的STD_LOGIC_1164、NUMERIC_BIT、NUMERIC_STD以及其他一些支持工业标准的程序包。其中最重要和最常用的是STD_LOGIC_1164程序包，大部分程序都是以此程序包中设定的标准为设计基础。</li>
<li>STD库：是VHDL的标准库，VHDL在编译过程中会自动调用这个库，所以使用时不需要用语句另外说明。</li>
<li>WORK库：是用户在进行VHDL设计时的现行工作库，用户的设计成果将自动保存在这个库中，是用户自己的仓库，同STD库一样，使用该库不需要任何说明。</li>
</ul>
<p>库的作用范围：</p>
<p>　　库说明语句的作用范围从一个实体说明开始到它所属的构造体、配置为止。当一个源程序中出现两个以上的实体时，两条作为使用库的说明语句应在每个实体说明语句前重复书写。</p>
<p> <img src="https://img2020.cnblogs.com/blog/2034606/202006/2034606-20200625155127508-1653357865.png" alt="img"> </p>
<p>​	</p>
<h2 id="程序包"><a href="#程序包" class="headerlink" title="程序包"></a>程序包</h2><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">--包头</span></span><br><span class="line"><span class="keyword">PACKAGE</span> CHENGXUBAOMING <span class="keyword">IS</span></span><br><span class="line">    <span class="comment">--程序包头说明语句</span></span><br><span class="line"><span class="keyword">END</span> CHENGXUBAOMING;</span><br><span class="line">    </span><br><span class="line"><span class="comment">--包体</span></span><br><span class="line"><span class="keyword">PACKAGE</span> <span class="keyword">BODY</span> CHENGXUBAOMING <span class="keyword">IS</span></span><br><span class="line">    <span class="comment">--程序包体说明语句</span></span><br><span class="line"><span class="keyword">END</span> CHENGXUBAOMING;    </span><br></pre></td></tr></table></figure>



<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">--调用程序包通用格式</span></span><br><span class="line"><span class="keyword">USE</span> 库名.程序包名.<span class="keyword">ALL</span>;</span><br></pre></td></tr></table></figure>

<p>常用预定义程序包有以下四个：</p>
<ul>
<li><p>1.STD_LOGIC_1164程序包<br>STD_LOGIC_1164程序包定义了一些数据类型、子类型和函数。数据类型包括：STD_ULOGIC、STD_ULOGIC _VECTOR、STD_LOGIC和STD_LOGIC _VECTOR，用的最多最广的是STD_LOGIC和STD_LOGIC_VECTOR数据类型。调用STD_LOGIC_1164程序包中的项目需要使用以下语句：<br>LIBRARY IEEE;<br>USE IEEE.STD_LOGIC_1164.ALL;<br>该程序包预先在IEEE库中编译，是IEEE库中最常用的标准程序包，其数据类型能够满足工业标准，非常适合CPLD（或FPGA）器件的多值逻辑设计结构。</p>
</li>
<li><p>2.STD_LOGIC_ARITH程序包<br>该程序包是美国Synopsys公司的程序包，预先编译在IEEE库中。主要是在STD_LOGIC_1164程序包的基础上扩展了UNSIGNED（无符号）、SIGNED（符号）和SMALL_INT（短整型）三个数据类型，并定义了相关的算术运算符和转换函数。</p>
</li>
<li><p>3.STD_LOGIC_SIGNED程序包<br>该程序包预先编译在IEEE库中，也是Synopsys公司的程序包。主要定义有符号数的运算，重载后可用于INTEGER（整数）、STD_LOGIC（标准逻辑位）和STD_LOGIC _VECTOR（标准逻辑位向量）之间的混合运算，并且定义了STD_LOGIC _VECTOR到INTEGER的转换函数。还定义了STD_LOGIC _VECTOR类型的符号数算数运算子程序。</p>
</li>
<li><p>4.STD_LOGIC_UNSIGNED程序包<br>该程序包用来定义无符号数的运算，其他功能与STD_LOGIC_SIGNED相似。</p>
</li>
</ul>
<h2 id="实体"><a href="#实体" class="headerlink" title="实体"></a>实体</h2><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">ENTITY</span> 实体名 <span class="keyword">IS</span> <span class="comment">-- 引导语句</span></span><br><span class="line">[<span class="keyword">GENERIC</span> (常数名: 数据类型: 设定值)] <span class="comment">-- 类属表</span></span><br><span class="line"><span class="keyword">PORT</span> <span class="comment">-- 端口表</span></span><br><span class="line">(</span><br><span class="line">    端口名<span class="number">1</span>: 端口方向 端口类型;</span><br><span class="line">    端口名<span class="number">2</span>: 端口方向 端口类型;</span><br><span class="line">    端口名<span class="number">3</span>: 端口方向 端口类型;</span><br><span class="line">    ......</span><br><span class="line">    端口名n: 端口方向 端口类型 <span class="comment">-- 最后一个一定不能加&quot;;&quot;，不然会报next process的&quot;)&quot; expect &quot;;&quot; or &quot;,&quot;</span></span><br><span class="line">);</span><br><span class="line"><span class="keyword">END</span> [实体名]; <span class="comment">-- 结束语句</span></span><br><span class="line">    </span><br><span class="line">    </span><br><span class="line">    <span class="comment">--port中端口默认类型为signal</span></span><br></pre></td></tr></table></figure>



<h3 id="实体中–类属"><a href="#实体中–类属" class="headerlink" title="实体中–类属"></a>实体中–类属</h3><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">GENERIC</span> (常数名:数据类型:设定值);      <span class="comment">--类似于C中的宏定义</span></span><br><span class="line">								    <span class="comment">--放在实体或者块结构体前面的说明部分</span></span><br><span class="line"></span><br><span class="line"><span class="comment">--举例</span></span><br><span class="line"><span class="keyword">ENTITY</span> mcu1 <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">GENERIC</span> (addrwidth : <span class="built_in">INTEGER</span> := <span class="number">16</span>);</span><br><span class="line"><span class="keyword">PORT</span>(</span><br><span class="line">    add_bus : <span class="keyword">OUT</span> <span class="built_in">STD_LOGIC_VECTOR</span>(addrwidth-<span class="number">1</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>) );</span><br><span class="line">    ...</span><br></pre></td></tr></table></figure>





<h3 id="实体中–端口"><a href="#实体中–端口" class="headerlink" title="实体中–端口"></a>实体中–端口</h3><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">PORT</span>(端口信号名:端口模式 数据类型;</span><br><span class="line">端口信号名:端口模式 数据类型）;</span><br></pre></td></tr></table></figure>

<ul>
<li>端口模式有:<ul>
<li>IN : 在实体中只读，接受外来数据. 只能出现在赋值语句的右侧。</li>
<li>OUT: 在实体中只能更新，不可读。只能出现在赋值语句的左侧。</li>
<li>INOUT: 在实体内部可更新、可读，可出现在赋值语句的两侧。 </li>
<li>BUFFER: 可用作内部赋值，可出现在赋值语句的两侧。在可综合代码中不推荐使用。</li>
</ul>
</li>
</ul>
<h2 id="结构体（并发）"><a href="#结构体（并发）" class="headerlink" title="结构体（并发）"></a>结构体（并发）</h2><ol>
<li>用于描述模型的功能</li>
<li>必须和一个 Entity相关联</li>
<li>一个Entity可有多个 Architectures</li>
<li>Architecture 语句并发执行.</li>
</ol>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">Architecture</span> 结构体名 <span class="keyword">OF</span> 实体名 <span class="keyword">IS</span></span><br><span class="line">定义语句法;</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">功能描述语句法;</span><br><span class="line"><span class="keyword">END</span> 结构体名称;</span><br></pre></td></tr></table></figure>

<ul>
<li>结构描述（接近原理图）</li>
<li>数据流描述（并发代码）</li>
<li>行为描述（顺序、并发）</li>
</ul>
<p>结构 <img src="https://img-blog.csdnimg.cn/20200513224740848.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg2NDQ1OQ==,size_16,color_FFFFFF,t_70" alt="img" style="zoom:25%;" /> 数据流 <img src="https://img-blog.csdnimg.cn/20200513224927513.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg2NDQ1OQ==,size_16,color_FFFFFF,t_70" alt="img" style="zoom:25%;" /> </p>
<p>行为 <img src="https://img-blog.csdnimg.cn/20200513225010893.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg2NDQ1OQ==,size_16,color_FFFFFF,t_70" alt="img" style="zoom:25%;" /> </p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">--两位相等比较器</span></span><br><span class="line"><span class="keyword">entity</span> equ2 <span class="keyword">is</span></span><br><span class="line"><span class="keyword">port</span>(a,b:<span class="keyword">in</span> <span class="built_in">std_logic_vector</span>(<span class="number">1</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line">equ:<span class="keyword">out</span> <span class="built_in">std_logic</span>);</span><br><span class="line"><span class="keyword">end</span> equ2;</span><br><span class="line">    </span><br><span class="line">    </span><br><span class="line"><span class="comment">--结构体结构描述：用元件例化，即网表形式来实现；</span></span><br><span class="line"><span class="keyword">architecture</span> netlist <span class="keyword">of</span> equ2 <span class="keyword">is</span></span><br><span class="line"><span class="comment">-- nor 或非component nor2</span></span><br><span class="line"><span class="keyword">port</span>(a,b :<span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">c :<span class="keyword">out</span> <span class="built_in">std_logic</span>);</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">component</span>;</span><br><span class="line"><span class="keyword">component</span> xor2<span class="comment">-- xor 异或</span></span><br><span class="line"><span class="keyword">port</span>(a,b :<span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">c :<span class="keyword">out</span> <span class="built_in">std_logic</span>);</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">component</span>;</span><br><span class="line"><span class="keyword">signal</span> x: <span class="built_in">std_logic_vector</span>(<span class="number">1</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">U1:xor2 <span class="keyword">port</span> <span class="keyword">map</span>(a(<span class="number">0</span>),b(<span class="number">0</span>),x(<span class="number">0</span>));</span><br><span class="line">U2:xor2 <span class="keyword">port</span> <span class="keyword">map</span>(a(<span class="number">1</span>),b(<span class="number">1</span>),x(<span class="number">1</span>));</span><br><span class="line">U3:nor2 <span class="keyword">port</span> <span class="keyword">map</span>(x(<span class="number">0</span>),x(<span class="number">1</span>),equ);</span><br><span class="line"><span class="keyword">end</span> netlist;</span><br><span class="line">    </span><br><span class="line">    </span><br><span class="line"><span class="comment">--结构体数据流描述：用布尔方程来实现：</span></span><br><span class="line"><span class="keyword">architecture</span> equation <span class="keyword">of</span> equ2 <span class="keyword">is</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">equ&lt;=(a(<span class="number">0</span>) <span class="keyword">xor</span> b(<span class="number">0</span>)) <span class="keyword">nor</span>(a(<span class="number">1</span>) <span class="keyword">xor</span> b(<span class="number">1</span>));</span><br><span class="line"><span class="keyword">end</span> equation;</span><br><span class="line">    </span><br><span class="line">    </span><br><span class="line"><span class="comment">--结构体行为描述：用顺序语句来实现：</span></span><br><span class="line"><span class="keyword">architecture</span> con_behave <span class="keyword">of</span> equ2 <span class="keyword">is</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line"><span class="keyword">process</span>(a,b)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line"><span class="keyword">if</span> a=b <span class="keyword">then</span></span><br><span class="line">equ&lt;=<span class="string">&#x27;1&#x27;</span>;</span><br><span class="line"><span class="keyword">else</span></span><br><span class="line">equ&lt;=<span class="string">&#x27;0&#x27;</span>;</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line"><span class="keyword">end</span> procerss;</span><br><span class="line"><span class="keyword">end</span> con_behave;</span><br><span class="line">    </span><br><span class="line">    </span><br><span class="line"><span class="comment">--结构体行为描述：用并行语句来实现：</span></span><br><span class="line"><span class="keyword">architecture</span> seq_behave <span class="keyword">of</span> equ2 <span class="keyword">is</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">equ&lt;=<span class="string">&#x27;1&#x27;</span> <span class="keyword">when</span> a=b <span class="keyword">else</span> <span class="string">&#x27;0&#x27;</span>;</span><br><span class="line"><span class="keyword">end</span> sqq_behave;</span><br><span class="line">    </span><br><span class="line">    </span><br></pre></td></tr></table></figure>



<h2 id="块语句"><a href="#块语句" class="headerlink" title="块语句"></a>块语句</h2><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">块结构名: <span class="keyword">BLOCK</span> </span><br><span class="line">端口说明 类属说明</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">并行语句</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">BLOCK</span> 块结构名;</span><br></pre></td></tr></table></figure>



<h2 id="进程语句"><a href="#进程语句" class="headerlink" title="进程语句"></a>进程语句</h2><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">进程名: <span class="keyword">PROCESS</span>(敏感信号表) <span class="keyword">IS</span></span><br><span class="line">进程说明</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">顺序描述语句</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">PROCESS</span> 进程名;    <span class="comment">--进程名字可省略</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>



<h2 id="配置Configuration"><a href="#配置Configuration" class="headerlink" title="配置Configuration"></a>配置Configuration</h2><ul>
<li>用于实现模型的关联，可将一个 Entity 和一个Architecture关联起来，也可将一个 component 和一个 entity-architecture关联起来。</li>
<li>目的是为了在一个实体中灵活的使用不同的Architecture。可以在仿真环境中大量使用，但是在综合环境中限制使用。</li>
</ul>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">Configuration</span> 配置名 <span class="keyword">of</span> 实体名 <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">for</span> 结构体名</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">for</span>;</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">Configuration</span>;</span><br><span class="line"></span><br></pre></td></tr></table></figure>

 <img src="https://img-blog.csdnimg.cn/20200513232717937.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg2NDQ1OQ==,size_16,color_FFFFFF,t_70" alt="img" style="zoom: 80%;" /> 



<h2 id="子程序"><a href="#子程序" class="headerlink" title="子程序"></a>子程序</h2><p> 能被主程序反复调用并能将处理结果传送到主程序的程序模块，子程序分为过程语句（Procedure）和函数（Functure）两种。子程序中的参数说明是局部的，只能在子程序体内起作用。 </p>
<h3 id="子程序–过程Procedure"><a href="#子程序–过程Procedure" class="headerlink" title="子程序–过程Procedure"></a>子程序–过程Procedure</h3><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">PROCEDURE</span> 过程名（参数<span class="number">1</span>;参数<span class="number">2</span>;——） <span class="keyword">IS</span></span><br><span class="line">    定义语句;</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    顺序处理语句;</span><br><span class="line"><span class="keyword">END</span> 过程名;</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h3 id="子程序–函数Function"><a href="#子程序–函数Function" class="headerlink" title="子程序–函数Function"></a>子程序–函数Function</h3><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">FUNCTION</span> 函数名（参数<span class="number">1</span>;参数<span class="number">2</span>;——）</span><br><span class="line">    <span class="keyword">RETURN</span> 数据类型 <span class="keyword">IS</span></span><br><span class="line">定义语句;</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    顺序处理语句;</span><br><span class="line"><span class="keyword">RETURN</span> 返回变量名;</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h1 id="学习基本语法"><a href="#学习基本语法" class="headerlink" title="学习基本语法"></a>学习基本语法</h1><h2 id="标识符"><a href="#标识符" class="headerlink" title="标识符"></a>标识符</h2><p> 标识符用来定义常数、变量、信号、端口、子程序或者参数的名字 </p>
<ol>
<li>首字符必须是字母</li>
<li>末字符不能为下划线</li>
<li>不允许出现两个连续的下划线</li>
<li>不区分大小写</li>
<li>VHDL定义的保留字（关键字），不能用作标识符</li>
<li>标识符字符最长可以是32个字符</li>
<li>注释由两个连续的下划线（–）引导</li>
</ol>
<p>关键字（不能作为标识符）</p>
<p> <img src="https://img-blog.csdnimg.cn/20200513083704387.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg2NDQ1OQ==,size_16,color_FFFFFF,t_70" alt="img"> </p>
<h2 id="数据对象"><a href="#数据对象" class="headerlink" title="数据对象"></a>数据对象</h2><ul>
<li>信号SIGNAL</li>
<li>变量VARIABLE</li>
<li>常量CONSTAT</li>
</ul>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">--举例信号</span></span><br><span class="line"><span class="keyword">SIGNAL</span> brdy: <span class="built_in">BIT</span>;</span><br><span class="line"><span class="keyword">SIGNAL</span> output : <span class="built_in">INTEGER</span>:=<span class="number">2</span>;</span><br><span class="line">目标信号名&lt;=表达式</span><br><span class="line">    </span><br><span class="line"><span class="comment">--为全局变量，在程序包说明、实体说明、结构体描述中使用，用于声明内部信号，而非外部信号（外部信号为IN、OUT、INOUT、BUFFER），其在元件之间起互联作用，可以赋值给外部信号。    </span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">--举例变量</span></span><br><span class="line"><span class="keyword">VARIABLE</span> opcode:<span class="built_in">BIT_VECTOR</span>(<span class="number">3</span> <span class="keyword">downto</span> <span class="number">0</span>):= <span class="string">&quot;0000&quot;</span>;</span><br><span class="line"><span class="keyword">VARIABLE</span> freq: INNTEGER;</span><br><span class="line">变量赋值符号<span class="string">&quot;:=&quot;</span>，变量赋值立刻更新。</span><br><span class="line">    </span><br><span class="line"><span class="comment">--只在给定的进程（process）中用于声明局部值或用于子程序中，变量的赋值符号为“:=”，和信号不同，信号是实际的，是内部的一个存储元件（SIGNAL）或者是外部输入（IN、OUT、INOUT、BUFFER），而变量是虚的，仅是为了书写方便而引入的一个名称，常用在实现某种算法的赋值语句当中。    </span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">--常量举例</span></span><br><span class="line"><span class="keyword">CONSTANT</span> rise_fall_time: <span class="built_in">TIME</span>:=<span class="number">2</span>ns;</span><br><span class="line"><span class="keyword">CONSTANT</span> data_bus: <span class="built_in">INTEGER</span>:=<span class="number">16</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">--在结构体描述、程序包说明、实体说明、过程说明、函数调用说明和进程说明中使用，在设计中描述某一规定类型的特定值不变，如利用它可设计不同模值的计数器，模值存于一常量中，对不同的设计，改变模值仅需改变此常量即可，就如参数化元件。</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>









<h2 id="数据类型"><a href="#数据类型" class="headerlink" title="数据类型"></a>数据类型</h2><p>VHDL常用的数据类型有三种：</p>
<ol>
<li>标准定义的数据类型</li>
<li>IEEE预定义标准逻辑位</li>
<li>矢量及用户自定义的数据类型。</li>
</ol>
<ul>
<li>布尔（Boolean）： 取值为FALSE和TRUE，不是数值，不能运算，一般用于关系运算符 </li>
<li>位（Bit）： 取值为0和1，用于逻辑运算 </li>
<li>字符（character）： 通常用’’引号引起来，区分大小写 </li>
<li>字符串（String）： 通常用””双引号引起来，区分大小写 </li>
<li>整数（Integer）：</li>
<li>实数（real）： 实数类型仅能在VHDL仿真器中使用，综合器不支持 </li>
<li>时间（Time） ：  物理量数据，包括整数和单位两个部分 表达方法包含数字、（空格）单位两部分，如（10 PS)  常用单位：fs,ps,ns,us,ms,sec,min,hr</li>
<li>错误等级（severity level）： 表示系统状态</li>
</ul>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">Type</span> <span class="built_in">BOOLEAN</span> <span class="keyword">IS</span> (<span class="literal">FALSE</span>,<span class="literal">TRUE</span>);</span><br><span class="line"><span class="keyword">TYPE</span> <span class="built_in">BIT</span> <span class="keyword">IS</span>(<span class="string">&#x27;0&#x27;</span>,<span class="string">&#x27;1&#x27;</span>);</span><br><span class="line"><span class="keyword">TYPE</span> <span class="built_in">BIT_VECTOR</span> <span class="keyword">IS</span> <span class="keyword">ARRAY</span>(<span class="built_in">Natural</span> <span class="keyword">range</span>&lt;&gt;)<span class="keyword">OF</span> <span class="built_in">BIT</span>;</span><br><span class="line"><span class="keyword">SIGNAL</span> a:<span class="built_in">BIT_VECTOR</span>(<span class="number">0</span> <span class="keyword">TO</span> <span class="number">7</span>);</span><br><span class="line"><span class="keyword">TYPE</span> <span class="built_in">CHARACTER</span> <span class="keyword">IS</span> (NUL,SOH,STX,&#x27;&#x27;,&#x27;!&#x27;);</span><br><span class="line"><span class="keyword">VARIABLE</span> string_var:STING(<span class="number">1</span> <span class="keyword">TO</span> <span class="number">7</span>); </span><br><span class="line">string_var:=<span class="string">&quot;abcd&quot;</span>;</span><br><span class="line"><span class="keyword">VARIABLE</span> a:<span class="built_in">INTEGER</span> -<span class="number">63</span> <span class="keyword">to</span> <span class="number">63</span></span><br><span class="line"></span><br><span class="line"></span><br></pre></td></tr></table></figure>



<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line">  (<span class="number">1</span>)整数(<span class="built_in">INTEGER</span>)  范围：-<span class="number">2147483547</span>~+<span class="number">2147483646</span>，即可用    <span class="number">32</span>位有符号的二进制数表示。如<span class="number">2</span>、<span class="number">10E4</span>、<span class="number">16#D2#</span>。 </span><br><span class="line">   例：<span class="built_in">INTEGER</span> <span class="keyword">RANGE</span>　<span class="number">100</span> <span class="keyword">DOWNTO</span> <span class="number">0</span></span><br><span class="line">  (<span class="number">2</span>)实数(REAL)  范围：-<span class="number">1.0E38</span>~<span class="number">1.0E38</span>，书写时一定要有小数。  如： <span class="number">65.36</span>、 <span class="number">8#43.6#E+4</span>。</span><br><span class="line">  (<span class="number">3</span>) 位(<span class="built_in">BIT</span>) 取值只能是用带单引号的‘<span class="number">1</span>’和‘<span class="number">0</span>’来表示。</span><br><span class="line">  (<span class="number">4</span>)位矢量(<span class="built_in">BIT_VECTOR</span>)位矢量是用双引号括起来的一组位数据，如“<span class="number">010101</span>”。例：<span class="keyword">SIGNAL</span> A2：BIT_ VECTOR (<span class="number">3</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>)；</span><br><span class="line">  (<span class="number">5</span>)布尔量(<span class="built_in">BOOLEAN</span>) 只有“真”和“假”<span class="number">2</span>个状态，可以进行关系运算。</span><br><span class="line">  (<span class="number">6</span>)字符(<span class="built_in">CHARACTER</span>)：字符通常用单引号括起来，对大小写敏感。</span><br><span class="line">  (<span class="number">7</span>)字符串(<span class="built_in">STRING</span>)：字符串是双引号括起来的一串字符，如“laksdklakld”。</span><br><span class="line">  (<span class="number">8</span>)时间(<span class="built_in">TIME</span>)：完整的时间类型包括整数和物理量单位两部分，整数和单位之间至少留一个空格，如<span class="number">55</span> ms，<span class="number">20</span> ns。 </span><br><span class="line">  (<span class="number">9</span>)自然数(<span class="built_in">NATURAL</span>)和正整数(<span class="built_in">POSITIVE</span>)数据类型</span><br><span class="line"> 自然数是整数的一个子类型，非负的整数，即零和正整数。</span><br><span class="line"> 正整数也是整数的一个子类型，它包括整数中非零和非负的数值。</span><br><span class="line"> (<span class="number">10</span>)错误等级(<span class="keyword">SEVERITY</span> LEVEL)</span><br><span class="line">   在 VHDL 仿真器中， 错误等级用来指示设计系统的  工作状态，共有四种可能的状态值，</span><br><span class="line">即 <span class="literal">NOTE</span>(注意)、<span class="literal">WARNING</span>(警告)、<span class="literal">ERROR</span>(出错)、<span class="literal">FAILURE</span>(失败)。</span><br><span class="line"> (<span class="number">11</span>)综合器不支持的数据类型</span><br><span class="line">  物理类型。综合器不支持物理类型的数据，如具有量纲型的数据，包括时间类型，这些类型只能用于仿真过程。</span><br><span class="line">       浮点型。如 REAL 型。</span><br><span class="line">       Aceess型。综合器不支持存取型结构，因为不存在这样对应的硬件结构。</span><br><span class="line">       <span class="keyword">File</span> 型。综合器不支持磁盘文件型，硬件对应的文件仅为 RAM 和 ROM。</span><br><span class="line"> （<span class="number">12</span>）其他预定义数据类型</span><br><span class="line">        VHDL 综合工具配带的扩展程序包中，定义了一些有用的类型，如 Synopsys 公司在IEEE 库中加入的程序包 STD_LOGIC_ARITH 中定义了如下的数据类型：无符号型(<span class="built_in">UNSIGNED</span>)、 有符号型(<span class="built_in">SIGNED</span>)和小整型(SMALL_INT)。</span><br><span class="line"></span><br></pre></td></tr></table></figure>


<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line">标准逻辑位（<span class="built_in">STD_LOGIC</span>）数据类型</span><br><span class="line"> <span class="keyword">TYPE</span> <span class="built_in">STD_LOGIC</span> <span class="keyword">IS</span> (‘U’，‘X’，‘<span class="number">0</span>’，‘<span class="number">1</span>’，‘Z’，‘W’，‘L’，‘H’，‘-’)；</span><br><span class="line"> 各值的含义是：</span><br><span class="line"> ‘U’<span class="comment">--未初始化的，</span></span><br><span class="line"> ‘X’<span class="comment">--强未知的， </span></span><br><span class="line"> <span class="string">&#x27;0&#x27;</span><span class="comment">--强0，&#x27;1&#x27;--强1，</span></span><br><span class="line"> <span class="string">&#x27;Z&#x27;</span><span class="comment">--高阻态，</span></span><br><span class="line"> <span class="string">&#x27;W&#x27;</span><span class="comment">--弱未知的，</span></span><br><span class="line"> <span class="string">&#x27;L&#x27;</span><span class="comment">--弱0，&#x27;H&#x27;--弱1，</span></span><br><span class="line"> <span class="string">&#x27;-&#x27;</span><span class="comment">--忽略。</span></span><br><span class="line"> </span><br><span class="line">    在程序中使用此数据类型前，需加入下面的语句：</span><br><span class="line">            <span class="keyword">LIBRARY</span> IEEE；</span><br><span class="line">            <span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>；</span><br><span class="line"></span><br><span class="line"></span><br></pre></td></tr></table></figure>





<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">标准逻辑矢量（<span class="built_in">STD_LOGIC_VECTOR</span>）数据类型</span><br><span class="line"> <span class="built_in">STD_LOGIC_VECTOR</span>类型定义如下：</span><br><span class="line">            <span class="keyword">TYPE</span> <span class="built_in">STD_LOGIC_VECTOR</span> <span class="keyword">IS</span> <span class="keyword">ARRAY</span> (<span class="built_in">NATURAL</span>   <span class="keyword">RANGE</span>&lt;&gt;) <span class="keyword">OF</span> <span class="built_in">STD_LOGIC</span>；</span><br><span class="line">  显然，<span class="built_in">STD_LOGIC_VECTOR</span>是定义在STD_LOGIC_1164程序包中的标准一维数组，数组中的每一个元素的数据类型都是以上定义的标准逻辑位<span class="built_in">STD_LOGIC</span>。</span><br><span class="line"></span><br><span class="line"></span><br></pre></td></tr></table></figure>





<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">用户自定义数据类型</span><br><span class="line">    VHDL允许用户自行定义新的数据类型，如枚举类型(ENUMERATION <span class="keyword">TYPE</span>)、整数类型(<span class="built_in">INTEGER</span> <span class="keyword">TYPE</span>)、数组类型(<span class="keyword">ARRAY</span> <span class="keyword">TYPE</span>)、记录类型(<span class="keyword">RECORD</span> <span class="keyword">TYPE</span>)、时间类型(<span class="built_in">TIME</span> <span class="keyword">TYPE</span>)、实数类型(REAL <span class="keyword">TYPE</span>)等。用户自定义数据类型是用类型定义语句<span class="keyword">TYPE</span>和子类型定义语句<span class="keyword">SUBTYPE</span>实现的。</span><br><span class="line">     用户自定义数据类型的一般格式：</span><br><span class="line">      <span class="keyword">TYPE</span> 数据类型名  <span class="keyword">IS</span>  数据类型定义  [<span class="keyword">OF</span>  基本数据类型]；</span><br><span class="line">      </span><br><span class="line">      <span class="keyword">TYPE</span>  digit <span class="keyword">IS</span> <span class="built_in">INTEGER</span> <span class="keyword">RANGE</span> <span class="number">0</span> <span class="keyword">TO</span> <span class="number">9</span>；</span><br><span class="line">      <span class="keyword">TYPE</span>  current <span class="keyword">IS</span> REAL <span class="keyword">RANGE</span> -<span class="number">1E4</span> <span class="keyword">TO</span> <span class="number">1E4</span>；</span><br><span class="line">      <span class="keyword">TYPE</span> word <span class="keyword">IS</span> <span class="keyword">ARRAY</span> (<span class="built_in">INTEGER</span> <span class="number">1</span> <span class="keyword">TO</span> <span class="number">8</span>) <span class="keyword">OF</span> <span class="built_in">STD_LOGIC</span>； </span><br><span class="line">(关键词<span class="keyword">OF</span>后的基本数据类型是指数据类型定义中所定义的元素的基本数据类型，一般都是取已有的预定义数据类型，如<span class="built_in">BIT</span>、<span class="built_in">STD_LOGIC</span>或<span class="built_in">INTEGER</span>等。)</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<p><img src="https://img2023.cnblogs.com/blog/3084836/202412/3084836-20241226182110213-1754844178.png" alt="img"></p>
<p>（TO是BIT和STD_LOGIC之间的转化）</p>
<p>（CONV是STD_LOGIC、SIGNED、INTEGER之间的转化）</p>
<h2 id="运算符"><a href="#运算符" class="headerlink" title="运算符"></a>运算符</h2><p>算术运算符</p>
<ul>
<li>+，-，*，&#x2F;</li>
<li>MOD取模</li>
<li>REM取余</li>
<li>SLL 逻辑左移</li>
<li>SRL 逻辑右移</li>
<li>SLA 算数左移</li>
<li>SRA 算数右移</li>
<li>ROL 循环左移</li>
<li>ROR 循环右移</li>
<li>** 乘方</li>
<li>ABS() :绝对值</li>
</ul>
<p>关系运算符</p>
<ul>
<li><p>&#x3D;</p>
</li>
<li><p>&#x2F;&#x3D;</p>
</li>
<li><p>&lt;</p>
</li>
<li><blockquote>
</blockquote>
</li>
<li><p>&lt;&#x3D;</p>
</li>
<li><p>.  &gt;&#x3D;</p>
</li>
</ul>
<p>逻辑运算符</p>
<ul>
<li>AND</li>
<li>OR</li>
<li>NAND</li>
<li>NOR</li>
<li>NOT</li>
<li>XNOR</li>
<li>XOR</li>
</ul>
<p>赋值运算符</p>
<ul>
<li>&lt;&#x3D;  信号赋值（最后赋值）</li>
<li>：&#x3D;  逻辑赋值（即时赋值）</li>
</ul>
<p>关联运算符</p>
<ul>
<li>&#x3D;&gt;</li>
</ul>
<p>其他运算符</p>
<ul>
<li><ul>
<li></li>
</ul>
</li>
<li><ul>
<li></li>
</ul>
</li>
<li>&amp;  并置运算符</li>
</ul>
<p> <img src="https://img-blog.csdnimg.cn/20200507173022895.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg2NDQ1OQ==,size_16,color_FFFFFF,t_70" alt="img"> </p>
<p> <img src="https://img-blog.csdnimg.cn/20200507173343496.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg2NDQ1OQ==,size_16,color_FFFFFF,t_70" alt="img"> </p>
<p> <img src="https://img-blog.csdnimg.cn/20200513235440230.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg2NDQ1OQ==,size_16,color_FFFFFF,t_70" alt="img"> </p>
<p> <img src="https://img-blog.csdnimg.cn/20200513235459162.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg2NDQ1OQ==,size_16,color_FFFFFF,t_70" alt="img"> </p>
<p> <img src="https://img-blog.csdnimg.cn/20200513235513302.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg2NDQ1OQ==,size_16,color_FFFFFF,t_70" alt="img"> </p>
<p>运算符优先级</p>
<p><img src="https://img2023.cnblogs.com/blog/3084836/202412/3084836-20241226182130146-1715739626.png" alt="img"></p>
<h1 id="VHDL基本语句"><a href="#VHDL基本语句" class="headerlink" title="VHDL基本语句"></a>VHDL基本语句</h1><h2 id="并行语句"><a href="#并行语句" class="headerlink" title="并行语句"></a>并行语句</h2><ul>
<li>每一并行语句内部的语句运行方式可以有两种不同的方式，即并行执行方式(如块语句)和顺序执行方式(如进程语句)。因此，VHDL并行语句勾画出了一幅充分表达硬件电路的真实的运行图景。</li>
</ul>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">ARCHITECTURE</span> NAME <span class="keyword">OF</span> NAME2 <span class="keyword">IS</span></span><br><span class="line">说明语句;</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">		并行语句;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ARCHITECTURE</span> NAME;		</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<ol>
<li>并行信号赋值语句(CONCURRENT SIGNAL  ASSIGNMENTS)</li>
<li>条件&#x2F;选择信号赋值语句(CONDITIONAL&#x2F;SELECTED SIGNAL  ASSIGNMENTS)</li>
<li>进程语句(PROCESS STATEMENTS)</li>
<li>块语句(BLOCK STATEMENTS)</li>
<li>元件例化语句(COMPONENT INSTANTIATIONS)</li>
<li>生成语句(GENERATE STATEMENTS)</li>
<li>并行过程调用语句(CONCURRENT PROCEDURE CALLS)</li>
</ol>
<h3 id="并行信号赋值语句"><a href="#并行信号赋值语句" class="headerlink" title="并行信号赋值语句"></a>并行信号赋值语句</h3><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">&lt;signal_name&gt; &lt;= &lt;expression&gt;;</span><br><span class="line"></span><br><span class="line">Example：</span><br><span class="line">q &lt;= input1 <span class="keyword">or</span> input2;</span><br><span class="line">q &lt;= input1 <span class="keyword">and</span> input2;</span><br><span class="line"><span class="comment">-- 最终执行 q &lt;= input1 and input2;</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h3 id="条件信号赋值语句"><a href="#条件信号赋值语句" class="headerlink" title="条件信号赋值语句"></a>条件信号赋值语句</h3><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">SIGNAL_NAME &lt;= &lt;<span class="keyword">SIGNAL</span>/VALUE&gt; <span class="keyword">WHEN</span> &lt;CONDITION1&gt; <span class="keyword">else</span></span><br><span class="line">			   &lt;<span class="keyword">SIGNAL</span>/VALUE&gt; <span class="keyword">WHEN</span> &lt;CONDITION2&gt; <span class="keyword">else</span></span><br><span class="line">			   &lt;<span class="keyword">SIGNAL</span>/VALUE&gt; <span class="keyword">WHEN</span> &lt;CONDITION3&gt; <span class="keyword">else</span></span><br><span class="line">			   &lt;<span class="keyword">SIGNAL</span>/VALUE&gt; <span class="keyword">WHEN</span> &lt;CONDITION4&gt; <span class="keyword">else</span></span><br><span class="line">			   &lt;<span class="keyword">SIGNAL</span>/VALUE&gt; <span class="keyword">WHEN</span> &lt;CONDITION5&gt; <span class="keyword">else</span></span><br><span class="line">			   ……</span><br><span class="line">			   &lt;<span class="keyword">SIGNAL</span>/VALUE&gt; <span class="keyword">WHEN</span> &lt;CONDITIONN&gt; <span class="keyword">else</span></span><br><span class="line">			   &lt;<span class="keyword">SIGNAL</span>/VALUE&gt; ;</span><br><span class="line">			   </span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h3 id="选择信号赋值语句"><a href="#选择信号赋值语句" class="headerlink" title="选择信号赋值语句"></a>选择信号赋值语句</h3><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">WITH</span> &lt;EXPRESSION&gt; <span class="keyword">SELECT</span></span><br><span class="line">&lt;SIGNAL_NAME&gt; &lt;= &lt;<span class="keyword">SIGNAL</span>/VALUE&gt; <span class="keyword">WHEN</span> &lt;CONDITION1&gt;,</span><br><span class="line">    			 &lt;<span class="keyword">SIGNAL</span>/VALUE&gt; <span class="keyword">WHEN</span> &lt;CONDITION2&gt;,</span><br><span class="line">                 &lt;<span class="keyword">SIGNAL</span>/VALUE&gt; <span class="keyword">WHEN</span> <span class="keyword">OTHERS</span>;</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h3 id="进程语句-1"><a href="#进程语句-1" class="headerlink" title="进程语句"></a>进程语句</h3><p> 从本质上讲VHDL的所有语句都是并行语句。进程（process）语句是用来给并行的硬件提供顺序语句，一个结构体可以包含多个进程，多个进程之间并行运行。进程内部的语句顺序执行。 </p>
<p> <img src="https://img2020.cnblogs.com/blog/2034606/202006/2034606-20200624174431440-1170308783.png" alt="img"> </p>
<p> <img src="https://img2020.cnblogs.com/blog/2034606/202006/2034606-20200624180836610-1643236656.png" alt="img"> </p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">--上升沿描述</span></span><br><span class="line">Clock<span class="symbol">&#x27;EVENT</span> <span class="keyword">AND</span> Clock=<span class="string">&#x27;1&#x27;</span></span><br><span class="line"><span class="comment">--下降沿描述</span></span><br><span class="line">Clock<span class="symbol">&#x27;EVENT</span> <span class="keyword">AND</span> Clock=<span class="string">&#x27;0&#x27;</span></span><br><span class="line">    </span><br><span class="line"><span class="comment">--上升沿描述</span></span><br><span class="line">rising_edge(Clock)</span><br><span class="line"><span class="comment">--下降沿描述</span></span><br><span class="line">falling_edge(Clock)    </span><br><span class="line"></span><br></pre></td></tr></table></figure>

<p> <img src="https://img2020.cnblogs.com/blog/2034606/202006/2034606-20200624181214219-342408505.png" alt="img"> </p>
<p>敏感表和wait语句</p>
<ul>
<li>敏感表和WAIT语句等效，但是WAIT语句更多样化</li>
<li>一个进程不可既有敏感表又有WAIT语句，但是要有一种</li>
<li>逻辑综合对WAIT有严格的限制（只有WAIT UNTILL语句可以综合）</li>
</ul>
<p> <img src="https://img2020.cnblogs.com/blog/2034606/202006/2034606-20200624182321290-1611973621.png" alt="img"> </p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">WAIT</span> <span class="keyword">UNTIL</span> CONDITION;</span><br><span class="line"><span class="comment">--举例说明</span></span><br><span class="line"><span class="keyword">architecture</span> arc2 <span class="keyword">of</span> process_wait <span class="keyword">is</span> </span><br><span class="line"><span class="keyword">begin</span>  </span><br><span class="line"><span class="keyword">process</span>    </span><br><span class="line"><span class="keyword">begin</span>   </span><br><span class="line">    <span class="keyword">wait</span> <span class="keyword">until</span> clk<span class="symbol">&#x27;event</span> <span class="keyword">and</span> clk = <span class="string">&#x27;1&#x27;</span>;    </span><br><span class="line">     q&lt;=d;  </span><br><span class="line"><span class="keyword">end</span> <span class="keyword">process</span>;</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">architecture</span>;</span><br><span class="line">    </span><br><span class="line"><span class="keyword">WAIT</span> <span class="keyword">ON</span> SENSITIVITY LIST;</span><br><span class="line"><span class="keyword">WAIT</span> <span class="keyword">ON</span> (A,B,C);<span class="comment">--敏感表，任意一个发生变化才会执行 </span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<ul>
<li>进程内部，对同一信号多次赋值，只最后一次起作用，即最靠近end process；的</li>
</ul>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">process</span>(a,b,s)  </span><br><span class="line"><span class="keyword">begin</span>   </span><br><span class="line">    <span class="comment">--final results: s&lt;=a+b y&lt;=a+b+1              </span></span><br><span class="line">    y&lt;=s+<span class="number">1</span>;    </span><br><span class="line">    s&lt;=a;              </span><br><span class="line">    s&lt;=a+b;  </span><br><span class="line"><span class="keyword">end</span> <span class="keyword">process</span>;</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<ul>
<li>进程内部，对同一变量多次赋值，立即执行。</li>
</ul>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">process</span>(a,b)  </span><br><span class="line"><span class="keyword">variable</span> ss: <span class="built_in">std_logic_vector</span>(<span class="number">3</span> <span class="keyword">downto</span> <span class="number">0</span>); </span><br><span class="line"><span class="keyword">begin</span>  </span><br><span class="line">    ss:=a;  </span><br><span class="line">    y&lt;=ss+<span class="number">1</span>;</span><br><span class="line">    ss:=a+b; </span><br><span class="line"><span class="keyword">end</span> <span class="keyword">process</span>;</span><br><span class="line"><span class="comment">--结果：由于y&lt;=ss+1写在ss:=a之后，所以将a+1的值赋给y</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>



<h3 id="块语句-1"><a href="#块语句-1" class="headerlink" title="块语句"></a>块语句</h3><p> 块(BLOCK)语句是一种将结构体中的并行描述语句进行组合的方法，它的主要目的是改善并行语句及其结构的可读性，或是利用BLOCK的保护表达式关闭某些信号。  </p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">块标号:<span class="keyword">BLOCK</span> [(块保护表达式)] [<span class="keyword">IS</span>]</span><br><span class="line">接口说明;</span><br><span class="line">类属说明;</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">并行语句;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">BLOCK</span> [块标号];</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h3 id="元件例化语句"><a href="#元件例化语句" class="headerlink" title="元件例化语句"></a>元件例化语句</h3><ul>
<li><p>元件例化就是将预先设计号的设计实体定义为一个元件，然后利用特定的语句将此元件与当前的设计实体中的指定端口相连接，从而为当前设计实体引入一个新的低一级的设计层次</p>
</li>
<li><p>元件例化语句由两部分组成前一部分是将一个现成的设计实体定义为一个元件的语句，第二部分则是此元件与当前设计实体中的连接说明。</p>
</li>
<li><pre><code class="language-VHDL">COMPONENT 元件名 IS
[GENERIC(类属表)说明;]
[PORT(端口名表)说明;]
END COMPONENT 元件名;    

<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"></span><br><span class="line">  </span><br><span class="line"></span><br><span class="line">### 生成语句</span><br><span class="line"></span><br><span class="line">- 生成语句作用：复制</span><br><span class="line">- 根据某些条件设置好某一原件或设计单位，可以用生成语句复制一组完全相同的并行元件或设计单元电路</span><br><span class="line"></span><br><span class="line">```VHDL</span><br><span class="line">[标号:] FOR 循环变量 IN 取值范围 GENERATE</span><br><span class="line">[说明部分]</span><br><span class="line"> 并行语句;</span><br><span class="line">END GENERATE [标号];</span><br><span class="line"></span><br><span class="line">--取值范围： 表达式 to 表达式   或者    表达式 downto 表达式 </span><br><span class="line"></span><br></pre></td></tr></table></figure>
</code></pre>
</li>
</ul>
<h3 id="并行过程调用语句"><a href="#并行过程调用语句" class="headerlink" title="并行过程调用语句"></a>并行过程调用语句</h3><ul>
<li>并行过程调用语句作为并行语句直接出现在结构体中0</li>
<li>调用语句可以为：过程（Procedure）或者函数（Function）</li>
<li>调用的语法格式：过程名&#x2F;函数名（关联参数表）</li>
<li><strong>函数和过程统称子函数子程序</strong></li>
</ul>
<p>过程</p>
<ul>
<li><ul>
<li>参数可以是 in, out, inout 模式<ul>
<li>输入参数（in）的默认数据类型是constant</li>
<li>输出参数（out）或者inout参数默认数据类型variable</li>
<li>参数对象可为 constant, variable and signal</li>
<li>过程调用参数需要一一对应，形参为constant， 实参可以为signal、constant或variable；形参若 为signal或variable，则实参需对应一致的类型</li>
</ul>
</li>
</ul>
</li>
<li><ul>
<li>其特征是过程中可以修改参数值（out,inout模式 参数）</li>
<li>不需要RETURN语句</li>
</ul>
</li>
</ul>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">PROCEDURE</span> NAME <span class="keyword">IS</span></span><br><span class="line">    [声明部分]</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    顺序语句;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">PROCEDURE</span> NAME;    </span><br><span class="line">    </span><br><span class="line">   </span><br><span class="line"></span><br></pre></td></tr></table></figure>



<p>函数                     –函数一般定义在包中（声明及实现）</p>
<ul>
<li>产生一个返回值。</li>
<li>参数只能为in模式。</li>
<li>传递的参数在函数内部只能使用不能修改（因为参数为in）。</li>
<li>允许的参数数据类型为 constant或signal，默认constant。</li>
<li>形参和实参必须匹配。形参为constant，则实参可以是variable、signal、 constant或表达式；形参为signal，实参要为 signal。</li>
<li>需要一个RETURN 语句 。</li>
</ul>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">FUNCTION</span> NAME </span><br><span class="line"><span class="keyword">RETURN</span> data_type <span class="keyword">IS</span></span><br><span class="line">    [声明部分];</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    顺序语句;</span><br><span class="line"><span class="keyword">RETURN</span> 声明名；</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">FUNCTION</span> NAME;    </span><br><span class="line">    <span class="comment">--函数一般定义在包中（声明及实现）</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>



<p>过程与函数的区别：</p>
<ul>
<li>函数参数只能使用IN。过程中参数为IN、 INOUT、OUT三种。 </li>
<li>函数只有一个返回值。过程可以通过参数返回 多个返回值。</li>
</ul>
<h2 id="顺序语句"><a href="#顺序语句" class="headerlink" title="顺序语句"></a>顺序语句</h2><ul>
<li>顺序信号&#x2F;变量赋值语句</li>
<li>IF-THEN语句</li>
<li>CASE语句</li>
<li>LOOP语句</li>
<li>RETURN语句</li>
<li>NULL语句</li>
</ul>
<h3 id="顺序信号-变量赋值语句"><a href="#顺序信号-变量赋值语句" class="headerlink" title="顺序信号&#x2F;变量赋值语句"></a>顺序信号&#x2F;变量赋值语句</h3><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">进程中的顺序信号赋值语句</span><br><span class="line">    <span class="keyword">signal</span>&lt;=expression;</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">PROCESS</span>时更新</span><br><span class="line">    多次赋值，以最后一次赋值为准</span><br><span class="line">        </span><br><span class="line">进程中的顺序变量赋值语句</span><br><span class="line">        <span class="keyword">variable</span>:=expression;</span><br><span class="line">		立刻更新</span><br><span class="line">        多次赋值，以最后一次赋值为准    </span><br><span class="line"></span><br></pre></td></tr></table></figure>



<h3 id="IF-THEN语句"><a href="#IF-THEN语句" class="headerlink" title="IF-THEN语句"></a>IF-THEN语句</h3><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">IF</span> A=<span class="string">&#x27;1&#x27;</span> <span class="keyword">THEN</span></span><br><span class="line">	B&lt;=<span class="number">1</span>;</span><br><span class="line">ELSEIF A=&#x27;<span class="number">2</span>&#x27; <span class="keyword">THEN</span></span><br><span class="line">	B&lt;=<span class="number">2</span>;</span><br><span class="line">……</span><br><span class="line"><span class="keyword">ELSE</span></span><br><span class="line">   B&lt;=<span class="number">255</span>;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">IF</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">--顺序从上到下，有优先级</span></span><br><span class="line"><span class="comment">--可以嵌套    </span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<p> <img src="https://img2020.cnblogs.com/blog/2034606/202006/2034606-20200624193950094-254505661.png" alt="img"> </p>
<h3 id="CASE语句"><a href="#CASE语句" class="headerlink" title="CASE语句"></a>CASE语句</h3><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">CASE</span> A <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">WHEN</span> <span class="string">&#x27;1&#x27;</span>=&gt; B&lt;=<span class="number">1</span>;</span><br><span class="line">	<span class="keyword">WHEN</span> &#x27;<span class="number">2</span>&#x27;=&gt; B&lt;=<span class="number">2</span>;</span><br><span class="line">	……</span><br><span class="line">    <span class="keyword">WHEN</span> <span class="keyword">OTHERS</span>=&gt; B&lt;=<span class="number">255</span>;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">CASE</span>;</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<ul>
<li>条件只杯评估一次</li>
<li>没有优先级必须包括所有的条件（可以没有WHEN OTHERS,但是必须包括所有条件）</li>
<li>WHEN OTHERS语句包括了没有指定的所有条件</li>
</ul>
<p> <img src="https://img2020.cnblogs.com/blog/2034606/202006/2034606-20200624194307249-1252239835.png" alt="img"> </p>
<h3 id="LOOP语句"><a href="#LOOP语句" class="headerlink" title="LOOP语句"></a>LOOP语句</h3><p>1.无限LOOP，LOOP将会无限执行，除非EXIT语句存在</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">NAME <span class="keyword">LOOP</span></span><br><span class="line"><span class="comment">---</span></span><br><span class="line"><span class="keyword">EXIT</span> NAME;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">LOOP</span>;</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<p>2.WHILE LOOP。条件满足则循环</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">WHILE</span> CONDITION <span class="keyword">LOOP</span></span><br><span class="line"><span class="comment">----</span></span><br><span class="line"><span class="keyword">END</span> <span class="keyword">LOOP</span>;</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<p>3.FOR LOOP.迭代LOOP</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">FOR</span> &lt;IDENTIFIER&gt; <span class="keyword">IN</span> &lt;<span class="keyword">RANGE</span>&gt; <span class="keyword">LOOP</span></span><br><span class="line"><span class="comment">-----</span></span><br><span class="line"><span class="keyword">END</span> <span class="keyword">LOOP</span>;</span><br><span class="line"></span><br></pre></td></tr></table></figure>



<p>示例</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">--四位左移</span></span><br><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ENTITY</span> SHIFT4 <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">PORT</span>(</span><br><span class="line">    	SHFT_LFT:<span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;<span class="comment">--允许位</span></span><br><span class="line">        D_IN: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">3</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);<span class="comment">--输入4位</span></span><br><span class="line">        Q_OUT: <span class="keyword">OUT</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">7</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>)<span class="comment">--输出8位</span></span><br><span class="line">    );</span><br><span class="line"><span class="keyword">END</span> SHIFT4;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ARCHITECTURE</span> LOGIC <span class="keyword">OF</span> SHIFT4 <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    <span class="keyword">PROCESS</span>(D_IN,SHFT_LFT)</span><br><span class="line">    <span class="keyword">VARIABLE</span> SHFT_VAR:<span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">7</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);<span class="comment">--进程说明语句部分定义变量</span></span><br><span class="line">    <span class="keyword">BEGIN</span></span><br><span class="line">        SHFT_VAR(<span class="number">7</span> <span class="keyword">DOWNTO</span> <span class="number">4</span>):=<span class="string">&quot;0000&quot;</span>;<span class="comment">--变量上4位为0</span></span><br><span class="line">		SHFT_VAR(<span class="number">3</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>):=D_IN; <span class="comment">--变量下4位为输入</span></span><br><span class="line">		<span class="keyword">IF</span> SHFT_LFT=<span class="string">&#x27;1&#x27;</span><span class="keyword">THEN</span><span class="comment">--如果允许</span></span><br><span class="line">            <span class="keyword">FOR</span> I <span class="keyword">IN</span> <span class="number">7</span> <span class="keyword">DOWNTO</span> <span class="number">4</span> <span class="keyword">LOOP</span><span class="comment">--下4位被搬移到上4位</span></span><br><span class="line">                SHFT_VAR(I):=SHFT_VAR(I-<span class="number">4</span>);</span><br><span class="line">			<span class="keyword">END</span> <span class="keyword">LOOP</span>;</span><br><span class="line">				SHFT_VAR(<span class="number">3</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>):=<span class="string">&quot;0000&quot;</span>;<span class="comment">--下4位归0</span></span><br><span class="line">        <span class="keyword">ELSE</span></span><br><span class="line">            SHFT_VAR:=SHFT_VAR;<span class="comment">--如果不被允许，不搬移，输入在下4位</span></span><br><span class="line">		<span class="keyword">END</span> <span class="keyword">IF</span>;</span><br><span class="line">	Q_OUT&lt;=SHFT_VAR;<span class="comment">--变量被搬移到输出</span></span><br><span class="line">	<span class="keyword">END</span> <span class="keyword">PROCESS</span>;</span><br><span class="line"><span class="keyword">END</span> LOGIC;</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h3 id="RETURN语句"><a href="#RETURN语句" class="headerlink" title="RETURN语句"></a>RETURN语句</h3><p>RETURN语句是一段子程序结束后，返回主程序的语句</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">RETURN</span>;<span class="comment">--只能用于过程，它后面不要有表达式</span></span><br><span class="line"><span class="keyword">RETURN</span> 表达式;<span class="comment">--只用于函数，它后面必须有表达式，函数结束必须用RETURN语句</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<p>示例</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">--过程</span></span><br><span class="line"><span class="keyword">PROCEDURE</span> RE(<span class="keyword">SIGNAL</span> S,R:<span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span></span><br><span class="line">             <span class="keyword">SIGNAL</span> Q:<span class="keyword">INOUT</span> <span class="built_in">STD_LOGIC</span>) <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line"><span class="keyword">IF</span>(S=<span class="string">&#x27;1&#x27;</span>andr=<span class="string">&#x27;1&#x27;</span>)<span class="keyword">THEN</span></span><br><span class="line">    <span class="keyword">REPORT</span><span class="string">&quot;FORBIDDEN STATE:S AND R ARE QUUAL TO &#x27;1&#x27;&quot;</span>;</span><br><span class="line">    <span class="keyword">RETURN</span>;</span><br><span class="line">    <span class="keyword">ELSE</span></span><br><span class="line">        Q &lt;= S <span class="keyword">AND</span> R <span class="keyword">AFTER</span> <span class="number">5</span>NS;</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">IF</span>;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">PROCEDURE</span> RS;</span><br><span class="line">        </span><br><span class="line">        </span><br><span class="line"><span class="comment">--函数</span></span><br><span class="line"><span class="keyword">FUNCTION</span> OPT(A,B,OPR:<span class="built_in">STD_LOGIC</span>) <span class="keyword">RETURN</span> <span class="built_in">STD_LOGIC</span> <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    <span class="keyword">IF</span>(OPR=<span class="string">&#x27;1&#x27;</span>)<span class="keyword">THEN</span> <span class="keyword">RETURN</span> (A <span class="keyword">AND</span> B);</span><br><span class="line">    <span class="keyword">ELSE</span> <span class="keyword">RETURN</span> (A <span class="keyword">OR</span> B);</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">IF</span>;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">FUNCTION</span> OPT;        </span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h3 id="NULL语句"><a href="#NULL语句" class="headerlink" title="NULL语句"></a>NULL语句</h3><p>空操作</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">NULL</span>;</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<p> <img src="https://img2020.cnblogs.com/blog/2034606/202006/2034606-20200624200043872-1154677511.png" alt="img"> </p>
<h3 id=""><a href="#" class="headerlink" title=""></a></h3><h1 id="代码"><a href="#代码" class="headerlink" title="代码"></a>代码</h1><h2 id="二输入与非门"><a href="#二输入与非门" class="headerlink" title="二输入与非门"></a>二输入与非门</h2><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"><span class="keyword">ENTITY</span> demo4 <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">PORT</span> (a,b: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">	  y: <span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span>);</span><br><span class="line"><span class="keyword">END</span> demo4;</span><br><span class="line"><span class="keyword">ARCHITECTURE</span> NAND2PP <span class="keyword">OF</span> demo4 <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line"> y&lt;= a <span class="keyword">NAND</span> b;</span><br><span class="line"><span class="keyword">END</span> NAND2PP; 	  </span><br><span class="line"></span><br></pre></td></tr></table></figure>



<h2 id="二输入或非门"><a href="#二输入或非门" class="headerlink" title="二输入或非门"></a>二输入或非门</h2><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"><span class="keyword">ENTITY</span> demo5 <span class="keyword">IS</span></span><br><span class="line">	<span class="keyword">PORT</span>(a,b: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">		 y: <span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span>);</span><br><span class="line"><span class="keyword">END</span> demo5;</span><br><span class="line"><span class="keyword">ARCHITECTURE</span> HUOFEIMEN <span class="keyword">OF</span> demo5 <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">		y &lt;= a <span class="keyword">NOR</span> b;</span><br><span class="line"><span class="keyword">END</span> HUOFEIMEN;		</span><br><span class="line"></span><br></pre></td></tr></table></figure>



<h2 id="各个门"><a href="#各个门" class="headerlink" title="各个门"></a>各个门</h2><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">--同时实现一个与门、或门、与非门、或非门、异或门及反相器的逻辑 </span></span><br><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"><span class="keyword">ENTITY</span> demo6 <span class="keyword">IS</span></span><br><span class="line">	<span class="keyword">PORT</span>(</span><br><span class="line">		a,b: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">		YAND,YOR,YNAND,YNOR,YXOR,YN: <span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span></span><br><span class="line">	);</span><br><span class="line"><span class="keyword">END</span> demo6;</span><br><span class="line"><span class="keyword">ARCHITECTURE</span> LUAN <span class="keyword">OF</span> demo6 <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">	YAND &lt;= a <span class="keyword">AND</span> b;</span><br><span class="line">	YNAND &lt;= a <span class="keyword">NAND</span> b;</span><br><span class="line">	YOR &lt;= a <span class="keyword">OR</span> b;</span><br><span class="line">	YNOR &lt;= a <span class="keyword">NOR</span> b;</span><br><span class="line">	YXOR &lt;= a <span class="keyword">XOR</span> b;</span><br><span class="line">	YN &lt;= <span class="keyword">NOT</span> a;</span><br><span class="line"><span class="keyword">END</span> LUAN;	</span><br><span class="line"></span><br></pre></td></tr></table></figure>



<h2 id="3-8译码器"><a href="#3-8译码器" class="headerlink" title="3-8译码器"></a>3-8译码器</h2><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"><span class="keyword">ENTITY</span> demo7 <span class="keyword">IS</span></span><br><span class="line">	<span class="keyword">PORT</span></span><br><span class="line">	(</span><br><span class="line">		A,B,C: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">		Y : <span class="keyword">OUT</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">7</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>)</span><br><span class="line">	);</span><br><span class="line"><span class="keyword">END</span> demo7;	</span><br><span class="line"><span class="keyword">ARCHITECTURE</span> KEWU <span class="keyword">OF</span> demo7 <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">SIGNAL</span> ABC: <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">2</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">	ABC &lt;= A&amp;B&amp;C;</span><br><span class="line">    <span class="keyword">PROCESS</span>(ABC)</span><br><span class="line">	<span class="keyword">BEGIN</span></span><br><span class="line">		<span class="keyword">CASE</span> ABC <span class="keyword">IS</span></span><br><span class="line">		<span class="keyword">WHEN</span> <span class="string">&quot;000&quot;</span>=&gt;Y&lt;=<span class="string">&quot;11111110&quot;</span>;</span><br><span class="line">		<span class="keyword">WHEN</span> <span class="string">&quot;001&quot;</span>=&gt;Y&lt;=<span class="string">&quot;11111101&quot;</span>;</span><br><span class="line">		<span class="keyword">WHEN</span> <span class="string">&quot;010&quot;</span>=&gt;Y&lt;=<span class="string">&quot;11111011&quot;</span>;</span><br><span class="line">		<span class="keyword">WHEN</span> <span class="string">&quot;011&quot;</span>=&gt;Y&lt;=<span class="string">&quot;11110111&quot;</span>;</span><br><span class="line">		<span class="keyword">WHEN</span> <span class="string">&quot;100&quot;</span>=&gt;Y&lt;=<span class="string">&quot;11101111&quot;</span>;</span><br><span class="line">		<span class="keyword">WHEN</span> <span class="string">&quot;101&quot;</span>=&gt;Y&lt;=<span class="string">&quot;11011111&quot;</span>;</span><br><span class="line">		<span class="keyword">WHEN</span> <span class="string">&quot;110&quot;</span>=&gt;Y&lt;=<span class="string">&quot;10111111&quot;</span>;</span><br><span class="line">		<span class="keyword">WHEN</span> <span class="string">&quot;111&quot;</span>=&gt;Y&lt;=<span class="string">&quot;01111111&quot;</span>;</span><br><span class="line">		<span class="keyword">WHEN</span> <span class="keyword">OTHERS</span>=&gt;Y&lt;=<span class="string">&quot;XXXXXXXX&quot;</span>;</span><br><span class="line">		<span class="keyword">END</span> <span class="keyword">CASE</span>;</span><br><span class="line">	<span class="keyword">END</span> <span class="keyword">PROCESS</span>;</span><br><span class="line"><span class="keyword">END</span> KEWU;</span><br><span class="line"></span><br></pre></td></tr></table></figure>



<h2 id="3-8译码器（类型转化解决式）"><a href="#3-8译码器（类型转化解决式）" class="headerlink" title="3-8译码器（类型转化解决式）"></a>3-8译码器（类型转化解决式）</h2><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164,<span class="keyword">ALL</span>;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_UNSIGNED,<span class="keyword">ALL</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ENTITY</span> DECODER3TO8 <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">PORT</span>(</span><br><span class="line">    	INPUT: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">2</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line">        OUTPUT: <span class="keyword">OUT</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">7</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>)</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">END</span> DECODER3TO8;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ARCHITECTURE</span> BEHAVE <span class="keyword">OF</span> DECODER3TO8 <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    <span class="keyword">PROCESS</span>(INPUT)</span><br><span class="line">    <span class="keyword">BEGIN</span></span><br><span class="line">        OUTPUT&lt;=(<span class="keyword">OTHERS</span>=&gt;<span class="string">&#x27;0&#x27;</span>);</span><br><span class="line">    	OUTPUT(CONV_INTEGER(INPUT))&lt;=<span class="string">&#x27;1&#x27;</span>;</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">PROCESS</span>;</span><br><span class="line"><span class="keyword">END</span> BEHAVE;    </span><br><span class="line">    </span><br><span class="line">    <span class="comment">--在STD_LOGIC_UNSIGNED中，CONV_INTEGER()是把STD_LOGIC转换成INTEGER</span></span><br><span class="line">    <span class="comment">--在STD_LOGIC_ARITH中，   CONV_INTEGER()是把UNSIGNED,SIGNED转换成INTEGER</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">--例如，假设INPUT是010，直接转化成了INTEGER数字2</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>



<h2 id="异步复位（清零）"><a href="#异步复位（清零）" class="headerlink" title="异步复位（清零）"></a>异步复位（清零）</h2><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">PROCESS</span>(CLK,RESET,A)</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    <span class="keyword">IF</span> CLK<span class="symbol">&#x27;EVENT</span> <span class="keyword">AND</span> CLK=<span class="string">&#x27;1&#x27;</span> <span class="keyword">THEN</span></span><br><span class="line">        Q &lt;=A+<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">ELSIF</span> RESET=<span class="string">&#x27;1&#x27;</span> <span class="keyword">THEN</span></span><br><span class="line">        Q &lt;=<span class="string">&#x27;0&#x27;</span>;</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">IF</span></span><br><span class="line"><span class="keyword">END</span> <span class="keyword">PROCESS</span>;        </span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h2 id="同步复位（清零）"><a href="#同步复位（清零）" class="headerlink" title="同步复位（清零）"></a>同步复位（清零）</h2><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">PROCESS</span>(CJK,RESET,A)</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    <span class="keyword">IF</span> CLK<span class="symbol">&#x27;EVENT</span> <span class="keyword">AND</span> CLK=<span class="string">&#x27;1&#x27;</span> <span class="keyword">THEN</span></span><br><span class="line">        <span class="keyword">IF</span> RESET=<span class="string">&#x27;1&#x27;</span> <span class="keyword">THEN</span></span><br><span class="line">            Q &lt;= <span class="string">&#x27;0&#x27;</span>;</span><br><span class="line">        <span class="keyword">ELSE</span></span><br><span class="line">            Q &lt;=A+<span class="number">1</span>;</span><br><span class="line">        <span class="keyword">END</span> <span class="keyword">IF</span>;</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">IF</span>;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">PROCESS</span>;        </span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h2 id="使用异步RESET的8BIT寄存器"><a href="#使用异步RESET的8BIT寄存器" class="headerlink" title="使用异步RESET的8BIT寄存器"></a>使用异步RESET的8BIT寄存器</h2><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ENTITY</span> REG8 <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">PORT</span>(</span><br><span class="line">    	D: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">7</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line">        RESETN,CLOCK: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">        Q:<span class="keyword">OUT</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">7</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>)</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">END</span> REG8;</span><br><span class="line">    </span><br><span class="line"><span class="keyword">ARCHITECTURE</span> BEHAVIORAL <span class="keyword">OF</span> REG8 <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span> </span><br><span class="line">    <span class="keyword">PROCESS</span>(RESETN,CLOCK)</span><br><span class="line">    <span class="keyword">BEGIN</span></span><br><span class="line">        <span class="keyword">IF</span>(RESETN=<span class="string">&#x27;0&#x27;</span>) <span class="keyword">THEN</span></span><br><span class="line">            Q &lt;=<span class="string">&quot;00000000&quot;</span>;</span><br><span class="line">        <span class="keyword">ELSIF</span> (CLOCK<span class="symbol">&#x27;EVENT</span> <span class="keyword">AND</span> CLOCK=<span class="string">&#x27;1&#x27;</span>) <span class="keyword">THEN</span></span><br><span class="line">            Q &lt;= D;</span><br><span class="line">        <span class="keyword">END</span> <span class="keyword">IF</span>;</span><br><span class="line">	<span class="keyword">END</span> <span class="keyword">PROCESS</span>;</span><br><span class="line"><span class="keyword">END</span> BEHAVIORAL;            </span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h2 id="使用异步清零的NBIT寄存器"><a href="#使用异步清零的NBIT寄存器" class="headerlink" title="使用异步清零的NBIT寄存器"></a>使用异步清零的NBIT寄存器</h2><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ENTITY</span> REGN <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">GENERIC</span> (N:<span class="built_in">INTEGER</span>:=<span class="number">16</span>);</span><br><span class="line">    <span class="keyword">PORT</span>(</span><br><span class="line">    	D: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC_VECTOR</span>(N-<span class="number">1</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line">        RESET,CLOCK: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">        Q: <span class="keyword">OUT</span> <span class="built_in">STD_LOGIC_VECTOR</span>(N-<span class="number">1</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">ARCHITECTURE</span> BEHAVIORAL <span class="keyword">OF</span> REGN <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    <span class="keyword">PROCESS</span>(RESET,CLOCK)</span><br><span class="line">    <span class="keyword">BEGIN</span></span><br><span class="line">        <span class="keyword">IF</span>(RESET=<span class="string">&#x27;0&#x27;</span>) <span class="keyword">THEN</span></span><br><span class="line">			Q &lt;= (OTEHRS =&gt; <span class="string">&#x27;0&#x27;</span>);  <span class="comment">--给Q的所有位赋0，方便用于多位信号的赋值操作</span></span><br><span class="line">		<span class="keyword">ELSIF</span> (CLOCK<span class="symbol">&#x27;EVENT</span> <span class="keyword">AND</span> CLOCK=<span class="string">&#x27;1&#x27;</span>) <span class="keyword">THEN</span></span><br><span class="line">            Q &lt;= D;</span><br><span class="line">        <span class="keyword">END</span> <span class="keyword">IF</span>;</span><br><span class="line">	<span class="keyword">END</span> <span class="keyword">PROCESS</span>;</span><br><span class="line"><span class="keyword">END</span> BEHAVIORAL;            </span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h2 id="计数器"><a href="#计数器" class="headerlink" title="计数器"></a>计数器</h2><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_UNSGNED.<span class="keyword">ALL</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ENTITY</span> COUNT_A <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">PORT</span>(</span><br><span class="line">    	CLK,RST.UPDN: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">        Q: <span class="keyword">OUT</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">15</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>)</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">END</span> COUNT_A;</span><br><span class="line"> </span><br><span class="line"><span class="keyword">ARCHITECTURE</span> LOGIC <span class="keyword">OF</span> COUNT_A <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    <span class="keyword">PROCESS</span>(RESET,CLOCK)</span><br><span class="line">    <span class="keyword">VARIABLE</span> TMP_Q:<span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">15</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line">    <span class="keyword">BEGIN</span></span><br><span class="line">        <span class="keyword">IF</span>(RST=<span class="string">&#x27;0&#x27;</span>) <span class="keyword">THEN</span></span><br><span class="line">            Q&lt;=(<span class="keyword">OTHERS</span>=&gt;<span class="string">&#x27;0&#x27;</span>);<span class="comment">--异步复位</span></span><br><span class="line">        <span class="keyword">ELSIF</span>(CLOCK<span class="symbol">&#x27;EVENT</span> <span class="keyword">AND</span> CLOCK=<span class="string">&#x27;1&#x27;</span>)</span><br><span class="line">            <span class="keyword">IF</span> UPDN=<span class="string">&#x27;1&#x27;</span><span class="keyword">THEN</span></span><br><span class="line">                TMP_Q:=TMP_Q+<span class="number">1</span>;</span><br><span class="line">        	<span class="keyword">ELSE</span></span><br><span class="line">                TMP_Q=TMP_Q-<span class="number">1</span>;</span><br><span class="line">            <span class="keyword">END</span> <span class="keyword">IF</span>;</span><br><span class="line">		Q&lt;=TMP_Q;</span><br><span class="line">        <span class="keyword">END</span> <span class="keyword">IF</span>;</span><br><span class="line">	<span class="keyword">END</span> <span class="keyword">PROCESS</span>;</span><br><span class="line"><span class="keyword">END</span> LOGIC;            </span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h2 id="4BIT带进位全加器（行为描述）"><a href="#4BIT带进位全加器（行为描述）" class="headerlink" title="4BIT带进位全加器（行为描述）"></a>4BIT带进位全加器（行为描述）</h2><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ENTITY</span> ADDER4_FULL <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">PORT</span>(</span><br><span class="line">    	A: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">3</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line">    	B: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">3</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line">        CI: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">    	S: <span class="keyword">OUT</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">3</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line">        CO: <span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span></span><br><span class="line">    );</span><br><span class="line"><span class="keyword">END</span> ADDER4_FULL;</span><br><span class="line"><span class="keyword">ARCHITECTURE</span> RTL <span class="keyword">OF</span> ADDER4_FULL <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span> </span><br><span class="line">    <span class="keyword">PROCESS</span>(A,B,CI)</span><br><span class="line">    <span class="keyword">VARIABLE</span> A_T,B_T,C_T,S_T: <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">4</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line">    <span class="keyword">BEGIN</span></span><br><span class="line">        <span class="comment">-- &amp;拼接符</span></span><br><span class="line">        A_T :=<span class="string">&#x27;0&#x27;</span>&amp;A;</span><br><span class="line">		B_T :=<span class="string">&#x27;0&#x27;</span>&amp;B;</span><br><span class="line">		C_T :=<span class="string">&quot;0000&quot;</span>&amp;CI;</span><br><span class="line">		S_T :=A_T+B_T+C_T;</span><br><span class="line">		</span><br><span class="line">		CO&lt;=S_T(<span class="number">4</span>);</span><br><span class="line">		S &lt;=S_T(<span class="number">3</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line">	<span class="keyword">END</span> <span class="keyword">PROCESS</span>;</span><br><span class="line"><span class="keyword">END</span> RTL;</span><br><span class="line"></span><br></pre></td></tr></table></figure>





<h2 id="四选一电路"><a href="#四选一电路" class="headerlink" title="四选一电路"></a>四选一电路</h2><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">-----------以下是错误代码-----------------</span></span><br><span class="line"><span class="comment">-----------以下是错误代码-----------------</span></span><br><span class="line"><span class="comment">-----------以下是错误代码-----------------</span></span><br><span class="line"><span class="comment">-----------以下是错误代码-----------------</span></span><br><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ENTITY</span> DEMO1 <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">PORT</span>(</span><br><span class="line">    	INPUT: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">3</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line">    	SW: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">1</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line">        OUTPUT: <span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span></span><br><span class="line">    );</span><br><span class="line"><span class="keyword">END</span> DEMO1;</span><br><span class="line">    </span><br><span class="line"><span class="keyword">ARCHITECTURE</span> BEHAVE <span class="keyword">OF</span> DEMO1 <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    <span class="keyword">PROCESS</span>(INPUT,SW)<span class="comment">------------------这句应当去掉</span></span><br><span class="line">    <span class="keyword">BEGIN</span></span><br><span class="line">        OUTPUT&lt;=INPUT(<span class="number">3</span>)<span class="keyword">WHEN</span> SW=<span class="string">&quot;11&quot;</span> <span class="keyword">ELSE</span></span><br><span class="line">                INPUT(<span class="number">2</span>)<span class="keyword">WHEN</span> SW=<span class="string">&quot;10&quot;</span> <span class="keyword">ELSE</span></span><br><span class="line">                INPUT(<span class="number">1</span>)<span class="keyword">WHEN</span> SW=<span class="string">&quot;01&quot;</span> <span class="keyword">ELSE</span></span><br><span class="line">                INPUT(<span class="number">0</span>)<span class="keyword">WHEN</span> SW=<span class="string">&quot;00&quot;</span> <span class="keyword">ELSE</span></span><br><span class="line">                <span class="string">&#x27;0&#x27;</span>;</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">PROCESS</span>;<span class="comment">-----------------------这句应当去掉</span></span><br><span class="line"><span class="keyword">END</span> BEHAVE;    </span><br><span class="line"><span class="comment">-----------以上是错误代码-----------------</span></span><br><span class="line"><span class="comment">-----------以上是错误代码-----------------</span></span><br><span class="line"><span class="comment">-----------以上是错误代码-----------------</span></span><br><span class="line"><span class="comment">-----------以上是错误代码-----------------</span></span><br><span class="line">                    </span><br><span class="line"><span class="comment">--因为 在VHDL中，IF...THEN...ELSE是顺序语句，只能出现在行为描述中（进程体或者子程序中）；而WHEN...ELSE是并行语句，可以直接出现在结构体中，但却不能出现在行为描述中。WHEN...ELSE等效于一个进程体为IF...THEN...ELSE语句的进程。                    </span></span><br><span class="line"></span><br></pre></td></tr></table></figure>



<h2 id="四选一电路（CASE）"><a href="#四选一电路（CASE）" class="headerlink" title="四选一电路（CASE）"></a>四选一电路（CASE）</h2><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ENTITY</span> DEMO1 <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">PORT</span>(</span><br><span class="line">    	INPUT: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">3</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line">    	SW: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">1</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line">        OUTPUT: <span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span></span><br><span class="line">    );</span><br><span class="line"><span class="keyword">END</span> DEMO1;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ARCHITECTURE</span> BEHAVE <span class="keyword">OF</span> DEMO1 <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">	<span class="keyword">PROCESS</span>(INPUT,SW)</span><br><span class="line">    <span class="keyword">BEGIN</span></span><br><span class="line">        <span class="keyword">CASE</span> SW <span class="keyword">IS</span></span><br><span class="line">            <span class="keyword">WHEN</span> <span class="string">&quot;00&quot;</span> =&gt; OUTPUT&lt;=INPUT(<span class="number">0</span>);</span><br><span class="line">            <span class="keyword">WHEN</span> <span class="string">&quot;01&quot;</span> =&gt; OUTPUT&lt;=INPUT(<span class="number">1</span>);</span><br><span class="line">            <span class="keyword">WHEN</span> <span class="string">&quot;10&quot;</span> =&gt; OUTPUT&lt;=INPUT(<span class="number">2</span>);</span><br><span class="line">            <span class="keyword">WHEN</span> <span class="string">&quot;11&quot;</span> =&gt; OUTPUT&lt;=INPUT(<span class="number">3</span>);</span><br><span class="line">    		<span class="keyword">WHEN</span> <span class="keyword">OTHERS</span>=&gt;OUTPUT&lt;=<span class="string">&#x27;X&#x27;</span>;<span class="comment">--x是强未知，这句话是必须的，因为STD_LOGIC的类型很多</span></span><br><span class="line">        <span class="keyword">END</span> <span class="keyword">CASE</span>;</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">PROCESS</span>;</span><br><span class="line"><span class="keyword">END</span> BEHAVE;</span><br><span class="line"></span><br></pre></td></tr></table></figure>





<h2 id="二选一电路（IF）"><a href="#二选一电路（IF）" class="headerlink" title="二选一电路（IF）"></a>二选一电路（IF）</h2><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">IF</span> (P1=<span class="string">&#x27;1&#x27;</span>) <span class="keyword">THEN</span><span class="comment">----p1p2:&quot;10&quot;&quot;11&quot;</span></span><br><span class="line">    Z&lt;=A;</span><br><span class="line"><span class="keyword">ELSIF</span> (P2=<span class="string">&#x27;1&#x27;</span>) <span class="keyword">THEN</span><span class="comment">----p1p2:&quot;01&quot;</span></span><br><span class="line">    Z&lt;=B;</span><br><span class="line"><span class="keyword">ELSE</span><span class="comment">----p1p2:&quot;00&quot;</span></span><br><span class="line">    Z&lt;=C;</span><br><span class="line"></span><br><span class="line"></span><br></pre></td></tr></table></figure>



<h2 id="奇偶校验电路（LOOP）"><a href="#奇偶校验电路（LOOP）" class="headerlink" title="奇偶校验电路（LOOP）"></a>奇偶校验电路（LOOP）</h2><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ENTITY</span> DEMO1 <span class="keyword">IF</span></span><br><span class="line">    <span class="keyword">PORT</span>(</span><br><span class="line">    	INPUT: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">7</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line">    	OUTPUT: <span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span></span><br><span class="line">    );</span><br><span class="line"><span class="keyword">END</span> DEMO1;</span><br><span class="line">    </span><br><span class="line"><span class="keyword">ARCHITECTURE</span> BEHAVE <span class="keyword">OF</span> DEMO1 <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">VARIABLE</span> X:<span class="built_in">STD_LOGIC</span>;</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    <span class="keyword">PROCESS</span>(INPUT)</span><br><span class="line">    <span class="keyword">BEGIN</span></span><br><span class="line">        X:=<span class="string">&#x27;0&#x27;</span>;</span><br><span class="line">        <span class="keyword">FOR</span> I <span class="keyword">IN</span> <span class="number">7</span> <span class="keyword">DOWNTO</span> <span class="number">0</span> <span class="keyword">LOOP</span></span><br><span class="line">            X:=X <span class="keyword">XOR</span> INPUT(I);</span><br><span class="line">		<span class="keyword">END</span> <span class="keyword">LOOP</span>;</span><br><span class="line">     OUTPUT&lt;=X;</span><br><span class="line">     <span class="keyword">END</span> <span class="keyword">PROCESS</span>;</span><br><span class="line"><span class="keyword">END</span> BEHAVE;</span><br><span class="line"></span><br></pre></td></tr></table></figure>





<h2 id="NEXT举例"><a href="#NEXT举例" class="headerlink" title="NEXT举例"></a>NEXT举例</h2><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">LOOP1:<span class="keyword">FOR</span> I <span class="keyword">IN</span> <span class="number">7</span> <span class="keyword">DOWNTO</span> <span class="number">0</span> <span class="keyword">LOOP</span></span><br><span class="line">    A(I)&lt;=<span class="string">&#x27;0&#x27;</span>;</span><br><span class="line">	<span class="keyword">NEXT</span> <span class="keyword">WHEN</span>(A=B);</span><br><span class="line">    A(I)&lt;=<span class="string">&#x27;1&#x27;</span>;</span><br><span class="line"><span class="keyword">END</span> LOOP1;</span><br><span class="line"><span class="comment">---成立则跳过此次循环剩下的语句，进行下次循环</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>



<h2 id="4元素位矢量比较（EXIT）"><a href="#4元素位矢量比较（EXIT）" class="headerlink" title="4元素位矢量比较（EXIT）"></a>4元素位矢量比较（EXIT）</h2><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ENTITY</span> DEMO1 <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">PORT</span>(</span><br><span class="line">    	INPUT1: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">3</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line">    	INPUT2: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">3</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line">    	OUTPUT: <span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span>  <span class="comment">--0相等，1不相等</span></span><br><span class="line">    );</span><br><span class="line">    </span><br><span class="line"><span class="keyword">ARCHITECTURE</span> BEHAVE <span class="keyword">OF</span> DEMO1 <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">VARIABLE</span> Y:<span class="built_in">STD_LOGIC</span>;</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    <span class="keyword">PROCESS</span>(INPUT1,INPUT2)</span><br><span class="line">    Y:=<span class="string">&#x27;0&#x27;</span>;</span><br><span class="line">    <span class="keyword">BEGIN</span></span><br><span class="line">        <span class="keyword">FOR</span> I <span class="keyword">IN</span> <span class="number">3</span> <span class="keyword">DOWNTO</span> <span class="number">0</span> <span class="keyword">LOOP</span></span><br><span class="line">        Y:=<span class="string">&#x27;1&#x27;</span>;<span class="comment">--假设不相等</span></span><br><span class="line">		<span class="keyword">EXIT</span> <span class="keyword">WHEN</span>(INPUT1(I)/=INPUT2(I));</span><br><span class="line">		Y:=<span class="string">&#x27;0&#x27;</span>;<span class="comment">--没有跳出，说明目前还是相等的</span></span><br><span class="line">        <span class="keyword">END</span> <span class="keyword">LOOP</span>;</span><br><span class="line">	OUTPUT&lt;=Y;</span><br><span class="line">	<span class="keyword">END</span> <span class="keyword">PROCESS</span>;</span><br><span class="line"><span class="keyword">END</span> BEHAVE;</span><br><span class="line"></span><br></pre></td></tr></table></figure>





<h2 id="半加器造全加器"><a href="#半加器造全加器" class="headerlink" title="半加器造全加器"></a>半加器造全加器</h2><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">library</span> ieee;</span><br><span class="line"><span class="keyword">use</span> ieee.std_logic_1164.<span class="keyword">all</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">entity</span> demo10 <span class="keyword">is</span></span><br><span class="line">    <span class="keyword">port</span> (</span><br><span class="line">        A, B, Cin : <span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">        Sum, Cout : <span class="keyword">out</span> <span class="built_in">std_logic</span></span><br><span class="line">    );</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">entity</span> demo10;</span><br><span class="line"></span><br><span class="line"><span class="keyword">architecture</span> Behavioral <span class="keyword">of</span> demo10 <span class="keyword">is</span></span><br><span class="line">    <span class="keyword">component</span> Half_Adder</span><br><span class="line">        <span class="keyword">port</span> (</span><br><span class="line">            X, Y : <span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">            S, C : <span class="keyword">out</span> <span class="built_in">std_logic</span></span><br><span class="line">        );</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">component</span>;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">signal</span> S1, S2, C1, C2 : <span class="built_in">std_logic</span>;</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="comment">-- First Half Adder</span></span><br><span class="line">    Half1: Half_Adder <span class="keyword">port</span> <span class="keyword">map</span>(A, B, S1, C1);</span><br><span class="line">    </span><br><span class="line">    <span class="comment">-- Second Half Adder with Carry In from the first Half Adder</span></span><br><span class="line">    Half2: Half_Adder <span class="keyword">port</span> <span class="keyword">map</span>(S1, Cin, Sum, C2);</span><br><span class="line">    </span><br><span class="line">    <span class="comment">-- OR gate for Cout</span></span><br><span class="line">    Cout &lt;= C1 <span class="keyword">or</span> C2;</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">architecture</span> Behavioral;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">-- Half Adder</span></span><br><span class="line"><span class="keyword">library</span> ieee;</span><br><span class="line"><span class="keyword">use</span> ieee.std_logic_1164.<span class="keyword">all</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">entity</span> Half_Adder <span class="keyword">is</span></span><br><span class="line">    <span class="keyword">port</span> (</span><br><span class="line">        X, Y : <span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">        S, C : <span class="keyword">out</span> <span class="built_in">std_logic</span></span><br><span class="line">    );</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">entity</span> Half_Adder;</span><br><span class="line"></span><br><span class="line"><span class="keyword">architecture</span> Behavioral <span class="keyword">of</span> Half_Adder <span class="keyword">is</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    S &lt;= X <span class="keyword">xor</span> Y; <span class="comment">-- Sum</span></span><br><span class="line">    C &lt;= X <span class="keyword">and</span> Y; <span class="comment">-- Carry</span></span><br><span class="line"><span class="keyword">end</span> <span class="keyword">architecture</span> Behavioral;</span><br><span class="line">    </span><br><span class="line">    </span><br><span class="line">    </span><br><span class="line"><span class="comment">--下面自己写的</span></span><br><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"><span class="keyword">ENTITY</span> BAN <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">PORT</span>(</span><br><span class="line">	A,B:<span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">	S,Y:<span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span></span><br><span class="line">);</span><br><span class="line"><span class="keyword">END</span> BAN;</span><br><span class="line"><span class="keyword">ARCHITECTURE</span> BEHAVE1 <span class="keyword">OF</span> BAN <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">S&lt;=A <span class="keyword">OR</span> B;</span><br><span class="line">Y&lt;=A <span class="keyword">AND</span> B;</span><br><span class="line"><span class="keyword">END</span> BEHAVE1;</span><br><span class="line"></span><br><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_UNSIGNED.<span class="keyword">ALL</span>;</span><br><span class="line"><span class="keyword">ENTITY</span> demo12 <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">PORT</span>(</span><br><span class="line">	A,B,C:<span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">	S,Y:<span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span></span><br><span class="line">);</span><br><span class="line"><span class="keyword">END</span> demo12;</span><br><span class="line"><span class="keyword">ARCHITECTURE</span> BEHAVE <span class="keyword">OF</span> demo12 <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">COMPONENT</span> BAN <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">PORT</span>(</span><br><span class="line">	A,B:<span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">	S,Y:<span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span></span><br><span class="line">);</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">COMPONENT</span>;</span><br><span class="line"><span class="keyword">SIGNAL</span> T1,T2,T3:<span class="built_in">STD_LOGIC</span>;</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">U1:BAN <span class="keyword">PORT</span> <span class="keyword">MAP</span>(A,B,T1,T2);</span><br><span class="line">U2:BAN <span class="keyword">PORT</span> <span class="keyword">MAP</span>(T1,C,S,T3);</span><br><span class="line">Y&lt;=T2 <span class="keyword">OR</span> T3;</span><br><span class="line"><span class="keyword">END</span> BEHAVE;</span><br><span class="line">    </span><br><span class="line"></span><br></pre></td></tr></table></figure>



<h2 id="四位二进制加法计数器"><a href="#四位二进制加法计数器" class="headerlink" title="四位二进制加法计数器"></a>四位二进制加法计数器</h2><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_UNSIGNED.<span class="keyword">ALL</span>;</span><br><span class="line"><span class="keyword">ENTITY</span> COUNTER <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">PORT</span>(CLK, EN, RST : <span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">Q : <span class="keyword">OUT</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">6</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>));</span><br><span class="line"><span class="keyword">END</span>; <span class="comment">--设置输入时钟信号、时钟使能信号和异步清零信号，以及 7 段 LED 数</span></span><br><span class="line">码管输出使能信号</span><br><span class="line"><span class="keyword">ARCHITECTURE</span> ONE <span class="keyword">OF</span> COUNTER <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">SIGNAL</span> R : <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">3</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line"><span class="keyword">PROCESS</span>(CLK, EN)</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line"><span class="keyword">IF</span> RST = <span class="string">&#x27;1&#x27;</span> <span class="keyword">THEN</span> R &lt;= (<span class="keyword">OTHERS</span> =&gt; <span class="string">&#x27;0&#x27;</span>);</span><br><span class="line"><span class="comment">--异步清零功能，位于时钟信号判断之前实现异步</span></span><br><span class="line"><span class="keyword">ELSIF</span> CLK<span class="symbol">&#x27;EVENT</span> <span class="keyword">AND</span> CLK = <span class="string">&#x27;1&#x27;</span> <span class="keyword">THEN</span></span><br><span class="line"><span class="comment">--判断时钟信号此时是否是上升沿</span></span><br><span class="line"><span class="keyword">IF</span> EN = <span class="string">&#x27;1&#x27;</span> <span class="keyword">THEN</span></span><br><span class="line"><span class="comment">--判断是否允许计数</span></span><br><span class="line">R &lt;= R + <span class="number">1</span>;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">IF</span>;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">IF</span>;</span><br><span class="line"><span class="keyword">CASE</span> R <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">WHEN</span> <span class="string">&quot;0000&quot;</span> =&gt; Q &lt;= <span class="string">&quot;0111111&quot;</span>;</span><br><span class="line"><span class="keyword">WHEN</span> <span class="string">&quot;0001&quot;</span> =&gt; Q &lt;= <span class="string">&quot;0000110&quot;</span>;</span><br><span class="line"><span class="keyword">WHEN</span> <span class="string">&quot;0010&quot;</span> =&gt; Q &lt;= <span class="string">&quot;1011011&quot;</span>;</span><br><span class="line"><span class="keyword">WHEN</span> <span class="string">&quot;0011&quot;</span> =&gt; Q &lt;= <span class="string">&quot;1001111&quot;</span>;</span><br><span class="line"><span class="keyword">WHEN</span> <span class="string">&quot;0100&quot;</span> =&gt; Q &lt;= <span class="string">&quot;1100110&quot;</span>;</span><br><span class="line"><span class="keyword">WHEN</span> <span class="string">&quot;0101&quot;</span> =&gt; Q &lt;= <span class="string">&quot;1101101&quot;</span>;</span><br><span class="line"><span class="keyword">WHEN</span> <span class="string">&quot;0110&quot;</span> =&gt; Q &lt;= <span class="string">&quot;1111101&quot;</span>;</span><br><span class="line"><span class="keyword">WHEN</span> <span class="string">&quot;0111&quot;</span> =&gt; Q &lt;= <span class="string">&quot;0000111&quot;</span>;</span><br><span class="line"><span class="keyword">WHEN</span> <span class="string">&quot;1000&quot;</span> =&gt; Q &lt;= <span class="string">&quot;1111111&quot;</span>;</span><br><span class="line"><span class="keyword">WHEN</span> <span class="string">&quot;1001&quot;</span> =&gt; Q &lt;= <span class="string">&quot;1101111&quot;</span>;</span><br><span class="line"><span class="keyword">WHEN</span> <span class="string">&quot;1010&quot;</span> =&gt; Q &lt;= <span class="string">&quot;1110111&quot;</span>;</span><br><span class="line"><span class="keyword">WHEN</span> <span class="string">&quot;1011&quot;</span> =&gt; Q &lt;= <span class="string">&quot;1111100&quot;</span>;</span><br><span class="line"><span class="keyword">WHEN</span> <span class="string">&quot;1100&quot;</span> =&gt; Q &lt;= <span class="string">&quot;0111001&quot;</span>;</span><br><span class="line"><span class="keyword">WHEN</span> <span class="string">&quot;1101&quot;</span> =&gt; Q &lt;= <span class="string">&quot;1011110&quot;</span>;</span><br><span class="line"><span class="keyword">WHEN</span> <span class="string">&quot;1110&quot;</span> =&gt; Q &lt;= <span class="string">&quot;1111001&quot;</span>;</span><br><span class="line"><span class="keyword">WHEN</span> <span class="string">&quot;1111&quot;</span> =&gt; Q &lt;= <span class="string">&quot;1110001&quot;</span>;</span><br><span class="line"><span class="keyword">WHEN</span> <span class="keyword">OTHERS</span> =&gt; Q &lt;= <span class="string">&quot;0000000&quot;</span>;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">CASE</span>;</span><br><span class="line"><span class="comment">--通过打表的方式使得对应的 4 位二进制数能够对应相应的 7 段 LED 数码管</span></span><br><span class="line">的使能输出信号</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">PROCESS</span>;</span><br><span class="line"><span class="keyword">END</span>;</span><br></pre></td></tr></table></figure>

<h2 id="元件例化举例"><a href="#元件例化举例" class="headerlink" title="元件例化举例"></a>元件例化举例</h2><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_UNSIGNED.<span class="keyword">ALL</span>;</span><br><span class="line"><span class="keyword">ENTITY</span> ND2 <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">PORT</span>(</span><br><span class="line">	A,B:<span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">	C:<span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span></span><br><span class="line">);</span><br><span class="line"><span class="keyword">END</span> ND2;</span><br><span class="line"><span class="keyword">ARCHITECTURE</span> BEHAVE1 <span class="keyword">OF</span> ND2 <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">C&lt;=A <span class="keyword">NAND</span> B;</span><br><span class="line"><span class="keyword">END</span> BEHAVE1;</span><br><span class="line"></span><br><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_UNSIGNED.<span class="keyword">ALL</span>;</span><br><span class="line"><span class="keyword">ENTITY</span> demo12 <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">PORT</span>(</span><br><span class="line">	A,B,C,D:<span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">	OUTPUT:<span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span></span><br><span class="line">);</span><br><span class="line"><span class="keyword">END</span> demo12;</span><br><span class="line"><span class="keyword">ARCHITECTURE</span> BEHAVE <span class="keyword">OF</span> demo12 <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">COMPONENT</span> ND2 <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">PORT</span>(</span><br><span class="line">	A,B:<span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">	C:<span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span></span><br><span class="line">);</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">COMPONENT</span>;</span><br><span class="line"><span class="keyword">SIGNAL</span> OUT1,OUT2:<span class="built_in">STD_LOGIC</span>;</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">U1:ND2 <span class="keyword">PORT</span> <span class="keyword">MAP</span>(A,B,OUT1);</span><br><span class="line">U2:ND2 <span class="keyword">PORT</span> <span class="keyword">MAP</span>(C,D,OUT2);</span><br><span class="line">U3:ND2 <span class="keyword">PORT</span> <span class="keyword">MAP</span>(OUT1,OUT2,OUTPUT);</span><br><span class="line"><span class="keyword">END</span> BEHAVE;</span><br><span class="line">    <span class="comment">--元件例化语句属于并行语句，不能放在进程里面</span></span><br></pre></td></tr></table></figure>
<p><img src="https://img2023.cnblogs.com/blog/3084836/202412/3084836-20241226182230553-1661004045.png" alt="img"></p>
<!-- flag of hidden posts -->
      
    </div>
    
  </div>
  
    
  
</article>






</div>
      <footer id="footer">
  <div class="outer">
    <div id="footer-info">
      <div class="footer-left">
        &copy; 2025 shenle
      </div>
        <div class="footer-right">
          <a href="http://hexo.io/" target="_blank">Hexo</a>  Theme <a href="https://github.com/preccrep/hexo-theme-jelly" target="_blank">Jelly</a>
        </div>
    </div>
  </div>
</footer>
    </div>
    
  
<link rel="stylesheet" href="/fancybox/jquery.fancybox.css">



<script>
	var yiliaConfig = {
		fancybox: true,
		mathjax: true,
		animate: true,
		isHome: false,
		isPost: true,
		isArchive: false,
		isTag: false,
		isCategory: false,
		open_in_new: true
	}
</script>

<script src="/js/main.js"></script>




<script type="text/x-mathjax-config">
MathJax.Hub.Config({
    tex2jax: {
        inlineMath: [ ['$','$'], ["\\(","\\)"]  ],
        processEscapes: true,
        skipTags: ['script', 'noscript', 'style', 'textarea', 'pre', 'code']
    }
});

MathJax.Hub.Queue(function() {
    var all = MathJax.Hub.getAllJax(), i;
    for(i=0; i < all.length; i += 1) {
        all[i].SourceElement().parentNode.className += ' has-jax';                 
    }       
});
</script>

<script src="//cdn.bootcss.com/mathjax/2.7.0/MathJax.js"></script>


  </div>
</body>
</html>