# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 1
attribute \top 1
attribute \src "dut.sv:1.1-13.10"
module \bug3670
  attribute \src "dut.sv:1.40-1.42"
  wire width 32 output 2 \o1
  attribute \src "dut.sv:1.44-1.46"
  wire width 32 output 3 \o2
  attribute \src "dut.sv:1.55-1.57"
  wire output 4 \o3
  attribute \src "dut.sv:1.22-1.24"
  wire input 1 \we
  attribute \module_not_derived 1
  attribute \src "dut.sv:4.14-4.30"
  cell \RAMB36E1 \ram1
    connect \DOADO \o1
  end
  attribute \module_not_derived 1
  attribute \src "dut.sv:8.14-8.40"
  cell \RAMB36E1 \ram2
    connect \DOADO \o2
    connect \WEA \we
  end
  attribute \module_not_derived 1
  attribute \src "dut.sv:12.14-12.30"
  cell \RAMB36E1 \ram3
    connect \DOADO \o3
  end
end
