###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: /home/iwolfs/lscc/diamond/3.14/synpbase
OS: Ubuntu 24.04.2 LTS
Hostname: iwolfs-Aspire-A14-51z
max virtual memory: unlimited (bytes)
max user processes: 61935
max stack size: 8388608 (bytes)


Implementation : clk_routing
Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 349R, Built Sep 17 2024 08:30:48, @5637152

@N|Running in 64-bit mode
File /home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing/synwork/clk_routing_clk_routing_comp.srs changed - recompiling
@N: NF107 :"/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing.v":15:7:15:17|Selected library: work cell: clk_routing view verilog as top level
@N: NF107 :"/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing.v":15:7:15:17|Selected library: work cell: clk_routing view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 187MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jul  6 18:53:20 2025

###########################################################]
