// Seed: 684190446
module module_0 (
    input tri0 id_0,
    output tri id_1,
    input uwire id_2,
    input wand id_3,
    input wire id_4,
    output uwire id_5,
    input tri1 id_6,
    output tri id_7,
    output tri0 id_8,
    input wor id_9,
    input tri0 id_10,
    output wand id_11,
    output supply0 id_12,
    input wor id_13,
    input tri1 id_14,
    input uwire id_15,
    output wor id_16,
    output tri0 id_17,
    input supply0 id_18,
    input wire id_19
);
  assign id_7  = 1;
  assign id_17 = id_15;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input tri id_2,
    output uwire id_3,
    input wor id_4,
    output wor id_5,
    output supply1 id_6,
    input tri1 id_7
);
  wire id_9;
  xnor (id_5, id_4, id_7, id_1, id_2, id_9, id_0);
  assign id_9 = id_9;
  module_0(
      id_0,
      id_3,
      id_1,
      id_0,
      id_4,
      id_3,
      id_7,
      id_6,
      id_3,
      id_2,
      id_4,
      id_5,
      id_5,
      id_1,
      id_1,
      id_0,
      id_6,
      id_6,
      id_1,
      id_4
  );
endmodule
