<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ecompass: Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l152xe.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Ecompass
   &#160;<span id="projectnumber">version1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_bd09ff09a9c7d83a4c030dbdaee94d76.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_d21952a90114fc86c250d1e94e45c8f9.html">Device</a></li><li class="navelem"><a class="el" href="dir_ea9cefa8af0ea91d7388c22d57deabc7.html">ST</a></li><li class="navelem"><a class="el" href="dir_b56e6b5a19593d5c884fbb78b4ff5629.html">STM32L1xx</a></li><li class="navelem"><a class="el" href="dir_fb4261f38be7d1186c73003c855b783e.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">stm32l152xe.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>CMSIS Cortex-M3 Device Peripheral Access Layer Header File. This file contains all the peripheral register's definitions, bits definitions and memory mapping for STM32L1xx devices.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="system__stm32l1xx_8h_source.html">system_stm32l1xx.h</a>&quot;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
</div>
<p><a href="stm32l152xe_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog to Digital Converter.  <a href="struct_a_d_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator.  <a href="struct_c_o_m_p___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_o_m_p___common___type_def.html">COMP_Common_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC calculation unit.  <a href="struct_c_r_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital to Analog Converter.  <a href="struct_d_a_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug MCU.  <a href="struct_d_b_g_m_c_u___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Controller.  <a href="struct_d_m_a___channel___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt/Event Controller.  <a href="struct_e_x_t_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH Registers.  <a href="struct_f_l_a_s_h___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_o_b___type_def.html">OB_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Option Bytes Registers.  <a href="struct_o_b___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Operational Amplifier (OPAMP)  <a href="struct_o_p_a_m_p___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_o_p_a_m_p___common___type_def.html">OPAMP_Common_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose IO.  <a href="struct_g_p_i_o___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTem Configuration.  <a href="struct_s_y_s_c_f_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter-integrated Circuit Interface.  <a href="struct_i2_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent WATCHDOG.  <a href="struct_i_w_d_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d___type_def.html">LCD_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCD.  <a href="struct_l_c_d___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Control.  <a href="struct_p_w_r___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset and Clock Control.  <a href="struct_r_c_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html">RI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Routing Interface.  <a href="struct_r_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Real-Time Clock.  <a href="struct_r_t_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Peripheral Interface.  <a href="struct_s_p_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM.  <a href="struct_t_i_m___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Synchronous Asynchronous Receiver Transmitter.  <a href="struct_u_s_a_r_t___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___type_def.html">USB_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Serial Bus Full Speed Device.  <a href="struct_u_s_b___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window WATCHDOG.  <a href="struct_w_w_d_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac6a3f185c4640e06443c18b3c8d93f53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gac6a3f185c4640e06443c18b3c8d93f53">__CM3_REV</a>&#160;&#160;&#160;0x200U</td></tr>
<tr class="memdesc:gac6a3f185c4640e06443c18b3c8d93f53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration of the Cortex-M3 Processor and Core Peripherals.  <a href="group___configuration__section__for___c_m_s_i_s.html#gac6a3f185c4640e06443c18b3c8d93f53">More...</a><br /></td></tr>
<tr class="separator:gac6a3f185c4640e06443c18b3c8d93f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4127d1b31aaf336fab3d7329d117f448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">__MPU_PRESENT</a>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:ga4127d1b31aaf336fab3d7329d117f448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3fe3587d5100c787e02102ce3944460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>&#160;&#160;&#160;4U</td></tr>
<tr class="separator:gae3fe3587d5100c787e02102ce3944460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58771b4ec03f9bdddc84770f7c95c68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">__Vendor_SysTickConfig</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:gab58771b4ec03f9bdddc84770f7c95c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45b9071c81cb72a66e2e3195343fcb3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga45b9071c81cb72a66e2e3195343fcb3a">FLASH_EEPROM_BASE</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a> + 0x80000U))</td></tr>
<tr class="separator:ga45b9071c81cb72a66e2e3195343fcb3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9171f49478fa86d932f89e78e73b88b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga9171f49478fa86d932f89e78e73b88b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3548b6e2f017f39d399358f3ac98454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454">SRAM_BB_BASE</a>&#160;&#160;&#160;((uint32_t)0x22000000U)</td></tr>
<tr class="separator:gad3548b6e2f017f39d399358f3ac98454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7efc100877000845c236ccdc9e144a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a>&#160;&#160;&#160;((uint32_t)0x42000000U)</td></tr>
<tr class="separator:gaed7efc100877000845c236ccdc9e144a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga289057b052162696849fef25b656d3d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga289057b052162696849fef25b656d3d9">FLASH_BANK2_BASE</a>&#160;&#160;&#160;((uint32_t)0x08040000U)</td></tr>
<tr class="separator:ga289057b052162696849fef25b656d3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443a2786535d83e32dfdc2b29e379332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga443a2786535d83e32dfdc2b29e379332">FLASH_BANK1_END</a>&#160;&#160;&#160;((uint32_t)0x0803FFFFU)</td></tr>
<tr class="separator:ga443a2786535d83e32dfdc2b29e379332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab24a21b645aaab8737af5603c3d11e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gab24a21b645aaab8737af5603c3d11e71">FLASH_BANK2_END</a>&#160;&#160;&#160;((uint32_t)0x0807FFFFU)</td></tr>
<tr class="separator:gab24a21b645aaab8737af5603c3d11e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8cb9b66893a7c4bdff3258909af027a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac8cb9b66893a7c4bdff3258909af027a">FLASH_EEPROM_END</a>&#160;&#160;&#160;((uint32_t)0x08083FFFU)</td></tr>
<tr class="separator:gac8cb9b66893a7c4bdff3258909af027a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45666d911f39addd4c8c0a0ac3388cfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a></td></tr>
<tr class="separator:ga45666d911f39addd4c8c0a0ac3388cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b99d6065f1c8f751e78f43ade652cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00010000U)</td></tr>
<tr class="separator:ga25b99d6065f1c8f751e78f43ade652cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92eb5d49730765d2abd0f5b09548f9f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00020000U)</td></tr>
<tr class="separator:ga92eb5d49730765d2abd0f5b09548f9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00000000U)</td></tr>
<tr class="separator:ga00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c34a518f87e1e505cd2332e989564a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00000400U)</td></tr>
<tr class="separator:gaf0c34a518f87e1e505cd2332e989564a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e2d44b0002f316527b8913866a370d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga56e2d44b0002f316527b8913866a370d">TIM4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00000800U)</td></tr>
<tr class="separator:ga56e2d44b0002f316527b8913866a370d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e1671477190d065ba7c944558336d7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga3e1671477190d065ba7c944558336d7e">TIM5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00000C00U)</td></tr>
<tr class="separator:ga3e1671477190d065ba7c944558336d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8268ec947929f192559f28c6bf7d1eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac">TIM6_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00001000U)</td></tr>
<tr class="separator:ga8268ec947929f192559f28c6bf7d1eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebf54364c6a2be6eb19ded6b18b6387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga0ebf54364c6a2be6eb19ded6b18b6387">TIM7_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00001400U)</td></tr>
<tr class="separator:ga0ebf54364c6a2be6eb19ded6b18b6387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017749aad23300240ef5ac4c3d5ca750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga017749aad23300240ef5ac4c3d5ca750">LCD_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00002400U)</td></tr>
<tr class="separator:ga017749aad23300240ef5ac4c3d5ca750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4265e665d56225412e57a61d87417022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00002800U)</td></tr>
<tr class="separator:ga4265e665d56225412e57a61d87417022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5bf4728ab93dea5b569f5b972cbe62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00002C00U)</td></tr>
<tr class="separator:ga9a5bf4728ab93dea5b569f5b972cbe62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8543ee4997296af5536b007cd4748f55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00003000U)</td></tr>
<tr class="separator:ga8543ee4997296af5536b007cd4748f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e357b4c25106ed375fb1affab6bb86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00003800U)</td></tr>
<tr class="separator:gac3e357b4c25106ed375fb1affab6bb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae634fe8faa6922690e90fbec2fc86162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00003C00U)</td></tr>
<tr class="separator:gae634fe8faa6922690e90fbec2fc86162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade83162a04bca0b15b39018a8e8ec090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00004400U)</td></tr>
<tr class="separator:gade83162a04bca0b15b39018a8e8ec090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe0d6539ac0026d598274ee7f45b0251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gabe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00004800U)</td></tr>
<tr class="separator:gabe0d6539ac0026d598274ee7f45b0251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d92270bf587ccdc3a37a5bb5d20467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00004C00U)</td></tr>
<tr class="separator:ga94d92270bf587ccdc3a37a5bb5d20467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa155689c0e206e6994951dc3cf31052a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00005000U)</td></tr>
<tr class="separator:gaa155689c0e206e6994951dc3cf31052a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00005400U)</td></tr>
<tr class="separator:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04bda70f25c795fb79f163b633ad4a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00005800U)</td></tr>
<tr class="separator:ga04bda70f25c795fb79f163b633ad4a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6c4cbed4ddbb3ecd77de93fab2a2e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00005C00U)</td></tr>
<tr class="separator:gaa6c4cbed4ddbb3ecd77de93fab2a2e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf992dfdd5707568c5cb5506e2347e808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaf992dfdd5707568c5cb5506e2347e808">USB_PMAADDR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00006000U)</td></tr>
<tr class="separator:gaf992dfdd5707568c5cb5506e2347e808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac691ec23dace8b7a649a25acb110217a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00007000U)</td></tr>
<tr class="separator:gac691ec23dace8b7a649a25acb110217a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad18d0b914c7f68cecbee1a2d23a67d38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00007400U)</td></tr>
<tr class="separator:gad18d0b914c7f68cecbee1a2d23a67d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f5d2999c6918e385d7a526c4f6b1d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaa9f5d2999c6918e385d7a526c4f6b1d3">COMP_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00007C00U)</td></tr>
<tr class="separator:gaa9f5d2999c6918e385d7a526c4f6b1d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fdc749e6f184b3cd9b01f179af62e4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00007C04U)</td></tr>
<tr class="separator:ga8fdc749e6f184b3cd9b01f179af62e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e9722d15c7ed794f0eca9682f64c03c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c">OPAMP_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00007C5CU)</td></tr>
<tr class="separator:ga6e9722d15c7ed794f0eca9682f64c03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00000000U)</td></tr>
<tr class="separator:ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87371508b3bcdcd98cd1ec629be29061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00000400U)</td></tr>
<tr class="separator:ga87371508b3bcdcd98cd1ec629be29061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ae902be7902560939223dd765ece08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga92ae902be7902560939223dd765ece08">TIM9_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00000800U)</td></tr>
<tr class="separator:ga92ae902be7902560939223dd765ece08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eff32f3801db31fb4b61d5618cad54a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga3eff32f3801db31fb4b61d5618cad54a">TIM10_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00000C00U)</td></tr>
<tr class="separator:ga3eff32f3801db31fb4b61d5618cad54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a4a06bb84c703084f0509e105ffaf1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00001000U)</td></tr>
<tr class="separator:ga3a4a06bb84c703084f0509e105ffaf1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga695c9a2f892363a1c942405c8d351b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00002400U)</td></tr>
<tr class="separator:ga695c9a2f892363a1c942405c8d351b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad06cb9e5985bd216a376f26f22303cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00002700U)</td></tr>
<tr class="separator:gad06cb9e5985bd216a376f26f22303cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00003000U)</td></tr>
<tr class="separator:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86162ab3f740db9026c1320d46938b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00003800U)</td></tr>
<tr class="separator:ga86162ab3f740db9026c1320d46938b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00000000U)</td></tr>
<tr class="separator:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac944a89eb789000ece920c0f89cb6a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00000400U)</td></tr>
<tr class="separator:gac944a89eb789000ece920c0f89cb6a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f267dc35338eef219544c51f1e6b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00000800U)</td></tr>
<tr class="separator:ga26f267dc35338eef219544c51f1e6b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a93ab27129f04064089616910c296ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00000C00U)</td></tr>
<tr class="separator:ga1a93ab27129f04064089616910c296ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab487b1983d936c4fee3e9e88b95aad9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00001000U)</td></tr>
<tr class="separator:gab487b1983d936c4fee3e9e88b95aad9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee4716389f3a1c727495375b76645608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaee4716389f3a1c727495375b76645608">GPIOH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00001400U)</td></tr>
<tr class="separator:gaee4716389f3a1c727495375b76645608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9a3f4223a1a784af464a114978d26e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00001800U)</td></tr>
<tr class="separator:ga7f9a3f4223a1a784af464a114978d26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d8ca4020f2e8c00bde974e8e7c13cfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga5d8ca4020f2e8c00bde974e8e7c13cfe">GPIOG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00001C00U)</td></tr>
<tr class="separator:ga5d8ca4020f2e8c00bde974e8e7c13cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656a447589e785594cbf2f45c835ad7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00003000U)</td></tr>
<tr class="separator:ga656a447589e785594cbf2f45c835ad7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e681b03f364532055d88f63fec0d99d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00003800U)</td></tr>
<tr class="separator:ga0e681b03f364532055d88f63fec0d99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e21f4845015730c5731763169ec0e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00003C00U)</td></tr>
<tr class="separator:ga8e21f4845015730c5731763169ec0e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b5fb155f9ee15dfb6d757da1adc926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">OB_BASE</a>&#160;&#160;&#160;((uint32_t)0x1FF80000U)</td></tr>
<tr class="separator:gab5b5fb155f9ee15dfb6d757da1adc926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga776d985f2d4d40b588ef6ca9d573af78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga776d985f2d4d40b588ef6ca9d573af78">FLASHSIZE_BASE</a>&#160;&#160;&#160;((uint32_t)0x1FF800CCU)</td></tr>
<tr class="separator:ga776d985f2d4d40b588ef6ca9d573af78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664eda42b83c919b153b07b23348be67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67">UID_BASE</a>&#160;&#160;&#160;((uint32_t)0x1FF800D0U)</td></tr>
<tr class="separator:ga664eda42b83c919b153b07b23348be67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00006000U)</td></tr>
<tr class="separator:gab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888dbc1608243badeb3554ffedc7364c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">DMA1_Channel1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x00000008U)</td></tr>
<tr class="separator:ga888dbc1608243badeb3554ffedc7364c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a70090eef3687e83fa6ac0c6d22267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">DMA1_Channel2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0000001CU)</td></tr>
<tr class="separator:ga38a70090eef3687e83fa6ac0c6d22267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70b3d9f36ca9ce95b4e421c11154fe5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">DMA1_Channel3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x00000030U)</td></tr>
<tr class="separator:ga70b3d9f36ca9ce95b4e421c11154fe5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1adc93cd0baf0897202c71110e045692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">DMA1_Channel4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x00000044U)</td></tr>
<tr class="separator:ga1adc93cd0baf0897202c71110e045692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac041a71cd6c1973964f847a68aa14478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">DMA1_Channel5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x00000058U)</td></tr>
<tr class="separator:gac041a71cd6c1973964f847a68aa14478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896c2c7585dd8bc3969cf8561f689d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga896c2c7585dd8bc3969cf8561f689d2d">DMA1_Channel6_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0000006CU)</td></tr>
<tr class="separator:ga896c2c7585dd8bc3969cf8561f689d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee0d1f77d0db1db533016a09351166c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaeee0d1f77d0db1db533016a09351166c">DMA1_Channel7_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x00000080U)</td></tr>
<tr class="separator:gaeee0d1f77d0db1db533016a09351166c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72a9ae145053ee13d1d491fb5c1df64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00006400U)</td></tr>
<tr class="separator:gab72a9ae145053ee13d1d491fb5c1df64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3bd6c4201d12f5d474518c1b02f8e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad3bd6c4201d12f5d474518c1b02f8e3b">DMA2_Channel1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x00000008U)</td></tr>
<tr class="separator:gad3bd6c4201d12f5d474518c1b02f8e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22f39f23c879c699b88e04a629f69d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga22f39f23c879c699b88e04a629f69d1c">DMA2_Channel2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x0000001CU)</td></tr>
<tr class="separator:ga22f39f23c879c699b88e04a629f69d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2369b8bc155fb55a28891987605c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga6f2369b8bc155fb55a28891987605c2c">DMA2_Channel3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x00000030U)</td></tr>
<tr class="separator:ga6f2369b8bc155fb55a28891987605c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b063266473f290a55047654fbbfbee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga01b063266473f290a55047654fbbfbee">DMA2_Channel4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x00000044U)</td></tr>
<tr class="separator:ga01b063266473f290a55047654fbbfbee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eea983a5d68bf36f4d19fbb07955ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga1eea983a5d68bf36f4d19fbb07955ca1">DMA2_Channel5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x00000058U)</td></tr>
<tr class="separator:ga1eea983a5d68bf36f4d19fbb07955ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>&#160;&#160;&#160;((uint32_t)0xE0042000U)</td></tr>
<tr class="separator:ga4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfac9f2e43673f790f8668d48b4b92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a>)</td></tr>
<tr class="separator:ga3cfac9f2e43673f790f8668d48b4b92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ee4c391385607d7af432b63905fcc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</a>)</td></tr>
<tr class="separator:ga61ee4c391385607d7af432b63905fcc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a09bad8bdc7a1cb3d85cf49c94c8ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">TIM4</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga56e2d44b0002f316527b8913866a370d">TIM4_BASE</a>)</td></tr>
<tr class="separator:ga91a09bad8bdc7a1cb3d85cf49c94c8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5125ff6a23a2ed66e2e19bd196128c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14">TIM5</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga3e1671477190d065ba7c944558336d7e">TIM5_BASE</a>)</td></tr>
<tr class="separator:ga5125ff6a23a2ed66e2e19bd196128c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b4ed55f9201b498b38c962cca97314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314">TIM6</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac">TIM6_BASE</a>)</td></tr>
<tr class="separator:gac7b4ed55f9201b498b38c962cca97314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49267c49946fd61db6af8b49bcf16394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394">TIM7</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga0ebf54364c6a2be6eb19ded6b18b6387">TIM7_BASE</a>)</td></tr>
<tr class="separator:ga49267c49946fd61db6af8b49bcf16394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2d80992dcfabfd1668184c3dff2733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gabf2d80992dcfabfd1668184c3dff2733">LCD</a>&#160;&#160;&#160;((<a class="el" href="struct_l_c_d___type_def.html">LCD_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga017749aad23300240ef5ac4c3d5ca750">LCD_BASE</a>)</td></tr>
<tr class="separator:gabf2d80992dcfabfd1668184c3dff2733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5359a088f5d8b20ce74d920e46059304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>&#160;&#160;&#160;((<a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>)</td></tr>
<tr class="separator:ga5359a088f5d8b20ce74d920e46059304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9821fd01757986612ddb8982e2fe27f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1">WWDG</a>&#160;&#160;&#160;((<a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>)</td></tr>
<tr class="separator:ga9821fd01757986612ddb8982e2fe27f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16b79dd94ee85d261d08a8ee94187e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7">IWDG</a>&#160;&#160;&#160;((<a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>)</td></tr>
<tr class="separator:gad16b79dd94ee85d261d08a8ee94187e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2339cbf25502bf562b19208b1b257fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gab2339cbf25502bf562b19208b1b257fc">SPI3</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td></tr>
<tr class="separator:gab2339cbf25502bf562b19208b1b257fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf114a9eab03ca08a6fb720e511595930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930">USART2</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td></tr>
<tr class="separator:gaf114a9eab03ca08a6fb720e511595930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2350115553c1fe0a7bc14e6a7ec6a225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga2350115553c1fe0a7bc14e6a7ec6a225">USART3</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gabe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td></tr>
<tr class="separator:ga2350115553c1fe0a7bc14e6a7ec6a225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c035f6f443c999fc043b2b7fb598800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>)</td></tr>
<tr class="separator:ga7c035f6f443c999fc043b2b7fb598800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9274e37cf5e8a174fc5dd627b98ec0fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a>)</td></tr>
<tr class="separator:ga9274e37cf5e8a174fc5dd627b98ec0fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>)</td></tr>
<tr class="separator:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gafa60ac20c1921ef1002083bb3e1f5d16">I2C2</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>)</td></tr>
<tr class="separator:gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga779bf099075a999d1074357fccbd466b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga779bf099075a999d1074357fccbd466b">USB</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_b___type_def.html">USB_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a>)</td></tr>
<tr class="separator:ga779bf099075a999d1074357fccbd466b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04651c526497822a859942b928e57f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>&#160;&#160;&#160;((<a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a>)</td></tr>
<tr class="separator:ga04651c526497822a859942b928e57f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffb5ff8779fa698f3c7165a617d56e4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaffb5ff8779fa698f3c7165a617d56e4f">DAC1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>)</td></tr>
<tr class="separator:gaffb5ff8779fa698f3c7165a617d56e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa2a4ab86ce00c23035e5cee2e7fc7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">DAC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__declaration.html#gaffb5ff8779fa698f3c7165a617d56e4f">DAC1</a></td></tr>
<tr class="separator:ga4aa2a4ab86ce00c23035e5cee2e7fc7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076912543697dbe4c46b79e8e44ad2fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga076912543697dbe4c46b79e8e44ad2fb">COMP</a>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa9f5d2999c6918e385d7a526c4f6b1d3">COMP_BASE</a>)                 /* COMP generic instance include bits of <a class="el" href="group___peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a> and <a class="el" href="group___peripheral__declaration.html#ga6985fa7e9bb3c2edf15b29b7af210a2b">COMP2</a> mixed in the same register */</td></tr>
<tr class="separator:ga076912543697dbe4c46b79e8e44ad2fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5713f83009027d48805b049d55bb01b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa9f5d2999c6918e385d7a526c4f6b1d3">COMP_BASE</a>)                 /* COMP1 instance definition to differentiate COMP1 and <a class="el" href="group___peripheral__declaration.html#ga6985fa7e9bb3c2edf15b29b7af210a2b">COMP2</a>, not to be used to access comparator register */</td></tr>
<tr class="separator:gaf5713f83009027d48805b049d55bb01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6985fa7e9bb3c2edf15b29b7af210a2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga6985fa7e9bb3c2edf15b29b7af210a2b">COMP2</a>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) (<a class="el" href="group___peripheral__memory__map.html#gaa9f5d2999c6918e385d7a526c4f6b1d3">COMP_BASE</a> + 0x00000001U)) /* COMP2 instance definition to differentiate COMP1 and COMP2, not to be used to access comparator register */</td></tr>
<tr class="separator:ga6985fa7e9bb3c2edf15b29b7af210a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c0dbc759386dc94597d1ab7b798e75f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga7c0dbc759386dc94597d1ab7b798e75f">COMP12_COMMON</a>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___common___type_def.html">COMP_Common_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa9f5d2999c6918e385d7a526c4f6b1d3">COMP_BASE</a>)          /* <a class="el" href="group___peripheral__declaration.html#ga076912543697dbe4c46b79e8e44ad2fb">COMP</a> common instance definition to access comparator register bits used by both comparator instances (window mode) */</td></tr>
<tr class="separator:ga7c0dbc759386dc94597d1ab7b798e75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e71def3baefc10ec36f1dd48da4050e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga7e71def3baefc10ec36f1dd48da4050e">RI</a>&#160;&#160;&#160;((<a class="el" href="struct_r_i___type_def.html">RI_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a>)</td></tr>
<tr class="separator:ga7e71def3baefc10ec36f1dd48da4050e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa993d5a85ac85c8abbd13e31d504bb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6">OPAMP</a>&#160;&#160;&#160;((<a class="el" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c">OPAMP_BASE</a>)</td></tr>
<tr class="separator:gaaa993d5a85ac85c8abbd13e31d504bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0025add8d004b4f4bf6eaeedd55c488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf0025add8d004b4f4bf6eaeedd55c488">OPAMP1</a>&#160;&#160;&#160;((<a class="el" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c">OPAMP_BASE</a>)</td></tr>
<tr class="separator:gaf0025add8d004b4f4bf6eaeedd55c488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc11c296d6d15ca861b6378bc056848e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gabc11c296d6d15ca861b6378bc056848e">OPAMP2</a>&#160;&#160;&#160;((<a class="el" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a> *) (<a class="el" href="group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c">OPAMP_BASE</a> + 0x00000001U))</td></tr>
<tr class="separator:gabc11c296d6d15ca861b6378bc056848e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1ee26305e87c88f198841409da1214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga4b1ee26305e87c88f198841409da1214">OPAMP12_COMMON</a>&#160;&#160;&#160;((<a class="el" href="struct_o_p_a_m_p___common___type_def.html">OPAMP_Common_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c">OPAMP_BASE</a>)</td></tr>
<tr class="separator:ga4b1ee26305e87c88f198841409da1214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c833fe1c486cb62250ccbca32899cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8">SYSCFG</a>&#160;&#160;&#160;((<a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>)</td></tr>
<tr class="separator:ga3c833fe1c486cb62250ccbca32899cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9189e770cd9b63dadd36683eb9843cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>&#160;&#160;&#160;((<a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>)</td></tr>
<tr class="separator:ga9189e770cd9b63dadd36683eb9843cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf52b4b4c36110a0addfa98059f54a50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf52b4b4c36110a0addfa98059f54a50e">TIM9</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga92ae902be7902560939223dd765ece08">TIM9_BASE</a>)</td></tr>
<tr class="separator:gaf52b4b4c36110a0addfa98059f54a50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b2ad3f5f506f0f8df0d2ec3e767267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga46b2ad3f5f506f0f8df0d2ec3e767267">TIM10</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga3eff32f3801db31fb4b61d5618cad54a">TIM10_BASE</a>)</td></tr>
<tr class="separator:ga46b2ad3f5f506f0f8df0d2ec3e767267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd11ef966c7165f57e2cebe0abc71ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gacfd11ef966c7165f57e2cebe0abc71ad">TIM11</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</a>)</td></tr>
<tr class="separator:gacfd11ef966c7165f57e2cebe0abc71ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1919c64fc774aab31190346fd5457e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf1919c64fc774aab31190346fd5457e2">ADC1_COMMON</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>)</td></tr>
<tr class="separator:gaf1919c64fc774aab31190346fd5457e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54d148b91f3d356713f7e367a2243bea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__declaration.html#gaf1919c64fc774aab31190346fd5457e2">ADC1_COMMON</a></td></tr>
<tr class="separator:ga54d148b91f3d356713f7e367a2243bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad483be344a28ac800be8f03654a9612f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:gad483be344a28ac800be8f03654a9612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92871691058ff7ccffd7635930cb08da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td></tr>
<tr class="separator:ga92871691058ff7ccffd7635930cb08da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac485358099728ddae050db37924dd6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>)</td></tr>
<tr class="separator:gac485358099728ddae050db37924dd6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>)</td></tr>
<tr class="separator:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dca03332d620196ba943bc2346eaa08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>)</td></tr>
<tr class="separator:ga2dca03332d620196ba943bc2346eaa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>)</td></tr>
<tr class="separator:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>)</td></tr>
<tr class="separator:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeacbb43ae86c879945afe98c679b285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">GPIOH</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaee4716389f3a1c727495375b76645608">GPIOH_BASE</a>)</td></tr>
<tr class="separator:gadeacbb43ae86c879945afe98c679b285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43c3022dede7c9db7a58d3c3409dbc8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</a>)</td></tr>
<tr class="separator:ga43c3022dede7c9db7a58d3c3409dbc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a2a23a32f9b02166a8c64012842414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga5d8ca4020f2e8c00bde974e8e7c13cfe">GPIOG_BASE</a>)</td></tr>
<tr class="separator:ga02a2a23a32f9b02166a8c64012842414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a>&#160;&#160;&#160;((<a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>)</td></tr>
<tr class="separator:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74944438a086975793d26ae48d5882d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>&#160;&#160;&#160;((<a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>)</td></tr>
<tr class="separator:ga74944438a086975793d26ae48d5882d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>&#160;&#160;&#160;((<a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>)</td></tr>
<tr class="separator:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d5f875cdc6d696735f20fa23a895c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3">OB</a>&#160;&#160;&#160;((<a class="el" href="struct_o_b___type_def.html">OB_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">OB_BASE</a>)</td></tr>
<tr class="separator:gad2d5f875cdc6d696735f20fa23a895c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>)</td></tr>
<tr class="separator:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac83c5be824be1c02716e2522e80ddf7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gac83c5be824be1c02716e2522e80ddf7a">DMA1_Channel1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">DMA1_Channel1_BASE</a>)</td></tr>
<tr class="separator:gac83c5be824be1c02716e2522e80ddf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23d7631dd10c645e06971b2543ba2949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga23d7631dd10c645e06971b2543ba2949">DMA1_Channel2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">DMA1_Channel2_BASE</a>)</td></tr>
<tr class="separator:ga23d7631dd10c645e06971b2543ba2949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7b6093a37b306d7f1f50b2f200f0d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gacf7b6093a37b306d7f1f50b2f200f0d0">DMA1_Channel3</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">DMA1_Channel3_BASE</a>)</td></tr>
<tr class="separator:gacf7b6093a37b306d7f1f50b2f200f0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c42743316bf64da557130061b1f56a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad2c42743316bf64da557130061b1f56a">DMA1_Channel4</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">DMA1_Channel4_BASE</a>)</td></tr>
<tr class="separator:gad2c42743316bf64da557130061b1f56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06ff98ddef3c962795d2e2444004abff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga06ff98ddef3c962795d2e2444004abff">DMA1_Channel5</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">DMA1_Channel5_BASE</a>)</td></tr>
<tr class="separator:ga06ff98ddef3c962795d2e2444004abff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac013c4376e4797831b5ddd2a09519df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gac013c4376e4797831b5ddd2a09519df8">DMA1_Channel6</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga896c2c7585dd8bc3969cf8561f689d2d">DMA1_Channel6_BASE</a>)</td></tr>
<tr class="separator:gac013c4376e4797831b5ddd2a09519df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f9c23b3d1add93ed206b5c9afa5cda3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga4f9c23b3d1add93ed206b5c9afa5cda3">DMA1_Channel7</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaeee0d1f77d0db1db533016a09351166c">DMA1_Channel7_BASE</a>)</td></tr>
<tr class="separator:ga4f9c23b3d1add93ed206b5c9afa5cda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506520140eec1708bc7570c49bdf972d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a>)</td></tr>
<tr class="separator:ga506520140eec1708bc7570c49bdf972d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad86c75e1ff89e03e15570f47962865c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad86c75e1ff89e03e15570f47962865c8">DMA2_Channel1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad3bd6c4201d12f5d474518c1b02f8e3b">DMA2_Channel1_BASE</a>)</td></tr>
<tr class="separator:gad86c75e1ff89e03e15570f47962865c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga316024020799373b9d8e35c316c74f24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga316024020799373b9d8e35c316c74f24">DMA2_Channel2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga22f39f23c879c699b88e04a629f69d1c">DMA2_Channel2_BASE</a>)</td></tr>
<tr class="separator:ga316024020799373b9d8e35c316c74f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dca52a79587e0ca9a5d669048b4c7eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga6dca52a79587e0ca9a5d669048b4c7eb">DMA2_Channel3</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga6f2369b8bc155fb55a28891987605c2c">DMA2_Channel3_BASE</a>)</td></tr>
<tr class="separator:ga6dca52a79587e0ca9a5d669048b4c7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga612b396657695191ad740b0b59bc9f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga612b396657695191ad740b0b59bc9f12">DMA2_Channel4</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga01b063266473f290a55047654fbbfbee">DMA2_Channel4_BASE</a>)</td></tr>
<tr class="separator:ga612b396657695191ad740b0b59bc9f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga521c13b7d0f82a6897d47995da392750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga521c13b7d0f82a6897d47995da392750">DMA2_Channel5</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga1eea983a5d68bf36f4d19fbb07955ca1">DMA2_Channel5_BASE</a>)</td></tr>
<tr class="separator:ga521c13b7d0f82a6897d47995da392750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ec6d9ec2251fda7d4ce09748cd74b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4">DBGMCU</a>&#160;&#160;&#160;((<a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>)</td></tr>
<tr class="separator:ga92ec6d9ec2251fda7d4ce09748cd74b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1c2e0f2c5f57df27447e2c4055d1a3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1c2e0f2c5f57df27447e2c4055d1a3b">ADC_SR_AWD_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa1c2e0f2c5f57df27447e2c4055d1a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1f5cef448ce47b4bf2e3d71ed7debf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1f5cef448ce47b4bf2e3d71ed7debf3">ADC_SR_AWD_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SR_AWD_Pos)</td></tr>
<tr class="separator:gad1f5cef448ce47b4bf2e3d71ed7debf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b7f27694281e4cad956da567e5583b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b7f27694281e4cad956da567e5583b2">ADC_SR_AWD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1f5cef448ce47b4bf2e3d71ed7debf3">ADC_SR_AWD_Msk</a></td></tr>
<tr class="separator:ga8b7f27694281e4cad956da567e5583b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab3db7ff9d5c2df5bde40e252d52b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeab3db7ff9d5c2df5bde40e252d52b14">ADC_SR_EOCS_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaeab3db7ff9d5c2df5bde40e252d52b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55188ae8d6249d19ba6a931e26de2de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55188ae8d6249d19ba6a931e26de2de1">ADC_SR_EOCS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SR_EOCS_Pos)</td></tr>
<tr class="separator:ga55188ae8d6249d19ba6a931e26de2de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad05e5475d475dea23e50c82fb3991956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad05e5475d475dea23e50c82fb3991956">ADC_SR_EOCS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55188ae8d6249d19ba6a931e26de2de1">ADC_SR_EOCS_Msk</a></td></tr>
<tr class="separator:gad05e5475d475dea23e50c82fb3991956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc734027e95ca4c7037d544dd3bff6a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc734027e95ca4c7037d544dd3bff6a8">ADC_SR_JEOS_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gacc734027e95ca4c7037d544dd3bff6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58053440de474b1af00450dd46d161ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58053440de474b1af00450dd46d161ca">ADC_SR_JEOS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SR_JEOS_Pos)</td></tr>
<tr class="separator:ga58053440de474b1af00450dd46d161ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec1b74ebc2dc55907f978d32d77980ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec1b74ebc2dc55907f978d32d77980ed">ADC_SR_JEOS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58053440de474b1af00450dd46d161ca">ADC_SR_JEOS_Msk</a></td></tr>
<tr class="separator:gaec1b74ebc2dc55907f978d32d77980ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b7ea4bf6dc5c2b0406d52f5c728716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66b7ea4bf6dc5c2b0406d52f5c728716">ADC_SR_JSTRT_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga66b7ea4bf6dc5c2b0406d52f5c728716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72dec61b0a9eaf8380b4ba19e8bd3750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72dec61b0a9eaf8380b4ba19e8bd3750">ADC_SR_JSTRT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SR_JSTRT_Pos)</td></tr>
<tr class="separator:ga72dec61b0a9eaf8380b4ba19e8bd3750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7340a01ffec051c06e80a037eee58a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7340a01ffec051c06e80a037eee58a14">ADC_SR_JSTRT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72dec61b0a9eaf8380b4ba19e8bd3750">ADC_SR_JSTRT_Msk</a></td></tr>
<tr class="separator:ga7340a01ffec051c06e80a037eee58a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a6327becffbd34525a0960e7be990e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21a6327becffbd34525a0960e7be990e">ADC_SR_STRT_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga21a6327becffbd34525a0960e7be990e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabffe4cd9e85d28f2e29d16acf305c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabffe4cd9e85d28f2e29d16acf305c48">ADC_SR_STRT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SR_STRT_Pos)</td></tr>
<tr class="separator:gaabffe4cd9e85d28f2e29d16acf305c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45eb11ad986d8220cde9fa47a91ed222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45eb11ad986d8220cde9fa47a91ed222">ADC_SR_STRT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabffe4cd9e85d28f2e29d16acf305c48">ADC_SR_STRT_Msk</a></td></tr>
<tr class="separator:ga45eb11ad986d8220cde9fa47a91ed222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50c7432adead5e587179e4c67713f193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50c7432adead5e587179e4c67713f193">ADC_SR_OVR_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga50c7432adead5e587179e4c67713f193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f963f57c46a01cd982b88b3a71574eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f963f57c46a01cd982b88b3a71574eb">ADC_SR_OVR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SR_OVR_Pos)</td></tr>
<tr class="separator:ga3f963f57c46a01cd982b88b3a71574eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e5211d5e3e53cdedf4d9d6fe4ce2a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5211d5e3e53cdedf4d9d6fe4ce2a45">ADC_SR_OVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f963f57c46a01cd982b88b3a71574eb">ADC_SR_OVR_Msk</a></td></tr>
<tr class="separator:ga1e5211d5e3e53cdedf4d9d6fe4ce2a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7f4ef7b37ccdcac7468491918a72a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7f4ef7b37ccdcac7468491918a72a7b">ADC_SR_ADONS_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gab7f4ef7b37ccdcac7468491918a72a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab151ba2cdbb06f61f9645f4f572d8738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab151ba2cdbb06f61f9645f4f572d8738">ADC_SR_ADONS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SR_ADONS_Pos)</td></tr>
<tr class="separator:gab151ba2cdbb06f61f9645f4f572d8738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8833ced601371447a7628e2728232410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8833ced601371447a7628e2728232410">ADC_SR_ADONS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab151ba2cdbb06f61f9645f4f572d8738">ADC_SR_ADONS_Msk</a></td></tr>
<tr class="separator:ga8833ced601371447a7628e2728232410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9348c105176f0873e560ec9345d16021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9348c105176f0873e560ec9345d16021">ADC_SR_RCNR_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga9348c105176f0873e560ec9345d16021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad62616067f7427d5c9afb53d06c175ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad62616067f7427d5c9afb53d06c175ce">ADC_SR_RCNR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SR_RCNR_Pos)</td></tr>
<tr class="separator:gad62616067f7427d5c9afb53d06c175ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dfdc63f9c9da0cd3fed797efff2fa20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dfdc63f9c9da0cd3fed797efff2fa20">ADC_SR_RCNR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad62616067f7427d5c9afb53d06c175ce">ADC_SR_RCNR_Msk</a></td></tr>
<tr class="separator:ga3dfdc63f9c9da0cd3fed797efff2fa20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae717669145725e719246550b132fc0f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae717669145725e719246550b132fc0f0">ADC_SR_JCNR_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gae717669145725e719246550b132fc0f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4adffe1bb8c6d4a63bf017d047a82494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4adffe1bb8c6d4a63bf017d047a82494">ADC_SR_JCNR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SR_JCNR_Pos)</td></tr>
<tr class="separator:ga4adffe1bb8c6d4a63bf017d047a82494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b6c708a799e6e9ecbc267f158ffc1b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b6c708a799e6e9ecbc267f158ffc1b4">ADC_SR_JCNR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4adffe1bb8c6d4a63bf017d047a82494">ADC_SR_JCNR_Msk</a></td></tr>
<tr class="separator:ga2b6c708a799e6e9ecbc267f158ffc1b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc295c5253743aeb2cda582953b7b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dc295c5253743aeb2cda582953b7b53">ADC_SR_EOC</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad05e5475d475dea23e50c82fb3991956">ADC_SR_EOCS</a>)</td></tr>
<tr class="separator:ga3dc295c5253743aeb2cda582953b7b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc9f07589bb1a4e398781df372389b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc9f07589bb1a4e398781df372389b56">ADC_SR_JEOC</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaec1b74ebc2dc55907f978d32d77980ed">ADC_SR_JEOS</a>)</td></tr>
<tr class="separator:gabc9f07589bb1a4e398781df372389b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga593a52bc26648e0eceef061f5a8c32e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga593a52bc26648e0eceef061f5a8c32e0">ADC_CR1_AWDCH_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga593a52bc26648e0eceef061f5a8c32e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cc3a347eb0150e7f476f67df64e2276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cc3a347eb0150e7f476f67df64e2276">ADC_CR1_AWDCH_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_CR1_AWDCH_Pos)</td></tr>
<tr class="separator:ga0cc3a347eb0150e7f476f67df64e2276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8bb755c7059bb2d4f5e2e999d2a2677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cc3a347eb0150e7f476f67df64e2276">ADC_CR1_AWDCH_Msk</a></td></tr>
<tr class="separator:gad8bb755c7059bb2d4f5e2e999d2a2677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18725d77c35c173cdb5bdab658d9dace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace">ADC_CR1_AWDCH_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_CR1_AWDCH_Pos)</td></tr>
<tr class="separator:ga18725d77c35c173cdb5bdab658d9dace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd37244d74db7c9a34a4f08b94301ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae">ADC_CR1_AWDCH_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_CR1_AWDCH_Pos)</td></tr>
<tr class="separator:gafcd37244d74db7c9a34a4f08b94301ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625eebdc95937325cad90a151853f5a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0">ADC_CR1_AWDCH_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_CR1_AWDCH_Pos)</td></tr>
<tr class="separator:ga625eebdc95937325cad90a151853f5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb768d4aafbabc114d4650cf962392ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec">ADC_CR1_AWDCH_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_CR1_AWDCH_Pos)</td></tr>
<tr class="separator:gafb768d4aafbabc114d4650cf962392ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf37f3c0d7c72192803d0772e076cf8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee">ADC_CR1_AWDCH_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_CR1_AWDCH_Pos)</td></tr>
<tr class="separator:gaf37f3c0d7c72192803d0772e076cf8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga325f92a60e7dbed513641cb2f1dcf632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga325f92a60e7dbed513641cb2f1dcf632">ADC_CR1_EOCSIE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga325f92a60e7dbed513641cb2f1dcf632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cf991b948e8890cb5dabd7eea67cdb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cf991b948e8890cb5dabd7eea67cdb9">ADC_CR1_EOCSIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR1_EOCSIE_Pos)</td></tr>
<tr class="separator:ga3cf991b948e8890cb5dabd7eea67cdb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa69b6ce37d53846b3ab6a1cfecab27fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa69b6ce37d53846b3ab6a1cfecab27fc">ADC_CR1_EOCSIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cf991b948e8890cb5dabd7eea67cdb9">ADC_CR1_EOCSIE_Msk</a></td></tr>
<tr class="separator:gaa69b6ce37d53846b3ab6a1cfecab27fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga553aa50487015ce07880bd3c62887698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga553aa50487015ce07880bd3c62887698">ADC_CR1_AWDIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga553aa50487015ce07880bd3c62887698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34c5eb25f1b9dc807fabc06c90fe9df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34c5eb25f1b9dc807fabc06c90fe9df6">ADC_CR1_AWDIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR1_AWDIE_Pos)</td></tr>
<tr class="separator:ga34c5eb25f1b9dc807fabc06c90fe9df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd44f86b189696d5a3780342516de722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722">ADC_CR1_AWDIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34c5eb25f1b9dc807fabc06c90fe9df6">ADC_CR1_AWDIE_Msk</a></td></tr>
<tr class="separator:gacd44f86b189696d5a3780342516de722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e183d02cb36da258a2f4d5b845ac93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28e183d02cb36da258a2f4d5b845ac93">ADC_CR1_JEOSIE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga28e183d02cb36da258a2f4d5b845ac93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769ee97424840b20c26726877432df92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769ee97424840b20c26726877432df92">ADC_CR1_JEOSIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR1_JEOSIE_Pos)</td></tr>
<tr class="separator:ga769ee97424840b20c26726877432df92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga902897b3a7b1cf30db9551f0cf3ca37a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga902897b3a7b1cf30db9551f0cf3ca37a">ADC_CR1_JEOSIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga769ee97424840b20c26726877432df92">ADC_CR1_JEOSIE_Msk</a></td></tr>
<tr class="separator:ga902897b3a7b1cf30db9551f0cf3ca37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dcc7aec82792bc0439ebf0eaa871d5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dcc7aec82792bc0439ebf0eaa871d5c">ADC_CR1_SCAN_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga4dcc7aec82792bc0439ebf0eaa871d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae87fc99e54856233fe19c05947821d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae87fc99e54856233fe19c05947821d">ADC_CR1_SCAN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR1_SCAN_Pos)</td></tr>
<tr class="separator:ga3ae87fc99e54856233fe19c05947821d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeab75ece0c73dd97e8f21911ed22d06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae87fc99e54856233fe19c05947821d">ADC_CR1_SCAN_Msk</a></td></tr>
<tr class="separator:gaaeab75ece0c73dd97e8f21911ed22d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc219fd4025d88bd77dfb2824e4a42b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cc219fd4025d88bd77dfb2824e4a42b">ADC_CR1_AWDSGL_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga1cc219fd4025d88bd77dfb2824e4a42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a58382bba04769e4baef8f36390f648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a58382bba04769e4baef8f36390f648">ADC_CR1_AWDSGL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR1_AWDSGL_Pos)</td></tr>
<tr class="separator:ga2a58382bba04769e4baef8f36390f648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c9fc31f19c04033dfa98e982519c451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a58382bba04769e4baef8f36390f648">ADC_CR1_AWDSGL_Msk</a></td></tr>
<tr class="separator:ga5c9fc31f19c04033dfa98e982519c451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac65ab808d9f67501a3e032f6e093baa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac65ab808d9f67501a3e032f6e093baa7">ADC_CR1_JAUTO_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gac65ab808d9f67501a3e032f6e093baa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cfa0d38cd6dfd5ed09673558ccadacf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cfa0d38cd6dfd5ed09673558ccadacf">ADC_CR1_JAUTO_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR1_JAUTO_Pos)</td></tr>
<tr class="separator:ga7cfa0d38cd6dfd5ed09673558ccadacf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6353cb0d564410358b3a086dd0241f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cfa0d38cd6dfd5ed09673558ccadacf">ADC_CR1_JAUTO_Msk</a></td></tr>
<tr class="separator:ga6353cb0d564410358b3a086dd0241f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394271f323587db3ea21731046b69004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga394271f323587db3ea21731046b69004">ADC_CR1_DISCEN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga394271f323587db3ea21731046b69004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad69e1c5ba0421fe9b33109a3789be1a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad69e1c5ba0421fe9b33109a3789be1a5">ADC_CR1_DISCEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR1_DISCEN_Pos)</td></tr>
<tr class="separator:gad69e1c5ba0421fe9b33109a3789be1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd690297fc73fca40d797f4c90800b9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad69e1c5ba0421fe9b33109a3789be1a5">ADC_CR1_DISCEN_Msk</a></td></tr>
<tr class="separator:gabd690297fc73fca40d797f4c90800b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e2019ed8fe62389fe06843f9bbc265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2e2019ed8fe62389fe06843f9bbc265">ADC_CR1_JDISCEN_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gad2e2019ed8fe62389fe06843f9bbc265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae5059f8684f70119fff571d8c79bbaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae5059f8684f70119fff571d8c79bbaf">ADC_CR1_JDISCEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR1_JDISCEN_Pos)</td></tr>
<tr class="separator:gaae5059f8684f70119fff571d8c79bbaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd06a2840346bf45ff335707db0b6e30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae5059f8684f70119fff571d8c79bbaf">ADC_CR1_JDISCEN_Msk</a></td></tr>
<tr class="separator:gacd06a2840346bf45ff335707db0b6e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga418d84715b6f383cea1ca241d0c76194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga418d84715b6f383cea1ca241d0c76194">ADC_CR1_DISCNUM_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga418d84715b6f383cea1ca241d0c76194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee42b4ef0f4cb5b0ab45fc78f3e27f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafee42b4ef0f4cb5b0ab45fc78f3e27f9">ADC_CR1_DISCNUM_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_CR1_DISCNUM_Pos)</td></tr>
<tr class="separator:gafee42b4ef0f4cb5b0ab45fc78f3e27f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa416a291023449ae82e7ef39844075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafee42b4ef0f4cb5b0ab45fc78f3e27f9">ADC_CR1_DISCNUM_Msk</a></td></tr>
<tr class="separator:gaeaa416a291023449ae82e7ef39844075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59ff81db7def261f0e84d5dbb6cca1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR1_DISCNUM_Pos)</td></tr>
<tr class="separator:ga59ff81db7def261f0e84d5dbb6cca1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39940d3611126052f4f748934c629ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_CR1_DISCNUM_Pos)</td></tr>
<tr class="separator:ga39940d3611126052f4f748934c629ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab73d5fdf276f5ef3965afdda78ac9e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_CR1_DISCNUM_Pos)</td></tr>
<tr class="separator:gab73d5fdf276f5ef3965afdda78ac9e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e32f9125f1a68b2c8958a61f254176"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09e32f9125f1a68b2c8958a61f254176">ADC_CR1_PDD_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga09e32f9125f1a68b2c8958a61f254176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56808eb0b5e6e1b37c4eeaf2a2bd2abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56808eb0b5e6e1b37c4eeaf2a2bd2abb">ADC_CR1_PDD_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR1_PDD_Pos)</td></tr>
<tr class="separator:ga56808eb0b5e6e1b37c4eeaf2a2bd2abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4fd2bb84d93f32bb0a0ac1ea2270433"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4fd2bb84d93f32bb0a0ac1ea2270433">ADC_CR1_PDD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56808eb0b5e6e1b37c4eeaf2a2bd2abb">ADC_CR1_PDD_Msk</a></td></tr>
<tr class="separator:gae4fd2bb84d93f32bb0a0ac1ea2270433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga203d587bf9064aa5e4cff10cf6d47123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga203d587bf9064aa5e4cff10cf6d47123">ADC_CR1_PDI_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga203d587bf9064aa5e4cff10cf6d47123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga845b2cf7b12cde9cbf62cb0ba286acdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga845b2cf7b12cde9cbf62cb0ba286acdc">ADC_CR1_PDI_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR1_PDI_Pos)</td></tr>
<tr class="separator:ga845b2cf7b12cde9cbf62cb0ba286acdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2476fa628e5eea4039bb8c9e92305b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2476fa628e5eea4039bb8c9e92305b60">ADC_CR1_PDI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga845b2cf7b12cde9cbf62cb0ba286acdc">ADC_CR1_PDI_Msk</a></td></tr>
<tr class="separator:ga2476fa628e5eea4039bb8c9e92305b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78cb5899a747da3e5013ad44934b5c7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78cb5899a747da3e5013ad44934b5c7d">ADC_CR1_JAWDEN_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga78cb5899a747da3e5013ad44934b5c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29a30d56ef1ba75b52db631e367b13bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29a30d56ef1ba75b52db631e367b13bb">ADC_CR1_JAWDEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR1_JAWDEN_Pos)</td></tr>
<tr class="separator:ga29a30d56ef1ba75b52db631e367b13bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4886de74bcd3a1e545094089f76fd0b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29a30d56ef1ba75b52db631e367b13bb">ADC_CR1_JAWDEN_Msk</a></td></tr>
<tr class="separator:ga4886de74bcd3a1e545094089f76fd0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4078327f9219b87d0627ad53f27e25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4078327f9219b87d0627ad53f27e25a">ADC_CR1_AWDEN_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gaf4078327f9219b87d0627ad53f27e25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga815cfd0e3ad3eed4424caf312550da16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga815cfd0e3ad3eed4424caf312550da16">ADC_CR1_AWDEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR1_AWDEN_Pos)</td></tr>
<tr class="separator:ga815cfd0e3ad3eed4424caf312550da16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e006d43fcb9fe1306745c95a1bdd651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga815cfd0e3ad3eed4424caf312550da16">ADC_CR1_AWDEN_Msk</a></td></tr>
<tr class="separator:ga6e006d43fcb9fe1306745c95a1bdd651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacae7156287b4fc60bc71114529b7b868"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacae7156287b4fc60bc71114529b7b868">ADC_CR1_RES_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gacae7156287b4fc60bc71114529b7b868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5645a309568931b9f783dbca969ff487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5645a309568931b9f783dbca969ff487">ADC_CR1_RES_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; ADC_CR1_RES_Pos)</td></tr>
<tr class="separator:ga5645a309568931b9f783dbca969ff487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71e4a4c233895a2e7b6dd3ca6ca849e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5">ADC_CR1_RES</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5645a309568931b9f783dbca969ff487">ADC_CR1_RES_Msk</a></td></tr>
<tr class="separator:ga71e4a4c233895a2e7b6dd3ca6ca849e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfc432ddbd2140a92d877f6d9dc52417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfc432ddbd2140a92d877f6d9dc52417">ADC_CR1_RES_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR1_RES_Pos)</td></tr>
<tr class="separator:gacfc432ddbd2140a92d877f6d9dc52417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga674904864f540043692a5b5ead9fae10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga674904864f540043692a5b5ead9fae10">ADC_CR1_RES_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_CR1_RES_Pos)</td></tr>
<tr class="separator:ga674904864f540043692a5b5ead9fae10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c72d6e0c41f98ea9b378d8455de2f13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c72d6e0c41f98ea9b378d8455de2f13">ADC_CR1_OVRIE_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga0c72d6e0c41f98ea9b378d8455de2f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada4ec8e732a43f37a4568049593aa146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada4ec8e732a43f37a4568049593aa146">ADC_CR1_OVRIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR1_OVRIE_Pos)</td></tr>
<tr class="separator:gada4ec8e732a43f37a4568049593aa146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa892fda7c204bf18a33a059f28be0fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa892fda7c204bf18a33a059f28be0fba">ADC_CR1_OVRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada4ec8e732a43f37a4568049593aa146">ADC_CR1_OVRIE_Msk</a></td></tr>
<tr class="separator:gaa892fda7c204bf18a33a059f28be0fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa39fee2e812a7ca45998cccf32e90aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa39fee2e812a7ca45998cccf32e90aea">ADC_CR1_EOCIE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa69b6ce37d53846b3ab6a1cfecab27fc">ADC_CR1_EOCSIE</a>)</td></tr>
<tr class="separator:gaa39fee2e812a7ca45998cccf32e90aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c46fc1dc6c63acf88821f46a8f6d5e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7">ADC_CR1_JEOCIE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga902897b3a7b1cf30db9551f0cf3ca37a">ADC_CR1_JEOSIE</a>)</td></tr>
<tr class="separator:ga5c46fc1dc6c63acf88821f46a8f6d5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234ecbd845e8f7b48fab4b3f1e12e788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga234ecbd845e8f7b48fab4b3f1e12e788">ADC_CR2_ADON_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga234ecbd845e8f7b48fab4b3f1e12e788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga523c9c51b9eefe42cc33dec9dbcd7091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga523c9c51b9eefe42cc33dec9dbcd7091">ADC_CR2_ADON_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR2_ADON_Pos)</td></tr>
<tr class="separator:ga523c9c51b9eefe42cc33dec9dbcd7091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89b646f092b052d8488d2016f6290f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga523c9c51b9eefe42cc33dec9dbcd7091">ADC_CR2_ADON_Msk</a></td></tr>
<tr class="separator:ga89b646f092b052d8488d2016f6290f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4401869d89774c7f187aa72c3f9fae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4401869d89774c7f187aa72c3f9fae2">ADC_CR2_CONT_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gab4401869d89774c7f187aa72c3f9fae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a1c4bf40a36bd05804f1083f745914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69a1c4bf40a36bd05804f1083f745914">ADC_CR2_CONT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR2_CONT_Pos)</td></tr>
<tr class="separator:ga69a1c4bf40a36bd05804f1083f745914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49bb71a868c9d88a0f7bbe48918b2140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69a1c4bf40a36bd05804f1083f745914">ADC_CR2_CONT_Msk</a></td></tr>
<tr class="separator:ga49bb71a868c9d88a0f7bbe48918b2140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ecc08857859e7ddf34d3258157b112c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ecc08857859e7ddf34d3258157b112c">ADC_CR2_CFG_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga8ecc08857859e7ddf34d3258157b112c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58831707516991ddd88d37ab697a6caa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58831707516991ddd88d37ab697a6caa">ADC_CR2_CFG_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR2_CFG_Pos)</td></tr>
<tr class="separator:ga58831707516991ddd88d37ab697a6caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b8796715fcbed90834aa3d1cc91326a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b8796715fcbed90834aa3d1cc91326a">ADC_CR2_CFG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58831707516991ddd88d37ab697a6caa">ADC_CR2_CFG_Msk</a></td></tr>
<tr class="separator:ga5b8796715fcbed90834aa3d1cc91326a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e7ac841510fa00dcecbcc4da220e6c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e7ac841510fa00dcecbcc4da220e6c3">ADC_CR2_DELS_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga8e7ac841510fa00dcecbcc4da220e6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f561077de111aeb5ee8f0d6a35e76b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92f561077de111aeb5ee8f0d6a35e76b">ADC_CR2_DELS_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_CR2_DELS_Pos)</td></tr>
<tr class="separator:ga92f561077de111aeb5ee8f0d6a35e76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70d08cda9c1473839b560b33ff6fd672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70d08cda9c1473839b560b33ff6fd672">ADC_CR2_DELS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92f561077de111aeb5ee8f0d6a35e76b">ADC_CR2_DELS_Msk</a></td></tr>
<tr class="separator:ga70d08cda9c1473839b560b33ff6fd672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2675f3571f7d741e309256904cac0e2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2675f3571f7d741e309256904cac0e2e">ADC_CR2_DELS_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR2_DELS_Pos)</td></tr>
<tr class="separator:ga2675f3571f7d741e309256904cac0e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga175b298af75da04802dbf0521e66a01c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga175b298af75da04802dbf0521e66a01c">ADC_CR2_DELS_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_CR2_DELS_Pos)</td></tr>
<tr class="separator:ga175b298af75da04802dbf0521e66a01c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81458a570d3d988d89673b426eebbedd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81458a570d3d988d89673b426eebbedd">ADC_CR2_DELS_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_CR2_DELS_Pos)</td></tr>
<tr class="separator:ga81458a570d3d988d89673b426eebbedd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8edaebc5ec9c7cf465e7810189052ffd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8edaebc5ec9c7cf465e7810189052ffd">ADC_CR2_DMA_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga8edaebc5ec9c7cf465e7810189052ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9bfa1dd15f4531ef79131a4a2810342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9bfa1dd15f4531ef79131a4a2810342">ADC_CR2_DMA_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR2_DMA_Pos)</td></tr>
<tr class="separator:gad9bfa1dd15f4531ef79131a4a2810342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017309ac4b532bc8c607388f4e2cbbec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9bfa1dd15f4531ef79131a4a2810342">ADC_CR2_DMA_Msk</a></td></tr>
<tr class="separator:ga017309ac4b532bc8c607388f4e2cbbec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25e88283dda37ac8153f8f2d5aa8fd4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25e88283dda37ac8153f8f2d5aa8fd4b">ADC_CR2_DDS_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga25e88283dda37ac8153f8f2d5aa8fd4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fbc51781aa1e2cb18d72ac67e748fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96fbc51781aa1e2cb18d72ac67e748fe">ADC_CR2_DDS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR2_DDS_Pos)</td></tr>
<tr class="separator:ga96fbc51781aa1e2cb18d72ac67e748fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">ADC_CR2_DDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96fbc51781aa1e2cb18d72ac67e748fe">ADC_CR2_DDS_Msk</a></td></tr>
<tr class="separator:ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga375e2be253b645381365c90ae8c4cb1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga375e2be253b645381365c90ae8c4cb1f">ADC_CR2_EOCS_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga375e2be253b645381365c90ae8c4cb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee54d4669ca3fd1c2e760cbe1a0dcbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacee54d4669ca3fd1c2e760cbe1a0dcbd">ADC_CR2_EOCS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR2_EOCS_Pos)</td></tr>
<tr class="separator:gacee54d4669ca3fd1c2e760cbe1a0dcbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9dac2004ab20295e04012060ab24aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9dac2004ab20295e04012060ab24aeb">ADC_CR2_EOCS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacee54d4669ca3fd1c2e760cbe1a0dcbd">ADC_CR2_EOCS_Msk</a></td></tr>
<tr class="separator:gaf9dac2004ab20295e04012060ab24aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6422927e869ce87e289e796dcf0067c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6422927e869ce87e289e796dcf0067c2">ADC_CR2_ALIGN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga6422927e869ce87e289e796dcf0067c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0bca3543546c0f5c893a4a99a4ddcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0bca3543546c0f5c893a4a99a4ddcc">ADC_CR2_ALIGN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR2_ALIGN_Pos)</td></tr>
<tr class="separator:gada0bca3543546c0f5c893a4a99a4ddcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5950b5a7438a447584f6dd86c343362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada0bca3543546c0f5c893a4a99a4ddcc">ADC_CR2_ALIGN_Msk</a></td></tr>
<tr class="separator:gaf5950b5a7438a447584f6dd86c343362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d64811b8292d3145622b767f859e3b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d64811b8292d3145622b767f859e3b0">ADC_CR2_JEXTSEL_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6d64811b8292d3145622b767f859e3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57147ca3b182775bc6708bd7edad0a8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57147ca3b182775bc6708bd7edad0a8d">ADC_CR2_JEXTSEL_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; ADC_CR2_JEXTSEL_Pos)</td></tr>
<tr class="separator:ga57147ca3b182775bc6708bd7edad0a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3aa5d0e2a4b77960ec8f3b425a3eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57147ca3b182775bc6708bd7edad0a8d">ADC_CR2_JEXTSEL_Msk</a></td></tr>
<tr class="separator:gaab3aa5d0e2a4b77960ec8f3b425a3eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa70c1f30e2101e2177ce564440203ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR2_JEXTSEL_Pos)</td></tr>
<tr class="separator:gaa70c1f30e2101e2177ce564440203ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fa4a240d34ce231d6d0543bac7fd9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_CR2_JEXTSEL_Pos)</td></tr>
<tr class="separator:ga99fa4a240d34ce231d6d0543bac7fd9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga571bb97f950181fedbc0d4756482713d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_CR2_JEXTSEL_Pos)</td></tr>
<tr class="separator:ga571bb97f950181fedbc0d4756482713d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae34f5dda7a153ffd927c9cd38999f822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; ADC_CR2_JEXTSEL_Pos)</td></tr>
<tr class="separator:gae34f5dda7a153ffd927c9cd38999f822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf91b9e9943eb12821746a1fe4a68988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf91b9e9943eb12821746a1fe4a68988">ADC_CR2_JEXTEN_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gacf91b9e9943eb12821746a1fe4a68988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac444a034ccfbea8f0a0a1b3a40abb600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac444a034ccfbea8f0a0a1b3a40abb600">ADC_CR2_JEXTEN_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; ADC_CR2_JEXTEN_Pos)</td></tr>
<tr class="separator:gac444a034ccfbea8f0a0a1b3a40abb600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07330f702208792faca3a563dc4fd9c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6">ADC_CR2_JEXTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac444a034ccfbea8f0a0a1b3a40abb600">ADC_CR2_JEXTEN_Msk</a></td></tr>
<tr class="separator:ga07330f702208792faca3a563dc4fd9c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b3c99510de210ff3137ff8de328889b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b3c99510de210ff3137ff8de328889b">ADC_CR2_JEXTEN_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR2_JEXTEN_Pos)</td></tr>
<tr class="separator:ga0b3c99510de210ff3137ff8de328889b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga949c70fdf36a32a6afcbf44fec123832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga949c70fdf36a32a6afcbf44fec123832">ADC_CR2_JEXTEN_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_CR2_JEXTEN_Pos)</td></tr>
<tr class="separator:ga949c70fdf36a32a6afcbf44fec123832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c5de0a53e5697dcb16759a12c47c7a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c5de0a53e5697dcb16759a12c47c7a4">ADC_CR2_JSWSTART_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga3c5de0a53e5697dcb16759a12c47c7a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1555cd00a88accf874a2bda2c0ac8d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1555cd00a88accf874a2bda2c0ac8d4">ADC_CR2_JSWSTART_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR2_JSWSTART_Pos)</td></tr>
<tr class="separator:gac1555cd00a88accf874a2bda2c0ac8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac12fe8a6cc24eef2ed2e1f1525855678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678">ADC_CR2_JSWSTART</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1555cd00a88accf874a2bda2c0ac8d4">ADC_CR2_JSWSTART_Msk</a></td></tr>
<tr class="separator:gac12fe8a6cc24eef2ed2e1f1525855678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98246071e8135d0b92366024e474511c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98246071e8135d0b92366024e474511c">ADC_CR2_EXTSEL_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga98246071e8135d0b92366024e474511c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef4979d74537d34ce18573d072e33408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef4979d74537d34ce18573d072e33408">ADC_CR2_EXTSEL_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; ADC_CR2_EXTSEL_Pos)</td></tr>
<tr class="separator:gaef4979d74537d34ce18573d072e33408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1054d6cd017e305cf6e8a864ce96c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef4979d74537d34ce18573d072e33408">ADC_CR2_EXTSEL_Msk</a></td></tr>
<tr class="separator:ga6d1054d6cd017e305cf6e8a864ce96c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9410c7fd93f6d0b157ede745ee269d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR2_EXTSEL_Pos)</td></tr>
<tr class="separator:ga9410c7fd93f6d0b157ede745ee269d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6725419743a8d01b4a223609952893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_CR2_EXTSEL_Pos)</td></tr>
<tr class="separator:ga5a6725419743a8d01b4a223609952893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2322988b5fff19d012d9179d412ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_CR2_EXTSEL_Pos)</td></tr>
<tr class="separator:ga5c2322988b5fff19d012d9179d412ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387de6160834197888efa43e164c2db9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; ADC_CR2_EXTSEL_Pos)</td></tr>
<tr class="separator:ga387de6160834197888efa43e164c2db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga902a845718958f3db26c7d56e9c3a286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga902a845718958f3db26c7d56e9c3a286">ADC_CR2_EXTEN_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga902a845718958f3db26c7d56e9c3a286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac97138f7c2e3ecbb31756679589c9b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac97138f7c2e3ecbb31756679589c9b62">ADC_CR2_EXTEN_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; ADC_CR2_EXTEN_Pos)</td></tr>
<tr class="separator:gac97138f7c2e3ecbb31756679589c9b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574b4d8e90655d0432882d620e629234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234">ADC_CR2_EXTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac97138f7c2e3ecbb31756679589c9b62">ADC_CR2_EXTEN_Msk</a></td></tr>
<tr class="separator:ga574b4d8e90655d0432882d620e629234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3519da0cc6fbd31444a16244c70232e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3519da0cc6fbd31444a16244c70232e6">ADC_CR2_EXTEN_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR2_EXTEN_Pos)</td></tr>
<tr class="separator:ga3519da0cc6fbd31444a16244c70232e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17e37edddbb6ad791bffb350cca23d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17e37edddbb6ad791bffb350cca23d4d">ADC_CR2_EXTEN_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_CR2_EXTEN_Pos)</td></tr>
<tr class="separator:ga17e37edddbb6ad791bffb350cca23d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf78afe48fe6fdadf00d3c37cfed860a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf78afe48fe6fdadf00d3c37cfed860a7">ADC_CR2_SWSTART_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gaf78afe48fe6fdadf00d3c37cfed860a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c16a177295208be4bed45f350c315e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c16a177295208be4bed45f350c315e">ADC_CR2_SWSTART_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR2_SWSTART_Pos)</td></tr>
<tr class="separator:gaa5c16a177295208be4bed45f350c315e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eae65bad1a6c975e1911eb5ba117468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468">ADC_CR2_SWSTART</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c16a177295208be4bed45f350c315e">ADC_CR2_SWSTART_Msk</a></td></tr>
<tr class="separator:ga5eae65bad1a6c975e1911eb5ba117468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8017ec43c311abf0906240b1f0ed64e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8017ec43c311abf0906240b1f0ed64e7">ADC_SMPR1_SMP20_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8017ec43c311abf0906240b1f0ed64e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa213a03bb8bba8755d6ef5239e15c574"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa213a03bb8bba8755d6ef5239e15c574">ADC_SMPR1_SMP20_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR1_SMP20_Pos)</td></tr>
<tr class="separator:gaa213a03bb8bba8755d6ef5239e15c574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94ce8599a79e518e0ec8681f0b894581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94ce8599a79e518e0ec8681f0b894581">ADC_SMPR1_SMP20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa213a03bb8bba8755d6ef5239e15c574">ADC_SMPR1_SMP20_Msk</a></td></tr>
<tr class="separator:ga94ce8599a79e518e0ec8681f0b894581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5240f091b5816edb81ea5a89708898d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5240f091b5816edb81ea5a89708898d5">ADC_SMPR1_SMP20_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR1_SMP20_Pos)</td></tr>
<tr class="separator:ga5240f091b5816edb81ea5a89708898d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e5e657dbe912b9c1bcf8e6a6a8c675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52e5e657dbe912b9c1bcf8e6a6a8c675">ADC_SMPR1_SMP20_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR1_SMP20_Pos)</td></tr>
<tr class="separator:ga52e5e657dbe912b9c1bcf8e6a6a8c675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d391344f05036ce05074fe649ec774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1d391344f05036ce05074fe649ec774">ADC_SMPR1_SMP20_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR1_SMP20_Pos)</td></tr>
<tr class="separator:gac1d391344f05036ce05074fe649ec774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad41d209415a3a57ea15f06d92125f870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad41d209415a3a57ea15f06d92125f870">ADC_SMPR1_SMP21_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad41d209415a3a57ea15f06d92125f870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c4d9854d31deb84ca188757ee2fc34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c4d9854d31deb84ca188757ee2fc34">ADC_SMPR1_SMP21_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR1_SMP21_Pos)</td></tr>
<tr class="separator:gaa3c4d9854d31deb84ca188757ee2fc34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e266f2559667a55159dadee0913c434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e266f2559667a55159dadee0913c434">ADC_SMPR1_SMP21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c4d9854d31deb84ca188757ee2fc34">ADC_SMPR1_SMP21_Msk</a></td></tr>
<tr class="separator:ga2e266f2559667a55159dadee0913c434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3536f74ed57c7bbe45a7362e127f6410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3536f74ed57c7bbe45a7362e127f6410">ADC_SMPR1_SMP21_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR1_SMP21_Pos)</td></tr>
<tr class="separator:ga3536f74ed57c7bbe45a7362e127f6410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183a993d5c3dfe7a1a8f11c7d15108ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga183a993d5c3dfe7a1a8f11c7d15108ae">ADC_SMPR1_SMP21_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR1_SMP21_Pos)</td></tr>
<tr class="separator:ga183a993d5c3dfe7a1a8f11c7d15108ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9910f4acb5be82338efb683eaa374ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9910f4acb5be82338efb683eaa374ba">ADC_SMPR1_SMP21_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR1_SMP21_Pos)</td></tr>
<tr class="separator:gaf9910f4acb5be82338efb683eaa374ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51dfba30cccf391d2dd0b5af2beb18a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51dfba30cccf391d2dd0b5af2beb18a2">ADC_SMPR1_SMP22_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga51dfba30cccf391d2dd0b5af2beb18a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03986d128c34dcfec2e16b084966b0d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03986d128c34dcfec2e16b084966b0d1">ADC_SMPR1_SMP22_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR1_SMP22_Pos)</td></tr>
<tr class="separator:ga03986d128c34dcfec2e16b084966b0d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9748941993ba4e228e7c0e13fb669f76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9748941993ba4e228e7c0e13fb669f76">ADC_SMPR1_SMP22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03986d128c34dcfec2e16b084966b0d1">ADC_SMPR1_SMP22_Msk</a></td></tr>
<tr class="separator:ga9748941993ba4e228e7c0e13fb669f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1595fb13e55eb5496a955e461959fcb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1595fb13e55eb5496a955e461959fcb4">ADC_SMPR1_SMP22_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR1_SMP22_Pos)</td></tr>
<tr class="separator:ga1595fb13e55eb5496a955e461959fcb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d62bd8853a3f7e084b12cb0f9816382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d62bd8853a3f7e084b12cb0f9816382">ADC_SMPR1_SMP22_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR1_SMP22_Pos)</td></tr>
<tr class="separator:ga4d62bd8853a3f7e084b12cb0f9816382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fabdf5dd6eac1c1b1d1fcfb2ec1d966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fabdf5dd6eac1c1b1d1fcfb2ec1d966">ADC_SMPR1_SMP22_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR1_SMP22_Pos)</td></tr>
<tr class="separator:ga9fabdf5dd6eac1c1b1d1fcfb2ec1d966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf72068941ff8664cffdb9f03d0f99485"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf72068941ff8664cffdb9f03d0f99485">ADC_SMPR1_SMP23_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaf72068941ff8664cffdb9f03d0f99485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652300e92a61eda4e119658bf1598512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga652300e92a61eda4e119658bf1598512">ADC_SMPR1_SMP23_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR1_SMP23_Pos)</td></tr>
<tr class="separator:ga652300e92a61eda4e119658bf1598512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cfda2168e008fcd7f33117bc8090d58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cfda2168e008fcd7f33117bc8090d58">ADC_SMPR1_SMP23</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga652300e92a61eda4e119658bf1598512">ADC_SMPR1_SMP23_Msk</a></td></tr>
<tr class="separator:ga5cfda2168e008fcd7f33117bc8090d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f80ec27cf6899fb8707067137344e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f80ec27cf6899fb8707067137344e0a">ADC_SMPR1_SMP23_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR1_SMP23_Pos)</td></tr>
<tr class="separator:ga7f80ec27cf6899fb8707067137344e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad50c684de50b42c13417b5e34054cf85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad50c684de50b42c13417b5e34054cf85">ADC_SMPR1_SMP23_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR1_SMP23_Pos)</td></tr>
<tr class="separator:gad50c684de50b42c13417b5e34054cf85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6594243a3138309b48a7d9c85e74c1ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6594243a3138309b48a7d9c85e74c1ec">ADC_SMPR1_SMP23_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR1_SMP23_Pos)</td></tr>
<tr class="separator:ga6594243a3138309b48a7d9c85e74c1ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1b2ee15c07f8bd32ecbdcf2524b5be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f1b2ee15c07f8bd32ecbdcf2524b5be">ADC_SMPR1_SMP24_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga9f1b2ee15c07f8bd32ecbdcf2524b5be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1802066613b8f2642f6df40bec48c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1802066613b8f2642f6df40bec48c3a">ADC_SMPR1_SMP24_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR1_SMP24_Pos)</td></tr>
<tr class="separator:gac1802066613b8f2642f6df40bec48c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga364d9bf92d314f8c9c2309931205e316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga364d9bf92d314f8c9c2309931205e316">ADC_SMPR1_SMP24</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1802066613b8f2642f6df40bec48c3a">ADC_SMPR1_SMP24_Msk</a></td></tr>
<tr class="separator:ga364d9bf92d314f8c9c2309931205e316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf9618d9583c2395a00f22ffec1e886d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf9618d9583c2395a00f22ffec1e886d">ADC_SMPR1_SMP24_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR1_SMP24_Pos)</td></tr>
<tr class="separator:gacf9618d9583c2395a00f22ffec1e886d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77cd0cf502d62db128e37b89a2ee1398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77cd0cf502d62db128e37b89a2ee1398">ADC_SMPR1_SMP24_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR1_SMP24_Pos)</td></tr>
<tr class="separator:ga77cd0cf502d62db128e37b89a2ee1398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66d94d9e926cf45e366616b11d39b96f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66d94d9e926cf45e366616b11d39b96f">ADC_SMPR1_SMP24_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR1_SMP24_Pos)</td></tr>
<tr class="separator:ga66d94d9e926cf45e366616b11d39b96f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f8b198dc11ff1a4465749304da6db71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f8b198dc11ff1a4465749304da6db71">ADC_SMPR1_SMP25_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga4f8b198dc11ff1a4465749304da6db71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a61c588aaa994fff94677406c83f4ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a61c588aaa994fff94677406c83f4ab">ADC_SMPR1_SMP25_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR1_SMP25_Pos)</td></tr>
<tr class="separator:ga4a61c588aaa994fff94677406c83f4ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d1ca3fd62aa8b5dda8d64fa27aacea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d1ca3fd62aa8b5dda8d64fa27aacea7">ADC_SMPR1_SMP25</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a61c588aaa994fff94677406c83f4ab">ADC_SMPR1_SMP25_Msk</a></td></tr>
<tr class="separator:ga9d1ca3fd62aa8b5dda8d64fa27aacea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6a08f70b96017a882f77f295eed6230"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6a08f70b96017a882f77f295eed6230">ADC_SMPR1_SMP25_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR1_SMP25_Pos)</td></tr>
<tr class="separator:gaa6a08f70b96017a882f77f295eed6230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd5c87e953dd49b409b021640793216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcd5c87e953dd49b409b021640793216">ADC_SMPR1_SMP25_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR1_SMP25_Pos)</td></tr>
<tr class="separator:gadcd5c87e953dd49b409b021640793216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80af133ab4f6347828c8042295370641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80af133ab4f6347828c8042295370641">ADC_SMPR1_SMP25_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR1_SMP25_Pos)</td></tr>
<tr class="separator:ga80af133ab4f6347828c8042295370641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc83146fe63f945f9e623cefd8b67b98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc83146fe63f945f9e623cefd8b67b98">ADC_SMPR1_SMP26_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gafc83146fe63f945f9e623cefd8b67b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601d65044ad4415a9b0c25cc8647a229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga601d65044ad4415a9b0c25cc8647a229">ADC_SMPR1_SMP26_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR1_SMP26_Pos)</td></tr>
<tr class="separator:ga601d65044ad4415a9b0c25cc8647a229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1066d0cdec3bb382d7fc504beceeb62e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1066d0cdec3bb382d7fc504beceeb62e">ADC_SMPR1_SMP26</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga601d65044ad4415a9b0c25cc8647a229">ADC_SMPR1_SMP26_Msk</a></td></tr>
<tr class="separator:ga1066d0cdec3bb382d7fc504beceeb62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0067b8f615cb3d7408aa4f7988261a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0067b8f615cb3d7408aa4f7988261a8">ADC_SMPR1_SMP26_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR1_SMP26_Pos)</td></tr>
<tr class="separator:gaa0067b8f615cb3d7408aa4f7988261a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ff5110c382c7f8697667c483f1b5f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ff5110c382c7f8697667c483f1b5f4c">ADC_SMPR1_SMP26_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR1_SMP26_Pos)</td></tr>
<tr class="separator:ga8ff5110c382c7f8697667c483f1b5f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fbefecf0c3b7a5e9f362e8c947e48d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fbefecf0c3b7a5e9f362e8c947e48d2">ADC_SMPR1_SMP26_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR1_SMP26_Pos)</td></tr>
<tr class="separator:ga0fbefecf0c3b7a5e9f362e8c947e48d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51b9f122c0b22f13d638d4317f1a27d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad51b9f122c0b22f13d638d4317f1a27d">ADC_SMPR1_SMP27_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gad51b9f122c0b22f13d638d4317f1a27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f8bba8c5668f6acc4e8ef150e9bb62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09f8bba8c5668f6acc4e8ef150e9bb62">ADC_SMPR1_SMP27_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR1_SMP27_Pos)</td></tr>
<tr class="separator:ga09f8bba8c5668f6acc4e8ef150e9bb62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7780c8d76093303f2766d0d596d087a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7780c8d76093303f2766d0d596d087a5">ADC_SMPR1_SMP27</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09f8bba8c5668f6acc4e8ef150e9bb62">ADC_SMPR1_SMP27_Msk</a></td></tr>
<tr class="separator:ga7780c8d76093303f2766d0d596d087a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8ca4f20b2e74dbd9546097852ea7761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8ca4f20b2e74dbd9546097852ea7761">ADC_SMPR1_SMP27_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR1_SMP27_Pos)</td></tr>
<tr class="separator:gae8ca4f20b2e74dbd9546097852ea7761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d66197e5e8b0fad6e58e029ecb8bc70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d66197e5e8b0fad6e58e029ecb8bc70">ADC_SMPR1_SMP27_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR1_SMP27_Pos)</td></tr>
<tr class="separator:ga2d66197e5e8b0fad6e58e029ecb8bc70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ff7f459fc9b2e2c7a49cf8caa664d8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ff7f459fc9b2e2c7a49cf8caa664d8c">ADC_SMPR1_SMP27_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR1_SMP27_Pos)</td></tr>
<tr class="separator:ga9ff7f459fc9b2e2c7a49cf8caa664d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44a126ba3f2a298630a288aa7909ce2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44a126ba3f2a298630a288aa7909ce2c">ADC_SMPR1_SMP28_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga44a126ba3f2a298630a288aa7909ce2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477eeb8022043fc706eb26f7ca93ded0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga477eeb8022043fc706eb26f7ca93ded0">ADC_SMPR1_SMP28_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR1_SMP28_Pos)</td></tr>
<tr class="separator:ga477eeb8022043fc706eb26f7ca93ded0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab13dc2eaac7a61c58316bac3f7973c61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab13dc2eaac7a61c58316bac3f7973c61">ADC_SMPR1_SMP28</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga477eeb8022043fc706eb26f7ca93ded0">ADC_SMPR1_SMP28_Msk</a></td></tr>
<tr class="separator:gab13dc2eaac7a61c58316bac3f7973c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87181a0497cb739030fc732933bd8a38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87181a0497cb739030fc732933bd8a38">ADC_SMPR1_SMP28_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR1_SMP28_Pos)</td></tr>
<tr class="separator:ga87181a0497cb739030fc732933bd8a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86eb34f3521951149531782dba6ef155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86eb34f3521951149531782dba6ef155">ADC_SMPR1_SMP28_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR1_SMP28_Pos)</td></tr>
<tr class="separator:ga86eb34f3521951149531782dba6ef155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35b3981d8fd244b956af88ad41cb5d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35b3981d8fd244b956af88ad41cb5d4d">ADC_SMPR1_SMP28_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR1_SMP28_Pos)</td></tr>
<tr class="separator:ga35b3981d8fd244b956af88ad41cb5d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ba57d265d0f4c869f96929c0119a398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba57d265d0f4c869f96929c0119a398">ADC_SMPR1_SMP29_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga1ba57d265d0f4c869f96929c0119a398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5edde4663d5636b6d8937460ded80d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5edde4663d5636b6d8937460ded80d">ADC_SMPR1_SMP29_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR1_SMP29_Pos)</td></tr>
<tr class="separator:gaac5edde4663d5636b6d8937460ded80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7959fa14122001cba894bb2b2356e67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7959fa14122001cba894bb2b2356e67b">ADC_SMPR1_SMP29</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac5edde4663d5636b6d8937460ded80d">ADC_SMPR1_SMP29_Msk</a></td></tr>
<tr class="separator:ga7959fa14122001cba894bb2b2356e67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a3232b844a062a19c0099ea9c998711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a3232b844a062a19c0099ea9c998711">ADC_SMPR1_SMP29_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR1_SMP29_Pos)</td></tr>
<tr class="separator:ga2a3232b844a062a19c0099ea9c998711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21c16aedf1fd499b2899adf03bbe97f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21c16aedf1fd499b2899adf03bbe97f0">ADC_SMPR1_SMP29_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR1_SMP29_Pos)</td></tr>
<tr class="separator:ga21c16aedf1fd499b2899adf03bbe97f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f376ed513d39f6dd3359ea6c99e9f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f376ed513d39f6dd3359ea6c99e9f36">ADC_SMPR1_SMP29_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR1_SMP29_Pos)</td></tr>
<tr class="separator:ga4f376ed513d39f6dd3359ea6c99e9f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacac417606d3498e87a0891036fec22c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacac417606d3498e87a0891036fec22c2">ADC_SMPR2_SMP10_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacac417606d3498e87a0891036fec22c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8f9119ad8c947f974a8fafb92d453a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae8f9119ad8c947f974a8fafb92d453a">ADC_SMPR2_SMP10_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR2_SMP10_Pos)</td></tr>
<tr class="separator:gaae8f9119ad8c947f974a8fafb92d453a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4510ca275d466ec70aea9351b7a2d812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4510ca275d466ec70aea9351b7a2d812">ADC_SMPR2_SMP10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae8f9119ad8c947f974a8fafb92d453a">ADC_SMPR2_SMP10_Msk</a></td></tr>
<tr class="separator:ga4510ca275d466ec70aea9351b7a2d812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa90001b735c95ca06dca6bf700d0173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa90001b735c95ca06dca6bf700d0173">ADC_SMPR2_SMP10_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR2_SMP10_Pos)</td></tr>
<tr class="separator:gaaa90001b735c95ca06dca6bf700d0173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05587e25c61d14798d00d8a30bc6c498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05587e25c61d14798d00d8a30bc6c498">ADC_SMPR2_SMP10_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR2_SMP10_Pos)</td></tr>
<tr class="separator:ga05587e25c61d14798d00d8a30bc6c498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70984308f512e9b7a10011e63ca65c2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70984308f512e9b7a10011e63ca65c2a">ADC_SMPR2_SMP10_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR2_SMP10_Pos)</td></tr>
<tr class="separator:ga70984308f512e9b7a10011e63ca65c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656748b78dc96c41a046562a21b1cf60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga656748b78dc96c41a046562a21b1cf60">ADC_SMPR2_SMP11_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga656748b78dc96c41a046562a21b1cf60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ffd03e7137a58d4b0c887d35697847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61ffd03e7137a58d4b0c887d35697847">ADC_SMPR2_SMP11_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR2_SMP11_Pos)</td></tr>
<tr class="separator:ga61ffd03e7137a58d4b0c887d35697847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b05a6e02802852a24805db90b978344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b05a6e02802852a24805db90b978344">ADC_SMPR2_SMP11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61ffd03e7137a58d4b0c887d35697847">ADC_SMPR2_SMP11_Msk</a></td></tr>
<tr class="separator:ga4b05a6e02802852a24805db90b978344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga265fe139ce6dfd47ca4473c4d80ddc90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga265fe139ce6dfd47ca4473c4d80ddc90">ADC_SMPR2_SMP11_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR2_SMP11_Pos)</td></tr>
<tr class="separator:ga265fe139ce6dfd47ca4473c4d80ddc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefecb9bb78651cc7b304c36d263548db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefecb9bb78651cc7b304c36d263548db">ADC_SMPR2_SMP11_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR2_SMP11_Pos)</td></tr>
<tr class="separator:gaefecb9bb78651cc7b304c36d263548db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga988324f5396237f5e76b523722bf1310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga988324f5396237f5e76b523722bf1310">ADC_SMPR2_SMP11_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR2_SMP11_Pos)</td></tr>
<tr class="separator:ga988324f5396237f5e76b523722bf1310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b08955cebcdfbb9b24fce0473fd4595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b08955cebcdfbb9b24fce0473fd4595">ADC_SMPR2_SMP12_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga9b08955cebcdfbb9b24fce0473fd4595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4720af69bb9f0921835bad44c825a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4720af69bb9f0921835bad44c825a7">ADC_SMPR2_SMP12_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR2_SMP12_Pos)</td></tr>
<tr class="separator:ga7e4720af69bb9f0921835bad44c825a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga414f0cdd54936a333a38594a0391f257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga414f0cdd54936a333a38594a0391f257">ADC_SMPR2_SMP12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4720af69bb9f0921835bad44c825a7">ADC_SMPR2_SMP12_Msk</a></td></tr>
<tr class="separator:ga414f0cdd54936a333a38594a0391f257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4c718978f3e26a8d84047b04bd47f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd4c718978f3e26a8d84047b04bd47f9">ADC_SMPR2_SMP12_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR2_SMP12_Pos)</td></tr>
<tr class="separator:gacd4c718978f3e26a8d84047b04bd47f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86495f5aa7af0df7da24d8b5711f1185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86495f5aa7af0df7da24d8b5711f1185">ADC_SMPR2_SMP12_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR2_SMP12_Pos)</td></tr>
<tr class="separator:ga86495f5aa7af0df7da24d8b5711f1185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6355cb0de0cdb69fdd30e659287f6f8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6355cb0de0cdb69fdd30e659287f6f8f">ADC_SMPR2_SMP12_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR2_SMP12_Pos)</td></tr>
<tr class="separator:ga6355cb0de0cdb69fdd30e659287f6f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2d7eb6cf205f6a2ab0e06eea2bf8a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb2d7eb6cf205f6a2ab0e06eea2bf8a2">ADC_SMPR2_SMP13_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gabb2d7eb6cf205f6a2ab0e06eea2bf8a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec698d9d9c304b0e7d6365f532c4075c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec698d9d9c304b0e7d6365f532c4075c">ADC_SMPR2_SMP13_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR2_SMP13_Pos)</td></tr>
<tr class="separator:gaec698d9d9c304b0e7d6365f532c4075c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b518835d8add9dd1c4abf2d66cc60aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b518835d8add9dd1c4abf2d66cc60aa">ADC_SMPR2_SMP13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec698d9d9c304b0e7d6365f532c4075c">ADC_SMPR2_SMP13_Msk</a></td></tr>
<tr class="separator:ga3b518835d8add9dd1c4abf2d66cc60aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7e510b90fb498bf5b23ee65bdc53daf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7e510b90fb498bf5b23ee65bdc53daf">ADC_SMPR2_SMP13_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR2_SMP13_Pos)</td></tr>
<tr class="separator:gac7e510b90fb498bf5b23ee65bdc53daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf38dc5713a9c0fbc671cad145f249353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf38dc5713a9c0fbc671cad145f249353">ADC_SMPR2_SMP13_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR2_SMP13_Pos)</td></tr>
<tr class="separator:gaf38dc5713a9c0fbc671cad145f249353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56a3d0de3e5accfef6b5850887c8612f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56a3d0de3e5accfef6b5850887c8612f">ADC_SMPR2_SMP13_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR2_SMP13_Pos)</td></tr>
<tr class="separator:ga56a3d0de3e5accfef6b5850887c8612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa49c576f9e3468d780f6d058fa5986bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa49c576f9e3468d780f6d058fa5986bb">ADC_SMPR2_SMP14_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa49c576f9e3468d780f6d058fa5986bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e5a3fe25e91d78bcec3f9c32bbe29c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e5a3fe25e91d78bcec3f9c32bbe29c9">ADC_SMPR2_SMP14_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR2_SMP14_Pos)</td></tr>
<tr class="separator:ga2e5a3fe25e91d78bcec3f9c32bbe29c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80aef43bf273a0b1c1c8c95ea2a05997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80aef43bf273a0b1c1c8c95ea2a05997">ADC_SMPR2_SMP14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e5a3fe25e91d78bcec3f9c32bbe29c9">ADC_SMPR2_SMP14_Msk</a></td></tr>
<tr class="separator:ga80aef43bf273a0b1c1c8c95ea2a05997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga353f788547b29e390721512e38d76c91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga353f788547b29e390721512e38d76c91">ADC_SMPR2_SMP14_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR2_SMP14_Pos)</td></tr>
<tr class="separator:ga353f788547b29e390721512e38d76c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabc05ded1a51181e5ea311a63a188f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabc05ded1a51181e5ea311a63a188f50">ADC_SMPR2_SMP14_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR2_SMP14_Pos)</td></tr>
<tr class="separator:gaabc05ded1a51181e5ea311a63a188f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b820831ec934100caaddc5afca4d7fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b820831ec934100caaddc5afca4d7fc">ADC_SMPR2_SMP14_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR2_SMP14_Pos)</td></tr>
<tr class="separator:ga3b820831ec934100caaddc5afca4d7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8260aec6d12db7c4f36e99c2e4f6c04a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8260aec6d12db7c4f36e99c2e4f6c04a">ADC_SMPR2_SMP15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga8260aec6d12db7c4f36e99c2e4f6c04a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3918c1a95d6be8802a54ec7aaff2cfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3918c1a95d6be8802a54ec7aaff2cfe">ADC_SMPR2_SMP15_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR2_SMP15_Pos)</td></tr>
<tr class="separator:gaf3918c1a95d6be8802a54ec7aaff2cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b0faa04d1e41f0527e6a756c59cdb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1b0faa04d1e41f0527e6a756c59cdb3">ADC_SMPR2_SMP15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3918c1a95d6be8802a54ec7aaff2cfe">ADC_SMPR2_SMP15_Msk</a></td></tr>
<tr class="separator:gab1b0faa04d1e41f0527e6a756c59cdb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga487ac9b7be501d6d8801ccc524bfe2ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga487ac9b7be501d6d8801ccc524bfe2ee">ADC_SMPR2_SMP15_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR2_SMP15_Pos)</td></tr>
<tr class="separator:ga487ac9b7be501d6d8801ccc524bfe2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbbf3e72ec6d557a5116fa5a54e95249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbbf3e72ec6d557a5116fa5a54e95249">ADC_SMPR2_SMP15_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR2_SMP15_Pos)</td></tr>
<tr class="separator:gadbbf3e72ec6d557a5116fa5a54e95249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ddc4d71510edde082b2dd4c22e5cda1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ddc4d71510edde082b2dd4c22e5cda1">ADC_SMPR2_SMP15_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR2_SMP15_Pos)</td></tr>
<tr class="separator:ga0ddc4d71510edde082b2dd4c22e5cda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad438ceb4e200d64b9ca89c147d1e1b99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad438ceb4e200d64b9ca89c147d1e1b99">ADC_SMPR2_SMP16_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gad438ceb4e200d64b9ca89c147d1e1b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga512f9520d6e7ad2f1eca25662f5a5f00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga512f9520d6e7ad2f1eca25662f5a5f00">ADC_SMPR2_SMP16_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR2_SMP16_Pos)</td></tr>
<tr class="separator:ga512f9520d6e7ad2f1eca25662f5a5f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d8954f0fea7b23d0706547b888770e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57d8954f0fea7b23d0706547b888770e">ADC_SMPR2_SMP16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga512f9520d6e7ad2f1eca25662f5a5f00">ADC_SMPR2_SMP16_Msk</a></td></tr>
<tr class="separator:ga57d8954f0fea7b23d0706547b888770e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60e469c8aeddeb27c558976d051e6307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60e469c8aeddeb27c558976d051e6307">ADC_SMPR2_SMP16_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR2_SMP16_Pos)</td></tr>
<tr class="separator:ga60e469c8aeddeb27c558976d051e6307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2513f71a928fa3e62ea36f09c5585195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2513f71a928fa3e62ea36f09c5585195">ADC_SMPR2_SMP16_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR2_SMP16_Pos)</td></tr>
<tr class="separator:ga2513f71a928fa3e62ea36f09c5585195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3edcfd7d8090fec74aa35bbeadf0e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e3edcfd7d8090fec74aa35bbeadf0e1">ADC_SMPR2_SMP16_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR2_SMP16_Pos)</td></tr>
<tr class="separator:ga9e3edcfd7d8090fec74aa35bbeadf0e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06c2336e96456284394e2edcf7d86c53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06c2336e96456284394e2edcf7d86c53">ADC_SMPR2_SMP17_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga06c2336e96456284394e2edcf7d86c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d0fef89af3c6e26afed9da3ff8d655b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d0fef89af3c6e26afed9da3ff8d655b">ADC_SMPR2_SMP17_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR2_SMP17_Pos)</td></tr>
<tr class="separator:ga1d0fef89af3c6e26afed9da3ff8d655b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2d39fb0029e1ad687a974e951c3ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2d39fb0029e1ad687a974e951c3ccf">ADC_SMPR2_SMP17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d0fef89af3c6e26afed9da3ff8d655b">ADC_SMPR2_SMP17_Msk</a></td></tr>
<tr class="separator:ga6e2d39fb0029e1ad687a974e951c3ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9448346fb447544652f1a518f0ea645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9448346fb447544652f1a518f0ea645">ADC_SMPR2_SMP17_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR2_SMP17_Pos)</td></tr>
<tr class="separator:gad9448346fb447544652f1a518f0ea645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1989f93787121ae0a6cd2257143b723d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1989f93787121ae0a6cd2257143b723d">ADC_SMPR2_SMP17_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR2_SMP17_Pos)</td></tr>
<tr class="separator:ga1989f93787121ae0a6cd2257143b723d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bdc1745e62f43cc5959880378f56b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bdc1745e62f43cc5959880378f56b60">ADC_SMPR2_SMP17_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR2_SMP17_Pos)</td></tr>
<tr class="separator:ga0bdc1745e62f43cc5959880378f56b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19b90db43754837154be4d227995bd26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19b90db43754837154be4d227995bd26">ADC_SMPR2_SMP18_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga19b90db43754837154be4d227995bd26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecc945469a51c017b413f899ac424ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecc945469a51c017b413f899ac424ba3">ADC_SMPR2_SMP18_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR2_SMP18_Pos)</td></tr>
<tr class="separator:gaecc945469a51c017b413f899ac424ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e96250f583a5233b45f03e30b74562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34e96250f583a5233b45f03e30b74562">ADC_SMPR2_SMP18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecc945469a51c017b413f899ac424ba3">ADC_SMPR2_SMP18_Msk</a></td></tr>
<tr class="separator:ga34e96250f583a5233b45f03e30b74562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac13baec4186c21c810aeb72bfe17f89d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac13baec4186c21c810aeb72bfe17f89d">ADC_SMPR2_SMP18_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR2_SMP18_Pos)</td></tr>
<tr class="separator:gac13baec4186c21c810aeb72bfe17f89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae385bc553afb94e021ec9ae9f5e12c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae385bc553afb94e021ec9ae9f5e12c11">ADC_SMPR2_SMP18_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR2_SMP18_Pos)</td></tr>
<tr class="separator:gae385bc553afb94e021ec9ae9f5e12c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59c1ccdac1dac3bedcc4a119ed65128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac59c1ccdac1dac3bedcc4a119ed65128">ADC_SMPR2_SMP18_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR2_SMP18_Pos)</td></tr>
<tr class="separator:gac59c1ccdac1dac3bedcc4a119ed65128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga873afc06cdf59dc0c3d7ea609c2bd75d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga873afc06cdf59dc0c3d7ea609c2bd75d">ADC_SMPR2_SMP19_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga873afc06cdf59dc0c3d7ea609c2bd75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b8b8e4c6188845e62fcc59f87cfbda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6b8b8e4c6188845e62fcc59f87cfbda">ADC_SMPR2_SMP19_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR2_SMP19_Pos)</td></tr>
<tr class="separator:gad6b8b8e4c6188845e62fcc59f87cfbda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18dd6093f66a6675977468d4c0abb3ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18dd6093f66a6675977468d4c0abb3ee">ADC_SMPR2_SMP19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6b8b8e4c6188845e62fcc59f87cfbda">ADC_SMPR2_SMP19_Msk</a></td></tr>
<tr class="separator:ga18dd6093f66a6675977468d4c0abb3ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga139b18b618432467916564a9154f1c95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga139b18b618432467916564a9154f1c95">ADC_SMPR2_SMP19_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR2_SMP19_Pos)</td></tr>
<tr class="separator:ga139b18b618432467916564a9154f1c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e1df1aa76a0b39bbda11de92cb5c084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e1df1aa76a0b39bbda11de92cb5c084">ADC_SMPR2_SMP19_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR2_SMP19_Pos)</td></tr>
<tr class="separator:ga9e1df1aa76a0b39bbda11de92cb5c084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac66887b4b40b5d852cb3ca5d782594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ac66887b4b40b5d852cb3ca5d782594">ADC_SMPR2_SMP19_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR2_SMP19_Pos)</td></tr>
<tr class="separator:ga1ac66887b4b40b5d852cb3ca5d782594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga053b364330420e6006882d3c1a594907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga053b364330420e6006882d3c1a594907">ADC_SMPR3_SMP0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga053b364330420e6006882d3c1a594907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec7909c496471631e9a1b30c28c3c724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec7909c496471631e9a1b30c28c3c724">ADC_SMPR3_SMP0_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR3_SMP0_Pos)</td></tr>
<tr class="separator:gaec7909c496471631e9a1b30c28c3c724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f3fbb1bb3c2690c536209f4e9d35cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f3fbb1bb3c2690c536209f4e9d35cd">ADC_SMPR3_SMP0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec7909c496471631e9a1b30c28c3c724">ADC_SMPR3_SMP0_Msk</a></td></tr>
<tr class="separator:ga89f3fbb1bb3c2690c536209f4e9d35cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf138bd8fbaf39642716d014799f4c85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf138bd8fbaf39642716d014799f4c85">ADC_SMPR3_SMP0_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR3_SMP0_Pos)</td></tr>
<tr class="separator:gadf138bd8fbaf39642716d014799f4c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3c009d8ba490ce850028b7bff9c5a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3c009d8ba490ce850028b7bff9c5a8f">ADC_SMPR3_SMP0_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR3_SMP0_Pos)</td></tr>
<tr class="separator:gac3c009d8ba490ce850028b7bff9c5a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab186002e7254bf71029ad9486b2f4cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab186002e7254bf71029ad9486b2f4cfd">ADC_SMPR3_SMP0_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR3_SMP0_Pos)</td></tr>
<tr class="separator:gab186002e7254bf71029ad9486b2f4cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8c311c8688ead137bad18aca9ee0c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8c311c8688ead137bad18aca9ee0c89">ADC_SMPR3_SMP1_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad8c311c8688ead137bad18aca9ee0c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf54462816555f558a6644b2268e47563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf54462816555f558a6644b2268e47563">ADC_SMPR3_SMP1_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR3_SMP1_Pos)</td></tr>
<tr class="separator:gaf54462816555f558a6644b2268e47563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadb05029ef87300bd7adba79b4418709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadb05029ef87300bd7adba79b4418709">ADC_SMPR3_SMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf54462816555f558a6644b2268e47563">ADC_SMPR3_SMP1_Msk</a></td></tr>
<tr class="separator:gaadb05029ef87300bd7adba79b4418709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad522233d526dcdc7abae016ca296e881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad522233d526dcdc7abae016ca296e881">ADC_SMPR3_SMP1_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR3_SMP1_Pos)</td></tr>
<tr class="separator:gad522233d526dcdc7abae016ca296e881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac97cf2a2b290427fe49d5e17f266389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac97cf2a2b290427fe49d5e17f266389">ADC_SMPR3_SMP1_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR3_SMP1_Pos)</td></tr>
<tr class="separator:gaac97cf2a2b290427fe49d5e17f266389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59453a7b9fb32d1d1dd208427da89b7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59453a7b9fb32d1d1dd208427da89b7d">ADC_SMPR3_SMP1_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR3_SMP1_Pos)</td></tr>
<tr class="separator:ga59453a7b9fb32d1d1dd208427da89b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993338e11eccdc623df1b58d3a0d76ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga993338e11eccdc623df1b58d3a0d76ad">ADC_SMPR3_SMP2_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga993338e11eccdc623df1b58d3a0d76ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga627b9fb324c171076dc6c9c73f6165f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga627b9fb324c171076dc6c9c73f6165f1">ADC_SMPR3_SMP2_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR3_SMP2_Pos)</td></tr>
<tr class="separator:ga627b9fb324c171076dc6c9c73f6165f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68566e46093c6a0d23e56d3e8449a42c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68566e46093c6a0d23e56d3e8449a42c">ADC_SMPR3_SMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga627b9fb324c171076dc6c9c73f6165f1">ADC_SMPR3_SMP2_Msk</a></td></tr>
<tr class="separator:ga68566e46093c6a0d23e56d3e8449a42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8305544b5f923feed87ab73808c1d8ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8305544b5f923feed87ab73808c1d8ed">ADC_SMPR3_SMP2_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR3_SMP2_Pos)</td></tr>
<tr class="separator:ga8305544b5f923feed87ab73808c1d8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2836884a8f76bfc0d9c219d07b3bea43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2836884a8f76bfc0d9c219d07b3bea43">ADC_SMPR3_SMP2_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR3_SMP2_Pos)</td></tr>
<tr class="separator:ga2836884a8f76bfc0d9c219d07b3bea43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5219a0c61763b1a6651787f43bee17f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5219a0c61763b1a6651787f43bee17f">ADC_SMPR3_SMP2_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR3_SMP2_Pos)</td></tr>
<tr class="separator:gac5219a0c61763b1a6651787f43bee17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43c1ce307665f72969ffb8066815a58b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43c1ce307665f72969ffb8066815a58b">ADC_SMPR3_SMP3_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga43c1ce307665f72969ffb8066815a58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf84329cec3086418d58dd95bf5189f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf84329cec3086418d58dd95bf5189f3">ADC_SMPR3_SMP3_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR3_SMP3_Pos)</td></tr>
<tr class="separator:gacf84329cec3086418d58dd95bf5189f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0caa456e31ced70cbd8e17dcf25ffffa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0caa456e31ced70cbd8e17dcf25ffffa">ADC_SMPR3_SMP3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf84329cec3086418d58dd95bf5189f3">ADC_SMPR3_SMP3_Msk</a></td></tr>
<tr class="separator:ga0caa456e31ced70cbd8e17dcf25ffffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba55938b11192e66c32ba04687ed6ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ba55938b11192e66c32ba04687ed6ea">ADC_SMPR3_SMP3_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR3_SMP3_Pos)</td></tr>
<tr class="separator:ga8ba55938b11192e66c32ba04687ed6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef643a09d28868623d268624e55cdc8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef643a09d28868623d268624e55cdc8c">ADC_SMPR3_SMP3_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR3_SMP3_Pos)</td></tr>
<tr class="separator:gaef643a09d28868623d268624e55cdc8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f0303bf73d1d8a9d4ffd94ff0dc719b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f0303bf73d1d8a9d4ffd94ff0dc719b">ADC_SMPR3_SMP3_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR3_SMP3_Pos)</td></tr>
<tr class="separator:ga8f0303bf73d1d8a9d4ffd94ff0dc719b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fe99808bf05fc0afb857df20bfb4bf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fe99808bf05fc0afb857df20bfb4bf0">ADC_SMPR3_SMP4_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga3fe99808bf05fc0afb857df20bfb4bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2f05651ec8686fb9d6c203c1722b035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2f05651ec8686fb9d6c203c1722b035">ADC_SMPR3_SMP4_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR3_SMP4_Pos)</td></tr>
<tr class="separator:gaf2f05651ec8686fb9d6c203c1722b035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f18d43671470a8b5a21d91794e053e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f18d43671470a8b5a21d91794e053e0">ADC_SMPR3_SMP4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2f05651ec8686fb9d6c203c1722b035">ADC_SMPR3_SMP4_Msk</a></td></tr>
<tr class="separator:ga6f18d43671470a8b5a21d91794e053e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f94a7ce359e57a86f0001b38289943"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f94a7ce359e57a86f0001b38289943">ADC_SMPR3_SMP4_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR3_SMP4_Pos)</td></tr>
<tr class="separator:ga91f94a7ce359e57a86f0001b38289943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad87c4bf5e7302fee4b23e93c85b5dc22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad87c4bf5e7302fee4b23e93c85b5dc22">ADC_SMPR3_SMP4_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR3_SMP4_Pos)</td></tr>
<tr class="separator:gad87c4bf5e7302fee4b23e93c85b5dc22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ca1940ade8125104ca66f6c417dd8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14ca1940ade8125104ca66f6c417dd8d">ADC_SMPR3_SMP4_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR3_SMP4_Pos)</td></tr>
<tr class="separator:ga14ca1940ade8125104ca66f6c417dd8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab412919bf39c9fb9fb6e7712d1d4a290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab412919bf39c9fb9fb6e7712d1d4a290">ADC_SMPR3_SMP5_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gab412919bf39c9fb9fb6e7712d1d4a290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1663109af368cb1c136dfaac39715ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1663109af368cb1c136dfaac39715ff">ADC_SMPR3_SMP5_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR3_SMP5_Pos)</td></tr>
<tr class="separator:gaf1663109af368cb1c136dfaac39715ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87961edb13b57cf64d96d667bb3d1420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87961edb13b57cf64d96d667bb3d1420">ADC_SMPR3_SMP5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1663109af368cb1c136dfaac39715ff">ADC_SMPR3_SMP5_Msk</a></td></tr>
<tr class="separator:ga87961edb13b57cf64d96d667bb3d1420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf27fca222a840b497362eda26e72706d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf27fca222a840b497362eda26e72706d">ADC_SMPR3_SMP5_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR3_SMP5_Pos)</td></tr>
<tr class="separator:gaf27fca222a840b497362eda26e72706d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d3a11f46d1c3c7c2987a4b729da8eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d3a11f46d1c3c7c2987a4b729da8eef">ADC_SMPR3_SMP5_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR3_SMP5_Pos)</td></tr>
<tr class="separator:ga1d3a11f46d1c3c7c2987a4b729da8eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3c280eb7f7b42258eb091626cd18fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3c280eb7f7b42258eb091626cd18fb7">ADC_SMPR3_SMP5_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR3_SMP5_Pos)</td></tr>
<tr class="separator:gaf3c280eb7f7b42258eb091626cd18fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34a46265b5a2be90c2294ff43797d1ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34a46265b5a2be90c2294ff43797d1ab">ADC_SMPR3_SMP6_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga34a46265b5a2be90c2294ff43797d1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1721a985c91e07226453e33f925e86dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1721a985c91e07226453e33f925e86dd">ADC_SMPR3_SMP6_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR3_SMP6_Pos)</td></tr>
<tr class="separator:ga1721a985c91e07226453e33f925e86dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e77be26793acc81f968a5890467dca0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e77be26793acc81f968a5890467dca0">ADC_SMPR3_SMP6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1721a985c91e07226453e33f925e86dd">ADC_SMPR3_SMP6_Msk</a></td></tr>
<tr class="separator:ga7e77be26793acc81f968a5890467dca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8bca378266b165ff1d753e90cf39771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8bca378266b165ff1d753e90cf39771">ADC_SMPR3_SMP6_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR3_SMP6_Pos)</td></tr>
<tr class="separator:gae8bca378266b165ff1d753e90cf39771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c2892eb483aa6ec7faa99d13f87269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88c2892eb483aa6ec7faa99d13f87269">ADC_SMPR3_SMP6_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR3_SMP6_Pos)</td></tr>
<tr class="separator:ga88c2892eb483aa6ec7faa99d13f87269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f5d9171cfe128af6a657a6c731ca57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00f5d9171cfe128af6a657a6c731ca57">ADC_SMPR3_SMP6_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR3_SMP6_Pos)</td></tr>
<tr class="separator:ga00f5d9171cfe128af6a657a6c731ca57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b7d04c66fa459b3aab9ef9281870ae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b7d04c66fa459b3aab9ef9281870ae4">ADC_SMPR3_SMP7_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga4b7d04c66fa459b3aab9ef9281870ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f3b8e8d3c21c79b7b865fcac13b4fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f3b8e8d3c21c79b7b865fcac13b4fcb">ADC_SMPR3_SMP7_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR3_SMP7_Pos)</td></tr>
<tr class="separator:ga6f3b8e8d3c21c79b7b865fcac13b4fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc33bb027ae17013cb1fe129e7a59acb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc33bb027ae17013cb1fe129e7a59acb">ADC_SMPR3_SMP7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f3b8e8d3c21c79b7b865fcac13b4fcb">ADC_SMPR3_SMP7_Msk</a></td></tr>
<tr class="separator:gabc33bb027ae17013cb1fe129e7a59acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9732feda1426545caa63186f66f7bde9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9732feda1426545caa63186f66f7bde9">ADC_SMPR3_SMP7_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR3_SMP7_Pos)</td></tr>
<tr class="separator:ga9732feda1426545caa63186f66f7bde9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga996a0f2451c76cc8d73fcb1677bb2730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga996a0f2451c76cc8d73fcb1677bb2730">ADC_SMPR3_SMP7_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR3_SMP7_Pos)</td></tr>
<tr class="separator:ga996a0f2451c76cc8d73fcb1677bb2730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22542385c69b7aae67e810c695d654e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22542385c69b7aae67e810c695d654e4">ADC_SMPR3_SMP7_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR3_SMP7_Pos)</td></tr>
<tr class="separator:ga22542385c69b7aae67e810c695d654e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafff99c463662ad1f8331db79648b4145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafff99c463662ad1f8331db79648b4145">ADC_SMPR3_SMP8_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gafff99c463662ad1f8331db79648b4145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga119724c5a079c7a682440aa7f4eda70a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga119724c5a079c7a682440aa7f4eda70a">ADC_SMPR3_SMP8_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR3_SMP8_Pos)</td></tr>
<tr class="separator:ga119724c5a079c7a682440aa7f4eda70a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade369aaadff4a6639358fe1736f376ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade369aaadff4a6639358fe1736f376ff">ADC_SMPR3_SMP8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga119724c5a079c7a682440aa7f4eda70a">ADC_SMPR3_SMP8_Msk</a></td></tr>
<tr class="separator:gade369aaadff4a6639358fe1736f376ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabdc5f7443522e39fe03460988891fe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabdc5f7443522e39fe03460988891fe4">ADC_SMPR3_SMP8_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR3_SMP8_Pos)</td></tr>
<tr class="separator:gaabdc5f7443522e39fe03460988891fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc7c638a3d0fec122b8be074121c74c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fc7c638a3d0fec122b8be074121c74c">ADC_SMPR3_SMP8_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR3_SMP8_Pos)</td></tr>
<tr class="separator:ga3fc7c638a3d0fec122b8be074121c74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17d63452413e77731491eb61f9f6d89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17d63452413e77731491eb61f9f6d89">ADC_SMPR3_SMP8_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR3_SMP8_Pos)</td></tr>
<tr class="separator:gaa17d63452413e77731491eb61f9f6d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb3508788265cb11991b08d54d3dc1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7eb3508788265cb11991b08d54d3dc1a">ADC_SMPR3_SMP9_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga7eb3508788265cb11991b08d54d3dc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee02af1ada70fd0b6891e86bf3ade442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee02af1ada70fd0b6891e86bf3ade442">ADC_SMPR3_SMP9_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR3_SMP9_Pos)</td></tr>
<tr class="separator:gaee02af1ada70fd0b6891e86bf3ade442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga494014c2bd8cdbdb8f84a796b4ad3a73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga494014c2bd8cdbdb8f84a796b4ad3a73">ADC_SMPR3_SMP9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee02af1ada70fd0b6891e86bf3ade442">ADC_SMPR3_SMP9_Msk</a></td></tr>
<tr class="separator:ga494014c2bd8cdbdb8f84a796b4ad3a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd6cef44904bd2ad1856324760a74fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd6cef44904bd2ad1856324760a74fcb">ADC_SMPR3_SMP9_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR3_SMP9_Pos)</td></tr>
<tr class="separator:gafd6cef44904bd2ad1856324760a74fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7351a636d572187e292c66e5bf630e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7351a636d572187e292c66e5bf630e1f">ADC_SMPR3_SMP9_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR3_SMP9_Pos)</td></tr>
<tr class="separator:ga7351a636d572187e292c66e5bf630e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae9e76197a041258c5a9641b0058f8e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae9e76197a041258c5a9641b0058f8e9">ADC_SMPR3_SMP9_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR3_SMP9_Pos)</td></tr>
<tr class="separator:gaae9e76197a041258c5a9641b0058f8e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga593196324c441869e2b7629db926aafd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga593196324c441869e2b7629db926aafd">ADC_JOFR1_JOFFSET1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga593196324c441869e2b7629db926aafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aeb01e5e14a55e3de62770ff3b3d0fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aeb01e5e14a55e3de62770ff3b3d0fd">ADC_JOFR1_JOFFSET1_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; ADC_JOFR1_JOFFSET1_Pos)</td></tr>
<tr class="separator:ga4aeb01e5e14a55e3de62770ff3b3d0fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad76f97130b391455094605a6c803026c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c">ADC_JOFR1_JOFFSET1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4aeb01e5e14a55e3de62770ff3b3d0fd">ADC_JOFR1_JOFFSET1_Msk</a></td></tr>
<tr class="separator:gad76f97130b391455094605a6c803026c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15e0dc116f3623901fdda1e743838334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15e0dc116f3623901fdda1e743838334">ADC_JOFR2_JOFFSET2_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga15e0dc116f3623901fdda1e743838334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21ef3d2ed0de640e567ecefb4c902df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21ef3d2ed0de640e567ecefb4c902df4">ADC_JOFR2_JOFFSET2_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; ADC_JOFR2_JOFFSET2_Pos)</td></tr>
<tr class="separator:ga21ef3d2ed0de640e567ecefb4c902df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b15a9e9ce10303e233059c1de6d956c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b15a9e9ce10303e233059c1de6d956c">ADC_JOFR2_JOFFSET2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21ef3d2ed0de640e567ecefb4c902df4">ADC_JOFR2_JOFFSET2_Msk</a></td></tr>
<tr class="separator:ga1b15a9e9ce10303e233059c1de6d956c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad339e95766c1c4dd3ec3ef2fa5856f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad339e95766c1c4dd3ec3ef2fa5856f8b">ADC_JOFR3_JOFFSET3_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad339e95766c1c4dd3ec3ef2fa5856f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e742777e82d2e3a58f789f7785fa530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e742777e82d2e3a58f789f7785fa530">ADC_JOFR3_JOFFSET3_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; ADC_JOFR3_JOFFSET3_Pos)</td></tr>
<tr class="separator:ga8e742777e82d2e3a58f789f7785fa530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga743e4c3a7cefc1a193146e77791c3985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga743e4c3a7cefc1a193146e77791c3985">ADC_JOFR3_JOFFSET3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e742777e82d2e3a58f789f7785fa530">ADC_JOFR3_JOFFSET3_Msk</a></td></tr>
<tr class="separator:ga743e4c3a7cefc1a193146e77791c3985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb1f1ccebbb9c41f3b6bae1f8c587618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb1f1ccebbb9c41f3b6bae1f8c587618">ADC_JOFR4_JOFFSET4_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaeb1f1ccebbb9c41f3b6bae1f8c587618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983eba37929e630bc6bec3c1ab411db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga983eba37929e630bc6bec3c1ab411db5">ADC_JOFR4_JOFFSET4_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; ADC_JOFR4_JOFFSET4_Pos)</td></tr>
<tr class="separator:ga983eba37929e630bc6bec3c1ab411db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0937f2f6a64bd6b7531ad553471b8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0937f2f6a64bd6b7531ad553471b8d">ADC_JOFR4_JOFFSET4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga983eba37929e630bc6bec3c1ab411db5">ADC_JOFR4_JOFFSET4_Msk</a></td></tr>
<tr class="separator:gada0937f2f6a64bd6b7531ad553471b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a635538ea4e4daa6b302e0d2d5c0932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a635538ea4e4daa6b302e0d2d5c0932">ADC_HTR_HT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4a635538ea4e4daa6b302e0d2d5c0932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9097907041c9d3893ab46b359ade4b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9097907041c9d3893ab46b359ade4b00">ADC_HTR_HT_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; ADC_HTR_HT_Pos)</td></tr>
<tr class="separator:ga9097907041c9d3893ab46b359ade4b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad685f031174465e636ef75a5bd7b637d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9097907041c9d3893ab46b359ade4b00">ADC_HTR_HT_Msk</a></td></tr>
<tr class="separator:gad685f031174465e636ef75a5bd7b637d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga309e0c5c17cfe008132dbc95924ba0cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga309e0c5c17cfe008132dbc95924ba0cd">ADC_LTR_LT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga309e0c5c17cfe008132dbc95924ba0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c59cf6098c3ba86d00ff2eabbee680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1c59cf6098c3ba86d00ff2eabbee680">ADC_LTR_LT_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; ADC_LTR_LT_Pos)</td></tr>
<tr class="separator:gad1c59cf6098c3ba86d00ff2eabbee680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ac18b970378acf726f04ae68232c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1c59cf6098c3ba86d00ff2eabbee680">ADC_LTR_LT_Msk</a></td></tr>
<tr class="separator:gac7ac18b970378acf726f04ae68232c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58db108cdbc75716bedb45ba9fabe727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58db108cdbc75716bedb45ba9fabe727">ADC_SQR1_L_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga58db108cdbc75716bedb45ba9fabe727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11490606e7ecc26985deed271f7ff57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac11490606e7ecc26985deed271f7ff57">ADC_SQR1_L_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR1_L_Pos)</td></tr>
<tr class="separator:gac11490606e7ecc26985deed271f7ff57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac11490606e7ecc26985deed271f7ff57">ADC_SQR1_L_Msk</a></td></tr>
<tr class="separator:gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ec56fbf232492ec12c954e27d03c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR1_L_Pos)</td></tr>
<tr class="separator:ga00ec56fbf232492ec12c954e27d03c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52708c6570da08c295603e5b52461ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR1_L_Pos)</td></tr>
<tr class="separator:ga52708c6570da08c295603e5b52461ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b914eeb128157c4acf6f6b9a4be5558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR1_L_Pos)</td></tr>
<tr class="separator:ga8b914eeb128157c4acf6f6b9a4be5558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffdd34daa55da53d18055417ae895c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR1_L_Pos)</td></tr>
<tr class="separator:gaffdd34daa55da53d18055417ae895c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa13f59953a1c1b06047b204ff9603ac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa13f59953a1c1b06047b204ff9603ac5">ADC_SQR1_L_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR1_L_Pos)</td></tr>
<tr class="separator:gaa13f59953a1c1b06047b204ff9603ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4804bbd2540420b01052fa4205cc041b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4804bbd2540420b01052fa4205cc041b">ADC_SQR1_SQ28_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga4804bbd2540420b01052fa4205cc041b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad0e3d7e104eb7542678d08235399bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad0e3d7e104eb7542678d08235399bac">ADC_SQR1_SQ28_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR1_SQ28_Pos)</td></tr>
<tr class="separator:gaad0e3d7e104eb7542678d08235399bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe81e9d9ec030760066cf0fd77dcf3cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe81e9d9ec030760066cf0fd77dcf3cb">ADC_SQR1_SQ28</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad0e3d7e104eb7542678d08235399bac">ADC_SQR1_SQ28_Msk</a></td></tr>
<tr class="separator:gafe81e9d9ec030760066cf0fd77dcf3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d9f73e4ab26aa277dbe2dff2afb7bc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d9f73e4ab26aa277dbe2dff2afb7bc6">ADC_SQR1_SQ28_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR1_SQ28_Pos)</td></tr>
<tr class="separator:ga5d9f73e4ab26aa277dbe2dff2afb7bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd8b11644b7cabc945e54a5c4920f9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd8b11644b7cabc945e54a5c4920f9b">ADC_SQR1_SQ28_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR1_SQ28_Pos)</td></tr>
<tr class="separator:ga5fd8b11644b7cabc945e54a5c4920f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3908287d4cedcf60497a19ab689ef07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3908287d4cedcf60497a19ab689ef07">ADC_SQR1_SQ28_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR1_SQ28_Pos)</td></tr>
<tr class="separator:gaf3908287d4cedcf60497a19ab689ef07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87347f324a5dac6a47aa016a2a995b8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87347f324a5dac6a47aa016a2a995b8a">ADC_SQR1_SQ28_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR1_SQ28_Pos)</td></tr>
<tr class="separator:ga87347f324a5dac6a47aa016a2a995b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga252211ff6dc797a6f033cb63e2cadcee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga252211ff6dc797a6f033cb63e2cadcee">ADC_SQR1_SQ28_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR1_SQ28_Pos)</td></tr>
<tr class="separator:ga252211ff6dc797a6f033cb63e2cadcee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7384c5c22f7371a61896e794d2df11ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7384c5c22f7371a61896e794d2df11ec">ADC_SQR1_SQ27_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga7384c5c22f7371a61896e794d2df11ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b4f86f4192e09de3acb44acfb27441c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b4f86f4192e09de3acb44acfb27441c">ADC_SQR1_SQ27_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR1_SQ27_Pos)</td></tr>
<tr class="separator:ga8b4f86f4192e09de3acb44acfb27441c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf974f4fc66a9cdce8bba4572fe2541a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf974f4fc66a9cdce8bba4572fe2541a1">ADC_SQR1_SQ27</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b4f86f4192e09de3acb44acfb27441c">ADC_SQR1_SQ27_Msk</a></td></tr>
<tr class="separator:gaf974f4fc66a9cdce8bba4572fe2541a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fd6a58eea77661e8687f9486b09afed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fd6a58eea77661e8687f9486b09afed">ADC_SQR1_SQ27_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR1_SQ27_Pos)</td></tr>
<tr class="separator:ga2fd6a58eea77661e8687f9486b09afed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac13023ad22d75825e7a9ef1c3243341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac13023ad22d75825e7a9ef1c3243341">ADC_SQR1_SQ27_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR1_SQ27_Pos)</td></tr>
<tr class="separator:gaac13023ad22d75825e7a9ef1c3243341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574bafc904890c99c5e82ea7dbf994a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga574bafc904890c99c5e82ea7dbf994a0">ADC_SQR1_SQ27_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR1_SQ27_Pos)</td></tr>
<tr class="separator:ga574bafc904890c99c5e82ea7dbf994a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3809b42f532261dfd82761d1b48eb09a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3809b42f532261dfd82761d1b48eb09a">ADC_SQR1_SQ27_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR1_SQ27_Pos)</td></tr>
<tr class="separator:ga3809b42f532261dfd82761d1b48eb09a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3d1b8955f831393b4f271bec8aa3e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3d1b8955f831393b4f271bec8aa3e10">ADC_SQR1_SQ27_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR1_SQ27_Pos)</td></tr>
<tr class="separator:gac3d1b8955f831393b4f271bec8aa3e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98697d610b33f1a7881cba95617877a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98697d610b33f1a7881cba95617877a2">ADC_SQR1_SQ26_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga98697d610b33f1a7881cba95617877a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32daa525d9f3b00d1a3456115d2a0078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32daa525d9f3b00d1a3456115d2a0078">ADC_SQR1_SQ26_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR1_SQ26_Pos)</td></tr>
<tr class="separator:ga32daa525d9f3b00d1a3456115d2a0078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee53f1b8c03f22d6b5fca762ea286932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee53f1b8c03f22d6b5fca762ea286932">ADC_SQR1_SQ26</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32daa525d9f3b00d1a3456115d2a0078">ADC_SQR1_SQ26_Msk</a></td></tr>
<tr class="separator:gaee53f1b8c03f22d6b5fca762ea286932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108c2ede63f28d74cab3e3bcdb524867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga108c2ede63f28d74cab3e3bcdb524867">ADC_SQR1_SQ26_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR1_SQ26_Pos)</td></tr>
<tr class="separator:ga108c2ede63f28d74cab3e3bcdb524867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03ebd8e7e89be6b43a9ea25b36348129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03ebd8e7e89be6b43a9ea25b36348129">ADC_SQR1_SQ26_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR1_SQ26_Pos)</td></tr>
<tr class="separator:ga03ebd8e7e89be6b43a9ea25b36348129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac91379e130681cc9d9c13e9ba55363bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac91379e130681cc9d9c13e9ba55363bb">ADC_SQR1_SQ26_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR1_SQ26_Pos)</td></tr>
<tr class="separator:gac91379e130681cc9d9c13e9ba55363bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee1a6ec98cdb572fa4e0b2cc2d8861f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee1a6ec98cdb572fa4e0b2cc2d8861f7">ADC_SQR1_SQ26_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR1_SQ26_Pos)</td></tr>
<tr class="separator:gaee1a6ec98cdb572fa4e0b2cc2d8861f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f71a24b1339e39a29d87908a7ea86f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f71a24b1339e39a29d87908a7ea86f">ADC_SQR1_SQ26_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR1_SQ26_Pos)</td></tr>
<tr class="separator:gaf7f71a24b1339e39a29d87908a7ea86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8390f6ee28bec57869aeaa3ad94e102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8390f6ee28bec57869aeaa3ad94e102">ADC_SQR1_SQ25_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae8390f6ee28bec57869aeaa3ad94e102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga505b597a9d73ec6e01efe73e18814e26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga505b597a9d73ec6e01efe73e18814e26">ADC_SQR1_SQ25_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR1_SQ25_Pos)</td></tr>
<tr class="separator:ga505b597a9d73ec6e01efe73e18814e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadcbe44419351e6f9ce90e37f8395441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadcbe44419351e6f9ce90e37f8395441">ADC_SQR1_SQ25</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga505b597a9d73ec6e01efe73e18814e26">ADC_SQR1_SQ25_Msk</a></td></tr>
<tr class="separator:gaadcbe44419351e6f9ce90e37f8395441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd0ebccea7d4faf1c45e0180c01d0c4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd0ebccea7d4faf1c45e0180c01d0c4c">ADC_SQR1_SQ25_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR1_SQ25_Pos)</td></tr>
<tr class="separator:gadd0ebccea7d4faf1c45e0180c01d0c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69aeff630484fe3baa32f3477daa4c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69aeff630484fe3baa32f3477daa4c63">ADC_SQR1_SQ25_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR1_SQ25_Pos)</td></tr>
<tr class="separator:ga69aeff630484fe3baa32f3477daa4c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fe551c472ace0acc5565f098ad1ce0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fe551c472ace0acc5565f098ad1ce0c">ADC_SQR1_SQ25_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR1_SQ25_Pos)</td></tr>
<tr class="separator:ga7fe551c472ace0acc5565f098ad1ce0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e04e11ba1d7eca4f73ef9c695501e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e04e11ba1d7eca4f73ef9c695501e00">ADC_SQR1_SQ25_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR1_SQ25_Pos)</td></tr>
<tr class="separator:ga3e04e11ba1d7eca4f73ef9c695501e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab77c73bcfc9ee55a8b3730a16b1e0d08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab77c73bcfc9ee55a8b3730a16b1e0d08">ADC_SQR1_SQ25_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR1_SQ25_Pos)</td></tr>
<tr class="separator:gab77c73bcfc9ee55a8b3730a16b1e0d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db0a085176eb625f7d1d678752a4187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3db0a085176eb625f7d1d678752a4187">ADC_SQR2_SQ19_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3db0a085176eb625f7d1d678752a4187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88fb890f94036be6913a8de39f63c2fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88fb890f94036be6913a8de39f63c2fb">ADC_SQR2_SQ19_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR2_SQ19_Pos)</td></tr>
<tr class="separator:ga88fb890f94036be6913a8de39f63c2fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35a5bc91c16aeb8cd0674fe06f1861d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf35a5bc91c16aeb8cd0674fe06f1861d">ADC_SQR2_SQ19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88fb890f94036be6913a8de39f63c2fb">ADC_SQR2_SQ19_Msk</a></td></tr>
<tr class="separator:gaf35a5bc91c16aeb8cd0674fe06f1861d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga142c531535be2aa2d00aa0f04a88a0f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga142c531535be2aa2d00aa0f04a88a0f4">ADC_SQR2_SQ19_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR2_SQ19_Pos)</td></tr>
<tr class="separator:ga142c531535be2aa2d00aa0f04a88a0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c28e73bb51137fb1fb4fb349ad22a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67c28e73bb51137fb1fb4fb349ad22a9">ADC_SQR2_SQ19_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR2_SQ19_Pos)</td></tr>
<tr class="separator:ga67c28e73bb51137fb1fb4fb349ad22a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a0f27a849ed7d23115463865818c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a0f27a849ed7d23115463865818c80">ADC_SQR2_SQ19_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR2_SQ19_Pos)</td></tr>
<tr class="separator:gaf4a0f27a849ed7d23115463865818c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf17e087f2a0c5d1b6079360325c121d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf17e087f2a0c5d1b6079360325c121d5">ADC_SQR2_SQ19_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR2_SQ19_Pos)</td></tr>
<tr class="separator:gaf17e087f2a0c5d1b6079360325c121d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76236cb8e0b3c4e169f2ba68c6491f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76236cb8e0b3c4e169f2ba68c6491f3c">ADC_SQR2_SQ19_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR2_SQ19_Pos)</td></tr>
<tr class="separator:ga76236cb8e0b3c4e169f2ba68c6491f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7928defff69bf322d56c6cf0a7152822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7928defff69bf322d56c6cf0a7152822">ADC_SQR2_SQ20_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga7928defff69bf322d56c6cf0a7152822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f475e1c39a5908332b1d49957eca9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01f475e1c39a5908332b1d49957eca9a">ADC_SQR2_SQ20_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR2_SQ20_Pos)</td></tr>
<tr class="separator:ga01f475e1c39a5908332b1d49957eca9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf3987d71e8375ffa9ca2da32d3518c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccf3987d71e8375ffa9ca2da32d3518c">ADC_SQR2_SQ20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01f475e1c39a5908332b1d49957eca9a">ADC_SQR2_SQ20_Msk</a></td></tr>
<tr class="separator:gaccf3987d71e8375ffa9ca2da32d3518c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga726c311015b8d045a0d727d254f7ef47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga726c311015b8d045a0d727d254f7ef47">ADC_SQR2_SQ20_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR2_SQ20_Pos)</td></tr>
<tr class="separator:ga726c311015b8d045a0d727d254f7ef47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d8500c8a06fa1de4f0a6bac74215cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4d8500c8a06fa1de4f0a6bac74215cf">ADC_SQR2_SQ20_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR2_SQ20_Pos)</td></tr>
<tr class="separator:gac4d8500c8a06fa1de4f0a6bac74215cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga929030c8d6c136f78c844ff27ea4fff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga929030c8d6c136f78c844ff27ea4fff3">ADC_SQR2_SQ20_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR2_SQ20_Pos)</td></tr>
<tr class="separator:ga929030c8d6c136f78c844ff27ea4fff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ecd2de2e5195b0549c714ff618294de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ecd2de2e5195b0549c714ff618294de">ADC_SQR2_SQ20_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR2_SQ20_Pos)</td></tr>
<tr class="separator:ga3ecd2de2e5195b0549c714ff618294de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a3e5ad4d761a2fed5932edcbf7c99d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16a3e5ad4d761a2fed5932edcbf7c99d">ADC_SQR2_SQ20_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR2_SQ20_Pos)</td></tr>
<tr class="separator:ga16a3e5ad4d761a2fed5932edcbf7c99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga295f6dca11714b0c75d6686c3ae2cd51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga295f6dca11714b0c75d6686c3ae2cd51">ADC_SQR2_SQ21_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga295f6dca11714b0c75d6686c3ae2cd51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35c816c2992ff1abfd02924240b77c5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35c816c2992ff1abfd02924240b77c5b">ADC_SQR2_SQ21_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR2_SQ21_Pos)</td></tr>
<tr class="separator:ga35c816c2992ff1abfd02924240b77c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78eb5731ed9d30de0d0bb77364136882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78eb5731ed9d30de0d0bb77364136882">ADC_SQR2_SQ21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35c816c2992ff1abfd02924240b77c5b">ADC_SQR2_SQ21_Msk</a></td></tr>
<tr class="separator:ga78eb5731ed9d30de0d0bb77364136882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga097d5c73677278ffbe126792dfd8c3fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga097d5c73677278ffbe126792dfd8c3fb">ADC_SQR2_SQ21_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR2_SQ21_Pos)</td></tr>
<tr class="separator:ga097d5c73677278ffbe126792dfd8c3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a4e097ac234ee1b3b329a59d7f7c8a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a4e097ac234ee1b3b329a59d7f7c8a8">ADC_SQR2_SQ21_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR2_SQ21_Pos)</td></tr>
<tr class="separator:ga6a4e097ac234ee1b3b329a59d7f7c8a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443460efc5cebc143bf069b3f0b84f1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga443460efc5cebc143bf069b3f0b84f1e">ADC_SQR2_SQ21_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR2_SQ21_Pos)</td></tr>
<tr class="separator:ga443460efc5cebc143bf069b3f0b84f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7badb951fc78586b0ffbfe895ceb415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7badb951fc78586b0ffbfe895ceb415">ADC_SQR2_SQ21_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR2_SQ21_Pos)</td></tr>
<tr class="separator:gaf7badb951fc78586b0ffbfe895ceb415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6af28b92c438cb4d3cf6ff95c1953848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6af28b92c438cb4d3cf6ff95c1953848">ADC_SQR2_SQ21_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR2_SQ21_Pos)</td></tr>
<tr class="separator:ga6af28b92c438cb4d3cf6ff95c1953848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b9e600ef1b86d0d17bb20b1bb2e7fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64b9e600ef1b86d0d17bb20b1bb2e7fd">ADC_SQR2_SQ22_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga64b9e600ef1b86d0d17bb20b1bb2e7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bab8b65615c2660f0f5e4d95ea15889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bab8b65615c2660f0f5e4d95ea15889">ADC_SQR2_SQ22_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR2_SQ22_Pos)</td></tr>
<tr class="separator:ga9bab8b65615c2660f0f5e4d95ea15889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga833aae9ac011f24122018049659111d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga833aae9ac011f24122018049659111d7">ADC_SQR2_SQ22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9bab8b65615c2660f0f5e4d95ea15889">ADC_SQR2_SQ22_Msk</a></td></tr>
<tr class="separator:ga833aae9ac011f24122018049659111d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bbaa615979cf9357444d72a40bed5db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bbaa615979cf9357444d72a40bed5db">ADC_SQR2_SQ22_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR2_SQ22_Pos)</td></tr>
<tr class="separator:ga5bbaa615979cf9357444d72a40bed5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9371a5da133d52f25edcc724019d938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9371a5da133d52f25edcc724019d938">ADC_SQR2_SQ22_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR2_SQ22_Pos)</td></tr>
<tr class="separator:gab9371a5da133d52f25edcc724019d938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc6d645d7521558cb8104ea55ed7233d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc6d645d7521558cb8104ea55ed7233d">ADC_SQR2_SQ22_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR2_SQ22_Pos)</td></tr>
<tr class="separator:gafc6d645d7521558cb8104ea55ed7233d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga530068263272bce518e1519fd93e8f65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga530068263272bce518e1519fd93e8f65">ADC_SQR2_SQ22_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR2_SQ22_Pos)</td></tr>
<tr class="separator:ga530068263272bce518e1519fd93e8f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f445e2748ce7f401b725a12cc92e8b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f445e2748ce7f401b725a12cc92e8b1">ADC_SQR2_SQ22_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR2_SQ22_Pos)</td></tr>
<tr class="separator:ga3f445e2748ce7f401b725a12cc92e8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ad1f38d3a76c825ae351d858d16e973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ad1f38d3a76c825ae351d858d16e973">ADC_SQR2_SQ23_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga1ad1f38d3a76c825ae351d858d16e973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga175e76853a68ca8c473000a596e80c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga175e76853a68ca8c473000a596e80c36">ADC_SQR2_SQ23_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR2_SQ23_Pos)</td></tr>
<tr class="separator:ga175e76853a68ca8c473000a596e80c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30ce95fe2b7b49288d88d1c5b18e3730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30ce95fe2b7b49288d88d1c5b18e3730">ADC_SQR2_SQ23</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga175e76853a68ca8c473000a596e80c36">ADC_SQR2_SQ23_Msk</a></td></tr>
<tr class="separator:ga30ce95fe2b7b49288d88d1c5b18e3730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf959d699fc7d4d5f3d7be6bdfcee11d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf959d699fc7d4d5f3d7be6bdfcee11d">ADC_SQR2_SQ23_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR2_SQ23_Pos)</td></tr>
<tr class="separator:gacf959d699fc7d4d5f3d7be6bdfcee11d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ed90925c5c8f68722d15773d255e3da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ed90925c5c8f68722d15773d255e3da">ADC_SQR2_SQ23_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR2_SQ23_Pos)</td></tr>
<tr class="separator:ga7ed90925c5c8f68722d15773d255e3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72058efd654cd3bed99cc48e7fa7f909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72058efd654cd3bed99cc48e7fa7f909">ADC_SQR2_SQ23_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR2_SQ23_Pos)</td></tr>
<tr class="separator:ga72058efd654cd3bed99cc48e7fa7f909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5841f7358e28ea333fc0cd6d09a984c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5841f7358e28ea333fc0cd6d09a984c5">ADC_SQR2_SQ23_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR2_SQ23_Pos)</td></tr>
<tr class="separator:ga5841f7358e28ea333fc0cd6d09a984c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab657e3587215b1bab4f7ca0cdf71f2a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab657e3587215b1bab4f7ca0cdf71f2a5">ADC_SQR2_SQ23_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR2_SQ23_Pos)</td></tr>
<tr class="separator:gab657e3587215b1bab4f7ca0cdf71f2a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab37989cb01e2dbe2ef6d947ae5c4b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ab37989cb01e2dbe2ef6d947ae5c4b9">ADC_SQR2_SQ24_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga5ab37989cb01e2dbe2ef6d947ae5c4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56a62d9822d2427a4bffcf81a4c297a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56a62d9822d2427a4bffcf81a4c297a4">ADC_SQR2_SQ24_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR2_SQ24_Pos)</td></tr>
<tr class="separator:ga56a62d9822d2427a4bffcf81a4c297a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf550845d76f9155066d9874604d7cf7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf550845d76f9155066d9874604d7cf7b">ADC_SQR2_SQ24</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56a62d9822d2427a4bffcf81a4c297a4">ADC_SQR2_SQ24_Msk</a></td></tr>
<tr class="separator:gaf550845d76f9155066d9874604d7cf7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf05d36a671c1e22c8cf1dd88a3f7208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf05d36a671c1e22c8cf1dd88a3f7208">ADC_SQR2_SQ24_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR2_SQ24_Pos)</td></tr>
<tr class="separator:gacf05d36a671c1e22c8cf1dd88a3f7208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3256f8e408a300cbbd8fef49dcb31a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3256f8e408a300cbbd8fef49dcb31a0">ADC_SQR2_SQ24_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR2_SQ24_Pos)</td></tr>
<tr class="separator:gae3256f8e408a300cbbd8fef49dcb31a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae32f3823f85556b62b79202579ac7a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae32f3823f85556b62b79202579ac7a71">ADC_SQR2_SQ24_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR2_SQ24_Pos)</td></tr>
<tr class="separator:gae32f3823f85556b62b79202579ac7a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga594212e2cc17dd977bb41c61b196d036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga594212e2cc17dd977bb41c61b196d036">ADC_SQR2_SQ24_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR2_SQ24_Pos)</td></tr>
<tr class="separator:ga594212e2cc17dd977bb41c61b196d036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae4b1fbcf485ed7fb7da94a0de071961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae4b1fbcf485ed7fb7da94a0de071961">ADC_SQR2_SQ24_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR2_SQ24_Pos)</td></tr>
<tr class="separator:gaae4b1fbcf485ed7fb7da94a0de071961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee0564d33ba33305bd21e0a949487107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee0564d33ba33305bd21e0a949487107">ADC_SQR3_SQ13_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaee0564d33ba33305bd21e0a949487107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaed5fac0755bbfb514a1badb6351883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafaed5fac0755bbfb514a1badb6351883">ADC_SQR3_SQ13_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR3_SQ13_Pos)</td></tr>
<tr class="separator:gafaed5fac0755bbfb514a1badb6351883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2022339e35fd5ad394f97d7ed366744a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2022339e35fd5ad394f97d7ed366744a">ADC_SQR3_SQ13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafaed5fac0755bbfb514a1badb6351883">ADC_SQR3_SQ13_Msk</a></td></tr>
<tr class="separator:ga2022339e35fd5ad394f97d7ed366744a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e5fdee0cfa529866eca8e180e2b161"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16e5fdee0cfa529866eca8e180e2b161">ADC_SQR3_SQ13_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR3_SQ13_Pos)</td></tr>
<tr class="separator:ga16e5fdee0cfa529866eca8e180e2b161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab70798c880e1700cac17e94fb40c4483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab70798c880e1700cac17e94fb40c4483">ADC_SQR3_SQ13_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR3_SQ13_Pos)</td></tr>
<tr class="separator:gab70798c880e1700cac17e94fb40c4483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ea63a5a3a1c982315000e969bf8abec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ea63a5a3a1c982315000e969bf8abec">ADC_SQR3_SQ13_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR3_SQ13_Pos)</td></tr>
<tr class="separator:ga0ea63a5a3a1c982315000e969bf8abec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0720de5979c486b7960776eb283fc62d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0720de5979c486b7960776eb283fc62d">ADC_SQR3_SQ13_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR3_SQ13_Pos)</td></tr>
<tr class="separator:ga0720de5979c486b7960776eb283fc62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga615dd2c11f0feb9e5685a45665f2c2aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga615dd2c11f0feb9e5685a45665f2c2aa">ADC_SQR3_SQ13_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR3_SQ13_Pos)</td></tr>
<tr class="separator:ga615dd2c11f0feb9e5685a45665f2c2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d372c13876791fec7ae22b294f6306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31d372c13876791fec7ae22b294f6306">ADC_SQR3_SQ14_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga31d372c13876791fec7ae22b294f6306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33289c363de6166bfdd990b9e70394d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33289c363de6166bfdd990b9e70394d7">ADC_SQR3_SQ14_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR3_SQ14_Pos)</td></tr>
<tr class="separator:ga33289c363de6166bfdd990b9e70394d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad92b69d99317c86074d8ea5f609f771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad92b69d99317c86074d8ea5f609f771">ADC_SQR3_SQ14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33289c363de6166bfdd990b9e70394d7">ADC_SQR3_SQ14_Msk</a></td></tr>
<tr class="separator:gaad92b69d99317c86074d8ea5f609f771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5a60e0c94439eb67525d5c732a44c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b5a60e0c94439eb67525d5c732a44c4">ADC_SQR3_SQ14_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR3_SQ14_Pos)</td></tr>
<tr class="separator:ga7b5a60e0c94439eb67525d5c732a44c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad7e61eea0ba54638c751726ee89e357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad7e61eea0ba54638c751726ee89e357">ADC_SQR3_SQ14_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR3_SQ14_Pos)</td></tr>
<tr class="separator:gaad7e61eea0ba54638c751726ee89e357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3dcdbc780621a3f3c0d038eb6c48344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3dcdbc780621a3f3c0d038eb6c48344">ADC_SQR3_SQ14_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR3_SQ14_Pos)</td></tr>
<tr class="separator:gae3dcdbc780621a3f3c0d038eb6c48344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab43ad0f13dfcd3ee9685d5631e94d4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab43ad0f13dfcd3ee9685d5631e94d4e0">ADC_SQR3_SQ14_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR3_SQ14_Pos)</td></tr>
<tr class="separator:gab43ad0f13dfcd3ee9685d5631e94d4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9599ba53b387f33bf3156b5609d5c39e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9599ba53b387f33bf3156b5609d5c39e">ADC_SQR3_SQ14_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR3_SQ14_Pos)</td></tr>
<tr class="separator:ga9599ba53b387f33bf3156b5609d5c39e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1f8e25b4989221645f312f083f98c30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1f8e25b4989221645f312f083f98c30">ADC_SQR3_SQ15_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf1f8e25b4989221645f312f083f98c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d5d27946985c63724e1a256d6cd3a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4d5d27946985c63724e1a256d6cd3a5">ADC_SQR3_SQ15_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR3_SQ15_Pos)</td></tr>
<tr class="separator:gaa4d5d27946985c63724e1a256d6cd3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a08949dba6f114e9f2c1c71162c4202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a08949dba6f114e9f2c1c71162c4202">ADC_SQR3_SQ15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4d5d27946985c63724e1a256d6cd3a5">ADC_SQR3_SQ15_Msk</a></td></tr>
<tr class="separator:ga3a08949dba6f114e9f2c1c71162c4202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac415254176b5e9758deac62031c63c73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac415254176b5e9758deac62031c63c73">ADC_SQR3_SQ15_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR3_SQ15_Pos)</td></tr>
<tr class="separator:gac415254176b5e9758deac62031c63c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe3f099e3100a1ec6678eaa2239a7742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe3f099e3100a1ec6678eaa2239a7742">ADC_SQR3_SQ15_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR3_SQ15_Pos)</td></tr>
<tr class="separator:gabe3f099e3100a1ec6678eaa2239a7742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad57c4a839e96df75bd1dc805d0ad1810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad57c4a839e96df75bd1dc805d0ad1810">ADC_SQR3_SQ15_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR3_SQ15_Pos)</td></tr>
<tr class="separator:gad57c4a839e96df75bd1dc805d0ad1810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f96f90777febc615fd6d7ce64b8bec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38f96f90777febc615fd6d7ce64b8bec">ADC_SQR3_SQ15_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR3_SQ15_Pos)</td></tr>
<tr class="separator:ga38f96f90777febc615fd6d7ce64b8bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd4fc2d63ae2b873be674e9a2547839"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd4fc2d63ae2b873be674e9a2547839">ADC_SQR3_SQ15_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR3_SQ15_Pos)</td></tr>
<tr class="separator:ga6fd4fc2d63ae2b873be674e9a2547839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636d3a48fd265ddad51cffe96f412cc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga636d3a48fd265ddad51cffe96f412cc1">ADC_SQR3_SQ16_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga636d3a48fd265ddad51cffe96f412cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a9f26d31ff658fe1d2057926ff7498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47a9f26d31ff658fe1d2057926ff7498">ADC_SQR3_SQ16_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR3_SQ16_Pos)</td></tr>
<tr class="separator:ga47a9f26d31ff658fe1d2057926ff7498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3181fc7aff4b156519d56adc6310207a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3181fc7aff4b156519d56adc6310207a">ADC_SQR3_SQ16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47a9f26d31ff658fe1d2057926ff7498">ADC_SQR3_SQ16_Msk</a></td></tr>
<tr class="separator:ga3181fc7aff4b156519d56adc6310207a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec7ea52120a5a9dc2f372bbea677b102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec7ea52120a5a9dc2f372bbea677b102">ADC_SQR3_SQ16_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR3_SQ16_Pos)</td></tr>
<tr class="separator:gaec7ea52120a5a9dc2f372bbea677b102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65b50f6a2b9bfb580639b9a670fa59e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65b50f6a2b9bfb580639b9a670fa59e5">ADC_SQR3_SQ16_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR3_SQ16_Pos)</td></tr>
<tr class="separator:ga65b50f6a2b9bfb580639b9a670fa59e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf06cfd1969c7e66a10921a4ede9b783c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf06cfd1969c7e66a10921a4ede9b783c">ADC_SQR3_SQ16_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR3_SQ16_Pos)</td></tr>
<tr class="separator:gaf06cfd1969c7e66a10921a4ede9b783c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae366123253ab05e29a60e8450815a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae366123253ab05e29a60e8450815a5">ADC_SQR3_SQ16_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR3_SQ16_Pos)</td></tr>
<tr class="separator:ga3ae366123253ab05e29a60e8450815a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c2f6b7ab5e38d0412dcc47d63c2bfed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c2f6b7ab5e38d0412dcc47d63c2bfed">ADC_SQR3_SQ16_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR3_SQ16_Pos)</td></tr>
<tr class="separator:ga8c2f6b7ab5e38d0412dcc47d63c2bfed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5643e055f2e19b9b93a9e1c244398a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5643e055f2e19b9b93a9e1c244398a12">ADC_SQR3_SQ17_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga5643e055f2e19b9b93a9e1c244398a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9806014a17c0173ab086c1979eff4fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9806014a17c0173ab086c1979eff4fb">ADC_SQR3_SQ17_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR3_SQ17_Pos)</td></tr>
<tr class="separator:gaa9806014a17c0173ab086c1979eff4fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9699c4ecd8e5d379fd5edd91196fe08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9699c4ecd8e5d379fd5edd91196fe08">ADC_SQR3_SQ17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9806014a17c0173ab086c1979eff4fb">ADC_SQR3_SQ17_Msk</a></td></tr>
<tr class="separator:gaf9699c4ecd8e5d379fd5edd91196fe08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a69c3ea3926eab93a93da7f369a2bf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a69c3ea3926eab93a93da7f369a2bf4">ADC_SQR3_SQ17_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR3_SQ17_Pos)</td></tr>
<tr class="separator:ga8a69c3ea3926eab93a93da7f369a2bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588e8d903a942a834837f3416189ee06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga588e8d903a942a834837f3416189ee06">ADC_SQR3_SQ17_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR3_SQ17_Pos)</td></tr>
<tr class="separator:ga588e8d903a942a834837f3416189ee06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeede8c3f2f2488f2ed01f3e9b572f6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadeede8c3f2f2488f2ed01f3e9b572f6a">ADC_SQR3_SQ17_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR3_SQ17_Pos)</td></tr>
<tr class="separator:gadeede8c3f2f2488f2ed01f3e9b572f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab646aeb85ce3f4e8a809965a68c2e713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab646aeb85ce3f4e8a809965a68c2e713">ADC_SQR3_SQ17_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR3_SQ17_Pos)</td></tr>
<tr class="separator:gab646aeb85ce3f4e8a809965a68c2e713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga321cf7b4b9e01c9c2d82448eefbd713e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga321cf7b4b9e01c9c2d82448eefbd713e">ADC_SQR3_SQ17_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR3_SQ17_Pos)</td></tr>
<tr class="separator:ga321cf7b4b9e01c9c2d82448eefbd713e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0967ba3abd19eeace8bc2ea9ae8b8df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0967ba3abd19eeace8bc2ea9ae8b8df6">ADC_SQR3_SQ18_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga0967ba3abd19eeace8bc2ea9ae8b8df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32183e395fbf15ff0032cbc89f45715e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32183e395fbf15ff0032cbc89f45715e">ADC_SQR3_SQ18_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR3_SQ18_Pos)</td></tr>
<tr class="separator:ga32183e395fbf15ff0032cbc89f45715e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe95b1e2d808b2dd6267600c146cf308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe95b1e2d808b2dd6267600c146cf308">ADC_SQR3_SQ18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32183e395fbf15ff0032cbc89f45715e">ADC_SQR3_SQ18_Msk</a></td></tr>
<tr class="separator:gabe95b1e2d808b2dd6267600c146cf308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ab05621cf822767e5f59f66f4b8982f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ab05621cf822767e5f59f66f4b8982f">ADC_SQR3_SQ18_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR3_SQ18_Pos)</td></tr>
<tr class="separator:ga3ab05621cf822767e5f59f66f4b8982f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab99c4146408643d3ae1286d691d0d43f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab99c4146408643d3ae1286d691d0d43f">ADC_SQR3_SQ18_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR3_SQ18_Pos)</td></tr>
<tr class="separator:gab99c4146408643d3ae1286d691d0d43f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7171c4b6e48648e077ff154d72a781c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7171c4b6e48648e077ff154d72a781c9">ADC_SQR3_SQ18_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR3_SQ18_Pos)</td></tr>
<tr class="separator:ga7171c4b6e48648e077ff154d72a781c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f2614b39aaea2272c0e2691f5da9adc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f2614b39aaea2272c0e2691f5da9adc">ADC_SQR3_SQ18_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR3_SQ18_Pos)</td></tr>
<tr class="separator:ga5f2614b39aaea2272c0e2691f5da9adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965e84387cabadaa202aa8b9a376d9f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga965e84387cabadaa202aa8b9a376d9f8">ADC_SQR3_SQ18_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR3_SQ18_Pos)</td></tr>
<tr class="separator:ga965e84387cabadaa202aa8b9a376d9f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga680d3b246c74aafc5fe11be312fa34dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga680d3b246c74aafc5fe11be312fa34dd">ADC_SQR4_SQ7_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga680d3b246c74aafc5fe11be312fa34dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf28b13d879f0b1eab060682c7309bef6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf28b13d879f0b1eab060682c7309bef6">ADC_SQR4_SQ7_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR4_SQ7_Pos)</td></tr>
<tr class="separator:gaf28b13d879f0b1eab060682c7309bef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6784b388e8ed44356b3101376f17f8ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6784b388e8ed44356b3101376f17f8ce">ADC_SQR4_SQ7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf28b13d879f0b1eab060682c7309bef6">ADC_SQR4_SQ7_Msk</a></td></tr>
<tr class="separator:ga6784b388e8ed44356b3101376f17f8ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga833e90c9e123fede38bb03fb9ca8356c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga833e90c9e123fede38bb03fb9ca8356c">ADC_SQR4_SQ7_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR4_SQ7_Pos)</td></tr>
<tr class="separator:ga833e90c9e123fede38bb03fb9ca8356c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf99a052f6b6848c9ddd80864d68a606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf99a052f6b6848c9ddd80864d68a606">ADC_SQR4_SQ7_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR4_SQ7_Pos)</td></tr>
<tr class="separator:gacf99a052f6b6848c9ddd80864d68a606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9959b3d8c2fbca0e3712f55917672b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f9959b3d8c2fbca0e3712f55917672b">ADC_SQR4_SQ7_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR4_SQ7_Pos)</td></tr>
<tr class="separator:ga5f9959b3d8c2fbca0e3712f55917672b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d22cda4978d61ef8b95044460f87fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d22cda4978d61ef8b95044460f87fc3">ADC_SQR4_SQ7_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR4_SQ7_Pos)</td></tr>
<tr class="separator:ga0d22cda4978d61ef8b95044460f87fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf060c3cabf657170b65597c18b1c18e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf060c3cabf657170b65597c18b1c18e9">ADC_SQR4_SQ7_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR4_SQ7_Pos)</td></tr>
<tr class="separator:gaf060c3cabf657170b65597c18b1c18e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae84159acdf4a1d300c5e601d484f45ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae84159acdf4a1d300c5e601d484f45ff">ADC_SQR4_SQ8_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gae84159acdf4a1d300c5e601d484f45ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a902577bb526775fc0ae0a7dce6c193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a902577bb526775fc0ae0a7dce6c193">ADC_SQR4_SQ8_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR4_SQ8_Pos)</td></tr>
<tr class="separator:ga8a902577bb526775fc0ae0a7dce6c193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga727faa81b02e45f6088ec52cbdd17fc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga727faa81b02e45f6088ec52cbdd17fc6">ADC_SQR4_SQ8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a902577bb526775fc0ae0a7dce6c193">ADC_SQR4_SQ8_Msk</a></td></tr>
<tr class="separator:ga727faa81b02e45f6088ec52cbdd17fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab54161c267d0e5c67b2d9560f38e1e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab54161c267d0e5c67b2d9560f38e1e72">ADC_SQR4_SQ8_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR4_SQ8_Pos)</td></tr>
<tr class="separator:gab54161c267d0e5c67b2d9560f38e1e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1705b76fdb5be09bd1aff13d3d60f3c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1705b76fdb5be09bd1aff13d3d60f3c2">ADC_SQR4_SQ8_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR4_SQ8_Pos)</td></tr>
<tr class="separator:ga1705b76fdb5be09bd1aff13d3d60f3c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae672dea3dca7bca2b514256b85bf6102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae672dea3dca7bca2b514256b85bf6102">ADC_SQR4_SQ8_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR4_SQ8_Pos)</td></tr>
<tr class="separator:gae672dea3dca7bca2b514256b85bf6102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae68af6ac7742def83fed22dfd9c539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabae68af6ac7742def83fed22dfd9c539">ADC_SQR4_SQ8_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR4_SQ8_Pos)</td></tr>
<tr class="separator:gabae68af6ac7742def83fed22dfd9c539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga308a424913533da05a25f3602b0302cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga308a424913533da05a25f3602b0302cd">ADC_SQR4_SQ8_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR4_SQ8_Pos)</td></tr>
<tr class="separator:ga308a424913533da05a25f3602b0302cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60acaf13955abf0081715f923d4cc4a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60acaf13955abf0081715f923d4cc4a5">ADC_SQR4_SQ9_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga60acaf13955abf0081715f923d4cc4a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga136a5529f740209b4962845e75bf8c91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga136a5529f740209b4962845e75bf8c91">ADC_SQR4_SQ9_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR4_SQ9_Pos)</td></tr>
<tr class="separator:ga136a5529f740209b4962845e75bf8c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcfc6ab4958524619cea0091ea090d98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcfc6ab4958524619cea0091ea090d98">ADC_SQR4_SQ9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga136a5529f740209b4962845e75bf8c91">ADC_SQR4_SQ9_Msk</a></td></tr>
<tr class="separator:gabcfc6ab4958524619cea0091ea090d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07ec0597d4514a456f9ffcde70219e01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07ec0597d4514a456f9ffcde70219e01">ADC_SQR4_SQ9_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR4_SQ9_Pos)</td></tr>
<tr class="separator:ga07ec0597d4514a456f9ffcde70219e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba98a41834287d644287ea3b034748cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba98a41834287d644287ea3b034748cc">ADC_SQR4_SQ9_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR4_SQ9_Pos)</td></tr>
<tr class="separator:gaba98a41834287d644287ea3b034748cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf4c4383bc3237aa6ed18b287e9bfcd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf4c4383bc3237aa6ed18b287e9bfcd1">ADC_SQR4_SQ9_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR4_SQ9_Pos)</td></tr>
<tr class="separator:gabf4c4383bc3237aa6ed18b287e9bfcd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29a0d4a6f880660cf26b39cb59c41f38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29a0d4a6f880660cf26b39cb59c41f38">ADC_SQR4_SQ9_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR4_SQ9_Pos)</td></tr>
<tr class="separator:ga29a0d4a6f880660cf26b39cb59c41f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2f8350167490b687bef042c01a2b55b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f8350167490b687bef042c01a2b55b">ADC_SQR4_SQ9_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR4_SQ9_Pos)</td></tr>
<tr class="separator:gaa2f8350167490b687bef042c01a2b55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaae6484f228eb36691aed33ddc61637b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaae6484f228eb36691aed33ddc61637b">ADC_SQR4_SQ10_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaaae6484f228eb36691aed33ddc61637b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6e95c0095dc816a94478b0073e31b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee6e95c0095dc816a94478b0073e31b8">ADC_SQR4_SQ10_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR4_SQ10_Pos)</td></tr>
<tr class="separator:gaee6e95c0095dc816a94478b0073e31b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2291e9b36344e5a2b3c3bee01a57256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2291e9b36344e5a2b3c3bee01a57256">ADC_SQR4_SQ10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee6e95c0095dc816a94478b0073e31b8">ADC_SQR4_SQ10_Msk</a></td></tr>
<tr class="separator:gab2291e9b36344e5a2b3c3bee01a57256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad569b757639c8e18d6627679dd2baa63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad569b757639c8e18d6627679dd2baa63">ADC_SQR4_SQ10_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR4_SQ10_Pos)</td></tr>
<tr class="separator:gad569b757639c8e18d6627679dd2baa63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5382539b635f729cf2bab4e9ef374af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5382539b635f729cf2bab4e9ef374af2">ADC_SQR4_SQ10_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR4_SQ10_Pos)</td></tr>
<tr class="separator:ga5382539b635f729cf2bab4e9ef374af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd5ec71cd990f059000438871e773e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd5ec71cd990f059000438871e773e76">ADC_SQR4_SQ10_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR4_SQ10_Pos)</td></tr>
<tr class="separator:gabd5ec71cd990f059000438871e773e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9fc736e02ad0990c34559b0de41787a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9fc736e02ad0990c34559b0de41787a">ADC_SQR4_SQ10_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR4_SQ10_Pos)</td></tr>
<tr class="separator:gae9fc736e02ad0990c34559b0de41787a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga947181161899c9ad2993515bf0e09949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga947181161899c9ad2993515bf0e09949">ADC_SQR4_SQ10_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR4_SQ10_Pos)</td></tr>
<tr class="separator:ga947181161899c9ad2993515bf0e09949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9d39c43df1a9ab9f2564528d182c98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f9d39c43df1a9ab9f2564528d182c98">ADC_SQR4_SQ11_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga7f9d39c43df1a9ab9f2564528d182c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90552d1536b11ce6472163bb69e34534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90552d1536b11ce6472163bb69e34534">ADC_SQR4_SQ11_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR4_SQ11_Pos)</td></tr>
<tr class="separator:ga90552d1536b11ce6472163bb69e34534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373bfa5e67dff6d54f489903fd70ffc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga373bfa5e67dff6d54f489903fd70ffc2">ADC_SQR4_SQ11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90552d1536b11ce6472163bb69e34534">ADC_SQR4_SQ11_Msk</a></td></tr>
<tr class="separator:ga373bfa5e67dff6d54f489903fd70ffc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga158f68e849077d0aceeafbab30a5c0b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga158f68e849077d0aceeafbab30a5c0b6">ADC_SQR4_SQ11_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR4_SQ11_Pos)</td></tr>
<tr class="separator:ga158f68e849077d0aceeafbab30a5c0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23022baf8b595cf41d82011a6e9c44c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23022baf8b595cf41d82011a6e9c44c0">ADC_SQR4_SQ11_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR4_SQ11_Pos)</td></tr>
<tr class="separator:ga23022baf8b595cf41d82011a6e9c44c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10db311c6d44f131faa2e7910bb9e693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10db311c6d44f131faa2e7910bb9e693">ADC_SQR4_SQ11_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR4_SQ11_Pos)</td></tr>
<tr class="separator:ga10db311c6d44f131faa2e7910bb9e693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8665a7083517cbc00813334db54a7d02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8665a7083517cbc00813334db54a7d02">ADC_SQR4_SQ11_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR4_SQ11_Pos)</td></tr>
<tr class="separator:ga8665a7083517cbc00813334db54a7d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdab18f0926060dff760759daa0c4956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdab18f0926060dff760759daa0c4956">ADC_SQR4_SQ11_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR4_SQ11_Pos)</td></tr>
<tr class="separator:gafdab18f0926060dff760759daa0c4956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga690f521bed3c210f2ad4b2b300f5f090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga690f521bed3c210f2ad4b2b300f5f090">ADC_SQR4_SQ12_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga690f521bed3c210f2ad4b2b300f5f090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac426a7a1465dd057eb2807eecd188289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac426a7a1465dd057eb2807eecd188289">ADC_SQR4_SQ12_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR4_SQ12_Pos)</td></tr>
<tr class="separator:gac426a7a1465dd057eb2807eecd188289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dca3af614cc06addea7080a94180d7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dca3af614cc06addea7080a94180d7d">ADC_SQR4_SQ12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac426a7a1465dd057eb2807eecd188289">ADC_SQR4_SQ12_Msk</a></td></tr>
<tr class="separator:ga9dca3af614cc06addea7080a94180d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga991d67e9534f3ba27693d06eaaf0c9d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga991d67e9534f3ba27693d06eaaf0c9d6">ADC_SQR4_SQ12_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR4_SQ12_Pos)</td></tr>
<tr class="separator:ga991d67e9534f3ba27693d06eaaf0c9d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe90c7e1d5fea817a285045342f03d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbe90c7e1d5fea817a285045342f03d4">ADC_SQR4_SQ12_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR4_SQ12_Pos)</td></tr>
<tr class="separator:gadbe90c7e1d5fea817a285045342f03d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cae58134b4feb58a41cfa9cf203cc6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cae58134b4feb58a41cfa9cf203cc6b">ADC_SQR4_SQ12_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR4_SQ12_Pos)</td></tr>
<tr class="separator:ga4cae58134b4feb58a41cfa9cf203cc6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9adc8f72b246f58ec0eeed66a4b5f0aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9adc8f72b246f58ec0eeed66a4b5f0aa">ADC_SQR4_SQ12_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR4_SQ12_Pos)</td></tr>
<tr class="separator:ga9adc8f72b246f58ec0eeed66a4b5f0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c6ebd2540da770f652cbb1b2ef6a0df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c6ebd2540da770f652cbb1b2ef6a0df">ADC_SQR4_SQ12_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR4_SQ12_Pos)</td></tr>
<tr class="separator:ga5c6ebd2540da770f652cbb1b2ef6a0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f565311e9b1ee4dab2d2a96794138f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f565311e9b1ee4dab2d2a96794138f1">ADC_SQR5_SQ1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1f565311e9b1ee4dab2d2a96794138f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a9af580d8aedee223fb53cfeed7120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16a9af580d8aedee223fb53cfeed7120">ADC_SQR5_SQ1_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR5_SQ1_Pos)</td></tr>
<tr class="separator:ga16a9af580d8aedee223fb53cfeed7120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aa0bed7683585af2d4079a81f626815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5aa0bed7683585af2d4079a81f626815">ADC_SQR5_SQ1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16a9af580d8aedee223fb53cfeed7120">ADC_SQR5_SQ1_Msk</a></td></tr>
<tr class="separator:ga5aa0bed7683585af2d4079a81f626815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d7b92bf8ba789b76256e205988cc8de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7b92bf8ba789b76256e205988cc8de">ADC_SQR5_SQ1_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR5_SQ1_Pos)</td></tr>
<tr class="separator:ga6d7b92bf8ba789b76256e205988cc8de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga374490cc8d96ed0a40d3f212bc6fd6d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga374490cc8d96ed0a40d3f212bc6fd6d1">ADC_SQR5_SQ1_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR5_SQ1_Pos)</td></tr>
<tr class="separator:ga374490cc8d96ed0a40d3f212bc6fd6d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e21c2a89e71e60406cacb23de6f6597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e21c2a89e71e60406cacb23de6f6597">ADC_SQR5_SQ1_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR5_SQ1_Pos)</td></tr>
<tr class="separator:ga4e21c2a89e71e60406cacb23de6f6597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aeddef7b3153a014f66e11e72dd0bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7aeddef7b3153a014f66e11e72dd0bba">ADC_SQR5_SQ1_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR5_SQ1_Pos)</td></tr>
<tr class="separator:ga7aeddef7b3153a014f66e11e72dd0bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e4578aaae278121803054afacaf141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72e4578aaae278121803054afacaf141">ADC_SQR5_SQ1_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR5_SQ1_Pos)</td></tr>
<tr class="separator:ga72e4578aaae278121803054afacaf141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e27c4b2de435901933c1ccbbb02acb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e27c4b2de435901933c1ccbbb02acb5">ADC_SQR5_SQ2_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga0e27c4b2de435901933c1ccbbb02acb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993491d071ac2dcebbacaf7b5a0382ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga993491d071ac2dcebbacaf7b5a0382ad">ADC_SQR5_SQ2_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR5_SQ2_Pos)</td></tr>
<tr class="separator:ga993491d071ac2dcebbacaf7b5a0382ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e34aabf8d53e73aa4bb6e3b75c599f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56e34aabf8d53e73aa4bb6e3b75c599f">ADC_SQR5_SQ2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga993491d071ac2dcebbacaf7b5a0382ad">ADC_SQR5_SQ2_Msk</a></td></tr>
<tr class="separator:ga56e34aabf8d53e73aa4bb6e3b75c599f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b11d43c527a2cf645762fb7e7dec7fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b11d43c527a2cf645762fb7e7dec7fc">ADC_SQR5_SQ2_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR5_SQ2_Pos)</td></tr>
<tr class="separator:ga1b11d43c527a2cf645762fb7e7dec7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d50dc6ca741b26755dd82a1856cf53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88d50dc6ca741b26755dd82a1856cf53">ADC_SQR5_SQ2_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR5_SQ2_Pos)</td></tr>
<tr class="separator:ga88d50dc6ca741b26755dd82a1856cf53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a66193f8748453b0503ffffe6685f6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a66193f8748453b0503ffffe6685f6a">ADC_SQR5_SQ2_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR5_SQ2_Pos)</td></tr>
<tr class="separator:ga0a66193f8748453b0503ffffe6685f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5579b4580cdce4706fa615f64e9f96c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5579b4580cdce4706fa615f64e9f96c9">ADC_SQR5_SQ2_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR5_SQ2_Pos)</td></tr>
<tr class="separator:ga5579b4580cdce4706fa615f64e9f96c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d5ad8afd70f9f28b4a88e386cc09cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5ad8afd70f9f28b4a88e386cc09cec">ADC_SQR5_SQ2_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR5_SQ2_Pos)</td></tr>
<tr class="separator:ga7d5ad8afd70f9f28b4a88e386cc09cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf78584cbacf091b7c03d062289c7593f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf78584cbacf091b7c03d062289c7593f">ADC_SQR5_SQ3_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf78584cbacf091b7c03d062289c7593f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1cbccfa5f88df7249f7cb7ae003c40d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1cbccfa5f88df7249f7cb7ae003c40d">ADC_SQR5_SQ3_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR5_SQ3_Pos)</td></tr>
<tr class="separator:gae1cbccfa5f88df7249f7cb7ae003c40d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga739ea0dec33eb0ad445d905d000c47cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga739ea0dec33eb0ad445d905d000c47cf">ADC_SQR5_SQ3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1cbccfa5f88df7249f7cb7ae003c40d">ADC_SQR5_SQ3_Msk</a></td></tr>
<tr class="separator:ga739ea0dec33eb0ad445d905d000c47cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06cef57d15705909eb7f1bb37fecf25e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06cef57d15705909eb7f1bb37fecf25e">ADC_SQR5_SQ3_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR5_SQ3_Pos)</td></tr>
<tr class="separator:ga06cef57d15705909eb7f1bb37fecf25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c6612646d03d8fd53c8edfa4038290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74c6612646d03d8fd53c8edfa4038290">ADC_SQR5_SQ3_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR5_SQ3_Pos)</td></tr>
<tr class="separator:ga74c6612646d03d8fd53c8edfa4038290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga786b9443aed5508350e9bda84a097fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga786b9443aed5508350e9bda84a097fb1">ADC_SQR5_SQ3_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR5_SQ3_Pos)</td></tr>
<tr class="separator:ga786b9443aed5508350e9bda84a097fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc36d94c0446bd7a7e45f1b2a7523867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc36d94c0446bd7a7e45f1b2a7523867">ADC_SQR5_SQ3_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR5_SQ3_Pos)</td></tr>
<tr class="separator:gacc36d94c0446bd7a7e45f1b2a7523867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21cc47dd6e091cfe7e362d3ea92ee053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21cc47dd6e091cfe7e362d3ea92ee053">ADC_SQR5_SQ3_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR5_SQ3_Pos)</td></tr>
<tr class="separator:ga21cc47dd6e091cfe7e362d3ea92ee053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe8310b41da93fc3cf37dc3b7dbe1b26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe8310b41da93fc3cf37dc3b7dbe1b26">ADC_SQR5_SQ4_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gabe8310b41da93fc3cf37dc3b7dbe1b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6130a590c0dd7ab583041ff9ed4d6833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6130a590c0dd7ab583041ff9ed4d6833">ADC_SQR5_SQ4_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR5_SQ4_Pos)</td></tr>
<tr class="separator:ga6130a590c0dd7ab583041ff9ed4d6833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68fd5161463707720627d3ed148d460d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68fd5161463707720627d3ed148d460d">ADC_SQR5_SQ4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6130a590c0dd7ab583041ff9ed4d6833">ADC_SQR5_SQ4_Msk</a></td></tr>
<tr class="separator:ga68fd5161463707720627d3ed148d460d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf03153380c7947b1995af4ceffb7a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf03153380c7947b1995af4ceffb7a9f">ADC_SQR5_SQ4_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR5_SQ4_Pos)</td></tr>
<tr class="separator:gaaf03153380c7947b1995af4ceffb7a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadddb60adcb4997e46789dcd056d567a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadddb60adcb4997e46789dcd056d567a8">ADC_SQR5_SQ4_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR5_SQ4_Pos)</td></tr>
<tr class="separator:gadddb60adcb4997e46789dcd056d567a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb275820e78ec4fa0b89eea2b900ba0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb275820e78ec4fa0b89eea2b900ba0d">ADC_SQR5_SQ4_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR5_SQ4_Pos)</td></tr>
<tr class="separator:gaeb275820e78ec4fa0b89eea2b900ba0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ff202a53e417e424a86e9070cc05844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ff202a53e417e424a86e9070cc05844">ADC_SQR5_SQ4_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR5_SQ4_Pos)</td></tr>
<tr class="separator:ga1ff202a53e417e424a86e9070cc05844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8271f2c544dc69679b563e5bc0c63501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8271f2c544dc69679b563e5bc0c63501">ADC_SQR5_SQ4_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR5_SQ4_Pos)</td></tr>
<tr class="separator:ga8271f2c544dc69679b563e5bc0c63501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f9ccbad9bc038d96257519646c5b8e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f9ccbad9bc038d96257519646c5b8e3">ADC_SQR5_SQ5_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga0f9ccbad9bc038d96257519646c5b8e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0af002f5b03e1df185c4be2a3af9ac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0af002f5b03e1df185c4be2a3af9ac0">ADC_SQR5_SQ5_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR5_SQ5_Pos)</td></tr>
<tr class="separator:gae0af002f5b03e1df185c4be2a3af9ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa90d273f9a3794cea4ae1ce554401883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa90d273f9a3794cea4ae1ce554401883">ADC_SQR5_SQ5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0af002f5b03e1df185c4be2a3af9ac0">ADC_SQR5_SQ5_Msk</a></td></tr>
<tr class="separator:gaa90d273f9a3794cea4ae1ce554401883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55fbd2e559c61002e6cf806e5efa354d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55fbd2e559c61002e6cf806e5efa354d">ADC_SQR5_SQ5_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR5_SQ5_Pos)</td></tr>
<tr class="separator:ga55fbd2e559c61002e6cf806e5efa354d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1d54ba7312387b83825a952e3f200c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1d54ba7312387b83825a952e3f200c3">ADC_SQR5_SQ5_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR5_SQ5_Pos)</td></tr>
<tr class="separator:gab1d54ba7312387b83825a952e3f200c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc23fe907ee7f1e5f5c66ad2dab56327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc23fe907ee7f1e5f5c66ad2dab56327">ADC_SQR5_SQ5_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR5_SQ5_Pos)</td></tr>
<tr class="separator:gacc23fe907ee7f1e5f5c66ad2dab56327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac924ad7abe86f80a79fe4466c25807c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac924ad7abe86f80a79fe4466c25807c7">ADC_SQR5_SQ5_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR5_SQ5_Pos)</td></tr>
<tr class="separator:gac924ad7abe86f80a79fe4466c25807c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22b8c36ef4145f39753847907cdfe59a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22b8c36ef4145f39753847907cdfe59a">ADC_SQR5_SQ5_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR5_SQ5_Pos)</td></tr>
<tr class="separator:ga22b8c36ef4145f39753847907cdfe59a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5de8c6bf8d4faa4fc3b2177212f93d19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5de8c6bf8d4faa4fc3b2177212f93d19">ADC_SQR5_SQ6_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga5de8c6bf8d4faa4fc3b2177212f93d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b8f7aa5fce9e2a01b66b64e3afdd64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9b8f7aa5fce9e2a01b66b64e3afdd64">ADC_SQR5_SQ6_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR5_SQ6_Pos)</td></tr>
<tr class="separator:gaa9b8f7aa5fce9e2a01b66b64e3afdd64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72754a147002fa804b2f1943dc141b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72754a147002fa804b2f1943dc141b1a">ADC_SQR5_SQ6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9b8f7aa5fce9e2a01b66b64e3afdd64">ADC_SQR5_SQ6_Msk</a></td></tr>
<tr class="separator:ga72754a147002fa804b2f1943dc141b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c53129c3e7b97f443ea6a9a27179e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2c53129c3e7b97f443ea6a9a27179e1">ADC_SQR5_SQ6_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR5_SQ6_Pos)</td></tr>
<tr class="separator:gaf2c53129c3e7b97f443ea6a9a27179e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e339f78ad8a541c3b3e7603669d3365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e339f78ad8a541c3b3e7603669d3365">ADC_SQR5_SQ6_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR5_SQ6_Pos)</td></tr>
<tr class="separator:ga4e339f78ad8a541c3b3e7603669d3365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6f6db546bdbb8d6b530e45d098404a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6f6db546bdbb8d6b530e45d098404a4">ADC_SQR5_SQ6_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR5_SQ6_Pos)</td></tr>
<tr class="separator:gac6f6db546bdbb8d6b530e45d098404a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab698c700c93c937e1e6d490dbd7f1d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab698c700c93c937e1e6d490dbd7f1d56">ADC_SQR5_SQ6_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR5_SQ6_Pos)</td></tr>
<tr class="separator:gab698c700c93c937e1e6d490dbd7f1d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5620318bf1c13a50e7aba31fdffbbc3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5620318bf1c13a50e7aba31fdffbbc3f">ADC_SQR5_SQ6_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR5_SQ6_Pos)</td></tr>
<tr class="separator:ga5620318bf1c13a50e7aba31fdffbbc3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c01f684cb7d1dc5db5d91d29706d1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9c01f684cb7d1dc5db5d91d29706d1e">ADC_JSQR_JSQ1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab9c01f684cb7d1dc5db5d91d29706d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d51f520a176b598792f5019ef4e1f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d51f520a176b598792f5019ef4e1f7e">ADC_JSQR_JSQ1_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_JSQR_JSQ1_Pos)</td></tr>
<tr class="separator:ga3d51f520a176b598792f5019ef4e1f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7fa15dfe51b084b36cb5df2fbf44bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d51f520a176b598792f5019ef4e1f7e">ADC_JSQR_JSQ1_Msk</a></td></tr>
<tr class="separator:gad7fa15dfe51b084b36cb5df2fbf44bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ea38b080462c4571524b5fcbfed292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292">ADC_JSQR_JSQ1_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_JSQR_JSQ1_Pos)</td></tr>
<tr class="separator:gaf3ea38b080462c4571524b5fcbfed292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae36d7655fb1dce11e60ffa8e57b509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509">ADC_JSQR_JSQ1_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_JSQR_JSQ1_Pos)</td></tr>
<tr class="separator:gabae36d7655fb1dce11e60ffa8e57b509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e7a96d33f640444b40b70e9ee28671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671">ADC_JSQR_JSQ1_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_JSQR_JSQ1_Pos)</td></tr>
<tr class="separator:gad3e7a96d33f640444b40b70e9ee28671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6066a6aef47f317a5df0c9bbf59121fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb">ADC_JSQR_JSQ1_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_JSQR_JSQ1_Pos)</td></tr>
<tr class="separator:ga6066a6aef47f317a5df0c9bbf59121fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c4baf98380a477cebb01be3e8f0594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594">ADC_JSQR_JSQ1_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_JSQR_JSQ1_Pos)</td></tr>
<tr class="separator:gaf2c4baf98380a477cebb01be3e8f0594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga086dad3b0d75e5a34736717f639f54bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga086dad3b0d75e5a34736717f639f54bc">ADC_JSQR_JSQ2_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga086dad3b0d75e5a34736717f639f54bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb22b426f041225a2383fbb9a014c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb22b426f041225a2383fbb9a014c74">ADC_JSQR_JSQ2_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_JSQR_JSQ2_Pos)</td></tr>
<tr class="separator:ga1fb22b426f041225a2383fbb9a014c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8446a5857e5379cff8cadf822e15d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb22b426f041225a2383fbb9a014c74">ADC_JSQR_JSQ2_Msk</a></td></tr>
<tr class="separator:ga3e8446a5857e5379cff8cadf822e15d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf0889d056b56e4a113142b3694166d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d">ADC_JSQR_JSQ2_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_JSQR_JSQ2_Pos)</td></tr>
<tr class="separator:gaabf0889d056b56e4a113142b3694166d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga048f97e9e332adb21eca27b647af1378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378">ADC_JSQR_JSQ2_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_JSQR_JSQ2_Pos)</td></tr>
<tr class="separator:ga048f97e9e332adb21eca27b647af1378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18bee187ed94e73b16eeea7501394581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581">ADC_JSQR_JSQ2_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_JSQR_JSQ2_Pos)</td></tr>
<tr class="separator:ga18bee187ed94e73b16eeea7501394581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b031d11b56e49b2c28c1a79136b48a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a">ADC_JSQR_JSQ2_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_JSQR_JSQ2_Pos)</td></tr>
<tr class="separator:ga78b031d11b56e49b2c28c1a79136b48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064d6ccde30a22430c658b8efc431e59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59">ADC_JSQR_JSQ2_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_JSQR_JSQ2_Pos)</td></tr>
<tr class="separator:ga064d6ccde30a22430c658b8efc431e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af86c6e6cd2d134f389580a03449e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9af86c6e6cd2d134f389580a03449e9e">ADC_JSQR_JSQ3_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga9af86c6e6cd2d134f389580a03449e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b87c9c110f68556c6d266cd9808165b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b87c9c110f68556c6d266cd9808165b">ADC_JSQR_JSQ3_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_JSQR_JSQ3_Pos)</td></tr>
<tr class="separator:ga4b87c9c110f68556c6d266cd9808165b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2fbdc1b854a54c4288402c2d3a7fca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b87c9c110f68556c6d266cd9808165b">ADC_JSQR_JSQ3_Msk</a></td></tr>
<tr class="separator:gae2fbdc1b854a54c4288402c2d3a7fca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fbc27c3543f23125f632dfa60fdc98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98">ADC_JSQR_JSQ3_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_JSQR_JSQ3_Pos)</td></tr>
<tr class="separator:ga12fbc27c3543f23125f632dfa60fdc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga169ec7d371e3ee897b73c3ad84b6ed32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32">ADC_JSQR_JSQ3_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_JSQR_JSQ3_Pos)</td></tr>
<tr class="separator:ga169ec7d371e3ee897b73c3ad84b6ed32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga693542d5a536304f364476589ba0bec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9">ADC_JSQR_JSQ3_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_JSQR_JSQ3_Pos)</td></tr>
<tr class="separator:ga693542d5a536304f364476589ba0bec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga139ddd01c0faf219dca844477453149e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e">ADC_JSQR_JSQ3_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_JSQR_JSQ3_Pos)</td></tr>
<tr class="separator:ga139ddd01c0faf219dca844477453149e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1452b8cf4acc90fb522d90751043aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac">ADC_JSQR_JSQ3_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_JSQR_JSQ3_Pos)</td></tr>
<tr class="separator:gac1452b8cf4acc90fb522d90751043aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24746201bf3845f70dc4e442d61d470a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24746201bf3845f70dc4e442d61d470a">ADC_JSQR_JSQ4_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga24746201bf3845f70dc4e442d61d470a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c43ea620dd89338b58bf89feab30fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c43ea620dd89338b58bf89feab30fd">ADC_JSQR_JSQ4_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_JSQR_JSQ4_Pos)</td></tr>
<tr class="separator:gaa3c43ea620dd89338b58bf89feab30fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a279051ef198ee34cad73743b996f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c43ea620dd89338b58bf89feab30fd">ADC_JSQR_JSQ4_Msk</a></td></tr>
<tr class="separator:ga39a279051ef198ee34cad73743b996f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e250d329673c02f7a0d24d25e83649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649">ADC_JSQR_JSQ4_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_JSQR_JSQ4_Pos)</td></tr>
<tr class="separator:ga13e250d329673c02f7a0d24d25e83649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30dad81d708c35136e2da4e96cfe07b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7">ADC_JSQR_JSQ4_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_JSQR_JSQ4_Pos)</td></tr>
<tr class="separator:ga30dad81d708c35136e2da4e96cfe07b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ceab97acb95b31cb7448c9da38fc11a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a">ADC_JSQR_JSQ4_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_JSQR_JSQ4_Pos)</td></tr>
<tr class="separator:ga6ceab97acb95b31cb7448c9da38fc11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52f6571e7efed6a0f72df19c66d3c917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917">ADC_JSQR_JSQ4_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_JSQR_JSQ4_Pos)</td></tr>
<tr class="separator:ga52f6571e7efed6a0f72df19c66d3c917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede3a17ef541039943d9dcd85df223ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca">ADC_JSQR_JSQ4_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_JSQR_JSQ4_Pos)</td></tr>
<tr class="separator:gaede3a17ef541039943d9dcd85df223ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1dd38cefe9e4ca58d8535c9b2386cb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1dd38cefe9e4ca58d8535c9b2386cb1">ADC_JSQR_JL_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gab1dd38cefe9e4ca58d8535c9b2386cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11fbbdaa929d9ecf3054aaaed0285b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11fbbdaa929d9ecf3054aaaed0285b05">ADC_JSQR_JL_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; ADC_JSQR_JL_Pos)</td></tr>
<tr class="separator:ga11fbbdaa929d9ecf3054aaaed0285b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa624d1fe34014b88873e2dfa91f79232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11fbbdaa929d9ecf3054aaaed0285b05">ADC_JSQR_JL_Msk</a></td></tr>
<tr class="separator:gaa624d1fe34014b88873e2dfa91f79232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga117a6719241f20dbd765bc34f9ffcd58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58">ADC_JSQR_JL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_JSQR_JL_Pos)</td></tr>
<tr class="separator:ga117a6719241f20dbd765bc34f9ffcd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f82ef3b6e6350b9e52e622daeaa3e6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e">ADC_JSQR_JL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_JSQR_JL_Pos)</td></tr>
<tr class="separator:ga1f82ef3b6e6350b9e52e622daeaa3e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb0c0f7960a790d485b1ae99aed0e8c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb0c0f7960a790d485b1ae99aed0e8c7">ADC_JDR1_JDATA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gadb0c0f7960a790d485b1ae99aed0e8c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6440d03419f23870bf5bf1a38a57c79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6440d03419f23870bf5bf1a38a57c79d">ADC_JDR1_JDATA_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; ADC_JDR1_JDATA_Pos)</td></tr>
<tr class="separator:ga6440d03419f23870bf5bf1a38a57c79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad02fcd8fd97b2f7d70a5a04fed60b558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6440d03419f23870bf5bf1a38a57c79d">ADC_JDR1_JDATA_Msk</a></td></tr>
<tr class="separator:gad02fcd8fd97b2f7d70a5a04fed60b558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e02f5dbe30f9da55c112634b5636b3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e02f5dbe30f9da55c112634b5636b3d">ADC_JDR2_JDATA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2e02f5dbe30f9da55c112634b5636b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ff8b95da1c11baf16aa35dd8672670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0ff8b95da1c11baf16aa35dd8672670">ADC_JDR2_JDATA_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; ADC_JDR2_JDATA_Pos)</td></tr>
<tr class="separator:gad0ff8b95da1c11baf16aa35dd8672670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbd8801b9c60269ca477062985a08e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8">ADC_JDR2_JDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0ff8b95da1c11baf16aa35dd8672670">ADC_JDR2_JDATA_Msk</a></td></tr>
<tr class="separator:ga9fbd8801b9c60269ca477062985a08e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382b9639cc85f4dc0c4603b83e4e3246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga382b9639cc85f4dc0c4603b83e4e3246">ADC_JDR3_JDATA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga382b9639cc85f4dc0c4603b83e4e3246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee0994ddf4fa21f7e6cedc0c3d599683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee0994ddf4fa21f7e6cedc0c3d599683">ADC_JDR3_JDATA_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; ADC_JDR3_JDATA_Pos)</td></tr>
<tr class="separator:gaee0994ddf4fa21f7e6cedc0c3d599683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae84e9e5928bb9ed1aef6c83089fb5ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef">ADC_JDR3_JDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee0994ddf4fa21f7e6cedc0c3d599683">ADC_JDR3_JDATA_Msk</a></td></tr>
<tr class="separator:gaae84e9e5928bb9ed1aef6c83089fb5ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa993f3df2df14e7be95b96543bd4873f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa993f3df2df14e7be95b96543bd4873f">ADC_JDR4_JDATA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa993f3df2df14e7be95b96543bd4873f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42adbc5ae1c70cdc1926642fcc2baef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42adbc5ae1c70cdc1926642fcc2baef">ADC_JDR4_JDATA_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; ADC_JDR4_JDATA_Pos)</td></tr>
<tr class="separator:gad42adbc5ae1c70cdc1926642fcc2baef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d8fafdad1fb1bb0f761fd833e7b0c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1">ADC_JDR4_JDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad42adbc5ae1c70cdc1926642fcc2baef">ADC_JDR4_JDATA_Msk</a></td></tr>
<tr class="separator:ga48d8fafdad1fb1bb0f761fd833e7b0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84a231db4b53876ee3823b0ea3c92a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06">ADC_DR_DATA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga84a231db4b53876ee3823b0ea3c92a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85ec9cca38cafd77f3d56fdf80f84eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7">ADC_DR_DATA_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; ADC_DR_DATA_Pos)</td></tr>
<tr class="separator:ga85ec9cca38cafd77f3d56fdf80f84eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada596183c4087696c486546e88176038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7">ADC_DR_DATA_Msk</a></td></tr>
<tr class="separator:gada596183c4087696c486546e88176038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac80d698a4fbbef5e39df7572003189d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac80d698a4fbbef5e39df7572003189d">ADC_SMPR0_SMP30_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaac80d698a4fbbef5e39df7572003189d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga260a26791a8f5f7ae3551132dbb230de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga260a26791a8f5f7ae3551132dbb230de">ADC_SMPR0_SMP30_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR0_SMP30_Pos)</td></tr>
<tr class="separator:ga260a26791a8f5f7ae3551132dbb230de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10a21faf48df0b0df6664871fc2274d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10a21faf48df0b0df6664871fc2274d3">ADC_SMPR0_SMP30</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga260a26791a8f5f7ae3551132dbb230de">ADC_SMPR0_SMP30_Msk</a></td></tr>
<tr class="separator:ga10a21faf48df0b0df6664871fc2274d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8daee3480a7a01ad302de54d928769e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8daee3480a7a01ad302de54d928769e4">ADC_SMPR0_SMP30_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR0_SMP30_Pos)</td></tr>
<tr class="separator:ga8daee3480a7a01ad302de54d928769e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6222934e2cc7001da1aff575c70fa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac6222934e2cc7001da1aff575c70fa2">ADC_SMPR0_SMP30_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR0_SMP30_Pos)</td></tr>
<tr class="separator:gaac6222934e2cc7001da1aff575c70fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd070067ef4aecacdc81569251dbb96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffd070067ef4aecacdc81569251dbb96">ADC_SMPR0_SMP30_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR0_SMP30_Pos)</td></tr>
<tr class="separator:gaffd070067ef4aecacdc81569251dbb96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad380157c68e76ef44b6ddfb6e110ea3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad380157c68e76ef44b6ddfb6e110ea3a">ADC_SMPR0_SMP31_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad380157c68e76ef44b6ddfb6e110ea3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada2bf7de0cbca41aab734b23f7fbcc45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada2bf7de0cbca41aab734b23f7fbcc45">ADC_SMPR0_SMP31_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR0_SMP31_Pos)</td></tr>
<tr class="separator:gada2bf7de0cbca41aab734b23f7fbcc45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30f3852bf377a2eec404cd44aa3259c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30f3852bf377a2eec404cd44aa3259c1">ADC_SMPR0_SMP31</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada2bf7de0cbca41aab734b23f7fbcc45">ADC_SMPR0_SMP31_Msk</a></td></tr>
<tr class="separator:ga30f3852bf377a2eec404cd44aa3259c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga123d55f344814a9219b56e6658ec5353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga123d55f344814a9219b56e6658ec5353">ADC_SMPR0_SMP31_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR0_SMP31_Pos)</td></tr>
<tr class="separator:ga123d55f344814a9219b56e6658ec5353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaf281101c8f8bbce116cc9cc7eedee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaf281101c8f8bbce116cc9cc7eedee5">ADC_SMPR0_SMP31_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR0_SMP31_Pos)</td></tr>
<tr class="separator:gabaf281101c8f8bbce116cc9cc7eedee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga910e82767578ddc01c665feca9ebd20f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga910e82767578ddc01c665feca9ebd20f">ADC_SMPR0_SMP31_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR0_SMP31_Pos)</td></tr>
<tr class="separator:ga910e82767578ddc01c665feca9ebd20f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf05dcdb9f298564bf23c2c012e0471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabf05dcdb9f298564bf23c2c012e0471">ADC_CSR_AWD1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaabf05dcdb9f298564bf23c2c012e0471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc1dc3f69bc55d0dc278a8cfe172200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc1dc3f69bc55d0dc278a8cfe172200">ADC_CSR_AWD1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_AWD1_Pos)</td></tr>
<tr class="separator:ga8fc1dc3f69bc55d0dc278a8cfe172200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e640f7443f14d01a37e29cff004223f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e640f7443f14d01a37e29cff004223f">ADC_CSR_AWD1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc1dc3f69bc55d0dc278a8cfe172200">ADC_CSR_AWD1_Msk</a></td></tr>
<tr class="separator:ga3e640f7443f14d01a37e29cff004223f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33af84dbce47a4c43a478bc4e773407d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33af84dbce47a4c43a478bc4e773407d">ADC_CSR_EOCS1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga33af84dbce47a4c43a478bc4e773407d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32a6f0dde01cc481c2fa54042ee1f829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32a6f0dde01cc481c2fa54042ee1f829">ADC_CSR_EOCS1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_EOCS1_Pos)</td></tr>
<tr class="separator:ga32a6f0dde01cc481c2fa54042ee1f829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2fad17b309f2fef7e01491a3ee7f864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2fad17b309f2fef7e01491a3ee7f864">ADC_CSR_EOCS1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32a6f0dde01cc481c2fa54042ee1f829">ADC_CSR_EOCS1_Msk</a></td></tr>
<tr class="separator:gaf2fad17b309f2fef7e01491a3ee7f864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5297d9522d7a90c2f035c52b1fa007e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5297d9522d7a90c2f035c52b1fa007e2">ADC_CSR_JEOS1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga5297d9522d7a90c2f035c52b1fa007e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6049f63d9fa258c62267a2b12354b3b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6049f63d9fa258c62267a2b12354b3b9">ADC_CSR_JEOS1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_JEOS1_Pos)</td></tr>
<tr class="separator:ga6049f63d9fa258c62267a2b12354b3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ab53ac9e8711491e4924a660827340d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ab53ac9e8711491e4924a660827340d">ADC_CSR_JEOS1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6049f63d9fa258c62267a2b12354b3b9">ADC_CSR_JEOS1_Msk</a></td></tr>
<tr class="separator:ga3ab53ac9e8711491e4924a660827340d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa094512686f5c37d85ec4c41b9fe1d21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa094512686f5c37d85ec4c41b9fe1d21">ADC_CSR_JSTRT1_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaa094512686f5c37d85ec4c41b9fe1d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e0c41a114f966849054e2e43ee9b115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e0c41a114f966849054e2e43ee9b115">ADC_CSR_JSTRT1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_JSTRT1_Pos)</td></tr>
<tr class="separator:ga6e0c41a114f966849054e2e43ee9b115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1e6578b14d71c6d972c6d6f6d48eaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1e6578b14d71c6d972c6d6f6d48eaa">ADC_CSR_JSTRT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e0c41a114f966849054e2e43ee9b115">ADC_CSR_JSTRT1_Msk</a></td></tr>
<tr class="separator:ga3f1e6578b14d71c6d972c6d6f6d48eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga186066448c230ab12a99cd67a22aaea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga186066448c230ab12a99cd67a22aaea5">ADC_CSR_STRT1_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga186066448c230ab12a99cd67a22aaea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d9691131e58b26068e792ad4b458bd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d9691131e58b26068e792ad4b458bd6">ADC_CSR_STRT1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_STRT1_Pos)</td></tr>
<tr class="separator:ga1d9691131e58b26068e792ad4b458bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78ff468cfaa299ef62ab7b8b9910e142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78ff468cfaa299ef62ab7b8b9910e142">ADC_CSR_STRT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d9691131e58b26068e792ad4b458bd6">ADC_CSR_STRT1_Msk</a></td></tr>
<tr class="separator:ga78ff468cfaa299ef62ab7b8b9910e142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e77ef740b6a1dccec74746261be4f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94e77ef740b6a1dccec74746261be4f1">ADC_CSR_OVR1_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga94e77ef740b6a1dccec74746261be4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab0daf58c1ac552862c36465fc864cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab0daf58c1ac552862c36465fc864cc">ADC_CSR_OVR1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_OVR1_Pos)</td></tr>
<tr class="separator:ga7ab0daf58c1ac552862c36465fc864cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c109fe013835222183c22b26d6edec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52c109fe013835222183c22b26d6edec">ADC_CSR_OVR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab0daf58c1ac552862c36465fc864cc">ADC_CSR_OVR1_Msk</a></td></tr>
<tr class="separator:ga52c109fe013835222183c22b26d6edec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8cbf8d8f32c2584dc08763d9fc5339d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8cbf8d8f32c2584dc08763d9fc5339d">ADC_CSR_ADONS1_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaa8cbf8d8f32c2584dc08763d9fc5339d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d7e21ba50e4fbd9f9be5c11b5bbf432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d7e21ba50e4fbd9f9be5c11b5bbf432">ADC_CSR_ADONS1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_ADONS1_Pos)</td></tr>
<tr class="separator:ga1d7e21ba50e4fbd9f9be5c11b5bbf432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f13adc8261a3f8a9daade26ba345a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f13adc8261a3f8a9daade26ba345a71">ADC_CSR_ADONS1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d7e21ba50e4fbd9f9be5c11b5bbf432">ADC_CSR_ADONS1_Msk</a></td></tr>
<tr class="separator:ga8f13adc8261a3f8a9daade26ba345a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715bcb019d713187aacd46f4482fa5f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga715bcb019d713187aacd46f4482fa5f9">ADC_CSR_EOC1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2fad17b309f2fef7e01491a3ee7f864">ADC_CSR_EOCS1</a>)</td></tr>
<tr class="separator:ga715bcb019d713187aacd46f4482fa5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8a134d8b946f3549390294ef94b8d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8a134d8b946f3549390294ef94b8d6">ADC_CSR_JEOC1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ab53ac9e8711491e4924a660827340d">ADC_CSR_JEOS1</a>)</td></tr>
<tr class="separator:ga1a8a134d8b946f3549390294ef94b8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafceea99dc2287c360b275732f9862bca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafceea99dc2287c360b275732f9862bca">ADC_CCR_ADCPRE_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gafceea99dc2287c360b275732f9862bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2458ab94917987a44a275e1ed886e825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2458ab94917987a44a275e1ed886e825">ADC_CCR_ADCPRE_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; ADC_CCR_ADCPRE_Pos)</td></tr>
<tr class="separator:ga2458ab94917987a44a275e1ed886e825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a2ee019aef4c64fffc72141f7aaab2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a2ee019aef4c64fffc72141f7aaab2c">ADC_CCR_ADCPRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2458ab94917987a44a275e1ed886e825">ADC_CCR_ADCPRE_Msk</a></td></tr>
<tr class="separator:ga3a2ee019aef4c64fffc72141f7aaab2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3108cc8fb81f6efd1e93fa5f82ac313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3108cc8fb81f6efd1e93fa5f82ac313">ADC_CCR_ADCPRE_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CCR_ADCPRE_Pos)</td></tr>
<tr class="separator:gaf3108cc8fb81f6efd1e93fa5f82ac313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa090830d2d359db04f365d46c6644d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa090830d2d359db04f365d46c6644d5">ADC_CCR_ADCPRE_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_CCR_ADCPRE_Pos)</td></tr>
<tr class="separator:gafa090830d2d359db04f365d46c6644d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9741df391649af046f8310352ca3b3be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9741df391649af046f8310352ca3b3be">ADC_CCR_TSVREFE_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga9741df391649af046f8310352ca3b3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1a3df0d33a0c78197ad8c161c22a7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1a3df0d33a0c78197ad8c161c22a7a">ADC_CCR_TSVREFE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CCR_TSVREFE_Pos)</td></tr>
<tr class="separator:ga5e1a3df0d33a0c78197ad8c161c22a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc020d85a8740491ce3f218a0706f1dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc020d85a8740491ce3f218a0706f1dc">ADC_CCR_TSVREFE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1a3df0d33a0c78197ad8c161c22a7a">ADC_CCR_TSVREFE_Msk</a></td></tr>
<tr class="separator:gafc020d85a8740491ce3f218a0706f1dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e47bef7243bf58487191cfa1a2b92ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e47bef7243bf58487191cfa1a2b92ee">COMP_CSR_10KPU</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga0e47bef7243bf58487191cfa1a2b92ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d533e19d0355e57c31f05fa7376ae50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d533e19d0355e57c31f05fa7376ae50">COMP_CSR_400KPU</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga6d533e19d0355e57c31f05fa7376ae50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8652af41fff631fc3ccb6e29292b2792"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8652af41fff631fc3ccb6e29292b2792">COMP_CSR_10KPD</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:ga8652af41fff631fc3ccb6e29292b2792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad63d40fb031fcecf6bf626608c5b79c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad63d40fb031fcecf6bf626608c5b79c9">COMP_CSR_400KPD</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:gad63d40fb031fcecf6bf626608c5b79c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef89a9fcea233dbb189df32b5fa3b37c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef89a9fcea233dbb189df32b5fa3b37c">COMP_CSR_CMP1EN_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaef89a9fcea233dbb189df32b5fa3b37c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac52d26749a04162d09b1daa181e1d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac52d26749a04162d09b1daa181e1d41">COMP_CSR_CMP1EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP_CSR_CMP1EN_Pos)</td></tr>
<tr class="separator:gaac52d26749a04162d09b1daa181e1d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe77e34f0b50dd7d38b777c6495448f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbe77e34f0b50dd7d38b777c6495448f">COMP_CSR_CMP1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac52d26749a04162d09b1daa181e1d41">COMP_CSR_CMP1EN_Msk</a></td></tr>
<tr class="separator:gadbe77e34f0b50dd7d38b777c6495448f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fc8088cffb641eaad0a46bf383f31ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fc8088cffb641eaad0a46bf383f31ec">COMP_CSR_CMP1OUT_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga1fc8088cffb641eaad0a46bf383f31ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga063faf731314a74434850a11a8186f56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga063faf731314a74434850a11a8186f56">COMP_CSR_CMP1OUT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP_CSR_CMP1OUT_Pos)</td></tr>
<tr class="separator:ga063faf731314a74434850a11a8186f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f27dfdaa5e7261e84462f4a40a0eebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f27dfdaa5e7261e84462f4a40a0eebd">COMP_CSR_CMP1OUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga063faf731314a74434850a11a8186f56">COMP_CSR_CMP1OUT_Msk</a></td></tr>
<tr class="separator:ga7f27dfdaa5e7261e84462f4a40a0eebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c8ff1d1cc56325f6e6d645fefd9b0a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c8ff1d1cc56325f6e6d645fefd9b0a8">COMP_CSR_SPEED_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga7c8ff1d1cc56325f6e6d645fefd9b0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2286562bb99a2db422046e72681342ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2286562bb99a2db422046e72681342ef">COMP_CSR_SPEED_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP_CSR_SPEED_Pos)</td></tr>
<tr class="separator:ga2286562bb99a2db422046e72681342ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53c3e4f4ab43d8aeeca7c58236e8a3bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53c3e4f4ab43d8aeeca7c58236e8a3bc">COMP_CSR_SPEED</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2286562bb99a2db422046e72681342ef">COMP_CSR_SPEED_Msk</a></td></tr>
<tr class="separator:ga53c3e4f4ab43d8aeeca7c58236e8a3bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a49f0f69511e9165f31073285f94825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a49f0f69511e9165f31073285f94825">COMP_CSR_CMP2OUT_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga5a49f0f69511e9165f31073285f94825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff7d26a7e2bdadd8a2108a0e27e54619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff7d26a7e2bdadd8a2108a0e27e54619">COMP_CSR_CMP2OUT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP_CSR_CMP2OUT_Pos)</td></tr>
<tr class="separator:gaff7d26a7e2bdadd8a2108a0e27e54619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bb2aa3d0055f1246613d11407195e1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bb2aa3d0055f1246613d11407195e1d">COMP_CSR_CMP2OUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff7d26a7e2bdadd8a2108a0e27e54619">COMP_CSR_CMP2OUT_Msk</a></td></tr>
<tr class="separator:ga0bb2aa3d0055f1246613d11407195e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga303e9fdc7b90f18914dee18fee508ed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga303e9fdc7b90f18914dee18fee508ed4">COMP_CSR_WNDWE_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga303e9fdc7b90f18914dee18fee508ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1496e48a947a9378b50bd73b993edabf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1496e48a947a9378b50bd73b993edabf">COMP_CSR_WNDWE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP_CSR_WNDWE_Pos)</td></tr>
<tr class="separator:ga1496e48a947a9378b50bd73b993edabf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67164ea60986b0d8323dab125be2d7e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67164ea60986b0d8323dab125be2d7e0">COMP_CSR_WNDWE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1496e48a947a9378b50bd73b993edabf">COMP_CSR_WNDWE_Msk</a></td></tr>
<tr class="separator:ga67164ea60986b0d8323dab125be2d7e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47a8b160522cc234c767f89e807ba4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae47a8b160522cc234c767f89e807ba4a">COMP_CSR_INSEL_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gae47a8b160522cc234c767f89e807ba4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878b21388559b9ae9bd7ec08b0b0c1f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga878b21388559b9ae9bd7ec08b0b0c1f2">COMP_CSR_INSEL_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; COMP_CSR_INSEL_Pos)</td></tr>
<tr class="separator:ga878b21388559b9ae9bd7ec08b0b0c1f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad643b8237ac05f37e844c4623eee38e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad643b8237ac05f37e844c4623eee38e2">COMP_CSR_INSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga878b21388559b9ae9bd7ec08b0b0c1f2">COMP_CSR_INSEL_Msk</a></td></tr>
<tr class="separator:gad643b8237ac05f37e844c4623eee38e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c878cb32e006482652690adead3e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22c878cb32e006482652690adead3e74">COMP_CSR_INSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP_CSR_INSEL_Pos)</td></tr>
<tr class="separator:ga22c878cb32e006482652690adead3e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c924a874286b31ae1854c97ebe3ad6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c924a874286b31ae1854c97ebe3ad6a">COMP_CSR_INSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; COMP_CSR_INSEL_Pos)</td></tr>
<tr class="separator:ga6c924a874286b31ae1854c97ebe3ad6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9163490c0de87d801562c28aee779281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9163490c0de87d801562c28aee779281">COMP_CSR_INSEL_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; COMP_CSR_INSEL_Pos)</td></tr>
<tr class="separator:ga9163490c0de87d801562c28aee779281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedab824fd00b0fae764f75345d65314a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedab824fd00b0fae764f75345d65314a">COMP_CSR_OUTSEL_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaedab824fd00b0fae764f75345d65314a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4d74aea7b952f0e9b35b467d61bdc2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4d74aea7b952f0e9b35b467d61bdc2c">COMP_CSR_OUTSEL_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; COMP_CSR_OUTSEL_Pos)</td></tr>
<tr class="separator:gae4d74aea7b952f0e9b35b467d61bdc2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38311a7b049416e9eb89c4d5e1bee615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38311a7b049416e9eb89c4d5e1bee615">COMP_CSR_OUTSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4d74aea7b952f0e9b35b467d61bdc2c">COMP_CSR_OUTSEL_Msk</a></td></tr>
<tr class="separator:ga38311a7b049416e9eb89c4d5e1bee615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6107493783e3f6576cbbb5abf8be4b8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6107493783e3f6576cbbb5abf8be4b8f">COMP_CSR_OUTSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP_CSR_OUTSEL_Pos)</td></tr>
<tr class="separator:ga6107493783e3f6576cbbb5abf8be4b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fa5c5275916b906ea0bc1bbdb634ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fa5c5275916b906ea0bc1bbdb634ab6">COMP_CSR_OUTSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; COMP_CSR_OUTSEL_Pos)</td></tr>
<tr class="separator:ga4fa5c5275916b906ea0bc1bbdb634ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae988c09e46307cf68c8da5708ef08bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae988c09e46307cf68c8da5708ef08bba">COMP_CSR_OUTSEL_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; COMP_CSR_OUTSEL_Pos)</td></tr>
<tr class="separator:gae988c09e46307cf68c8da5708ef08bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8e8133d485fac9f34d183d431d24923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8e8133d485fac9f34d183d431d24923">COMP_CSR_SW1_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaf8e8133d485fac9f34d183d431d24923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ff7e0f63b5d9121fab924397480b882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ff7e0f63b5d9121fab924397480b882">COMP_CSR_SW1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP_CSR_SW1_Pos)</td></tr>
<tr class="separator:ga1ff7e0f63b5d9121fab924397480b882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c3c12f885ef7b170df129f47f00acaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c3c12f885ef7b170df129f47f00acaa">COMP_CSR_SW1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ff7e0f63b5d9121fab924397480b882">COMP_CSR_SW1_Msk</a></td></tr>
<tr class="separator:ga3c3c12f885ef7b170df129f47f00acaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd68a16a0a10d27e3b43f5c9532d2a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd68a16a0a10d27e3b43f5c9532d2a46">COMP_CSR_VREFOUTEN_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gabd68a16a0a10d27e3b43f5c9532d2a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e41bbd792606f5056e64aaeec15de6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1e41bbd792606f5056e64aaeec15de6">COMP_CSR_VREFOUTEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP_CSR_VREFOUTEN_Pos)</td></tr>
<tr class="separator:gae1e41bbd792606f5056e64aaeec15de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1acb48a929c69332b5067efa080aa7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1acb48a929c69332b5067efa080aa7e">COMP_CSR_VREFOUTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1e41bbd792606f5056e64aaeec15de6">COMP_CSR_VREFOUTEN_Msk</a></td></tr>
<tr class="separator:gaf1acb48a929c69332b5067efa080aa7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c9542898075a6ad67d412cf2df35333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c9542898075a6ad67d412cf2df35333">COMP_CSR_FCH3_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga0c9542898075a6ad67d412cf2df35333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f8d2d09ca4bde22533b95fe8a66d678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f8d2d09ca4bde22533b95fe8a66d678">COMP_CSR_FCH3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP_CSR_FCH3_Pos)</td></tr>
<tr class="separator:ga6f8d2d09ca4bde22533b95fe8a66d678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebc554efe1fbb906964fc9bfa971b834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebc554efe1fbb906964fc9bfa971b834">COMP_CSR_FCH3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f8d2d09ca4bde22533b95fe8a66d678">COMP_CSR_FCH3_Msk</a></td></tr>
<tr class="separator:gaebc554efe1fbb906964fc9bfa971b834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0591e5a5a8af8bb71e71d9372364f42a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0591e5a5a8af8bb71e71d9372364f42a">COMP_CSR_FCH8_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga0591e5a5a8af8bb71e71d9372364f42a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b55415fe1e36aa8cd38ca4741d331c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b55415fe1e36aa8cd38ca4741d331c4">COMP_CSR_FCH8_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP_CSR_FCH8_Pos)</td></tr>
<tr class="separator:ga7b55415fe1e36aa8cd38ca4741d331c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa55cfd36c5e8419dce09a73310d71acf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa55cfd36c5e8419dce09a73310d71acf">COMP_CSR_FCH8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b55415fe1e36aa8cd38ca4741d331c4">COMP_CSR_FCH8_Msk</a></td></tr>
<tr class="separator:gaa55cfd36c5e8419dce09a73310d71acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada72155b5d2ff919b967493aaf12201c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada72155b5d2ff919b967493aaf12201c">COMP_CSR_RCH13_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gada72155b5d2ff919b967493aaf12201c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88258cfbb76b70cd2101c61971f76ed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88258cfbb76b70cd2101c61971f76ed5">COMP_CSR_RCH13_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP_CSR_RCH13_Pos)</td></tr>
<tr class="separator:ga88258cfbb76b70cd2101c61971f76ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf34f3961e44566985baff979b3de49eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf34f3961e44566985baff979b3de49eb">COMP_CSR_RCH13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88258cfbb76b70cd2101c61971f76ed5">COMP_CSR_RCH13_Msk</a></td></tr>
<tr class="separator:gaf34f3961e44566985baff979b3de49eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95126081f65676e43d24b3095ad741dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95126081f65676e43d24b3095ad741dd">COMP_CSR_CAIE_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga95126081f65676e43d24b3095ad741dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99821992a9885e5f2dbf53bf240b7a78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99821992a9885e5f2dbf53bf240b7a78">COMP_CSR_CAIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP_CSR_CAIE_Pos)</td></tr>
<tr class="separator:ga99821992a9885e5f2dbf53bf240b7a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb7a410881f0816c137867c22153987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefb7a410881f0816c137867c22153987">COMP_CSR_CAIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99821992a9885e5f2dbf53bf240b7a78">COMP_CSR_CAIE_Msk</a></td></tr>
<tr class="separator:gaefb7a410881f0816c137867c22153987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff060c0f5e94f65f45d9955d0c6e4b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ff060c0f5e94f65f45d9955d0c6e4b0">COMP_CSR_CAIF_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga5ff060c0f5e94f65f45d9955d0c6e4b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17a9032dfaf11ca389d89589fccb2726"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17a9032dfaf11ca389d89589fccb2726">COMP_CSR_CAIF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP_CSR_CAIF_Pos)</td></tr>
<tr class="separator:ga17a9032dfaf11ca389d89589fccb2726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8693eb5905a8e66a8301965772b6163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8693eb5905a8e66a8301965772b6163">COMP_CSR_CAIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17a9032dfaf11ca389d89589fccb2726">COMP_CSR_CAIF_Msk</a></td></tr>
<tr class="separator:gac8693eb5905a8e66a8301965772b6163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab755f645959616cef2c74e4954cef3f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab755f645959616cef2c74e4954cef3f3">COMP_CSR_TSUSP_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gab755f645959616cef2c74e4954cef3f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b8e25e687fd46657447f0f7c79b94d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b8e25e687fd46657447f0f7c79b94d7">COMP_CSR_TSUSP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP_CSR_TSUSP_Pos)</td></tr>
<tr class="separator:ga5b8e25e687fd46657447f0f7c79b94d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8464fe51ce24b7f198455dc2fb31c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8464fe51ce24b7f198455dc2fb31c4f">COMP_CSR_TSUSP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b8e25e687fd46657447f0f7c79b94d7">COMP_CSR_TSUSP_Msk</a></td></tr>
<tr class="separator:gab8464fe51ce24b7f198455dc2fb31c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3fd322fad476319747b6937e4d91009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3fd322fad476319747b6937e4d91009">OPAMP_CSR_OPA1PD_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae3fd322fad476319747b6937e4d91009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeddf098533374c314c418b26c797f08e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeddf098533374c314c418b26c797f08e">OPAMP_CSR_OPA1PD_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP_CSR_OPA1PD_Pos)</td></tr>
<tr class="separator:gaeddf098533374c314c418b26c797f08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b644934e804cbc8e42bd484dcebd6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5b644934e804cbc8e42bd484dcebd6e">OPAMP_CSR_OPA1PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeddf098533374c314c418b26c797f08e">OPAMP_CSR_OPA1PD_Msk</a></td></tr>
<tr class="separator:gae5b644934e804cbc8e42bd484dcebd6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc0d9c6a5edd45ee5dbac5d2a2dd1263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc0d9c6a5edd45ee5dbac5d2a2dd1263">OPAMP_CSR_S3SEL1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gabc0d9c6a5edd45ee5dbac5d2a2dd1263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4999dc4472b13dd3b1846aae67d0312d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4999dc4472b13dd3b1846aae67d0312d">OPAMP_CSR_S3SEL1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP_CSR_S3SEL1_Pos)</td></tr>
<tr class="separator:ga4999dc4472b13dd3b1846aae67d0312d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37b676e928da0202bddb2f12188c90ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37b676e928da0202bddb2f12188c90ef">OPAMP_CSR_S3SEL1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4999dc4472b13dd3b1846aae67d0312d">OPAMP_CSR_S3SEL1_Msk</a></td></tr>
<tr class="separator:ga37b676e928da0202bddb2f12188c90ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b4e460cd0dac85b158774c235fb7da4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b4e460cd0dac85b158774c235fb7da4">OPAMP_CSR_S4SEL1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga9b4e460cd0dac85b158774c235fb7da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91a6fbf718e0b141c8d16a57d63ef28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa91a6fbf718e0b141c8d16a57d63ef28">OPAMP_CSR_S4SEL1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP_CSR_S4SEL1_Pos)</td></tr>
<tr class="separator:gaa91a6fbf718e0b141c8d16a57d63ef28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e328d9d724eb39d4400d36d502fea5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e328d9d724eb39d4400d36d502fea5a">OPAMP_CSR_S4SEL1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa91a6fbf718e0b141c8d16a57d63ef28">OPAMP_CSR_S4SEL1_Msk</a></td></tr>
<tr class="separator:ga0e328d9d724eb39d4400d36d502fea5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga771fe3dc82f7a6b51009ab86263c2378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga771fe3dc82f7a6b51009ab86263c2378">OPAMP_CSR_S5SEL1_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga771fe3dc82f7a6b51009ab86263c2378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360438b005103531a7a1846d2b759864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga360438b005103531a7a1846d2b759864">OPAMP_CSR_S5SEL1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP_CSR_S5SEL1_Pos)</td></tr>
<tr class="separator:ga360438b005103531a7a1846d2b759864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4eea516e7d5c208b8289b0660cc75a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4eea516e7d5c208b8289b0660cc75a9">OPAMP_CSR_S5SEL1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga360438b005103531a7a1846d2b759864">OPAMP_CSR_S5SEL1_Msk</a></td></tr>
<tr class="separator:gac4eea516e7d5c208b8289b0660cc75a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195beea21819c05a7f7095fd0c8eb89b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga195beea21819c05a7f7095fd0c8eb89b">OPAMP_CSR_S6SEL1_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga195beea21819c05a7f7095fd0c8eb89b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31140a5d51124baa7212e6d2c32579ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31140a5d51124baa7212e6d2c32579ac">OPAMP_CSR_S6SEL1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP_CSR_S6SEL1_Pos)</td></tr>
<tr class="separator:ga31140a5d51124baa7212e6d2c32579ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d6208311a1867d128b86cd3c7cb510b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d6208311a1867d128b86cd3c7cb510b">OPAMP_CSR_S6SEL1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31140a5d51124baa7212e6d2c32579ac">OPAMP_CSR_S6SEL1_Msk</a></td></tr>
<tr class="separator:ga5d6208311a1867d128b86cd3c7cb510b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f5e60e029b17afaa30af06088ef19b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40f5e60e029b17afaa30af06088ef19b">OPAMP_CSR_OPA1CAL_L_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga40f5e60e029b17afaa30af06088ef19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa299389276b8b36bf3e6a23b36dec6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa299389276b8b36bf3e6a23b36dec6d">OPAMP_CSR_OPA1CAL_L_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP_CSR_OPA1CAL_L_Pos)</td></tr>
<tr class="separator:gafa299389276b8b36bf3e6a23b36dec6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga559315504bd28b2ae4bbd2eb5f68a5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga559315504bd28b2ae4bbd2eb5f68a5c3">OPAMP_CSR_OPA1CAL_L</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa299389276b8b36bf3e6a23b36dec6d">OPAMP_CSR_OPA1CAL_L_Msk</a></td></tr>
<tr class="separator:ga559315504bd28b2ae4bbd2eb5f68a5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38b818f436b16d8020d0cf46b89e134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad38b818f436b16d8020d0cf46b89e134">OPAMP_CSR_OPA1CAL_H_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gad38b818f436b16d8020d0cf46b89e134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d91408116f37b929e2151df00a2afe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2d91408116f37b929e2151df00a2afe">OPAMP_CSR_OPA1CAL_H_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP_CSR_OPA1CAL_H_Pos)</td></tr>
<tr class="separator:gaf2d91408116f37b929e2151df00a2afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b23675b1a4989b66adb3b4bde3701a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b23675b1a4989b66adb3b4bde3701a4">OPAMP_CSR_OPA1CAL_H</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2d91408116f37b929e2151df00a2afe">OPAMP_CSR_OPA1CAL_H_Msk</a></td></tr>
<tr class="separator:ga7b23675b1a4989b66adb3b4bde3701a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7909787e8cdc9280073654d5c4cab9f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7909787e8cdc9280073654d5c4cab9f1">OPAMP_CSR_OPA1LPM_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga7909787e8cdc9280073654d5c4cab9f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cb6f21bb4945c5ce2c203d0fb8fec42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cb6f21bb4945c5ce2c203d0fb8fec42">OPAMP_CSR_OPA1LPM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP_CSR_OPA1LPM_Pos)</td></tr>
<tr class="separator:ga8cb6f21bb4945c5ce2c203d0fb8fec42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5150a4cdd237a13e2e90d270401dc01a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5150a4cdd237a13e2e90d270401dc01a">OPAMP_CSR_OPA1LPM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cb6f21bb4945c5ce2c203d0fb8fec42">OPAMP_CSR_OPA1LPM_Msk</a></td></tr>
<tr class="separator:ga5150a4cdd237a13e2e90d270401dc01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45a5ef75f265e53de85b3a717cc6b0f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45a5ef75f265e53de85b3a717cc6b0f1">OPAMP_CSR_OPA2PD_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga45a5ef75f265e53de85b3a717cc6b0f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffb3a18569fecdff96067927e975e281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffb3a18569fecdff96067927e975e281">OPAMP_CSR_OPA2PD_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP_CSR_OPA2PD_Pos)</td></tr>
<tr class="separator:gaffb3a18569fecdff96067927e975e281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48a11d9b9cabf471a9eb865749258cbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48a11d9b9cabf471a9eb865749258cbd">OPAMP_CSR_OPA2PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffb3a18569fecdff96067927e975e281">OPAMP_CSR_OPA2PD_Msk</a></td></tr>
<tr class="separator:ga48a11d9b9cabf471a9eb865749258cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga095a4a3b59fb5c9ae1574a6fb8d17bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga095a4a3b59fb5c9ae1574a6fb8d17bc3">OPAMP_CSR_S3SEL2_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga095a4a3b59fb5c9ae1574a6fb8d17bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f2a1228566f18e61b702b12e019dc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68f2a1228566f18e61b702b12e019dc8">OPAMP_CSR_S3SEL2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP_CSR_S3SEL2_Pos)</td></tr>
<tr class="separator:ga68f2a1228566f18e61b702b12e019dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8a67e8d565fd87ed7d815b97b595ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a8a67e8d565fd87ed7d815b97b595ed">OPAMP_CSR_S3SEL2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68f2a1228566f18e61b702b12e019dc8">OPAMP_CSR_S3SEL2_Msk</a></td></tr>
<tr class="separator:ga5a8a67e8d565fd87ed7d815b97b595ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cdd15dd2c67a8d6c07b71ac60fc084b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cdd15dd2c67a8d6c07b71ac60fc084b">OPAMP_CSR_S4SEL2_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga8cdd15dd2c67a8d6c07b71ac60fc084b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f14cf895a0fdcae3f3dfb849a0663f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f14cf895a0fdcae3f3dfb849a0663f4">OPAMP_CSR_S4SEL2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP_CSR_S4SEL2_Pos)</td></tr>
<tr class="separator:ga1f14cf895a0fdcae3f3dfb849a0663f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c4ae766097f963e04ea1453edb2ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6c4ae766097f963e04ea1453edb2ae5">OPAMP_CSR_S4SEL2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f14cf895a0fdcae3f3dfb849a0663f4">OPAMP_CSR_S4SEL2_Msk</a></td></tr>
<tr class="separator:gab6c4ae766097f963e04ea1453edb2ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6776031ea50b4487a71022714b559ad2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6776031ea50b4487a71022714b559ad2">OPAMP_CSR_S5SEL2_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga6776031ea50b4487a71022714b559ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab26d2c93c3eabbcc22c2ae3838e8bd35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab26d2c93c3eabbcc22c2ae3838e8bd35">OPAMP_CSR_S5SEL2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP_CSR_S5SEL2_Pos)</td></tr>
<tr class="separator:gab26d2c93c3eabbcc22c2ae3838e8bd35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0d17dca87b31e081ab21816742f798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b0d17dca87b31e081ab21816742f798">OPAMP_CSR_S5SEL2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab26d2c93c3eabbcc22c2ae3838e8bd35">OPAMP_CSR_S5SEL2_Msk</a></td></tr>
<tr class="separator:ga7b0d17dca87b31e081ab21816742f798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ea4896e2aed60b3c9af953de213dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02ea4896e2aed60b3c9af953de213dc4">OPAMP_CSR_S6SEL2_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga02ea4896e2aed60b3c9af953de213dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab800fca69f8a2c3c2fb2cf0b35aa4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafab800fca69f8a2c3c2fb2cf0b35aa4d">OPAMP_CSR_S6SEL2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP_CSR_S6SEL2_Pos)</td></tr>
<tr class="separator:gafab800fca69f8a2c3c2fb2cf0b35aa4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67e91d1a9059b9c1a513488c461cc4ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67e91d1a9059b9c1a513488c461cc4ee">OPAMP_CSR_S6SEL2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafab800fca69f8a2c3c2fb2cf0b35aa4d">OPAMP_CSR_S6SEL2_Msk</a></td></tr>
<tr class="separator:ga67e91d1a9059b9c1a513488c461cc4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12d8dcb6938ba10fb2abb46dcf0ec509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12d8dcb6938ba10fb2abb46dcf0ec509">OPAMP_CSR_OPA2CAL_L_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga12d8dcb6938ba10fb2abb46dcf0ec509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb3d6d8e397857aa04a844c47f5e4f5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb3d6d8e397857aa04a844c47f5e4f5e">OPAMP_CSR_OPA2CAL_L_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP_CSR_OPA2CAL_L_Pos)</td></tr>
<tr class="separator:gadb3d6d8e397857aa04a844c47f5e4f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef0680339e9466294ed793971564d414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef0680339e9466294ed793971564d414">OPAMP_CSR_OPA2CAL_L</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb3d6d8e397857aa04a844c47f5e4f5e">OPAMP_CSR_OPA2CAL_L_Msk</a></td></tr>
<tr class="separator:gaef0680339e9466294ed793971564d414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc6dabd4787b8c922d54d4854640908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfc6dabd4787b8c922d54d4854640908">OPAMP_CSR_OPA2CAL_H_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gabfc6dabd4787b8c922d54d4854640908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9d134e193e38db3bb09d16ddf30a66d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9d134e193e38db3bb09d16ddf30a66d">OPAMP_CSR_OPA2CAL_H_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP_CSR_OPA2CAL_H_Pos)</td></tr>
<tr class="separator:gab9d134e193e38db3bb09d16ddf30a66d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10eefaaf4ba1fd000519ac7b9a23a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad10eefaaf4ba1fd000519ac7b9a23a99">OPAMP_CSR_OPA2CAL_H</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9d134e193e38db3bb09d16ddf30a66d">OPAMP_CSR_OPA2CAL_H_Msk</a></td></tr>
<tr class="separator:gad10eefaaf4ba1fd000519ac7b9a23a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a6887fece6be9fbe5e5c937b16b056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80a6887fece6be9fbe5e5c937b16b056">OPAMP_CSR_OPA2LPM_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga80a6887fece6be9fbe5e5c937b16b056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36e82070629376bd9be1e3f864a49c9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36e82070629376bd9be1e3f864a49c9e">OPAMP_CSR_OPA2LPM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP_CSR_OPA2LPM_Pos)</td></tr>
<tr class="separator:ga36e82070629376bd9be1e3f864a49c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab886ae6a479d527ded647fde68507e7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab886ae6a479d527ded647fde68507e7f">OPAMP_CSR_OPA2LPM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36e82070629376bd9be1e3f864a49c9e">OPAMP_CSR_OPA2LPM_Msk</a></td></tr>
<tr class="separator:gab886ae6a479d527ded647fde68507e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0338e31480a0854290e9efc1bc9fbd24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0338e31480a0854290e9efc1bc9fbd24">OPAMP_CSR_ANAWSEL1_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga0338e31480a0854290e9efc1bc9fbd24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace6f2e2b9edda87e218d2f5ab61afa6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace6f2e2b9edda87e218d2f5ab61afa6a">OPAMP_CSR_ANAWSEL1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP_CSR_ANAWSEL1_Pos)</td></tr>
<tr class="separator:gace6f2e2b9edda87e218d2f5ab61afa6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19bdc28f97676f37d7f413e2bef9e439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19bdc28f97676f37d7f413e2bef9e439">OPAMP_CSR_ANAWSEL1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace6f2e2b9edda87e218d2f5ab61afa6a">OPAMP_CSR_ANAWSEL1_Msk</a></td></tr>
<tr class="separator:ga19bdc28f97676f37d7f413e2bef9e439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa93d52da3accff9e74cbe90c3b9b0ab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa93d52da3accff9e74cbe90c3b9b0ab0">OPAMP_CSR_ANAWSEL2_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaa93d52da3accff9e74cbe90c3b9b0ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d87a9e460cbf92a64419a7309f74469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d87a9e460cbf92a64419a7309f74469">OPAMP_CSR_ANAWSEL2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP_CSR_ANAWSEL2_Pos)</td></tr>
<tr class="separator:ga5d87a9e460cbf92a64419a7309f74469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae11461c636f00cabc7c33c98118038f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae11461c636f00cabc7c33c98118038f7">OPAMP_CSR_ANAWSEL2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d87a9e460cbf92a64419a7309f74469">OPAMP_CSR_ANAWSEL2_Msk</a></td></tr>
<tr class="separator:gae11461c636f00cabc7c33c98118038f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2fc33bd55b9d95e45f119de24ee10c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2fc33bd55b9d95e45f119de24ee10c7">OPAMP_CSR_S7SEL2_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gac2fc33bd55b9d95e45f119de24ee10c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3150c9fb69c5e6cae86d38f085e18efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3150c9fb69c5e6cae86d38f085e18efa">OPAMP_CSR_S7SEL2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP_CSR_S7SEL2_Pos)</td></tr>
<tr class="separator:ga3150c9fb69c5e6cae86d38f085e18efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad733d970416f5da10bd97202fd3ac79a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad733d970416f5da10bd97202fd3ac79a">OPAMP_CSR_S7SEL2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3150c9fb69c5e6cae86d38f085e18efa">OPAMP_CSR_S7SEL2_Msk</a></td></tr>
<tr class="separator:gad733d970416f5da10bd97202fd3ac79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dc2294bd679fc4db7bdabf2ecb1b166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dc2294bd679fc4db7bdabf2ecb1b166">OPAMP_CSR_AOP_RANGE_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga5dc2294bd679fc4db7bdabf2ecb1b166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada743b27e2a274dcf3547e1a3c841d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada743b27e2a274dcf3547e1a3c841d87">OPAMP_CSR_AOP_RANGE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP_CSR_AOP_RANGE_Pos)</td></tr>
<tr class="separator:gada743b27e2a274dcf3547e1a3c841d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd7cf07cd19782a07c3521f3f1393ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd7cf07cd19782a07c3521f3f1393ac4">OPAMP_CSR_AOP_RANGE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada743b27e2a274dcf3547e1a3c841d87">OPAMP_CSR_AOP_RANGE_Msk</a></td></tr>
<tr class="separator:gadd7cf07cd19782a07c3521f3f1393ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95bb25ad7a021e870373473631dca0ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95bb25ad7a021e870373473631dca0ff">OPAMP_CSR_OPA1CALOUT_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga95bb25ad7a021e870373473631dca0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed6239b734993acada64a7c71402f6c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed6239b734993acada64a7c71402f6c7">OPAMP_CSR_OPA1CALOUT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP_CSR_OPA1CALOUT_Pos)</td></tr>
<tr class="separator:gaed6239b734993acada64a7c71402f6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2292621da808518e35353c6acb780939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2292621da808518e35353c6acb780939">OPAMP_CSR_OPA1CALOUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed6239b734993acada64a7c71402f6c7">OPAMP_CSR_OPA1CALOUT_Msk</a></td></tr>
<tr class="separator:ga2292621da808518e35353c6acb780939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930616ff33733612a20ad68ddb49cd81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga930616ff33733612a20ad68ddb49cd81">OPAMP_CSR_OPA2CALOUT_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga930616ff33733612a20ad68ddb49cd81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d8841da89cd7448d28c57ab1d30283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22d8841da89cd7448d28c57ab1d30283">OPAMP_CSR_OPA2CALOUT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP_CSR_OPA2CALOUT_Pos)</td></tr>
<tr class="separator:ga22d8841da89cd7448d28c57ab1d30283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf6b44e744f16a16f88e20c28b5cb6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bf6b44e744f16a16f88e20c28b5cb6f">OPAMP_CSR_OPA2CALOUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22d8841da89cd7448d28c57ab1d30283">OPAMP_CSR_OPA2CALOUT_Msk</a></td></tr>
<tr class="separator:ga3bf6b44e744f16a16f88e20c28b5cb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24d746452716e5cf29b2581618fca7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24d746452716e5cf29b2581618fca7c6">OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga24d746452716e5cf29b2581618fca7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa48a951cceb96c83c547cad986ad100d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa48a951cceb96c83c547cad986ad100d">OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Pos)</td></tr>
<tr class="separator:gaa48a951cceb96c83c547cad986ad100d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebdf30e404391b35fe1902c9dc7d15be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebdf30e404391b35fe1902c9dc7d15be">OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa48a951cceb96c83c547cad986ad100d">OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Msk</a></td></tr>
<tr class="separator:gaebdf30e404391b35fe1902c9dc7d15be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16861f5fc4e04df96b168537f6c1e7fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16861f5fc4e04df96b168537f6c1e7fa">OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga16861f5fc4e04df96b168537f6c1e7fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c630786a521711d8c80678da619a3ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c630786a521711d8c80678da619a3ae">OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Pos)</td></tr>
<tr class="separator:ga5c630786a521711d8c80678da619a3ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10dbfe9b7c790d6b3347241a1705261f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10dbfe9b7c790d6b3347241a1705261f">OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c630786a521711d8c80678da619a3ae">OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Msk</a></td></tr>
<tr class="separator:ga10dbfe9b7c790d6b3347241a1705261f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63b419b3e408b472d8fce42a98e76e29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63b419b3e408b472d8fce42a98e76e29">OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga63b419b3e408b472d8fce42a98e76e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga106042afa86ba927e2ab206d447d350c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga106042afa86ba927e2ab206d447d350c">OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Pos)</td></tr>
<tr class="separator:ga106042afa86ba927e2ab206d447d350c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59a88268bcc728c7d6262709fbef075b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59a88268bcc728c7d6262709fbef075b">OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga106042afa86ba927e2ab206d447d350c">OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Msk</a></td></tr>
<tr class="separator:ga59a88268bcc728c7d6262709fbef075b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad96009b5be79271b458f7486ebda5ff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad96009b5be79271b458f7486ebda5ff3">OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gad96009b5be79271b458f7486ebda5ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11373822fb880db028bcbdddbc6e8844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11373822fb880db028bcbdddbc6e8844">OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Pos)</td></tr>
<tr class="separator:ga11373822fb880db028bcbdddbc6e8844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aa886e7e30a514099b8c1b0ee91b148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aa886e7e30a514099b8c1b0ee91b148">OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11373822fb880db028bcbdddbc6e8844">OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Msk</a></td></tr>
<tr class="separator:ga3aa886e7e30a514099b8c1b0ee91b148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cfb28cb2e6cabf4b304344e9b5adc3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cfb28cb2e6cabf4b304344e9b5adc3e">OPAMP_OTR_OT_USER_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga6cfb28cb2e6cabf4b304344e9b5adc3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b42fc5ee8c66b85839b05f38d6593cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b42fc5ee8c66b85839b05f38d6593cb">OPAMP_OTR_OT_USER_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP_OTR_OT_USER_Pos)</td></tr>
<tr class="separator:ga9b42fc5ee8c66b85839b05f38d6593cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11d7d7115cedfa7d321971f832d8a391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11d7d7115cedfa7d321971f832d8a391">OPAMP_OTR_OT_USER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b42fc5ee8c66b85839b05f38d6593cb">OPAMP_OTR_OT_USER_Msk</a></td></tr>
<tr class="separator:ga11d7d7115cedfa7d321971f832d8a391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9005397f572b53f21d9792ccfc180cee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9005397f572b53f21d9792ccfc180cee">OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9005397f572b53f21d9792ccfc180cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7f9ed453a1dfd15cd15f68a0d51995a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7f9ed453a1dfd15cd15f68a0d51995a">OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Pos)</td></tr>
<tr class="separator:gac7f9ed453a1dfd15cd15f68a0d51995a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9894fe48b0d5b723f80afeaccff64889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9894fe48b0d5b723f80afeaccff64889">OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7f9ed453a1dfd15cd15f68a0d51995a">OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Msk</a></td></tr>
<tr class="separator:ga9894fe48b0d5b723f80afeaccff64889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9202d007fad36fb18ebd3fe64f014bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9202d007fad36fb18ebd3fe64f014bc3">OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga9202d007fad36fb18ebd3fe64f014bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00731f0085e444b33029030a0eaf272e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00731f0085e444b33029030a0eaf272e">OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Pos)</td></tr>
<tr class="separator:ga00731f0085e444b33029030a0eaf272e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ad0ff4d7301d537260c337b2b853419"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ad0ff4d7301d537260c337b2b853419">OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00731f0085e444b33029030a0eaf272e">OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Msk</a></td></tr>
<tr class="separator:ga2ad0ff4d7301d537260c337b2b853419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcadf90ded29bd185d0e1cf38758db2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcadf90ded29bd185d0e1cf38758db2e">OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gabcadf90ded29bd185d0e1cf38758db2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga056cf6252b14ddf3093e15b116bbef9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga056cf6252b14ddf3093e15b116bbef9f">OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Pos)</td></tr>
<tr class="separator:ga056cf6252b14ddf3093e15b116bbef9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d37b53b821ef8f133440ba47a2d5728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d37b53b821ef8f133440ba47a2d5728">OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga056cf6252b14ddf3093e15b116bbef9f">OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Msk</a></td></tr>
<tr class="separator:ga0d37b53b821ef8f133440ba47a2d5728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga964a29a93a7ae903efd5ce75fc51e8b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga964a29a93a7ae903efd5ce75fc51e8b6">OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga964a29a93a7ae903efd5ce75fc51e8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1291798ddccd80cdfe9d4340490c710e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1291798ddccd80cdfe9d4340490c710e">OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Pos)</td></tr>
<tr class="separator:ga1291798ddccd80cdfe9d4340490c710e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72654a845a9fb9fd0099106e3f05da4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab72654a845a9fb9fd0099106e3f05da4">OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1291798ddccd80cdfe9d4340490c710e">OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Msk</a></td></tr>
<tr class="separator:gab72654a845a9fb9fd0099106e3f05da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3deebcf1cf5fae1957476154502b1fb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3deebcf1cf5fae1957476154502b1fb5">CRC_DR_DR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3deebcf1cf5fae1957476154502b1fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd43c14689d281daa4e9a32bf8ec89e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1">CRC_DR_DR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; CRC_DR_DR_Pos)</td></tr>
<tr class="separator:gadd43c14689d281daa4e9a32bf8ec89e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf4701d3b15924e657942ce3caa4105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105">CRC_DR_DR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1">CRC_DR_DR_Msk</a></td></tr>
<tr class="separator:ga2bf4701d3b15924e657942ce3caa4105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab63759809b1cd1cfdf46d92becc60f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab63759809b1cd1cfdf46d92becc60f85">CRC_IDR_IDR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab63759809b1cd1cfdf46d92becc60f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga306789258d5416a44e545aa2ad6b2f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga306789258d5416a44e545aa2ad6b2f7a">CRC_IDR_IDR_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; CRC_IDR_IDR_Pos)</td></tr>
<tr class="separator:ga306789258d5416a44e545aa2ad6b2f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0">CRC_IDR_IDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga306789258d5416a44e545aa2ad6b2f7a">CRC_IDR_IDR_Msk</a></td></tr>
<tr class="separator:gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a12ab5306d6320069e08e63cd9a56f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a12ab5306d6320069e08e63cd9a56f1">CRC_CR_RESET_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7a12ab5306d6320069e08e63cd9a56f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d46dadb6b31660c4ef0af2b00053f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5">CRC_CR_RESET_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; CRC_CR_RESET_Pos)</td></tr>
<tr class="separator:ga04d46dadb6b31660c4ef0af2b00053f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d57481fb891a0964b40f721354c56d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7">CRC_CR_RESET</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5">CRC_CR_RESET_Msk</a></td></tr>
<tr class="separator:ga7d57481fb891a0964b40f721354c56d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7663eb8440e12383fc88241acbfc99cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7663eb8440e12383fc88241acbfc99cf">DAC_CR_EN1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7663eb8440e12383fc88241acbfc99cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4462abe77801be4a752c73aa2ff9a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4462abe77801be4a752c73aa2ff9a70">DAC_CR_EN1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DAC_CR_EN1_Pos)</td></tr>
<tr class="separator:gaa4462abe77801be4a752c73aa2ff9a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd8cedbb3dda03d56ac0ba92d2d9cefd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4462abe77801be4a752c73aa2ff9a70">DAC_CR_EN1_Msk</a></td></tr>
<tr class="separator:gabd8cedbb3dda03d56ac0ba92d2d9cefd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f43af44fba93c50bf4765608ec6d902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f43af44fba93c50bf4765608ec6d902">DAC_CR_BOFF1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga9f43af44fba93c50bf4765608ec6d902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4cba0a69210b9ccb8566cfb83196e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4cba0a69210b9ccb8566cfb83196e6f">DAC_CR_BOFF1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DAC_CR_BOFF1_Pos)</td></tr>
<tr class="separator:gad4cba0a69210b9ccb8566cfb83196e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1e2b83ae1ab889cb1e34a99746c9d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8">DAC_CR_BOFF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4cba0a69210b9ccb8566cfb83196e6f">DAC_CR_BOFF1_Msk</a></td></tr>
<tr class="separator:ga0b1e2b83ae1ab889cb1e34a99746c9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ef4ab719505604c7a41e31c27fd05dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ef4ab719505604c7a41e31c27fd05dd">DAC_CR_TEN1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga6ef4ab719505604c7a41e31c27fd05dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1be7eb4a830047b463d611c2c813f437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1be7eb4a830047b463d611c2c813f437">DAC_CR_TEN1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DAC_CR_TEN1_Pos)</td></tr>
<tr class="separator:ga1be7eb4a830047b463d611c2c813f437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga998aa4fd791ea2f4626df6ddc8fc7109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1be7eb4a830047b463d611c2c813f437">DAC_CR_TEN1_Msk</a></td></tr>
<tr class="separator:ga998aa4fd791ea2f4626df6ddc8fc7109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc5baf43a193c631ad3c05eb24b97a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc5baf43a193c631ad3c05eb24b97a7b">DAC_CR_TSEL1_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gadc5baf43a193c631ad3c05eb24b97a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca56925c2b1f9c7662c850146bec7bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca56925c2b1f9c7662c850146bec7bd">DAC_CR_TSEL1_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; DAC_CR_TSEL1_Pos)</td></tr>
<tr class="separator:ga0ca56925c2b1f9c7662c850146bec7bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf951c1a57a1a19e356df57d908f09c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c">DAC_CR_TSEL1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca56925c2b1f9c7662c850146bec7bd">DAC_CR_TSEL1_Msk</a></td></tr>
<tr class="separator:gaf951c1a57a1a19e356df57d908f09c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfa13ec123c583136e24b7890add45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b">DAC_CR_TSEL1_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; DAC_CR_TSEL1_Pos)</td></tr>
<tr class="separator:ga8dfa13ec123c583136e24b7890add45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga265e32c4fc43310acdf3ebea01376766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766">DAC_CR_TSEL1_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; DAC_CR_TSEL1_Pos)</td></tr>
<tr class="separator:ga265e32c4fc43310acdf3ebea01376766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa625d7638422e90a616ac93edd4bf408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408">DAC_CR_TSEL1_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; DAC_CR_TSEL1_Pos)</td></tr>
<tr class="separator:gaa625d7638422e90a616ac93edd4bf408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a0202d6e3295400dc21b2088d333e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16a0202d6e3295400dc21b2088d333e1">DAC_CR_WAVE1_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga16a0202d6e3295400dc21b2088d333e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d85e9d75f265088a37b911f573e7dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d85e9d75f265088a37b911f573e7dd3">DAC_CR_WAVE1_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; DAC_CR_WAVE1_Pos)</td></tr>
<tr class="separator:ga8d85e9d75f265088a37b911f573e7dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90491f31219d07175629eecdcdc9271e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e">DAC_CR_WAVE1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d85e9d75f265088a37b911f573e7dd3">DAC_CR_WAVE1_Msk</a></td></tr>
<tr class="separator:ga90491f31219d07175629eecdcdc9271e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0871e6466e3a7378103c431832ae525a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a">DAC_CR_WAVE1_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; DAC_CR_WAVE1_Pos)</td></tr>
<tr class="separator:ga0871e6466e3a7378103c431832ae525a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e167ae02d2ad5bc9fd30c2f8ea5b37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37">DAC_CR_WAVE1_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; DAC_CR_WAVE1_Pos)</td></tr>
<tr class="separator:ga48e167ae02d2ad5bc9fd30c2f8ea5b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga018b4d24c02a803f2efb996745f49015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga018b4d24c02a803f2efb996745f49015">DAC_CR_MAMP1_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga018b4d24c02a803f2efb996745f49015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4fc31ff760aaa38ad85da8c4f1918a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4fc31ff760aaa38ad85da8c4f1918a">DAC_CR_MAMP1_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; DAC_CR_MAMP1_Pos)</td></tr>
<tr class="separator:ga7f4fc31ff760aaa38ad85da8c4f1918a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bcf611b2f0b975513325895bf16e085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4fc31ff760aaa38ad85da8c4f1918a">DAC_CR_MAMP1_Msk</a></td></tr>
<tr class="separator:ga3bcf611b2f0b975513325895bf16e085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4225dcce22b440fcd3a8ad96c5f2baec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec">DAC_CR_MAMP1_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; DAC_CR_MAMP1_Pos)</td></tr>
<tr class="separator:ga4225dcce22b440fcd3a8ad96c5f2baec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc15817842cb7992d449c448684f68d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d">DAC_CR_MAMP1_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; DAC_CR_MAMP1_Pos)</td></tr>
<tr class="separator:ga6cc15817842cb7992d449c448684f68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fefef1d798a2685b03e44bd9fdac06b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b">DAC_CR_MAMP1_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; DAC_CR_MAMP1_Pos)</td></tr>
<tr class="separator:ga0fefef1d798a2685b03e44bd9fdac06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc83b4feb742c632ba66f55d102432b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b">DAC_CR_MAMP1_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; DAC_CR_MAMP1_Pos)</td></tr>
<tr class="separator:gafdc83b4feb742c632ba66f55d102432b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1caf9621895f2a99c4b33a0908247b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1caf9621895f2a99c4b33a0908247b6">DAC_CR_DMAEN1_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gac1caf9621895f2a99c4b33a0908247b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6509ff097fb987e9f1c592d6d5869356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6509ff097fb987e9f1c592d6d5869356">DAC_CR_DMAEN1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DAC_CR_DMAEN1_Pos)</td></tr>
<tr class="separator:ga6509ff097fb987e9f1c592d6d5869356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga995c19d8c8de9ee09057ec6151154e17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6509ff097fb987e9f1c592d6d5869356">DAC_CR_DMAEN1_Msk</a></td></tr>
<tr class="separator:ga995c19d8c8de9ee09057ec6151154e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a11a25b89aa18648594cb72bf3918bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a11a25b89aa18648594cb72bf3918bf">DAC_CR_DMAUDRIE1_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga8a11a25b89aa18648594cb72bf3918bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad8aa68545055eac63ab43cc5d3da91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad8aa68545055eac63ab43cc5d3da91">DAC_CR_DMAUDRIE1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DAC_CR_DMAUDRIE1_Pos)</td></tr>
<tr class="separator:ga8ad8aa68545055eac63ab43cc5d3da91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbb0585e1053abf18cd129ad76a66bea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbb0585e1053abf18cd129ad76a66bea">DAC_CR_DMAUDRIE1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad8aa68545055eac63ab43cc5d3da91">DAC_CR_DMAUDRIE1_Msk</a></td></tr>
<tr class="separator:gacbb0585e1053abf18cd129ad76a66bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2dbea8c55239069a24139f398785af4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2dbea8c55239069a24139f398785af4">DAC_CR_EN2_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf2dbea8c55239069a24139f398785af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b276403310ffa2407b8c57996456e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84b276403310ffa2407b8c57996456e7">DAC_CR_EN2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DAC_CR_EN2_Pos)</td></tr>
<tr class="separator:ga84b276403310ffa2407b8c57996456e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa65db2420e02fc6813842f57134d898f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f">DAC_CR_EN2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84b276403310ffa2407b8c57996456e7">DAC_CR_EN2_Msk</a></td></tr>
<tr class="separator:gaa65db2420e02fc6813842f57134d898f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb3eb9eaa48220ba7cac6204c4637b75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb3eb9eaa48220ba7cac6204c4637b75">DAC_CR_BOFF2_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gabb3eb9eaa48220ba7cac6204c4637b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga088fea2fa6ece1301af6818b836469f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga088fea2fa6ece1301af6818b836469f3">DAC_CR_BOFF2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DAC_CR_BOFF2_Pos)</td></tr>
<tr class="separator:ga088fea2fa6ece1301af6818b836469f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6f660a5f15262beca06b9098a559e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9">DAC_CR_BOFF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga088fea2fa6ece1301af6818b836469f3">DAC_CR_BOFF2_Msk</a></td></tr>
<tr class="separator:gadd6f660a5f15262beca06b9098a559e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ef8fa2150330a16a2b19f17caa051e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2ef8fa2150330a16a2b19f17caa051e">DAC_CR_TEN2_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaa2ef8fa2150330a16a2b19f17caa051e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16d129b7793ddcfef47bd642478d1df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac16d129b7793ddcfef47bd642478d1df">DAC_CR_TEN2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DAC_CR_TEN2_Pos)</td></tr>
<tr class="separator:gac16d129b7793ddcfef47bd642478d1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8fc527f6ddb787123da09d2085b772f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f">DAC_CR_TEN2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac16d129b7793ddcfef47bd642478d1df">DAC_CR_TEN2_Msk</a></td></tr>
<tr class="separator:gab8fc527f6ddb787123da09d2085b772f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a933188591c4fbcad260c256105277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80a933188591c4fbcad260c256105277">DAC_CR_TSEL2_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga80a933188591c4fbcad260c256105277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c9339a1dc175b09378d1168ab514333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c9339a1dc175b09378d1168ab514333">DAC_CR_TSEL2_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; DAC_CR_TSEL2_Pos)</td></tr>
<tr class="separator:ga0c9339a1dc175b09378d1168ab514333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73b4d0ccff78f7c3862903e7b0e66302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302">DAC_CR_TSEL2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c9339a1dc175b09378d1168ab514333">DAC_CR_TSEL2_Msk</a></td></tr>
<tr class="separator:ga73b4d0ccff78f7c3862903e7b0e66302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9753b87f31e7106ecf77b2f01a99b237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237">DAC_CR_TSEL2_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; DAC_CR_TSEL2_Pos)</td></tr>
<tr class="separator:ga9753b87f31e7106ecf77b2f01a99b237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac79323a6c81bfa5c8239b23cd3db737a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a">DAC_CR_TSEL2_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; DAC_CR_TSEL2_Pos)</td></tr>
<tr class="separator:gac79323a6c81bfa5c8239b23cd3db737a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ad3da8a9c5fe9566d8ffe38916caaff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff">DAC_CR_TSEL2_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; DAC_CR_TSEL2_Pos)</td></tr>
<tr class="separator:ga9ad3da8a9c5fe9566d8ffe38916caaff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7795c9de47dc6747045ee7e2e6fb8ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7795c9de47dc6747045ee7e2e6fb8ba9">DAC_CR_WAVE2_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga7795c9de47dc6747045ee7e2e6fb8ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0420dd10713d50b05ab6c477ab502893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0420dd10713d50b05ab6c477ab502893">DAC_CR_WAVE2_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; DAC_CR_WAVE2_Pos)</td></tr>
<tr class="separator:ga0420dd10713d50b05ab6c477ab502893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf24e48cf288db4a4643057dd09e3a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b">DAC_CR_WAVE2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0420dd10713d50b05ab6c477ab502893">DAC_CR_WAVE2_Msk</a></td></tr>
<tr class="separator:gacf24e48cf288db4a4643057dd09e3a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d">DAC_CR_WAVE2_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; DAC_CR_WAVE2_Pos)</td></tr>
<tr class="separator:ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4798bf254010b442b4ac4288c2f1b65f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f">DAC_CR_WAVE2_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; DAC_CR_WAVE2_Pos)</td></tr>
<tr class="separator:ga4798bf254010b442b4ac4288c2f1b65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cccefc999aeab6622afaf662c7c8c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cccefc999aeab6622afaf662c7c8c50">DAC_CR_MAMP2_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga7cccefc999aeab6622afaf662c7c8c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace1bce6cad4004ab884396a1d73a1725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace1bce6cad4004ab884396a1d73a1725">DAC_CR_MAMP2_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; DAC_CR_MAMP2_Pos)</td></tr>
<tr class="separator:gace1bce6cad4004ab884396a1d73a1725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cf03fe2359cb0f11c33f793c2e92bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd">DAC_CR_MAMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace1bce6cad4004ab884396a1d73a1725">DAC_CR_MAMP2_Msk</a></td></tr>
<tr class="separator:ga7cf03fe2359cb0f11c33f793c2e92bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8d952192721dbdcea8d707d43096454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454">DAC_CR_MAMP2_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; DAC_CR_MAMP2_Pos)</td></tr>
<tr class="separator:gae8d952192721dbdcea8d707d43096454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga860032e8196838cd36a655c1749139d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6">DAC_CR_MAMP2_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; DAC_CR_MAMP2_Pos)</td></tr>
<tr class="separator:ga860032e8196838cd36a655c1749139d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2147ffa3282e9ff22475e5d6040f269e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e">DAC_CR_MAMP2_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; DAC_CR_MAMP2_Pos)</td></tr>
<tr class="separator:ga2147ffa3282e9ff22475e5d6040f269e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0fe77a2029873111cbe723a5cba9c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57">DAC_CR_MAMP2_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; DAC_CR_MAMP2_Pos)</td></tr>
<tr class="separator:gaa0fe77a2029873111cbe723a5cba9c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264e3d328584463c5164a7cca726cabb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga264e3d328584463c5164a7cca726cabb">DAC_CR_DMAEN2_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga264e3d328584463c5164a7cca726cabb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85027944d9eddc64c42ee2ed98611f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa85027944d9eddc64c42ee2ed98611f4">DAC_CR_DMAEN2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DAC_CR_DMAEN2_Pos)</td></tr>
<tr class="separator:gaa85027944d9eddc64c42ee2ed98611f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f905c2ac89f976df6c4beffdde58b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53">DAC_CR_DMAEN2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa85027944d9eddc64c42ee2ed98611f4">DAC_CR_DMAEN2_Msk</a></td></tr>
<tr class="separator:ga6f905c2ac89f976df6c4beffdde58b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6bf1e308092f2ef72387eb0fc5a8412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6bf1e308092f2ef72387eb0fc5a8412">DAC_CR_DMAUDRIE2_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gad6bf1e308092f2ef72387eb0fc5a8412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga239ab4f68c1a74d0e9423bbf6c98c5da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga239ab4f68c1a74d0e9423bbf6c98c5da">DAC_CR_DMAUDRIE2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DAC_CR_DMAUDRIE2_Pos)</td></tr>
<tr class="separator:ga239ab4f68c1a74d0e9423bbf6c98c5da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803e3bae78ced744b93aa76615303e15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga803e3bae78ced744b93aa76615303e15">DAC_CR_DMAUDRIE2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga239ab4f68c1a74d0e9423bbf6c98c5da">DAC_CR_DMAUDRIE2_Msk</a></td></tr>
<tr class="separator:ga803e3bae78ced744b93aa76615303e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32d8b5dafe7a5f4963e5f12656e48ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32d8b5dafe7a5f4963e5f12656e48ee1">DAC_SWTRIGR_SWTRIG1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga32d8b5dafe7a5f4963e5f12656e48ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819696c72cca7dd861aa7a3d9081e425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga819696c72cca7dd861aa7a3d9081e425">DAC_SWTRIGR_SWTRIG1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DAC_SWTRIGR_SWTRIG1_Pos)</td></tr>
<tr class="separator:ga819696c72cca7dd861aa7a3d9081e425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970ef02dffaceb35ff1dd7aceb67acdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd">DAC_SWTRIGR_SWTRIG1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga819696c72cca7dd861aa7a3d9081e425">DAC_SWTRIGR_SWTRIG1_Msk</a></td></tr>
<tr class="separator:ga970ef02dffaceb35ff1dd7aceb67acdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb85dac71ddd76ce877fad49a47634b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb85dac71ddd76ce877fad49a47634b5">DAC_SWTRIGR_SWTRIG2_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadb85dac71ddd76ce877fad49a47634b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga107859f1c6bd2dc30bf632941121bb05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga107859f1c6bd2dc30bf632941121bb05">DAC_SWTRIGR_SWTRIG2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DAC_SWTRIGR_SWTRIG2_Pos)</td></tr>
<tr class="separator:ga107859f1c6bd2dc30bf632941121bb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e53585b505d21f5c457476bd5a18f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8">DAC_SWTRIGR_SWTRIG2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga107859f1c6bd2dc30bf632941121bb05">DAC_SWTRIGR_SWTRIG2_Msk</a></td></tr>
<tr class="separator:gaf0e53585b505d21f5c457476bd5a18f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3250ec13530e0e363f0ab92c149774f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3250ec13530e0e363f0ab92c149774f">DAC_DHR12R1_DACC1DHR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab3250ec13530e0e363f0ab92c149774f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga203fee3fe672b7468231c91ce8a55e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga203fee3fe672b7468231c91ce8a55e4b">DAC_DHR12R1_DACC1DHR_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; DAC_DHR12R1_DACC1DHR_Pos)</td></tr>
<tr class="separator:ga203fee3fe672b7468231c91ce8a55e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5295b5cb7f5d71ed2e8a310deb00013d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d">DAC_DHR12R1_DACC1DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga203fee3fe672b7468231c91ce8a55e4b">DAC_DHR12R1_DACC1DHR_Msk</a></td></tr>
<tr class="separator:ga5295b5cb7f5d71ed2e8a310deb00013d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1dcdc73fc338b3548cddcf84fb0c951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1dcdc73fc338b3548cddcf84fb0c951">DAC_DHR12L1_DACC1DHR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac1dcdc73fc338b3548cddcf84fb0c951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga065dab2c8181ab7e3ff6cb43a86400c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga065dab2c8181ab7e3ff6cb43a86400c4">DAC_DHR12L1_DACC1DHR_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; DAC_DHR12L1_DACC1DHR_Pos)</td></tr>
<tr class="separator:ga065dab2c8181ab7e3ff6cb43a86400c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d34667f8f4b753689c8c936c28471c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5">DAC_DHR12L1_DACC1DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga065dab2c8181ab7e3ff6cb43a86400c4">DAC_DHR12L1_DACC1DHR_Msk</a></td></tr>
<tr class="separator:ga0d34667f8f4b753689c8c936c28471c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b874c02d121c755a1d4523f2e39134e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b874c02d121c755a1d4523f2e39134e">DAC_DHR8R1_DACC1DHR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6b874c02d121c755a1d4523f2e39134e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacde0062be02bb512e2bdc5ee84b4f17f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacde0062be02bb512e2bdc5ee84b4f17f">DAC_DHR8R1_DACC1DHR_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; DAC_DHR8R1_DACC1DHR_Pos)</td></tr>
<tr class="separator:gacde0062be02bb512e2bdc5ee84b4f17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1fc9f022fe4a08f67c51646177b26cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb">DAC_DHR8R1_DACC1DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacde0062be02bb512e2bdc5ee84b4f17f">DAC_DHR8R1_DACC1DHR_Msk</a></td></tr>
<tr class="separator:gae1fc9f022fe4a08f67c51646177b26cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd13752ec5bc912023c608426e47908e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd13752ec5bc912023c608426e47908e">DAC_DHR12R2_DACC2DHR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gadd13752ec5bc912023c608426e47908e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3cf4f31c9248dc74d00b813c1f2b2e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3cf4f31c9248dc74d00b813c1f2b2e0">DAC_DHR12R2_DACC2DHR_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; DAC_DHR12R2_DACC2DHR_Pos)</td></tr>
<tr class="separator:gad3cf4f31c9248dc74d00b813c1f2b2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7506e369b37d55826042b540b10e44c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7">DAC_DHR12R2_DACC2DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3cf4f31c9248dc74d00b813c1f2b2e0">DAC_DHR12R2_DACC2DHR_Msk</a></td></tr>
<tr class="separator:ga7506e369b37d55826042b540b10e44c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fe559f6278c4abd3b5db6277e82925b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe559f6278c4abd3b5db6277e82925b">DAC_DHR12L2_DACC2DHR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga8fe559f6278c4abd3b5db6277e82925b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a67db51971c777b7ee75c4da5bc8e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a67db51971c777b7ee75c4da5bc8e8">DAC_DHR12L2_DACC2DHR_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; DAC_DHR12L2_DACC2DHR_Pos)</td></tr>
<tr class="separator:ga40a67db51971c777b7ee75c4da5bc8e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f66bd794202221e1a55547673b7abab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab">DAC_DHR12L2_DACC2DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40a67db51971c777b7ee75c4da5bc8e8">DAC_DHR12L2_DACC2DHR_Msk</a></td></tr>
<tr class="separator:ga0f66bd794202221e1a55547673b7abab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a8082de99f7eef453237a409763718b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a8082de99f7eef453237a409763718b">DAC_DHR8R2_DACC2DHR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4a8082de99f7eef453237a409763718b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf3e9e86edc54f83e02d2a0d3f486658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf3e9e86edc54f83e02d2a0d3f486658">DAC_DHR8R2_DACC2DHR_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; DAC_DHR8R2_DACC2DHR_Pos)</td></tr>
<tr class="separator:gabf3e9e86edc54f83e02d2a0d3f486658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7da94dc053e6637efb9ccb57b7ae481c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c">DAC_DHR8R2_DACC2DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf3e9e86edc54f83e02d2a0d3f486658">DAC_DHR8R2_DACC2DHR_Msk</a></td></tr>
<tr class="separator:ga7da94dc053e6637efb9ccb57b7ae481c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1a7b56cdc34694e1aa032be202e79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d1a7b56cdc34694e1aa032be202e79d">DAC_DHR12RD_DACC1DHR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6d1a7b56cdc34694e1aa032be202e79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cf050c1d3f7c651b461b463c8ae659e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cf050c1d3f7c651b461b463c8ae659e">DAC_DHR12RD_DACC1DHR_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; DAC_DHR12RD_DACC1DHR_Pos)</td></tr>
<tr class="separator:ga7cf050c1d3f7c651b461b463c8ae659e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca45719f3d365c9495bdcf6364ae59f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8">DAC_DHR12RD_DACC1DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cf050c1d3f7c651b461b463c8ae659e">DAC_DHR12RD_DACC1DHR_Msk</a></td></tr>
<tr class="separator:gaca45719f3d365c9495bdcf6364ae59f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae522220c8b02ab4bcf82f122a45997d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae522220c8b02ab4bcf82f122a45997d3">DAC_DHR12RD_DACC2DHR_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gae522220c8b02ab4bcf82f122a45997d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0ae28d5d855fd8fe53de3d5fc2ee437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0ae28d5d855fd8fe53de3d5fc2ee437">DAC_DHR12RD_DACC2DHR_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; DAC_DHR12RD_DACC2DHR_Pos)</td></tr>
<tr class="separator:gaa0ae28d5d855fd8fe53de3d5fc2ee437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3edd68db1697af93027e05f6b764c540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540">DAC_DHR12RD_DACC2DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0ae28d5d855fd8fe53de3d5fc2ee437">DAC_DHR12RD_DACC2DHR_Msk</a></td></tr>
<tr class="separator:ga3edd68db1697af93027e05f6b764c540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa367fe7ed3f9b2d5114dcc46ccab7468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa367fe7ed3f9b2d5114dcc46ccab7468">DAC_DHR12LD_DACC1DHR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa367fe7ed3f9b2d5114dcc46ccab7468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf9e7bb591e9c954f648ce36f5f9f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbf9e7bb591e9c954f648ce36f5f9f90">DAC_DHR12LD_DACC1DHR_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; DAC_DHR12LD_DACC1DHR_Pos)</td></tr>
<tr class="separator:gabbf9e7bb591e9c954f648ce36f5f9f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga203db656bfef6fedee17b99fb77b1bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd">DAC_DHR12LD_DACC1DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbf9e7bb591e9c954f648ce36f5f9f90">DAC_DHR12LD_DACC1DHR_Msk</a></td></tr>
<tr class="separator:ga203db656bfef6fedee17b99fb77b1bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade1db665f01f9d179045057d0e857da0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade1db665f01f9d179045057d0e857da0">DAC_DHR12LD_DACC2DHR_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gade1db665f01f9d179045057d0e857da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c6a0375af61a42378851c55436f0e23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c6a0375af61a42378851c55436f0e23">DAC_DHR12LD_DACC2DHR_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; DAC_DHR12LD_DACC2DHR_Pos)</td></tr>
<tr class="separator:ga0c6a0375af61a42378851c55436f0e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8421d613b182aab8d6c58592bcda6c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17">DAC_DHR12LD_DACC2DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c6a0375af61a42378851c55436f0e23">DAC_DHR12LD_DACC2DHR_Msk</a></td></tr>
<tr class="separator:ga8421d613b182aab8d6c58592bcda6c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac004fb7fdc93225fb835b27e39229a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac004fb7fdc93225fb835b27e39229a57">DAC_DHR8RD_DACC1DHR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac004fb7fdc93225fb835b27e39229a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b85c14a79ef230c7771336ab683678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1b85c14a79ef230c7771336ab683678">DAC_DHR8RD_DACC1DHR_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; DAC_DHR8RD_DACC1DHR_Pos)</td></tr>
<tr class="separator:gae1b85c14a79ef230c7771336ab683678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aee01ad181fa5b541864ed62907d70d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d">DAC_DHR8RD_DACC1DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1b85c14a79ef230c7771336ab683678">DAC_DHR8RD_DACC1DHR_Msk</a></td></tr>
<tr class="separator:ga9aee01ad181fa5b541864ed62907d70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf849d0278349997f891d987def91224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf849d0278349997f891d987def91224">DAC_DHR8RD_DACC2DHR_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gabf849d0278349997f891d987def91224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3520456f0013e51d3d2c3694d86488b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3520456f0013e51d3d2c3694d86488b6">DAC_DHR8RD_DACC2DHR_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; DAC_DHR8RD_DACC2DHR_Pos)</td></tr>
<tr class="separator:ga3520456f0013e51d3d2c3694d86488b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae31631eaac76ebecb059918c351ef3c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9">DAC_DHR8RD_DACC2DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3520456f0013e51d3d2c3694d86488b6">DAC_DHR8RD_DACC2DHR_Msk</a></td></tr>
<tr class="separator:gae31631eaac76ebecb059918c351ef3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacef98a0af264fa6b23a187e74d7c82d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacef98a0af264fa6b23a187e74d7c82d">DAC_DOR1_DACC1DOR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaacef98a0af264fa6b23a187e74d7c82d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae11b4b811ab6ba4e981ee60318f7d1a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae11b4b811ab6ba4e981ee60318f7d1a4">DAC_DOR1_DACC1DOR_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; DAC_DOR1_DACC1DOR_Pos)</td></tr>
<tr class="separator:gae11b4b811ab6ba4e981ee60318f7d1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b4192938e039dc25a7df8fcc5f3932a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a">DAC_DOR1_DACC1DOR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae11b4b811ab6ba4e981ee60318f7d1a4">DAC_DOR1_DACC1DOR_Msk</a></td></tr>
<tr class="separator:ga5b4192938e039dc25a7df8fcc5f3932a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17aa70d42a524b2dd911326fa65630f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17aa70d42a524b2dd911326fa65630f1">DAC_DOR2_DACC2DOR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga17aa70d42a524b2dd911326fa65630f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a6d4d4b3b48221d195a3acb51ad6fbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a6d4d4b3b48221d195a3acb51ad6fbe">DAC_DOR2_DACC2DOR_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; DAC_DOR2_DACC2DOR_Pos)</td></tr>
<tr class="separator:ga4a6d4d4b3b48221d195a3acb51ad6fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaaa39c1e82279918918b072fd56db04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04">DAC_DOR2_DACC2DOR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a6d4d4b3b48221d195a3acb51ad6fbe">DAC_DOR2_DACC2DOR_Msk</a></td></tr>
<tr class="separator:gacaaa39c1e82279918918b072fd56db04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeeefee596334ca7c00e9dfa12cfdd83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadeeefee596334ca7c00e9dfa12cfdd83">DAC_SR_DMAUDR1_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gadeeefee596334ca7c00e9dfa12cfdd83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ded00bd7866ed6e38c52beb4854d64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75ded00bd7866ed6e38c52beb4854d64">DAC_SR_DMAUDR1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DAC_SR_DMAUDR1_Pos)</td></tr>
<tr class="separator:ga75ded00bd7866ed6e38c52beb4854d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2048d6b521fb0946dc8c4e577a49c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0">DAC_SR_DMAUDR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75ded00bd7866ed6e38c52beb4854d64">DAC_SR_DMAUDR1_Msk</a></td></tr>
<tr class="separator:ga7d2048d6b521fb0946dc8c4e577a49c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa918fd0130e9edc2b4a21ff4ba17aa5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa918fd0130e9edc2b4a21ff4ba17aa5e">DAC_SR_DMAUDR2_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gaa918fd0130e9edc2b4a21ff4ba17aa5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccadc59668f44b530b866ebcce6f0c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccadc59668f44b530b866ebcce6f0c74">DAC_SR_DMAUDR2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DAC_SR_DMAUDR2_Pos)</td></tr>
<tr class="separator:gaccadc59668f44b530b866ebcce6f0c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf16e48ab85d9261c5b599c56b14aea5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d">DAC_SR_DMAUDR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccadc59668f44b530b866ebcce6f0c74">DAC_SR_DMAUDR2_Msk</a></td></tr>
<tr class="separator:gaf16e48ab85d9261c5b599c56b14aea5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad05a229877e557798dfbabe7188d7a54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad05a229877e557798dfbabe7188d7a54">DBGMCU_IDCODE_DEV_ID_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad05a229877e557798dfbabe7188d7a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf18661126fecb64b8c7d7d4e590fb33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf18661126fecb64b8c7d7d4e590fb33">DBGMCU_IDCODE_DEV_ID_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; DBGMCU_IDCODE_DEV_ID_Pos)</td></tr>
<tr class="separator:gabf18661126fecb64b8c7d7d4e590fb33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd961fcddc40341a817a9ec85b7c80ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac">DBGMCU_IDCODE_DEV_ID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf18661126fecb64b8c7d7d4e590fb33">DBGMCU_IDCODE_DEV_ID_Msk</a></td></tr>
<tr class="separator:gafd961fcddc40341a817a9ec85b7c80ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e98f7579d16c36cbf6a09b04f2ee170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98f7579d16c36cbf6a09b04f2ee170">DBGMCU_IDCODE_REV_ID_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6e98f7579d16c36cbf6a09b04f2ee170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d92c620aed9b19c7e8d9d12f743b258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d92c620aed9b19c7e8d9d12f743b258">DBGMCU_IDCODE_REV_ID_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga0d92c620aed9b19c7e8d9d12f743b258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887eb26364a8693355024ca203323165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165">DBGMCU_IDCODE_REV_ID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d92c620aed9b19c7e8d9d12f743b258">DBGMCU_IDCODE_REV_ID_Msk</a></td></tr>
<tr class="separator:ga887eb26364a8693355024ca203323165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga223ec71b13697d1d94ac910d74dda1a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga223ec71b13697d1d94ac910d74dda1a4">DBGMCU_IDCODE_REV_ID_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga223ec71b13697d1d94ac910d74dda1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c43be5f3bf427d9e5c5cb53c71c56c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5">DBGMCU_IDCODE_REV_ID_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga2c43be5f3bf427d9e5c5cb53c71c56c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0c09bab9658d492fadbb6d8e926ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd0c09bab9658d492fadbb6d8e926ead">DBGMCU_IDCODE_REV_ID_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:gafd0c09bab9658d492fadbb6d8e926ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1591e5e3e0ac1cf9a677e4ee7de14736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1591e5e3e0ac1cf9a677e4ee7de14736">DBGMCU_IDCODE_REV_ID_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga1591e5e3e0ac1cf9a677e4ee7de14736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c2934497d6e9611d0f0de63705a45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6c2934497d6e9611d0f0de63705a45d">DBGMCU_IDCODE_REV_ID_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:gae6c2934497d6e9611d0f0de63705a45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2b20d6c7ba5ec12ed0aa8aacade921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921">DBGMCU_IDCODE_REV_ID_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga2c2b20d6c7ba5ec12ed0aa8aacade921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga777e36bfca8dbb754b1407be5d0f712b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga777e36bfca8dbb754b1407be5d0f712b">DBGMCU_IDCODE_REV_ID_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga777e36bfca8dbb754b1407be5d0f712b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ebea4db4ccddeeacfecb181ec8763e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ebea4db4ccddeeacfecb181ec8763e3">DBGMCU_IDCODE_REV_ID_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga7ebea4db4ccddeeacfecb181ec8763e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb637a05555ad0cf9f1308184822c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb637a05555ad0cf9f1308184822c0a">DBGMCU_IDCODE_REV_ID_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga1fb637a05555ad0cf9f1308184822c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf24a517f96a59284e5b7c27c521050f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf24a517f96a59284e5b7c27c521050f7">DBGMCU_IDCODE_REV_ID_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:gaf24a517f96a59284e5b7c27c521050f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0770975f537cee88759c533cce1985c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0770975f537cee88759c533cce1985c7">DBGMCU_IDCODE_REV_ID_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga0770975f537cee88759c533cce1985c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga217da836fc3089b44a9d9c3daff40c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga217da836fc3089b44a9d9c3daff40c75">DBGMCU_IDCODE_REV_ID_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga217da836fc3089b44a9d9c3daff40c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae27909354dd0b18756072ab3a3939e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae27909354dd0b18756072ab3a3939e91">DBGMCU_IDCODE_REV_ID_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:gae27909354dd0b18756072ab3a3939e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga300efe7db3358b63a83133901ab507ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga300efe7db3358b63a83133901ab507ac">DBGMCU_IDCODE_REV_ID_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga300efe7db3358b63a83133901ab507ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7664e599c06b8f00398d9c84deec607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7664e599c06b8f00398d9c84deec607">DBGMCU_IDCODE_REV_ID_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:gaf7664e599c06b8f00398d9c84deec607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027015a672a0e61e0b8494b2f3d04c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga027015a672a0e61e0b8494b2f3d04c74">DBGMCU_IDCODE_REV_ID_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga027015a672a0e61e0b8494b2f3d04c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b996a2be01fbeeaa868603c7bca6044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b996a2be01fbeeaa868603c7bca6044">DBGMCU_CR_DBG_SLEEP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3b996a2be01fbeeaa868603c7bca6044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga127e0531bc305bb460fd2417106bee61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga127e0531bc305bb460fd2417106bee61">DBGMCU_CR_DBG_SLEEP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_CR_DBG_SLEEP_Pos)</td></tr>
<tr class="separator:ga127e0531bc305bb460fd2417106bee61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga037c80fe1d7308cee68245715ef6cd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga037c80fe1d7308cee68245715ef6cd9a">DBGMCU_CR_DBG_SLEEP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga127e0531bc305bb460fd2417106bee61">DBGMCU_CR_DBG_SLEEP_Msk</a></td></tr>
<tr class="separator:ga037c80fe1d7308cee68245715ef6cd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga998b25ffd43297001c2f20ebb04fbcc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga998b25ffd43297001c2f20ebb04fbcc9">DBGMCU_CR_DBG_STOP_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga998b25ffd43297001c2f20ebb04fbcc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71cd122085cdadba462f9e251ac35349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71cd122085cdadba462f9e251ac35349">DBGMCU_CR_DBG_STOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_CR_DBG_STOP_Pos)</td></tr>
<tr class="separator:ga71cd122085cdadba462f9e251ac35349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf511f21a8de5b0b66c862915eee8bf75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75">DBGMCU_CR_DBG_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71cd122085cdadba462f9e251ac35349">DBGMCU_CR_DBG_STOP_Msk</a></td></tr>
<tr class="separator:gaf511f21a8de5b0b66c862915eee8bf75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74521b2e06cd16f46ea5987d82f9ff19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74521b2e06cd16f46ea5987d82f9ff19">DBGMCU_CR_DBG_STANDBY_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga74521b2e06cd16f46ea5987d82f9ff19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e9a797b04f9577456af2499f5bd9ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52e9a797b04f9577456af2499f5bd9ff">DBGMCU_CR_DBG_STANDBY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_CR_DBG_STANDBY_Pos)</td></tr>
<tr class="separator:ga52e9a797b04f9577456af2499f5bd9ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga107a9396d63c892a8e614897c9d0b132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132">DBGMCU_CR_DBG_STANDBY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52e9a797b04f9577456af2499f5bd9ff">DBGMCU_CR_DBG_STANDBY_Msk</a></td></tr>
<tr class="separator:ga107a9396d63c892a8e614897c9d0b132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2be1af4b18b8c9ce4001dd363e6626e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2be1af4b18b8c9ce4001dd363e6626e7">DBGMCU_CR_TRACE_IOEN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga2be1af4b18b8c9ce4001dd363e6626e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18007dc2c11d41a5dc449e37cb8c0c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18007dc2c11d41a5dc449e37cb8c0c56">DBGMCU_CR_TRACE_IOEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_CR_TRACE_IOEN_Pos)</td></tr>
<tr class="separator:ga18007dc2c11d41a5dc449e37cb8c0c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9034b6eb9d4dceadffc6a1d1959056c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9034b6eb9d4dceadffc6a1d1959056c9">DBGMCU_CR_TRACE_IOEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18007dc2c11d41a5dc449e37cb8c0c56">DBGMCU_CR_TRACE_IOEN_Msk</a></td></tr>
<tr class="separator:ga9034b6eb9d4dceadffc6a1d1959056c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20dddffa934315ca4a5902cbf45f4d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20dddffa934315ca4a5902cbf45f4d93">DBGMCU_CR_TRACE_MODE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga20dddffa934315ca4a5902cbf45f4d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad641a08b344645d47a0789ffa25d7079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad641a08b344645d47a0789ffa25d7079">DBGMCU_CR_TRACE_MODE_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos)</td></tr>
<tr class="separator:gad641a08b344645d47a0789ffa25d7079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1395189e10bdbc37bce9ea480e22d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1395189e10bdbc37bce9ea480e22d10">DBGMCU_CR_TRACE_MODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad641a08b344645d47a0789ffa25d7079">DBGMCU_CR_TRACE_MODE_Msk</a></td></tr>
<tr class="separator:gaa1395189e10bdbc37bce9ea480e22d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d41a4027853783633d929a43f8d6d85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85">DBGMCU_CR_TRACE_MODE_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos)</td></tr>
<tr class="separator:ga2d41a4027853783633d929a43f8d6d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba3a830051b53d43d850768242c503e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e">DBGMCU_CR_TRACE_MODE_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos)</td></tr>
<tr class="separator:ga7ba3a830051b53d43d850768242c503e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1de6489ecedec59891894a54458bef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1de6489ecedec59891894a54458bef2">DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad1de6489ecedec59891894a54458bef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf96a2b1fb00169f78d3c8fb050ca35be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf96a2b1fb00169f78d3c8fb050ca35be">DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos)</td></tr>
<tr class="separator:gaf96a2b1fb00169f78d3c8fb050ca35be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3c5b87084934a18748f5ec168f5aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3c5b87084934a18748f5ec168f5aef">DBGMCU_APB1_FZ_DBG_TIM2_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf96a2b1fb00169f78d3c8fb050ca35be">DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk</a></td></tr>
<tr class="separator:gaae3c5b87084934a18748f5ec168f5aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd5fd9c34fd75ddb5c77d526f8f53a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd5fd9c34fd75ddb5c77d526f8f53a1">DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga3bd5fd9c34fd75ddb5c77d526f8f53a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab210ab764b68711904243c0d11631b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab210ab764b68711904243c0d11631b8">DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos)</td></tr>
<tr class="separator:gaab210ab764b68711904243c0d11631b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fea6834f4ef9fc6b403cd079a001cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fea6834f4ef9fc6b403cd079a001cec">DBGMCU_APB1_FZ_DBG_TIM3_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab210ab764b68711904243c0d11631b8">DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk</a></td></tr>
<tr class="separator:ga2fea6834f4ef9fc6b403cd079a001cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeef66d67708ae915fbbc2ee76aeaef3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeef66d67708ae915fbbc2ee76aeaef3e">DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaeef66d67708ae915fbbc2ee76aeaef3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7dfb56349db84ef1ef5753e13cf2f48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7dfb56349db84ef1ef5753e13cf2f48">DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos)</td></tr>
<tr class="separator:gaa7dfb56349db84ef1ef5753e13cf2f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac65bf9342bb8acbcb25938e93abc45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac65bf9342bb8acbcb25938e93abc45">DBGMCU_APB1_FZ_DBG_TIM4_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7dfb56349db84ef1ef5753e13cf2f48">DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk</a></td></tr>
<tr class="separator:ga7ac65bf9342bb8acbcb25938e93abc45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5218cc7d400bfb220c42a80b3a2a0603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5218cc7d400bfb220c42a80b3a2a0603">DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga5218cc7d400bfb220c42a80b3a2a0603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4e288f717db03126942d03a1a6fafd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4e288f717db03126942d03a1a6fafd8">DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos)</td></tr>
<tr class="separator:gac4e288f717db03126942d03a1a6fafd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d29d40515d36ce6ed7e5d34ed17dcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42d29d40515d36ce6ed7e5d34ed17dcf">DBGMCU_APB1_FZ_DBG_TIM5_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4e288f717db03126942d03a1a6fafd8">DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk</a></td></tr>
<tr class="separator:ga42d29d40515d36ce6ed7e5d34ed17dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf603706e632bf2df878b8ba6fc0c4736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf603706e632bf2df878b8ba6fc0c4736">DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf603706e632bf2df878b8ba6fc0c4736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3215a197f13b82287892283886326d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3215a197f13b82287892283886326d1">DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos)</td></tr>
<tr class="separator:gae3215a197f13b82287892283886326d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea6a1e90739bcf1d0723a0566c66de7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadea6a1e90739bcf1d0723a0566c66de7">DBGMCU_APB1_FZ_DBG_TIM6_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3215a197f13b82287892283886326d1">DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk</a></td></tr>
<tr class="separator:gadea6a1e90739bcf1d0723a0566c66de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8568c72922b902663a7ade0e9d6cb88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8568c72922b902663a7ade0e9d6cb88">DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gab8568c72922b902663a7ade0e9d6cb88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29df0ea459e1900942f3e26141e0f9dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29df0ea459e1900942f3e26141e0f9dd">DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos)</td></tr>
<tr class="separator:ga29df0ea459e1900942f3e26141e0f9dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdade78c3d28a668f9826d0b72e5844b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdade78c3d28a668f9826d0b72e5844b">DBGMCU_APB1_FZ_DBG_TIM7_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29df0ea459e1900942f3e26141e0f9dd">DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk</a></td></tr>
<tr class="separator:gafdade78c3d28a668f9826d0b72e5844b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga004684cb88ffb723509a9ca4193e78ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga004684cb88ffb723509a9ca4193e78ec">DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga004684cb88ffb723509a9ca4193e78ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7fefeace05cb28675d23037f7b3966a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7fefeace05cb28675d23037f7b3966a">DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos)</td></tr>
<tr class="separator:gaf7fefeace05cb28675d23037f7b3966a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e20246d389229ff46006b405bb56b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e20246d389229ff46006b405bb56b1d">DBGMCU_APB1_FZ_DBG_RTC_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7fefeace05cb28675d23037f7b3966a">DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk</a></td></tr>
<tr class="separator:ga1e20246d389229ff46006b405bb56b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaad459d6930c29babb7672cd26d0ea9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaad459d6930c29babb7672cd26d0ea9b">DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaaad459d6930c29babb7672cd26d0ea9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f24695b718a52f4a91297ee3c512db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f24695b718a52f4a91297ee3c512db4">DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos)</td></tr>
<tr class="separator:ga0f24695b718a52f4a91297ee3c512db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a49d5e849185d09ee6c7594512ffe88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a49d5e849185d09ee6c7594512ffe88">DBGMCU_APB1_FZ_DBG_WWDG_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f24695b718a52f4a91297ee3c512db4">DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk</a></td></tr>
<tr class="separator:ga8a49d5e849185d09ee6c7594512ffe88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bb0a55a4b7c9c3deeb61568b9c7e85c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bb0a55a4b7c9c3deeb61568b9c7e85c">DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga3bb0a55a4b7c9c3deeb61568b9c7e85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a7937e3a29764f7e80895b8fbe81baa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a7937e3a29764f7e80895b8fbe81baa">DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos)</td></tr>
<tr class="separator:ga9a7937e3a29764f7e80895b8fbe81baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada8989cb96dd5d6dbdaaf16e1f127c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a">DBGMCU_APB1_FZ_DBG_IWDG_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a7937e3a29764f7e80895b8fbe81baa">DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk</a></td></tr>
<tr class="separator:gada8989cb96dd5d6dbdaaf16e1f127c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga303e9dea0617bb3f03a8cc825005d6ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga303e9dea0617bb3f03a8cc825005d6ce">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga303e9dea0617bb3f03a8cc825005d6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga202de646d5890eec98b04ad2be808604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga202de646d5890eec98b04ad2be808604">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos)</td></tr>
<tr class="separator:ga202de646d5890eec98b04ad2be808604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae83fb5d62c6e6fa1c2fd06084528404e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae83fb5d62c6e6fa1c2fd06084528404e">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga202de646d5890eec98b04ad2be808604">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk</a></td></tr>
<tr class="separator:gae83fb5d62c6e6fa1c2fd06084528404e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc66781299067fbbec7d1be708314c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc66781299067fbbec7d1be708314c17">DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gabc66781299067fbbec7d1be708314c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae03e6603b8d1af65a2b5c026c8379908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae03e6603b8d1af65a2b5c026c8379908">DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos)</td></tr>
<tr class="separator:gae03e6603b8d1af65a2b5c026c8379908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6320aba695f6c3f97608e478533e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6320aba695f6c3f97608e478533e96">DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae03e6603b8d1af65a2b5c026c8379908">DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk</a></td></tr>
<tr class="separator:ga8f6320aba695f6c3f97608e478533e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6fc3b8c8d5cbb8695e7cec3153bbe65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6fc3b8c8d5cbb8695e7cec3153bbe65">DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaa6fc3b8c8d5cbb8695e7cec3153bbe65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983432f2957617c4215fe406dd932080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga983432f2957617c4215fe406dd932080">DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos)</td></tr>
<tr class="separator:ga983432f2957617c4215fe406dd932080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12c17533a1e3262ee11f760e44f5127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf12c17533a1e3262ee11f760e44f5127">DBGMCU_APB2_FZ_DBG_TIM9_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga983432f2957617c4215fe406dd932080">DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk</a></td></tr>
<tr class="separator:gaf12c17533a1e3262ee11f760e44f5127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eb21a02384033248b1e45030a314598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eb21a02384033248b1e45030a314598">DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga2eb21a02384033248b1e45030a314598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9390f2c13a5b525bd1e7bbd6501c7a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9390f2c13a5b525bd1e7bbd6501c7a67">DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos)</td></tr>
<tr class="separator:ga9390f2c13a5b525bd1e7bbd6501c7a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24d4bbf803a65e8202b0019ed0ce0ebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24d4bbf803a65e8202b0019ed0ce0ebb">DBGMCU_APB2_FZ_DBG_TIM10_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9390f2c13a5b525bd1e7bbd6501c7a67">DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk</a></td></tr>
<tr class="separator:ga24d4bbf803a65e8202b0019ed0ce0ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dd5b307e8d9992857942180b6f7358f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dd5b307e8d9992857942180b6f7358f">DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga0dd5b307e8d9992857942180b6f7358f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea914b4c8a46cb0be4909dfd4e3199d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea914b4c8a46cb0be4909dfd4e3199d6">DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos)</td></tr>
<tr class="separator:gaea914b4c8a46cb0be4909dfd4e3199d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga354671c942db40e69820fd783ef955b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga354671c942db40e69820fd783ef955b4">DBGMCU_APB2_FZ_DBG_TIM11_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea914b4c8a46cb0be4909dfd4e3199d6">DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk</a></td></tr>
<tr class="separator:ga354671c942db40e69820fd783ef955b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087ec211a08c8241dad366d1785cda52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga087ec211a08c8241dad366d1785cda52">DMA_ISR_GIF1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga087ec211a08c8241dad366d1785cda52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b7fb0e497398daa1cc4d02ada0eae4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d">DMA_ISR_GIF1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_GIF1_Pos)</td></tr>
<tr class="separator:ga0b7fb0e497398daa1cc4d02ada0eae4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3475228c998897d0f408a4c5da066186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d">DMA_ISR_GIF1_Msk</a></td></tr>
<tr class="separator:ga3475228c998897d0f408a4c5da066186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac085bfd33abd74b8fea8fdb2c0d50281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac085bfd33abd74b8fea8fdb2c0d50281">DMA_ISR_TCIF1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gac085bfd33abd74b8fea8fdb2c0d50281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29314e2049064fc12ddbd114b0f2cbcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29314e2049064fc12ddbd114b0f2cbcb">DMA_ISR_TCIF1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TCIF1_Pos)</td></tr>
<tr class="separator:ga29314e2049064fc12ddbd114b0f2cbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a1522414af27c7fff2cc27edac1d680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29314e2049064fc12ddbd114b0f2cbcb">DMA_ISR_TCIF1_Msk</a></td></tr>
<tr class="separator:ga1a1522414af27c7fff2cc27edac1d680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadca211fa8d7b7129ebee6385bfe3c74b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadca211fa8d7b7129ebee6385bfe3c74b">DMA_ISR_HTIF1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gadca211fa8d7b7129ebee6385bfe3c74b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31cf7d467ec0d235311f50e8d8162295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31cf7d467ec0d235311f50e8d8162295">DMA_ISR_HTIF1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_HTIF1_Pos)</td></tr>
<tr class="separator:ga31cf7d467ec0d235311f50e8d8162295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f83359698adf05854b55705f78d8a5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31cf7d467ec0d235311f50e8d8162295">DMA_ISR_HTIF1_Msk</a></td></tr>
<tr class="separator:ga5f83359698adf05854b55705f78d8a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b01017e80e2ef95bf33e48cd5f1c464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b01017e80e2ef95bf33e48cd5f1c464">DMA_ISR_TEIF1_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga0b01017e80e2ef95bf33e48cd5f1c464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5ca21ac0d204814ea8a873071ecfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8">DMA_ISR_TEIF1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TEIF1_Pos)</td></tr>
<tr class="separator:ga8c5ca21ac0d204814ea8a873071ecfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26bfd55e965445ae253a5c5fa8f1769a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8">DMA_ISR_TEIF1_Msk</a></td></tr>
<tr class="separator:ga26bfd55e965445ae253a5c5fa8f1769a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0012c596aa1189cfe65548fe251335ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0012c596aa1189cfe65548fe251335ed">DMA_ISR_GIF2_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga0012c596aa1189cfe65548fe251335ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ac75a526c8aac9bdfaf3db0290f0781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781">DMA_ISR_GIF2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_GIF2_Pos)</td></tr>
<tr class="separator:ga9ac75a526c8aac9bdfaf3db0290f0781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44fa823dbb15b829621961efc60d6a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781">DMA_ISR_GIF2_Msk</a></td></tr>
<tr class="separator:ga44fa823dbb15b829621961efc60d6a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab069ba1399d2868037f766a08dbe1e4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab069ba1399d2868037f766a08dbe1e4a">DMA_ISR_TCIF2_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gab069ba1399d2868037f766a08dbe1e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cba5cd2bbdf76f4206143c0c18e61d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6">DMA_ISR_TCIF2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TCIF2_Pos)</td></tr>
<tr class="separator:ga2cba5cd2bbdf76f4206143c0c18e61d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga631741eb4843eda3578808a3d8b527b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6">DMA_ISR_TCIF2_Msk</a></td></tr>
<tr class="separator:ga631741eb4843eda3578808a3d8b527b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad85456b2273dd7dfbb08fe92ac61b1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad85456b2273dd7dfbb08fe92ac61b1e4">DMA_ISR_HTIF2_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gad85456b2273dd7dfbb08fe92ac61b1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c9ae1424366d705993a2de8cdbf3400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c9ae1424366d705993a2de8cdbf3400">DMA_ISR_HTIF2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_HTIF2_Pos)</td></tr>
<tr class="separator:ga2c9ae1424366d705993a2de8cdbf3400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee1947aef188f437f37d3ff444f8646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c9ae1424366d705993a2de8cdbf3400">DMA_ISR_HTIF2_Msk</a></td></tr>
<tr class="separator:ga8ee1947aef188f437f37d3ff444f8646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cdbf8d2aa171d79890a087f1c43dbd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cdbf8d2aa171d79890a087f1c43dbd6">DMA_ISR_TEIF2_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga0cdbf8d2aa171d79890a087f1c43dbd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa50a2f5189928f8033af127152c40bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa50a2f5189928f8033af127152c40bd2">DMA_ISR_TEIF2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TEIF2_Pos)</td></tr>
<tr class="separator:gaa50a2f5189928f8033af127152c40bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bcd07efcadd5fef598edec1cca70e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa50a2f5189928f8033af127152c40bd2">DMA_ISR_TEIF2_Msk</a></td></tr>
<tr class="separator:ga5bcd07efcadd5fef598edec1cca70e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54fef9be564548137ad7c2445b20c335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54fef9be564548137ad7c2445b20c335">DMA_ISR_GIF3_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga54fef9be564548137ad7c2445b20c335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888129f3fae78a9763597f14b7a48a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga888129f3fae78a9763597f14b7a48a71">DMA_ISR_GIF3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_GIF3_Pos)</td></tr>
<tr class="separator:ga888129f3fae78a9763597f14b7a48a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb0bd8fb0e580688c5cf617b618bbc17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga888129f3fae78a9763597f14b7a48a71">DMA_ISR_GIF3_Msk</a></td></tr>
<tr class="separator:gacb0bd8fb0e580688c5cf617b618bbc17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1479bcdda36f67b6337b034b920fc6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1479bcdda36f67b6337b034b920fc6d">DMA_ISR_TCIF3_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaf1479bcdda36f67b6337b034b920fc6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga434871909597255878953a0e27b1a432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga434871909597255878953a0e27b1a432">DMA_ISR_TCIF3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TCIF3_Pos)</td></tr>
<tr class="separator:ga434871909597255878953a0e27b1a432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28664595df654d9d8052fb6f9cc48495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga434871909597255878953a0e27b1a432">DMA_ISR_TCIF3_Msk</a></td></tr>
<tr class="separator:ga28664595df654d9d8052fb6f9cc48495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126264bff9e43ab1e8f833762fe83c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga126264bff9e43ab1e8f833762fe83c1d">DMA_ISR_HTIF3_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga126264bff9e43ab1e8f833762fe83c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a268abeee7a69bc3ee0f1f0a420fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0">DMA_ISR_HTIF3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_HTIF3_Pos)</td></tr>
<tr class="separator:ga40a268abeee7a69bc3ee0f1f0a420fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53bb9a00737c52faffaaa91ff08b34a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0">DMA_ISR_HTIF3_Msk</a></td></tr>
<tr class="separator:ga53bb9a00737c52faffaaa91ff08b34a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248a455a5f3c5fee0cc45ab365d7b516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga248a455a5f3c5fee0cc45ab365d7b516">DMA_ISR_TEIF3_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga248a455a5f3c5fee0cc45ab365d7b516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad915d8bae703b9a1cd7a9a4ed4fd4389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389">DMA_ISR_TEIF3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TEIF3_Pos)</td></tr>
<tr class="separator:gad915d8bae703b9a1cd7a9a4ed4fd4389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa624379143a2535d7a60d87d59834d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389">DMA_ISR_TEIF3_Msk</a></td></tr>
<tr class="separator:gaa624379143a2535d7a60d87d59834d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a333a9204a12b733075b76fe405e073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a333a9204a12b733075b76fe405e073">DMA_ISR_GIF4_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga3a333a9204a12b733075b76fe405e073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1229ea1ac5c5284e8549f50019a6d7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9">DMA_ISR_GIF4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_GIF4_Pos)</td></tr>
<tr class="separator:ga1229ea1ac5c5284e8549f50019a6d7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f69823d44810c353af1f0a89eaf180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9">DMA_ISR_GIF4_Msk</a></td></tr>
<tr class="separator:gaf4f69823d44810c353af1f0a89eaf180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29c55dfd31b2060f1fb68338588a859e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29c55dfd31b2060f1fb68338588a859e">DMA_ISR_TCIF4_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga29c55dfd31b2060f1fb68338588a859e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542e49d2553c1157e974dea31e518512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga542e49d2553c1157e974dea31e518512">DMA_ISR_TCIF4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TCIF4_Pos)</td></tr>
<tr class="separator:ga542e49d2553c1157e974dea31e518512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d4e46949a35cf037a303bd65a0c87a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga542e49d2553c1157e974dea31e518512">DMA_ISR_TCIF4_Msk</a></td></tr>
<tr class="separator:gad7d4e46949a35cf037a303bd65a0c87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa14ca3e688cfacb5f01b8e236b2dc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fa14ca3e688cfacb5f01b8e236b2dc8">DMA_ISR_HTIF4_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga2fa14ca3e688cfacb5f01b8e236b2dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa109d5a133cd65d183be685a163647d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa109d5a133cd65d183be685a163647d6">DMA_ISR_HTIF4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_HTIF4_Pos)</td></tr>
<tr class="separator:gaa109d5a133cd65d183be685a163647d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga684cf326c770f1ab21c604a5f62907ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa109d5a133cd65d183be685a163647d6">DMA_ISR_HTIF4_Msk</a></td></tr>
<tr class="separator:ga684cf326c770f1ab21c604a5f62907ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d5a506abd056cdecd143aa6b453a3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5a506abd056cdecd143aa6b453a3c0">DMA_ISR_TEIF4_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga4d5a506abd056cdecd143aa6b453a3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e569fd8008285c7aa126ddf890c54f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e569fd8008285c7aa126ddf890c54f4">DMA_ISR_TEIF4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TEIF4_Pos)</td></tr>
<tr class="separator:ga4e569fd8008285c7aa126ddf890c54f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fcc1471918f3e7b293b2d825177253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e569fd8008285c7aa126ddf890c54f4">DMA_ISR_TEIF4_Msk</a></td></tr>
<tr class="separator:ga12fcc1471918f3e7b293b2d825177253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2a17e91ebc38899d49756cb90bf4ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2a17e91ebc38899d49756cb90bf4ad">DMA_ISR_GIF5_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaaf2a17e91ebc38899d49756cb90bf4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga169d06cc9417604632ffa031928f358c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga169d06cc9417604632ffa031928f358c">DMA_ISR_GIF5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_GIF5_Pos)</td></tr>
<tr class="separator:ga169d06cc9417604632ffa031928f358c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d4d9cba635d1e33e3477b773379cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga169d06cc9417604632ffa031928f358c">DMA_ISR_GIF5_Msk</a></td></tr>
<tr class="separator:ga83d4d9cba635d1e33e3477b773379cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3df7a4b5b5522c858efb983e147e521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3df7a4b5b5522c858efb983e147e521">DMA_ISR_TCIF5_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaa3df7a4b5b5522c858efb983e147e521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga473fad688ae2575d0b4ab15264175f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga473fad688ae2575d0b4ab15264175f8e">DMA_ISR_TCIF5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TCIF5_Pos)</td></tr>
<tr class="separator:ga473fad688ae2575d0b4ab15264175f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea57d09f13edbd6ad8afe9465e0fa70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga473fad688ae2575d0b4ab15264175f8e">DMA_ISR_TCIF5_Msk</a></td></tr>
<tr class="separator:ga5ea57d09f13edbd6ad8afe9465e0fa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9052b436400d7e915f8f5bfff90f90e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9052b436400d7e915f8f5bfff90f90e1">DMA_ISR_HTIF5_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga9052b436400d7e915f8f5bfff90f90e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b0a9aa745af883265f25aa38cfe7fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4">DMA_ISR_HTIF5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_HTIF5_Pos)</td></tr>
<tr class="separator:ga2b0a9aa745af883265f25aa38cfe7fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d1f2b8c82b1e20b4311af8ca9576736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4">DMA_ISR_HTIF5_Msk</a></td></tr>
<tr class="separator:ga3d1f2b8c82b1e20b4311af8ca9576736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c21cfd99b9042aae0c09646f194400d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c21cfd99b9042aae0c09646f194400d">DMA_ISR_TEIF5_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga6c21cfd99b9042aae0c09646f194400d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab126644e992e1bef28e92be896ed1fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab126644e992e1bef28e92be896ed1fa1">DMA_ISR_TEIF5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TEIF5_Pos)</td></tr>
<tr class="separator:gab126644e992e1bef28e92be896ed1fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f9b12c4c80cbb7cd0f94f139c73de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab126644e992e1bef28e92be896ed1fa1">DMA_ISR_TEIF5_Msk</a></td></tr>
<tr class="separator:ga42f9b12c4c80cbb7cd0f94f139c73de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf4eabd1be5d69031f89e738b5c74b67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf4eabd1be5d69031f89e738b5c74b67">DMA_ISR_GIF6_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gadf4eabd1be5d69031f89e738b5c74b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf020c2884b4b0cdb989a03444bfc73e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf020c2884b4b0cdb989a03444bfc73e">DMA_ISR_GIF6_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_GIF6_Pos)</td></tr>
<tr class="separator:gabf020c2884b4b0cdb989a03444bfc73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55f4836aa8e6cfc9bdcadfabf65b5d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf020c2884b4b0cdb989a03444bfc73e">DMA_ISR_GIF6_Msk</a></td></tr>
<tr class="separator:gac55f4836aa8e6cfc9bdcadfabf65b5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51a0e94ffea3d92ae1dc0eb5747cecc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51a0e94ffea3d92ae1dc0eb5747cecc1">DMA_ISR_TCIF6_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga51a0e94ffea3d92ae1dc0eb5747cecc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bbc2f4cd53304a1205bd7ee0815bb62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bbc2f4cd53304a1205bd7ee0815bb62">DMA_ISR_TCIF6_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TCIF6_Pos)</td></tr>
<tr class="separator:ga8bbc2f4cd53304a1205bd7ee0815bb62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d76395cf6c6ef50e05c96d7ae723058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8bbc2f4cd53304a1205bd7ee0815bb62">DMA_ISR_TCIF6_Msk</a></td></tr>
<tr class="separator:ga2d76395cf6c6ef50e05c96d7ae723058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04cbdca367113e9af5ded68c90e8523"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae04cbdca367113e9af5ded68c90e8523">DMA_ISR_HTIF6_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gae04cbdca367113e9af5ded68c90e8523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0a1c7f7eb939ef3c23e5bbf3df6dd90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0a1c7f7eb939ef3c23e5bbf3df6dd90">DMA_ISR_HTIF6_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_HTIF6_Pos)</td></tr>
<tr class="separator:gac0a1c7f7eb939ef3c23e5bbf3df6dd90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b6d9787aeff76a51581d9488b4604f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0a1c7f7eb939ef3c23e5bbf3df6dd90">DMA_ISR_HTIF6_Msk</a></td></tr>
<tr class="separator:ga41b6d9787aeff76a51581d9488b4604f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga963d5205894b028565a3845600f4ffd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga963d5205894b028565a3845600f4ffd6">DMA_ISR_TEIF6_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga963d5205894b028565a3845600f4ffd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadddb0950434096cb39a761f9cc2f1f1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadddb0950434096cb39a761f9cc2f1f1e">DMA_ISR_TEIF6_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TEIF6_Pos)</td></tr>
<tr class="separator:gadddb0950434096cb39a761f9cc2f1f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47d914969922381708ae06c1c71123a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadddb0950434096cb39a761f9cc2f1f1e">DMA_ISR_TEIF6_Msk</a></td></tr>
<tr class="separator:gae47d914969922381708ae06c1c71123a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e8c37f4c5e50c523965acdd6fb68407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e8c37f4c5e50c523965acdd6fb68407">DMA_ISR_GIF7_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga6e8c37f4c5e50c523965acdd6fb68407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddf1e2d659efe7036b98c32743da70fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddf1e2d659efe7036b98c32743da70fb">DMA_ISR_GIF7_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_GIF7_Pos)</td></tr>
<tr class="separator:gaddf1e2d659efe7036b98c32743da70fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86f178e879b2d8ceeea351e4750272dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddf1e2d659efe7036b98c32743da70fb">DMA_ISR_GIF7_Msk</a></td></tr>
<tr class="separator:ga86f178e879b2d8ceeea351e4750272dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf045c89aa989b77cd4a81d5995a35350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf045c89aa989b77cd4a81d5995a35350">DMA_ISR_TCIF7_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaf045c89aa989b77cd4a81d5995a35350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a70e344cc5c4ef3973c0aabec11a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16a70e344cc5c4ef3973c0aabec11a02">DMA_ISR_TCIF7_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TCIF7_Pos)</td></tr>
<tr class="separator:ga16a70e344cc5c4ef3973c0aabec11a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4528af54928542c09502c01827418732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16a70e344cc5c4ef3973c0aabec11a02">DMA_ISR_TCIF7_Msk</a></td></tr>
<tr class="separator:ga4528af54928542c09502c01827418732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797a964a31272c1fcab6b10f248f01b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga797a964a31272c1fcab6b10f248f01b2">DMA_ISR_HTIF7_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga797a964a31272c1fcab6b10f248f01b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5b77f87a8292a16891e424759e92da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea5b77f87a8292a16891e424759e92da">DMA_ISR_HTIF7_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_HTIF7_Pos)</td></tr>
<tr class="separator:gaea5b77f87a8292a16891e424759e92da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769016c2b0bf22ff3ad6967b3dc0e2bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea5b77f87a8292a16891e424759e92da">DMA_ISR_HTIF7_Msk</a></td></tr>
<tr class="separator:ga769016c2b0bf22ff3ad6967b3dc0e2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga206b3332efbd7d8fdd094e791de94812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga206b3332efbd7d8fdd094e791de94812">DMA_ISR_TEIF7_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga206b3332efbd7d8fdd094e791de94812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf0c9b3644d220947be34de82ae99cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf0c9b3644d220947be34de82ae99cde">DMA_ISR_TEIF7_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TEIF7_Pos)</td></tr>
<tr class="separator:gaaf0c9b3644d220947be34de82ae99cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8333b3c78b7d0a07bd4b1e91e902b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf0c9b3644d220947be34de82ae99cde">DMA_ISR_TEIF7_Msk</a></td></tr>
<tr class="separator:gaf8333b3c78b7d0a07bd4b1e91e902b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga384a232196033f388924f3f598f63777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga384a232196033f388924f3f598f63777">DMA_IFCR_CGIF1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga384a232196033f388924f3f598f63777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca81339ca59945af094e77a64b662a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafca81339ca59945af094e77a64b662a">DMA_IFCR_CGIF1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CGIF1_Pos)</td></tr>
<tr class="separator:gaafca81339ca59945af094e77a64b662a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ad797334d9fb70750ace14b16e0122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaafca81339ca59945af094e77a64b662a">DMA_IFCR_CGIF1_Msk</a></td></tr>
<tr class="separator:ga75ad797334d9fb70750ace14b16e0122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4602952d83692098965c92eb075ba8f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4602952d83692098965c92eb075ba8f2">DMA_IFCR_CTCIF1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4602952d83692098965c92eb075ba8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad220bbe162cb8ddb8e73cbb535546893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad220bbe162cb8ddb8e73cbb535546893">DMA_IFCR_CTCIF1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTCIF1_Pos)</td></tr>
<tr class="separator:gad220bbe162cb8ddb8e73cbb535546893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60085fa798cf77f80365839e7d88c8f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad220bbe162cb8ddb8e73cbb535546893">DMA_IFCR_CTCIF1_Msk</a></td></tr>
<tr class="separator:ga60085fa798cf77f80365839e7d88c8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga429ea8f924228f3c9c769a1dd10fccd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga429ea8f924228f3c9c769a1dd10fccd2">DMA_IFCR_CHTIF1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga429ea8f924228f3c9c769a1dd10fccd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93362ac1d0ec5c893aa665656f3833c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93362ac1d0ec5c893aa665656f3833c4">DMA_IFCR_CHTIF1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CHTIF1_Pos)</td></tr>
<tr class="separator:ga93362ac1d0ec5c893aa665656f3833c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66e9aa2475130fbf63db304ceea019eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93362ac1d0ec5c893aa665656f3833c4">DMA_IFCR_CHTIF1_Msk</a></td></tr>
<tr class="separator:ga66e9aa2475130fbf63db304ceea019eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae398bd469325b42df8d631c2c7648c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae398bd469325b42df8d631c2c7648c03">DMA_IFCR_CTEIF1_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae398bd469325b42df8d631c2c7648c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4f46e33af7bcd81267658ad0887f2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4f46e33af7bcd81267658ad0887f2b5">DMA_IFCR_CTEIF1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTEIF1_Pos)</td></tr>
<tr class="separator:gac4f46e33af7bcd81267658ad0887f2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989699cace2fa87efa867b825c1deb29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4f46e33af7bcd81267658ad0887f2b5">DMA_IFCR_CTEIF1_Msk</a></td></tr>
<tr class="separator:ga989699cace2fa87efa867b825c1deb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a87eeb6e68e40c01607eb3055b2c802"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a87eeb6e68e40c01607eb3055b2c802">DMA_IFCR_CGIF2_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1a87eeb6e68e40c01607eb3055b2c802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71192de2619477e600004737575fdadd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71192de2619477e600004737575fdadd">DMA_IFCR_CGIF2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CGIF2_Pos)</td></tr>
<tr class="separator:ga71192de2619477e600004737575fdadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab907e446bbf1e1400dc5fdbd929d0e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71192de2619477e600004737575fdadd">DMA_IFCR_CGIF2_Msk</a></td></tr>
<tr class="separator:gab907e446bbf1e1400dc5fdbd929d0e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd856f903bc2bb83b5e33bdcfbb72a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfd856f903bc2bb83b5e33bdcfbb72a8">DMA_IFCR_CTCIF2_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gacfd856f903bc2bb83b5e33bdcfbb72a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c49b9f3a3f134f771e34ee9dbf54b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c49b9f3a3f134f771e34ee9dbf54b6a">DMA_IFCR_CTCIF2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTCIF2_Pos)</td></tr>
<tr class="separator:ga6c49b9f3a3f134f771e34ee9dbf54b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8505b947a04834750e164dc320dfae09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c49b9f3a3f134f771e34ee9dbf54b6a">DMA_IFCR_CTCIF2_Msk</a></td></tr>
<tr class="separator:ga8505b947a04834750e164dc320dfae09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae42f9ec920fc45409fca256fc1c094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ae42f9ec920fc45409fca256fc1c094">DMA_IFCR_CHTIF2_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga5ae42f9ec920fc45409fca256fc1c094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2526b7323a7b8b1e57b0a2d421ade04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2526b7323a7b8b1e57b0a2d421ade04">DMA_IFCR_CHTIF2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CHTIF2_Pos)</td></tr>
<tr class="separator:gab2526b7323a7b8b1e57b0a2d421ade04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e769c78024a22b4d1f528ce03ccc760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2526b7323a7b8b1e57b0a2d421ade04">DMA_IFCR_CHTIF2_Msk</a></td></tr>
<tr class="separator:ga3e769c78024a22b4d1f528ce03ccc760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c81071e0ad5e28ca23e87a3bef63f78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c81071e0ad5e28ca23e87a3bef63f78">DMA_IFCR_CTEIF2_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga2c81071e0ad5e28ca23e87a3bef63f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4739de2a7cb002b64c620a8c96fac104"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4739de2a7cb002b64c620a8c96fac104">DMA_IFCR_CTEIF2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTEIF2_Pos)</td></tr>
<tr class="separator:ga4739de2a7cb002b64c620a8c96fac104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4abb0afb7dbe362c150bf80c4c751a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4739de2a7cb002b64c620a8c96fac104">DMA_IFCR_CTEIF2_Msk</a></td></tr>
<tr class="separator:ga4abb0afb7dbe362c150bf80c4c751a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8abc8c7851622f66870e25e698befa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8abc8c7851622f66870e25e698befa2">DMA_IFCR_CGIF3_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae8abc8c7851622f66870e25e698befa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga629d1c4d7f7168ce1f41f76461033705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga629d1c4d7f7168ce1f41f76461033705">DMA_IFCR_CGIF3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CGIF3_Pos)</td></tr>
<tr class="separator:ga629d1c4d7f7168ce1f41f76461033705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d98e88c334091e20e931372646a6b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga629d1c4d7f7168ce1f41f76461033705">DMA_IFCR_CGIF3_Msk</a></td></tr>
<tr class="separator:ga0d98e88c334091e20e931372646a6b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa340e56f4bfd8bf669b3cb636940a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa340e56f4bfd8bf669b3cb636940a21">DMA_IFCR_CTCIF3_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gafa340e56f4bfd8bf669b3cb636940a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2127474579593af9d87b1407265d2fe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2127474579593af9d87b1407265d2fe0">DMA_IFCR_CTCIF3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTCIF3_Pos)</td></tr>
<tr class="separator:ga2127474579593af9d87b1407265d2fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb4c0c5e0f2e01dec12ba366b83cb4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2127474579593af9d87b1407265d2fe0">DMA_IFCR_CTCIF3_Msk</a></td></tr>
<tr class="separator:gaccb4c0c5e0f2e01dec12ba366b83cb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9188b1e168f052779be66773b2132d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9188b1e168f052779be66773b2132d6">DMA_IFCR_CHTIF3_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaa9188b1e168f052779be66773b2132d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3e461cfd535f48d2d99f0c824966d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3e461cfd535f48d2d99f0c824966d6f">DMA_IFCR_CHTIF3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CHTIF3_Pos)</td></tr>
<tr class="separator:gab3e461cfd535f48d2d99f0c824966d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dea86ca2ec8aa945b840f2c1866e1f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3e461cfd535f48d2d99f0c824966d6f">DMA_IFCR_CHTIF3_Msk</a></td></tr>
<tr class="separator:ga2dea86ca2ec8aa945b840f2c1866e1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57eb58cc21d13c4e954049cffe43853a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57eb58cc21d13c4e954049cffe43853a">DMA_IFCR_CTEIF3_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga57eb58cc21d13c4e954049cffe43853a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28803defcca6317abbaeccc5605cf8b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28803defcca6317abbaeccc5605cf8b3">DMA_IFCR_CTEIF3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTEIF3_Pos)</td></tr>
<tr class="separator:ga28803defcca6317abbaeccc5605cf8b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59bad79f1ae37b69b048834808e8d067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28803defcca6317abbaeccc5605cf8b3">DMA_IFCR_CTEIF3_Msk</a></td></tr>
<tr class="separator:ga59bad79f1ae37b69b048834808e8d067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4c91830b4d46fcd53d414a91735273"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad4c91830b4d46fcd53d414a91735273">DMA_IFCR_CGIF4_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaad4c91830b4d46fcd53d414a91735273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga559688e76f9ea0d0097398dfc1675e87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga559688e76f9ea0d0097398dfc1675e87">DMA_IFCR_CGIF4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CGIF4_Pos)</td></tr>
<tr class="separator:ga559688e76f9ea0d0097398dfc1675e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73d22139e4567c89e2afcb4aef71104c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga559688e76f9ea0d0097398dfc1675e87">DMA_IFCR_CGIF4_Msk</a></td></tr>
<tr class="separator:ga73d22139e4567c89e2afcb4aef71104c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f092ea2c52ba0b5137c06702776f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44f092ea2c52ba0b5137c06702776f95">DMA_IFCR_CTCIF4_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga44f092ea2c52ba0b5137c06702776f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d5a73a1c30d08e5d638983c71a7a11c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d5a73a1c30d08e5d638983c71a7a11c">DMA_IFCR_CTCIF4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTCIF4_Pos)</td></tr>
<tr class="separator:ga8d5a73a1c30d08e5d638983c71a7a11c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b431fd4e034f8333e44594712f75eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d5a73a1c30d08e5d638983c71a7a11c">DMA_IFCR_CTCIF4_Msk</a></td></tr>
<tr class="separator:ga34b431fd4e034f8333e44594712f75eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8373c904a0574577398d22fe2d1872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8373c904a0574577398d22fe2d1872">DMA_IFCR_CHTIF4_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga8a8373c904a0574577398d22fe2d1872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f626bff6ed0977787a137db9e5bf8f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f626bff6ed0977787a137db9e5bf8f3">DMA_IFCR_CHTIF4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CHTIF4_Pos)</td></tr>
<tr class="separator:ga9f626bff6ed0977787a137db9e5bf8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950664b81ec2d4d843f89ef102107d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f626bff6ed0977787a137db9e5bf8f3">DMA_IFCR_CHTIF4_Msk</a></td></tr>
<tr class="separator:ga950664b81ec2d4d843f89ef102107d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30cfe132853ae9bea3b745104f6c6bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30cfe132853ae9bea3b745104f6c6bf7">DMA_IFCR_CTEIF4_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga30cfe132853ae9bea3b745104f6c6bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4822afffc3effe5915ef34bd2b63a544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4822afffc3effe5915ef34bd2b63a544">DMA_IFCR_CTEIF4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTEIF4_Pos)</td></tr>
<tr class="separator:ga4822afffc3effe5915ef34bd2b63a544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fdda8f7f2507c1d3988c7310a35d46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4822afffc3effe5915ef34bd2b63a544">DMA_IFCR_CTEIF4_Msk</a></td></tr>
<tr class="separator:ga6fdda8f7f2507c1d3988c7310a35d46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3885a548a01240f4b093215c9940ef70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3885a548a01240f4b093215c9940ef70">DMA_IFCR_CGIF5_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga3885a548a01240f4b093215c9940ef70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbcd140135e230eb7269bc76765d382a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbcd140135e230eb7269bc76765d382a">DMA_IFCR_CGIF5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CGIF5_Pos)</td></tr>
<tr class="separator:gabbcd140135e230eb7269bc76765d382a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943245d2a8300854d53fd07bb957a6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbcd140135e230eb7269bc76765d382a">DMA_IFCR_CGIF5_Msk</a></td></tr>
<tr class="separator:ga943245d2a8300854d53fd07bb957a6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacccd6618430fcc0515973f1335ea1cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacccd6618430fcc0515973f1335ea1cd7">DMA_IFCR_CTCIF5_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gacccd6618430fcc0515973f1335ea1cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f172003a70896fc632ee13e577bc684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f172003a70896fc632ee13e577bc684">DMA_IFCR_CTCIF5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTCIF5_Pos)</td></tr>
<tr class="separator:ga6f172003a70896fc632ee13e577bc684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae4c7d1d10beb535aec39de9a8bdc327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f172003a70896fc632ee13e577bc684">DMA_IFCR_CTCIF5_Msk</a></td></tr>
<tr class="separator:gaae4c7d1d10beb535aec39de9a8bdc327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ff720ba13ea5f68b85d13cf881798a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4ff720ba13ea5f68b85d13cf881798a">DMA_IFCR_CHTIF5_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gac4ff720ba13ea5f68b85d13cf881798a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ead1ae728d11546c609a4b3258a43cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ead1ae728d11546c609a4b3258a43cd">DMA_IFCR_CHTIF5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CHTIF5_Pos)</td></tr>
<tr class="separator:ga5ead1ae728d11546c609a4b3258a43cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c23c727a4dbbc45a356c8418299275d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ead1ae728d11546c609a4b3258a43cd">DMA_IFCR_CHTIF5_Msk</a></td></tr>
<tr class="separator:ga3c23c727a4dbbc45a356c8418299275d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f212a62195d09ebbdfcdf2811a3798a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f212a62195d09ebbdfcdf2811a3798a">DMA_IFCR_CTEIF5_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga9f212a62195d09ebbdfcdf2811a3798a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f2c3111dd90e84f62722510e32697e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f2c3111dd90e84f62722510e32697e4">DMA_IFCR_CTEIF5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTEIF5_Pos)</td></tr>
<tr class="separator:ga9f2c3111dd90e84f62722510e32697e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec6326d337a773b4ced9d8a680c05a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f2c3111dd90e84f62722510e32697e4">DMA_IFCR_CTEIF5_Msk</a></td></tr>
<tr class="separator:ga6ec6326d337a773b4ced9d8a680c05a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65947a2b4d94e4d611a087a9a9d26069"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65947a2b4d94e4d611a087a9a9d26069">DMA_IFCR_CGIF6_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga65947a2b4d94e4d611a087a9a9d26069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f1c47744a404b385329674a94579b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f1c47744a404b385329674a94579b4d">DMA_IFCR_CGIF6_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CGIF6_Pos)</td></tr>
<tr class="separator:ga0f1c47744a404b385329674a94579b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc61098c5cf9a7d53ddcb155e34c984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984">DMA_IFCR_CGIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f1c47744a404b385329674a94579b4d">DMA_IFCR_CGIF6_Msk</a></td></tr>
<tr class="separator:ga7fc61098c5cf9a7d53ddcb155e34c984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e93900522ede13863a0419ebedc67e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94e93900522ede13863a0419ebedc67e">DMA_IFCR_CTCIF6_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga94e93900522ede13863a0419ebedc67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a0a844b994d2de4e44b2666d3ee4020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a0a844b994d2de4e44b2666d3ee4020">DMA_IFCR_CTCIF6_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTCIF6_Pos)</td></tr>
<tr class="separator:ga5a0a844b994d2de4e44b2666d3ee4020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3dca486df2f235aac8f3975f5f4ab75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75">DMA_IFCR_CTCIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a0a844b994d2de4e44b2666d3ee4020">DMA_IFCR_CTCIF6_Msk</a></td></tr>
<tr class="separator:gac3dca486df2f235aac8f3975f5f4ab75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f0d87ce3ac10330dc041aba3a26476"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93f0d87ce3ac10330dc041aba3a26476">DMA_IFCR_CHTIF6_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga93f0d87ce3ac10330dc041aba3a26476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1313e55a28937bdd073af20eb2d3cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b1313e55a28937bdd073af20eb2d3cb">DMA_IFCR_CHTIF6_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CHTIF6_Pos)</td></tr>
<tr class="separator:ga2b1313e55a28937bdd073af20eb2d3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae67273db02ffd8f2bfe0a5c93e9282a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4">DMA_IFCR_CHTIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b1313e55a28937bdd073af20eb2d3cb">DMA_IFCR_CHTIF6_Msk</a></td></tr>
<tr class="separator:gae67273db02ffd8f2bfe0a5c93e9282a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55707c4ab09e3bb7905a7ccd9e15cb02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55707c4ab09e3bb7905a7ccd9e15cb02">DMA_IFCR_CTEIF6_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga55707c4ab09e3bb7905a7ccd9e15cb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47f9c6315d0d006a4e8ea49508114c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47f9c6315d0d006a4e8ea49508114c0">DMA_IFCR_CTEIF6_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTEIF6_Pos)</td></tr>
<tr class="separator:gaa47f9c6315d0d006a4e8ea49508114c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e523c5cbf5594ffe8540c317bce6933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933">DMA_IFCR_CTEIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa47f9c6315d0d006a4e8ea49508114c0">DMA_IFCR_CTEIF6_Msk</a></td></tr>
<tr class="separator:ga1e523c5cbf5594ffe8540c317bce6933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga191c8a88496206410e22515c1dc8f726"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga191c8a88496206410e22515c1dc8f726">DMA_IFCR_CGIF7_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga191c8a88496206410e22515c1dc8f726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6efd58f74d49c8fa034d52a38f5649ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6efd58f74d49c8fa034d52a38f5649ed">DMA_IFCR_CGIF7_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CGIF7_Pos)</td></tr>
<tr class="separator:ga6efd58f74d49c8fa034d52a38f5649ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad9f01dfeb289156448f5a5a0ad54099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099">DMA_IFCR_CGIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6efd58f74d49c8fa034d52a38f5649ed">DMA_IFCR_CGIF7_Msk</a></td></tr>
<tr class="separator:gaad9f01dfeb289156448f5a5a0ad54099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00709a6aa2ad9e2a2bd93ecaea62a47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00709a6aa2ad9e2a2bd93ecaea62a47b">DMA_IFCR_CTCIF7_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga00709a6aa2ad9e2a2bd93ecaea62a47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50594831aa1c987fae982c611a9e15fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50594831aa1c987fae982c611a9e15fc">DMA_IFCR_CTCIF7_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTCIF7_Pos)</td></tr>
<tr class="separator:ga50594831aa1c987fae982c611a9e15fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac26181e8c2bd1fddc1e774cb7b621e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b">DMA_IFCR_CTCIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50594831aa1c987fae982c611a9e15fc">DMA_IFCR_CTCIF7_Msk</a></td></tr>
<tr class="separator:gac26181e8c2bd1fddc1e774cb7b621e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03149a3b9b879b9f8ad6ba03021df818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03149a3b9b879b9f8ad6ba03021df818">DMA_IFCR_CHTIF7_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga03149a3b9b879b9f8ad6ba03021df818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394b27f69e703bd1dc9a9f33a37a990d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga394b27f69e703bd1dc9a9f33a37a990d">DMA_IFCR_CHTIF7_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CHTIF7_Pos)</td></tr>
<tr class="separator:ga394b27f69e703bd1dc9a9f33a37a990d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7378f7a26730bfd5c950b7c7efb9272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272">DMA_IFCR_CHTIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga394b27f69e703bd1dc9a9f33a37a990d">DMA_IFCR_CHTIF7_Msk</a></td></tr>
<tr class="separator:gaa7378f7a26730bfd5c950b7c7efb9272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61cdda5706c58ca9294f1457576c3d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61cdda5706c58ca9294f1457576c3d87">DMA_IFCR_CTEIF7_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga61cdda5706c58ca9294f1457576c3d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a126a30edb722263251fe5d0ceae6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85a126a30edb722263251fe5d0ceae6c">DMA_IFCR_CTEIF7_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTEIF7_Pos)</td></tr>
<tr class="separator:ga85a126a30edb722263251fe5d0ceae6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4076bf1ed67fb39d4a0175e5943d5f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d">DMA_IFCR_CTEIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85a126a30edb722263251fe5d0ceae6c">DMA_IFCR_CTEIF7_Msk</a></td></tr>
<tr class="separator:ga4076bf1ed67fb39d4a0175e5943d5f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4112f52d39f2b8046af889c49c504c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4112f52d39f2b8046af889c49c504c">DMA_CCR_EN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7f4112f52d39f2b8046af889c49c504c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c98f3e087f4c044397cfd2d7e5ce7af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c98f3e087f4c044397cfd2d7e5ce7af">DMA_CCR_EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_EN_Pos)</td></tr>
<tr class="separator:ga6c98f3e087f4c044397cfd2d7e5ce7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gababa3817d21a78079be76bc26b2c10f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c98f3e087f4c044397cfd2d7e5ce7af">DMA_CCR_EN_Msk</a></td></tr>
<tr class="separator:gababa3817d21a78079be76bc26b2c10f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe3b07726862ce6f3a0007de1553330a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe3b07726862ce6f3a0007de1553330a">DMA_CCR_TCIE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gabe3b07726862ce6f3a0007de1553330a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef79d2345bc6bf22d465e0c8ef3592e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef79d2345bc6bf22d465e0c8ef3592e0">DMA_CCR_TCIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_TCIE_Pos)</td></tr>
<tr class="separator:gaef79d2345bc6bf22d465e0c8ef3592e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba9cd82cab0cca23de038e946f81c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef79d2345bc6bf22d465e0c8ef3592e0">DMA_CCR_TCIE_Msk</a></td></tr>
<tr class="separator:gaaba9cd82cab0cca23de038e946f81c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5675e39ff8c23a18657c52281efc4c7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5675e39ff8c23a18657c52281efc4c7e">DMA_CCR_HTIE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga5675e39ff8c23a18657c52281efc4c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf0cff13434afd29515a971b42a37f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf0cff13434afd29515a971b42a37f6">DMA_CCR_HTIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_HTIE_Pos)</td></tr>
<tr class="separator:ga0cf0cff13434afd29515a971b42a37f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f0fae31377ab1d33e36cead97b1811b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf0cff13434afd29515a971b42a37f6">DMA_CCR_HTIE_Msk</a></td></tr>
<tr class="separator:ga0f0fae31377ab1d33e36cead97b1811b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2744612a297431a80718a67c7c79f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2744612a297431a80718a67c7c79f19">DMA_CCR_TEIE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gab2744612a297431a80718a67c7c79f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b604ae976f8a76fd8bec74cf8a740f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72b604ae976f8a76fd8bec74cf8a740f">DMA_CCR_TEIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_TEIE_Pos)</td></tr>
<tr class="separator:ga72b604ae976f8a76fd8bec74cf8a740f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd2204c9046500140e3c720fb5a415f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72b604ae976f8a76fd8bec74cf8a740f">DMA_CCR_TEIE_Msk</a></td></tr>
<tr class="separator:ga3dd2204c9046500140e3c720fb5a415f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fcc441150b42892a6ae5a4ae784d85e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fcc441150b42892a6ae5a4ae784d85e">DMA_CCR_DIR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9fcc441150b42892a6ae5a4ae784d85e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e5dcfd5d097dbde187a6685bb211c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e5dcfd5d097dbde187a6685bb211c26">DMA_CCR_DIR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_DIR_Pos)</td></tr>
<tr class="separator:ga8e5dcfd5d097dbde187a6685bb211c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f1ece172cf3c3e696b86d401d7345a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e5dcfd5d097dbde187a6685bb211c26">DMA_CCR_DIR_Msk</a></td></tr>
<tr class="separator:ga8f1ece172cf3c3e696b86d401d7345a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a4138896fef96641f9ad5eb269f4c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66a4138896fef96641f9ad5eb269f4c4">DMA_CCR_CIRC_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga66a4138896fef96641f9ad5eb269f4c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae193971f396ec153ee7b0548a3c48b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae193971f396ec153ee7b0548a3c48b43">DMA_CCR_CIRC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_CIRC_Pos)</td></tr>
<tr class="separator:gae193971f396ec153ee7b0548a3c48b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga445471396e741418bcd6f63404f4052c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae193971f396ec153ee7b0548a3c48b43">DMA_CCR_CIRC_Msk</a></td></tr>
<tr class="separator:ga445471396e741418bcd6f63404f4052c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga165bb032ce1148af49048daec69508e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga165bb032ce1148af49048daec69508e9">DMA_CCR_PINC_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga165bb032ce1148af49048daec69508e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b94c11e212ec0d02a1c318909033437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b94c11e212ec0d02a1c318909033437">DMA_CCR_PINC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_PINC_Pos)</td></tr>
<tr class="separator:ga5b94c11e212ec0d02a1c318909033437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga028cb96357bd24868a74ee1134a35b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b94c11e212ec0d02a1c318909033437">DMA_CCR_PINC_Msk</a></td></tr>
<tr class="separator:ga028cb96357bd24868a74ee1134a35b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2f07a706a1a1b3b351151aff8b48be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2f07a706a1a1b3b351151aff8b48be2">DMA_CCR_MINC_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaf2f07a706a1a1b3b351151aff8b48be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2ca356e4f635c16849392655d3b9dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb2ca356e4f635c16849392655d3b9dd">DMA_CCR_MINC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_MINC_Pos)</td></tr>
<tr class="separator:gabb2ca356e4f635c16849392655d3b9dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa189138f534283d876f654ec9474987e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb2ca356e4f635c16849392655d3b9dd">DMA_CCR_MINC_Msk</a></td></tr>
<tr class="separator:gaa189138f534283d876f654ec9474987e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73550e263e014a80ba68b9d44d335a83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73550e263e014a80ba68b9d44d335a83">DMA_CCR_PSIZE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga73550e263e014a80ba68b9d44d335a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae59fa854e52290fc47acef7ddd6f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadae59fa854e52290fc47acef7ddd6f8d">DMA_CCR_PSIZE_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; DMA_CCR_PSIZE_Pos)</td></tr>
<tr class="separator:gadae59fa854e52290fc47acef7ddd6f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8d824b9bff520523fccfbe57b07516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadae59fa854e52290fc47acef7ddd6f8d">DMA_CCR_PSIZE_Msk</a></td></tr>
<tr class="separator:ga1a8d824b9bff520523fccfbe57b07516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b3726c7d0fd3b00e33637f163c79128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b3726c7d0fd3b00e33637f163c79128">DMA_CCR_PSIZE_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_PSIZE_Pos)</td></tr>
<tr class="separator:ga4b3726c7d0fd3b00e33637f163c79128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e8d8786f16dda2bef035ba2df15b69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e8d8786f16dda2bef035ba2df15b69d">DMA_CCR_PSIZE_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; DMA_CCR_PSIZE_Pos)</td></tr>
<tr class="separator:ga8e8d8786f16dda2bef035ba2df15b69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0ff14a5994586ebdeba33fde4a2c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd0ff14a5994586ebdeba33fde4a2c36">DMA_CCR_MSIZE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gafd0ff14a5994586ebdeba33fde4a2c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c808385ecd238b095a02d85298c9f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c808385ecd238b095a02d85298c9f6">DMA_CCR_MSIZE_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; DMA_CCR_MSIZE_Pos)</td></tr>
<tr class="separator:gaa3c808385ecd238b095a02d85298c9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492495253fe3f05ea83dd3c3dbb5dddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c808385ecd238b095a02d85298c9f6">DMA_CCR_MSIZE_Msk</a></td></tr>
<tr class="separator:ga492495253fe3f05ea83dd3c3dbb5dddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga600d3f8200fc42ea6e1c7c8abbd327ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga600d3f8200fc42ea6e1c7c8abbd327ad">DMA_CCR_MSIZE_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_MSIZE_Pos)</td></tr>
<tr class="separator:ga600d3f8200fc42ea6e1c7c8abbd327ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b9958fbde96f69160ca7edf92d4c27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60b9958fbde96f69160ca7edf92d4c27">DMA_CCR_MSIZE_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; DMA_CCR_MSIZE_Pos)</td></tr>
<tr class="separator:ga60b9958fbde96f69160ca7edf92d4c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f49ebf3f4035ea2357b791da026846b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f49ebf3f4035ea2357b791da026846b">DMA_CCR_PL_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga6f49ebf3f4035ea2357b791da026846b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58ab0dfa59b749016e1c6a40e0c8d831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58ab0dfa59b749016e1c6a40e0c8d831">DMA_CCR_PL_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; DMA_CCR_PL_Pos)</td></tr>
<tr class="separator:ga58ab0dfa59b749016e1c6a40e0c8d831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97726688157629243aa59bb60e33c284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58ab0dfa59b749016e1c6a40e0c8d831">DMA_CCR_PL_Msk</a></td></tr>
<tr class="separator:ga97726688157629243aa59bb60e33c284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa935d7f115297c5e9e10a62efd065247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa935d7f115297c5e9e10a62efd065247">DMA_CCR_PL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_PL_Pos)</td></tr>
<tr class="separator:gaa935d7f115297c5e9e10a62efd065247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82819927445c9617409bb08e09dc4cd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82819927445c9617409bb08e09dc4cd8">DMA_CCR_PL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; DMA_CCR_PL_Pos)</td></tr>
<tr class="separator:ga82819927445c9617409bb08e09dc4cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d87d39e76e413ecfd4135d1d069aa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5d87d39e76e413ecfd4135d1d069aa2">DMA_CCR_MEM2MEM_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gae5d87d39e76e413ecfd4135d1d069aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97140fa074f33a93bcbd77519b5eb383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97140fa074f33a93bcbd77519b5eb383">DMA_CCR_MEM2MEM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_MEM2MEM_Pos)</td></tr>
<tr class="separator:ga97140fa074f33a93bcbd77519b5eb383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c87a41026384e25fe2312d03af76215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97140fa074f33a93bcbd77519b5eb383">DMA_CCR_MEM2MEM_Msk</a></td></tr>
<tr class="separator:ga5c87a41026384e25fe2312d03af76215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96337334b23e814de339a9697b8cfe52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96337334b23e814de339a9697b8cfe52">DMA_CNDTR_NDT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga96337334b23e814de339a9697b8cfe52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40fb27883d05db94d55f910f05d5c430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40fb27883d05db94d55f910f05d5c430">DMA_CNDTR_NDT_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; DMA_CNDTR_NDT_Pos)</td></tr>
<tr class="separator:ga40fb27883d05db94d55f910f05d5c430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42c0abbace3b816e7669e27b3676d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a">DMA_CNDTR_NDT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40fb27883d05db94d55f910f05d5c430">DMA_CNDTR_NDT_Msk</a></td></tr>
<tr class="separator:gad42c0abbace3b816e7669e27b3676d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d0f6f09a54ca8624c6efa2b47f04fb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d0f6f09a54ca8624c6efa2b47f04fb0">DMA_CNDTR1_NDT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0d0f6f09a54ca8624c6efa2b47f04fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d84a73844904373cc00aaafb89096b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88d84a73844904373cc00aaafb89096b">DMA_CNDTR1_NDT_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; DMA_CNDTR1_NDT_Pos)</td></tr>
<tr class="separator:ga88d84a73844904373cc00aaafb89096b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a8da69a5631e89e54b5d138b8c0a139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a8da69a5631e89e54b5d138b8c0a139">DMA_CNDTR1_NDT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88d84a73844904373cc00aaafb89096b">DMA_CNDTR1_NDT_Msk</a></td></tr>
<tr class="separator:ga4a8da69a5631e89e54b5d138b8c0a139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad10d22b1edcf12df9525f634f31db29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad10d22b1edcf12df9525f634f31db29">DMA_CNDTR2_NDT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaad10d22b1edcf12df9525f634f31db29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c48521cc06cc44c69153f3f0168bc4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c48521cc06cc44c69153f3f0168bc4c">DMA_CNDTR2_NDT_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; DMA_CNDTR2_NDT_Pos)</td></tr>
<tr class="separator:ga1c48521cc06cc44c69153f3f0168bc4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c9b2052eb35128233d719f6b4ec995d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9b2052eb35128233d719f6b4ec995d">DMA_CNDTR2_NDT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c48521cc06cc44c69153f3f0168bc4c">DMA_CNDTR2_NDT_Msk</a></td></tr>
<tr class="separator:ga5c9b2052eb35128233d719f6b4ec995d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74bd47be41b7cf22896d967091bdd3ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74bd47be41b7cf22896d967091bdd3ef">DMA_CNDTR3_NDT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga74bd47be41b7cf22896d967091bdd3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd640860ddb4ee3d3d06cec9671e5622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd640860ddb4ee3d3d06cec9671e5622">DMA_CNDTR3_NDT_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; DMA_CNDTR3_NDT_Pos)</td></tr>
<tr class="separator:gabd640860ddb4ee3d3d06cec9671e5622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10d1cb5b77051c2e845033d77970fe61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10d1cb5b77051c2e845033d77970fe61">DMA_CNDTR3_NDT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd640860ddb4ee3d3d06cec9671e5622">DMA_CNDTR3_NDT_Msk</a></td></tr>
<tr class="separator:ga10d1cb5b77051c2e845033d77970fe61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76682930b0f63c9d32d943effa63230c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76682930b0f63c9d32d943effa63230c">DMA_CNDTR4_NDT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga76682930b0f63c9d32d943effa63230c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20e35a7d59b9fb09a238e43b429a8d81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20e35a7d59b9fb09a238e43b429a8d81">DMA_CNDTR4_NDT_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; DMA_CNDTR4_NDT_Pos)</td></tr>
<tr class="separator:ga20e35a7d59b9fb09a238e43b429a8d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5c5291e36f5610b6fbc06a9a28baa2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5c5291e36f5610b6fbc06a9a28baa2b">DMA_CNDTR4_NDT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20e35a7d59b9fb09a238e43b429a8d81">DMA_CNDTR4_NDT_Msk</a></td></tr>
<tr class="separator:gab5c5291e36f5610b6fbc06a9a28baa2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b5bbbc05f1836f03d51a8385c9a9d2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b5bbbc05f1836f03d51a8385c9a9d2c">DMA_CNDTR5_NDT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5b5bbbc05f1836f03d51a8385c9a9d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab746edb6b86425cb2935d0d15dcc8f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab746edb6b86425cb2935d0d15dcc8f2">DMA_CNDTR5_NDT_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; DMA_CNDTR5_NDT_Pos)</td></tr>
<tr class="separator:gaab746edb6b86425cb2935d0d15dcc8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffaace354e7c939d6b199d639a24bbb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffaace354e7c939d6b199d639a24bbb6">DMA_CNDTR5_NDT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab746edb6b86425cb2935d0d15dcc8f2">DMA_CNDTR5_NDT_Msk</a></td></tr>
<tr class="separator:gaffaace354e7c939d6b199d639a24bbb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade84c7e6c1a82f93c6eba38b871f66d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade84c7e6c1a82f93c6eba38b871f66d8">DMA_CNDTR6_NDT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gade84c7e6c1a82f93c6eba38b871f66d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc3f8f765d1d4a5ebc021ea1e9d9d537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc3f8f765d1d4a5ebc021ea1e9d9d537">DMA_CNDTR6_NDT_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; DMA_CNDTR6_NDT_Pos)</td></tr>
<tr class="separator:gabc3f8f765d1d4a5ebc021ea1e9d9d537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35dcc846e8e088220e6555d7388b8199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35dcc846e8e088220e6555d7388b8199">DMA_CNDTR6_NDT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc3f8f765d1d4a5ebc021ea1e9d9d537">DMA_CNDTR6_NDT_Msk</a></td></tr>
<tr class="separator:ga35dcc846e8e088220e6555d7388b8199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca090fa9a955cfbe2b10c053a339286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca090fa9a955cfbe2b10c053a339286">DMA_CNDTR7_NDT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8ca090fa9a955cfbe2b10c053a339286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50c11d07f19fb7c3109f68866ce1e988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50c11d07f19fb7c3109f68866ce1e988">DMA_CNDTR7_NDT_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; DMA_CNDTR7_NDT_Pos)</td></tr>
<tr class="separator:ga50c11d07f19fb7c3109f68866ce1e988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7063058cc300e14d1b90c0469eb4688a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7063058cc300e14d1b90c0469eb4688a">DMA_CNDTR7_NDT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50c11d07f19fb7c3109f68866ce1e988">DMA_CNDTR7_NDT_Msk</a></td></tr>
<tr class="separator:ga7063058cc300e14d1b90c0469eb4688a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedbe38bfd0952b6490a0517143030eb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedbe38bfd0952b6490a0517143030eb0">DMA_CPAR_PA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaedbe38bfd0952b6490a0517143030eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac27c56cf129fefefab11773b3f40100a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac27c56cf129fefefab11773b3f40100a">DMA_CPAR_PA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; DMA_CPAR_PA_Pos)</td></tr>
<tr class="separator:gac27c56cf129fefefab11773b3f40100a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3f5ad05ab0a37eb49692c4d77730eb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3f5ad05ab0a37eb49692c4d77730eb1">DMA_CPAR_PA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac27c56cf129fefefab11773b3f40100a">DMA_CPAR_PA_Msk</a></td></tr>
<tr class="separator:gaa3f5ad05ab0a37eb49692c4d77730eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd260750a6a83228cc235a81ed5e6970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd260750a6a83228cc235a81ed5e6970">DMA_CPAR1_PA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gabd260750a6a83228cc235a81ed5e6970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf51dd90f5a1c9adcd649d6f6f4901287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf51dd90f5a1c9adcd649d6f6f4901287">DMA_CPAR1_PA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; DMA_CPAR1_PA_Pos)</td></tr>
<tr class="separator:gaf51dd90f5a1c9adcd649d6f6f4901287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110deb1459d00898cbf29d06405cc09e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga110deb1459d00898cbf29d06405cc09e">DMA_CPAR1_PA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf51dd90f5a1c9adcd649d6f6f4901287">DMA_CPAR1_PA_Msk</a></td></tr>
<tr class="separator:ga110deb1459d00898cbf29d06405cc09e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234f373a0c6c81bdccd041e19a472b26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga234f373a0c6c81bdccd041e19a472b26">DMA_CPAR2_PA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga234f373a0c6c81bdccd041e19a472b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a3a12dcb47ad5472a3313542434afaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a3a12dcb47ad5472a3313542434afaa">DMA_CPAR2_PA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; DMA_CPAR2_PA_Pos)</td></tr>
<tr class="separator:ga4a3a12dcb47ad5472a3313542434afaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf0272feeaba4aaf2dc745d21c6dab22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf0272feeaba4aaf2dc745d21c6dab22">DMA_CPAR2_PA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a3a12dcb47ad5472a3313542434afaa">DMA_CPAR2_PA_Msk</a></td></tr>
<tr class="separator:gadf0272feeaba4aaf2dc745d21c6dab22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaf145b303c4a844378bd751c8815338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafaf145b303c4a844378bd751c8815338">DMA_CPAR3_PA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafaf145b303c4a844378bd751c8815338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc63f0a16f0d31051aae27b6ffb4c870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc63f0a16f0d31051aae27b6ffb4c870">DMA_CPAR3_PA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; DMA_CPAR3_PA_Pos)</td></tr>
<tr class="separator:gacc63f0a16f0d31051aae27b6ffb4c870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb41094cbcf1cac82c20e55433bba245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb41094cbcf1cac82c20e55433bba245">DMA_CPAR3_PA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc63f0a16f0d31051aae27b6ffb4c870">DMA_CPAR3_PA_Msk</a></td></tr>
<tr class="separator:gafb41094cbcf1cac82c20e55433bba245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c421426679a8fd7e9a17e9d1df0933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51c421426679a8fd7e9a17e9d1df0933">DMA_CPAR4_PA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga51c421426679a8fd7e9a17e9d1df0933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a7be5f2d61ff6c515816a24fe1de5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19a7be5f2d61ff6c515816a24fe1de5c">DMA_CPAR4_PA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; DMA_CPAR4_PA_Pos)</td></tr>
<tr class="separator:ga19a7be5f2d61ff6c515816a24fe1de5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d96976601824fef159e69bf0c96f6ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d96976601824fef159e69bf0c96f6ff">DMA_CPAR4_PA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19a7be5f2d61ff6c515816a24fe1de5c">DMA_CPAR4_PA_Msk</a></td></tr>
<tr class="separator:ga5d96976601824fef159e69bf0c96f6ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf51f2d8514801d48695b5edd2e6e1d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf51f2d8514801d48695b5edd2e6e1d3">DMA_CPAR5_PA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gadf51f2d8514801d48695b5edd2e6e1d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e6ae15262888d3cfaf2e3f9413f7e0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e6ae15262888d3cfaf2e3f9413f7e0f">DMA_CPAR5_PA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; DMA_CPAR5_PA_Pos)</td></tr>
<tr class="separator:ga2e6ae15262888d3cfaf2e3f9413f7e0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26c22b129c9ca957e053d69c7b01dc94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26c22b129c9ca957e053d69c7b01dc94">DMA_CPAR5_PA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e6ae15262888d3cfaf2e3f9413f7e0f">DMA_CPAR5_PA_Msk</a></td></tr>
<tr class="separator:ga26c22b129c9ca957e053d69c7b01dc94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25cba1e852c0e8f293ac83d6abe732b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25cba1e852c0e8f293ac83d6abe732b4">DMA_CPAR6_PA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga25cba1e852c0e8f293ac83d6abe732b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga608eff6aeefadd66de726205c0e003a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga608eff6aeefadd66de726205c0e003a3">DMA_CPAR6_PA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; DMA_CPAR6_PA_Pos)</td></tr>
<tr class="separator:ga608eff6aeefadd66de726205c0e003a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545c0999ca0bdb03c3e7e1cbc48959ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga545c0999ca0bdb03c3e7e1cbc48959ee">DMA_CPAR6_PA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga608eff6aeefadd66de726205c0e003a3">DMA_CPAR6_PA_Msk</a></td></tr>
<tr class="separator:ga545c0999ca0bdb03c3e7e1cbc48959ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6de459dd413794664f847da6bc3b67d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6de459dd413794664f847da6bc3b67d">DMA_CPAR7_PA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad6de459dd413794664f847da6bc3b67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga643c9bb63d96b8b454a966c34d6f8901"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga643c9bb63d96b8b454a966c34d6f8901">DMA_CPAR7_PA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; DMA_CPAR7_PA_Pos)</td></tr>
<tr class="separator:ga643c9bb63d96b8b454a966c34d6f8901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d017e6632afe7a578d1206009cccc26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d017e6632afe7a578d1206009cccc26">DMA_CPAR7_PA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga643c9bb63d96b8b454a966c34d6f8901">DMA_CPAR7_PA_Msk</a></td></tr>
<tr class="separator:ga0d017e6632afe7a578d1206009cccc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8680eed5bbb2c59ececcacbdb9cdd5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8680eed5bbb2c59ececcacbdb9cdd5b">DMA_CMAR_MA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf8680eed5bbb2c59ececcacbdb9cdd5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga586545e18a7bb57d01798ae3376cf6af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga586545e18a7bb57d01798ae3376cf6af">DMA_CMAR_MA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; DMA_CMAR_MA_Pos)</td></tr>
<tr class="separator:ga586545e18a7bb57d01798ae3376cf6af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd9100e19b17a0641359cd158ea0cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacd9100e19b17a0641359cd158ea0cb7">DMA_CMAR_MA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga586545e18a7bb57d01798ae3376cf6af">DMA_CMAR_MA_Msk</a></td></tr>
<tr class="separator:gaacd9100e19b17a0641359cd158ea0cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82e2ca4557530242107bcfc1010bc48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa82e2ca4557530242107bcfc1010bc48">DMA_CMAR1_MA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa82e2ca4557530242107bcfc1010bc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf946b30345cb665a29b68830436d0b4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf946b30345cb665a29b68830436d0b4e">DMA_CMAR1_MA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; DMA_CMAR1_MA_Pos)</td></tr>
<tr class="separator:gaf946b30345cb665a29b68830436d0b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc4e0220aa1355af31da320adc46e19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc4e0220aa1355af31da320adc46e19">DMA_CMAR1_MA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf946b30345cb665a29b68830436d0b4e">DMA_CMAR1_MA_Msk</a></td></tr>
<tr class="separator:ga4dc4e0220aa1355af31da320adc46e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7339ee678e75c9b9b205996dce34d0ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7339ee678e75c9b9b205996dce34d0ea">DMA_CMAR2_MA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7339ee678e75c9b9b205996dce34d0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8afbe34f199fee88b2b05e4d55b00995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8afbe34f199fee88b2b05e4d55b00995">DMA_CMAR2_MA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; DMA_CMAR2_MA_Pos)</td></tr>
<tr class="separator:ga8afbe34f199fee88b2b05e4d55b00995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87bdf41371b8840c67eef7d9709e251e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87bdf41371b8840c67eef7d9709e251e">DMA_CMAR2_MA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8afbe34f199fee88b2b05e4d55b00995">DMA_CMAR2_MA_Msk</a></td></tr>
<tr class="separator:ga87bdf41371b8840c67eef7d9709e251e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f2237924595d01b3d97ed35c184c88b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f2237924595d01b3d97ed35c184c88b">DMA_CMAR3_MA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1f2237924595d01b3d97ed35c184c88b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d70e31ab3eef6d846aa0e5876688a10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d70e31ab3eef6d846aa0e5876688a10">DMA_CMAR3_MA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; DMA_CMAR3_MA_Pos)</td></tr>
<tr class="separator:ga3d70e31ab3eef6d846aa0e5876688a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28ac1f8f47528eab9454472a30998285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28ac1f8f47528eab9454472a30998285">DMA_CMAR3_MA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d70e31ab3eef6d846aa0e5876688a10">DMA_CMAR3_MA_Msk</a></td></tr>
<tr class="separator:ga28ac1f8f47528eab9454472a30998285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab773af10a68cdfe34d2bda5c755a5374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab773af10a68cdfe34d2bda5c755a5374">DMA_CMAR4_MA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab773af10a68cdfe34d2bda5c755a5374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b6e2094b6985688939394c61d8748b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59b6e2094b6985688939394c61d8748b">DMA_CMAR4_MA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; DMA_CMAR4_MA_Pos)</td></tr>
<tr class="separator:ga59b6e2094b6985688939394c61d8748b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga579544b63b9c56bd70218902594313f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga579544b63b9c56bd70218902594313f6">DMA_CMAR4_MA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59b6e2094b6985688939394c61d8748b">DMA_CMAR4_MA_Msk</a></td></tr>
<tr class="separator:ga579544b63b9c56bd70218902594313f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb52d83e2aa3a5a4793d4833f2aee486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb52d83e2aa3a5a4793d4833f2aee486">DMA_CMAR5_MA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gabb52d83e2aa3a5a4793d4833f2aee486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec798c37a54a437e859e881410bca9b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec798c37a54a437e859e881410bca9b6">DMA_CMAR5_MA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; DMA_CMAR5_MA_Pos)</td></tr>
<tr class="separator:gaec798c37a54a437e859e881410bca9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76beec8af3bd0ceb2905c24fa00a957c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76beec8af3bd0ceb2905c24fa00a957c">DMA_CMAR5_MA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec798c37a54a437e859e881410bca9b6">DMA_CMAR5_MA_Msk</a></td></tr>
<tr class="separator:ga76beec8af3bd0ceb2905c24fa00a957c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad121be9e344c2cf7b0550976b17329e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad121be9e344c2cf7b0550976b17329e1">DMA_CMAR6_MA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad121be9e344c2cf7b0550976b17329e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c1289a43da23f1563c19620f651cf10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c1289a43da23f1563c19620f651cf10">DMA_CMAR6_MA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; DMA_CMAR6_MA_Pos)</td></tr>
<tr class="separator:ga7c1289a43da23f1563c19620f651cf10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88187cb1bd9385601fce4fe69a420cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88187cb1bd9385601fce4fe69a420cad">DMA_CMAR6_MA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c1289a43da23f1563c19620f651cf10">DMA_CMAR6_MA_Msk</a></td></tr>
<tr class="separator:ga88187cb1bd9385601fce4fe69a420cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3150c6c322b08f0ab1abd7e72e9f3af7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3150c6c322b08f0ab1abd7e72e9f3af7">DMA_CMAR7_MA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3150c6c322b08f0ab1abd7e72e9f3af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92912ea42cc3c997821904802bc4694f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92912ea42cc3c997821904802bc4694f">DMA_CMAR7_MA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; DMA_CMAR7_MA_Pos)</td></tr>
<tr class="separator:ga92912ea42cc3c997821904802bc4694f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga511636b3a71aaa2ae4ced1b30b3e805a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga511636b3a71aaa2ae4ced1b30b3e805a">DMA_CMAR7_MA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92912ea42cc3c997821904802bc4694f">DMA_CMAR7_MA_Msk</a></td></tr>
<tr class="separator:ga511636b3a71aaa2ae4ced1b30b3e805a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4702ca255bab973cffa5dd240594a7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4702ca255bab973cffa5dd240594a7a3">EXTI_IMR_MR0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4702ca255bab973cffa5dd240594a7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1117a400c80d740d3dbb7fbea0f8ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1117a400c80d740d3dbb7fbea0f8ce">EXTI_IMR_MR0_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR0_Pos)</td></tr>
<tr class="separator:gaaf1117a400c80d740d3dbb7fbea0f8ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad03b2ba6cde99065627fccabd54ac097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1117a400c80d740d3dbb7fbea0f8ce">EXTI_IMR_MR0_Msk</a></td></tr>
<tr class="separator:gad03b2ba6cde99065627fccabd54ac097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27eb2217e842fa69573590793a1e6b38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27eb2217e842fa69573590793a1e6b38">EXTI_IMR_MR1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga27eb2217e842fa69573590793a1e6b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacadc6566dd71406d2d516785c4b776bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacadc6566dd71406d2d516785c4b776bd">EXTI_IMR_MR1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR1_Pos)</td></tr>
<tr class="separator:gacadc6566dd71406d2d516785c4b776bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf3f9a86c620149893db38c83f8ba58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacadc6566dd71406d2d516785c4b776bd">EXTI_IMR_MR1_Msk</a></td></tr>
<tr class="separator:gaaaf3f9a86c620149893db38c83f8ba58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58855e17d769f246e7422b3f875c85a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58855e17d769f246e7422b3f875c85a2">EXTI_IMR_MR2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga58855e17d769f246e7422b3f875c85a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183b9b9663a6aeec66f0238abbbf282f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga183b9b9663a6aeec66f0238abbbf282f">EXTI_IMR_MR2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR2_Pos)</td></tr>
<tr class="separator:ga183b9b9663a6aeec66f0238abbbf282f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71604d1c29973c5e2bf69c8e94e89f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga183b9b9663a6aeec66f0238abbbf282f">EXTI_IMR_MR2_Msk</a></td></tr>
<tr class="separator:ga71604d1c29973c5e2bf69c8e94e89f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0b0d4c04570bfe939843d7cb5bf15f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0b0d4c04570bfe939843d7cb5bf15f6">EXTI_IMR_MR3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad0b0d4c04570bfe939843d7cb5bf15f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f6badc25c27d6185c0e560454384a90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f6badc25c27d6185c0e560454384a90">EXTI_IMR_MR3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR3_Pos)</td></tr>
<tr class="separator:ga9f6badc25c27d6185c0e560454384a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5edd42f9b2129c18cfa3c3598dcd1134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f6badc25c27d6185c0e560454384a90">EXTI_IMR_MR3_Msk</a></td></tr>
<tr class="separator:ga5edd42f9b2129c18cfa3c3598dcd1134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae18a7ef85db4597309170659c7ff1e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae18a7ef85db4597309170659c7ff1e6c">EXTI_IMR_MR4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae18a7ef85db4597309170659c7ff1e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64dbc3def48abe258dd1e1ecce481086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64dbc3def48abe258dd1e1ecce481086">EXTI_IMR_MR4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR4_Pos)</td></tr>
<tr class="separator:ga64dbc3def48abe258dd1e1ecce481086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e920ad334439cd2ad4d683054914e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64dbc3def48abe258dd1e1ecce481086">EXTI_IMR_MR4_Msk</a></td></tr>
<tr class="separator:ga23e920ad334439cd2ad4d683054914e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f6ecdcfdf234180e99e7d9c02affc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01f6ecdcfdf234180e99e7d9c02affc7">EXTI_IMR_MR5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga01f6ecdcfdf234180e99e7d9c02affc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18ca0d16b43ed78d36f52dd5ab0c21c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18ca0d16b43ed78d36f52dd5ab0c21c2">EXTI_IMR_MR5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR5_Pos)</td></tr>
<tr class="separator:ga18ca0d16b43ed78d36f52dd5ab0c21c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18ca0d16b43ed78d36f52dd5ab0c21c2">EXTI_IMR_MR5_Msk</a></td></tr>
<tr class="separator:ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc6874ec52a6b876dd48842a28d219ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc6874ec52a6b876dd48842a28d219ba">EXTI_IMR_MR6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gabc6874ec52a6b876dd48842a28d219ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dcc5b70b0a599e944d99f53ac071e1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6dcc5b70b0a599e944d99f53ac071e1a">EXTI_IMR_MR6_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR6_Pos)</td></tr>
<tr class="separator:ga6dcc5b70b0a599e944d99f53ac071e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5533c8ec796e3bbc9dc4474376056e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6dcc5b70b0a599e944d99f53ac071e1a">EXTI_IMR_MR6_Msk</a></td></tr>
<tr class="separator:ga5533c8ec796e3bbc9dc4474376056e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b52dd9408a254ec3ba436ede0e42fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1b52dd9408a254ec3ba436ede0e42fa">EXTI_IMR_MR7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gad1b52dd9408a254ec3ba436ede0e42fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae41e117f93d5e426758ee40bd7d45755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae41e117f93d5e426758ee40bd7d45755">EXTI_IMR_MR7_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR7_Pos)</td></tr>
<tr class="separator:gae41e117f93d5e426758ee40bd7d45755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab620165d3fea1c564fcf1016805a1a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae41e117f93d5e426758ee40bd7d45755">EXTI_IMR_MR7_Msk</a></td></tr>
<tr class="separator:gab620165d3fea1c564fcf1016805a1a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ad8042623ea52664eb00b43e35dcb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1ad8042623ea52664eb00b43e35dcb7">EXTI_IMR_MR8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad1ad8042623ea52664eb00b43e35dcb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a618dd052d47d30cadf578ee58e416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02a618dd052d47d30cadf578ee58e416">EXTI_IMR_MR8_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR8_Pos)</td></tr>
<tr class="separator:ga02a618dd052d47d30cadf578ee58e416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88e8b274e4398fdcb1c68da2b6320d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02a618dd052d47d30cadf578ee58e416">EXTI_IMR_MR8_Msk</a></td></tr>
<tr class="separator:ga88e8b274e4398fdcb1c68da2b6320d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b9b5e7500420b3ce5a2b711ed73fa50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b9b5e7500420b3ce5a2b711ed73fa50">EXTI_IMR_MR9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga8b9b5e7500420b3ce5a2b711ed73fa50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7433c8c28acd006d4a71e803f6d95de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7433c8c28acd006d4a71e803f6d95de3">EXTI_IMR_MR9_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR9_Pos)</td></tr>
<tr class="separator:ga7433c8c28acd006d4a71e803f6d95de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d177dcf33bb9a34f8590ec509746e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7433c8c28acd006d4a71e803f6d95de3">EXTI_IMR_MR9_Msk</a></td></tr>
<tr class="separator:gaf4d177dcf33bb9a34f8590ec509746e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f8a8f8245716f96dde7049e27435f9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f8a8f8245716f96dde7049e27435f9a">EXTI_IMR_MR10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga0f8a8f8245716f96dde7049e27435f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga530c1c2659363a1edaba4af52c7e6a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga530c1c2659363a1edaba4af52c7e6a7d">EXTI_IMR_MR10_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR10_Pos)</td></tr>
<tr class="separator:ga530c1c2659363a1edaba4af52c7e6a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd7db9a1ce82c152ca7bc6fddf31366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga530c1c2659363a1edaba4af52c7e6a7d">EXTI_IMR_MR10_Msk</a></td></tr>
<tr class="separator:ga5fd7db9a1ce82c152ca7bc6fddf31366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29cc04d8d5116420b5b63c2f7c6b98e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29cc04d8d5116420b5b63c2f7c6b98e3">EXTI_IMR_MR11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga29cc04d8d5116420b5b63c2f7c6b98e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a00372781fec24bbabb7d2aeca82bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25a00372781fec24bbabb7d2aeca82bd">EXTI_IMR_MR11_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR11_Pos)</td></tr>
<tr class="separator:ga25a00372781fec24bbabb7d2aeca82bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68cfe8fe938fcb0fc6925bf493ccfaa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25a00372781fec24bbabb7d2aeca82bd">EXTI_IMR_MR11_Msk</a></td></tr>
<tr class="separator:ga68cfe8fe938fcb0fc6925bf493ccfaa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddd5fe4e39d5ff13ad5d3a051ffd2b73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddd5fe4e39d5ff13ad5d3a051ffd2b73">EXTI_IMR_MR12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaddd5fe4e39d5ff13ad5d3a051ffd2b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c26fd0b40d6d66aec7cc5fff86f6720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c26fd0b40d6d66aec7cc5fff86f6720">EXTI_IMR_MR12_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR12_Pos)</td></tr>
<tr class="separator:ga7c26fd0b40d6d66aec7cc5fff86f6720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad21caf923d2083fb106852493667c16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c26fd0b40d6d66aec7cc5fff86f6720">EXTI_IMR_MR12_Msk</a></td></tr>
<tr class="separator:gad21caf923d2083fb106852493667c16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3658584854eb1f7c9ad43934e5cb9f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3658584854eb1f7c9ad43934e5cb9f2a">EXTI_IMR_MR13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga3658584854eb1f7c9ad43934e5cb9f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf4095ebf9c75696a62d7bead70cc5cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf4095ebf9c75696a62d7bead70cc5cc">EXTI_IMR_MR13_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR13_Pos)</td></tr>
<tr class="separator:gadf4095ebf9c75696a62d7bead70cc5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1938a063c48d7d6504cb32f7965c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf4095ebf9c75696a62d7bead70cc5cc">EXTI_IMR_MR13_Msk</a></td></tr>
<tr class="separator:ga5e1938a063c48d7d6504cb32f7965c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05cb292831097d4790e00b89987cf5bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05cb292831097d4790e00b89987cf5bb">EXTI_IMR_MR14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga05cb292831097d4790e00b89987cf5bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga052609a42da3b6c6895f006e50c12ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga052609a42da3b6c6895f006e50c12ab6">EXTI_IMR_MR14_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR14_Pos)</td></tr>
<tr class="separator:ga052609a42da3b6c6895f006e50c12ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8827cee06670f256bc8f6301bea9cab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga052609a42da3b6c6895f006e50c12ab6">EXTI_IMR_MR14_Msk</a></td></tr>
<tr class="separator:gab8827cee06670f256bc8f6301bea9cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e87a9c94dd2cdf7ea1851c2af7727b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84e87a9c94dd2cdf7ea1851c2af7727b">EXTI_IMR_MR15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga84e87a9c94dd2cdf7ea1851c2af7727b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27011a5c7488ed0273c821804ef6a27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27011a5c7488ed0273c821804ef6a27b">EXTI_IMR_MR15_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR15_Pos)</td></tr>
<tr class="separator:ga27011a5c7488ed0273c821804ef6a27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d9990be7f8f9e530a9f930a365fa44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27011a5c7488ed0273c821804ef6a27b">EXTI_IMR_MR15_Msk</a></td></tr>
<tr class="separator:ga88d9990be7f8f9e530a9f930a365fa44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc8dc837cd6326f1fb7fae42e56ef74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fc8dc837cd6326f1fb7fae42e56ef74">EXTI_IMR_MR16_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6fc8dc837cd6326f1fb7fae42e56ef74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga155179198c3735dd1e35baf733f1542e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga155179198c3735dd1e35baf733f1542e">EXTI_IMR_MR16_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR16_Pos)</td></tr>
<tr class="separator:ga155179198c3735dd1e35baf733f1542e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7419f78ed9044bdd237b452ef49e1b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f">EXTI_IMR_MR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga155179198c3735dd1e35baf733f1542e">EXTI_IMR_MR16_Msk</a></td></tr>
<tr class="separator:ga7419f78ed9044bdd237b452ef49e1b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbc90bbbbc4137c8af29df2fc0162ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbc90bbbbc4137c8af29df2fc0162ae5">EXTI_IMR_MR17_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gabbc90bbbbc4137c8af29df2fc0162ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6eb3bf08d4a51133e62dd719f2e48b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6eb3bf08d4a51133e62dd719f2e48b8">EXTI_IMR_MR17_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR17_Pos)</td></tr>
<tr class="separator:gad6eb3bf08d4a51133e62dd719f2e48b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4489fa85d1552b8f40faed93483a5d35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6eb3bf08d4a51133e62dd719f2e48b8">EXTI_IMR_MR17_Msk</a></td></tr>
<tr class="separator:ga4489fa85d1552b8f40faed93483a5d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9084142db0eac80226038ced74846aa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9084142db0eac80226038ced74846aa8">EXTI_IMR_MR18_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga9084142db0eac80226038ced74846aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a2709f4f9d2ccb8d63c36958517b26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52a2709f4f9d2ccb8d63c36958517b26">EXTI_IMR_MR18_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR18_Pos)</td></tr>
<tr class="separator:ga52a2709f4f9d2ccb8d63c36958517b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e16f2cda40cca58a45458cc44d510f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f">EXTI_IMR_MR18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52a2709f4f9d2ccb8d63c36958517b26">EXTI_IMR_MR18_Msk</a></td></tr>
<tr class="separator:ga05e16f2cda40cca58a45458cc44d510f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92d1beae3a87cd1515fd1104bb2e0ac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92d1beae3a87cd1515fd1104bb2e0ac5">EXTI_IMR_MR19_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga92d1beae3a87cd1515fd1104bb2e0ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab55fbb64891a3120b3d5c53984abe6ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab55fbb64891a3120b3d5c53984abe6ca">EXTI_IMR_MR19_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR19_Pos)</td></tr>
<tr class="separator:gab55fbb64891a3120b3d5c53984abe6ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad47f7a023cbba165dfb95845d3c8c55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c">EXTI_IMR_MR19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab55fbb64891a3120b3d5c53984abe6ca">EXTI_IMR_MR19_Msk</a></td></tr>
<tr class="separator:gad47f7a023cbba165dfb95845d3c8c55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8a252b7afd91a453cd613fca4792aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8a252b7afd91a453cd613fca4792aed">EXTI_IMR_MR20_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gae8a252b7afd91a453cd613fca4792aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e9bb3e1445d27d46816b0be57cbfbbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e9bb3e1445d27d46816b0be57cbfbbd">EXTI_IMR_MR20_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR20_Pos)</td></tr>
<tr class="separator:ga8e9bb3e1445d27d46816b0be57cbfbbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aee679baf5820e1666b60e48a64cafa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aee679baf5820e1666b60e48a64cafa">EXTI_IMR_MR20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e9bb3e1445d27d46816b0be57cbfbbd">EXTI_IMR_MR20_Msk</a></td></tr>
<tr class="separator:ga4aee679baf5820e1666b60e48a64cafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga777cbe130041b394e728de96fac11175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga777cbe130041b394e728de96fac11175">EXTI_IMR_MR21_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga777cbe130041b394e728de96fac11175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae66e025fa607e21af5498613c7ec7ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae66e025fa607e21af5498613c7ec7ebf">EXTI_IMR_MR21_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR21_Pos)</td></tr>
<tr class="separator:gae66e025fa607e21af5498613c7ec7ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc7e64c45d273ca7396ac1e0ce38c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cc7e64c45d273ca7396ac1e0ce38c36">EXTI_IMR_MR21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae66e025fa607e21af5498613c7ec7ebf">EXTI_IMR_MR21_Msk</a></td></tr>
<tr class="separator:ga3cc7e64c45d273ca7396ac1e0ce38c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83efcf05bd49c293779334f366a3e342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83efcf05bd49c293779334f366a3e342">EXTI_IMR_MR22_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga83efcf05bd49c293779334f366a3e342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20c62ffabf9a216bc5d682fc0f1ad5f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20c62ffabf9a216bc5d682fc0f1ad5f6">EXTI_IMR_MR22_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR22_Pos)</td></tr>
<tr class="separator:ga20c62ffabf9a216bc5d682fc0f1ad5f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aec84941d816be18a1607b6ee25acb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2aec84941d816be18a1607b6ee25acb1">EXTI_IMR_MR22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20c62ffabf9a216bc5d682fc0f1ad5f6">EXTI_IMR_MR22_Msk</a></td></tr>
<tr class="separator:ga2aec84941d816be18a1607b6ee25acb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2973f034a994068aa3e9ba20bc3e95c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2973f034a994068aa3e9ba20bc3e95c8">EXTI_IMR_MR23_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga2973f034a994068aa3e9ba20bc3e95c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga208224c30cd771d0e35d28e6584ac9a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga208224c30cd771d0e35d28e6584ac9a5">EXTI_IMR_MR23_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR23_Pos)</td></tr>
<tr class="separator:ga208224c30cd771d0e35d28e6584ac9a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad03e0ffe4e9aba719518244adfd7a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad03e0ffe4e9aba719518244adfd7a96">EXTI_IMR_MR23</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga208224c30cd771d0e35d28e6584ac9a5">EXTI_IMR_MR23_Msk</a></td></tr>
<tr class="separator:gaad03e0ffe4e9aba719518244adfd7a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae43e6abdba2e7d7b7eaa07b268f288b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae43e6abdba2e7d7b7eaa07b268f288b3">EXTI_IMR_IM0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</a></td></tr>
<tr class="separator:gae43e6abdba2e7d7b7eaa07b268f288b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1498c6a9cb8eb9842b83a2e91b3c290d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1498c6a9cb8eb9842b83a2e91b3c290d">EXTI_IMR_IM1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</a></td></tr>
<tr class="separator:ga1498c6a9cb8eb9842b83a2e91b3c290d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10013221a5de01374bb63623ca68d5a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10013221a5de01374bb63623ca68d5a5">EXTI_IMR_IM2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</a></td></tr>
<tr class="separator:ga10013221a5de01374bb63623ca68d5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7e8e899926ae962ae34dc9d143fd09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7e8e899926ae962ae34dc9d143fd09">EXTI_IMR_IM3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</a></td></tr>
<tr class="separator:ga7a7e8e899926ae962ae34dc9d143fd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadad3c244ed0a107b5c4f96470a914348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadad3c244ed0a107b5c4f96470a914348">EXTI_IMR_IM4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</a></td></tr>
<tr class="separator:gadad3c244ed0a107b5c4f96470a914348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91070bca3731cbe48e7bc97de97631a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91070bca3731cbe48e7bc97de97631a5">EXTI_IMR_IM5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</a></td></tr>
<tr class="separator:ga91070bca3731cbe48e7bc97de97631a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ab55682980062f57cdb981aa649fbf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ab55682980062f57cdb981aa649fbf3">EXTI_IMR_IM6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</a></td></tr>
<tr class="separator:ga2ab55682980062f57cdb981aa649fbf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd6ee214b24d450efe0c52d0b1dae0f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd6ee214b24d450efe0c52d0b1dae0f4">EXTI_IMR_IM7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</a></td></tr>
<tr class="separator:gabd6ee214b24d450efe0c52d0b1dae0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc41defd6bd026adde49d44ad1e8a5c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc41defd6bd026adde49d44ad1e8a5c4">EXTI_IMR_IM8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</a></td></tr>
<tr class="separator:gacc41defd6bd026adde49d44ad1e8a5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a43b1d5d7f5dabbc44b03bdab7a6c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a43b1d5d7f5dabbc44b03bdab7a6c3e">EXTI_IMR_IM9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</a></td></tr>
<tr class="separator:ga0a43b1d5d7f5dabbc44b03bdab7a6c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e31c6dd167542dc8660c7dd6f31e0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e31c6dd167542dc8660c7dd6f31e0e9">EXTI_IMR_IM10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</a></td></tr>
<tr class="separator:ga6e31c6dd167542dc8660c7dd6f31e0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5441a9f074c104d67a7629467724f3a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5441a9f074c104d67a7629467724f3a0">EXTI_IMR_IM11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</a></td></tr>
<tr class="separator:ga5441a9f074c104d67a7629467724f3a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab736b78d54e4ae9b5f1ee0bebbda1e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab736b78d54e4ae9b5f1ee0bebbda1e4d">EXTI_IMR_IM12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</a></td></tr>
<tr class="separator:gab736b78d54e4ae9b5f1ee0bebbda1e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b835eee91599273c334d6bed80bdaca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b835eee91599273c334d6bed80bdaca">EXTI_IMR_IM13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</a></td></tr>
<tr class="separator:ga1b835eee91599273c334d6bed80bdaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga933e1e28d08958b9800cbfbea953b9e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga933e1e28d08958b9800cbfbea953b9e6">EXTI_IMR_IM14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</a></td></tr>
<tr class="separator:ga933e1e28d08958b9800cbfbea953b9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ac63565a42896a10eb5b56d45df7f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16ac63565a42896a10eb5b56d45df7f1">EXTI_IMR_IM15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</a></td></tr>
<tr class="separator:ga16ac63565a42896a10eb5b56d45df7f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33e28d73aacdcc55491fe44c2e840398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33e28d73aacdcc55491fe44c2e840398">EXTI_IMR_IM16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f">EXTI_IMR_MR16</a></td></tr>
<tr class="separator:ga33e28d73aacdcc55491fe44c2e840398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db46755679e595721057e90574b1434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0db46755679e595721057e90574b1434">EXTI_IMR_IM17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</a></td></tr>
<tr class="separator:ga0db46755679e595721057e90574b1434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f0a2063e564c44ba51733e0fcf25745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f0a2063e564c44ba51733e0fcf25745">EXTI_IMR_IM18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f">EXTI_IMR_MR18</a></td></tr>
<tr class="separator:ga0f0a2063e564c44ba51733e0fcf25745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cc8bc70fd30f54311218abe6c52c21c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cc8bc70fd30f54311218abe6c52c21c">EXTI_IMR_IM19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c">EXTI_IMR_MR19</a></td></tr>
<tr class="separator:ga8cc8bc70fd30f54311218abe6c52c21c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ec4f917392fcd3b64bfae4d17fe1808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ec4f917392fcd3b64bfae4d17fe1808">EXTI_IMR_IM20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4aee679baf5820e1666b60e48a64cafa">EXTI_IMR_MR20</a></td></tr>
<tr class="separator:ga8ec4f917392fcd3b64bfae4d17fe1808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9539fd6427a262f7cdbd42cd68a10eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9539fd6427a262f7cdbd42cd68a10eca">EXTI_IMR_IM21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cc7e64c45d273ca7396ac1e0ce38c36">EXTI_IMR_MR21</a></td></tr>
<tr class="separator:ga9539fd6427a262f7cdbd42cd68a10eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05cb948001efcf6d1cf4968160f3aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab05cb948001efcf6d1cf4968160f3aa5">EXTI_IMR_IM22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2aec84941d816be18a1607b6ee25acb1">EXTI_IMR_MR22</a></td></tr>
<tr class="separator:gab05cb948001efcf6d1cf4968160f3aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf008e923f14d37d5fefc433384184e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf008e923f14d37d5fefc433384184e12">EXTI_IMR_IM23</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad03e0ffe4e9aba719518244adfd7a96">EXTI_IMR_MR23</a></td></tr>
<tr class="separator:gaf008e923f14d37d5fefc433384184e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fe01103a449e5f81a25c733a3c1a03c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fe01103a449e5f81a25c733a3c1a03c">EXTI_IMR_IM_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1fe01103a449e5f81a25c733a3c1a03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06eeb49b799d40a72140618195e6a55d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06eeb49b799d40a72140618195e6a55d">EXTI_IMR_IM_Msk</a>&#160;&#160;&#160;(0xFFFFFFU &lt;&lt; EXTI_IMR_IM_Pos)</td></tr>
<tr class="separator:ga06eeb49b799d40a72140618195e6a55d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4f23236f2d0bb9ed886556064714c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4f23236f2d0bb9ed886556064714c50">EXTI_IMR_IM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06eeb49b799d40a72140618195e6a55d">EXTI_IMR_IM_Msk</a></td></tr>
<tr class="separator:gae4f23236f2d0bb9ed886556064714c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf10ad3eba24a4fadc9e58e9b81c17494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf10ad3eba24a4fadc9e58e9b81c17494">EXTI_EMR_MR0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf10ad3eba24a4fadc9e58e9b81c17494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016c23b6c1164758878753e14201fdbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga016c23b6c1164758878753e14201fdbc">EXTI_EMR_MR0_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR0_Pos)</td></tr>
<tr class="separator:ga016c23b6c1164758878753e14201fdbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga515c0dc6d2472e06a89e4bb19725e8f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga016c23b6c1164758878753e14201fdbc">EXTI_EMR_MR0_Msk</a></td></tr>
<tr class="separator:ga515c0dc6d2472e06a89e4bb19725e8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2891b4a57f827defecd2ebb2cac457b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2891b4a57f827defecd2ebb2cac457b">EXTI_EMR_MR1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gab2891b4a57f827defecd2ebb2cac457b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa419f81a443fd7eac16ac340c971dc63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa419f81a443fd7eac16ac340c971dc63">EXTI_EMR_MR1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR1_Pos)</td></tr>
<tr class="separator:gaa419f81a443fd7eac16ac340c971dc63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d88e7c10e5985fa425ea7ab4fe4c3e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa419f81a443fd7eac16ac340c971dc63">EXTI_EMR_MR1_Msk</a></td></tr>
<tr class="separator:ga6d88e7c10e5985fa425ea7ab4fe4c3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e8782d37f1f13cc30d86c2c3a02576"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09e8782d37f1f13cc30d86c2c3a02576">EXTI_EMR_MR2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga09e8782d37f1f13cc30d86c2c3a02576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546cba14a3e8a8172d5652e670ac9ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga546cba14a3e8a8172d5652e670ac9ed3">EXTI_EMR_MR2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR2_Pos)</td></tr>
<tr class="separator:ga546cba14a3e8a8172d5652e670ac9ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460d5d4c0b53bcc04d5804e1204ded21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga546cba14a3e8a8172d5652e670ac9ed3">EXTI_EMR_MR2_Msk</a></td></tr>
<tr class="separator:ga460d5d4c0b53bcc04d5804e1204ded21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeac760511bc46050ceb4ece479ead54b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeac760511bc46050ceb4ece479ead54b">EXTI_EMR_MR3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaeac760511bc46050ceb4ece479ead54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14290334e49a34a93a3ce229bd5ecf74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14290334e49a34a93a3ce229bd5ecf74">EXTI_EMR_MR3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR3_Pos)</td></tr>
<tr class="separator:ga14290334e49a34a93a3ce229bd5ecf74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73944983ce5a6bde9dc172b4f483898c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14290334e49a34a93a3ce229bd5ecf74">EXTI_EMR_MR3_Msk</a></td></tr>
<tr class="separator:ga73944983ce5a6bde9dc172b4f483898c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a337713821f1ea29a953eee7a2a6d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a337713821f1ea29a953eee7a2a6d2f">EXTI_EMR_MR4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4a337713821f1ea29a953eee7a2a6d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478ee1f30cf0d4ef71d512507fcb9cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478ee1f30cf0d4ef71d512507fcb9cb7">EXTI_EMR_MR4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR4_Pos)</td></tr>
<tr class="separator:ga478ee1f30cf0d4ef71d512507fcb9cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80f809ead83e747677a31c80c6aae03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga478ee1f30cf0d4ef71d512507fcb9cb7">EXTI_EMR_MR4_Msk</a></td></tr>
<tr class="separator:gab80f809ead83e747677a31c80c6aae03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e7760224986ab31fc06f5d84aa3b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79e7760224986ab31fc06f5d84aa3b7f">EXTI_EMR_MR5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga79e7760224986ab31fc06f5d84aa3b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e60a767b0307626c3cd4cbd01d10304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e60a767b0307626c3cd4cbd01d10304">EXTI_EMR_MR5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR5_Pos)</td></tr>
<tr class="separator:ga3e60a767b0307626c3cd4cbd01d10304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65976f75b703f740dea3562ba3b8db59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e60a767b0307626c3cd4cbd01d10304">EXTI_EMR_MR5_Msk</a></td></tr>
<tr class="separator:ga65976f75b703f740dea3562ba3b8db59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3210ae740c584799c07b1e7995e4252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3210ae740c584799c07b1e7995e4252">EXTI_EMR_MR6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaf3210ae740c584799c07b1e7995e4252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ca40f93d86d921adecd19479b7ab5c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ca40f93d86d921adecd19479b7ab5c6">EXTI_EMR_MR6_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR6_Pos)</td></tr>
<tr class="separator:ga9ca40f93d86d921adecd19479b7ab5c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea480bd932cd1fa0904f5eb1caee9a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ca40f93d86d921adecd19479b7ab5c6">EXTI_EMR_MR6_Msk</a></td></tr>
<tr class="separator:gaea480bd932cd1fa0904f5eb1caee9a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafafbf203c2dae41123f2eaf6565bb2f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafafbf203c2dae41123f2eaf6565bb2f4">EXTI_EMR_MR7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gafafbf203c2dae41123f2eaf6565bb2f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace6755a5d4b361648f0b2c76a0b32282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace6755a5d4b361648f0b2c76a0b32282">EXTI_EMR_MR7_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR7_Pos)</td></tr>
<tr class="separator:gace6755a5d4b361648f0b2c76a0b32282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb27ff8664928994ef96f87052d14be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace6755a5d4b361648f0b2c76a0b32282">EXTI_EMR_MR7_Msk</a></td></tr>
<tr class="separator:gadbb27ff8664928994ef96f87052d14be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3349563ae0947ec6c441fe912fb0ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3349563ae0947ec6c441fe912fb0ede">EXTI_EMR_MR8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae3349563ae0947ec6c441fe912fb0ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00700896523030015c081b6caa3b72b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00700896523030015c081b6caa3b72b5">EXTI_EMR_MR8_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR8_Pos)</td></tr>
<tr class="separator:ga00700896523030015c081b6caa3b72b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ed4b371da871ffd0cc12ee00147282f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00700896523030015c081b6caa3b72b5">EXTI_EMR_MR8_Msk</a></td></tr>
<tr class="separator:ga4ed4b371da871ffd0cc12ee00147282f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42d64759efd55a329c207a31c7e3033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac42d64759efd55a329c207a31c7e3033">EXTI_EMR_MR9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gac42d64759efd55a329c207a31c7e3033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c54d6a078dcc8b9aec22e327785fdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c54d6a078dcc8b9aec22e327785fdd">EXTI_EMR_MR9_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR9_Pos)</td></tr>
<tr class="separator:ga47c54d6a078dcc8b9aec22e327785fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga109af342179fff1fccfdde582834867a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47c54d6a078dcc8b9aec22e327785fdd">EXTI_EMR_MR9_Msk</a></td></tr>
<tr class="separator:ga109af342179fff1fccfdde582834867a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaead96297678ea28e56765731de3f8511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaead96297678ea28e56765731de3f8511">EXTI_EMR_MR10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaead96297678ea28e56765731de3f8511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef7af204b6807cb09f10a11f774889e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ef7af204b6807cb09f10a11f774889e">EXTI_EMR_MR10_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR10_Pos)</td></tr>
<tr class="separator:ga3ef7af204b6807cb09f10a11f774889e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf342d34ed1b8e4aa916bf49e30c2a234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ef7af204b6807cb09f10a11f774889e">EXTI_EMR_MR10_Msk</a></td></tr>
<tr class="separator:gaf342d34ed1b8e4aa916bf49e30c2a234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga744443e18392efb9d31ceeabc2ba9786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga744443e18392efb9d31ceeabc2ba9786">EXTI_EMR_MR11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga744443e18392efb9d31ceeabc2ba9786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1a0c32eb56c845232f07d6e1498633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb1a0c32eb56c845232f07d6e1498633">EXTI_EMR_MR11_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR11_Pos)</td></tr>
<tr class="separator:gabb1a0c32eb56c845232f07d6e1498633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ec516af1de770c82c3c9c458cbc0172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb1a0c32eb56c845232f07d6e1498633">EXTI_EMR_MR11_Msk</a></td></tr>
<tr class="separator:ga9ec516af1de770c82c3c9c458cbc0172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf200c3d4abdc44356ff3bfc66c136e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdf200c3d4abdc44356ff3bfc66c136e">EXTI_EMR_MR12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gacdf200c3d4abdc44356ff3bfc66c136e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga988ba6ff638ee9d2bc8a2dec8ef8ea32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga988ba6ff638ee9d2bc8a2dec8ef8ea32">EXTI_EMR_MR12_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR12_Pos)</td></tr>
<tr class="separator:ga988ba6ff638ee9d2bc8a2dec8ef8ea32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15732553e5b0de9f58180a0b024d4cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga988ba6ff638ee9d2bc8a2dec8ef8ea32">EXTI_EMR_MR12_Msk</a></td></tr>
<tr class="separator:ga15732553e5b0de9f58180a0b024d4cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf17cbe9663809770d498fe8d28a6e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacf17cbe9663809770d498fe8d28a6e5">EXTI_EMR_MR13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaacf17cbe9663809770d498fe8d28a6e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06991d09dc3fd7373da2375b7e196452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06991d09dc3fd7373da2375b7e196452">EXTI_EMR_MR13_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR13_Pos)</td></tr>
<tr class="separator:ga06991d09dc3fd7373da2375b7e196452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd2ec6472e46869956acb28f5e1b55f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06991d09dc3fd7373da2375b7e196452">EXTI_EMR_MR13_Msk</a></td></tr>
<tr class="separator:ga9fd2ec6472e46869956acb28f5e1b55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0dd6f7d71f00964f930cba3e7fc9d14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0dd6f7d71f00964f930cba3e7fc9d14">EXTI_EMR_MR14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gae0dd6f7d71f00964f930cba3e7fc9d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56cd35406916f89cc00f5c4c153f7f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56cd35406916f89cc00f5c4c153f7f3b">EXTI_EMR_MR14_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR14_Pos)</td></tr>
<tr class="separator:ga56cd35406916f89cc00f5c4c153f7f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf5890ea71eea034ec1cd9e96284f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56cd35406916f89cc00f5c4c153f7f3b">EXTI_EMR_MR14_Msk</a></td></tr>
<tr class="separator:gaecf5890ea71eea034ec1cd9e96284f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee0004caa46c2946bb05305cd93baa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ee0004caa46c2946bb05305cd93baa1">EXTI_EMR_MR15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga4ee0004caa46c2946bb05305cd93baa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1778406979e6566a10b085f1146a28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1778406979e6566a10b085f1146a28">EXTI_EMR_MR15_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR15_Pos)</td></tr>
<tr class="separator:gaaa1778406979e6566a10b085f1146a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7bacc32351a36aefcd5614abc76ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1778406979e6566a10b085f1146a28">EXTI_EMR_MR15_Msk</a></td></tr>
<tr class="separator:ga7a7bacc32351a36aefcd5614abc76ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga112b3657ea27bac2cfe0676dfa893157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga112b3657ea27bac2cfe0676dfa893157">EXTI_EMR_MR16_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga112b3657ea27bac2cfe0676dfa893157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cb43eaaa268ddc9d407c5edcfb05ff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cb43eaaa268ddc9d407c5edcfb05ff4">EXTI_EMR_MR16_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR16_Pos)</td></tr>
<tr class="separator:ga3cb43eaaa268ddc9d407c5edcfb05ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b1a6934265da759bc061f73d5d1374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374">EXTI_EMR_MR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cb43eaaa268ddc9d407c5edcfb05ff4">EXTI_EMR_MR16_Msk</a></td></tr>
<tr class="separator:ga34b1a6934265da759bc061f73d5d1374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad853ef0d4af0ed5b68581464a067e1ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad853ef0d4af0ed5b68581464a067e1ab">EXTI_EMR_MR17_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gad853ef0d4af0ed5b68581464a067e1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga889175528233c464f6c0a5f8a901a06d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga889175528233c464f6c0a5f8a901a06d">EXTI_EMR_MR17_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR17_Pos)</td></tr>
<tr class="separator:ga889175528233c464f6c0a5f8a901a06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a30aa20cf475eecf7e15171e83035e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga889175528233c464f6c0a5f8a901a06d">EXTI_EMR_MR17_Msk</a></td></tr>
<tr class="separator:ga6a30aa20cf475eecf7e15171e83035e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7edb364e6ab767686e3c40b177489f00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7edb364e6ab767686e3c40b177489f00">EXTI_EMR_MR18_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga7edb364e6ab767686e3c40b177489f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e6e89686fa4e8fe58365b684331f398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e6e89686fa4e8fe58365b684331f398">EXTI_EMR_MR18_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR18_Pos)</td></tr>
<tr class="separator:ga3e6e89686fa4e8fe58365b684331f398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25eee729b57b4c78a0613c184fc539e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5">EXTI_EMR_MR18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e6e89686fa4e8fe58365b684331f398">EXTI_EMR_MR18_Msk</a></td></tr>
<tr class="separator:ga25eee729b57b4c78a0613c184fc539e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8990f832c2588cb200a51d52c5dc8c8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8990f832c2588cb200a51d52c5dc8c8a">EXTI_EMR_MR19_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga8990f832c2588cb200a51d52c5dc8c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga514f26dc55f8e37ec8ac8bef9dfcadd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga514f26dc55f8e37ec8ac8bef9dfcadd4">EXTI_EMR_MR19_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR19_Pos)</td></tr>
<tr class="separator:ga514f26dc55f8e37ec8ac8bef9dfcadd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeababa85e5ebe6aa93d011d83fd7994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994">EXTI_EMR_MR19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga514f26dc55f8e37ec8ac8bef9dfcadd4">EXTI_EMR_MR19_Msk</a></td></tr>
<tr class="separator:gaaeababa85e5ebe6aa93d011d83fd7994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67b8f9a15a25b5d2bc93d72082652bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa67b8f9a15a25b5d2bc93d72082652bd">EXTI_EMR_MR20_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaa67b8f9a15a25b5d2bc93d72082652bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae190c58438ea386748cb39b06fc2d62c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae190c58438ea386748cb39b06fc2d62c">EXTI_EMR_MR20_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR20_Pos)</td></tr>
<tr class="separator:gae190c58438ea386748cb39b06fc2d62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga047743f042d00f058dd8cf199c92fbfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga047743f042d00f058dd8cf199c92fbfa">EXTI_EMR_MR20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae190c58438ea386748cb39b06fc2d62c">EXTI_EMR_MR20_Msk</a></td></tr>
<tr class="separator:ga047743f042d00f058dd8cf199c92fbfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75a62823a85e5c8543646c7c6b273e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75a62823a85e5c8543646c7c6b273e2f">EXTI_EMR_MR21_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga75a62823a85e5c8543646c7c6b273e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga525d06c52556b824cbf29d85a8925532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga525d06c52556b824cbf29d85a8925532">EXTI_EMR_MR21_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR21_Pos)</td></tr>
<tr class="separator:ga525d06c52556b824cbf29d85a8925532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga935956e41524c1f96d208f63a699377a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga935956e41524c1f96d208f63a699377a">EXTI_EMR_MR21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga525d06c52556b824cbf29d85a8925532">EXTI_EMR_MR21_Msk</a></td></tr>
<tr class="separator:ga935956e41524c1f96d208f63a699377a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae52ca7f79c4b6092d6e2b781f0355bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae52ca7f79c4b6092d6e2b781f0355bd8">EXTI_EMR_MR22_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gae52ca7f79c4b6092d6e2b781f0355bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79c121c40bb976f66094ced0a851419a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79c121c40bb976f66094ced0a851419a">EXTI_EMR_MR22_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR22_Pos)</td></tr>
<tr class="separator:ga79c121c40bb976f66094ced0a851419a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fbc202d80be3899d867a0b74abad813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbc202d80be3899d867a0b74abad813">EXTI_EMR_MR22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79c121c40bb976f66094ced0a851419a">EXTI_EMR_MR22_Msk</a></td></tr>
<tr class="separator:ga8fbc202d80be3899d867a0b74abad813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d08797081d9cb9ecead99371a645bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d08797081d9cb9ecead99371a645bc3">EXTI_EMR_MR23_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga1d08797081d9cb9ecead99371a645bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcdea5a531978f3bf6b7de4472bd54e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcdea5a531978f3bf6b7de4472bd54e6">EXTI_EMR_MR23_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR23_Pos)</td></tr>
<tr class="separator:gafcdea5a531978f3bf6b7de4472bd54e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab08ac6b29d8a15fc593950600753b8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab08ac6b29d8a15fc593950600753b8ee">EXTI_EMR_MR23</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcdea5a531978f3bf6b7de4472bd54e6">EXTI_EMR_MR23_Msk</a></td></tr>
<tr class="separator:gab08ac6b29d8a15fc593950600753b8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf972d7547ed83843150667c301a9d348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf972d7547ed83843150667c301a9d348">EXTI_EMR_EM0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</a></td></tr>
<tr class="separator:gaf972d7547ed83843150667c301a9d348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07843e6ff5b4ddd02bcf6c66a08cac93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07843e6ff5b4ddd02bcf6c66a08cac93">EXTI_EMR_EM1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</a></td></tr>
<tr class="separator:ga07843e6ff5b4ddd02bcf6c66a08cac93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga703c31569533b3b6d76f99da69b4d168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga703c31569533b3b6d76f99da69b4d168">EXTI_EMR_EM2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</a></td></tr>
<tr class="separator:ga703c31569533b3b6d76f99da69b4d168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2bd51b6a0981492a29436ef2b53344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f2bd51b6a0981492a29436ef2b53344">EXTI_EMR_EM3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</a></td></tr>
<tr class="separator:ga6f2bd51b6a0981492a29436ef2b53344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a3f176db76b4eb2cc1400f76afc967a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3f176db76b4eb2cc1400f76afc967a">EXTI_EMR_EM4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</a></td></tr>
<tr class="separator:ga7a3f176db76b4eb2cc1400f76afc967a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc0210d29dceb5682d01786b6fcf47fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc0210d29dceb5682d01786b6fcf47fe">EXTI_EMR_EM5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</a></td></tr>
<tr class="separator:gacc0210d29dceb5682d01786b6fcf47fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c05702eec349cbbcce9b7bc825e2fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c05702eec349cbbcce9b7bc825e2fd8">EXTI_EMR_EM6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</a></td></tr>
<tr class="separator:ga1c05702eec349cbbcce9b7bc825e2fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04b9ef7548fb0564beae69739bdea72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf04b9ef7548fb0564beae69739bdea72">EXTI_EMR_EM7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</a></td></tr>
<tr class="separator:gaf04b9ef7548fb0564beae69739bdea72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af57b60f4623e5a65011519dd707991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7af57b60f4623e5a65011519dd707991">EXTI_EMR_EM8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</a></td></tr>
<tr class="separator:ga7af57b60f4623e5a65011519dd707991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3757f0da147b7bb49719cb69096b5bc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3757f0da147b7bb49719cb69096b5bc7">EXTI_EMR_EM9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</a></td></tr>
<tr class="separator:ga3757f0da147b7bb49719cb69096b5bc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad548185c3c99b69f3eaec50067999112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad548185c3c99b69f3eaec50067999112">EXTI_EMR_EM10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</a></td></tr>
<tr class="separator:gad548185c3c99b69f3eaec50067999112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d0782c45b8b0951c8bbb5e7037a52b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5d0782c45b8b0951c8bbb5e7037a52b">EXTI_EMR_EM11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</a></td></tr>
<tr class="separator:gad5d0782c45b8b0951c8bbb5e7037a52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef9eaec30663289e66b9d9b40682910f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef9eaec30663289e66b9d9b40682910f">EXTI_EMR_EM12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</a></td></tr>
<tr class="separator:gaef9eaec30663289e66b9d9b40682910f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2fc88afc4ba8231f4368527cc983d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2fc88afc4ba8231f4368527cc983d50">EXTI_EMR_EM13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</a></td></tr>
<tr class="separator:gad2fc88afc4ba8231f4368527cc983d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3c10c55ef88bb255f899d0d0939c98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf3c10c55ef88bb255f899d0d0939c98">EXTI_EMR_EM14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</a></td></tr>
<tr class="separator:gaaf3c10c55ef88bb255f899d0d0939c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3690bd10db8f6505368f84d1d360d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3690bd10db8f6505368f84d1d360d83">EXTI_EMR_EM15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</a></td></tr>
<tr class="separator:gaa3690bd10db8f6505368f84d1d360d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadea424b2e5e1e8733e5f8ba76b16c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadea424b2e5e1e8733e5f8ba76b16c6c">EXTI_EMR_EM16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374">EXTI_EMR_MR16</a></td></tr>
<tr class="separator:gaadea424b2e5e1e8733e5f8ba76b16c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f640eaa67ff0f9e3e849fdc65f7f34e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f640eaa67ff0f9e3e849fdc65f7f34e">EXTI_EMR_EM17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</a></td></tr>
<tr class="separator:ga0f640eaa67ff0f9e3e849fdc65f7f34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7162c4422ad98bec692f15dda4e011eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7162c4422ad98bec692f15dda4e011eb">EXTI_EMR_EM18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5">EXTI_EMR_MR18</a></td></tr>
<tr class="separator:ga7162c4422ad98bec692f15dda4e011eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96076632bf23a1dfb53cfada4008d7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96076632bf23a1dfb53cfada4008d7b3">EXTI_EMR_EM19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994">EXTI_EMR_MR19</a></td></tr>
<tr class="separator:ga96076632bf23a1dfb53cfada4008d7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a88ab99418d93b7277f19736c14c6c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a88ab99418d93b7277f19736c14c6c2">EXTI_EMR_EM20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga047743f042d00f058dd8cf199c92fbfa">EXTI_EMR_MR20</a></td></tr>
<tr class="separator:ga2a88ab99418d93b7277f19736c14c6c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf17512ecb4d8572e8b73ab1a427fd500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf17512ecb4d8572e8b73ab1a427fd500">EXTI_EMR_EM21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga935956e41524c1f96d208f63a699377a">EXTI_EMR_MR21</a></td></tr>
<tr class="separator:gaf17512ecb4d8572e8b73ab1a427fd500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b9e9ec368a547f58ab7f6359c58bdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31b9e9ec368a547f58ab7f6359c58bdf">EXTI_EMR_EM22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbc202d80be3899d867a0b74abad813">EXTI_EMR_MR22</a></td></tr>
<tr class="separator:ga31b9e9ec368a547f58ab7f6359c58bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91695431bc9d35db5f1771358c22ddbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91695431bc9d35db5f1771358c22ddbe">EXTI_EMR_EM23</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab08ac6b29d8a15fc593950600753b8ee">EXTI_EMR_MR23</a></td></tr>
<tr class="separator:ga91695431bc9d35db5f1771358c22ddbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa359160d5aba50c4aff40330fd99d426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa359160d5aba50c4aff40330fd99d426">EXTI_RTSR_TR0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa359160d5aba50c4aff40330fd99d426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b3f74a67ed2871290e5cee5ec27e487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b3f74a67ed2871290e5cee5ec27e487">EXTI_RTSR_TR0_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR0_Pos)</td></tr>
<tr class="separator:ga2b3f74a67ed2871290e5cee5ec27e487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb1823a87cd797a6066681a3256cecc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6">EXTI_RTSR_TR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b3f74a67ed2871290e5cee5ec27e487">EXTI_RTSR_TR0_Msk</a></td></tr>
<tr class="separator:gadb1823a87cd797a6066681a3256cecc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099233be3061fa5c0e44cbf3e20b6394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga099233be3061fa5c0e44cbf3e20b6394">EXTI_RTSR_TR1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga099233be3061fa5c0e44cbf3e20b6394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ba4871b93492e5e8c846f2833f9da1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57ba4871b93492e5e8c846f2833f9da1">EXTI_RTSR_TR1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR1_Pos)</td></tr>
<tr class="separator:ga57ba4871b93492e5e8c846f2833f9da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c42cc3763c52d1061b32219fc441566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566">EXTI_RTSR_TR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57ba4871b93492e5e8c846f2833f9da1">EXTI_RTSR_TR1_Msk</a></td></tr>
<tr class="separator:ga1c42cc3763c52d1061b32219fc441566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22b2187bec09d19b2b79382c25ff3b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22b2187bec09d19b2b79382c25ff3b4b">EXTI_RTSR_TR2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga22b2187bec09d19b2b79382c25ff3b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbecd9a805326155030f357bc2d70046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbecd9a805326155030f357bc2d70046">EXTI_RTSR_TR2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR2_Pos)</td></tr>
<tr class="separator:gadbecd9a805326155030f357bc2d70046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c073b519f09b130e4ab4039823e290c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c">EXTI_RTSR_TR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbecd9a805326155030f357bc2d70046">EXTI_RTSR_TR2_Msk</a></td></tr>
<tr class="separator:ga1c073b519f09b130e4ab4039823e290c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeae95954e4c5e25f225d3cad0e2b2362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeae95954e4c5e25f225d3cad0e2b2362">EXTI_RTSR_TR3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaeae95954e4c5e25f225d3cad0e2b2362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560d856b177ddb7b90e101caf3ce66be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga560d856b177ddb7b90e101caf3ce66be">EXTI_RTSR_TR3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR3_Pos)</td></tr>
<tr class="separator:ga560d856b177ddb7b90e101caf3ce66be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090f295579a774c215585a55e5066b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11">EXTI_RTSR_TR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga560d856b177ddb7b90e101caf3ce66be">EXTI_RTSR_TR3_Msk</a></td></tr>
<tr class="separator:ga090f295579a774c215585a55e5066b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa95865d62fde25381efad4f0c38cd8bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa95865d62fde25381efad4f0c38cd8bd">EXTI_RTSR_TR4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa95865d62fde25381efad4f0c38cd8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga795eff3140a1d0c0e1fcfc03b2fa5860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga795eff3140a1d0c0e1fcfc03b2fa5860">EXTI_RTSR_TR4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR4_Pos)</td></tr>
<tr class="separator:ga795eff3140a1d0c0e1fcfc03b2fa5860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabce4722e99e3f44d40bfb6afb63444cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc">EXTI_RTSR_TR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga795eff3140a1d0c0e1fcfc03b2fa5860">EXTI_RTSR_TR4_Msk</a></td></tr>
<tr class="separator:gabce4722e99e3f44d40bfb6afb63444cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29eade4e6218042bad165fd8cb162662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29eade4e6218042bad165fd8cb162662">EXTI_RTSR_TR5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga29eade4e6218042bad165fd8cb162662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a7c4c35c85b3e922e1df8447dd8e6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65a7c4c35c85b3e922e1df8447dd8e6d">EXTI_RTSR_TR5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR5_Pos)</td></tr>
<tr class="separator:ga65a7c4c35c85b3e922e1df8447dd8e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac57b970ebc88f7bb015119ece9dd32de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de">EXTI_RTSR_TR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65a7c4c35c85b3e922e1df8447dd8e6d">EXTI_RTSR_TR5_Msk</a></td></tr>
<tr class="separator:gac57b970ebc88f7bb015119ece9dd32de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a5fd949f067c605127932367ba4dad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a5fd949f067c605127932367ba4dad5">EXTI_RTSR_TR6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga7a5fd949f067c605127932367ba4dad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85d1a629b7cde96375b82803c46cfcb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85d1a629b7cde96375b82803c46cfcb4">EXTI_RTSR_TR6_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR6_Pos)</td></tr>
<tr class="separator:ga85d1a629b7cde96375b82803c46cfcb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc2212ce653d34cf48446ae0a68bed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6">EXTI_RTSR_TR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85d1a629b7cde96375b82803c46cfcb4">EXTI_RTSR_TR6_Msk</a></td></tr>
<tr class="separator:gaccc2212ce653d34cf48446ae0a68bed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79f320ed539b225c1e4f50e3cfb43100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79f320ed539b225c1e4f50e3cfb43100">EXTI_RTSR_TR7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga79f320ed539b225c1e4f50e3cfb43100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc9d6a9f75fdff045e4806edad97b47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbc9d6a9f75fdff045e4806edad97b47">EXTI_RTSR_TR7_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR7_Pos)</td></tr>
<tr class="separator:gadbc9d6a9f75fdff045e4806edad97b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad380a0bc59524f4a0846a0b91d3c65c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1">EXTI_RTSR_TR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbc9d6a9f75fdff045e4806edad97b47">EXTI_RTSR_TR7_Msk</a></td></tr>
<tr class="separator:gad380a0bc59524f4a0846a0b91d3c65c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9bcf9229eced0f5101842fd9585e40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f9bcf9229eced0f5101842fd9585e40">EXTI_RTSR_TR8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1f9bcf9229eced0f5101842fd9585e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c3b77b33079caf74151ade9fbc3b82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16c3b77b33079caf74151ade9fbc3b82">EXTI_RTSR_TR8_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR8_Pos)</td></tr>
<tr class="separator:ga16c3b77b33079caf74151ade9fbc3b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26cd6a5115b0bbe113f39545bff1ee39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39">EXTI_RTSR_TR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16c3b77b33079caf74151ade9fbc3b82">EXTI_RTSR_TR8_Msk</a></td></tr>
<tr class="separator:ga26cd6a5115b0bbe113f39545bff1ee39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3c856ba7076de4742cea9494d2d97b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f3c856ba7076de4742cea9494d2d97b">EXTI_RTSR_TR9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga3f3c856ba7076de4742cea9494d2d97b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394b28a010f7937178112dd11c7edf7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga394b28a010f7937178112dd11c7edf7b">EXTI_RTSR_TR9_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR9_Pos)</td></tr>
<tr class="separator:ga394b28a010f7937178112dd11c7edf7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3127246b2db3571b00c6af2453941d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17">EXTI_RTSR_TR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga394b28a010f7937178112dd11c7edf7b">EXTI_RTSR_TR9_Msk</a></td></tr>
<tr class="separator:ga3127246b2db3571b00c6af2453941d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf19c55236009d4d88273be1fe6d17b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf19c55236009d4d88273be1fe6d17b69">EXTI_RTSR_TR10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf19c55236009d4d88273be1fe6d17b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12717df4fef207dd689f240bbb23cedf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12717df4fef207dd689f240bbb23cedf">EXTI_RTSR_TR10_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR10_Pos)</td></tr>
<tr class="separator:ga12717df4fef207dd689f240bbb23cedf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29df7ddbd067889992eb60ecddce0e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4">EXTI_RTSR_TR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12717df4fef207dd689f240bbb23cedf">EXTI_RTSR_TR10_Msk</a></td></tr>
<tr class="separator:gaa29df7ddbd067889992eb60ecddce0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f11477d08556852c4cf210f75d11920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f11477d08556852c4cf210f75d11920">EXTI_RTSR_TR11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga7f11477d08556852c4cf210f75d11920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a3f679be0d89926b127c4b293111e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36a3f679be0d89926b127c4b293111e2">EXTI_RTSR_TR11_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR11_Pos)</td></tr>
<tr class="separator:ga36a3f679be0d89926b127c4b293111e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf7a92cdb61b3f8cf6eec9513317ab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7">EXTI_RTSR_TR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36a3f679be0d89926b127c4b293111e2">EXTI_RTSR_TR11_Msk</a></td></tr>
<tr class="separator:ga8cf7a92cdb61b3f8cf6eec9513317ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8b0314682ff50f85bd8d5570fb6935a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8b0314682ff50f85bd8d5570fb6935a">EXTI_RTSR_TR12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaf8b0314682ff50f85bd8d5570fb6935a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4507125ae8a435b97fe643f73e6492e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4507125ae8a435b97fe643f73e6492e">EXTI_RTSR_TR12_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR12_Pos)</td></tr>
<tr class="separator:gab4507125ae8a435b97fe643f73e6492e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0423be12bfb13f34eec9656d6d274e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04">EXTI_RTSR_TR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4507125ae8a435b97fe643f73e6492e">EXTI_RTSR_TR12_Msk</a></td></tr>
<tr class="separator:ga0423be12bfb13f34eec9656d6d274e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20176d8fa4181b22a833e1598e96b153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20176d8fa4181b22a833e1598e96b153">EXTI_RTSR_TR13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga20176d8fa4181b22a833e1598e96b153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga799f99b4edc9604b38ab1f12e0cf9cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga799f99b4edc9604b38ab1f12e0cf9cae">EXTI_RTSR_TR13_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR13_Pos)</td></tr>
<tr class="separator:ga799f99b4edc9604b38ab1f12e0cf9cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d5ef451fd76dc0fa9c76d7c520d8f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12">EXTI_RTSR_TR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga799f99b4edc9604b38ab1f12e0cf9cae">EXTI_RTSR_TR13_Msk</a></td></tr>
<tr class="separator:ga5d5ef451fd76dc0fa9c76d7c520d8f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e76cfdc7657907d423ba90dcac7bc90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e76cfdc7657907d423ba90dcac7bc90">EXTI_RTSR_TR14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga2e76cfdc7657907d423ba90dcac7bc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42533490cce0d8d3ff55a2d6ad8c24ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42533490cce0d8d3ff55a2d6ad8c24ee">EXTI_RTSR_TR14_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR14_Pos)</td></tr>
<tr class="separator:ga42533490cce0d8d3ff55a2d6ad8c24ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b0d883fa0fbc49105bda5596463cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda">EXTI_RTSR_TR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42533490cce0d8d3ff55a2d6ad8c24ee">EXTI_RTSR_TR14_Msk</a></td></tr>
<tr class="separator:ga95b0d883fa0fbc49105bda5596463cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa62a698b0b47384cd72f49ebb9f17f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa62a698b0b47384cd72f49ebb9f17f4c">EXTI_RTSR_TR15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaa62a698b0b47384cd72f49ebb9f17f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffbcdf64f7de2427560316706ddc8c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffbcdf64f7de2427560316706ddc8c1">EXTI_RTSR_TR15_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR15_Pos)</td></tr>
<tr class="separator:ga3ffbcdf64f7de2427560316706ddc8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fe54b09102a18676829c0bafb0aead2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2">EXTI_RTSR_TR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffbcdf64f7de2427560316706ddc8c1">EXTI_RTSR_TR15_Msk</a></td></tr>
<tr class="separator:ga4fe54b09102a18676829c0bafb0aead2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c280314b145321c6a62ce2764d1fd59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c280314b145321c6a62ce2764d1fd59">EXTI_RTSR_TR16_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga5c280314b145321c6a62ce2764d1fd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad883a3a53902664492c684a6dd435d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad883a3a53902664492c684a6dd435d33">EXTI_RTSR_TR16_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR16_Pos)</td></tr>
<tr class="separator:gad883a3a53902664492c684a6dd435d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8e4fb52990f0fa3fb9bed5b74f1a589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589">EXTI_RTSR_TR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad883a3a53902664492c684a6dd435d33">EXTI_RTSR_TR16_Msk</a></td></tr>
<tr class="separator:gae8e4fb52990f0fa3fb9bed5b74f1a589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47fa1d5d96ea124413c3b81b9c10f75f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47fa1d5d96ea124413c3b81b9c10f75f">EXTI_RTSR_TR17_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga47fa1d5d96ea124413c3b81b9c10f75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42283a804716a4de1910afd032b87681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42283a804716a4de1910afd032b87681">EXTI_RTSR_TR17_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR17_Pos)</td></tr>
<tr class="separator:ga42283a804716a4de1910afd032b87681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a8fcb63516a4ed0d91b556f696f806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42283a804716a4de1910afd032b87681">EXTI_RTSR_TR17_Msk</a></td></tr>
<tr class="separator:gad0a8fcb63516a4ed0d91b556f696f806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49afa76eab5b3a7d5e5640fced73047c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49afa76eab5b3a7d5e5640fced73047c">EXTI_RTSR_TR18_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga49afa76eab5b3a7d5e5640fced73047c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga708076360f04650ae4bfdd6695caa617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga708076360f04650ae4bfdd6695caa617">EXTI_RTSR_TR18_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR18_Pos)</td></tr>
<tr class="separator:ga708076360f04650ae4bfdd6695caa617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4223b8c4bc8726ac96ec64837f7b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62">EXTI_RTSR_TR18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga708076360f04650ae4bfdd6695caa617">EXTI_RTSR_TR18_Msk</a></td></tr>
<tr class="separator:gaca4223b8c4bc8726ac96ec64837f7b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef9bfa9cb8df10ec1e3c2dd50235231c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef9bfa9cb8df10ec1e3c2dd50235231c">EXTI_RTSR_TR19_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gaef9bfa9cb8df10ec1e3c2dd50235231c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab40d59af38c6adbe9621b8ab68dbdbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab40d59af38c6adbe9621b8ab68dbdbe">EXTI_RTSR_TR19_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR19_Pos)</td></tr>
<tr class="separator:gaab40d59af38c6adbe9621b8ab68dbdbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a722b0c36e832f619b2136f1510b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e">EXTI_RTSR_TR19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab40d59af38c6adbe9621b8ab68dbdbe">EXTI_RTSR_TR19_Msk</a></td></tr>
<tr class="separator:ga40a722b0c36e832f619b2136f1510b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga825c9ea20abb9a733bc90b94440fbc63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga825c9ea20abb9a733bc90b94440fbc63">EXTI_RTSR_TR20_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga825c9ea20abb9a733bc90b94440fbc63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3497416ddbe940f3f87bdbe94dcb423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3497416ddbe940f3f87bdbe94dcb423">EXTI_RTSR_TR20_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR20_Pos)</td></tr>
<tr class="separator:gaf3497416ddbe940f3f87bdbe94dcb423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076319b89121213ea97b4767182b17bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga076319b89121213ea97b4767182b17bd">EXTI_RTSR_TR20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3497416ddbe940f3f87bdbe94dcb423">EXTI_RTSR_TR20_Msk</a></td></tr>
<tr class="separator:ga076319b89121213ea97b4767182b17bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a92f33d68f20f61d92563404305ba35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a92f33d68f20f61d92563404305ba35">EXTI_RTSR_TR21_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga6a92f33d68f20f61d92563404305ba35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0acfd045c5ef66801c4f70a7a529a210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0acfd045c5ef66801c4f70a7a529a210">EXTI_RTSR_TR21_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR21_Pos)</td></tr>
<tr class="separator:ga0acfd045c5ef66801c4f70a7a529a210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b1fd6472c3739cb5d21ba25bb6f745d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b1fd6472c3739cb5d21ba25bb6f745d">EXTI_RTSR_TR21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0acfd045c5ef66801c4f70a7a529a210">EXTI_RTSR_TR21_Msk</a></td></tr>
<tr class="separator:ga5b1fd6472c3739cb5d21ba25bb6f745d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9b6c8e3b151388284c11fad135c06f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9b6c8e3b151388284c11fad135c06f3">EXTI_RTSR_TR22_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gad9b6c8e3b151388284c11fad135c06f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcf74a99ed3d1bc23d06f4e6d634b46f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcf74a99ed3d1bc23d06f4e6d634b46f">EXTI_RTSR_TR22_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR22_Pos)</td></tr>
<tr class="separator:gadcf74a99ed3d1bc23d06f4e6d634b46f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca577c5c1742e043ed5e0a2ffcc88f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca577c5c1742e043ed5e0a2ffcc88f82">EXTI_RTSR_TR22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadcf74a99ed3d1bc23d06f4e6d634b46f">EXTI_RTSR_TR22_Msk</a></td></tr>
<tr class="separator:gaca577c5c1742e043ed5e0a2ffcc88f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga973571d8aac7ce8e83496f282e6b269d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga973571d8aac7ce8e83496f282e6b269d">EXTI_RTSR_TR23_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga973571d8aac7ce8e83496f282e6b269d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2422fa93b18c0ca7473de258dffe39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f2422fa93b18c0ca7473de258dffe39">EXTI_RTSR_TR23_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR23_Pos)</td></tr>
<tr class="separator:ga6f2422fa93b18c0ca7473de258dffe39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11744e9be9f49d12b8c315ef54efda91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11744e9be9f49d12b8c315ef54efda91">EXTI_RTSR_TR23</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f2422fa93b18c0ca7473de258dffe39">EXTI_RTSR_TR23_Msk</a></td></tr>
<tr class="separator:ga11744e9be9f49d12b8c315ef54efda91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade996606f4ecfb99bfbd885995dabcb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade996606f4ecfb99bfbd885995dabcb2">EXTI_RTSR_RT0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6">EXTI_RTSR_TR0</a></td></tr>
<tr class="separator:gade996606f4ecfb99bfbd885995dabcb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105a193b7168b2cfafcc233f692808c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga105a193b7168b2cfafcc233f692808c6">EXTI_RTSR_RT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566">EXTI_RTSR_TR1</a></td></tr>
<tr class="separator:ga105a193b7168b2cfafcc233f692808c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8cd1d16738c353cfa130dcf89b0014b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8cd1d16738c353cfa130dcf89b0014b">EXTI_RTSR_RT2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c">EXTI_RTSR_TR2</a></td></tr>
<tr class="separator:gaf8cd1d16738c353cfa130dcf89b0014b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d07f42f4967fe0714b8c015a5626eae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d07f42f4967fe0714b8c015a5626eae">EXTI_RTSR_RT3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11">EXTI_RTSR_TR3</a></td></tr>
<tr class="separator:ga3d07f42f4967fe0714b8c015a5626eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a227db84617ef946085cb7d92af824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46a227db84617ef946085cb7d92af824">EXTI_RTSR_RT4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc">EXTI_RTSR_TR4</a></td></tr>
<tr class="separator:ga46a227db84617ef946085cb7d92af824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec73c264e9daefed6f6ab5d6fa5b256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec73c264e9daefed6f6ab5d6fa5b256">EXTI_RTSR_RT5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de">EXTI_RTSR_TR5</a></td></tr>
<tr class="separator:ga7ec73c264e9daefed6f6ab5d6fa5b256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga817e04dd704204e3e59624b04cd90ef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga817e04dd704204e3e59624b04cd90ef9">EXTI_RTSR_RT6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6">EXTI_RTSR_TR6</a></td></tr>
<tr class="separator:ga817e04dd704204e3e59624b04cd90ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8833907ee685681c2354eef94c3b9aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8833907ee685681c2354eef94c3b9aac">EXTI_RTSR_RT7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1">EXTI_RTSR_TR7</a></td></tr>
<tr class="separator:ga8833907ee685681c2354eef94c3b9aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6123d1c5b5ae9898e35c326e91ec8d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6123d1c5b5ae9898e35c326e91ec8d3">EXTI_RTSR_RT8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39">EXTI_RTSR_TR8</a></td></tr>
<tr class="separator:gaf6123d1c5b5ae9898e35c326e91ec8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3388bbfa1fecb8968b3df4b8e4cea68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3388bbfa1fecb8968b3df4b8e4cea68">EXTI_RTSR_RT9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17">EXTI_RTSR_TR9</a></td></tr>
<tr class="separator:gab3388bbfa1fecb8968b3df4b8e4cea68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75f7f15156743871c0e7db2f7272dc91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75f7f15156743871c0e7db2f7272dc91">EXTI_RTSR_RT10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4">EXTI_RTSR_TR10</a></td></tr>
<tr class="separator:ga75f7f15156743871c0e7db2f7272dc91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8847c64747b7b8239d59531c1500b5e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8847c64747b7b8239d59531c1500b5e5">EXTI_RTSR_RT11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7">EXTI_RTSR_TR11</a></td></tr>
<tr class="separator:ga8847c64747b7b8239d59531c1500b5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf937ad487f1b00b7aadb958de8f10ec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf937ad487f1b00b7aadb958de8f10ec0">EXTI_RTSR_RT12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04">EXTI_RTSR_TR12</a></td></tr>
<tr class="separator:gaf937ad487f1b00b7aadb958de8f10ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga192076dfb3813cde09a4d963ee264642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga192076dfb3813cde09a4d963ee264642">EXTI_RTSR_RT13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12">EXTI_RTSR_TR13</a></td></tr>
<tr class="separator:ga192076dfb3813cde09a4d963ee264642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25400decc47ad8c5dd644837d944c75f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25400decc47ad8c5dd644837d944c75f">EXTI_RTSR_RT14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda">EXTI_RTSR_TR14</a></td></tr>
<tr class="separator:ga25400decc47ad8c5dd644837d944c75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e124438b8592519e189ee8a539b56cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e124438b8592519e189ee8a539b56cf">EXTI_RTSR_RT15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2">EXTI_RTSR_TR15</a></td></tr>
<tr class="separator:ga9e124438b8592519e189ee8a539b56cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c20c700b8ae5bba65ebf6a4b2023df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12c20c700b8ae5bba65ebf6a4b2023df">EXTI_RTSR_RT16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589">EXTI_RTSR_TR16</a></td></tr>
<tr class="separator:ga12c20c700b8ae5bba65ebf6a4b2023df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9ab1c8a2f42518c48e54a95a226ba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f9ab1c8a2f42518c48e54a95a226ba8">EXTI_RTSR_RT17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</a></td></tr>
<tr class="separator:ga5f9ab1c8a2f42518c48e54a95a226ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7bb7f0f57a3133cbb7c48b2d5e49095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7bb7f0f57a3133cbb7c48b2d5e49095">EXTI_RTSR_RT18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62">EXTI_RTSR_TR18</a></td></tr>
<tr class="separator:gae7bb7f0f57a3133cbb7c48b2d5e49095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2554d090075ee3f1eefdbcd3e9aa1a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2554d090075ee3f1eefdbcd3e9aa1a0">EXTI_RTSR_RT19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e">EXTI_RTSR_TR19</a></td></tr>
<tr class="separator:gae2554d090075ee3f1eefdbcd3e9aa1a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2256149be6091e283c2f7c16d0b01c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2256149be6091e283c2f7c16d0b01c3">EXTI_RTSR_RT20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga076319b89121213ea97b4767182b17bd">EXTI_RTSR_TR20</a></td></tr>
<tr class="separator:gac2256149be6091e283c2f7c16d0b01c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadacbd96717e71c8e654b80a4a151caee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadacbd96717e71c8e654b80a4a151caee">EXTI_RTSR_RT21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b1fd6472c3739cb5d21ba25bb6f745d">EXTI_RTSR_TR21</a></td></tr>
<tr class="separator:gadacbd96717e71c8e654b80a4a151caee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3b1bb91c2f7ae350bbbfde21bf467f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3b1bb91c2f7ae350bbbfde21bf467f6">EXTI_RTSR_RT22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca577c5c1742e043ed5e0a2ffcc88f82">EXTI_RTSR_TR22</a></td></tr>
<tr class="separator:gaa3b1bb91c2f7ae350bbbfde21bf467f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae03857a86c38fdb242c23b656db3bd00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae03857a86c38fdb242c23b656db3bd00">EXTI_RTSR_RT23</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11744e9be9f49d12b8c315ef54efda91">EXTI_RTSR_TR23</a></td></tr>
<tr class="separator:gae03857a86c38fdb242c23b656db3bd00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a92993932aa377be10ff0376f600b9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a92993932aa377be10ff0376f600b9f">EXTI_FTSR_TR0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0a92993932aa377be10ff0376f600b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd5afa140faff4e562142dc289387cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd5afa140faff4e562142dc289387cc">EXTI_FTSR_TR0_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR0_Pos)</td></tr>
<tr class="separator:ga6fd5afa140faff4e562142dc289387cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">EXTI_FTSR_TR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd5afa140faff4e562142dc289387cc">EXTI_FTSR_TR0_Msk</a></td></tr>
<tr class="separator:gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf26d85ea048d7c483094a9eebaa7aba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf26d85ea048d7c483094a9eebaa7aba">EXTI_FTSR_TR1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadf26d85ea048d7c483094a9eebaa7aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01090491a062f3b8b4a80b0b66690ce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01090491a062f3b8b4a80b0b66690ce8">EXTI_FTSR_TR1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR1_Pos)</td></tr>
<tr class="separator:ga01090491a062f3b8b4a80b0b66690ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac287be3bd3bad84aed48603dbe8bd4ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed">EXTI_FTSR_TR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01090491a062f3b8b4a80b0b66690ce8">EXTI_FTSR_TR1_Msk</a></td></tr>
<tr class="separator:gac287be3bd3bad84aed48603dbe8bd4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425e560479e3bcf114aca570bd170079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga425e560479e3bcf114aca570bd170079">EXTI_FTSR_TR2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga425e560479e3bcf114aca570bd170079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71bfd75475e3d65a3bee0a4ccd41e0e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71bfd75475e3d65a3bee0a4ccd41e0e3">EXTI_FTSR_TR2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR2_Pos)</td></tr>
<tr class="separator:ga71bfd75475e3d65a3bee0a4ccd41e0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4503803cbe1933cd35519cfc809041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041">EXTI_FTSR_TR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71bfd75475e3d65a3bee0a4ccd41e0e3">EXTI_FTSR_TR2_Msk</a></td></tr>
<tr class="separator:ga9c4503803cbe1933cd35519cfc809041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf7f91925c2ac9c267480ed6b9fc1a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf7f91925c2ac9c267480ed6b9fc1a04">EXTI_FTSR_TR3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaaf7f91925c2ac9c267480ed6b9fc1a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b35fe3af253035fe6c7a8702ef8e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71b35fe3af253035fe6c7a8702ef8e5e">EXTI_FTSR_TR3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR3_Pos)</td></tr>
<tr class="separator:ga71b35fe3af253035fe6c7a8702ef8e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23593d2b8a9ec0147bab28765af30e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f">EXTI_FTSR_TR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71b35fe3af253035fe6c7a8702ef8e5e">EXTI_FTSR_TR3_Msk</a></td></tr>
<tr class="separator:ga23593d2b8a9ec0147bab28765af30e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa295a76e5ee487856be1dde365373f5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa295a76e5ee487856be1dde365373f5d">EXTI_FTSR_TR4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa295a76e5ee487856be1dde365373f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabecb16c1706cb6cad8ec0a8e06ac2475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabecb16c1706cb6cad8ec0a8e06ac2475">EXTI_FTSR_TR4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR4_Pos)</td></tr>
<tr class="separator:gabecb16c1706cb6cad8ec0a8e06ac2475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77211bfa8f4d77cf373296954dad6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2">EXTI_FTSR_TR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabecb16c1706cb6cad8ec0a8e06ac2475">EXTI_FTSR_TR4_Msk</a></td></tr>
<tr class="separator:gaa77211bfa8f4d77cf373296954dad6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f3affd9eee854acf6d5e1d820421532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f3affd9eee854acf6d5e1d820421532">EXTI_FTSR_TR5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga8f3affd9eee854acf6d5e1d820421532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeffba32b6b0854a232493dc2e2634d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeffba32b6b0854a232493dc2e2634d4">EXTI_FTSR_TR5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR5_Pos)</td></tr>
<tr class="separator:gafeffba32b6b0854a232493dc2e2634d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga903f9b080c5971dd5d7935e5b87886e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2">EXTI_FTSR_TR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafeffba32b6b0854a232493dc2e2634d4">EXTI_FTSR_TR5_Msk</a></td></tr>
<tr class="separator:ga903f9b080c5971dd5d7935e5b87886e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5995bc6ec7301b6623c8014fd9db711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5995bc6ec7301b6623c8014fd9db711">EXTI_FTSR_TR6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gac5995bc6ec7301b6623c8014fd9db711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6590e0e011792337a19831a0ea2df2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6590e0e011792337a19831a0ea2df2c">EXTI_FTSR_TR6_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR6_Pos)</td></tr>
<tr class="separator:gaa6590e0e011792337a19831a0ea2df2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8527cce22f69e02a08ed67a67f8e5ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca">EXTI_FTSR_TR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6590e0e011792337a19831a0ea2df2c">EXTI_FTSR_TR6_Msk</a></td></tr>
<tr class="separator:gae8527cce22f69e02a08ed67a67f8e5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf100b4a2a76bcfdc3f7d0da8d39cc8b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf100b4a2a76bcfdc3f7d0da8d39cc8b1">EXTI_FTSR_TR7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaf100b4a2a76bcfdc3f7d0da8d39cc8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d1347ed594a5d5bb5e0a69f31cbfb20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d1347ed594a5d5bb5e0a69f31cbfb20">EXTI_FTSR_TR7_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR7_Pos)</td></tr>
<tr class="separator:ga0d1347ed594a5d5bb5e0a69f31cbfb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf408315e497b902922a9bf40a4c6f567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567">EXTI_FTSR_TR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d1347ed594a5d5bb5e0a69f31cbfb20">EXTI_FTSR_TR7_Msk</a></td></tr>
<tr class="separator:gaf408315e497b902922a9bf40a4c6f567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb1e5c22b9a7b2b53fbcc3d50a7ac80a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb1e5c22b9a7b2b53fbcc3d50a7ac80a">EXTI_FTSR_TR8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gadb1e5c22b9a7b2b53fbcc3d50a7ac80a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b6b9ab34a5724cebedd0ccbf1ad65e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b6b9ab34a5724cebedd0ccbf1ad65e">EXTI_FTSR_TR8_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR8_Pos)</td></tr>
<tr class="separator:gaf0b6b9ab34a5724cebedd0ccbf1ad65e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f1bded4d121e21116627b8e80784fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc">EXTI_FTSR_TR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b6b9ab34a5724cebedd0ccbf1ad65e">EXTI_FTSR_TR8_Msk</a></td></tr>
<tr class="separator:ga00f1bded4d121e21116627b8e80784fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga165ac2e2e46e32debc7efd99e258e608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga165ac2e2e46e32debc7efd99e258e608">EXTI_FTSR_TR9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga165ac2e2e46e32debc7efd99e258e608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga898047db88343aeac8c05f39c4bc63e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga898047db88343aeac8c05f39c4bc63e0">EXTI_FTSR_TR9_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR9_Pos)</td></tr>
<tr class="separator:ga898047db88343aeac8c05f39c4bc63e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f0c4de2b6acb75302d206b697f83ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef">EXTI_FTSR_TR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga898047db88343aeac8c05f39c4bc63e0">EXTI_FTSR_TR9_Msk</a></td></tr>
<tr class="separator:ga89f0c4de2b6acb75302d206b697f83ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0592581c7bd1ea908087aa319528fdae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0592581c7bd1ea908087aa319528fdae">EXTI_FTSR_TR10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga0592581c7bd1ea908087aa319528fdae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e6991a6c2f7e8fd99992d7623a31093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e6991a6c2f7e8fd99992d7623a31093">EXTI_FTSR_TR10_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR10_Pos)</td></tr>
<tr class="separator:ga8e6991a6c2f7e8fd99992d7623a31093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a2b80699a213f0d2b03658f21ad643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643">EXTI_FTSR_TR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e6991a6c2f7e8fd99992d7623a31093">EXTI_FTSR_TR10_Msk</a></td></tr>
<tr class="separator:gac9a2b80699a213f0d2b03658f21ad643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ce99e8292f13831e1c8eaa79dc3554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32ce99e8292f13831e1c8eaa79dc3554">EXTI_FTSR_TR11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga32ce99e8292f13831e1c8eaa79dc3554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac985e7db4d6a853c4411544878fd0551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac985e7db4d6a853c4411544878fd0551">EXTI_FTSR_TR11_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR11_Pos)</td></tr>
<tr class="separator:gac985e7db4d6a853c4411544878fd0551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c74d4d520406a14c517784cdd5fc6ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef">EXTI_FTSR_TR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac985e7db4d6a853c4411544878fd0551">EXTI_FTSR_TR11_Msk</a></td></tr>
<tr class="separator:ga6c74d4d520406a14c517784cdd5fc6ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f1f39d43c981697a040fc94abbbfc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49f1f39d43c981697a040fc94abbbfc1">EXTI_FTSR_TR12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga49f1f39d43c981697a040fc94abbbfc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1c99fa4436d7a5fad4632366db4462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1c99fa4436d7a5fad4632366db4462">EXTI_FTSR_TR12_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR12_Pos)</td></tr>
<tr class="separator:ga3f1c99fa4436d7a5fad4632366db4462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3992511ec1785bdf107873b139d74245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245">EXTI_FTSR_TR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1c99fa4436d7a5fad4632366db4462">EXTI_FTSR_TR12_Msk</a></td></tr>
<tr class="separator:ga3992511ec1785bdf107873b139d74245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd86158859c108fbe911aff6498eb15b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd86158859c108fbe911aff6498eb15b">EXTI_FTSR_TR13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gabd86158859c108fbe911aff6498eb15b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89275d329ff466aee9a8b226376eb9b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89275d329ff466aee9a8b226376eb9b7">EXTI_FTSR_TR13_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR13_Pos)</td></tr>
<tr class="separator:ga89275d329ff466aee9a8b226376eb9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0714519a1edcba4695f92f1bba70e825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825">EXTI_FTSR_TR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89275d329ff466aee9a8b226376eb9b7">EXTI_FTSR_TR13_Msk</a></td></tr>
<tr class="separator:ga0714519a1edcba4695f92f1bba70e825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd9b96b99f65602a7d5285d62b8c0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffd9b96b99f65602a7d5285d62b8c0ac">EXTI_FTSR_TR14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaffd9b96b99f65602a7d5285d62b8c0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2e56c2bfea3a94e5bc8905b5008dd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e2e56c2bfea3a94e5bc8905b5008dd0">EXTI_FTSR_TR14_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR14_Pos)</td></tr>
<tr class="separator:ga4e2e56c2bfea3a94e5bc8905b5008dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b92577e64a95ef2069f1a56176d35ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff">EXTI_FTSR_TR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e2e56c2bfea3a94e5bc8905b5008dd0">EXTI_FTSR_TR14_Msk</a></td></tr>
<tr class="separator:ga5b92577e64a95ef2069f1a56176d35ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a3ca20b1ac9fdf5794fe609a3fe333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5a3ca20b1ac9fdf5794fe609a3fe333">EXTI_FTSR_TR15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaa5a3ca20b1ac9fdf5794fe609a3fe333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b78c01259464833376dbc4755fefc21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b78c01259464833376dbc4755fefc21">EXTI_FTSR_TR15_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR15_Pos)</td></tr>
<tr class="separator:ga7b78c01259464833376dbc4755fefc21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6cc515f13ffe1a3620d06fa08addc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7">EXTI_FTSR_TR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b78c01259464833376dbc4755fefc21">EXTI_FTSR_TR15_Msk</a></td></tr>
<tr class="separator:ga2a6cc515f13ffe1a3620d06fa08addc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b123b9f8f09d0d1fcb29f846279ce21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b123b9f8f09d0d1fcb29f846279ce21">EXTI_FTSR_TR16_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga5b123b9f8f09d0d1fcb29f846279ce21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43c9167b3d4af750254db5efaf97aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad43c9167b3d4af750254db5efaf97aa4">EXTI_FTSR_TR16_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR16_Pos)</td></tr>
<tr class="separator:gad43c9167b3d4af750254db5efaf97aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1b4b850094ccc48790a1e4616ceebd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2">EXTI_FTSR_TR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad43c9167b3d4af750254db5efaf97aa4">EXTI_FTSR_TR16_Msk</a></td></tr>
<tr class="separator:gaa1b4b850094ccc48790a1e4616ceebd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf5a7f78ce681c3f1b7afbaf3471d1f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf5a7f78ce681c3f1b7afbaf3471d1f4">EXTI_FTSR_TR17_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gacf5a7f78ce681c3f1b7afbaf3471d1f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3170e25ad439045d2372d1e052cea88c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3170e25ad439045d2372d1e052cea88c">EXTI_FTSR_TR17_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR17_Pos)</td></tr>
<tr class="separator:ga3170e25ad439045d2372d1e052cea88c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga009e618c9563b3a8dcaec493006115c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7">EXTI_FTSR_TR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3170e25ad439045d2372d1e052cea88c">EXTI_FTSR_TR17_Msk</a></td></tr>
<tr class="separator:ga009e618c9563b3a8dcaec493006115c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a49bf16fd86f2e5f0c0cd439be375f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52a49bf16fd86f2e5f0c0cd439be375f">EXTI_FTSR_TR18_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga52a49bf16fd86f2e5f0c0cd439be375f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac793e138d33f0b8106662bb5783b0eaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac793e138d33f0b8106662bb5783b0eaf">EXTI_FTSR_TR18_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR18_Pos)</td></tr>
<tr class="separator:gac793e138d33f0b8106662bb5783b0eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga405285cdc474ee20085b17ef1f61517e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e">EXTI_FTSR_TR18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac793e138d33f0b8106662bb5783b0eaf">EXTI_FTSR_TR18_Msk</a></td></tr>
<tr class="separator:ga405285cdc474ee20085b17ef1f61517e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf317413191ad372394192996edebfcb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf317413191ad372394192996edebfcb3">EXTI_FTSR_TR19_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gaf317413191ad372394192996edebfcb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1a59ec9892e009f734e6c7703af85c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1a59ec9892e009f734e6c7703af85c4">EXTI_FTSR_TR19_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR19_Pos)</td></tr>
<tr class="separator:gaa1a59ec9892e009f734e6c7703af85c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1277527e2fa727fdec2dcc7a300ea1af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af">EXTI_FTSR_TR19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1a59ec9892e009f734e6c7703af85c4">EXTI_FTSR_TR19_Msk</a></td></tr>
<tr class="separator:ga1277527e2fa727fdec2dcc7a300ea1af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga159e0d936264a23e36e44430355412c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga159e0d936264a23e36e44430355412c3">EXTI_FTSR_TR20_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga159e0d936264a23e36e44430355412c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f627753cee5eab2cc5111bc5698fd36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f627753cee5eab2cc5111bc5698fd36">EXTI_FTSR_TR20_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR20_Pos)</td></tr>
<tr class="separator:ga0f627753cee5eab2cc5111bc5698fd36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae185289c161b407cdcd5ca185aca5477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae185289c161b407cdcd5ca185aca5477">EXTI_FTSR_TR20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f627753cee5eab2cc5111bc5698fd36">EXTI_FTSR_TR20_Msk</a></td></tr>
<tr class="separator:gae185289c161b407cdcd5ca185aca5477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53324986eef8e0f233b9d7c7650f88f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53324986eef8e0f233b9d7c7650f88f8">EXTI_FTSR_TR21_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga53324986eef8e0f233b9d7c7650f88f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bb39db3d5a47c3e7baf4240b5738064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bb39db3d5a47c3e7baf4240b5738064">EXTI_FTSR_TR21_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR21_Pos)</td></tr>
<tr class="separator:ga3bb39db3d5a47c3e7baf4240b5738064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04957f9a7aa38bc50d6ac9340697a826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04957f9a7aa38bc50d6ac9340697a826">EXTI_FTSR_TR21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3bb39db3d5a47c3e7baf4240b5738064">EXTI_FTSR_TR21_Msk</a></td></tr>
<tr class="separator:ga04957f9a7aa38bc50d6ac9340697a826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf272ea16ee6c30f486255e71179f34d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf272ea16ee6c30f486255e71179f34d">EXTI_FTSR_TR22_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gabf272ea16ee6c30f486255e71179f34d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf39fdb81f4c5e0e4a566369b17b1a88a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf39fdb81f4c5e0e4a566369b17b1a88a">EXTI_FTSR_TR22_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR22_Pos)</td></tr>
<tr class="separator:gaf39fdb81f4c5e0e4a566369b17b1a88a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7931f3a5864584bc80de7ab3455517e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7931f3a5864584bc80de7ab3455517e">EXTI_FTSR_TR22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf39fdb81f4c5e0e4a566369b17b1a88a">EXTI_FTSR_TR22_Msk</a></td></tr>
<tr class="separator:gaa7931f3a5864584bc80de7ab3455517e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0b137027490fd16bbc723586c2756bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0b137027490fd16bbc723586c2756bc">EXTI_FTSR_TR23_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gad0b137027490fd16bbc723586c2756bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5916c49b756e29dbfa308171376fe8ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5916c49b756e29dbfa308171376fe8ef">EXTI_FTSR_TR23_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR23_Pos)</td></tr>
<tr class="separator:ga5916c49b756e29dbfa308171376fe8ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b61d843ead0dd9d2d7f5fdce934726c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b61d843ead0dd9d2d7f5fdce934726c">EXTI_FTSR_TR23</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5916c49b756e29dbfa308171376fe8ef">EXTI_FTSR_TR23_Msk</a></td></tr>
<tr class="separator:ga8b61d843ead0dd9d2d7f5fdce934726c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4e24d457b6263d098a448ac265ab507"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4e24d457b6263d098a448ac265ab507">EXTI_FTSR_FT0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">EXTI_FTSR_TR0</a></td></tr>
<tr class="separator:gad4e24d457b6263d098a448ac265ab507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fa926ba0a519efa170ddf7e8d1d762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92fa926ba0a519efa170ddf7e8d1d762">EXTI_FTSR_FT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed">EXTI_FTSR_TR1</a></td></tr>
<tr class="separator:ga92fa926ba0a519efa170ddf7e8d1d762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac53ad14516f7ff5b143bcf7e9f25c5dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac53ad14516f7ff5b143bcf7e9f25c5dd">EXTI_FTSR_FT2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041">EXTI_FTSR_TR2</a></td></tr>
<tr class="separator:gac53ad14516f7ff5b143bcf7e9f25c5dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb46e1bc04a5b92cc3b4054799f2b84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cb46e1bc04a5b92cc3b4054799f2b84">EXTI_FTSR_FT3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f">EXTI_FTSR_TR3</a></td></tr>
<tr class="separator:ga5cb46e1bc04a5b92cc3b4054799f2b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb41861232228ba312dd7138d3104789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb41861232228ba312dd7138d3104789">EXTI_FTSR_FT4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2">EXTI_FTSR_TR4</a></td></tr>
<tr class="separator:gaeb41861232228ba312dd7138d3104789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga439f9a437442982b33f1a1a4d96b93fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga439f9a437442982b33f1a1a4d96b93fe">EXTI_FTSR_FT5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2">EXTI_FTSR_TR5</a></td></tr>
<tr class="separator:ga439f9a437442982b33f1a1a4d96b93fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad533b3f29f33bca5abe0312f3d2fe7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad533b3f29f33bca5abe0312f3d2fe7a3">EXTI_FTSR_FT6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca">EXTI_FTSR_TR6</a></td></tr>
<tr class="separator:gad533b3f29f33bca5abe0312f3d2fe7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a35ce0e6cde0f153a19b9af730c801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5a35ce0e6cde0f153a19b9af730c801">EXTI_FTSR_FT7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567">EXTI_FTSR_TR7</a></td></tr>
<tr class="separator:gaa5a35ce0e6cde0f153a19b9af730c801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac82485ebde5f76e720c96c8f14506756"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac82485ebde5f76e720c96c8f14506756">EXTI_FTSR_FT8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc">EXTI_FTSR_TR8</a></td></tr>
<tr class="separator:gac82485ebde5f76e720c96c8f14506756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7de5945627e67bda047e0398bb5d0b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7de5945627e67bda047e0398bb5d0b7">EXTI_FTSR_FT9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef">EXTI_FTSR_TR9</a></td></tr>
<tr class="separator:gae7de5945627e67bda047e0398bb5d0b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4969598084444af625d4eb046d21a6b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4969598084444af625d4eb046d21a6b6">EXTI_FTSR_FT10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643">EXTI_FTSR_TR10</a></td></tr>
<tr class="separator:ga4969598084444af625d4eb046d21a6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga701fe44026dd9b17c32f94079f40f1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga701fe44026dd9b17c32f94079f40f1e4">EXTI_FTSR_FT11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef">EXTI_FTSR_TR11</a></td></tr>
<tr class="separator:ga701fe44026dd9b17c32f94079f40f1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69fa152c220b1e7807a611f48cd225b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69fa152c220b1e7807a611f48cd225b6">EXTI_FTSR_FT12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245">EXTI_FTSR_TR12</a></td></tr>
<tr class="separator:ga69fa152c220b1e7807a611f48cd225b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa52d56ee98aefbe60c06a179d72853eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa52d56ee98aefbe60c06a179d72853eb">EXTI_FTSR_FT13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825">EXTI_FTSR_TR13</a></td></tr>
<tr class="separator:gaa52d56ee98aefbe60c06a179d72853eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31be5e7df3597ac8bef2dbe415126b35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31be5e7df3597ac8bef2dbe415126b35">EXTI_FTSR_FT14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff">EXTI_FTSR_TR14</a></td></tr>
<tr class="separator:ga31be5e7df3597ac8bef2dbe415126b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd1337c43077e8704118fdda4329cb53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd1337c43077e8704118fdda4329cb53">EXTI_FTSR_FT15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7">EXTI_FTSR_TR15</a></td></tr>
<tr class="separator:gadd1337c43077e8704118fdda4329cb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3933dd8f4a674072f26acc7cd9fb0613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3933dd8f4a674072f26acc7cd9fb0613">EXTI_FTSR_FT16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2">EXTI_FTSR_TR16</a></td></tr>
<tr class="separator:ga3933dd8f4a674072f26acc7cd9fb0613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58099b920a04f61430f8251c387ec811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58099b920a04f61430f8251c387ec811">EXTI_FTSR_FT17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7">EXTI_FTSR_TR17</a></td></tr>
<tr class="separator:ga58099b920a04f61430f8251c387ec811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73a39d9a142ca248386a6035b37aa51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac73a39d9a142ca248386a6035b37aa51">EXTI_FTSR_FT18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e">EXTI_FTSR_TR18</a></td></tr>
<tr class="separator:gac73a39d9a142ca248386a6035b37aa51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d10246d9ff2e7899aa874728d7206ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d10246d9ff2e7899aa874728d7206ce">EXTI_FTSR_FT19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af">EXTI_FTSR_TR19</a></td></tr>
<tr class="separator:ga9d10246d9ff2e7899aa874728d7206ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb9b9a3c8e4b060fc8285700106f991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bb9b9a3c8e4b060fc8285700106f991">EXTI_FTSR_FT20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae185289c161b407cdcd5ca185aca5477">EXTI_FTSR_TR20</a></td></tr>
<tr class="separator:ga1bb9b9a3c8e4b060fc8285700106f991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2780d11e3501560c88c6775f20539a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2780d11e3501560c88c6775f20539a75">EXTI_FTSR_FT21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04957f9a7aa38bc50d6ac9340697a826">EXTI_FTSR_TR21</a></td></tr>
<tr class="separator:ga2780d11e3501560c88c6775f20539a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga419060aef0a502dbd55fb398ed05a12d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga419060aef0a502dbd55fb398ed05a12d">EXTI_FTSR_FT22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7931f3a5864584bc80de7ab3455517e">EXTI_FTSR_TR22</a></td></tr>
<tr class="separator:ga419060aef0a502dbd55fb398ed05a12d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11cbba4b67ddedc5cd54a63601a2657f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11cbba4b67ddedc5cd54a63601a2657f">EXTI_FTSR_FT23</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b61d843ead0dd9d2d7f5fdce934726c">EXTI_FTSR_TR23</a></td></tr>
<tr class="separator:ga11cbba4b67ddedc5cd54a63601a2657f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47cfabfaaaf3453afad037f2b4ee959d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47cfabfaaaf3453afad037f2b4ee959d">EXTI_SWIER_SWIER0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga47cfabfaaaf3453afad037f2b4ee959d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded47468bc0aade2a8c36333d64a3fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaded47468bc0aade2a8c36333d64a3fc7">EXTI_SWIER_SWIER0_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER0_Pos)</td></tr>
<tr class="separator:gaded47468bc0aade2a8c36333d64a3fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6df16d2e8010a2897888a4acf19cee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3">EXTI_SWIER_SWIER0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaded47468bc0aade2a8c36333d64a3fc7">EXTI_SWIER_SWIER0_Msk</a></td></tr>
<tr class="separator:gaa6df16d2e8010a2897888a4acf19cee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf7afd1d1f63c7a76bae06e5c5d86e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf7afd1d1f63c7a76bae06e5c5d86e96">EXTI_SWIER_SWIER1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadf7afd1d1f63c7a76bae06e5c5d86e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43b28416d9efdd9464c175f594ff0490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43b28416d9efdd9464c175f594ff0490">EXTI_SWIER_SWIER1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER1_Pos)</td></tr>
<tr class="separator:ga43b28416d9efdd9464c175f594ff0490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0c3fa5a03204d743ae92ff925421ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae">EXTI_SWIER_SWIER1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43b28416d9efdd9464c175f594ff0490">EXTI_SWIER_SWIER1_Msk</a></td></tr>
<tr class="separator:gaeb0c3fa5a03204d743ae92ff925421ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc778d2738c9f6b76c560c98c0995c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc778d2738c9f6b76c560c98c0995c6">EXTI_SWIER_SWIER2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga6bc778d2738c9f6b76c560c98c0995c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga701fc135a83a7a43ca6a977fa51087e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga701fc135a83a7a43ca6a977fa51087e1">EXTI_SWIER_SWIER2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER2_Pos)</td></tr>
<tr class="separator:ga701fc135a83a7a43ca6a977fa51087e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bea1dbaf71e830dd357135524166f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c">EXTI_SWIER_SWIER2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga701fc135a83a7a43ca6a977fa51087e1">EXTI_SWIER_SWIER2_Msk</a></td></tr>
<tr class="separator:ga6bea1dbaf71e830dd357135524166f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaadaa259d663aebd65a50639e1907e5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaadaa259d663aebd65a50639e1907e5c">EXTI_SWIER_SWIER3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaaadaa259d663aebd65a50639e1907e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1adab50a513d2ffc1c7ec8c245bb4ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1adab50a513d2ffc1c7ec8c245bb4ce">EXTI_SWIER_SWIER3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER3_Pos)</td></tr>
<tr class="separator:gaf1adab50a513d2ffc1c7ec8c245bb4ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37395ac6729647ab5ee1fa4ca086c08a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a">EXTI_SWIER_SWIER3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1adab50a513d2ffc1c7ec8c245bb4ce">EXTI_SWIER_SWIER3_Msk</a></td></tr>
<tr class="separator:ga37395ac6729647ab5ee1fa4ca086c08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93c17eacb283557123595fb08107d9f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93c17eacb283557123595fb08107d9f5">EXTI_SWIER_SWIER4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga93c17eacb283557123595fb08107d9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb85edd29e2bbdbb0ec3021c8f80e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb85edd29e2bbdbb0ec3021c8f80e72">EXTI_SWIER_SWIER4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER4_Pos)</td></tr>
<tr class="separator:ga0cb85edd29e2bbdbb0ec3021c8f80e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab051808f7a1ed9aaf43a3df90fc6a575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575">EXTI_SWIER_SWIER4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb85edd29e2bbdbb0ec3021c8f80e72">EXTI_SWIER_SWIER4_Msk</a></td></tr>
<tr class="separator:gab051808f7a1ed9aaf43a3df90fc6a575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga626a1b735d1a60ffd3490c307dce91e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga626a1b735d1a60ffd3490c307dce91e5">EXTI_SWIER_SWIER5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga626a1b735d1a60ffd3490c307dce91e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9bb6ac1da4531f229770893e8803226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9bb6ac1da4531f229770893e8803226">EXTI_SWIER_SWIER5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER5_Pos)</td></tr>
<tr class="separator:gab9bb6ac1da4531f229770893e8803226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b4ace22acacac13ce106b2063a3977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977">EXTI_SWIER_SWIER5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9bb6ac1da4531f229770893e8803226">EXTI_SWIER_SWIER5_Msk</a></td></tr>
<tr class="separator:gaa5b4ace22acacac13ce106b2063a3977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5de035fe3b407ebd937d15b85bb8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5de035fe3b407ebd937d15b85bb8a6">EXTI_SWIER_SWIER6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaac5de035fe3b407ebd937d15b85bb8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga820d4fc8485a8c681dd9deddccf85c64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga820d4fc8485a8c681dd9deddccf85c64">EXTI_SWIER_SWIER6_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER6_Pos)</td></tr>
<tr class="separator:ga820d4fc8485a8c681dd9deddccf85c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ad0142288597993852e4cf350f61ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed">EXTI_SWIER_SWIER6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga820d4fc8485a8c681dd9deddccf85c64">EXTI_SWIER_SWIER6_Msk</a></td></tr>
<tr class="separator:gad8ad0142288597993852e4cf350f61ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9dd65850bb89ff5205240324494035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9dd65850bb89ff5205240324494035">EXTI_SWIER_SWIER7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga0d9dd65850bb89ff5205240324494035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac444748417965f0a263e4a3f99c81c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac444748417965f0a263e4a3f99c81c22">EXTI_SWIER_SWIER7_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER7_Pos)</td></tr>
<tr class="separator:gac444748417965f0a263e4a3f99c81c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf8eab3e32cc03ca71f519a9111e28f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f">EXTI_SWIER_SWIER7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac444748417965f0a263e4a3f99c81c22">EXTI_SWIER_SWIER7_Msk</a></td></tr>
<tr class="separator:gabdf8eab3e32cc03ca71f519a9111e28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga606f473204836b050515446b252877c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga606f473204836b050515446b252877c5">EXTI_SWIER_SWIER8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga606f473204836b050515446b252877c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584d2b8877c26e45231b2194baba055a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga584d2b8877c26e45231b2194baba055a">EXTI_SWIER_SWIER8_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER8_Pos)</td></tr>
<tr class="separator:ga584d2b8877c26e45231b2194baba055a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e83a373926804449d500b115e9090ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce">EXTI_SWIER_SWIER8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga584d2b8877c26e45231b2194baba055a">EXTI_SWIER_SWIER8_Msk</a></td></tr>
<tr class="separator:ga5e83a373926804449d500b115e9090ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d7f6e0def3861e207f4affc4f9755d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d7f6e0def3861e207f4affc4f9755d4">EXTI_SWIER_SWIER9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga1d7f6e0def3861e207f4affc4f9755d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b275083074cfd7a32fc9af85b56509b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b275083074cfd7a32fc9af85b56509b">EXTI_SWIER_SWIER9_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER9_Pos)</td></tr>
<tr class="separator:ga2b275083074cfd7a32fc9af85b56509b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab102aa929ffe463ffe9f2db651704a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61">EXTI_SWIER_SWIER9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b275083074cfd7a32fc9af85b56509b">EXTI_SWIER_SWIER9_Msk</a></td></tr>
<tr class="separator:gab102aa929ffe463ffe9f2db651704a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5b7316b4b5dde162c9acd4e1d1a441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea5b7316b4b5dde162c9acd4e1d1a441">EXTI_SWIER_SWIER10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaea5b7316b4b5dde162c9acd4e1d1a441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64deb2466771c956d1e912ea09166925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64deb2466771c956d1e912ea09166925">EXTI_SWIER_SWIER10_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER10_Pos)</td></tr>
<tr class="separator:ga64deb2466771c956d1e912ea09166925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9d8691936b6cd80ff8e18c0bfe271d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7">EXTI_SWIER_SWIER10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64deb2466771c956d1e912ea09166925">EXTI_SWIER_SWIER10_Msk</a></td></tr>
<tr class="separator:gae9d8691936b6cd80ff8e18c0bfe271d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37276792859bdf50b5bc358b78d4fbbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37276792859bdf50b5bc358b78d4fbbd">EXTI_SWIER_SWIER11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga37276792859bdf50b5bc358b78d4fbbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaace4933cca50b04988d34d48c7b659c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaace4933cca50b04988d34d48c7b659c3">EXTI_SWIER_SWIER11_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER11_Pos)</td></tr>
<tr class="separator:gaace4933cca50b04988d34d48c7b659c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab9fea9935608ec8ee7fb1e1ae049e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7">EXTI_SWIER_SWIER11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaace4933cca50b04988d34d48c7b659c3">EXTI_SWIER_SWIER11_Msk</a></td></tr>
<tr class="separator:ga7ab9fea9935608ec8ee7fb1e1ae049e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab28ccd43920facdbbb974c9e37c40961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab28ccd43920facdbbb974c9e37c40961">EXTI_SWIER_SWIER12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gab28ccd43920facdbbb974c9e37c40961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d4daf940040b81b93f70afed1ec62e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d4daf940040b81b93f70afed1ec62e1">EXTI_SWIER_SWIER12_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER12_Pos)</td></tr>
<tr class="separator:ga7d4daf940040b81b93f70afed1ec62e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d67869db50c848f57633ebf00566539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539">EXTI_SWIER_SWIER12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d4daf940040b81b93f70afed1ec62e1">EXTI_SWIER_SWIER12_Msk</a></td></tr>
<tr class="separator:ga5d67869db50c848f57633ebf00566539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73603dbe0418523c2c83957265e7e65d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73603dbe0418523c2c83957265e7e65d">EXTI_SWIER_SWIER13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga73603dbe0418523c2c83957265e7e65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa747f781753f3db0d1731ce24ad4ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa747f781753f3db0d1731ce24ad4ddd">EXTI_SWIER_SWIER13_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER13_Pos)</td></tr>
<tr class="separator:gafa747f781753f3db0d1731ce24ad4ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930a1d03fe3c32bd65a336ccee418826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826">EXTI_SWIER_SWIER13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa747f781753f3db0d1731ce24ad4ddd">EXTI_SWIER_SWIER13_Msk</a></td></tr>
<tr class="separator:ga930a1d03fe3c32bd65a336ccee418826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4295bced15121047e453c21f0b32c4de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4295bced15121047e453c21f0b32c4de">EXTI_SWIER_SWIER14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga4295bced15121047e453c21f0b32c4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga405d264956ba9e06788545e2ad87413e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga405d264956ba9e06788545e2ad87413e">EXTI_SWIER_SWIER14_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER14_Pos)</td></tr>
<tr class="separator:ga405d264956ba9e06788545e2ad87413e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d645db667cd63d1a9b91963c543a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b">EXTI_SWIER_SWIER14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga405d264956ba9e06788545e2ad87413e">EXTI_SWIER_SWIER14_Msk</a></td></tr>
<tr class="separator:gad5d645db667cd63d1a9b91963c543a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe3550ed355b125e7e32503596d47d3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe3550ed355b125e7e32503596d47d3b">EXTI_SWIER_SWIER15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gafe3550ed355b125e7e32503596d47d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga677582734fb712a69ae2d6fb3a3329b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga677582734fb712a69ae2d6fb3a3329b6">EXTI_SWIER_SWIER15_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER15_Pos)</td></tr>
<tr class="separator:ga677582734fb712a69ae2d6fb3a3329b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b9e64d5a1779371fa4678713ab18e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08">EXTI_SWIER_SWIER15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga677582734fb712a69ae2d6fb3a3329b6">EXTI_SWIER_SWIER15_Msk</a></td></tr>
<tr class="separator:ga0b9e64d5a1779371fa4678713ab18e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2a375858bd09f73db412291d9672c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb2a375858bd09f73db412291d9672c5">EXTI_SWIER_SWIER16_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gabb2a375858bd09f73db412291d9672c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c201ce487fab3e1b835a718ee9f11bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c201ce487fab3e1b835a718ee9f11bf">EXTI_SWIER_SWIER16_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER16_Pos)</td></tr>
<tr class="separator:ga0c201ce487fab3e1b835a718ee9f11bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b528743b11f4ab93ae97ee2e639b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b">EXTI_SWIER_SWIER16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c201ce487fab3e1b835a718ee9f11bf">EXTI_SWIER_SWIER16_Msk</a></td></tr>
<tr class="separator:ga55b528743b11f4ab93ae97ee2e639b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0e994273bfe6b3bdf630b68c673ce7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0e994273bfe6b3bdf630b68c673ce7">EXTI_SWIER_SWIER17_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga9a0e994273bfe6b3bdf630b68c673ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46bf902143efb4e89c7e20de1ed4f108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46bf902143efb4e89c7e20de1ed4f108">EXTI_SWIER_SWIER17_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER17_Pos)</td></tr>
<tr class="separator:ga46bf902143efb4e89c7e20de1ed4f108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0da944251419887af3a87c86080fb455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455">EXTI_SWIER_SWIER17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46bf902143efb4e89c7e20de1ed4f108">EXTI_SWIER_SWIER17_Msk</a></td></tr>
<tr class="separator:ga0da944251419887af3a87c86080fb455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf33aa36748aefb6e66d4c2094a94518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf33aa36748aefb6e66d4c2094a94518">EXTI_SWIER_SWIER18_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gabf33aa36748aefb6e66d4c2094a94518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db116e94a090f461d8551591f829002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9db116e94a090f461d8551591f829002">EXTI_SWIER_SWIER18_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER18_Pos)</td></tr>
<tr class="separator:ga9db116e94a090f461d8551591f829002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07aefbb7a8a18c9338b49d3b10ff068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068">EXTI_SWIER_SWIER18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9db116e94a090f461d8551591f829002">EXTI_SWIER_SWIER18_Msk</a></td></tr>
<tr class="separator:gab07aefbb7a8a18c9338b49d3b10ff068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab87df3a3d69a14c70b19e1d69c00a7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab87df3a3d69a14c70b19e1d69c00a7c6">EXTI_SWIER_SWIER19_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gab87df3a3d69a14c70b19e1d69c00a7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fddcdc43381e5daa122589d1a769c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fddcdc43381e5daa122589d1a769c41">EXTI_SWIER_SWIER19_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER19_Pos)</td></tr>
<tr class="separator:ga5fddcdc43381e5daa122589d1a769c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab7c48ac5522385cdb1d7882985f909b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b">EXTI_SWIER_SWIER19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fddcdc43381e5daa122589d1a769c41">EXTI_SWIER_SWIER19_Msk</a></td></tr>
<tr class="separator:gaab7c48ac5522385cdb1d7882985f909b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a016281fe0bb15bc0ca4ba9b11f97f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2a016281fe0bb15bc0ca4ba9b11f97f">EXTI_SWIER_SWIER20_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gac2a016281fe0bb15bc0ca4ba9b11f97f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed39df1c85fd5856af03e80a5f42e445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed39df1c85fd5856af03e80a5f42e445">EXTI_SWIER_SWIER20_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER20_Pos)</td></tr>
<tr class="separator:gaed39df1c85fd5856af03e80a5f42e445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac71bf967ecd31eaa57ba4064877a75b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac71bf967ecd31eaa57ba4064877a75b">EXTI_SWIER_SWIER20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed39df1c85fd5856af03e80a5f42e445">EXTI_SWIER_SWIER20_Msk</a></td></tr>
<tr class="separator:gaac71bf967ecd31eaa57ba4064877a75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34163f6b2b814470372c81f5591efc8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34163f6b2b814470372c81f5591efc8a">EXTI_SWIER_SWIER21_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga34163f6b2b814470372c81f5591efc8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab53e7b09746e33f833ad4143bfeb4977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab53e7b09746e33f833ad4143bfeb4977">EXTI_SWIER_SWIER21_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER21_Pos)</td></tr>
<tr class="separator:gab53e7b09746e33f833ad4143bfeb4977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23b409de4bca55f1f16cd309e58e88e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23b409de4bca55f1f16cd309e58e88e6">EXTI_SWIER_SWIER21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab53e7b09746e33f833ad4143bfeb4977">EXTI_SWIER_SWIER21_Msk</a></td></tr>
<tr class="separator:ga23b409de4bca55f1f16cd309e58e88e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaedc6a73eb5e640541c1b13a822a315a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaedc6a73eb5e640541c1b13a822a315a">EXTI_SWIER_SWIER22_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gaaedc6a73eb5e640541c1b13a822a315a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58cca6423fc2497df3e6a9ff5942ff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf58cca6423fc2497df3e6a9ff5942ff3">EXTI_SWIER_SWIER22_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER22_Pos)</td></tr>
<tr class="separator:gaf58cca6423fc2497df3e6a9ff5942ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6bd7759b8d48c722f05ea3d2e64fc02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6bd7759b8d48c722f05ea3d2e64fc02">EXTI_SWIER_SWIER22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf58cca6423fc2497df3e6a9ff5942ff3">EXTI_SWIER_SWIER22_Msk</a></td></tr>
<tr class="separator:gad6bd7759b8d48c722f05ea3d2e64fc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18da750dfc2776f12ef6725cb0d22007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18da750dfc2776f12ef6725cb0d22007">EXTI_SWIER_SWIER23_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga18da750dfc2776f12ef6725cb0d22007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga623b271f65c26ea7d803f89cbf007057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga623b271f65c26ea7d803f89cbf007057">EXTI_SWIER_SWIER23_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER23_Pos)</td></tr>
<tr class="separator:ga623b271f65c26ea7d803f89cbf007057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f0d9fe21d5923032c4c8f49b15e5456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f0d9fe21d5923032c4c8f49b15e5456">EXTI_SWIER_SWIER23</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga623b271f65c26ea7d803f89cbf007057">EXTI_SWIER_SWIER23_Msk</a></td></tr>
<tr class="separator:ga9f0d9fe21d5923032c4c8f49b15e5456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac72212492fc15f4add39039221fc930e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac72212492fc15f4add39039221fc930e">EXTI_SWIER_SWI0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3">EXTI_SWIER_SWIER0</a></td></tr>
<tr class="separator:gac72212492fc15f4add39039221fc930e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb6effec044086fabbe1ee674f7d6fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb6effec044086fabbe1ee674f7d6fd8">EXTI_SWIER_SWI1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae">EXTI_SWIER_SWIER1</a></td></tr>
<tr class="separator:gabb6effec044086fabbe1ee674f7d6fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d713c523d05ff9bf5a42f8568c1f45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3d713c523d05ff9bf5a42f8568c1f45">EXTI_SWIER_SWI2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c">EXTI_SWIER_SWIER2</a></td></tr>
<tr class="separator:gaa3d713c523d05ff9bf5a42f8568c1f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca91c7f22a9cd37a51ed57419a0c752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ca91c7f22a9cd37a51ed57419a0c752">EXTI_SWIER_SWI3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a">EXTI_SWIER_SWIER3</a></td></tr>
<tr class="separator:ga4ca91c7f22a9cd37a51ed57419a0c752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ffd0b4a1679b8812582fdd442dca11b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ffd0b4a1679b8812582fdd442dca11b">EXTI_SWIER_SWI4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575">EXTI_SWIER_SWIER4</a></td></tr>
<tr class="separator:ga4ffd0b4a1679b8812582fdd442dca11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b00bc50c98b5ccda290069f553c7302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b00bc50c98b5ccda290069f553c7302">EXTI_SWIER_SWI5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977">EXTI_SWIER_SWIER5</a></td></tr>
<tr class="separator:ga1b00bc50c98b5ccda290069f553c7302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae25872c89a34384821e39692c3d2ed89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae25872c89a34384821e39692c3d2ed89">EXTI_SWIER_SWI6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed">EXTI_SWIER_SWIER6</a></td></tr>
<tr class="separator:gae25872c89a34384821e39692c3d2ed89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a9f4768902be3f7463677ec61f3279d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a9f4768902be3f7463677ec61f3279d">EXTI_SWIER_SWI7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f">EXTI_SWIER_SWIER7</a></td></tr>
<tr class="separator:ga2a9f4768902be3f7463677ec61f3279d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f62d60ec7e63c381e1edc98f14f5d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37f62d60ec7e63c381e1edc98f14f5d2">EXTI_SWIER_SWI8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce">EXTI_SWIER_SWIER8</a></td></tr>
<tr class="separator:ga37f62d60ec7e63c381e1edc98f14f5d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabedf6ed43b670c247bc507ee66576b7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabedf6ed43b670c247bc507ee66576b7a">EXTI_SWIER_SWI9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61">EXTI_SWIER_SWIER9</a></td></tr>
<tr class="separator:gabedf6ed43b670c247bc507ee66576b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2229844b665717a3b1f2d08c1d256afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2229844b665717a3b1f2d08c1d256afd">EXTI_SWIER_SWI10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7">EXTI_SWIER_SWIER10</a></td></tr>
<tr class="separator:ga2229844b665717a3b1f2d08c1d256afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae0eded32a34f28caf0798ba8325c4a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae0eded32a34f28caf0798ba8325c4a1">EXTI_SWIER_SWI11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7">EXTI_SWIER_SWIER11</a></td></tr>
<tr class="separator:gaae0eded32a34f28caf0798ba8325c4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc754c5830e07924ba9ad55b858a7003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc754c5830e07924ba9ad55b858a7003">EXTI_SWIER_SWI12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539">EXTI_SWIER_SWIER12</a></td></tr>
<tr class="separator:gafc754c5830e07924ba9ad55b858a7003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae17fd16d3b44f3834a0bab7ef1c57137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae17fd16d3b44f3834a0bab7ef1c57137">EXTI_SWIER_SWI13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826">EXTI_SWIER_SWIER13</a></td></tr>
<tr class="separator:gae17fd16d3b44f3834a0bab7ef1c57137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cbdd7f20aa1c168b27e66c542b5ccac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cbdd7f20aa1c168b27e66c542b5ccac">EXTI_SWIER_SWI14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b">EXTI_SWIER_SWIER14</a></td></tr>
<tr class="separator:ga4cbdd7f20aa1c168b27e66c542b5ccac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga302e4d08f65cf593c642e27c7423ac00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga302e4d08f65cf593c642e27c7423ac00">EXTI_SWIER_SWI15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08">EXTI_SWIER_SWIER15</a></td></tr>
<tr class="separator:ga302e4d08f65cf593c642e27c7423ac00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c48aed3090f01b7adde780e34a8036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82c48aed3090f01b7adde780e34a8036">EXTI_SWIER_SWI16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b">EXTI_SWIER_SWIER16</a></td></tr>
<tr class="separator:ga82c48aed3090f01b7adde780e34a8036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cee3ef75832cc0a62c46e8c98d536e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cee3ef75832cc0a62c46e8c98d536e1">EXTI_SWIER_SWI17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455">EXTI_SWIER_SWIER17</a></td></tr>
<tr class="separator:ga5cee3ef75832cc0a62c46e8c98d536e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae42a559d31de52c5f57713b1cf82b7f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae42a559d31de52c5f57713b1cf82b7f6">EXTI_SWIER_SWI18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068">EXTI_SWIER_SWIER18</a></td></tr>
<tr class="separator:gae42a559d31de52c5f57713b1cf82b7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a1b04be5270a79348e26be05f3dae82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1b04be5270a79348e26be05f3dae82">EXTI_SWIER_SWI19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b">EXTI_SWIER_SWIER19</a></td></tr>
<tr class="separator:ga9a1b04be5270a79348e26be05f3dae82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1f46a75c83085eae7177c69f373125a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1f46a75c83085eae7177c69f373125a">EXTI_SWIER_SWI20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac71bf967ecd31eaa57ba4064877a75b">EXTI_SWIER_SWIER20</a></td></tr>
<tr class="separator:gab1f46a75c83085eae7177c69f373125a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f619c626ecf4db5ffa4d525c920112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40f619c626ecf4db5ffa4d525c920112">EXTI_SWIER_SWI21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23b409de4bca55f1f16cd309e58e88e6">EXTI_SWIER_SWIER21</a></td></tr>
<tr class="separator:ga40f619c626ecf4db5ffa4d525c920112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5251fa6cb94ce704ea455973075c2d47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5251fa6cb94ce704ea455973075c2d47">EXTI_SWIER_SWI22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6bd7759b8d48c722f05ea3d2e64fc02">EXTI_SWIER_SWIER22</a></td></tr>
<tr class="separator:ga5251fa6cb94ce704ea455973075c2d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbeb60c026e0c4d8b1a0a8f149d00d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbeb60c026e0c4d8b1a0a8f149d00d7c">EXTI_SWIER_SWI23</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f0d9fe21d5923032c4c8f49b15e5456">EXTI_SWIER_SWIER23</a></td></tr>
<tr class="separator:gadbeb60c026e0c4d8b1a0a8f149d00d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad67b1832b8c6ebd37c07d774bf7b79c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad67b1832b8c6ebd37c07d774bf7b79c8">EXTI_PR_PR0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad67b1832b8c6ebd37c07d774bf7b79c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e52c51a9d888231a788288e42bb8596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e52c51a9d888231a788288e42bb8596">EXTI_PR_PR0_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR0_Pos)</td></tr>
<tr class="separator:ga6e52c51a9d888231a788288e42bb8596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da1c8a465606de1f90a74d369fbf25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a">EXTI_PR_PR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e52c51a9d888231a788288e42bb8596">EXTI_PR_PR0_Msk</a></td></tr>
<tr class="separator:ga6da1c8a465606de1f90a74d369fbf25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7adebcc32984cb835d47179d34206eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7adebcc32984cb835d47179d34206eb">EXTI_PR_PR1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gac7adebcc32984cb835d47179d34206eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0ea95730ba8514076cc76945a01d850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0ea95730ba8514076cc76945a01d850">EXTI_PR_PR1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR1_Pos)</td></tr>
<tr class="separator:gaa0ea95730ba8514076cc76945a01d850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9b5f97edeccf442998a65b19e77f25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25">EXTI_PR_PR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0ea95730ba8514076cc76945a01d850">EXTI_PR_PR1_Msk</a></td></tr>
<tr class="separator:ga4b9b5f97edeccf442998a65b19e77f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa65f5976eeb883b977b391e3fbb690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefa65f5976eeb883b977b391e3fbb690">EXTI_PR_PR2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaefa65f5976eeb883b977b391e3fbb690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa105697635cbab9ccf5f96efc9feec0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa105697635cbab9ccf5f96efc9feec0d">EXTI_PR_PR2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR2_Pos)</td></tr>
<tr class="separator:gaa105697635cbab9ccf5f96efc9feec0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085d2105381752a0aadc9be5a93ea665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665">EXTI_PR_PR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa105697635cbab9ccf5f96efc9feec0d">EXTI_PR_PR2_Msk</a></td></tr>
<tr class="separator:ga085d2105381752a0aadc9be5a93ea665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad56d3f9d10fd4c75bf4ba756e3778ea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad56d3f9d10fd4c75bf4ba756e3778ea0">EXTI_PR_PR3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad56d3f9d10fd4c75bf4ba756e3778ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbe8a3ee648b4cf47f51e435b8644cee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbe8a3ee648b4cf47f51e435b8644cee">EXTI_PR_PR3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR3_Pos)</td></tr>
<tr class="separator:gacbe8a3ee648b4cf47f51e435b8644cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064dab3e0d5689b92125713100555ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0">EXTI_PR_PR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbe8a3ee648b4cf47f51e435b8644cee">EXTI_PR_PR3_Msk</a></td></tr>
<tr class="separator:ga064dab3e0d5689b92125713100555ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58443521d982443a49db3fb2c273f5e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58443521d982443a49db3fb2c273f5e4">EXTI_PR_PR4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga58443521d982443a49db3fb2c273f5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9465307df267001826deb47a946dab61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9465307df267001826deb47a946dab61">EXTI_PR_PR4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR4_Pos)</td></tr>
<tr class="separator:ga9465307df267001826deb47a946dab61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f73b3693b3353a006d360cb8fd2ddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc">EXTI_PR_PR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9465307df267001826deb47a946dab61">EXTI_PR_PR4_Msk</a></td></tr>
<tr class="separator:ga14f73b3693b3353a006d360cb8fd2ddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab011cd54f79dd8093ed093c53f9a69f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab011cd54f79dd8093ed093c53f9a69f5">EXTI_PR_PR5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gab011cd54f79dd8093ed093c53f9a69f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b096f7d09eed26b05531f8b0dbe239c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b096f7d09eed26b05531f8b0dbe239c">EXTI_PR_PR5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR5_Pos)</td></tr>
<tr class="separator:ga7b096f7d09eed26b05531f8b0dbe239c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga319e167fa6e112061997d9a8d79f02f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8">EXTI_PR_PR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b096f7d09eed26b05531f8b0dbe239c">EXTI_PR_PR5_Msk</a></td></tr>
<tr class="separator:ga319e167fa6e112061997d9a8d79f02f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348bfafc8c5751e74b93c27f2ddce116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga348bfafc8c5751e74b93c27f2ddce116">EXTI_PR_PR6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga348bfafc8c5751e74b93c27f2ddce116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae216f090307338513e0c48b792ff4380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae216f090307338513e0c48b792ff4380">EXTI_PR_PR6_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR6_Pos)</td></tr>
<tr class="separator:gae216f090307338513e0c48b792ff4380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6f47cd1f602692258985784ed5e8e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76">EXTI_PR_PR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae216f090307338513e0c48b792ff4380">EXTI_PR_PR6_Msk</a></td></tr>
<tr class="separator:gaf6f47cd1f602692258985784ed5e8e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41fd7463743a65921d47e3e888e22fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41fd7463743a65921d47e3e888e22fbf">EXTI_PR_PR7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga41fd7463743a65921d47e3e888e22fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81bf1c350de28d01e9d252a2a7907a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81bf1c350de28d01e9d252a2a7907a1c">EXTI_PR_PR7_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR7_Pos)</td></tr>
<tr class="separator:ga81bf1c350de28d01e9d252a2a7907a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17ea7e3fb89e98fd6a232f453fcff9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e">EXTI_PR_PR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81bf1c350de28d01e9d252a2a7907a1c">EXTI_PR_PR7_Msk</a></td></tr>
<tr class="separator:gaa17ea7e3fb89e98fd6a232f453fcff9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e264ce486fde316beef4d01b07377d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06e264ce486fde316beef4d01b07377d">EXTI_PR_PR8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga06e264ce486fde316beef4d01b07377d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf15f6df00912ea82ed99154c1824543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf15f6df00912ea82ed99154c1824543">EXTI_PR_PR8_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR8_Pos)</td></tr>
<tr class="separator:gabf15f6df00912ea82ed99154c1824543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82e0dcb4961a32a9b7ebdf30493156d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d">EXTI_PR_PR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf15f6df00912ea82ed99154c1824543">EXTI_PR_PR8_Msk</a></td></tr>
<tr class="separator:gaa82e0dcb4961a32a9b7ebdf30493156d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74df770efeeac2a51b21229994b265e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74df770efeeac2a51b21229994b265e8">EXTI_PR_PR9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga74df770efeeac2a51b21229994b265e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c48dd0cba2bfc3f1cbae965d145019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c48dd0cba2bfc3f1cbae965d145019">EXTI_PR_PR9_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR9_Pos)</td></tr>
<tr class="separator:gaf5c48dd0cba2bfc3f1cbae965d145019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fcc64f03d79af531febc077f45c48eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb">EXTI_PR_PR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c48dd0cba2bfc3f1cbae965d145019">EXTI_PR_PR9_Msk</a></td></tr>
<tr class="separator:ga2fcc64f03d79af531febc077f45c48eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f38ede7f65d599654716b9c70119997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f38ede7f65d599654716b9c70119997">EXTI_PR_PR10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga3f38ede7f65d599654716b9c70119997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19900075592fba3fc4a6641c5a44a4b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19900075592fba3fc4a6641c5a44a4b4">EXTI_PR_PR10_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR10_Pos)</td></tr>
<tr class="separator:ga19900075592fba3fc4a6641c5a44a4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef8e9c691b95763007ed228e98fa108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108">EXTI_PR_PR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19900075592fba3fc4a6641c5a44a4b4">EXTI_PR_PR10_Msk</a></td></tr>
<tr class="separator:ga1ef8e9c691b95763007ed228e98fa108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b7515b407f5831dc120540379ab0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b7515b407f5831dc120540379ab0ee">EXTI_PR_PR11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf0b7515b407f5831dc120540379ab0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80e7dba5b45bb3fa090607a33ea4b4b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80e7dba5b45bb3fa090607a33ea4b4b7">EXTI_PR_PR11_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR11_Pos)</td></tr>
<tr class="separator:ga80e7dba5b45bb3fa090607a33ea4b4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144f1a41abb7b87a1619c15ba5fb548b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b">EXTI_PR_PR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80e7dba5b45bb3fa090607a33ea4b4b7">EXTI_PR_PR11_Msk</a></td></tr>
<tr class="separator:ga144f1a41abb7b87a1619c15ba5fb548b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe319cbf2bf25f1854993b7e9a88c02e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe319cbf2bf25f1854993b7e9a88c02e">EXTI_PR_PR12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gabe319cbf2bf25f1854993b7e9a88c02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a607029be3ca6159090afbf66b84d88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a607029be3ca6159090afbf66b84d88">EXTI_PR_PR12_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR12_Pos)</td></tr>
<tr class="separator:ga0a607029be3ca6159090afbf66b84d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a68025056b8c84bb13635af5e2a07c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c">EXTI_PR_PR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a607029be3ca6159090afbf66b84d88">EXTI_PR_PR12_Msk</a></td></tr>
<tr class="separator:gae1a68025056b8c84bb13635af5e2a07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74c6b6143b3874744573c9ab8f30f65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa74c6b6143b3874744573c9ab8f30f65">EXTI_PR_PR13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaa74c6b6143b3874744573c9ab8f30f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b3cd3e008be5d766a085378dbde61e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46b3cd3e008be5d766a085378dbde61e">EXTI_PR_PR13_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR13_Pos)</td></tr>
<tr class="separator:ga46b3cd3e008be5d766a085378dbde61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3471c79d5b19813785387504a1a5f0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4">EXTI_PR_PR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46b3cd3e008be5d766a085378dbde61e">EXTI_PR_PR13_Msk</a></td></tr>
<tr class="separator:ga3471c79d5b19813785387504a1a5f0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada52a67e5e44c06a2e40c3d4c721b345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada52a67e5e44c06a2e40c3d4c721b345">EXTI_PR_PR14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gada52a67e5e44c06a2e40c3d4c721b345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga845983f32b8eccfafede2ece6a9371a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga845983f32b8eccfafede2ece6a9371a1">EXTI_PR_PR14_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR14_Pos)</td></tr>
<tr class="separator:ga845983f32b8eccfafede2ece6a9371a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5396ec2dbbee9d7585224fa12273598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598">EXTI_PR_PR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga845983f32b8eccfafede2ece6a9371a1">EXTI_PR_PR14_Msk</a></td></tr>
<tr class="separator:gae5396ec2dbbee9d7585224fa12273598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d396fd4e0a34ebb0d44d2eb53daa753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d396fd4e0a34ebb0d44d2eb53daa753">EXTI_PR_PR15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga9d396fd4e0a34ebb0d44d2eb53daa753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac665a7df31dbb829ee5e8c92b35d1e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac665a7df31dbb829ee5e8c92b35d1e94">EXTI_PR_PR15_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR15_Pos)</td></tr>
<tr class="separator:gac665a7df31dbb829ee5e8c92b35d1e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga149f9d9d6c1aab867734b59db1117c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41">EXTI_PR_PR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac665a7df31dbb829ee5e8c92b35d1e94">EXTI_PR_PR15_Msk</a></td></tr>
<tr class="separator:ga149f9d9d6c1aab867734b59db1117c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71810ea68a9e4297e245dacdfe77855a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71810ea68a9e4297e245dacdfe77855a">EXTI_PR_PR16_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga71810ea68a9e4297e245dacdfe77855a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1577079526c7f1959e2e0c6c3dd8a4e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1577079526c7f1959e2e0c6c3dd8a4e4">EXTI_PR_PR16_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR16_Pos)</td></tr>
<tr class="separator:ga1577079526c7f1959e2e0c6c3dd8a4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47e5b07d5a407198e09f05262f18bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba">EXTI_PR_PR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1577079526c7f1959e2e0c6c3dd8a4e4">EXTI_PR_PR16_Msk</a></td></tr>
<tr class="separator:gaa47e5b07d5a407198e09f05262f18bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c42d3340997c553862f81db64944af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c42d3340997c553862f81db64944af9">EXTI_PR_PR17_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga6c42d3340997c553862f81db64944af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b0021b076cb2e50a546abdc74ff497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60b0021b076cb2e50a546abdc74ff497">EXTI_PR_PR17_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR17_Pos)</td></tr>
<tr class="separator:ga60b0021b076cb2e50a546abdc74ff497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc7d82eb61e2adf0a955ef0cc97690f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60b0021b076cb2e50a546abdc74ff497">EXTI_PR_PR17_Msk</a></td></tr>
<tr class="separator:gadbc7d82eb61e2adf0a955ef0cc97690f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65cfa57b6c19a9a31eb05adfbb24399a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65cfa57b6c19a9a31eb05adfbb24399a">EXTI_PR_PR18_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga65cfa57b6c19a9a31eb05adfbb24399a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09184330e3d3e7839d58dec6b07c284a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09184330e3d3e7839d58dec6b07c284a">EXTI_PR_PR18_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR18_Pos)</td></tr>
<tr class="separator:ga09184330e3d3e7839d58dec6b07c284a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541810a93fbf4cdd9b39f2717f37240d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d">EXTI_PR_PR18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09184330e3d3e7839d58dec6b07c284a">EXTI_PR_PR18_Msk</a></td></tr>
<tr class="separator:ga541810a93fbf4cdd9b39f2717f37240d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a38e5f6a0896bb0c6c2f3e32a5d51f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a38e5f6a0896bb0c6c2f3e32a5d51f8">EXTI_PR_PR19_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga9a38e5f6a0896bb0c6c2f3e32a5d51f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2b3167c29bb083e4c0e025846069a78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2b3167c29bb083e4c0e025846069a78">EXTI_PR_PR19_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR19_Pos)</td></tr>
<tr class="separator:gae2b3167c29bb083e4c0e025846069a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41e43af631a30492e09e5fd5c50f47f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5">EXTI_PR_PR19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2b3167c29bb083e4c0e025846069a78">EXTI_PR_PR19_Msk</a></td></tr>
<tr class="separator:ga41e43af631a30492e09e5fd5c50f47f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3d5ef04e855f2eb705305eba6cf00b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3d5ef04e855f2eb705305eba6cf00b9">EXTI_PR_PR20_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gac3d5ef04e855f2eb705305eba6cf00b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac02bf4106a2d978a81fc825c808eace4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac02bf4106a2d978a81fc825c808eace4">EXTI_PR_PR20_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR20_Pos)</td></tr>
<tr class="separator:gac02bf4106a2d978a81fc825c808eace4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39358e6261a245eba447dfc1a1842e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39358e6261a245eba447dfc1a1842e32">EXTI_PR_PR20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac02bf4106a2d978a81fc825c808eace4">EXTI_PR_PR20_Msk</a></td></tr>
<tr class="separator:ga39358e6261a245eba447dfc1a1842e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad693094b03aec71eeca641ef0739d950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad693094b03aec71eeca641ef0739d950">EXTI_PR_PR21_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gad693094b03aec71eeca641ef0739d950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe3b7c51abb06113eb6b53ca2c963fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe3b7c51abb06113eb6b53ca2c963fba">EXTI_PR_PR21_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR21_Pos)</td></tr>
<tr class="separator:gabe3b7c51abb06113eb6b53ca2c963fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac14b609a68b5c4cb4a20fb24e34954df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac14b609a68b5c4cb4a20fb24e34954df">EXTI_PR_PR21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe3b7c51abb06113eb6b53ca2c963fba">EXTI_PR_PR21_Msk</a></td></tr>
<tr class="separator:gac14b609a68b5c4cb4a20fb24e34954df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d26bbce3e69e8c80b67e81db99cc2ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d26bbce3e69e8c80b67e81db99cc2ff">EXTI_PR_PR22_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga9d26bbce3e69e8c80b67e81db99cc2ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa13b7a89ed2d6deef9017757d311e52a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa13b7a89ed2d6deef9017757d311e52a">EXTI_PR_PR22_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR22_Pos)</td></tr>
<tr class="separator:gaa13b7a89ed2d6deef9017757d311e52a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8199f21c468deeb2685865c26770ac07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8199f21c468deeb2685865c26770ac07">EXTI_PR_PR22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa13b7a89ed2d6deef9017757d311e52a">EXTI_PR_PR22_Msk</a></td></tr>
<tr class="separator:ga8199f21c468deeb2685865c26770ac07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9228eed7e42b5a449441d93eef467689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9228eed7e42b5a449441d93eef467689">EXTI_PR_PR23_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga9228eed7e42b5a449441d93eef467689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b2cb99d6839ee555c917dd7e34a9cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b2cb99d6839ee555c917dd7e34a9cb7">EXTI_PR_PR23_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR23_Pos)</td></tr>
<tr class="separator:ga3b2cb99d6839ee555c917dd7e34a9cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b2845a72f30844d1b0e32e1ba843cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b2845a72f30844d1b0e32e1ba843cc7">EXTI_PR_PR23</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b2cb99d6839ee555c917dd7e34a9cb7">EXTI_PR_PR23_Msk</a></td></tr>
<tr class="separator:ga3b2845a72f30844d1b0e32e1ba843cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e61172594497bc98d7618afda5d1a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94e61172594497bc98d7618afda5d1a5">EXTI_PR_PIF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a">EXTI_PR_PR0</a></td></tr>
<tr class="separator:ga94e61172594497bc98d7618afda5d1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1fa1e26581323fb92a102129fea6cc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1fa1e26581323fb92a102129fea6cc1">EXTI_PR_PIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25">EXTI_PR_PR1</a></td></tr>
<tr class="separator:gab1fa1e26581323fb92a102129fea6cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62c614636ea1ba38b2c5fa6d727de719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62c614636ea1ba38b2c5fa6d727de719">EXTI_PR_PIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665">EXTI_PR_PR2</a></td></tr>
<tr class="separator:ga62c614636ea1ba38b2c5fa6d727de719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf21c846e3ed8d01562a48f379e94cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf21c846e3ed8d01562a48f379e94cf5">EXTI_PR_PIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0">EXTI_PR_PR3</a></td></tr>
<tr class="separator:gadf21c846e3ed8d01562a48f379e94cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb25dc53dd6e1ebcb9ff3eb122bafaa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb25dc53dd6e1ebcb9ff3eb122bafaa1">EXTI_PR_PIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc">EXTI_PR_PR4</a></td></tr>
<tr class="separator:gacb25dc53dd6e1ebcb9ff3eb122bafaa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5681c77b17cfd664ac859e8dcdaf853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5681c77b17cfd664ac859e8dcdaf853">EXTI_PR_PIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8">EXTI_PR_PR5</a></td></tr>
<tr class="separator:gab5681c77b17cfd664ac859e8dcdaf853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga926d0d098708c4604d50724479f53722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga926d0d098708c4604d50724479f53722">EXTI_PR_PIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76">EXTI_PR_PR6</a></td></tr>
<tr class="separator:ga926d0d098708c4604d50724479f53722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga396a95873380107e44ea8ebf3917101b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga396a95873380107e44ea8ebf3917101b">EXTI_PR_PIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e">EXTI_PR_PR7</a></td></tr>
<tr class="separator:ga396a95873380107e44ea8ebf3917101b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga768906e566332933fbafc3be7a0ec316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga768906e566332933fbafc3be7a0ec316">EXTI_PR_PIF8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d">EXTI_PR_PR8</a></td></tr>
<tr class="separator:ga768906e566332933fbafc3be7a0ec316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d00763abbc7e4aa5fde5cf870c561e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d00763abbc7e4aa5fde5cf870c561e0">EXTI_PR_PIF9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb">EXTI_PR_PR9</a></td></tr>
<tr class="separator:ga4d00763abbc7e4aa5fde5cf870c561e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad274c8176debfe13d12966bebd962150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad274c8176debfe13d12966bebd962150">EXTI_PR_PIF10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108">EXTI_PR_PR10</a></td></tr>
<tr class="separator:gad274c8176debfe13d12966bebd962150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc4dbd010478228eee7a8d9ddb24f392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc4dbd010478228eee7a8d9ddb24f392">EXTI_PR_PIF11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b">EXTI_PR_PR11</a></td></tr>
<tr class="separator:gabc4dbd010478228eee7a8d9ddb24f392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29ffb168354d0bccb1cd18ad9e4067cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29ffb168354d0bccb1cd18ad9e4067cc">EXTI_PR_PIF12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c">EXTI_PR_PR12</a></td></tr>
<tr class="separator:ga29ffb168354d0bccb1cd18ad9e4067cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab22f9bfde0a01c8bc453dc6e18625a50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab22f9bfde0a01c8bc453dc6e18625a50">EXTI_PR_PIF13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4">EXTI_PR_PR13</a></td></tr>
<tr class="separator:gab22f9bfde0a01c8bc453dc6e18625a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cc8ed2cb4b1c30b77931d9303954e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cc8ed2cb4b1c30b77931d9303954e04">EXTI_PR_PIF14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598">EXTI_PR_PR14</a></td></tr>
<tr class="separator:ga7cc8ed2cb4b1c30b77931d9303954e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7333aceaf98ecd5d07b612fb06b602bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7333aceaf98ecd5d07b612fb06b602bb">EXTI_PR_PIF15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41">EXTI_PR_PR15</a></td></tr>
<tr class="separator:ga7333aceaf98ecd5d07b612fb06b602bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad809b47b726068ccbb2ea7c1ed72c193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad809b47b726068ccbb2ea7c1ed72c193">EXTI_PR_PIF16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba">EXTI_PR_PR16</a></td></tr>
<tr class="separator:gad809b47b726068ccbb2ea7c1ed72c193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00422cb319a203bb176a9b0f81ca1580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00422cb319a203bb176a9b0f81ca1580">EXTI_PR_PIF17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</a></td></tr>
<tr class="separator:ga00422cb319a203bb176a9b0f81ca1580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa691ceb6822f92028c354d6ee6e9c51e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa691ceb6822f92028c354d6ee6e9c51e">EXTI_PR_PIF18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d">EXTI_PR_PR18</a></td></tr>
<tr class="separator:gaa691ceb6822f92028c354d6ee6e9c51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59388b8ab2753a145947de5853d4f7de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59388b8ab2753a145947de5853d4f7de">EXTI_PR_PIF19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5">EXTI_PR_PR19</a></td></tr>
<tr class="separator:ga59388b8ab2753a145947de5853d4f7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga303cf7e71a097a377cff10a9902e0364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga303cf7e71a097a377cff10a9902e0364">EXTI_PR_PIF20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39358e6261a245eba447dfc1a1842e32">EXTI_PR_PR20</a></td></tr>
<tr class="separator:ga303cf7e71a097a377cff10a9902e0364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe7e64e24902a3ab8ebe15fdaed6790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffe7e64e24902a3ab8ebe15fdaed6790">EXTI_PR_PIF21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac14b609a68b5c4cb4a20fb24e34954df">EXTI_PR_PR21</a></td></tr>
<tr class="separator:gaffe7e64e24902a3ab8ebe15fdaed6790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e98f2e8d973dad79b3c6cbab4d539d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98f2e8d973dad79b3c6cbab4d539d3">EXTI_PR_PIF22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8199f21c468deeb2685865c26770ac07">EXTI_PR_PR22</a></td></tr>
<tr class="separator:ga6e98f2e8d973dad79b3c6cbab4d539d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0be354c1b553a056f554803b08f554ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0be354c1b553a056f554803b08f554ef">EXTI_PR_PIF23</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b2845a72f30844d1b0e32e1ba843cc7">EXTI_PR_PR23</a></td></tr>
<tr class="separator:ga0be354c1b553a056f554803b08f554ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd27f57311268ed1ad0ddb1a207ce9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd27f57311268ed1ad0ddb1a207ce9a4">FLASH_ACR_LATENCY_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacd27f57311268ed1ad0ddb1a207ce9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdcd07c55bf5197e31d5ad9ab61747a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3">FLASH_ACR_LATENCY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_ACR_LATENCY_Pos)</td></tr>
<tr class="separator:gabdcd07c55bf5197e31d5ad9ab61747a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef5e44cbb084160a6004ca9951ec7318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3">FLASH_ACR_LATENCY_Msk</a></td></tr>
<tr class="separator:gaef5e44cbb084160a6004ca9951ec7318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1b922e6400999bfabcde78d1c6f59b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1b922e6400999bfabcde78d1c6f59b">FLASH_ACR_PRFTEN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaaf1b922e6400999bfabcde78d1c6f59b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga727504c465ce30a499631159bc419179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga727504c465ce30a499631159bc419179">FLASH_ACR_PRFTEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_ACR_PRFTEN_Pos)</td></tr>
<tr class="separator:ga727504c465ce30a499631159bc419179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga082e7e91fffee86db39676396d01a8e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0">FLASH_ACR_PRFTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga727504c465ce30a499631159bc419179">FLASH_ACR_PRFTEN_Msk</a></td></tr>
<tr class="separator:ga082e7e91fffee86db39676396d01a8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga224f26d6abaa81192b735b32d9d57873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga224f26d6abaa81192b735b32d9d57873">FLASH_ACR_ACC64_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga224f26d6abaa81192b735b32d9d57873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83cb92baa6a04bf042b8d3db8a8ab20b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83cb92baa6a04bf042b8d3db8a8ab20b">FLASH_ACR_ACC64_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_ACR_ACC64_Pos)</td></tr>
<tr class="separator:ga83cb92baa6a04bf042b8d3db8a8ab20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac469106633ce3df56306668ff4da0451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac469106633ce3df56306668ff4da0451">FLASH_ACR_ACC64</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83cb92baa6a04bf042b8d3db8a8ab20b">FLASH_ACR_ACC64_Msk</a></td></tr>
<tr class="separator:gac469106633ce3df56306668ff4da0451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193a03524bd8f2673a99c7847af55f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga193a03524bd8f2673a99c7847af55f90">FLASH_ACR_SLEEP_PD_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga193a03524bd8f2673a99c7847af55f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab550ccebb2fcea69b39f4de976666bb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab550ccebb2fcea69b39f4de976666bb8">FLASH_ACR_SLEEP_PD_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_ACR_SLEEP_PD_Pos)</td></tr>
<tr class="separator:gab550ccebb2fcea69b39f4de976666bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabe351b40c2a8d34733c07234d3bcba4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabe351b40c2a8d34733c07234d3bcba4">FLASH_ACR_SLEEP_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab550ccebb2fcea69b39f4de976666bb8">FLASH_ACR_SLEEP_PD_Msk</a></td></tr>
<tr class="separator:gaabe351b40c2a8d34733c07234d3bcba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae52f201d06af41d5bf0e70981fd40891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae52f201d06af41d5bf0e70981fd40891">FLASH_ACR_RUN_PD_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae52f201d06af41d5bf0e70981fd40891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdefe9f6d86431c2b254aa5cd02616d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdefe9f6d86431c2b254aa5cd02616d1">FLASH_ACR_RUN_PD_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_ACR_RUN_PD_Pos)</td></tr>
<tr class="separator:gacdefe9f6d86431c2b254aa5cd02616d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e344e1a7d1c78c8c9b22e83cb96cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28e344e1a7d1c78c8c9b22e83cb96cda">FLASH_ACR_RUN_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacdefe9f6d86431c2b254aa5cd02616d1">FLASH_ACR_RUN_PD_Msk</a></td></tr>
<tr class="separator:ga28e344e1a7d1c78c8c9b22e83cb96cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a08adb2f03654d45bbb4d68fed9986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5a08adb2f03654d45bbb4d68fed9986">FLASH_PECR_PELOCK_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf5a08adb2f03654d45bbb4d68fed9986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e883cf61d8a7adef6fca7893299c582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e883cf61d8a7adef6fca7893299c582">FLASH_PECR_PELOCK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_PECR_PELOCK_Pos)</td></tr>
<tr class="separator:ga4e883cf61d8a7adef6fca7893299c582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b9734b1bb6d826db68d77faa16e128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9734b1bb6d826db68d77faa16e128">FLASH_PECR_PELOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e883cf61d8a7adef6fca7893299c582">FLASH_PECR_PELOCK_Msk</a></td></tr>
<tr class="separator:ga57b9734b1bb6d826db68d77faa16e128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa13675cc770214d5e80181fd9c36a379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa13675cc770214d5e80181fd9c36a379">FLASH_PECR_PRGLOCK_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaa13675cc770214d5e80181fd9c36a379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d44c90cf34ebe36e4ba4ff8ed94b836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d44c90cf34ebe36e4ba4ff8ed94b836">FLASH_PECR_PRGLOCK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_PECR_PRGLOCK_Pos)</td></tr>
<tr class="separator:ga4d44c90cf34ebe36e4ba4ff8ed94b836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae01a7e37d1e2933eb0afbd6cf7e60c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae01a7e37d1e2933eb0afbd6cf7e60c0a">FLASH_PECR_PRGLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d44c90cf34ebe36e4ba4ff8ed94b836">FLASH_PECR_PRGLOCK_Msk</a></td></tr>
<tr class="separator:gae01a7e37d1e2933eb0afbd6cf7e60c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ef5dc418c8f39bb67090f67bf62a3c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ef5dc418c8f39bb67090f67bf62a3c6">FLASH_PECR_OPTLOCK_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga8ef5dc418c8f39bb67090f67bf62a3c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90baabea8343242410a822594f96c210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90baabea8343242410a822594f96c210">FLASH_PECR_OPTLOCK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_PECR_OPTLOCK_Pos)</td></tr>
<tr class="separator:ga90baabea8343242410a822594f96c210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3783636399a047352ef5a6d2512fef0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3783636399a047352ef5a6d2512fef0b">FLASH_PECR_OPTLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90baabea8343242410a822594f96c210">FLASH_PECR_OPTLOCK_Msk</a></td></tr>
<tr class="separator:ga3783636399a047352ef5a6d2512fef0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ed73c344864ad61acae37af26507d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ed73c344864ad61acae37af26507d60">FLASH_PECR_PROG_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga8ed73c344864ad61acae37af26507d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc69012233fe685c9b7b17778e53249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fc69012233fe685c9b7b17778e53249">FLASH_PECR_PROG_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_PECR_PROG_Pos)</td></tr>
<tr class="separator:ga5fc69012233fe685c9b7b17778e53249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7851ae5665e63fb1bdf453a6b537037b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7851ae5665e63fb1bdf453a6b537037b">FLASH_PECR_PROG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fc69012233fe685c9b7b17778e53249">FLASH_PECR_PROG_Msk</a></td></tr>
<tr class="separator:ga7851ae5665e63fb1bdf453a6b537037b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace44ce66e74342ca777fda04f72ddcac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace44ce66e74342ca777fda04f72ddcac">FLASH_PECR_DATA_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gace44ce66e74342ca777fda04f72ddcac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d9fefe44e569ac5a1fbbb69c71ff379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d9fefe44e569ac5a1fbbb69c71ff379">FLASH_PECR_DATA_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_PECR_DATA_Pos)</td></tr>
<tr class="separator:ga3d9fefe44e569ac5a1fbbb69c71ff379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f5a8350de3e2f0406e7a579eb3c2130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f5a8350de3e2f0406e7a579eb3c2130">FLASH_PECR_DATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d9fefe44e569ac5a1fbbb69c71ff379">FLASH_PECR_DATA_Msk</a></td></tr>
<tr class="separator:ga4f5a8350de3e2f0406e7a579eb3c2130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7336455e219107a71a2b8ca3b4be5524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7336455e219107a71a2b8ca3b4be5524">FLASH_PECR_FTDW_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga7336455e219107a71a2b8ca3b4be5524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6db0c1cb1e384d492df2675ffa00d007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6db0c1cb1e384d492df2675ffa00d007">FLASH_PECR_FTDW_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_PECR_FTDW_Pos)</td></tr>
<tr class="separator:ga6db0c1cb1e384d492df2675ffa00d007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fabb6c304216a854d59ffda3b09051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96fabb6c304216a854d59ffda3b09051">FLASH_PECR_FTDW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6db0c1cb1e384d492df2675ffa00d007">FLASH_PECR_FTDW_Msk</a></td></tr>
<tr class="separator:ga96fabb6c304216a854d59ffda3b09051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a10c9268223e7dba34e8af0f06155db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a10c9268223e7dba34e8af0f06155db">FLASH_PECR_ERASE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga7a10c9268223e7dba34e8af0f06155db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105a6158c93414d38a9b3d502e258638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga105a6158c93414d38a9b3d502e258638">FLASH_PECR_ERASE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_PECR_ERASE_Pos)</td></tr>
<tr class="separator:ga105a6158c93414d38a9b3d502e258638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128efc0f20664bb224c7615c38df0b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga128efc0f20664bb224c7615c38df0b1e">FLASH_PECR_ERASE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga105a6158c93414d38a9b3d502e258638">FLASH_PECR_ERASE_Msk</a></td></tr>
<tr class="separator:ga128efc0f20664bb224c7615c38df0b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1cb2205308e50e3fc06673cfa81910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1cb2205308e50e3fc06673cfa81910">FLASH_PECR_FPRG_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaaa1cb2205308e50e3fc06673cfa81910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766254e861e0f8cd5d5c2af1070d1ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga766254e861e0f8cd5d5c2af1070d1ddd">FLASH_PECR_FPRG_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_PECR_FPRG_Pos)</td></tr>
<tr class="separator:ga766254e861e0f8cd5d5c2af1070d1ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9370b44d7ee96fe73762748a969c383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9370b44d7ee96fe73762748a969c383">FLASH_PECR_FPRG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga766254e861e0f8cd5d5c2af1070d1ddd">FLASH_PECR_FPRG_Msk</a></td></tr>
<tr class="separator:gab9370b44d7ee96fe73762748a969c383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34a175040655ba130ea996d9609faa7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34a175040655ba130ea996d9609faa7f">FLASH_PECR_PARALLBANK_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga34a175040655ba130ea996d9609faa7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad08e1a327012051a8dfa3e38d6c1c680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad08e1a327012051a8dfa3e38d6c1c680">FLASH_PECR_PARALLBANK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_PECR_PARALLBANK_Pos)</td></tr>
<tr class="separator:gad08e1a327012051a8dfa3e38d6c1c680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5102bfaac2fb827781436acee8638257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5102bfaac2fb827781436acee8638257">FLASH_PECR_PARALLBANK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad08e1a327012051a8dfa3e38d6c1c680">FLASH_PECR_PARALLBANK_Msk</a></td></tr>
<tr class="separator:ga5102bfaac2fb827781436acee8638257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe34733590712433cdc4457c430e71c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe34733590712433cdc4457c430e71c6">FLASH_PECR_EOPIE_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gabe34733590712433cdc4457c430e71c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c93e2a77c0ce33b14033ae1d145dfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2c93e2a77c0ce33b14033ae1d145dfb">FLASH_PECR_EOPIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_PECR_EOPIE_Pos)</td></tr>
<tr class="separator:gaf2c93e2a77c0ce33b14033ae1d145dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c2cb29eb967e20a8a7fc479f79f79b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c2cb29eb967e20a8a7fc479f79f79b2">FLASH_PECR_EOPIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2c93e2a77c0ce33b14033ae1d145dfb">FLASH_PECR_EOPIE_Msk</a></td></tr>
<tr class="separator:ga3c2cb29eb967e20a8a7fc479f79f79b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7f27d377b721151abd3403096630857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7f27d377b721151abd3403096630857">FLASH_PECR_ERRIE_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaa7f27d377b721151abd3403096630857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6064a81a519d589f31f9de3850e63020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6064a81a519d589f31f9de3850e63020">FLASH_PECR_ERRIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_PECR_ERRIE_Pos)</td></tr>
<tr class="separator:ga6064a81a519d589f31f9de3850e63020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b0d22c92f0036684b38aa94bdcf62a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b0d22c92f0036684b38aa94bdcf62a1">FLASH_PECR_ERRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6064a81a519d589f31f9de3850e63020">FLASH_PECR_ERRIE_Msk</a></td></tr>
<tr class="separator:ga3b0d22c92f0036684b38aa94bdcf62a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8af00a47ebf1f2a5c99e8fcfc8941c9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8af00a47ebf1f2a5c99e8fcfc8941c9e">FLASH_PECR_OBL_LAUNCH_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga8af00a47ebf1f2a5c99e8fcfc8941c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94c79a0282a531352cf16649dc404a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94c79a0282a531352cf16649dc404a06">FLASH_PECR_OBL_LAUNCH_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_PECR_OBL_LAUNCH_Pos)</td></tr>
<tr class="separator:ga94c79a0282a531352cf16649dc404a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf8c586fac8b614a4d175ff5a8b9c99b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf8c586fac8b614a4d175ff5a8b9c99b">FLASH_PECR_OBL_LAUNCH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94c79a0282a531352cf16649dc404a06">FLASH_PECR_OBL_LAUNCH_Msk</a></td></tr>
<tr class="separator:gabf8c586fac8b614a4d175ff5a8b9c99b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95583566d8627df9f26f2712bca7712a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95583566d8627df9f26f2712bca7712a">FLASH_PDKEYR_PDKEYR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga95583566d8627df9f26f2712bca7712a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68156600fa66386be31a107ef9452de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa68156600fa66386be31a107ef9452de">FLASH_PDKEYR_PDKEYR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; FLASH_PDKEYR_PDKEYR_Pos)</td></tr>
<tr class="separator:gaa68156600fa66386be31a107ef9452de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab21bd32bce722ad27d2a62672a0b87ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab21bd32bce722ad27d2a62672a0b87ff">FLASH_PDKEYR_PDKEYR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa68156600fa66386be31a107ef9452de">FLASH_PDKEYR_PDKEYR_Msk</a></td></tr>
<tr class="separator:gab21bd32bce722ad27d2a62672a0b87ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663c294e4d9e99248715ab3feb7d0ae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga663c294e4d9e99248715ab3feb7d0ae6">FLASH_PEKEYR_PEKEYR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga663c294e4d9e99248715ab3feb7d0ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a42f3b6975fe88447488d9fc096079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25a42f3b6975fe88447488d9fc096079">FLASH_PEKEYR_PEKEYR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; FLASH_PEKEYR_PEKEYR_Pos)</td></tr>
<tr class="separator:ga25a42f3b6975fe88447488d9fc096079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga486dbdfa8f561a533aad1fb0abaa06cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga486dbdfa8f561a533aad1fb0abaa06cd">FLASH_PEKEYR_PEKEYR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25a42f3b6975fe88447488d9fc096079">FLASH_PEKEYR_PEKEYR_Msk</a></td></tr>
<tr class="separator:ga486dbdfa8f561a533aad1fb0abaa06cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36269c3ff5e93f29b9ab0fed371858a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36269c3ff5e93f29b9ab0fed371858a5">FLASH_PRGKEYR_PRGKEYR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga36269c3ff5e93f29b9ab0fed371858a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf33e4432fd1860ac0905d4ed24eca112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf33e4432fd1860ac0905d4ed24eca112">FLASH_PRGKEYR_PRGKEYR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; FLASH_PRGKEYR_PRGKEYR_Pos)</td></tr>
<tr class="separator:gaf33e4432fd1860ac0905d4ed24eca112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad941ae0a8c092d4ca8e359acf85ea24e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad941ae0a8c092d4ca8e359acf85ea24e">FLASH_PRGKEYR_PRGKEYR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf33e4432fd1860ac0905d4ed24eca112">FLASH_PRGKEYR_PRGKEYR_Msk</a></td></tr>
<tr class="separator:gad941ae0a8c092d4ca8e359acf85ea24e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64748d2e0929700cbc6bf0ae619e72c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64748d2e0929700cbc6bf0ae619e72c4">FLASH_OPTKEYR_OPTKEYR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga64748d2e0929700cbc6bf0ae619e72c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7c988b5f6c428e1e58e99a0a45172ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7c988b5f6c428e1e58e99a0a45172ff">FLASH_OPTKEYR_OPTKEYR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; FLASH_OPTKEYR_OPTKEYR_Pos)</td></tr>
<tr class="separator:gad7c988b5f6c428e1e58e99a0a45172ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8c555ae65817c33733f3bbbacf111d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b8c555ae65817c33733f3bbbacf111d">FLASH_OPTKEYR_OPTKEYR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7c988b5f6c428e1e58e99a0a45172ff">FLASH_OPTKEYR_OPTKEYR_Msk</a></td></tr>
<tr class="separator:ga8b8c555ae65817c33733f3bbbacf111d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fff488dcd0ba14694a05d8c061441e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fff488dcd0ba14694a05d8c061441e0">FLASH_SR_BSY_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1fff488dcd0ba14694a05d8c061441e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3564806c8fbd6e0b6ddde539c3e37045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3564806c8fbd6e0b6ddde539c3e37045">FLASH_SR_BSY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_SR_BSY_Pos)</td></tr>
<tr class="separator:ga3564806c8fbd6e0b6ddde539c3e37045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b86181a96fd2f1cc3828e9d8d83d368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368">FLASH_SR_BSY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3564806c8fbd6e0b6ddde539c3e37045">FLASH_SR_BSY_Msk</a></td></tr>
<tr class="separator:ga4b86181a96fd2f1cc3828e9d8d83d368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2013e875c4c210b820e502feea6c9fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2013e875c4c210b820e502feea6c9fb1">FLASH_SR_EOP_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga2013e875c4c210b820e502feea6c9fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga386f68b5d2c3622b29811577932360ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed">FLASH_SR_EOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_SR_EOP_Pos)</td></tr>
<tr class="separator:ga386f68b5d2c3622b29811577932360ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1301c6b487cfefa247c54a576a0c12b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b">FLASH_SR_EOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed">FLASH_SR_EOP_Msk</a></td></tr>
<tr class="separator:gae1301c6b487cfefa247c54a576a0c12b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbfb2a3b8246d0f0cbe057fdad1ea915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbfb2a3b8246d0f0cbe057fdad1ea915">FLASH_SR_ENDHV_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gabbfb2a3b8246d0f0cbe057fdad1ea915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3bac2887a4ee2631c4abb6d0df09e11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3bac2887a4ee2631c4abb6d0df09e11">FLASH_SR_ENDHV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_SR_ENDHV_Pos)</td></tr>
<tr class="separator:gac3bac2887a4ee2631c4abb6d0df09e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade09361da52e9b32f204c29b9127ccef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade09361da52e9b32f204c29b9127ccef">FLASH_SR_ENDHV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3bac2887a4ee2631c4abb6d0df09e11">FLASH_SR_ENDHV_Msk</a></td></tr>
<tr class="separator:gade09361da52e9b32f204c29b9127ccef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbebf995148905ca009fc9512ae35551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbebf995148905ca009fc9512ae35551">FLASH_SR_READY_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gadbebf995148905ca009fc9512ae35551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105baf3a5532764b6709f723fa11e3b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga105baf3a5532764b6709f723fa11e3b5">FLASH_SR_READY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_SR_READY_Pos)</td></tr>
<tr class="separator:ga105baf3a5532764b6709f723fa11e3b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a9a57932b1be3b873c7629d3c2fef4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a9a57932b1be3b873c7629d3c2fef4f">FLASH_SR_READY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga105baf3a5532764b6709f723fa11e3b5">FLASH_SR_READY_Msk</a></td></tr>
<tr class="separator:ga3a9a57932b1be3b873c7629d3c2fef4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace591108151f52fd0f18273c00403b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace591108151f52fd0f18273c00403b80">FLASH_SR_WRPERR_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gace591108151f52fd0f18273c00403b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a2ec1cfe4fece014bacf2c1332e659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65a2ec1cfe4fece014bacf2c1332e659">FLASH_SR_WRPERR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_SR_WRPERR_Pos)</td></tr>
<tr class="separator:ga65a2ec1cfe4fece014bacf2c1332e659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf6f52f59b01530928d747cf32bd4d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf6f52f59b01530928d747cf32bd4d01">FLASH_SR_WRPERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65a2ec1cfe4fece014bacf2c1332e659">FLASH_SR_WRPERR_Msk</a></td></tr>
<tr class="separator:gabf6f52f59b01530928d747cf32bd4d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e91ef00a66f31c28b41f990b0a5b57f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e91ef00a66f31c28b41f990b0a5b57f">FLASH_SR_PGAERR_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga1e91ef00a66f31c28b41f990b0a5b57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga433ad5d791f6ffcb202165a0131d00de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga433ad5d791f6ffcb202165a0131d00de">FLASH_SR_PGAERR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_SR_PGAERR_Pos)</td></tr>
<tr class="separator:ga433ad5d791f6ffcb202165a0131d00de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98c2458e114e7f419f3222673878ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98c2458e114e7f419f3222673878ce0">FLASH_SR_PGAERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga433ad5d791f6ffcb202165a0131d00de">FLASH_SR_PGAERR_Msk</a></td></tr>
<tr class="separator:gac98c2458e114e7f419f3222673878ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc7a92c0d6e0133bf9225a7c57464ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc7a92c0d6e0133bf9225a7c57464ff5">FLASH_SR_SIZERR_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gacc7a92c0d6e0133bf9225a7c57464ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db57d912111108537a3eaf9eb758ae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3db57d912111108537a3eaf9eb758ae7">FLASH_SR_SIZERR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_SR_SIZERR_Pos)</td></tr>
<tr class="separator:ga3db57d912111108537a3eaf9eb758ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16d3e511fc0a438812ae9bb44e93e387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16d3e511fc0a438812ae9bb44e93e387">FLASH_SR_SIZERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3db57d912111108537a3eaf9eb758ae7">FLASH_SR_SIZERR_Msk</a></td></tr>
<tr class="separator:ga16d3e511fc0a438812ae9bb44e93e387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6021a832133d2e3a66409e463eeed484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6021a832133d2e3a66409e463eeed484">FLASH_SR_OPTVERR_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga6021a832133d2e3a66409e463eeed484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae279970931fdbe11b18608b0a58c83e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae279970931fdbe11b18608b0a58c83e7">FLASH_SR_OPTVERR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_SR_OPTVERR_Pos)</td></tr>
<tr class="separator:gae279970931fdbe11b18608b0a58c83e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4f055b363ae642d291d73a68eb787d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c4f055b363ae642d291d73a68eb787d">FLASH_SR_OPTVERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae279970931fdbe11b18608b0a58c83e7">FLASH_SR_OPTVERR_Msk</a></td></tr>
<tr class="separator:ga9c4f055b363ae642d291d73a68eb787d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b806eba0b62b0ca55b50ce89015c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4b806eba0b62b0ca55b50ce89015c50">FLASH_SR_OPTVERRUSR_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gad4b806eba0b62b0ca55b50ce89015c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga557e3d6ec267795956aefeb57a690dc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga557e3d6ec267795956aefeb57a690dc8">FLASH_SR_OPTVERRUSR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_SR_OPTVERRUSR_Pos)</td></tr>
<tr class="separator:ga557e3d6ec267795956aefeb57a690dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ea5a1af21c2ba9b6758fa86b17df0a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ea5a1af21c2ba9b6758fa86b17df0a7">FLASH_SR_OPTVERRUSR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga557e3d6ec267795956aefeb57a690dc8">FLASH_SR_OPTVERRUSR_Msk</a></td></tr>
<tr class="separator:ga1ea5a1af21c2ba9b6758fa86b17df0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cb5e11b3eae03c7d2b36686737a71c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cb5e11b3eae03c7d2b36686737a71c3">FLASH_OBR_RDPRT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7cb5e11b3eae03c7d2b36686737a71c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592fe4d6a31168c065178c9fd45b2bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga592fe4d6a31168c065178c9fd45b2bd8">FLASH_OBR_RDPRT_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; FLASH_OBR_RDPRT_Pos)</td></tr>
<tr class="separator:ga592fe4d6a31168c065178c9fd45b2bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga052763d6c2daf0a422577a6c8a0be977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga052763d6c2daf0a422577a6c8a0be977">FLASH_OBR_RDPRT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga592fe4d6a31168c065178c9fd45b2bd8">FLASH_OBR_RDPRT_Msk</a></td></tr>
<tr class="separator:ga052763d6c2daf0a422577a6c8a0be977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga660b4ed466bd2aeece10c93e3904fb37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga660b4ed466bd2aeece10c93e3904fb37">FLASH_OBR_BOR_LEV_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga660b4ed466bd2aeece10c93e3904fb37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace29c28ba1cc6d3b925dba2bbd88eabb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace29c28ba1cc6d3b925dba2bbd88eabb">FLASH_OBR_BOR_LEV_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; FLASH_OBR_BOR_LEV_Pos)</td></tr>
<tr class="separator:gace29c28ba1cc6d3b925dba2bbd88eabb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7be924b0f54da2b7d2806d994e246057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7be924b0f54da2b7d2806d994e246057">FLASH_OBR_BOR_LEV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace29c28ba1cc6d3b925dba2bbd88eabb">FLASH_OBR_BOR_LEV_Msk</a></td></tr>
<tr class="separator:ga7be924b0f54da2b7d2806d994e246057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefde313300f0e954d27f87e6256274b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefde313300f0e954d27f87e6256274b4">FLASH_OBR_USER_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaefde313300f0e954d27f87e6256274b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e68fa3437ad3429abe48f86782967e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e68fa3437ad3429abe48f86782967e1">FLASH_OBR_USER_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; FLASH_OBR_USER_Pos)</td></tr>
<tr class="separator:ga8e68fa3437ad3429abe48f86782967e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1585552c59923cb1e1979cdfdc77b991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1585552c59923cb1e1979cdfdc77b991">FLASH_OBR_USER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e68fa3437ad3429abe48f86782967e1">FLASH_OBR_USER_Msk</a></td></tr>
<tr class="separator:ga1585552c59923cb1e1979cdfdc77b991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bbe1ea23971f9fb8bb378e537226c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bbe1ea23971f9fb8bb378e537226c62">FLASH_OBR_IWDG_SW_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga9bbe1ea23971f9fb8bb378e537226c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ce987133feb2311067ac98fec8e126e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ce987133feb2311067ac98fec8e126e">FLASH_OBR_IWDG_SW_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_OBR_IWDG_SW_Pos)</td></tr>
<tr class="separator:ga7ce987133feb2311067ac98fec8e126e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecbb0d905783c45eedfcc51230f9226b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecbb0d905783c45eedfcc51230f9226b">FLASH_OBR_IWDG_SW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ce987133feb2311067ac98fec8e126e">FLASH_OBR_IWDG_SW_Msk</a></td></tr>
<tr class="separator:gaecbb0d905783c45eedfcc51230f9226b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fe76187f7a680eada873692c374dd8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fe76187f7a680eada873692c374dd8a">FLASH_OBR_nRST_STOP_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga4fe76187f7a680eada873692c374dd8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e122c9fc8103644e310bef58ed57fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1e122c9fc8103644e310bef58ed57fb">FLASH_OBR_nRST_STOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_OBR_nRST_STOP_Pos)</td></tr>
<tr class="separator:gad1e122c9fc8103644e310bef58ed57fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e84d6c706420de2335619043a06760d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e84d6c706420de2335619043a06760d">FLASH_OBR_nRST_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1e122c9fc8103644e310bef58ed57fb">FLASH_OBR_nRST_STOP_Msk</a></td></tr>
<tr class="separator:ga8e84d6c706420de2335619043a06760d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ea8ff1064cb8b277daa7150d3d1d57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08ea8ff1064cb8b277daa7150d3d1d57">FLASH_OBR_nRST_STDBY_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga08ea8ff1064cb8b277daa7150d3d1d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddbf2bf2e4c6cab17c7eb7f226184f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddbf2bf2e4c6cab17c7eb7f226184f98">FLASH_OBR_nRST_STDBY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_OBR_nRST_STDBY_Pos)</td></tr>
<tr class="separator:gaddbf2bf2e4c6cab17c7eb7f226184f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d863a776a1d5a136e267bac209f6a85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d863a776a1d5a136e267bac209f6a85">FLASH_OBR_nRST_STDBY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddbf2bf2e4c6cab17c7eb7f226184f98">FLASH_OBR_nRST_STDBY_Msk</a></td></tr>
<tr class="separator:ga3d863a776a1d5a136e267bac209f6a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42afc4c60da3af1fe5851c865fd51952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42afc4c60da3af1fe5851c865fd51952">FLASH_OBR_nRST_BFB2_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga42afc4c60da3af1fe5851c865fd51952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2db9d43455bc4676a49541ac66c786e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2db9d43455bc4676a49541ac66c786e">FLASH_OBR_nRST_BFB2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_OBR_nRST_BFB2_Pos)</td></tr>
<tr class="separator:gac2db9d43455bc4676a49541ac66c786e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f75e0af64c5616887a9455e965c24e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f75e0af64c5616887a9455e965c24e8">FLASH_OBR_nRST_BFB2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2db9d43455bc4676a49541ac66c786e">FLASH_OBR_nRST_BFB2_Msk</a></td></tr>
<tr class="separator:ga4f75e0af64c5616887a9455e965c24e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe69a74a9d08c0ebe91a2b715466681a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe69a74a9d08c0ebe91a2b715466681a">FLASH_WRPR1_WRP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafe69a74a9d08c0ebe91a2b715466681a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga253a2272eed81998444a2d337438a88e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga253a2272eed81998444a2d337438a88e">FLASH_WRPR1_WRP_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; FLASH_WRPR1_WRP_Pos)</td></tr>
<tr class="separator:ga253a2272eed81998444a2d337438a88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae679750359efe8ad28dabb98d5f2b849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae679750359efe8ad28dabb98d5f2b849">FLASH_WRPR1_WRP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga253a2272eed81998444a2d337438a88e">FLASH_WRPR1_WRP_Msk</a></td></tr>
<tr class="separator:gae679750359efe8ad28dabb98d5f2b849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa62f6dee3ca87573123ce7b9426095f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa62f6dee3ca87573123ce7b9426095f2">FLASH_WRPR2_WRP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa62f6dee3ca87573123ce7b9426095f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4a224e036326fefa44142be3c6131a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4a224e036326fefa44142be3c6131a3">FLASH_WRPR2_WRP_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; FLASH_WRPR2_WRP_Pos)</td></tr>
<tr class="separator:gaa4a224e036326fefa44142be3c6131a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab61ca49d4a96a6a9c46fb656eac8187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab61ca49d4a96a6a9c46fb656eac8187">FLASH_WRPR2_WRP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4a224e036326fefa44142be3c6131a3">FLASH_WRPR2_WRP_Msk</a></td></tr>
<tr class="separator:gaab61ca49d4a96a6a9c46fb656eac8187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02595807a95f3e4ab36e251c3def9791"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02595807a95f3e4ab36e251c3def9791">FLASH_WRPR3_WRP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga02595807a95f3e4ab36e251c3def9791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894a2b49b6929fa851c1e870e2d3bcd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga894a2b49b6929fa851c1e870e2d3bcd6">FLASH_WRPR3_WRP_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; FLASH_WRPR3_WRP_Pos)</td></tr>
<tr class="separator:ga894a2b49b6929fa851c1e870e2d3bcd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f54cc06ac5ef1c844a09042ec702b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f54cc06ac5ef1c844a09042ec702b3b">FLASH_WRPR3_WRP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga894a2b49b6929fa851c1e870e2d3bcd6">FLASH_WRPR3_WRP_Msk</a></td></tr>
<tr class="separator:ga7f54cc06ac5ef1c844a09042ec702b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b890762d0c1e499e8af5cb833806238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b890762d0c1e499e8af5cb833806238">FLASH_WRPR4_WRP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7b890762d0c1e499e8af5cb833806238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8701cd33799ddae0dd8ec1548de2392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8701cd33799ddae0dd8ec1548de2392">FLASH_WRPR4_WRP_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; FLASH_WRPR4_WRP_Pos)</td></tr>
<tr class="separator:gad8701cd33799ddae0dd8ec1548de2392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65beec7aa4184848a4da4b4641af41c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65beec7aa4184848a4da4b4641af41c0">FLASH_WRPR4_WRP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8701cd33799ddae0dd8ec1548de2392">FLASH_WRPR4_WRP_Msk</a></td></tr>
<tr class="separator:ga65beec7aa4184848a4da4b4641af41c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2244aa753f0340359098d15944602258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2244aa753f0340359098d15944602258">GPIO_MODER_MODER0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2244aa753f0340359098d15944602258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44c7a73f891cc60cb11c8dc122fde9bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44c7a73f891cc60cb11c8dc122fde9bd">GPIO_MODER_MODER0_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER0_Pos)</td></tr>
<tr class="separator:ga44c7a73f891cc60cb11c8dc122fde9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b64d47643f8d3c08c2be0722ff23b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b64d47643f8d3c08c2be0722ff23b93">GPIO_MODER_MODER0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44c7a73f891cc60cb11c8dc122fde9bd">GPIO_MODER_MODER0_Msk</a></td></tr>
<tr class="separator:ga7b64d47643f8d3c08c2be0722ff23b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9547fc54057db093f9ee4b846fcc4723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9547fc54057db093f9ee4b846fcc4723">GPIO_MODER_MODER0_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER0_Pos)</td></tr>
<tr class="separator:ga9547fc54057db093f9ee4b846fcc4723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e77a3bc750fe2ea8e06da301c65d6ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e77a3bc750fe2ea8e06da301c65d6ef">GPIO_MODER_MODER0_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER0_Pos)</td></tr>
<tr class="separator:ga9e77a3bc750fe2ea8e06da301c65d6ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1030dee3583ca3e42adbdfe515ff542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1030dee3583ca3e42adbdfe515ff542">GPIO_MODER_MODER1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gae1030dee3583ca3e42adbdfe515ff542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b96dc64bbedb58b5a6fdcc3c97eab1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b96dc64bbedb58b5a6fdcc3c97eab1d">GPIO_MODER_MODER1_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER1_Pos)</td></tr>
<tr class="separator:ga3b96dc64bbedb58b5a6fdcc3c97eab1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e0597b084c911728ee92b5fc4a2ae5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e0597b084c911728ee92b5fc4a2ae5a">GPIO_MODER_MODER1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b96dc64bbedb58b5a6fdcc3c97eab1d">GPIO_MODER_MODER1_Msk</a></td></tr>
<tr class="separator:ga2e0597b084c911728ee92b5fc4a2ae5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d85123ad7c77e052b542f2df47a1371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d85123ad7c77e052b542f2df47a1371">GPIO_MODER_MODER1_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER1_Pos)</td></tr>
<tr class="separator:ga5d85123ad7c77e052b542f2df47a1371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9f16759689b9ac61d9c68842ac49746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9f16759689b9ac61d9c68842ac49746">GPIO_MODER_MODER1_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER1_Pos)</td></tr>
<tr class="separator:gad9f16759689b9ac61d9c68842ac49746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945f52c8af561a1c9a3358b0e8605ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga945f52c8af561a1c9a3358b0e8605ffc">GPIO_MODER_MODER2_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga945f52c8af561a1c9a3358b0e8605ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6c01a65d00f6b648984e34f71ce0b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6c01a65d00f6b648984e34f71ce0b83">GPIO_MODER_MODER2_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER2_Pos)</td></tr>
<tr class="separator:gaf6c01a65d00f6b648984e34f71ce0b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06865341707bb4dd9671ce464d99ab2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06865341707bb4dd9671ce464d99ab2c">GPIO_MODER_MODER2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6c01a65d00f6b648984e34f71ce0b83">GPIO_MODER_MODER2_Msk</a></td></tr>
<tr class="separator:ga06865341707bb4dd9671ce464d99ab2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e9f9713b7a822784cd2c0fa79dcff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06e9f9713b7a822784cd2c0fa79dcff0">GPIO_MODER_MODER2_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER2_Pos)</td></tr>
<tr class="separator:ga06e9f9713b7a822784cd2c0fa79dcff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97f7959265384b2621288c8340990665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97f7959265384b2621288c8340990665">GPIO_MODER_MODER2_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER2_Pos)</td></tr>
<tr class="separator:ga97f7959265384b2621288c8340990665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0df2c02569d6b84757d70cd5ab99d262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0df2c02569d6b84757d70cd5ab99d262">GPIO_MODER_MODER3_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga0df2c02569d6b84757d70cd5ab99d262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga053851b8f1df3d358a7b07fe8f720a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga053851b8f1df3d358a7b07fe8f720a25">GPIO_MODER_MODER3_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER3_Pos)</td></tr>
<tr class="separator:ga053851b8f1df3d358a7b07fe8f720a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae06c9d07a091fb64ab53d0c899a9dda5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae06c9d07a091fb64ab53d0c899a9dda5">GPIO_MODER_MODER3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga053851b8f1df3d358a7b07fe8f720a25">GPIO_MODER_MODER3_Msk</a></td></tr>
<tr class="separator:gae06c9d07a091fb64ab53d0c899a9dda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aeeac804c07e25aeff31bebf3a639f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aeeac804c07e25aeff31bebf3a639f6">GPIO_MODER_MODER3_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER3_Pos)</td></tr>
<tr class="separator:ga4aeeac804c07e25aeff31bebf3a639f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc09e4958f306ddcb6107942504b45e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc09e4958f306ddcb6107942504b45e0">GPIO_MODER_MODER3_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER3_Pos)</td></tr>
<tr class="separator:gafc09e4958f306ddcb6107942504b45e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7866ff150289c04d52c808607dabbf9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7866ff150289c04d52c808607dabbf9e">GPIO_MODER_MODER4_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga7866ff150289c04d52c808607dabbf9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0678135cc7fb1e00fe0de880d822fde5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0678135cc7fb1e00fe0de880d822fde5">GPIO_MODER_MODER4_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER4_Pos)</td></tr>
<tr class="separator:ga0678135cc7fb1e00fe0de880d822fde5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52cf9361d90c863c107cdeb859bd8b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52cf9361d90c863c107cdeb859bd8b41">GPIO_MODER_MODER4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0678135cc7fb1e00fe0de880d822fde5">GPIO_MODER_MODER4_Msk</a></td></tr>
<tr class="separator:ga52cf9361d90c863c107cdeb859bd8b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67276f1aa615d1af388fef7232483795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67276f1aa615d1af388fef7232483795">GPIO_MODER_MODER4_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER4_Pos)</td></tr>
<tr class="separator:ga67276f1aa615d1af388fef7232483795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5203150980865199911d58af22f49567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5203150980865199911d58af22f49567">GPIO_MODER_MODER4_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER4_Pos)</td></tr>
<tr class="separator:ga5203150980865199911d58af22f49567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84f88cbf25e1defb5f9b99c95797f7ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84f88cbf25e1defb5f9b99c95797f7ab">GPIO_MODER_MODER5_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga84f88cbf25e1defb5f9b99c95797f7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1827fce38f560f895e4486f1aacaac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f1827fce38f560f895e4486f1aacaac">GPIO_MODER_MODER5_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER5_Pos)</td></tr>
<tr class="separator:ga9f1827fce38f560f895e4486f1aacaac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94ab55c126ff24572bbff0da5a3f360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae94ab55c126ff24572bbff0da5a3f360">GPIO_MODER_MODER5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f1827fce38f560f895e4486f1aacaac">GPIO_MODER_MODER5_Msk</a></td></tr>
<tr class="separator:gae94ab55c126ff24572bbff0da5a3f360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62665be9bddb711eedf99c85e37bb5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62665be9bddb711eedf99c85e37bb5ad">GPIO_MODER_MODER5_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER5_Pos)</td></tr>
<tr class="separator:ga62665be9bddb711eedf99c85e37bb5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5096355e22b25bd4e6324399d5764630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5096355e22b25bd4e6324399d5764630">GPIO_MODER_MODER5_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER5_Pos)</td></tr>
<tr class="separator:ga5096355e22b25bd4e6324399d5764630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c3fdecd37cce14983b42d28fc46d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81c3fdecd37cce14983b42d28fc46d27">GPIO_MODER_MODER6_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga81c3fdecd37cce14983b42d28fc46d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a6d2a5dbd3f6f8447e0082c0e8d6ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a6d2a5dbd3f6f8447e0082c0e8d6ab">GPIO_MODER_MODER6_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER6_Pos)</td></tr>
<tr class="separator:ga83a6d2a5dbd3f6f8447e0082c0e8d6ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a85a1bb88cf8f730e0de38cb664282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97a85a1bb88cf8f730e0de38cb664282">GPIO_MODER_MODER6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83a6d2a5dbd3f6f8447e0082c0e8d6ab">GPIO_MODER_MODER6_Msk</a></td></tr>
<tr class="separator:ga97a85a1bb88cf8f730e0de38cb664282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf45f41af21a000ab66da5b99b998deb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf45f41af21a000ab66da5b99b998deb3">GPIO_MODER_MODER6_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER6_Pos)</td></tr>
<tr class="separator:gaf45f41af21a000ab66da5b99b998deb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41dfd1f39fe849fe3707ebf2ac0d8371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41dfd1f39fe849fe3707ebf2ac0d8371">GPIO_MODER_MODER6_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER6_Pos)</td></tr>
<tr class="separator:ga41dfd1f39fe849fe3707ebf2ac0d8371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf586709481b1450208dae7d9e53b9057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf586709481b1450208dae7d9e53b9057">GPIO_MODER_MODER7_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaf586709481b1450208dae7d9e53b9057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae685da5b1c5c085e69be64ecf0b65ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae685da5b1c5c085e69be64ecf0b65ec5">GPIO_MODER_MODER7_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER7_Pos)</td></tr>
<tr class="separator:gae685da5b1c5c085e69be64ecf0b65ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22dc08ecc39bceba020d8e5949b658e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22dc08ecc39bceba020d8e5949b658e0">GPIO_MODER_MODER7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae685da5b1c5c085e69be64ecf0b65ec5">GPIO_MODER_MODER7_Msk</a></td></tr>
<tr class="separator:ga22dc08ecc39bceba020d8e5949b658e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga585ab6cb29e3763ab8c1e997c55f2b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga585ab6cb29e3763ab8c1e997c55f2b43">GPIO_MODER_MODER7_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER7_Pos)</td></tr>
<tr class="separator:ga585ab6cb29e3763ab8c1e997c55f2b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5cca014fc55f64cdbbb42ea0515e05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5cca014fc55f64cdbbb42ea0515e05">GPIO_MODER_MODER7_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER7_Pos)</td></tr>
<tr class="separator:ga2b5cca014fc55f64cdbbb42ea0515e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80e5f1f7c986ee7f31178901cab442ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80e5f1f7c986ee7f31178901cab442ab">GPIO_MODER_MODER8_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga80e5f1f7c986ee7f31178901cab442ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaddfeb2d4f139bd00fdcd2ce538f2087"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaddfeb2d4f139bd00fdcd2ce538f2087">GPIO_MODER_MODER8_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER8_Pos)</td></tr>
<tr class="separator:gaaddfeb2d4f139bd00fdcd2ce538f2087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41f2174ef4444c685ea92da1258c678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac41f2174ef4444c685ea92da1258c678">GPIO_MODER_MODER8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaddfeb2d4f139bd00fdcd2ce538f2087">GPIO_MODER_MODER8_Msk</a></td></tr>
<tr class="separator:gac41f2174ef4444c685ea92da1258c678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdb8e55aa223af568ae12d316a22f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdb8e55aa223af568ae12d316a22f8d">GPIO_MODER_MODER8_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER8_Pos)</td></tr>
<tr class="separator:ga2cdb8e55aa223af568ae12d316a22f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0729411ccd74a91cdd0f23adada25782"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0729411ccd74a91cdd0f23adada25782">GPIO_MODER_MODER8_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER8_Pos)</td></tr>
<tr class="separator:ga0729411ccd74a91cdd0f23adada25782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf310164aef074cbdda2af5b0af223139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf310164aef074cbdda2af5b0af223139">GPIO_MODER_MODER9_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaf310164aef074cbdda2af5b0af223139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdcb7c58d623c51ababeb5917430132b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdcb7c58d623c51ababeb5917430132b">GPIO_MODER_MODER9_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER9_Pos)</td></tr>
<tr class="separator:gafdcb7c58d623c51ababeb5917430132b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d4ed9018bf72565bab1d08c476fed20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d4ed9018bf72565bab1d08c476fed20">GPIO_MODER_MODER9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdcb7c58d623c51ababeb5917430132b">GPIO_MODER_MODER9_Msk</a></td></tr>
<tr class="separator:ga5d4ed9018bf72565bab1d08c476fed20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea7c7ec787b1ee1ae7e0b4da216eb418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea7c7ec787b1ee1ae7e0b4da216eb418">GPIO_MODER_MODER9_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER9_Pos)</td></tr>
<tr class="separator:gaea7c7ec787b1ee1ae7e0b4da216eb418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5cd33689071b7af70ece64a371645df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5cd33689071b7af70ece64a371645df">GPIO_MODER_MODER9_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER9_Pos)</td></tr>
<tr class="separator:gaa5cd33689071b7af70ece64a371645df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf36ddfa8971a143e722ca9897d6a554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf36ddfa8971a143e722ca9897d6a554">GPIO_MODER_MODER10_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gacf36ddfa8971a143e722ca9897d6a554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af602f158627d6d61a2fcf7149a6178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9af602f158627d6d61a2fcf7149a6178">GPIO_MODER_MODER10_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER10_Pos)</td></tr>
<tr class="separator:ga9af602f158627d6d61a2fcf7149a6178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacbdb241d7bebde85d7d0b42c2f35563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacbdb241d7bebde85d7d0b42c2f35563">GPIO_MODER_MODER10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9af602f158627d6d61a2fcf7149a6178">GPIO_MODER_MODER10_Msk</a></td></tr>
<tr class="separator:gaacbdb241d7bebde85d7d0b42c2f35563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4d2b18e57e7b2f600e4f5d9b17bd95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f4d2b18e57e7b2f600e4f5d9b17bd95">GPIO_MODER_MODER10_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER10_Pos)</td></tr>
<tr class="separator:ga6f4d2b18e57e7b2f600e4f5d9b17bd95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dcae08e0f7afc002658a4ef4a764dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dcae08e0f7afc002658a4ef4a764dc4">GPIO_MODER_MODER10_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER10_Pos)</td></tr>
<tr class="separator:ga9dcae08e0f7afc002658a4ef4a764dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60a554e688d63d15bce7240549d2ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac60a554e688d63d15bce7240549d2ccb">GPIO_MODER_MODER11_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gac60a554e688d63d15bce7240549d2ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a8fa719e9f98d2a7b4fd00ad41927d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82a8fa719e9f98d2a7b4fd00ad41927d">GPIO_MODER_MODER11_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER11_Pos)</td></tr>
<tr class="separator:ga82a8fa719e9f98d2a7b4fd00ad41927d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18bc295f7195fc050221287c4564474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18bc295f7195fc050221287c4564474">GPIO_MODER_MODER11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82a8fa719e9f98d2a7b4fd00ad41927d">GPIO_MODER_MODER11_Msk</a></td></tr>
<tr class="separator:gaf18bc295f7195fc050221287c4564474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4082cd576f50cd2687e45557b70d458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4082cd576f50cd2687e45557b70d458">GPIO_MODER_MODER11_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER11_Pos)</td></tr>
<tr class="separator:gaf4082cd576f50cd2687e45557b70d458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b2f611ae75f3441bad03866550f6263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b2f611ae75f3441bad03866550f6263">GPIO_MODER_MODER11_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER11_Pos)</td></tr>
<tr class="separator:ga1b2f611ae75f3441bad03866550f6263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec7b868a25af299e046b49b017c1114f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec7b868a25af299e046b49b017c1114f">GPIO_MODER_MODER12_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaec7b868a25af299e046b49b017c1114f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd6d6390219a23c8420cc152901ca9bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd6d6390219a23c8420cc152901ca9bd">GPIO_MODER_MODER12_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER12_Pos)</td></tr>
<tr class="separator:gabd6d6390219a23c8420cc152901ca9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63101c5c410b55b668ec190422dc3597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63101c5c410b55b668ec190422dc3597">GPIO_MODER_MODER12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd6d6390219a23c8420cc152901ca9bd">GPIO_MODER_MODER12_Msk</a></td></tr>
<tr class="separator:ga63101c5c410b55b668ec190422dc3597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89cd8ed328ed0116cbf51810fcd8788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa89cd8ed328ed0116cbf51810fcd8788">GPIO_MODER_MODER12_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER12_Pos)</td></tr>
<tr class="separator:gaa89cd8ed328ed0116cbf51810fcd8788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74f91bdd676e477e4c19d30d3ea5c4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74f91bdd676e477e4c19d30d3ea5c4c8">GPIO_MODER_MODER12_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER12_Pos)</td></tr>
<tr class="separator:ga74f91bdd676e477e4c19d30d3ea5c4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e91d26a428aa90b419bf51324491246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e91d26a428aa90b419bf51324491246">GPIO_MODER_MODER13_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga1e91d26a428aa90b419bf51324491246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae7344fb7e360c013ae484a7b3ce06e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae7344fb7e360c013ae484a7b3ce06e">GPIO_MODER_MODER13_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER13_Pos)</td></tr>
<tr class="separator:ga3ae7344fb7e360c013ae484a7b3ce06e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga353af246bef5dca5aadfe6fe3fd695c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga353af246bef5dca5aadfe6fe3fd695c3">GPIO_MODER_MODER13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae7344fb7e360c013ae484a7b3ce06e">GPIO_MODER_MODER13_Msk</a></td></tr>
<tr class="separator:ga353af246bef5dca5aadfe6fe3fd695c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc01e2e6cf45e8ec27d3a66ff36c2cfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc01e2e6cf45e8ec27d3a66ff36c2cfa">GPIO_MODER_MODER13_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER13_Pos)</td></tr>
<tr class="separator:gabc01e2e6cf45e8ec27d3a66ff36c2cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71a30088f5475ae8774404ae7d41872e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71a30088f5475ae8774404ae7d41872e">GPIO_MODER_MODER13_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER13_Pos)</td></tr>
<tr class="separator:ga71a30088f5475ae8774404ae7d41872e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac67c9470dc741033d3254a4041e3d320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac67c9470dc741033d3254a4041e3d320">GPIO_MODER_MODER14_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gac67c9470dc741033d3254a4041e3d320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fd4d1526a36e0838bc8c9bab621aba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fd4d1526a36e0838bc8c9bab621aba0">GPIO_MODER_MODER14_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER14_Pos)</td></tr>
<tr class="separator:ga1fd4d1526a36e0838bc8c9bab621aba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18a722f9682045c1d2460fedf32b02b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18a722f9682045c1d2460fedf32b02b1">GPIO_MODER_MODER14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fd4d1526a36e0838bc8c9bab621aba0">GPIO_MODER_MODER14_Msk</a></td></tr>
<tr class="separator:ga18a722f9682045c1d2460fedf32b02b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad295063c22bd981239bc1b26f2e7f9c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad295063c22bd981239bc1b26f2e7f9c0">GPIO_MODER_MODER14_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER14_Pos)</td></tr>
<tr class="separator:gad295063c22bd981239bc1b26f2e7f9c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff3a914796db9625d86996b6f6f5288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff3a914796db9625d86996b6f6f5288">GPIO_MODER_MODER14_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER14_Pos)</td></tr>
<tr class="separator:ga0ff3a914796db9625d86996b6f6f5288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b">GPIO_MODER_MODER15_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ba0885b9dda0bec8202305bf9cf0ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97ba0885b9dda0bec8202305bf9cf0ad">GPIO_MODER_MODER15_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER15_Pos)</td></tr>
<tr class="separator:ga97ba0885b9dda0bec8202305bf9cf0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc40e6fae78c1c5c857346793f9d4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefc40e6fae78c1c5c857346793f9d4c8">GPIO_MODER_MODER15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97ba0885b9dda0bec8202305bf9cf0ad">GPIO_MODER_MODER15_Msk</a></td></tr>
<tr class="separator:gaefc40e6fae78c1c5c857346793f9d4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c4b7f270eb99d851b84b9917fe49564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c4b7f270eb99d851b84b9917fe49564">GPIO_MODER_MODER15_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER15_Pos)</td></tr>
<tr class="separator:ga6c4b7f270eb99d851b84b9917fe49564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9297c041f5f74aec73e6f4dd89ad819c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9297c041f5f74aec73e6f4dd89ad819c">GPIO_MODER_MODER15_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER15_Pos)</td></tr>
<tr class="separator:ga9297c041f5f74aec73e6f4dd89ad819c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2f02eab04f88423789f532370680305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2f02eab04f88423789f532370680305">GPIO_OTYPER_OT_0</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gaf2f02eab04f88423789f532370680305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a842ad8f83c21f019f2e1e08f104a7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a842ad8f83c21f019f2e1e08f104a7f">GPIO_OTYPER_OT_1</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga8a842ad8f83c21f019f2e1e08f104a7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d3a246b6320fc51b39123249e1e6817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d3a246b6320fc51b39123249e1e6817">GPIO_OTYPER_OT_2</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:ga3d3a246b6320fc51b39123249e1e6817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef881bb4fa6b2dd9cecd4ee1385b6361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef881bb4fa6b2dd9cecd4ee1385b6361">GPIO_OTYPER_OT_3</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:gaef881bb4fa6b2dd9cecd4ee1385b6361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c3cc7a0b2c9b99212879cc8d7455258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c3cc7a0b2c9b99212879cc8d7455258">GPIO_OTYPER_OT_4</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga8c3cc7a0b2c9b99212879cc8d7455258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa0dd76857b25ae35a785cee97c8403d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa0dd76857b25ae35a785cee97c8403d">GPIO_OTYPER_OT_5</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:gaaa0dd76857b25ae35a785cee97c8403d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dbea639fd4ffe59a706a11fb1ee104b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dbea639fd4ffe59a706a11fb1ee104b">GPIO_OTYPER_OT_6</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:ga1dbea639fd4ffe59a706a11fb1ee104b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaacead96dc3377342af4aa18adf6453e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaacead96dc3377342af4aa18adf6453e">GPIO_OTYPER_OT_7</a>&#160;&#160;&#160;(0x00000080U)</td></tr>
<tr class="separator:gaaacead96dc3377342af4aa18adf6453e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a1f64fdf2ab84c634c0fa8cb060a65f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1f64fdf2ab84c634c0fa8cb060a65f">GPIO_OTYPER_OT_8</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga5a1f64fdf2ab84c634c0fa8cb060a65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c7deea3d764bb3999578030e3158aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c7deea3d764bb3999578030e3158aa">GPIO_OTYPER_OT_9</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:gaa5c7deea3d764bb3999578030e3158aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc1ef9cbe4226f9616c64bb641b44b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc1ef9cbe4226f9616c64bb641b44b3b">GPIO_OTYPER_OT_10</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:gadc1ef9cbe4226f9616c64bb641b44b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd4fc33a12439fdf4ada19c04227dea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd4fc33a12439fdf4ada19c04227dea7">GPIO_OTYPER_OT_11</a>&#160;&#160;&#160;(0x00000800U)</td></tr>
<tr class="separator:gafd4fc33a12439fdf4ada19c04227dea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e978fcc3d4e87bed919511e1226f0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24e978fcc3d4e87bed919511e1226f0c">GPIO_OTYPER_OT_12</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:ga24e978fcc3d4e87bed919511e1226f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5d7751cfdfaf58782f01692d8c88e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5d7751cfdfaf58782f01692d8c88e8">GPIO_OTYPER_OT_13</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:ga7c5d7751cfdfaf58782f01692d8c88e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c26938a0e8c03d90a966fc33f186e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c26938a0e8c03d90a966fc33f186e50">GPIO_OTYPER_OT_14</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:ga6c26938a0e8c03d90a966fc33f186e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51f153263d58a45fc2ef0734fc3f73eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51f153263d58a45fc2ef0734fc3f73eb">GPIO_OTYPER_OT_15</a>&#160;&#160;&#160;(0x00008000U)</td></tr>
<tr class="separator:ga51f153263d58a45fc2ef0734fc3f73eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61d0ba5102bbae8f47e34034758f2753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61d0ba5102bbae8f47e34034758f2753">GPIO_OSPEEDER_OSPEEDR0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga61d0ba5102bbae8f47e34034758f2753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f8413610931459d7cb1087e3fdbe33f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f8413610931459d7cb1087e3fdbe33f">GPIO_OSPEEDER_OSPEEDR0_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR0_Pos)</td></tr>
<tr class="separator:ga7f8413610931459d7cb1087e3fdbe33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a137cc8e566a0da86e2fd4778938a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86a137cc8e566a0da86e2fd4778938a6">GPIO_OSPEEDER_OSPEEDR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f8413610931459d7cb1087e3fdbe33f">GPIO_OSPEEDER_OSPEEDR0_Msk</a></td></tr>
<tr class="separator:ga86a137cc8e566a0da86e2fd4778938a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ff622f2b5941ce7202fe97a6e8c730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95ff622f2b5941ce7202fe97a6e8c730">GPIO_OSPEEDER_OSPEEDR0_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR0_Pos)</td></tr>
<tr class="separator:ga95ff622f2b5941ce7202fe97a6e8c730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8e561180cdfcb7440a017d2aa10f59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a8e561180cdfcb7440a017d2aa10f59">GPIO_OSPEEDER_OSPEEDR0_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR0_Pos)</td></tr>
<tr class="separator:ga5a8e561180cdfcb7440a017d2aa10f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf4f6c7fc2322475c82de511e4a9c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf4f6c7fc2322475c82de511e4a9c1b">GPIO_OSPEEDER_OSPEEDR1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga2bf4f6c7fc2322475c82de511e4a9c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74ef2c614df7085aeaa76a7d8a91ebaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74ef2c614df7085aeaa76a7d8a91ebaf">GPIO_OSPEEDER_OSPEEDR1_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR1_Pos)</td></tr>
<tr class="separator:ga74ef2c614df7085aeaa76a7d8a91ebaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aca2c7cf73dd7a08fee8ae9a675c1d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aca2c7cf73dd7a08fee8ae9a675c1d5">GPIO_OSPEEDER_OSPEEDR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74ef2c614df7085aeaa76a7d8a91ebaf">GPIO_OSPEEDER_OSPEEDR1_Msk</a></td></tr>
<tr class="separator:ga9aca2c7cf73dd7a08fee8ae9a675c1d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd10c0d3419e2d2fda1af77fbc28156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd10c0d3419e2d2fda1af77fbc28156">GPIO_OSPEEDER_OSPEEDR1_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR1_Pos)</td></tr>
<tr class="separator:ga5dd10c0d3419e2d2fda1af77fbc28156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ebe740312db53a7d49ff7f78436bcb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ebe740312db53a7d49ff7f78436bcb6">GPIO_OSPEEDER_OSPEEDR1_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR1_Pos)</td></tr>
<tr class="separator:ga4ebe740312db53a7d49ff7f78436bcb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb1de8adcc0cdf73b6859f1d7b00f7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb1de8adcc0cdf73b6859f1d7b00f7a9">GPIO_OSPEEDER_OSPEEDR2_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gacb1de8adcc0cdf73b6859f1d7b00f7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9639c937fe270385436963674febeee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9639c937fe270385436963674febeee">GPIO_OSPEEDER_OSPEEDR2_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR2_Pos)</td></tr>
<tr class="separator:gac9639c937fe270385436963674febeee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f3dd6eabaf2dee10a45718bf9214bff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f3dd6eabaf2dee10a45718bf9214bff">GPIO_OSPEEDER_OSPEEDR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9639c937fe270385436963674febeee">GPIO_OSPEEDER_OSPEEDR2_Msk</a></td></tr>
<tr class="separator:ga9f3dd6eabaf2dee10a45718bf9214bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga285b9f4328a29f624945f8fc57daab0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga285b9f4328a29f624945f8fc57daab0e">GPIO_OSPEEDER_OSPEEDR2_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR2_Pos)</td></tr>
<tr class="separator:ga285b9f4328a29f624945f8fc57daab0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb41ac1ecdc620a7888e9714f36611c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb41ac1ecdc620a7888e9714f36611c2">GPIO_OSPEEDER_OSPEEDR2_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR2_Pos)</td></tr>
<tr class="separator:gaeb41ac1ecdc620a7888e9714f36611c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53b9f481767d3da58c7726f3de876bca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53b9f481767d3da58c7726f3de876bca">GPIO_OSPEEDER_OSPEEDR3_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga53b9f481767d3da58c7726f3de876bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a6e9eecac357c03d52cc72aa01e10d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a6e9eecac357c03d52cc72aa01e10d4">GPIO_OSPEEDER_OSPEEDR3_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR3_Pos)</td></tr>
<tr class="separator:ga1a6e9eecac357c03d52cc72aa01e10d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd77104c298e2cc79608954ed8a81e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd77104c298e2cc79608954ed8a81e6">GPIO_OSPEEDER_OSPEEDR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a6e9eecac357c03d52cc72aa01e10d4">GPIO_OSPEEDER_OSPEEDR3_Msk</a></td></tr>
<tr class="separator:ga3bd77104c298e2cc79608954ed8a81e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86ad8f39a6399526c2a06f5e481b7edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86ad8f39a6399526c2a06f5e481b7edd">GPIO_OSPEEDER_OSPEEDR3_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR3_Pos)</td></tr>
<tr class="separator:ga86ad8f39a6399526c2a06f5e481b7edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cbbc6c634d9f64d2959bfce25e475e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cbbc6c634d9f64d2959bfce25e475e3">GPIO_OSPEEDER_OSPEEDR3_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR3_Pos)</td></tr>
<tr class="separator:ga4cbbc6c634d9f64d2959bfce25e475e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b4817c90dbb1aaa3dbdb4e0069e0013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b4817c90dbb1aaa3dbdb4e0069e0013">GPIO_OSPEEDER_OSPEEDR4_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1b4817c90dbb1aaa3dbdb4e0069e0013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae009b66120ef19c285a8ac84e4b96f37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae009b66120ef19c285a8ac84e4b96f37">GPIO_OSPEEDER_OSPEEDR4_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR4_Pos)</td></tr>
<tr class="separator:gae009b66120ef19c285a8ac84e4b96f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae993f7764c1e10e2f5022cba2a081f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae993f7764c1e10e2f5022cba2a081f97">GPIO_OSPEEDER_OSPEEDR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae009b66120ef19c285a8ac84e4b96f37">GPIO_OSPEEDER_OSPEEDR4_Msk</a></td></tr>
<tr class="separator:gae993f7764c1e10e2f5022cba2a081f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e6579b81f162ca8d4b8ee6690b258e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e6579b81f162ca8d4b8ee6690b258e9">GPIO_OSPEEDER_OSPEEDR4_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR4_Pos)</td></tr>
<tr class="separator:ga1e6579b81f162ca8d4b8ee6690b258e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56650b0113cbb5ed50903e684abfdabc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56650b0113cbb5ed50903e684abfdabc">GPIO_OSPEEDER_OSPEEDR4_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR4_Pos)</td></tr>
<tr class="separator:ga56650b0113cbb5ed50903e684abfdabc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaab1aadf1f6372574b1fc62b356612ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaab1aadf1f6372574b1fc62b356612ac">GPIO_OSPEEDER_OSPEEDR5_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaaab1aadf1f6372574b1fc62b356612ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8a4ccb3d62a700c2b28e585fca72c4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8a4ccb3d62a700c2b28e585fca72c4c">GPIO_OSPEEDER_OSPEEDR5_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR5_Pos)</td></tr>
<tr class="separator:gaa8a4ccb3d62a700c2b28e585fca72c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6e84a83dd64be450a33a67c9ba44add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6e84a83dd64be450a33a67c9ba44add">GPIO_OSPEEDER_OSPEEDR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8a4ccb3d62a700c2b28e585fca72c4c">GPIO_OSPEEDER_OSPEEDR5_Msk</a></td></tr>
<tr class="separator:gaa6e84a83dd64be450a33a67c9ba44add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ee63c65224da433a0f588bdd579c88d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ee63c65224da433a0f588bdd579c88d">GPIO_OSPEEDER_OSPEEDR5_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR5_Pos)</td></tr>
<tr class="separator:ga0ee63c65224da433a0f588bdd579c88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9feeadb829cbfbcc7f5ff5aa614e35de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9feeadb829cbfbcc7f5ff5aa614e35de">GPIO_OSPEEDER_OSPEEDR5_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR5_Pos)</td></tr>
<tr class="separator:ga9feeadb829cbfbcc7f5ff5aa614e35de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13980517ef7ac4a0400636606418f2dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13980517ef7ac4a0400636606418f2dd">GPIO_OSPEEDER_OSPEEDR6_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga13980517ef7ac4a0400636606418f2dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5e49776871edcf205518d8d0c292eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5e49776871edcf205518d8d0c292eb">GPIO_OSPEEDER_OSPEEDR6_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR6_Pos)</td></tr>
<tr class="separator:ga7e5e49776871edcf205518d8d0c292eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa153220faa507b53170bd49dcffcfc76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa153220faa507b53170bd49dcffcfc76">GPIO_OSPEEDER_OSPEEDR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5e49776871edcf205518d8d0c292eb">GPIO_OSPEEDER_OSPEEDR6_Msk</a></td></tr>
<tr class="separator:gaa153220faa507b53170bd49dcffcfc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga314fae4f204824abf26545482246eb46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga314fae4f204824abf26545482246eb46">GPIO_OSPEEDER_OSPEEDR6_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR6_Pos)</td></tr>
<tr class="separator:ga314fae4f204824abf26545482246eb46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5502c629c3894c58a5e3e5e4398f92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5502c629c3894c58a5e3e5e4398f92b">GPIO_OSPEEDER_OSPEEDR6_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR6_Pos)</td></tr>
<tr class="separator:gad5502c629c3894c58a5e3e5e4398f92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3eff928d50cbdc2137e800b297f5402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3eff928d50cbdc2137e800b297f5402">GPIO_OSPEEDER_OSPEEDR7_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gac3eff928d50cbdc2137e800b297f5402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadff83db91beba36ac297546319a815e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadff83db91beba36ac297546319a815e5">GPIO_OSPEEDER_OSPEEDR7_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR7_Pos)</td></tr>
<tr class="separator:gadff83db91beba36ac297546319a815e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga187b9c0a07272ef24ff4e579c2c724a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga187b9c0a07272ef24ff4e579c2c724a9">GPIO_OSPEEDER_OSPEEDR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadff83db91beba36ac297546319a815e5">GPIO_OSPEEDER_OSPEEDR7_Msk</a></td></tr>
<tr class="separator:ga187b9c0a07272ef24ff4e579c2c724a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa351c9cc66134dd2077fe4936e10068e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa351c9cc66134dd2077fe4936e10068e">GPIO_OSPEEDER_OSPEEDR7_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR7_Pos)</td></tr>
<tr class="separator:gaa351c9cc66134dd2077fe4936e10068e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5824b9a56d3ab570c90c02e959f8e8a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5824b9a56d3ab570c90c02e959f8e8a3">GPIO_OSPEEDER_OSPEEDR7_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR7_Pos)</td></tr>
<tr class="separator:ga5824b9a56d3ab570c90c02e959f8e8a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea33fa5037cf785abb889c7976de93a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ea33fa5037cf785abb889c7976de93a">GPIO_OSPEEDER_OSPEEDR8_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga3ea33fa5037cf785abb889c7976de93a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d7ce10d2a3cda6110e927ef5fa22380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d7ce10d2a3cda6110e927ef5fa22380">GPIO_OSPEEDER_OSPEEDR8_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR8_Pos)</td></tr>
<tr class="separator:ga1d7ce10d2a3cda6110e927ef5fa22380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57fdec64829712f410b7099168d03335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57fdec64829712f410b7099168d03335">GPIO_OSPEEDER_OSPEEDR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d7ce10d2a3cda6110e927ef5fa22380">GPIO_OSPEEDER_OSPEEDR8_Msk</a></td></tr>
<tr class="separator:ga57fdec64829712f410b7099168d03335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e257135823303b40c2dfe2054c72e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00e257135823303b40c2dfe2054c72e6">GPIO_OSPEEDER_OSPEEDR8_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR8_Pos)</td></tr>
<tr class="separator:ga00e257135823303b40c2dfe2054c72e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab026b036652fcab5dbec7fcccd8ec117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab026b036652fcab5dbec7fcccd8ec117">GPIO_OSPEEDER_OSPEEDR8_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR8_Pos)</td></tr>
<tr class="separator:gab026b036652fcab5dbec7fcccd8ec117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga940af8d007923a709482fbbd02fbd327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga940af8d007923a709482fbbd02fbd327">GPIO_OSPEEDER_OSPEEDR9_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga940af8d007923a709482fbbd02fbd327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47bd0cf5e82b2b1f15aaa0e59e1bbbf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47bd0cf5e82b2b1f15aaa0e59e1bbbf2">GPIO_OSPEEDER_OSPEEDR9_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR9_Pos)</td></tr>
<tr class="separator:ga47bd0cf5e82b2b1f15aaa0e59e1bbbf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2974e9de8b939e683976d3244f946c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2974e9de8b939e683976d3244f946c5">GPIO_OSPEEDER_OSPEEDR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47bd0cf5e82b2b1f15aaa0e59e1bbbf2">GPIO_OSPEEDER_OSPEEDR9_Msk</a></td></tr>
<tr class="separator:gaf2974e9de8b939e683976d3244f946c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga922dc2241064ba91a32163b52dc979a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga922dc2241064ba91a32163b52dc979a1">GPIO_OSPEEDER_OSPEEDR9_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR9_Pos)</td></tr>
<tr class="separator:ga922dc2241064ba91a32163b52dc979a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8958bf41efda58bc0c216496c3523a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8958bf41efda58bc0c216496c3523a95">GPIO_OSPEEDER_OSPEEDR9_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR9_Pos)</td></tr>
<tr class="separator:ga8958bf41efda58bc0c216496c3523a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga515e0925fc8e58d22398e7940c577def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga515e0925fc8e58d22398e7940c577def">GPIO_OSPEEDER_OSPEEDR10_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga515e0925fc8e58d22398e7940c577def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga379adae0cd740edb05cb06fda19f3fb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga379adae0cd740edb05cb06fda19f3fb3">GPIO_OSPEEDER_OSPEEDR10_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR10_Pos)</td></tr>
<tr class="separator:ga379adae0cd740edb05cb06fda19f3fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f368a4fe9f84a2a1f75127cd92de706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f368a4fe9f84a2a1f75127cd92de706">GPIO_OSPEEDER_OSPEEDR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga379adae0cd740edb05cb06fda19f3fb3">GPIO_OSPEEDER_OSPEEDR10_Msk</a></td></tr>
<tr class="separator:ga7f368a4fe9f84a2a1f75127cd92de706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad24e2db3605c0510221a5d6cc18de45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad24e2db3605c0510221a5d6cc18de45d">GPIO_OSPEEDER_OSPEEDR10_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR10_Pos)</td></tr>
<tr class="separator:gad24e2db3605c0510221a5d6cc18de45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0b5fe166b79464e9419092b50a216e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0b5fe166b79464e9419092b50a216e8">GPIO_OSPEEDER_OSPEEDR10_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR10_Pos)</td></tr>
<tr class="separator:gac0b5fe166b79464e9419092b50a216e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae88290499a0ff53a4c36f75f5f8c1f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae88290499a0ff53a4c36f75f5f8c1f5f">GPIO_OSPEEDER_OSPEEDR11_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gae88290499a0ff53a4c36f75f5f8c1f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad19398ce65682764813bbc2cb88bc163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad19398ce65682764813bbc2cb88bc163">GPIO_OSPEEDER_OSPEEDR11_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR11_Pos)</td></tr>
<tr class="separator:gad19398ce65682764813bbc2cb88bc163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6fbff92ca95c7b4b49b773993af08f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f6fbff92ca95c7b4b49b773993af08f">GPIO_OSPEEDER_OSPEEDR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad19398ce65682764813bbc2cb88bc163">GPIO_OSPEEDER_OSPEEDR11_Msk</a></td></tr>
<tr class="separator:ga6f6fbff92ca95c7b4b49b773993af08f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7413457e1249fedd60208f6d1fe66fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7413457e1249fedd60208f6d1fe66fec">GPIO_OSPEEDER_OSPEEDR11_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR11_Pos)</td></tr>
<tr class="separator:ga7413457e1249fedd60208f6d1fe66fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5a0177db55f86818a42240bf188c0bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5a0177db55f86818a42240bf188c0bc">GPIO_OSPEEDER_OSPEEDR11_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR11_Pos)</td></tr>
<tr class="separator:gad5a0177db55f86818a42240bf188c0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b34d70554e795ad9e2ddd28793db68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15b34d70554e795ad9e2ddd28793db68">GPIO_OSPEEDER_OSPEEDR12_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga15b34d70554e795ad9e2ddd28793db68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64078c9442a5e849554fd89e9770d5ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64078c9442a5e849554fd89e9770d5ee">GPIO_OSPEEDER_OSPEEDR12_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR12_Pos)</td></tr>
<tr class="separator:ga64078c9442a5e849554fd89e9770d5ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9928dcdc592ee959941c97aed702a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9928dcdc592ee959941c97aed702a99">GPIO_OSPEEDER_OSPEEDR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64078c9442a5e849554fd89e9770d5ee">GPIO_OSPEEDER_OSPEEDR12_Msk</a></td></tr>
<tr class="separator:gac9928dcdc592ee959941c97aed702a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d9034e325bf95773f70a9cc94598af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68d9034e325bf95773f70a9cc94598af">GPIO_OSPEEDER_OSPEEDR12_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR12_Pos)</td></tr>
<tr class="separator:ga68d9034e325bf95773f70a9cc94598af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga225f0a354cd3c2391ed922b08dbc0cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga225f0a354cd3c2391ed922b08dbc0cae">GPIO_OSPEEDER_OSPEEDR12_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR12_Pos)</td></tr>
<tr class="separator:ga225f0a354cd3c2391ed922b08dbc0cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3d1dbe36de14a5323114b2a1e7e3c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd3d1dbe36de14a5323114b2a1e7e3c9">GPIO_OSPEEDER_OSPEEDR13_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gabd3d1dbe36de14a5323114b2a1e7e3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga437879befcd8df08cd29c63d0b0aed8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga437879befcd8df08cd29c63d0b0aed8f">GPIO_OSPEEDER_OSPEEDR13_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR13_Pos)</td></tr>
<tr class="separator:ga437879befcd8df08cd29c63d0b0aed8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d3845b5e708a7636cddf01c5a30468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09d3845b5e708a7636cddf01c5a30468">GPIO_OSPEEDER_OSPEEDR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga437879befcd8df08cd29c63d0b0aed8f">GPIO_OSPEEDER_OSPEEDR13_Msk</a></td></tr>
<tr class="separator:ga09d3845b5e708a7636cddf01c5a30468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93ce0e08aefefa639657d0ca1a169557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93ce0e08aefefa639657d0ca1a169557">GPIO_OSPEEDER_OSPEEDR13_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR13_Pos)</td></tr>
<tr class="separator:ga93ce0e08aefefa639657d0ca1a169557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fee18398176eeceef1a6a0229d81029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fee18398176eeceef1a6a0229d81029">GPIO_OSPEEDER_OSPEEDR13_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR13_Pos)</td></tr>
<tr class="separator:ga2fee18398176eeceef1a6a0229d81029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e48fee73ac19881b2da3d1d1cb58d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e48fee73ac19881b2da3d1d1cb58d36">GPIO_OSPEEDER_OSPEEDR14_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga3e48fee73ac19881b2da3d1d1cb58d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01ccfff85363309d7d999065a1ebfafc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01ccfff85363309d7d999065a1ebfafc">GPIO_OSPEEDER_OSPEEDR14_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR14_Pos)</td></tr>
<tr class="separator:ga01ccfff85363309d7d999065a1ebfafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae956b8918d07e914a3f9861de501623f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae956b8918d07e914a3f9861de501623f">GPIO_OSPEEDER_OSPEEDR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01ccfff85363309d7d999065a1ebfafc">GPIO_OSPEEDER_OSPEEDR14_Msk</a></td></tr>
<tr class="separator:gae956b8918d07e914a3f9861de501623f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcec6386ada8c016b4696b853a6d1ff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcec6386ada8c016b4696b853a6d1ff1">GPIO_OSPEEDER_OSPEEDR14_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR14_Pos)</td></tr>
<tr class="separator:gafcec6386ada8c016b4696b853a6d1ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8fb23e47faf2dd2b69a22e36c4ea56d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8fb23e47faf2dd2b69a22e36c4ea56d">GPIO_OSPEEDER_OSPEEDR14_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR14_Pos)</td></tr>
<tr class="separator:gae8fb23e47faf2dd2b69a22e36c4ea56d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7682cc338665363cc6a749f5b9babff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7682cc338665363cc6a749f5b9babff">GPIO_OSPEEDER_OSPEEDR15_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gad7682cc338665363cc6a749f5b9babff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab61eae70fcee622a57e9aa5852f848b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab61eae70fcee622a57e9aa5852f848b">GPIO_OSPEEDER_OSPEEDR15_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR15_Pos)</td></tr>
<tr class="separator:gaab61eae70fcee622a57e9aa5852f848b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b405fe1beed00abecfb3d83b9f94b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b405fe1beed00abecfb3d83b9f94b65">GPIO_OSPEEDER_OSPEEDR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab61eae70fcee622a57e9aa5852f848b">GPIO_OSPEEDER_OSPEEDR15_Msk</a></td></tr>
<tr class="separator:ga9b405fe1beed00abecfb3d83b9f94b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga782862d03460b05a56d3287c971aabc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga782862d03460b05a56d3287c971aabc8">GPIO_OSPEEDER_OSPEEDR15_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR15_Pos)</td></tr>
<tr class="separator:ga782862d03460b05a56d3287c971aabc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga929ae0a4ff8f30c45042715a73ab1ad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga929ae0a4ff8f30c45042715a73ab1ad7">GPIO_OSPEEDER_OSPEEDR15_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR15_Pos)</td></tr>
<tr class="separator:ga929ae0a4ff8f30c45042715a73ab1ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7360a9a0d19a8db5dc8b4a04a1609257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7360a9a0d19a8db5dc8b4a04a1609257">GPIO_PUPDR_PUPDR0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7360a9a0d19a8db5dc8b4a04a1609257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb01551efcb3ad1b1e755da93167eac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb01551efcb3ad1b1e755da93167eac5">GPIO_PUPDR_PUPDR0_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR0_Pos)</td></tr>
<tr class="separator:gafb01551efcb3ad1b1e755da93167eac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d9e85c6ccb1c915142139b2fd40277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04d9e85c6ccb1c915142139b2fd40277">GPIO_PUPDR_PUPDR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb01551efcb3ad1b1e755da93167eac5">GPIO_PUPDR_PUPDR0_Msk</a></td></tr>
<tr class="separator:ga04d9e85c6ccb1c915142139b2fd40277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90ce7d30e6ae0b2faca4a6861ecc4cc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90ce7d30e6ae0b2faca4a6861ecc4cc6">GPIO_PUPDR_PUPDR0_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR0_Pos)</td></tr>
<tr class="separator:ga90ce7d30e6ae0b2faca4a6861ecc4cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce37884b3fefd13f415d3d0e86cba54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafce37884b3fefd13f415d3d0e86cba54">GPIO_PUPDR_PUPDR0_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR0_Pos)</td></tr>
<tr class="separator:gafce37884b3fefd13f415d3d0e86cba54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e526cb1ae3217eaa0607328f088cf27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e526cb1ae3217eaa0607328f088cf27">GPIO_PUPDR_PUPDR1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga2e526cb1ae3217eaa0607328f088cf27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe88d4645ceb71ec8a26b329d021e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbe88d4645ceb71ec8a26b329d021e41">GPIO_PUPDR_PUPDR1_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR1_Pos)</td></tr>
<tr class="separator:gadbe88d4645ceb71ec8a26b329d021e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc992293f3aea2c0bfb5a04524a0f29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fc992293f3aea2c0bfb5a04524a0f29">GPIO_PUPDR_PUPDR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbe88d4645ceb71ec8a26b329d021e41">GPIO_PUPDR_PUPDR1_Msk</a></td></tr>
<tr class="separator:ga2fc992293f3aea2c0bfb5a04524a0f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf102b1b4f826fdc1febfeaf42a7d8a7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf102b1b4f826fdc1febfeaf42a7d8a7f">GPIO_PUPDR_PUPDR1_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR1_Pos)</td></tr>
<tr class="separator:gaf102b1b4f826fdc1febfeaf42a7d8a7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33e13010f729b9a9555c1af45ee42bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33e13010f729b9a9555c1af45ee42bf7">GPIO_PUPDR_PUPDR1_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR1_Pos)</td></tr>
<tr class="separator:ga33e13010f729b9a9555c1af45ee42bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3214946a72e7c18bb59ab52fa2a12d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3214946a72e7c18bb59ab52fa2a12d5">GPIO_PUPDR_PUPDR2_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac3214946a72e7c18bb59ab52fa2a12d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae23b8431c20a5d525d5201b25c35783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae23b8431c20a5d525d5201b25c35783">GPIO_PUPDR_PUPDR2_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR2_Pos)</td></tr>
<tr class="separator:gaae23b8431c20a5d525d5201b25c35783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga719f6a7905af1965aeb1d22053819ea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga719f6a7905af1965aeb1d22053819ea4">GPIO_PUPDR_PUPDR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae23b8431c20a5d525d5201b25c35783">GPIO_PUPDR_PUPDR2_Msk</a></td></tr>
<tr class="separator:ga719f6a7905af1965aeb1d22053819ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae53f1f88362bc9d12367842b2c41ac5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae53f1f88362bc9d12367842b2c41ac5f">GPIO_PUPDR_PUPDR2_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR2_Pos)</td></tr>
<tr class="separator:gae53f1f88362bc9d12367842b2c41ac5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad00c76742cc343b8be0aef2b7a552b21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad00c76742cc343b8be0aef2b7a552b21">GPIO_PUPDR_PUPDR2_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR2_Pos)</td></tr>
<tr class="separator:gad00c76742cc343b8be0aef2b7a552b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc9ce9192287fcf335f66136c79dc86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bc9ce9192287fcf335f66136c79dc86">GPIO_PUPDR_PUPDR3_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga0bc9ce9192287fcf335f66136c79dc86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403a661b8ff6c3e96373107bd4d3f638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga403a661b8ff6c3e96373107bd4d3f638">GPIO_PUPDR_PUPDR3_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR3_Pos)</td></tr>
<tr class="separator:ga403a661b8ff6c3e96373107bd4d3f638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaae9d69d2db60b442144cc0f7427455d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaae9d69d2db60b442144cc0f7427455d">GPIO_PUPDR_PUPDR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga403a661b8ff6c3e96373107bd4d3f638">GPIO_PUPDR_PUPDR3_Msk</a></td></tr>
<tr class="separator:gaaae9d69d2db60b442144cc0f7427455d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9">GPIO_PUPDR_PUPDR3_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR3_Pos)</td></tr>
<tr class="separator:ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd409075d0271cfcf5f2a382f55af83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd409075d0271cfcf5f2a382f55af83">GPIO_PUPDR_PUPDR3_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR3_Pos)</td></tr>
<tr class="separator:ga9bd409075d0271cfcf5f2a382f55af83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9184c1960e5e7295c6ba7b48ab3b5195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9184c1960e5e7295c6ba7b48ab3b5195">GPIO_PUPDR_PUPDR4_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga9184c1960e5e7295c6ba7b48ab3b5195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81478ef271cd93f7d2a9bb9b6f676502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81478ef271cd93f7d2a9bb9b6f676502">GPIO_PUPDR_PUPDR4_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR4_Pos)</td></tr>
<tr class="separator:ga81478ef271cd93f7d2a9bb9b6f676502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b83340a77ca8575458294e095a1b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46b83340a77ca8575458294e095a1b3e">GPIO_PUPDR_PUPDR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81478ef271cd93f7d2a9bb9b6f676502">GPIO_PUPDR_PUPDR4_Msk</a></td></tr>
<tr class="separator:ga46b83340a77ca8575458294e095a1b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaa42ab206386a753e8d57b76761d787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaa42ab206386a753e8d57b76761d787">GPIO_PUPDR_PUPDR4_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR4_Pos)</td></tr>
<tr class="separator:gaaaa42ab206386a753e8d57b76761d787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c19b72c8d4ebff81d9e7a6bb292d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7c19b72c8d4ebff81d9e7a6bb292d9e">GPIO_PUPDR_PUPDR4_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR4_Pos)</td></tr>
<tr class="separator:gaa7c19b72c8d4ebff81d9e7a6bb292d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b3fd0c5c32576d822ecde4ef5ad72c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b3fd0c5c32576d822ecde4ef5ad72c8">GPIO_PUPDR_PUPDR5_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga3b3fd0c5c32576d822ecde4ef5ad72c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0944d79af9a53030939a732c03bff434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0944d79af9a53030939a732c03bff434">GPIO_PUPDR_PUPDR5_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR5_Pos)</td></tr>
<tr class="separator:ga0944d79af9a53030939a732c03bff434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga184f05795320c61aac7d5f99875aaaf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga184f05795320c61aac7d5f99875aaaf3">GPIO_PUPDR_PUPDR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0944d79af9a53030939a732c03bff434">GPIO_PUPDR_PUPDR5_Msk</a></td></tr>
<tr class="separator:ga184f05795320c61aac7d5f99875aaaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407f836cfe9440c0a9346bae50593324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga407f836cfe9440c0a9346bae50593324">GPIO_PUPDR_PUPDR5_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR5_Pos)</td></tr>
<tr class="separator:ga407f836cfe9440c0a9346bae50593324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e969eee59eb13d03cecb10296f3cba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e969eee59eb13d03cecb10296f3cba3">GPIO_PUPDR_PUPDR5_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR5_Pos)</td></tr>
<tr class="separator:ga6e969eee59eb13d03cecb10296f3cba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bb2d0f930f2d4adaed881db2e3f859f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bb2d0f930f2d4adaed881db2e3f859f">GPIO_PUPDR_PUPDR6_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga8bb2d0f930f2d4adaed881db2e3f859f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff349c9d9641fd4ff6c96a4ed39c377d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff349c9d9641fd4ff6c96a4ed39c377d">GPIO_PUPDR_PUPDR6_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR6_Pos)</td></tr>
<tr class="separator:gaff349c9d9641fd4ff6c96a4ed39c377d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga867aff49673e9c790a7c07ffc94c9426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga867aff49673e9c790a7c07ffc94c9426">GPIO_PUPDR_PUPDR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff349c9d9641fd4ff6c96a4ed39c377d">GPIO_PUPDR_PUPDR6_Msk</a></td></tr>
<tr class="separator:ga867aff49673e9c790a7c07ffc94c9426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74c5941b0d588bfd8334c97dd16871e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa74c5941b0d588bfd8334c97dd16871e">GPIO_PUPDR_PUPDR6_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR6_Pos)</td></tr>
<tr class="separator:gaa74c5941b0d588bfd8334c97dd16871e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84fe57689233ae16b9b38b3db0f8b31b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84fe57689233ae16b9b38b3db0f8b31b">GPIO_PUPDR_PUPDR6_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR6_Pos)</td></tr>
<tr class="separator:ga84fe57689233ae16b9b38b3db0f8b31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae762c3d8983cc08008e7735d1514ee0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae762c3d8983cc08008e7735d1514ee0d">GPIO_PUPDR_PUPDR7_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gae762c3d8983cc08008e7735d1514ee0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5ab27eceaadf3e3fe5c234f9ab07f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf5ab27eceaadf3e3fe5c234f9ab07f0">GPIO_PUPDR_PUPDR7_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR7_Pos)</td></tr>
<tr class="separator:gadf5ab27eceaadf3e3fe5c234f9ab07f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa747a73c564fc74b1b7cf597b4df2e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa747a73c564fc74b1b7cf597b4df2e2f">GPIO_PUPDR_PUPDR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf5ab27eceaadf3e3fe5c234f9ab07f0">GPIO_PUPDR_PUPDR7_Msk</a></td></tr>
<tr class="separator:gaa747a73c564fc74b1b7cf597b4df2e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b75312f187bed2ef764a0f244b8cd1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b75312f187bed2ef764a0f244b8cd1b">GPIO_PUPDR_PUPDR7_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR7_Pos)</td></tr>
<tr class="separator:ga7b75312f187bed2ef764a0f244b8cd1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284ea60cb769d74a000af43ddebfdbeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga284ea60cb769d74a000af43ddebfdbeb">GPIO_PUPDR_PUPDR7_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR7_Pos)</td></tr>
<tr class="separator:ga284ea60cb769d74a000af43ddebfdbeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e534cabce2251611e459911ab35530f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e534cabce2251611e459911ab35530f">GPIO_PUPDR_PUPDR8_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6e534cabce2251611e459911ab35530f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb779534ca337c5ffcd104edb9498c59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb779534ca337c5ffcd104edb9498c59">GPIO_PUPDR_PUPDR8_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR8_Pos)</td></tr>
<tr class="separator:gabb779534ca337c5ffcd104edb9498c59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c9d14950ed3985ab81c13047ac0df81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c9d14950ed3985ab81c13047ac0df81">GPIO_PUPDR_PUPDR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb779534ca337c5ffcd104edb9498c59">GPIO_PUPDR_PUPDR8_Msk</a></td></tr>
<tr class="separator:ga1c9d14950ed3985ab81c13047ac0df81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76b3b97a4a27a8bb2e942c0f95f7af31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76b3b97a4a27a8bb2e942c0f95f7af31">GPIO_PUPDR_PUPDR8_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR8_Pos)</td></tr>
<tr class="separator:ga76b3b97a4a27a8bb2e942c0f95f7af31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9963e91e82f1059ec170793cbf32986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9963e91e82f1059ec170793cbf32986">GPIO_PUPDR_PUPDR8_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR8_Pos)</td></tr>
<tr class="separator:gab9963e91e82f1059ec170793cbf32986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga744ee2b7091e4056fd4130963d20a30b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga744ee2b7091e4056fd4130963d20a30b">GPIO_PUPDR_PUPDR9_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga744ee2b7091e4056fd4130963d20a30b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga028e07660ed6d05c4c6e3d9ca4b53c19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga028e07660ed6d05c4c6e3d9ca4b53c19">GPIO_PUPDR_PUPDR9_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR9_Pos)</td></tr>
<tr class="separator:ga028e07660ed6d05c4c6e3d9ca4b53c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35b41b7cab641de2538e1e1d21562bc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35b41b7cab641de2538e1e1d21562bc8">GPIO_PUPDR_PUPDR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga028e07660ed6d05c4c6e3d9ca4b53c19">GPIO_PUPDR_PUPDR9_Msk</a></td></tr>
<tr class="separator:ga35b41b7cab641de2538e1e1d21562bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45a4501a9b4ff20e5404a97031e02537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45a4501a9b4ff20e5404a97031e02537">GPIO_PUPDR_PUPDR9_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR9_Pos)</td></tr>
<tr class="separator:ga45a4501a9b4ff20e5404a97031e02537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef8b9bad1bc1bb219f6b51bb12c48e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef8b9bad1bc1bb219f6b51bb12c48e67">GPIO_PUPDR_PUPDR9_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR9_Pos)</td></tr>
<tr class="separator:gaef8b9bad1bc1bb219f6b51bb12c48e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27af51166bee432e2ba289f6064b6b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa27af51166bee432e2ba289f6064b6b3">GPIO_PUPDR_PUPDR10_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaa27af51166bee432e2ba289f6064b6b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad588e530ee6e5166fd35e9d43b295287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad588e530ee6e5166fd35e9d43b295287">GPIO_PUPDR_PUPDR10_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR10_Pos)</td></tr>
<tr class="separator:gad588e530ee6e5166fd35e9d43b295287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ea3497ce2e90ac0e709e7a99088b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3ea3497ce2e90ac0e709e7a99088b09">GPIO_PUPDR_PUPDR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad588e530ee6e5166fd35e9d43b295287">GPIO_PUPDR_PUPDR10_Msk</a></td></tr>
<tr class="separator:gac3ea3497ce2e90ac0e709e7a99088b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67fd34cdbc389ee49f5a9bf1271d7dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67fd34cdbc389ee49f5a9bf1271d7dd9">GPIO_PUPDR_PUPDR10_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR10_Pos)</td></tr>
<tr class="separator:ga67fd34cdbc389ee49f5a9bf1271d7dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ac8e25da27d1b6c97647fd18b3a335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08ac8e25da27d1b6c97647fd18b3a335">GPIO_PUPDR_PUPDR10_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR10_Pos)</td></tr>
<tr class="separator:ga08ac8e25da27d1b6c97647fd18b3a335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89977869d8af107f60f4734787695d57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89977869d8af107f60f4734787695d57">GPIO_PUPDR_PUPDR11_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga89977869d8af107f60f4734787695d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac00eeaff07aa3953cc3a0628a899bcc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac00eeaff07aa3953cc3a0628a899bcc5">GPIO_PUPDR_PUPDR11_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR11_Pos)</td></tr>
<tr class="separator:gac00eeaff07aa3953cc3a0628a899bcc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa93fd3e658c07a9daf9c8016fb4cf46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa93fd3e658c07a9daf9c8016fb4cf46">GPIO_PUPDR_PUPDR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac00eeaff07aa3953cc3a0628a899bcc5">GPIO_PUPDR_PUPDR11_Msk</a></td></tr>
<tr class="separator:gaaa93fd3e658c07a9daf9c8016fb4cf46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b3ea6ccb52b072cb19d6677b610831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18b3ea6ccb52b072cb19d6677b610831">GPIO_PUPDR_PUPDR11_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR11_Pos)</td></tr>
<tr class="separator:ga18b3ea6ccb52b072cb19d6677b610831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a3508e309b9acfa99c3a4301dfb0d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78a3508e309b9acfa99c3a4301dfb0d8">GPIO_PUPDR_PUPDR11_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR11_Pos)</td></tr>
<tr class="separator:ga78a3508e309b9acfa99c3a4301dfb0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f7d4855887e46dda4bb8533067c8afe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f7d4855887e46dda4bb8533067c8afe">GPIO_PUPDR_PUPDR12_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga6f7d4855887e46dda4bb8533067c8afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac62c65d49ff368d3af4d63d22d73b93b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac62c65d49ff368d3af4d63d22d73b93b">GPIO_PUPDR_PUPDR12_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR12_Pos)</td></tr>
<tr class="separator:gac62c65d49ff368d3af4d63d22d73b93b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ae4262e6f46de65ce93149a20e0d006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ae4262e6f46de65ce93149a20e0d006">GPIO_PUPDR_PUPDR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac62c65d49ff368d3af4d63d22d73b93b">GPIO_PUPDR_PUPDR12_Msk</a></td></tr>
<tr class="separator:ga9ae4262e6f46de65ce93149a20e0d006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0cd6d85037a7ae0d19806a7dc428a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0cd6d85037a7ae0d19806a7dc428a0">GPIO_PUPDR_PUPDR12_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR12_Pos)</td></tr>
<tr class="separator:ga9a0cd6d85037a7ae0d19806a7dc428a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460b8f9029d8703782110e118fd6ccdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga460b8f9029d8703782110e118fd6ccdb">GPIO_PUPDR_PUPDR12_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR12_Pos)</td></tr>
<tr class="separator:ga460b8f9029d8703782110e118fd6ccdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b5e670b61d115901dd7eacdd504b3fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b5e670b61d115901dd7eacdd504b3fd">GPIO_PUPDR_PUPDR13_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga0b5e670b61d115901dd7eacdd504b3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6594a39f94b19dc5c37ed4b8356c62a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6594a39f94b19dc5c37ed4b8356c62a6">GPIO_PUPDR_PUPDR13_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR13_Pos)</td></tr>
<tr class="separator:ga6594a39f94b19dc5c37ed4b8356c62a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63ee70f61bc9df40d9b38af69f93a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa63ee70f61bc9df40d9b38af69f93a7e">GPIO_PUPDR_PUPDR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6594a39f94b19dc5c37ed4b8356c62a6">GPIO_PUPDR_PUPDR13_Msk</a></td></tr>
<tr class="separator:gaa63ee70f61bc9df40d9b38af69f93a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae29eccc9daf15c787ebfc26af3fb3194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae29eccc9daf15c787ebfc26af3fb3194">GPIO_PUPDR_PUPDR13_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR13_Pos)</td></tr>
<tr class="separator:gae29eccc9daf15c787ebfc26af3fb3194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80eddbf0106ccf71413851269315125d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80eddbf0106ccf71413851269315125d">GPIO_PUPDR_PUPDR13_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR13_Pos)</td></tr>
<tr class="separator:ga80eddbf0106ccf71413851269315125d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e1ff494eda0d5b0eeb371367bb641a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e1ff494eda0d5b0eeb371367bb641a1">GPIO_PUPDR_PUPDR14_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga9e1ff494eda0d5b0eeb371367bb641a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab87e440c08acd4837c821d82ff02c9b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab87e440c08acd4837c821d82ff02c9b6">GPIO_PUPDR_PUPDR14_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR14_Pos)</td></tr>
<tr class="separator:gab87e440c08acd4837c821d82ff02c9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f533a38f324be7e3e68f5c0f2b3570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62f533a38f324be7e3e68f5c0f2b3570">GPIO_PUPDR_PUPDR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab87e440c08acd4837c821d82ff02c9b6">GPIO_PUPDR_PUPDR14_Msk</a></td></tr>
<tr class="separator:ga62f533a38f324be7e3e68f5c0f2b3570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8521ddc4fa71b57540b61ec7803e77f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8521ddc4fa71b57540b61ec7803e77f">GPIO_PUPDR_PUPDR14_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR14_Pos)</td></tr>
<tr class="separator:gad8521ddc4fa71b57540b61ec7803e77f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5bcc6307af9a6e5f578dfcb4fda49b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5bcc6307af9a6e5f578dfcb4fda49b3">GPIO_PUPDR_PUPDR14_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR14_Pos)</td></tr>
<tr class="separator:gac5bcc6307af9a6e5f578dfcb4fda49b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1999b6dc0d4e1d19f47c1cb7f55173ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1999b6dc0d4e1d19f47c1cb7f55173ba">GPIO_PUPDR_PUPDR15_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga1999b6dc0d4e1d19f47c1cb7f55173ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69922e19cb85abfd0cad889a0d4c08e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69922e19cb85abfd0cad889a0d4c08e1">GPIO_PUPDR_PUPDR15_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR15_Pos)</td></tr>
<tr class="separator:ga69922e19cb85abfd0cad889a0d4c08e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac266bda493b96f1200bc0f7ae05a7475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac266bda493b96f1200bc0f7ae05a7475">GPIO_PUPDR_PUPDR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69922e19cb85abfd0cad889a0d4c08e1">GPIO_PUPDR_PUPDR15_Msk</a></td></tr>
<tr class="separator:gac266bda493b96f1200bc0f7ae05a7475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b6f6a720852e3791433148aab8b722c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b6f6a720852e3791433148aab8b722c">GPIO_PUPDR_PUPDR15_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR15_Pos)</td></tr>
<tr class="separator:ga0b6f6a720852e3791433148aab8b722c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d827196cbbdebdf82554c8c04a1db6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d827196cbbdebdf82554c8c04a1db6f">GPIO_PUPDR_PUPDR15_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR15_Pos)</td></tr>
<tr class="separator:ga0d827196cbbdebdf82554c8c04a1db6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7691154d734ec08089eb3dc28a369726"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7691154d734ec08089eb3dc28a369726">GPIO_IDR_IDR_0</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga7691154d734ec08089eb3dc28a369726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b3e9ceaa683b7cbc89f2507ef0f110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4b3e9ceaa683b7cbc89f2507ef0f110">GPIO_IDR_IDR_1</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gad4b3e9ceaa683b7cbc89f2507ef0f110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf32691b8213a6b9c7ddb164bcc66af7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf32691b8213a6b9c7ddb164bcc66af7f">GPIO_IDR_IDR_2</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:gaf32691b8213a6b9c7ddb164bcc66af7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172dc9a76f772c8e386ac0162e0a52fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga172dc9a76f772c8e386ac0162e0a52fa">GPIO_IDR_IDR_3</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:ga172dc9a76f772c8e386ac0162e0a52fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aded5247a4fa0834a311679c593fcd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5aded5247a4fa0834a311679c593fcd7">GPIO_IDR_IDR_4</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga5aded5247a4fa0834a311679c593fcd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e7bf44f34ab51218a24b6b9467e9166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e7bf44f34ab51218a24b6b9467e9166">GPIO_IDR_IDR_5</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga4e7bf44f34ab51218a24b6b9467e9166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aa5a3c8353ab0ce15d6500baf902e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6aa5a3c8353ab0ce15d6500baf902e8b">GPIO_IDR_IDR_6</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:ga6aa5a3c8353ab0ce15d6500baf902e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeccc9232d1758570c7dd9d8733d9f5b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeccc9232d1758570c7dd9d8733d9f5b6">GPIO_IDR_IDR_7</a>&#160;&#160;&#160;(0x00000080U)</td></tr>
<tr class="separator:gaeccc9232d1758570c7dd9d8733d9f5b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5f3c629daa6d4dd3ace095a127f9e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5f3c629daa6d4dd3ace095a127f9e1">GPIO_IDR_IDR_8</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga2b5f3c629daa6d4dd3ace095a127f9e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd452f85fa151363ffbf1d263185ef0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd452f85fa151363ffbf1d263185ef0d">GPIO_IDR_IDR_9</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:gacd452f85fa151363ffbf1d263185ef0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff38e1078878bdd79375295e7ab829b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff38e1078878bdd79375295e7ab829b5">GPIO_IDR_IDR_10</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:gaff38e1078878bdd79375295e7ab829b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c3f48e386abf1f6d97e4fb86cbaa7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84c3f48e386abf1f6d97e4fb86cbaa7c">GPIO_IDR_IDR_11</a>&#160;&#160;&#160;(0x00000800U)</td></tr>
<tr class="separator:ga84c3f48e386abf1f6d97e4fb86cbaa7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec151d78711f0274d3ab5b239884e645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec151d78711f0274d3ab5b239884e645">GPIO_IDR_IDR_12</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:gaec151d78711f0274d3ab5b239884e645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6771a14a3c52f397295737e509633b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6771a14a3c52f397295737e509633b05">GPIO_IDR_IDR_13</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:ga6771a14a3c52f397295737e509633b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0b8882f4473b5d65266792ed631f0bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0b8882f4473b5d65266792ed631f0bb">GPIO_IDR_IDR_14</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:gae0b8882f4473b5d65266792ed631f0bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fa9b2bca3451f0be4560333692fb5a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fa9b2bca3451f0be4560333692fb5a4">GPIO_IDR_IDR_15</a>&#160;&#160;&#160;(0x00008000U)</td></tr>
<tr class="separator:ga5fa9b2bca3451f0be4560333692fb5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42386f40895bc86ff49eefe80708bbc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42386f40895bc86ff49eefe80708bbc6">GPIO_ODR_ODR_0</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga42386f40895bc86ff49eefe80708bbc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7680b11616859cd0f462703224511fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7680b11616859cd0f462703224511fb2">GPIO_ODR_ODR_1</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga7680b11616859cd0f462703224511fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93b86fd4c1bfcfafc42bf820c17c019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae93b86fd4c1bfcfafc42bf820c17c019">GPIO_ODR_ODR_2</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:gae93b86fd4c1bfcfafc42bf820c17c019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fffcd41fa6347ce4b61e6abbae55c7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fffcd41fa6347ce4b61e6abbae55c7a">GPIO_ODR_ODR_3</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:ga3fffcd41fa6347ce4b61e6abbae55c7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9b5f55a1f9dda2285576a276d0fb0e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9b5f55a1f9dda2285576a276d0fb0e2">GPIO_ODR_ODR_4</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:gac9b5f55a1f9dda2285576a276d0fb0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6723e4adf0b6b333f74e15e00a60a4db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6723e4adf0b6b333f74e15e00a60a4db">GPIO_ODR_ODR_5</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga6723e4adf0b6b333f74e15e00a60a4db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga202234d8f40086f6343e30597b52c838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga202234d8f40086f6343e30597b52c838">GPIO_ODR_ODR_6</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:ga202234d8f40086f6343e30597b52c838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c713b846aa56d5a31b2e4525d705679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c713b846aa56d5a31b2e4525d705679">GPIO_ODR_ODR_7</a>&#160;&#160;&#160;(0x00000080U)</td></tr>
<tr class="separator:ga3c713b846aa56d5a31b2e4525d705679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabe9c0b33000bbfe71f107cce0af0eb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabe9c0b33000bbfe71f107cce0af0eb2">GPIO_ODR_ODR_8</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:gaabe9c0b33000bbfe71f107cce0af0eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25f53481a7575ebb0eb5477950673188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25f53481a7575ebb0eb5477950673188">GPIO_ODR_ODR_9</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:ga25f53481a7575ebb0eb5477950673188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e2817e62685ec81d3ca6674d8e75187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e2817e62685ec81d3ca6674d8e75187">GPIO_ODR_ODR_10</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:ga5e2817e62685ec81d3ca6674d8e75187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6022058342e528d097d2d352ccb3210c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6022058342e528d097d2d352ccb3210c">GPIO_ODR_ODR_11</a>&#160;&#160;&#160;(0x00000800U)</td></tr>
<tr class="separator:ga6022058342e528d097d2d352ccb3210c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df2c7bfa97e4536c3c112fa6dc00992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6df2c7bfa97e4536c3c112fa6dc00992">GPIO_ODR_ODR_12</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:ga6df2c7bfa97e4536c3c112fa6dc00992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7a51e706f1931e6ac3ddd117242da23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7a51e706f1931e6ac3ddd117242da23">GPIO_ODR_ODR_13</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:gab7a51e706f1931e6ac3ddd117242da23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090cea405c38fd8c48f77e561deaaa07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga090cea405c38fd8c48f77e561deaaa07">GPIO_ODR_ODR_14</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:ga090cea405c38fd8c48f77e561deaaa07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga527b7d78707f17edfe826be72aa59fdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga527b7d78707f17edfe826be72aa59fdc">GPIO_ODR_ODR_15</a>&#160;&#160;&#160;(0x00008000U)</td></tr>
<tr class="separator:ga527b7d78707f17edfe826be72aa59fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b69748fd2f5e2890e784bc0970b31d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b69748fd2f5e2890e784bc0970b31d5">GPIO_BSRR_BS_0</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga4b69748fd2f5e2890e784bc0970b31d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa887cd170c757a2954ae8384908d030a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa887cd170c757a2954ae8384908d030a">GPIO_BSRR_BS_1</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gaa887cd170c757a2954ae8384908d030a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa59c6fcfc63587ebe3cbf640cc74776a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa59c6fcfc63587ebe3cbf640cc74776a">GPIO_BSRR_BS_2</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:gaa59c6fcfc63587ebe3cbf640cc74776a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41aaeaf32b8837f8f6e29e09ed92152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac41aaeaf32b8837f8f6e29e09ed92152">GPIO_BSRR_BS_3</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:gac41aaeaf32b8837f8f6e29e09ed92152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga002773af2697ddca1bac26831cfbf231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga002773af2697ddca1bac26831cfbf231">GPIO_BSRR_BS_4</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga002773af2697ddca1bac26831cfbf231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9f2671eae81f28d0054b62ca5e2f763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9f2671eae81f28d0054b62ca5e2f763">GPIO_BSRR_BS_5</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:gaf9f2671eae81f28d0054b62ca5e2f763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dab92d27518649b3807aa4c8ef376b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dab92d27518649b3807aa4c8ef376b6">GPIO_BSRR_BS_6</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:ga5dab92d27518649b3807aa4c8ef376b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac4945b022950bdb9570e744279a0dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac4945b022950bdb9570e744279a0dd6">GPIO_BSRR_BS_7</a>&#160;&#160;&#160;(0x00000080U)</td></tr>
<tr class="separator:gaac4945b022950bdb9570e744279a0dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648026b2f11d992bb0e3383644be4eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga648026b2f11d992bb0e3383644be4eb9">GPIO_BSRR_BS_8</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga648026b2f11d992bb0e3383644be4eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db2ccea6361f65c6bf156aa57cd4b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9db2ccea6361f65c6bf156aa57cd4b88">GPIO_BSRR_BS_9</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:ga9db2ccea6361f65c6bf156aa57cd4b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa58e335b962fc81af70d19dbd09d9137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa58e335b962fc81af70d19dbd09d9137">GPIO_BSRR_BS_10</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:gaa58e335b962fc81af70d19dbd09d9137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5744153a68c73330e2ebe9a9a0ef8036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5744153a68c73330e2ebe9a9a0ef8036">GPIO_BSRR_BS_11</a>&#160;&#160;&#160;(0x00000800U)</td></tr>
<tr class="separator:ga5744153a68c73330e2ebe9a9a0ef8036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78652a72a05249db1d343735d1764208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78652a72a05249db1d343735d1764208">GPIO_BSRR_BS_12</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:ga78652a72a05249db1d343735d1764208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6367e64393bc954efa6fdce80e94f1be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6367e64393bc954efa6fdce80e94f1be">GPIO_BSRR_BS_13</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:ga6367e64393bc954efa6fdce80e94f1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8c5c56ab4bc16dd7341203c73899e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8c5c56ab4bc16dd7341203c73899e41">GPIO_BSRR_BS_14</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:gaa8c5c56ab4bc16dd7341203c73899e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66c0c77c304415bdccf47a0f08b58e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66c0c77c304415bdccf47a0f08b58e4d">GPIO_BSRR_BS_15</a>&#160;&#160;&#160;(0x00008000U)</td></tr>
<tr class="separator:ga66c0c77c304415bdccf47a0f08b58e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831554de814ae2941c7f527ed6b0a742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga831554de814ae2941c7f527ed6b0a742">GPIO_BSRR_BR_0</a>&#160;&#160;&#160;(0x00010000U)</td></tr>
<tr class="separator:ga831554de814ae2941c7f527ed6b0a742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf488fcb38fc660f7e3d1820a12ae07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cf488fcb38fc660f7e3d1820a12ae07">GPIO_BSRR_BR_1</a>&#160;&#160;&#160;(0x00020000U)</td></tr>
<tr class="separator:ga6cf488fcb38fc660f7e3d1820a12ae07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fe0f9386b50b899fdf1f9008c54f893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fe0f9386b50b899fdf1f9008c54f893">GPIO_BSRR_BR_2</a>&#160;&#160;&#160;(0x00040000U)</td></tr>
<tr class="separator:ga7fe0f9386b50b899fdf1f9008c54f893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b377f0c5f564fb39480afe43ee8796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42b377f0c5f564fb39480afe43ee8796">GPIO_BSRR_BR_3</a>&#160;&#160;&#160;(0x00080000U)</td></tr>
<tr class="separator:ga42b377f0c5f564fb39480afe43ee8796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab723c0327da5fb41fe366416b7d61d88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab723c0327da5fb41fe366416b7d61d88">GPIO_BSRR_BR_4</a>&#160;&#160;&#160;(0x00100000U)</td></tr>
<tr class="separator:gab723c0327da5fb41fe366416b7d61d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6d8644953029e183eda4404fe9bd27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d6d8644953029e183eda4404fe9bd27">GPIO_BSRR_BR_5</a>&#160;&#160;&#160;(0x00200000U)</td></tr>
<tr class="separator:ga0d6d8644953029e183eda4404fe9bd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59e4a03667e8a750fd2e775edc44ecbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59e4a03667e8a750fd2e775edc44ecbe">GPIO_BSRR_BR_6</a>&#160;&#160;&#160;(0x00400000U)</td></tr>
<tr class="separator:ga59e4a03667e8a750fd2e775edc44ecbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafca85d377fe820e5099d870342d634a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafca85d377fe820e5099d870342d634a8">GPIO_BSRR_BR_7</a>&#160;&#160;&#160;(0x00800000U)</td></tr>
<tr class="separator:gafca85d377fe820e5099d870342d634a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02c6e6e879085fd8912facf86d822cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab02c6e6e879085fd8912facf86d822cd">GPIO_BSRR_BR_8</a>&#160;&#160;&#160;(0x01000000U)</td></tr>
<tr class="separator:gab02c6e6e879085fd8912facf86d822cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47ff03b3d52a7f40ae15cc167b34cc58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47ff03b3d52a7f40ae15cc167b34cc58">GPIO_BSRR_BR_9</a>&#160;&#160;&#160;(0x02000000U)</td></tr>
<tr class="separator:ga47ff03b3d52a7f40ae15cc167b34cc58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c14a1c84cc91ff1d21b6802cda7d7ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c14a1c84cc91ff1d21b6802cda7d7ef">GPIO_BSRR_BR_10</a>&#160;&#160;&#160;(0x04000000U)</td></tr>
<tr class="separator:ga7c14a1c84cc91ff1d21b6802cda7d7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga498185a76dcc2305113c5d168c2844d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga498185a76dcc2305113c5d168c2844d9">GPIO_BSRR_BR_11</a>&#160;&#160;&#160;(0x08000000U)</td></tr>
<tr class="separator:ga498185a76dcc2305113c5d168c2844d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga222460b26eaba7d333bb4d4ae9426aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga222460b26eaba7d333bb4d4ae9426aff">GPIO_BSRR_BR_12</a>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga222460b26eaba7d333bb4d4ae9426aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca2dc3bd09745f8de6c6788fb1d106af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca2dc3bd09745f8de6c6788fb1d106af">GPIO_BSRR_BR_13</a>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:gaca2dc3bd09745f8de6c6788fb1d106af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c96f72bdd15516e22097a3a3dad5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67c96f72bdd15516e22097a3a3dad5f1">GPIO_BSRR_BR_14</a>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga67c96f72bdd15516e22097a3a3dad5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eaa59f6afa3fcebaf2a27c31ae38544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6eaa59f6afa3fcebaf2a27c31ae38544">GPIO_BSRR_BR_15</a>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga6eaa59f6afa3fcebaf2a27c31ae38544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a97048a23afc262b30fc9d0a4cb65bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a97048a23afc262b30fc9d0a4cb65bc">GPIO_LCKR_LCK0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9a97048a23afc262b30fc9d0a4cb65bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b01ced29f1324ec2711a784f35504dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd">GPIO_LCKR_LCK0_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK0_Pos)</td></tr>
<tr class="separator:ga8b01ced29f1324ec2711a784f35504dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ae6b6d787a6af758bfde54b6ae934f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f">GPIO_LCKR_LCK0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd">GPIO_LCKR_LCK0_Msk</a></td></tr>
<tr class="separator:gaf6ae6b6d787a6af758bfde54b6ae934f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94100a3d7d43a5b8718aea76e31279a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94100a3d7d43a5b8718aea76e31279a7">GPIO_LCKR_LCK1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga94100a3d7d43a5b8718aea76e31279a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4780ec15743062227ad0808efb16d633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633">GPIO_LCKR_LCK1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK1_Pos)</td></tr>
<tr class="separator:ga4780ec15743062227ad0808efb16d633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga627d088ded79e6da761eaa880582372a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga627d088ded79e6da761eaa880582372a">GPIO_LCKR_LCK1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633">GPIO_LCKR_LCK1_Msk</a></td></tr>
<tr class="separator:ga627d088ded79e6da761eaa880582372a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96d48b0834c3898e74309980020f88a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96d48b0834c3898e74309980020f88a3">GPIO_LCKR_LCK2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga96d48b0834c3898e74309980020f88a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8315e9687b2a21a55a2abe39d42fdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf">GPIO_LCKR_LCK2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK2_Pos)</td></tr>
<tr class="separator:gabc8315e9687b2a21a55a2abe39d42fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a17a7348d45dbe2b2ea41a0908d7de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de">GPIO_LCKR_LCK2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf">GPIO_LCKR_LCK2_Msk</a></td></tr>
<tr class="separator:gac5a17a7348d45dbe2b2ea41a0908d7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348f1d0358ea70f6a7dc2a00a1c519bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga348f1d0358ea70f6a7dc2a00a1c519bf">GPIO_LCKR_LCK3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga348f1d0358ea70f6a7dc2a00a1c519bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2a02d88e51b603d4b80078ccf691e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0">GPIO_LCKR_LCK3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK3_Pos)</td></tr>
<tr class="separator:ga7f2a02d88e51b603d4b80078ccf691e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1597c1b50d32ed0229c38811656ba402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1597c1b50d32ed0229c38811656ba402">GPIO_LCKR_LCK3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0">GPIO_LCKR_LCK3_Msk</a></td></tr>
<tr class="separator:ga1597c1b50d32ed0229c38811656ba402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd29e0757ed2bc8e3935d17960b68df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd29e0757ed2bc8e3935d17960b68df">GPIO_LCKR_LCK4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9fd29e0757ed2bc8e3935d17960b68df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c6dff29eb48ca0a5f6da2bc0bf3639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639">GPIO_LCKR_LCK4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK4_Pos)</td></tr>
<tr class="separator:gac6c6dff29eb48ca0a5f6da2bc0bf3639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723577475747d2405d86b1ab28767cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga723577475747d2405d86b1ab28767cb5">GPIO_LCKR_LCK4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639">GPIO_LCKR_LCK4_Msk</a></td></tr>
<tr class="separator:ga723577475747d2405d86b1ab28767cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f73a37145ff6709a20081d329900c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07f73a37145ff6709a20081d329900c2">GPIO_LCKR_LCK5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga07f73a37145ff6709a20081d329900c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6ac7aca22480f300049102d2b1c4be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be">GPIO_LCKR_LCK5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK5_Pos)</td></tr>
<tr class="separator:gacc6ac7aca22480f300049102d2b1c4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2446bfe50cbd04617496c30eda6c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2446bfe50cbd04617496c30eda6c18">GPIO_LCKR_LCK5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be">GPIO_LCKR_LCK5_Msk</a></td></tr>
<tr class="separator:ga7c2446bfe50cbd04617496c30eda6c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga456193c04a296b05ad87aa0f8e51c144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga456193c04a296b05ad87aa0f8e51c144">GPIO_LCKR_LCK6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga456193c04a296b05ad87aa0f8e51c144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga083a590c26723e38ae5d7fd77e23809c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c">GPIO_LCKR_LCK6_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK6_Pos)</td></tr>
<tr class="separator:ga083a590c26723e38ae5d7fd77e23809c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga606249f4cc3ac14cf8133b76f3c7edd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7">GPIO_LCKR_LCK6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c">GPIO_LCKR_LCK6_Msk</a></td></tr>
<tr class="separator:ga606249f4cc3ac14cf8133b76f3c7edd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c741b163a1b1e23b05432f866544f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9c741b163a1b1e23b05432f866544f4">GPIO_LCKR_LCK7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaf9c741b163a1b1e23b05432f866544f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b322ee1833e0c7d369127406b5ea90e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e">GPIO_LCKR_LCK7_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK7_Pos)</td></tr>
<tr class="separator:ga5b322ee1833e0c7d369127406b5ea90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf998da536594af780718084cee0d22a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf998da536594af780718084cee0d22a4">GPIO_LCKR_LCK7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e">GPIO_LCKR_LCK7_Msk</a></td></tr>
<tr class="separator:gaf998da536594af780718084cee0d22a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a02f2ef3023a1c82f04391fcb79859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9a02f2ef3023a1c82f04391fcb79859">GPIO_LCKR_LCK8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae9a02f2ef3023a1c82f04391fcb79859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e44a9155de4980cdb0f8c4d3afc43e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e">GPIO_LCKR_LCK8_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK8_Pos)</td></tr>
<tr class="separator:gaa0e44a9155de4980cdb0f8c4d3afc43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00a81afcf4d92f6f5644724803b7404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab00a81afcf4d92f6f5644724803b7404">GPIO_LCKR_LCK8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e">GPIO_LCKR_LCK8_Msk</a></td></tr>
<tr class="separator:gab00a81afcf4d92f6f5644724803b7404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821f9dc79420f84e79fe2697addf1d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga821f9dc79420f84e79fe2697addf1d42">GPIO_LCKR_LCK9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga821f9dc79420f84e79fe2697addf1d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551c1ad8749c8ddb6785c06c1461338f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f">GPIO_LCKR_LCK9_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK9_Pos)</td></tr>
<tr class="separator:ga551c1ad8749c8ddb6785c06c1461338f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9aa0442c88bc17eaf07c55dd84910ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9aa0442c88bc17eaf07c55dd84910ea">GPIO_LCKR_LCK9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f">GPIO_LCKR_LCK9_Msk</a></td></tr>
<tr class="separator:gab9aa0442c88bc17eaf07c55dd84910ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eeb57953118508685e74055da9d6348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8eeb57953118508685e74055da9d6348">GPIO_LCKR_LCK10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga8eeb57953118508685e74055da9d6348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1373c9d71b76f466fd817823e64e7aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae">GPIO_LCKR_LCK10_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK10_Pos)</td></tr>
<tr class="separator:ga1373c9d71b76f466fd817823e64e7aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae055f5848967c7929f47e848b2ed812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae055f5848967c7929f47e848b2ed812">GPIO_LCKR_LCK10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae">GPIO_LCKR_LCK10_Msk</a></td></tr>
<tr class="separator:gaae055f5848967c7929f47e848b2ed812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a19305a39f7bd02815a39c998c34216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a19305a39f7bd02815a39c998c34216">GPIO_LCKR_LCK11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga4a19305a39f7bd02815a39c998c34216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aea84ab5cf33a4b62cdb3af4a819bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde">GPIO_LCKR_LCK11_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK11_Pos)</td></tr>
<tr class="separator:ga1aea84ab5cf33a4b62cdb3af4a819bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de971426a1248621733a9b78ef552ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de971426a1248621733a9b78ef552ab">GPIO_LCKR_LCK11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde">GPIO_LCKR_LCK11_Msk</a></td></tr>
<tr class="separator:ga4de971426a1248621733a9b78ef552ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e8901ea395cd0a1b56c4118670fa0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81e8901ea395cd0a1b56c4118670fa0e">GPIO_LCKR_LCK12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga81e8901ea395cd0a1b56c4118670fa0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf21271b45020769396b2980a02a4c309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309">GPIO_LCKR_LCK12_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK12_Pos)</td></tr>
<tr class="separator:gaf21271b45020769396b2980a02a4c309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e8685790aea3fb09194683d1f58508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38e8685790aea3fb09194683d1f58508">GPIO_LCKR_LCK12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309">GPIO_LCKR_LCK12_Msk</a></td></tr>
<tr class="separator:ga38e8685790aea3fb09194683d1f58508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd0ccab863e23880863f0d431fdee11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd0ccab863e23880863f0d431fdee11">GPIO_LCKR_LCK13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga5dd0ccab863e23880863f0d431fdee11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64171a6f566fed1f9ea7418d6a00871c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c">GPIO_LCKR_LCK13_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK13_Pos)</td></tr>
<tr class="separator:ga64171a6f566fed1f9ea7418d6a00871c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0279fa554731160a9115c21d95312a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0279fa554731160a9115c21d95312a5">GPIO_LCKR_LCK13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c">GPIO_LCKR_LCK13_Msk</a></td></tr>
<tr class="separator:gae0279fa554731160a9115c21d95312a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5686e00f4e40771a31eb18d88e1ca1e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5686e00f4e40771a31eb18d88e1ca1e9">GPIO_LCKR_LCK14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga5686e00f4e40771a31eb18d88e1ca1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42b591ea761bd0ee23287ff8d508714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714">GPIO_LCKR_LCK14_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK14_Pos)</td></tr>
<tr class="separator:gac42b591ea761bd0ee23287ff8d508714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf290cecb54b6b68ac42a544b87dcee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bf290cecb54b6b68ac42a544b87dcee">GPIO_LCKR_LCK14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714">GPIO_LCKR_LCK14_Msk</a></td></tr>
<tr class="separator:ga8bf290cecb54b6b68ac42a544b87dcee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba6d99e256f344ea2d8a4ba9278a0e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba6d99e256f344ea2d8a4ba9278a0e3">GPIO_LCKR_LCK15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga5ba6d99e256f344ea2d8a4ba9278a0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3841ea86b5a8200485ab90c2c6511cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec">GPIO_LCKR_LCK15_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK15_Pos)</td></tr>
<tr class="separator:ga3841ea86b5a8200485ab90c2c6511cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c3114c8cd603d8aee022d0b426bf04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3114c8cd603d8aee022d0b426bf04">GPIO_LCKR_LCK15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec">GPIO_LCKR_LCK15_Msk</a></td></tr>
<tr class="separator:ga47c3114c8cd603d8aee022d0b426bf04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40eb2db1c2df544774f41995d029565d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40eb2db1c2df544774f41995d029565d">GPIO_LCKR_LCKK_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga40eb2db1c2df544774f41995d029565d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9312bf35ddbae593f8e94b3ea7dce9b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5">GPIO_LCKR_LCKK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCKK_Pos)</td></tr>
<tr class="separator:ga9312bf35ddbae593f8e94b3ea7dce9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa2a83bf31ef76ee3857c7cb0a90c4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9">GPIO_LCKR_LCKK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5">GPIO_LCKR_LCKK_Msk</a></td></tr>
<tr class="separator:gafa2a83bf31ef76ee3857c7cb0a90c4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac06dd36e2c8c90fe9502bad271b2ee60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac06dd36e2c8c90fe9502bad271b2ee60">GPIO_AFRL_AFSEL0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac06dd36e2c8c90fe9502bad271b2ee60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214860438ba3256833543e2f5018922f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga214860438ba3256833543e2f5018922f">GPIO_AFRL_AFSEL0_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRL_AFSEL0_Pos)</td></tr>
<tr class="separator:ga214860438ba3256833543e2f5018922f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec251e186471ae09aeb3cb0aa788594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec251e186471ae09aeb3cb0aa788594">GPIO_AFRL_AFSEL0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga214860438ba3256833543e2f5018922f">GPIO_AFRL_AFSEL0_Msk</a></td></tr>
<tr class="separator:ga7ec251e186471ae09aeb3cb0aa788594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga313ba8093d5a511430908d9adc90dc6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga313ba8093d5a511430908d9adc90dc6a">GPIO_AFRL_AFSEL1_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga313ba8093d5a511430908d9adc90dc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aac45598b88539da585e098fc93d68b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5aac45598b88539da585e098fc93d68b">GPIO_AFRL_AFSEL1_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRL_AFSEL1_Pos)</td></tr>
<tr class="separator:ga5aac45598b88539da585e098fc93d68b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbd174222a013c9a0e222fdd0888de2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbd174222a013c9a0e222fdd0888de2">GPIO_AFRL_AFSEL1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5aac45598b88539da585e098fc93d68b">GPIO_AFRL_AFSEL1_Msk</a></td></tr>
<tr class="separator:ga9fbd174222a013c9a0e222fdd0888de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae132b28ab4f67a9e90e7d15302aad49b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae132b28ab4f67a9e90e7d15302aad49b">GPIO_AFRL_AFSEL2_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae132b28ab4f67a9e90e7d15302aad49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga729f1e6b663a55ce7f5cfbe1c71489a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga729f1e6b663a55ce7f5cfbe1c71489a4">GPIO_AFRL_AFSEL2_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRL_AFSEL2_Pos)</td></tr>
<tr class="separator:ga729f1e6b663a55ce7f5cfbe1c71489a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9bc63205b8a09bd2ae7fb066058f3da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9bc63205b8a09bd2ae7fb066058f3da">GPIO_AFRL_AFSEL2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga729f1e6b663a55ce7f5cfbe1c71489a4">GPIO_AFRL_AFSEL2_Msk</a></td></tr>
<tr class="separator:gaa9bc63205b8a09bd2ae7fb066058f3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9325a035cc3d6962d660d3f54a8df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9325a035cc3d6962d660d3f54a8df4">GPIO_AFRL_AFSEL3_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga0d9325a035cc3d6962d660d3f54a8df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf34ee7b30defbcad60d167a279a8c17d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf34ee7b30defbcad60d167a279a8c17d">GPIO_AFRL_AFSEL3_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRL_AFSEL3_Pos)</td></tr>
<tr class="separator:gaf34ee7b30defbcad60d167a279a8c17d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0fb36c07eac3809b6a5baaee74ee426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0fb36c07eac3809b6a5baaee74ee426">GPIO_AFRL_AFSEL3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf34ee7b30defbcad60d167a279a8c17d">GPIO_AFRL_AFSEL3_Msk</a></td></tr>
<tr class="separator:gae0fb36c07eac3809b6a5baaee74ee426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723fbe4b28093f1837001110d8d44d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga723fbe4b28093f1837001110d8d44d36">GPIO_AFRL_AFSEL4_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga723fbe4b28093f1837001110d8d44d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47cfab1b5c3a37414bc4a6ac2cbd746a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47cfab1b5c3a37414bc4a6ac2cbd746a">GPIO_AFRL_AFSEL4_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRL_AFSEL4_Pos)</td></tr>
<tr class="separator:ga47cfab1b5c3a37414bc4a6ac2cbd746a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga728e20cadadaa3c5aa1c42c25356a9f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga728e20cadadaa3c5aa1c42c25356a9f4">GPIO_AFRL_AFSEL4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47cfab1b5c3a37414bc4a6ac2cbd746a">GPIO_AFRL_AFSEL4_Msk</a></td></tr>
<tr class="separator:ga728e20cadadaa3c5aa1c42c25356a9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35270d71f53047d2a14d1047478c0ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf35270d71f53047d2a14d1047478c0ba">GPIO_AFRL_AFSEL5_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaf35270d71f53047d2a14d1047478c0ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf514d5f0c3456e2f7fc6d82f2b392051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf514d5f0c3456e2f7fc6d82f2b392051">GPIO_AFRL_AFSEL5_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRL_AFSEL5_Pos)</td></tr>
<tr class="separator:gaf514d5f0c3456e2f7fc6d82f2b392051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad158052aa17b4bf12f9ad20b6e0c6d0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad158052aa17b4bf12f9ad20b6e0c6d0c">GPIO_AFRL_AFSEL5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf514d5f0c3456e2f7fc6d82f2b392051">GPIO_AFRL_AFSEL5_Msk</a></td></tr>
<tr class="separator:gad158052aa17b4bf12f9ad20b6e0c6d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9943c5aeeb649ab6bf33fde0d844803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9943c5aeeb649ab6bf33fde0d844803">GPIO_AFRL_AFSEL6_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gad9943c5aeeb649ab6bf33fde0d844803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb4e272e9b14944740fbe643542f0ade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb4e272e9b14944740fbe643542f0ade">GPIO_AFRL_AFSEL6_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRL_AFSEL6_Pos)</td></tr>
<tr class="separator:gafb4e272e9b14944740fbe643542f0ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga893c83ab521d1bf15e71b20309d71503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga893c83ab521d1bf15e71b20309d71503">GPIO_AFRL_AFSEL6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb4e272e9b14944740fbe643542f0ade">GPIO_AFRL_AFSEL6_Msk</a></td></tr>
<tr class="separator:ga893c83ab521d1bf15e71b20309d71503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2836c1149e06b2497f1f53518f1151f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2836c1149e06b2497f1f53518f1151f2">GPIO_AFRL_AFSEL7_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga2836c1149e06b2497f1f53518f1151f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3248acbb1bea59926db7edb98a245b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3248acbb1bea59926db7edb98a245b0">GPIO_AFRL_AFSEL7_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRL_AFSEL7_Pos)</td></tr>
<tr class="separator:gab3248acbb1bea59926db7edb98a245b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0128026ab2c8ed18da456aaf82827e11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0128026ab2c8ed18da456aaf82827e11">GPIO_AFRL_AFSEL7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3248acbb1bea59926db7edb98a245b0">GPIO_AFRL_AFSEL7_Msk</a></td></tr>
<tr class="separator:ga0128026ab2c8ed18da456aaf82827e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdfdbcb5332d98e0202f4f86480736f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdfdbcb5332d98e0202f4f86480736f">GPIO_AFRH_AFSEL8_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2cdfdbcb5332d98e0202f4f86480736f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be819e7ca1f69e2d5f6d63aaee056c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5be819e7ca1f69e2d5f6d63aaee056c2">GPIO_AFRH_AFSEL8_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRH_AFSEL8_Pos)</td></tr>
<tr class="separator:ga5be819e7ca1f69e2d5f6d63aaee056c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ed3881740613378329271150088f1b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ed3881740613378329271150088f1b2">GPIO_AFRH_AFSEL8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5be819e7ca1f69e2d5f6d63aaee056c2">GPIO_AFRH_AFSEL8_Msk</a></td></tr>
<tr class="separator:ga6ed3881740613378329271150088f1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9aeed0c87696c3a98e7e4fc3dc6dc80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80">GPIO_AFRH_AFSEL9_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae9aeed0c87696c3a98e7e4fc3dc6dc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb779906c49372a9c0d7c8eaf7face71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb779906c49372a9c0d7c8eaf7face71">GPIO_AFRH_AFSEL9_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRH_AFSEL9_Pos)</td></tr>
<tr class="separator:gafb779906c49372a9c0d7c8eaf7face71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff5a20b7c9f10be43364ff422bb40ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacff5a20b7c9f10be43364ff422bb40ef">GPIO_AFRH_AFSEL9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb779906c49372a9c0d7c8eaf7face71">GPIO_AFRH_AFSEL9_Msk</a></td></tr>
<tr class="separator:gacff5a20b7c9f10be43364ff422bb40ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga334f2ca0e5684d230cb7788969997f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga334f2ca0e5684d230cb7788969997f07">GPIO_AFRH_AFSEL10_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga334f2ca0e5684d230cb7788969997f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b875b9713ed4640e400fcf126cf105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33b875b9713ed4640e400fcf126cf105">GPIO_AFRH_AFSEL10_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRH_AFSEL10_Pos)</td></tr>
<tr class="separator:ga33b875b9713ed4640e400fcf126cf105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c41926ac3fc6ec0fb8def28275bbe30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c41926ac3fc6ec0fb8def28275bbe30">GPIO_AFRH_AFSEL10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33b875b9713ed4640e400fcf126cf105">GPIO_AFRH_AFSEL10_Msk</a></td></tr>
<tr class="separator:ga9c41926ac3fc6ec0fb8def28275bbe30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f655e646b26d49e38053d9ee9cc064b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f655e646b26d49e38053d9ee9cc064b">GPIO_AFRH_AFSEL11_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga9f655e646b26d49e38053d9ee9cc064b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76888c8d8080e47339e0fd2e69ab42d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76888c8d8080e47339e0fd2e69ab42d8">GPIO_AFRH_AFSEL11_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRH_AFSEL11_Pos)</td></tr>
<tr class="separator:ga76888c8d8080e47339e0fd2e69ab42d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a97a35b9f12ef795aa1ebb3d85c3aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47a97a35b9f12ef795aa1ebb3d85c3aa">GPIO_AFRH_AFSEL11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76888c8d8080e47339e0fd2e69ab42d8">GPIO_AFRH_AFSEL11_Msk</a></td></tr>
<tr class="separator:ga47a97a35b9f12ef795aa1ebb3d85c3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dce1ce501e0b3b5e5e4b4961f7afda3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3">GPIO_AFRH_AFSEL12_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga0dce1ce501e0b3b5e5e4b4961f7afda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae162137694aa110fb89b9afeea1c648f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae162137694aa110fb89b9afeea1c648f">GPIO_AFRH_AFSEL12_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRH_AFSEL12_Pos)</td></tr>
<tr class="separator:gae162137694aa110fb89b9afeea1c648f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c12c0939e7fcc354e37d55b74afb351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c12c0939e7fcc354e37d55b74afb351">GPIO_AFRH_AFSEL12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae162137694aa110fb89b9afeea1c648f">GPIO_AFRH_AFSEL12_Msk</a></td></tr>
<tr class="separator:ga0c12c0939e7fcc354e37d55b74afb351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65b195db19c1ca62ef95eed10c649180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65b195db19c1ca62ef95eed10c649180">GPIO_AFRH_AFSEL13_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga65b195db19c1ca62ef95eed10c649180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc533ac377beb113777896f0deb0ef91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc533ac377beb113777896f0deb0ef91">GPIO_AFRH_AFSEL13_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRH_AFSEL13_Pos)</td></tr>
<tr class="separator:gacc533ac377beb113777896f0deb0ef91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60e9a3a49cdad6cd65d377fb675185da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60e9a3a49cdad6cd65d377fb675185da">GPIO_AFRH_AFSEL13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc533ac377beb113777896f0deb0ef91">GPIO_AFRH_AFSEL13_Msk</a></td></tr>
<tr class="separator:ga60e9a3a49cdad6cd65d377fb675185da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fcd5b907f7ca9538dffe1aeb00d7942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942">GPIO_AFRH_AFSEL14_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga7fcd5b907f7ca9538dffe1aeb00d7942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae997df2b0bb50f310e7fd17df043e8e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae997df2b0bb50f310e7fd17df043e8e8">GPIO_AFRH_AFSEL14_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRH_AFSEL14_Pos)</td></tr>
<tr class="separator:gae997df2b0bb50f310e7fd17df043e8e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d930c6c5ffa92e461a0190be4bff78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d930c6c5ffa92e461a0190be4bff78">GPIO_AFRH_AFSEL14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae997df2b0bb50f310e7fd17df043e8e8">GPIO_AFRH_AFSEL14_Msk</a></td></tr>
<tr class="separator:gae3d930c6c5ffa92e461a0190be4bff78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0ed32e0f197da7ea8856a58cebdb46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46">GPIO_AFRH_AFSEL15_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga0a0ed32e0f197da7ea8856a58cebdb46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf94ca202e9ee8d766a5ee7794dba95b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf94ca202e9ee8d766a5ee7794dba95b6">GPIO_AFRH_AFSEL15_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRH_AFSEL15_Pos)</td></tr>
<tr class="separator:gaf94ca202e9ee8d766a5ee7794dba95b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46417b0da710ef512ac4ceb95b3ab44a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46417b0da710ef512ac4ceb95b3ab44a">GPIO_AFRH_AFSEL15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf94ca202e9ee8d766a5ee7794dba95b6">GPIO_AFRH_AFSEL15_Msk</a></td></tr>
<tr class="separator:ga46417b0da710ef512ac4ceb95b3ab44a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6c5dead6e63e465d3dd35721588d5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6c5dead6e63e465d3dd35721588d5c">GPIO_BRR_BR_0</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gadf6c5dead6e63e465d3dd35721588d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabda9d92d0f57d43516c85e944bd64400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabda9d92d0f57d43516c85e944bd64400">GPIO_BRR_BR_1</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gabda9d92d0f57d43516c85e944bd64400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad81e99700a2e21bf21b375470cd317e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad81e99700a2e21bf21b375470cd317e2">GPIO_BRR_BR_2</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:gad81e99700a2e21bf21b375470cd317e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7bb778b6bb5ddd310b528e3b82bbe76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7bb778b6bb5ddd310b528e3b82bbe76">GPIO_BRR_BR_3</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:gae7bb778b6bb5ddd310b528e3b82bbe76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b80c9791422f4ea4bf02c42eda764ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b80c9791422f4ea4bf02c42eda764ae">GPIO_BRR_BR_4</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga5b80c9791422f4ea4bf02c42eda764ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga454cc680ddcb8ea12839d8f9d757ef9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga454cc680ddcb8ea12839d8f9d757ef9a">GPIO_BRR_BR_5</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga454cc680ddcb8ea12839d8f9d757ef9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63cf8d8b42975cad19b9a975a4e86b54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63cf8d8b42975cad19b9a975a4e86b54">GPIO_BRR_BR_6</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:ga63cf8d8b42975cad19b9a975a4e86b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ccbb7d590751a21eb4d7b633b3f8f7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ccbb7d590751a21eb4d7b633b3f8f7b">GPIO_BRR_BR_7</a>&#160;&#160;&#160;(0x00000080U)</td></tr>
<tr class="separator:ga7ccbb7d590751a21eb4d7b633b3f8f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11f1f288af99dec35cd3f8902ea00d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11f1f288af99dec35cd3f8902ea00d1f">GPIO_BRR_BR_8</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga11f1f288af99dec35cd3f8902ea00d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab41c94420455e4a4612cc79e65896cd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab41c94420455e4a4612cc79e65896cd8">GPIO_BRR_BR_9</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:gab41c94420455e4a4612cc79e65896cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga540c72734acc4b83b8c74e00d6b38e23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga540c72734acc4b83b8c74e00d6b38e23">GPIO_BRR_BR_10</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:ga540c72734acc4b83b8c74e00d6b38e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4deb4f0a721626fede80600832271abf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4deb4f0a721626fede80600832271abf">GPIO_BRR_BR_11</a>&#160;&#160;&#160;(0x00000800U)</td></tr>
<tr class="separator:ga4deb4f0a721626fede80600832271abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace6556a5dac11aa5e026f4c986da24fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace6556a5dac11aa5e026f4c986da24fa">GPIO_BRR_BR_12</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:gace6556a5dac11aa5e026f4c986da24fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga107d0ec4a73f450f5b74025a83816e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga107d0ec4a73f450f5b74025a83816e45">GPIO_BRR_BR_13</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:ga107d0ec4a73f450f5b74025a83816e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79648c08656ee2cf44e3b810d80a923b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79648c08656ee2cf44e3b810d80a923b">GPIO_BRR_BR_14</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:ga79648c08656ee2cf44e3b810d80a923b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafde10d4faed8879e517d31af8689f6c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafde10d4faed8879e517d31af8689f6c7">GPIO_BRR_BR_15</a>&#160;&#160;&#160;(0x00008000U)</td></tr>
<tr class="separator:gafde10d4faed8879e517d31af8689f6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7954738eae12426137b23733f12c7c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7954738eae12426137b23733f12c7c14">I2C_CR1_PE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7954738eae12426137b23733f12c7c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641d1563a97f92a4c5e20dcdd0756986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986">I2C_CR1_PE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_PE_Pos)</td></tr>
<tr class="separator:ga641d1563a97f92a4c5e20dcdd0756986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953b0d38414808db79da116842ed3262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262">I2C_CR1_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986">I2C_CR1_PE_Msk</a></td></tr>
<tr class="separator:ga953b0d38414808db79da116842ed3262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26dbc9f9c06eb552db052b0603430c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae26dbc9f9c06eb552db052b0603430c0">I2C_CR1_SMBUS_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gae26dbc9f9c06eb552db052b0603430c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf62afbb725efae2aa5a18c7841cfc51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf62afbb725efae2aa5a18c7841cfc51">I2C_CR1_SMBUS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_SMBUS_Pos)</td></tr>
<tr class="separator:gadf62afbb725efae2aa5a18c7841cfc51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cfee7b020a49bd037fa7cf27c796abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc">I2C_CR1_SMBUS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf62afbb725efae2aa5a18c7841cfc51">I2C_CR1_SMBUS_Msk</a></td></tr>
<tr class="separator:ga4cfee7b020a49bd037fa7cf27c796abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03323d716d67da6242e4da7431cd1ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf03323d716d67da6242e4da7431cd1ea">I2C_CR1_SMBTYPE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf03323d716d67da6242e4da7431cd1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a812813bce3b9996dec37eff310945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67a812813bce3b9996dec37eff310945">I2C_CR1_SMBTYPE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_SMBTYPE_Pos)</td></tr>
<tr class="separator:ga67a812813bce3b9996dec37eff310945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga001198ff898802888edf58f56d5371c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga001198ff898802888edf58f56d5371c9">I2C_CR1_SMBTYPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67a812813bce3b9996dec37eff310945">I2C_CR1_SMBTYPE_Msk</a></td></tr>
<tr class="separator:ga001198ff898802888edf58f56d5371c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183847901bff6ed293ac42cedcd0a00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga183847901bff6ed293ac42cedcd0a00f">I2C_CR1_ENARP_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga183847901bff6ed293ac42cedcd0a00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga608ec88f391d4617d8d196acf88ae4c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga608ec88f391d4617d8d196acf88ae4c3">I2C_CR1_ENARP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_ENARP_Pos)</td></tr>
<tr class="separator:ga608ec88f391d4617d8d196acf88ae4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4598185d9092edfbf943464bcbb342ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac">I2C_CR1_ENARP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga608ec88f391d4617d8d196acf88ae4c3">I2C_CR1_ENARP_Msk</a></td></tr>
<tr class="separator:ga4598185d9092edfbf943464bcbb342ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6320b277f4eb5ad80869cf46509ab63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6320b277f4eb5ad80869cf46509ab63">I2C_CR1_ENPEC_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gad6320b277f4eb5ad80869cf46509ab63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga047dbff196b5cc2e0ca679cf09daad7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga047dbff196b5cc2e0ca679cf09daad7d">I2C_CR1_ENPEC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_ENPEC_Pos)</td></tr>
<tr class="separator:ga047dbff196b5cc2e0ca679cf09daad7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d2eb849f9d55e6298035b61e84ca42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40d2eb849f9d55e6298035b61e84ca42">I2C_CR1_ENPEC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga047dbff196b5cc2e0ca679cf09daad7d">I2C_CR1_ENPEC_Msk</a></td></tr>
<tr class="separator:ga40d2eb849f9d55e6298035b61e84ca42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54ffd903ba1ddb087e7166a83b30d145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54ffd903ba1ddb087e7166a83b30d145">I2C_CR1_ENGC_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga54ffd903ba1ddb087e7166a83b30d145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eff07d7a774d45f0c0b853be70b1a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7eff07d7a774d45f0c0b853be70b1a06">I2C_CR1_ENGC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_ENGC_Pos)</td></tr>
<tr class="separator:ga7eff07d7a774d45f0c0b853be70b1a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d8c219193b11f8507d7b85831d14912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d8c219193b11f8507d7b85831d14912">I2C_CR1_ENGC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7eff07d7a774d45f0c0b853be70b1a06">I2C_CR1_ENGC_Msk</a></td></tr>
<tr class="separator:ga1d8c219193b11f8507d7b85831d14912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57955bf36ff5f4cd6a753e01817bf3b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57955bf36ff5f4cd6a753e01817bf3b2">I2C_CR1_NOSTRETCH_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga57955bf36ff5f4cd6a753e01817bf3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4eb2525f0444cc6320f96cc6c01804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804">I2C_CR1_NOSTRETCH_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_NOSTRETCH_Pos)</td></tr>
<tr class="separator:ga1e4eb2525f0444cc6320f96cc6c01804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197aaca79f64e832af3a0a0864c2a08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c">I2C_CR1_NOSTRETCH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804">I2C_CR1_NOSTRETCH_Msk</a></td></tr>
<tr class="separator:ga197aaca79f64e832af3a0a0864c2a08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26478428c37301f88c8fe5a27ab7cff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26478428c37301f88c8fe5a27ab7cff0">I2C_CR1_START_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga26478428c37301f88c8fe5a27ab7cff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20183fa72a3acfb6eb7cd333569af62b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20183fa72a3acfb6eb7cd333569af62b">I2C_CR1_START_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_START_Pos)</td></tr>
<tr class="separator:ga20183fa72a3acfb6eb7cd333569af62b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca7f18dd5bc1130dbefae4ff8736143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca7f18dd5bc1130dbefae4ff8736143">I2C_CR1_START</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20183fa72a3acfb6eb7cd333569af62b">I2C_CR1_START_Msk</a></td></tr>
<tr class="separator:ga2ca7f18dd5bc1130dbefae4ff8736143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1acc4153373e71ad85766145727d751f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1acc4153373e71ad85766145727d751f">I2C_CR1_STOP_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga1acc4153373e71ad85766145727d751f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac560445dddd085e2ec78b6c38d290893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac560445dddd085e2ec78b6c38d290893">I2C_CR1_STOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_STOP_Pos)</td></tr>
<tr class="separator:gac560445dddd085e2ec78b6c38d290893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace70293f3dfa24d448b600fc58e45223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace70293f3dfa24d448b600fc58e45223">I2C_CR1_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac560445dddd085e2ec78b6c38d290893">I2C_CR1_STOP_Msk</a></td></tr>
<tr class="separator:gace70293f3dfa24d448b600fc58e45223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d488ef9214c8e156aa5789193b1af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4d488ef9214c8e156aa5789193b1af2">I2C_CR1_ACK_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gac4d488ef9214c8e156aa5789193b1af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga901752f0d8d57314c1bf5841b4d15927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga901752f0d8d57314c1bf5841b4d15927">I2C_CR1_ACK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_ACK_Pos)</td></tr>
<tr class="separator:ga901752f0d8d57314c1bf5841b4d15927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf933b105259a4bc46a957576adb8d96d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf933b105259a4bc46a957576adb8d96d">I2C_CR1_ACK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga901752f0d8d57314c1bf5841b4d15927">I2C_CR1_ACK_Msk</a></td></tr>
<tr class="separator:gaf933b105259a4bc46a957576adb8d96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8ebf2be75a57d79c3963cbb73299e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c8ebf2be75a57d79c3963cbb73299e5">I2C_CR1_POS_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga1c8ebf2be75a57d79c3963cbb73299e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44cbb4dfe0bace0e0f63516352cdd686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44cbb4dfe0bace0e0f63516352cdd686">I2C_CR1_POS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_POS_Pos)</td></tr>
<tr class="separator:ga44cbb4dfe0bace0e0f63516352cdd686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34721958229a5983f2e95dfeaa8e55c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34721958229a5983f2e95dfeaa8e55c3">I2C_CR1_POS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44cbb4dfe0bace0e0f63516352cdd686">I2C_CR1_POS_Msk</a></td></tr>
<tr class="separator:ga34721958229a5983f2e95dfeaa8e55c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae27ac08c854b421c8bbef0f91cb02e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae27ac08c854b421c8bbef0f91cb02e77">I2C_CR1_PEC_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gae27ac08c854b421c8bbef0f91cb02e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad603ba46a4c90d87755bc21032343a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad603ba46a4c90d87755bc21032343a8e">I2C_CR1_PEC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_PEC_Pos)</td></tr>
<tr class="separator:gad603ba46a4c90d87755bc21032343a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d0119253d93a106b5ca704e5020c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4d0119253d93a106b5ca704e5020c12">I2C_CR1_PEC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad603ba46a4c90d87755bc21032343a8e">I2C_CR1_PEC_Msk</a></td></tr>
<tr class="separator:gab4d0119253d93a106b5ca704e5020c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cbad0729b1263ee12efe299c460c7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cbad0729b1263ee12efe299c460c7a9">I2C_CR1_ALERT_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga2cbad0729b1263ee12efe299c460c7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c1f4432707ef457508aa265173d3ce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c1f4432707ef457508aa265173d3ce6">I2C_CR1_ALERT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_ALERT_Pos)</td></tr>
<tr class="separator:ga2c1f4432707ef457508aa265173d3ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56729ccf93c5d9f5b5b05002e3a2323c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56729ccf93c5d9f5b5b05002e3a2323c">I2C_CR1_ALERT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c1f4432707ef457508aa265173d3ce6">I2C_CR1_ALERT_Msk</a></td></tr>
<tr class="separator:ga56729ccf93c5d9f5b5b05002e3a2323c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f26e1407449ae64fade6b92a5e85bc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f26e1407449ae64fade6b92a5e85bc9">I2C_CR1_SWRST_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga5f26e1407449ae64fade6b92a5e85bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f58f075ab791157d5a7f73d61ea4a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0">I2C_CR1_SWRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_SWRST_Pos)</td></tr>
<tr class="separator:ga87f58f075ab791157d5a7f73d61ea4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc661ef13da02e5bcb943f2003d576d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d">I2C_CR1_SWRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0">I2C_CR1_SWRST_Msk</a></td></tr>
<tr class="separator:ga8dc661ef13da02e5bcb943f2003d576d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37aa57192c71b1b734815130eeee8cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae37aa57192c71b1b734815130eeee8cd">I2C_CR2_FREQ_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae37aa57192c71b1b734815130eeee8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga409296c2e8ff17ef7633266fad88d5ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga409296c2e8ff17ef7633266fad88d5ea">I2C_CR2_FREQ_Msk</a>&#160;&#160;&#160;(0x3FU &lt;&lt; I2C_CR2_FREQ_Pos)</td></tr>
<tr class="separator:ga409296c2e8ff17ef7633266fad88d5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga293fbe15ed5fd1fc95915bd6437859e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga293fbe15ed5fd1fc95915bd6437859e7">I2C_CR2_FREQ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga409296c2e8ff17ef7633266fad88d5ea">I2C_CR2_FREQ_Msk</a></td></tr>
<tr class="separator:ga293fbe15ed5fd1fc95915bd6437859e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d944f5260f40a0eb714d41859e0d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09d944f5260f40a0eb714d41859e0d23">I2C_CR2_FREQ_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; I2C_CR2_FREQ_Pos)</td></tr>
<tr class="separator:ga09d944f5260f40a0eb714d41859e0d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25ab0ef2a7795e3326900b277479d89c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25ab0ef2a7795e3326900b277479d89c">I2C_CR2_FREQ_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; I2C_CR2_FREQ_Pos)</td></tr>
<tr class="separator:ga25ab0ef2a7795e3326900b277479d89c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657af5a02534cc900cbddc260319d845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657af5a02534cc900cbddc260319d845">I2C_CR2_FREQ_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; I2C_CR2_FREQ_Pos)</td></tr>
<tr class="separator:ga657af5a02534cc900cbddc260319d845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga655214f8327fd1322998c9d8bffe308d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga655214f8327fd1322998c9d8bffe308d">I2C_CR2_FREQ_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; I2C_CR2_FREQ_Pos)</td></tr>
<tr class="separator:ga655214f8327fd1322998c9d8bffe308d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3382a7262743bc824985af7339449386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3382a7262743bc824985af7339449386">I2C_CR2_FREQ_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; I2C_CR2_FREQ_Pos)</td></tr>
<tr class="separator:ga3382a7262743bc824985af7339449386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3b1a2b777fcf158c9e4264485682a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3b1a2b777fcf158c9e4264485682a20">I2C_CR2_FREQ_5</a>&#160;&#160;&#160;(0x20U &lt;&lt; I2C_CR2_FREQ_Pos)</td></tr>
<tr class="separator:gad3b1a2b777fcf158c9e4264485682a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d664ebaabc46a45c4453e17e5132056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d664ebaabc46a45c4453e17e5132056">I2C_CR2_ITERREN_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1d664ebaabc46a45c4453e17e5132056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cbb0dde5e57765d211af8595a728029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cbb0dde5e57765d211af8595a728029">I2C_CR2_ITERREN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR2_ITERREN_Pos)</td></tr>
<tr class="separator:ga3cbb0dde5e57765d211af8595a728029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f14ae48e4609c2b3645211234cba974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f14ae48e4609c2b3645211234cba974">I2C_CR2_ITERREN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cbb0dde5e57765d211af8595a728029">I2C_CR2_ITERREN_Msk</a></td></tr>
<tr class="separator:ga6f14ae48e4609c2b3645211234cba974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6b73580546ba348cd434416f7729d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6b73580546ba348cd434416f7729d65">I2C_CR2_ITEVTEN_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gae6b73580546ba348cd434416f7729d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a4a92cd2663c4e4e690fe5f66a1706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4a4a92cd2663c4e4e690fe5f66a1706">I2C_CR2_ITEVTEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR2_ITEVTEN_Pos)</td></tr>
<tr class="separator:gac4a4a92cd2663c4e4e690fe5f66a1706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1ebaf8173090ec469b055b98e585d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1ebaf8173090ec469b055b98e585d2">I2C_CR2_ITEVTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4a4a92cd2663c4e4e690fe5f66a1706">I2C_CR2_ITEVTEN_Msk</a></td></tr>
<tr class="separator:ga3b1ebaf8173090ec469b055b98e585d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cf0976d8a817ec970a78137e6bac452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cf0976d8a817ec970a78137e6bac452">I2C_CR2_ITBUFEN_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga1cf0976d8a817ec970a78137e6bac452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga765fa0272f4a94eed64fba9b3cdac713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga765fa0272f4a94eed64fba9b3cdac713">I2C_CR2_ITBUFEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR2_ITBUFEN_Pos)</td></tr>
<tr class="separator:ga765fa0272f4a94eed64fba9b3cdac713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2efbe5d96ed0ce447a45a62e8317a68a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2efbe5d96ed0ce447a45a62e8317a68a">I2C_CR2_ITBUFEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga765fa0272f4a94eed64fba9b3cdac713">I2C_CR2_ITBUFEN_Msk</a></td></tr>
<tr class="separator:ga2efbe5d96ed0ce447a45a62e8317a68a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69b0d5b0217bd628743324b8393bc74a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69b0d5b0217bd628743324b8393bc74a">I2C_CR2_DMAEN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga69b0d5b0217bd628743324b8393bc74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2987290a42860b8700c2dcfb8eaef399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2987290a42860b8700c2dcfb8eaef399">I2C_CR2_DMAEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR2_DMAEN_Pos)</td></tr>
<tr class="separator:ga2987290a42860b8700c2dcfb8eaef399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb81d5c91486b873bd0bf279a4ffcf69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb81d5c91486b873bd0bf279a4ffcf69">I2C_CR2_DMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2987290a42860b8700c2dcfb8eaef399">I2C_CR2_DMAEN_Msk</a></td></tr>
<tr class="separator:gadb81d5c91486b873bd0bf279a4ffcf69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c908f15a0b4c9e603d17b066fc85b7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c908f15a0b4c9e603d17b066fc85b7b">I2C_CR2_LAST_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga0c908f15a0b4c9e603d17b066fc85b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c9c22f3c0a1abb70e0255c765b30382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c9c22f3c0a1abb70e0255c765b30382">I2C_CR2_LAST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR2_LAST_Pos)</td></tr>
<tr class="separator:ga2c9c22f3c0a1abb70e0255c765b30382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0955008cbabbb6b726ba0b4f8da609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0955008cbabbb6b726ba0b4f8da609">I2C_CR2_LAST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c9c22f3c0a1abb70e0255c765b30382">I2C_CR2_LAST_Msk</a></td></tr>
<tr class="separator:ga6a0955008cbabbb6b726ba0b4f8da609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8250616a993a5f2bb04cd0f116005864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8250616a993a5f2bb04cd0f116005864">I2C_OAR1_ADD1_7</a>&#160;&#160;&#160;(0x000000FEU)</td></tr>
<tr class="separator:ga8250616a993a5f2bb04cd0f116005864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8141dcd63a8429a64d488cc78ef3ec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8141dcd63a8429a64d488cc78ef3ec1">I2C_OAR1_ADD8_9</a>&#160;&#160;&#160;(0x00000300U)</td></tr>
<tr class="separator:gab8141dcd63a8429a64d488cc78ef3ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5025971b93434d9d6c1b47ba93cc4249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5025971b93434d9d6c1b47ba93cc4249">I2C_OAR1_ADD0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5025971b93434d9d6c1b47ba93cc4249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315ebd53e115b321f02d945a5a485356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga315ebd53e115b321f02d945a5a485356">I2C_OAR1_ADD0_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_OAR1_ADD0_Pos)</td></tr>
<tr class="separator:ga315ebd53e115b321f02d945a5a485356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b7c20c81f79d17921718412b8fca6d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b7c20c81f79d17921718412b8fca6d7">I2C_OAR1_ADD0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga315ebd53e115b321f02d945a5a485356">I2C_OAR1_ADD0_Msk</a></td></tr>
<tr class="separator:ga8b7c20c81f79d17921718412b8fca6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53aaf5c99387556eb05205972a9fd765"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53aaf5c99387556eb05205972a9fd765">I2C_OAR1_ADD1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga53aaf5c99387556eb05205972a9fd765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedbc5009a53817d14a5b61b81abe47eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedbc5009a53817d14a5b61b81abe47eb">I2C_OAR1_ADD1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_OAR1_ADD1_Pos)</td></tr>
<tr class="separator:gaedbc5009a53817d14a5b61b81abe47eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga499a61f0013c5c6fe38b848901f58769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga499a61f0013c5c6fe38b848901f58769">I2C_OAR1_ADD1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedbc5009a53817d14a5b61b81abe47eb">I2C_OAR1_ADD1_Msk</a></td></tr>
<tr class="separator:ga499a61f0013c5c6fe38b848901f58769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1601f93351d29fd314910972bd4a997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1601f93351d29fd314910972bd4a997">I2C_OAR1_ADD2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gac1601f93351d29fd314910972bd4a997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74d6b1ee8556d79db1f804871576381e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74d6b1ee8556d79db1f804871576381e">I2C_OAR1_ADD2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_OAR1_ADD2_Pos)</td></tr>
<tr class="separator:ga74d6b1ee8556d79db1f804871576381e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44a263e36a7f34d922ff124aebd99c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44a263e36a7f34d922ff124aebd99c3">I2C_OAR1_ADD2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74d6b1ee8556d79db1f804871576381e">I2C_OAR1_ADD2_Msk</a></td></tr>
<tr class="separator:gab44a263e36a7f34d922ff124aebd99c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04c1306ea26d1fde330540af98f2ebaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04c1306ea26d1fde330540af98f2ebaf">I2C_OAR1_ADD3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga04c1306ea26d1fde330540af98f2ebaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd895166f6d0f2b1fe5bdb245495e7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd895166f6d0f2b1fe5bdb245495e7c">I2C_OAR1_ADD3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_OAR1_ADD3_Pos)</td></tr>
<tr class="separator:ga3bd895166f6d0f2b1fe5bdb245495e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9584dca3b1b414a63cf7ba75e557155b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9584dca3b1b414a63cf7ba75e557155b">I2C_OAR1_ADD3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd895166f6d0f2b1fe5bdb245495e7c">I2C_OAR1_ADD3_Msk</a></td></tr>
<tr class="separator:ga9584dca3b1b414a63cf7ba75e557155b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91ebb7dae5c13a499109a9f0089387b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91ebb7dae5c13a499109a9f0089387b2">I2C_OAR1_ADD4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga91ebb7dae5c13a499109a9f0089387b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3261bcc4b1d94f2800cc78d26ef6a638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3261bcc4b1d94f2800cc78d26ef6a638">I2C_OAR1_ADD4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_OAR1_ADD4_Pos)</td></tr>
<tr class="separator:ga3261bcc4b1d94f2800cc78d26ef6a638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110b915b907f4bf29ff03da1f077bd97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga110b915b907f4bf29ff03da1f077bd97">I2C_OAR1_ADD4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3261bcc4b1d94f2800cc78d26ef6a638">I2C_OAR1_ADD4_Msk</a></td></tr>
<tr class="separator:ga110b915b907f4bf29ff03da1f077bd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga863a732cfab0b27034149a5d95c1c978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga863a732cfab0b27034149a5d95c1c978">I2C_OAR1_ADD5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga863a732cfab0b27034149a5d95c1c978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga078a30f84550430baa5ea4ce4b424afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga078a30f84550430baa5ea4ce4b424afd">I2C_OAR1_ADD5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_OAR1_ADD5_Pos)</td></tr>
<tr class="separator:ga078a30f84550430baa5ea4ce4b424afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0856dee2657cf0a04d79084da86988ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0856dee2657cf0a04d79084da86988ca">I2C_OAR1_ADD5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga078a30f84550430baa5ea4ce4b424afd">I2C_OAR1_ADD5_Msk</a></td></tr>
<tr class="separator:ga0856dee2657cf0a04d79084da86988ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeef10580199e2315af15107d03374b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadeef10580199e2315af15107d03374b6">I2C_OAR1_ADD6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gadeef10580199e2315af15107d03374b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga708c99b9b7c44311be6a91fa01e2603d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga708c99b9b7c44311be6a91fa01e2603d">I2C_OAR1_ADD6_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_OAR1_ADD6_Pos)</td></tr>
<tr class="separator:ga708c99b9b7c44311be6a91fa01e2603d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5507af6154f60125dadc4654f57776ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5507af6154f60125dadc4654f57776ca">I2C_OAR1_ADD6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga708c99b9b7c44311be6a91fa01e2603d">I2C_OAR1_ADD6_Msk</a></td></tr>
<tr class="separator:ga5507af6154f60125dadc4654f57776ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff51a9d14ec34d35f911c1c4d474db02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff51a9d14ec34d35f911c1c4d474db02">I2C_OAR1_ADD7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaff51a9d14ec34d35f911c1c4d474db02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c9645decd676803bd6a1cb9e5cca0f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c9645decd676803bd6a1cb9e5cca0f8">I2C_OAR1_ADD7_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_OAR1_ADD7_Pos)</td></tr>
<tr class="separator:ga6c9645decd676803bd6a1cb9e5cca0f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca710515f0aac5abdac02a630e09097c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca710515f0aac5abdac02a630e09097c">I2C_OAR1_ADD7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c9645decd676803bd6a1cb9e5cca0f8">I2C_OAR1_ADD7_Msk</a></td></tr>
<tr class="separator:gaca710515f0aac5abdac02a630e09097c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15f7918fdb3af6d0c8ade393fb8c8357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15f7918fdb3af6d0c8ade393fb8c8357">I2C_OAR1_ADD8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga15f7918fdb3af6d0c8ade393fb8c8357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga484398bbd79662011f8fb6467c127d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga484398bbd79662011f8fb6467c127d65">I2C_OAR1_ADD8_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_OAR1_ADD8_Pos)</td></tr>
<tr class="separator:ga484398bbd79662011f8fb6467c127d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab945eba8b842a253cc64cce722537264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab945eba8b842a253cc64cce722537264">I2C_OAR1_ADD8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga484398bbd79662011f8fb6467c127d65">I2C_OAR1_ADD8_Msk</a></td></tr>
<tr class="separator:gab945eba8b842a253cc64cce722537264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9208eb446047890ea90e2f87f57a8e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9208eb446047890ea90e2f87f57a8e0">I2C_OAR1_ADD9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gad9208eb446047890ea90e2f87f57a8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1cdf0196ac2b11475fbf7078a852a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1cdf0196ac2b11475fbf7078a852a2">I2C_OAR1_ADD9_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_OAR1_ADD9_Pos)</td></tr>
<tr class="separator:gaaf1cdf0196ac2b11475fbf7078a852a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10cf2dfc6b1ed55413be06acca413430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10cf2dfc6b1ed55413be06acca413430">I2C_OAR1_ADD9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1cdf0196ac2b11475fbf7078a852a2">I2C_OAR1_ADD9_Msk</a></td></tr>
<tr class="separator:ga10cf2dfc6b1ed55413be06acca413430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a9d87efeab027259266521e849cd0f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a9d87efeab027259266521e849cd0f6">I2C_OAR1_ADDMODE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga0a9d87efeab027259266521e849cd0f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga465856ef24302471bd5562be5f4d8418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga465856ef24302471bd5562be5f4d8418">I2C_OAR1_ADDMODE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_OAR1_ADDMODE_Pos)</td></tr>
<tr class="separator:ga465856ef24302471bd5562be5f4d8418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d8df80cd27313c896e887aae81fa639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d8df80cd27313c896e887aae81fa639">I2C_OAR1_ADDMODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga465856ef24302471bd5562be5f4d8418">I2C_OAR1_ADDMODE_Msk</a></td></tr>
<tr class="separator:ga7d8df80cd27313c896e887aae81fa639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd1b7689ba1197bb496f7b0042e59ac9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd1b7689ba1197bb496f7b0042e59ac9">I2C_OAR2_ENDUAL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gabd1b7689ba1197bb496f7b0042e59ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28fa608f2cec586e6bdb98ae510022d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28fa608f2cec586e6bdb98ae510022d9">I2C_OAR2_ENDUAL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_OAR2_ENDUAL_Pos)</td></tr>
<tr class="separator:ga28fa608f2cec586e6bdb98ae510022d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab83ed1ee64439cb2734a708445f37e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab83ed1ee64439cb2734a708445f37e94">I2C_OAR2_ENDUAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28fa608f2cec586e6bdb98ae510022d9">I2C_OAR2_ENDUAL_Msk</a></td></tr>
<tr class="separator:gab83ed1ee64439cb2734a708445f37e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga809d88f42d6572f85dd75ab2bb92b243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga809d88f42d6572f85dd75ab2bb92b243">I2C_OAR2_ADD2_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga809d88f42d6572f85dd75ab2bb92b243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d179042a15bdc94dd4477b990082c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18d179042a15bdc94dd4477b990082c5">I2C_OAR2_ADD2_Msk</a>&#160;&#160;&#160;(0x7FU &lt;&lt; I2C_OAR2_ADD2_Pos)</td></tr>
<tr class="separator:ga18d179042a15bdc94dd4477b990082c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd3d8fd1de1f16d051efb52dd3d657c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd3d8fd1de1f16d051efb52dd3d657c4">I2C_OAR2_ADD2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18d179042a15bdc94dd4477b990082c5">I2C_OAR2_ADD2_Msk</a></td></tr>
<tr class="separator:gadd3d8fd1de1f16d051efb52dd3d657c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8168b87f1d876a0cdbafff9f3dd922f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8168b87f1d876a0cdbafff9f3dd922f5">I2C_DR_DR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8168b87f1d876a0cdbafff9f3dd922f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b487d8e08e84b2ef59c6de0e92316b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b487d8e08e84b2ef59c6de0e92316b1">I2C_DR_DR_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; I2C_DR_DR_Pos)</td></tr>
<tr class="separator:ga2b487d8e08e84b2ef59c6de0e92316b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac43021a4a7f79672d27c36a469b301d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac43021a4a7f79672d27c36a469b301d5">I2C_DR_DR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b487d8e08e84b2ef59c6de0e92316b1">I2C_DR_DR_Msk</a></td></tr>
<tr class="separator:gac43021a4a7f79672d27c36a469b301d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ed7d8c3e9dc642c2c70c834aeec6ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67ed7d8c3e9dc642c2c70c834aeec6ea">I2C_SR1_SB_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga67ed7d8c3e9dc642c2c70c834aeec6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9d2227f20b51eda4af2fb9e9dd4f6df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9d2227f20b51eda4af2fb9e9dd4f6df">I2C_SR1_SB_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_SR1_SB_Pos)</td></tr>
<tr class="separator:gab9d2227f20b51eda4af2fb9e9dd4f6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6935c920da59d755d0cf834548a70ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6935c920da59d755d0cf834548a70ec4">I2C_SR1_SB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9d2227f20b51eda4af2fb9e9dd4f6df">I2C_SR1_SB_Msk</a></td></tr>
<tr class="separator:ga6935c920da59d755d0cf834548a70ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4662fc1d4534a406d3e4e417dcaa29c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4662fc1d4534a406d3e4e417dcaa29c1">I2C_SR1_ADDR_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4662fc1d4534a406d3e4e417dcaa29c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387882c1ac38b5af80a88ac6c5c8961f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387882c1ac38b5af80a88ac6c5c8961f">I2C_SR1_ADDR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_SR1_ADDR_Pos)</td></tr>
<tr class="separator:ga387882c1ac38b5af80a88ac6c5c8961f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db361a4d9dd84b187085a11d933b45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3db361a4d9dd84b187085a11d933b45d">I2C_SR1_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga387882c1ac38b5af80a88ac6c5c8961f">I2C_SR1_ADDR_Msk</a></td></tr>
<tr class="separator:ga3db361a4d9dd84b187085a11d933b45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c662220a2fc8d437b929ac360b7b6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c662220a2fc8d437b929ac360b7b6d3">I2C_SR1_BTF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga3c662220a2fc8d437b929ac360b7b6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9da3a67ef386eb3c7fc5be2016a1f0b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9da3a67ef386eb3c7fc5be2016a1f0b1">I2C_SR1_BTF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_SR1_BTF_Pos)</td></tr>
<tr class="separator:ga9da3a67ef386eb3c7fc5be2016a1f0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb279f85d78cfe5abd3eeb0b40a65ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1">I2C_SR1_BTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9da3a67ef386eb3c7fc5be2016a1f0b1">I2C_SR1_BTF_Msk</a></td></tr>
<tr class="separator:gafb279f85d78cfe5abd3eeb0b40a65ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57e3e98939884a675f561bd0133c73f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57e3e98939884a675f561bd0133c73f7">I2C_SR1_ADD10_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga57e3e98939884a675f561bd0133c73f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc01a4be991adeeffbdf18b5767ea30b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc01a4be991adeeffbdf18b5767ea30b">I2C_SR1_ADD10_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_SR1_ADD10_Pos)</td></tr>
<tr class="separator:gabc01a4be991adeeffbdf18b5767ea30b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6faaa55a1e48aa7c1f2b69669901445d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6faaa55a1e48aa7c1f2b69669901445d">I2C_SR1_ADD10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc01a4be991adeeffbdf18b5767ea30b">I2C_SR1_ADD10_Msk</a></td></tr>
<tr class="separator:ga6faaa55a1e48aa7c1f2b69669901445d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508dc538aee33bf854cfbe3b7f4a7ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga508dc538aee33bf854cfbe3b7f4a7ba9">I2C_SR1_STOPF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga508dc538aee33bf854cfbe3b7f4a7ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1679ebac13f8ad5aad54acd446f70e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1679ebac13f8ad5aad54acd446f70e4">I2C_SR1_STOPF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_SR1_STOPF_Pos)</td></tr>
<tr class="separator:gad1679ebac13f8ad5aad54acd446f70e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafcea4cdbe2f6da31566c897fa893a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafcea4cdbe2f6da31566c897fa893a7c">I2C_SR1_STOPF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1679ebac13f8ad5aad54acd446f70e4">I2C_SR1_STOPF_Msk</a></td></tr>
<tr class="separator:gaafcea4cdbe2f6da31566c897fa893a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga380b3695a5b03ae70e411ba048a04e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga380b3695a5b03ae70e411ba048a04e49">I2C_SR1_RXNE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga380b3695a5b03ae70e411ba048a04e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf56d0f5cc9b333a2d287baf96e1ca62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf56d0f5cc9b333a2d287baf96e1ca62">I2C_SR1_RXNE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_SR1_RXNE_Pos)</td></tr>
<tr class="separator:gacf56d0f5cc9b333a2d287baf96e1ca62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ebe33c992611bc2e25bbb01c1441a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5">I2C_SR1_RXNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf56d0f5cc9b333a2d287baf96e1ca62">I2C_SR1_RXNE_Msk</a></td></tr>
<tr class="separator:gaf6ebe33c992611bc2e25bbb01c1441a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdceff8db6df40c017f96a5e606ea884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdceff8db6df40c017f96a5e606ea884">I2C_SR1_TXE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gabdceff8db6df40c017f96a5e606ea884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835a04e1e2c43a4462b9b5cd04b2b4ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga835a04e1e2c43a4462b9b5cd04b2b4ea">I2C_SR1_TXE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_SR1_TXE_Pos)</td></tr>
<tr class="separator:ga835a04e1e2c43a4462b9b5cd04b2b4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc4da49c163910203255e384591b6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdc4da49c163910203255e384591b6f7">I2C_SR1_TXE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga835a04e1e2c43a4462b9b5cd04b2b4ea">I2C_SR1_TXE_Msk</a></td></tr>
<tr class="separator:gafdc4da49c163910203255e384591b6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1c615024c02d5ea5bcb3717ff6863d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1c615024c02d5ea5bcb3717ff6863d">I2C_SR1_BERR_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0a1c615024c02d5ea5bcb3717ff6863d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga591f9c02dd6c1b393f295ddd9be5f28d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga591f9c02dd6c1b393f295ddd9be5f28d">I2C_SR1_BERR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_SR1_BERR_Pos)</td></tr>
<tr class="separator:ga591f9c02dd6c1b393f295ddd9be5f28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d12990c90ab0757dcfea150ea50b227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d12990c90ab0757dcfea150ea50b227">I2C_SR1_BERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga591f9c02dd6c1b393f295ddd9be5f28d">I2C_SR1_BERR_Msk</a></td></tr>
<tr class="separator:ga1d12990c90ab0757dcfea150ea50b227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab03fd640b6661848addb3cd9d38519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafab03fd640b6661848addb3cd9d38519">I2C_SR1_ARLO_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gafab03fd640b6661848addb3cd9d38519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7859c854cc27fefc075eb3a6d67410da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7859c854cc27fefc075eb3a6d67410da">I2C_SR1_ARLO_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_SR1_ARLO_Pos)</td></tr>
<tr class="separator:ga7859c854cc27fefc075eb3a6d67410da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbc52f6ec6172c71d8b026a22c2f69d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2">I2C_SR1_ARLO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7859c854cc27fefc075eb3a6d67410da">I2C_SR1_ARLO_Msk</a></td></tr>
<tr class="separator:gacbc52f6ec6172c71d8b026a22c2f69d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0a33028b96b10708bd881b21c17dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb0a33028b96b10708bd881b21c17dae">I2C_SR1_AF_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gafb0a33028b96b10708bd881b21c17dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae64af2b76c8fc655547f07d0eda3c8d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae64af2b76c8fc655547f07d0eda3c8d6">I2C_SR1_AF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_SR1_AF_Pos)</td></tr>
<tr class="separator:gae64af2b76c8fc655547f07d0eda3c8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62aa2496d4b3955214a16a7bd998fd88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62aa2496d4b3955214a16a7bd998fd88">I2C_SR1_AF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae64af2b76c8fc655547f07d0eda3c8d6">I2C_SR1_AF_Msk</a></td></tr>
<tr class="separator:ga62aa2496d4b3955214a16a7bd998fd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga628a0e0ea5fa7dd31b68d2bac80b8b20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga628a0e0ea5fa7dd31b68d2bac80b8b20">I2C_SR1_OVR_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga628a0e0ea5fa7dd31b68d2bac80b8b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeca6c423a2a9d7495c35517b3cc9a9b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeca6c423a2a9d7495c35517b3cc9a9b8">I2C_SR1_OVR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_SR1_OVR_Pos)</td></tr>
<tr class="separator:gaeca6c423a2a9d7495c35517b3cc9a9b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42d2435d2e64bf710c701c9b17adfb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42d2435d2e64bf710c701c9b17adfb4">I2C_SR1_OVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeca6c423a2a9d7495c35517b3cc9a9b8">I2C_SR1_OVR_Msk</a></td></tr>
<tr class="separator:gad42d2435d2e64bf710c701c9b17adfb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1e78360bc478a00ca5c8176dcd0b22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1e78360bc478a00ca5c8176dcd0b22">I2C_SR1_PECERR_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga1f1e78360bc478a00ca5c8176dcd0b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafd640f94fa388e27d4747c5eb8fc938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafd640f94fa388e27d4747c5eb8fc938">I2C_SR1_PECERR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_SR1_PECERR_Pos)</td></tr>
<tr class="separator:gaafd640f94fa388e27d4747c5eb8fc938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b2976279024e832e53ad12796a7bb71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b2976279024e832e53ad12796a7bb71">I2C_SR1_PECERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaafd640f94fa388e27d4747c5eb8fc938">I2C_SR1_PECERR_Msk</a></td></tr>
<tr class="separator:ga4b2976279024e832e53ad12796a7bb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e">I2C_SR1_TIMEOUT_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c0209188a2791eddad0c143ac7f9416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c0209188a2791eddad0c143ac7f9416">I2C_SR1_TIMEOUT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_SR1_TIMEOUT_Pos)</td></tr>
<tr class="separator:ga7c0209188a2791eddad0c143ac7f9416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef3a1e4921d7c509d1b639c67882c4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef3a1e4921d7c509d1b639c67882c4c9">I2C_SR1_TIMEOUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c0209188a2791eddad0c143ac7f9416">I2C_SR1_TIMEOUT_Msk</a></td></tr>
<tr class="separator:gaef3a1e4921d7c509d1b639c67882c4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0c047e24fefb89f3928b37b7695aa55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0c047e24fefb89f3928b37b7695aa55">I2C_SR1_SMBALERT_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gad0c047e24fefb89f3928b37b7695aa55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga617464b325a3649c9a36ad80386558b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga617464b325a3649c9a36ad80386558b6">I2C_SR1_SMBALERT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_SR1_SMBALERT_Pos)</td></tr>
<tr class="separator:ga617464b325a3649c9a36ad80386558b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df36c38deb8791d0ac3cb5881298c1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8df36c38deb8791d0ac3cb5881298c1c">I2C_SR1_SMBALERT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga617464b325a3649c9a36ad80386558b6">I2C_SR1_SMBALERT_Msk</a></td></tr>
<tr class="separator:ga8df36c38deb8791d0ac3cb5881298c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5253dbcd3c7d67d0fad31d938f4b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada5253dbcd3c7d67d0fad31d938f4b5b">I2C_SR2_MSL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gada5253dbcd3c7d67d0fad31d938f4b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad723df35fcda84431aefaace405b62b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad723df35fcda84431aefaace405b62b2">I2C_SR2_MSL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_SR2_MSL_Pos)</td></tr>
<tr class="separator:gad723df35fcda84431aefaace405b62b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75cc361adf0e72e33d6771ebfa17b52d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75cc361adf0e72e33d6771ebfa17b52d">I2C_SR2_MSL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad723df35fcda84431aefaace405b62b2">I2C_SR2_MSL_Msk</a></td></tr>
<tr class="separator:ga75cc361adf0e72e33d6771ebfa17b52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b4a60a8e919cfe14e222976859b1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9b4a60a8e919cfe14e222976859b1cd">I2C_SR2_BUSY_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaa9b4a60a8e919cfe14e222976859b1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43693f4a5b2f232a145eee42f26a1110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43693f4a5b2f232a145eee42f26a1110">I2C_SR2_BUSY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_SR2_BUSY_Pos)</td></tr>
<tr class="separator:ga43693f4a5b2f232a145eee42f26a1110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1e75a82da73ae2873cff1cd27c3179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1e75a82da73ae2873cff1cd27c3179">I2C_SR2_BUSY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43693f4a5b2f232a145eee42f26a1110">I2C_SR2_BUSY_Msk</a></td></tr>
<tr class="separator:ga3b1e75a82da73ae2873cff1cd27c3179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91e4b3f7e5bff2ea65eefeadbc0a2e2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91e4b3f7e5bff2ea65eefeadbc0a2e2a">I2C_SR2_TRA_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga91e4b3f7e5bff2ea65eefeadbc0a2e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga260f5bfa56cd55a6e25ae1585fc1381e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga260f5bfa56cd55a6e25ae1585fc1381e">I2C_SR2_TRA_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_SR2_TRA_Pos)</td></tr>
<tr class="separator:ga260f5bfa56cd55a6e25ae1585fc1381e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga288b20416b42a79e591aa80d9a690fca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca">I2C_SR2_TRA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga260f5bfa56cd55a6e25ae1585fc1381e">I2C_SR2_TRA_Msk</a></td></tr>
<tr class="separator:ga288b20416b42a79e591aa80d9a690fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26e3032167b56ec310c7b81945dc76a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26e3032167b56ec310c7b81945dc76a4">I2C_SR2_GENCALL_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga26e3032167b56ec310c7b81945dc76a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada42e3c3d8e62bfab1117a382def5383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada42e3c3d8e62bfab1117a382def5383">I2C_SR2_GENCALL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_SR2_GENCALL_Pos)</td></tr>
<tr class="separator:gada42e3c3d8e62bfab1117a382def5383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3aeb79cbe04f7ec1e3c2615921c4fab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab">I2C_SR2_GENCALL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada42e3c3d8e62bfab1117a382def5383">I2C_SR2_GENCALL_Msk</a></td></tr>
<tr class="separator:gaf3aeb79cbe04f7ec1e3c2615921c4fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4be26fe6702a976b50628c3df1b352c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4be26fe6702a976b50628c3df1b352c">I2C_SR2_SMBDEFAULT_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaf4be26fe6702a976b50628c3df1b352c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa390034d42a7873287b68e9ae3935a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa390034d42a7873287b68e9ae3935a26">I2C_SR2_SMBDEFAULT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_SR2_SMBDEFAULT_Pos)</td></tr>
<tr class="separator:gaa390034d42a7873287b68e9ae3935a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcf50334903013177a8c6f4e36b8d6fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcf50334903013177a8c6f4e36b8d6fe">I2C_SR2_SMBDEFAULT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa390034d42a7873287b68e9ae3935a26">I2C_SR2_SMBDEFAULT_Msk</a></td></tr>
<tr class="separator:gafcf50334903013177a8c6f4e36b8d6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3da82932b239f193ac2f57f87c3b1f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3da82932b239f193ac2f57f87c3b1f0">I2C_SR2_SMBHOST_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gab3da82932b239f193ac2f57f87c3b1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bd5daae1a83a7a62584be9f601ec52d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bd5daae1a83a7a62584be9f601ec52d">I2C_SR2_SMBHOST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_SR2_SMBHOST_Pos)</td></tr>
<tr class="separator:ga6bd5daae1a83a7a62584be9f601ec52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa07cf3e404f9f57e98d1ba3793079c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa07cf3e404f9f57e98d1ba3793079c80">I2C_SR2_SMBHOST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bd5daae1a83a7a62584be9f601ec52d">I2C_SR2_SMBHOST_Msk</a></td></tr>
<tr class="separator:gaa07cf3e404f9f57e98d1ba3793079c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546ae463133d2c719996689e24e61e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga546ae463133d2c719996689e24e61e1f">I2C_SR2_DUALF_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga546ae463133d2c719996689e24e61e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga338ddbff50ca2b01dacc4b8e93014f30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga338ddbff50ca2b01dacc4b8e93014f30">I2C_SR2_DUALF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_SR2_DUALF_Pos)</td></tr>
<tr class="separator:ga338ddbff50ca2b01dacc4b8e93014f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a6a21835e06d9bc48009f4269b7798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79a6a21835e06d9bc48009f4269b7798">I2C_SR2_DUALF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga338ddbff50ca2b01dacc4b8e93014f30">I2C_SR2_DUALF_Msk</a></td></tr>
<tr class="separator:ga79a6a21835e06d9bc48009f4269b7798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga332f5e12ed830e7d99b241549220a3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga332f5e12ed830e7d99b241549220a3c0">I2C_SR2_PEC_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga332f5e12ed830e7d99b241549220a3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a9dceb742f98aa0f27e5ae8dc427a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a9dceb742f98aa0f27e5ae8dc427a88">I2C_SR2_PEC_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; I2C_SR2_PEC_Pos)</td></tr>
<tr class="separator:ga5a9dceb742f98aa0f27e5ae8dc427a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4fd5d9c9e2593be920d19a5f6ae732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4fd5d9c9e2593be920d19a5f6ae732">I2C_SR2_PEC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a9dceb742f98aa0f27e5ae8dc427a88">I2C_SR2_PEC_Msk</a></td></tr>
<tr class="separator:ga4a4fd5d9c9e2593be920d19a5f6ae732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga908f5b1edffdedba90f8bbb141eedb8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga908f5b1edffdedba90f8bbb141eedb8a">I2C_CCR_CCR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga908f5b1edffdedba90f8bbb141eedb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3f68b672f4ff2fa9a6ba3e79e9e302b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3f68b672f4ff2fa9a6ba3e79e9e302b">I2C_CCR_CCR_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; I2C_CCR_CCR_Pos)</td></tr>
<tr class="separator:gaf3f68b672f4ff2fa9a6ba3e79e9e302b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">I2C_CCR_CCR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3f68b672f4ff2fa9a6ba3e79e9e302b">I2C_CCR_CCR_Msk</a></td></tr>
<tr class="separator:ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152abc0c5a01abf887e702cbc9fe4f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga152abc0c5a01abf887e702cbc9fe4f49">I2C_CCR_DUTY_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga152abc0c5a01abf887e702cbc9fe4f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e91ff511dab94ae774aaa9c3052fbc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e91ff511dab94ae774aaa9c3052fbc6">I2C_CCR_DUTY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CCR_DUTY_Pos)</td></tr>
<tr class="separator:ga7e91ff511dab94ae774aaa9c3052fbc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851c8a6b598d54c1a805b1632a4078e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga851c8a6b598d54c1a805b1632a4078e5">I2C_CCR_DUTY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e91ff511dab94ae774aaa9c3052fbc6">I2C_CCR_DUTY_Msk</a></td></tr>
<tr class="separator:ga851c8a6b598d54c1a805b1632a4078e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017a81aea2e87d24a49e078079d72313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga017a81aea2e87d24a49e078079d72313">I2C_CCR_FS_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga017a81aea2e87d24a49e078079d72313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1823d70e520da08c5b40320ed2f8331e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1823d70e520da08c5b40320ed2f8331e">I2C_CCR_FS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CCR_FS_Pos)</td></tr>
<tr class="separator:ga1823d70e520da08c5b40320ed2f8331e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea64e5d7eba609ac9a84964bc0bc2def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea64e5d7eba609ac9a84964bc0bc2def">I2C_CCR_FS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1823d70e520da08c5b40320ed2f8331e">I2C_CCR_FS_Msk</a></td></tr>
<tr class="separator:gaea64e5d7eba609ac9a84964bc0bc2def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb08ecb9599f81e5112a25142cb0e98f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb08ecb9599f81e5112a25142cb0e98f">I2C_TRISE_TRISE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafb08ecb9599f81e5112a25142cb0e98f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a3152b3f16c453126cc1cef41b765fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a3152b3f16c453126cc1cef41b765fe">I2C_TRISE_TRISE_Msk</a>&#160;&#160;&#160;(0x3FU &lt;&lt; I2C_TRISE_TRISE_Pos)</td></tr>
<tr class="separator:ga8a3152b3f16c453126cc1cef41b765fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff77a39aba630647af62dc7f1a5dc218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff77a39aba630647af62dc7f1a5dc218">I2C_TRISE_TRISE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a3152b3f16c453126cc1cef41b765fe">I2C_TRISE_TRISE_Msk</a></td></tr>
<tr class="separator:gaff77a39aba630647af62dc7f1a5dc218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a5d1982414442435695ce911fc91b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a5d1982414442435695ce911fc91b3c">IWDG_KR_KEY_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6a5d1982414442435695ce911fc91b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ccb19a688f8e5b1c41626d3718db07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e">IWDG_KR_KEY_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; IWDG_KR_KEY_Pos)</td></tr>
<tr class="separator:ga4ccb19a688f8e5b1c41626d3718db07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga957f7d5f8a0ec1a6956a7f05cfbd97c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2">IWDG_KR_KEY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e">IWDG_KR_KEY_Msk</a></td></tr>
<tr class="separator:ga957f7d5f8a0ec1a6956a7f05cfbd97c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d9c482d27bbc46b08d321c79d058e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d9c482d27bbc46b08d321c79d058e7">IWDG_PR_PR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga25d9c482d27bbc46b08d321c79d058e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75390b0bbc7eb3073a88536fe7f1c5ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff">IWDG_PR_PR_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; IWDG_PR_PR_Pos)</td></tr>
<tr class="separator:ga75390b0bbc7eb3073a88536fe7f1c5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de39c5672f17d326fceb5adc9adc090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090">IWDG_PR_PR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff">IWDG_PR_PR_Msk</a></td></tr>
<tr class="separator:ga4de39c5672f17d326fceb5adc9adc090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b727e7882603df1684cbf230520ca76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76">IWDG_PR_PR_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; IWDG_PR_PR_Pos)</td></tr>
<tr class="separator:ga9b727e7882603df1684cbf230520ca76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba2551b90c68d95c736a116224b473e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e">IWDG_PR_PR_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; IWDG_PR_PR_Pos)</td></tr>
<tr class="separator:gafba2551b90c68d95c736a116224b473e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55a1d7fde4e3e724a8644652ba9bb2b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9">IWDG_PR_PR_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; IWDG_PR_PR_Pos)</td></tr>
<tr class="separator:ga55a1d7fde4e3e724a8644652ba9bb2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57519650f213ae6a72cf9983d64b8618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57519650f213ae6a72cf9983d64b8618">IWDG_RLR_RL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga57519650f213ae6a72cf9983d64b8618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797562ce090da2d4b6576ba3ec62ad12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12">IWDG_RLR_RL_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; IWDG_RLR_RL_Pos)</td></tr>
<tr class="separator:ga797562ce090da2d4b6576ba3ec62ad12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87024bbb19f26def4c4c1510b22d3033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033">IWDG_RLR_RL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12">IWDG_RLR_RL_Msk</a></td></tr>
<tr class="separator:ga87024bbb19f26def4c4c1510b22d3033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8174d249dcd092b42f36a09e5e04def1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8174d249dcd092b42f36a09e5e04def1">IWDG_SR_PVU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8174d249dcd092b42f36a09e5e04def1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e966837f97df9cde2383682f0234a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96">IWDG_SR_PVU_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; IWDG_SR_PVU_Pos)</td></tr>
<tr class="separator:ga7e966837f97df9cde2383682f0234a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269bd5618ba773d32275b93be004c554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554">IWDG_SR_PVU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96">IWDG_SR_PVU_Msk</a></td></tr>
<tr class="separator:ga269bd5618ba773d32275b93be004c554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aeb9bcef7e84f6760608f5fcd052fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aeb9bcef7e84f6760608f5fcd052fec">IWDG_SR_RVU_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4aeb9bcef7e84f6760608f5fcd052fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab984dca55296c6bc7aef24d356909c28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28">IWDG_SR_RVU_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; IWDG_SR_RVU_Pos)</td></tr>
<tr class="separator:gab984dca55296c6bc7aef24d356909c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadffb8339e556a3b10120b15f0dacc232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232">IWDG_SR_RVU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28">IWDG_SR_RVU_Msk</a></td></tr>
<tr class="separator:gadffb8339e556a3b10120b15f0dacc232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac863cf1793d11a47addffad9920c86cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac863cf1793d11a47addffad9920c86cd">LCD_CR_LCDEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac863cf1793d11a47addffad9920c86cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5af2ae391a32e6106f7a73d24e83dd52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5af2ae391a32e6106f7a73d24e83dd52">LCD_CR_LCDEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; LCD_CR_LCDEN_Pos)</td></tr>
<tr class="separator:ga5af2ae391a32e6106f7a73d24e83dd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61abf5d141101dd94334064b4f2d78ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61abf5d141101dd94334064b4f2d78ed">LCD_CR_LCDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5af2ae391a32e6106f7a73d24e83dd52">LCD_CR_LCDEN_Msk</a></td></tr>
<tr class="separator:ga61abf5d141101dd94334064b4f2d78ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1fc34df7e7661a72623295818aa276c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1fc34df7e7661a72623295818aa276c">LCD_CR_VSEL_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaf1fc34df7e7661a72623295818aa276c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f07b7c0ec40b9869908612871824725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f07b7c0ec40b9869908612871824725">LCD_CR_VSEL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; LCD_CR_VSEL_Pos)</td></tr>
<tr class="separator:ga3f07b7c0ec40b9869908612871824725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac92ad348089092948b8730a2cc08eee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac92ad348089092948b8730a2cc08eee1">LCD_CR_VSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f07b7c0ec40b9869908612871824725">LCD_CR_VSEL_Msk</a></td></tr>
<tr class="separator:gac92ad348089092948b8730a2cc08eee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53fc6e1a630764aac07ba8ef3acf8c58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53fc6e1a630764aac07ba8ef3acf8c58">LCD_CR_DUTY_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga53fc6e1a630764aac07ba8ef3acf8c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69ed1b16780d0f80ba8510be8ad41f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69ed1b16780d0f80ba8510be8ad41f35">LCD_CR_DUTY_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; LCD_CR_DUTY_Pos)</td></tr>
<tr class="separator:ga69ed1b16780d0f80ba8510be8ad41f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc5175fd82ae61247dbd79db4397a794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc5175fd82ae61247dbd79db4397a794">LCD_CR_DUTY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69ed1b16780d0f80ba8510be8ad41f35">LCD_CR_DUTY_Msk</a></td></tr>
<tr class="separator:gacc5175fd82ae61247dbd79db4397a794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11d4d20862251ad5031f83abeff1822d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11d4d20862251ad5031f83abeff1822d">LCD_CR_DUTY_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; LCD_CR_DUTY_Pos)</td></tr>
<tr class="separator:ga11d4d20862251ad5031f83abeff1822d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga464f4f54856bd3d4127e75c1074a91ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga464f4f54856bd3d4127e75c1074a91ba">LCD_CR_DUTY_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; LCD_CR_DUTY_Pos)</td></tr>
<tr class="separator:ga464f4f54856bd3d4127e75c1074a91ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf838a811aba1e1d7c85beef3ca1075da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf838a811aba1e1d7c85beef3ca1075da">LCD_CR_DUTY_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; LCD_CR_DUTY_Pos)</td></tr>
<tr class="separator:gaf838a811aba1e1d7c85beef3ca1075da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga719b32c4f7119337e5f3c48c68f294db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga719b32c4f7119337e5f3c48c68f294db">LCD_CR_BIAS_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga719b32c4f7119337e5f3c48c68f294db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d0aadb3b0b74e6dac13148b634e42d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1d0aadb3b0b74e6dac13148b634e42d">LCD_CR_BIAS_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; LCD_CR_BIAS_Pos)</td></tr>
<tr class="separator:gac1d0aadb3b0b74e6dac13148b634e42d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4397609bc1c4864c0700e598c75896c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4397609bc1c4864c0700e598c75896c5">LCD_CR_BIAS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1d0aadb3b0b74e6dac13148b634e42d">LCD_CR_BIAS_Msk</a></td></tr>
<tr class="separator:ga4397609bc1c4864c0700e598c75896c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga321ef6b637dc7d77bd7a50eadf5f7f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga321ef6b637dc7d77bd7a50eadf5f7f4c">LCD_CR_BIAS_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; LCD_CR_BIAS_Pos)</td></tr>
<tr class="separator:ga321ef6b637dc7d77bd7a50eadf5f7f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef2acc23783afb145f10a09c0c805d75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef2acc23783afb145f10a09c0c805d75">LCD_CR_BIAS_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; LCD_CR_BIAS_Pos)</td></tr>
<tr class="separator:gaef2acc23783afb145f10a09c0c805d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3f77c35af87286d48e9b26380b5d799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3f77c35af87286d48e9b26380b5d799">LCD_CR_MUX_SEG_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gac3f77c35af87286d48e9b26380b5d799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00aac8c1e10e42e322c38aeb0d58f11e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00aac8c1e10e42e322c38aeb0d58f11e">LCD_CR_MUX_SEG_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; LCD_CR_MUX_SEG_Pos)</td></tr>
<tr class="separator:ga00aac8c1e10e42e322c38aeb0d58f11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa000a53825d3b8de33bf5c1175df17d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa000a53825d3b8de33bf5c1175df17d0">LCD_CR_MUX_SEG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00aac8c1e10e42e322c38aeb0d58f11e">LCD_CR_MUX_SEG_Msk</a></td></tr>
<tr class="separator:gaa000a53825d3b8de33bf5c1175df17d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57232f7f4eb17d68de37daeefea6fc7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57232f7f4eb17d68de37daeefea6fc7a">LCD_FCR_HD_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga57232f7f4eb17d68de37daeefea6fc7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa60caae4d2486c7c541386db6c4fd664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa60caae4d2486c7c541386db6c4fd664">LCD_FCR_HD_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; LCD_FCR_HD_Pos)</td></tr>
<tr class="separator:gaa60caae4d2486c7c541386db6c4fd664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb56fb376147906eb7721ce5485fd9bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb56fb376147906eb7721ce5485fd9bd">LCD_FCR_HD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa60caae4d2486c7c541386db6c4fd664">LCD_FCR_HD_Msk</a></td></tr>
<tr class="separator:gabb56fb376147906eb7721ce5485fd9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b8bacdac4a32233bf2cda0b817a6dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78b8bacdac4a32233bf2cda0b817a6dd">LCD_FCR_SOFIE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga78b8bacdac4a32233bf2cda0b817a6dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8998f460920b85637d62c4fd1b5d33e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8998f460920b85637d62c4fd1b5d33e">LCD_FCR_SOFIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; LCD_FCR_SOFIE_Pos)</td></tr>
<tr class="separator:gab8998f460920b85637d62c4fd1b5d33e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93b0c2155e8a5433ac5a8f939ddc5daf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93b0c2155e8a5433ac5a8f939ddc5daf">LCD_FCR_SOFIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8998f460920b85637d62c4fd1b5d33e">LCD_FCR_SOFIE_Msk</a></td></tr>
<tr class="separator:ga93b0c2155e8a5433ac5a8f939ddc5daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e6e15572ff59ca0c1c016985fa83693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e6e15572ff59ca0c1c016985fa83693">LCD_FCR_UDDIE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga0e6e15572ff59ca0c1c016985fa83693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f0d83b37471d845c62e5dc105a0890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06f0d83b37471d845c62e5dc105a0890">LCD_FCR_UDDIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; LCD_FCR_UDDIE_Pos)</td></tr>
<tr class="separator:ga06f0d83b37471d845c62e5dc105a0890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad248b9bb8b5c851269efa899c871213d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad248b9bb8b5c851269efa899c871213d">LCD_FCR_UDDIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06f0d83b37471d845c62e5dc105a0890">LCD_FCR_UDDIE_Msk</a></td></tr>
<tr class="separator:gad248b9bb8b5c851269efa899c871213d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf843353a5026c238565c80caa455e857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf843353a5026c238565c80caa455e857">LCD_FCR_PON_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf843353a5026c238565c80caa455e857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac94043398f059f197d619cc5ff3e0220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac94043398f059f197d619cc5ff3e0220">LCD_FCR_PON_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; LCD_FCR_PON_Pos)</td></tr>
<tr class="separator:gac94043398f059f197d619cc5ff3e0220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88601874331aec2df88db92c766cef7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88601874331aec2df88db92c766cef7e">LCD_FCR_PON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac94043398f059f197d619cc5ff3e0220">LCD_FCR_PON_Msk</a></td></tr>
<tr class="separator:ga88601874331aec2df88db92c766cef7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6000d35c986e02ad994377ddff7f0116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6000d35c986e02ad994377ddff7f0116">LCD_FCR_PON_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; LCD_FCR_PON_Pos)</td></tr>
<tr class="separator:ga6000d35c986e02ad994377ddff7f0116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e4b9748e9b5d5fbed815703263cea68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e4b9748e9b5d5fbed815703263cea68">LCD_FCR_PON_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; LCD_FCR_PON_Pos)</td></tr>
<tr class="separator:ga6e4b9748e9b5d5fbed815703263cea68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77924f460c41623e94426355bcf8c1c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77924f460c41623e94426355bcf8c1c5">LCD_FCR_PON_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; LCD_FCR_PON_Pos)</td></tr>
<tr class="separator:ga77924f460c41623e94426355bcf8c1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449251ed94f60e3c9f874b7dd7be08aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga449251ed94f60e3c9f874b7dd7be08aa">LCD_FCR_DEAD_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga449251ed94f60e3c9f874b7dd7be08aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd04501758526002cc2fad44ddf9a85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dd04501758526002cc2fad44ddf9a85">LCD_FCR_DEAD_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; LCD_FCR_DEAD_Pos)</td></tr>
<tr class="separator:ga9dd04501758526002cc2fad44ddf9a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffc36386c01f57b590e112a9d033a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffc36386c01f57b590e112a9d033a61">LCD_FCR_DEAD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dd04501758526002cc2fad44ddf9a85">LCD_FCR_DEAD_Msk</a></td></tr>
<tr class="separator:ga3ffc36386c01f57b590e112a9d033a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eb94c7ac631988791d732096abe0e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6eb94c7ac631988791d732096abe0e38">LCD_FCR_DEAD_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; LCD_FCR_DEAD_Pos)</td></tr>
<tr class="separator:ga6eb94c7ac631988791d732096abe0e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4843bf446f93b7b61f57d21dfa0f9ed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4843bf446f93b7b61f57d21dfa0f9ed6">LCD_FCR_DEAD_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; LCD_FCR_DEAD_Pos)</td></tr>
<tr class="separator:ga4843bf446f93b7b61f57d21dfa0f9ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89db21c68833f67d7ac005f0dcaabea8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89db21c68833f67d7ac005f0dcaabea8">LCD_FCR_DEAD_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; LCD_FCR_DEAD_Pos)</td></tr>
<tr class="separator:ga89db21c68833f67d7ac005f0dcaabea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6483fe7a1d14a8146c966e4b3b9da18c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6483fe7a1d14a8146c966e4b3b9da18c">LCD_FCR_CC_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga6483fe7a1d14a8146c966e4b3b9da18c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga148d8e2502cec7ddd7fef261c61584ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga148d8e2502cec7ddd7fef261c61584ae">LCD_FCR_CC_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; LCD_FCR_CC_Pos)</td></tr>
<tr class="separator:ga148d8e2502cec7ddd7fef261c61584ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983bbe7a0d28e2ec90613ae091c49109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga983bbe7a0d28e2ec90613ae091c49109">LCD_FCR_CC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga148d8e2502cec7ddd7fef261c61584ae">LCD_FCR_CC_Msk</a></td></tr>
<tr class="separator:ga983bbe7a0d28e2ec90613ae091c49109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f6e4f982be62b336908e5de428f410e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f6e4f982be62b336908e5de428f410e">LCD_FCR_CC_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; LCD_FCR_CC_Pos)</td></tr>
<tr class="separator:ga5f6e4f982be62b336908e5de428f410e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga287da2fa10a3d67624d6ded92093bf01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga287da2fa10a3d67624d6ded92093bf01">LCD_FCR_CC_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; LCD_FCR_CC_Pos)</td></tr>
<tr class="separator:ga287da2fa10a3d67624d6ded92093bf01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4746b780884c6e8f466e5a1dde2f2837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4746b780884c6e8f466e5a1dde2f2837">LCD_FCR_CC_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; LCD_FCR_CC_Pos)</td></tr>
<tr class="separator:ga4746b780884c6e8f466e5a1dde2f2837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd241ff344e4069e70e02ef02424e259"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd241ff344e4069e70e02ef02424e259">LCD_FCR_BLINKF_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gacd241ff344e4069e70e02ef02424e259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20116fcfe0a15724c25e76ca0eaa4aa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20116fcfe0a15724c25e76ca0eaa4aa2">LCD_FCR_BLINKF_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; LCD_FCR_BLINKF_Pos)</td></tr>
<tr class="separator:ga20116fcfe0a15724c25e76ca0eaa4aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c4bce5d67305640a8d581483ff68502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c4bce5d67305640a8d581483ff68502">LCD_FCR_BLINKF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20116fcfe0a15724c25e76ca0eaa4aa2">LCD_FCR_BLINKF_Msk</a></td></tr>
<tr class="separator:ga0c4bce5d67305640a8d581483ff68502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd10a6e9b9a0124317a03f4da8d42f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd10a6e9b9a0124317a03f4da8d42f0e">LCD_FCR_BLINKF_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; LCD_FCR_BLINKF_Pos)</td></tr>
<tr class="separator:gafd10a6e9b9a0124317a03f4da8d42f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a9930d11bb778d0c1cb4c2c97e1d77e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a9930d11bb778d0c1cb4c2c97e1d77e">LCD_FCR_BLINKF_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; LCD_FCR_BLINKF_Pos)</td></tr>
<tr class="separator:ga3a9930d11bb778d0c1cb4c2c97e1d77e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff7dc633b07c2df975ae030cf074391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaff7dc633b07c2df975ae030cf074391">LCD_FCR_BLINKF_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; LCD_FCR_BLINKF_Pos)</td></tr>
<tr class="separator:gaaff7dc633b07c2df975ae030cf074391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d51f442e956aab7e848752770eab9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2d51f442e956aab7e848752770eab9a">LCD_FCR_BLINK_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf2d51f442e956aab7e848752770eab9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11bfff7448a7d577afe1d05203dccfaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11bfff7448a7d577afe1d05203dccfaf">LCD_FCR_BLINK_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; LCD_FCR_BLINK_Pos)</td></tr>
<tr class="separator:ga11bfff7448a7d577afe1d05203dccfaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64173ee59436883ede2d4b7b9d5b7fe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64173ee59436883ede2d4b7b9d5b7fe9">LCD_FCR_BLINK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11bfff7448a7d577afe1d05203dccfaf">LCD_FCR_BLINK_Msk</a></td></tr>
<tr class="separator:ga64173ee59436883ede2d4b7b9d5b7fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab05cab944d6911f3ea12c683c4da9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ab05cab944d6911f3ea12c683c4da9f">LCD_FCR_BLINK_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; LCD_FCR_BLINK_Pos)</td></tr>
<tr class="separator:ga1ab05cab944d6911f3ea12c683c4da9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989d4e0b019f1ad923e903152d9391de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989d4e0b019f1ad923e903152d9391de">LCD_FCR_BLINK_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; LCD_FCR_BLINK_Pos)</td></tr>
<tr class="separator:ga989d4e0b019f1ad923e903152d9391de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cb7704565ff7c8dea4646c5b2d19d6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cb7704565ff7c8dea4646c5b2d19d6a">LCD_FCR_DIV_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga2cb7704565ff7c8dea4646c5b2d19d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e922a8476dd1f8729006da4607e8c1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e922a8476dd1f8729006da4607e8c1c">LCD_FCR_DIV_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; LCD_FCR_DIV_Pos)</td></tr>
<tr class="separator:ga0e922a8476dd1f8729006da4607e8c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2530d4faede144d475c7ffecac76a064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2530d4faede144d475c7ffecac76a064">LCD_FCR_DIV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e922a8476dd1f8729006da4607e8c1c">LCD_FCR_DIV_Msk</a></td></tr>
<tr class="separator:ga2530d4faede144d475c7ffecac76a064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cff5d5cf510fdbade75bfa9f51eff67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cff5d5cf510fdbade75bfa9f51eff67">LCD_FCR_PS_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga9cff5d5cf510fdbade75bfa9f51eff67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2899710c3e07f288959b5777212561a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2899710c3e07f288959b5777212561a5">LCD_FCR_PS_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; LCD_FCR_PS_Pos)</td></tr>
<tr class="separator:ga2899710c3e07f288959b5777212561a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea016a68295da006c27124544d10413f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea016a68295da006c27124544d10413f">LCD_FCR_PS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2899710c3e07f288959b5777212561a5">LCD_FCR_PS_Msk</a></td></tr>
<tr class="separator:gaea016a68295da006c27124544d10413f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8863e4ab97254f5f1c762e71fe80583f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8863e4ab97254f5f1c762e71fe80583f">LCD_SR_ENS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8863e4ab97254f5f1c762e71fe80583f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1f6537173c9ab9f3af17160c687cd49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1f6537173c9ab9f3af17160c687cd49">LCD_SR_ENS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; LCD_SR_ENS_Pos)</td></tr>
<tr class="separator:gad1f6537173c9ab9f3af17160c687cd49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c4ee676b44117516e00a1b26dd236c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c4ee676b44117516e00a1b26dd236c7">LCD_SR_ENS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1f6537173c9ab9f3af17160c687cd49">LCD_SR_ENS_Msk</a></td></tr>
<tr class="separator:ga3c4ee676b44117516e00a1b26dd236c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab49990ad0eee3c2a7cd3e12d24f15a4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab49990ad0eee3c2a7cd3e12d24f15a4d">LCD_SR_SOF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gab49990ad0eee3c2a7cd3e12d24f15a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e683a36d941c0b089dc011992aecde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09e683a36d941c0b089dc011992aecde">LCD_SR_SOF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; LCD_SR_SOF_Pos)</td></tr>
<tr class="separator:ga09e683a36d941c0b089dc011992aecde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394cb9312119b288d21c60701706488e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga394cb9312119b288d21c60701706488e">LCD_SR_SOF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09e683a36d941c0b089dc011992aecde">LCD_SR_SOF_Msk</a></td></tr>
<tr class="separator:ga394cb9312119b288d21c60701706488e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa9733d229899208ed41a17de0c49602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa9733d229899208ed41a17de0c49602">LCD_SR_UDR_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaaa9733d229899208ed41a17de0c49602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71ef495a94f446c3b96d950fb722816a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71ef495a94f446c3b96d950fb722816a">LCD_SR_UDR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; LCD_SR_UDR_Pos)</td></tr>
<tr class="separator:ga71ef495a94f446c3b96d950fb722816a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bf114a777bdeb33d47941c1497df317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bf114a777bdeb33d47941c1497df317">LCD_SR_UDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71ef495a94f446c3b96d950fb722816a">LCD_SR_UDR_Msk</a></td></tr>
<tr class="separator:ga4bf114a777bdeb33d47941c1497df317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8dc7135ba35cdb11cb0b144a1b57ef4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8dc7135ba35cdb11cb0b144a1b57ef4">LCD_SR_UDD_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf8dc7135ba35cdb11cb0b144a1b57ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661fb7bee4e9a51cd4e67c23b3a0a623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga661fb7bee4e9a51cd4e67c23b3a0a623">LCD_SR_UDD_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; LCD_SR_UDD_Pos)</td></tr>
<tr class="separator:ga661fb7bee4e9a51cd4e67c23b3a0a623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabee96fbee4ff2e98bf625b80b6ab010c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabee96fbee4ff2e98bf625b80b6ab010c">LCD_SR_UDD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga661fb7bee4e9a51cd4e67c23b3a0a623">LCD_SR_UDD_Msk</a></td></tr>
<tr class="separator:gabee96fbee4ff2e98bf625b80b6ab010c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dcfc00df6c718f5e1ed56d196316c02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dcfc00df6c718f5e1ed56d196316c02">LCD_SR_RDY_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4dcfc00df6c718f5e1ed56d196316c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9ca39e5e459804916e9d854616a7972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9ca39e5e459804916e9d854616a7972">LCD_SR_RDY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; LCD_SR_RDY_Pos)</td></tr>
<tr class="separator:gae9ca39e5e459804916e9d854616a7972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d84dae053fd48fa2e262836732d3d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d84dae053fd48fa2e262836732d3d9">LCD_SR_RDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9ca39e5e459804916e9d854616a7972">LCD_SR_RDY_Msk</a></td></tr>
<tr class="separator:gae3d84dae053fd48fa2e262836732d3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d4a416361ec6b0fbe91cd07f775746e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d4a416361ec6b0fbe91cd07f775746e">LCD_SR_FCRSR_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga7d4a416361ec6b0fbe91cd07f775746e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62e716cb7d8b8cbe9b0f908cc1419f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62e716cb7d8b8cbe9b0f908cc1419f3d">LCD_SR_FCRSR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; LCD_SR_FCRSR_Pos)</td></tr>
<tr class="separator:ga62e716cb7d8b8cbe9b0f908cc1419f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1318e3c0ca61e23fabd6768d3f118b90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1318e3c0ca61e23fabd6768d3f118b90">LCD_SR_FCRSR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62e716cb7d8b8cbe9b0f908cc1419f3d">LCD_SR_FCRSR_Msk</a></td></tr>
<tr class="separator:ga1318e3c0ca61e23fabd6768d3f118b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac2c46167a32e78790cf48b1beedce1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac2c46167a32e78790cf48b1beedce1a">LCD_CLR_SOFC_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaac2c46167a32e78790cf48b1beedce1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b1d95f030caac584aefb221303e2b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5b1d95f030caac584aefb221303e2b4">LCD_CLR_SOFC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; LCD_CLR_SOFC_Pos)</td></tr>
<tr class="separator:gae5b1d95f030caac584aefb221303e2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga867e710879aff8343966538f96fa9c90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga867e710879aff8343966538f96fa9c90">LCD_CLR_SOFC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5b1d95f030caac584aefb221303e2b4">LCD_CLR_SOFC_Msk</a></td></tr>
<tr class="separator:ga867e710879aff8343966538f96fa9c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace60bfa025c8419885643e886a53621b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace60bfa025c8419885643e886a53621b">LCD_CLR_UDDC_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gace60bfa025c8419885643e886a53621b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4d414792d400eb27fd4c30b4fb9f394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4d414792d400eb27fd4c30b4fb9f394">LCD_CLR_UDDC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; LCD_CLR_UDDC_Pos)</td></tr>
<tr class="separator:gae4d414792d400eb27fd4c30b4fb9f394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f8ca2fa7b8e712cad529fe1e1ea1f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f8ca2fa7b8e712cad529fe1e1ea1f7f">LCD_CLR_UDDC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4d414792d400eb27fd4c30b4fb9f394">LCD_CLR_UDDC_Msk</a></td></tr>
<tr class="separator:ga4f8ca2fa7b8e712cad529fe1e1ea1f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077ae9c7f92b097bfe1a1d77a0856233"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga077ae9c7f92b097bfe1a1d77a0856233">LCD_RAM_SEGMENT_DATA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga077ae9c7f92b097bfe1a1d77a0856233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34511e69a9a097a868533514e988e073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34511e69a9a097a868533514e988e073">LCD_RAM_SEGMENT_DATA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; LCD_RAM_SEGMENT_DATA_Pos)</td></tr>
<tr class="separator:ga34511e69a9a097a868533514e988e073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b1f11891e4cb10b1a0898731b1f1ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9b1f11891e4cb10b1a0898731b1f1ca">LCD_RAM_SEGMENT_DATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34511e69a9a097a868533514e988e073">LCD_RAM_SEGMENT_DATA_Msk</a></td></tr>
<tr class="separator:gaa9b1f11891e4cb10b1a0898731b1f1ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29c7e57464628cad24d7ee708fcc3065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065">PWR_PVD_SUPPORT</a></td></tr>
<tr class="separator:ga29c7e57464628cad24d7ee708fcc3065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02147e8359d665848b2bbe0bf12153d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0">PWR_CR_LPSDSR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga02147e8359d665848b2bbe0bf12153d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdefdb4ee5e4a89c34ed0ccd090067d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d">PWR_CR_LPSDSR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CR_LPSDSR_Pos)</td></tr>
<tr class="separator:ga2cdefdb4ee5e4a89c34ed0ccd090067d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e3d6a1e77ba526a2bc43343916f0e79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79">PWR_CR_LPSDSR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d">PWR_CR_LPSDSR_Msk</a></td></tr>
<tr class="separator:ga4e3d6a1e77ba526a2bc43343916f0e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1038bf2ac726320cfe05865bda0a07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e">PWR_CR_PDDS_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaf1038bf2ac726320cfe05865bda0a07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8e1dc6252707c24412500e6695fd05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05">PWR_CR_PDDS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CR_PDDS_Pos)</td></tr>
<tr class="separator:gabc8e1dc6252707c24412500e6695fd05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c8075e98772470804c9e3fe74984115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05">PWR_CR_PDDS_Msk</a></td></tr>
<tr class="separator:ga8c8075e98772470804c9e3fe74984115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8725c4a6e67a667c4de1087c9639221f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f">PWR_CR_CWUF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga8725c4a6e67a667c4de1087c9639221f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b3f54b99913b0d6413df2b3d2e4790a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a">PWR_CR_CWUF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CR_CWUF_Pos)</td></tr>
<tr class="separator:ga0b3f54b99913b0d6413df2b3d2e4790a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3928de64f633b84770b1cfecea702fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a">PWR_CR_CWUF_Msk</a></td></tr>
<tr class="separator:ga3928de64f633b84770b1cfecea702fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657c1dc4aa1d976d5cb8870ad7791a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09">PWR_CR_CSBF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga657c1dc4aa1d976d5cb8870ad7791a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e25040e042ac06128a8cd5f858d8912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912">PWR_CR_CSBF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CR_CSBF_Pos)</td></tr>
<tr class="separator:ga8e25040e042ac06128a8cd5f858d8912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44484cacc35c80cf82eb011d6cbe13a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a">PWR_CR_CSBF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912">PWR_CR_CSBF_Msk</a></td></tr>
<tr class="separator:gab44484cacc35c80cf82eb011d6cbe13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb4073cd8adfdba51b106072bab82fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3">PWR_CR_PVDE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gadb4073cd8adfdba51b106072bab82fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f556d56181a41dc59ba75be574155ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad">PWR_CR_PVDE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CR_PVDE_Pos)</td></tr>
<tr class="separator:ga1f556d56181a41dc59ba75be574155ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05d5c39759e69a294c0ab9bea8f142e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5">PWR_CR_PVDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad">PWR_CR_PVDE_Msk</a></td></tr>
<tr class="separator:ga05d5c39759e69a294c0ab9bea8f142e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73dc96cce80c352f7bda9a3919023eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef">PWR_CR_PLS_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga73dc96cce80c352f7bda9a3919023eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c4e8550b3c0d62156604ce5cdb659a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7">PWR_CR_PLS_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; PWR_CR_PLS_Pos)</td></tr>
<tr class="separator:ga5c4e8550b3c0d62156604ce5cdb659a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73c24d43953c7598e42acdd4c4e7435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435">PWR_CR_PLS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7">PWR_CR_PLS_Msk</a></td></tr>
<tr class="separator:gac73c24d43953c7598e42acdd4c4e7435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef447510818c468c202e3b4991ea08e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e">PWR_CR_PLS_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CR_PLS_Pos)</td></tr>
<tr class="separator:gacef447510818c468c202e3b4991ea08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd19d78943514a2f695a39b45594623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623">PWR_CR_PLS_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; PWR_CR_PLS_Pos)</td></tr>
<tr class="separator:gafcd19d78943514a2f695a39b45594623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8986ee557f443d4a8eebf68026bd52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52">PWR_CR_PLS_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; PWR_CR_PLS_Pos)</td></tr>
<tr class="separator:ga1a8986ee557f443d4a8eebf68026bd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6b904b20d7e4fff958c75748861216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216">PWR_CR_PLS_LEV0</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gacb6b904b20d7e4fff958c75748861216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b71263f73f0c4e53ca91fc8d096818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818">PWR_CR_PLS_LEV1</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga15b71263f73f0c4e53ca91fc8d096818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea128abc2fc4252b53d09ca2850e69e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e">PWR_CR_PLS_LEV2</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:ga2ea128abc2fc4252b53d09ca2850e69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c1782980a2fb12de80058729a74f174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174">PWR_CR_PLS_LEV3</a>&#160;&#160;&#160;(0x00000060U)</td></tr>
<tr class="separator:ga9c1782980a2fb12de80058729a74f174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe79f097ea6c30a4ccf69ed3e177f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85">PWR_CR_PLS_LEV4</a>&#160;&#160;&#160;(0x00000080U)</td></tr>
<tr class="separator:ga0fe79f097ea6c30a4ccf69ed3e177f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326781d09a07b4d215424fbbae11b7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2">PWR_CR_PLS_LEV5</a>&#160;&#160;&#160;(0x000000A0U)</td></tr>
<tr class="separator:ga326781d09a07b4d215424fbbae11b7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff17e9c7fe7d837523b1e9a2f4e9baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf">PWR_CR_PLS_LEV6</a>&#160;&#160;&#160;(0x000000C0U)</td></tr>
<tr class="separator:gaaff17e9c7fe7d837523b1e9a2f4e9baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e3b301b5470ae94d32c53a9fbdfc8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b">PWR_CR_PLS_LEV7</a>&#160;&#160;&#160;(0x000000E0U)</td></tr>
<tr class="separator:ga95e3b301b5470ae94d32c53a9fbdfc8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c90e817e3ccc0031b20014ef7d434e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e">PWR_CR_DBP_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaa3c90e817e3ccc0031b20014ef7d434e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4dc0f910dd014d87bdb0259f89de5f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8">PWR_CR_DBP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CR_DBP_Pos)</td></tr>
<tr class="separator:gae4dc0f910dd014d87bdb0259f89de5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c65ab845794ef48f09faa2ee44f718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8">PWR_CR_DBP_Msk</a></td></tr>
<tr class="separator:gaf5c65ab845794ef48f09faa2ee44f718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0e3a5114b83938e58f788bbe69de62a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a">PWR_CR_ULP_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gae0e3a5114b83938e58f788bbe69de62a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada208d05e2cdcb1b1a608d013d49ba0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d">PWR_CR_ULP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CR_ULP_Pos)</td></tr>
<tr class="separator:gada208d05e2cdcb1b1a608d013d49ba0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14c19c1188ed2c42acbdba5759bc5e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03">PWR_CR_ULP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d">PWR_CR_ULP_Msk</a></td></tr>
<tr class="separator:ga14c19c1188ed2c42acbdba5759bc5e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d661926f28ff5efac08334c8fa39cb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4">PWR_CR_FWU_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga9d661926f28ff5efac08334c8fa39cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bf075123967b4067af65321e8f6fcde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde">PWR_CR_FWU_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CR_FWU_Pos)</td></tr>
<tr class="separator:ga9bf075123967b4067af65321e8f6fcde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga282ffe109edf2466c2a563784a591ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8">PWR_CR_FWU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde">PWR_CR_FWU_Msk</a></td></tr>
<tr class="separator:ga282ffe109edf2466c2a563784a591ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f4f27bd20dad692917746ce1f184d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28">PWR_CR_VOS_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga2f4f27bd20dad692917746ce1f184d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e94ecdd78a53924cc35417d24fc974a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a">PWR_CR_VOS_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; PWR_CR_VOS_Pos)</td></tr>
<tr class="separator:ga3e94ecdd78a53924cc35417d24fc974a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc33f1ba4e374e116ffa50f3a503030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a">PWR_CR_VOS_Msk</a></td></tr>
<tr class="separator:gaccc33f1ba4e374e116ffa50f3a503030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27b4e08a8936aa9828c5d683fde2fb59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59">PWR_CR_VOS_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CR_VOS_Pos)</td></tr>
<tr class="separator:ga27b4e08a8936aa9828c5d683fde2fb59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3093c26b256c965cebec3b2e388a3b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4">PWR_CR_VOS_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; PWR_CR_VOS_Pos)</td></tr>
<tr class="separator:gac3093c26b256c965cebec3b2e388a3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae98e446cf5bd03161caca9087b649921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921">PWR_CR_LPRUN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gae98e446cf5bd03161caca9087b649921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48a54c8f7821f0b33468c0d63acb22de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de">PWR_CR_LPRUN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CR_LPRUN_Pos)</td></tr>
<tr class="separator:ga48a54c8f7821f0b33468c0d63acb22de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad420341e83bf995a581a42b49511e2ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad">PWR_CR_LPRUN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de">PWR_CR_LPRUN_Msk</a></td></tr>
<tr class="separator:gad420341e83bf995a581a42b49511e2ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7e519f8bd84379dc4a94dd5acaff305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305">PWR_CSR_WUF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae7e519f8bd84379dc4a94dd5acaff305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506641083e85de1202465b9be1712c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24">PWR_CSR_WUF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CSR_WUF_Pos)</td></tr>
<tr class="separator:ga506641083e85de1202465b9be1712c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9465bb7ad9ca936688344e2a077539e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6">PWR_CSR_WUF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24">PWR_CSR_WUF_Msk</a></td></tr>
<tr class="separator:ga9465bb7ad9ca936688344e2a077539e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28df9eb1abdd9d2f29b3f471f9aa096f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f">PWR_CSR_SBF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga28df9eb1abdd9d2f29b3f471f9aa096f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46cab51c4455b5ab8264684e0ca5783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783">PWR_CSR_SBF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CSR_SBF_Pos)</td></tr>
<tr class="separator:gab46cab51c4455b5ab8264684e0ca5783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4fd42f153660593cad6f4fe22ff76bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb">PWR_CSR_SBF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783">PWR_CSR_SBF_Msk</a></td></tr>
<tr class="separator:gab4fd42f153660593cad6f4fe22ff76bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdec9406a561d29e05ca2e2f69fd4532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532">PWR_CSR_PVDO_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gacdec9406a561d29e05ca2e2f69fd4532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c27c44a96fdf582f2b25d00666a9548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548">PWR_CSR_PVDO_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CSR_PVDO_Pos)</td></tr>
<tr class="separator:ga4c27c44a96fdf582f2b25d00666a9548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3535ce181895cc00afeb28dcac68d04c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c">PWR_CSR_PVDO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548">PWR_CSR_PVDO_Msk</a></td></tr>
<tr class="separator:ga3535ce181895cc00afeb28dcac68d04c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d902edc3d282b012b49d9ac2b0b5629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629">PWR_CSR_VREFINTRDYF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga1d902edc3d282b012b49d9ac2b0b5629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c0b11aa440fde1b83d709638e03aca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca">PWR_CSR_VREFINTRDYF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CSR_VREFINTRDYF_Pos)</td></tr>
<tr class="separator:gac6c0b11aa440fde1b83d709638e03aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga918aa3e6e5f97f7032d3eae8ac324eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba">PWR_CSR_VREFINTRDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca">PWR_CSR_VREFINTRDYF_Msk</a></td></tr>
<tr class="separator:ga918aa3e6e5f97f7032d3eae8ac324eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3842c6f480e33e374a756d74b3cbc607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607">PWR_CSR_VOSF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga3842c6f480e33e374a756d74b3cbc607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f26ee3376a5cb11223b053e3b16ff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3">PWR_CSR_VOSF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CSR_VOSF_Pos)</td></tr>
<tr class="separator:ga31f26ee3376a5cb11223b053e3b16ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga760e9fa30782fc54fec0b0f886eda0f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1">PWR_CSR_VOSF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3">PWR_CSR_VOSF_Msk</a></td></tr>
<tr class="separator:ga760e9fa30782fc54fec0b0f886eda0f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16fa11da25ba601a5491812d7d0abb4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f">PWR_CSR_REGLPF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga16fa11da25ba601a5491812d7d0abb4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0b440521c6402dd58e8e2ea0be4489f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f">PWR_CSR_REGLPF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CSR_REGLPF_Pos)</td></tr>
<tr class="separator:gad0b440521c6402dd58e8e2ea0be4489f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb4741c79606f7fde43e2b88113053d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7">PWR_CSR_REGLPF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f">PWR_CSR_REGLPF_Msk</a></td></tr>
<tr class="separator:gafb4741c79606f7fde43e2b88113053d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad000d48ade30c66daac554ab4a993c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c">PWR_CSR_EWUP1_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad000d48ade30c66daac554ab4a993c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5a2cca97f4ab70db773d9b023bade7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7">PWR_CSR_EWUP1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CSR_EWUP1_Pos)</td></tr>
<tr class="separator:gaac5a2cca97f4ab70db773d9b023bade7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a92d9adb125e24ab1cd1a58a73efe19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19">PWR_CSR_EWUP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7">PWR_CSR_EWUP1_Msk</a></td></tr>
<tr class="separator:ga2a92d9adb125e24ab1cd1a58a73efe19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7032dac315e9188e494f50445c365db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4">PWR_CSR_EWUP2_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga7032dac315e9188e494f50445c365db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6542ceecd4f7dfa8c2f885e28b89364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364">PWR_CSR_EWUP2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CSR_EWUP2_Pos)</td></tr>
<tr class="separator:gae6542ceecd4f7dfa8c2f885e28b89364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3924963c0b869453e9be2b8f14c929dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc">PWR_CSR_EWUP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364">PWR_CSR_EWUP2_Msk</a></td></tr>
<tr class="separator:ga3924963c0b869453e9be2b8f14c929dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec9598f751259b27a5967793cfd1ab1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d">PWR_CSR_EWUP3_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaec9598f751259b27a5967793cfd1ab1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa650acf3f7b0bf3ded924e79584ad9d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8">PWR_CSR_EWUP3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CSR_EWUP3_Pos)</td></tr>
<tr class="separator:gaa650acf3f7b0bf3ded924e79584ad9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d9b871a8a67cc724b836cc96a8d7d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3">PWR_CSR_EWUP3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8">PWR_CSR_EWUP3_Msk</a></td></tr>
<tr class="separator:ga58d9b871a8a67cc724b836cc96a8d7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19fb1e7601313ce465bab2ab4f8c1fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19fb1e7601313ce465bab2ab4f8c1fb7">RCC_LSECSS_SUPPORT</a></td></tr>
<tr class="separator:ga19fb1e7601313ce465bab2ab4f8c1fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24995a185bfa02f4ed0624e1a5921585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24995a185bfa02f4ed0624e1a5921585">RCC_CR_HSION_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga24995a185bfa02f4ed0624e1a5921585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21adcb31640b6407baff549c0e7d1af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0">RCC_CR_HSION_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR_HSION_Pos)</td></tr>
<tr class="separator:ga21adcb31640b6407baff549c0e7d1af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0">RCC_CR_HSION_Msk</a></td></tr>
<tr class="separator:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c32f27431ef9437aa34fb0f1d41da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77c32f27431ef9437aa34fb0f1d41da9">RCC_CR_HSIRDY_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga77c32f27431ef9437aa34fb0f1d41da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55c613573a83b8399c228dca39063947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947">RCC_CR_HSIRDY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR_HSIRDY_Pos)</td></tr>
<tr class="separator:ga55c613573a83b8399c228dca39063947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947">RCC_CR_HSIRDY_Msk</a></td></tr>
<tr class="separator:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ddab7700ab98b4fcd0d8891d9b1a958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ddab7700ab98b4fcd0d8891d9b1a958">RCC_CR_MSION_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5ddab7700ab98b4fcd0d8891d9b1a958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6678f6988653901c00f542758b70b29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6678f6988653901c00f542758b70b29">RCC_CR_MSION_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR_MSION_Pos)</td></tr>
<tr class="separator:gab6678f6988653901c00f542758b70b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee09fff7bffaaabc64d99627f2249795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab6678f6988653901c00f542758b70b29">RCC_CR_MSION_Msk</a></td></tr>
<tr class="separator:gaee09fff7bffaaabc64d99627f2249795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91dcc46b1b10474b456e92d6f3fd511f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91dcc46b1b10474b456e92d6f3fd511f">RCC_CR_MSIRDY_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga91dcc46b1b10474b456e92d6f3fd511f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27836f21843376e52e2cbadcf0afa162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27836f21843376e52e2cbadcf0afa162">RCC_CR_MSIRDY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR_MSIRDY_Pos)</td></tr>
<tr class="separator:ga27836f21843376e52e2cbadcf0afa162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac38ef564d136d79b5e22b564db8d2b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac38ef564d136d79b5e22b564db8d2b07">RCC_CR_MSIRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27836f21843376e52e2cbadcf0afa162">RCC_CR_MSIRDY_Msk</a></td></tr>
<tr class="separator:gac38ef564d136d79b5e22b564db8d2b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf45a431682229e7131fab4a9df6bb8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf45a431682229e7131fab4a9df6bb8a">RCC_CR_HSEON_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gacf45a431682229e7131fab4a9df6bb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71f5167bea85df0b393de9d3846ea8d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1">RCC_CR_HSEON_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR_HSEON_Pos)</td></tr>
<tr class="separator:ga71f5167bea85df0b393de9d3846ea8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1">RCC_CR_HSEON_Msk</a></td></tr>
<tr class="separator:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b35f100d3353d0d73ef1f9099a70285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b35f100d3353d0d73ef1f9099a70285">RCC_CR_HSERDY_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga0b35f100d3353d0d73ef1f9099a70285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993e8ee50d7049e18ec9ee1e5ddcaa64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64">RCC_CR_HSERDY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR_HSERDY_Pos)</td></tr>
<tr class="separator:ga993e8ee50d7049e18ec9ee1e5ddcaa64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64">RCC_CR_HSERDY_Msk</a></td></tr>
<tr class="separator:ga86a34e00182c83409d89ff566cb02cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11714ac23d6cbef2f25c8b6c38e07f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac11714ac23d6cbef2f25c8b6c38e07f9">RCC_CR_HSEBYP_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gac11714ac23d6cbef2f25c8b6c38e07f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac04d2021b54bf9a1b66578c67a436b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45">RCC_CR_HSEBYP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR_HSEBYP_Pos)</td></tr>
<tr class="separator:gac04d2021b54bf9a1b66578c67a436b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45">RCC_CR_HSEBYP_Msk</a></td></tr>
<tr class="separator:gaa3288090671af5a959aae4d7f7696d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9969597c000e9ed714c2472e019f7df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9969597c000e9ed714c2472e019f7df3">RCC_CR_PLLON_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga9969597c000e9ed714c2472e019f7df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60dd7c471ec3ba4587e0cecdc8238f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87">RCC_CR_PLLON_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR_PLLON_Pos)</td></tr>
<tr class="separator:ga60dd7c471ec3ba4587e0cecdc8238f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87">RCC_CR_PLLON_Msk</a></td></tr>
<tr class="separator:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa99ebf56183320b517b804fbc76e8ce4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa99ebf56183320b517b804fbc76e8ce4">RCC_CR_PLLRDY_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaa99ebf56183320b517b804fbc76e8ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237ae9216a3ae5c1f6833a52995413df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df">RCC_CR_PLLRDY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR_PLLRDY_Pos)</td></tr>
<tr class="separator:ga237ae9216a3ae5c1f6833a52995413df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df">RCC_CR_PLLRDY_Msk</a></td></tr>
<tr class="separator:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf8f4f358e06d0c2b8a040474c0c75aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf8f4f358e06d0c2b8a040474c0c75aa">RCC_CR_CSSON_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gabf8f4f358e06d0c2b8a040474c0c75aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf02f4983b7cd9e1b664729cf6abb1f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5">RCC_CR_CSSON_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR_CSSON_Pos)</td></tr>
<tr class="separator:gaaf02f4983b7cd9e1b664729cf6abb1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5">RCC_CR_CSSON_Msk</a></td></tr>
<tr class="separator:gacc05308869ad055e1e6f2c32d738aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefce08adf8a2817e6d04bf035d90436e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefce08adf8a2817e6d04bf035d90436e">RCC_CR_RTCPRE_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gaefce08adf8a2817e6d04bf035d90436e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e0c26131c2045a2e7b21ce43dd2874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61e0c26131c2045a2e7b21ce43dd2874">RCC_CR_RTCPRE_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RCC_CR_RTCPRE_Pos)</td></tr>
<tr class="separator:ga61e0c26131c2045a2e7b21ce43dd2874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5cb8ce29ab0c579e788999c96f34db3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5cb8ce29ab0c579e788999c96f34db3">RCC_CR_RTCPRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61e0c26131c2045a2e7b21ce43dd2874">RCC_CR_RTCPRE_Msk</a></td></tr>
<tr class="separator:gaf5cb8ce29ab0c579e788999c96f34db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9e8d8aa53f0db77f19f0ae4f0a659ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9e8d8aa53f0db77f19f0ae4f0a659ff">RCC_CR_RTCPRE_0</a>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:gac9e8d8aa53f0db77f19f0ae4f0a659ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b08bda72e10784ae37f72f48da6829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97b08bda72e10784ae37f72f48da6829">RCC_CR_RTCPRE_1</a>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga97b08bda72e10784ae37f72f48da6829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga709edde62af6d51899f6ee5b4d71fd92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga709edde62af6d51899f6ee5b4d71fd92">RCC_ICSCR_HSICAL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga709edde62af6d51899f6ee5b4d71fd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373a4eb46907791e6cd67dc3414fd0ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga373a4eb46907791e6cd67dc3414fd0ef">RCC_ICSCR_HSICAL_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; RCC_ICSCR_HSICAL_Pos)</td></tr>
<tr class="separator:ga373a4eb46907791e6cd67dc3414fd0ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98dfeb8365fd0b721394fc6a503b40b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98dfeb8365fd0b721394fc6a503b40b">RCC_ICSCR_HSICAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga373a4eb46907791e6cd67dc3414fd0ef">RCC_ICSCR_HSICAL_Msk</a></td></tr>
<tr class="separator:gac98dfeb8365fd0b721394fc6a503b40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1261416d104fe7cd9f5001ffbf8330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">RCC_ICSCR_HSITRIM_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1f1261416d104fe7cd9f5001ffbf8330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1b117a700548e3dfb84e8e215e68aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1b117a700548e3dfb84e8e215e68aa">RCC_ICSCR_HSITRIM_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; RCC_ICSCR_HSITRIM_Pos)</td></tr>
<tr class="separator:gaaa1b117a700548e3dfb84e8e215e68aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab79c333962d5bd80636eca9997759804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1b117a700548e3dfb84e8e215e68aa">RCC_ICSCR_HSITRIM_Msk</a></td></tr>
<tr class="separator:gab79c333962d5bd80636eca9997759804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad777713d68673e02641b6b36b230a4b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad777713d68673e02641b6b36b230a4b7">RCC_ICSCR_MSIRANGE_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gad777713d68673e02641b6b36b230a4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0cb1af34264f5f7aedd18e692a7bb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb0cb1af34264f5f7aedd18e692a7bb1">RCC_ICSCR_MSIRANGE_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)</td></tr>
<tr class="separator:gafb0cb1af34264f5f7aedd18e692a7bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015acd05a0c052e05e5ad6c32c442232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga015acd05a0c052e05e5ad6c32c442232">RCC_ICSCR_MSIRANGE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb0cb1af34264f5f7aedd18e692a7bb1">RCC_ICSCR_MSIRANGE_Msk</a></td></tr>
<tr class="separator:ga015acd05a0c052e05e5ad6c32c442232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ec7422168fd486c1a0031116f9acd93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec7422168fd486c1a0031116f9acd93">RCC_ICSCR_MSIRANGE_0</a>&#160;&#160;&#160;(0x0U &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)</td></tr>
<tr class="separator:ga9ec7422168fd486c1a0031116f9acd93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c51e3867e3fe6f4c2429408fbbe78a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c51e3867e3fe6f4c2429408fbbe78a8">RCC_ICSCR_MSIRANGE_1</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)</td></tr>
<tr class="separator:ga9c51e3867e3fe6f4c2429408fbbe78a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48527b1ba8d8f88073a34f5af4c7557d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48527b1ba8d8f88073a34f5af4c7557d">RCC_ICSCR_MSIRANGE_2</a>&#160;&#160;&#160;(0x2U &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)</td></tr>
<tr class="separator:ga48527b1ba8d8f88073a34f5af4c7557d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bc6acbe6b593a22910be5202ea8f920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bc6acbe6b593a22910be5202ea8f920">RCC_ICSCR_MSIRANGE_3</a>&#160;&#160;&#160;(0x3U &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)</td></tr>
<tr class="separator:ga4bc6acbe6b593a22910be5202ea8f920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59e25d967d4cc17665fb9e49b6f75dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59e25d967d4cc17665fb9e49b6f75dd7">RCC_ICSCR_MSIRANGE_4</a>&#160;&#160;&#160;(0x4U &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)</td></tr>
<tr class="separator:ga59e25d967d4cc17665fb9e49b6f75dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30480b94b74b9f8264617059baa16786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30480b94b74b9f8264617059baa16786">RCC_ICSCR_MSIRANGE_5</a>&#160;&#160;&#160;(0x5U &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)</td></tr>
<tr class="separator:ga30480b94b74b9f8264617059baa16786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2179594652f94a2b51e13559612e5ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2179594652f94a2b51e13559612e5ea">RCC_ICSCR_MSIRANGE_6</a>&#160;&#160;&#160;(0x6U &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)</td></tr>
<tr class="separator:gaa2179594652f94a2b51e13559612e5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga815d38932ab8c6f6447e2a880b816660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga815d38932ab8c6f6447e2a880b816660">RCC_ICSCR_MSICAL_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga815d38932ab8c6f6447e2a880b816660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefe30dc896a8551c02e495dddf4a2850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefe30dc896a8551c02e495dddf4a2850">RCC_ICSCR_MSICAL_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; RCC_ICSCR_MSICAL_Pos)</td></tr>
<tr class="separator:gaefe30dc896a8551c02e495dddf4a2850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae18406d77831ffad4799394913ca472c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae18406d77831ffad4799394913ca472c">RCC_ICSCR_MSICAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefe30dc896a8551c02e495dddf4a2850">RCC_ICSCR_MSICAL_Msk</a></td></tr>
<tr class="separator:gae18406d77831ffad4799394913ca472c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b6fa91ff6f0b1264ccb75c1943a4f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05b6fa91ff6f0b1264ccb75c1943a4f6">RCC_ICSCR_MSITRIM_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga05b6fa91ff6f0b1264ccb75c1943a4f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdd6049e7fb74d1fb11b66274ba68b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdd6049e7fb74d1fb11b66274ba68b60">RCC_ICSCR_MSITRIM_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; RCC_ICSCR_MSITRIM_Pos)</td></tr>
<tr class="separator:gacdd6049e7fb74d1fb11b66274ba68b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f61335b01758a4336598e7fa97445e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f61335b01758a4336598e7fa97445e6">RCC_ICSCR_MSITRIM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacdd6049e7fb74d1fb11b66274ba68b60">RCC_ICSCR_MSITRIM_Msk</a></td></tr>
<tr class="separator:ga7f61335b01758a4336598e7fa97445e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf9dd749ab13a3b9d55308e24f60160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0cf9dd749ab13a3b9d55308e24f60160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06ad7777386bbf5555ef8b02939197aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa">RCC_CFGR_SW_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RCC_CFGR_SW_Pos)</td></tr>
<tr class="separator:ga06ad7777386bbf5555ef8b02939197aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa">RCC_CFGR_SW_Msk</a></td></tr>
<tr class="separator:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99f08d86fd41824058a7fdf817f7e2fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">RCC_CFGR_SW_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_SW_Pos)</td></tr>
<tr class="separator:ga99f08d86fd41824058a7fdf817f7e2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d51cb5d66ee1aa4d2c6f14796a072f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">RCC_CFGR_SW_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RCC_CFGR_SW_Pos)</td></tr>
<tr class="separator:ga72d51cb5d66ee1aa4d2c6f14796a072f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf76678c7a8f1366e115dbdd95e3568eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf76678c7a8f1366e115dbdd95e3568eb">RCC_CFGR_SW_MSI</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gaf76678c7a8f1366e115dbdd95e3568eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbac8bae4f0808b3c3a5185aa10081fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gacbac8bae4f0808b3c3a5185aa10081fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb563f217242d969f4355d0818fde705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gafb563f217242d969f4355d0818fde705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87389cacb2eaf53730da13a2a33cd487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>&#160;&#160;&#160;(0x00000003U)</td></tr>
<tr class="separator:ga87389cacb2eaf53730da13a2a33cd487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab79d13a977d5b0c2e132b4939663158d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d">RCC_CFGR_SWS_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab79d13a977d5b0c2e132b4939663158d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef0b6cd7629c047bcc4ac3e88d920e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25">RCC_CFGR_SWS_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RCC_CFGR_SWS_Pos)</td></tr>
<tr class="separator:gaef0b6cd7629c047bcc4ac3e88d920e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bf2269500dc97e137315f44aa015c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25">RCC_CFGR_SWS_Msk</a></td></tr>
<tr class="separator:ga15bf2269500dc97e137315f44aa015c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eae59112c51def51979e31e8695b39f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">RCC_CFGR_SWS_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_SWS_Pos)</td></tr>
<tr class="separator:ga1eae59112c51def51979e31e8695b39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad3a5718999d7259f216137a23c2a379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">RCC_CFGR_SWS_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RCC_CFGR_SWS_Pos)</td></tr>
<tr class="separator:gaad3a5718999d7259f216137a23c2a379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab22f5fe5aca788772b1596d5155628c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab22f5fe5aca788772b1596d5155628c5">RCC_CFGR_SWS_MSI</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gab22f5fe5aca788772b1596d5155628c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6764639cf221e1ebc0b5448dcaed590a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:ga6764639cf221e1ebc0b5448dcaed590a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09a0202f441c1a43e69c62331d50a08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:gae09a0202f441c1a43e69c62331d50a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c67e2279804a83ef24438267d9d4a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>&#160;&#160;&#160;(0x0000000CU)</td></tr>
<tr class="separator:ga2c67e2279804a83ef24438267d9d4a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2447eb7ab6388f0446e7550df8f50d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga2447eb7ab6388f0446e7550df8f50d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65804e0ce7ec3204e9a56bb848428460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460">RCC_CFGR_HPRE_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RCC_CFGR_HPRE_Pos)</td></tr>
<tr class="separator:ga65804e0ce7ec3204e9a56bb848428460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe10e66938644ee8054a2426ff23efea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460">RCC_CFGR_HPRE_Msk</a></td></tr>
<tr class="separator:gafe10e66938644ee8054a2426ff23efea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ece6ca270b3ecf6f63bf20893bc172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">RCC_CFGR_HPRE_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_HPRE_Pos)</td></tr>
<tr class="separator:ga88ece6ca270b3ecf6f63bf20893bc172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbdd3a02814178ba02b8ebbaccd91599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">RCC_CFGR_HPRE_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RCC_CFGR_HPRE_Pos)</td></tr>
<tr class="separator:gacbdd3a02814178ba02b8ebbaccd91599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac734bddb507eed4a62a0af4cef74a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">RCC_CFGR_HPRE_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RCC_CFGR_HPRE_Pos)</td></tr>
<tr class="separator:gadac734bddb507eed4a62a0af4cef74a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a1180512cc5f3dde7895040a9037286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RCC_CFGR_HPRE_Pos)</td></tr>
<tr class="separator:ga5a1180512cc5f3dde7895040a9037286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b7d7f29b09a49c31404fc0d44645c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga2b7d7f29b09a49c31404fc0d44645c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9eeb5e38e53e79b08a4ac438497ebea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</a>&#160;&#160;&#160;(0x00000080U)</td></tr>
<tr class="separator:gaa9eeb5e38e53e79b08a4ac438497ebea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe860867ae4b1b6d28473ded1546d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a>&#160;&#160;&#160;(0x00000090U)</td></tr>
<tr class="separator:gaffe860867ae4b1b6d28473ded1546d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca71d6b42bdb83b5ff5320578869a058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</a>&#160;&#160;&#160;(0x000000A0U)</td></tr>
<tr class="separator:gaca71d6b42bdb83b5ff5320578869a058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3806da4f1afc9e5be0fca001c8c57815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</a>&#160;&#160;&#160;(0x000000B0U)</td></tr>
<tr class="separator:ga3806da4f1afc9e5be0fca001c8c57815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1caeba8dc2b4c0bb11be600e983e3370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</a>&#160;&#160;&#160;(0x000000C0U)</td></tr>
<tr class="separator:ga1caeba8dc2b4c0bb11be600e983e3370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga280da821f0da1bec1f4c0e132ddf8eab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</a>&#160;&#160;&#160;(0x000000D0U)</td></tr>
<tr class="separator:ga280da821f0da1bec1f4c0e132ddf8eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga089930cedd5b2cb201e717438f29d25b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</a>&#160;&#160;&#160;(0x000000E0U)</td></tr>
<tr class="separator:ga089930cedd5b2cb201e717438f29d25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5088dcbaefc55d4b6693e9b1e595ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</a>&#160;&#160;&#160;(0x000000F0U)</td></tr>
<tr class="separator:gae5088dcbaefc55d4b6693e9b1e595ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0f0825acc89712f58b97844fbac93ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0f0825acc89712f58b97844fbac93ca">RCC_CFGR_PPRE1_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaf0f0825acc89712f58b97844fbac93ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48842716ad7c2280b8ddbac071cdc773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773">RCC_CFGR_PPRE1_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RCC_CFGR_PPRE1_Pos)</td></tr>
<tr class="separator:ga48842716ad7c2280b8ddbac071cdc773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b2423a5fea74a47b9eb8ab51869412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773">RCC_CFGR_PPRE1_Msk</a></td></tr>
<tr class="separator:ga50b2423a5fea74a47b9eb8ab51869412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d37c20686faa340a77021117f5908b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7">RCC_CFGR_PPRE1_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_PPRE1_Pos)</td></tr>
<tr class="separator:ga2d37c20686faa340a77021117f5908b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad41049f8a28fdced6bb4d9267845ffa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2">RCC_CFGR_PPRE1_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RCC_CFGR_PPRE1_Pos)</td></tr>
<tr class="separator:gad41049f8a28fdced6bb4d9267845ffa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fcb524f6ca203ddff1862c124d4f89f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f">RCC_CFGR_PPRE1_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RCC_CFGR_PPRE1_Pos)</td></tr>
<tr class="separator:ga5fcb524f6ca203ddff1862c124d4f89f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8f6562bb2ecf65055a2f42cbb48ef11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gac8f6562bb2ecf65055a2f42cbb48ef11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf832ad6844c907d9bb37c1536defcb0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:gaf832ad6844c907d9bb37c1536defcb0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e340725f46e9462d9b02a079b9fa8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a>&#160;&#160;&#160;(0x00000500U)</td></tr>
<tr class="separator:ga0e340725f46e9462d9b02a079b9fa8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ddd6d657837e1971bb86e3bf1c15e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</a>&#160;&#160;&#160;(0x00000600U)</td></tr>
<tr class="separator:ga9ddd6d657837e1971bb86e3bf1c15e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c38ba326bde7c7a18c4f7f2aacf823f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</a>&#160;&#160;&#160;(0x00000700U)</td></tr>
<tr class="separator:ga5c38ba326bde7c7a18c4f7f2aacf823f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562db8b1e75fa862a3652b56a29b9fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga562db8b1e75fa862a3652b56a29b9fb6">RCC_CFGR_PPRE2_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga562db8b1e75fa862a3652b56a29b9fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga489e055e843ee5090c0174bbb9af9a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67">RCC_CFGR_PPRE2_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RCC_CFGR_PPRE2_Pos)</td></tr>
<tr class="separator:ga489e055e843ee5090c0174bbb9af9a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad61bd4f9f345ba41806813b0bfff1311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67">RCC_CFGR_PPRE2_Msk</a></td></tr>
<tr class="separator:gad61bd4f9f345ba41806813b0bfff1311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82ca63155494ed59eb5e34bec1e5f4e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9">RCC_CFGR_PPRE2_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_PPRE2_Pos)</td></tr>
<tr class="separator:ga82ca63155494ed59eb5e34bec1e5f4e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdb19c9e76fe8e8a7c991714c92e937f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f">RCC_CFGR_PPRE2_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RCC_CFGR_PPRE2_Pos)</td></tr>
<tr class="separator:gafdb19c9e76fe8e8a7c991714c92e937f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9adc802687eab5b6ece99a20793219db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db">RCC_CFGR_PPRE2_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RCC_CFGR_PPRE2_Pos)</td></tr>
<tr class="separator:ga9adc802687eab5b6ece99a20793219db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga247aebf1999a38ea07785558d277bb1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga247aebf1999a38ea07785558d277bb1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d9c91eaad122460d324a71cc939d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:ga99d9c91eaad122460d324a71cc939d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4340fc3fc52eca36eb302959fbecb715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715">RCC_CFGR_PPRE2_DIV4</a>&#160;&#160;&#160;(0x00002800U)</td></tr>
<tr class="separator:ga4340fc3fc52eca36eb302959fbecb715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412b382a1134e0ee5614e0f4bcf97552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552">RCC_CFGR_PPRE2_DIV8</a>&#160;&#160;&#160;(0x00003000U)</td></tr>
<tr class="separator:ga412b382a1134e0ee5614e0f4bcf97552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece3ee58d4138f7452733bfa1ad37eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9">RCC_CFGR_PPRE2_DIV16</a>&#160;&#160;&#160;(0x00003800U)</td></tr>
<tr class="separator:gaece3ee58d4138f7452733bfa1ad37eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614b938ddf23d16f9b51da1ef82175b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga614b938ddf23d16f9b51da1ef82175b4">RCC_CFGR_PLLSRC_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga614b938ddf23d16f9b51da1ef82175b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga084925eb0aca8d042bbd80e71c73246b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga084925eb0aca8d042bbd80e71c73246b">RCC_CFGR_PLLSRC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_PLLSRC_Pos)</td></tr>
<tr class="separator:ga084925eb0aca8d042bbd80e71c73246b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga084925eb0aca8d042bbd80e71c73246b">RCC_CFGR_PLLSRC_Msk</a></td></tr>
<tr class="separator:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915304a210fe2681353f5c201b66fb6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga915304a210fe2681353f5c201b66fb6b">RCC_CFGR_PLLSRC_HSI</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga915304a210fe2681353f5c201b66fb6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd58409765f79b08b2b5d86a2c322f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd58409765f79b08b2b5d86a2c322f4">RCC_CFGR_PLLSRC_HSE</a>&#160;&#160;&#160;(0x00010000U)</td></tr>
<tr class="separator:ga5fd58409765f79b08b2b5d86a2c322f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8400a9d1084d7c4936bd75c2fe0d1aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8400a9d1084d7c4936bd75c2fe0d1aa4">RCC_CFGR_PLLMUL_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga8400a9d1084d7c4936bd75c2fe0d1aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53dbf923987ff88fcd4e823c4ff75c65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53dbf923987ff88fcd4e823c4ff75c65">RCC_CFGR_PLLMUL_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RCC_CFGR_PLLMUL_Pos)</td></tr>
<tr class="separator:ga53dbf923987ff88fcd4e823c4ff75c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga538fd5df8d890696483a0e901d739309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53dbf923987ff88fcd4e823c4ff75c65">RCC_CFGR_PLLMUL_Msk</a></td></tr>
<tr class="separator:ga538fd5df8d890696483a0e901d739309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00db50b9aedde139842945837323fef3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00db50b9aedde139842945837323fef3">RCC_CFGR_PLLMUL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_PLLMUL_Pos)</td></tr>
<tr class="separator:ga00db50b9aedde139842945837323fef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5071ad49eba8116a452455050a45e393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5071ad49eba8116a452455050a45e393">RCC_CFGR_PLLMUL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RCC_CFGR_PLLMUL_Pos)</td></tr>
<tr class="separator:ga5071ad49eba8116a452455050a45e393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c7ccedfebcece45df4b537b55cc2ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c7ccedfebcece45df4b537b55cc2ecf">RCC_CFGR_PLLMUL_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RCC_CFGR_PLLMUL_Pos)</td></tr>
<tr class="separator:ga6c7ccedfebcece45df4b537b55cc2ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa214686c587e1215b6a002fdc99c9f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa214686c587e1215b6a002fdc99c9f2a">RCC_CFGR_PLLMUL_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RCC_CFGR_PLLMUL_Pos)</td></tr>
<tr class="separator:gaa214686c587e1215b6a002fdc99c9f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599cf14f159345374d91a96e645b105b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga599cf14f159345374d91a96e645b105b">RCC_CFGR_PLLMUL3</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga599cf14f159345374d91a96e645b105b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf76c27dba3f4be2433fd5a384a1877ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf76c27dba3f4be2433fd5a384a1877ae">RCC_CFGR_PLLMUL4</a>&#160;&#160;&#160;(0x00040000U)</td></tr>
<tr class="separator:gaf76c27dba3f4be2433fd5a384a1877ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e89d2d6400ab0e8583b6016ace93b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7">RCC_CFGR_PLLMUL6</a>&#160;&#160;&#160;(0x00080000U)</td></tr>
<tr class="separator:gaf7e89d2d6400ab0e8583b6016ace93b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a409fec792612f0583ed37fd5bffd16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a409fec792612f0583ed37fd5bffd16">RCC_CFGR_PLLMUL8</a>&#160;&#160;&#160;(0x000C0000U)</td></tr>
<tr class="separator:ga8a409fec792612f0583ed37fd5bffd16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d4ff081f554fcb4278df9f259f2392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392">RCC_CFGR_PLLMUL12</a>&#160;&#160;&#160;(0x00100000U)</td></tr>
<tr class="separator:gad4d4ff081f554fcb4278df9f259f2392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1ef5de15a26513ab208a48a21f8aa58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1ef5de15a26513ab208a48a21f8aa58">RCC_CFGR_PLLMUL16</a>&#160;&#160;&#160;(0x00140000U)</td></tr>
<tr class="separator:gae1ef5de15a26513ab208a48a21f8aa58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39af78af8145dd94a065426e8c9f9675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39af78af8145dd94a065426e8c9f9675">RCC_CFGR_PLLMUL24</a>&#160;&#160;&#160;(0x00180000U)</td></tr>
<tr class="separator:ga39af78af8145dd94a065426e8c9f9675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06a3e34d9dc5a57b150fd724ee1b12d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06a3e34d9dc5a57b150fd724ee1b12d4">RCC_CFGR_PLLMUL32</a>&#160;&#160;&#160;(0x001C0000U)</td></tr>
<tr class="separator:ga06a3e34d9dc5a57b150fd724ee1b12d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga597063f54fb43db439f8548305154df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga597063f54fb43db439f8548305154df5">RCC_CFGR_PLLMUL48</a>&#160;&#160;&#160;(0x00200000U)</td></tr>
<tr class="separator:ga597063f54fb43db439f8548305154df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadaae635c8c0b9140f485129a1017d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadaae635c8c0b9140f485129a1017d5b">RCC_CFGR_PLLDIV_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gaadaae635c8c0b9140f485129a1017d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24417b7d705119dcaf6967d261fda12e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24417b7d705119dcaf6967d261fda12e">RCC_CFGR_PLLDIV_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RCC_CFGR_PLLDIV_Pos)</td></tr>
<tr class="separator:ga24417b7d705119dcaf6967d261fda12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6d1731e7b6bfda6962dcef892cfdede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6d1731e7b6bfda6962dcef892cfdede">RCC_CFGR_PLLDIV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24417b7d705119dcaf6967d261fda12e">RCC_CFGR_PLLDIV_Msk</a></td></tr>
<tr class="separator:gad6d1731e7b6bfda6962dcef892cfdede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bbdce8c7dec2ccb4dca8a5db0b4876a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bbdce8c7dec2ccb4dca8a5db0b4876a">RCC_CFGR_PLLDIV_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_PLLDIV_Pos)</td></tr>
<tr class="separator:ga9bbdce8c7dec2ccb4dca8a5db0b4876a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ee8e8910329d35452238804532448b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64ee8e8910329d35452238804532448b">RCC_CFGR_PLLDIV_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RCC_CFGR_PLLDIV_Pos)</td></tr>
<tr class="separator:ga64ee8e8910329d35452238804532448b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5669c495ac2762698d349448b22a2be5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5669c495ac2762698d349448b22a2be5">RCC_CFGR_PLLDIV1</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga5669c495ac2762698d349448b22a2be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14e4af99f58964c91bb6430c79f34d44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14e4af99f58964c91bb6430c79f34d44">RCC_CFGR_PLLDIV2_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga14e4af99f58964c91bb6430c79f34d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9486a7a4b0fecc7896dbcf5a3c73a2b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9486a7a4b0fecc7896dbcf5a3c73a2b1">RCC_CFGR_PLLDIV2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_PLLDIV2_Pos)</td></tr>
<tr class="separator:ga9486a7a4b0fecc7896dbcf5a3c73a2b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d0b498f4f0ec257aa80334e622046f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0b498f4f0ec257aa80334e622046f0">RCC_CFGR_PLLDIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9486a7a4b0fecc7896dbcf5a3c73a2b1">RCC_CFGR_PLLDIV2_Msk</a></td></tr>
<tr class="separator:ga6d0b498f4f0ec257aa80334e622046f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f5c01a442d688581361ee345f49ed7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f5c01a442d688581361ee345f49ed7b">RCC_CFGR_PLLDIV3_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga3f5c01a442d688581361ee345f49ed7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5c17beff56e6296eba1e35f3724f232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5c17beff56e6296eba1e35f3724f232">RCC_CFGR_PLLDIV3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_PLLDIV3_Pos)</td></tr>
<tr class="separator:gab5c17beff56e6296eba1e35f3724f232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d7c69f6894bf138b9d4c5682ea1a32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51d7c69f6894bf138b9d4c5682ea1a32">RCC_CFGR_PLLDIV3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab5c17beff56e6296eba1e35f3724f232">RCC_CFGR_PLLDIV3_Msk</a></td></tr>
<tr class="separator:ga51d7c69f6894bf138b9d4c5682ea1a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc039db5ef62ffb8eab688ac9e00ba47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc039db5ef62ffb8eab688ac9e00ba47">RCC_CFGR_PLLDIV4_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gafc039db5ef62ffb8eab688ac9e00ba47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85ed48f6e0b7dcb208254e827809b3ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85ed48f6e0b7dcb208254e827809b3ca">RCC_CFGR_PLLDIV4_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RCC_CFGR_PLLDIV4_Pos)</td></tr>
<tr class="separator:ga85ed48f6e0b7dcb208254e827809b3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga287acb80daf1c57a41971a9a25beff81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga287acb80daf1c57a41971a9a25beff81">RCC_CFGR_PLLDIV4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85ed48f6e0b7dcb208254e827809b3ca">RCC_CFGR_PLLDIV4_Msk</a></td></tr>
<tr class="separator:ga287acb80daf1c57a41971a9a25beff81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga870f241e5b22a9461e4efec4196a98b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga870f241e5b22a9461e4efec4196a98b7">RCC_CFGR_MCOSEL_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga870f241e5b22a9461e4efec4196a98b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67461a9427595f48765650366e57574b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67461a9427595f48765650366e57574b">RCC_CFGR_MCOSEL_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RCC_CFGR_MCOSEL_Pos)</td></tr>
<tr class="separator:ga67461a9427595f48765650366e57574b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76304e842d0244575776a28f82cafcfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67461a9427595f48765650366e57574b">RCC_CFGR_MCOSEL_Msk</a></td></tr>
<tr class="separator:ga76304e842d0244575776a28f82cafcfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02d2500aaedb40c512793f8c38290a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9">RCC_CFGR_MCOSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_MCOSEL_Pos)</td></tr>
<tr class="separator:gab02d2500aaedb40c512793f8c38290a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85fcf02df023f6a18ceb6ba85478ff64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64">RCC_CFGR_MCOSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RCC_CFGR_MCOSEL_Pos)</td></tr>
<tr class="separator:ga85fcf02df023f6a18ceb6ba85478ff64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga136d5fb2b22442eca6796b45dfa72d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84">RCC_CFGR_MCOSEL_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RCC_CFGR_MCOSEL_Pos)</td></tr>
<tr class="separator:ga136d5fb2b22442eca6796b45dfa72d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c19cf3ed733a70e39c2762f4d2b2f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c19cf3ed733a70e39c2762f4d2b2f3b">RCC_CFGR_MCOSEL_NOCLOCK</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga7c19cf3ed733a70e39c2762f4d2b2f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67aa9fdd14bbed1ab3c5ff1e4ef636ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67aa9fdd14bbed1ab3c5ff1e4ef636ae">RCC_CFGR_MCOSEL_SYSCLK_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga67aa9fdd14bbed1ab3c5ff1e4ef636ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47711944edbbfabbc5259a25ae78f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47711944edbbfabbc5259a25ae78f04">RCC_CFGR_MCOSEL_SYSCLK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_MCOSEL_SYSCLK_Pos)</td></tr>
<tr class="separator:gaa47711944edbbfabbc5259a25ae78f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga534d3a388ad57c61703e978f18cb54fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga534d3a388ad57c61703e978f18cb54fc">RCC_CFGR_MCOSEL_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa47711944edbbfabbc5259a25ae78f04">RCC_CFGR_MCOSEL_SYSCLK_Msk</a></td></tr>
<tr class="separator:ga534d3a388ad57c61703e978f18cb54fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a3d647e249d92b8199ee97acfbdbf43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a3d647e249d92b8199ee97acfbdbf43">RCC_CFGR_MCOSEL_HSI_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga2a3d647e249d92b8199ee97acfbdbf43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f19f426f58ff16ca1b67cc9c6972564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f19f426f58ff16ca1b67cc9c6972564">RCC_CFGR_MCOSEL_HSI_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_MCOSEL_HSI_Pos)</td></tr>
<tr class="separator:ga6f19f426f58ff16ca1b67cc9c6972564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07eccf5b223ad070f5a3e92fc001d19f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07eccf5b223ad070f5a3e92fc001d19f">RCC_CFGR_MCOSEL_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f19f426f58ff16ca1b67cc9c6972564">RCC_CFGR_MCOSEL_HSI_Msk</a></td></tr>
<tr class="separator:ga07eccf5b223ad070f5a3e92fc001d19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga604b9939e5d3c030743d3b4f4fa2ef7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga604b9939e5d3c030743d3b4f4fa2ef7f">RCC_CFGR_MCOSEL_MSI_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga604b9939e5d3c030743d3b4f4fa2ef7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8a072365eff757f2c0430e417dff1fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8a072365eff757f2c0430e417dff1fc">RCC_CFGR_MCOSEL_MSI_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RCC_CFGR_MCOSEL_MSI_Pos)</td></tr>
<tr class="separator:gaa8a072365eff757f2c0430e417dff1fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3721750ce7da3a4881b749aa5c758027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3721750ce7da3a4881b749aa5c758027">RCC_CFGR_MCOSEL_MSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8a072365eff757f2c0430e417dff1fc">RCC_CFGR_MCOSEL_MSI_Msk</a></td></tr>
<tr class="separator:ga3721750ce7da3a4881b749aa5c758027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e316a45c40d261eead0f8b80eb2be81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e316a45c40d261eead0f8b80eb2be81">RCC_CFGR_MCOSEL_HSE_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga9e316a45c40d261eead0f8b80eb2be81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeb0ada86d1d067ab83326d81a06fc5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadeb0ada86d1d067ab83326d81a06fc5f">RCC_CFGR_MCOSEL_HSE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_MCOSEL_HSE_Pos)</td></tr>
<tr class="separator:gadeb0ada86d1d067ab83326d81a06fc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a859d077eb6af5cf40f7c6b3851dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a859d077eb6af5cf40f7c6b3851dd1">RCC_CFGR_MCOSEL_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadeb0ada86d1d067ab83326d81a06fc5f">RCC_CFGR_MCOSEL_HSE_Msk</a></td></tr>
<tr class="separator:gaf4a859d077eb6af5cf40f7c6b3851dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3324fe5b6cdedb9f8d80716fa7c003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd3324fe5b6cdedb9f8d80716fa7c003">RCC_CFGR_MCOSEL_PLL_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gabd3324fe5b6cdedb9f8d80716fa7c003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b4e20fc6df45f7574c5dd8e89a7a677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b4e20fc6df45f7574c5dd8e89a7a677">RCC_CFGR_MCOSEL_PLL_Msk</a>&#160;&#160;&#160;(0x5U &lt;&lt; RCC_CFGR_MCOSEL_PLL_Pos)</td></tr>
<tr class="separator:ga6b4e20fc6df45f7574c5dd8e89a7a677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508ae161a77bb5497fe16c0197ea7e05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga508ae161a77bb5497fe16c0197ea7e05">RCC_CFGR_MCOSEL_PLL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b4e20fc6df45f7574c5dd8e89a7a677">RCC_CFGR_MCOSEL_PLL_Msk</a></td></tr>
<tr class="separator:ga508ae161a77bb5497fe16c0197ea7e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8a9c4b99c96740c22b5204603bfaf3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8a9c4b99c96740c22b5204603bfaf3f">RCC_CFGR_MCOSEL_LSI_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gae8a9c4b99c96740c22b5204603bfaf3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4364598cbb73bfe89d301cf69fa80d88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4364598cbb73bfe89d301cf69fa80d88">RCC_CFGR_MCOSEL_LSI_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RCC_CFGR_MCOSEL_LSI_Pos)</td></tr>
<tr class="separator:ga4364598cbb73bfe89d301cf69fa80d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa71bd5b8c5cebbb66fdeaa20deb7b43a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa71bd5b8c5cebbb66fdeaa20deb7b43a">RCC_CFGR_MCOSEL_LSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4364598cbb73bfe89d301cf69fa80d88">RCC_CFGR_MCOSEL_LSI_Msk</a></td></tr>
<tr class="separator:gaa71bd5b8c5cebbb66fdeaa20deb7b43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee108e70c059e8d9cf9f650ed2d1db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafee108e70c059e8d9cf9f650ed2d1db5">RCC_CFGR_MCOSEL_LSE_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gafee108e70c059e8d9cf9f650ed2d1db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eeec18f57413f02ea765e2770075079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eeec18f57413f02ea765e2770075079">RCC_CFGR_MCOSEL_LSE_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RCC_CFGR_MCOSEL_LSE_Pos)</td></tr>
<tr class="separator:ga2eeec18f57413f02ea765e2770075079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ce0f8baa82748e4f6f22da1756d58c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ce0f8baa82748e4f6f22da1756d58c">RCC_CFGR_MCOSEL_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2eeec18f57413f02ea765e2770075079">RCC_CFGR_MCOSEL_LSE_Msk</a></td></tr>
<tr class="separator:gaf6ce0f8baa82748e4f6f22da1756d58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1ab5e75bd9dcdd02dd9c7b9e04adbf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1ab5e75bd9dcdd02dd9c7b9e04adbf7">RCC_CFGR_MCOPRE_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gab1ab5e75bd9dcdd02dd9c7b9e04adbf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d800fa49d4ed43fde0f5342dc9d2831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831">RCC_CFGR_MCOPRE_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RCC_CFGR_MCOPRE_Pos)</td></tr>
<tr class="separator:ga0d800fa49d4ed43fde0f5342dc9d2831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2055812655d6acfda9a73dd2e94e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831">RCC_CFGR_MCOPRE_Msk</a></td></tr>
<tr class="separator:ga2c2055812655d6acfda9a73dd2e94e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98f09d53898c8b449c4bb3c4e7d5fb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98f09d53898c8b449c4bb3c4e7d5fb9">RCC_CFGR_MCOPRE_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_MCOPRE_Pos)</td></tr>
<tr class="separator:gac98f09d53898c8b449c4bb3c4e7d5fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2226fb2d3a83378d6736065c3ca2e71b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2226fb2d3a83378d6736065c3ca2e71b">RCC_CFGR_MCOPRE_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RCC_CFGR_MCOPRE_Pos)</td></tr>
<tr class="separator:ga2226fb2d3a83378d6736065c3ca2e71b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53ae1dca228a7e8ff1e1af07b9adc246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53ae1dca228a7e8ff1e1af07b9adc246">RCC_CFGR_MCOPRE_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RCC_CFGR_MCOPRE_Pos)</td></tr>
<tr class="separator:ga53ae1dca228a7e8ff1e1af07b9adc246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0bd335b38b0a72a0f42661829727fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0bd335b38b0a72a0f42661829727fbd">RCC_CFGR_MCOPRE_DIV1</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gac0bd335b38b0a72a0f42661829727fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41db56060b3511b3091d081c7c1ef659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41db56060b3511b3091d081c7c1ef659">RCC_CFGR_MCOPRE_DIV2</a>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga41db56060b3511b3091d081c7c1ef659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae98d1559e9bebb8a7221f23e87772dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae98d1559e9bebb8a7221f23e87772dd">RCC_CFGR_MCOPRE_DIV4</a>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:gaae98d1559e9bebb8a7221f23e87772dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb847ba58050383bb4f73e743fb05ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb847ba58050383bb4f73e743fb05ee4">RCC_CFGR_MCOPRE_DIV8</a>&#160;&#160;&#160;(0x30000000U)</td></tr>
<tr class="separator:gaeb847ba58050383bb4f73e743fb05ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aaa21720ceabda4cee4c9dcb8684ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8aaa21720ceabda4cee4c9dcb8684ccf">RCC_CFGR_MCOPRE_DIV16</a>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga8aaa21720ceabda4cee4c9dcb8684ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8dc46f3c11cef325d28f49a62bc4ac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8dc46f3c11cef325d28f49a62bc4ac6">RCC_CFGR_MCO_DIV1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0bd335b38b0a72a0f42661829727fbd">RCC_CFGR_MCOPRE_DIV1</a></td></tr>
<tr class="separator:gae8dc46f3c11cef325d28f49a62bc4ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5de45047037537d2dc34f99caba9d69e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5de45047037537d2dc34f99caba9d69e">RCC_CFGR_MCO_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41db56060b3511b3091d081c7c1ef659">RCC_CFGR_MCOPRE_DIV2</a></td></tr>
<tr class="separator:ga5de45047037537d2dc34f99caba9d69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0ff81e3f81e83e9250d3bb2934012e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0ff81e3f81e83e9250d3bb2934012e8">RCC_CFGR_MCO_DIV4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae98d1559e9bebb8a7221f23e87772dd">RCC_CFGR_MCOPRE_DIV4</a></td></tr>
<tr class="separator:gac0ff81e3f81e83e9250d3bb2934012e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac99eea3f711a169fb64bd0ddaf99e5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac99eea3f711a169fb64bd0ddaf99e5a">RCC_CFGR_MCO_DIV8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb847ba58050383bb4f73e743fb05ee4">RCC_CFGR_MCOPRE_DIV8</a></td></tr>
<tr class="separator:gaac99eea3f711a169fb64bd0ddaf99e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8da7d9083ad13d0a8b8e7d5e35d6346c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8da7d9083ad13d0a8b8e7d5e35d6346c">RCC_CFGR_MCO_DIV16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8aaa21720ceabda4cee4c9dcb8684ccf">RCC_CFGR_MCOPRE_DIV16</a></td></tr>
<tr class="separator:ga8da7d9083ad13d0a8b8e7d5e35d6346c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab345908eef02b3029dd78be58baa0c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d">RCC_CFGR_MCO_NOCLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c19cf3ed733a70e39c2762f4d2b2f3b">RCC_CFGR_MCOSEL_NOCLOCK</a></td></tr>
<tr class="separator:gab345908eef02b3029dd78be58baa0c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181">RCC_CFGR_MCO_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga534d3a388ad57c61703e978f18cb54fc">RCC_CFGR_MCOSEL_SYSCLK</a></td></tr>
<tr class="separator:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f0ac507b8c4e5d443c107d934cfdb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1">RCC_CFGR_MCO_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07eccf5b223ad070f5a3e92fc001d19f">RCC_CFGR_MCOSEL_HSI</a></td></tr>
<tr class="separator:ga91f0ac507b8c4e5d443c107d934cfdb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715ef0a9d3b0a0ad3bdd0b87d50cf0f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga715ef0a9d3b0a0ad3bdd0b87d50cf0f1">RCC_CFGR_MCO_MSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3721750ce7da3a4881b749aa5c758027">RCC_CFGR_MCOSEL_MSI</a></td></tr>
<tr class="separator:ga715ef0a9d3b0a0ad3bdd0b87d50cf0f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183179f1b1763f38ae88f2d8d90acd70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70">RCC_CFGR_MCO_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a859d077eb6af5cf40f7c6b3851dd1">RCC_CFGR_MCOSEL_HSE</a></td></tr>
<tr class="separator:ga183179f1b1763f38ae88f2d8d90acd70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1b83ae21df9327e2a705b19ce981da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6">RCC_CFGR_MCO_PLL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga508ae161a77bb5497fe16c0197ea7e05">RCC_CFGR_MCOSEL_PLL</a></td></tr>
<tr class="separator:gac1b83ae21df9327e2a705b19ce981da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c817553f5f226b1d661b1448ed820a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96c817553f5f226b1d661b1448ed820a">RCC_CFGR_MCO_LSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa71bd5b8c5cebbb66fdeaa20deb7b43a">RCC_CFGR_MCOSEL_LSI</a></td></tr>
<tr class="separator:ga96c817553f5f226b1d661b1448ed820a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10ee688b7cf27e652ffd003f177fdcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd">RCC_CFGR_MCO_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ce0f8baa82748e4f6f22da1756d58c">RCC_CFGR_MCOSEL_LSE</a></td></tr>
<tr class="separator:gad10ee688b7cf27e652ffd003f177fdcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e24ddcd9380a97107db8d483fdd9cb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e24ddcd9380a97107db8d483fdd9cb2">RCC_CIR_LSIRDYF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9e24ddcd9380a97107db8d483fdd9cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2542dd9dbe634971278d2f4e24c3091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091">RCC_CIR_LSIRDYF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_LSIRDYF_Pos)</td></tr>
<tr class="separator:gac2542dd9dbe634971278d2f4e24c3091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091">RCC_CIR_LSIRDYF_Msk</a></td></tr>
<tr class="separator:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2be1b77680f922f877e6d1b56287f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a2be1b77680f922f877e6d1b56287f3">RCC_CIR_LSERDYF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga9a2be1b77680f922f877e6d1b56287f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58e246b3d87483bf3ca4a55d470acf4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f">RCC_CIR_LSERDYF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_LSERDYF_Pos)</td></tr>
<tr class="separator:ga58e246b3d87483bf3ca4a55d470acf4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f">RCC_CIR_LSERDYF_Msk</a></td></tr>
<tr class="separator:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8f2d94fb254c9a2fe2c9aadcef7e147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8f2d94fb254c9a2fe2c9aadcef7e147">RCC_CIR_HSIRDYF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab8f2d94fb254c9a2fe2c9aadcef7e147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c72d692b99c4539982fea718b2ba8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6">RCC_CIR_HSIRDYF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_HSIRDYF_Pos)</td></tr>
<tr class="separator:ga8c72d692b99c4539982fea718b2ba8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38877547c4cbbb94659d5726f377163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6">RCC_CIR_HSIRDYF_Msk</a></td></tr>
<tr class="separator:gad38877547c4cbbb94659d5726f377163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37a0fe34b1b1c44c6982a69fa082f6c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37a0fe34b1b1c44c6982a69fa082f6c0">RCC_CIR_HSERDYF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga37a0fe34b1b1c44c6982a69fa082f6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cbcd4b04177bd2420126b0de418de2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e">RCC_CIR_HSERDYF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_HSERDYF_Pos)</td></tr>
<tr class="separator:ga1cbcd4b04177bd2420126b0de418de2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11ea196450aac9ac35e283a66afc3da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e">RCC_CIR_HSERDYF_Msk</a></td></tr>
<tr class="separator:ga11ea196450aac9ac35e283a66afc3da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be890d102ccff40b4e370d575940af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4be890d102ccff40b4e370d575940af5">RCC_CIR_PLLRDYF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4be890d102ccff40b4e370d575940af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d53f154b50703f3ab18f017b7ace1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c">RCC_CIR_PLLRDYF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_PLLRDYF_Pos)</td></tr>
<tr class="separator:ga88d53f154b50703f3ab18f017b7ace1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c">RCC_CIR_PLLRDYF_Msk</a></td></tr>
<tr class="separator:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1e7a17a32d4bb9774179f4a9b804231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1e7a17a32d4bb9774179f4a9b804231">RCC_CIR_MSIRDYF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaa1e7a17a32d4bb9774179f4a9b804231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae17c38119bd0224a898fff3fd19d88eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae17c38119bd0224a898fff3fd19d88eb">RCC_CIR_MSIRDYF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_MSIRDYF_Pos)</td></tr>
<tr class="separator:gae17c38119bd0224a898fff3fd19d88eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3730ae0a55c59ca7581ae1e8e8319663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3730ae0a55c59ca7581ae1e8e8319663">RCC_CIR_MSIRDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae17c38119bd0224a898fff3fd19d88eb">RCC_CIR_MSIRDYF_Msk</a></td></tr>
<tr class="separator:ga3730ae0a55c59ca7581ae1e8e8319663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02eda959459a39ed5f47150fcd03e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab02eda959459a39ed5f47150fcd03e7a">RCC_CIR_LSECSSF_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gab02eda959459a39ed5f47150fcd03e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51976f04cb198632dc18e3b0b4d6cf1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51976f04cb198632dc18e3b0b4d6cf1b">RCC_CIR_LSECSSF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_LSECSSF_Pos)</td></tr>
<tr class="separator:ga51976f04cb198632dc18e3b0b4d6cf1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84414a22392ea3454741ac25f2d68773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84414a22392ea3454741ac25f2d68773">RCC_CIR_LSECSSF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51976f04cb198632dc18e3b0b4d6cf1b">RCC_CIR_LSECSSF_Msk</a></td></tr>
<tr class="separator:ga84414a22392ea3454741ac25f2d68773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab82aae1efb70d76f85bcad7ec0632d4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab82aae1efb70d76f85bcad7ec0632d4c">RCC_CIR_CSSF_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gab82aae1efb70d76f85bcad7ec0632d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eb3ec455be7a5e4ffbe0abc9e2a77eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb">RCC_CIR_CSSF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_CSSF_Pos)</td></tr>
<tr class="separator:ga8eb3ec455be7a5e4ffbe0abc9e2a77eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66b719e4061294de35af58cc27aba7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb">RCC_CIR_CSSF_Msk</a></td></tr>
<tr class="separator:gad66b719e4061294de35af58cc27aba7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085c2d83db641a456df4a5f67582bff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga085c2d83db641a456df4a5f67582bff5">RCC_CIR_LSIRDYIE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga085c2d83db641a456df4a5f67582bff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba1782e2e14efd1bd9feabf1608fd5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a">RCC_CIR_LSIRDYIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_LSIRDYIE_Pos)</td></tr>
<tr class="separator:ga7ba1782e2e14efd1bd9feabf1608fd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872ba937149a7372138df06f8188ab56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a">RCC_CIR_LSIRDYIE_Msk</a></td></tr>
<tr class="separator:ga872ba937149a7372138df06f8188ab56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eabf777f7d12a95038d5408cd9a3225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7eabf777f7d12a95038d5408cd9a3225">RCC_CIR_LSERDYIE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga7eabf777f7d12a95038d5408cd9a3225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24446323cbae3ab353f248d23655b822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822">RCC_CIR_LSERDYIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_LSERDYIE_Pos)</td></tr>
<tr class="separator:ga24446323cbae3ab353f248d23655b822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822">RCC_CIR_LSERDYIE_Msk</a></td></tr>
<tr class="separator:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc61d466aac29f7fbd88b0245d6cf8c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc61d466aac29f7fbd88b0245d6cf8c1">RCC_CIR_HSIRDYIE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gafc61d466aac29f7fbd88b0245d6cf8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7aeb42d0a5ef8e7bac1876e0689814e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e">RCC_CIR_HSIRDYIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_HSIRDYIE_Pos)</td></tr>
<tr class="separator:gac7aeb42d0a5ef8e7bac1876e0689814e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac714351a6f9dab4741354fb017638580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e">RCC_CIR_HSIRDYIE_Msk</a></td></tr>
<tr class="separator:gac714351a6f9dab4741354fb017638580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a258b8f9041e6a3e30a12f371e1e289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a258b8f9041e6a3e30a12f371e1e289">RCC_CIR_HSERDYIE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga8a258b8f9041e6a3e30a12f371e1e289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f6db5519f1bbb1d42ee0f43367e7fd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9">RCC_CIR_HSERDYIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_HSERDYIE_Pos)</td></tr>
<tr class="separator:ga2f6db5519f1bbb1d42ee0f43367e7fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5492f9b58600cf66616eb931b48b3c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9">RCC_CIR_HSERDYIE_Msk</a></td></tr>
<tr class="separator:ga5492f9b58600cf66616eb931b48b3c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54f619655facb49336e0baf439ef130b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54f619655facb49336e0baf439ef130b">RCC_CIR_PLLRDYIE_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga54f619655facb49336e0baf439ef130b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fdb478ae8c7d99d780c78bb68830dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5">RCC_CIR_PLLRDYIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_PLLRDYIE_Pos)</td></tr>
<tr class="separator:ga6fdb478ae8c7d99d780c78bb68830dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5">RCC_CIR_PLLRDYIE_Msk</a></td></tr>
<tr class="separator:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga879a8acba5b528a6ada8acada66bdcd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga879a8acba5b528a6ada8acada66bdcd5">RCC_CIR_MSIRDYIE_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga879a8acba5b528a6ada8acada66bdcd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga681e619137cad7ce0c340b9dd40c4497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga681e619137cad7ce0c340b9dd40c4497">RCC_CIR_MSIRDYIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_MSIRDYIE_Pos)</td></tr>
<tr class="separator:ga681e619137cad7ce0c340b9dd40c4497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8324959b84162dd8e6c3adb479986a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8324959b84162dd8e6c3adb479986a3">RCC_CIR_MSIRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga681e619137cad7ce0c340b9dd40c4497">RCC_CIR_MSIRDYIE_Msk</a></td></tr>
<tr class="separator:gab8324959b84162dd8e6c3adb479986a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a99e6ca76fd5686ad069187b96d660a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a99e6ca76fd5686ad069187b96d660a">RCC_CIR_LSECSSIE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga7a99e6ca76fd5686ad069187b96d660a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72ce739924252d4f060e121894c96474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72ce739924252d4f060e121894c96474">RCC_CIR_LSECSSIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_LSECSSIE_Pos)</td></tr>
<tr class="separator:ga72ce739924252d4f060e121894c96474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1eab92132d47cb315a38d66c5cb806d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1eab92132d47cb315a38d66c5cb806d">RCC_CIR_LSECSSIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72ce739924252d4f060e121894c96474">RCC_CIR_LSECSSIE_Msk</a></td></tr>
<tr class="separator:gab1eab92132d47cb315a38d66c5cb806d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1baeac3a2504113deb0a65d46d7314e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1baeac3a2504113deb0a65d46d7314e2">RCC_CIR_LSIRDYC_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga1baeac3a2504113deb0a65d46d7314e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11edf191b118ca860e0eca011f113ad9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9">RCC_CIR_LSIRDYC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_LSIRDYC_Pos)</td></tr>
<tr class="separator:ga11edf191b118ca860e0eca011f113ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982989563f1a95c89bf7f4a25d99f704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9">RCC_CIR_LSIRDYC_Msk</a></td></tr>
<tr class="separator:ga982989563f1a95c89bf7f4a25d99f704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f106e06b78f78c5a520faa1b180de2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f106e06b78f78c5a520faa1b180de2e">RCC_CIR_LSERDYC_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga0f106e06b78f78c5a520faa1b180de2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba1367e36a992aae85f9e8f9921e9426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426">RCC_CIR_LSERDYC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_LSERDYC_Pos)</td></tr>
<tr class="separator:gaba1367e36a992aae85f9e8f9921e9426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144b5147f3a8d0bfda04618e301986aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426">RCC_CIR_LSERDYC_Msk</a></td></tr>
<tr class="separator:ga144b5147f3a8d0bfda04618e301986aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ccc89ed1b4d16c5f2804c216c5adc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2ccc89ed1b4d16c5f2804c216c5adc3">RCC_CIR_HSIRDYC_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaf2ccc89ed1b4d16c5f2804c216c5adc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657cffa4be41e26f7b5383719dd7781a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a">RCC_CIR_HSIRDYC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_HSIRDYC_Pos)</td></tr>
<tr class="separator:ga657cffa4be41e26f7b5383719dd7781a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b58377908e5c31a684747d0a80ecb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a">RCC_CIR_HSIRDYC_Msk</a></td></tr>
<tr class="separator:gad1b58377908e5c31a684747d0a80ecb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e713e2755ef1c9210e3b8c8f2c718e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34e713e2755ef1c9210e3b8c8f2c718e">RCC_CIR_HSERDYC_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga34e713e2755ef1c9210e3b8c8f2c718e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2211dd40005f6152d0e8258d380a6713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713">RCC_CIR_HSERDYC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_HSERDYC_Pos)</td></tr>
<tr class="separator:ga2211dd40005f6152d0e8258d380a6713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9464e8188d717902990b467a9396d238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713">RCC_CIR_HSERDYC_Msk</a></td></tr>
<tr class="separator:ga9464e8188d717902990b467a9396d238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2884b24e49761690cfc68a9929c7b10d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2884b24e49761690cfc68a9929c7b10d">RCC_CIR_PLLRDYC_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga2884b24e49761690cfc68a9929c7b10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee90d2a5649fe386ba87eeead64ada1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1">RCC_CIR_PLLRDYC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_PLLRDYC_Pos)</td></tr>
<tr class="separator:ga1ee90d2a5649fe386ba87eeead64ada1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245af864b194f0c2b2389ea1ee49a396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1">RCC_CIR_PLLRDYC_Msk</a></td></tr>
<tr class="separator:ga245af864b194f0c2b2389ea1ee49a396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbf1e2288483746bb7800a614a78ea26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbf1e2288483746bb7800a614a78ea26">RCC_CIR_MSIRDYC_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gafbf1e2288483746bb7800a614a78ea26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d6cd1baa65c75c8b9bbe9c0dd823221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d6cd1baa65c75c8b9bbe9c0dd823221">RCC_CIR_MSIRDYC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_MSIRDYC_Pos)</td></tr>
<tr class="separator:ga8d6cd1baa65c75c8b9bbe9c0dd823221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd6bfe7da86191d3c531151727dcb58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbd6bfe7da86191d3c531151727dcb58">RCC_CIR_MSIRDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d6cd1baa65c75c8b9bbe9c0dd823221">RCC_CIR_MSIRDYC_Msk</a></td></tr>
<tr class="separator:gafbd6bfe7da86191d3c531151727dcb58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53626b32d9ac437451fec25f4a6fbe81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53626b32d9ac437451fec25f4a6fbe81">RCC_CIR_LSECSSC_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga53626b32d9ac437451fec25f4a6fbe81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7e80071b84197047efb0f52522018fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7e80071b84197047efb0f52522018fa">RCC_CIR_LSECSSC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_LSECSSC_Pos)</td></tr>
<tr class="separator:gae7e80071b84197047efb0f52522018fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1955e781a884122a3f426cf50485e38e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1955e781a884122a3f426cf50485e38e">RCC_CIR_LSECSSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7e80071b84197047efb0f52522018fa">RCC_CIR_LSECSSC_Msk</a></td></tr>
<tr class="separator:ga1955e781a884122a3f426cf50485e38e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c7cf29f8c4b46a59751e6fdc44f8153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c7cf29f8c4b46a59751e6fdc44f8153">RCC_CIR_CSSC_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga5c7cf29f8c4b46a59751e6fdc44f8153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a9cf76bbf90f432815527965cb5c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66a9cf76bbf90f432815527965cb5c3e">RCC_CIR_CSSC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_CSSC_Pos)</td></tr>
<tr class="separator:ga66a9cf76bbf90f432815527965cb5c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66a9cf76bbf90f432815527965cb5c3e">RCC_CIR_CSSC_Msk</a></td></tr>
<tr class="separator:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10eba1aeea6d30a53c097eee949aebb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10eba1aeea6d30a53c097eee949aebb5">RCC_AHBRSTR_GPIOARST_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga10eba1aeea6d30a53c097eee949aebb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c9125e6c94934116674fee1112ce29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10c9125e6c94934116674fee1112ce29">RCC_AHBRSTR_GPIOARST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBRSTR_GPIOARST_Pos)</td></tr>
<tr class="separator:ga10c9125e6c94934116674fee1112ce29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga327f966b6e8dc82dc0ac950539ce0407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga327f966b6e8dc82dc0ac950539ce0407">RCC_AHBRSTR_GPIOARST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga10c9125e6c94934116674fee1112ce29">RCC_AHBRSTR_GPIOARST_Msk</a></td></tr>
<tr class="separator:ga327f966b6e8dc82dc0ac950539ce0407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf596b5afbf3231dc636f023aa82ccaf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf596b5afbf3231dc636f023aa82ccaf3">RCC_AHBRSTR_GPIOBRST_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaf596b5afbf3231dc636f023aa82ccaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70a3591f9b8840c32c44388b902f4e88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70a3591f9b8840c32c44388b902f4e88">RCC_AHBRSTR_GPIOBRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBRSTR_GPIOBRST_Pos)</td></tr>
<tr class="separator:ga70a3591f9b8840c32c44388b902f4e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07dc17b79c908bdbf9cf196947d0035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab07dc17b79c908bdbf9cf196947d0035">RCC_AHBRSTR_GPIOBRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70a3591f9b8840c32c44388b902f4e88">RCC_AHBRSTR_GPIOBRST_Msk</a></td></tr>
<tr class="separator:gab07dc17b79c908bdbf9cf196947d0035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34c737fe7686ae5f5c6c4a6b4d629b5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34c737fe7686ae5f5c6c4a6b4d629b5f">RCC_AHBRSTR_GPIOCRST_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga34c737fe7686ae5f5c6c4a6b4d629b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3a91b6109237ba689d30d129c0745d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3a91b6109237ba689d30d129c0745d1">RCC_AHBRSTR_GPIOCRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBRSTR_GPIOCRST_Pos)</td></tr>
<tr class="separator:gaf3a91b6109237ba689d30d129c0745d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b837c7b81c1a4b8f986c23b7c5b5afa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa">RCC_AHBRSTR_GPIOCRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3a91b6109237ba689d30d129c0745d1">RCC_AHBRSTR_GPIOCRST_Msk</a></td></tr>
<tr class="separator:ga5b837c7b81c1a4b8f986c23b7c5b5afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea74aa707f355af7406caa192c7a4924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea74aa707f355af7406caa192c7a4924">RCC_AHBRSTR_GPIODRST_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaea74aa707f355af7406caa192c7a4924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4171e2d513f7aed0f6beb563113effe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4171e2d513f7aed0f6beb563113effe">RCC_AHBRSTR_GPIODRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBRSTR_GPIODRST_Pos)</td></tr>
<tr class="separator:gac4171e2d513f7aed0f6beb563113effe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9054c3b77b70344f0edb27e3397fee77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9054c3b77b70344f0edb27e3397fee77">RCC_AHBRSTR_GPIODRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4171e2d513f7aed0f6beb563113effe">RCC_AHBRSTR_GPIODRST_Msk</a></td></tr>
<tr class="separator:ga9054c3b77b70344f0edb27e3397fee77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9848ca2700410fe322b00cdcbde58d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf9848ca2700410fe322b00cdcbde58d">RCC_AHBRSTR_GPIOERST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gabf9848ca2700410fe322b00cdcbde58d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f79d6e64b60bf83eea1996a68e837d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f79d6e64b60bf83eea1996a68e837d8">RCC_AHBRSTR_GPIOERST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBRSTR_GPIOERST_Pos)</td></tr>
<tr class="separator:ga2f79d6e64b60bf83eea1996a68e837d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf573d4f175347ee5083f8b790695f611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf573d4f175347ee5083f8b790695f611">RCC_AHBRSTR_GPIOERST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f79d6e64b60bf83eea1996a68e837d8">RCC_AHBRSTR_GPIOERST_Msk</a></td></tr>
<tr class="separator:gaf573d4f175347ee5083f8b790695f611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87448a4d1747070144efd6994f88821d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87448a4d1747070144efd6994f88821d">RCC_AHBRSTR_GPIOHRST_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga87448a4d1747070144efd6994f88821d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8caf7e3e9e9e915bf2901e71b38d5c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8caf7e3e9e9e915bf2901e71b38d5c5c">RCC_AHBRSTR_GPIOHRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBRSTR_GPIOHRST_Pos)</td></tr>
<tr class="separator:ga8caf7e3e9e9e915bf2901e71b38d5c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4641a35381254234afb284547689e43c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4641a35381254234afb284547689e43c">RCC_AHBRSTR_GPIOHRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8caf7e3e9e9e915bf2901e71b38d5c5c">RCC_AHBRSTR_GPIOHRST_Msk</a></td></tr>
<tr class="separator:ga4641a35381254234afb284547689e43c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7749df3fb371491c604660733006e83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7749df3fb371491c604660733006e83">RCC_AHBRSTR_GPIOFRST_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gab7749df3fb371491c604660733006e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c0d747dbd597beaf91b0d28c92f2fc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c0d747dbd597beaf91b0d28c92f2fc6">RCC_AHBRSTR_GPIOFRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBRSTR_GPIOFRST_Pos)</td></tr>
<tr class="separator:ga7c0d747dbd597beaf91b0d28c92f2fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e619b0f46c362da4e814d044e9bf86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74e619b0f46c362da4e814d044e9bf86">RCC_AHBRSTR_GPIOFRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c0d747dbd597beaf91b0d28c92f2fc6">RCC_AHBRSTR_GPIOFRST_Msk</a></td></tr>
<tr class="separator:ga74e619b0f46c362da4e814d044e9bf86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87dbea680cc1e370e502f26e431c7201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87dbea680cc1e370e502f26e431c7201">RCC_AHBRSTR_GPIOGRST_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga87dbea680cc1e370e502f26e431c7201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96e1d4b13a270b245907a73ec4dbfba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96e1d4b13a270b245907a73ec4dbfba5">RCC_AHBRSTR_GPIOGRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBRSTR_GPIOGRST_Pos)</td></tr>
<tr class="separator:ga96e1d4b13a270b245907a73ec4dbfba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfdb99f798146b522d736f74f32b9693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfdb99f798146b522d736f74f32b9693">RCC_AHBRSTR_GPIOGRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96e1d4b13a270b245907a73ec4dbfba5">RCC_AHBRSTR_GPIOGRST_Msk</a></td></tr>
<tr class="separator:gacfdb99f798146b522d736f74f32b9693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d4cf3cffb97606f4cede77caa849cf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d4cf3cffb97606f4cede77caa849cf7">RCC_AHBRSTR_CRCRST_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga2d4cf3cffb97606f4cede77caa849cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e2e30f4eedbfd579e4710ab5b023706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e2e30f4eedbfd579e4710ab5b023706">RCC_AHBRSTR_CRCRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBRSTR_CRCRST_Pos)</td></tr>
<tr class="separator:ga8e2e30f4eedbfd579e4710ab5b023706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e955ed3881dfd4a3a97b1bb13da0dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e955ed3881dfd4a3a97b1bb13da0dde">RCC_AHBRSTR_CRCRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e2e30f4eedbfd579e4710ab5b023706">RCC_AHBRSTR_CRCRST_Msk</a></td></tr>
<tr class="separator:ga6e955ed3881dfd4a3a97b1bb13da0dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf1f1ac1ab216ddfafb70eb0c9625423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf1f1ac1ab216ddfafb70eb0c9625423">RCC_AHBRSTR_FLITFRST_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gabf1f1ac1ab216ddfafb70eb0c9625423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63d8d5b313336d7132eecac9d9a5abc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63d8d5b313336d7132eecac9d9a5abc1">RCC_AHBRSTR_FLITFRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBRSTR_FLITFRST_Pos)</td></tr>
<tr class="separator:ga63d8d5b313336d7132eecac9d9a5abc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14792d6944967d58822d13c720f83ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14792d6944967d58822d13c720f83ee8">RCC_AHBRSTR_FLITFRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63d8d5b313336d7132eecac9d9a5abc1">RCC_AHBRSTR_FLITFRST_Msk</a></td></tr>
<tr class="separator:ga14792d6944967d58822d13c720f83ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648f02c2e2112d42a051b4f9be1d1ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga648f02c2e2112d42a051b4f9be1d1ffb">RCC_AHBRSTR_DMA1RST_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga648f02c2e2112d42a051b4f9be1d1ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace5daedc1c964a6d1e35789ce3c9bd60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace5daedc1c964a6d1e35789ce3c9bd60">RCC_AHBRSTR_DMA1RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBRSTR_DMA1RST_Pos)</td></tr>
<tr class="separator:gace5daedc1c964a6d1e35789ce3c9bd60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c9487ca04b0a1a992d0f2e00df739c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97c9487ca04b0a1a992d0f2e00df739c">RCC_AHBRSTR_DMA1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace5daedc1c964a6d1e35789ce3c9bd60">RCC_AHBRSTR_DMA1RST_Msk</a></td></tr>
<tr class="separator:ga97c9487ca04b0a1a992d0f2e00df739c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8bcd4e0ec5dd37f70771fb7c5efe437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8bcd4e0ec5dd37f70771fb7c5efe437">RCC_AHBRSTR_DMA2RST_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gad8bcd4e0ec5dd37f70771fb7c5efe437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b6da79e456394e8065fdc7d69eead12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b6da79e456394e8065fdc7d69eead12">RCC_AHBRSTR_DMA2RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBRSTR_DMA2RST_Pos)</td></tr>
<tr class="separator:ga8b6da79e456394e8065fdc7d69eead12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1443b5b3b8808f0b619597431f4acfe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1443b5b3b8808f0b619597431f4acfe7">RCC_AHBRSTR_DMA2RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b6da79e456394e8065fdc7d69eead12">RCC_AHBRSTR_DMA2RST_Msk</a></td></tr>
<tr class="separator:ga1443b5b3b8808f0b619597431f4acfe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga613a32917030cbb38e7897bdec0cad47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga613a32917030cbb38e7897bdec0cad47">RCC_APB2RSTR_SYSCFGRST_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga613a32917030cbb38e7897bdec0cad47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f656408c45d2f67a99cc1c093d3e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45">RCC_APB2RSTR_SYSCFGRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2RSTR_SYSCFGRST_Pos)</td></tr>
<tr class="separator:ga89f656408c45d2f67a99cc1c093d3e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813d42b8d48ae6379c053a44870af49d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45">RCC_APB2RSTR_SYSCFGRST_Msk</a></td></tr>
<tr class="separator:ga813d42b8d48ae6379c053a44870af49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed9b13161f4dbf0f960abe15c7f9f045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed9b13161f4dbf0f960abe15c7f9f045">RCC_APB2RSTR_TIM9RST_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaed9b13161f4dbf0f960abe15c7f9f045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad71d516052c6afded3292ada76c392a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad71d516052c6afded3292ada76c392a2">RCC_APB2RSTR_TIM9RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2RSTR_TIM9RST_Pos)</td></tr>
<tr class="separator:gad71d516052c6afded3292ada76c392a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3aa588d4814a289d939e111492724af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad71d516052c6afded3292ada76c392a2">RCC_APB2RSTR_TIM9RST_Msk</a></td></tr>
<tr class="separator:gab3aa588d4814a289d939e111492724af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01379fcaf1119cd7a25cdf930fe10458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01379fcaf1119cd7a25cdf930fe10458">RCC_APB2RSTR_TIM10RST_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga01379fcaf1119cd7a25cdf930fe10458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077ef7ed92b0241e49f2ecad1a8bd241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga077ef7ed92b0241e49f2ecad1a8bd241">RCC_APB2RSTR_TIM10RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2RSTR_TIM10RST_Pos)</td></tr>
<tr class="separator:ga077ef7ed92b0241e49f2ecad1a8bd241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac76155acdc99c8c6502ba3beba818f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga077ef7ed92b0241e49f2ecad1a8bd241">RCC_APB2RSTR_TIM10RST_Msk</a></td></tr>
<tr class="separator:gac76155acdc99c8c6502ba3beba818f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1b402b6082b891cf838cc69119b2a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1b402b6082b891cf838cc69119b2a1">RCC_APB2RSTR_TIM11RST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga8d1b402b6082b891cf838cc69119b2a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ffe8d460fb9abc55ec65d00d39564b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ffe8d460fb9abc55ec65d00d39564b3">RCC_APB2RSTR_TIM11RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2RSTR_TIM11RST_Pos)</td></tr>
<tr class="separator:ga6ffe8d460fb9abc55ec65d00d39564b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9651c8201d42ba03bb1bf89d9d39e60c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ffe8d460fb9abc55ec65d00d39564b3">RCC_APB2RSTR_TIM11RST_Msk</a></td></tr>
<tr class="separator:ga9651c8201d42ba03bb1bf89d9d39e60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b5b6fe4bb1f6fd6f16a40d7cdb79d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5b6fe4bb1f6fd6f16a40d7cdb79d0f">RCC_APB2RSTR_ADC1RST_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga3b5b6fe4bb1f6fd6f16a40d7cdb79d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34292524fae537377642201a554849ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34292524fae537377642201a554849ac">RCC_APB2RSTR_ADC1RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2RSTR_ADC1RST_Pos)</td></tr>
<tr class="separator:ga34292524fae537377642201a554849ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b818d0d9747621c936ad16c93a4956a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34292524fae537377642201a554849ac">RCC_APB2RSTR_ADC1RST_Msk</a></td></tr>
<tr class="separator:ga7b818d0d9747621c936ad16c93a4956a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f284f64839f82231c3e375e01105946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f284f64839f82231c3e375e01105946">RCC_APB2RSTR_SPI1RST_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga5f284f64839f82231c3e375e01105946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fb7fb16a3052da4a7d11cbdbe838689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689">RCC_APB2RSTR_SPI1RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2RSTR_SPI1RST_Pos)</td></tr>
<tr class="separator:ga4fb7fb16a3052da4a7d11cbdbe838689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345f05d3508a9fd5128208761feb29fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689">RCC_APB2RSTR_SPI1RST_Msk</a></td></tr>
<tr class="separator:ga345f05d3508a9fd5128208761feb29fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac07b0f4aae1366a80486993aa71c6237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac07b0f4aae1366a80486993aa71c6237">RCC_APB2RSTR_USART1RST_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gac07b0f4aae1366a80486993aa71c6237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f18e05ca4a63d5b8fe937eb8613005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005">RCC_APB2RSTR_USART1RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2RSTR_USART1RST_Pos)</td></tr>
<tr class="separator:ga49f18e05ca4a63d5b8fe937eb8613005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005">RCC_APB2RSTR_USART1RST_Msk</a></td></tr>
<tr class="separator:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7278dbd9406107fbccefa358501f2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef7278dbd9406107fbccefa358501f2c">RCC_APB1RSTR_TIM2RST_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaef7278dbd9406107fbccefa358501f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b0f4bc33ed5d6d5806e5074349bedb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b0f4bc33ed5d6d5806e5074349bedb">RCC_APB1RSTR_TIM2RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_TIM2RST_Pos)</td></tr>
<tr class="separator:gaf4b0f4bc33ed5d6d5806e5074349bedb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ca4659706d0e00333d4abff049dc0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b0f4bc33ed5d6d5806e5074349bedb">RCC_APB1RSTR_TIM2RST_Msk</a></td></tr>
<tr class="separator:ga51ca4659706d0e00333d4abff049dc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28531a8d644672fa950cce78175c3fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28531a8d644672fa950cce78175c3fc0">RCC_APB1RSTR_TIM3RST_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga28531a8d644672fa950cce78175c3fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1a098d575d81ac443b3d6f837a09e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1">RCC_APB1RSTR_TIM3RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_TIM3RST_Pos)</td></tr>
<tr class="separator:ga6f1a098d575d81ac443b3d6f837a09e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8680c562fd372b494a160594525d7ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1">RCC_APB1RSTR_TIM3RST_Msk</a></td></tr>
<tr class="separator:ga8680c562fd372b494a160594525d7ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd941245012a7ff32409d3858a0c369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfd941245012a7ff32409d3858a0c369">RCC_APB1RSTR_TIM4RST_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gacfd941245012a7ff32409d3858a0c369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1adc26ee7ca9aeb6316ca372633c95e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1adc26ee7ca9aeb6316ca372633c95e">RCC_APB1RSTR_TIM4RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_TIM4RST_Pos)</td></tr>
<tr class="separator:gaa1adc26ee7ca9aeb6316ca372633c95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a720364de988965b6d2f91ed6519570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1adc26ee7ca9aeb6316ca372633c95e">RCC_APB1RSTR_TIM4RST_Msk</a></td></tr>
<tr class="separator:ga6a720364de988965b6d2f91ed6519570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec5440469b072778617b76dd55faf23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec5440469b072778617b76dd55faf23">RCC_APB1RSTR_TIM5RST_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga6ec5440469b072778617b76dd55faf23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5cfd79c37096bf00916e7bda1df220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a5cfd79c37096bf00916e7bda1df220">RCC_APB1RSTR_TIM5RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_TIM5RST_Pos)</td></tr>
<tr class="separator:ga9a5cfd79c37096bf00916e7bda1df220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d1233dd5266ba55d9951e3b1a334552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a5cfd79c37096bf00916e7bda1df220">RCC_APB1RSTR_TIM5RST_Msk</a></td></tr>
<tr class="separator:ga1d1233dd5266ba55d9951e3b1a334552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f910529f471272ed5218c5067115cc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f910529f471272ed5218c5067115cc8">RCC_APB1RSTR_TIM6RST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4f910529f471272ed5218c5067115cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f222bd16fca5ae0a0475a83f9a69d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f222bd16fca5ae0a0475a83f9a69d0f">RCC_APB1RSTR_TIM6RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_TIM6RST_Pos)</td></tr>
<tr class="separator:ga4f222bd16fca5ae0a0475a83f9a69d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d64bd82cf47a209afebc7d663e28383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383">RCC_APB1RSTR_TIM6RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f222bd16fca5ae0a0475a83f9a69d0f">RCC_APB1RSTR_TIM6RST_Msk</a></td></tr>
<tr class="separator:ga8d64bd82cf47a209afebc7d663e28383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga033243ec3d5cdaa7030b8b38d39e9989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga033243ec3d5cdaa7030b8b38d39e9989">RCC_APB1RSTR_TIM7RST_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga033243ec3d5cdaa7030b8b38d39e9989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9af08f1ff685c0027708d909086b748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9af08f1ff685c0027708d909086b748">RCC_APB1RSTR_TIM7RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_TIM7RST_Pos)</td></tr>
<tr class="separator:gab9af08f1ff685c0027708d909086b748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b1d355ee76ad9a044ad37f1629e760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760">RCC_APB1RSTR_TIM7RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9af08f1ff685c0027708d909086b748">RCC_APB1RSTR_TIM7RST_Msk</a></td></tr>
<tr class="separator:ga40b1d355ee76ad9a044ad37f1629e760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff29fde4ed85162fd6fa168713da1e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff29fde4ed85162fd6fa168713da1e1e">RCC_APB1RSTR_LCDRST_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaff29fde4ed85162fd6fa168713da1e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ec29b9decbee7ab40fb84a50e9cad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6ec29b9decbee7ab40fb84a50e9cad7">RCC_APB1RSTR_LCDRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_LCDRST_Pos)</td></tr>
<tr class="separator:gac6ec29b9decbee7ab40fb84a50e9cad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5fc9c8195476406d32332999cc89ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5fc9c8195476406d32332999cc89ede">RCC_APB1RSTR_LCDRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6ec29b9decbee7ab40fb84a50e9cad7">RCC_APB1RSTR_LCDRST_Msk</a></td></tr>
<tr class="separator:gac5fc9c8195476406d32332999cc89ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9d96e880c3040ba8dbe155a6129ca69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9d96e880c3040ba8dbe155a6129ca69">RCC_APB1RSTR_WWDGRST_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf9d96e880c3040ba8dbe155a6129ca69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga919c04abb655aa94b244dcebbf647748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748">RCC_APB1RSTR_WWDGRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_WWDGRST_Pos)</td></tr>
<tr class="separator:ga919c04abb655aa94b244dcebbf647748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748">RCC_APB1RSTR_WWDGRST_Msk</a></td></tr>
<tr class="separator:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga148b63aa15907eac1bd4894a7c157100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga148b63aa15907eac1bd4894a7c157100">RCC_APB1RSTR_SPI2RST_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga148b63aa15907eac1bd4894a7c157100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae378c28cf590c56f5487bd92705d6d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae378c28cf590c56f5487bd92705d6d54">RCC_APB1RSTR_SPI2RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_SPI2RST_Pos)</td></tr>
<tr class="separator:gae378c28cf590c56f5487bd92705d6d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae378c28cf590c56f5487bd92705d6d54">RCC_APB1RSTR_SPI2RST_Msk</a></td></tr>
<tr class="separator:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9458442b1f7afb7bb8c858eceb8a7e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9458442b1f7afb7bb8c858eceb8a7e22">RCC_APB1RSTR_SPI3RST_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga9458442b1f7afb7bb8c858eceb8a7e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0566a08a6cbd33046ff893d7c3b7bf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0566a08a6cbd33046ff893d7c3b7bf1">RCC_APB1RSTR_SPI3RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_SPI3RST_Pos)</td></tr>
<tr class="separator:gae0566a08a6cbd33046ff893d7c3b7bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261e0f1b39cd1cab41ec6bf40c21867b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261e0f1b39cd1cab41ec6bf40c21867b">RCC_APB1RSTR_SPI3RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0566a08a6cbd33046ff893d7c3b7bf1">RCC_APB1RSTR_SPI3RST_Msk</a></td></tr>
<tr class="separator:ga261e0f1b39cd1cab41ec6bf40c21867b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ca9ee6dbf794ec18d25721123a1119"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2ca9ee6dbf794ec18d25721123a1119">RCC_APB1RSTR_USART2RST_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaa2ca9ee6dbf794ec18d25721123a1119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0beb24842078f8a070ba7f96ca579f43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43">RCC_APB1RSTR_USART2RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_USART2RST_Pos)</td></tr>
<tr class="separator:ga0beb24842078f8a070ba7f96ca579f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43">RCC_APB1RSTR_USART2RST_Msk</a></td></tr>
<tr class="separator:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d88961277f1aaaaa0088ee671319522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d88961277f1aaaaa0088ee671319522">RCC_APB1RSTR_USART3RST_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga8d88961277f1aaaaa0088ee671319522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafe9da843ef3eb19c556b8eeed4e56bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafe9da843ef3eb19c556b8eeed4e56bf">RCC_APB1RSTR_USART3RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_USART3RST_Pos)</td></tr>
<tr class="separator:gaafe9da843ef3eb19c556b8eeed4e56bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766478ebdcbb647eb3f32962543bd194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194">RCC_APB1RSTR_USART3RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaafe9da843ef3eb19c556b8eeed4e56bf">RCC_APB1RSTR_USART3RST_Msk</a></td></tr>
<tr class="separator:ga766478ebdcbb647eb3f32962543bd194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff8420398d7b2ac7a1845643b0e2010b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff8420398d7b2ac7a1845643b0e2010b">RCC_APB1RSTR_UART4RST_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gaff8420398d7b2ac7a1845643b0e2010b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c84c3ac04f075c4571c4518e9dc6f5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c84c3ac04f075c4571c4518e9dc6f5d">RCC_APB1RSTR_UART4RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_UART4RST_Pos)</td></tr>
<tr class="separator:ga1c84c3ac04f075c4571c4518e9dc6f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0802e99fa9eb9388393af3135ca2cb2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0802e99fa9eb9388393af3135ca2cb2b">RCC_APB1RSTR_UART4RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c84c3ac04f075c4571c4518e9dc6f5d">RCC_APB1RSTR_UART4RST_Msk</a></td></tr>
<tr class="separator:ga0802e99fa9eb9388393af3135ca2cb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddedfda3a5db9ea42104b43d23a64495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddedfda3a5db9ea42104b43d23a64495">RCC_APB1RSTR_UART5RST_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaddedfda3a5db9ea42104b43d23a64495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aaecac95d9e201eb6a3ee127881381b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5aaecac95d9e201eb6a3ee127881381b">RCC_APB1RSTR_UART5RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_UART5RST_Pos)</td></tr>
<tr class="separator:ga5aaecac95d9e201eb6a3ee127881381b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e4d54359192c58725e5ece2b539f8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e4d54359192c58725e5ece2b539f8ee">RCC_APB1RSTR_UART5RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5aaecac95d9e201eb6a3ee127881381b">RCC_APB1RSTR_UART5RST_Msk</a></td></tr>
<tr class="separator:ga5e4d54359192c58725e5ece2b539f8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3f6df08a3eae853a3fc8b2d0fcc0882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3f6df08a3eae853a3fc8b2d0fcc0882">RCC_APB1RSTR_I2C1RST_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gac3f6df08a3eae853a3fc8b2d0fcc0882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95fda0adab6e9d4daa6417c17d905214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214">RCC_APB1RSTR_I2C1RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_I2C1RST_Pos)</td></tr>
<tr class="separator:ga95fda0adab6e9d4daa6417c17d905214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd25346a7d7b0009090adfbca899b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214">RCC_APB1RSTR_I2C1RST_Msk</a></td></tr>
<tr class="separator:gadcd25346a7d7b0009090adfbca899b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1c1f07b2b2cc274c0b297d779b936f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1c1f07b2b2cc274c0b297d779b936f">RCC_APB1RSTR_I2C2RST_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga0a1c1f07b2b2cc274c0b297d779b936f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga914a46fcb3b028610d9badb471c82bd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga914a46fcb3b028610d9badb471c82bd3">RCC_APB1RSTR_I2C2RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_I2C2RST_Pos)</td></tr>
<tr class="separator:ga914a46fcb3b028610d9badb471c82bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga914a46fcb3b028610d9badb471c82bd3">RCC_APB1RSTR_I2C2RST_Msk</a></td></tr>
<tr class="separator:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a70f943d7814f47d040c48185d4d1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a70f943d7814f47d040c48185d4d1d">RCC_APB1RSTR_USBRST_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gaf4a70f943d7814f47d040c48185d4d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf411975dd1ae41f730652fdb39c1940c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf411975dd1ae41f730652fdb39c1940c">RCC_APB1RSTR_USBRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_USBRST_Pos)</td></tr>
<tr class="separator:gaf411975dd1ae41f730652fdb39c1940c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51baa4f973f66eb9781d690fa061f97f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51baa4f973f66eb9781d690fa061f97f">RCC_APB1RSTR_USBRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf411975dd1ae41f730652fdb39c1940c">RCC_APB1RSTR_USBRST_Msk</a></td></tr>
<tr class="separator:ga51baa4f973f66eb9781d690fa061f97f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d1ad283fb0cc11c6394cc28e4da4d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48d1ad283fb0cc11c6394cc28e4da4d0">RCC_APB1RSTR_PWRRST_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga48d1ad283fb0cc11c6394cc28e4da4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9ed6c6cee6df40b16793fe7479ea7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a">RCC_APB1RSTR_PWRRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_PWRRST_Pos)</td></tr>
<tr class="separator:gabe9ed6c6cee6df40b16793fe7479ea7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274d8cb48f0e89831efabea66d64af2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a">RCC_APB1RSTR_PWRRST_Msk</a></td></tr>
<tr class="separator:ga274d8cb48f0e89831efabea66d64af2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0612cbad1c01508c2c3acd8502a16f76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0612cbad1c01508c2c3acd8502a16f76">RCC_APB1RSTR_DACRST_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga0612cbad1c01508c2c3acd8502a16f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09759c3881f10d9210653490a651f995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09759c3881f10d9210653490a651f995">RCC_APB1RSTR_DACRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_DACRST_Pos)</td></tr>
<tr class="separator:ga09759c3881f10d9210653490a651f995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fb9c125237cfe5b6436ca795e7f3564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564">RCC_APB1RSTR_DACRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09759c3881f10d9210653490a651f995">RCC_APB1RSTR_DACRST_Msk</a></td></tr>
<tr class="separator:ga7fb9c125237cfe5b6436ca795e7f3564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6fd230a9aeef162c32c98d48177cfec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6fd230a9aeef162c32c98d48177cfec">RCC_APB1RSTR_COMPRST_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gaa6fd230a9aeef162c32c98d48177cfec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad213e38d0815506ab85c8232e77ce8fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad213e38d0815506ab85c8232e77ce8fa">RCC_APB1RSTR_COMPRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_COMPRST_Pos)</td></tr>
<tr class="separator:gad213e38d0815506ab85c8232e77ce8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8895a90782d329bed4152b0bcf8266f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8895a90782d329bed4152b0bcf8266f7">RCC_APB1RSTR_COMPRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad213e38d0815506ab85c8232e77ce8fa">RCC_APB1RSTR_COMPRST_Msk</a></td></tr>
<tr class="separator:ga8895a90782d329bed4152b0bcf8266f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f1120470ed7c8b9470d0806286d72e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f1120470ed7c8b9470d0806286d72e8">RCC_AHBENR_GPIOAEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5f1120470ed7c8b9470d0806286d72e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a90ce137fc45f18de5746d6df9614eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a90ce137fc45f18de5746d6df9614eb">RCC_AHBENR_GPIOAEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_GPIOAEN_Pos)</td></tr>
<tr class="separator:ga4a90ce137fc45f18de5746d6df9614eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8909660b884f126ab1476daac7999619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8909660b884f126ab1476daac7999619">RCC_AHBENR_GPIOAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a90ce137fc45f18de5746d6df9614eb">RCC_AHBENR_GPIOAEN_Msk</a></td></tr>
<tr class="separator:ga8909660b884f126ab1476daac7999619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3601e9b03059b9017f8da90df5dc08ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3601e9b03059b9017f8da90df5dc08ed">RCC_AHBENR_GPIOBEN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga3601e9b03059b9017f8da90df5dc08ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3087c568042f0ed4dc205543c35edf4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3087c568042f0ed4dc205543c35edf4d">RCC_AHBENR_GPIOBEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_GPIOBEN_Pos)</td></tr>
<tr class="separator:ga3087c568042f0ed4dc205543c35edf4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7995351a5b0545e8cd86a228d97dcec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7995351a5b0545e8cd86a228d97dcec">RCC_AHBENR_GPIOBEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3087c568042f0ed4dc205543c35edf4d">RCC_AHBENR_GPIOBEN_Msk</a></td></tr>
<tr class="separator:gab7995351a5b0545e8cd86a228d97dcec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d032f5e4d2e8c46e3cedb1149e34aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d032f5e4d2e8c46e3cedb1149e34aae">RCC_AHBENR_GPIOCEN_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga5d032f5e4d2e8c46e3cedb1149e34aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23781a1bd8bd1d4c20409dc83cb5b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf23781a1bd8bd1d4c20409dc83cb5b9d">RCC_AHBENR_GPIOCEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_GPIOCEN_Pos)</td></tr>
<tr class="separator:gaf23781a1bd8bd1d4c20409dc83cb5b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5c4504b7adbb13372e7536123a756b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5c4504b7adbb13372e7536123a756b">RCC_AHBENR_GPIOCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf23781a1bd8bd1d4c20409dc83cb5b9d">RCC_AHBENR_GPIOCEN_Msk</a></td></tr>
<tr class="separator:ga7e5c4504b7adbb13372e7536123a756b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5516161e868084b5f27a96d3388db63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5516161e868084b5f27a96d3388db63">RCC_AHBENR_GPIODEN_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaa5516161e868084b5f27a96d3388db63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ebd5eebe40af59d6623d234110a6ed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ebd5eebe40af59d6623d234110a6ed5">RCC_AHBENR_GPIODEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_GPIODEN_Pos)</td></tr>
<tr class="separator:ga9ebd5eebe40af59d6623d234110a6ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b7f4fd011c26e100682157c4a59890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07b7f4fd011c26e100682157c4a59890">RCC_AHBENR_GPIODEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ebd5eebe40af59d6623d234110a6ed5">RCC_AHBENR_GPIODEN_Msk</a></td></tr>
<tr class="separator:ga07b7f4fd011c26e100682157c4a59890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0807659acbcf70abbac96efdf6eb970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0807659acbcf70abbac96efdf6eb970">RCC_AHBENR_GPIOEEN_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gad0807659acbcf70abbac96efdf6eb970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab19a312f151c921ce9bf420d99c96b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab19a312f151c921ce9bf420d99c96b9d">RCC_AHBENR_GPIOEEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_GPIOEEN_Pos)</td></tr>
<tr class="separator:gab19a312f151c921ce9bf420d99c96b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaadb75d66f86d0da923ef690fd3f35c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaadb75d66f86d0da923ef690fd3f35c7">RCC_AHBENR_GPIOEEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab19a312f151c921ce9bf420d99c96b9d">RCC_AHBENR_GPIOEEN_Msk</a></td></tr>
<tr class="separator:gaaadb75d66f86d0da923ef690fd3f35c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga005af92108c0096c7f92f283b5df3e37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga005af92108c0096c7f92f283b5df3e37">RCC_AHBENR_GPIOHEN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga005af92108c0096c7f92f283b5df3e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3e9722e6e6eae3e99689ddd042b0601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3e9722e6e6eae3e99689ddd042b0601">RCC_AHBENR_GPIOHEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_GPIOHEN_Pos)</td></tr>
<tr class="separator:gab3e9722e6e6eae3e99689ddd042b0601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65735e58928263f9171aa04ce1784843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65735e58928263f9171aa04ce1784843">RCC_AHBENR_GPIOHEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3e9722e6e6eae3e99689ddd042b0601">RCC_AHBENR_GPIOHEN_Msk</a></td></tr>
<tr class="separator:ga65735e58928263f9171aa04ce1784843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab306027393eee6260bf3af1c67187e4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab306027393eee6260bf3af1c67187e4c">RCC_AHBENR_GPIOFEN_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gab306027393eee6260bf3af1c67187e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef4b92126f559a1d9bd19d6585aef15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacef4b92126f559a1d9bd19d6585aef15">RCC_AHBENR_GPIOFEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_GPIOFEN_Pos)</td></tr>
<tr class="separator:gacef4b92126f559a1d9bd19d6585aef15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c0de1cc7b72b07f81bce3597a63dc39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c0de1cc7b72b07f81bce3597a63dc39">RCC_AHBENR_GPIOFEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacef4b92126f559a1d9bd19d6585aef15">RCC_AHBENR_GPIOFEN_Msk</a></td></tr>
<tr class="separator:ga9c0de1cc7b72b07f81bce3597a63dc39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba752ee36f911c67a148f9deb14721b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ba752ee36f911c67a148f9deb14721b">RCC_AHBENR_GPIOGEN_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga2ba752ee36f911c67a148f9deb14721b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12014c50e5880f73d2aba034a776cce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12014c50e5880f73d2aba034a776cce6">RCC_AHBENR_GPIOGEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_GPIOGEN_Pos)</td></tr>
<tr class="separator:ga12014c50e5880f73d2aba034a776cce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08e8871667788c394be6b1f1f6fc011c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08e8871667788c394be6b1f1f6fc011c">RCC_AHBENR_GPIOGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12014c50e5880f73d2aba034a776cce6">RCC_AHBENR_GPIOGEN_Msk</a></td></tr>
<tr class="separator:ga08e8871667788c394be6b1f1f6fc011c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad96fd65d0b137ac99606f110cdd781dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad96fd65d0b137ac99606f110cdd781dc">RCC_AHBENR_CRCEN_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gad96fd65d0b137ac99606f110cdd781dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad82a037ec42681f23b2d2e5148e6c3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0">RCC_AHBENR_CRCEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_CRCEN_Pos)</td></tr>
<tr class="separator:gad82a037ec42681f23b2d2e5148e6c3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade3ee302bf659a2bfbf75e1a00630242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0">RCC_AHBENR_CRCEN_Msk</a></td></tr>
<tr class="separator:gade3ee302bf659a2bfbf75e1a00630242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fdf0f8b26093f33bef5b5d8e828f7a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fdf0f8b26093f33bef5b5d8e828f7a7">RCC_AHBENR_FLITFEN_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga9fdf0f8b26093f33bef5b5d8e828f7a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0265ba319e11b43218c1c676d5ad51b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0265ba319e11b43218c1c676d5ad51b9">RCC_AHBENR_FLITFEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_FLITFEN_Pos)</td></tr>
<tr class="separator:ga0265ba319e11b43218c1c676d5ad51b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a12de126652d191a1bc2c114c3395a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0265ba319e11b43218c1c676d5ad51b9">RCC_AHBENR_FLITFEN_Msk</a></td></tr>
<tr class="separator:ga67a12de126652d191a1bc2c114c3395a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209a543465500a77de162d3695ddd800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga209a543465500a77de162d3695ddd800">RCC_AHBENR_DMA1EN_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga209a543465500a77de162d3695ddd800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f0587aa806e1f7f144d8e89390ca5b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f0587aa806e1f7f144d8e89390ca5b7">RCC_AHBENR_DMA1EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_DMA1EN_Pos)</td></tr>
<tr class="separator:ga4f0587aa806e1f7f144d8e89390ca5b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c3053f1ce37c9f643f0e31471927ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f0587aa806e1f7f144d8e89390ca5b7">RCC_AHBENR_DMA1EN_Msk</a></td></tr>
<tr class="separator:gac8c3053f1ce37c9f643f0e31471927ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47ca59473293825a0617f745eecd3be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae47ca59473293825a0617f745eecd3be">RCC_AHBENR_DMA2EN_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gae47ca59473293825a0617f745eecd3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4933bbd71927f2e9f8e009fc160e5389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4933bbd71927f2e9f8e009fc160e5389">RCC_AHBENR_DMA2EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_DMA2EN_Pos)</td></tr>
<tr class="separator:ga4933bbd71927f2e9f8e009fc160e5389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c1919d23da5027f6d44fda6963fc984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c1919d23da5027f6d44fda6963fc984">RCC_AHBENR_DMA2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4933bbd71927f2e9f8e009fc160e5389">RCC_AHBENR_DMA2EN_Msk</a></td></tr>
<tr class="separator:ga5c1919d23da5027f6d44fda6963fc984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e61727e044998a6ebee3dcf48614554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e61727e044998a6ebee3dcf48614554">RCC_APB2ENR_SYSCFGEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2e61727e044998a6ebee3dcf48614554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga781c030e54df45c8f190c9f03d20f4a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga781c030e54df45c8f190c9f03d20f4a5">RCC_APB2ENR_SYSCFGEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2ENR_SYSCFGEN_Pos)</td></tr>
<tr class="separator:ga781c030e54df45c8f190c9f03d20f4a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga781c030e54df45c8f190c9f03d20f4a5">RCC_APB2ENR_SYSCFGEN_Msk</a></td></tr>
<tr class="separator:ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1023b40804156535a7fd0b0fd17da26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1023b40804156535a7fd0b0fd17da26">RCC_APB2ENR_TIM9EN_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gac1023b40804156535a7fd0b0fd17da26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7973b960b45268bd0160c1f5f21acf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7973b960b45268bd0160c1f5f21acf2">RCC_APB2ENR_TIM9EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2ENR_TIM9EN_Pos)</td></tr>
<tr class="separator:gad7973b960b45268bd0160c1f5f21acf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga987ebd8255dc8f9c09127e1d608d1065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7973b960b45268bd0160c1f5f21acf2">RCC_APB2ENR_TIM9EN_Msk</a></td></tr>
<tr class="separator:ga987ebd8255dc8f9c09127e1d608d1065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga595f4318939fac8cef4cfb6a886a0811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga595f4318939fac8cef4cfb6a886a0811">RCC_APB2ENR_TIM10EN_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga595f4318939fac8cef4cfb6a886a0811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga539dc20498c8b8abdf208bd2b98a46c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga539dc20498c8b8abdf208bd2b98a46c6">RCC_APB2ENR_TIM10EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2ENR_TIM10EN_Pos)</td></tr>
<tr class="separator:ga539dc20498c8b8abdf208bd2b98a46c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa98e28e157787e24b93af95273ab3055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga539dc20498c8b8abdf208bd2b98a46c6">RCC_APB2ENR_TIM10EN_Msk</a></td></tr>
<tr class="separator:gaa98e28e157787e24b93af95273ab3055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4175c4afc573a7bdd6fa19faaaf9f735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4175c4afc573a7bdd6fa19faaaf9f735">RCC_APB2ENR_TIM11EN_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4175c4afc573a7bdd6fa19faaaf9f735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5273bcf1abc8db0bf1617c747bab5ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5273bcf1abc8db0bf1617c747bab5ec">RCC_APB2ENR_TIM11EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2ENR_TIM11EN_Pos)</td></tr>
<tr class="separator:gaa5273bcf1abc8db0bf1617c747bab5ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1d2aeebc8ccf4e2ee18f4d924a35188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5273bcf1abc8db0bf1617c747bab5ec">RCC_APB2ENR_TIM11EN_Msk</a></td></tr>
<tr class="separator:gab1d2aeebc8ccf4e2ee18f4d924a35188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabad54999d05c830541de19027fb92c97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabad54999d05c830541de19027fb92c97">RCC_APB2ENR_ADC1EN_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gabad54999d05c830541de19027fb92c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11c50e2378b7a8d15c9a2eb89f561efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11c50e2378b7a8d15c9a2eb89f561efe">RCC_APB2ENR_ADC1EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2ENR_ADC1EN_Pos)</td></tr>
<tr class="separator:ga11c50e2378b7a8d15c9a2eb89f561efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11c50e2378b7a8d15c9a2eb89f561efe">RCC_APB2ENR_ADC1EN_Msk</a></td></tr>
<tr class="separator:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b08db44a4ccc823a4ecaf89c3b4309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b08db44a4ccc823a4ecaf89c3b4309">RCC_APB2ENR_SPI1EN_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga77b08db44a4ccc823a4ecaf89c3b4309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefba87e52830d0d82cd94eb11089aa1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b">RCC_APB2ENR_SPI1EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2ENR_SPI1EN_Pos)</td></tr>
<tr class="separator:gaefba87e52830d0d82cd94eb11089aa1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08a3510371b9234eb96369c91d3552f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b">RCC_APB2ENR_SPI1EN_Msk</a></td></tr>
<tr class="separator:gae08a3510371b9234eb96369c91d3552f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603eb3c42e7ee50f31fb6fade0b4e43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga603eb3c42e7ee50f31fb6fade0b4e43b">RCC_APB2ENR_USART1EN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga603eb3c42e7ee50f31fb6fade0b4e43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a185f9bf1e72599fc7d2e02716ee40b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b">RCC_APB2ENR_USART1EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2ENR_USART1EN_Pos)</td></tr>
<tr class="separator:ga6a185f9bf1e72599fc7d2e02716ee40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b">RCC_APB2ENR_USART1EN_Msk</a></td></tr>
<tr class="separator:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c1e030bdf85faeae65b74850497e29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7c1e030bdf85faeae65b74850497e29">RCC_APB1ENR_TIM2EN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa7c1e030bdf85faeae65b74850497e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ed542e8a186c731ad3221c61b4aa81a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ed542e8a186c731ad3221c61b4aa81a">RCC_APB1ENR_TIM2EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_TIM2EN_Pos)</td></tr>
<tr class="separator:ga7ed542e8a186c731ad3221c61b4aa81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ed542e8a186c731ad3221c61b4aa81a">RCC_APB1ENR_TIM2EN_Msk</a></td></tr>
<tr class="separator:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga512bf591e0527e83b8ae823c42da2f1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga512bf591e0527e83b8ae823c42da2f1e">RCC_APB1ENR_TIM3EN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga512bf591e0527e83b8ae823c42da2f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39d58d377cd38e5685344b7d9a88ce1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c">RCC_APB1ENR_TIM3EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_TIM3EN_Pos)</td></tr>
<tr class="separator:ga39d58d377cd38e5685344b7d9a88ce1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c">RCC_APB1ENR_TIM3EN_Msk</a></td></tr>
<tr class="separator:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad32ced9621c44cd74f36cbfdec22582e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad32ced9621c44cd74f36cbfdec22582e">RCC_APB1ENR_TIM4EN_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gad32ced9621c44cd74f36cbfdec22582e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef489da1fe7bd776d2fc27eb689fd9c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef489da1fe7bd776d2fc27eb689fd9c4">RCC_APB1ENR_TIM4EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_TIM4EN_Pos)</td></tr>
<tr class="separator:gaef489da1fe7bd776d2fc27eb689fd9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4fbbf6b1beeec92c7d80e9e05bd1461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef489da1fe7bd776d2fc27eb689fd9c4">RCC_APB1ENR_TIM4EN_Msk</a></td></tr>
<tr class="separator:gad4fbbf6b1beeec92c7d80e9e05bd1461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9022ea1b9729864c70216a4f04326f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9022ea1b9729864c70216a4f04326f22">RCC_APB1ENR_TIM5EN_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga9022ea1b9729864c70216a4f04326f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50e3f7f788191131f045cd40594e5c15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50e3f7f788191131f045cd40594e5c15">RCC_APB1ENR_TIM5EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_TIM5EN_Pos)</td></tr>
<tr class="separator:ga50e3f7f788191131f045cd40594e5c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49abbbc8fd297c544df2d337b28f80e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50e3f7f788191131f045cd40594e5c15">RCC_APB1ENR_TIM5EN_Msk</a></td></tr>
<tr class="separator:ga49abbbc8fd297c544df2d337b28f80e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae48475ae28539f1a2ce3852fbd7c1e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae48475ae28539f1a2ce3852fbd7c1e71">RCC_APB1ENR_TIM6EN_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae48475ae28539f1a2ce3852fbd7c1e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34240ad1a5f4eb5ed19e7104da631d1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34240ad1a5f4eb5ed19e7104da631d1e">RCC_APB1ENR_TIM6EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_TIM6EN_Pos)</td></tr>
<tr class="separator:ga34240ad1a5f4eb5ed19e7104da631d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0279b1f0ff35c2df728d9653cabc0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c">RCC_APB1ENR_TIM6EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34240ad1a5f4eb5ed19e7104da631d1e">RCC_APB1ENR_TIM6EN_Msk</a></td></tr>
<tr class="separator:gafb0279b1f0ff35c2df728d9653cabc0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c3d0403cb8a2a9daa5f789e3547d27d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c3d0403cb8a2a9daa5f789e3547d27d">RCC_APB1ENR_TIM7EN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga4c3d0403cb8a2a9daa5f789e3547d27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3160c7aa3480db783e4cc7f50ed721"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3160c7aa3480db783e4cc7f50ed721">RCC_APB1ENR_TIM7EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_TIM7EN_Pos)</td></tr>
<tr class="separator:ga6d3160c7aa3480db783e4cc7f50ed721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab595fbaf4167297d8fe2825e41f41990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990">RCC_APB1ENR_TIM7EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3160c7aa3480db783e4cc7f50ed721">RCC_APB1ENR_TIM7EN_Msk</a></td></tr>
<tr class="separator:gab595fbaf4167297d8fe2825e41f41990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d12c7b76c1fe8be02fa6fb71eeda38f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d12c7b76c1fe8be02fa6fb71eeda38f">RCC_APB1ENR_LCDEN_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga5d12c7b76c1fe8be02fa6fb71eeda38f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cbca5fcd951e3b8b42abe3a2271bfe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cbca5fcd951e3b8b42abe3a2271bfe2">RCC_APB1ENR_LCDEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_LCDEN_Pos)</td></tr>
<tr class="separator:ga7cbca5fcd951e3b8b42abe3a2271bfe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67644bbc78bc6be7ec4e024020477e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67644bbc78bc6be7ec4e024020477e12">RCC_APB1ENR_LCDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cbca5fcd951e3b8b42abe3a2271bfe2">RCC_APB1ENR_LCDEN_Msk</a></td></tr>
<tr class="separator:ga67644bbc78bc6be7ec4e024020477e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3fd18a8801d86093018dfe2ea3b2b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3fd18a8801d86093018dfe2ea3b2b4a">RCC_APB1ENR_WWDGEN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf3fd18a8801d86093018dfe2ea3b2b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09ad274a2f953fdb7c7ce0e6d69e8798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798">RCC_APB1ENR_WWDGEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_WWDGEN_Pos)</td></tr>
<tr class="separator:ga09ad274a2f953fdb7c7ce0e6d69e8798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf712b922ee776a972d2efa3da0ea4733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798">RCC_APB1ENR_WWDGEN_Msk</a></td></tr>
<tr class="separator:gaf712b922ee776a972d2efa3da0ea4733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea7eb0710266a43edcd813440b159f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea7eb0710266a43edcd813440b159f8e">RCC_APB1ENR_SPI2EN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaea7eb0710266a43edcd813440b159f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd0ff191b4b6253b499258e4625cc65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd0ff191b4b6253b499258e4625cc65">RCC_APB1ENR_SPI2EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_SPI2EN_Pos)</td></tr>
<tr class="separator:ga5fd0ff191b4b6253b499258e4625cc65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdce64692c44bf95efbf2fed054e59be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd0ff191b4b6253b499258e4625cc65">RCC_APB1ENR_SPI2EN_Msk</a></td></tr>
<tr class="separator:gafdce64692c44bf95efbf2fed054e59be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59915518ddf7e60fc5da8072b3ce6dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59915518ddf7e60fc5da8072b3ce6dd9">RCC_APB1ENR_SPI3EN_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga59915518ddf7e60fc5da8072b3ce6dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3852cf58a863e5b0133d5bc84bcede3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3852cf58a863e5b0133d5bc84bcede3f">RCC_APB1ENR_SPI3EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_SPI3EN_Pos)</td></tr>
<tr class="separator:ga3852cf58a863e5b0133d5bc84bcede3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8757f8d1e1ff1447e08e5abea4615083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8757f8d1e1ff1447e08e5abea4615083">RCC_APB1ENR_SPI3EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3852cf58a863e5b0133d5bc84bcede3f">RCC_APB1ENR_SPI3EN_Msk</a></td></tr>
<tr class="separator:ga8757f8d1e1ff1447e08e5abea4615083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a410d2ae7f9133227d2a35cde9188d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a410d2ae7f9133227d2a35cde9188d6">RCC_APB1ENR_USART2EN_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga9a410d2ae7f9133227d2a35cde9188d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga510e179108a8914b0830b1ff30951caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf">RCC_APB1ENR_USART2EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_USART2EN_Pos)</td></tr>
<tr class="separator:ga510e179108a8914b0830b1ff30951caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab840af4f735ec36419d61c7db3cfa00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf">RCC_APB1ENR_USART2EN_Msk</a></td></tr>
<tr class="separator:gab840af4f735ec36419d61c7db3cfa00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bfba28e5987744972af99c83dfd0a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bfba28e5987744972af99c83dfd0a68">RCC_APB1ENR_USART3EN_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga5bfba28e5987744972af99c83dfd0a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98f52fa1ae42a405334a2cc84f993b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98f52fa1ae42a405334a2cc84f993b2">RCC_APB1ENR_USART3EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_USART3EN_Pos)</td></tr>
<tr class="separator:gac98f52fa1ae42a405334a2cc84f993b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8033e0312aea02ae7eb2d57da13e8298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298">RCC_APB1ENR_USART3EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac98f52fa1ae42a405334a2cc84f993b2">RCC_APB1ENR_USART3EN_Msk</a></td></tr>
<tr class="separator:ga8033e0312aea02ae7eb2d57da13e8298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadad62b6567db40949d10c876718780f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadad62b6567db40949d10c876718780f6">RCC_APB1ENR_UART4EN_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gadad62b6567db40949d10c876718780f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f02158e2eaba91c9cbc6e499aa4471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33f02158e2eaba91c9cbc6e499aa4471">RCC_APB1ENR_UART4EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_UART4EN_Pos)</td></tr>
<tr class="separator:ga33f02158e2eaba91c9cbc6e499aa4471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6b0fe571aa29ed30389f87bdbf37b46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6b0fe571aa29ed30389f87bdbf37b46">RCC_APB1ENR_UART4EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33f02158e2eaba91c9cbc6e499aa4471">RCC_APB1ENR_UART4EN_Msk</a></td></tr>
<tr class="separator:gae6b0fe571aa29ed30389f87bdbf37b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99f56067e63f26f0ecb64bdf36be19df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99f56067e63f26f0ecb64bdf36be19df">RCC_APB1ENR_UART5EN_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga99f56067e63f26f0ecb64bdf36be19df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab01815c1b0ced6d002d1b7590e9b8b15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab01815c1b0ced6d002d1b7590e9b8b15">RCC_APB1ENR_UART5EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_UART5EN_Pos)</td></tr>
<tr class="separator:gab01815c1b0ced6d002d1b7590e9b8b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24a9eea153892405f53007f521efee2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24a9eea153892405f53007f521efee2e">RCC_APB1ENR_UART5EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab01815c1b0ced6d002d1b7590e9b8b15">RCC_APB1ENR_UART5EN_Msk</a></td></tr>
<tr class="separator:ga24a9eea153892405f53007f521efee2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f1cab341f8320372dfd95bce3d2d918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f1cab341f8320372dfd95bce3d2d918">RCC_APB1ENR_I2C1EN_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga0f1cab341f8320372dfd95bce3d2d918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b2a4e92cb0eba09a147ee9770195eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee">RCC_APB1ENR_I2C1EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_I2C1EN_Pos)</td></tr>
<tr class="separator:ga2b2a4e92cb0eba09a147ee9770195eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee">RCC_APB1ENR_I2C1EN_Msk</a></td></tr>
<tr class="separator:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94ad0c869b4e644dacba6b170797fcf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94ad0c869b4e644dacba6b170797fcf6">RCC_APB1ENR_I2C2EN_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga94ad0c869b4e644dacba6b170797fcf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb344f4fbe0d1286860e8c47f73339ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb344f4fbe0d1286860e8c47f73339ce">RCC_APB1ENR_I2C2EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_I2C2EN_Pos)</td></tr>
<tr class="separator:gadb344f4fbe0d1286860e8c47f73339ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb344f4fbe0d1286860e8c47f73339ce">RCC_APB1ENR_I2C2EN_Msk</a></td></tr>
<tr class="separator:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4584cb663362ae0f34c01e1d2ee266f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4584cb663362ae0f34c01e1d2ee266f8">RCC_APB1ENR_USBEN_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga4584cb663362ae0f34c01e1d2ee266f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99a0c352aef5c3d72339c965d137f06d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99a0c352aef5c3d72339c965d137f06d">RCC_APB1ENR_USBEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_USBEN_Pos)</td></tr>
<tr class="separator:ga99a0c352aef5c3d72339c965d137f06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga563ec3f13e60adc91bc8741c5cc8184f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f">RCC_APB1ENR_USBEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99a0c352aef5c3d72339c965d137f06d">RCC_APB1ENR_USBEN_Msk</a></td></tr>
<tr class="separator:ga563ec3f13e60adc91bc8741c5cc8184f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d869630ea19b70ec5c740cc6b37f49c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d869630ea19b70ec5c740cc6b37f49c">RCC_APB1ENR_PWREN_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga9d869630ea19b70ec5c740cc6b37f49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ba08580eae539419497cdd62c530bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad">RCC_APB1ENR_PWREN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_PWREN_Pos)</td></tr>
<tr class="separator:ga4ba08580eae539419497cdd62c530bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad">RCC_APB1ENR_PWREN_Msk</a></td></tr>
<tr class="separator:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7982505dca41bc51c29dcdcc03eb789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7982505dca41bc51c29dcdcc03eb789">RCC_APB1ENR_DACEN_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gac7982505dca41bc51c29dcdcc03eb789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd51394bb1f7c10cef36c5dd2e19766d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd51394bb1f7c10cef36c5dd2e19766d">RCC_APB1ENR_DACEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_DACEN_Pos)</td></tr>
<tr class="separator:gacd51394bb1f7c10cef36c5dd2e19766d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087968e2786321fb8645c46b22eea132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132">RCC_APB1ENR_DACEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd51394bb1f7c10cef36c5dd2e19766d">RCC_APB1ENR_DACEN_Msk</a></td></tr>
<tr class="separator:ga087968e2786321fb8645c46b22eea132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa704714005b95169a1a03204b5222de6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa704714005b95169a1a03204b5222de6">RCC_APB1ENR_COMPEN_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gaa704714005b95169a1a03204b5222de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0811b0e27ec0f29e4650f7098f2a7fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0811b0e27ec0f29e4650f7098f2a7fc3">RCC_APB1ENR_COMPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_COMPEN_Pos)</td></tr>
<tr class="separator:ga0811b0e27ec0f29e4650f7098f2a7fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25307398c31b0f372cad700d4c0d26ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25307398c31b0f372cad700d4c0d26ed">RCC_APB1ENR_COMPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0811b0e27ec0f29e4650f7098f2a7fc3">RCC_APB1ENR_COMPEN_Msk</a></td></tr>
<tr class="separator:ga25307398c31b0f372cad700d4c0d26ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga762c8c0e1b68a988f79e21a823ffa444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga762c8c0e1b68a988f79e21a823ffa444">RCC_AHBLPENR_GPIOALPEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga762c8c0e1b68a988f79e21a823ffa444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99f4b410cc929f03fddcb3805fbae05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae99f4b410cc929f03fddcb3805fbae05">RCC_AHBLPENR_GPIOALPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBLPENR_GPIOALPEN_Pos)</td></tr>
<tr class="separator:gae99f4b410cc929f03fddcb3805fbae05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fdb2dae547fe9b89381c894ae21e08a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fdb2dae547fe9b89381c894ae21e08a">RCC_AHBLPENR_GPIOALPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae99f4b410cc929f03fddcb3805fbae05">RCC_AHBLPENR_GPIOALPEN_Msk</a></td></tr>
<tr class="separator:ga8fdb2dae547fe9b89381c894ae21e08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76e9321d98c00e336b4bb607db40c137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76e9321d98c00e336b4bb607db40c137">RCC_AHBLPENR_GPIOBLPEN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga76e9321d98c00e336b4bb607db40c137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42cdbab6eff0f9048f2c2855176d6e23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42cdbab6eff0f9048f2c2855176d6e23">RCC_AHBLPENR_GPIOBLPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBLPENR_GPIOBLPEN_Pos)</td></tr>
<tr class="separator:ga42cdbab6eff0f9048f2c2855176d6e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1943c1a7faf87f869a4a381bb17fb0ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1943c1a7faf87f869a4a381bb17fb0ea">RCC_AHBLPENR_GPIOBLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42cdbab6eff0f9048f2c2855176d6e23">RCC_AHBLPENR_GPIOBLPEN_Msk</a></td></tr>
<tr class="separator:ga1943c1a7faf87f869a4a381bb17fb0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaa97f23daf3223d2e100f6987e2da3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaa97f23daf3223d2e100f6987e2da3d">RCC_AHBLPENR_GPIOCLPEN_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gacaa97f23daf3223d2e100f6987e2da3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37bb52036d8633a559cb270a466ccf3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37bb52036d8633a559cb270a466ccf3e">RCC_AHBLPENR_GPIOCLPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBLPENR_GPIOCLPEN_Pos)</td></tr>
<tr class="separator:ga37bb52036d8633a559cb270a466ccf3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31961dd470a5be30373cd496ae6da055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31961dd470a5be30373cd496ae6da055">RCC_AHBLPENR_GPIOCLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37bb52036d8633a559cb270a466ccf3e">RCC_AHBLPENR_GPIOCLPEN_Msk</a></td></tr>
<tr class="separator:ga31961dd470a5be30373cd496ae6da055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga624a6f93a6ba33f7201d635287fb7a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga624a6f93a6ba33f7201d635287fb7a92">RCC_AHBLPENR_GPIODLPEN_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga624a6f93a6ba33f7201d635287fb7a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f0525eae5a01cbf53c54142d2ab01f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f0525eae5a01cbf53c54142d2ab01f2">RCC_AHBLPENR_GPIODLPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBLPENR_GPIODLPEN_Pos)</td></tr>
<tr class="separator:ga9f0525eae5a01cbf53c54142d2ab01f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25cad84f367cbe2ecdbea5a5b3f0d605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25cad84f367cbe2ecdbea5a5b3f0d605">RCC_AHBLPENR_GPIODLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f0525eae5a01cbf53c54142d2ab01f2">RCC_AHBLPENR_GPIODLPEN_Msk</a></td></tr>
<tr class="separator:ga25cad84f367cbe2ecdbea5a5b3f0d605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45b7930531a618086b8979c2603d538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45b7930531a618086b8979c2603d538">RCC_AHBLPENR_GPIOELPEN_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae45b7930531a618086b8979c2603d538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb9e13796b285c41c0fab165e81c4872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb9e13796b285c41c0fab165e81c4872">RCC_AHBLPENR_GPIOELPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBLPENR_GPIOELPEN_Pos)</td></tr>
<tr class="separator:gabb9e13796b285c41c0fab165e81c4872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ac3d2e5547dc444ed2f7c9341a2f169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ac3d2e5547dc444ed2f7c9341a2f169">RCC_AHBLPENR_GPIOELPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb9e13796b285c41c0fab165e81c4872">RCC_AHBLPENR_GPIOELPEN_Msk</a></td></tr>
<tr class="separator:ga8ac3d2e5547dc444ed2f7c9341a2f169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0419c5e6f590070eb4856dedcad072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0419c5e6f590070eb4856dedcad072">RCC_AHBLPENR_GPIOHLPEN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga9a0419c5e6f590070eb4856dedcad072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b91278f7d92359cfd8da01887040320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b91278f7d92359cfd8da01887040320">RCC_AHBLPENR_GPIOHLPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBLPENR_GPIOHLPEN_Pos)</td></tr>
<tr class="separator:ga0b91278f7d92359cfd8da01887040320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13b804e2e8ae7920a8db3a1828ff3b42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13b804e2e8ae7920a8db3a1828ff3b42">RCC_AHBLPENR_GPIOHLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b91278f7d92359cfd8da01887040320">RCC_AHBLPENR_GPIOHLPEN_Msk</a></td></tr>
<tr class="separator:ga13b804e2e8ae7920a8db3a1828ff3b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d682417020d57da0f834c921802a493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d682417020d57da0f834c921802a493">RCC_AHBLPENR_GPIOFLPEN_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga7d682417020d57da0f834c921802a493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f7b34ae4a934679ead6e4b4ce06e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01f7b34ae4a934679ead6e4b4ce06e41">RCC_AHBLPENR_GPIOFLPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBLPENR_GPIOFLPEN_Pos)</td></tr>
<tr class="separator:ga01f7b34ae4a934679ead6e4b4ce06e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ccf09da13567020955294a1038b1a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ccf09da13567020955294a1038b1a06">RCC_AHBLPENR_GPIOFLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01f7b34ae4a934679ead6e4b4ce06e41">RCC_AHBLPENR_GPIOFLPEN_Msk</a></td></tr>
<tr class="separator:ga2ccf09da13567020955294a1038b1a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9ad8a0f3e374cc60ffb96d04f1e39b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9ad8a0f3e374cc60ffb96d04f1e39b7">RCC_AHBLPENR_GPIOGLPEN_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gae9ad8a0f3e374cc60ffb96d04f1e39b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811aa624863d57c83113550deb4d8e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga811aa624863d57c83113550deb4d8e71">RCC_AHBLPENR_GPIOGLPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBLPENR_GPIOGLPEN_Pos)</td></tr>
<tr class="separator:ga811aa624863d57c83113550deb4d8e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3acb185874ae6fa030ad69bea267c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3acb185874ae6fa030ad69bea267c63">RCC_AHBLPENR_GPIOGLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga811aa624863d57c83113550deb4d8e71">RCC_AHBLPENR_GPIOGLPEN_Msk</a></td></tr>
<tr class="separator:gaa3acb185874ae6fa030ad69bea267c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59f2f7f529e5dfcbb1dad6b22ca0d508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59f2f7f529e5dfcbb1dad6b22ca0d508">RCC_AHBLPENR_CRCLPEN_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga59f2f7f529e5dfcbb1dad6b22ca0d508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17e99d1a871ca5d5be75260a073433ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17e99d1a871ca5d5be75260a073433ec">RCC_AHBLPENR_CRCLPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBLPENR_CRCLPEN_Pos)</td></tr>
<tr class="separator:ga17e99d1a871ca5d5be75260a073433ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24b72821d1df0037ffad16d4e7aefc48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24b72821d1df0037ffad16d4e7aefc48">RCC_AHBLPENR_CRCLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17e99d1a871ca5d5be75260a073433ec">RCC_AHBLPENR_CRCLPEN_Msk</a></td></tr>
<tr class="separator:ga24b72821d1df0037ffad16d4e7aefc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac40b3bccf0e76e3f1b6a6877f495b673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac40b3bccf0e76e3f1b6a6877f495b673">RCC_AHBLPENR_FLITFLPEN_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gac40b3bccf0e76e3f1b6a6877f495b673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga926e4228b89ce084e95fe5cd4d8fb455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga926e4228b89ce084e95fe5cd4d8fb455">RCC_AHBLPENR_FLITFLPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBLPENR_FLITFLPEN_Pos)</td></tr>
<tr class="separator:ga926e4228b89ce084e95fe5cd4d8fb455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga216c6dc7dadf00b88d1b0585b68e23f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga216c6dc7dadf00b88d1b0585b68e23f0">RCC_AHBLPENR_FLITFLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga926e4228b89ce084e95fe5cd4d8fb455">RCC_AHBLPENR_FLITFLPEN_Msk</a></td></tr>
<tr class="separator:ga216c6dc7dadf00b88d1b0585b68e23f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae482e1707863527bef87f28aac098213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae482e1707863527bef87f28aac098213">RCC_AHBLPENR_SRAMLPEN_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gae482e1707863527bef87f28aac098213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70fd4a1c37abe63358cb7e633e71f6a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70fd4a1c37abe63358cb7e633e71f6a0">RCC_AHBLPENR_SRAMLPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBLPENR_SRAMLPEN_Pos)</td></tr>
<tr class="separator:ga70fd4a1c37abe63358cb7e633e71f6a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed1d1c5701ec18542e7a22c429a1cee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed1d1c5701ec18542e7a22c429a1cee8">RCC_AHBLPENR_SRAMLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70fd4a1c37abe63358cb7e633e71f6a0">RCC_AHBLPENR_SRAMLPEN_Msk</a></td></tr>
<tr class="separator:gaed1d1c5701ec18542e7a22c429a1cee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5df45de31b0f9c629e86cb86b6f745cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5df45de31b0f9c629e86cb86b6f745cc">RCC_AHBLPENR_DMA1LPEN_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga5df45de31b0f9c629e86cb86b6f745cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7258f2e7c49aa134e61778354ed281b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7258f2e7c49aa134e61778354ed281b">RCC_AHBLPENR_DMA1LPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBLPENR_DMA1LPEN_Pos)</td></tr>
<tr class="separator:gae7258f2e7c49aa134e61778354ed281b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8053aa13396d01a92ab6668dc18024b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8053aa13396d01a92ab6668dc18024b1">RCC_AHBLPENR_DMA1LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7258f2e7c49aa134e61778354ed281b">RCC_AHBLPENR_DMA1LPEN_Msk</a></td></tr>
<tr class="separator:ga8053aa13396d01a92ab6668dc18024b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9654288a3162b3502dd3a3e3ab54ceae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9654288a3162b3502dd3a3e3ab54ceae">RCC_AHBLPENR_DMA2LPEN_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga9654288a3162b3502dd3a3e3ab54ceae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60a0a9453af1c880bdb5a4e329b145d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60a0a9453af1c880bdb5a4e329b145d4">RCC_AHBLPENR_DMA2LPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBLPENR_DMA2LPEN_Pos)</td></tr>
<tr class="separator:ga60a0a9453af1c880bdb5a4e329b145d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae56b87b993eaa2db8ed40878f5eb09b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae56b87b993eaa2db8ed40878f5eb09b1">RCC_AHBLPENR_DMA2LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60a0a9453af1c880bdb5a4e329b145d4">RCC_AHBLPENR_DMA2LPEN_Msk</a></td></tr>
<tr class="separator:gae56b87b993eaa2db8ed40878f5eb09b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4bb28885c56bf8b04da2633393c5b47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4bb28885c56bf8b04da2633393c5b47">RCC_APB2LPENR_SYSCFGLPEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa4bb28885c56bf8b04da2633393c5b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d070a25b830752decd55b74a452cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4d070a25b830752decd55b74a452cda">RCC_APB2LPENR_SYSCFGLPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2LPENR_SYSCFGLPEN_Pos)</td></tr>
<tr class="separator:gab4d070a25b830752decd55b74a452cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa82cfc33f0cf71220398bbe1c4b412e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4d070a25b830752decd55b74a452cda">RCC_APB2LPENR_SYSCFGLPEN_Msk</a></td></tr>
<tr class="separator:gaaa82cfc33f0cf71220398bbe1c4b412e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae087736e445764bceba754d1d424f8d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae087736e445764bceba754d1d424f8d1">RCC_APB2LPENR_TIM9LPEN_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gae087736e445764bceba754d1d424f8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d30a083acde66ba393ef2e7e2d3424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d30a083acde66ba393ef2e7e2d3424">RCC_APB2LPENR_TIM9LPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2LPENR_TIM9LPEN_Pos)</td></tr>
<tr class="separator:gae3d30a083acde66ba393ef2e7e2d3424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b882f3dc2b939a53ed3f4caa537de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3d30a083acde66ba393ef2e7e2d3424">RCC_APB2LPENR_TIM9LPEN_Msk</a></td></tr>
<tr class="separator:ga91b882f3dc2b939a53ed3f4caa537de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf74626f4a9c7d80ee37c80c18b76c9af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf74626f4a9c7d80ee37c80c18b76c9af">RCC_APB2LPENR_TIM10LPEN_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf74626f4a9c7d80ee37c80c18b76c9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e04154247e0db474da2cc8eccac1f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8e04154247e0db474da2cc8eccac1f2">RCC_APB2LPENR_TIM10LPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2LPENR_TIM10LPEN_Pos)</td></tr>
<tr class="separator:gac8e04154247e0db474da2cc8eccac1f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7999e2ebeb1300d0cf6a59ad92c41b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8e04154247e0db474da2cc8eccac1f2">RCC_APB2LPENR_TIM10LPEN_Msk</a></td></tr>
<tr class="separator:gae7999e2ebeb1300d0cf6a59ad92c41b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcc3b8ef34620fa6f4e82cbbf527fc27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcc3b8ef34620fa6f4e82cbbf527fc27">RCC_APB2LPENR_TIM11LPEN_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gabcc3b8ef34620fa6f4e82cbbf527fc27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cabf028115d0694b1bba23610d23da8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cabf028115d0694b1bba23610d23da8">RCC_APB2LPENR_TIM11LPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2LPENR_TIM11LPEN_Pos)</td></tr>
<tr class="separator:ga4cabf028115d0694b1bba23610d23da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43fcaa4f4d6fb2b590a6ffee31f8c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4cabf028115d0694b1bba23610d23da8">RCC_APB2LPENR_TIM11LPEN_Msk</a></td></tr>
<tr class="separator:gad43fcaa4f4d6fb2b590a6ffee31f8c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae30aac03ac0c319cc528d35e7f459997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae30aac03ac0c319cc528d35e7f459997">RCC_APB2LPENR_ADC1LPEN_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gae30aac03ac0c319cc528d35e7f459997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga116ac44e1a83643de5be822458c9f42b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga116ac44e1a83643de5be822458c9f42b">RCC_APB2LPENR_ADC1LPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2LPENR_ADC1LPEN_Pos)</td></tr>
<tr class="separator:ga116ac44e1a83643de5be822458c9f42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126a8791f77cecc599e32d2c882a4dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga116ac44e1a83643de5be822458c9f42b">RCC_APB2LPENR_ADC1LPEN_Msk</a></td></tr>
<tr class="separator:ga126a8791f77cecc599e32d2c882a4dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ddb35d5536b1e28be09ba48b0726721"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ddb35d5536b1e28be09ba48b0726721">RCC_APB2LPENR_SPI1LPEN_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga2ddb35d5536b1e28be09ba48b0726721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3b71e51ae5bffdaf53ceb522f147892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3b71e51ae5bffdaf53ceb522f147892">RCC_APB2LPENR_SPI1LPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2LPENR_SPI1LPEN_Pos)</td></tr>
<tr class="separator:gae3b71e51ae5bffdaf53ceb522f147892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6729058e54f4b8f8ae01d5b3586aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3b71e51ae5bffdaf53ceb522f147892">RCC_APB2LPENR_SPI1LPEN_Msk</a></td></tr>
<tr class="separator:ga2c6729058e54f4b8f8ae01d5b3586aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bcb3fc3f4b2e68f667724cdd2e04ce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bcb3fc3f4b2e68f667724cdd2e04ce8">RCC_APB2LPENR_USART1LPEN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga4bcb3fc3f4b2e68f667724cdd2e04ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga294b9579075d948ff613d153a7a3c3ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga294b9579075d948ff613d153a7a3c3ca">RCC_APB2LPENR_USART1LPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2LPENR_USART1LPEN_Pos)</td></tr>
<tr class="separator:ga294b9579075d948ff613d153a7a3c3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b429bc8d52abd1ba3818a82542bb98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga294b9579075d948ff613d153a7a3c3ca">RCC_APB2LPENR_USART1LPEN_Msk</a></td></tr>
<tr class="separator:gab8b429bc8d52abd1ba3818a82542bb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66d7d011a4a85de1091644162d0fea68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66d7d011a4a85de1091644162d0fea68">RCC_APB1LPENR_TIM2LPEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga66d7d011a4a85de1091644162d0fea68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef88837af2b396c012ec1225a4d8a65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef88837af2b396c012ec1225a4d8a65">RCC_APB1LPENR_TIM2LPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1LPENR_TIM2LPEN_Pos)</td></tr>
<tr class="separator:ga1ef88837af2b396c012ec1225a4d8a65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f561f8bfc556b52335ec2a32ba81c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef88837af2b396c012ec1225a4d8a65">RCC_APB1LPENR_TIM2LPEN_Msk</a></td></tr>
<tr class="separator:ga1f561f8bfc556b52335ec2a32ba81c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f72d8c0899d67b6a428e4ed6167630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00f72d8c0899d67b6a428e4ed6167630">RCC_APB1LPENR_TIM3LPEN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga00f72d8c0899d67b6a428e4ed6167630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0231e0f1fbb26813e6a67b4e17d2578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0231e0f1fbb26813e6a67b4e17d2578">RCC_APB1LPENR_TIM3LPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1LPENR_TIM3LPEN_Pos)</td></tr>
<tr class="separator:gab0231e0f1fbb26813e6a67b4e17d2578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9391d99885a0a6fbaf3447117ac0f7aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0231e0f1fbb26813e6a67b4e17d2578">RCC_APB1LPENR_TIM3LPEN_Msk</a></td></tr>
<tr class="separator:ga9391d99885a0a6fbaf3447117ac0f7aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaff851f048550c86bb301ed2e1dac9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafaff851f048550c86bb301ed2e1dac9d">RCC_APB1LPENR_TIM4LPEN_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gafaff851f048550c86bb301ed2e1dac9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a807ed1ed77d84c24ad990e689b1600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a807ed1ed77d84c24ad990e689b1600">RCC_APB1LPENR_TIM4LPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1LPENR_TIM4LPEN_Pos)</td></tr>
<tr class="separator:ga4a807ed1ed77d84c24ad990e689b1600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f04aff278b72fbf6acbe0ad947b06ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a807ed1ed77d84c24ad990e689b1600">RCC_APB1LPENR_TIM4LPEN_Msk</a></td></tr>
<tr class="separator:ga6f04aff278b72fbf6acbe0ad947b06ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93219e40400c9b6541b633c0412ac43c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93219e40400c9b6541b633c0412ac43c">RCC_APB1LPENR_TIM5LPEN_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga93219e40400c9b6541b633c0412ac43c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73c7205ba8d0f5e12584ccf932efbc74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73c7205ba8d0f5e12584ccf932efbc74">RCC_APB1LPENR_TIM5LPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1LPENR_TIM5LPEN_Pos)</td></tr>
<tr class="separator:ga73c7205ba8d0f5e12584ccf932efbc74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5741a6c45b9de1d0c927beb87f399dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73c7205ba8d0f5e12584ccf932efbc74">RCC_APB1LPENR_TIM5LPEN_Msk</a></td></tr>
<tr class="separator:ga5741a6c45b9de1d0c927beb87f399dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d3ba67d01b7993c45c0888a25ba77c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36d3ba67d01b7993c45c0888a25ba77c">RCC_APB1LPENR_TIM6LPEN_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga36d3ba67d01b7993c45c0888a25ba77c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec6b200cfb1a2c2d2dd473b4d19213b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec6b200cfb1a2c2d2dd473b4d19213b7">RCC_APB1LPENR_TIM6LPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1LPENR_TIM6LPEN_Pos)</td></tr>
<tr class="separator:gaec6b200cfb1a2c2d2dd473b4d19213b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga439a5998fd60c3375411c7db2129ac89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga439a5998fd60c3375411c7db2129ac89">RCC_APB1LPENR_TIM6LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec6b200cfb1a2c2d2dd473b4d19213b7">RCC_APB1LPENR_TIM6LPEN_Msk</a></td></tr>
<tr class="separator:ga439a5998fd60c3375411c7db2129ac89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32da6d7364c7a5e303c22098fd748078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32da6d7364c7a5e303c22098fd748078">RCC_APB1LPENR_TIM7LPEN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga32da6d7364c7a5e303c22098fd748078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e9c974f3ef148d502bb9898a230dd71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e9c974f3ef148d502bb9898a230dd71">RCC_APB1LPENR_TIM7LPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1LPENR_TIM7LPEN_Pos)</td></tr>
<tr class="separator:ga0e9c974f3ef148d502bb9898a230dd71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7867dc2695855fa9084a13d06a4299f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7867dc2695855fa9084a13d06a4299f">RCC_APB1LPENR_TIM7LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e9c974f3ef148d502bb9898a230dd71">RCC_APB1LPENR_TIM7LPEN_Msk</a></td></tr>
<tr class="separator:gab7867dc2695855fa9084a13d06a4299f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25bf9f13a53f9f993c6c03937d8ee174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25bf9f13a53f9f993c6c03937d8ee174">RCC_APB1LPENR_LCDLPEN_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga25bf9f13a53f9f993c6c03937d8ee174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb64b4635778177b8bdb13c272d866c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdb64b4635778177b8bdb13c272d866c">RCC_APB1LPENR_LCDLPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1LPENR_LCDLPEN_Pos)</td></tr>
<tr class="separator:gabdb64b4635778177b8bdb13c272d866c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf15ead8015b411490cdf8fb7a2355716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf15ead8015b411490cdf8fb7a2355716">RCC_APB1LPENR_LCDLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdb64b4635778177b8bdb13c272d866c">RCC_APB1LPENR_LCDLPEN_Msk</a></td></tr>
<tr class="separator:gaf15ead8015b411490cdf8fb7a2355716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96ef3e58ec8ebab942b958e1efc365a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96ef3e58ec8ebab942b958e1efc365a2">RCC_APB1LPENR_WWDGLPEN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga96ef3e58ec8ebab942b958e1efc365a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24b3760635c135839bffebcdce62aa90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24b3760635c135839bffebcdce62aa90">RCC_APB1LPENR_WWDGLPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1LPENR_WWDGLPEN_Pos)</td></tr>
<tr class="separator:ga24b3760635c135839bffebcdce62aa90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f3db4ac67bf32c994364cc43f4fe8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24b3760635c135839bffebcdce62aa90">RCC_APB1LPENR_WWDGLPEN_Msk</a></td></tr>
<tr class="separator:ga13f3db4ac67bf32c994364cc43f4fe8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c7bc3dcdc95f9245977cc4de874bb1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c7bc3dcdc95f9245977cc4de874bb1f">RCC_APB1LPENR_SPI2LPEN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga6c7bc3dcdc95f9245977cc4de874bb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada9dd21c62e16d73115a855bffc5a98a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada9dd21c62e16d73115a855bffc5a98a">RCC_APB1LPENR_SPI2LPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1LPENR_SPI2LPEN_Pos)</td></tr>
<tr class="separator:gada9dd21c62e16d73115a855bffc5a98a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41dcbf845448cbb1b75c0ad7e83b77cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada9dd21c62e16d73115a855bffc5a98a">RCC_APB1LPENR_SPI2LPEN_Msk</a></td></tr>
<tr class="separator:ga41dcbf845448cbb1b75c0ad7e83b77cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf82b15d2ca1965ca72eb372345bb4dc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf82b15d2ca1965ca72eb372345bb4dc1">RCC_APB1LPENR_SPI3LPEN_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaf82b15d2ca1965ca72eb372345bb4dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a00b05657ebd904eb04349ce6625799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a00b05657ebd904eb04349ce6625799">RCC_APB1LPENR_SPI3LPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1LPENR_SPI3LPEN_Pos)</td></tr>
<tr class="separator:ga7a00b05657ebd904eb04349ce6625799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8acbff235a15b58d1be0f065cdb5472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8acbff235a15b58d1be0f065cdb5472">RCC_APB1LPENR_SPI3LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a00b05657ebd904eb04349ce6625799">RCC_APB1LPENR_SPI3LPEN_Msk</a></td></tr>
<tr class="separator:gae8acbff235a15b58d1be0f065cdb5472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36666e20226da8c9ddb2cbeb2aef1330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36666e20226da8c9ddb2cbeb2aef1330">RCC_APB1LPENR_USART2LPEN_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga36666e20226da8c9ddb2cbeb2aef1330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaffb3fa84a480055b7b9547cc09ed8cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaffb3fa84a480055b7b9547cc09ed8cb">RCC_APB1LPENR_USART2LPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1LPENR_USART2LPEN_Pos)</td></tr>
<tr class="separator:gaaffb3fa84a480055b7b9547cc09ed8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6055c39af369463e14d6ff2017043671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaffb3fa84a480055b7b9547cc09ed8cb">RCC_APB1LPENR_USART2LPEN_Msk</a></td></tr>
<tr class="separator:ga6055c39af369463e14d6ff2017043671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga215925022960bd4c07052109c70bc999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga215925022960bd4c07052109c70bc999">RCC_APB1LPENR_USART3LPEN_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga215925022960bd4c07052109c70bc999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeccde78822839765663f2482e0fd3f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabeccde78822839765663f2482e0fd3f2">RCC_APB1LPENR_USART3LPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1LPENR_USART3LPEN_Pos)</td></tr>
<tr class="separator:gabeccde78822839765663f2482e0fd3f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae11baa29f4e6d122dabdd54c6b4be052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae11baa29f4e6d122dabdd54c6b4be052">RCC_APB1LPENR_USART3LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabeccde78822839765663f2482e0fd3f2">RCC_APB1LPENR_USART3LPEN_Msk</a></td></tr>
<tr class="separator:gae11baa29f4e6d122dabdd54c6b4be052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a9e913d67a5976a41240ccacbe6e14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8a9e913d67a5976a41240ccacbe6e14">RCC_APB1LPENR_UART4LPEN_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gac8a9e913d67a5976a41240ccacbe6e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff134f37108abd0d043c9f62eb250bbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff134f37108abd0d043c9f62eb250bbc">RCC_APB1LPENR_UART4LPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1LPENR_UART4LPEN_Pos)</td></tr>
<tr class="separator:gaff134f37108abd0d043c9f62eb250bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88fe1e9cf93caa4e02de35e92e55834d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88fe1e9cf93caa4e02de35e92e55834d">RCC_APB1LPENR_UART4LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff134f37108abd0d043c9f62eb250bbc">RCC_APB1LPENR_UART4LPEN_Msk</a></td></tr>
<tr class="separator:ga88fe1e9cf93caa4e02de35e92e55834d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c9f855673b672b235461f4cc6480beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c9f855673b672b235461f4cc6480beb">RCC_APB1LPENR_UART5LPEN_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga4c9f855673b672b235461f4cc6480beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab22aca4251bd69be2f39c31e27344975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab22aca4251bd69be2f39c31e27344975">RCC_APB1LPENR_UART5LPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1LPENR_UART5LPEN_Pos)</td></tr>
<tr class="separator:gab22aca4251bd69be2f39c31e27344975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de908135d9c9e74c598f7bf1e88fb34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3de908135d9c9e74c598f7bf1e88fb34">RCC_APB1LPENR_UART5LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab22aca4251bd69be2f39c31e27344975">RCC_APB1LPENR_UART5LPEN_Msk</a></td></tr>
<tr class="separator:ga3de908135d9c9e74c598f7bf1e88fb34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a099cd3cde1ab16cb0a8805d15df425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a099cd3cde1ab16cb0a8805d15df425">RCC_APB1LPENR_I2C1LPEN_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga3a099cd3cde1ab16cb0a8805d15df425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1afe0c2a2e36921403357bb10f168790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1afe0c2a2e36921403357bb10f168790">RCC_APB1LPENR_I2C1LPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1LPENR_I2C1LPEN_Pos)</td></tr>
<tr class="separator:ga1afe0c2a2e36921403357bb10f168790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33286469d0a9b9fedbc2b60aa6cd7da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1afe0c2a2e36921403357bb10f168790">RCC_APB1LPENR_I2C1LPEN_Msk</a></td></tr>
<tr class="separator:ga33286469d0a9b9fedbc2b60aa6cd7da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede8bc79a31bfe414f4c9bb6829b5804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaede8bc79a31bfe414f4c9bb6829b5804">RCC_APB1LPENR_I2C2LPEN_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gaede8bc79a31bfe414f4c9bb6829b5804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76e2c1200c865395531d57931327097d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76e2c1200c865395531d57931327097d">RCC_APB1LPENR_I2C2LPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1LPENR_I2C2LPEN_Pos)</td></tr>
<tr class="separator:ga76e2c1200c865395531d57931327097d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6a53d37df11a56412ae06f73626f637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76e2c1200c865395531d57931327097d">RCC_APB1LPENR_I2C2LPEN_Msk</a></td></tr>
<tr class="separator:gaf6a53d37df11a56412ae06f73626f637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga898ba5fd30abe20de99b4fdde11690b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga898ba5fd30abe20de99b4fdde11690b8">RCC_APB1LPENR_USBLPEN_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga898ba5fd30abe20de99b4fdde11690b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d757b2cf45c7e1c72da501a1d6e70e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98d757b2cf45c7e1c72da501a1d6e70e">RCC_APB1LPENR_USBLPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1LPENR_USBLPEN_Pos)</td></tr>
<tr class="separator:ga98d757b2cf45c7e1c72da501a1d6e70e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c068ba6f9554c5b98ddc7c87b658e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c068ba6f9554c5b98ddc7c87b658e1e">RCC_APB1LPENR_USBLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98d757b2cf45c7e1c72da501a1d6e70e">RCC_APB1LPENR_USBLPEN_Msk</a></td></tr>
<tr class="separator:ga9c068ba6f9554c5b98ddc7c87b658e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67fd356139c695e461be99af8aafa297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67fd356139c695e461be99af8aafa297">RCC_APB1LPENR_PWRLPEN_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga67fd356139c695e461be99af8aafa297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga653ef9d97213f971b3ace653a8f7f4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga653ef9d97213f971b3ace653a8f7f4f0">RCC_APB1LPENR_PWRLPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1LPENR_PWRLPEN_Pos)</td></tr>
<tr class="separator:ga653ef9d97213f971b3ace653a8f7f4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274fa282ad1ff40b747644bf9360feb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga653ef9d97213f971b3ace653a8f7f4f0">RCC_APB1LPENR_PWRLPEN_Msk</a></td></tr>
<tr class="separator:ga274fa282ad1ff40b747644bf9360feb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad83f868ee37a8885c4ff2e293e4df4f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad83f868ee37a8885c4ff2e293e4df4f6">RCC_APB1LPENR_DACLPEN_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gad83f868ee37a8885c4ff2e293e4df4f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecbfaa2f91227a9bdb7c6dcabddb75c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecbfaa2f91227a9bdb7c6dcabddb75c7">RCC_APB1LPENR_DACLPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1LPENR_DACLPEN_Pos)</td></tr>
<tr class="separator:gaecbfaa2f91227a9bdb7c6dcabddb75c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36a11e89644548702385d548f3f9ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf36a11e89644548702385d548f3f9ec4">RCC_APB1LPENR_DACLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecbfaa2f91227a9bdb7c6dcabddb75c7">RCC_APB1LPENR_DACLPEN_Msk</a></td></tr>
<tr class="separator:gaf36a11e89644548702385d548f3f9ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1423217a4d943424d3a7b676cbbdf0a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1423217a4d943424d3a7b676cbbdf0a6">RCC_APB1LPENR_COMPLPEN_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga1423217a4d943424d3a7b676cbbdf0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ba3b9bf30432b567483555f0684e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57ba3b9bf30432b567483555f0684e8c">RCC_APB1LPENR_COMPLPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1LPENR_COMPLPEN_Pos)</td></tr>
<tr class="separator:ga57ba3b9bf30432b567483555f0684e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6751f8c4511c642d6086b356f325a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6751f8c4511c642d6086b356f325a63">RCC_APB1LPENR_COMPLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57ba3b9bf30432b567483555f0684e8c">RCC_APB1LPENR_COMPLPEN_Msk</a></td></tr>
<tr class="separator:gae6751f8c4511c642d6086b356f325a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc156654e34b1b6206760ba8d864c6c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc156654e34b1b6206760ba8d864c6c8">RCC_CSR_LSION_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafc156654e34b1b6206760ba8d864c6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe63b332158f8886948205ff9edcf248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248">RCC_CSR_LSION_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_LSION_Pos)</td></tr>
<tr class="separator:gabe63b332158f8886948205ff9edcf248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248">RCC_CSR_LSION_Msk</a></td></tr>
<tr class="separator:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68272a20b7fe83a0e08b1deb4aeacf55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68272a20b7fe83a0e08b1deb4aeacf55">RCC_CSR_LSIRDY_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga68272a20b7fe83a0e08b1deb4aeacf55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49a5c93576efd3e5d284351db6125373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373">RCC_CSR_LSIRDY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_LSIRDY_Pos)</td></tr>
<tr class="separator:ga49a5c93576efd3e5d284351db6125373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab569110e757aee573ebf9ad80812e8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373">RCC_CSR_LSIRDY_Msk</a></td></tr>
<tr class="separator:gab569110e757aee573ebf9ad80812e8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5697f111cd56b0b2635ab73da0705e36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5697f111cd56b0b2635ab73da0705e36">RCC_CSR_LSEON_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5697f111cd56b0b2635ab73da0705e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cab465853dbc54d86941f95a5d9715b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cab465853dbc54d86941f95a5d9715b">RCC_CSR_LSEON_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_LSEON_Pos)</td></tr>
<tr class="separator:ga6cab465853dbc54d86941f95a5d9715b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5e71f3e06f010bbf7592571e541869a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5e71f3e06f010bbf7592571e541869a">RCC_CSR_LSEON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6cab465853dbc54d86941f95a5d9715b">RCC_CSR_LSEON_Msk</a></td></tr>
<tr class="separator:gac5e71f3e06f010bbf7592571e541869a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced61e87f98911f66af05dab2da5d729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaced61e87f98911f66af05dab2da5d729">RCC_CSR_LSERDY_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaced61e87f98911f66af05dab2da5d729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga409a2887f4ae47860b2ef0d653cf9eb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga409a2887f4ae47860b2ef0d653cf9eb2">RCC_CSR_LSERDY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_LSERDY_Pos)</td></tr>
<tr class="separator:ga409a2887f4ae47860b2ef0d653cf9eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef6f70de38e3cd825b7126ef317b955c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef6f70de38e3cd825b7126ef317b955c">RCC_CSR_LSERDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga409a2887f4ae47860b2ef0d653cf9eb2">RCC_CSR_LSERDY_Msk</a></td></tr>
<tr class="separator:gaef6f70de38e3cd825b7126ef317b955c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc7d2ddb68c43b10cd573a6c9267195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefc7d2ddb68c43b10cd573a6c9267195">RCC_CSR_LSEBYP_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaefc7d2ddb68c43b10cd573a6c9267195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafede5c7d40ace7bd0f4da4d0e3d90d2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafede5c7d40ace7bd0f4da4d0e3d90d2e">RCC_CSR_LSEBYP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_LSEBYP_Pos)</td></tr>
<tr class="separator:gafede5c7d40ace7bd0f4da4d0e3d90d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f5198ce9785eab7b8a483b092ff067b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f5198ce9785eab7b8a483b092ff067b">RCC_CSR_LSEBYP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafede5c7d40ace7bd0f4da4d0e3d90d2e">RCC_CSR_LSEBYP_Msk</a></td></tr>
<tr class="separator:ga2f5198ce9785eab7b8a483b092ff067b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5083925274d808800806e34ff89e3993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5083925274d808800806e34ff89e3993">RCC_CSR_LSECSSON_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga5083925274d808800806e34ff89e3993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6ddb5c6f71bb44e96f0ac103d526fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a6ddb5c6f71bb44e96f0ac103d526fb">RCC_CSR_LSECSSON_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_LSECSSON_Pos)</td></tr>
<tr class="separator:ga2a6ddb5c6f71bb44e96f0ac103d526fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae04acc4f20a344f54ef5611a066f6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae04acc4f20a344f54ef5611a066f6f7">RCC_CSR_LSECSSON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a6ddb5c6f71bb44e96f0ac103d526fb">RCC_CSR_LSECSSON_Msk</a></td></tr>
<tr class="separator:gaae04acc4f20a344f54ef5611a066f6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga303a50e017adc5332870b57e19301978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga303a50e017adc5332870b57e19301978">RCC_CSR_LSECSSD_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga303a50e017adc5332870b57e19301978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffb99fe2aa8154310b96b4627017ad81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffb99fe2aa8154310b96b4627017ad81">RCC_CSR_LSECSSD_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_LSECSSD_Pos)</td></tr>
<tr class="separator:gaffb99fe2aa8154310b96b4627017ad81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb783f6cf3e637a310edf19c63eef951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb783f6cf3e637a310edf19c63eef951">RCC_CSR_LSECSSD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffb99fe2aa8154310b96b4627017ad81">RCC_CSR_LSECSSD_Msk</a></td></tr>
<tr class="separator:gabb783f6cf3e637a310edf19c63eef951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ba286b1280adc63eef8074eb64bb638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba286b1280adc63eef8074eb64bb638">RCC_CSR_RTCSEL_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga4ba286b1280adc63eef8074eb64bb638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae262979f475d1e5681dfc5a1e31fa535"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae262979f475d1e5681dfc5a1e31fa535">RCC_CSR_RTCSEL_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RCC_CSR_RTCSEL_Pos)</td></tr>
<tr class="separator:gae262979f475d1e5681dfc5a1e31fa535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c870e6b0cf4e8e3f9ed37acaaf86f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c870e6b0cf4e8e3f9ed37acaaf86f42">RCC_CSR_RTCSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae262979f475d1e5681dfc5a1e31fa535">RCC_CSR_RTCSEL_Msk</a></td></tr>
<tr class="separator:ga9c870e6b0cf4e8e3f9ed37acaaf86f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b13f18d53d5d61deda138fe1603e493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b13f18d53d5d61deda138fe1603e493">RCC_CSR_RTCSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_RTCSEL_Pos)</td></tr>
<tr class="separator:ga9b13f18d53d5d61deda138fe1603e493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e1d1b52267c2916df4ff546ad78f78d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e1d1b52267c2916df4ff546ad78f78d">RCC_CSR_RTCSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RCC_CSR_RTCSEL_Pos)</td></tr>
<tr class="separator:ga4e1d1b52267c2916df4ff546ad78f78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88bbe702356ab1d39a35b89c4be88446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88bbe702356ab1d39a35b89c4be88446">RCC_CSR_RTCSEL_NOCLOCK</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga88bbe702356ab1d39a35b89c4be88446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace3919f0e904a1035e3e43332c33948b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace3919f0e904a1035e3e43332c33948b">RCC_CSR_RTCSEL_LSE_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gace3919f0e904a1035e3e43332c33948b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e5f56b47e136e804d9eccce2bc31cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28e5f56b47e136e804d9eccce2bc31cb">RCC_CSR_RTCSEL_LSE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_RTCSEL_LSE_Pos)</td></tr>
<tr class="separator:ga28e5f56b47e136e804d9eccce2bc31cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaaeebc88a8a5ca1176e32f676a3cc2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaaeebc88a8a5ca1176e32f676a3cc2c">RCC_CSR_RTCSEL_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28e5f56b47e136e804d9eccce2bc31cb">RCC_CSR_RTCSEL_LSE_Msk</a></td></tr>
<tr class="separator:gabaaeebc88a8a5ca1176e32f676a3cc2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga462d82553e0643b10bb1bb61e92867b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga462d82553e0643b10bb1bb61e92867b0">RCC_CSR_RTCSEL_LSI_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga462d82553e0643b10bb1bb61e92867b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaab9fc168add00f6cad6ac8bc36a13b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadaab9fc168add00f6cad6ac8bc36a13b">RCC_CSR_RTCSEL_LSI_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_RTCSEL_LSI_Pos)</td></tr>
<tr class="separator:gadaab9fc168add00f6cad6ac8bc36a13b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a5da77ab05027820e8c16ad4d7c3f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a5da77ab05027820e8c16ad4d7c3f41">RCC_CSR_RTCSEL_LSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadaab9fc168add00f6cad6ac8bc36a13b">RCC_CSR_RTCSEL_LSI_Msk</a></td></tr>
<tr class="separator:ga5a5da77ab05027820e8c16ad4d7c3f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga800c501685ebc3c1537a2679a922127c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga800c501685ebc3c1537a2679a922127c">RCC_CSR_RTCSEL_HSE_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga800c501685ebc3c1537a2679a922127c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga665092ea4762157e0887b06f586d63da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga665092ea4762157e0887b06f586d63da">RCC_CSR_RTCSEL_HSE_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RCC_CSR_RTCSEL_HSE_Pos)</td></tr>
<tr class="separator:ga665092ea4762157e0887b06f586d63da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63cfa8b19f84b2018e49afb4c69a76da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63cfa8b19f84b2018e49afb4c69a76da">RCC_CSR_RTCSEL_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga665092ea4762157e0887b06f586d63da">RCC_CSR_RTCSEL_HSE_Msk</a></td></tr>
<tr class="separator:ga63cfa8b19f84b2018e49afb4c69a76da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4106329252011562281b8eb3ba3bfe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4106329252011562281b8eb3ba3bfe3">RCC_CSR_RTCEN_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gae4106329252011562281b8eb3ba3bfe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6cc2d2a273c32f712211638f75f2739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6cc2d2a273c32f712211638f75f2739">RCC_CSR_RTCEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_RTCEN_Pos)</td></tr>
<tr class="separator:gae6cc2d2a273c32f712211638f75f2739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf06cc284da6687ccce83abb3696613f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf06cc284da6687ccce83abb3696613f9">RCC_CSR_RTCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6cc2d2a273c32f712211638f75f2739">RCC_CSR_RTCEN_Msk</a></td></tr>
<tr class="separator:gaf06cc284da6687ccce83abb3696613f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga519d4d6c5353d53c4cffde1dd2291b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga519d4d6c5353d53c4cffde1dd2291b70">RCC_CSR_RTCRST_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga519d4d6c5353d53c4cffde1dd2291b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf70b1b52a7b47d83506698ae851879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf70b1b52a7b47d83506698ae851879">RCC_CSR_RTCRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_RTCRST_Pos)</td></tr>
<tr class="separator:ga5cf70b1b52a7b47d83506698ae851879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98f3b508ec0e52edc9c9fd22e292a3a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98f3b508ec0e52edc9c9fd22e292a3a5">RCC_CSR_RTCRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf70b1b52a7b47d83506698ae851879">RCC_CSR_RTCRST_Msk</a></td></tr>
<tr class="separator:ga98f3b508ec0e52edc9c9fd22e292a3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97ee308ed96cdb97bc991b34aa95be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae97ee308ed96cdb97bc991b34aa95be4">RCC_CSR_RMVF_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gae97ee308ed96cdb97bc991b34aa95be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a7f8a2897bcc1313d58389fc18ad4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c">RCC_CSR_RMVF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_RMVF_Pos)</td></tr>
<tr class="separator:ga82a7f8a2897bcc1313d58389fc18ad4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc26c5996b14005a70afbeaa29aae716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c">RCC_CSR_RMVF_Msk</a></td></tr>
<tr class="separator:gafc26c5996b14005a70afbeaa29aae716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74fe64620e45a21f07b5d866909e33cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74fe64620e45a21f07b5d866909e33cb">RCC_CSR_OBLRSTF_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga74fe64620e45a21f07b5d866909e33cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga467cb2b4f51473b0be7b4e416a86bd5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d">RCC_CSR_OBLRSTF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_OBLRSTF_Pos)</td></tr>
<tr class="separator:ga467cb2b4f51473b0be7b4e416a86bd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14163f80ac0b005217eb318d0639afef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d">RCC_CSR_OBLRSTF_Msk</a></td></tr>
<tr class="separator:ga14163f80ac0b005217eb318d0639afef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a45faed934912e57c0dea6d6af8227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47a45faed934912e57c0dea6d6af8227">RCC_CSR_PINRSTF_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga47a45faed934912e57c0dea6d6af8227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e888e00c5b2226b70179c6c69b77a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6">RCC_CSR_PINRSTF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_PINRSTF_Pos)</td></tr>
<tr class="separator:ga13e888e00c5b2226b70179c6c69b77a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6">RCC_CSR_PINRSTF_Msk</a></td></tr>
<tr class="separator:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d531dd5cf68eb67b1bce22ceddaac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d531dd5cf68eb67b1bce22ceddaac4">RCC_CSR_PORRSTF_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gab8d531dd5cf68eb67b1bce22ceddaac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea00bd02372ecbc60c5fa71a37dc8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd">RCC_CSR_PORRSTF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_PORRSTF_Pos)</td></tr>
<tr class="separator:ga6ea00bd02372ecbc60c5fa71a37dc8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd">RCC_CSR_PORRSTF_Msk</a></td></tr>
<tr class="separator:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02078fdb0a3610702b75d5e05dbb92af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02078fdb0a3610702b75d5e05dbb92af">RCC_CSR_SFTRSTF_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga02078fdb0a3610702b75d5e05dbb92af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7217efb6cbdb6fbf39721fe496249225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225">RCC_CSR_SFTRSTF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_SFTRSTF_Pos)</td></tr>
<tr class="separator:ga7217efb6cbdb6fbf39721fe496249225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e89534934436ee8958440882b71e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225">RCC_CSR_SFTRSTF_Msk</a></td></tr>
<tr class="separator:ga16e89534934436ee8958440882b71e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fbb93c907ec9ca631e6657eb22b85a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbb93c907ec9ca631e6657eb22b85a3">RCC_CSR_IWDGRSTF_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga8fbb93c907ec9ca631e6657eb22b85a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb81cb1777e6e846b6199b64132bcb97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97">RCC_CSR_IWDGRSTF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_IWDGRSTF_Pos)</td></tr>
<tr class="separator:gabb81cb1777e6e846b6199b64132bcb97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97">RCC_CSR_IWDGRSTF_Msk</a></td></tr>
<tr class="separator:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3b146c508145d8e03143a991615ed81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3b146c508145d8e03143a991615ed81">RCC_CSR_WWDGRSTF_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gac3b146c508145d8e03143a991615ed81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d9afc0a5d27d08ef63dde9f0a39514d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d">RCC_CSR_WWDGRSTF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_WWDGRSTF_Pos)</td></tr>
<tr class="separator:ga6d9afc0a5d27d08ef63dde9f0a39514d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d">RCC_CSR_WWDGRSTF_Msk</a></td></tr>
<tr class="separator:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2761b43e9b00d52102efb7375a86e6e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2761b43e9b00d52102efb7375a86e6e0">RCC_CSR_LPWRRSTF_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga2761b43e9b00d52102efb7375a86e6e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b42e835fb77d45779cdf4d22a0ea22a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a">RCC_CSR_LPWRRSTF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_LPWRRSTF_Pos)</td></tr>
<tr class="separator:ga8b42e835fb77d45779cdf4d22a0ea22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675455250b91f125d52f5d347c2c0fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a">RCC_CSR_LPWRRSTF_Msk</a></td></tr>
<tr class="separator:ga675455250b91f125d52f5d347c2c0fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f815420351c6ab3c901463668b0af7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f815420351c6ab3c901463668b0af7b">RTC_TAMPER1_SUPPORT</a></td></tr>
<tr class="separator:ga5f815420351c6ab3c901463668b0af7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c33bacdb5372bad482df029d77a9e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c33bacdb5372bad482df029d77a9e5e">RTC_TAMPER2_SUPPORT</a></td></tr>
<tr class="separator:ga8c33bacdb5372bad482df029d77a9e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5f9e9499976d75e2c003ab62234f386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f9e9499976d75e2c003ab62234f386">RTC_TAMPER3_SUPPORT</a></td></tr>
<tr class="separator:gaa5f9e9499976d75e2c003ab62234f386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac20072ff39de14b8bb381fa3886db8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac20072ff39de14b8bb381fa3886db8dd">RTC_BACKUP_SUPPORT</a></td></tr>
<tr class="separator:gac20072ff39de14b8bb381fa3886db8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4887fc23a1888a9430bb25770f4c0272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4887fc23a1888a9430bb25770f4c0272">RTC_WAKEUP_SUPPORT</a></td></tr>
<tr class="separator:ga4887fc23a1888a9430bb25770f4c0272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafb10aa1ac4a59d3a397395b5bf502b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafb10aa1ac4a59d3a397395b5bf502b0">RTC_SMOOTHCALIB_SUPPORT</a></td></tr>
<tr class="separator:gaafb10aa1ac4a59d3a397395b5bf502b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d7c43aa3b40a604039901de5c389a4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d7c43aa3b40a604039901de5c389a4e">RTC_SUBSECOND_SUPPORT</a></td></tr>
<tr class="separator:ga4d7c43aa3b40a604039901de5c389a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2920dc4e941e569491e856c74f655a73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2920dc4e941e569491e856c74f655a73">RTC_TR_PM_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga2920dc4e941e569491e856c74f655a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa98be62b42b64aa8dee5df4f84ec1679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679">RTC_TR_PM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TR_PM_Pos)</td></tr>
<tr class="separator:gaa98be62b42b64aa8dee5df4f84ec1679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3152952ac385ee1ce8dd868978d3fce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3152952ac385ee1ce8dd868978d3fce9">RTC_TR_PM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679">RTC_TR_PM_Msk</a></td></tr>
<tr class="separator:ga3152952ac385ee1ce8dd868978d3fce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26458edfa3da49a421547e540b7fef0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26458edfa3da49a421547e540b7fef0c">RTC_TR_HT_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga26458edfa3da49a421547e540b7fef0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f00fc20610b447daa4b2fcf4730e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94">RTC_TR_HT_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RTC_TR_HT_Pos)</td></tr>
<tr class="separator:gab3f00fc20610b447daa4b2fcf4730e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42435e015e9f5052245c366ae08d655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42435e015e9f5052245c366ae08d655">RTC_TR_HT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94">RTC_TR_HT_Msk</a></td></tr>
<tr class="separator:gad42435e015e9f5052245c366ae08d655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c9af54381689d893ba1b11eb33cd866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866">RTC_TR_HT_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TR_HT_Pos)</td></tr>
<tr class="separator:ga1c9af54381689d893ba1b11eb33cd866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b3ba2cc471b86d041df3c2a1a9ef121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121">RTC_TR_HT_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TR_HT_Pos)</td></tr>
<tr class="separator:ga7b3ba2cc471b86d041df3c2a1a9ef121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1412e72836e362ccfe5a927b7760fd14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">RTC_TR_HU_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga1412e72836e362ccfe5a927b7760fd14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be6ca68f00b9467ddad84d37f1b6a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63">RTC_TR_HU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_TR_HU_Pos)</td></tr>
<tr class="separator:ga4be6ca68f00b9467ddad84d37f1b6a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8211df481853649722383e0d8fb06d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8211df481853649722383e0d8fb06d5">RTC_TR_HU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63">RTC_TR_HU_Msk</a></td></tr>
<tr class="separator:gac8211df481853649722383e0d8fb06d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddad920d5681960fa702b988ef1f82be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be">RTC_TR_HU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TR_HU_Pos)</td></tr>
<tr class="separator:gaddad920d5681960fa702b988ef1f82be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6206d385d3b3e127b1e63be48f83a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63">RTC_TR_HU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TR_HU_Pos)</td></tr>
<tr class="separator:gae6206d385d3b3e127b1e63be48f83a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e264504542ec2d9b06036e938f7f79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d">RTC_TR_HU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TR_HU_Pos)</td></tr>
<tr class="separator:ga6e264504542ec2d9b06036e938f7f79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40763d3ed48e9f707784bdfd65a9c3ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca">RTC_TR_HU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_TR_HU_Pos)</td></tr>
<tr class="separator:ga40763d3ed48e9f707784bdfd65a9c3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf169c6a3845063073e546f372e90a61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a">RTC_TR_MNT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaf169c6a3845063073e546f372e90a61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87978332f15306d7db05c3bce2df2c7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f">RTC_TR_MNT_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RTC_TR_MNT_Pos)</td></tr>
<tr class="separator:ga87978332f15306d7db05c3bce2df2c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64cf91576871a8108d6ee2f48970bb4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64cf91576871a8108d6ee2f48970bb4a">RTC_TR_MNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f">RTC_TR_MNT_Msk</a></td></tr>
<tr class="separator:ga64cf91576871a8108d6ee2f48970bb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga752747aa90bf35bd57b16bffc7294dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc">RTC_TR_MNT_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TR_MNT_Pos)</td></tr>
<tr class="separator:ga752747aa90bf35bd57b16bffc7294dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1837f65a11192dd9b8bf249c31ccef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7">RTC_TR_MNT_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TR_MNT_Pos)</td></tr>
<tr class="separator:gaa1837f65a11192dd9b8bf249c31ccef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f27fb43718df0797664acd2d9c95c1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a">RTC_TR_MNT_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TR_MNT_Pos)</td></tr>
<tr class="separator:ga5f27fb43718df0797664acd2d9c95c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5d682cf0198141f2a323981ec266173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">RTC_TR_MNU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gab5d682cf0198141f2a323981ec266173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8240cd693ae8c3bf069e10ab08f3adcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd">RTC_TR_MNU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_TR_MNU_Pos)</td></tr>
<tr class="separator:ga8240cd693ae8c3bf069e10ab08f3adcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e86f4fc04232fd0294966434708e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84e86f4fc04232fd0294966434708e06">RTC_TR_MNU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd">RTC_TR_MNU_Msk</a></td></tr>
<tr class="separator:ga84e86f4fc04232fd0294966434708e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad91d7700822050a352e53aff372a697b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b">RTC_TR_MNU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TR_MNU_Pos)</td></tr>
<tr class="separator:gad91d7700822050a352e53aff372a697b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9c3087e3d4cd490af8334e99467f1dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc">RTC_TR_MNU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TR_MNU_Pos)</td></tr>
<tr class="separator:gad9c3087e3d4cd490af8334e99467f1dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac01a9e4b358ea062bf1c66069a28c126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126">RTC_TR_MNU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TR_MNU_Pos)</td></tr>
<tr class="separator:gac01a9e4b358ea062bf1c66069a28c126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b76249e63af249061c0c5532a2a4e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5">RTC_TR_MNU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_TR_MNU_Pos)</td></tr>
<tr class="separator:ga75b76249e63af249061c0c5532a2a4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641ca04f0ccdab58ac9fe27211719a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66">RTC_TR_ST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga641ca04f0ccdab58ac9fe27211719a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ae841c3e4f90face971c95f1228419"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419">RTC_TR_ST_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RTC_TR_ST_Pos)</td></tr>
<tr class="separator:gaf3ae841c3e4f90face971c95f1228419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae39b22025a36d1e4e185e4be2bf326f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae39b22025a36d1e4e185e4be2bf326f">RTC_TR_ST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419">RTC_TR_ST_Msk</a></td></tr>
<tr class="separator:gaae39b22025a36d1e4e185e4be2bf326f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0a53dc60816e0790ba69eaff3e87cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0">RTC_TR_ST_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TR_ST_Pos)</td></tr>
<tr class="separator:gaf0a53dc60816e0790ba69eaff3e87cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga948beb7166b70f1fa9e9148a8b6bd3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9">RTC_TR_ST_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TR_ST_Pos)</td></tr>
<tr class="separator:ga948beb7166b70f1fa9e9148a8b6bd3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d5f0413990c26a5cf9a857d10243e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b">RTC_TR_ST_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TR_ST_Pos)</td></tr>
<tr class="separator:ga4d5f0413990c26a5cf9a857d10243e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5251e75005627144d7a044045484ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">RTC_TR_SU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2a5251e75005627144d7a044045484ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac65138b7d68cf4db6e391a5e3d31d4a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5">RTC_TR_SU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_TR_SU_Pos)</td></tr>
<tr class="separator:gac65138b7d68cf4db6e391a5e3d31d4a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga747711823db36121b78c0eebb6140ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga747711823db36121b78c0eebb6140ca1">RTC_TR_SU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5">RTC_TR_SU_Msk</a></td></tr>
<tr class="separator:ga747711823db36121b78c0eebb6140ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4132b0e9d72ff72df7e0062a1e081ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3">RTC_TR_SU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TR_SU_Pos)</td></tr>
<tr class="separator:ga4132b0e9d72ff72df7e0062a1e081ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eef03c1de3719d801c970eec53e7500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500">RTC_TR_SU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TR_SU_Pos)</td></tr>
<tr class="separator:ga6eef03c1de3719d801c970eec53e7500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbe7e738c8adaaf24f6faca467d6fde2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2">RTC_TR_SU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TR_SU_Pos)</td></tr>
<tr class="separator:gabbe7e738c8adaaf24f6faca467d6fde2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44e19720b6691f63ba4f0c38a1fd7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3">RTC_TR_SU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_TR_SU_Pos)</td></tr>
<tr class="separator:gab44e19720b6691f63ba4f0c38a1fd7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7ed9c50764bdf02c200c9acf963609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">RTC_DR_YT_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaee7ed9c50764bdf02c200c9acf963609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ad13d2dbed87fd51194b4d7b080f759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759">RTC_DR_YT_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_DR_YT_Pos)</td></tr>
<tr class="separator:ga0ad13d2dbed87fd51194b4d7b080f759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14d55b6d841825ec65736e08c09b1d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14d55b6d841825ec65736e08c09b1d83">RTC_DR_YT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759">RTC_DR_YT_Msk</a></td></tr>
<tr class="separator:ga14d55b6d841825ec65736e08c09b1d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a733698a85cc8f26d346ec8c61c7937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937">RTC_DR_YT_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_DR_YT_Pos)</td></tr>
<tr class="separator:ga4a733698a85cc8f26d346ec8c61c7937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa48c7c9f31a74b6d3b04443ce0414ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9">RTC_DR_YT_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_DR_YT_Pos)</td></tr>
<tr class="separator:gaa48c7c9f31a74b6d3b04443ce0414ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c15cd22daf2ef6f9ea6f7341897a435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435">RTC_DR_YT_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_DR_YT_Pos)</td></tr>
<tr class="separator:ga5c15cd22daf2ef6f9ea6f7341897a435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e7cf7875d489f89d949178e0294d555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555">RTC_DR_YT_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_DR_YT_Pos)</td></tr>
<tr class="separator:ga4e7cf7875d489f89d949178e0294d555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a117731b1eddef15cf9fa4f3c7a062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">RTC_DR_YU_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf2a117731b1eddef15cf9fa4f3c7a062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261de093e10c99df510d650bea7b65bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb">RTC_DR_YU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_DR_YU_Pos)</td></tr>
<tr class="separator:ga261de093e10c99df510d650bea7b65bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd1bdc8fad3fdeb14058c9158f39ae9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd1bdc8fad3fdeb14058c9158f39ae9e">RTC_DR_YU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb">RTC_DR_YU_Msk</a></td></tr>
<tr class="separator:gafd1bdc8fad3fdeb14058c9158f39ae9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeda03e9857e9009b6212df5f97a5d09f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f">RTC_DR_YU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_DR_YU_Pos)</td></tr>
<tr class="separator:gaeda03e9857e9009b6212df5f97a5d09f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb0b5f7684e31cb1665a848b91601249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249">RTC_DR_YU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_DR_YU_Pos)</td></tr>
<tr class="separator:gadb0b5f7684e31cb1665a848b91601249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f200469dbc8159adc3b4f25375b601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601">RTC_DR_YU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_DR_YU_Pos)</td></tr>
<tr class="separator:ga01f200469dbc8159adc3b4f25375b601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592372ccddc93b10e81ed705c9c0f9bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc">RTC_DR_YU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_DR_YU_Pos)</td></tr>
<tr class="separator:ga592372ccddc93b10e81ed705c9c0f9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751a29a9ead0d70b6104bd366b7ab6af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af">RTC_DR_WDU_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga751a29a9ead0d70b6104bd366b7ab6af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaa60c7147ae02cf5d6e2ee2c87fb5e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7">RTC_DR_WDU_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RTC_DR_WDU_Pos)</td></tr>
<tr class="separator:gacaa60c7147ae02cf5d6e2ee2c87fb5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f46c349f75a31973e094729fe96543f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f46c349f75a31973e094729fe96543f">RTC_DR_WDU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7">RTC_DR_WDU_Msk</a></td></tr>
<tr class="separator:ga6f46c349f75a31973e094729fe96543f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30cb803b191670a41aea89a91e53fe61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61">RTC_DR_WDU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_DR_WDU_Pos)</td></tr>
<tr class="separator:ga30cb803b191670a41aea89a91e53fe61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd26d3601bf8b119af8f96a65a1de60e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e">RTC_DR_WDU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_DR_WDU_Pos)</td></tr>
<tr class="separator:gabd26d3601bf8b119af8f96a65a1de60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e907e5efced7628e9933e7cfb4cac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6">RTC_DR_WDU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_DR_WDU_Pos)</td></tr>
<tr class="separator:ga77e907e5efced7628e9933e7cfb4cac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d26f621d89bd024ff988b5ecab316ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d26f621d89bd024ff988b5ecab316ab">RTC_DR_MT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga1d26f621d89bd024ff988b5ecab316ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5358d94c842b122b8bd260a855afb483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483">RTC_DR_MT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_DR_MT_Pos)</td></tr>
<tr class="separator:ga5358d94c842b122b8bd260a855afb483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f0d3ce1c6c6785bd8fbae556f68b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f0d3ce1c6c6785bd8fbae556f68b31">RTC_DR_MT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483">RTC_DR_MT_Msk</a></td></tr>
<tr class="separator:ga26f0d3ce1c6c6785bd8fbae556f68b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5781bd4d99f08d25b2741a43c0e694a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">RTC_DR_MU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5781bd4d99f08d25b2741a43c0e694a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614964ed52cb7da4ee76a0f3d16e57bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb">RTC_DR_MU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_DR_MU_Pos)</td></tr>
<tr class="separator:ga614964ed52cb7da4ee76a0f3d16e57bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9221f60ccf3581f3c543fdedddf4372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9221f60ccf3581f3c543fdedddf4372">RTC_DR_MU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb">RTC_DR_MU_Msk</a></td></tr>
<tr class="separator:gac9221f60ccf3581f3c543fdedddf4372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54f64678df9fe08a2afd732c275ae7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0">RTC_DR_MU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_DR_MU_Pos)</td></tr>
<tr class="separator:ga54f64678df9fe08a2afd732c275ae7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7845ded502c4cc9faeeb6215955f6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1">RTC_DR_MU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_DR_MU_Pos)</td></tr>
<tr class="separator:gac7845ded502c4cc9faeeb6215955f6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a14479cfe6791d300b9a556d158abe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe">RTC_DR_MU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_DR_MU_Pos)</td></tr>
<tr class="separator:ga47a14479cfe6791d300b9a556d158abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a420b221dec229c053295c44bcac1b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1">RTC_DR_MU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_DR_MU_Pos)</td></tr>
<tr class="separator:ga2a420b221dec229c053295c44bcac1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12b2bb2b80f5a17c4d6717708cf9d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab12b2bb2b80f5a17c4d6717708cf9d5a">RTC_DR_DT_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gab12b2bb2b80f5a17c4d6717708cf9d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c3834615b1c186a5122c0735e03e09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09">RTC_DR_DT_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RTC_DR_DT_Pos)</td></tr>
<tr class="separator:ga47c3834615b1c186a5122c0735e03e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e40cec8161ee20176d92d547fef350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52e40cec8161ee20176d92d547fef350">RTC_DR_DT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09">RTC_DR_DT_Msk</a></td></tr>
<tr class="separator:ga52e40cec8161ee20176d92d547fef350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8823ee9be7a191912aeef8252517b8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6">RTC_DR_DT_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_DR_DT_Pos)</td></tr>
<tr class="separator:ga8823ee9be7a191912aeef8252517b8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546b218e45c1297e39a586204268cf9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d">RTC_DR_DT_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_DR_DT_Pos)</td></tr>
<tr class="separator:ga546b218e45c1297e39a586204268cf9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4689a554a699f3df0a5939efdbebb94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">RTC_DR_DU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4689a554a699f3df0a5939efdbebb94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4549c0127eff71ac5e1e3b7ef07bf158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158">RTC_DR_DU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_DR_DU_Pos)</td></tr>
<tr class="separator:ga4549c0127eff71ac5e1e3b7ef07bf158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba04cbc99cf442c7e6155bef625c5663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba04cbc99cf442c7e6155bef625c5663">RTC_DR_DU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158">RTC_DR_DU_Msk</a></td></tr>
<tr class="separator:gaba04cbc99cf442c7e6155bef625c5663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ffd9b610a0ba3f1caad707ff2fb0a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f">RTC_DR_DU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_DR_DU_Pos)</td></tr>
<tr class="separator:ga0ffd9b610a0ba3f1caad707ff2fb0a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79b5d9f674be2ecf85c964da6ac0a2a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4">RTC_DR_DU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_DR_DU_Pos)</td></tr>
<tr class="separator:ga79b5d9f674be2ecf85c964da6ac0a2a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1668f84ec4ddec10f6bcff65983df05b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b">RTC_DR_DU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_DR_DU_Pos)</td></tr>
<tr class="separator:ga1668f84ec4ddec10f6bcff65983df05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54e249241aebdda778618f35dce9f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66">RTC_DR_DU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_DR_DU_Pos)</td></tr>
<tr class="separator:gad54e249241aebdda778618f35dce9f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e2706cb9754f06d60cb87d3ec364ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12e2706cb9754f06d60cb87d3ec364ac">RTC_CR_COE_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga12e2706cb9754f06d60cb87d3ec364ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35471924ed2a9a83b6af8bd8e2251f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b">RTC_CR_COE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_COE_Pos)</td></tr>
<tr class="separator:ga35471924ed2a9a83b6af8bd8e2251f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cdfa862acfa6068b7ba847f77269d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cdfa862acfa6068b7ba847f77269d60">RTC_CR_COE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b">RTC_CR_COE_Msk</a></td></tr>
<tr class="separator:ga3cdfa862acfa6068b7ba847f77269d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6513acc17cb4c17769ed5dcd03ebde8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6513acc17cb4c17769ed5dcd03ebde8c">RTC_CR_OSEL_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga6513acc17cb4c17769ed5dcd03ebde8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb684c910bd8e726378e0b51732f952f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f">RTC_CR_OSEL_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RTC_CR_OSEL_Pos)</td></tr>
<tr class="separator:gaeb684c910bd8e726378e0b51732f952f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f81115ef3fd366de73e84ab667d369b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f81115ef3fd366de73e84ab667d369b">RTC_CR_OSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f">RTC_CR_OSEL_Msk</a></td></tr>
<tr class="separator:ga8f81115ef3fd366de73e84ab667d369b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe506838823e3b172a9ed4a3fec7321a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a">RTC_CR_OSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_OSEL_Pos)</td></tr>
<tr class="separator:gabe506838823e3b172a9ed4a3fec7321a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15fb33aaad62c71bbba2f96652eefb8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c">RTC_CR_OSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_CR_OSEL_Pos)</td></tr>
<tr class="separator:ga15fb33aaad62c71bbba2f96652eefb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga013304c1d6002a7c9ec57de637def511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga013304c1d6002a7c9ec57de637def511">RTC_CR_POL_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga013304c1d6002a7c9ec57de637def511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717b2d78f96be49ba9d262f3a0eb09e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4">RTC_CR_POL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_POL_Pos)</td></tr>
<tr class="separator:ga717b2d78f96be49ba9d262f3a0eb09e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f21b5adadbcc5eb255683d5decc9cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53f21b5adadbcc5eb255683d5decc9cb">RTC_CR_POL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4">RTC_CR_POL_Msk</a></td></tr>
<tr class="separator:ga53f21b5adadbcc5eb255683d5decc9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ae962f1f8c748682a3136ea5ab76e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3ae962f1f8c748682a3136ea5ab76e1">RTC_CR_COSEL_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gac3ae962f1f8c748682a3136ea5ab76e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8dc824636e99382fcd50b39a6fce8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc">RTC_CR_COSEL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_COSEL_Pos)</td></tr>
<tr class="separator:gad8dc824636e99382fcd50b39a6fce8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197c587884b9c1dcb2970e9ec2589b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga197c587884b9c1dcb2970e9ec2589b41">RTC_CR_COSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc">RTC_CR_COSEL_Msk</a></td></tr>
<tr class="separator:ga197c587884b9c1dcb2970e9ec2589b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd9f44a96fafedd6c89600a0a14fe87f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd9f44a96fafedd6c89600a0a14fe87f">RTC_CR_BKP_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gafd9f44a96fafedd6c89600a0a14fe87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3675c7d64de46ab9f1cf279d7abaffe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2">RTC_CR_BKP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_BKP_Pos)</td></tr>
<tr class="separator:ga3675c7d64de46ab9f1cf279d7abaffe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e7a474de1a01816bc9d9b6fa7272289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e7a474de1a01816bc9d9b6fa7272289">RTC_CR_BKP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2">RTC_CR_BKP_Msk</a></td></tr>
<tr class="separator:ga0e7a474de1a01816bc9d9b6fa7272289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7614f35a94291525f1dd8cc8f41f960f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7614f35a94291525f1dd8cc8f41f960f">RTC_CR_SUB1H_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga7614f35a94291525f1dd8cc8f41f960f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62402c843252c70670b4b6c9ffec5880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880">RTC_CR_SUB1H_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_SUB1H_Pos)</td></tr>
<tr class="separator:ga62402c843252c70670b4b6c9ffec5880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220cf6237eac208acc8ae4c55e0b5e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga220cf6237eac208acc8ae4c55e0b5e6f">RTC_CR_SUB1H</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880">RTC_CR_SUB1H_Msk</a></td></tr>
<tr class="separator:ga220cf6237eac208acc8ae4c55e0b5e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab04a33865dc30af95c633750711fc6d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab04a33865dc30af95c633750711fc6d0">RTC_CR_ADD1H_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gab04a33865dc30af95c633750711fc6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01aac32ee74fbafd54de75ee53bf1417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417">RTC_CR_ADD1H_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_ADD1H_Pos)</td></tr>
<tr class="separator:ga01aac32ee74fbafd54de75ee53bf1417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae1a8439d08e28289398dcf3c2b4b47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae1a8439d08e28289398dcf3c2b4b47b">RTC_CR_ADD1H</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417">RTC_CR_ADD1H_Msk</a></td></tr>
<tr class="separator:gaae1a8439d08e28289398dcf3c2b4b47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82db8f745799c761201a13235132a700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82db8f745799c761201a13235132a700">RTC_CR_TSIE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga82db8f745799c761201a13235132a700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b81fdfb0dbd9719e0eee7b39450bb31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31">RTC_CR_TSIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_TSIE_Pos)</td></tr>
<tr class="separator:ga4b81fdfb0dbd9719e0eee7b39450bb31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf376dffb9f2777ef275f23410e35600d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf376dffb9f2777ef275f23410e35600d">RTC_CR_TSIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31">RTC_CR_TSIE_Msk</a></td></tr>
<tr class="separator:gaf376dffb9f2777ef275f23410e35600d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1432b0a0a031fe1143d153fe3073d7d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1432b0a0a031fe1143d153fe3073d7d2">RTC_CR_WUTIE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga1432b0a0a031fe1143d153fe3073d7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d862c5a5e56813b86246d22821ac9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b">RTC_CR_WUTIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_WUTIE_Pos)</td></tr>
<tr class="separator:ga83d862c5a5e56813b86246d22821ac9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e0a1419830a16667cea4f6454913226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e0a1419830a16667cea4f6454913226">RTC_CR_WUTIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b">RTC_CR_WUTIE_Msk</a></td></tr>
<tr class="separator:ga5e0a1419830a16667cea4f6454913226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad21245a52288246fbca5b954f38c65e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad21245a52288246fbca5b954f38c65e8">RTC_CR_ALRBIE_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gad21245a52288246fbca5b954f38c65e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e79f603f18cfbc266cc55162b739260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e79f603f18cfbc266cc55162b739260">RTC_CR_ALRBIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_ALRBIE_Pos)</td></tr>
<tr class="separator:ga1e79f603f18cfbc266cc55162b739260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6269c9dd5cee650024ede0b0c42e87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6269c9dd5cee650024ede0b0c42e87d">RTC_CR_ALRBIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e79f603f18cfbc266cc55162b739260">RTC_CR_ALRBIE_Msk</a></td></tr>
<tr class="separator:gac6269c9dd5cee650024ede0b0c42e87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd69cebbc7fc4a81655a7e53a7284b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd69cebbc7fc4a81655a7e53a7284b70">RTC_CR_ALRAIE_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gacd69cebbc7fc4a81655a7e53a7284b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0efcbd64f981117d73fe6d631c48f45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e">RTC_CR_ALRAIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_ALRAIE_Pos)</td></tr>
<tr class="separator:ga0efcbd64f981117d73fe6d631c48f45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9138f75267bd93f8de6738225217d583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9138f75267bd93f8de6738225217d583">RTC_CR_ALRAIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e">RTC_CR_ALRAIE_Msk</a></td></tr>
<tr class="separator:ga9138f75267bd93f8de6738225217d583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf95c6afbdb29aa5241dc3e52d28ce884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf95c6afbdb29aa5241dc3e52d28ce884">RTC_CR_TSE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf95c6afbdb29aa5241dc3e52d28ce884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2675d723ea5e54a4e6a7c7bd975efcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc">RTC_CR_TSE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_TSE_Pos)</td></tr>
<tr class="separator:gab2675d723ea5e54a4e6a7c7bd975efcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94fa98ca8cac9078b9bb82c89593d3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94fa98ca8cac9078b9bb82c89593d3c0">RTC_CR_TSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc">RTC_CR_TSE_Msk</a></td></tr>
<tr class="separator:ga94fa98ca8cac9078b9bb82c89593d3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf919254119ed634798f3b936dc01e66d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf919254119ed634798f3b936dc01e66d">RTC_CR_WUTE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf919254119ed634798f3b936dc01e66d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b45d595cd44d31a7f34609b6e7bf1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a">RTC_CR_WUTE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_WUTE_Pos)</td></tr>
<tr class="separator:gac5b45d595cd44d31a7f34609b6e7bf1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga061be0d3cdea721e5cb695cda0699bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga061be0d3cdea721e5cb695cda0699bc3">RTC_CR_WUTE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a">RTC_CR_WUTE_Msk</a></td></tr>
<tr class="separator:ga061be0d3cdea721e5cb695cda0699bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae534f6bb5933c05bc2b63aa70907bfb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae534f6bb5933c05bc2b63aa70907bfb2">RTC_CR_ALRBE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gae534f6bb5933c05bc2b63aa70907bfb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae811bd5a731a4d12d5fabc1c1701e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae811bd5a731a4d12d5fabc1c1701e7a">RTC_CR_ALRBE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_ALRBE_Pos)</td></tr>
<tr class="separator:gaae811bd5a731a4d12d5fabc1c1701e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d0850002ed42742ff75a82dc4e8586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17d0850002ed42742ff75a82dc4e8586">RTC_CR_ALRBE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae811bd5a731a4d12d5fabc1c1701e7a">RTC_CR_ALRBE_Msk</a></td></tr>
<tr class="separator:ga17d0850002ed42742ff75a82dc4e8586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e3cfdf0409a6e26568fa59c9b5283b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54e3cfdf0409a6e26568fa59c9b5283b">RTC_CR_ALRAE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga54e3cfdf0409a6e26568fa59c9b5283b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1adc6f86be463291c228b8a2bd3cfa40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40">RTC_CR_ALRAE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_ALRAE_Pos)</td></tr>
<tr class="separator:ga1adc6f86be463291c228b8a2bd3cfa40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8cdeac61f06e4737800b64a901d584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8cdeac61f06e4737800b64a901d584">RTC_CR_ALRAE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40">RTC_CR_ALRAE_Msk</a></td></tr>
<tr class="separator:ga8a8cdeac61f06e4737800b64a901d584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab362e94b8e99714082eb0981045a28b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab362e94b8e99714082eb0981045a28b7">RTC_CR_DCE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gab362e94b8e99714082eb0981045a28b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga005e60bfb5de91f5d9635d1e8e63f6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga005e60bfb5de91f5d9635d1e8e63f6d3">RTC_CR_DCE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_DCE_Pos)</td></tr>
<tr class="separator:ga005e60bfb5de91f5d9635d1e8e63f6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce7cb8b575142e125863d61ea4765ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ce7cb8b575142e125863d61ea4765ba">RTC_CR_DCE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga005e60bfb5de91f5d9635d1e8e63f6d3">RTC_CR_DCE_Msk</a></td></tr>
<tr class="separator:ga4ce7cb8b575142e125863d61ea4765ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga262f18e12c214c9f172860b3a1234f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga262f18e12c214c9f172860b3a1234f0e">RTC_CR_FMT_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga262f18e12c214c9f172860b3a1234f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6634873135b509b3a483abcbd1e0f347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347">RTC_CR_FMT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_FMT_Pos)</td></tr>
<tr class="separator:ga6634873135b509b3a483abcbd1e0f347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2706e31a1bc8d95b682fe47611e0dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2706e31a1bc8d95b682fe47611e0dd3">RTC_CR_FMT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347">RTC_CR_FMT_Msk</a></td></tr>
<tr class="separator:gab2706e31a1bc8d95b682fe47611e0dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace008c8514db9131ae301e7577979130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace008c8514db9131ae301e7577979130">RTC_CR_BYPSHAD_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gace008c8514db9131ae301e7577979130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93e690c1dc87dff6f36fea71cf6bb57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c">RTC_CR_BYPSHAD_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_BYPSHAD_Pos)</td></tr>
<tr class="separator:ga93e690c1dc87dff6f36fea71cf6bb57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34d50a3eff3364e6da4fefed9962a054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34d50a3eff3364e6da4fefed9962a054">RTC_CR_BYPSHAD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c">RTC_CR_BYPSHAD_Msk</a></td></tr>
<tr class="separator:ga34d50a3eff3364e6da4fefed9962a054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae970d1c321c777685111e4a4f70ce44c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae970d1c321c777685111e4a4f70ce44c">RTC_CR_REFCKON_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae970d1c321c777685111e4a4f70ce44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd611d89bc17e379525602d5ea3a7d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54">RTC_CR_REFCKON_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_REFCKON_Pos)</td></tr>
<tr class="separator:gabd611d89bc17e379525602d5ea3a7d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646ef1071cacc2d30bbef5597c817021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga646ef1071cacc2d30bbef5597c817021">RTC_CR_REFCKON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54">RTC_CR_REFCKON_Msk</a></td></tr>
<tr class="separator:ga646ef1071cacc2d30bbef5597c817021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18a34610d5a2a22e66b027341ac6191b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18a34610d5a2a22e66b027341ac6191b">RTC_CR_TSEDGE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga18a34610d5a2a22e66b027341ac6191b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea0c6b68ad8797d97693cbc7fe76d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e">RTC_CR_TSEDGE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_TSEDGE_Pos)</td></tr>
<tr class="separator:ga3ea0c6b68ad8797d97693cbc7fe76d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad076bde34be7d24f088fd2c003b7a7f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad076bde34be7d24f088fd2c003b7a7f7">RTC_CR_TSEDGE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e">RTC_CR_TSEDGE_Msk</a></td></tr>
<tr class="separator:gad076bde34be7d24f088fd2c003b7a7f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad30da1c2029c23889c4dd29ee8fa7eea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea">RTC_CR_WUCKSEL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad30da1c2029c23889c4dd29ee8fa7eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1961b22823e4f592ac8d1733e079e2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a">RTC_CR_WUCKSEL_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RTC_CR_WUCKSEL_Pos)</td></tr>
<tr class="separator:gad1961b22823e4f592ac8d1733e079e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a2d55571417d9dfb05826b40d997b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54a2d55571417d9dfb05826b40d997b0">RTC_CR_WUCKSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a">RTC_CR_WUCKSEL_Msk</a></td></tr>
<tr class="separator:ga54a2d55571417d9dfb05826b40d997b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f03056e9aa78c133af90b60af72ba79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79">RTC_CR_WUCKSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_WUCKSEL_Pos)</td></tr>
<tr class="separator:ga6f03056e9aa78c133af90b60af72ba79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360f7ccf7a89c5091f4affe6d1019215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215">RTC_CR_WUCKSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_CR_WUCKSEL_Pos)</td></tr>
<tr class="separator:ga360f7ccf7a89c5091f4affe6d1019215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad247ac722f6900744cdc16f8f45ed923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923">RTC_CR_WUCKSEL_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_CR_WUCKSEL_Pos)</td></tr>
<tr class="separator:gad247ac722f6900744cdc16f8f45ed923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad71360f8cd9c4a952320d62838fec1f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad71360f8cd9c4a952320d62838fec1f3">RTC_CR_BCK_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd9f44a96fafedd6c89600a0a14fe87f">RTC_CR_BKP_Pos</a></td></tr>
<tr class="separator:gad71360f8cd9c4a952320d62838fec1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d97bd24d58dc469d3992a68a457a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36d97bd24d58dc469d3992a68a457a02">RTC_CR_BCK_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2">RTC_CR_BKP_Msk</a></td></tr>
<tr class="separator:ga36d97bd24d58dc469d3992a68a457a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a793580db48c66a98e44cbda6e0daef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a793580db48c66a98e44cbda6e0daef">RTC_CR_BCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e7a474de1a01816bc9d9b6fa7272289">RTC_CR_BKP</a></td></tr>
<tr class="separator:ga2a793580db48c66a98e44cbda6e0daef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa59397ca25b1fc9fbc43cfca986c14e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa59397ca25b1fc9fbc43cfca986c14e4">RTC_ISR_RECALPF_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaa59397ca25b1fc9fbc43cfca986c14e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ab18f49ac6ab32322ebb58131a456ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea">RTC_ISR_RECALPF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_RECALPF_Pos)</td></tr>
<tr class="separator:ga8ab18f49ac6ab32322ebb58131a456ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05189137cfd0e73903d9b70d071656b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05189137cfd0e73903d9b70d071656b9">RTC_ISR_RECALPF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea">RTC_ISR_RECALPF_Msk</a></td></tr>
<tr class="separator:ga05189137cfd0e73903d9b70d071656b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6220978a367dfdd5615e1e445831ed39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6220978a367dfdd5615e1e445831ed39">RTC_ISR_TAMP3F_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga6220978a367dfdd5615e1e445831ed39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af8934cc02fa8dd3e931bfce66c9a2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4af8934cc02fa8dd3e931bfce66c9a2a">RTC_ISR_TAMP3F_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_TAMP3F_Pos)</td></tr>
<tr class="separator:ga4af8934cc02fa8dd3e931bfce66c9a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cbbb7637689d5396c719a6ddb04fe2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cbbb7637689d5396c719a6ddb04fe2b">RTC_ISR_TAMP3F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4af8934cc02fa8dd3e931bfce66c9a2a">RTC_ISR_TAMP3F_Msk</a></td></tr>
<tr class="separator:ga9cbbb7637689d5396c719a6ddb04fe2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0347e70fa9f25a6a52d3ceac1713ccee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0347e70fa9f25a6a52d3ceac1713ccee">RTC_ISR_TAMP2F_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga0347e70fa9f25a6a52d3ceac1713ccee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga436cbba9b17ad91735e876596c8a6914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914">RTC_ISR_TAMP2F_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_TAMP2F_Pos)</td></tr>
<tr class="separator:ga436cbba9b17ad91735e876596c8a6914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb176578e53b2d8e24a94c8d0212845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdb176578e53b2d8e24a94c8d0212845">RTC_ISR_TAMP2F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914">RTC_ISR_TAMP2F_Msk</a></td></tr>
<tr class="separator:gabdb176578e53b2d8e24a94c8d0212845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18fa672ae72db52c7a6c5a2658a5190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18fa672ae72db52c7a6c5a2658a5190">RTC_ISR_TAMP1F_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaf18fa672ae72db52c7a6c5a2658a5190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84bbb84dba6aef26a16b2410c3a3ec5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d">RTC_ISR_TAMP1F_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_TAMP1F_Pos)</td></tr>
<tr class="separator:ga84bbb84dba6aef26a16b2410c3a3ec5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae738b22f6a8123026921a1d14f9547c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae738b22f6a8123026921a1d14f9547c0">RTC_ISR_TAMP1F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d">RTC_ISR_TAMP1F_Msk</a></td></tr>
<tr class="separator:gae738b22f6a8123026921a1d14f9547c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa38f2ee43244798276792a0c5a64f41e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa38f2ee43244798276792a0c5a64f41e">RTC_ISR_TSOVF_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa38f2ee43244798276792a0c5a64f41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a44c6cf950526be3f768c9175e3e62e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e">RTC_ISR_TSOVF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_TSOVF_Pos)</td></tr>
<tr class="separator:ga1a44c6cf950526be3f768c9175e3e62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766c238f964072decba204c7fce850ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga766c238f964072decba204c7fce850ff">RTC_ISR_TSOVF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e">RTC_ISR_TSOVF_Msk</a></td></tr>
<tr class="separator:ga766c238f964072decba204c7fce850ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09bb6ceebab0b76cd2121816e787749a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09bb6ceebab0b76cd2121816e787749a">RTC_ISR_TSF_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga09bb6ceebab0b76cd2121816e787749a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5151d79a2761d423ddbc0b6c3cca1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f">RTC_ISR_TSF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_TSF_Pos)</td></tr>
<tr class="separator:ga8f5151d79a2761d423ddbc0b6c3cca1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c0a60dbfc5f1570a48afe450395484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c0a60dbfc5f1570a48afe450395484">RTC_ISR_TSF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f">RTC_ISR_TSF_Msk</a></td></tr>
<tr class="separator:ga68c0a60dbfc5f1570a48afe450395484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c5050a881336d0a8710d096fe4b01a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6c5050a881336d0a8710d096fe4b01a">RTC_ISR_WUTF_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gae6c5050a881336d0a8710d096fe4b01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53360cc2baf2a2142289493b2a16c372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53360cc2baf2a2142289493b2a16c372">RTC_ISR_WUTF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_WUTF_Pos)</td></tr>
<tr class="separator:ga53360cc2baf2a2142289493b2a16c372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eb5960300a402210e5378d78ce22766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4eb5960300a402210e5378d78ce22766">RTC_ISR_WUTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53360cc2baf2a2142289493b2a16c372">RTC_ISR_WUTF_Msk</a></td></tr>
<tr class="separator:ga4eb5960300a402210e5378d78ce22766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4891bf442ab59fa4488bc0ed308c56c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4891bf442ab59fa4488bc0ed308c56c2">RTC_ISR_ALRBF_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga4891bf442ab59fa4488bc0ed308c56c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac80e30a64a34bd547229f68b76d63a87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac80e30a64a34bd547229f68b76d63a87">RTC_ISR_ALRBF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_ALRBF_Pos)</td></tr>
<tr class="separator:gac80e30a64a34bd547229f68b76d63a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7976972a5fc6705fede85536520367d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7976972a5fc6705fede85536520367d6">RTC_ISR_ALRBF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac80e30a64a34bd547229f68b76d63a87">RTC_ISR_ALRBF_Msk</a></td></tr>
<tr class="separator:ga7976972a5fc6705fede85536520367d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bbb887fab178f2ad6c26fe28bd16cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bbb887fab178f2ad6c26fe28bd16cd6">RTC_ISR_ALRAF_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga4bbb887fab178f2ad6c26fe28bd16cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5aeb3a57686a3bca74ebce43559161e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e">RTC_ISR_ALRAF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_ALRAF_Pos)</td></tr>
<tr class="separator:gaf5aeb3a57686a3bca74ebce43559161e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96605e50a347507b7f274e9cd894a02c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96605e50a347507b7f274e9cd894a02c">RTC_ISR_ALRAF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e">RTC_ISR_ALRAF_Msk</a></td></tr>
<tr class="separator:ga96605e50a347507b7f274e9cd894a02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a0e0b639b59be3c662267184bddf69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9a0e0b639b59be3c662267184bddf69">RTC_ISR_INIT_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gab9a0e0b639b59be3c662267184bddf69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5e864e670cc4643c1e65b21da150c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74">RTC_ISR_INIT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_INIT_Pos)</td></tr>
<tr class="separator:gae5e864e670cc4643c1e65b21da150c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0eb2f998cd3e7325974347cb2a3d25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0eb2f998cd3e7325974347cb2a3d25a">RTC_ISR_INIT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74">RTC_ISR_INIT_Msk</a></td></tr>
<tr class="separator:gae0eb2f998cd3e7325974347cb2a3d25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601564e925eefdbde3aafdcbf0a978c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga601564e925eefdbde3aafdcbf0a978c5">RTC_ISR_INITF_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga601564e925eefdbde3aafdcbf0a978c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a29ce1f3e261024726679c17f42a9b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1">RTC_ISR_INITF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_INITF_Pos)</td></tr>
<tr class="separator:ga6a29ce1f3e261024726679c17f42a9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16dcc6973c611e087030cdb15203972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab16dcc6973c611e087030cdb15203972">RTC_ISR_INITF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1">RTC_ISR_INITF_Msk</a></td></tr>
<tr class="separator:gab16dcc6973c611e087030cdb15203972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dd0bed53ed3cc1bbc70efa82bcac846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dd0bed53ed3cc1bbc70efa82bcac846">RTC_ISR_RSF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga8dd0bed53ed3cc1bbc70efa82bcac846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f87ecd7737391a4ff0c236a17dbfd32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32">RTC_ISR_RSF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_RSF_Pos)</td></tr>
<tr class="separator:ga3f87ecd7737391a4ff0c236a17dbfd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd683e789841f7d3f138709ffdbfbf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd683e789841f7d3f138709ffdbfbf8">RTC_ISR_RSF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32">RTC_ISR_RSF_Msk</a></td></tr>
<tr class="separator:ga9bd683e789841f7d3f138709ffdbfbf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6f7e11d89c6480d68013ce7c0478045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6f7e11d89c6480d68013ce7c0478045">RTC_ISR_INITS_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae6f7e11d89c6480d68013ce7c0478045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25131777233cef2dfffdc178667559e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4">RTC_ISR_INITS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_INITS_Pos)</td></tr>
<tr class="separator:ga25131777233cef2dfffdc178667559e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b229bace5ba0c0b48bfeb5efc445292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b229bace5ba0c0b48bfeb5efc445292">RTC_ISR_INITS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4">RTC_ISR_INITS_Msk</a></td></tr>
<tr class="separator:ga7b229bace5ba0c0b48bfeb5efc445292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4312f68d569942ac8d1b6abfb0f5aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4312f68d569942ac8d1b6abfb0f5aad">RTC_ISR_SHPF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad4312f68d569942ac8d1b6abfb0f5aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36cc41c7b626c5047f97fac12337395d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d">RTC_ISR_SHPF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_SHPF_Pos)</td></tr>
<tr class="separator:ga36cc41c7b626c5047f97fac12337395d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4536a874336778ac11109f14573eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4536a874336778ac11109f14573eb9">RTC_ISR_SHPF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d">RTC_ISR_SHPF_Msk</a></td></tr>
<tr class="separator:ga1c4536a874336778ac11109f14573eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d75a29fa323d93d3d0bb2cb60b24474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d75a29fa323d93d3d0bb2cb60b24474">RTC_ISR_WUTWF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga8d75a29fa323d93d3d0bb2cb60b24474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga673f0ff6267142391ca1d37289b305f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga673f0ff6267142391ca1d37289b305f2">RTC_ISR_WUTWF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_WUTWF_Pos)</td></tr>
<tr class="separator:ga673f0ff6267142391ca1d37289b305f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e753321211e19bc48736fe0d30a7f40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e753321211e19bc48736fe0d30a7f40">RTC_ISR_WUTWF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga673f0ff6267142391ca1d37289b305f2">RTC_ISR_WUTWF_Msk</a></td></tr>
<tr class="separator:ga0e753321211e19bc48736fe0d30a7f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga011f9bc215e39c91f33f0472e0b59643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga011f9bc215e39c91f33f0472e0b59643">RTC_ISR_ALRBWF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga011f9bc215e39c91f33f0472e0b59643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf9f3b0159c2f29749babdc55ef1a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cf9f3b0159c2f29749babdc55ef1a1b">RTC_ISR_ALRBWF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_ALRBWF_Pos)</td></tr>
<tr class="separator:ga6cf9f3b0159c2f29749babdc55ef1a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a0c34bff6dc9fce29e2be35d32d9d05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a0c34bff6dc9fce29e2be35d32d9d05">RTC_ISR_ALRBWF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6cf9f3b0159c2f29749babdc55ef1a1b">RTC_ISR_ALRBWF_Msk</a></td></tr>
<tr class="separator:ga5a0c34bff6dc9fce29e2be35d32d9d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab296f795ad4fa25ad0cb3c92967f9565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab296f795ad4fa25ad0cb3c92967f9565">RTC_ISR_ALRAWF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab296f795ad4fa25ad0cb3c92967f9565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d96dae4fdd343fe6e9ebc7c5f7d80d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d">RTC_ISR_ALRAWF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_ALRAWF_Pos)</td></tr>
<tr class="separator:gac4d96dae4fdd343fe6e9ebc7c5f7d80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d420b5c3f8623cf1116d42fa164be7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d420b5c3f8623cf1116d42fa164be7e">RTC_ISR_ALRAWF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d">RTC_ISR_ALRAWF_Msk</a></td></tr>
<tr class="separator:ga4d420b5c3f8623cf1116d42fa164be7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8240c029696ad91531c3fec1ef1e7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8240c029696ad91531c3fec1ef1e7fe">RTC_PRER_PREDIV_A_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gae8240c029696ad91531c3fec1ef1e7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f883861bb963a097885c5773f3c0b15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15">RTC_PRER_PREDIV_A_Msk</a>&#160;&#160;&#160;(0x7FU &lt;&lt; RTC_PRER_PREDIV_A_Pos)</td></tr>
<tr class="separator:ga2f883861bb963a097885c5773f3c0b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad248dca1e9532ba31f98d3ec9d2f8711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad248dca1e9532ba31f98d3ec9d2f8711">RTC_PRER_PREDIV_A</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15">RTC_PRER_PREDIV_A_Msk</a></td></tr>
<tr class="separator:gad248dca1e9532ba31f98d3ec9d2f8711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234f46098c91b34aa12502d70cdb93bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga234f46098c91b34aa12502d70cdb93bf">RTC_PRER_PREDIV_S_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga234f46098c91b34aa12502d70cdb93bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga776acde6c1789c37371eb440492825ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab">RTC_PRER_PREDIV_S_Msk</a>&#160;&#160;&#160;(0x7FFFU &lt;&lt; RTC_PRER_PREDIV_S_Pos)</td></tr>
<tr class="separator:ga776acde6c1789c37371eb440492825ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17bbd4e569a76446df089752cb41b1cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17bbd4e569a76446df089752cb41b1cb">RTC_PRER_PREDIV_S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab">RTC_PRER_PREDIV_S_Msk</a></td></tr>
<tr class="separator:ga17bbd4e569a76446df089752cb41b1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae50a0fcd154d36aa0b506a875e8d100e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae50a0fcd154d36aa0b506a875e8d100e">RTC_WUTR_WUT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae50a0fcd154d36aa0b506a875e8d100e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c2d178daf42c0febdbf67583a83b6a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0">RTC_WUTR_WUT_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; RTC_WUTR_WUT_Pos)</td></tr>
<tr class="separator:ga1c2d178daf42c0febdbf67583a83b6a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e412c1448a7e20974f5b46129799eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e412c1448a7e20974f5b46129799eeb">RTC_WUTR_WUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0">RTC_WUTR_WUT_Msk</a></td></tr>
<tr class="separator:ga2e412c1448a7e20974f5b46129799eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79b734efd7f580384b76364f8159ce2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79b734efd7f580384b76364f8159ce2a">RTC_CALIBR_DCS_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga79b734efd7f580384b76364f8159ce2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac975f6abc1ae98deb38d1c523a564431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac975f6abc1ae98deb38d1c523a564431">RTC_CALIBR_DCS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CALIBR_DCS_Pos)</td></tr>
<tr class="separator:gac975f6abc1ae98deb38d1c523a564431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63841fd7262fd307f211ee8e9e8a6f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa63841fd7262fd307f211ee8e9e8a6f0">RTC_CALIBR_DCS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac975f6abc1ae98deb38d1c523a564431">RTC_CALIBR_DCS_Msk</a></td></tr>
<tr class="separator:gaa63841fd7262fd307f211ee8e9e8a6f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga612c3ec0e88f91fd34cfb4910b5b46fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga612c3ec0e88f91fd34cfb4910b5b46fb">RTC_CALIBR_DC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga612c3ec0e88f91fd34cfb4910b5b46fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb0820dbde8c1188a5c045e6e264c1f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb0820dbde8c1188a5c045e6e264c1f8">RTC_CALIBR_DC_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; RTC_CALIBR_DC_Pos)</td></tr>
<tr class="separator:gabb0820dbde8c1188a5c045e6e264c1f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5523cf582ebc0a987c6a2c2007bc10d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5523cf582ebc0a987c6a2c2007bc10d">RTC_CALIBR_DC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb0820dbde8c1188a5c045e6e264c1f8">RTC_CALIBR_DC_Msk</a></td></tr>
<tr class="separator:gab5523cf582ebc0a987c6a2c2007bc10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4c443ed6c81b3ce75dd5e8dd97939fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4c443ed6c81b3ce75dd5e8dd97939fb">RTC_ALRMAR_MSK4_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gaf4c443ed6c81b3ce75dd5e8dd97939fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ade8f686276ed4761f3741cd928b500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500">RTC_ALRMAR_MSK4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_MSK4_Pos)</td></tr>
<tr class="separator:ga4ade8f686276ed4761f3741cd928b500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ed557e4451ffd3e869bb9ca393d47f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ed557e4451ffd3e869bb9ca393d47f9">RTC_ALRMAR_MSK4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500">RTC_ALRMAR_MSK4_Msk</a></td></tr>
<tr class="separator:ga8ed557e4451ffd3e869bb9ca393d47f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd589f750a310c033dafdab213642649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd589f750a310c033dafdab213642649">RTC_ALRMAR_WDSEL_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gadd589f750a310c033dafdab213642649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf0424c522933862730917c9c79f81b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b">RTC_ALRMAR_WDSEL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_WDSEL_Pos)</td></tr>
<tr class="separator:gaccf0424c522933862730917c9c79f81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a7fdc1719b3159e099c3979da26dd92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a7fdc1719b3159e099c3979da26dd92">RTC_ALRMAR_WDSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b">RTC_ALRMAR_WDSEL_Msk</a></td></tr>
<tr class="separator:ga5a7fdc1719b3159e099c3979da26dd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d605cd74901b7544c8a6cc9f446436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4d605cd74901b7544c8a6cc9f446436">RTC_ALRMAR_DT_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gab4d605cd74901b7544c8a6cc9f446436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b864018e7de62c954d6fff34bde926f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f">RTC_ALRMAR_DT_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RTC_ALRMAR_DT_Pos)</td></tr>
<tr class="separator:ga5b864018e7de62c954d6fff34bde926f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934ea7910b5f5988f6c46ae4703dc29b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga934ea7910b5f5988f6c46ae4703dc29b">RTC_ALRMAR_DT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f">RTC_ALRMAR_DT_Msk</a></td></tr>
<tr class="separator:ga934ea7910b5f5988f6c46ae4703dc29b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb880cece843ba5314120abcf14e9fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc">RTC_ALRMAR_DT_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_DT_Pos)</td></tr>
<tr class="separator:ga0cb880cece843ba5314120abcf14e9fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2e76ce2645d0c9d2587d4172edcd58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58">RTC_ALRMAR_DT_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMAR_DT_Pos)</td></tr>
<tr class="separator:ga6e2e76ce2645d0c9d2587d4172edcd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5a8a73b82a0e8c16f7f5dc35166622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">RTC_ALRMAR_DU_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaab5a8a73b82a0e8c16f7f5dc35166622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f818fa2666247ad93611752020097b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1">RTC_ALRMAR_DU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_ALRMAR_DU_Pos)</td></tr>
<tr class="separator:ga6f818fa2666247ad93611752020097b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784589946bdf3ca0d675cc22d9bafbbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga784589946bdf3ca0d675cc22d9bafbbf">RTC_ALRMAR_DU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1">RTC_ALRMAR_DU_Msk</a></td></tr>
<tr class="separator:ga784589946bdf3ca0d675cc22d9bafbbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga687a85ed4e7623bdb60196f706ab62e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9">RTC_ALRMAR_DU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_DU_Pos)</td></tr>
<tr class="separator:ga687a85ed4e7623bdb60196f706ab62e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2ec65de047fdece20083f030cc6cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd">RTC_ALRMAR_DU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMAR_DU_Pos)</td></tr>
<tr class="separator:ga8d2ec65de047fdece20083f030cc6cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0050d5e8d64e4f684e325446ea173a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a">RTC_ALRMAR_DU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMAR_DU_Pos)</td></tr>
<tr class="separator:gaeb0050d5e8d64e4f684e325446ea173a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a55db963d0707fc0ae14bffc51c297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297">RTC_ALRMAR_DU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_ALRMAR_DU_Pos)</td></tr>
<tr class="separator:ga79a55db963d0707fc0ae14bffc51c297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4744abec80afe01487c6133d9325f47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4744abec80afe01487c6133d9325f47b">RTC_ALRMAR_MSK3_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga4744abec80afe01487c6133d9325f47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b72eca3af2788a6df2aab8efdf48c7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e">RTC_ALRMAR_MSK3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_MSK3_Pos)</td></tr>
<tr class="separator:ga9b72eca3af2788a6df2aab8efdf48c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337fba397cab4beb204f4f6e6ddc4bf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga337fba397cab4beb204f4f6e6ddc4bf3">RTC_ALRMAR_MSK3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e">RTC_ALRMAR_MSK3_Msk</a></td></tr>
<tr class="separator:ga337fba397cab4beb204f4f6e6ddc4bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85bfa4c2296c553269373a411323b21f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85bfa4c2296c553269373a411323b21f">RTC_ALRMAR_PM_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga85bfa4c2296c553269373a411323b21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ed4ff622a2ac83edfaadc596995c61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a">RTC_ALRMAR_PM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_PM_Pos)</td></tr>
<tr class="separator:ga1ed4ff622a2ac83edfaadc596995c61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab68dc30427951b19aecf399b0ae2900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab68dc30427951b19aecf399b0ae2900">RTC_ALRMAR_PM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a">RTC_ALRMAR_PM_Msk</a></td></tr>
<tr class="separator:gaab68dc30427951b19aecf399b0ae2900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeb1eb233c192d56b4a4f106b3fb4be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadeb1eb233c192d56b4a4f106b3fb4be2">RTC_ALRMAR_HT_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gadeb1eb233c192d56b4a4f106b3fb4be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfbc262cd63d3a1c5cdf4937cc57ec37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37">RTC_ALRMAR_HT_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RTC_ALRMAR_HT_Pos)</td></tr>
<tr class="separator:gacfbc262cd63d3a1c5cdf4937cc57ec37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55bc04190e9eaa916144fa2d1777cbfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55bc04190e9eaa916144fa2d1777cbfb">RTC_ALRMAR_HT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37">RTC_ALRMAR_HT_Msk</a></td></tr>
<tr class="separator:ga55bc04190e9eaa916144fa2d1777cbfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4165b904cdf6bdf4ed6c892d73953453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453">RTC_ALRMAR_HT_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_HT_Pos)</td></tr>
<tr class="separator:ga4165b904cdf6bdf4ed6c892d73953453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab50f98903ad0183c52c40375d45d4d77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77">RTC_ALRMAR_HT_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMAR_HT_Pos)</td></tr>
<tr class="separator:gab50f98903ad0183c52c40375d45d4d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga914c62bbd3ce817fd1d6f871ed894222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">RTC_ALRMAR_HU_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga914c62bbd3ce817fd1d6f871ed894222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3da70f04ca3c7c2f90ee0d0d3c9201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201">RTC_ALRMAR_HU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_ALRMAR_HU_Pos)</td></tr>
<tr class="separator:ga0d3da70f04ca3c7c2f90ee0d0d3c9201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga491fda42cfad244596737347fe157142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga491fda42cfad244596737347fe157142">RTC_ALRMAR_HU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201">RTC_ALRMAR_HU_Msk</a></td></tr>
<tr class="separator:ga491fda42cfad244596737347fe157142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756c2c137f6d1f89bba95347245b014c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c">RTC_ALRMAR_HU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_HU_Pos)</td></tr>
<tr class="separator:ga756c2c137f6d1f89bba95347245b014c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2068b4116fca73a63b1c98f51902acef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef">RTC_ALRMAR_HU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMAR_HU_Pos)</td></tr>
<tr class="separator:ga2068b4116fca73a63b1c98f51902acef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7642e83ff425a1fe2695d1100ce7c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35">RTC_ALRMAR_HU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMAR_HU_Pos)</td></tr>
<tr class="separator:gab7642e83ff425a1fe2695d1100ce7c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f516916142b3ea6110619e8dc600d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a">RTC_ALRMAR_HU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_ALRMAR_HU_Pos)</td></tr>
<tr class="separator:ga9f516916142b3ea6110619e8dc600d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae87ea1c4a907654aa4565047647afa30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae87ea1c4a907654aa4565047647afa30">RTC_ALRMAR_MSK2_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gae87ea1c4a907654aa4565047647afa30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe0fda62acb0b820b859291e4b45e409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409">RTC_ALRMAR_MSK2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_MSK2_Pos)</td></tr>
<tr class="separator:gabe0fda62acb0b820b859291e4b45e409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478d62d55a42779c558e9ba16aec74cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478d62d55a42779c558e9ba16aec74cc">RTC_ALRMAR_MSK2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409">RTC_ALRMAR_MSK2_Msk</a></td></tr>
<tr class="separator:ga478d62d55a42779c558e9ba16aec74cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee274022f516021cba28dede0ff60450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450">RTC_ALRMAR_MNT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaee274022f516021cba28dede0ff60450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac320cc91348b22f3e5c0d6106594c09e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e">RTC_ALRMAR_MNT_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RTC_ALRMAR_MNT_Pos)</td></tr>
<tr class="separator:gac320cc91348b22f3e5c0d6106594c09e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02edb2d87b7fe9936a0cffa96d4a7297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02edb2d87b7fe9936a0cffa96d4a7297">RTC_ALRMAR_MNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e">RTC_ALRMAR_MNT_Msk</a></td></tr>
<tr class="separator:ga02edb2d87b7fe9936a0cffa96d4a7297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dab36fbc475b7ec4442020f159601c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6">RTC_ALRMAR_MNT_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_MNT_Pos)</td></tr>
<tr class="separator:ga0dab36fbc475b7ec4442020f159601c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6782f11cc7f8edf401dec2ff436d7968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968">RTC_ALRMAR_MNT_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMAR_MNT_Pos)</td></tr>
<tr class="separator:ga6782f11cc7f8edf401dec2ff436d7968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf766f39637efe114b38a1aceb352328d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d">RTC_ALRMAR_MNT_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMAR_MNT_Pos)</td></tr>
<tr class="separator:gaf766f39637efe114b38a1aceb352328d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4fd9dea59596ad989af2bce818b1b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">RTC_ALRMAR_MNU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gac4fd9dea59596ad989af2bce818b1b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac05e67cdb4da1882dd5b8f5a8fe51bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2">RTC_ALRMAR_MNU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_ALRMAR_MNU_Pos)</td></tr>
<tr class="separator:gac05e67cdb4da1882dd5b8f5a8fe51bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d67ff770aa27509d79afde1865c845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22d67ff770aa27509d79afde1865c845">RTC_ALRMAR_MNU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2">RTC_ALRMAR_MNU_Msk</a></td></tr>
<tr class="separator:ga22d67ff770aa27509d79afde1865c845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5ead84647f92b0d1efcf8decb0dd8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f">RTC_ALRMAR_MNU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_MNU_Pos)</td></tr>
<tr class="separator:gaeb5ead84647f92b0d1efcf8decb0dd8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656311cb5632dbc9b4fb5dd2288a6e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66">RTC_ALRMAR_MNU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMAR_MNU_Pos)</td></tr>
<tr class="separator:ga656311cb5632dbc9b4fb5dd2288a6e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc164d7ff70842858281cfaff5f29374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374">RTC_ALRMAR_MNU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMAR_MNU_Pos)</td></tr>
<tr class="separator:gadc164d7ff70842858281cfaff5f29374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e1199b4140613e8a1dbe283dd89c772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772">RTC_ALRMAR_MNU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_ALRMAR_MNU_Pos)</td></tr>
<tr class="separator:ga4e1199b4140613e8a1dbe283dd89c772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbad0bb69a65557c15042154b66eab52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbad0bb69a65557c15042154b66eab52">RTC_ALRMAR_MSK1_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gacbad0bb69a65557c15042154b66eab52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga838b33a3595df6fe68152bb31f812beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb">RTC_ALRMAR_MSK1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_MSK1_Pos)</td></tr>
<tr class="separator:ga838b33a3595df6fe68152bb31f812beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8862250866a358ff3095852f45a160c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8862250866a358ff3095852f45a160c1">RTC_ALRMAR_MSK1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb">RTC_ALRMAR_MSK1_Msk</a></td></tr>
<tr class="separator:ga8862250866a358ff3095852f45a160c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d9812296958846b0fd24484b205ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd">RTC_ALRMAR_ST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga83d9812296958846b0fd24484b205ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f558ae0134c82f7f64c31a4d8bb33f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0">RTC_ALRMAR_ST_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RTC_ALRMAR_ST_Pos)</td></tr>
<tr class="separator:ga5f558ae0134c82f7f64c31a4d8bb33f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b623884457edb89f48a2a100aff183a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b623884457edb89f48a2a100aff183a">RTC_ALRMAR_ST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0">RTC_ALRMAR_ST_Msk</a></td></tr>
<tr class="separator:ga0b623884457edb89f48a2a100aff183a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae5c1ad41702da26788f5ef52c0d05ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca">RTC_ALRMAR_ST_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_ST_Pos)</td></tr>
<tr class="separator:gaae5c1ad41702da26788f5ef52c0d05ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e771d8055c52a1186d3f47dd567457a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a">RTC_ALRMAR_ST_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMAR_ST_Pos)</td></tr>
<tr class="separator:ga2e771d8055c52a1186d3f47dd567457a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fdfe4a92c7ab0c326dc9f2638318f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97">RTC_ALRMAR_ST_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMAR_ST_Pos)</td></tr>
<tr class="separator:ga7fdfe4a92c7ab0c326dc9f2638318f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30f4084231cdc1f72bec8c63dac981a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">RTC_ALRMAR_SU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga30f4084231cdc1f72bec8c63dac981a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37bf69143ae7921782d1baa390c1c866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866">RTC_ALRMAR_SU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_ALRMAR_SU_Pos)</td></tr>
<tr class="separator:ga37bf69143ae7921782d1baa390c1c866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ec4171be73457bc3dba78bd246e35b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8ec4171be73457bc3dba78bd246e35b">RTC_ALRMAR_SU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866">RTC_ALRMAR_SU_Msk</a></td></tr>
<tr class="separator:gab8ec4171be73457bc3dba78bd246e35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf99585af681202a201178f8156dffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe">RTC_ALRMAR_SU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_SU_Pos)</td></tr>
<tr class="separator:gaaaf99585af681202a201178f8156dffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d7edbd0609415ca3a328f8498c4a63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c">RTC_ALRMAR_SU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMAR_SU_Pos)</td></tr>
<tr class="separator:ga9d7edbd0609415ca3a328f8498c4a63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga485a8c274aa56f705dc1363484d7085f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f">RTC_ALRMAR_SU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMAR_SU_Pos)</td></tr>
<tr class="separator:ga485a8c274aa56f705dc1363484d7085f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d41833996dbd77a0bfbcd9889957a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2">RTC_ALRMAR_SU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_ALRMAR_SU_Pos)</td></tr>
<tr class="separator:gad9d41833996dbd77a0bfbcd9889957a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2383d51761039ce9b70e6a33bfde165a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2383d51761039ce9b70e6a33bfde165a">RTC_ALRMBR_MSK4_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga2383d51761039ce9b70e6a33bfde165a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6359d5b79cd667e4f7f093e0d0ee8320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6359d5b79cd667e4f7f093e0d0ee8320">RTC_ALRMBR_MSK4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMBR_MSK4_Pos)</td></tr>
<tr class="separator:ga6359d5b79cd667e4f7f093e0d0ee8320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934df96e83f72268528e62c55c03b50d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga934df96e83f72268528e62c55c03b50d">RTC_ALRMBR_MSK4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6359d5b79cd667e4f7f093e0d0ee8320">RTC_ALRMBR_MSK4_Msk</a></td></tr>
<tr class="separator:ga934df96e83f72268528e62c55c03b50d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac975a5ed682b832e8600dba67aa9ad37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac975a5ed682b832e8600dba67aa9ad37">RTC_ALRMBR_WDSEL_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gac975a5ed682b832e8600dba67aa9ad37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff53d89da5c55043f8d32e800319b0c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff53d89da5c55043f8d32e800319b0c0">RTC_ALRMBR_WDSEL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMBR_WDSEL_Pos)</td></tr>
<tr class="separator:gaff53d89da5c55043f8d32e800319b0c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3acc5db599b055a0c1eca04024bf0285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3acc5db599b055a0c1eca04024bf0285">RTC_ALRMBR_WDSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff53d89da5c55043f8d32e800319b0c0">RTC_ALRMBR_WDSEL_Msk</a></td></tr>
<tr class="separator:ga3acc5db599b055a0c1eca04024bf0285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade6a75b6e4614f322bf046e07cabc022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade6a75b6e4614f322bf046e07cabc022">RTC_ALRMBR_DT_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gade6a75b6e4614f322bf046e07cabc022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf438133a0350e3c1f9e956ea59c165e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf438133a0350e3c1f9e956ea59c165e">RTC_ALRMBR_DT_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RTC_ALRMBR_DT_Pos)</td></tr>
<tr class="separator:gadf438133a0350e3c1f9e956ea59c165e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f8662da4b5f9f0dc0cdd8eac037052b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f8662da4b5f9f0dc0cdd8eac037052b">RTC_ALRMBR_DT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf438133a0350e3c1f9e956ea59c165e">RTC_ALRMBR_DT_Msk</a></td></tr>
<tr class="separator:ga9f8662da4b5f9f0dc0cdd8eac037052b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34531fadcc9d2a702b3b7138831fb4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34531fadcc9d2a702b3b7138831fb4c8">RTC_ALRMBR_DT_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMBR_DT_Pos)</td></tr>
<tr class="separator:ga34531fadcc9d2a702b3b7138831fb4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb8410cfd578e600049846a694dc00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabeb8410cfd578e600049846a694dc00d">RTC_ALRMBR_DT_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMBR_DT_Pos)</td></tr>
<tr class="separator:gabeb8410cfd578e600049846a694dc00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga553d2edb82ee8d85c71f795276bb4bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">RTC_ALRMBR_DU_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga553d2edb82ee8d85c71f795276bb4bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba5234dbab35f4bcc6b1a49b633c9d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba5234dbab35f4bcc6b1a49b633c9d83">RTC_ALRMBR_DU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_ALRMBR_DU_Pos)</td></tr>
<tr class="separator:gaba5234dbab35f4bcc6b1a49b633c9d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0beeb5e7c9237d688d5784dba0a5c671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0beeb5e7c9237d688d5784dba0a5c671">RTC_ALRMBR_DU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba5234dbab35f4bcc6b1a49b633c9d83">RTC_ALRMBR_DU_Msk</a></td></tr>
<tr class="separator:ga0beeb5e7c9237d688d5784dba0a5c671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9886cb39e9c89c40ddc33c6e7659db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5">RTC_ALRMBR_DU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMBR_DU_Pos)</td></tr>
<tr class="separator:gaf9886cb39e9c89c40ddc33c6e7659db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga121e8284bdc7ebd634f71e5810dc4f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga121e8284bdc7ebd634f71e5810dc4f85">RTC_ALRMBR_DU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMBR_DU_Pos)</td></tr>
<tr class="separator:ga121e8284bdc7ebd634f71e5810dc4f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b99f99d3666212ab673dbc9f7f3192"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78b99f99d3666212ab673dbc9f7f3192">RTC_ALRMBR_DU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMBR_DU_Pos)</td></tr>
<tr class="separator:ga78b99f99d3666212ab673dbc9f7f3192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8551995a404be9f58511ea22dca71f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8551995a404be9f58511ea22dca71f1a">RTC_ALRMBR_DU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_ALRMBR_DU_Pos)</td></tr>
<tr class="separator:ga8551995a404be9f58511ea22dca71f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2424f9d237a98722a6276d7effa078b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2424f9d237a98722a6276d7effa078b7">RTC_ALRMBR_MSK3_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga2424f9d237a98722a6276d7effa078b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a10ef06416ab43ddcc978f7c484fd30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a10ef06416ab43ddcc978f7c484fd30">RTC_ALRMBR_MSK3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMBR_MSK3_Pos)</td></tr>
<tr class="separator:ga8a10ef06416ab43ddcc978f7c484fd30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca7cd93178102c8769d0874d5b8394c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca7cd93178102c8769d0874d5b8394c4">RTC_ALRMBR_MSK3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a10ef06416ab43ddcc978f7c484fd30">RTC_ALRMBR_MSK3_Msk</a></td></tr>
<tr class="separator:gaca7cd93178102c8769d0874d5b8394c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b091bf9f116760614f434cd54a8132e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b091bf9f116760614f434cd54a8132e">RTC_ALRMBR_PM_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga7b091bf9f116760614f434cd54a8132e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb73d11c2f8f01d03b143bf0eb50a3c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb73d11c2f8f01d03b143bf0eb50a3c1">RTC_ALRMBR_PM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMBR_PM_Pos)</td></tr>
<tr class="separator:gafb73d11c2f8f01d03b143bf0eb50a3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc947f41bd2a091b13ffeff4312b67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fc947f41bd2a091b13ffeff4312b67b">RTC_ALRMBR_PM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb73d11c2f8f01d03b143bf0eb50a3c1">RTC_ALRMBR_PM_Msk</a></td></tr>
<tr class="separator:ga4fc947f41bd2a091b13ffeff4312b67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe2cd364c4d4701876832245cf20ce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbe2cd364c4d4701876832245cf20ce1">RTC_ALRMBR_HT_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gadbe2cd364c4d4701876832245cf20ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a64e9998a2032590d32d8e93ac89ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1a64e9998a2032590d32d8e93ac89ad">RTC_ALRMBR_HT_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RTC_ALRMBR_HT_Pos)</td></tr>
<tr class="separator:gad1a64e9998a2032590d32d8e93ac89ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552fbb873fbab8cefd1c5c3536d0989d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga552fbb873fbab8cefd1c5c3536d0989d">RTC_ALRMBR_HT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1a64e9998a2032590d32d8e93ac89ad">RTC_ALRMBR_HT_Msk</a></td></tr>
<tr class="separator:ga552fbb873fbab8cefd1c5c3536d0989d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbddfb1b1ff41f1b76f5ccfb6eb29362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362">RTC_ALRMBR_HT_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMBR_HT_Pos)</td></tr>
<tr class="separator:gabbddfb1b1ff41f1b76f5ccfb6eb29362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3219c5b314ca459c8dcb93c140b210cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3219c5b314ca459c8dcb93c140b210cb">RTC_ALRMBR_HT_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMBR_HT_Pos)</td></tr>
<tr class="separator:ga3219c5b314ca459c8dcb93c140b210cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5880949c342cf52cc4596e73dc1f84e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">RTC_ALRMBR_HU_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf5880949c342cf52cc4596e73dc1f84e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f950667f6001e8b23b88b355cc072a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16f950667f6001e8b23b88b355cc072a">RTC_ALRMBR_HU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_ALRMBR_HU_Pos)</td></tr>
<tr class="separator:ga16f950667f6001e8b23b88b355cc072a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a01e42db93b9bc9097766d7ccf2d21d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a01e42db93b9bc9097766d7ccf2d21d">RTC_ALRMBR_HU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16f950667f6001e8b23b88b355cc072a">RTC_ALRMBR_HU_Msk</a></td></tr>
<tr class="separator:ga1a01e42db93b9bc9097766d7ccf2d21d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0223058b7ae0a4ae57a7a7997440385e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0223058b7ae0a4ae57a7a7997440385e">RTC_ALRMBR_HU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMBR_HU_Pos)</td></tr>
<tr class="separator:ga0223058b7ae0a4ae57a7a7997440385e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a7c34c4e83f374790e3ed27a3e23443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a7c34c4e83f374790e3ed27a3e23443">RTC_ALRMBR_HU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMBR_HU_Pos)</td></tr>
<tr class="separator:ga9a7c34c4e83f374790e3ed27a3e23443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e6d673134918e74d9a0f06ca4dc479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5e6d673134918e74d9a0f06ca4dc479">RTC_ALRMBR_HU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMBR_HU_Pos)</td></tr>
<tr class="separator:gad5e6d673134918e74d9a0f06ca4dc479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae538b44aa24031a294442dc47f6849f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae538b44aa24031a294442dc47f6849f5">RTC_ALRMBR_HU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_ALRMBR_HU_Pos)</td></tr>
<tr class="separator:gae538b44aa24031a294442dc47f6849f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga757c08763995ee18cb34d7dd04a8f2d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga757c08763995ee18cb34d7dd04a8f2d0">RTC_ALRMBR_MSK2_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga757c08763995ee18cb34d7dd04a8f2d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a678de5920eddb36f8edc45c992aa10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a678de5920eddb36f8edc45c992aa10">RTC_ALRMBR_MSK2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMBR_MSK2_Pos)</td></tr>
<tr class="separator:ga8a678de5920eddb36f8edc45c992aa10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga124c24eb148681777758f1298776f5a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga124c24eb148681777758f1298776f5a1">RTC_ALRMBR_MSK2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a678de5920eddb36f8edc45c992aa10">RTC_ALRMBR_MSK2_Msk</a></td></tr>
<tr class="separator:ga124c24eb148681777758f1298776f5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga995f7d294d4b202db6a6c06c0c40b325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325">RTC_ALRMBR_MNT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga995f7d294d4b202db6a6c06c0c40b325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4abe6f205a3aafc2fdd5930b06ca5250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4abe6f205a3aafc2fdd5930b06ca5250">RTC_ALRMBR_MNT_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RTC_ALRMBR_MNT_Pos)</td></tr>
<tr class="separator:ga4abe6f205a3aafc2fdd5930b06ca5250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e2ef0960c04023b98a104202f44571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05e2ef0960c04023b98a104202f44571">RTC_ALRMBR_MNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4abe6f205a3aafc2fdd5930b06ca5250">RTC_ALRMBR_MNT_Msk</a></td></tr>
<tr class="separator:ga05e2ef0960c04023b98a104202f44571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1170e6bedeafe4da96568080fe3bbe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1170e6bedeafe4da96568080fe3bbe3">RTC_ALRMBR_MNT_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMBR_MNT_Pos)</td></tr>
<tr class="separator:gaf1170e6bedeafe4da96568080fe3bbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56977652001bc709e4c37fce5647eb40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56977652001bc709e4c37fce5647eb40">RTC_ALRMBR_MNT_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMBR_MNT_Pos)</td></tr>
<tr class="separator:ga56977652001bc709e4c37fce5647eb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbdfd2b2b1fc039fe8efdd6df612b220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220">RTC_ALRMBR_MNT_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMBR_MNT_Pos)</td></tr>
<tr class="separator:gafbdfd2b2b1fc039fe8efdd6df612b220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec1334e452f9f973603fa7de232ec93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">RTC_ALRMBR_MNU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gabec1334e452f9f973603fa7de232ec93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ee879ec288fff19824ee589b54972b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14ee879ec288fff19824ee589b54972b">RTC_ALRMBR_MNU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_ALRMBR_MNU_Pos)</td></tr>
<tr class="separator:ga14ee879ec288fff19824ee589b54972b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ca0feaf431b9f9dde4a9d97cae39056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ca0feaf431b9f9dde4a9d97cae39056">RTC_ALRMBR_MNU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14ee879ec288fff19824ee589b54972b">RTC_ALRMBR_MNU_Msk</a></td></tr>
<tr class="separator:ga3ca0feaf431b9f9dde4a9d97cae39056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93830709da4736a2e8da1cf3a3596dda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93830709da4736a2e8da1cf3a3596dda">RTC_ALRMBR_MNU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMBR_MNU_Pos)</td></tr>
<tr class="separator:ga93830709da4736a2e8da1cf3a3596dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9cab4a9df6a1e45e2a3212b357e1bef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef">RTC_ALRMBR_MNU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMBR_MNU_Pos)</td></tr>
<tr class="separator:gae9cab4a9df6a1e45e2a3212b357e1bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869e14a514b3d140a2dcad669e2ab3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga869e14a514b3d140a2dcad669e2ab3e0">RTC_ALRMBR_MNU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMBR_MNU_Pos)</td></tr>
<tr class="separator:ga869e14a514b3d140a2dcad669e2ab3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec666ddc3d2c205d46d4e1e5bdcf9243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243">RTC_ALRMBR_MNU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_ALRMBR_MNU_Pos)</td></tr>
<tr class="separator:gaec666ddc3d2c205d46d4e1e5bdcf9243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46564dcbbf9eec8854fa091155045f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46564dcbbf9eec8854fa091155045f90">RTC_ALRMBR_MSK1_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga46564dcbbf9eec8854fa091155045f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f741db655cf45b9b6b254c491f3738d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f741db655cf45b9b6b254c491f3738d">RTC_ALRMBR_MSK1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMBR_MSK1_Pos)</td></tr>
<tr class="separator:ga7f741db655cf45b9b6b254c491f3738d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa472193eb2ace80c95874c850236b489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa472193eb2ace80c95874c850236b489">RTC_ALRMBR_MSK1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f741db655cf45b9b6b254c491f3738d">RTC_ALRMBR_MSK1_Msk</a></td></tr>
<tr class="separator:gaa472193eb2ace80c95874c850236b489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62ce834a2d4f2d1b2d338b1e8da054d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5">RTC_ALRMBR_ST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga62ce834a2d4f2d1b2d338b1e8da054d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c1a51469b2ad8675eeee8a39ea29ff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c1a51469b2ad8675eeee8a39ea29ff7">RTC_ALRMBR_ST_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RTC_ALRMBR_ST_Pos)</td></tr>
<tr class="separator:ga2c1a51469b2ad8675eeee8a39ea29ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a6c70156cd32b6aa855e4f2e32406c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7a6c70156cd32b6aa855e4f2e32406c">RTC_ALRMBR_ST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c1a51469b2ad8675eeee8a39ea29ff7">RTC_ALRMBR_ST_Msk</a></td></tr>
<tr class="separator:gad7a6c70156cd32b6aa855e4f2e32406c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2514a54011c9ff7b48939e9cbd13f859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2514a54011c9ff7b48939e9cbd13f859">RTC_ALRMBR_ST_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMBR_ST_Pos)</td></tr>
<tr class="separator:ga2514a54011c9ff7b48939e9cbd13f859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b6e10efeaeac2898a754e2a360fb27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6b6e10efeaeac2898a754e2a360fb27">RTC_ALRMBR_ST_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMBR_ST_Pos)</td></tr>
<tr class="separator:gad6b6e10efeaeac2898a754e2a360fb27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423e1673ab928b5e43e9fa9b65d2122c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga423e1673ab928b5e43e9fa9b65d2122c">RTC_ALRMBR_ST_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMBR_ST_Pos)</td></tr>
<tr class="separator:ga423e1673ab928b5e43e9fa9b65d2122c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef14da4012b4e250c549154393537c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">RTC_ALRMBR_SU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaef14da4012b4e250c549154393537c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b09e067d4a36bd9c6a85ec3193da6d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b09e067d4a36bd9c6a85ec3193da6d2">RTC_ALRMBR_SU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_ALRMBR_SU_Pos)</td></tr>
<tr class="separator:ga8b09e067d4a36bd9c6a85ec3193da6d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2fdd1ad6a4b7db36ece6145cba49ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2fdd1ad6a4b7db36ece6145cba49ccf">RTC_ALRMBR_SU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b09e067d4a36bd9c6a85ec3193da6d2">RTC_ALRMBR_SU_Msk</a></td></tr>
<tr class="separator:gae2fdd1ad6a4b7db36ece6145cba49ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa325b93084bf6fdc494842e1f0b652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa325b93084bf6fdc494842e1f0b652">RTC_ALRMBR_SU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMBR_SU_Pos)</td></tr>
<tr class="separator:ga1aa325b93084bf6fdc494842e1f0b652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72ed3dd8ae6a59462a99f8c3d8c316e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72ed3dd8ae6a59462a99f8c3d8c316e5">RTC_ALRMBR_SU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMBR_SU_Pos)</td></tr>
<tr class="separator:ga72ed3dd8ae6a59462a99f8c3d8c316e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac21f97b7b207139ffb0d1e6ede81bb91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac21f97b7b207139ffb0d1e6ede81bb91">RTC_ALRMBR_SU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMBR_SU_Pos)</td></tr>
<tr class="separator:gac21f97b7b207139ffb0d1e6ede81bb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b548175b400ee92c11c2c446d6d129b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b548175b400ee92c11c2c446d6d129b">RTC_ALRMBR_SU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_ALRMBR_SU_Pos)</td></tr>
<tr class="separator:ga9b548175b400ee92c11c2c446d6d129b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8567138f5a3dddde68b6cdda56e41846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8567138f5a3dddde68b6cdda56e41846">RTC_WPR_KEY_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8567138f5a3dddde68b6cdda56e41846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81983eda15eb251ae9e94a8290450cb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1">RTC_WPR_KEY_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; RTC_WPR_KEY_Pos)</td></tr>
<tr class="separator:ga81983eda15eb251ae9e94a8290450cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d21f29da0e92b2744719aab37278b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d21f29da0e92b2744719aab37278b07">RTC_WPR_KEY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1">RTC_WPR_KEY_Msk</a></td></tr>
<tr class="separator:ga2d21f29da0e92b2744719aab37278b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8cf2c5e2058a406fcb12ef8263f4bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8cf2c5e2058a406fcb12ef8263f4bf7">RTC_SSR_SS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf8cf2c5e2058a406fcb12ef8263f4bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e04530ca01c9863f847c09f51f64304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304">RTC_SSR_SS_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; RTC_SSR_SS_Pos)</td></tr>
<tr class="separator:ga7e04530ca01c9863f847c09f51f64304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3881f27b6c7a5c7609b1393682144aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3881f27b6c7a5c7609b1393682144aed">RTC_SSR_SS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304">RTC_SSR_SS_Msk</a></td></tr>
<tr class="separator:ga3881f27b6c7a5c7609b1393682144aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga043d4cba6c3d17ce136ed8e8fc6ae318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga043d4cba6c3d17ce136ed8e8fc6ae318">RTC_SHIFTR_SUBFS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga043d4cba6c3d17ce136ed8e8fc6ae318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c15ddd7f663060a1e540ded10aab86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86">RTC_SHIFTR_SUBFS_Msk</a>&#160;&#160;&#160;(0x7FFFU &lt;&lt; RTC_SHIFTR_SUBFS_Pos)</td></tr>
<tr class="separator:ga58c15ddd7f663060a1e540ded10aab86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6131eb8c293b98bc5a6c7a4bb1920450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6131eb8c293b98bc5a6c7a4bb1920450">RTC_SHIFTR_SUBFS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86">RTC_SHIFTR_SUBFS_Msk</a></td></tr>
<tr class="separator:ga6131eb8c293b98bc5a6c7a4bb1920450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0fdeb64a850c9840a1c140203e61d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0fdeb64a850c9840a1c140203e61d2f">RTC_SHIFTR_ADD1S_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gab0fdeb64a850c9840a1c140203e61d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145edd31d622a96121168d7f54af1f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63">RTC_SHIFTR_ADD1S_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_SHIFTR_ADD1S_Pos)</td></tr>
<tr class="separator:ga145edd31d622a96121168d7f54af1f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fee932563d21382db9ecad458356af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fee932563d21382db9ecad458356af2">RTC_SHIFTR_ADD1S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63">RTC_SHIFTR_ADD1S_Msk</a></td></tr>
<tr class="separator:ga8fee932563d21382db9ecad458356af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c6a72f9bab0b1783762c3c612d5a0e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c6a72f9bab0b1783762c3c612d5a0e6">RTC_TSTR_PM_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga9c6a72f9bab0b1783762c3c612d5a0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844125f323c84655caa5d09de90d676a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a">RTC_TSTR_PM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSTR_PM_Pos)</td></tr>
<tr class="separator:ga844125f323c84655caa5d09de90d676a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b3d044be3e63573a5f0d4d14d8e3b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84b3d044be3e63573a5f0d4d14d8e3b0">RTC_TSTR_PM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a">RTC_TSTR_PM_Msk</a></td></tr>
<tr class="separator:ga84b3d044be3e63573a5f0d4d14d8e3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga380cea6fd8d7736ad8d83bce9c6f4379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga380cea6fd8d7736ad8d83bce9c6f4379">RTC_TSTR_HT_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga380cea6fd8d7736ad8d83bce9c6f4379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c592f62a64ad486af67101a02badba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba">RTC_TSTR_HT_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RTC_TSTR_HT_Pos)</td></tr>
<tr class="separator:gae1c592f62a64ad486af67101a02badba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5765274cda5284899563191cb505235a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5765274cda5284899563191cb505235a">RTC_TSTR_HT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba">RTC_TSTR_HT_Msk</a></td></tr>
<tr class="separator:ga5765274cda5284899563191cb505235a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b682daaa79917786d55c2bf44a80325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325">RTC_TSTR_HT_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSTR_HT_Pos)</td></tr>
<tr class="separator:ga3b682daaa79917786d55c2bf44a80325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a35c1a1f98f2aeb73235d940922f9cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf">RTC_TSTR_HT_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSTR_HT_Pos)</td></tr>
<tr class="separator:ga9a35c1a1f98f2aeb73235d940922f9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab82c3482dd42a99d0a28d52cfb89be11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">RTC_TSTR_HU_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gab82c3482dd42a99d0a28d52cfb89be11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd9c8067bccd2967bbbb5cd3bad9375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375">RTC_TSTR_HU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_TSTR_HU_Pos)</td></tr>
<tr class="separator:ga4bd9c8067bccd2967bbbb5cd3bad9375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12107fe82e4f9de5ae4fdd6c169a846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf12107fe82e4f9de5ae4fdd6c169a846">RTC_TSTR_HU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375">RTC_TSTR_HU_Msk</a></td></tr>
<tr class="separator:gaf12107fe82e4f9de5ae4fdd6c169a846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a235fd8965c706e7f57327f6e5ce72d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d">RTC_TSTR_HU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSTR_HU_Pos)</td></tr>
<tr class="separator:ga1a235fd8965c706e7f57327f6e5ce72d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f2bc31a8d01d7621de40d146b15fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7">RTC_TSTR_HU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSTR_HU_Pos)</td></tr>
<tr class="separator:ga56f2bc31a8d01d7621de40d146b15fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d848f11cf3130bb6560d117f97b7da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3">RTC_TSTR_HU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TSTR_HU_Pos)</td></tr>
<tr class="separator:ga5d848f11cf3130bb6560d117f97b7da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga703c813d88b2c9ab350cb0218ff4bbe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7">RTC_TSTR_HU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_TSTR_HU_Pos)</td></tr>
<tr class="separator:ga703c813d88b2c9ab350cb0218ff4bbe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae41110f902c7d1b538021d157da48a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23">RTC_TSTR_MNT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gae41110f902c7d1b538021d157da48a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eefd1e26e643f63b5550cebcfb7a597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597">RTC_TSTR_MNT_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RTC_TSTR_MNT_Pos)</td></tr>
<tr class="separator:ga7eefd1e26e643f63b5550cebcfb7a597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9743a3843868c712945a7c408183ad73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9743a3843868c712945a7c408183ad73">RTC_TSTR_MNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597">RTC_TSTR_MNT_Msk</a></td></tr>
<tr class="separator:ga9743a3843868c712945a7c408183ad73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04bea9e3f4645257b8bd955f3ba80ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce">RTC_TSTR_MNT_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSTR_MNT_Pos)</td></tr>
<tr class="separator:gaf04bea9e3f4645257b8bd955f3ba80ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf30459ae8455ad0fb382dd866446c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83">RTC_TSTR_MNT_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSTR_MNT_Pos)</td></tr>
<tr class="separator:gadf30459ae8455ad0fb382dd866446c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga513f78562b18cfc36f52e80be9cb20d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5">RTC_TSTR_MNT_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TSTR_MNT_Pos)</td></tr>
<tr class="separator:ga513f78562b18cfc36f52e80be9cb20d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada4e4f24245be3e28d06c606bb1bd9e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">RTC_TSTR_MNU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gada4e4f24245be3e28d06c606bb1bd9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989ebeea3d902970e5189c667f08dd57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57">RTC_TSTR_MNU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_TSTR_MNU_Pos)</td></tr>
<tr class="separator:ga989ebeea3d902970e5189c667f08dd57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b186af486822cc015cfec613f5cba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64b186af486822cc015cfec613f5cba9">RTC_TSTR_MNU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57">RTC_TSTR_MNU_Msk</a></td></tr>
<tr class="separator:ga64b186af486822cc015cfec613f5cba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ff1f79f2ab33d00a979979d486bc44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44">RTC_TSTR_MNU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSTR_MNU_Pos)</td></tr>
<tr class="separator:gab8ff1f79f2ab33d00a979979d486bc44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506d192fef16558c9b0b7ed9e1a9147c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c">RTC_TSTR_MNU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSTR_MNU_Pos)</td></tr>
<tr class="separator:ga506d192fef16558c9b0b7ed9e1a9147c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407a93c758b95a1ebf3c41c36fb6f07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e">RTC_TSTR_MNU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TSTR_MNU_Pos)</td></tr>
<tr class="separator:ga407a93c758b95a1ebf3c41c36fb6f07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55cd85d2e58a819637d15f70f7179a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0">RTC_TSTR_MNU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_TSTR_MNU_Pos)</td></tr>
<tr class="separator:gac55cd85d2e58a819637d15f70f7179a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a4e53ced662f212e19f30ccf60fdf74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74">RTC_TSTR_ST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga8a4e53ced662f212e19f30ccf60fdf74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga653df3d0cdd6c8235762f5152dda55c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9">RTC_TSTR_ST_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RTC_TSTR_ST_Pos)</td></tr>
<tr class="separator:ga653df3d0cdd6c8235762f5152dda55c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbdebcd1da2ea191cca51c222345f15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbdebcd1da2ea191cca51c222345f15">RTC_TSTR_ST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9">RTC_TSTR_ST_Msk</a></td></tr>
<tr class="separator:ga9fbdebcd1da2ea191cca51c222345f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d733a561ad71ee4c63c4e0a3ed5f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32">RTC_TSTR_ST_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSTR_ST_Pos)</td></tr>
<tr class="separator:ga90d733a561ad71ee4c63c4e0a3ed5f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga807073dc98612721530a79df5b5c265a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a">RTC_TSTR_ST_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSTR_ST_Pos)</td></tr>
<tr class="separator:ga807073dc98612721530a79df5b5c265a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee05d278bdd457b4f61d797e45520d13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13">RTC_TSTR_ST_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TSTR_ST_Pos)</td></tr>
<tr class="separator:gaee05d278bdd457b4f61d797e45520d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f2a25eab6521118adf40765216cfe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">RTC_TSTR_SU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga24f2a25eab6521118adf40765216cfe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf868c2dda50075428856aa7551f712c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4">RTC_TSTR_SU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_TSTR_SU_Pos)</td></tr>
<tr class="separator:gaf868c2dda50075428856aa7551f712c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d8fa76d45faccfe931d6227b29565a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0d8fa76d45faccfe931d6227b29565a">RTC_TSTR_SU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4">RTC_TSTR_SU_Msk</a></td></tr>
<tr class="separator:gac0d8fa76d45faccfe931d6227b29565a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8990f4d1d493012289778e854c52e97e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e">RTC_TSTR_SU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSTR_SU_Pos)</td></tr>
<tr class="separator:ga8990f4d1d493012289778e854c52e97e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6f4275d2a15e7307363124c03a64a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4">RTC_TSTR_SU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSTR_SU_Pos)</td></tr>
<tr class="separator:gaab6f4275d2a15e7307363124c03a64a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5610b3103a8a6653204f4fe7e9ea8587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587">RTC_TSTR_SU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TSTR_SU_Pos)</td></tr>
<tr class="separator:ga5610b3103a8a6653204f4fe7e9ea8587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28790ae937a50ba6fb4aff5a9f5afbcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb">RTC_TSTR_SU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_TSTR_SU_Pos)</td></tr>
<tr class="separator:ga28790ae937a50ba6fb4aff5a9f5afbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac365337a0d8e54ad40e3d4abeba10d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33">RTC_TSDR_WDU_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gac365337a0d8e54ad40e3d4abeba10d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9022409e82c29cf18da7efe49032caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf">RTC_TSDR_WDU_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RTC_TSDR_WDU_Pos)</td></tr>
<tr class="separator:gaa9022409e82c29cf18da7efe49032caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c76ea431470b87f22e7854bd5438d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c76ea431470b87f22e7854bd5438d2f">RTC_TSDR_WDU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf">RTC_TSDR_WDU_Msk</a></td></tr>
<tr class="separator:ga4c76ea431470b87f22e7854bd5438d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e9cbf062e41eecacccde522e24452c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1">RTC_TSDR_WDU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSDR_WDU_Pos)</td></tr>
<tr class="separator:ga4e9cbf062e41eecacccde522e24452c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44259df3c6dc88e8168c7dcd5e6abf91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91">RTC_TSDR_WDU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSDR_WDU_Pos)</td></tr>
<tr class="separator:ga44259df3c6dc88e8168c7dcd5e6abf91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2add59486679cc53f521c139d72852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852">RTC_TSDR_WDU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TSDR_WDU_Pos)</td></tr>
<tr class="separator:ga7f2add59486679cc53f521c139d72852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1a8d81075b72d48e99990de9a22f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b1a8d81075b72d48e99990de9a22f98">RTC_TSDR_MT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga2b1a8d81075b72d48e99990de9a22f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab11fc35bffeed3dbfb7f08e75f8319da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da">RTC_TSDR_MT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSDR_MT_Pos)</td></tr>
<tr class="separator:gab11fc35bffeed3dbfb7f08e75f8319da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bce43482443f2038a8eebc681067dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bce43482443f2038a8eebc681067dd7">RTC_TSDR_MT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da">RTC_TSDR_MT_Msk</a></td></tr>
<tr class="separator:ga7bce43482443f2038a8eebc681067dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30556fea7362882afb160a1108ef0539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">RTC_TSDR_MU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga30556fea7362882afb160a1108ef0539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85638fe2912aec33b38fcfc51e97aa2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e">RTC_TSDR_MU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_TSDR_MU_Pos)</td></tr>
<tr class="separator:ga85638fe2912aec33b38fcfc51e97aa2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5912337df16624b4703d2065c5fdf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5912337df16624b4703d2065c5fdf4">RTC_TSDR_MU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e">RTC_TSDR_MU_Msk</a></td></tr>
<tr class="separator:ga2a5912337df16624b4703d2065c5fdf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cf9d23d49e121268a25445a7eed2f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35">RTC_TSDR_MU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSDR_MU_Pos)</td></tr>
<tr class="separator:ga9cf9d23d49e121268a25445a7eed2f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49093134e4ead8b4990e5e1628db0692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692">RTC_TSDR_MU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSDR_MU_Pos)</td></tr>
<tr class="separator:ga49093134e4ead8b4990e5e1628db0692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f31eb674f5a67402b6a3eb578b70a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5">RTC_TSDR_MU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TSDR_MU_Pos)</td></tr>
<tr class="separator:gad7f31eb674f5a67402b6a3eb578b70a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad67666c54ef1be79a500484a5e755827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827">RTC_TSDR_MU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_TSDR_MU_Pos)</td></tr>
<tr class="separator:gad67666c54ef1be79a500484a5e755827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d8e7630640b836002e20b25726e7f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02d8e7630640b836002e20b25726e7f8">RTC_TSDR_DT_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga02d8e7630640b836002e20b25726e7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e5fcdf15ef6bff31a9fa1857f88811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811">RTC_TSDR_DT_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RTC_TSDR_DT_Pos)</td></tr>
<tr class="separator:gaa4e5fcdf15ef6bff31a9fa1857f88811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39c9ff61f3b622b829aa9354ca84e44e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39c9ff61f3b622b829aa9354ca84e44e">RTC_TSDR_DT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811">RTC_TSDR_DT_Msk</a></td></tr>
<tr class="separator:ga39c9ff61f3b622b829aa9354ca84e44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e02a917946bddaa027a04538576533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533">RTC_TSDR_DT_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSDR_DT_Pos)</td></tr>
<tr class="separator:ga81e02a917946bddaa027a04538576533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga886739ae0e8c0f6144dbd774c203ed5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f">RTC_TSDR_DT_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSDR_DT_Pos)</td></tr>
<tr class="separator:ga886739ae0e8c0f6144dbd774c203ed5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga031ca4fddcc1f40b7db8b46ec32ed60c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">RTC_TSDR_DU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga031ca4fddcc1f40b7db8b46ec32ed60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1e801e7d2a8c93a4ac5272a6037dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde">RTC_TSDR_DU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_TSDR_DU_Pos)</td></tr>
<tr class="separator:ga3f1e801e7d2a8c93a4ac5272a6037dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace7ca73ebca21ed3a17315f06757042a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace7ca73ebca21ed3a17315f06757042a">RTC_TSDR_DU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde">RTC_TSDR_DU_Msk</a></td></tr>
<tr class="separator:gace7ca73ebca21ed3a17315f06757042a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08b7eccac0c3cd20a3f3cd8bce1693ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad">RTC_TSDR_DU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSDR_DU_Pos)</td></tr>
<tr class="separator:ga08b7eccac0c3cd20a3f3cd8bce1693ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa43ed53b8109ff32755885127ba987ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce">RTC_TSDR_DU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSDR_DU_Pos)</td></tr>
<tr class="separator:gaa43ed53b8109ff32755885127ba987ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b3d774b7df9cff6e6eecafa7c42a059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059">RTC_TSDR_DU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TSDR_DU_Pos)</td></tr>
<tr class="separator:ga1b3d774b7df9cff6e6eecafa7c42a059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209573a43dd1f21ef569d75593ad03f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8">RTC_TSDR_DU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_TSDR_DU_Pos)</td></tr>
<tr class="separator:ga209573a43dd1f21ef569d75593ad03f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac381e2fe1c99a95a6a41f1845d6f207f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac381e2fe1c99a95a6a41f1845d6f207f">RTC_TSSSR_SS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac381e2fe1c99a95a6a41f1845d6f207f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d13c3c83f99d3bdf8fc33ea42b3aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd">RTC_TSSSR_SS_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; RTC_TSSSR_SS_Pos)</td></tr>
<tr class="separator:ga1d13c3c83f99d3bdf8fc33ea42b3aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb913ce5f1c0e341b308d9b5858bfa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fb913ce5f1c0e341b308d9b5858bfa9">RTC_TSSSR_SS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd">RTC_TSSSR_SS_Msk</a></td></tr>
<tr class="separator:ga2fb913ce5f1c0e341b308d9b5858bfa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5458d41d3893259a7c1adcb12626552d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5458d41d3893259a7c1adcb12626552d">RTC_CALR_CALP_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga5458d41d3893259a7c1adcb12626552d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5632e54eb1a07b95a3024c2a52665a24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24">RTC_CALR_CALP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CALR_CALP_Pos)</td></tr>
<tr class="separator:ga5632e54eb1a07b95a3024c2a52665a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b13b9724302c25fbca76684f5968528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b13b9724302c25fbca76684f5968528">RTC_CALR_CALP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24">RTC_CALR_CALP_Msk</a></td></tr>
<tr class="separator:ga9b13b9724302c25fbca76684f5968528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ad4a6054ae32e1332b456d59e0aa36c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ad4a6054ae32e1332b456d59e0aa36c">RTC_CALR_CALW8_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga4ad4a6054ae32e1332b456d59e0aa36c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a1d426d16a747f07e8d8cf98c7275e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e">RTC_CALR_CALW8_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CALR_CALW8_Pos)</td></tr>
<tr class="separator:gac4a1d426d16a747f07e8d8cf98c7275e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f8c7f5f5bf772c81170a2eab055557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28f8c7f5f5bf772c81170a2eab055557">RTC_CALR_CALW8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e">RTC_CALR_CALW8_Msk</a></td></tr>
<tr class="separator:ga28f8c7f5f5bf772c81170a2eab055557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ac54a062e43b815b226acdb30888ca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ac54a062e43b815b226acdb30888ca9">RTC_CALR_CALW16_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga9ac54a062e43b815b226acdb30888ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa75bb89101a1da73b2d78c1486dbf2e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2">RTC_CALR_CALW16_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CALR_CALW16_Pos)</td></tr>
<tr class="separator:gaa75bb89101a1da73b2d78c1486dbf2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70857526590d6f7e25d9551187105583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70857526590d6f7e25d9551187105583">RTC_CALR_CALW16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2">RTC_CALR_CALW16_Msk</a></td></tr>
<tr class="separator:ga70857526590d6f7e25d9551187105583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga702670ae12e1600fea81ef41ea485fd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga702670ae12e1600fea81ef41ea485fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga347a7b8bed29029bd0d8a78ce03268c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8">RTC_CALR_CALM_Msk</a>&#160;&#160;&#160;(0x1FFU &lt;&lt; RTC_CALR_CALM_Pos)</td></tr>
<tr class="separator:ga347a7b8bed29029bd0d8a78ce03268c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44fcacd12e1cfc1fa823c798cb6a7663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44fcacd12e1cfc1fa823c798cb6a7663">RTC_CALR_CALM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8">RTC_CALR_CALM_Msk</a></td></tr>
<tr class="separator:ga44fcacd12e1cfc1fa823c798cb6a7663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeffec95cc4cbbdbc77e907818b8c7ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd">RTC_CALR_CALM_0</a>&#160;&#160;&#160;(0x001U &lt;&lt; RTC_CALR_CALM_Pos)</td></tr>
<tr class="separator:gaeffec95cc4cbbdbc77e907818b8c7ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b908b77786838e5e2e8a1ee2cbbeeff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff">RTC_CALR_CALM_1</a>&#160;&#160;&#160;(0x002U &lt;&lt; RTC_CALR_CALM_Pos)</td></tr>
<tr class="separator:ga4b908b77786838e5e2e8a1ee2cbbeeff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad09f14c1ff24a01d51d5b6c0bba220d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6">RTC_CALR_CALM_2</a>&#160;&#160;&#160;(0x004U &lt;&lt; RTC_CALR_CALM_Pos)</td></tr>
<tr class="separator:gad09f14c1ff24a01d51d5b6c0bba220d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9146fbef6a53896f3160c89ed651b90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90">RTC_CALR_CALM_3</a>&#160;&#160;&#160;(0x008U &lt;&lt; RTC_CALR_CALM_Pos)</td></tr>
<tr class="separator:gac9146fbef6a53896f3160c89ed651b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe04fc9762d3f680f9145a50898c27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b">RTC_CALR_CALM_4</a>&#160;&#160;&#160;(0x010U &lt;&lt; RTC_CALR_CALM_Pos)</td></tr>
<tr class="separator:ga5fe04fc9762d3f680f9145a50898c27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4966c71cab83be4069e0566222d375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375">RTC_CALR_CALM_5</a>&#160;&#160;&#160;(0x020U &lt;&lt; RTC_CALR_CALM_Pos)</td></tr>
<tr class="separator:gadc4966c71cab83be4069e0566222d375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae240b185d0c9c6e314a456627e6e4834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834">RTC_CALR_CALM_6</a>&#160;&#160;&#160;(0x040U &lt;&lt; RTC_CALR_CALM_Pos)</td></tr>
<tr class="separator:gae240b185d0c9c6e314a456627e6e4834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8880325073e167137366402f15d5683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683">RTC_CALR_CALM_7</a>&#160;&#160;&#160;(0x080U &lt;&lt; RTC_CALR_CALM_Pos)</td></tr>
<tr class="separator:gab8880325073e167137366402f15d5683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8381cc75166acfc4b4c686ad7e5e599a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a">RTC_CALR_CALM_8</a>&#160;&#160;&#160;(0x100U &lt;&lt; RTC_CALR_CALM_Pos)</td></tr>
<tr class="separator:ga8381cc75166acfc4b4c686ad7e5e599a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga288c98bc30ac4f55ee038b66deef21eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga288c98bc30ac4f55ee038b66deef21eb">RTC_TAFCR_ALARMOUTTYPE_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga288c98bc30ac4f55ee038b66deef21eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga070badc7e2d642aeff89371370f5cb7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga070badc7e2d642aeff89371370f5cb7d">RTC_TAFCR_ALARMOUTTYPE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_ALARMOUTTYPE_Pos)</td></tr>
<tr class="separator:ga070badc7e2d642aeff89371370f5cb7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9515fd74e3bcf03f4e62d8c7e1b070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d9515fd74e3bcf03f4e62d8c7e1b070">RTC_TAFCR_ALARMOUTTYPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga070badc7e2d642aeff89371370f5cb7d">RTC_TAFCR_ALARMOUTTYPE_Msk</a></td></tr>
<tr class="separator:ga8d9515fd74e3bcf03f4e62d8c7e1b070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad46c537f405a4424f17cf6f47a0bdc7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad46c537f405a4424f17cf6f47a0bdc7c">RTC_TAFCR_TAMPPUDIS_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gad46c537f405a4424f17cf6f47a0bdc7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa57d1e8d33a2b5c8ab6aad4ec6fba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa57d1e8d33a2b5c8ab6aad4ec6fba0">RTC_TAFCR_TAMPPUDIS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMPPUDIS_Pos)</td></tr>
<tr class="separator:gabaa57d1e8d33a2b5c8ab6aad4ec6fba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ef294e75771913e4a47386f42a23f72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef294e75771913e4a47386f42a23f72">RTC_TAFCR_TAMPPUDIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabaa57d1e8d33a2b5c8ab6aad4ec6fba0">RTC_TAFCR_TAMPPUDIS_Msk</a></td></tr>
<tr class="separator:ga9ef294e75771913e4a47386f42a23f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0650b78abfcc5a3a6b247fb9791b9292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0650b78abfcc5a3a6b247fb9791b9292">RTC_TAFCR_TAMPPRCH_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga0650b78abfcc5a3a6b247fb9791b9292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76638587b6e5989ffe219851a96e4f8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76638587b6e5989ffe219851a96e4f8f">RTC_TAFCR_TAMPPRCH_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)</td></tr>
<tr class="separator:ga76638587b6e5989ffe219851a96e4f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b73d2b8da78967a6f594dbffe58c222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b73d2b8da78967a6f594dbffe58c222">RTC_TAFCR_TAMPPRCH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76638587b6e5989ffe219851a96e4f8f">RTC_TAFCR_TAMPPRCH_Msk</a></td></tr>
<tr class="separator:ga7b73d2b8da78967a6f594dbffe58c222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae010ed965c1e968cc14f988d50662546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae010ed965c1e968cc14f988d50662546">RTC_TAFCR_TAMPPRCH_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)</td></tr>
<tr class="separator:gae010ed965c1e968cc14f988d50662546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f0faa59aa4490d696d1fec767aae41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16f0faa59aa4490d696d1fec767aae41">RTC_TAFCR_TAMPPRCH_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)</td></tr>
<tr class="separator:ga16f0faa59aa4490d696d1fec767aae41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga978ec86db46d77d83e1627a563e5a622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga978ec86db46d77d83e1627a563e5a622">RTC_TAFCR_TAMPFLT_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga978ec86db46d77d83e1627a563e5a622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf978c259714ae9072766be91c8d982c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf978c259714ae9072766be91c8d982c">RTC_TAFCR_TAMPFLT_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)</td></tr>
<tr class="separator:gacf978c259714ae9072766be91c8d982c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1cb37c43747c779f7db2842a2582e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1cb37c43747c779f7db2842a2582e67">RTC_TAFCR_TAMPFLT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf978c259714ae9072766be91c8d982c">RTC_TAFCR_TAMPFLT_Msk</a></td></tr>
<tr class="separator:gab1cb37c43747c779f7db2842a2582e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa356fb5db5ab398728afef0ae39214c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa356fb5db5ab398728afef0ae39214c4">RTC_TAFCR_TAMPFLT_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)</td></tr>
<tr class="separator:gaa356fb5db5ab398728afef0ae39214c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga472efa1bd3c9462cbd058d73a7d6525e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga472efa1bd3c9462cbd058d73a7d6525e">RTC_TAFCR_TAMPFLT_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)</td></tr>
<tr class="separator:ga472efa1bd3c9462cbd058d73a7d6525e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga487bd3ad7900df341c4fe63fb409d2bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga487bd3ad7900df341c4fe63fb409d2bd">RTC_TAFCR_TAMPFREQ_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga487bd3ad7900df341c4fe63fb409d2bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e169834a26329219aa2271781756dfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e169834a26329219aa2271781756dfb">RTC_TAFCR_TAMPFREQ_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)</td></tr>
<tr class="separator:ga2e169834a26329219aa2271781756dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad84446486b8c9f640fa54d50ecc0e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad84446486b8c9f640fa54d50ecc0e1">RTC_TAFCR_TAMPFREQ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e169834a26329219aa2271781756dfb">RTC_TAFCR_TAMPFREQ_Msk</a></td></tr>
<tr class="separator:ga8ad84446486b8c9f640fa54d50ecc0e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e7f69e04759d1b0667e56830a6f2ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54e7f69e04759d1b0667e56830a6f2ea">RTC_TAFCR_TAMPFREQ_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)</td></tr>
<tr class="separator:ga54e7f69e04759d1b0667e56830a6f2ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb533067640fcf87ad77027ce936e9b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb533067640fcf87ad77027ce936e9b7">RTC_TAFCR_TAMPFREQ_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)</td></tr>
<tr class="separator:gabb533067640fcf87ad77027ce936e9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf532e727bfe6c7fc7822d15f9436e1b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf532e727bfe6c7fc7822d15f9436e1b5">RTC_TAFCR_TAMPFREQ_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)</td></tr>
<tr class="separator:gaf532e727bfe6c7fc7822d15f9436e1b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73e4ad22e6610c5c39fbc548b621b244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73e4ad22e6610c5c39fbc548b621b244">RTC_TAFCR_TAMPTS_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga73e4ad22e6610c5c39fbc548b621b244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195a1c8285f2826479b6afb75576ac3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga195a1c8285f2826479b6afb75576ac3d">RTC_TAFCR_TAMPTS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMPTS_Pos)</td></tr>
<tr class="separator:ga195a1c8285f2826479b6afb75576ac3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac929fab94fdca2d1b3b3cf7c93fe6e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac929fab94fdca2d1b3b3cf7c93fe6e49">RTC_TAFCR_TAMPTS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga195a1c8285f2826479b6afb75576ac3d">RTC_TAFCR_TAMPTS_Msk</a></td></tr>
<tr class="separator:gac929fab94fdca2d1b3b3cf7c93fe6e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21bcc65c63eb34b3fbce7564d54173f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21bcc65c63eb34b3fbce7564d54173f7">RTC_TAFCR_TAMP3TRG_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga21bcc65c63eb34b3fbce7564d54173f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96465e9dd7d9fe1634a5974d944ccfb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96465e9dd7d9fe1634a5974d944ccfb9">RTC_TAFCR_TAMP3TRG_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMP3TRG_Pos)</td></tr>
<tr class="separator:ga96465e9dd7d9fe1634a5974d944ccfb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga890a7b3d51af77fd381528eb6639aaf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga890a7b3d51af77fd381528eb6639aaf2">RTC_TAFCR_TAMP3TRG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96465e9dd7d9fe1634a5974d944ccfb9">RTC_TAFCR_TAMP3TRG_Msk</a></td></tr>
<tr class="separator:ga890a7b3d51af77fd381528eb6639aaf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03c38317146110f5353828b463ed5970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03c38317146110f5353828b463ed5970">RTC_TAFCR_TAMP3E_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga03c38317146110f5353828b463ed5970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade812a8c277de9b3a78e7bd95cbdd237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade812a8c277de9b3a78e7bd95cbdd237">RTC_TAFCR_TAMP3E_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMP3E_Pos)</td></tr>
<tr class="separator:gade812a8c277de9b3a78e7bd95cbdd237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8b2b80932b84a1bc7d399fba1a311e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e8b2b80932b84a1bc7d399fba1a311e">RTC_TAFCR_TAMP3E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade812a8c277de9b3a78e7bd95cbdd237">RTC_TAFCR_TAMP3E_Msk</a></td></tr>
<tr class="separator:ga4e8b2b80932b84a1bc7d399fba1a311e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d0e27811bd76fcf94c2f802df2a742f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d0e27811bd76fcf94c2f802df2a742f">RTC_TAFCR_TAMP2TRG_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga5d0e27811bd76fcf94c2f802df2a742f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f7e43c7127ffa0dac5c94233360852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92f7e43c7127ffa0dac5c94233360852">RTC_TAFCR_TAMP2TRG_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMP2TRG_Pos)</td></tr>
<tr class="separator:ga92f7e43c7127ffa0dac5c94233360852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c4d227971b56e3160c71b7479c769d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2c4d227971b56e3160c71b7479c769d">RTC_TAFCR_TAMP2TRG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92f7e43c7127ffa0dac5c94233360852">RTC_TAFCR_TAMP2TRG_Msk</a></td></tr>
<tr class="separator:gad2c4d227971b56e3160c71b7479c769d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac46ab34c29b3dfa1dc0c3866cb52ce9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac46ab34c29b3dfa1dc0c3866cb52ce9f">RTC_TAFCR_TAMP2E_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac46ab34c29b3dfa1dc0c3866cb52ce9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad539217084c83e84eb27ec76eca40152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad539217084c83e84eb27ec76eca40152">RTC_TAFCR_TAMP2E_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMP2E_Pos)</td></tr>
<tr class="separator:gad539217084c83e84eb27ec76eca40152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e98a0062ef81bcbc790a8d77720a61c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e98a0062ef81bcbc790a8d77720a61c">RTC_TAFCR_TAMP2E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad539217084c83e84eb27ec76eca40152">RTC_TAFCR_TAMP2E_Msk</a></td></tr>
<tr class="separator:ga7e98a0062ef81bcbc790a8d77720a61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b58fa23a2a04d3a4a46d42fa4673ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b58fa23a2a04d3a4a46d42fa4673ec5">RTC_TAFCR_TAMPIE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga9b58fa23a2a04d3a4a46d42fa4673ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga028b4854bd356dc30a8b02ab5ed1eb48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga028b4854bd356dc30a8b02ab5ed1eb48">RTC_TAFCR_TAMPIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMPIE_Pos)</td></tr>
<tr class="separator:ga028b4854bd356dc30a8b02ab5ed1eb48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0fb33b24d2ebc19e7fe52f0661a3085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0fb33b24d2ebc19e7fe52f0661a3085">RTC_TAFCR_TAMPIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga028b4854bd356dc30a8b02ab5ed1eb48">RTC_TAFCR_TAMPIE_Msk</a></td></tr>
<tr class="separator:gaa0fb33b24d2ebc19e7fe52f0661a3085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6904e60d49c241ecb2347a3da9df8054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6904e60d49c241ecb2347a3da9df8054">RTC_TAFCR_TAMP1TRG_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga6904e60d49c241ecb2347a3da9df8054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81d7cfb15da3ed9689baa85471ff2f02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81d7cfb15da3ed9689baa85471ff2f02">RTC_TAFCR_TAMP1TRG_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMP1TRG_Pos)</td></tr>
<tr class="separator:ga81d7cfb15da3ed9689baa85471ff2f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f85925873bcd3f795417053bfc5f33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76f85925873bcd3f795417053bfc5f33">RTC_TAFCR_TAMP1TRG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81d7cfb15da3ed9689baa85471ff2f02">RTC_TAFCR_TAMP1TRG_Msk</a></td></tr>
<tr class="separator:ga76f85925873bcd3f795417053bfc5f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae207869690b2ec429b0422006ecae9ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae207869690b2ec429b0422006ecae9ee">RTC_TAFCR_TAMP1E_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae207869690b2ec429b0422006ecae9ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad775a4255d5762b8871f79826d48e5cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad775a4255d5762b8871f79826d48e5cb">RTC_TAFCR_TAMP1E_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMP1E_Pos)</td></tr>
<tr class="separator:gad775a4255d5762b8871f79826d48e5cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68c195cf709d18cd426560302b97852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa68c195cf709d18cd426560302b97852">RTC_TAFCR_TAMP1E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad775a4255d5762b8871f79826d48e5cb">RTC_TAFCR_TAMP1E_Msk</a></td></tr>
<tr class="separator:gaa68c195cf709d18cd426560302b97852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b73051e1ea4d40a4877f9580c2eb63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">RTC_ALRMASSR_MASKSS_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga97b73051e1ea4d40a4877f9580c2eb63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d71d0606814b6d20253a645bdb5936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936">RTC_ALRMASSR_MASKSS_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)</td></tr>
<tr class="separator:ga77d71d0606814b6d20253a645bdb5936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0550ccc175ff54e560cc5fb96fbb2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b0550ccc175ff54e560cc5fb96fbb2c">RTC_ALRMASSR_MASKSS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936">RTC_ALRMASSR_MASKSS_Msk</a></td></tr>
<tr class="separator:ga7b0550ccc175ff54e560cc5fb96fbb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeebbc0dfc0a20887ef3582feaa5f1c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b">RTC_ALRMASSR_MASKSS_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)</td></tr>
<tr class="separator:gaeebbc0dfc0a20887ef3582feaa5f1c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbdb202f388835593843f480c3b3af57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57">RTC_ALRMASSR_MASKSS_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)</td></tr>
<tr class="separator:gabbdb202f388835593843f480c3b3af57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95feb5de45a74d7c75c1fc6515c32870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870">RTC_ALRMASSR_MASKSS_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)</td></tr>
<tr class="separator:ga95feb5de45a74d7c75c1fc6515c32870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94c65876a1baf0984a6f85aa836b8d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0">RTC_ALRMASSR_MASKSS_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)</td></tr>
<tr class="separator:gae94c65876a1baf0984a6f85aa836b8d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c69419fc862f5012e842942dd755be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c69419fc862f5012e842942dd755be">RTC_ALRMASSR_SS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf5c69419fc862f5012e842942dd755be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadba25e1519a8aa3222912425ae4c4229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229">RTC_ALRMASSR_SS_Msk</a>&#160;&#160;&#160;(0x7FFFU &lt;&lt; RTC_ALRMASSR_SS_Pos)</td></tr>
<tr class="separator:gadba25e1519a8aa3222912425ae4c4229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a6b683531fded4e2a77d047da7eb203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a6b683531fded4e2a77d047da7eb203">RTC_ALRMASSR_SS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229">RTC_ALRMASSR_SS_Msk</a></td></tr>
<tr class="separator:ga4a6b683531fded4e2a77d047da7eb203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bedfef79d265b81f561e7f2c5a6249a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">RTC_ALRMBSSR_MASKSS_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga0bedfef79d265b81f561e7f2c5a6249a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54f65537e9a664f30ca7f3099c6fcc5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54f65537e9a664f30ca7f3099c6fcc5f">RTC_ALRMBSSR_MASKSS_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)</td></tr>
<tr class="separator:ga54f65537e9a664f30ca7f3099c6fcc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf287b0ec7dbf8e9d436cb78da287b244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf287b0ec7dbf8e9d436cb78da287b244">RTC_ALRMBSSR_MASKSS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54f65537e9a664f30ca7f3099c6fcc5f">RTC_ALRMBSSR_MASKSS_Msk</a></td></tr>
<tr class="separator:gaf287b0ec7dbf8e9d436cb78da287b244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d60185d1ac432b24b0a95e2918902f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4d60185d1ac432b24b0a95e2918902f">RTC_ALRMBSSR_MASKSS_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)</td></tr>
<tr class="separator:gad4d60185d1ac432b24b0a95e2918902f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9763a1a382e40cc2ebfa6d84369580df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9763a1a382e40cc2ebfa6d84369580df">RTC_ALRMBSSR_MASKSS_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)</td></tr>
<tr class="separator:ga9763a1a382e40cc2ebfa6d84369580df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga598283f8a8926f0dcb7916a2224f79bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga598283f8a8926f0dcb7916a2224f79bc">RTC_ALRMBSSR_MASKSS_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)</td></tr>
<tr class="separator:ga598283f8a8926f0dcb7916a2224f79bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf017c71fc7eb34519de3945a028677b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf017c71fc7eb34519de3945a028677b">RTC_ALRMBSSR_MASKSS_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)</td></tr>
<tr class="separator:gadf017c71fc7eb34519de3945a028677b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2a25c58bddba6df25d75825eff3f76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f2a25c58bddba6df25d75825eff3f76">RTC_ALRMBSSR_SS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2f2a25c58bddba6df25d75825eff3f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea93544826ca1a8e920ffd0f46c2bbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaea93544826ca1a8e920ffd0f46c2bbe">RTC_ALRMBSSR_SS_Msk</a>&#160;&#160;&#160;(0x7FFFU &lt;&lt; RTC_ALRMBSSR_SS_Pos)</td></tr>
<tr class="separator:gaaea93544826ca1a8e920ffd0f46c2bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33ae74f38392431aa631d397a7e7c305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33ae74f38392431aa631d397a7e7c305">RTC_ALRMBSSR_SS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaea93544826ca1a8e920ffd0f46c2bbe">RTC_ALRMBSSR_SS_Msk</a></td></tr>
<tr class="separator:ga33ae74f38392431aa631d397a7e7c305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2a1d81a7e8f12510f865312caea186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2a1d81a7e8f12510f865312caea186">RTC_BKP0R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8d2a1d81a7e8f12510f865312caea186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65152adac13a55042ab984b782cf785b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65152adac13a55042ab984b782cf785b">RTC_BKP0R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP0R_Pos)</td></tr>
<tr class="separator:ga65152adac13a55042ab984b782cf785b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0d7c3115465079f04cfb97a7faabc59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0d7c3115465079f04cfb97a7faabc59">RTC_BKP0R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65152adac13a55042ab984b782cf785b">RTC_BKP0R_Msk</a></td></tr>
<tr class="separator:gae0d7c3115465079f04cfb97a7faabc59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2eff670c07a820b705ec3745683dc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2eff670c07a820b705ec3745683dc75">RTC_BKP1R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa2eff670c07a820b705ec3745683dc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1232543b3a22da7aac7131e173182686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1232543b3a22da7aac7131e173182686">RTC_BKP1R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP1R_Pos)</td></tr>
<tr class="separator:ga1232543b3a22da7aac7131e173182686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbc4b6dfeff87332124f271b86eb0c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbc4b6dfeff87332124f271b86eb0c56">RTC_BKP1R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1232543b3a22da7aac7131e173182686">RTC_BKP1R_Msk</a></td></tr>
<tr class="separator:gafbc4b6dfeff87332124f271b86eb0c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61b179787d35514914d2e103e3cc5388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61b179787d35514914d2e103e3cc5388">RTC_BKP2R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga61b179787d35514914d2e103e3cc5388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe778fc6aa04076af499bfe4eef8f5e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe778fc6aa04076af499bfe4eef8f5e1">RTC_BKP2R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP2R_Pos)</td></tr>
<tr class="separator:gafe778fc6aa04076af499bfe4eef8f5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34fda9ee6115f0de9588e22c46602d89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34fda9ee6115f0de9588e22c46602d89">RTC_BKP2R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe778fc6aa04076af499bfe4eef8f5e1">RTC_BKP2R_Msk</a></td></tr>
<tr class="separator:ga34fda9ee6115f0de9588e22c46602d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad53baa189d917e48c2c274655adc9483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad53baa189d917e48c2c274655adc9483">RTC_BKP3R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad53baa189d917e48c2c274655adc9483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e99106bc39a8e81bf48352827d0ddaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e99106bc39a8e81bf48352827d0ddaf">RTC_BKP3R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP3R_Pos)</td></tr>
<tr class="separator:ga6e99106bc39a8e81bf48352827d0ddaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90403ff99c08f0abc379447823e5e841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90403ff99c08f0abc379447823e5e841">RTC_BKP3R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e99106bc39a8e81bf48352827d0ddaf">RTC_BKP3R_Msk</a></td></tr>
<tr class="separator:ga90403ff99c08f0abc379447823e5e841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad62cbb0c17b02ce23ca2bdd29b0ed349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad62cbb0c17b02ce23ca2bdd29b0ed349">RTC_BKP4R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad62cbb0c17b02ce23ca2bdd29b0ed349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64613b1fe898ececd40ffe481df742ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64613b1fe898ececd40ffe481df742ab">RTC_BKP4R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP4R_Pos)</td></tr>
<tr class="separator:ga64613b1fe898ececd40ffe481df742ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeed1b338e9526d817a1fd01304b8851c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeed1b338e9526d817a1fd01304b8851c">RTC_BKP4R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64613b1fe898ececd40ffe481df742ab">RTC_BKP4R_Msk</a></td></tr>
<tr class="separator:gaeed1b338e9526d817a1fd01304b8851c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga025745144302ad1dd444f09687634674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga025745144302ad1dd444f09687634674">RTC_BKP5R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga025745144302ad1dd444f09687634674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2335682b85414d8d53d4fffdfc3bf190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2335682b85414d8d53d4fffdfc3bf190">RTC_BKP5R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP5R_Pos)</td></tr>
<tr class="separator:ga2335682b85414d8d53d4fffdfc3bf190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8954ab0ead8bb788d5d8eebf2f5c4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e8954ab0ead8bb788d5d8eebf2f5c4c">RTC_BKP5R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2335682b85414d8d53d4fffdfc3bf190">RTC_BKP5R_Msk</a></td></tr>
<tr class="separator:ga4e8954ab0ead8bb788d5d8eebf2f5c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2e7347300206d08a294ba300b9dcdfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2e7347300206d08a294ba300b9dcdfd">RTC_BKP6R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac2e7347300206d08a294ba300b9dcdfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cca326be267e10381f4d4f9d5951c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cca326be267e10381f4d4f9d5951c32">RTC_BKP6R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP6R_Pos)</td></tr>
<tr class="separator:ga2cca326be267e10381f4d4f9d5951c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9ee9eb5d024ccd5809fcc20fd51f5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9ee9eb5d024ccd5809fcc20fd51f5b">RTC_BKP6R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cca326be267e10381f4d4f9d5951c32">RTC_BKP6R_Msk</a></td></tr>
<tr class="separator:ga4b9ee9eb5d024ccd5809fcc20fd51f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab37f3f4b5f12182f8fd48431c5b5d9fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab37f3f4b5f12182f8fd48431c5b5d9fb">RTC_BKP7R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab37f3f4b5f12182f8fd48431c5b5d9fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ad5bf67535cba7d3de78d72ae79d79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ad5bf67535cba7d3de78d72ae79d79">RTC_BKP7R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP7R_Pos)</td></tr>
<tr class="separator:gaf3ad5bf67535cba7d3de78d72ae79d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f1ae07f7b1815bf58b464dc7366731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0f1ae07f7b1815bf58b464dc7366731">RTC_BKP7R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ad5bf67535cba7d3de78d72ae79d79">RTC_BKP7R_Msk</a></td></tr>
<tr class="separator:gab0f1ae07f7b1815bf58b464dc7366731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a01cc89fbe70d722025ba445143da77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a01cc89fbe70d722025ba445143da77">RTC_BKP8R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0a01cc89fbe70d722025ba445143da77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ae366e9c0ad90225479d0d6d4e1544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61ae366e9c0ad90225479d0d6d4e1544">RTC_BKP8R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP8R_Pos)</td></tr>
<tr class="separator:ga61ae366e9c0ad90225479d0d6d4e1544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bd10acb9e5ce5225af4ff895bd3bb82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bd10acb9e5ce5225af4ff895bd3bb82">RTC_BKP8R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61ae366e9c0ad90225479d0d6d4e1544">RTC_BKP8R_Msk</a></td></tr>
<tr class="separator:ga2bd10acb9e5ce5225af4ff895bd3bb82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf98c5146f622b5e7a9aef16b75f0a76f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf98c5146f622b5e7a9aef16b75f0a76f">RTC_BKP9R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf98c5146f622b5e7a9aef16b75f0a76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf039d5e2bf31dc293bd3b84a186bd8c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf039d5e2bf31dc293bd3b84a186bd8c8">RTC_BKP9R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP9R_Pos)</td></tr>
<tr class="separator:gaf039d5e2bf31dc293bd3b84a186bd8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e">RTC_BKP9R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf039d5e2bf31dc293bd3b84a186bd8c8">RTC_BKP9R_Msk</a></td></tr>
<tr class="separator:ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a6b8b6fd6e38bcbb396de36791b97d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68a6b8b6fd6e38bcbb396de36791b97d">RTC_BKP10R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga68a6b8b6fd6e38bcbb396de36791b97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425836775a344f3d199760028c01b22f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga425836775a344f3d199760028c01b22f">RTC_BKP10R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP10R_Pos)</td></tr>
<tr class="separator:ga425836775a344f3d199760028c01b22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2179063a3078a211c3b697ce012ab5a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2179063a3078a211c3b697ce012ab5a0">RTC_BKP10R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga425836775a344f3d199760028c01b22f">RTC_BKP10R_Msk</a></td></tr>
<tr class="separator:ga2179063a3078a211c3b697ce012ab5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71f7a489ec11b5547afa3470d76ea62a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71f7a489ec11b5547afa3470d76ea62a">RTC_BKP11R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga71f7a489ec11b5547afa3470d76ea62a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803ec730ae4020d5b80df83b21990b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga803ec730ae4020d5b80df83b21990b31">RTC_BKP11R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP11R_Pos)</td></tr>
<tr class="separator:ga803ec730ae4020d5b80df83b21990b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab250f9423dee41b165aa8f02d2fc1fe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab250f9423dee41b165aa8f02d2fc1fe7">RTC_BKP11R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga803ec730ae4020d5b80df83b21990b31">RTC_BKP11R_Msk</a></td></tr>
<tr class="separator:gab250f9423dee41b165aa8f02d2fc1fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e64139e8db6dcca0efbb9e3a4e6a524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e64139e8db6dcca0efbb9e3a4e6a524">RTC_BKP12R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2e64139e8db6dcca0efbb9e3a4e6a524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaed050277146eb1c2fa2a8e8eb778888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaed050277146eb1c2fa2a8e8eb778888">RTC_BKP12R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP12R_Pos)</td></tr>
<tr class="separator:gaaed050277146eb1c2fa2a8e8eb778888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefe1b6108ac49197b28c9bee31bbaf3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefe1b6108ac49197b28c9bee31bbaf3b">RTC_BKP12R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaed050277146eb1c2fa2a8e8eb778888">RTC_BKP12R_Msk</a></td></tr>
<tr class="separator:gaefe1b6108ac49197b28c9bee31bbaf3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704dac9c54b7afd7e51c026ef0093eed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga704dac9c54b7afd7e51c026ef0093eed">RTC_BKP13R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga704dac9c54b7afd7e51c026ef0093eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1c04da88aaae10d0bcf45816608b8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1c04da88aaae10d0bcf45816608b8e">RTC_BKP13R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP13R_Pos)</td></tr>
<tr class="separator:ga2f1c04da88aaae10d0bcf45816608b8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e77435e16bdebf3491eb0e30bd10b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e77435e16bdebf3491eb0e30bd10b0d">RTC_BKP13R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1c04da88aaae10d0bcf45816608b8e">RTC_BKP13R_Msk</a></td></tr>
<tr class="separator:ga0e77435e16bdebf3491eb0e30bd10b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35ea3d3c00bb891b7702428ab6b13526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35ea3d3c00bb891b7702428ab6b13526">RTC_BKP14R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga35ea3d3c00bb891b7702428ab6b13526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceeefc705b2bd138b6ec84bd606dbe86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaceeefc705b2bd138b6ec84bd606dbe86">RTC_BKP14R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP14R_Pos)</td></tr>
<tr class="separator:gaceeefc705b2bd138b6ec84bd606dbe86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f07ee6d227deaa11e0ae035121185b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f07ee6d227deaa11e0ae035121185b0">RTC_BKP14R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaceeefc705b2bd138b6ec84bd606dbe86">RTC_BKP14R_Msk</a></td></tr>
<tr class="separator:ga5f07ee6d227deaa11e0ae035121185b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab300e7778a3b5f5e69b9e3c6a2f00244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab300e7778a3b5f5e69b9e3c6a2f00244">RTC_BKP15R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab300e7778a3b5f5e69b9e3c6a2f00244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae55844e319f165ba23ba0b2d5a9ff2ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae55844e319f165ba23ba0b2d5a9ff2ee">RTC_BKP15R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP15R_Pos)</td></tr>
<tr class="separator:gae55844e319f165ba23ba0b2d5a9ff2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae543b0dd58f03c2f70bb6b3b65232863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae543b0dd58f03c2f70bb6b3b65232863">RTC_BKP15R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae55844e319f165ba23ba0b2d5a9ff2ee">RTC_BKP15R_Msk</a></td></tr>
<tr class="separator:gae543b0dd58f03c2f70bb6b3b65232863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8a577b0955f75ea83804f5d16b7361a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8a577b0955f75ea83804f5d16b7361a">RTC_BKP16R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae8a577b0955f75ea83804f5d16b7361a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad53cd82e4d08160a2169cf0d6122ba7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad53cd82e4d08160a2169cf0d6122ba7a">RTC_BKP16R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP16R_Pos)</td></tr>
<tr class="separator:gad53cd82e4d08160a2169cf0d6122ba7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0add0c768094f0de71bb4e50fbcce6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0add0c768094f0de71bb4e50fbcce6e">RTC_BKP16R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad53cd82e4d08160a2169cf0d6122ba7a">RTC_BKP16R_Msk</a></td></tr>
<tr class="separator:gaf0add0c768094f0de71bb4e50fbcce6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6036f283574a87f4d27610040c53eb1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6036f283574a87f4d27610040c53eb1e">RTC_BKP17R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6036f283574a87f4d27610040c53eb1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb00d71ec7bae68636740347f971bb05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb00d71ec7bae68636740347f971bb05">RTC_BKP17R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP17R_Pos)</td></tr>
<tr class="separator:gaeb00d71ec7bae68636740347f971bb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga059aaedb55963f39e8724d50d55d5282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga059aaedb55963f39e8724d50d55d5282">RTC_BKP17R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb00d71ec7bae68636740347f971bb05">RTC_BKP17R_Msk</a></td></tr>
<tr class="separator:ga059aaedb55963f39e8724d50d55d5282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad55ca335d5c133a1b773affcb87e421c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad55ca335d5c133a1b773affcb87e421c">RTC_BKP18R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad55ca335d5c133a1b773affcb87e421c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad06553479e94b2bbd23fde19bbcf0667"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad06553479e94b2bbd23fde19bbcf0667">RTC_BKP18R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP18R_Pos)</td></tr>
<tr class="separator:gad06553479e94b2bbd23fde19bbcf0667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66154eb091275e87a4bd53e87ef9214e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66154eb091275e87a4bd53e87ef9214e">RTC_BKP18R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad06553479e94b2bbd23fde19bbcf0667">RTC_BKP18R_Msk</a></td></tr>
<tr class="separator:ga66154eb091275e87a4bd53e87ef9214e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eee6977105e1d1972deedeeb87efe2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eee6977105e1d1972deedeeb87efe2c">RTC_BKP19R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5eee6977105e1d1972deedeeb87efe2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd25b421b61fc893df921c7ea4d58f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dd25b421b61fc893df921c7ea4d58f1">RTC_BKP19R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP19R_Pos)</td></tr>
<tr class="separator:ga9dd25b421b61fc893df921c7ea4d58f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa4c31e33d851fde2715059ea28dac6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa4c31e33d851fde2715059ea28dac6f">RTC_BKP19R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dd25b421b61fc893df921c7ea4d58f1">RTC_BKP19R_Msk</a></td></tr>
<tr class="separator:gafa4c31e33d851fde2715059ea28dac6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeec737badc73463bb49a095a48d67bc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeec737badc73463bb49a095a48d67bc2">RTC_BKP20R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaeec737badc73463bb49a095a48d67bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8b5f19073a66dcee2eaca0c90923b50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8b5f19073a66dcee2eaca0c90923b50">RTC_BKP20R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP20R_Pos)</td></tr>
<tr class="separator:gaa8b5f19073a66dcee2eaca0c90923b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga557a1b70122ed12292c1f816028f2d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga557a1b70122ed12292c1f816028f2d83">RTC_BKP20R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8b5f19073a66dcee2eaca0c90923b50">RTC_BKP20R_Msk</a></td></tr>
<tr class="separator:ga557a1b70122ed12292c1f816028f2d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e16114a41934fbf014626b0fe7c0f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7e16114a41934fbf014626b0fe7c0f5">RTC_BKP21R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad7e16114a41934fbf014626b0fe7c0f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeecfa2f5cd0f514b1398e458bb5fc886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeecfa2f5cd0f514b1398e458bb5fc886">RTC_BKP21R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP21R_Pos)</td></tr>
<tr class="separator:gaeecfa2f5cd0f514b1398e458bb5fc886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60ae069ac90beeb733c4620b17f45fe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60ae069ac90beeb733c4620b17f45fe8">RTC_BKP21R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeecfa2f5cd0f514b1398e458bb5fc886">RTC_BKP21R_Msk</a></td></tr>
<tr class="separator:ga60ae069ac90beeb733c4620b17f45fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga604724e60c084c1bd385ee8b656972d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga604724e60c084c1bd385ee8b656972d1">RTC_BKP22R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga604724e60c084c1bd385ee8b656972d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7c7c67e5da8197c53cdafa2ff254160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7c7c67e5da8197c53cdafa2ff254160">RTC_BKP22R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP22R_Pos)</td></tr>
<tr class="separator:gae7c7c67e5da8197c53cdafa2ff254160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga568e2225a3b5c5666a729a17189648a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga568e2225a3b5c5666a729a17189648a3">RTC_BKP22R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7c7c67e5da8197c53cdafa2ff254160">RTC_BKP22R_Msk</a></td></tr>
<tr class="separator:ga568e2225a3b5c5666a729a17189648a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bf3d3ad284ef118a7afa39674df0fd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bf3d3ad284ef118a7afa39674df0fd1">RTC_BKP23R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4bf3d3ad284ef118a7afa39674df0fd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf14790c23a043d02c4634985264dfd2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf14790c23a043d02c4634985264dfd2f">RTC_BKP23R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP23R_Pos)</td></tr>
<tr class="separator:gaf14790c23a043d02c4634985264dfd2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e40cb790b7431f723d5caec93d3cfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42e40cb790b7431f723d5caec93d3cfc">RTC_BKP23R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf14790c23a043d02c4634985264dfd2f">RTC_BKP23R_Msk</a></td></tr>
<tr class="separator:ga42e40cb790b7431f723d5caec93d3cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafa647a1ceccf1ccb88dd8b33f91aa15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafa647a1ceccf1ccb88dd8b33f91aa15">RTC_BKP24R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaafa647a1ceccf1ccb88dd8b33f91aa15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2dd76626ef5b916473f3d74b2000c5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2dd76626ef5b916473f3d74b2000c5e">RTC_BKP24R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP24R_Pos)</td></tr>
<tr class="separator:gae2dd76626ef5b916473f3d74b2000c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e457275021edcaba95f52d7566ee16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1e457275021edcaba95f52d7566ee16">RTC_BKP24R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2dd76626ef5b916473f3d74b2000c5e">RTC_BKP24R_Msk</a></td></tr>
<tr class="separator:gab1e457275021edcaba95f52d7566ee16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa31121083fadc9db5abcad490d293f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa31121083fadc9db5abcad490d293f3a">RTC_BKP25R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa31121083fadc9db5abcad490d293f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98a0c53403a0c62c71fec1de162c4c9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98a0c53403a0c62c71fec1de162c4c9a">RTC_BKP25R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP25R_Pos)</td></tr>
<tr class="separator:ga98a0c53403a0c62c71fec1de162c4c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8257964f1f6451fd00400415480bf89c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8257964f1f6451fd00400415480bf89c">RTC_BKP25R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98a0c53403a0c62c71fec1de162c4c9a">RTC_BKP25R_Msk</a></td></tr>
<tr class="separator:ga8257964f1f6451fd00400415480bf89c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41c26c5224ba41f7cac96b3a1f507605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41c26c5224ba41f7cac96b3a1f507605">RTC_BKP26R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga41c26c5224ba41f7cac96b3a1f507605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga859f3b1aa74472f46601499d01f9dcd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga859f3b1aa74472f46601499d01f9dcd7">RTC_BKP26R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP26R_Pos)</td></tr>
<tr class="separator:ga859f3b1aa74472f46601499d01f9dcd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d06ba20491492c8f98d1bee11144c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35d06ba20491492c8f98d1bee11144c9">RTC_BKP26R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga859f3b1aa74472f46601499d01f9dcd7">RTC_BKP26R_Msk</a></td></tr>
<tr class="separator:ga35d06ba20491492c8f98d1bee11144c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga879711d7736399ef4b902b9f1bf4c5b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga879711d7736399ef4b902b9f1bf4c5b6">RTC_BKP27R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga879711d7736399ef4b902b9f1bf4c5b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada28f0d813aa2126009ecb2cb2a609b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada28f0d813aa2126009ecb2cb2a609b9">RTC_BKP27R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP27R_Pos)</td></tr>
<tr class="separator:gada28f0d813aa2126009ecb2cb2a609b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f341f31bf0ae28240b71994c2752766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f341f31bf0ae28240b71994c2752766">RTC_BKP27R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada28f0d813aa2126009ecb2cb2a609b9">RTC_BKP27R_Msk</a></td></tr>
<tr class="separator:ga0f341f31bf0ae28240b71994c2752766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa72e1f99d44355850668438fc2a95d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa72e1f99d44355850668438fc2a95d36">RTC_BKP28R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa72e1f99d44355850668438fc2a95d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga333796bde935736450d94b4127801eab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga333796bde935736450d94b4127801eab">RTC_BKP28R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP28R_Pos)</td></tr>
<tr class="separator:ga333796bde935736450d94b4127801eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8c2a2e55941ecf3e1571969310993a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e8c2a2e55941ecf3e1571969310993a">RTC_BKP28R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga333796bde935736450d94b4127801eab">RTC_BKP28R_Msk</a></td></tr>
<tr class="separator:ga4e8c2a2e55941ecf3e1571969310993a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad92fe45d92c458f93b20bc1fdf04867e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad92fe45d92c458f93b20bc1fdf04867e">RTC_BKP29R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad92fe45d92c458f93b20bc1fdf04867e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ab1e15c7f06179a39265ce4ee573c4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ab1e15c7f06179a39265ce4ee573c4b">RTC_BKP29R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP29R_Pos)</td></tr>
<tr class="separator:ga3ab1e15c7f06179a39265ce4ee573c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7c9d5556c654f13b2eefba1f1b556d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7c9d5556c654f13b2eefba1f1b556d0">RTC_BKP29R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ab1e15c7f06179a39265ce4ee573c4b">RTC_BKP29R_Msk</a></td></tr>
<tr class="separator:gaf7c9d5556c654f13b2eefba1f1b556d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga730f9cc24b11fdcb6dd00bd2001009d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga730f9cc24b11fdcb6dd00bd2001009d7">RTC_BKP30R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga730f9cc24b11fdcb6dd00bd2001009d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7968c29d465d088120c8307a66f19e31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7968c29d465d088120c8307a66f19e31">RTC_BKP30R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP30R_Pos)</td></tr>
<tr class="separator:ga7968c29d465d088120c8307a66f19e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99266fb92cace8daf6cdc0271ec0471c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99266fb92cace8daf6cdc0271ec0471c">RTC_BKP30R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7968c29d465d088120c8307a66f19e31">RTC_BKP30R_Msk</a></td></tr>
<tr class="separator:ga99266fb92cace8daf6cdc0271ec0471c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab769fd117abe49bbdbf29263dc6bc077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab769fd117abe49bbdbf29263dc6bc077">RTC_BKP31R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab769fd117abe49bbdbf29263dc6bc077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga720a52ec33ec62ce994f2f31d6a91b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga720a52ec33ec62ce994f2f31d6a91b70">RTC_BKP31R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; RTC_BKP31R_Pos)</td></tr>
<tr class="separator:ga720a52ec33ec62ce994f2f31d6a91b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4a6af93f8286429d9f388dab8de1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4a6af93f8286429d9f388dab8de1ad">RTC_BKP31R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga720a52ec33ec62ce994f2f31d6a91b70">RTC_BKP31R_Msk</a></td></tr>
<tr class="separator:ga1e4a6af93f8286429d9f388dab8de1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70de60adf3ddd7d029bb2c6ae26d9584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70de60adf3ddd7d029bb2c6ae26d9584">RTC_BKP_NUMBER</a>&#160;&#160;&#160;32</td></tr>
<tr class="separator:ga70de60adf3ddd7d029bb2c6ae26d9584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4758fe671118c1c69fafdf728d70aa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4758fe671118c1c69fafdf728d70aa1">SPI_I2S_SUPPORT</a></td></tr>
<tr class="separator:gac4758fe671118c1c69fafdf728d70aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1d2c5a9e481ca06d0e29332f6f948a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1d2c5a9e481ca06d0e29332f6f948a">SPI_CR1_CPHA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2f1d2c5a9e481ca06d0e29332f6f948a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07233629d8982af09168080501d30522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522">SPI_CR1_CPHA_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_CPHA_Pos)</td></tr>
<tr class="separator:ga07233629d8982af09168080501d30522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522">SPI_CR1_CPHA_Msk</a></td></tr>
<tr class="separator:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd3274c0dce6293370773c5050f9c4be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd3274c0dce6293370773c5050f9c4be">SPI_CR1_CPOL_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadd3274c0dce6293370773c5050f9c4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95caab18b821909a9547771f9316e2b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0">SPI_CR1_CPOL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_CPOL_Pos)</td></tr>
<tr class="separator:ga95caab18b821909a9547771f9316e2b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2616a10f5118cdc68fbdf0582481e124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0">SPI_CR1_CPOL_Msk</a></td></tr>
<tr class="separator:ga2616a10f5118cdc68fbdf0582481e124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27567886a2c76d088e01ad16851cdb71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27567886a2c76d088e01ad16851cdb71">SPI_CR1_MSTR_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga27567886a2c76d088e01ad16851cdb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94621170d4ce16d6e7f2310461df97d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d">SPI_CR1_MSTR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_MSTR_Pos)</td></tr>
<tr class="separator:gab94621170d4ce16d6e7f2310461df97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d">SPI_CR1_MSTR_Msk</a></td></tr>
<tr class="separator:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a71c219a81b476e66c3579d72120b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6a71c219a81b476e66c3579d72120b9">SPI_CR1_BR_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac6a71c219a81b476e66c3579d72120b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec378749f03998b5d2769c3d83deef23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23">SPI_CR1_BR_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; SPI_CR1_BR_Pos)</td></tr>
<tr class="separator:gaec378749f03998b5d2769c3d83deef23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261af22667719a32b3ce566c1e261936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">SPI_CR1_BR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23">SPI_CR1_BR_Msk</a></td></tr>
<tr class="separator:ga261af22667719a32b3ce566c1e261936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa364b123cf797044094cc229330ce321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_BR_Pos)</td></tr>
<tr class="separator:gaa364b123cf797044094cc229330ce321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e93d18c8966964ed1926d5ca87ef46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; SPI_CR1_BR_Pos)</td></tr>
<tr class="separator:ga45e93d18c8966964ed1926d5ca87ef46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b823d564e9d90150bcc6744b4ed622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; SPI_CR1_BR_Pos)</td></tr>
<tr class="separator:ga28b823d564e9d90150bcc6744b4ed622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f5515b536f82c1d91a64bd534030284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f5515b536f82c1d91a64bd534030284">SPI_CR1_SPE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga3f5515b536f82c1d91a64bd534030284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf4679f3fe8cfa50ecbac5b45d084bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb">SPI_CR1_SPE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_SPE_Pos)</td></tr>
<tr class="separator:ga5cf4679f3fe8cfa50ecbac5b45d084bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb">SPI_CR1_SPE_Msk</a></td></tr>
<tr class="separator:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982b564879d1dc60a3be787409df0c27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga982b564879d1dc60a3be787409df0c27">SPI_CR1_LSBFIRST_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga982b564879d1dc60a3be787409df0c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfc0bbf312eaf7e0a5bbe54fdcc2f12e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e">SPI_CR1_LSBFIRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_LSBFIRST_Pos)</td></tr>
<tr class="separator:gadfc0bbf312eaf7e0a5bbe54fdcc2f12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e">SPI_CR1_LSBFIRST_Msk</a></td></tr>
<tr class="separator:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99cf4909aa9307e01f61645451a9d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad99cf4909aa9307e01f61645451a9d0e">SPI_CR1_SSI_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad99cf4909aa9307e01f61645451a9d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0bfe153c59ffd52199d4b37e3287f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89">SPI_CR1_SSI_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_SSI_Pos)</td></tr>
<tr class="separator:gaf0bfe153c59ffd52199d4b37e3287f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f154374b58c0234f82ea326cb303a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89">SPI_CR1_SSI_Msk</a></td></tr>
<tr class="separator:ga5f154374b58c0234f82ea326cb303a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2909290fab17ee930afc335811f574c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2909290fab17ee930afc335811f574c">SPI_CR1_SSM_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gab2909290fab17ee930afc335811f574c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43417092a8ed735def35b386a251a7bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb">SPI_CR1_SSM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_SSM_Pos)</td></tr>
<tr class="separator:ga43417092a8ed735def35b386a251a7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e236047e05106cf1ba7929766311382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb">SPI_CR1_SSM_Msk</a></td></tr>
<tr class="separator:ga0e236047e05106cf1ba7929766311382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd702fae4dcca65f3b43b2e02f67ee7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd702fae4dcca65f3b43b2e02f67ee7b">SPI_CR1_RXONLY_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gadd702fae4dcca65f3b43b2e02f67ee7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d6321808ed988c60d703e062d58b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64">SPI_CR1_RXONLY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_RXONLY_Pos)</td></tr>
<tr class="separator:ga02d6321808ed988c60d703e062d58b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64">SPI_CR1_RXONLY_Msk</a></td></tr>
<tr class="separator:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5290662db14690d4bcf30ed9e4694462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5290662db14690d4bcf30ed9e4694462">SPI_CR1_DFF_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga5290662db14690d4bcf30ed9e4694462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a87fe55ac0f85e207a58fcd73610f46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a87fe55ac0f85e207a58fcd73610f46">SPI_CR1_DFF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_DFF_Pos)</td></tr>
<tr class="separator:ga3a87fe55ac0f85e207a58fcd73610f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffabea0de695a19198d906bf6a1d9fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd">SPI_CR1_DFF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a87fe55ac0f85e207a58fcd73610f46">SPI_CR1_DFF_Msk</a></td></tr>
<tr class="separator:ga3ffabea0de695a19198d906bf6a1d9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4280bd0e8bcc3a268fa3a17b684499d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4280bd0e8bcc3a268fa3a17b684499d7">SPI_CR1_CRCNEXT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4280bd0e8bcc3a268fa3a17b684499d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebbf9ed4a9723901f5414654f151d816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816">SPI_CR1_CRCNEXT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_CRCNEXT_Pos)</td></tr>
<tr class="separator:gaebbf9ed4a9723901f5414654f151d816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816">SPI_CR1_CRCNEXT_Msk</a></td></tr>
<tr class="separator:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54cb3022c5e3d98cd81a7ff1cb087fac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54cb3022c5e3d98cd81a7ff1cb087fac">SPI_CR1_CRCEN_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga54cb3022c5e3d98cd81a7ff1cb087fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5a712f31c65ea8ee829377edc5ede3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3">SPI_CR1_CRCEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_CRCEN_Pos)</td></tr>
<tr class="separator:ga2a5a712f31c65ea8ee829377edc5ede3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3">SPI_CR1_CRCEN_Msk</a></td></tr>
<tr class="separator:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2975c27caad9e31aad719d78d591ac1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2975c27caad9e31aad719d78d591ac1d">SPI_CR1_BIDIOE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga2975c27caad9e31aad719d78d591ac1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bcee503ed5669187bb980faf90d57ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca">SPI_CR1_BIDIOE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_BIDIOE_Pos)</td></tr>
<tr class="separator:ga5bcee503ed5669187bb980faf90d57ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378953916b7701bd49f063c0366b703f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca">SPI_CR1_BIDIOE_Msk</a></td></tr>
<tr class="separator:ga378953916b7701bd49f063c0366b703f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07c9facbfdb0a7d5d89b1fd6a3ef711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab07c9facbfdb0a7d5d89b1fd6a3ef711">SPI_CR1_BIDIMODE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gab07c9facbfdb0a7d5d89b1fd6a3ef711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c9301aa73d6795e9739f8d12d42c15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15">SPI_CR1_BIDIMODE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_BIDIMODE_Pos)</td></tr>
<tr class="separator:gae2c9301aa73d6795e9739f8d12d42c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15">SPI_CR1_BIDIMODE_Msk</a></td></tr>
<tr class="separator:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3079c4eebd0aef7bd22817bb99f21021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3079c4eebd0aef7bd22817bb99f21021">SPI_CR2_RXDMAEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3079c4eebd0aef7bd22817bb99f21021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae038c9a5d545c01038bf6628492cdc6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e">SPI_CR2_RXDMAEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_RXDMAEN_Pos)</td></tr>
<tr class="separator:gae038c9a5d545c01038bf6628492cdc6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23c590d98279634af05550702a806da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e">SPI_CR2_RXDMAEN_Msk</a></td></tr>
<tr class="separator:gaf23c590d98279634af05550702a806da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24ae89d7e48296566cd18fb7495a2c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24ae89d7e48296566cd18fb7495a2c81">SPI_CR2_TXDMAEN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga24ae89d7e48296566cd18fb7495a2c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga884bb8bbd8b60cea7b7fb11a23231678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678">SPI_CR2_TXDMAEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_TXDMAEN_Pos)</td></tr>
<tr class="separator:ga884bb8bbd8b60cea7b7fb11a23231678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eee671793983a3bd669c9173b2ce210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678">SPI_CR2_TXDMAEN_Msk</a></td></tr>
<tr class="separator:ga3eee671793983a3bd669c9173b2ce210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d0f5f51a5804e1a204bf1643516896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0d0f5f51a5804e1a204bf1643516896">SPI_CR2_SSOE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaa0d0f5f51a5804e1a204bf1643516896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de245d8ff3e31709fd9a665e58f15c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1">SPI_CR2_SSOE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_SSOE_Pos)</td></tr>
<tr class="separator:ga4de245d8ff3e31709fd9a665e58f15c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94612b95395eff626f5f3d7d28352dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1">SPI_CR2_SSOE_Msk</a></td></tr>
<tr class="separator:gae94612b95395eff626f5f3d7d28352dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa192ac1c1066c8867a6fec7de630d222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa192ac1c1066c8867a6fec7de630d222">SPI_CR2_FRF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa192ac1c1066c8867a6fec7de630d222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47060f3941e2410bd9bc3b570f39a3d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47060f3941e2410bd9bc3b570f39a3d1">SPI_CR2_FRF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_FRF_Pos)</td></tr>
<tr class="separator:ga47060f3941e2410bd9bc3b570f39a3d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e3f41fa2150831afaac191046087f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2">SPI_CR2_FRF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47060f3941e2410bd9bc3b570f39a3d1">SPI_CR2_FRF_Msk</a></td></tr>
<tr class="separator:ga09e3f41fa2150831afaac191046087f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga632cdba8557df9c3bbd2561b93f4e0f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga632cdba8557df9c3bbd2561b93f4e0f7">SPI_CR2_ERRIE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga632cdba8557df9c3bbd2561b93f4e0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fb21a03a7b4e7bd38520e2909063c92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92">SPI_CR2_ERRIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_ERRIE_Pos)</td></tr>
<tr class="separator:ga0fb21a03a7b4e7bd38520e2909063c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18705567de7ab52a62e5ef3ba27418b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92">SPI_CR2_ERRIE_Msk</a></td></tr>
<tr class="separator:gaf18705567de7ab52a62e5ef3ba27418b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2e1e16fa6007b96880333d0321c5971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2e1e16fa6007b96880333d0321c5971">SPI_CR2_RXNEIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaf2e1e16fa6007b96880333d0321c5971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad371f3900a415251ab34cd186d9a44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44">SPI_CR2_RXNEIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_RXNEIE_Pos)</td></tr>
<tr class="separator:ga3ad371f3900a415251ab34cd186d9a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44">SPI_CR2_RXNEIE_Msk</a></td></tr>
<tr class="separator:gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e9b00dc195c10d1baefd0687ab9262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01e9b00dc195c10d1baefd0687ab9262">SPI_CR2_TXEIE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga01e9b00dc195c10d1baefd0687ab9262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64d3cd4fd2b7dca5e43332a3e2a36641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641">SPI_CR2_TXEIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_TXEIE_Pos)</td></tr>
<tr class="separator:ga64d3cd4fd2b7dca5e43332a3e2a36641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f683a1252ccaf625cae1a978989b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641">SPI_CR2_TXEIE_Msk</a></td></tr>
<tr class="separator:ga23f683a1252ccaf625cae1a978989b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga306a27b203d1275f848f2767d76c9e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga306a27b203d1275f848f2767d76c9e3b">SPI_SR_RXNE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga306a27b203d1275f848f2767d76c9e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e7198d3d1f577cae637c8295e7691e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e">SPI_SR_RXNE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_SR_RXNE_Pos)</td></tr>
<tr class="separator:ga85e7198d3d1f577cae637c8295e7691e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e14de547aa06864abcd4b0422d8b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e">SPI_SR_RXNE_Msk</a></td></tr>
<tr class="separator:ga40e14de547aa06864abcd4b0422d8b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92e10388eb117c22b63994b491d9ec9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92e10388eb117c22b63994b491d9ec9d">SPI_SR_TXE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga92e10388eb117c22b63994b491d9ec9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee9564d438c48424c767347324a2eb03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03">SPI_SR_TXE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_SR_TXE_Pos)</td></tr>
<tr class="separator:gaee9564d438c48424c767347324a2eb03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03">SPI_SR_TXE_Msk</a></td></tr>
<tr class="separator:ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b742da8b06539f6119d020885a6e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5b742da8b06539f6119d020885a6e0c">SPI_SR_CHSIDE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gae5b742da8b06539f6119d020885a6e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226666adbdbd46974bcc4a05772bbfc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga226666adbdbd46974bcc4a05772bbfc4">SPI_SR_CHSIDE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_SR_CHSIDE_Pos)</td></tr>
<tr class="separator:ga226666adbdbd46974bcc4a05772bbfc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81bd052f0b2e819ddd6bb16c2292a2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de">SPI_SR_CHSIDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga226666adbdbd46974bcc4a05772bbfc4">SPI_SR_CHSIDE_Msk</a></td></tr>
<tr class="separator:ga81bd052f0b2e819ddd6bb16c2292a2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93586e3966e74b1df8dbda75e68b26f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93586e3966e74b1df8dbda75e68b26f0">SPI_SR_UDR_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga93586e3966e74b1df8dbda75e68b26f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ceaae6d492b8b844ff2b83e3251d28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ceaae6d492b8b844ff2b83e3251d28e">SPI_SR_UDR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_SR_UDR_Pos)</td></tr>
<tr class="separator:ga1ceaae6d492b8b844ff2b83e3251d28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d3292e963499c0e9a36869909229e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">SPI_SR_UDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ceaae6d492b8b844ff2b83e3251d28e">SPI_SR_UDR_Msk</a></td></tr>
<tr class="separator:ga13d3292e963499c0e9a36869909229e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga411b6a4aa85d06e425050130f82db35c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga411b6a4aa85d06e425050130f82db35c">SPI_SR_CRCERR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga411b6a4aa85d06e425050130f82db35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4f508924f9e531136bf0d4fadb68d48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48">SPI_SR_CRCERR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_SR_CRCERR_Pos)</td></tr>
<tr class="separator:gad4f508924f9e531136bf0d4fadb68d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e543fa9584fd636032a3ee735f750b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48">SPI_SR_CRCERR_Msk</a></td></tr>
<tr class="separator:ga69e543fa9584fd636032a3ee735f750b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb7ef73b03bbd542c54fc4e9c9124e73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb7ef73b03bbd542c54fc4e9c9124e73">SPI_SR_MODF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gafb7ef73b03bbd542c54fc4e9c9124e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db9b07f317546b9f724067956b07e9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c">SPI_SR_MODF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_SR_MODF_Pos)</td></tr>
<tr class="separator:ga3db9b07f317546b9f724067956b07e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa043349833dc7b8138969c64f63adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c">SPI_SR_MODF_Msk</a></td></tr>
<tr class="separator:gabaa043349833dc7b8138969c64f63adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6137ac3afbbc8b50c7a998368d2cb9be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6137ac3afbbc8b50c7a998368d2cb9be">SPI_SR_OVR_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga6137ac3afbbc8b50c7a998368d2cb9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73daf0783ad13468420bbf4d05e150dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd">SPI_SR_OVR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_SR_OVR_Pos)</td></tr>
<tr class="separator:ga73daf0783ad13468420bbf4d05e150dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d902302c5eb81ce4a57029de281232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd">SPI_SR_OVR_Msk</a></td></tr>
<tr class="separator:gaa8d902302c5eb81ce4a57029de281232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8313629719f8dc81536dd8faa824e6c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8313629719f8dc81536dd8faa824e6c8">SPI_SR_BSY_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga8313629719f8dc81536dd8faa824e6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcecff7ba1632cf4035a83dd588c4421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421">SPI_SR_BSY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_SR_BSY_Pos)</td></tr>
<tr class="separator:gafcecff7ba1632cf4035a83dd588c4421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3498df67729ae048dc5f315ef7c16bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421">SPI_SR_BSY_Msk</a></td></tr>
<tr class="separator:gaa3498df67729ae048dc5f315ef7c16bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0e70677f5775a55044111eb83e1ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb0e70677f5775a55044111eb83e1ba6">SPI_SR_FRE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gafb0e70677f5775a55044111eb83e1ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd7e467f149f7b4f7c6eb2deb8be5338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338">SPI_SR_FRE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_SR_FRE_Pos)</td></tr>
<tr class="separator:gabd7e467f149f7b4f7c6eb2deb8be5338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace2c7cac9431231663af42e6f5aabce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6">SPI_SR_FRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338">SPI_SR_FRE_Msk</a></td></tr>
<tr class="separator:gace2c7cac9431231663af42e6f5aabce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b57ca6bca45cfdaed4a26fefc0da85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b57ca6bca45cfdaed4a26fefc0da85f">SPI_DR_DR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5b57ca6bca45cfdaed4a26fefc0da85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf50021b52352481a497f21c72c33e966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966">SPI_DR_DR_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; SPI_DR_DR_Pos)</td></tr>
<tr class="separator:gaf50021b52352481a497f21c72c33e966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4da7d7f05a28d1aaa52ec557e55e1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad">SPI_DR_DR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966">SPI_DR_DR_Msk</a></td></tr>
<tr class="separator:gaa4da7d7f05a28d1aaa52ec557e55e1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0244eb48f4c5158b03dd4b26cc0d2eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0244eb48f4c5158b03dd4b26cc0d2eac">SPI_CRCPR_CRCPOLY_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0244eb48f4c5158b03dd4b26cc0d2eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c234978a817dee4fc561201b3ef056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056">SPI_CRCPR_CRCPOLY_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; SPI_CRCPR_CRCPOLY_Pos)</td></tr>
<tr class="separator:ga67c234978a817dee4fc561201b3ef056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae968658ab837800723eafcc21af10247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247">SPI_CRCPR_CRCPOLY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056">SPI_CRCPR_CRCPOLY_Msk</a></td></tr>
<tr class="separator:gae968658ab837800723eafcc21af10247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b80d92a2b51c4c61d5a646ac2b36129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b80d92a2b51c4c61d5a646ac2b36129">SPI_RXCRCR_RXCRC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2b80d92a2b51c4c61d5a646ac2b36129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3318f05b5d1bebf96434ae4bc88e46da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da">SPI_RXCRCR_RXCRC_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; SPI_RXCRCR_RXCRC_Pos)</td></tr>
<tr class="separator:ga3318f05b5d1bebf96434ae4bc88e46da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a01a578c2c7bb4e587a8f1610843181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181">SPI_RXCRCR_RXCRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da">SPI_RXCRCR_RXCRC_Msk</a></td></tr>
<tr class="separator:ga3a01a578c2c7bb4e587a8f1610843181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0e6e24778c36e45838350d052916d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0e6e24778c36e45838350d052916d1">SPI_TXCRCR_TXCRC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0a0e6e24778c36e45838350d052916d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca1f646ca0bb6ae44744956b39b0702d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d">SPI_TXCRCR_TXCRC_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; SPI_TXCRCR_TXCRC_Pos)</td></tr>
<tr class="separator:gaca1f646ca0bb6ae44744956b39b0702d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c69dc721e89e40056999b64572dff09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09">SPI_TXCRCR_TXCRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d">SPI_TXCRCR_TXCRC_Msk</a></td></tr>
<tr class="separator:ga1c69dc721e89e40056999b64572dff09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea301a1a44423c53d2d388a9c7677bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea301a1a44423c53d2d388a9c7677bd">SPI_I2SCFGR_CHLEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7ea301a1a44423c53d2d388a9c7677bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a842b52587ad0e434153bf9df2ecc50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a842b52587ad0e434153bf9df2ecc50">SPI_I2SCFGR_CHLEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_I2SCFGR_CHLEN_Pos)</td></tr>
<tr class="separator:ga7a842b52587ad0e434153bf9df2ecc50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c362b3d703698a7891f032f6b29056f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f">SPI_I2SCFGR_CHLEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a842b52587ad0e434153bf9df2ecc50">SPI_I2SCFGR_CHLEN_Msk</a></td></tr>
<tr class="separator:ga9c362b3d703698a7891f032f6b29056f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a60bd1db55a2dfcf20a834e9ad05a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a60bd1db55a2dfcf20a834e9ad05a66">SPI_I2SCFGR_DATLEN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga5a60bd1db55a2dfcf20a834e9ad05a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbffb30650c0d4c84232813213271169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbffb30650c0d4c84232813213271169">SPI_I2SCFGR_DATLEN_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)</td></tr>
<tr class="separator:gabbffb30650c0d4c84232813213271169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc12f9d2003ab169a3f68e9d809f84ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae">SPI_I2SCFGR_DATLEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbffb30650c0d4c84232813213271169">SPI_I2SCFGR_DATLEN_Msk</a></td></tr>
<tr class="separator:gacc12f9d2003ab169a3f68e9d809f84ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20ad624085d2e533eea3662cb03d8fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa">SPI_I2SCFGR_DATLEN_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)</td></tr>
<tr class="separator:gaa20ad624085d2e533eea3662cb03d8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6e940d195fa1633cb1b23414f00412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412">SPI_I2SCFGR_DATLEN_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)</td></tr>
<tr class="separator:gadf6e940d195fa1633cb1b23414f00412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf83ceaefcb4190b2fb5ae09f659d8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf83ceaefcb4190b2fb5ae09f659d8d">SPI_I2SCFGR_CKPOL_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga2bf83ceaefcb4190b2fb5ae09f659d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b3b7c3f4fc9a499410bff94553534f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b3b7c3f4fc9a499410bff94553534f5">SPI_I2SCFGR_CKPOL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_I2SCFGR_CKPOL_Pos)</td></tr>
<tr class="separator:ga7b3b7c3f4fc9a499410bff94553534f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c5be1f1c8b4689643e04cd5034e7f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f">SPI_I2SCFGR_CKPOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b3b7c3f4fc9a499410bff94553534f5">SPI_I2SCFGR_CKPOL_Msk</a></td></tr>
<tr class="separator:ga5c5be1f1c8b4689643e04cd5034e7f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d794bb7f4327025db354ad26bf83986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d794bb7f4327025db354ad26bf83986">SPI_I2SCFGR_I2SSTD_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga8d794bb7f4327025db354ad26bf83986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff08fac3bb90bd73b0bdadddb6a1411a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff08fac3bb90bd73b0bdadddb6a1411a">SPI_I2SCFGR_I2SSTD_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)</td></tr>
<tr class="separator:gaff08fac3bb90bd73b0bdadddb6a1411a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a822a80be3a51524b42491248f8031f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f">SPI_I2SCFGR_I2SSTD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff08fac3bb90bd73b0bdadddb6a1411a">SPI_I2SCFGR_I2SSTD_Msk</a></td></tr>
<tr class="separator:ga7a822a80be3a51524b42491248f8031f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeba0a45703463dfe05334364bdacbe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8">SPI_I2SCFGR_I2SSTD_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)</td></tr>
<tr class="separator:gafeba0a45703463dfe05334364bdacbe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0142a3667f59bce9bae80d31e88a124a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a">SPI_I2SCFGR_I2SSTD_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)</td></tr>
<tr class="separator:ga0142a3667f59bce9bae80d31e88a124a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf486d8ce50abc465f372b6fcc7a0704d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf486d8ce50abc465f372b6fcc7a0704d">SPI_I2SCFGR_PCMSYNC_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaf486d8ce50abc465f372b6fcc7a0704d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeecf52a47dc8d82d6e3d3951c51f4dc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeecf52a47dc8d82d6e3d3951c51f4dc1">SPI_I2SCFGR_PCMSYNC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_I2SCFGR_PCMSYNC_Pos)</td></tr>
<tr class="separator:gaeecf52a47dc8d82d6e3d3951c51f4dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a29efc32a31f903e89b7ddcd20857b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b">SPI_I2SCFGR_PCMSYNC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeecf52a47dc8d82d6e3d3951c51f4dc1">SPI_I2SCFGR_PCMSYNC_Msk</a></td></tr>
<tr class="separator:ga66a29efc32a31f903e89b7ddcd20857b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c7f5184bc8db838c594b07965e81619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7f5184bc8db838c594b07965e81619">SPI_I2SCFGR_I2SCFG_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga7c7f5184bc8db838c594b07965e81619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ca3fbea0bb2c306c0d7f4bcaee8b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3ca3fbea0bb2c306c0d7f4bcaee8b0d">SPI_I2SCFGR_I2SCFG_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)</td></tr>
<tr class="separator:gac3ca3fbea0bb2c306c0d7f4bcaee8b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf09fd11f6f97000266b30b015bf2cb68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68">SPI_I2SCFGR_I2SCFG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3ca3fbea0bb2c306c0d7f4bcaee8b0d">SPI_I2SCFGR_I2SCFG_Msk</a></td></tr>
<tr class="separator:gaf09fd11f6f97000266b30b015bf2cb68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421c94680ee8a2583419e2b0c89e995e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e">SPI_I2SCFGR_I2SCFG_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)</td></tr>
<tr class="separator:ga421c94680ee8a2583419e2b0c89e995e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c398b9e79fcc61a497f9d7dd910352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352">SPI_I2SCFGR_I2SCFG_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)</td></tr>
<tr class="separator:ga80c398b9e79fcc61a497f9d7dd910352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga967de848b594a623b10019d912266ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga967de848b594a623b10019d912266ed3">SPI_I2SCFGR_I2SE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga967de848b594a623b10019d912266ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafefdd032e0fcf3d4d73f5bf167f74c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafefdd032e0fcf3d4d73f5bf167f74c6b">SPI_I2SCFGR_I2SE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_I2SCFGR_I2SE_Pos)</td></tr>
<tr class="separator:gafefdd032e0fcf3d4d73f5bf167f74c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d76c7552c91bbd5cbac70d9c56ebb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">SPI_I2SCFGR_I2SE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafefdd032e0fcf3d4d73f5bf167f74c6b">SPI_I2SCFGR_I2SE_Msk</a></td></tr>
<tr class="separator:ga30d76c7552c91bbd5cbac70d9c56ebb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443830d47e0ebc5e0141dad4a7d43978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga443830d47e0ebc5e0141dad4a7d43978">SPI_I2SCFGR_I2SMOD_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga443830d47e0ebc5e0141dad4a7d43978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67cab1dd9189de25a0aec2cce90479a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa67cab1dd9189de25a0aec2cce90479a">SPI_I2SCFGR_I2SMOD_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_I2SCFGR_I2SMOD_Pos)</td></tr>
<tr class="separator:gaa67cab1dd9189de25a0aec2cce90479a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99763414b3c2f11fcfecb1f93eb6701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa67cab1dd9189de25a0aec2cce90479a">SPI_I2SCFGR_I2SMOD_Msk</a></td></tr>
<tr class="separator:gae99763414b3c2f11fcfecb1f93eb6701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab840a9d53e7de5f0de74d20d5e11e0fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab840a9d53e7de5f0de74d20d5e11e0fa">SPI_I2SPR_I2SDIV_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab840a9d53e7de5f0de74d20d5e11e0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae53c9d1c862f377fb76fb253324ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ae53c9d1c862f377fb76fb253324ac4">SPI_I2SPR_I2SDIV_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; SPI_I2SPR_I2SDIV_Pos)</td></tr>
<tr class="separator:ga1ae53c9d1c862f377fb76fb253324ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga406ce88b2580a421f5b28bdbeb303543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543">SPI_I2SPR_I2SDIV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ae53c9d1c862f377fb76fb253324ac4">SPI_I2SPR_I2SDIV_Msk</a></td></tr>
<tr class="separator:ga406ce88b2580a421f5b28bdbeb303543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfb7274ed8833e66663a995ca074c1d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfb7274ed8833e66663a995ca074c1d9">SPI_I2SPR_ODD_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gabfb7274ed8833e66663a995ca074c1d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8892fa60c17ea6a9a645671d4d6ffdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8892fa60c17ea6a9a645671d4d6ffdc">SPI_I2SPR_ODD_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_I2SPR_ODD_Pos)</td></tr>
<tr class="separator:gad8892fa60c17ea6a9a645671d4d6ffdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d6d4136a5ae12f9bd5940324282355a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a">SPI_I2SPR_ODD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8892fa60c17ea6a9a645671d4d6ffdc">SPI_I2SPR_ODD_Msk</a></td></tr>
<tr class="separator:ga3d6d4136a5ae12f9bd5940324282355a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1219b3f0097930dd635f434a019d38c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1219b3f0097930dd635f434a019d38c6">SPI_I2SPR_MCKOE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga1219b3f0097930dd635f434a019d38c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa466ff1b4340cc07fd6362f7bfb173f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa466ff1b4340cc07fd6362f7bfb173f4">SPI_I2SPR_MCKOE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_I2SPR_MCKOE_Pos)</td></tr>
<tr class="separator:gaa466ff1b4340cc07fd6362f7bfb173f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25669c3686c0c577d2d371ac09200ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0">SPI_I2SPR_MCKOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa466ff1b4340cc07fd6362f7bfb173f4">SPI_I2SPR_MCKOE_Msk</a></td></tr>
<tr class="separator:ga25669c3686c0c577d2d371ac09200ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20a445ef41a942b3ec617cfce8297931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20a445ef41a942b3ec617cfce8297931">SYSCFG_MEMRMP_MEM_MODE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga20a445ef41a942b3ec617cfce8297931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1309dcedba4fee11e085cdfaf974cc3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1309dcedba4fee11e085cdfaf974cc3d">SYSCFG_MEMRMP_MEM_MODE_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos)</td></tr>
<tr class="separator:ga1309dcedba4fee11e085cdfaf974cc3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c05039ec67573c00da29f58b914f258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c05039ec67573c00da29f58b914f258">SYSCFG_MEMRMP_MEM_MODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1309dcedba4fee11e085cdfaf974cc3d">SYSCFG_MEMRMP_MEM_MODE_Msk</a></td></tr>
<tr class="separator:ga3c05039ec67573c00da29f58b914f258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d5f406535f94faea2e7f924d50201b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d5f406535f94faea2e7f924d50201b">SYSCFG_MEMRMP_MEM_MODE_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos)</td></tr>
<tr class="separator:ga30d5f406535f94faea2e7f924d50201b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5d76e8b4d801b35c31ef352b33407be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5d76e8b4d801b35c31ef352b33407be">SYSCFG_MEMRMP_MEM_MODE_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos)</td></tr>
<tr class="separator:gab5d76e8b4d801b35c31ef352b33407be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ad5bfeb0e7a2d14881cf7387aede4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75ad5bfeb0e7a2d14881cf7387aede4a">SYSCFG_MEMRMP_BOOT_MODE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga75ad5bfeb0e7a2d14881cf7387aede4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f58de6616645ffb257308a81db67e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f58de6616645ffb257308a81db67e12">SYSCFG_MEMRMP_BOOT_MODE_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; SYSCFG_MEMRMP_BOOT_MODE_Pos)</td></tr>
<tr class="separator:ga8f58de6616645ffb257308a81db67e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d77b745bf303f4f353c7029591102b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38d77b745bf303f4f353c7029591102b">SYSCFG_MEMRMP_BOOT_MODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f58de6616645ffb257308a81db67e12">SYSCFG_MEMRMP_BOOT_MODE_Msk</a></td></tr>
<tr class="separator:ga38d77b745bf303f4f353c7029591102b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3aac746e615c3eb9681d6561ca8b1d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3aac746e615c3eb9681d6561ca8b1d2">SYSCFG_MEMRMP_BOOT_MODE_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_MEMRMP_BOOT_MODE_Pos)</td></tr>
<tr class="separator:gab3aac746e615c3eb9681d6561ca8b1d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa10e1a3a5f7c6fd4a6f53c3c9b38945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa10e1a3a5f7c6fd4a6f53c3c9b38945">SYSCFG_MEMRMP_BOOT_MODE_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; SYSCFG_MEMRMP_BOOT_MODE_Pos)</td></tr>
<tr class="separator:gafa10e1a3a5f7c6fd4a6f53c3c9b38945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6bfb1f37dd69f4ca69ab8e75a4169f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6bfb1f37dd69f4ca69ab8e75a4169f6">SYSCFG_PMC_USB_PU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa6bfb1f37dd69f4ca69ab8e75a4169f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga078f09c6dde4ca527471e64eff9f0759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga078f09c6dde4ca527471e64eff9f0759">SYSCFG_PMC_USB_PU_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_PMC_USB_PU_Pos)</td></tr>
<tr class="separator:ga078f09c6dde4ca527471e64eff9f0759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeacd458ca5466228f2f21c66253a9f5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeacd458ca5466228f2f21c66253a9f5e">SYSCFG_PMC_USB_PU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga078f09c6dde4ca527471e64eff9f0759">SYSCFG_PMC_USB_PU_Msk</a></td></tr>
<tr class="separator:gaeacd458ca5466228f2f21c66253a9f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19e99ff70d6babdbebdb1ff04c39c251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19e99ff70d6babdbebdb1ff04c39c251">SYSCFG_PMC_LCD_CAPA_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga19e99ff70d6babdbebdb1ff04c39c251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaddd8554f54991bcab155a1f04d086c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaddd8554f54991bcab155a1f04d086c7">SYSCFG_PMC_LCD_CAPA_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; SYSCFG_PMC_LCD_CAPA_Pos)</td></tr>
<tr class="separator:gaaddd8554f54991bcab155a1f04d086c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eb99908abb0838a4465b3d9d7e16fae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4eb99908abb0838a4465b3d9d7e16fae">SYSCFG_PMC_LCD_CAPA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaddd8554f54991bcab155a1f04d086c7">SYSCFG_PMC_LCD_CAPA_Msk</a></td></tr>
<tr class="separator:ga4eb99908abb0838a4465b3d9d7e16fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae60d2283504fb344923e212f8aeecc65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae60d2283504fb344923e212f8aeecc65">SYSCFG_PMC_LCD_CAPA_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; SYSCFG_PMC_LCD_CAPA_Pos)</td></tr>
<tr class="separator:gae60d2283504fb344923e212f8aeecc65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc5f9d65efe8f3735e708d8a5a36964d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc5f9d65efe8f3735e708d8a5a36964d">SYSCFG_PMC_LCD_CAPA_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; SYSCFG_PMC_LCD_CAPA_Pos)</td></tr>
<tr class="separator:gacc5f9d65efe8f3735e708d8a5a36964d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035186ce23470c1b8f3a8eef84e96906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga035186ce23470c1b8f3a8eef84e96906">SYSCFG_PMC_LCD_CAPA_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; SYSCFG_PMC_LCD_CAPA_Pos)</td></tr>
<tr class="separator:ga035186ce23470c1b8f3a8eef84e96906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e4e126e451878c2a3285d8fd5bea55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61e4e126e451878c2a3285d8fd5bea55">SYSCFG_PMC_LCD_CAPA_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; SYSCFG_PMC_LCD_CAPA_Pos)</td></tr>
<tr class="separator:ga61e4e126e451878c2a3285d8fd5bea55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a2273950415c30e6008800c10bacde3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a2273950415c30e6008800c10bacde3">SYSCFG_PMC_LCD_CAPA_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; SYSCFG_PMC_LCD_CAPA_Pos)</td></tr>
<tr class="separator:ga4a2273950415c30e6008800c10bacde3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40db3f75cc81dcb1b6b8c18194d07a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae40db3f75cc81dcb1b6b8c18194d07a8">SYSCFG_EXTICR1_EXTI0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae40db3f75cc81dcb1b6b8c18194d07a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2b219e4d77fac522233905dc0d8de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2b219e4d77fac522233905dc0d8de8">SYSCFG_EXTICR1_EXTI0_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI0_Pos)</td></tr>
<tr class="separator:ga7c2b219e4d77fac522233905dc0d8de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b70d07448c3037234bc2abb8e3d884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884">SYSCFG_EXTICR1_EXTI0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2b219e4d77fac522233905dc0d8de8">SYSCFG_EXTICR1_EXTI0_Msk</a></td></tr>
<tr class="separator:ga75b70d07448c3037234bc2abb8e3d884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e187825ececb74bc0dc9bb16a22e8af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e187825ececb74bc0dc9bb16a22e8af">SYSCFG_EXTICR1_EXTI1_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1e187825ececb74bc0dc9bb16a22e8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac033e65cf79968349e0fa5e52ebf4ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac033e65cf79968349e0fa5e52ebf4ccd">SYSCFG_EXTICR1_EXTI1_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI1_Pos)</td></tr>
<tr class="separator:gac033e65cf79968349e0fa5e52ebf4ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc84838c77f799cb7e57d6e97c6c16d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d">SYSCFG_EXTICR1_EXTI1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac033e65cf79968349e0fa5e52ebf4ccd">SYSCFG_EXTICR1_EXTI1_Msk</a></td></tr>
<tr class="separator:ga7fc84838c77f799cb7e57d6e97c6c16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga283584ecd69e2dfd310b2b09d1028457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga283584ecd69e2dfd310b2b09d1028457">SYSCFG_EXTICR1_EXTI2_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga283584ecd69e2dfd310b2b09d1028457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1383ce11441c048c62e317e78eff0545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1383ce11441c048c62e317e78eff0545">SYSCFG_EXTICR1_EXTI2_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI2_Pos)</td></tr>
<tr class="separator:ga1383ce11441c048c62e317e78eff0545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d0a0a6b8223777937d8c9012658d6cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd">SYSCFG_EXTICR1_EXTI2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1383ce11441c048c62e317e78eff0545">SYSCFG_EXTICR1_EXTI2_Msk</a></td></tr>
<tr class="separator:ga6d0a0a6b8223777937d8c9012658d6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08a505d92a83c5fc8d5d0c8202119f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08a505d92a83c5fc8d5d0c8202119f61">SYSCFG_EXTICR1_EXTI3_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga08a505d92a83c5fc8d5d0c8202119f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90072fd2defc44f0975836484c9d9bbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90072fd2defc44f0975836484c9d9bbf">SYSCFG_EXTICR1_EXTI3_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI3_Pos)</td></tr>
<tr class="separator:ga90072fd2defc44f0975836484c9d9bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3bf2306f79ebb709da5ecf83e59ded4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3bf2306f79ebb709da5ecf83e59ded4">SYSCFG_EXTICR1_EXTI3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90072fd2defc44f0975836484c9d9bbf">SYSCFG_EXTICR1_EXTI3_Msk</a></td></tr>
<tr class="separator:gac3bf2306f79ebb709da5ecf83e59ded4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6de6aa8e32ae5cd07fd69e42e7226bd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1">SYSCFG_EXTICR1_EXTI0_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga6de6aa8e32ae5cd07fd69e42e7226bd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI0 configuration <br />
<br />
  <a href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1">More...</a><br /></td></tr>
<tr class="separator:ga6de6aa8e32ae5cd07fd69e42e7226bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf43c9ef6b61e39655cbe969967c79a69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69">SYSCFG_EXTICR1_EXTI0_PB</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gaf43c9ef6b61e39655cbe969967c79a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga861a4d7b48ffd93997267baaad12fd51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51">SYSCFG_EXTICR1_EXTI0_PC</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga861a4d7b48ffd93997267baaad12fd51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6439042c8cd14f99fe3813cff47c0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6439042c8cd14f99fe3813cff47c0ee">SYSCFG_EXTICR1_EXTI0_PD</a>&#160;&#160;&#160;(0x00000003U)</td></tr>
<tr class="separator:gaf6439042c8cd14f99fe3813cff47c0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb087e2ded8ac927ee9e1fc0234bfdef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb087e2ded8ac927ee9e1fc0234bfdef">SYSCFG_EXTICR1_EXTI0_PE</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:gacb087e2ded8ac927ee9e1fc0234bfdef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766d0bf3501e207b0baa066cf756688f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga766d0bf3501e207b0baa066cf756688f">SYSCFG_EXTICR1_EXTI0_PH</a>&#160;&#160;&#160;(0x00000005U)</td></tr>
<tr class="separator:ga766d0bf3501e207b0baa066cf756688f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa897f1ac8311e57339eaf7813239eaf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa897f1ac8311e57339eaf7813239eaf4">SYSCFG_EXTICR1_EXTI0_PF</a>&#160;&#160;&#160;(0x00000006U)</td></tr>
<tr class="separator:gaa897f1ac8311e57339eaf7813239eaf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98b2d929e79e5cc2ee7961a75a0ab094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98b2d929e79e5cc2ee7961a75a0ab094">SYSCFG_EXTICR1_EXTI0_PG</a>&#160;&#160;&#160;(0x00000007U)</td></tr>
<tr class="separator:ga98b2d929e79e5cc2ee7961a75a0ab094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b78c30e4ef4fa441582eb3c102865d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d">SYSCFG_EXTICR1_EXTI1_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:gaf4b78c30e4ef4fa441582eb3c102865d"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI1 configuration <br />
<br />
  <a href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d">More...</a><br /></td></tr>
<tr class="separator:gaf4b78c30e4ef4fa441582eb3c102865d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a11fce288d19546c76257483e0dcb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6">SYSCFG_EXTICR1_EXTI1_PB</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga19a11fce288d19546c76257483e0dcb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45a8c814b13fa19f157364dc715c08a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a">SYSCFG_EXTICR1_EXTI1_PC</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:gae45a8c814b13fa19f157364dc715c08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93cb136eaf357affc4a28a8d423cabbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93cb136eaf357affc4a28a8d423cabbb">SYSCFG_EXTICR1_EXTI1_PD</a>&#160;&#160;&#160;(0x00000030U)</td></tr>
<tr class="separator:ga93cb136eaf357affc4a28a8d423cabbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5c3d1e914af78112179a13e9c736d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5c3d1e914af78112179a13e9c736d6">SYSCFG_EXTICR1_EXTI1_PE</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:ga8f5c3d1e914af78112179a13e9c736d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ac69d7f391e837d8e8adce27704d87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ac69d7f391e837d8e8adce27704d87d">SYSCFG_EXTICR1_EXTI1_PH</a>&#160;&#160;&#160;(0x00000050U)</td></tr>
<tr class="separator:ga0ac69d7f391e837d8e8adce27704d87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ea410456aa31dfe6ec4889de62428b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43ea410456aa31dfe6ec4889de62428b">SYSCFG_EXTICR1_EXTI1_PF</a>&#160;&#160;&#160;(0x00000060U)</td></tr>
<tr class="separator:ga43ea410456aa31dfe6ec4889de62428b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9118efcafa89eeada012ff5ab98387d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9118efcafa89eeada012ff5ab98387d">SYSCFG_EXTICR1_EXTI1_PG</a>&#160;&#160;&#160;(0x00000070U)</td></tr>
<tr class="separator:gaf9118efcafa89eeada012ff5ab98387d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4096f472e87e021f4d4c94457ddaf5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1">SYSCFG_EXTICR1_EXTI2_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga4096f472e87e021f4d4c94457ddaf5f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI2 configuration <br />
<br />
  <a href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1">More...</a><br /></td></tr>
<tr class="separator:ga4096f472e87e021f4d4c94457ddaf5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd240d61fd8a9666621f0dee07a08e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5">SYSCFG_EXTICR1_EXTI2_PB</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga8cd240d61fd8a9666621f0dee07a08e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03ce7faaf56aa9efcc74af65619e275e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e">SYSCFG_EXTICR1_EXTI2_PC</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:ga03ce7faaf56aa9efcc74af65619e275e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc35fcdcc89b487fab2901e1f5a7f41b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b">SYSCFG_EXTICR1_EXTI2_PD</a>&#160;&#160;&#160;(0x00000300U)</td></tr>
<tr class="separator:gafc35fcdcc89b487fab2901e1f5a7f41b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3f2b7465d81745f7a772e7689a29618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3f2b7465d81745f7a772e7689a29618">SYSCFG_EXTICR1_EXTI2_PE</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:gac3f2b7465d81745f7a772e7689a29618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5ffab92c39cbfc695ce57a4e6177e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada5ffab92c39cbfc695ce57a4e6177e5">SYSCFG_EXTICR1_EXTI2_PH</a>&#160;&#160;&#160;(0x00000500U)</td></tr>
<tr class="separator:gada5ffab92c39cbfc695ce57a4e6177e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab538769f1da056b3f57fb984adeef252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab538769f1da056b3f57fb984adeef252">SYSCFG_EXTICR1_EXTI2_PF</a>&#160;&#160;&#160;(0x00000600U)</td></tr>
<tr class="separator:gab538769f1da056b3f57fb984adeef252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe4f5fa56e98b42b64e894f7a9216e05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe4f5fa56e98b42b64e894f7a9216e05">SYSCFG_EXTICR1_EXTI2_PG</a>&#160;&#160;&#160;(0x00000700U)</td></tr>
<tr class="separator:gabe4f5fa56e98b42b64e894f7a9216e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ed24773c389f4477944c2c43d106c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0">SYSCFG_EXTICR1_EXTI3_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga45ed24773c389f4477944c2c43d106c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI3 configuration <br />
<br />
  <a href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0">More...</a><br /></td></tr>
<tr class="separator:ga45ed24773c389f4477944c2c43d106c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652183838bb096717551bf8a1917c257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257">SYSCFG_EXTICR1_EXTI3_PB</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:ga652183838bb096717551bf8a1917c257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb1809e5b8a9ebc4b1cbc8967d985929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929">SYSCFG_EXTICR1_EXTI3_PC</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:gacb1809e5b8a9ebc4b1cbc8967d985929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga205440ffa174509d57c2b6a1814f8202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga205440ffa174509d57c2b6a1814f8202">SYSCFG_EXTICR1_EXTI3_PD</a>&#160;&#160;&#160;(0x00003000U)</td></tr>
<tr class="separator:ga205440ffa174509d57c2b6a1814f8202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2b33beb6294fd7a257f0f3a36e0dcda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2b33beb6294fd7a257f0f3a36e0dcda">SYSCFG_EXTICR1_EXTI3_PE</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:gab2b33beb6294fd7a257f0f3a36e0dcda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40240ee616b6e06ecd8dabe9d8e56e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40240ee616b6e06ecd8dabe9d8e56e71">SYSCFG_EXTICR1_EXTI3_PF</a>&#160;&#160;&#160;(0x00003000U)</td></tr>
<tr class="separator:ga40240ee616b6e06ecd8dabe9d8e56e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa73420dbafb7f20f16c350a12b0a0f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa73420dbafb7f20f16c350a12b0a0f5">SYSCFG_EXTICR1_EXTI3_PG</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:gaaa73420dbafb7f20f16c350a12b0a0f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d0b453a61771de5591f5eb58ccb174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2d0b453a61771de5591f5eb58ccb174">SYSCFG_EXTICR2_EXTI4_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae2d0b453a61771de5591f5eb58ccb174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf05f6030b07cf7ca730a2ea8325e7640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf05f6030b07cf7ca730a2ea8325e7640">SYSCFG_EXTICR2_EXTI4_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI4_Pos)</td></tr>
<tr class="separator:gaf05f6030b07cf7ca730a2ea8325e7640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2a57b4872977812e60d521268190e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e">SYSCFG_EXTICR2_EXTI4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf05f6030b07cf7ca730a2ea8325e7640">SYSCFG_EXTICR2_EXTI4_Msk</a></td></tr>
<tr class="separator:gad2a57b4872977812e60d521268190e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade15c38da4f70df1a360337abac37314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade15c38da4f70df1a360337abac37314">SYSCFG_EXTICR2_EXTI5_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gade15c38da4f70df1a360337abac37314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47b595915b1cd571357a04f31c79656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47b595915b1cd571357a04f31c79656">SYSCFG_EXTICR2_EXTI5_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI5_Pos)</td></tr>
<tr class="separator:gaa47b595915b1cd571357a04f31c79656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6682a1b97b04c5c33085ffd2827ccd17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17">SYSCFG_EXTICR2_EXTI5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa47b595915b1cd571357a04f31c79656">SYSCFG_EXTICR2_EXTI5_Msk</a></td></tr>
<tr class="separator:ga6682a1b97b04c5c33085ffd2827ccd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab355e39e166c83c356999c3da7fd7893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab355e39e166c83c356999c3da7fd7893">SYSCFG_EXTICR2_EXTI6_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gab355e39e166c83c356999c3da7fd7893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadbcd9e40a5da23a133cd3479d326c66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadbcd9e40a5da23a133cd3479d326c66">SYSCFG_EXTICR2_EXTI6_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI6_Pos)</td></tr>
<tr class="separator:gaadbcd9e40a5da23a133cd3479d326c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c50caf6019fd7d5038d77e61f57ad7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b">SYSCFG_EXTICR2_EXTI6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaadbcd9e40a5da23a133cd3479d326c66">SYSCFG_EXTICR2_EXTI6_Msk</a></td></tr>
<tr class="separator:ga6c50caf6019fd7d5038d77e61f57ad7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa503d2cda916e0b9d0f621317c3f1601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa503d2cda916e0b9d0f621317c3f1601">SYSCFG_EXTICR2_EXTI7_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa503d2cda916e0b9d0f621317c3f1601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97160d2262cb4ab1ae9098809391f52e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97160d2262cb4ab1ae9098809391f52e">SYSCFG_EXTICR2_EXTI7_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI7_Pos)</td></tr>
<tr class="separator:ga97160d2262cb4ab1ae9098809391f52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga638ea3bb014752813d064d37b3388950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga638ea3bb014752813d064d37b3388950">SYSCFG_EXTICR2_EXTI7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97160d2262cb4ab1ae9098809391f52e">SYSCFG_EXTICR2_EXTI7_Msk</a></td></tr>
<tr class="separator:ga638ea3bb014752813d064d37b3388950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51147f1747daf48dbcfad03285ae8889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889">SYSCFG_EXTICR2_EXTI4_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga51147f1747daf48dbcfad03285ae8889"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI4 configuration <br />
<br />
  <a href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889">More...</a><br /></td></tr>
<tr class="separator:ga51147f1747daf48dbcfad03285ae8889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga917aeb0df688d6b34785085fc85d9e47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47">SYSCFG_EXTICR2_EXTI4_PB</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga917aeb0df688d6b34785085fc85d9e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ac312beeb19d3bb34a552546477613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613">SYSCFG_EXTICR2_EXTI4_PC</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga14ac312beeb19d3bb34a552546477613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec62164e18d1b525e8272169b1efe642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec62164e18d1b525e8272169b1efe642">SYSCFG_EXTICR2_EXTI4_PD</a>&#160;&#160;&#160;(0x00000003U)</td></tr>
<tr class="separator:gaec62164e18d1b525e8272169b1efe642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d2292b6a856a8a71d82f595b580b9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1d2292b6a856a8a71d82f595b580b9b">SYSCFG_EXTICR2_EXTI4_PE</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:gac1d2292b6a856a8a71d82f595b580b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0adc3c72bddc65977e3ef56df74ed40e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0adc3c72bddc65977e3ef56df74ed40e">SYSCFG_EXTICR2_EXTI4_PF</a>&#160;&#160;&#160;(0x00000006U)</td></tr>
<tr class="separator:ga0adc3c72bddc65977e3ef56df74ed40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5aad8ed8589e28677332ea0b200617b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5aad8ed8589e28677332ea0b200617b">SYSCFG_EXTICR2_EXTI4_PG</a>&#160;&#160;&#160;(0x00000007U)</td></tr>
<tr class="separator:gad5aad8ed8589e28677332ea0b200617b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb9581c515a4bdf1ed88fe96d8c24794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794">SYSCFG_EXTICR2_EXTI5_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:gafb9581c515a4bdf1ed88fe96d8c24794"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI5 configuration <br />
<br />
  <a href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794">More...</a><br /></td></tr>
<tr class="separator:gafb9581c515a4bdf1ed88fe96d8c24794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a3f610234dfa13f56e72c76a12be74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74">SYSCFG_EXTICR2_EXTI5_PB</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga90a3f610234dfa13f56e72c76a12be74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b6bdc1b4bfeda0d4034dc67f1a6046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046">SYSCFG_EXTICR2_EXTI5_PC</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga33b6bdc1b4bfeda0d4034dc67f1a6046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eea392f1530c7cb794a63d04e268a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea392f1530c7cb794a63d04e268a70">SYSCFG_EXTICR2_EXTI5_PD</a>&#160;&#160;&#160;(0x00000030U)</td></tr>
<tr class="separator:ga0eea392f1530c7cb794a63d04e268a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a4e6644d0144bfb0f913cf20eaf2f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e6644d0144bfb0f913cf20eaf2f8e">SYSCFG_EXTICR2_EXTI5_PE</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:ga8a4e6644d0144bfb0f913cf20eaf2f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga740e27c5bead2c914a134ac4ed4d05b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga740e27c5bead2c914a134ac4ed4d05b3">SYSCFG_EXTICR2_EXTI5_PF</a>&#160;&#160;&#160;(0x00000060U)</td></tr>
<tr class="separator:ga740e27c5bead2c914a134ac4ed4d05b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d78839e577ab90090abcdcff88e18c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d78839e577ab90090abcdcff88e18c8">SYSCFG_EXTICR2_EXTI5_PG</a>&#160;&#160;&#160;(0x00000070U)</td></tr>
<tr class="separator:ga7d78839e577ab90090abcdcff88e18c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e87c78fb6dfde7c8b7f81fe3b65aae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9">SYSCFG_EXTICR2_EXTI6_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga3e87c78fb6dfde7c8b7f81fe3b65aae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI6 configuration <br />
<br />
  <a href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9">More...</a><br /></td></tr>
<tr class="separator:ga3e87c78fb6dfde7c8b7f81fe3b65aae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6528de8e4ca8741e86ae254e1d6b2a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70">SYSCFG_EXTICR2_EXTI6_PB</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga6528de8e4ca8741e86ae254e1d6b2a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d8745705d5eb84c70a8554f61d59ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac">SYSCFG_EXTICR2_EXTI6_PC</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:ga53d8745705d5eb84c70a8554f61d59ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26c97cdece451441e49120e754020cdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26c97cdece451441e49120e754020cdc">SYSCFG_EXTICR2_EXTI6_PD</a>&#160;&#160;&#160;(0x00000300U)</td></tr>
<tr class="separator:ga26c97cdece451441e49120e754020cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga804218f2dd83c72e672143ec4f283ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga804218f2dd83c72e672143ec4f283ad3">SYSCFG_EXTICR2_EXTI6_PE</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:ga804218f2dd83c72e672143ec4f283ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d36de53e52c8a4c7991513fec326df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d36de53e52c8a4c7991513fec326df6">SYSCFG_EXTICR2_EXTI6_PF</a>&#160;&#160;&#160;(0x00000600U)</td></tr>
<tr class="separator:ga0d36de53e52c8a4c7991513fec326df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga278997204184bfe7c951c1da327e6fb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga278997204184bfe7c951c1da327e6fb5">SYSCFG_EXTICR2_EXTI6_PG</a>&#160;&#160;&#160;(0x00000700U)</td></tr>
<tr class="separator:ga278997204184bfe7c951c1da327e6fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1bfd3af524288b6ce54d7f9aef410a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a">SYSCFG_EXTICR2_EXTI7_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga2f1bfd3af524288b6ce54d7f9aef410a"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI7 configuration <br />
<br />
  <a href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a">More...</a><br /></td></tr>
<tr class="separator:ga2f1bfd3af524288b6ce54d7f9aef410a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab18d324986b18858f901febbcc2a57b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7">SYSCFG_EXTICR2_EXTI7_PB</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:gab18d324986b18858f901febbcc2a57b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9f53618d9cf13af2b2ecf191da8595a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a">SYSCFG_EXTICR2_EXTI7_PC</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:gae9f53618d9cf13af2b2ecf191da8595a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38aa3b76227bb8e9d8cedc31c023f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae38aa3b76227bb8e9d8cedc31c023f63">SYSCFG_EXTICR2_EXTI7_PD</a>&#160;&#160;&#160;(0x00003000U)</td></tr>
<tr class="separator:gae38aa3b76227bb8e9d8cedc31c023f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d097c1b5cbb62dc86327604907dcd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90d097c1b5cbb62dc86327604907dcd4">SYSCFG_EXTICR2_EXTI7_PE</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:ga90d097c1b5cbb62dc86327604907dcd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2c3a661be3569fffe11515e37de1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2c3a661be3569fffe11515e37de1e4">SYSCFG_EXTICR2_EXTI7_PF</a>&#160;&#160;&#160;(0x00006000U)</td></tr>
<tr class="separator:gaaf2c3a661be3569fffe11515e37de1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga987bc0488e57b14b0a98e4952df2b539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga987bc0488e57b14b0a98e4952df2b539">SYSCFG_EXTICR2_EXTI7_PG</a>&#160;&#160;&#160;(0x00007000U)</td></tr>
<tr class="separator:ga987bc0488e57b14b0a98e4952df2b539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e1169e4f50e721a7c6b9d9c2b722035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e1169e4f50e721a7c6b9d9c2b722035">SYSCFG_EXTICR3_EXTI8_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0e1169e4f50e721a7c6b9d9c2b722035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab693b7e686ba5646959113dd6b408673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab693b7e686ba5646959113dd6b408673">SYSCFG_EXTICR3_EXTI8_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI8_Pos)</td></tr>
<tr class="separator:gab693b7e686ba5646959113dd6b408673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a656b18cc728e38acb72cf8d7e7935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935">SYSCFG_EXTICR3_EXTI8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab693b7e686ba5646959113dd6b408673">SYSCFG_EXTICR3_EXTI8_Msk</a></td></tr>
<tr class="separator:gaf2a656b18cc728e38acb72cf8d7e7935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6d994a483df2e705db0343cb88fb53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f6d994a483df2e705db0343cb88fb53">SYSCFG_EXTICR3_EXTI9_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga6f6d994a483df2e705db0343cb88fb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ea1b3c5cb074a305ad06709a7023689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ea1b3c5cb074a305ad06709a7023689">SYSCFG_EXTICR3_EXTI9_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI9_Pos)</td></tr>
<tr class="separator:ga8ea1b3c5cb074a305ad06709a7023689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga002462e4c233adc6dd502de726994575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575">SYSCFG_EXTICR3_EXTI9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ea1b3c5cb074a305ad06709a7023689">SYSCFG_EXTICR3_EXTI9_Msk</a></td></tr>
<tr class="separator:ga002462e4c233adc6dd502de726994575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d6efb981e6435ae15643e438196ffba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d6efb981e6435ae15643e438196ffba">SYSCFG_EXTICR3_EXTI10_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga8d6efb981e6435ae15643e438196ffba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1803c2719fb53533547496e02c8b07d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1803c2719fb53533547496e02c8b07d4">SYSCFG_EXTICR3_EXTI10_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI10_Pos)</td></tr>
<tr class="separator:ga1803c2719fb53533547496e02c8b07d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc06b17c3b3d393b749bf9924a43a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80">SYSCFG_EXTICR3_EXTI10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1803c2719fb53533547496e02c8b07d4">SYSCFG_EXTICR3_EXTI10_Msk</a></td></tr>
<tr class="separator:ga8fc06b17c3b3d393b749bf9924a43a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b9c2241040cf831bbb18391cda402c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29b9c2241040cf831bbb18391cda402c">SYSCFG_EXTICR3_EXTI11_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga29b9c2241040cf831bbb18391cda402c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c7d37c95e30bf30ac80d455bfa9a842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c7d37c95e30bf30ac80d455bfa9a842">SYSCFG_EXTICR3_EXTI11_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI11_Pos)</td></tr>
<tr class="separator:ga4c7d37c95e30bf30ac80d455bfa9a842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa66cc9a579696c8f5c41f5f138ee1e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67">SYSCFG_EXTICR3_EXTI11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c7d37c95e30bf30ac80d455bfa9a842">SYSCFG_EXTICR3_EXTI11_Msk</a></td></tr>
<tr class="separator:gaa66cc9a579696c8f5c41f5f138ee1e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c6843a871f1a06ca25c0de50048b10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10">SYSCFG_EXTICR3_EXTI8_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:gae1c6843a871f1a06ca25c0de50048b10"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI8 configuration <br />
<br />
  <a href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10">More...</a><br /></td></tr>
<tr class="separator:gae1c6843a871f1a06ca25c0de50048b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4818dc7bffc8dfc2acc48995a62e66c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5">SYSCFG_EXTICR3_EXTI8_PB</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga4818dc7bffc8dfc2acc48995a62e66c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba0d34ff57632d7753981404cef548e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2">SYSCFG_EXTICR3_EXTI8_PC</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gaba0d34ff57632d7753981404cef548e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa15260ba354dee354f0a71e7913009c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa15260ba354dee354f0a71e7913009c3">SYSCFG_EXTICR3_EXTI8_PD</a>&#160;&#160;&#160;(0x00000003U)</td></tr>
<tr class="separator:gaa15260ba354dee354f0a71e7913009c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga185287204b8cead31d3760f65c5ca19d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga185287204b8cead31d3760f65c5ca19d">SYSCFG_EXTICR3_EXTI8_PE</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:ga185287204b8cead31d3760f65c5ca19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425e41001af4b205b8fbfba723572a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga425e41001af4b205b8fbfba723572a81">SYSCFG_EXTICR3_EXTI8_PF</a>&#160;&#160;&#160;(0x00000006U)</td></tr>
<tr class="separator:ga425e41001af4b205b8fbfba723572a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ecc7a12103b805da045093eb626614d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ecc7a12103b805da045093eb626614d">SYSCFG_EXTICR3_EXTI8_PG</a>&#160;&#160;&#160;(0x00000007U)</td></tr>
<tr class="separator:ga2ecc7a12103b805da045093eb626614d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93e284e59c4ff887b2e79851ac0a81c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4">SYSCFG_EXTICR3_EXTI9_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga93e284e59c4ff887b2e79851ac0a81c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI9 configuration <br />
<br />
  <a href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4">More...</a><br /></td></tr>
<tr class="separator:ga93e284e59c4ff887b2e79851ac0a81c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9271cbc1ed09774a5fef4b379cab260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260">SYSCFG_EXTICR3_EXTI9_PB</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:gaa9271cbc1ed09774a5fef4b379cab260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc355176941881870c620c0837cab48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48">SYSCFG_EXTICR3_EXTI9_PC</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga1cc355176941881870c620c0837cab48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75af3c7a94cfc78361c94b054f9fe064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75af3c7a94cfc78361c94b054f9fe064">SYSCFG_EXTICR3_EXTI9_PD</a>&#160;&#160;&#160;(0x00000030U)</td></tr>
<tr class="separator:ga75af3c7a94cfc78361c94b054f9fe064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce176ef4b389251dadb98d9f59f8fe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafce176ef4b389251dadb98d9f59f8fe6">SYSCFG_EXTICR3_EXTI9_PE</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:gafce176ef4b389251dadb98d9f59f8fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76ef2422b4d021d0cc038cb6325ed311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76ef2422b4d021d0cc038cb6325ed311">SYSCFG_EXTICR3_EXTI9_PF</a>&#160;&#160;&#160;(0x00000060U)</td></tr>
<tr class="separator:ga76ef2422b4d021d0cc038cb6325ed311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b37bf746ccfe0750aebd28cfa52a0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1b37bf746ccfe0750aebd28cfa52a0c">SYSCFG_EXTICR3_EXTI9_PG</a>&#160;&#160;&#160;(0x00000070U)</td></tr>
<tr class="separator:gae1b37bf746ccfe0750aebd28cfa52a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25acdbb9e916c440c41a060d861130ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee">SYSCFG_EXTICR3_EXTI10_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga25acdbb9e916c440c41a060d861130ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI10 configuration <br />
<br />
  <a href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee">More...</a><br /></td></tr>
<tr class="separator:ga25acdbb9e916c440c41a060d861130ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d9aec4349bf38a4a9753b267b7de7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e">SYSCFG_EXTICR3_EXTI10_PB</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:gab8d9aec4349bf38a4a9753b267b7de7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62d2b81d49e30ab4fe96572be5da8484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484">SYSCFG_EXTICR3_EXTI10_PC</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:ga62d2b81d49e30ab4fe96572be5da8484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3553c540cd836d465824939c2e3b79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab3553c540cd836d465824939c2e3b79">SYSCFG_EXTICR3_EXTI10_PD</a>&#160;&#160;&#160;(0x00000300U)</td></tr>
<tr class="separator:gaab3553c540cd836d465824939c2e3b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde568ef1c8f4bfaf18954e8ee0716a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabde568ef1c8f4bfaf18954e8ee0716a9">SYSCFG_EXTICR3_EXTI10_PE</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:gabde568ef1c8f4bfaf18954e8ee0716a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09ed841a11367cda67c7a416ed6d9b99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09ed841a11367cda67c7a416ed6d9b99">SYSCFG_EXTICR3_EXTI10_PF</a>&#160;&#160;&#160;(0x00000600U)</td></tr>
<tr class="separator:ga09ed841a11367cda67c7a416ed6d9b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dff840a6986b440e7633a3671ce57cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6dff840a6986b440e7633a3671ce57cc">SYSCFG_EXTICR3_EXTI10_PG</a>&#160;&#160;&#160;(0x00000700U)</td></tr>
<tr class="separator:ga6dff840a6986b440e7633a3671ce57cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca8a85d4512677eff6ed2aac897a366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366">SYSCFG_EXTICR3_EXTI11_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga0ca8a85d4512677eff6ed2aac897a366"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI11 configuration <br />
<br />
  <a href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366">More...</a><br /></td></tr>
<tr class="separator:ga0ca8a85d4512677eff6ed2aac897a366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb3a8cc6b1763e303986553c0e4e7f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8">SYSCFG_EXTICR3_EXTI11_PB</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:gaedb3a8cc6b1763e303986553c0e4e7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b01c8ba6cb27899a4f5fa494bf2b3f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5">SYSCFG_EXTICR3_EXTI11_PC</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:ga0b01c8ba6cb27899a4f5fa494bf2b3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a69d636cda0352da0982c54f582787d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a69d636cda0352da0982c54f582787d">SYSCFG_EXTICR3_EXTI11_PD</a>&#160;&#160;&#160;(0x00003000U)</td></tr>
<tr class="separator:ga6a69d636cda0352da0982c54f582787d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44affe06868a0490f8d0cbbba51ff412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44affe06868a0490f8d0cbbba51ff412">SYSCFG_EXTICR3_EXTI11_PE</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:ga44affe06868a0490f8d0cbbba51ff412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66fb050835077047b576b3a510700d64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66fb050835077047b576b3a510700d64">SYSCFG_EXTICR3_EXTI11_PF</a>&#160;&#160;&#160;(0x00006000U)</td></tr>
<tr class="separator:ga66fb050835077047b576b3a510700d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7b66390eeb4a8d50ebb7e87e2f281b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7b66390eeb4a8d50ebb7e87e2f281b3">SYSCFG_EXTICR3_EXTI11_PG</a>&#160;&#160;&#160;(0x00007000U)</td></tr>
<tr class="separator:gaf7b66390eeb4a8d50ebb7e87e2f281b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81bcb273eca8dad24924a1402c31411e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81bcb273eca8dad24924a1402c31411e">SYSCFG_EXTICR4_EXTI12_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga81bcb273eca8dad24924a1402c31411e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcd55b42c6aa84cdd8c36d7df16fcf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabcd55b42c6aa84cdd8c36d7df16fcf5">SYSCFG_EXTICR4_EXTI12_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI12_Pos)</td></tr>
<tr class="separator:gaabcd55b42c6aa84cdd8c36d7df16fcf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d4b31f4a75d935b6a52afe6a16463d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1">SYSCFG_EXTICR4_EXTI12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabcd55b42c6aa84cdd8c36d7df16fcf5">SYSCFG_EXTICR4_EXTI12_Msk</a></td></tr>
<tr class="separator:ga9d4b31f4a75d935b6a52afe6a16463d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09cc7a3ec956c6849e56f0deb4bf94cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09cc7a3ec956c6849e56f0deb4bf94cc">SYSCFG_EXTICR4_EXTI13_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga09cc7a3ec956c6849e56f0deb4bf94cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaf1614a726586aeefae87ca1d803656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafaf1614a726586aeefae87ca1d803656">SYSCFG_EXTICR4_EXTI13_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI13_Pos)</td></tr>
<tr class="separator:gafaf1614a726586aeefae87ca1d803656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f04cda5bfe876431d5ad864302d7fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1">SYSCFG_EXTICR4_EXTI13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafaf1614a726586aeefae87ca1d803656">SYSCFG_EXTICR4_EXTI13_Msk</a></td></tr>
<tr class="separator:ga7f04cda5bfe876431d5ad864302d7fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga525a67279d0e7f222fd770de959a96d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga525a67279d0e7f222fd770de959a96d5">SYSCFG_EXTICR4_EXTI14_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga525a67279d0e7f222fd770de959a96d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95bb6740c8bc08eb716e3ef71841e81a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95bb6740c8bc08eb716e3ef71841e81a">SYSCFG_EXTICR4_EXTI14_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI14_Pos)</td></tr>
<tr class="separator:ga95bb6740c8bc08eb716e3ef71841e81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde06df3ec6e357374820a5a615991aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa">SYSCFG_EXTICR4_EXTI14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95bb6740c8bc08eb716e3ef71841e81a">SYSCFG_EXTICR4_EXTI14_Msk</a></td></tr>
<tr class="separator:gabde06df3ec6e357374820a5a615991aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2d829ebf74fc207970f57a960bd8b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d829ebf74fc207970f57a960bd8b4a">SYSCFG_EXTICR4_EXTI15_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa2d829ebf74fc207970f57a960bd8b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a">SYSCFG_EXTICR4_EXTI15_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI15_Pos)</td></tr>
<tr class="separator:ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd325c27cff1ae3de773d5e205a33f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd325c27cff1ae3de773d5e205a33f4e">SYSCFG_EXTICR4_EXTI15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a">SYSCFG_EXTICR4_EXTI15_Msk</a></td></tr>
<tr class="separator:gabd325c27cff1ae3de773d5e205a33f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ceaa63866465faa8145ce0c5d9a44d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0">SYSCFG_EXTICR4_EXTI12_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga3ceaa63866465faa8145ce0c5d9a44d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI12 configuration <br />
<br />
  <a href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0">More...</a><br /></td></tr>
<tr class="separator:ga3ceaa63866465faa8145ce0c5d9a44d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8b00a462533a83c75c588340a2fa710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710">SYSCFG_EXTICR4_EXTI12_PB</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gad8b00a462533a83c75c588340a2fa710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d27668b1fa6b1accde06aa144faa970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970">SYSCFG_EXTICR4_EXTI12_PC</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga4d27668b1fa6b1accde06aa144faa970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa46ddd43a361d82abcb3cb7779ac74ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa46ddd43a361d82abcb3cb7779ac74ff">SYSCFG_EXTICR4_EXTI12_PD</a>&#160;&#160;&#160;(0x00000003U)</td></tr>
<tr class="separator:gaa46ddd43a361d82abcb3cb7779ac74ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102ee111e27fd67228c169836dd0849e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga102ee111e27fd67228c169836dd0849e">SYSCFG_EXTICR4_EXTI12_PE</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:ga102ee111e27fd67228c169836dd0849e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9785209e7e13fcf9c4f82d57bae0837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9785209e7e13fcf9c4f82d57bae0837">SYSCFG_EXTICR4_EXTI12_PF</a>&#160;&#160;&#160;(0x00000006U)</td></tr>
<tr class="separator:gad9785209e7e13fcf9c4f82d57bae0837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c78af5f130089bec32d6f782288765c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c78af5f130089bec32d6f782288765c">SYSCFG_EXTICR4_EXTI12_PG</a>&#160;&#160;&#160;(0x00000007U)</td></tr>
<tr class="separator:ga5c78af5f130089bec32d6f782288765c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0514aaa894c9be44ba47c1346756f90b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b">SYSCFG_EXTICR4_EXTI13_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga0514aaa894c9be44ba47c1346756f90b"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI13 configuration <br />
<br />
  <a href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b">More...</a><br /></td></tr>
<tr class="separator:ga0514aaa894c9be44ba47c1346756f90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e6776e3ebfecc9e78c5aec77c48eff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff">SYSCFG_EXTICR4_EXTI13_PB</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga34e6776e3ebfecc9e78c5aec77c48eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c7833d4e3c6b7f3878f62a200a6ab14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14">SYSCFG_EXTICR4_EXTI13_PC</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga1c7833d4e3c6b7f3878f62a200a6ab14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed530f628b3c37281f7a583af1cdb3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabed530f628b3c37281f7a583af1cdb3c">SYSCFG_EXTICR4_EXTI13_PD</a>&#160;&#160;&#160;(0x00000030U)</td></tr>
<tr class="separator:gabed530f628b3c37281f7a583af1cdb3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dc5424bf39509a989464a81ec0714da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dc5424bf39509a989464a81ec0714da">SYSCFG_EXTICR4_EXTI13_PE</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:ga7dc5424bf39509a989464a81ec0714da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf4c995587d7bae6436e6793b8214627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf4c995587d7bae6436e6793b8214627">SYSCFG_EXTICR4_EXTI13_PF</a>&#160;&#160;&#160;(0x00000060U)</td></tr>
<tr class="separator:gaaf4c995587d7bae6436e6793b8214627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dedb6adbf49c40e5a15ad2afc471155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dedb6adbf49c40e5a15ad2afc471155">SYSCFG_EXTICR4_EXTI13_PG</a>&#160;&#160;&#160;(0x00000070U)</td></tr>
<tr class="separator:ga4dedb6adbf49c40e5a15ad2afc471155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad140a68e3e4e0406a182a504679ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9">SYSCFG_EXTICR4_EXTI14_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga7ad140a68e3e4e0406a182a504679ea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI14 configuration <br />
<br />
  <a href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9">More...</a><br /></td></tr>
<tr class="separator:ga7ad140a68e3e4e0406a182a504679ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5c1b8a0f2b4f79bd868bbb2b4eff617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617">SYSCFG_EXTICR4_EXTI14_PB</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:gae5c1b8a0f2b4f79bd868bbb2b4eff617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca668cdd447acb1740566f46de5eb19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19">SYSCFG_EXTICR4_EXTI14_PC</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:ga8ca668cdd447acb1740566f46de5eb19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f20b2bfa9dc8b57a987c127c6dfa6fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe">SYSCFG_EXTICR4_EXTI14_PD</a>&#160;&#160;&#160;(0x00000300U)</td></tr>
<tr class="separator:ga2f20b2bfa9dc8b57a987c127c6dfa6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c13c49f6d93865ba05361cd86fddabf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c13c49f6d93865ba05361cd86fddabf">SYSCFG_EXTICR4_EXTI14_PE</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:ga4c13c49f6d93865ba05361cd86fddabf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9df1ee6f60db93301acaa9220a591da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9df1ee6f60db93301acaa9220a591da9">SYSCFG_EXTICR4_EXTI14_PF</a>&#160;&#160;&#160;(0x00000600U)</td></tr>
<tr class="separator:ga9df1ee6f60db93301acaa9220a591da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8ae4d091bb2c7148188ef430734020a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8ae4d091bb2c7148188ef430734020a">SYSCFG_EXTICR4_EXTI14_PG</a>&#160;&#160;&#160;(0x00000700U)</td></tr>
<tr class="separator:gae8ae4d091bb2c7148188ef430734020a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f28920677dd99f9132ed28f7b1d5e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2">SYSCFG_EXTICR4_EXTI15_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:gae2f28920677dd99f9132ed28f7b1d5e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI15 configuration <br />
<br />
  <a href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2">More...</a><br /></td></tr>
<tr class="separator:gae2f28920677dd99f9132ed28f7b1d5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412f44d6a8f8f60420d7e7f8b5635e09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09">SYSCFG_EXTICR4_EXTI15_PB</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:ga412f44d6a8f8f60420d7e7f8b5635e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49778592caef3a176ee82c9b83e25148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148">SYSCFG_EXTICR4_EXTI15_PC</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:ga49778592caef3a176ee82c9b83e25148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23e07d92a68cf7f8c3e58b479638885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac23e07d92a68cf7f8c3e58b479638885">SYSCFG_EXTICR4_EXTI15_PD</a>&#160;&#160;&#160;(0x00003000U)</td></tr>
<tr class="separator:gac23e07d92a68cf7f8c3e58b479638885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefd64bc0ea005d03068f2e9b8f425944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefd64bc0ea005d03068f2e9b8f425944">SYSCFG_EXTICR4_EXTI15_PE</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:gaefd64bc0ea005d03068f2e9b8f425944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e88d51ebabe9f70e5b7c2ad60899d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e88d51ebabe9f70e5b7c2ad60899d54">SYSCFG_EXTICR4_EXTI15_PF</a>&#160;&#160;&#160;(0x00006000U)</td></tr>
<tr class="separator:ga5e88d51ebabe9f70e5b7c2ad60899d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d341c45e98ccbd82bf7003bfa56e6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51d341c45e98ccbd82bf7003bfa56e6b">SYSCFG_EXTICR4_EXTI15_PG</a>&#160;&#160;&#160;(0x00007000U)</td></tr>
<tr class="separator:ga51d341c45e98ccbd82bf7003bfa56e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bb5497b7349eb0a5b77036d09aa0abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bb5497b7349eb0a5b77036d09aa0abd">RI_ICR_IC1OS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9bb5497b7349eb0a5b77036d09aa0abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d5029115c867d6826bc193b6dbf83a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d5029115c867d6826bc193b6dbf83a2">RI_ICR_IC1OS_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RI_ICR_IC1OS_Pos)</td></tr>
<tr class="separator:ga9d5029115c867d6826bc193b6dbf83a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82042ca9f5ac9631c5604b196f49fd15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82042ca9f5ac9631c5604b196f49fd15">RI_ICR_IC1OS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d5029115c867d6826bc193b6dbf83a2">RI_ICR_IC1OS_Msk</a></td></tr>
<tr class="separator:ga82042ca9f5ac9631c5604b196f49fd15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeed98c6d5c015746c0431d5b57a364ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeed98c6d5c015746c0431d5b57a364ac">RI_ICR_IC1OS_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RI_ICR_IC1OS_Pos)</td></tr>
<tr class="separator:gaeed98c6d5c015746c0431d5b57a364ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11c1b2ed3bedf36788e416f5a51ccd50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11c1b2ed3bedf36788e416f5a51ccd50">RI_ICR_IC1OS_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RI_ICR_IC1OS_Pos)</td></tr>
<tr class="separator:ga11c1b2ed3bedf36788e416f5a51ccd50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga369c33a587f7914c9888b8e149ef1431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga369c33a587f7914c9888b8e149ef1431">RI_ICR_IC1OS_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RI_ICR_IC1OS_Pos)</td></tr>
<tr class="separator:ga369c33a587f7914c9888b8e149ef1431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8ace54cb315c61e8c429c0977f7764c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8ace54cb315c61e8c429c0977f7764c">RI_ICR_IC1OS_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RI_ICR_IC1OS_Pos)</td></tr>
<tr class="separator:gac8ace54cb315c61e8c429c0977f7764c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga332da754b5b643bb1f9563496dd5b15f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga332da754b5b643bb1f9563496dd5b15f">RI_ICR_IC2OS_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga332da754b5b643bb1f9563496dd5b15f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad79ed8f037c1ccc61b63ae629909177c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad79ed8f037c1ccc61b63ae629909177c">RI_ICR_IC2OS_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RI_ICR_IC2OS_Pos)</td></tr>
<tr class="separator:gad79ed8f037c1ccc61b63ae629909177c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e7ec26bc4302268965fe9638273795e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7ec26bc4302268965fe9638273795e">RI_ICR_IC2OS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad79ed8f037c1ccc61b63ae629909177c">RI_ICR_IC2OS_Msk</a></td></tr>
<tr class="separator:ga5e7ec26bc4302268965fe9638273795e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6091e0fb49ec5133ca35b8c3aa82cab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6091e0fb49ec5133ca35b8c3aa82cab0">RI_ICR_IC2OS_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RI_ICR_IC2OS_Pos)</td></tr>
<tr class="separator:ga6091e0fb49ec5133ca35b8c3aa82cab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a293ec66a0bdd389000cb253265137c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a293ec66a0bdd389000cb253265137c">RI_ICR_IC2OS_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RI_ICR_IC2OS_Pos)</td></tr>
<tr class="separator:ga1a293ec66a0bdd389000cb253265137c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2020c19e6a61a790abd460b3a2ae6930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2020c19e6a61a790abd460b3a2ae6930">RI_ICR_IC2OS_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RI_ICR_IC2OS_Pos)</td></tr>
<tr class="separator:ga2020c19e6a61a790abd460b3a2ae6930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284a1885966602a1b6de5e0d0eb14d58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga284a1885966602a1b6de5e0d0eb14d58">RI_ICR_IC2OS_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RI_ICR_IC2OS_Pos)</td></tr>
<tr class="separator:ga284a1885966602a1b6de5e0d0eb14d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a0fd8eeb293415f11681bbb8f997d67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a0fd8eeb293415f11681bbb8f997d67">RI_ICR_IC3OS_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5a0fd8eeb293415f11681bbb8f997d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae78b5c0e41323074cd70e064c3536dc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae78b5c0e41323074cd70e064c3536dc3">RI_ICR_IC3OS_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RI_ICR_IC3OS_Pos)</td></tr>
<tr class="separator:gae78b5c0e41323074cd70e064c3536dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga159dd777613ed45b869a73b81c6664ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga159dd777613ed45b869a73b81c6664ab">RI_ICR_IC3OS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae78b5c0e41323074cd70e064c3536dc3">RI_ICR_IC3OS_Msk</a></td></tr>
<tr class="separator:ga159dd777613ed45b869a73b81c6664ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bee41882fe645aaff89a04c5f629a58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bee41882fe645aaff89a04c5f629a58">RI_ICR_IC3OS_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RI_ICR_IC3OS_Pos)</td></tr>
<tr class="separator:ga2bee41882fe645aaff89a04c5f629a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fdb92c32a2d6361b628f52bb2fad1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fdb92c32a2d6361b628f52bb2fad1e4">RI_ICR_IC3OS_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RI_ICR_IC3OS_Pos)</td></tr>
<tr class="separator:ga3fdb92c32a2d6361b628f52bb2fad1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930f8d70a890228a4880ff732718ee0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga930f8d70a890228a4880ff732718ee0d">RI_ICR_IC3OS_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RI_ICR_IC3OS_Pos)</td></tr>
<tr class="separator:ga930f8d70a890228a4880ff732718ee0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa37f0c23f4a85cc9bf9d33d31737e2db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa37f0c23f4a85cc9bf9d33d31737e2db">RI_ICR_IC3OS_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RI_ICR_IC3OS_Pos)</td></tr>
<tr class="separator:gaa37f0c23f4a85cc9bf9d33d31737e2db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb4888f374cd28d913dd39d9da059011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb4888f374cd28d913dd39d9da059011">RI_ICR_IC4OS_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gafb4888f374cd28d913dd39d9da059011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1efe8d002d6107d3193e9c8fb47382df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1efe8d002d6107d3193e9c8fb47382df">RI_ICR_IC4OS_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RI_ICR_IC4OS_Pos)</td></tr>
<tr class="separator:ga1efe8d002d6107d3193e9c8fb47382df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec669de80b39e432d6d890085c9a6e2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec669de80b39e432d6d890085c9a6e2e">RI_ICR_IC4OS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1efe8d002d6107d3193e9c8fb47382df">RI_ICR_IC4OS_Msk</a></td></tr>
<tr class="separator:gaec669de80b39e432d6d890085c9a6e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb15a536c2bea14b81e69c48ef46d8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb15a536c2bea14b81e69c48ef46d8b2">RI_ICR_IC4OS_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RI_ICR_IC4OS_Pos)</td></tr>
<tr class="separator:gadb15a536c2bea14b81e69c48ef46d8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48665500bd79320b1f6cfb20d7045bf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48665500bd79320b1f6cfb20d7045bf8">RI_ICR_IC4OS_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RI_ICR_IC4OS_Pos)</td></tr>
<tr class="separator:ga48665500bd79320b1f6cfb20d7045bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad25c5ef7b3fa871c2b6d5fff1da3f963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad25c5ef7b3fa871c2b6d5fff1da3f963">RI_ICR_IC4OS_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RI_ICR_IC4OS_Pos)</td></tr>
<tr class="separator:gad25c5ef7b3fa871c2b6d5fff1da3f963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50622973479f139f76933f927f8bd8b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50622973479f139f76933f927f8bd8b4">RI_ICR_IC4OS_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RI_ICR_IC4OS_Pos)</td></tr>
<tr class="separator:ga50622973479f139f76933f927f8bd8b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd274fb94b5e76c6932869d86d9a6df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bd274fb94b5e76c6932869d86d9a6df">RI_ICR_TIM_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga4bd274fb94b5e76c6932869d86d9a6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabca6e1faa2248fb790caef3c335cf292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabca6e1faa2248fb790caef3c335cf292">RI_ICR_TIM_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RI_ICR_TIM_Pos)</td></tr>
<tr class="separator:gabca6e1faa2248fb790caef3c335cf292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b2db345cf0c0710bb1ef69148383eaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b2db345cf0c0710bb1ef69148383eaa">RI_ICR_TIM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabca6e1faa2248fb790caef3c335cf292">RI_ICR_TIM_Msk</a></td></tr>
<tr class="separator:ga0b2db345cf0c0710bb1ef69148383eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad850473c75d4ba29f970cc12688e7aca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad850473c75d4ba29f970cc12688e7aca">RI_ICR_TIM_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RI_ICR_TIM_Pos)</td></tr>
<tr class="separator:gad850473c75d4ba29f970cc12688e7aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bfcc48a0dc738636cfaab24db053e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bfcc48a0dc738636cfaab24db053e74">RI_ICR_TIM_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RI_ICR_TIM_Pos)</td></tr>
<tr class="separator:ga2bfcc48a0dc738636cfaab24db053e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf1b68f70682d5867a5ad8c72261ea3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cf1b68f70682d5867a5ad8c72261ea3">RI_ICR_IC1_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga4cf1b68f70682d5867a5ad8c72261ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83858842081743cb28cb4c659a4bfcfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83858842081743cb28cb4c659a4bfcfa">RI_ICR_IC1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RI_ICR_IC1_Pos)</td></tr>
<tr class="separator:ga83858842081743cb28cb4c659a4bfcfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga991a7aa3c0986605cb45831b5f16d02e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga991a7aa3c0986605cb45831b5f16d02e">RI_ICR_IC1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83858842081743cb28cb4c659a4bfcfa">RI_ICR_IC1_Msk</a></td></tr>
<tr class="separator:ga991a7aa3c0986605cb45831b5f16d02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae30304b70341ceedcc1bfc157c69c29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae30304b70341ceedcc1bfc157c69c29d">RI_ICR_IC2_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gae30304b70341ceedcc1bfc157c69c29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ebb291d8bf9de12884389ad2590be6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00ebb291d8bf9de12884389ad2590be6">RI_ICR_IC2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RI_ICR_IC2_Pos)</td></tr>
<tr class="separator:ga00ebb291d8bf9de12884389ad2590be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5430845f1a57feef529bae0704c56968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5430845f1a57feef529bae0704c56968">RI_ICR_IC2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00ebb291d8bf9de12884389ad2590be6">RI_ICR_IC2_Msk</a></td></tr>
<tr class="separator:ga5430845f1a57feef529bae0704c56968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac111bc80e474dbb89a930990ff2056f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac111bc80e474dbb89a930990ff2056f7">RI_ICR_IC3_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gac111bc80e474dbb89a930990ff2056f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga651ec74a5afbc7c48177c21de4e79d29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga651ec74a5afbc7c48177c21de4e79d29">RI_ICR_IC3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RI_ICR_IC3_Pos)</td></tr>
<tr class="separator:ga651ec74a5afbc7c48177c21de4e79d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a8c41438b820e6909a8a44311d2d2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02a8c41438b820e6909a8a44311d2d2e">RI_ICR_IC3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga651ec74a5afbc7c48177c21de4e79d29">RI_ICR_IC3_Msk</a></td></tr>
<tr class="separator:ga02a8c41438b820e6909a8a44311d2d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8375b11922a95bed5296e5ef41d8a43c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8375b11922a95bed5296e5ef41d8a43c">RI_ICR_IC4_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga8375b11922a95bed5296e5ef41d8a43c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34fd1e43af7050d513092e3f63a3b429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34fd1e43af7050d513092e3f63a3b429">RI_ICR_IC4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RI_ICR_IC4_Pos)</td></tr>
<tr class="separator:ga34fd1e43af7050d513092e3f63a3b429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaf8eea8686232d8e0e04d3c07526883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaf8eea8686232d8e0e04d3c07526883">RI_ICR_IC4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34fd1e43af7050d513092e3f63a3b429">RI_ICR_IC4_Msk</a></td></tr>
<tr class="separator:gacaf8eea8686232d8e0e04d3c07526883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d734ca03fac9e1fd02c69e0272f250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4d734ca03fac9e1fd02c69e0272f250">RI_ASCR1_CH_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa4d734ca03fac9e1fd02c69e0272f250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdee3b1a3db0ac39881e49d84d33fc07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdee3b1a3db0ac39881e49d84d33fc07">RI_ASCR1_CH_Msk</a>&#160;&#160;&#160;(0x7BFDFFFFU &lt;&lt; RI_ASCR1_CH_Pos)</td></tr>
<tr class="separator:gafdee3b1a3db0ac39881e49d84d33fc07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b94fcb22e97f18851a932d73ec4fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05b94fcb22e97f18851a932d73ec4fb6">RI_ASCR1_CH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdee3b1a3db0ac39881e49d84d33fc07">RI_ASCR1_CH_Msk</a></td></tr>
<tr class="separator:ga05b94fcb22e97f18851a932d73ec4fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35c3581ed4de728efae4b8420d61b6cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35c3581ed4de728efae4b8420d61b6cf">RI_ASCR1_CH_0</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga35c3581ed4de728efae4b8420d61b6cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga476a30055082cb6239183609c321ed84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga476a30055082cb6239183609c321ed84">RI_ASCR1_CH_1</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga476a30055082cb6239183609c321ed84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3837d2221490cdbe32aa73ecccb81d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3837d2221490cdbe32aa73ecccb81d6">RI_ASCR1_CH_2</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:gac3837d2221490cdbe32aa73ecccb81d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a1b76b597db291f342168ca86c592a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39a1b76b597db291f342168ca86c592a">RI_ASCR1_CH_3</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:ga39a1b76b597db291f342168ca86c592a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dec0b3bcfe7befb75a43f5573a56659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dec0b3bcfe7befb75a43f5573a56659">RI_ASCR1_CH_4</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga3dec0b3bcfe7befb75a43f5573a56659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aca78076d819d0c1d1a3cbdce680d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2aca78076d819d0c1d1a3cbdce680d16">RI_ASCR1_CH_5</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga2aca78076d819d0c1d1a3cbdce680d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5baabbaf4ba016fe7038e4e1779f56d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5baabbaf4ba016fe7038e4e1779f56d0">RI_ASCR1_CH_6</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:ga5baabbaf4ba016fe7038e4e1779f56d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb20649c9e05d7a925346f863627bba2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb20649c9e05d7a925346f863627bba2">RI_ASCR1_CH_7</a>&#160;&#160;&#160;(0x00000080U)</td></tr>
<tr class="separator:gafb20649c9e05d7a925346f863627bba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d063f26cb508e8f8ecc6e4732410dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91d063f26cb508e8f8ecc6e4732410dc">RI_ASCR1_CH_8</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga91d063f26cb508e8f8ecc6e4732410dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ed38883e815c56c2dfc1af1084fc04d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ed38883e815c56c2dfc1af1084fc04d">RI_ASCR1_CH_9</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:ga0ed38883e815c56c2dfc1af1084fc04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c516346dc0c53359bd91ebce3f5d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3c516346dc0c53359bd91ebce3f5d4d">RI_ASCR1_CH_10</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:gae3c516346dc0c53359bd91ebce3f5d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8db621c8a0d2fce4fbfb50ee99ae4842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8db621c8a0d2fce4fbfb50ee99ae4842">RI_ASCR1_CH_11</a>&#160;&#160;&#160;(0x00000800U)</td></tr>
<tr class="separator:ga8db621c8a0d2fce4fbfb50ee99ae4842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3569a064eebb7148cfc450e89e637d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3569a064eebb7148cfc450e89e637d11">RI_ASCR1_CH_12</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:ga3569a064eebb7148cfc450e89e637d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed83dec747e47af6e8731ba9a386dba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed83dec747e47af6e8731ba9a386dba1">RI_ASCR1_CH_13</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:gaed83dec747e47af6e8731ba9a386dba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd4bd779d14f04ca4f9d72dd772d0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dd4bd779d14f04ca4f9d72dd772d0e9">RI_ASCR1_CH_14</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:ga3dd4bd779d14f04ca4f9d72dd772d0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7171966843026503e0319c89d95dc275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7171966843026503e0319c89d95dc275">RI_ASCR1_CH_15</a>&#160;&#160;&#160;(0x00008000U)</td></tr>
<tr class="separator:ga7171966843026503e0319c89d95dc275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab37b233d88f4434ce1f30c8dce56c2d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab37b233d88f4434ce1f30c8dce56c2d2">RI_ASCR1_CH_31</a>&#160;&#160;&#160;(0x00010000U)</td></tr>
<tr class="separator:gab37b233d88f4434ce1f30c8dce56c2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb195ff1c181b4cfc9586ac7c19a34d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaceb195ff1c181b4cfc9586ac7c19a34d">RI_ASCR1_CH_18</a>&#160;&#160;&#160;(0x00040000U)</td></tr>
<tr class="separator:gaceb195ff1c181b4cfc9586ac7c19a34d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7ca7729b1644b9d9ace22e5815b596e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7ca7729b1644b9d9ace22e5815b596e">RI_ASCR1_CH_19</a>&#160;&#160;&#160;(0x00080000U)</td></tr>
<tr class="separator:gab7ca7729b1644b9d9ace22e5815b596e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a76688e594aebf9ead13d28a4618534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a76688e594aebf9ead13d28a4618534">RI_ASCR1_CH_20</a>&#160;&#160;&#160;(0x00100000U)</td></tr>
<tr class="separator:ga5a76688e594aebf9ead13d28a4618534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5afe98d489b31057e3013293fbb13c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5afe98d489b31057e3013293fbb13c8d">RI_ASCR1_CH_21</a>&#160;&#160;&#160;(0x00200000U)</td></tr>
<tr class="separator:ga5afe98d489b31057e3013293fbb13c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf815cb08076563c90563eec1b746d11a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf815cb08076563c90563eec1b746d11a">RI_ASCR1_CH_22</a>&#160;&#160;&#160;(0x00400000U)</td></tr>
<tr class="separator:gaf815cb08076563c90563eec1b746d11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee58ed0f420ae3f55141b5e540d4c9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ee58ed0f420ae3f55141b5e540d4c9d">RI_ASCR1_CH_23</a>&#160;&#160;&#160;(0x00800000U)</td></tr>
<tr class="separator:ga4ee58ed0f420ae3f55141b5e540d4c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae29aa20ea8efe6e1c21dc438cbd408d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae29aa20ea8efe6e1c21dc438cbd408d8">RI_ASCR1_CH_24</a>&#160;&#160;&#160;(0x01000000U)</td></tr>
<tr class="separator:gae29aa20ea8efe6e1c21dc438cbd408d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf632afea743545719609559260b308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabf632afea743545719609559260b308">RI_ASCR1_CH_25</a>&#160;&#160;&#160;(0x02000000U)</td></tr>
<tr class="separator:gaabf632afea743545719609559260b308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2a09f40fb64bdc1d25906b62a7cbdfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2a09f40fb64bdc1d25906b62a7cbdfa">RI_ASCR1_VCOMP_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gab2a09f40fb64bdc1d25906b62a7cbdfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90601bfaaeded1c76c0a20af165fd0e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90601bfaaeded1c76c0a20af165fd0e2">RI_ASCR1_VCOMP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RI_ASCR1_VCOMP_Pos)</td></tr>
<tr class="separator:ga90601bfaaeded1c76c0a20af165fd0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5638ca72d0a62251410161b71037aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5638ca72d0a62251410161b71037aa7">RI_ASCR1_VCOMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90601bfaaeded1c76c0a20af165fd0e2">RI_ASCR1_VCOMP_Msk</a></td></tr>
<tr class="separator:gae5638ca72d0a62251410161b71037aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dffddd190fb552db214a90c03132d03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dffddd190fb552db214a90c03132d03">RI_ASCR1_CH_27</a>&#160;&#160;&#160;(0x08000000U)</td></tr>
<tr class="separator:ga7dffddd190fb552db214a90c03132d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43c535a50ffe57ece70e3c97138fec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad43c535a50ffe57ece70e3c97138fec7">RI_ASCR1_CH_28</a>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:gad43c535a50ffe57ece70e3c97138fec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaefe723849bf88ffc4871aed375a711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaefe723849bf88ffc4871aed375a711">RI_ASCR1_CH_29</a>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:gaaaefe723849bf88ffc4871aed375a711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5680ce5a4a987095d840a7ac96b6599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5680ce5a4a987095d840a7ac96b6599">RI_ASCR1_CH_30</a>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:gaf5680ce5a4a987095d840a7ac96b6599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63b08470ea430795763d4557a21a67d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa63b08470ea430795763d4557a21a67d">RI_ASCR1_SCM_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gaa63b08470ea430795763d4557a21a67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8af1db2bc7abb42d104de505da0009e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8af1db2bc7abb42d104de505da0009e">RI_ASCR1_SCM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RI_ASCR1_SCM_Pos)</td></tr>
<tr class="separator:gab8af1db2bc7abb42d104de505da0009e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa61a2caf9bf76335404532180c033236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa61a2caf9bf76335404532180c033236">RI_ASCR1_SCM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8af1db2bc7abb42d104de505da0009e">RI_ASCR1_SCM_Msk</a></td></tr>
<tr class="separator:gaa61a2caf9bf76335404532180c033236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga107731f14487352ff843d3c1aedd4640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga107731f14487352ff843d3c1aedd4640">RI_ASCR2_GR10_1</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga107731f14487352ff843d3c1aedd4640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66c71861e9ad11b44150b93505988b51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66c71861e9ad11b44150b93505988b51">RI_ASCR2_GR10_2</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga66c71861e9ad11b44150b93505988b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad915c71a6ca56cb9ed8107a4f3d55a22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad915c71a6ca56cb9ed8107a4f3d55a22">RI_ASCR2_GR10_3</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:gad915c71a6ca56cb9ed8107a4f3d55a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d08e89c26c8fd3948f4b1ffc821fb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77d08e89c26c8fd3948f4b1ffc821fb3">RI_ASCR2_GR10_4</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:ga77d08e89c26c8fd3948f4b1ffc821fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2951abc3639c26f415a3b2b3f3a8b50b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2951abc3639c26f415a3b2b3f3a8b50b">RI_ASCR2_GR6_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga2951abc3639c26f415a3b2b3f3a8b50b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70508e1904c9cc1d2c116763f8e5485f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70508e1904c9cc1d2c116763f8e5485f">RI_ASCR2_GR6_Msk</a>&#160;&#160;&#160;(0x1800003U &lt;&lt; RI_ASCR2_GR6_Pos)</td></tr>
<tr class="separator:ga70508e1904c9cc1d2c116763f8e5485f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff641ad3cd48e38dac34246d361383b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff641ad3cd48e38dac34246d361383b4">RI_ASCR2_GR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70508e1904c9cc1d2c116763f8e5485f">RI_ASCR2_GR6_Msk</a></td></tr>
<tr class="separator:gaff641ad3cd48e38dac34246d361383b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a0445518cab86238c19ec70b1a7f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68a0445518cab86238c19ec70b1a7f82">RI_ASCR2_GR6_1</a>&#160;&#160;&#160;(0x0000001U &lt;&lt; RI_ASCR2_GR6_Pos)</td></tr>
<tr class="separator:ga68a0445518cab86238c19ec70b1a7f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180b56b3ecc2deff88f2428b402b5631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga180b56b3ecc2deff88f2428b402b5631">RI_ASCR2_GR6_2</a>&#160;&#160;&#160;(0x0000002U &lt;&lt; RI_ASCR2_GR6_Pos)</td></tr>
<tr class="separator:ga180b56b3ecc2deff88f2428b402b5631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f32ad9d722774eafb4bf6f1f808c33e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f32ad9d722774eafb4bf6f1f808c33e">RI_ASCR2_GR6_3</a>&#160;&#160;&#160;(0x0800000U &lt;&lt; RI_ASCR2_GR6_Pos)</td></tr>
<tr class="separator:ga9f32ad9d722774eafb4bf6f1f808c33e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf65214f3d0d79db1018117035a0acc5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf65214f3d0d79db1018117035a0acc5f">RI_ASCR2_GR6_4</a>&#160;&#160;&#160;(0x1000000U &lt;&lt; RI_ASCR2_GR6_Pos)</td></tr>
<tr class="separator:gaf65214f3d0d79db1018117035a0acc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35b70043d76941e46c05ed954181de99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35b70043d76941e46c05ed954181de99">RI_ASCR2_GR5_1</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:ga35b70043d76941e46c05ed954181de99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga092c8873e1ccc149ac20820165afa3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga092c8873e1ccc149ac20820165afa3a6">RI_ASCR2_GR5_2</a>&#160;&#160;&#160;(0x00000080U)</td></tr>
<tr class="separator:ga092c8873e1ccc149ac20820165afa3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga662bfe4dc3f4442594e603739e2b31f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga662bfe4dc3f4442594e603739e2b31f3">RI_ASCR2_GR5_3</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga662bfe4dc3f4442594e603739e2b31f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa987eaf3fb4b755150aba6c1c1869541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa987eaf3fb4b755150aba6c1c1869541">RI_ASCR2_GR4_1</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:gaa987eaf3fb4b755150aba6c1c1869541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a3bb7d3099a87e6fd417e748f50a47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78a3bb7d3099a87e6fd417e748f50a47">RI_ASCR2_GR4_2</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:ga78a3bb7d3099a87e6fd417e748f50a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75318d892c468098e8d4ca30ff59c21b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75318d892c468098e8d4ca30ff59c21b">RI_ASCR2_GR4_3</a>&#160;&#160;&#160;(0x00000800U)</td></tr>
<tr class="separator:ga75318d892c468098e8d4ca30ff59c21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00c0a6a82ac65715c9850a41e55a81e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00c0a6a82ac65715c9850a41e55a81e6">RI_ASCR2_GR4_4</a>&#160;&#160;&#160;(0x00008000U)</td></tr>
<tr class="separator:ga00c0a6a82ac65715c9850a41e55a81e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53c6d9eb3e16dc2cc5bc1c2b1b0b453e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53c6d9eb3e16dc2cc5bc1c2b1b0b453e">RI_ASCR2_CH0b_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga53c6d9eb3e16dc2cc5bc1c2b1b0b453e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84de503337b0f78ec4726c364e814a4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84de503337b0f78ec4726c364e814a4e">RI_ASCR2_CH0b_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RI_ASCR2_CH0b_Pos)</td></tr>
<tr class="separator:ga84de503337b0f78ec4726c364e814a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bbca2c060a0bc77d7e782a406359b15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bbca2c060a0bc77d7e782a406359b15">RI_ASCR2_CH0b</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84de503337b0f78ec4726c364e814a4e">RI_ASCR2_CH0b_Msk</a></td></tr>
<tr class="separator:ga3bbca2c060a0bc77d7e782a406359b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75fc324f7ffcdae9b48399f9692cc8a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75fc324f7ffcdae9b48399f9692cc8a2">RI_ASCR2_CH1b_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga75fc324f7ffcdae9b48399f9692cc8a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f93354ee98608d2e7fbe804eed9c8cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f93354ee98608d2e7fbe804eed9c8cf">RI_ASCR2_CH1b_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RI_ASCR2_CH1b_Pos)</td></tr>
<tr class="separator:ga1f93354ee98608d2e7fbe804eed9c8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f85a52b8922645b25897826c37d4f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9f85a52b8922645b25897826c37d4f9">RI_ASCR2_CH1b</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f93354ee98608d2e7fbe804eed9c8cf">RI_ASCR2_CH1b_Msk</a></td></tr>
<tr class="separator:gab9f85a52b8922645b25897826c37d4f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cef9fefa5749b7b1589c482dbcd96c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cef9fefa5749b7b1589c482dbcd96c5">RI_ASCR2_CH2b_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga1cef9fefa5749b7b1589c482dbcd96c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9441bab9360f77ce9cf381919fbfca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9441bab9360f77ce9cf381919fbfca6">RI_ASCR2_CH2b_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RI_ASCR2_CH2b_Pos)</td></tr>
<tr class="separator:gab9441bab9360f77ce9cf381919fbfca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59889a973a900265d90d6b1a577790ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59889a973a900265d90d6b1a577790ce">RI_ASCR2_CH2b</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9441bab9360f77ce9cf381919fbfca6">RI_ASCR2_CH2b_Msk</a></td></tr>
<tr class="separator:ga59889a973a900265d90d6b1a577790ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1117bccaa99a8fa04a3863216a00ae94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1117bccaa99a8fa04a3863216a00ae94">RI_ASCR2_CH3b_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga1117bccaa99a8fa04a3863216a00ae94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9cbfd4df0aa7d30d0833f4baec984b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9cbfd4df0aa7d30d0833f4baec984b7">RI_ASCR2_CH3b_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RI_ASCR2_CH3b_Pos)</td></tr>
<tr class="separator:gac9cbfd4df0aa7d30d0833f4baec984b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bc7700ba4ef7829dc69bcaffd71541d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bc7700ba4ef7829dc69bcaffd71541d">RI_ASCR2_CH3b</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9cbfd4df0aa7d30d0833f4baec984b7">RI_ASCR2_CH3b_Msk</a></td></tr>
<tr class="separator:ga5bc7700ba4ef7829dc69bcaffd71541d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf02ae7cb5f3fe831b122fff8375a8fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf02ae7cb5f3fe831b122fff8375a8fa">RI_ASCR2_CH6b_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gadf02ae7cb5f3fe831b122fff8375a8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77bdc16756667cbed28be16e8dbb5094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77bdc16756667cbed28be16e8dbb5094">RI_ASCR2_CH6b_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RI_ASCR2_CH6b_Pos)</td></tr>
<tr class="separator:ga77bdc16756667cbed28be16e8dbb5094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dbce23f848b4474aab1ca803fcf26da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dbce23f848b4474aab1ca803fcf26da">RI_ASCR2_CH6b</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77bdc16756667cbed28be16e8dbb5094">RI_ASCR2_CH6b_Msk</a></td></tr>
<tr class="separator:ga1dbce23f848b4474aab1ca803fcf26da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacafcb28c7bf6f682a087263b9c44596d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacafcb28c7bf6f682a087263b9c44596d">RI_ASCR2_CH7b_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gacafcb28c7bf6f682a087263b9c44596d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a9fd84d41ade687eec896d3ba1eb937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a9fd84d41ade687eec896d3ba1eb937">RI_ASCR2_CH7b_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RI_ASCR2_CH7b_Pos)</td></tr>
<tr class="separator:ga4a9fd84d41ade687eec896d3ba1eb937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d87fca98be04ab0903d7273780ed7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58d87fca98be04ab0903d7273780ed7f">RI_ASCR2_CH7b</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a9fd84d41ade687eec896d3ba1eb937">RI_ASCR2_CH7b_Msk</a></td></tr>
<tr class="separator:ga58d87fca98be04ab0903d7273780ed7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga285f1a07864598a71a19ed6f35025034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga285f1a07864598a71a19ed6f35025034">RI_ASCR2_CH8b_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga285f1a07864598a71a19ed6f35025034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0886f91814a78991a6883e819a568ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0886f91814a78991a6883e819a568ab">RI_ASCR2_CH8b_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RI_ASCR2_CH8b_Pos)</td></tr>
<tr class="separator:gad0886f91814a78991a6883e819a568ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa40b4c38672fbbc691d279c4af216b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa40b4c38672fbbc691d279c4af216b0">RI_ASCR2_CH8b</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0886f91814a78991a6883e819a568ab">RI_ASCR2_CH8b_Msk</a></td></tr>
<tr class="separator:gafa40b4c38672fbbc691d279c4af216b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b5325d8241bdd22a552de5938b715b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b5325d8241bdd22a552de5938b715b0">RI_ASCR2_CH9b_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga0b5325d8241bdd22a552de5938b715b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f3b32859768bf980df3cb3f20b1d7a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f3b32859768bf980df3cb3f20b1d7a5">RI_ASCR2_CH9b_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RI_ASCR2_CH9b_Pos)</td></tr>
<tr class="separator:ga1f3b32859768bf980df3cb3f20b1d7a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1993e2371b816f5454213653d3e48842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1993e2371b816f5454213653d3e48842">RI_ASCR2_CH9b</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f3b32859768bf980df3cb3f20b1d7a5">RI_ASCR2_CH9b_Msk</a></td></tr>
<tr class="separator:ga1993e2371b816f5454213653d3e48842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67fd89beb5d442cb5e470f760e000284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67fd89beb5d442cb5e470f760e000284">RI_ASCR2_CH10b_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga67fd89beb5d442cb5e470f760e000284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4ff4ccde7c9871a3bf3c7f1876b16cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4ff4ccde7c9871a3bf3c7f1876b16cd">RI_ASCR2_CH10b_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RI_ASCR2_CH10b_Pos)</td></tr>
<tr class="separator:gab4ff4ccde7c9871a3bf3c7f1876b16cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53e7f2013c0ccbbe7f6ad23134f4331a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53e7f2013c0ccbbe7f6ad23134f4331a">RI_ASCR2_CH10b</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4ff4ccde7c9871a3bf3c7f1876b16cd">RI_ASCR2_CH10b_Msk</a></td></tr>
<tr class="separator:ga53e7f2013c0ccbbe7f6ad23134f4331a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40ba448cd14bdc2bce1e91cf3fed7adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40ba448cd14bdc2bce1e91cf3fed7adb">RI_ASCR2_CH11b_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga40ba448cd14bdc2bce1e91cf3fed7adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d625f0ecc38df55f3a2d8a533d6562e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d625f0ecc38df55f3a2d8a533d6562e">RI_ASCR2_CH11b_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RI_ASCR2_CH11b_Pos)</td></tr>
<tr class="separator:ga5d625f0ecc38df55f3a2d8a533d6562e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b585e25bf053bd342713566374c0bf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b585e25bf053bd342713566374c0bf0">RI_ASCR2_CH11b</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d625f0ecc38df55f3a2d8a533d6562e">RI_ASCR2_CH11b_Msk</a></td></tr>
<tr class="separator:ga2b585e25bf053bd342713566374c0bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga901d50a325212b59af5389aa12531553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga901d50a325212b59af5389aa12531553">RI_ASCR2_CH12b_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga901d50a325212b59af5389aa12531553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccdd5fa7e9b3369ea65b9eceed254926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccdd5fa7e9b3369ea65b9eceed254926">RI_ASCR2_CH12b_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RI_ASCR2_CH12b_Pos)</td></tr>
<tr class="separator:gaccdd5fa7e9b3369ea65b9eceed254926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b26d554353a13de0060912aab90acc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b26d554353a13de0060912aab90acc9">RI_ASCR2_CH12b</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccdd5fa7e9b3369ea65b9eceed254926">RI_ASCR2_CH12b_Msk</a></td></tr>
<tr class="separator:ga0b26d554353a13de0060912aab90acc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d611a5653ab0e2d338c91d76519938c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d611a5653ab0e2d338c91d76519938c">RI_HYSCR1_PA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2d611a5653ab0e2d338c91d76519938c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6395bac797f0f1860be1846d274c291c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6395bac797f0f1860be1846d274c291c">RI_HYSCR1_PA_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; RI_HYSCR1_PA_Pos)</td></tr>
<tr class="separator:ga6395bac797f0f1860be1846d274c291c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5145ba33aafcf98f7f6e04ea85cfe79c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5145ba33aafcf98f7f6e04ea85cfe79c">RI_HYSCR1_PA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6395bac797f0f1860be1846d274c291c">RI_HYSCR1_PA_Msk</a></td></tr>
<tr class="separator:ga5145ba33aafcf98f7f6e04ea85cfe79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c7061b2387d9774d4a29dfb9da7bc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65c7061b2387d9774d4a29dfb9da7bc6">RI_HYSCR1_PA_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; RI_HYSCR1_PA_Pos)</td></tr>
<tr class="separator:ga65c7061b2387d9774d4a29dfb9da7bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e30e44855e8a02b007781e0b821b432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e30e44855e8a02b007781e0b821b432">RI_HYSCR1_PA_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; RI_HYSCR1_PA_Pos)</td></tr>
<tr class="separator:ga1e30e44855e8a02b007781e0b821b432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a18ea4423a8d86d64fe4096ce99da73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a18ea4423a8d86d64fe4096ce99da73">RI_HYSCR1_PA_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; RI_HYSCR1_PA_Pos)</td></tr>
<tr class="separator:ga2a18ea4423a8d86d64fe4096ce99da73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f47312df1081b99cb7bb37108025d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31f47312df1081b99cb7bb37108025d1">RI_HYSCR1_PA_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; RI_HYSCR1_PA_Pos)</td></tr>
<tr class="separator:ga31f47312df1081b99cb7bb37108025d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b753c36a11a65522b6085696e0fbce4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b753c36a11a65522b6085696e0fbce4">RI_HYSCR1_PA_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; RI_HYSCR1_PA_Pos)</td></tr>
<tr class="separator:ga8b753c36a11a65522b6085696e0fbce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga852c79796eb5e7b6072d28ac37d54826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga852c79796eb5e7b6072d28ac37d54826">RI_HYSCR1_PA_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; RI_HYSCR1_PA_Pos)</td></tr>
<tr class="separator:ga852c79796eb5e7b6072d28ac37d54826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e98d5931fd04092018c0d4b2218e993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98d5931fd04092018c0d4b2218e993">RI_HYSCR1_PA_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; RI_HYSCR1_PA_Pos)</td></tr>
<tr class="separator:ga6e98d5931fd04092018c0d4b2218e993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb5bae81d4bad89eb9bea27f462136ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb5bae81d4bad89eb9bea27f462136ed">RI_HYSCR1_PA_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; RI_HYSCR1_PA_Pos)</td></tr>
<tr class="separator:gabb5bae81d4bad89eb9bea27f462136ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cefe1a3a06f8448c4eb82a70e13e031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cefe1a3a06f8448c4eb82a70e13e031">RI_HYSCR1_PA_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; RI_HYSCR1_PA_Pos)</td></tr>
<tr class="separator:ga5cefe1a3a06f8448c4eb82a70e13e031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f9390916e40fc545763f727d8afdb9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f9390916e40fc545763f727d8afdb9d">RI_HYSCR1_PA_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; RI_HYSCR1_PA_Pos)</td></tr>
<tr class="separator:ga9f9390916e40fc545763f727d8afdb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b03d5607623e958e5230c4f62926bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b03d5607623e958e5230c4f62926bf">RI_HYSCR1_PA_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; RI_HYSCR1_PA_Pos)</td></tr>
<tr class="separator:ga95b03d5607623e958e5230c4f62926bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01cb50708f61052800d6a79b314cf14c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01cb50708f61052800d6a79b314cf14c">RI_HYSCR1_PA_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; RI_HYSCR1_PA_Pos)</td></tr>
<tr class="separator:ga01cb50708f61052800d6a79b314cf14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb78dab941bba89432af056a1b46175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb78dab941bba89432af056a1b46175">RI_HYSCR1_PA_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; RI_HYSCR1_PA_Pos)</td></tr>
<tr class="separator:gafbb78dab941bba89432af056a1b46175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf321b0ca350e01de8cdfcb8ca98dcebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf321b0ca350e01de8cdfcb8ca98dcebf">RI_HYSCR1_PA_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; RI_HYSCR1_PA_Pos)</td></tr>
<tr class="separator:gaf321b0ca350e01de8cdfcb8ca98dcebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89b9f6aed39f7ce36538a0b4386dee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa89b9f6aed39f7ce36538a0b4386dee5">RI_HYSCR1_PA_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; RI_HYSCR1_PA_Pos)</td></tr>
<tr class="separator:gaa89b9f6aed39f7ce36538a0b4386dee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc8a0f64fb157ae732ae2aee67ba1e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc8a0f64fb157ae732ae2aee67ba1e00">RI_HYSCR1_PA_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; RI_HYSCR1_PA_Pos)</td></tr>
<tr class="separator:gadc8a0f64fb157ae732ae2aee67ba1e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae54d53f3e955c027422561cab38b9cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae54d53f3e955c027422561cab38b9cc0">RI_HYSCR1_PB_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gae54d53f3e955c027422561cab38b9cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5fe32406a65bf9e5528f1e463fefe3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5fe32406a65bf9e5528f1e463fefe3f">RI_HYSCR1_PB_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; RI_HYSCR1_PB_Pos)</td></tr>
<tr class="separator:gaa5fe32406a65bf9e5528f1e463fefe3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14b6c6b02074440c8117040dab96ad00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14b6c6b02074440c8117040dab96ad00">RI_HYSCR1_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5fe32406a65bf9e5528f1e463fefe3f">RI_HYSCR1_PB_Msk</a></td></tr>
<tr class="separator:ga14b6c6b02074440c8117040dab96ad00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c8867699d64da05d6da35f70aa36410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c8867699d64da05d6da35f70aa36410">RI_HYSCR1_PB_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; RI_HYSCR1_PB_Pos)</td></tr>
<tr class="separator:ga8c8867699d64da05d6da35f70aa36410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dacaf57911add1790db2d6c7e19705e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dacaf57911add1790db2d6c7e19705e">RI_HYSCR1_PB_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; RI_HYSCR1_PB_Pos)</td></tr>
<tr class="separator:ga8dacaf57911add1790db2d6c7e19705e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48f5d561a7216b3eb37335823337f4c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48f5d561a7216b3eb37335823337f4c6">RI_HYSCR1_PB_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; RI_HYSCR1_PB_Pos)</td></tr>
<tr class="separator:ga48f5d561a7216b3eb37335823337f4c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3eff836fb151eb75a68e69412cc40e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3eff836fb151eb75a68e69412cc40e">RI_HYSCR1_PB_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; RI_HYSCR1_PB_Pos)</td></tr>
<tr class="separator:gaae3eff836fb151eb75a68e69412cc40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab140dac35d8483090b7d9a1c0d98878e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab140dac35d8483090b7d9a1c0d98878e">RI_HYSCR1_PB_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; RI_HYSCR1_PB_Pos)</td></tr>
<tr class="separator:gab140dac35d8483090b7d9a1c0d98878e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c3845ade7b349c5ab47f66262e25fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c3845ade7b349c5ab47f66262e25fd8">RI_HYSCR1_PB_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; RI_HYSCR1_PB_Pos)</td></tr>
<tr class="separator:ga5c3845ade7b349c5ab47f66262e25fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga043770a538224eb1e668769514d746ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga043770a538224eb1e668769514d746ec">RI_HYSCR1_PB_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; RI_HYSCR1_PB_Pos)</td></tr>
<tr class="separator:ga043770a538224eb1e668769514d746ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd4ba620e0f539ffd571def4e349132d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd4ba620e0f539ffd571def4e349132d">RI_HYSCR1_PB_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; RI_HYSCR1_PB_Pos)</td></tr>
<tr class="separator:gabd4ba620e0f539ffd571def4e349132d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1913163432c3add1cba4d291a159daf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1913163432c3add1cba4d291a159daf6">RI_HYSCR1_PB_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; RI_HYSCR1_PB_Pos)</td></tr>
<tr class="separator:ga1913163432c3add1cba4d291a159daf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93361a0c779c6e7daabd0dd58613337a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93361a0c779c6e7daabd0dd58613337a">RI_HYSCR1_PB_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; RI_HYSCR1_PB_Pos)</td></tr>
<tr class="separator:ga93361a0c779c6e7daabd0dd58613337a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9546ac3971f865f5701c62d0cca5a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf9546ac3971f865f5701c62d0cca5a2">RI_HYSCR1_PB_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; RI_HYSCR1_PB_Pos)</td></tr>
<tr class="separator:gabf9546ac3971f865f5701c62d0cca5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79cc2722419b25b769d8487038f28628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79cc2722419b25b769d8487038f28628">RI_HYSCR1_PB_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; RI_HYSCR1_PB_Pos)</td></tr>
<tr class="separator:ga79cc2722419b25b769d8487038f28628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab605e2258c53879ca5772ecb183004ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab605e2258c53879ca5772ecb183004ca">RI_HYSCR1_PB_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; RI_HYSCR1_PB_Pos)</td></tr>
<tr class="separator:gab605e2258c53879ca5772ecb183004ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a219c42ca050e7fa03eb3749002dbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90a219c42ca050e7fa03eb3749002dbb">RI_HYSCR1_PB_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; RI_HYSCR1_PB_Pos)</td></tr>
<tr class="separator:ga90a219c42ca050e7fa03eb3749002dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8372d0faca5d921d6396789947e4768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8372d0faca5d921d6396789947e4768">RI_HYSCR1_PB_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; RI_HYSCR1_PB_Pos)</td></tr>
<tr class="separator:gac8372d0faca5d921d6396789947e4768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1d46a1d121ba077559e59d3f979c34a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1d46a1d121ba077559e59d3f979c34a">RI_HYSCR1_PB_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; RI_HYSCR1_PB_Pos)</td></tr>
<tr class="separator:gab1d46a1d121ba077559e59d3f979c34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa70b9116fb404385d0ae2f79802eee24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa70b9116fb404385d0ae2f79802eee24">RI_HYSCR2_PC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa70b9116fb404385d0ae2f79802eee24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26d6506f0063de1ae11a68d34579eb17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26d6506f0063de1ae11a68d34579eb17">RI_HYSCR2_PC_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; RI_HYSCR2_PC_Pos)</td></tr>
<tr class="separator:ga26d6506f0063de1ae11a68d34579eb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf09b5ddac48ee180dc7ddb1e734a66db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf09b5ddac48ee180dc7ddb1e734a66db">RI_HYSCR2_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26d6506f0063de1ae11a68d34579eb17">RI_HYSCR2_PC_Msk</a></td></tr>
<tr class="separator:gaf09b5ddac48ee180dc7ddb1e734a66db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9e78082b66f117d190267df32208f74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9e78082b66f117d190267df32208f74">RI_HYSCR2_PC_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; RI_HYSCR2_PC_Pos)</td></tr>
<tr class="separator:gaa9e78082b66f117d190267df32208f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fd01d50074e253029d67b6c5e841c8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fd01d50074e253029d67b6c5e841c8a">RI_HYSCR2_PC_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; RI_HYSCR2_PC_Pos)</td></tr>
<tr class="separator:ga3fd01d50074e253029d67b6c5e841c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c52c01282fdad197229b803c46b0461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c52c01282fdad197229b803c46b0461">RI_HYSCR2_PC_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; RI_HYSCR2_PC_Pos)</td></tr>
<tr class="separator:ga3c52c01282fdad197229b803c46b0461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86584cd3651a985c3d7de1362dd3a88c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86584cd3651a985c3d7de1362dd3a88c">RI_HYSCR2_PC_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; RI_HYSCR2_PC_Pos)</td></tr>
<tr class="separator:ga86584cd3651a985c3d7de1362dd3a88c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab15e23dd1870a5ccb225a000b5e4aec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab15e23dd1870a5ccb225a000b5e4aec1">RI_HYSCR2_PC_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; RI_HYSCR2_PC_Pos)</td></tr>
<tr class="separator:gab15e23dd1870a5ccb225a000b5e4aec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ae56ff6827a6bee06fdd301a2bdc28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08ae56ff6827a6bee06fdd301a2bdc28">RI_HYSCR2_PC_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; RI_HYSCR2_PC_Pos)</td></tr>
<tr class="separator:ga08ae56ff6827a6bee06fdd301a2bdc28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa84aee46eaa71bb7ed9e0bece7c6562a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa84aee46eaa71bb7ed9e0bece7c6562a">RI_HYSCR2_PC_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; RI_HYSCR2_PC_Pos)</td></tr>
<tr class="separator:gaa84aee46eaa71bb7ed9e0bece7c6562a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7233eb70e2930bad6a761ea6f144266c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7233eb70e2930bad6a761ea6f144266c">RI_HYSCR2_PC_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; RI_HYSCR2_PC_Pos)</td></tr>
<tr class="separator:ga7233eb70e2930bad6a761ea6f144266c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c4528b8056bbba163a718436de96b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2c4528b8056bbba163a718436de96b1">RI_HYSCR2_PC_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; RI_HYSCR2_PC_Pos)</td></tr>
<tr class="separator:gae2c4528b8056bbba163a718436de96b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga610abf0d56c15a4449bceac4b003815a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga610abf0d56c15a4449bceac4b003815a">RI_HYSCR2_PC_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; RI_HYSCR2_PC_Pos)</td></tr>
<tr class="separator:ga610abf0d56c15a4449bceac4b003815a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ec3d47c2b42b7af4f67f114b9e33c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9ec3d47c2b42b7af4f67f114b9e33c6">RI_HYSCR2_PC_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; RI_HYSCR2_PC_Pos)</td></tr>
<tr class="separator:gaf9ec3d47c2b42b7af4f67f114b9e33c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bcc79e86da6f06ecbf44ec7d2dc09ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bcc79e86da6f06ecbf44ec7d2dc09ed">RI_HYSCR2_PC_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; RI_HYSCR2_PC_Pos)</td></tr>
<tr class="separator:ga9bcc79e86da6f06ecbf44ec7d2dc09ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad365b14b80d22074a5eacfc853201a00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad365b14b80d22074a5eacfc853201a00">RI_HYSCR2_PC_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; RI_HYSCR2_PC_Pos)</td></tr>
<tr class="separator:gad365b14b80d22074a5eacfc853201a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbe822bac8cb0a89132cc5ade5d60f6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbe822bac8cb0a89132cc5ade5d60f6f">RI_HYSCR2_PC_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; RI_HYSCR2_PC_Pos)</td></tr>
<tr class="separator:gafbe822bac8cb0a89132cc5ade5d60f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c762dbe6431125074802f7c6b4ff92f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c762dbe6431125074802f7c6b4ff92f">RI_HYSCR2_PC_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; RI_HYSCR2_PC_Pos)</td></tr>
<tr class="separator:ga3c762dbe6431125074802f7c6b4ff92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaf32949a92f0bb4f85c141992018f20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadaf32949a92f0bb4f85c141992018f20">RI_HYSCR2_PC_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; RI_HYSCR2_PC_Pos)</td></tr>
<tr class="separator:gadaf32949a92f0bb4f85c141992018f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ebeeb9989a314a31a8cb73033688ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16ebeeb9989a314a31a8cb73033688ae">RI_HYSCR2_PD_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga16ebeeb9989a314a31a8cb73033688ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga921e45833c63bed056e7687fa71ab5ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga921e45833c63bed056e7687fa71ab5ef">RI_HYSCR2_PD_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; RI_HYSCR2_PD_Pos)</td></tr>
<tr class="separator:ga921e45833c63bed056e7687fa71ab5ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312f30d2666209812bf94f22986b0035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga312f30d2666209812bf94f22986b0035">RI_HYSCR2_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga921e45833c63bed056e7687fa71ab5ef">RI_HYSCR2_PD_Msk</a></td></tr>
<tr class="separator:ga312f30d2666209812bf94f22986b0035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3565abfc787c3198f41f6292b7f3e01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3565abfc787c3198f41f6292b7f3e01">RI_HYSCR2_PD_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; RI_HYSCR2_PD_Pos)</td></tr>
<tr class="separator:gad3565abfc787c3198f41f6292b7f3e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64aabec0b817ee30ac063f4f0406c75b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64aabec0b817ee30ac063f4f0406c75b">RI_HYSCR2_PD_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; RI_HYSCR2_PD_Pos)</td></tr>
<tr class="separator:ga64aabec0b817ee30ac063f4f0406c75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5efc8b87f26b5e628301292499cbcd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5efc8b87f26b5e628301292499cbcd5">RI_HYSCR2_PD_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; RI_HYSCR2_PD_Pos)</td></tr>
<tr class="separator:gaa5efc8b87f26b5e628301292499cbcd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b94eeb5e5dc65827737a0fb508c0562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b94eeb5e5dc65827737a0fb508c0562">RI_HYSCR2_PD_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; RI_HYSCR2_PD_Pos)</td></tr>
<tr class="separator:ga0b94eeb5e5dc65827737a0fb508c0562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2a5e8b8513a97e22df2e63be47c5a0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2a5e8b8513a97e22df2e63be47c5a0b">RI_HYSCR2_PD_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; RI_HYSCR2_PD_Pos)</td></tr>
<tr class="separator:gae2a5e8b8513a97e22df2e63be47c5a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga913f2fee0cfe1cca981a00f63a854f80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga913f2fee0cfe1cca981a00f63a854f80">RI_HYSCR2_PD_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; RI_HYSCR2_PD_Pos)</td></tr>
<tr class="separator:ga913f2fee0cfe1cca981a00f63a854f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5c54871159135db05a19d83c6c4b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada5c54871159135db05a19d83c6c4b05">RI_HYSCR2_PD_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; RI_HYSCR2_PD_Pos)</td></tr>
<tr class="separator:gada5c54871159135db05a19d83c6c4b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace5c5492cdae87d9bac8e7e6fecf7aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace5c5492cdae87d9bac8e7e6fecf7aaa">RI_HYSCR2_PD_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; RI_HYSCR2_PD_Pos)</td></tr>
<tr class="separator:gace5c5492cdae87d9bac8e7e6fecf7aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3dad96e4b6db07c99508d333b9da85a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3dad96e4b6db07c99508d333b9da85a">RI_HYSCR2_PD_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; RI_HYSCR2_PD_Pos)</td></tr>
<tr class="separator:gaa3dad96e4b6db07c99508d333b9da85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1d439f38d8e356869a07144d9d81b21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1d439f38d8e356869a07144d9d81b21">RI_HYSCR2_PD_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; RI_HYSCR2_PD_Pos)</td></tr>
<tr class="separator:gab1d439f38d8e356869a07144d9d81b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb420ed8e7af3c7392f1c9546a1a2ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdb420ed8e7af3c7392f1c9546a1a2ce">RI_HYSCR2_PD_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; RI_HYSCR2_PD_Pos)</td></tr>
<tr class="separator:gacdb420ed8e7af3c7392f1c9546a1a2ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1702f6d00435aea63b648186c5b6005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1702f6d00435aea63b648186c5b6005">RI_HYSCR2_PD_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; RI_HYSCR2_PD_Pos)</td></tr>
<tr class="separator:gab1702f6d00435aea63b648186c5b6005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff99a77f97d3856313b5cc1b4167455c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff99a77f97d3856313b5cc1b4167455c">RI_HYSCR2_PD_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; RI_HYSCR2_PD_Pos)</td></tr>
<tr class="separator:gaff99a77f97d3856313b5cc1b4167455c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b13b9120ac43b601cf0a2c7ac49e359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b13b9120ac43b601cf0a2c7ac49e359">RI_HYSCR2_PD_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; RI_HYSCR2_PD_Pos)</td></tr>
<tr class="separator:ga2b13b9120ac43b601cf0a2c7ac49e359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6a78aa687b92e98ff67cc79ce336f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6a78aa687b92e98ff67cc79ce336f1a">RI_HYSCR2_PD_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; RI_HYSCR2_PD_Pos)</td></tr>
<tr class="separator:gaf6a78aa687b92e98ff67cc79ce336f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4db744a01131eca82ee5a647f39fcea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4db744a01131eca82ee5a647f39fcea4">RI_HYSCR2_PD_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; RI_HYSCR2_PD_Pos)</td></tr>
<tr class="separator:ga4db744a01131eca82ee5a647f39fcea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75bbbf64e6de96773c9ad9ef5e8ea4b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75bbbf64e6de96773c9ad9ef5e8ea4b6">RI_HYSCR3_PE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga75bbbf64e6de96773c9ad9ef5e8ea4b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed437bb1676c676b8e2a26195d47cb72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed437bb1676c676b8e2a26195d47cb72">RI_HYSCR3_PE_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; RI_HYSCR3_PE_Pos)</td></tr>
<tr class="separator:gaed437bb1676c676b8e2a26195d47cb72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2715175e36365aa90ef5c887075a0ebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2715175e36365aa90ef5c887075a0ebc">RI_HYSCR3_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed437bb1676c676b8e2a26195d47cb72">RI_HYSCR3_PE_Msk</a></td></tr>
<tr class="separator:ga2715175e36365aa90ef5c887075a0ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57e05188e54d42cd0672dcd57cc8c2ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57e05188e54d42cd0672dcd57cc8c2ed">RI_HYSCR3_PE_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; RI_HYSCR3_PE_Pos)</td></tr>
<tr class="separator:ga57e05188e54d42cd0672dcd57cc8c2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf30feb4f0d9712a7641ba617a3f5fb96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf30feb4f0d9712a7641ba617a3f5fb96">RI_HYSCR3_PE_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; RI_HYSCR3_PE_Pos)</td></tr>
<tr class="separator:gaf30feb4f0d9712a7641ba617a3f5fb96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae88eb18163a455ab3c2395629e6b964d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae88eb18163a455ab3c2395629e6b964d">RI_HYSCR3_PE_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; RI_HYSCR3_PE_Pos)</td></tr>
<tr class="separator:gae88eb18163a455ab3c2395629e6b964d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98de2ed54c62d0ebe92601cd4e500c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98de2ed54c62d0ebe92601cd4e500c44">RI_HYSCR3_PE_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; RI_HYSCR3_PE_Pos)</td></tr>
<tr class="separator:ga98de2ed54c62d0ebe92601cd4e500c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d3c28a4112ab430f838788833c99f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0d3c28a4112ab430f838788833c99f4">RI_HYSCR3_PE_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; RI_HYSCR3_PE_Pos)</td></tr>
<tr class="separator:gac0d3c28a4112ab430f838788833c99f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4bc79bfdadc4d82e667ed6b553d554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4bc79bfdadc4d82e667ed6b553d554">RI_HYSCR3_PE_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; RI_HYSCR3_PE_Pos)</td></tr>
<tr class="separator:ga7e4bc79bfdadc4d82e667ed6b553d554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf943a16f55b3f68961258f07bdf8f0d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf943a16f55b3f68961258f07bdf8f0d3">RI_HYSCR3_PE_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; RI_HYSCR3_PE_Pos)</td></tr>
<tr class="separator:gaf943a16f55b3f68961258f07bdf8f0d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32d6f99facfc7376af35790b212435ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32d6f99facfc7376af35790b212435ff">RI_HYSCR3_PE_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; RI_HYSCR3_PE_Pos)</td></tr>
<tr class="separator:ga32d6f99facfc7376af35790b212435ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8177365d37c0ccebbda4c3da50555d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb8177365d37c0ccebbda4c3da50555d">RI_HYSCR3_PE_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; RI_HYSCR3_PE_Pos)</td></tr>
<tr class="separator:gadb8177365d37c0ccebbda4c3da50555d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf44e9e8d638951f1ad558b66e8f9f2db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf44e9e8d638951f1ad558b66e8f9f2db">RI_HYSCR3_PE_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; RI_HYSCR3_PE_Pos)</td></tr>
<tr class="separator:gaf44e9e8d638951f1ad558b66e8f9f2db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafc7e41d4e6da2fe75f7892aef361b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafc7e41d4e6da2fe75f7892aef361b45">RI_HYSCR3_PE_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; RI_HYSCR3_PE_Pos)</td></tr>
<tr class="separator:gaafc7e41d4e6da2fe75f7892aef361b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c5f731626cb196b8a07d7f70b23097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80c5f731626cb196b8a07d7f70b23097">RI_HYSCR3_PE_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; RI_HYSCR3_PE_Pos)</td></tr>
<tr class="separator:ga80c5f731626cb196b8a07d7f70b23097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga795256fbf9e5401d3f88e8379978848f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga795256fbf9e5401d3f88e8379978848f">RI_HYSCR3_PE_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; RI_HYSCR3_PE_Pos)</td></tr>
<tr class="separator:ga795256fbf9e5401d3f88e8379978848f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71bfa1b4293da7a7482867de8899f6b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71bfa1b4293da7a7482867de8899f6b8">RI_HYSCR3_PE_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; RI_HYSCR3_PE_Pos)</td></tr>
<tr class="separator:ga71bfa1b4293da7a7482867de8899f6b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga849d764f1d816e1c96e4bbbcc12e586c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga849d764f1d816e1c96e4bbbcc12e586c">RI_HYSCR3_PE_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; RI_HYSCR3_PE_Pos)</td></tr>
<tr class="separator:ga849d764f1d816e1c96e4bbbcc12e586c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed33f7a7f5b03f8560764b6d14d9c6de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed33f7a7f5b03f8560764b6d14d9c6de">RI_HYSCR3_PE_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; RI_HYSCR3_PE_Pos)</td></tr>
<tr class="separator:gaed33f7a7f5b03f8560764b6d14d9c6de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5b9d4a5a31864d2210bddb4fe70b0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5b9d4a5a31864d2210bddb4fe70b0c4">RI_HYSCR3_PF_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf5b9d4a5a31864d2210bddb4fe70b0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c51211d316f835a35f1a2415bc3ddcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c51211d316f835a35f1a2415bc3ddcd">RI_HYSCR3_PF_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; RI_HYSCR3_PF_Pos)</td></tr>
<tr class="separator:ga4c51211d316f835a35f1a2415bc3ddcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c653c0a973eba715adbcbe16fbf1f2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c653c0a973eba715adbcbe16fbf1f2c">RI_HYSCR3_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c51211d316f835a35f1a2415bc3ddcd">RI_HYSCR3_PF_Msk</a></td></tr>
<tr class="separator:ga1c653c0a973eba715adbcbe16fbf1f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga399db9aab5e9563cc63ea113417da5a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga399db9aab5e9563cc63ea113417da5a1">RI_HYSCR3_PF_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; RI_HYSCR3_PF_Pos)</td></tr>
<tr class="separator:ga399db9aab5e9563cc63ea113417da5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b0d114d395de05c2cb0f1cfe4fcd5df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b0d114d395de05c2cb0f1cfe4fcd5df">RI_HYSCR3_PF_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; RI_HYSCR3_PF_Pos)</td></tr>
<tr class="separator:ga8b0d114d395de05c2cb0f1cfe4fcd5df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cd9b5b1f358db80d682d55413b17fe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cd9b5b1f358db80d682d55413b17fe1">RI_HYSCR3_PF_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; RI_HYSCR3_PF_Pos)</td></tr>
<tr class="separator:ga3cd9b5b1f358db80d682d55413b17fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb51a0832304c92e6b002b6a7de5175c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb51a0832304c92e6b002b6a7de5175c">RI_HYSCR3_PF_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; RI_HYSCR3_PF_Pos)</td></tr>
<tr class="separator:gaeb51a0832304c92e6b002b6a7de5175c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5f5eff42e415d7f15cc8e3f0a24797d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5f5eff42e415d7f15cc8e3f0a24797d">RI_HYSCR3_PF_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; RI_HYSCR3_PF_Pos)</td></tr>
<tr class="separator:gab5f5eff42e415d7f15cc8e3f0a24797d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0713b973dcd009708f653da8ba94c332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0713b973dcd009708f653da8ba94c332">RI_HYSCR3_PF_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; RI_HYSCR3_PF_Pos)</td></tr>
<tr class="separator:ga0713b973dcd009708f653da8ba94c332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb8ab3d3057fe54fd821d93b5503b7a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb8ab3d3057fe54fd821d93b5503b7a1">RI_HYSCR3_PF_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; RI_HYSCR3_PF_Pos)</td></tr>
<tr class="separator:gaeb8ab3d3057fe54fd821d93b5503b7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa0cdce4d4f9fc0415bb97950700c861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa0cdce4d4f9fc0415bb97950700c861">RI_HYSCR3_PF_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; RI_HYSCR3_PF_Pos)</td></tr>
<tr class="separator:gafa0cdce4d4f9fc0415bb97950700c861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34added43063e839702bd256247b8ab3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34added43063e839702bd256247b8ab3">RI_HYSCR3_PF_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; RI_HYSCR3_PF_Pos)</td></tr>
<tr class="separator:ga34added43063e839702bd256247b8ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70bd595efa4a91f34bde1f4c7558ed09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70bd595efa4a91f34bde1f4c7558ed09">RI_HYSCR3_PF_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; RI_HYSCR3_PF_Pos)</td></tr>
<tr class="separator:ga70bd595efa4a91f34bde1f4c7558ed09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3152d20bb4fcc24a7fd3dbf89d97a2fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3152d20bb4fcc24a7fd3dbf89d97a2fd">RI_HYSCR3_PF_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; RI_HYSCR3_PF_Pos)</td></tr>
<tr class="separator:ga3152d20bb4fcc24a7fd3dbf89d97a2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad339f6b9b4408f6b285eac72e8c2a10b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad339f6b9b4408f6b285eac72e8c2a10b">RI_HYSCR3_PF_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; RI_HYSCR3_PF_Pos)</td></tr>
<tr class="separator:gad339f6b9b4408f6b285eac72e8c2a10b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18385d948755306dca6836c3b1a26e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18385d948755306dca6836c3b1a26e6c">RI_HYSCR3_PF_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; RI_HYSCR3_PF_Pos)</td></tr>
<tr class="separator:ga18385d948755306dca6836c3b1a26e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad22e69f33e497edd10c70d8c6a84c9e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad22e69f33e497edd10c70d8c6a84c9e9">RI_HYSCR3_PF_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; RI_HYSCR3_PF_Pos)</td></tr>
<tr class="separator:gad22e69f33e497edd10c70d8c6a84c9e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd1dabc88c3850ac790b3f7274ded5fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd1dabc88c3850ac790b3f7274ded5fb">RI_HYSCR3_PF_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; RI_HYSCR3_PF_Pos)</td></tr>
<tr class="separator:gacd1dabc88c3850ac790b3f7274ded5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc0044525c75a349c03f060d10195c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc0044525c75a349c03f060d10195c12">RI_HYSCR3_PF_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; RI_HYSCR3_PF_Pos)</td></tr>
<tr class="separator:gadc0044525c75a349c03f060d10195c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12482a431bf7fa13a2eef048443bcedf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12482a431bf7fa13a2eef048443bcedf">RI_HYSCR4_PG_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga12482a431bf7fa13a2eef048443bcedf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53a028fca7cb981b3b5d9194806bbbef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53a028fca7cb981b3b5d9194806bbbef">RI_HYSCR4_PG_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; RI_HYSCR4_PG_Pos)</td></tr>
<tr class="separator:ga53a028fca7cb981b3b5d9194806bbbef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa45ca49f69da225d66e99e033be85e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa45ca49f69da225d66e99e033be85e02">RI_HYSCR4_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53a028fca7cb981b3b5d9194806bbbef">RI_HYSCR4_PG_Msk</a></td></tr>
<tr class="separator:gaa45ca49f69da225d66e99e033be85e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3008d6daa946183f827dd5a70ef9fc7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3008d6daa946183f827dd5a70ef9fc7d">RI_HYSCR4_PG_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; RI_HYSCR4_PG_Pos)</td></tr>
<tr class="separator:ga3008d6daa946183f827dd5a70ef9fc7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c2a38bbbdd9eb287404ecfd3573f3c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c2a38bbbdd9eb287404ecfd3573f3c1">RI_HYSCR4_PG_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; RI_HYSCR4_PG_Pos)</td></tr>
<tr class="separator:ga9c2a38bbbdd9eb287404ecfd3573f3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7e582f62a85ca1fb5da0e40d602e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f7e582f62a85ca1fb5da0e40d602e12">RI_HYSCR4_PG_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; RI_HYSCR4_PG_Pos)</td></tr>
<tr class="separator:ga3f7e582f62a85ca1fb5da0e40d602e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f15fce3d39f9bca6c3ec51783af844b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f15fce3d39f9bca6c3ec51783af844b">RI_HYSCR4_PG_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; RI_HYSCR4_PG_Pos)</td></tr>
<tr class="separator:ga6f15fce3d39f9bca6c3ec51783af844b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9c5c6a551c9589fd7325d955d19330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9c5c6a551c9589fd7325d955d19330">RI_HYSCR4_PG_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; RI_HYSCR4_PG_Pos)</td></tr>
<tr class="separator:ga0d9c5c6a551c9589fd7325d955d19330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5451537366230d21b7ea68197b6ddb2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5451537366230d21b7ea68197b6ddb2e">RI_HYSCR4_PG_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; RI_HYSCR4_PG_Pos)</td></tr>
<tr class="separator:ga5451537366230d21b7ea68197b6ddb2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6589df9d1bfb0200394d76ffa22f7d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6589df9d1bfb0200394d76ffa22f7d8">RI_HYSCR4_PG_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; RI_HYSCR4_PG_Pos)</td></tr>
<tr class="separator:gae6589df9d1bfb0200394d76ffa22f7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90fef21b5c43b576cfe26f189a1e5f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90fef21b5c43b576cfe26f189a1e5f94">RI_HYSCR4_PG_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; RI_HYSCR4_PG_Pos)</td></tr>
<tr class="separator:ga90fef21b5c43b576cfe26f189a1e5f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae20912f004b0787b789e197646ddd395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae20912f004b0787b789e197646ddd395">RI_HYSCR4_PG_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; RI_HYSCR4_PG_Pos)</td></tr>
<tr class="separator:gae20912f004b0787b789e197646ddd395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e7d25e49037ab39023785c82aafcc8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e7d25e49037ab39023785c82aafcc8a">RI_HYSCR4_PG_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; RI_HYSCR4_PG_Pos)</td></tr>
<tr class="separator:ga6e7d25e49037ab39023785c82aafcc8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f5180b88ab5c117b63502e3683ca7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56f5180b88ab5c117b63502e3683ca7b">RI_HYSCR4_PG_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; RI_HYSCR4_PG_Pos)</td></tr>
<tr class="separator:ga56f5180b88ab5c117b63502e3683ca7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53e738bdf522ad90af3f1b78cb3bc3af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53e738bdf522ad90af3f1b78cb3bc3af">RI_HYSCR4_PG_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; RI_HYSCR4_PG_Pos)</td></tr>
<tr class="separator:ga53e738bdf522ad90af3f1b78cb3bc3af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12d3594dbc456fcf50fdcec0fc0c28f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12d3594dbc456fcf50fdcec0fc0c28f2">RI_HYSCR4_PG_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; RI_HYSCR4_PG_Pos)</td></tr>
<tr class="separator:ga12d3594dbc456fcf50fdcec0fc0c28f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2629e5e701a4f355b1bf7769f50d1dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2629e5e701a4f355b1bf7769f50d1dd5">RI_HYSCR4_PG_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; RI_HYSCR4_PG_Pos)</td></tr>
<tr class="separator:ga2629e5e701a4f355b1bf7769f50d1dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada698fa4d7cf12deef037bc282bc8ac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada698fa4d7cf12deef037bc282bc8ac0">RI_HYSCR4_PG_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; RI_HYSCR4_PG_Pos)</td></tr>
<tr class="separator:gada698fa4d7cf12deef037bc282bc8ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae76b5b44a75a91bd2a8ea32e80e49fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae76b5b44a75a91bd2a8ea32e80e49fd">RI_HYSCR4_PG_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; RI_HYSCR4_PG_Pos)</td></tr>
<tr class="separator:gaae76b5b44a75a91bd2a8ea32e80e49fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga377cbd7fbbbbffe49ba2b09b960c2985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga377cbd7fbbbbffe49ba2b09b960c2985">RI_ASMR1_PA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga377cbd7fbbbbffe49ba2b09b960c2985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d9823cb0bb39dc37d2dabbbaa7c6a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d9823cb0bb39dc37d2dabbbaa7c6a89">RI_ASMR1_PA_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; RI_ASMR1_PA_Pos)</td></tr>
<tr class="separator:ga2d9823cb0bb39dc37d2dabbbaa7c6a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02557d6fd0910a46638149552695545a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02557d6fd0910a46638149552695545a">RI_ASMR1_PA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d9823cb0bb39dc37d2dabbbaa7c6a89">RI_ASMR1_PA_Msk</a></td></tr>
<tr class="separator:ga02557d6fd0910a46638149552695545a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6accbecd3c1ed047d1af51b68a5a505"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6accbecd3c1ed047d1af51b68a5a505">RI_ASMR1_PA_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; RI_ASMR1_PA_Pos)</td></tr>
<tr class="separator:gab6accbecd3c1ed047d1af51b68a5a505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c334371832fcb99b1494f16b0f796d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c334371832fcb99b1494f16b0f796d0">RI_ASMR1_PA_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; RI_ASMR1_PA_Pos)</td></tr>
<tr class="separator:ga7c334371832fcb99b1494f16b0f796d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3295456dcecf4ee4315be5214958d3c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3295456dcecf4ee4315be5214958d3c1">RI_ASMR1_PA_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; RI_ASMR1_PA_Pos)</td></tr>
<tr class="separator:ga3295456dcecf4ee4315be5214958d3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab79d6a50056c0a59ab69c5bd27b56af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab79d6a50056c0a59ab69c5bd27b56af2">RI_ASMR1_PA_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; RI_ASMR1_PA_Pos)</td></tr>
<tr class="separator:gab79d6a50056c0a59ab69c5bd27b56af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga874b524a2178d90a95ee6d95b3dda6b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga874b524a2178d90a95ee6d95b3dda6b5">RI_ASMR1_PA_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; RI_ASMR1_PA_Pos)</td></tr>
<tr class="separator:ga874b524a2178d90a95ee6d95b3dda6b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19f0dbc107bf95f2f75624742b4ec007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19f0dbc107bf95f2f75624742b4ec007">RI_ASMR1_PA_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; RI_ASMR1_PA_Pos)</td></tr>
<tr class="separator:ga19f0dbc107bf95f2f75624742b4ec007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ef46b325517194e58567d248c0df4bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ef46b325517194e58567d248c0df4bd">RI_ASMR1_PA_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; RI_ASMR1_PA_Pos)</td></tr>
<tr class="separator:ga5ef46b325517194e58567d248c0df4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2102a2774d778bd477e69f03e1897905"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2102a2774d778bd477e69f03e1897905">RI_ASMR1_PA_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; RI_ASMR1_PA_Pos)</td></tr>
<tr class="separator:ga2102a2774d778bd477e69f03e1897905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98a9c006415fa68ef833b0fda5a1f618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98a9c006415fa68ef833b0fda5a1f618">RI_ASMR1_PA_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; RI_ASMR1_PA_Pos)</td></tr>
<tr class="separator:ga98a9c006415fa68ef833b0fda5a1f618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga834014979bdf0825440f8d27b6fee9c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga834014979bdf0825440f8d27b6fee9c2">RI_ASMR1_PA_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; RI_ASMR1_PA_Pos)</td></tr>
<tr class="separator:ga834014979bdf0825440f8d27b6fee9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab241f84f2343f171cc9b3a9fd9edf768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab241f84f2343f171cc9b3a9fd9edf768">RI_ASMR1_PA_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; RI_ASMR1_PA_Pos)</td></tr>
<tr class="separator:gab241f84f2343f171cc9b3a9fd9edf768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga163eacbfa2792eef2cf8996d1c1024cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga163eacbfa2792eef2cf8996d1c1024cb">RI_ASMR1_PA_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; RI_ASMR1_PA_Pos)</td></tr>
<tr class="separator:ga163eacbfa2792eef2cf8996d1c1024cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b355f28d7a24ffedffa2869174b301a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b355f28d7a24ffedffa2869174b301a">RI_ASMR1_PA_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; RI_ASMR1_PA_Pos)</td></tr>
<tr class="separator:ga6b355f28d7a24ffedffa2869174b301a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafef20aa266dafb4993b5709558865024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafef20aa266dafb4993b5709558865024">RI_ASMR1_PA_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; RI_ASMR1_PA_Pos)</td></tr>
<tr class="separator:gafef20aa266dafb4993b5709558865024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57418d3248777d71fff006ffc70e300c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57418d3248777d71fff006ffc70e300c">RI_ASMR1_PA_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; RI_ASMR1_PA_Pos)</td></tr>
<tr class="separator:ga57418d3248777d71fff006ffc70e300c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1cc126d8cf3674a879de3ce15f98ed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1cc126d8cf3674a879de3ce15f98ed6">RI_ASMR1_PA_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; RI_ASMR1_PA_Pos)</td></tr>
<tr class="separator:gae1cc126d8cf3674a879de3ce15f98ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf65c9c22cbfcec61a86c4e684e4866c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf65c9c22cbfcec61a86c4e684e4866c0">RI_CMR1_PA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf65c9c22cbfcec61a86c4e684e4866c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b3777304f782da7f66db34d6dd8034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00b3777304f782da7f66db34d6dd8034">RI_CMR1_PA_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; RI_CMR1_PA_Pos)</td></tr>
<tr class="separator:ga00b3777304f782da7f66db34d6dd8034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e2fed5e59c08dfa75e6e81a50ce873a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e2fed5e59c08dfa75e6e81a50ce873a">RI_CMR1_PA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00b3777304f782da7f66db34d6dd8034">RI_CMR1_PA_Msk</a></td></tr>
<tr class="separator:ga3e2fed5e59c08dfa75e6e81a50ce873a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d0ae308cbe454e8d770097a3fe25029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d0ae308cbe454e8d770097a3fe25029">RI_CMR1_PA_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; RI_CMR1_PA_Pos)</td></tr>
<tr class="separator:ga5d0ae308cbe454e8d770097a3fe25029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641fe406d681b26ba23eb68683a975f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga641fe406d681b26ba23eb68683a975f8">RI_CMR1_PA_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; RI_CMR1_PA_Pos)</td></tr>
<tr class="separator:ga641fe406d681b26ba23eb68683a975f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23046210e35eb4749e980a348fb51f05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23046210e35eb4749e980a348fb51f05">RI_CMR1_PA_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; RI_CMR1_PA_Pos)</td></tr>
<tr class="separator:ga23046210e35eb4749e980a348fb51f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf459a7a032bb0d0dd271d3fbd4909453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf459a7a032bb0d0dd271d3fbd4909453">RI_CMR1_PA_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; RI_CMR1_PA_Pos)</td></tr>
<tr class="separator:gaf459a7a032bb0d0dd271d3fbd4909453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410fd56b5db7c1b2b5c755ed997a8aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga410fd56b5db7c1b2b5c755ed997a8aa7">RI_CMR1_PA_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; RI_CMR1_PA_Pos)</td></tr>
<tr class="separator:ga410fd56b5db7c1b2b5c755ed997a8aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e3a6cafb616f2a3003382cc5bb98bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e3a6cafb616f2a3003382cc5bb98bde">RI_CMR1_PA_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; RI_CMR1_PA_Pos)</td></tr>
<tr class="separator:ga1e3a6cafb616f2a3003382cc5bb98bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcfaea79bad34154cb996dd8192c5f9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcfaea79bad34154cb996dd8192c5f9c">RI_CMR1_PA_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; RI_CMR1_PA_Pos)</td></tr>
<tr class="separator:gafcfaea79bad34154cb996dd8192c5f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25dd0b8da020b2fb8550f59a8d68f7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25dd0b8da020b2fb8550f59a8d68f7c6">RI_CMR1_PA_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; RI_CMR1_PA_Pos)</td></tr>
<tr class="separator:ga25dd0b8da020b2fb8550f59a8d68f7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc00631ad432dc623d848eb408516a1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc00631ad432dc623d848eb408516a1d">RI_CMR1_PA_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; RI_CMR1_PA_Pos)</td></tr>
<tr class="separator:gafc00631ad432dc623d848eb408516a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f8247da91e3994305d87918e544c5ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f8247da91e3994305d87918e544c5ba">RI_CMR1_PA_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; RI_CMR1_PA_Pos)</td></tr>
<tr class="separator:ga8f8247da91e3994305d87918e544c5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga153f062e17d0f1c608088fa1b072cae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga153f062e17d0f1c608088fa1b072cae7">RI_CMR1_PA_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; RI_CMR1_PA_Pos)</td></tr>
<tr class="separator:ga153f062e17d0f1c608088fa1b072cae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga868f38dc6b7ad3b089f08eb70289744e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga868f38dc6b7ad3b089f08eb70289744e">RI_CMR1_PA_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; RI_CMR1_PA_Pos)</td></tr>
<tr class="separator:ga868f38dc6b7ad3b089f08eb70289744e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb1b78081abcf611216b0b6f6f197ec6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb1b78081abcf611216b0b6f6f197ec6">RI_CMR1_PA_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; RI_CMR1_PA_Pos)</td></tr>
<tr class="separator:gadb1b78081abcf611216b0b6f6f197ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c121b065d0cf221b14b1e6142a24f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c121b065d0cf221b14b1e6142a24f5a">RI_CMR1_PA_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; RI_CMR1_PA_Pos)</td></tr>
<tr class="separator:ga4c121b065d0cf221b14b1e6142a24f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa432694d5e1d847a7105ec2ee331ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffa432694d5e1d847a7105ec2ee331ac">RI_CMR1_PA_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; RI_CMR1_PA_Pos)</td></tr>
<tr class="separator:gaffa432694d5e1d847a7105ec2ee331ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf786bfb8395974ed8f913f527e08db87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf786bfb8395974ed8f913f527e08db87">RI_CMR1_PA_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; RI_CMR1_PA_Pos)</td></tr>
<tr class="separator:gaf786bfb8395974ed8f913f527e08db87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf5e621e7f61adc3e3890f743d80ac6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf5e621e7f61adc3e3890f743d80ac6e">RI_CICR1_PA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gabf5e621e7f61adc3e3890f743d80ac6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f16e8b40f0d051efedd2f086c2a4a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f16e8b40f0d051efedd2f086c2a4a2d">RI_CICR1_PA_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; RI_CICR1_PA_Pos)</td></tr>
<tr class="separator:ga1f16e8b40f0d051efedd2f086c2a4a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166f7dfb96068246086e8a3790d6a469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166f7dfb96068246086e8a3790d6a469">RI_CICR1_PA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f16e8b40f0d051efedd2f086c2a4a2d">RI_CICR1_PA_Msk</a></td></tr>
<tr class="separator:ga166f7dfb96068246086e8a3790d6a469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a5d715667487417536e881abbaab6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15a5d715667487417536e881abbaab6e">RI_CICR1_PA_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; RI_CICR1_PA_Pos)</td></tr>
<tr class="separator:ga15a5d715667487417536e881abbaab6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cadee2fbb5f0780052597e2ea4f4697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cadee2fbb5f0780052597e2ea4f4697">RI_CICR1_PA_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; RI_CICR1_PA_Pos)</td></tr>
<tr class="separator:ga1cadee2fbb5f0780052597e2ea4f4697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96b40c94adcfae8a995057cbf193dec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96b40c94adcfae8a995057cbf193dec2">RI_CICR1_PA_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; RI_CICR1_PA_Pos)</td></tr>
<tr class="separator:ga96b40c94adcfae8a995057cbf193dec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae53687bcf53b6efd1ba3da8500daba4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae53687bcf53b6efd1ba3da8500daba4e">RI_CICR1_PA_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; RI_CICR1_PA_Pos)</td></tr>
<tr class="separator:gae53687bcf53b6efd1ba3da8500daba4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d02633aaa494507b284cf12e15245c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d02633aaa494507b284cf12e15245c">RI_CICR1_PA_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; RI_CICR1_PA_Pos)</td></tr>
<tr class="separator:ga30d02633aaa494507b284cf12e15245c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ff0924a42aa7c082668f67989f900c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ff0924a42aa7c082668f67989f900c3">RI_CICR1_PA_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; RI_CICR1_PA_Pos)</td></tr>
<tr class="separator:ga3ff0924a42aa7c082668f67989f900c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga127a606a5f80fba0c6e08a270903b984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga127a606a5f80fba0c6e08a270903b984">RI_CICR1_PA_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; RI_CICR1_PA_Pos)</td></tr>
<tr class="separator:ga127a606a5f80fba0c6e08a270903b984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1f5d864ccbf3dc8fa7ad70f6a0a3f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1f5d864ccbf3dc8fa7ad70f6a0a3f6c">RI_CICR1_PA_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; RI_CICR1_PA_Pos)</td></tr>
<tr class="separator:gad1f5d864ccbf3dc8fa7ad70f6a0a3f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b3786147b9739d2869db5d1233a05ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b3786147b9739d2869db5d1233a05ed">RI_CICR1_PA_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; RI_CICR1_PA_Pos)</td></tr>
<tr class="separator:ga2b3786147b9739d2869db5d1233a05ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa035ee78ba86b5d6dd689d3569aefe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aa035ee78ba86b5d6dd689d3569aefe">RI_CICR1_PA_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; RI_CICR1_PA_Pos)</td></tr>
<tr class="separator:ga4aa035ee78ba86b5d6dd689d3569aefe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8227abfa33e52cdb4c8900c3130f0b96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8227abfa33e52cdb4c8900c3130f0b96">RI_CICR1_PA_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; RI_CICR1_PA_Pos)</td></tr>
<tr class="separator:ga8227abfa33e52cdb4c8900c3130f0b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0e017bfb3f6c0badc84c25b1d9215dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0e017bfb3f6c0badc84c25b1d9215dc">RI_CICR1_PA_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; RI_CICR1_PA_Pos)</td></tr>
<tr class="separator:gac0e017bfb3f6c0badc84c25b1d9215dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab819f51653845cdf77139b09a2990a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab819f51653845cdf77139b09a2990a55">RI_CICR1_PA_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; RI_CICR1_PA_Pos)</td></tr>
<tr class="separator:gab819f51653845cdf77139b09a2990a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef0e4e35f9d03daa46140a5ab51ca040"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef0e4e35f9d03daa46140a5ab51ca040">RI_CICR1_PA_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; RI_CICR1_PA_Pos)</td></tr>
<tr class="separator:gaef0e4e35f9d03daa46140a5ab51ca040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59dd1165e2ff465275e57412a0043712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59dd1165e2ff465275e57412a0043712">RI_CICR1_PA_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; RI_CICR1_PA_Pos)</td></tr>
<tr class="separator:ga59dd1165e2ff465275e57412a0043712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3ee48fefcfe76b129362d1167af23d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d3ee48fefcfe76b129362d1167af23d">RI_CICR1_PA_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; RI_CICR1_PA_Pos)</td></tr>
<tr class="separator:ga0d3ee48fefcfe76b129362d1167af23d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga607299c07a4712008cf72a72413d4269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga607299c07a4712008cf72a72413d4269">RI_ASMR2_PB_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga607299c07a4712008cf72a72413d4269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf694be5d7e3382eca5b463dbfe4b438a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf694be5d7e3382eca5b463dbfe4b438a">RI_ASMR2_PB_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; RI_ASMR2_PB_Pos)</td></tr>
<tr class="separator:gaf694be5d7e3382eca5b463dbfe4b438a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a72680ef0dc557ecbfbffb98e10d477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a72680ef0dc557ecbfbffb98e10d477">RI_ASMR2_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf694be5d7e3382eca5b463dbfe4b438a">RI_ASMR2_PB_Msk</a></td></tr>
<tr class="separator:ga4a72680ef0dc557ecbfbffb98e10d477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d404537f7c94ffcd3f23b4bbeca976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4d404537f7c94ffcd3f23b4bbeca976">RI_ASMR2_PB_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; RI_ASMR2_PB_Pos)</td></tr>
<tr class="separator:gad4d404537f7c94ffcd3f23b4bbeca976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d4da8431bb17f26a5a8f1b9809a6f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40d4da8431bb17f26a5a8f1b9809a6f4">RI_ASMR2_PB_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; RI_ASMR2_PB_Pos)</td></tr>
<tr class="separator:ga40d4da8431bb17f26a5a8f1b9809a6f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga320123e958bf7bc9a4bd087fa51e38c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga320123e958bf7bc9a4bd087fa51e38c8">RI_ASMR2_PB_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; RI_ASMR2_PB_Pos)</td></tr>
<tr class="separator:ga320123e958bf7bc9a4bd087fa51e38c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15d0b436772ea961c5d3765018402844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15d0b436772ea961c5d3765018402844">RI_ASMR2_PB_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; RI_ASMR2_PB_Pos)</td></tr>
<tr class="separator:ga15d0b436772ea961c5d3765018402844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2423e2c7c5d0c5982f3c679f4e4c1a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2423e2c7c5d0c5982f3c679f4e4c1a4">RI_ASMR2_PB_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; RI_ASMR2_PB_Pos)</td></tr>
<tr class="separator:gac2423e2c7c5d0c5982f3c679f4e4c1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18bc895525c2d1ab8f352df576780c43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18bc895525c2d1ab8f352df576780c43">RI_ASMR2_PB_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; RI_ASMR2_PB_Pos)</td></tr>
<tr class="separator:ga18bc895525c2d1ab8f352df576780c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e24b05fc590dcf3ddd057ae0423f46d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e24b05fc590dcf3ddd057ae0423f46d">RI_ASMR2_PB_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; RI_ASMR2_PB_Pos)</td></tr>
<tr class="separator:ga6e24b05fc590dcf3ddd057ae0423f46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga830936e8d8a10eae779bb024d6d877bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga830936e8d8a10eae779bb024d6d877bf">RI_ASMR2_PB_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; RI_ASMR2_PB_Pos)</td></tr>
<tr class="separator:ga830936e8d8a10eae779bb024d6d877bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e75788d4d7a41b82af90cbbeefa1c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0e75788d4d7a41b82af90cbbeefa1c5">RI_ASMR2_PB_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; RI_ASMR2_PB_Pos)</td></tr>
<tr class="separator:gad0e75788d4d7a41b82af90cbbeefa1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8e9c4e0fc5c3f166c535e0ff63c2dec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8e9c4e0fc5c3f166c535e0ff63c2dec">RI_ASMR2_PB_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; RI_ASMR2_PB_Pos)</td></tr>
<tr class="separator:gad8e9c4e0fc5c3f166c535e0ff63c2dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c0a640dcddd79b3ead8ad1336c6abfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c0a640dcddd79b3ead8ad1336c6abfb">RI_ASMR2_PB_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; RI_ASMR2_PB_Pos)</td></tr>
<tr class="separator:ga2c0a640dcddd79b3ead8ad1336c6abfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6408cc11eed7a7f24cc60dbd4ec5417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6408cc11eed7a7f24cc60dbd4ec5417">RI_ASMR2_PB_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; RI_ASMR2_PB_Pos)</td></tr>
<tr class="separator:gaf6408cc11eed7a7f24cc60dbd4ec5417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf181f171db4d4fab716f59aa67559b8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf181f171db4d4fab716f59aa67559b8e">RI_ASMR2_PB_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; RI_ASMR2_PB_Pos)</td></tr>
<tr class="separator:gaf181f171db4d4fab716f59aa67559b8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8c32548376b33de536a69169bbd03e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8c32548376b33de536a69169bbd03e2">RI_ASMR2_PB_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; RI_ASMR2_PB_Pos)</td></tr>
<tr class="separator:gaa8c32548376b33de536a69169bbd03e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad822ea222d14499903fc5a7e7f169d22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad822ea222d14499903fc5a7e7f169d22">RI_ASMR2_PB_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; RI_ASMR2_PB_Pos)</td></tr>
<tr class="separator:gad822ea222d14499903fc5a7e7f169d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2fdfbae06cac47282e0b6c6eb313a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2fdfbae06cac47282e0b6c6eb313a1c">RI_ASMR2_PB_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; RI_ASMR2_PB_Pos)</td></tr>
<tr class="separator:gac2fdfbae06cac47282e0b6c6eb313a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b8ae32f6a83daafb245f7b5f806992c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b8ae32f6a83daafb245f7b5f806992c">RI_CMR2_PB_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4b8ae32f6a83daafb245f7b5f806992c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a4885c7bfcc5b33f8ac14256a37d708"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a4885c7bfcc5b33f8ac14256a37d708">RI_CMR2_PB_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; RI_CMR2_PB_Pos)</td></tr>
<tr class="separator:ga2a4885c7bfcc5b33f8ac14256a37d708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga033783f547eaf3a01d3d871f11095618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga033783f547eaf3a01d3d871f11095618">RI_CMR2_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a4885c7bfcc5b33f8ac14256a37d708">RI_CMR2_PB_Msk</a></td></tr>
<tr class="separator:ga033783f547eaf3a01d3d871f11095618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43a4415de53d2f38044162c25a7856fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43a4415de53d2f38044162c25a7856fd">RI_CMR2_PB_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; RI_CMR2_PB_Pos)</td></tr>
<tr class="separator:ga43a4415de53d2f38044162c25a7856fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45df06b54c3af240004781c958c241d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45df06b54c3af240004781c958c241d1">RI_CMR2_PB_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; RI_CMR2_PB_Pos)</td></tr>
<tr class="separator:ga45df06b54c3af240004781c958c241d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafa1795d6c0fe8ca97cca86771f0444c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafa1795d6c0fe8ca97cca86771f0444c">RI_CMR2_PB_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; RI_CMR2_PB_Pos)</td></tr>
<tr class="separator:gaafa1795d6c0fe8ca97cca86771f0444c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5124e5ac7c50f202c1a81252c03d68a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5124e5ac7c50f202c1a81252c03d68a6">RI_CMR2_PB_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; RI_CMR2_PB_Pos)</td></tr>
<tr class="separator:ga5124e5ac7c50f202c1a81252c03d68a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5536bffd46897b2b444997c5c7834e3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5536bffd46897b2b444997c5c7834e3e">RI_CMR2_PB_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; RI_CMR2_PB_Pos)</td></tr>
<tr class="separator:ga5536bffd46897b2b444997c5c7834e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f4728f06f169d5ed8a0456a525a99f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f4728f06f169d5ed8a0456a525a99f7">RI_CMR2_PB_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; RI_CMR2_PB_Pos)</td></tr>
<tr class="separator:ga5f4728f06f169d5ed8a0456a525a99f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d86551f9fab0b19a4e8649b05e27798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d86551f9fab0b19a4e8649b05e27798">RI_CMR2_PB_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; RI_CMR2_PB_Pos)</td></tr>
<tr class="separator:ga4d86551f9fab0b19a4e8649b05e27798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f6a6225c35981a62565b7d21ae47786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f6a6225c35981a62565b7d21ae47786">RI_CMR2_PB_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; RI_CMR2_PB_Pos)</td></tr>
<tr class="separator:ga0f6a6225c35981a62565b7d21ae47786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f69ec253c38e825cec20560d08a63e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f69ec253c38e825cec20560d08a63e6">RI_CMR2_PB_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; RI_CMR2_PB_Pos)</td></tr>
<tr class="separator:ga3f69ec253c38e825cec20560d08a63e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac076eef0a2da3d454f33ee8e7b494da2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac076eef0a2da3d454f33ee8e7b494da2">RI_CMR2_PB_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; RI_CMR2_PB_Pos)</td></tr>
<tr class="separator:gac076eef0a2da3d454f33ee8e7b494da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b1a09561e94c2ef3513282886e7174b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b1a09561e94c2ef3513282886e7174b">RI_CMR2_PB_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; RI_CMR2_PB_Pos)</td></tr>
<tr class="separator:ga5b1a09561e94c2ef3513282886e7174b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga083e71eca117d2c892f64a10515aaec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga083e71eca117d2c892f64a10515aaec0">RI_CMR2_PB_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; RI_CMR2_PB_Pos)</td></tr>
<tr class="separator:ga083e71eca117d2c892f64a10515aaec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19d8dd9868a818a6e4433e3603a79840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19d8dd9868a818a6e4433e3603a79840">RI_CMR2_PB_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; RI_CMR2_PB_Pos)</td></tr>
<tr class="separator:ga19d8dd9868a818a6e4433e3603a79840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a7d933f42584f9c5038b473fcddecf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a7d933f42584f9c5038b473fcddecf4">RI_CMR2_PB_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; RI_CMR2_PB_Pos)</td></tr>
<tr class="separator:ga9a7d933f42584f9c5038b473fcddecf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e48f37b5da4658af72015fe695beae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e48f37b5da4658af72015fe695beae">RI_CMR2_PB_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; RI_CMR2_PB_Pos)</td></tr>
<tr class="separator:gaa4e48f37b5da4658af72015fe695beae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08926da93fa6a92d49ccf2b05efbc44f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08926da93fa6a92d49ccf2b05efbc44f">RI_CMR2_PB_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; RI_CMR2_PB_Pos)</td></tr>
<tr class="separator:ga08926da93fa6a92d49ccf2b05efbc44f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b3c825ad3b957a95ca0042042ed7662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b3c825ad3b957a95ca0042042ed7662">RI_CICR2_PB_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9b3c825ad3b957a95ca0042042ed7662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65ac4191dd14b619575b4f83a94de43e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65ac4191dd14b619575b4f83a94de43e">RI_CICR2_PB_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; RI_CICR2_PB_Pos)</td></tr>
<tr class="separator:ga65ac4191dd14b619575b4f83a94de43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35b64a185d0995d7ef09b337ce305bc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35b64a185d0995d7ef09b337ce305bc1">RI_CICR2_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65ac4191dd14b619575b4f83a94de43e">RI_CICR2_PB_Msk</a></td></tr>
<tr class="separator:ga35b64a185d0995d7ef09b337ce305bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a8ccbff6d9b9e06eab4b9a6e940b69e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a8ccbff6d9b9e06eab4b9a6e940b69e">RI_CICR2_PB_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; RI_CICR2_PB_Pos)</td></tr>
<tr class="separator:ga6a8ccbff6d9b9e06eab4b9a6e940b69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8850f6b66f4c420b10696a9b00e1ed67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8850f6b66f4c420b10696a9b00e1ed67">RI_CICR2_PB_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; RI_CICR2_PB_Pos)</td></tr>
<tr class="separator:ga8850f6b66f4c420b10696a9b00e1ed67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf474b8a649d91a6d2fe3bb465b65995d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf474b8a649d91a6d2fe3bb465b65995d">RI_CICR2_PB_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; RI_CICR2_PB_Pos)</td></tr>
<tr class="separator:gaf474b8a649d91a6d2fe3bb465b65995d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82f46fa632451c4d66f1a99ca7dad1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82f46fa632451c4d66f1a99ca7dad1e8">RI_CICR2_PB_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; RI_CICR2_PB_Pos)</td></tr>
<tr class="separator:ga82f46fa632451c4d66f1a99ca7dad1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e0d1222eb02bcc9dd0b0f2052eb01ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e0d1222eb02bcc9dd0b0f2052eb01ce">RI_CICR2_PB_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; RI_CICR2_PB_Pos)</td></tr>
<tr class="separator:ga9e0d1222eb02bcc9dd0b0f2052eb01ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed9d4e85463eced529c5351089b444cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed9d4e85463eced529c5351089b444cf">RI_CICR2_PB_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; RI_CICR2_PB_Pos)</td></tr>
<tr class="separator:gaed9d4e85463eced529c5351089b444cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d36da5ce1f3bcf6870c8b52d7a8e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17d36da5ce1f3bcf6870c8b52d7a8e45">RI_CICR2_PB_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; RI_CICR2_PB_Pos)</td></tr>
<tr class="separator:ga17d36da5ce1f3bcf6870c8b52d7a8e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9531583b8d307239f90cdd834dc53bd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9531583b8d307239f90cdd834dc53bd3">RI_CICR2_PB_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; RI_CICR2_PB_Pos)</td></tr>
<tr class="separator:ga9531583b8d307239f90cdd834dc53bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93288b0214d15ec5c6a9bafe60e414aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93288b0214d15ec5c6a9bafe60e414aa">RI_CICR2_PB_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; RI_CICR2_PB_Pos)</td></tr>
<tr class="separator:ga93288b0214d15ec5c6a9bafe60e414aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7935fc13e448155b0277812cc6fab59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7935fc13e448155b0277812cc6fab59">RI_CICR2_PB_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; RI_CICR2_PB_Pos)</td></tr>
<tr class="separator:gac7935fc13e448155b0277812cc6fab59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bb84317b33a232f04bb41b89c389ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bb84317b33a232f04bb41b89c389ebf">RI_CICR2_PB_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; RI_CICR2_PB_Pos)</td></tr>
<tr class="separator:ga4bb84317b33a232f04bb41b89c389ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga884dc9ca65d8adbe3444980784512e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga884dc9ca65d8adbe3444980784512e13">RI_CICR2_PB_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; RI_CICR2_PB_Pos)</td></tr>
<tr class="separator:ga884dc9ca65d8adbe3444980784512e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae22ca4f9deb7b90e11e3392a47485f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae22ca4f9deb7b90e11e3392a47485f81">RI_CICR2_PB_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; RI_CICR2_PB_Pos)</td></tr>
<tr class="separator:gae22ca4f9deb7b90e11e3392a47485f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d8185f2bcec4b8df1dbecf5da50051a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d8185f2bcec4b8df1dbecf5da50051a">RI_CICR2_PB_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; RI_CICR2_PB_Pos)</td></tr>
<tr class="separator:ga6d8185f2bcec4b8df1dbecf5da50051a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5bb73e0069c41b592640ab6379c02b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5bb73e0069c41b592640ab6379c02b7">RI_CICR2_PB_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; RI_CICR2_PB_Pos)</td></tr>
<tr class="separator:gaa5bb73e0069c41b592640ab6379c02b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac21034063a65171e19fd9e8fe5a7d031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac21034063a65171e19fd9e8fe5a7d031">RI_CICR2_PB_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; RI_CICR2_PB_Pos)</td></tr>
<tr class="separator:gac21034063a65171e19fd9e8fe5a7d031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b084d5e838ba64791079455456bbd8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b084d5e838ba64791079455456bbd8e">RI_ASMR3_PC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6b084d5e838ba64791079455456bbd8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b73b36c406d19519433c882e2591295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b73b36c406d19519433c882e2591295">RI_ASMR3_PC_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; RI_ASMR3_PC_Pos)</td></tr>
<tr class="separator:ga4b73b36c406d19519433c882e2591295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764ba2f27ff8ce082ceb171672f88c64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga764ba2f27ff8ce082ceb171672f88c64">RI_ASMR3_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b73b36c406d19519433c882e2591295">RI_ASMR3_PC_Msk</a></td></tr>
<tr class="separator:ga764ba2f27ff8ce082ceb171672f88c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8c6a7fc955e8bc5ee095ef61ef1793c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8c6a7fc955e8bc5ee095ef61ef1793c">RI_ASMR3_PC_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; RI_ASMR3_PC_Pos)</td></tr>
<tr class="separator:gab8c6a7fc955e8bc5ee095ef61ef1793c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ee395b02898ca36bd4718505d7066e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ee395b02898ca36bd4718505d7066e6">RI_ASMR3_PC_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; RI_ASMR3_PC_Pos)</td></tr>
<tr class="separator:ga7ee395b02898ca36bd4718505d7066e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff026fc0609ed219afef7a2b7d17fd22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff026fc0609ed219afef7a2b7d17fd22">RI_ASMR3_PC_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; RI_ASMR3_PC_Pos)</td></tr>
<tr class="separator:gaff026fc0609ed219afef7a2b7d17fd22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e0cc2c1a7c2bdc6e493bfce88ced29b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e0cc2c1a7c2bdc6e493bfce88ced29b">RI_ASMR3_PC_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; RI_ASMR3_PC_Pos)</td></tr>
<tr class="separator:ga8e0cc2c1a7c2bdc6e493bfce88ced29b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d30c53ac2db12f3b429ee32eff522be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d30c53ac2db12f3b429ee32eff522be">RI_ASMR3_PC_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; RI_ASMR3_PC_Pos)</td></tr>
<tr class="separator:ga1d30c53ac2db12f3b429ee32eff522be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16358507868f9355b252da388af2263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad16358507868f9355b252da388af2263">RI_ASMR3_PC_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; RI_ASMR3_PC_Pos)</td></tr>
<tr class="separator:gad16358507868f9355b252da388af2263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa277fa69f57d440ff3f7b51beafbb29f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa277fa69f57d440ff3f7b51beafbb29f">RI_ASMR3_PC_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; RI_ASMR3_PC_Pos)</td></tr>
<tr class="separator:gaa277fa69f57d440ff3f7b51beafbb29f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc1e34aecb3d43a50548f750d301199f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc1e34aecb3d43a50548f750d301199f">RI_ASMR3_PC_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; RI_ASMR3_PC_Pos)</td></tr>
<tr class="separator:gadc1e34aecb3d43a50548f750d301199f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga175c1b5bb7499a29ad4b6cee7c6af448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga175c1b5bb7499a29ad4b6cee7c6af448">RI_ASMR3_PC_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; RI_ASMR3_PC_Pos)</td></tr>
<tr class="separator:ga175c1b5bb7499a29ad4b6cee7c6af448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61c72fb8df9fb9cba00ee01acafdc0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab61c72fb8df9fb9cba00ee01acafdc0a">RI_ASMR3_PC_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; RI_ASMR3_PC_Pos)</td></tr>
<tr class="separator:gab61c72fb8df9fb9cba00ee01acafdc0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabb68eadc0819d395681642e1b432252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabb68eadc0819d395681642e1b432252">RI_ASMR3_PC_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; RI_ASMR3_PC_Pos)</td></tr>
<tr class="separator:gaabb68eadc0819d395681642e1b432252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc8fd79a1d008778e27c56a8d24dc61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc8fd79a1d008778e27c56a8d24dc61a">RI_ASMR3_PC_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; RI_ASMR3_PC_Pos)</td></tr>
<tr class="separator:gacc8fd79a1d008778e27c56a8d24dc61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga074d223475dc20d5f4003388540d4a9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga074d223475dc20d5f4003388540d4a9c">RI_ASMR3_PC_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; RI_ASMR3_PC_Pos)</td></tr>
<tr class="separator:ga074d223475dc20d5f4003388540d4a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85c50eeff832802f7ede1da219d13e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85c50eeff832802f7ede1da219d13e7a">RI_ASMR3_PC_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; RI_ASMR3_PC_Pos)</td></tr>
<tr class="separator:ga85c50eeff832802f7ede1da219d13e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79799aba835497b1a6173c9ebf1d89ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79799aba835497b1a6173c9ebf1d89ad">RI_ASMR3_PC_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; RI_ASMR3_PC_Pos)</td></tr>
<tr class="separator:ga79799aba835497b1a6173c9ebf1d89ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9d93c73b3ffcad58c305db44a381be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9d93c73b3ffcad58c305db44a381be7">RI_ASMR3_PC_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; RI_ASMR3_PC_Pos)</td></tr>
<tr class="separator:gaf9d93c73b3ffcad58c305db44a381be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga585581016513bf17874e3e151099a3f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga585581016513bf17874e3e151099a3f4">RI_CMR3_PC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga585581016513bf17874e3e151099a3f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f9d3c8d360d7bd131751ed066a66f9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f9d3c8d360d7bd131751ed066a66f9f">RI_CMR3_PC_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; RI_CMR3_PC_Pos)</td></tr>
<tr class="separator:ga2f9d3c8d360d7bd131751ed066a66f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa70657b87328a15e28046e5900db6553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa70657b87328a15e28046e5900db6553">RI_CMR3_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f9d3c8d360d7bd131751ed066a66f9f">RI_CMR3_PC_Msk</a></td></tr>
<tr class="separator:gaa70657b87328a15e28046e5900db6553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2cdb7aa39c65b62971f4c12e9570561"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2cdb7aa39c65b62971f4c12e9570561">RI_CMR3_PC_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; RI_CMR3_PC_Pos)</td></tr>
<tr class="separator:gaf2cdb7aa39c65b62971f4c12e9570561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3936d5866564fdd3b3459914ac2fee5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3936d5866564fdd3b3459914ac2fee5c">RI_CMR3_PC_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; RI_CMR3_PC_Pos)</td></tr>
<tr class="separator:ga3936d5866564fdd3b3459914ac2fee5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61bd9ed73f6ebf53e3e220b72d9b1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab61bd9ed73f6ebf53e3e220b72d9b1aa">RI_CMR3_PC_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; RI_CMR3_PC_Pos)</td></tr>
<tr class="separator:gab61bd9ed73f6ebf53e3e220b72d9b1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e6db995bfa043097c4a30bc8f60a25f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e6db995bfa043097c4a30bc8f60a25f">RI_CMR3_PC_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; RI_CMR3_PC_Pos)</td></tr>
<tr class="separator:ga3e6db995bfa043097c4a30bc8f60a25f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f588a791a39f071a91e556af0c0e810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f588a791a39f071a91e556af0c0e810">RI_CMR3_PC_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; RI_CMR3_PC_Pos)</td></tr>
<tr class="separator:ga1f588a791a39f071a91e556af0c0e810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e7e1101a1d954e4cb68a14d6fc379d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e7e1101a1d954e4cb68a14d6fc379d">RI_CMR3_PC_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; RI_CMR3_PC_Pos)</td></tr>
<tr class="separator:ga40e7e1101a1d954e4cb68a14d6fc379d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1737ae1ff626a663cad4908153f00d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1737ae1ff626a663cad4908153f00d3">RI_CMR3_PC_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; RI_CMR3_PC_Pos)</td></tr>
<tr class="separator:gae1737ae1ff626a663cad4908153f00d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915ba6e2000de16d9a8f5cdf90cb59b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga915ba6e2000de16d9a8f5cdf90cb59b7">RI_CMR3_PC_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; RI_CMR3_PC_Pos)</td></tr>
<tr class="separator:ga915ba6e2000de16d9a8f5cdf90cb59b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad08ce2a0d7b6513ff2ad743da2f9535"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad08ce2a0d7b6513ff2ad743da2f9535">RI_CMR3_PC_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; RI_CMR3_PC_Pos)</td></tr>
<tr class="separator:gaad08ce2a0d7b6513ff2ad743da2f9535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafd01694e5a3072cc1805f79289eb6bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafd01694e5a3072cc1805f79289eb6bc">RI_CMR3_PC_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; RI_CMR3_PC_Pos)</td></tr>
<tr class="separator:gaafd01694e5a3072cc1805f79289eb6bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45d5140e32315a02bc55620488976dcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45d5140e32315a02bc55620488976dcf">RI_CMR3_PC_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; RI_CMR3_PC_Pos)</td></tr>
<tr class="separator:ga45d5140e32315a02bc55620488976dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9472304d7d47f376dbb322ffb2ea098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9472304d7d47f376dbb322ffb2ea098">RI_CMR3_PC_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; RI_CMR3_PC_Pos)</td></tr>
<tr class="separator:gae9472304d7d47f376dbb322ffb2ea098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f27045026da6392a344af477a62c79c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f27045026da6392a344af477a62c79c">RI_CMR3_PC_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; RI_CMR3_PC_Pos)</td></tr>
<tr class="separator:ga8f27045026da6392a344af477a62c79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ac1f71ce60bd0bea18cc5c84d082f6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ac1f71ce60bd0bea18cc5c84d082f6e">RI_CMR3_PC_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; RI_CMR3_PC_Pos)</td></tr>
<tr class="separator:ga9ac1f71ce60bd0bea18cc5c84d082f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85f57d02146fd74c8a23f9a7b710fb11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85f57d02146fd74c8a23f9a7b710fb11">RI_CMR3_PC_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; RI_CMR3_PC_Pos)</td></tr>
<tr class="separator:ga85f57d02146fd74c8a23f9a7b710fb11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ebf1ef92ed91920c1c34ccb9670564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68ebf1ef92ed91920c1c34ccb9670564">RI_CMR3_PC_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; RI_CMR3_PC_Pos)</td></tr>
<tr class="separator:ga68ebf1ef92ed91920c1c34ccb9670564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1caee5e5019d461cfa78c0dcb13f5eb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1caee5e5019d461cfa78c0dcb13f5eb2">RI_CICR3_PC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1caee5e5019d461cfa78c0dcb13f5eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53890e034790b724d6e767cabd6ba6bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53890e034790b724d6e767cabd6ba6bf">RI_CICR3_PC_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; RI_CICR3_PC_Pos)</td></tr>
<tr class="separator:ga53890e034790b724d6e767cabd6ba6bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48b42aa0613f69be2fbf70f9ab656b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48b42aa0613f69be2fbf70f9ab656b32">RI_CICR3_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53890e034790b724d6e767cabd6ba6bf">RI_CICR3_PC_Msk</a></td></tr>
<tr class="separator:ga48b42aa0613f69be2fbf70f9ab656b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9940bd78382fc5f64093c7477d86209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9940bd78382fc5f64093c7477d86209">RI_CICR3_PC_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; RI_CICR3_PC_Pos)</td></tr>
<tr class="separator:gaf9940bd78382fc5f64093c7477d86209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27049b7354eb400de337cc8902c462da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27049b7354eb400de337cc8902c462da">RI_CICR3_PC_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; RI_CICR3_PC_Pos)</td></tr>
<tr class="separator:ga27049b7354eb400de337cc8902c462da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff3878f3e422c87378d47f7c24ec53aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff3878f3e422c87378d47f7c24ec53aa">RI_CICR3_PC_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; RI_CICR3_PC_Pos)</td></tr>
<tr class="separator:gaff3878f3e422c87378d47f7c24ec53aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d2ee9eae2eff3e79f047569521595ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d2ee9eae2eff3e79f047569521595ed">RI_CICR3_PC_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; RI_CICR3_PC_Pos)</td></tr>
<tr class="separator:ga9d2ee9eae2eff3e79f047569521595ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ab1a983847f209821704545489c427e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ab1a983847f209821704545489c427e">RI_CICR3_PC_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; RI_CICR3_PC_Pos)</td></tr>
<tr class="separator:ga0ab1a983847f209821704545489c427e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50bad7e13751269bb498af82cbf76818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50bad7e13751269bb498af82cbf76818">RI_CICR3_PC_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; RI_CICR3_PC_Pos)</td></tr>
<tr class="separator:ga50bad7e13751269bb498af82cbf76818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f410f9aed368be13136b60bd83a1608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f410f9aed368be13136b60bd83a1608">RI_CICR3_PC_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; RI_CICR3_PC_Pos)</td></tr>
<tr class="separator:ga1f410f9aed368be13136b60bd83a1608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11da331528392898203d2470f6d53fea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11da331528392898203d2470f6d53fea">RI_CICR3_PC_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; RI_CICR3_PC_Pos)</td></tr>
<tr class="separator:ga11da331528392898203d2470f6d53fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7862c449be220f99e3dbb731757527f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7862c449be220f99e3dbb731757527f">RI_CICR3_PC_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; RI_CICR3_PC_Pos)</td></tr>
<tr class="separator:gaf7862c449be220f99e3dbb731757527f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e68a3ced09ce8da9f9d898d74bf3dda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e68a3ced09ce8da9f9d898d74bf3dda">RI_CICR3_PC_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; RI_CICR3_PC_Pos)</td></tr>
<tr class="separator:ga9e68a3ced09ce8da9f9d898d74bf3dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaf39f3d72f391a28721040f071b96ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaf39f3d72f391a28721040f071b96ff">RI_CICR3_PC_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; RI_CICR3_PC_Pos)</td></tr>
<tr class="separator:gabaf39f3d72f391a28721040f071b96ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9af03f4071e300476900ac0d959018b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9af03f4071e300476900ac0d959018b">RI_CICR3_PC_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; RI_CICR3_PC_Pos)</td></tr>
<tr class="separator:gab9af03f4071e300476900ac0d959018b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b0d08622d3602b399da9add9891c542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b0d08622d3602b399da9add9891c542">RI_CICR3_PC_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; RI_CICR3_PC_Pos)</td></tr>
<tr class="separator:ga5b0d08622d3602b399da9add9891c542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29facbf5db64535b298acbdd268ed8f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29facbf5db64535b298acbdd268ed8f7">RI_CICR3_PC_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; RI_CICR3_PC_Pos)</td></tr>
<tr class="separator:ga29facbf5db64535b298acbdd268ed8f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f9bc54aa7bae75133f28c1e270d25bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f9bc54aa7bae75133f28c1e270d25bd">RI_CICR3_PC_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; RI_CICR3_PC_Pos)</td></tr>
<tr class="separator:ga9f9bc54aa7bae75133f28c1e270d25bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12918241f25396405ee257a084dd731e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12918241f25396405ee257a084dd731e">RI_CICR3_PC_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; RI_CICR3_PC_Pos)</td></tr>
<tr class="separator:ga12918241f25396405ee257a084dd731e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b1e07e035a655c5e89cda461545934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39b1e07e035a655c5e89cda461545934">RI_ASMR4_PF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga39b1e07e035a655c5e89cda461545934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b177970be1fb97cc0c1c9a1fbc5304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b177970be1fb97cc0c1c9a1fbc5304">RI_ASMR4_PF_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; RI_ASMR4_PF_Pos)</td></tr>
<tr class="separator:ga34b177970be1fb97cc0c1c9a1fbc5304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea055d99207ffe5d6bb8146298b86dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea055d99207ffe5d6bb8146298b86dfc">RI_ASMR4_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34b177970be1fb97cc0c1c9a1fbc5304">RI_ASMR4_PF_Msk</a></td></tr>
<tr class="separator:gaea055d99207ffe5d6bb8146298b86dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75178d33027f3b550c3830c8674dd221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75178d33027f3b550c3830c8674dd221">RI_ASMR4_PF_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; RI_ASMR4_PF_Pos)</td></tr>
<tr class="separator:ga75178d33027f3b550c3830c8674dd221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf021cf0b3549bf053d6039dcf1f5c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf021cf0b3549bf053d6039dcf1f5c56">RI_ASMR4_PF_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; RI_ASMR4_PF_Pos)</td></tr>
<tr class="separator:gacf021cf0b3549bf053d6039dcf1f5c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a783ff1fe097312dac0cbcf42c572b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a783ff1fe097312dac0cbcf42c572b3">RI_ASMR4_PF_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; RI_ASMR4_PF_Pos)</td></tr>
<tr class="separator:ga0a783ff1fe097312dac0cbcf42c572b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e5612a7fb952f3aa2c167325d69c866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e5612a7fb952f3aa2c167325d69c866">RI_ASMR4_PF_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; RI_ASMR4_PF_Pos)</td></tr>
<tr class="separator:ga6e5612a7fb952f3aa2c167325d69c866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadff1ac8daa34568aa8111f3bfeefa3bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadff1ac8daa34568aa8111f3bfeefa3bd">RI_ASMR4_PF_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; RI_ASMR4_PF_Pos)</td></tr>
<tr class="separator:gadff1ac8daa34568aa8111f3bfeefa3bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23231dad85252e9237af5f1a9896abfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23231dad85252e9237af5f1a9896abfc">RI_ASMR4_PF_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; RI_ASMR4_PF_Pos)</td></tr>
<tr class="separator:ga23231dad85252e9237af5f1a9896abfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f71338e421e4d50e0e2ca5429c6b159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f71338e421e4d50e0e2ca5429c6b159">RI_ASMR4_PF_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; RI_ASMR4_PF_Pos)</td></tr>
<tr class="separator:ga1f71338e421e4d50e0e2ca5429c6b159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a185946af21875fdd3693500d135d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97a185946af21875fdd3693500d135d9">RI_ASMR4_PF_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; RI_ASMR4_PF_Pos)</td></tr>
<tr class="separator:ga97a185946af21875fdd3693500d135d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab819fcabdff26554e02bf48b4c29b93b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab819fcabdff26554e02bf48b4c29b93b">RI_ASMR4_PF_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; RI_ASMR4_PF_Pos)</td></tr>
<tr class="separator:gab819fcabdff26554e02bf48b4c29b93b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78dac4dc32926851d65b19edab12cea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78dac4dc32926851d65b19edab12cea0">RI_ASMR4_PF_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; RI_ASMR4_PF_Pos)</td></tr>
<tr class="separator:ga78dac4dc32926851d65b19edab12cea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab99c3b33563d622f6b6ffad3b53092cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab99c3b33563d622f6b6ffad3b53092cd">RI_ASMR4_PF_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; RI_ASMR4_PF_Pos)</td></tr>
<tr class="separator:gab99c3b33563d622f6b6ffad3b53092cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35516586b68d557621f0dcf65a29e40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35516586b68d557621f0dcf65a29e40a">RI_ASMR4_PF_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; RI_ASMR4_PF_Pos)</td></tr>
<tr class="separator:ga35516586b68d557621f0dcf65a29e40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac033660fdf9f3601f25b61238921f7e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac033660fdf9f3601f25b61238921f7e8">RI_ASMR4_PF_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; RI_ASMR4_PF_Pos)</td></tr>
<tr class="separator:gac033660fdf9f3601f25b61238921f7e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7be1a7b73390e4a1113eb6a4f92ac464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7be1a7b73390e4a1113eb6a4f92ac464">RI_ASMR4_PF_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; RI_ASMR4_PF_Pos)</td></tr>
<tr class="separator:ga7be1a7b73390e4a1113eb6a4f92ac464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa51b06f7473dd386414113b185a40a69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa51b06f7473dd386414113b185a40a69">RI_ASMR4_PF_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; RI_ASMR4_PF_Pos)</td></tr>
<tr class="separator:gaa51b06f7473dd386414113b185a40a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1a4d9d214d9eb549c810c8798eb5092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1a4d9d214d9eb549c810c8798eb5092">RI_ASMR4_PF_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; RI_ASMR4_PF_Pos)</td></tr>
<tr class="separator:gaa1a4d9d214d9eb549c810c8798eb5092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad83df8de5d12c2918108ba98aa02b17a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad83df8de5d12c2918108ba98aa02b17a">RI_CMR4_PF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad83df8de5d12c2918108ba98aa02b17a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2484d99f4321fb798f462e92eb365189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2484d99f4321fb798f462e92eb365189">RI_CMR4_PF_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; RI_CMR4_PF_Pos)</td></tr>
<tr class="separator:ga2484d99f4321fb798f462e92eb365189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7c48415d24d7a25edd15681d2335775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7c48415d24d7a25edd15681d2335775">RI_CMR4_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2484d99f4321fb798f462e92eb365189">RI_CMR4_PF_Msk</a></td></tr>
<tr class="separator:gac7c48415d24d7a25edd15681d2335775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32e6ed21f2398fb879cd4bee7d3c1a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32e6ed21f2398fb879cd4bee7d3c1a20">RI_CMR4_PF_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; RI_CMR4_PF_Pos)</td></tr>
<tr class="separator:ga32e6ed21f2398fb879cd4bee7d3c1a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5791af4d78464929d993db390c8fb12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5791af4d78464929d993db390c8fb12">RI_CMR4_PF_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; RI_CMR4_PF_Pos)</td></tr>
<tr class="separator:gad5791af4d78464929d993db390c8fb12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0738f6ad5b9601502b20dbb3fb3f8cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0738f6ad5b9601502b20dbb3fb3f8cc">RI_CMR4_PF_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; RI_CMR4_PF_Pos)</td></tr>
<tr class="separator:gaa0738f6ad5b9601502b20dbb3fb3f8cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d41eed85b56e83f49eecb70426a060b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d41eed85b56e83f49eecb70426a060b">RI_CMR4_PF_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; RI_CMR4_PF_Pos)</td></tr>
<tr class="separator:ga3d41eed85b56e83f49eecb70426a060b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f735045ac8f1f463865bbdf7087babe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f735045ac8f1f463865bbdf7087babe">RI_CMR4_PF_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; RI_CMR4_PF_Pos)</td></tr>
<tr class="separator:ga1f735045ac8f1f463865bbdf7087babe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ab0f459666d320b688fca500927ba00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ab0f459666d320b688fca500927ba00">RI_CMR4_PF_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; RI_CMR4_PF_Pos)</td></tr>
<tr class="separator:ga8ab0f459666d320b688fca500927ba00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae313355ac2da746d32e03db5601db72f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae313355ac2da746d32e03db5601db72f">RI_CMR4_PF_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; RI_CMR4_PF_Pos)</td></tr>
<tr class="separator:gae313355ac2da746d32e03db5601db72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47051fbc01ab867d023ff55cbe48fae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab47051fbc01ab867d023ff55cbe48fae">RI_CMR4_PF_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; RI_CMR4_PF_Pos)</td></tr>
<tr class="separator:gab47051fbc01ab867d023ff55cbe48fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25704b990b69b161441beb679cbf4a59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25704b990b69b161441beb679cbf4a59">RI_CMR4_PF_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; RI_CMR4_PF_Pos)</td></tr>
<tr class="separator:ga25704b990b69b161441beb679cbf4a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e45c342356252d4151b545c45a3919d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e45c342356252d4151b545c45a3919d">RI_CMR4_PF_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; RI_CMR4_PF_Pos)</td></tr>
<tr class="separator:ga5e45c342356252d4151b545c45a3919d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39de8b57445c2f2d7ad83e4df833b794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39de8b57445c2f2d7ad83e4df833b794">RI_CMR4_PF_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; RI_CMR4_PF_Pos)</td></tr>
<tr class="separator:ga39de8b57445c2f2d7ad83e4df833b794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0986893ae3cf989e9540c4fbe693126a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0986893ae3cf989e9540c4fbe693126a">RI_CMR4_PF_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; RI_CMR4_PF_Pos)</td></tr>
<tr class="separator:ga0986893ae3cf989e9540c4fbe693126a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373de968deb15318bb44d2c7ef709a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga373de968deb15318bb44d2c7ef709a1b">RI_CMR4_PF_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; RI_CMR4_PF_Pos)</td></tr>
<tr class="separator:ga373de968deb15318bb44d2c7ef709a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5aafc68669543714602e56e70b2fc5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5aafc68669543714602e56e70b2fc5b">RI_CMR4_PF_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; RI_CMR4_PF_Pos)</td></tr>
<tr class="separator:gab5aafc68669543714602e56e70b2fc5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0001490ec4b0302c4595c6b4e86b4181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0001490ec4b0302c4595c6b4e86b4181">RI_CMR4_PF_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; RI_CMR4_PF_Pos)</td></tr>
<tr class="separator:ga0001490ec4b0302c4595c6b4e86b4181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa481cd65d887f3fe94bcfb9c32fc740c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa481cd65d887f3fe94bcfb9c32fc740c">RI_CMR4_PF_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; RI_CMR4_PF_Pos)</td></tr>
<tr class="separator:gaa481cd65d887f3fe94bcfb9c32fc740c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6578ef2b5343bf73ddf1a735283d5c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6578ef2b5343bf73ddf1a735283d5c48">RI_CICR4_PF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6578ef2b5343bf73ddf1a735283d5c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c5997f8e45942f0f1a79714b5f4d05f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c5997f8e45942f0f1a79714b5f4d05f">RI_CICR4_PF_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; RI_CICR4_PF_Pos)</td></tr>
<tr class="separator:ga4c5997f8e45942f0f1a79714b5f4d05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57c32d1b6c72010a85adabef51baf0c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57c32d1b6c72010a85adabef51baf0c7">RI_CICR4_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c5997f8e45942f0f1a79714b5f4d05f">RI_CICR4_PF_Msk</a></td></tr>
<tr class="separator:ga57c32d1b6c72010a85adabef51baf0c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga339099779c7bf5a65c3ef68976366a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga339099779c7bf5a65c3ef68976366a11">RI_CICR4_PF_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; RI_CICR4_PF_Pos)</td></tr>
<tr class="separator:ga339099779c7bf5a65c3ef68976366a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3254c652bafc9123fb18144332ec8be9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3254c652bafc9123fb18144332ec8be9">RI_CICR4_PF_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; RI_CICR4_PF_Pos)</td></tr>
<tr class="separator:ga3254c652bafc9123fb18144332ec8be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga249af341f266d2bb25b099ac4fff5655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga249af341f266d2bb25b099ac4fff5655">RI_CICR4_PF_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; RI_CICR4_PF_Pos)</td></tr>
<tr class="separator:ga249af341f266d2bb25b099ac4fff5655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab90cd2191cdf9453ce88a60b6eed0b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab90cd2191cdf9453ce88a60b6eed0b62">RI_CICR4_PF_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; RI_CICR4_PF_Pos)</td></tr>
<tr class="separator:gab90cd2191cdf9453ce88a60b6eed0b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac70e42757cf5bc32a297c91b03c5f0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac70e42757cf5bc32a297c91b03c5f0a5">RI_CICR4_PF_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; RI_CICR4_PF_Pos)</td></tr>
<tr class="separator:gac70e42757cf5bc32a297c91b03c5f0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f171fed5c0103997b443655dfc99b33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f171fed5c0103997b443655dfc99b33">RI_CICR4_PF_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; RI_CICR4_PF_Pos)</td></tr>
<tr class="separator:ga9f171fed5c0103997b443655dfc99b33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0db40e0be788f594f4dc701c9a2ea71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0db40e0be788f594f4dc701c9a2ea71">RI_CICR4_PF_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; RI_CICR4_PF_Pos)</td></tr>
<tr class="separator:gad0db40e0be788f594f4dc701c9a2ea71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5340bd7ee37dc458749cc2444a651ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5340bd7ee37dc458749cc2444a651ab">RI_CICR4_PF_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; RI_CICR4_PF_Pos)</td></tr>
<tr class="separator:gac5340bd7ee37dc458749cc2444a651ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab08b6474956c9a331cd3ccab30b29278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab08b6474956c9a331cd3ccab30b29278">RI_CICR4_PF_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; RI_CICR4_PF_Pos)</td></tr>
<tr class="separator:gab08b6474956c9a331cd3ccab30b29278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6becaace9ccf52ad93e4e016bd343f58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6becaace9ccf52ad93e4e016bd343f58">RI_CICR4_PF_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; RI_CICR4_PF_Pos)</td></tr>
<tr class="separator:ga6becaace9ccf52ad93e4e016bd343f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf66146518e686a80751d30a0e9646322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf66146518e686a80751d30a0e9646322">RI_CICR4_PF_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; RI_CICR4_PF_Pos)</td></tr>
<tr class="separator:gaf66146518e686a80751d30a0e9646322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3677404cf05376f7c9d89faa8a0d0df0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3677404cf05376f7c9d89faa8a0d0df0">RI_CICR4_PF_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; RI_CICR4_PF_Pos)</td></tr>
<tr class="separator:ga3677404cf05376f7c9d89faa8a0d0df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga716406e022af8a7af67e52b3fba4f871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga716406e022af8a7af67e52b3fba4f871">RI_CICR4_PF_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; RI_CICR4_PF_Pos)</td></tr>
<tr class="separator:ga716406e022af8a7af67e52b3fba4f871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe32c0bc4066a60225a2925d3cacbe27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe32c0bc4066a60225a2925d3cacbe27">RI_CICR4_PF_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; RI_CICR4_PF_Pos)</td></tr>
<tr class="separator:gabe32c0bc4066a60225a2925d3cacbe27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadba266c6f023e114f06ce40e707eb551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadba266c6f023e114f06ce40e707eb551">RI_CICR4_PF_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; RI_CICR4_PF_Pos)</td></tr>
<tr class="separator:gadba266c6f023e114f06ce40e707eb551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64119c398f7b78c007b6646757aa45e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64119c398f7b78c007b6646757aa45e8">RI_CICR4_PF_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; RI_CICR4_PF_Pos)</td></tr>
<tr class="separator:ga64119c398f7b78c007b6646757aa45e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd2e0e76388e7d855f3ddc5c285e68ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd2e0e76388e7d855f3ddc5c285e68ce">RI_ASMR5_PG_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacd2e0e76388e7d855f3ddc5c285e68ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420377dfc362cf12c2e0b49f8f82b35a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga420377dfc362cf12c2e0b49f8f82b35a">RI_ASMR5_PG_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; RI_ASMR5_PG_Pos)</td></tr>
<tr class="separator:ga420377dfc362cf12c2e0b49f8f82b35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4427bade45bf73c5810d06cd56c37e16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4427bade45bf73c5810d06cd56c37e16">RI_ASMR5_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga420377dfc362cf12c2e0b49f8f82b35a">RI_ASMR5_PG_Msk</a></td></tr>
<tr class="separator:ga4427bade45bf73c5810d06cd56c37e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa78c7bd29fed7cd36d9810344a0cad82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa78c7bd29fed7cd36d9810344a0cad82">RI_ASMR5_PG_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; RI_ASMR5_PG_Pos)</td></tr>
<tr class="separator:gaa78c7bd29fed7cd36d9810344a0cad82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0155e2c9547c706bee237205a2ff6566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0155e2c9547c706bee237205a2ff6566">RI_ASMR5_PG_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; RI_ASMR5_PG_Pos)</td></tr>
<tr class="separator:ga0155e2c9547c706bee237205a2ff6566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57096179bf181a30ac760c7f8b017eb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57096179bf181a30ac760c7f8b017eb2">RI_ASMR5_PG_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; RI_ASMR5_PG_Pos)</td></tr>
<tr class="separator:ga57096179bf181a30ac760c7f8b017eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9690d8418a04e51b1b7965c36fe98227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9690d8418a04e51b1b7965c36fe98227">RI_ASMR5_PG_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; RI_ASMR5_PG_Pos)</td></tr>
<tr class="separator:ga9690d8418a04e51b1b7965c36fe98227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348ab53f4b36d4babb1010601391c860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga348ab53f4b36d4babb1010601391c860">RI_ASMR5_PG_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; RI_ASMR5_PG_Pos)</td></tr>
<tr class="separator:ga348ab53f4b36d4babb1010601391c860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f37c5b28dadef6b2e626a48f6b57b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f37c5b28dadef6b2e626a48f6b57b2c">RI_ASMR5_PG_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; RI_ASMR5_PG_Pos)</td></tr>
<tr class="separator:ga7f37c5b28dadef6b2e626a48f6b57b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35313c91481b262d238bacb57ba8fe68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35313c91481b262d238bacb57ba8fe68">RI_ASMR5_PG_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; RI_ASMR5_PG_Pos)</td></tr>
<tr class="separator:ga35313c91481b262d238bacb57ba8fe68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b55972393b0e23a90d98134ad94ecce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b55972393b0e23a90d98134ad94ecce">RI_ASMR5_PG_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; RI_ASMR5_PG_Pos)</td></tr>
<tr class="separator:ga0b55972393b0e23a90d98134ad94ecce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b637d93f2a70beffe0ac0fe2de0ea75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b637d93f2a70beffe0ac0fe2de0ea75">RI_ASMR5_PG_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; RI_ASMR5_PG_Pos)</td></tr>
<tr class="separator:ga2b637d93f2a70beffe0ac0fe2de0ea75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2df9f93cf35e27381b77514e5170b813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2df9f93cf35e27381b77514e5170b813">RI_ASMR5_PG_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; RI_ASMR5_PG_Pos)</td></tr>
<tr class="separator:ga2df9f93cf35e27381b77514e5170b813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72fa3fae252da60f6062a3c2a043cc34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72fa3fae252da60f6062a3c2a043cc34">RI_ASMR5_PG_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; RI_ASMR5_PG_Pos)</td></tr>
<tr class="separator:ga72fa3fae252da60f6062a3c2a043cc34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326f643717b1cdb0037e6d18b35b0601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga326f643717b1cdb0037e6d18b35b0601">RI_ASMR5_PG_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; RI_ASMR5_PG_Pos)</td></tr>
<tr class="separator:ga326f643717b1cdb0037e6d18b35b0601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3d54fcb3d241e7ad9a619a1c75bbc73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3d54fcb3d241e7ad9a619a1c75bbc73">RI_ASMR5_PG_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; RI_ASMR5_PG_Pos)</td></tr>
<tr class="separator:gac3d54fcb3d241e7ad9a619a1c75bbc73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae11c3a25805cbc009441178652967d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae11c3a25805cbc009441178652967d63">RI_ASMR5_PG_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; RI_ASMR5_PG_Pos)</td></tr>
<tr class="separator:gae11c3a25805cbc009441178652967d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eb69bb025e358c3b276365c0e6d69f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eb69bb025e358c3b276365c0e6d69f5">RI_ASMR5_PG_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; RI_ASMR5_PG_Pos)</td></tr>
<tr class="separator:ga0eb69bb025e358c3b276365c0e6d69f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eaa4c72343c5378a04feca00f184926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eaa4c72343c5378a04feca00f184926">RI_ASMR5_PG_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; RI_ASMR5_PG_Pos)</td></tr>
<tr class="separator:ga5eaa4c72343c5378a04feca00f184926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba7fec65bd09f7e6fbdfd176d4a9dd01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba7fec65bd09f7e6fbdfd176d4a9dd01">RI_CMR5_PG_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaba7fec65bd09f7e6fbdfd176d4a9dd01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd3baab78de460a10ba5b624b915a8af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd3baab78de460a10ba5b624b915a8af">RI_CMR5_PG_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; RI_CMR5_PG_Pos)</td></tr>
<tr class="separator:gadd3baab78de460a10ba5b624b915a8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd85820768c091f2c6e2fbe60b3d5f33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd85820768c091f2c6e2fbe60b3d5f33">RI_CMR5_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd3baab78de460a10ba5b624b915a8af">RI_CMR5_PG_Msk</a></td></tr>
<tr class="separator:gadd85820768c091f2c6e2fbe60b3d5f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7decb6291a3ea3943e5bc0760dee38b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7decb6291a3ea3943e5bc0760dee38b2">RI_CMR5_PG_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; RI_CMR5_PG_Pos)</td></tr>
<tr class="separator:ga7decb6291a3ea3943e5bc0760dee38b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a6bafe817e86ac58c79defd96323ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a6bafe817e86ac58c79defd96323ec8">RI_CMR5_PG_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; RI_CMR5_PG_Pos)</td></tr>
<tr class="separator:ga3a6bafe817e86ac58c79defd96323ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86cff505129ccb2b1064177c503e9f6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86cff505129ccb2b1064177c503e9f6b">RI_CMR5_PG_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; RI_CMR5_PG_Pos)</td></tr>
<tr class="separator:ga86cff505129ccb2b1064177c503e9f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2e595b943efc4a5b2146f7c976163f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2e595b943efc4a5b2146f7c976163f3">RI_CMR5_PG_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; RI_CMR5_PG_Pos)</td></tr>
<tr class="separator:gaf2e595b943efc4a5b2146f7c976163f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga385251bdde73c6a880c4af33fd2217b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga385251bdde73c6a880c4af33fd2217b7">RI_CMR5_PG_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; RI_CMR5_PG_Pos)</td></tr>
<tr class="separator:ga385251bdde73c6a880c4af33fd2217b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aeb5642152db22b1121101fce9e55c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7aeb5642152db22b1121101fce9e55c9">RI_CMR5_PG_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; RI_CMR5_PG_Pos)</td></tr>
<tr class="separator:ga7aeb5642152db22b1121101fce9e55c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f40b5b09361642a5edefa81268c3f73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f40b5b09361642a5edefa81268c3f73">RI_CMR5_PG_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; RI_CMR5_PG_Pos)</td></tr>
<tr class="separator:ga1f40b5b09361642a5edefa81268c3f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9199c7340b9ed81da85f536b117271"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9199c7340b9ed81da85f536b117271">RI_CMR5_PG_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; RI_CMR5_PG_Pos)</td></tr>
<tr class="separator:ga0d9199c7340b9ed81da85f536b117271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1d110de23c94b77bb095e3b1276400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1d110de23c94b77bb095e3b1276400">RI_CMR5_PG_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; RI_CMR5_PG_Pos)</td></tr>
<tr class="separator:ga6f1d110de23c94b77bb095e3b1276400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6817556c5b5fc74c511994338c57ef11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6817556c5b5fc74c511994338c57ef11">RI_CMR5_PG_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; RI_CMR5_PG_Pos)</td></tr>
<tr class="separator:ga6817556c5b5fc74c511994338c57ef11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24034f256fef6233ff42a351975008f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24034f256fef6233ff42a351975008f1">RI_CMR5_PG_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; RI_CMR5_PG_Pos)</td></tr>
<tr class="separator:ga24034f256fef6233ff42a351975008f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga637246b804cc322d555aedf9b409bc40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga637246b804cc322d555aedf9b409bc40">RI_CMR5_PG_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; RI_CMR5_PG_Pos)</td></tr>
<tr class="separator:ga637246b804cc322d555aedf9b409bc40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2aeca03e3d77f2a8e5b25179baee86e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2aeca03e3d77f2a8e5b25179baee86e">RI_CMR5_PG_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; RI_CMR5_PG_Pos)</td></tr>
<tr class="separator:gab2aeca03e3d77f2a8e5b25179baee86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a970173c5d90515f9c8ed44754a21c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a970173c5d90515f9c8ed44754a21c5">RI_CMR5_PG_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; RI_CMR5_PG_Pos)</td></tr>
<tr class="separator:ga8a970173c5d90515f9c8ed44754a21c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87164afc48694dd449d35c15847877f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87164afc48694dd449d35c15847877f3">RI_CMR5_PG_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; RI_CMR5_PG_Pos)</td></tr>
<tr class="separator:ga87164afc48694dd449d35c15847877f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga586fb27c3607998d55ead51f565fe93d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga586fb27c3607998d55ead51f565fe93d">RI_CMR5_PG_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; RI_CMR5_PG_Pos)</td></tr>
<tr class="separator:ga586fb27c3607998d55ead51f565fe93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3091e87b6682282a9947277acf5f3ca5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3091e87b6682282a9947277acf5f3ca5">RI_CICR5_PG_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3091e87b6682282a9947277acf5f3ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e84f63a9ecb178479b11b934acad71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e84f63a9ecb178479b11b934acad71a">RI_CICR5_PG_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; RI_CICR5_PG_Pos)</td></tr>
<tr class="separator:ga7e84f63a9ecb178479b11b934acad71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e20ef310b198494972b9e9ead57bcbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e20ef310b198494972b9e9ead57bcbc">RI_CICR5_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e84f63a9ecb178479b11b934acad71a">RI_CICR5_PG_Msk</a></td></tr>
<tr class="separator:ga0e20ef310b198494972b9e9ead57bcbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2328c625b32ab02ead81f7e0ea0e3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2328c625b32ab02ead81f7e0ea0e3f9">RI_CICR5_PG_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; RI_CICR5_PG_Pos)</td></tr>
<tr class="separator:gae2328c625b32ab02ead81f7e0ea0e3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab52b936df12cbaab3ff2f1eb0504d115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab52b936df12cbaab3ff2f1eb0504d115">RI_CICR5_PG_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; RI_CICR5_PG_Pos)</td></tr>
<tr class="separator:gab52b936df12cbaab3ff2f1eb0504d115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga297faa8a889d7e5abf0a02a7a87a50bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga297faa8a889d7e5abf0a02a7a87a50bb">RI_CICR5_PG_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; RI_CICR5_PG_Pos)</td></tr>
<tr class="separator:ga297faa8a889d7e5abf0a02a7a87a50bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab782bc984ac4f33e0e509019b20d6ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab782bc984ac4f33e0e509019b20d6ec7">RI_CICR5_PG_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; RI_CICR5_PG_Pos)</td></tr>
<tr class="separator:gab782bc984ac4f33e0e509019b20d6ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga400a33dd2bf85ecaf631a3ee47776f4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga400a33dd2bf85ecaf631a3ee47776f4a">RI_CICR5_PG_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; RI_CICR5_PG_Pos)</td></tr>
<tr class="separator:ga400a33dd2bf85ecaf631a3ee47776f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b0adf1e485360802fd4c7c9d9dd4a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b0adf1e485360802fd4c7c9d9dd4a04">RI_CICR5_PG_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; RI_CICR5_PG_Pos)</td></tr>
<tr class="separator:ga1b0adf1e485360802fd4c7c9d9dd4a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga618427d9cbda384f373f4a9a366a91e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga618427d9cbda384f373f4a9a366a91e9">RI_CICR5_PG_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; RI_CICR5_PG_Pos)</td></tr>
<tr class="separator:ga618427d9cbda384f373f4a9a366a91e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga112b8cb80bd9af946184807d75596def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga112b8cb80bd9af946184807d75596def">RI_CICR5_PG_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; RI_CICR5_PG_Pos)</td></tr>
<tr class="separator:ga112b8cb80bd9af946184807d75596def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790efcf8a2beb5321ac20c31694273f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga790efcf8a2beb5321ac20c31694273f0">RI_CICR5_PG_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; RI_CICR5_PG_Pos)</td></tr>
<tr class="separator:ga790efcf8a2beb5321ac20c31694273f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06adf1b077d39b0f8aae40e9fa9bed0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06adf1b077d39b0f8aae40e9fa9bed0c">RI_CICR5_PG_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; RI_CICR5_PG_Pos)</td></tr>
<tr class="separator:ga06adf1b077d39b0f8aae40e9fa9bed0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99b5177a3c5a7b06b0f67dcca3f26494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99b5177a3c5a7b06b0f67dcca3f26494">RI_CICR5_PG_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; RI_CICR5_PG_Pos)</td></tr>
<tr class="separator:ga99b5177a3c5a7b06b0f67dcca3f26494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2922f33c8c154eecb96c4ecc92b743f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2922f33c8c154eecb96c4ecc92b743f">RI_CICR5_PG_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; RI_CICR5_PG_Pos)</td></tr>
<tr class="separator:gab2922f33c8c154eecb96c4ecc92b743f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga000a7f4259770fd083772c9524acaad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga000a7f4259770fd083772c9524acaad8">RI_CICR5_PG_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; RI_CICR5_PG_Pos)</td></tr>
<tr class="separator:ga000a7f4259770fd083772c9524acaad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8b506861b520598aa6de8c92a8ab00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b8b506861b520598aa6de8c92a8ab00">RI_CICR5_PG_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; RI_CICR5_PG_Pos)</td></tr>
<tr class="separator:ga8b8b506861b520598aa6de8c92a8ab00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492123ce792bdf0d03007cdc203a48f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga492123ce792bdf0d03007cdc203a48f1">RI_CICR5_PG_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; RI_CICR5_PG_Pos)</td></tr>
<tr class="separator:ga492123ce792bdf0d03007cdc203a48f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a141d4bff788d7de83472505990df89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a141d4bff788d7de83472505990df89">RI_CICR5_PG_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; RI_CICR5_PG_Pos)</td></tr>
<tr class="separator:ga7a141d4bff788d7de83472505990df89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cdca91d88f73215ab00bc9a84938584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdca91d88f73215ab00bc9a84938584">TIM_CR1_CEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9cdca91d88f73215ab00bc9a84938584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39f58b244f6d1eb12be39b714e434e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5">TIM_CR1_CEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR1_CEN_Pos)</td></tr>
<tr class="separator:gab39f58b244f6d1eb12be39b714e434e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d86355e5e3b399ed45e1ca83abed2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5">TIM_CR1_CEN_Msk</a></td></tr>
<tr class="separator:ga93d86355e5e3b399ed45e1ca83abed2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga014a0f9d40c6a34b7fdf70bd8908d14d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga014a0f9d40c6a34b7fdf70bd8908d14d">TIM_CR1_UDIS_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga014a0f9d40c6a34b7fdf70bd8908d14d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab930af301c357d666089faef3fe38982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982">TIM_CR1_UDIS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR1_UDIS_Pos)</td></tr>
<tr class="separator:gab930af301c357d666089faef3fe38982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f2a9f0cf7b60e3c623af451f141f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982">TIM_CR1_UDIS_Msk</a></td></tr>
<tr class="separator:gaa4f2a9f0cf7b60e3c623af451f141f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68d9cdf8e673e01035272fa228ab239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa68d9cdf8e673e01035272fa228ab239">TIM_CR1_URS_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaa68d9cdf8e673e01035272fa228ab239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b7788d2996e1a0b729c23f6c01df18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18">TIM_CR1_URS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR1_URS_Pos)</td></tr>
<tr class="separator:ga86b7788d2996e1a0b729c23f6c01df18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06c997c2c23e8bef7ca07579762c113b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18">TIM_CR1_URS_Msk</a></td></tr>
<tr class="separator:ga06c997c2c23e8bef7ca07579762c113b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cae3644294078a1a12ac19f86ece98e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cae3644294078a1a12ac19f86ece98e">TIM_CR1_OPM_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga2cae3644294078a1a12ac19f86ece98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fbbf98af8ecd146d7eae1874c0f115a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a">TIM_CR1_OPM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR1_OPM_Pos)</td></tr>
<tr class="separator:ga6fbbf98af8ecd146d7eae1874c0f115a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3d1488296350af6d36fbbf71905d29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a">TIM_CR1_OPM_Msk</a></td></tr>
<tr class="separator:ga6d3d1488296350af6d36fbbf71905d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga161776b682c51f69581800125bf89a48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga161776b682c51f69581800125bf89a48">TIM_CR1_DIR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga161776b682c51f69581800125bf89a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f92c5c62905feea73880ccbf6836aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa">TIM_CR1_DIR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR1_DIR_Pos)</td></tr>
<tr class="separator:gad5f92c5c62905feea73880ccbf6836aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea10770904af189f3aaeb97b45722aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa">TIM_CR1_DIR_Msk</a></td></tr>
<tr class="separator:gacea10770904af189f3aaeb97b45722aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8f425763d1d4c1483ca41a34cda2b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8f425763d1d4c1483ca41a34cda2b2a">TIM_CR1_CMS_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaa8f425763d1d4c1483ca41a34cda2b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee4916455eb6d08d131dd9ae5b8013ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee">TIM_CR1_CMS_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CR1_CMS_Pos)</td></tr>
<tr class="separator:gaee4916455eb6d08d131dd9ae5b8013ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352b3c389bde13dd6049de0afdd874f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee">TIM_CR1_CMS_Msk</a></td></tr>
<tr class="separator:ga352b3c389bde13dd6049de0afdd874f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83ca6f7810aba73dc8c12f22092d97a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2">TIM_CR1_CMS_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR1_CMS_Pos)</td></tr>
<tr class="separator:ga83ca6f7810aba73dc8c12f22092d97a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ee4adcde3c001d3b97d2eae1730ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9">TIM_CR1_CMS_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CR1_CMS_Pos)</td></tr>
<tr class="separator:gab3ee4adcde3c001d3b97d2eae1730ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga517317561e18e823ac75a35ae05b2c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga517317561e18e823ac75a35ae05b2c29">TIM_CR1_ARPE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga517317561e18e823ac75a35ae05b2c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e508ecc8ac453c2999b2ca7885f24a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8">TIM_CR1_ARPE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR1_ARPE_Pos)</td></tr>
<tr class="separator:ga4e508ecc8ac453c2999b2ca7885f24a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a3ad409f6b147cdcbafbfe29102f3fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8">TIM_CR1_ARPE_Msk</a></td></tr>
<tr class="separator:ga4a3ad409f6b147cdcbafbfe29102f3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee3940e6580a2f924894f6f2f80ca856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee3940e6580a2f924894f6f2f80ca856">TIM_CR1_CKD_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaee3940e6580a2f924894f6f2f80ca856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0894ca61f67f8ce59882c5a9645f68bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd">TIM_CR1_CKD_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CR1_CKD_Pos)</td></tr>
<tr class="separator:ga0894ca61f67f8ce59882c5a9645f68bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacacc4ff7e5b75fd2e4e6b672ccd33a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd">TIM_CR1_CKD_Msk</a></td></tr>
<tr class="separator:gacacc4ff7e5b75fd2e4e6b672ccd33a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458d536d82aa3db7d227b0f00b36808f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f">TIM_CR1_CKD_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR1_CKD_Pos)</td></tr>
<tr class="separator:ga458d536d82aa3db7d227b0f00b36808f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">TIM_CR1_CKD_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CR1_CKD_Pos)</td></tr>
<tr class="separator:ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga159a232ac14d50dc779712b5917e2ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga159a232ac14d50dc779712b5917e2ab5">TIM_CR2_CCDS_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga159a232ac14d50dc779712b5917e2ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57abe8dfa0dc138ec4c9f4b0dd72299b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b">TIM_CR2_CCDS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR2_CCDS_Pos)</td></tr>
<tr class="separator:ga57abe8dfa0dc138ec4c9f4b0dd72299b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade656832d3ec303a2a7a422638dd560e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b">TIM_CR2_CCDS_Msk</a></td></tr>
<tr class="separator:gade656832d3ec303a2a7a422638dd560e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e8f8be33b5a8e48b67524b93e521a91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e8f8be33b5a8e48b67524b93e521a91">TIM_CR2_MMS_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga7e8f8be33b5a8e48b67524b93e521a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6c31bf38844218cb8c8ee98aef46c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4">TIM_CR2_MMS_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; TIM_CR2_MMS_Pos)</td></tr>
<tr class="separator:ga8f6c31bf38844218cb8c8ee98aef46c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6987d980e5c4c71c7d0faa1eb97a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4">TIM_CR2_MMS_Msk</a></td></tr>
<tr class="separator:gaaa6987d980e5c4c71c7d0faa1eb97a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e55308e84106d6501201e66bd46ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR2_MMS_Pos)</td></tr>
<tr class="separator:gaf3e55308e84106d6501201e66bd46ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1036929b0a4ba5bd5cced9b8e0f4c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CR2_MMS_Pos)</td></tr>
<tr class="separator:ga4b1036929b0a4ba5bd5cced9b8e0f4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb74a815afdd856d51cfcf1ddf3fce6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; TIM_CR2_MMS_Pos)</td></tr>
<tr class="separator:gacb74a815afdd856d51cfcf1ddf3fce6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga493bce1bb3c1243de9e4a9069c261e54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga493bce1bb3c1243de9e4a9069c261e54">TIM_CR2_TI1S_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga493bce1bb3c1243de9e4a9069c261e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aef7ed878a1f55f901cfdb25d3842ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed">TIM_CR2_TI1S_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR2_TI1S_Pos)</td></tr>
<tr class="separator:ga5aef7ed878a1f55f901cfdb25d3842ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07504497b70af628fa1aee8fe7ef63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed">TIM_CR2_TI1S_Msk</a></td></tr>
<tr class="separator:gad07504497b70af628fa1aee8fe7ef63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40905e02ce0cff7e929a9e78e7f46bcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40905e02ce0cff7e929a9e78e7f46bcb">TIM_SMCR_SMS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga40905e02ce0cff7e929a9e78e7f46bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34db507d082a38eb597b9a27bb659ace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace">TIM_SMCR_SMS_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; TIM_SMCR_SMS_Pos)</td></tr>
<tr class="separator:ga34db507d082a38eb597b9a27bb659ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae92349731a6107e0f3a251b44a67c7ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace">TIM_SMCR_SMS_Msk</a></td></tr>
<tr class="separator:gae92349731a6107e0f3a251b44a67c7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d1ebece401aeb12abd466d2eafa78b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SMCR_SMS_Pos)</td></tr>
<tr class="separator:ga7d1ebece401aeb12abd466d2eafa78b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa980a3121ab6cda5a4a42b959da8421e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_SMCR_SMS_Pos)</td></tr>
<tr class="separator:gaa980a3121ab6cda5a4a42b959da8421e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63847fc3c71f582403e6301b1229c3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; TIM_SMCR_SMS_Pos)</td></tr>
<tr class="separator:ga63847fc3c71f582403e6301b1229c3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea721a2c84d19eb7ccb3a75b4262f5e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea721a2c84d19eb7ccb3a75b4262f5e7">TIM_SMCR_OCCS_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaea721a2c84d19eb7ccb3a75b4262f5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf5453c5f4636105b0f1a6820dd57105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf5453c5f4636105b0f1a6820dd57105">TIM_SMCR_OCCS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SMCR_OCCS_Pos)</td></tr>
<tr class="separator:gabf5453c5f4636105b0f1a6820dd57105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga985edf03adbe9e706c4d8cf3b311c5e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9">TIM_SMCR_OCCS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf5453c5f4636105b0f1a6820dd57105">TIM_SMCR_OCCS_Msk</a></td></tr>
<tr class="separator:ga985edf03adbe9e706c4d8cf3b311c5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcaa765c40260187fc144e9e8138cc4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcaa765c40260187fc144e9e8138cc4b">TIM_SMCR_TS_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gafcaa765c40260187fc144e9e8138cc4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aa1e898f53a002c3bddaa336e8888b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1">TIM_SMCR_TS_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; TIM_SMCR_TS_Pos)</td></tr>
<tr class="separator:ga2aa1e898f53a002c3bddaa336e8888b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8680e719bca2b672d850504220ae51fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1">TIM_SMCR_TS_Msk</a></td></tr>
<tr class="separator:ga8680e719bca2b672d850504220ae51fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1f040f9259acb3c2fba7b0c7eb3d96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SMCR_TS_Pos)</td></tr>
<tr class="separator:ga8d1f040f9259acb3c2fba7b0c7eb3d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb82212fcc89166a43ff97542da9182d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_SMCR_TS_Pos)</td></tr>
<tr class="separator:gacb82212fcc89166a43ff97542da9182d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf0dbaf4a2ec8759f283f82a958ef6a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; TIM_SMCR_TS_Pos)</td></tr>
<tr class="separator:gacf0dbaf4a2ec8759f283f82a958ef6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga904f429175a5ab1cfb78af1487d8b187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga904f429175a5ab1cfb78af1487d8b187">TIM_SMCR_MSM_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga904f429175a5ab1cfb78af1487d8b187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba3fb13f79aeb124c0f496bef33e4b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2">TIM_SMCR_MSM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SMCR_MSM_Pos)</td></tr>
<tr class="separator:gafba3fb13f79aeb124c0f496bef33e4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52101db4ca2c7b3003f1b16a49b2032c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2">TIM_SMCR_MSM_Msk</a></td></tr>
<tr class="separator:ga52101db4ca2c7b3003f1b16a49b2032c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb493ebc2ecb4f3759eb97f9496a1dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd">TIM_SMCR_ETF_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gafbb493ebc2ecb4f3759eb97f9496a1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423e64cbb40275055b1b92a6d3ab0a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12">TIM_SMCR_ETF_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; TIM_SMCR_ETF_Pos)</td></tr>
<tr class="separator:ga423e64cbb40275055b1b92a6d3ab0a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ed8b32d9eb8eea251bd1dac4f34668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12">TIM_SMCR_ETF_Msk</a></td></tr>
<tr class="separator:gae2ed8b32d9eb8eea251bd1dac4f34668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43745c2894cfc1e5ee619ac85d8d5a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SMCR_ETF_Pos)</td></tr>
<tr class="separator:ga43745c2894cfc1e5ee619ac85d8d5a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661e6cce23553cf0ad3a60d8573b9a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_SMCR_ETF_Pos)</td></tr>
<tr class="separator:ga661e6cce23553cf0ad3a60d8573b9a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5528381fb64ffbcc719de478391ae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; TIM_SMCR_ETF_Pos)</td></tr>
<tr class="separator:gafb5528381fb64ffbcc719de478391ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6082700946fc61a6f9d6209e258fcc14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; TIM_SMCR_ETF_Pos)</td></tr>
<tr class="separator:ga6082700946fc61a6f9d6209e258fcc14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f059d7026ed8c8b644ec62d416323b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0f059d7026ed8c8b644ec62d416323b">TIM_SMCR_ETPS_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gac0f059d7026ed8c8b644ec62d416323b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab319df2e386dc55f421f20a7f4c8a5d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4">TIM_SMCR_ETPS_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; TIM_SMCR_ETPS_Pos)</td></tr>
<tr class="separator:gab319df2e386dc55f421f20a7f4c8a5d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebb9e631876435e276211d88e797386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4">TIM_SMCR_ETPS_Msk</a></td></tr>
<tr class="separator:ga0ebb9e631876435e276211d88e797386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b43cd09557a69ed10471ed76b228d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8">TIM_SMCR_ETPS_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SMCR_ETPS_Pos)</td></tr>
<tr class="separator:ga00b43cd09557a69ed10471ed76b228d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf12f04862dbc92ca238d1518b27b16b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b">TIM_SMCR_ETPS_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_SMCR_ETPS_Pos)</td></tr>
<tr class="separator:gabf12f04862dbc92ca238d1518b27b16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaef2d4adcfd438a4d19ea54ef7031ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaef2d4adcfd438a4d19ea54ef7031ed0">TIM_SMCR_ECE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaaef2d4adcfd438a4d19ea54ef7031ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d">TIM_SMCR_ECE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SMCR_ECE_Pos)</td></tr>
<tr class="separator:ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331a1d5f39d5f47b5409054e693fc651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d">TIM_SMCR_ECE_Msk</a></td></tr>
<tr class="separator:ga331a1d5f39d5f47b5409054e693fc651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5b5864ba9fe393be0bcd168e3cf439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada5b5864ba9fe393be0bcd168e3cf439">TIM_SMCR_ETP_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gada5b5864ba9fe393be0bcd168e3cf439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77f8984e6ac3422454b0a586a2b973e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3">TIM_SMCR_ETP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SMCR_ETP_Pos)</td></tr>
<tr class="separator:ga77f8984e6ac3422454b0a586a2b973e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5f335c3d7a4f82d1e91dc1511e3322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3">TIM_SMCR_ETP_Msk</a></td></tr>
<tr class="separator:ga2a5f335c3d7a4f82d1e91dc1511e3322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga177019595c3a462255e7ea4a64cde2a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga177019595c3a462255e7ea4a64cde2a6">TIM_DIER_UIE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga177019595c3a462255e7ea4a64cde2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47c8f36981860ff345f922f6ba02662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662">TIM_DIER_UIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_UIE_Pos)</td></tr>
<tr class="separator:gab47c8f36981860ff345f922f6ba02662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c6d3e0495e6c06da4bdd0ad8995a32b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662">TIM_DIER_UIE_Msk</a></td></tr>
<tr class="separator:ga5c6d3e0495e6c06da4bdd0ad8995a32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca1de767246ce92802bca84ae436364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca1de767246ce92802bca84ae436364">TIM_DIER_CC1IE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga0ca1de767246ce92802bca84ae436364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cdfb1dc6e58a5f1ba2e4379b02f8be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7">TIM_DIER_CC1IE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_CC1IE_Pos)</td></tr>
<tr class="separator:ga9cdfb1dc6e58a5f1ba2e4379b02f8be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7">TIM_DIER_CC1IE_Msk</a></td></tr>
<tr class="separator:ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5dcc06e124f3980a1d8a949787acc90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5dcc06e124f3980a1d8a949787acc90">TIM_DIER_CC2IE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab5dcc06e124f3980a1d8a949787acc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db58d01a8e92e3403fb44ecc09e5e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e">TIM_DIER_CC2IE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_CC2IE_Pos)</td></tr>
<tr class="separator:ga5db58d01a8e92e3403fb44ecc09e5e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga757c59b690770adebf33e20d3d9dec15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e">TIM_DIER_CC2IE_Msk</a></td></tr>
<tr class="separator:ga757c59b690770adebf33e20d3d9dec15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a26f9fd83be5be909cdbbf59fb138d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3a26f9fd83be5be909cdbbf59fb138d">TIM_DIER_CC3IE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae3a26f9fd83be5be909cdbbf59fb138d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78bd5f90a0f2d2d34132ef5568e18779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779">TIM_DIER_CC3IE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_CC3IE_Pos)</td></tr>
<tr class="separator:ga78bd5f90a0f2d2d34132ef5568e18779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4edf003f04bcf250bddf5ed284201c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779">TIM_DIER_CC3IE_Msk</a></td></tr>
<tr class="separator:ga4edf003f04bcf250bddf5ed284201c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98032297756f6e341f92fa243278e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98032297756f6e341f92fa243278e98">TIM_DIER_CC4IE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac98032297756f6e341f92fa243278e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b5230621c6d2f44c44ff672a07ffaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf">TIM_DIER_CC4IE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_CC4IE_Pos)</td></tr>
<tr class="separator:ga66b5230621c6d2f44c44ff672a07ffaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad0f562a014572793b49fe87184338b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf">TIM_DIER_CC4IE_Msk</a></td></tr>
<tr class="separator:ga6ad0f562a014572793b49fe87184338b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa348f21e19ac18be00577cc2844941d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa348f21e19ac18be00577cc2844941d6">TIM_DIER_TIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaa348f21e19ac18be00577cc2844941d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf3e781c907ca4774fae5c089e445f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a">TIM_DIER_TIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_TIE_Pos)</td></tr>
<tr class="separator:gadf3e781c907ca4774fae5c089e445f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa755fef2c4e96c63f2ea1cd9a32f956a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a">TIM_DIER_TIE_Msk</a></td></tr>
<tr class="separator:gaa755fef2c4e96c63f2ea1cd9a32f956a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5078f4d6a9f542a502194cd1499f90a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5078f4d6a9f542a502194cd1499f90a3">TIM_DIER_UDE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5078f4d6a9f542a502194cd1499f90a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66544291fb58960e9f4018509a4dee09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09">TIM_DIER_UDE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_UDE_Pos)</td></tr>
<tr class="separator:ga66544291fb58960e9f4018509a4dee09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f47792b1c2f123464a2955f445c811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09">TIM_DIER_UDE_Msk</a></td></tr>
<tr class="separator:gab9f47792b1c2f123464a2955f445c811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a2b408f82591fcffc36fb1b71e0ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15a2b408f82591fcffc36fb1b71e0ee4">TIM_DIER_CC1DE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga15a2b408f82591fcffc36fb1b71e0ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40247fa7b772b644df2754b599e71e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22">TIM_DIER_CC1DE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_CC1DE_Pos)</td></tr>
<tr class="separator:ga40247fa7b772b644df2754b599e71e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae181bb16ec916aba8ba86f58f745fdfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22">TIM_DIER_CC1DE_Msk</a></td></tr>
<tr class="separator:gae181bb16ec916aba8ba86f58f745fdfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga567e807487bdcf4d7db0c50c02154420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga567e807487bdcf4d7db0c50c02154420">TIM_DIER_CC2DE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga567e807487bdcf4d7db0c50c02154420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a3a6d017bcc45df793e9b1d19c013d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d">TIM_DIER_CC2DE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_CC2DE_Pos)</td></tr>
<tr class="separator:ga74a3a6d017bcc45df793e9b1d19c013d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58f97064991095b28c91028ca3cca28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d">TIM_DIER_CC2DE_Msk</a></td></tr>
<tr class="separator:ga58f97064991095b28c91028ca3cca28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e08651981fedc16b1ed9925c4f84373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e08651981fedc16b1ed9925c4f84373">TIM_DIER_CC3DE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga3e08651981fedc16b1ed9925c4f84373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade4d3ce6b292c28e2fd7c9e9bd8f6ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6">TIM_DIER_CC3DE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_CC3DE_Pos)</td></tr>
<tr class="separator:gade4d3ce6b292c28e2fd7c9e9bd8f6ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1567bff5dc0564b26a8b3cff1f0fe0a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6">TIM_DIER_CC3DE_Msk</a></td></tr>
<tr class="separator:ga1567bff5dc0564b26a8b3cff1f0fe0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c72cedbdd1f3c2390f25bb181b76b39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c72cedbdd1f3c2390f25bb181b76b39">TIM_DIER_CC4DE_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4c72cedbdd1f3c2390f25bb181b76b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad81dbfb6c7c8907ec2debd892b48e9ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba">TIM_DIER_CC4DE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_CC4DE_Pos)</td></tr>
<tr class="separator:gad81dbfb6c7c8907ec2debd892b48e9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba034412c54fa07024e516492748614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba">TIM_DIER_CC4DE_Msk</a></td></tr>
<tr class="separator:gaaba034412c54fa07024e516492748614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79c3fab9d33de953a0a7f7d6516c73bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>&#160;&#160;&#160;((uint16_t)0x2000U)</td></tr>
<tr class="separator:ga79c3fab9d33de953a0a7f7d6516c73bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1014527f96f63edc7dfa3b79297557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b1014527f96f63edc7dfa3b79297557">TIM_DIER_TDE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga8b1014527f96f63edc7dfa3b79297557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbd5aee3b64fd928be288ae86b4fa020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020">TIM_DIER_TDE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_TDE_Pos)</td></tr>
<tr class="separator:gadbd5aee3b64fd928be288ae86b4fa020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a752d4295f100708df9b8be5a7f439d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020">TIM_DIER_TDE_Msk</a></td></tr>
<tr class="separator:ga5a752d4295f100708df9b8be5a7f439d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558df2cd4bfe780f9381149b4e0eab19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga558df2cd4bfe780f9381149b4e0eab19">TIM_SR_UIF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga558df2cd4bfe780f9381149b4e0eab19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a713154f9408c97cd7b193f23affab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2">TIM_SR_UIF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_UIF_Pos)</td></tr>
<tr class="separator:ga7a713154f9408c97cd7b193f23affab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c03fabc10654d2a3f76ea40fcdbde6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2">TIM_SR_UIF_Msk</a></td></tr>
<tr class="separator:gac8c03fabc10654d2a3f76ea40fcdbde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61c518804171ea0813d7dd5702adde4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61c518804171ea0813d7dd5702adde4c">TIM_SR_CC1IF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga61c518804171ea0813d7dd5702adde4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce1be8a563567338d87977ddc0aa2c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5">TIM_SR_CC1IF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_CC1IF_Pos)</td></tr>
<tr class="separator:ga2ce1be8a563567338d87977ddc0aa2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449a61344a97608d85384c29f003c0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5">TIM_SR_CC1IF_Msk</a></td></tr>
<tr class="separator:ga449a61344a97608d85384c29f003c0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef088105198e8850e542fc8e0fd362ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef088105198e8850e542fc8e0fd362ae">TIM_SR_CC2IF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaef088105198e8850e542fc8e0fd362ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac970c8ac8779185ba8f313e280c40902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902">TIM_SR_CC2IF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_CC2IF_Pos)</td></tr>
<tr class="separator:gac970c8ac8779185ba8f313e280c40902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a48bf099467169aa50464fbf462bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902">TIM_SR_CC2IF_Msk</a></td></tr>
<tr class="separator:ga25a48bf099467169aa50464fbf462bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d4e629577fc5a15dd907a0a2d6f43a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9d4e629577fc5a15dd907a0a2d6f43a">TIM_SR_CC3IF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad9d4e629577fc5a15dd907a0a2d6f43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b2e69acc55c8d12f789fc5bf9a5f54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54">TIM_SR_CC3IF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_CC3IF_Pos)</td></tr>
<tr class="separator:ga77b2e69acc55c8d12f789fc5bf9a5f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3cf234a1059c0a04799e88382cdc0f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54">TIM_SR_CC3IF_Msk</a></td></tr>
<tr class="separator:gad3cf234a1059c0a04799e88382cdc0f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f5a114b99523c3f6766951ab28026f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f5a114b99523c3f6766951ab28026f9">TIM_SR_CC4IF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1f5a114b99523c3f6766951ab28026f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62087fa2c5fa8166d6b4be7e32c60442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442">TIM_SR_CC4IF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_CC4IF_Pos)</td></tr>
<tr class="separator:ga62087fa2c5fa8166d6b4be7e32c60442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacade8a06303bf216bfb03140c7e16cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442">TIM_SR_CC4IF_Msk</a></td></tr>
<tr class="separator:gacade8a06303bf216bfb03140c7e16cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc65e5e222f7625dda796d36e0c0d563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc65e5e222f7625dda796d36e0c0d563">TIM_SR_TIF_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gabc65e5e222f7625dda796d36e0c0d563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad9bed9cae745d41a987675821b202a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a">TIM_SR_TIF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_TIF_Pos)</td></tr>
<tr class="separator:ga6ad9bed9cae745d41a987675821b202a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c8b16f3ced6ec03e9001276b134846e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a">TIM_SR_TIF_Msk</a></td></tr>
<tr class="separator:ga7c8b16f3ced6ec03e9001276b134846e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3dd0efe5e5b6c21a10091bbb61d2c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3dd0efe5e5b6c21a10091bbb61d2c6">TIM_SR_CC1OF_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga6d3dd0efe5e5b6c21a10091bbb61d2c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38020b672e525cf31f3a21a01ee680f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f">TIM_SR_CC1OF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_CC1OF_Pos)</td></tr>
<tr class="separator:gae38020b672e525cf31f3a21a01ee680f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819c4b27f8fa99b537c4407521f9780c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f">TIM_SR_CC1OF_Msk</a></td></tr>
<tr class="separator:ga819c4b27f8fa99b537c4407521f9780c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0188211bdf0406c2712d92e7d644c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0188211bdf0406c2712d92e7d644c3">TIM_SR_CC2OF_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga9a0188211bdf0406c2712d92e7d644c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga772886dce929789865cf7053728488d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4">TIM_SR_CC2OF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_CC2OF_Pos)</td></tr>
<tr class="separator:ga772886dce929789865cf7053728488d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7798da5863d559ea9a642af6658050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4">TIM_SR_CC2OF_Msk</a></td></tr>
<tr class="separator:ga3b7798da5863d559ea9a642af6658050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga131fff23ae52a9ae98267f06f35b9abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga131fff23ae52a9ae98267f06f35b9abb">TIM_SR_CC3OF_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga131fff23ae52a9ae98267f06f35b9abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d466016b806136b3e0251363e7e38d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d">TIM_SR_CC3OF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_CC3OF_Pos)</td></tr>
<tr class="separator:ga36d466016b806136b3e0251363e7e38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a2d4c831eb641ba082156e41d03358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d">TIM_SR_CC3OF_Msk</a></td></tr>
<tr class="separator:gaf7a2d4c831eb641ba082156e41d03358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa692368f903e95550c110a8cdbece996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa692368f903e95550c110a8cdbece996">TIM_SR_CC4OF_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa692368f903e95550c110a8cdbece996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36421d430d4fd0d34d02444b5da804b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5">TIM_SR_CC4OF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_CC4OF_Pos)</td></tr>
<tr class="separator:ga36421d430d4fd0d34d02444b5da804b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81ba979e8309b66808e06e4de34bc740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5">TIM_SR_CC4OF_Msk</a></td></tr>
<tr class="separator:ga81ba979e8309b66808e06e4de34bc740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71cd5b80d699afa003cb407a74dc0593"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71cd5b80d699afa003cb407a74dc0593">TIM_EGR_UG_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga71cd5b80d699afa003cb407a74dc0593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff315da1492025d608eb2c71e1e4462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462">TIM_EGR_UG_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_EGR_UG_Pos)</td></tr>
<tr class="separator:ga5ff315da1492025d608eb2c71e1e4462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f52a8e9aad153223405b965566ae91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462">TIM_EGR_UG_Msk</a></td></tr>
<tr class="separator:ga16f52a8e9aad153223405b965566ae91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee06d20dfa5d132d221a28193dedd211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee06d20dfa5d132d221a28193dedd211">TIM_EGR_CC1G_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaee06d20dfa5d132d221a28193dedd211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba7a2fa9e7341df84a32cf5d54e61ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3">TIM_EGR_CC1G_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_EGR_CC1G_Pos)</td></tr>
<tr class="separator:gaba7a2fa9e7341df84a32cf5d54e61ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1318609761df5de5213e9e75b5aa6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3">TIM_EGR_CC1G_Msk</a></td></tr>
<tr class="separator:ga0a1318609761df5de5213e9e75b5aa6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49003c85e8c92b159faee96d1c6a8cea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49003c85e8c92b159faee96d1c6a8cea">TIM_EGR_CC2G_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga49003c85e8c92b159faee96d1c6a8cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfa4c983163836490441a78e7bf89b67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67">TIM_EGR_CC2G_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_EGR_CC2G_Pos)</td></tr>
<tr class="separator:gacfa4c983163836490441a78e7bf89b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5423de00e86aeb8a4657a509af485055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67">TIM_EGR_CC2G_Msk</a></td></tr>
<tr class="separator:ga5423de00e86aeb8a4657a509af485055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8006ffc22a9a37d21364e8023d7eb145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8006ffc22a9a37d21364e8023d7eb145">TIM_EGR_CC3G_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga8006ffc22a9a37d21364e8023d7eb145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab73c2e5ea59b860e342d2ea5f99ff672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672">TIM_EGR_CC3G_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_EGR_CC3G_Pos)</td></tr>
<tr class="separator:gab73c2e5ea59b860e342d2ea5f99ff672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064d2030abccc099ded418fd81d6aa07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672">TIM_EGR_CC3G_Msk</a></td></tr>
<tr class="separator:ga064d2030abccc099ded418fd81d6aa07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49b4e300af06da863900ba29d894eb26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49b4e300af06da863900ba29d894eb26">TIM_EGR_CC4G_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga49b4e300af06da863900ba29d894eb26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ae87478438e43366db04ac05db1db0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e">TIM_EGR_CC4G_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_EGR_CC4G_Pos)</td></tr>
<tr class="separator:ga8ae87478438e43366db04ac05db1db0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4e5555dd3be8ab1e631d1053f4a305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e">TIM_EGR_CC4G_Msk</a></td></tr>
<tr class="separator:ga1c4e5555dd3be8ab1e631d1053f4a305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad68094deb44a74ef649c243ec840b9a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad68094deb44a74ef649c243ec840b9a2">TIM_EGR_TG_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gad68094deb44a74ef649c243ec840b9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb01f674152f674c87c21b6147963d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5">TIM_EGR_TG_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_EGR_TG_Pos)</td></tr>
<tr class="separator:gaedb01f674152f674c87c21b6147963d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eabface433d6adaa2dee3df49852585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5">TIM_EGR_TG_Msk</a></td></tr>
<tr class="separator:ga2eabface433d6adaa2dee3df49852585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8824b80350897e1b65c1b98f1b7e9469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8824b80350897e1b65c1b98f1b7e9469">TIM_CCMR1_CC1S_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8824b80350897e1b65c1b98f1b7e9469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45972a14def2a4e25e20a688e535b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80">TIM_CCMR1_CC1S_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CCMR1_CC1S_Pos)</td></tr>
<tr class="separator:gae45972a14def2a4e25e20a688e535b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95291df1eaf532c5c996d176648938eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80">TIM_CCMR1_CC1S_Msk</a></td></tr>
<tr class="separator:ga95291df1eaf532c5c996d176648938eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4968b5500d58d1aebce888da31eb5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_CC1S_Pos)</td></tr>
<tr class="separator:ga1e4968b5500d58d1aebce888da31eb5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299207b757f31c9c02471ab5f4f59dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe">TIM_CCMR1_CC1S_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR1_CC1S_Pos)</td></tr>
<tr class="separator:ga299207b757f31c9c02471ab5f4f59dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1">TIM_CCMR1_OC1FE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae9383afb4e7ea68c9254f69461ec626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626">TIM_CCMR1_OC1FE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_OC1FE_Pos)</td></tr>
<tr class="separator:gaae9383afb4e7ea68c9254f69461ec626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c5878e85ce02c22d8a374deebd1b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626">TIM_CCMR1_OC1FE_Msk</a></td></tr>
<tr class="separator:gab9c5878e85ce02c22d8a374deebd1b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf34f1ffb1956f71bb24fb8229d76a6a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf34f1ffb1956f71bb24fb8229d76a6a7">TIM_CCMR1_OC1PE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf34f1ffb1956f71bb24fb8229d76a6a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6ad2b511f62760051b61edc1d666b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02">TIM_CCMR1_OC1PE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_OC1PE_Pos)</td></tr>
<tr class="separator:gad6ad2b511f62760051b61edc1d666b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa54ddf87a4b339881a8d5368ec80eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02">TIM_CCMR1_OC1PE_Msk</a></td></tr>
<tr class="separator:ga1aa54ddf87a4b339881a8d5368ec80eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4e6a8f6b0480f58e9632780bb393c4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4e6a8f6b0480f58e9632780bb393c4d">TIM_CCMR1_OC1M_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac4e6a8f6b0480f58e9632780bb393c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e26a7685848c6cd8572038f06ceab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1">TIM_CCMR1_OC1M_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; TIM_CCMR1_OC1M_Pos)</td></tr>
<tr class="separator:ga45e26a7685848c6cd8572038f06ceab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ddb3dc889733e71d812baa3873cb13b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1">TIM_CCMR1_OC1M_Msk</a></td></tr>
<tr class="separator:ga6ddb3dc889733e71d812baa3873cb13b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410a4752a98081bad8ab3f72b28e7c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_OC1M_Pos)</td></tr>
<tr class="separator:ga410a4752a98081bad8ab3f72b28e7c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b5f6ec25063483641d6dc065d96d2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR1_OC1M_Pos)</td></tr>
<tr class="separator:ga8b5f6ec25063483641d6dc065d96d2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac024f6b9972b940925ab5786ee38701b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; TIM_CCMR1_OC1M_Pos)</td></tr>
<tr class="separator:gac024f6b9972b940925ab5786ee38701b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78c5f97f5378df55d6b5bdf60219ecd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78c5f97f5378df55d6b5bdf60219ecd2">TIM_CCMR1_OC1CE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga78c5f97f5378df55d6b5bdf60219ecd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574f991bc328a80c9b44224e9a74d045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045">TIM_CCMR1_OC1CE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_OC1CE_Pos)</td></tr>
<tr class="separator:ga574f991bc328a80c9b44224e9a74d045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f44c50cf9928d2afab014e2ca29baba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045">TIM_CCMR1_OC1CE_Msk</a></td></tr>
<tr class="separator:ga8f44c50cf9928d2afab014e2ca29baba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e06c5ff5024706a767be3454512401e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06c5ff5024706a767be3454512401e">TIM_CCMR1_CC2S_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2e06c5ff5024706a767be3454512401e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df8354fa71992fddecba93c6309c7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3">TIM_CCMR1_CC2S_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CCMR1_CC2S_Pos)</td></tr>
<tr class="separator:ga1df8354fa71992fddecba93c6309c7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb0986b78bea5b53ea61e4ddd667cbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3">TIM_CCMR1_CC2S_Msk</a></td></tr>
<tr class="separator:gacdb0986b78bea5b53ea61e4ddd667cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52bb0e50c11c35dcf42aeff7f1c22874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_CC2S_Pos)</td></tr>
<tr class="separator:ga52bb0e50c11c35dcf42aeff7f1c22874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78303c37fdbe0be80f5fc7d21e9eba45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45">TIM_CCMR1_CC2S_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR1_CC2S_Pos)</td></tr>
<tr class="separator:ga78303c37fdbe0be80f5fc7d21e9eba45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7240668687c24e88a8738b3a84be511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7240668687c24e88a8738b3a84be511">TIM_CCMR1_OC2FE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gab7240668687c24e88a8738b3a84be511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga376f7fd88a0dc62039e03bbc2fdd9569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569">TIM_CCMR1_OC2FE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_OC2FE_Pos)</td></tr>
<tr class="separator:ga376f7fd88a0dc62039e03bbc2fdd9569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf610cf77c3c6c936ce7c4f85992e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569">TIM_CCMR1_OC2FE_Msk</a></td></tr>
<tr class="separator:ga3bf610cf77c3c6c936ce7c4f85992e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819513a7183766b4427cddfb08413eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga819513a7183766b4427cddfb08413eb7">TIM_CCMR1_OC2PE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga819513a7183766b4427cddfb08413eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664936de978a62b290fe7da4c2b1c395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395">TIM_CCMR1_OC2PE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_OC2PE_Pos)</td></tr>
<tr class="separator:ga664936de978a62b290fe7da4c2b1c395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabddbf508732039730125ab3e87e9d370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395">TIM_CCMR1_OC2PE_Msk</a></td></tr>
<tr class="separator:gabddbf508732039730125ab3e87e9d370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae31265c2d3adef5873acc64f2f0045a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae31265c2d3adef5873acc64f2f0045a1">TIM_CCMR1_OC2M_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gae31265c2d3adef5873acc64f2f0045a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7082e88c67576a8ce483e0534b0ae8cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb">TIM_CCMR1_OC2M_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; TIM_CCMR1_OC2M_Pos)</td></tr>
<tr class="separator:ga7082e88c67576a8ce483e0534b0ae8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2326bafe64ba2ebdde908d66219eaa6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb">TIM_CCMR1_OC2M_Msk</a></td></tr>
<tr class="separator:ga2326bafe64ba2ebdde908d66219eaa6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb68b91da16ffd509a6c7a2a397083c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c">TIM_CCMR1_OC2M_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_OC2M_Pos)</td></tr>
<tr class="separator:gadbb68b91da16ffd509a6c7a2a397083c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb673b7e2c016191579de704eb842e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4">TIM_CCMR1_OC2M_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR1_OC2M_Pos)</td></tr>
<tr class="separator:gaedb673b7e2c016191579de704eb842e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad039a41e5fe97ddf904a0f9f95eb539e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e">TIM_CCMR1_OC2M_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; TIM_CCMR1_OC2M_Pos)</td></tr>
<tr class="separator:gad039a41e5fe97ddf904a0f9f95eb539e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e30d09989e2a51517b5962e63baf1dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e30d09989e2a51517b5962e63baf1dd">TIM_CCMR1_OC2CE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga2e30d09989e2a51517b5962e63baf1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c788cd4e4e8549585b21e050bf91de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5">TIM_CCMR1_OC2CE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_OC2CE_Pos)</td></tr>
<tr class="separator:ga3c788cd4e4e8549585b21e050bf91de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a8dd4ea04d262ec4e97b5c7a8677a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5">TIM_CCMR1_OC2CE_Msk</a></td></tr>
<tr class="separator:ga19a8dd4ea04d262ec4e97b5c7a8677a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84059edcc2ee8d02b8bc6757b667b47a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84059edcc2ee8d02b8bc6757b667b47a">TIM_CCMR1_IC1PSC_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga84059edcc2ee8d02b8bc6757b667b47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a7ca2ec3b7bc576b7883702a45823d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2">TIM_CCMR1_IC1PSC_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CCMR1_IC1PSC_Pos)</td></tr>
<tr class="separator:ga0a7ca2ec3b7bc576b7883702a45823d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46b7186665f5308cd2ca52acfb63e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2">TIM_CCMR1_IC1PSC_Msk</a></td></tr>
<tr class="separator:gab46b7186665f5308cd2ca52acfb63e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05673358a44aeaa56daefca67341b29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d">TIM_CCMR1_IC1PSC_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_IC1PSC_Pos)</td></tr>
<tr class="separator:ga05673358a44aeaa56daefca67341b29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42b75da9b2f127dca98b6ca616f7add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add">TIM_CCMR1_IC1PSC_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR1_IC1PSC_Pos)</td></tr>
<tr class="separator:gaf42b75da9b2f127dca98b6ca616f7add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b270ce595ea92cabc0e62576b5cbdb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0">TIM_CCMR1_IC1F_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4b270ce595ea92cabc0e62576b5cbdb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8750e792254e281c4999de3fbf9e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13">TIM_CCMR1_IC1F_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; TIM_CCMR1_IC1F_Pos)</td></tr>
<tr class="separator:gade8750e792254e281c4999de3fbf9e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ee123675d8b8f98b5a6eeeccf37912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13">TIM_CCMR1_IC1F_Msk</a></td></tr>
<tr class="separator:gab0ee123675d8b8f98b5a6eeeccf37912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dde4afee556d2d8d22885f191da65a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_IC1F_Pos)</td></tr>
<tr class="separator:ga7dde4afee556d2d8d22885f191da65a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga201491465e6864088210bccb8491be84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR1_IC1F_Pos)</td></tr>
<tr class="separator:ga201491465e6864088210bccb8491be84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa55ab1e0109b055cabef579c32d67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; TIM_CCMR1_IC1F_Pos)</td></tr>
<tr class="separator:gabaa55ab1e0109b055cabef579c32d67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23da95530eb6d6451c7c9e451a580f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; TIM_CCMR1_IC1F_Pos)</td></tr>
<tr class="separator:ga23da95530eb6d6451c7c9e451a580f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb62126e13b62bf9ed83bcb358532b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eb62126e13b62bf9ed83bcb358532b3">TIM_CCMR1_IC2PSC_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga5eb62126e13b62bf9ed83bcb358532b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa7570c3a71156c52b0d95b4199f5d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e">TIM_CCMR1_IC2PSC_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CCMR1_IC2PSC_Pos)</td></tr>
<tr class="separator:gafa7570c3a71156c52b0d95b4199f5d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e8e704f9ce5742f45e15e3b3126aa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e">TIM_CCMR1_IC2PSC_Msk</a></td></tr>
<tr class="separator:ga5e8e704f9ce5742f45e15e3b3126aa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39206b27b5b1c5941b2a14ee8e2f1223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223">TIM_CCMR1_IC2PSC_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_IC2PSC_Pos)</td></tr>
<tr class="separator:ga39206b27b5b1c5941b2a14ee8e2f1223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae861d74943f3c045421f9fdc8b966841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841">TIM_CCMR1_IC2PSC_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR1_IC2PSC_Pos)</td></tr>
<tr class="separator:gae861d74943f3c045421f9fdc8b966841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5a16f773b95122caa60dbdd5b22964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964">TIM_CCMR1_IC2F_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaed5a16f773b95122caa60dbdd5b22964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1456053707716ae50feded2a118887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887">TIM_CCMR1_IC2F_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; TIM_CCMR1_IC2F_Pos)</td></tr>
<tr class="separator:ga4b1456053707716ae50feded2a118887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b942752d686c23323880ff576e7dffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887">TIM_CCMR1_IC2F_Msk</a></td></tr>
<tr class="separator:ga2b942752d686c23323880ff576e7dffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d75acd7072f28844074702683d8493f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f">TIM_CCMR1_IC2F_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_IC2F_Pos)</td></tr>
<tr class="separator:ga5d75acd7072f28844074702683d8493f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e49318b54b16bda6fd7feea7c9a7dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd">TIM_CCMR1_IC2F_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR1_IC2F_Pos)</td></tr>
<tr class="separator:ga40e49318b54b16bda6fd7feea7c9a7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932148c784f5cbee4dfcafcbadaf0107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107">TIM_CCMR1_IC2F_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; TIM_CCMR1_IC2F_Pos)</td></tr>
<tr class="separator:ga932148c784f5cbee4dfcafcbadaf0107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafece48b6f595ef9717d523fa23cea1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8">TIM_CCMR1_IC2F_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; TIM_CCMR1_IC2F_Pos)</td></tr>
<tr class="separator:gafece48b6f595ef9717d523fa23cea1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab00cf673f46bb5a112370ff94d5495b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab00cf673f46bb5a112370ff94d5495b">TIM_CCMR2_CC3S_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaab00cf673f46bb5a112370ff94d5495b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac236d456c1635745129611f040e50392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392">TIM_CCMR2_CC3S_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CCMR2_CC3S_Pos)</td></tr>
<tr class="separator:gac236d456c1635745129611f040e50392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eabcc7e322b02c9c406b3ff70308260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392">TIM_CCMR2_CC3S_Msk</a></td></tr>
<tr class="separator:ga2eabcc7e322b02c9c406b3ff70308260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c04aea2e89f1e89bd323d6d6e5e6c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0">TIM_CCMR2_CC3S_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_CC3S_Pos)</td></tr>
<tr class="separator:ga68c04aea2e89f1e89bd323d6d6e5e6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bed6648aad6e8d16196246b355452dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc">TIM_CCMR2_CC3S_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR2_CC3S_Pos)</td></tr>
<tr class="separator:ga4bed6648aad6e8d16196246b355452dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fada082e0cea460d9722f5dca1fe1a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fada082e0cea460d9722f5dca1fe1a8">TIM_CCMR2_OC3FE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga3fada082e0cea460d9722f5dca1fe1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7fdd716098d6370d1fbef9ec6de226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226">TIM_CCMR2_OC3FE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_OC3FE_Pos)</td></tr>
<tr class="separator:gaef7fdd716098d6370d1fbef9ec6de226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6d8d2847058747ce23a648668ce4dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226">TIM_CCMR2_OC3FE_Msk</a></td></tr>
<tr class="separator:gae6d8d2847058747ce23a648668ce4dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebdd2a0a808080fac30e5ee1514f4cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ebdd2a0a808080fac30e5ee1514f4cf">TIM_CCMR2_OC3PE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga5ebdd2a0a808080fac30e5ee1514f4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga340c7064a44bc7478982f5ef7a7655f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9">TIM_CCMR2_OC3PE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_OC3PE_Pos)</td></tr>
<tr class="separator:ga340c7064a44bc7478982f5ef7a7655f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276fd2250d2b085b73ef51cb4c099d24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9">TIM_CCMR2_OC3PE_Msk</a></td></tr>
<tr class="separator:ga276fd2250d2b085b73ef51cb4c099d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc968db76163687538732d31cf4d4d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc968db76163687538732d31cf4d4d91">TIM_CCMR2_OC3M_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gafc968db76163687538732d31cf4d4d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e306d8b3f5f98f8bfb6002dc2a7ff06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06">TIM_CCMR2_OC3M_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; TIM_CCMR2_OC3M_Pos)</td></tr>
<tr class="separator:ga8e306d8b3f5f98f8bfb6002dc2a7ff06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52095cae524adb237339bfee92e8168a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06">TIM_CCMR2_OC3M_Msk</a></td></tr>
<tr class="separator:ga52095cae524adb237339bfee92e8168a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga899b26ffa9c5f30f143306b8598a537f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f">TIM_CCMR2_OC3M_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_OC3M_Pos)</td></tr>
<tr class="separator:ga899b26ffa9c5f30f143306b8598a537f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91476ae2cc3449facafcad82569e14f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8">TIM_CCMR2_OC3M_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR2_OC3M_Pos)</td></tr>
<tr class="separator:ga91476ae2cc3449facafcad82569e14f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20394da7afcada6c3fc455b05004cff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5">TIM_CCMR2_OC3M_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; TIM_CCMR2_OC3M_Pos)</td></tr>
<tr class="separator:ga20394da7afcada6c3fc455b05004cff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03695b16c15f57bd329b050603e11ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03695b16c15f57bd329b050603e11ff6">TIM_CCMR2_OC3CE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga03695b16c15f57bd329b050603e11ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga040e81b609666fec1f0476346bb8b942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942">TIM_CCMR2_OC3CE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_OC3CE_Pos)</td></tr>
<tr class="separator:ga040e81b609666fec1f0476346bb8b942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4209d414df704ce96c54abb2ea2df66a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942">TIM_CCMR2_OC3CE_Msk</a></td></tr>
<tr class="separator:ga4209d414df704ce96c54abb2ea2df66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5774c57db57a50e9a1b7e6fa6c2833f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5774c57db57a50e9a1b7e6fa6c2833f6">TIM_CCMR2_CC4S_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5774c57db57a50e9a1b7e6fa6c2833f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66957133f2ac46cacb14834a6ad46b9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b">TIM_CCMR2_CC4S_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CCMR2_CC4S_Pos)</td></tr>
<tr class="separator:ga66957133f2ac46cacb14834a6ad46b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga294e216b50edd1c2f891143e1f971048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b">TIM_CCMR2_CC4S_Msk</a></td></tr>
<tr class="separator:ga294e216b50edd1c2f891143e1f971048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabebaa6bffd90b32563bd0fc1ff4a9499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499">TIM_CCMR2_CC4S_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_CC4S_Pos)</td></tr>
<tr class="separator:gabebaa6bffd90b32563bd0fc1ff4a9499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6386ec77a3a451954325a1512d44f893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893">TIM_CCMR2_CC4S_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR2_CC4S_Pos)</td></tr>
<tr class="separator:ga6386ec77a3a451954325a1512d44f893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69ec4d183286e02653876ead0a835a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69ec4d183286e02653876ead0a835a09">TIM_CCMR2_OC4FE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga69ec4d183286e02653876ead0a835a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f0c4e1d96b5dde5af64ea95b2c3880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880">TIM_CCMR2_OC4FE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_OC4FE_Pos)</td></tr>
<tr class="separator:ga01f0c4e1d96b5dde5af64ea95b2c3880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70dc197250c2699d470aea1a7a42ad57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880">TIM_CCMR2_OC4FE_Msk</a></td></tr>
<tr class="separator:ga70dc197250c2699d470aea1a7a42ad57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1271844d8091a2494487cd082a585ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1271844d8091a2494487cd082a585ca">TIM_CCMR2_OC4PE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf1271844d8091a2494487cd082a585ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c07cee007c349ef4ba4a954b341ff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4">TIM_CCMR2_OC4PE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_OC4PE_Pos)</td></tr>
<tr class="separator:ga28c07cee007c349ef4ba4a954b341ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e951cd3f6593e321cf79b662a1deaaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4">TIM_CCMR2_OC4PE_Msk</a></td></tr>
<tr class="separator:ga3e951cd3f6593e321cf79b662a1deaaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d4d6f1f9b93ff94a941d8c574ca400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67d4d6f1f9b93ff94a941d8c574ca400">TIM_CCMR2_OC4M_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga67d4d6f1f9b93ff94a941d8c574ca400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ffb46fed2d65aab83a895d8f791f84f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f">TIM_CCMR2_OC4M_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; TIM_CCMR2_OC4M_Pos)</td></tr>
<tr class="separator:ga0ffb46fed2d65aab83a895d8f791f84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbed61ff3ba57c7fe6d3386ce3b7af2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f">TIM_CCMR2_OC4M_Msk</a></td></tr>
<tr class="separator:gacbed61ff3ba57c7fe6d3386ce3b7af2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad866f52cce9ce32e3c0d181007b82de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5">TIM_CCMR2_OC4M_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_OC4M_Pos)</td></tr>
<tr class="separator:gad866f52cce9ce32e3c0d181007b82de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd97b1c86dd4953f3382fea317d165af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af">TIM_CCMR2_OC4M_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR2_OC4M_Pos)</td></tr>
<tr class="separator:gafd97b1c86dd4953f3382fea317d165af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga431e5cdc0f3dc02fa5a54aa5193ddbab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab">TIM_CCMR2_OC4M_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; TIM_CCMR2_OC4M_Pos)</td></tr>
<tr class="separator:ga431e5cdc0f3dc02fa5a54aa5193ddbab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b06f4781d9ec977f5be9f010ee44b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b06f4781d9ec977f5be9f010ee44b6b">TIM_CCMR2_OC4CE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga8b06f4781d9ec977f5be9f010ee44b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a3897ea2b9197cbc75507df645faefc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc">TIM_CCMR2_OC4CE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_OC4CE_Pos)</td></tr>
<tr class="separator:ga3a3897ea2b9197cbc75507df645faefc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1447dfe94bdd234382bb1f43307ea5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc">TIM_CCMR2_OC4CE_Msk</a></td></tr>
<tr class="separator:ga1447dfe94bdd234382bb1f43307ea5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae531e77cc77a9a76a0f32074ad371cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae531e77cc77a9a76a0f32074ad371cf2">TIM_CCMR2_IC3PSC_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gae531e77cc77a9a76a0f32074ad371cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec127dfbd39286e7467a88e42b0e2a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2">TIM_CCMR2_IC3PSC_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CCMR2_IC3PSC_Pos)</td></tr>
<tr class="separator:gabec127dfbd39286e7467a88e42b0e2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3d11f2e968752bc9ec7131c986c3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2">TIM_CCMR2_IC3PSC_Msk</a></td></tr>
<tr class="separator:gafc3d11f2e968752bc9ec7131c986c3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588513395cbf8be6f4749c140fbf811c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c">TIM_CCMR2_IC3PSC_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_IC3PSC_Pos)</td></tr>
<tr class="separator:ga588513395cbf8be6f4749c140fbf811c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd27b9bdcc161c90dc1712074a66f29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d">TIM_CCMR2_IC3PSC_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR2_IC3PSC_Pos)</td></tr>
<tr class="separator:gacd27b9bdcc161c90dc1712074a66f29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23e70bb3dfe3c685a26e6ae00786b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62">TIM_CCMR2_IC3F_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf23e70bb3dfe3c685a26e6ae00786b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac13900fc61a22d5b43f579e5854fa2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c">TIM_CCMR2_IC3F_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; TIM_CCMR2_IC3F_Pos)</td></tr>
<tr class="separator:gaac13900fc61a22d5b43f579e5854fa2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad218af6bd1de72891e1b85d582b766cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c">TIM_CCMR2_IC3F_Msk</a></td></tr>
<tr class="separator:gad218af6bd1de72891e1b85d582b766cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d5450ebc9ac6ea833a2b341ceea061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061">TIM_CCMR2_IC3F_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_IC3F_Pos)</td></tr>
<tr class="separator:ga31d5450ebc9ac6ea833a2b341ceea061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f92a3f831685d6df7ab69e68181849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849">TIM_CCMR2_IC3F_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR2_IC3F_Pos)</td></tr>
<tr class="separator:ga26f92a3f831685d6df7ab69e68181849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e7d7a3c2686a6e31adc1adf2ce65df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9">TIM_CCMR2_IC3F_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; TIM_CCMR2_IC3F_Pos)</td></tr>
<tr class="separator:ga5e7d7a3c2686a6e31adc1adf2ce65df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9696c3da027f2b292d077f1ab4cdd14b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b">TIM_CCMR2_IC3F_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; TIM_CCMR2_IC3F_Pos)</td></tr>
<tr class="separator:ga9696c3da027f2b292d077f1ab4cdd14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df596e58e5b71467be3d85988fb302f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1df596e58e5b71467be3d85988fb302f">TIM_CCMR2_IC4PSC_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga1df596e58e5b71467be3d85988fb302f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga289328a0304739b4459fa74978be5aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4">TIM_CCMR2_IC4PSC_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CCMR2_IC4PSC_Pos)</td></tr>
<tr class="separator:ga289328a0304739b4459fa74978be5aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd7591e2de10272f7fafb08cdd1b7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4">TIM_CCMR2_IC4PSC_Msk</a></td></tr>
<tr class="separator:ga6fd7591e2de10272f7fafb08cdd1b7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f7d206409bc551eab06819e17451e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4">TIM_CCMR2_IC4PSC_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_IC4PSC_Pos)</td></tr>
<tr class="separator:ga80f7d206409bc551eab06819e17451e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6690f5e98e02addd5e75643767c6d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66">TIM_CCMR2_IC4PSC_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR2_IC4PSC_Pos)</td></tr>
<tr class="separator:gaf6690f5e98e02addd5e75643767c6d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdce62241567cc540d3b7ce61084c1e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2">TIM_CCMR2_IC4F_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gafdce62241567cc540d3b7ce61084c1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f59cf5cc82d482d733a365cc7d887c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c">TIM_CCMR2_IC4F_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; TIM_CCMR2_IC4F_Pos)</td></tr>
<tr class="separator:gaa9f59cf5cc82d482d733a365cc7d887c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51653fd06a591294d432385e794a19e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c">TIM_CCMR2_IC4F_Msk</a></td></tr>
<tr class="separator:gad51653fd06a591294d432385e794a19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d5fc8b9a6ea27582cb6c25f9654888c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c">TIM_CCMR2_IC4F_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_IC4F_Pos)</td></tr>
<tr class="separator:ga7d5fc8b9a6ea27582cb6c25f9654888c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4dcc1562c0c017493e4ee6b32354e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85">TIM_CCMR2_IC4F_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR2_IC4F_Pos)</td></tr>
<tr class="separator:gac4dcc1562c0c017493e4ee6b32354e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b96de7db8b71ac7e414f247b871a53c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c">TIM_CCMR2_IC4F_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; TIM_CCMR2_IC4F_Pos)</td></tr>
<tr class="separator:ga2b96de7db8b71ac7e414f247b871a53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d0f55e5b751f2caed6a943f5682a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09">TIM_CCMR2_IC4F_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; TIM_CCMR2_IC4F_Pos)</td></tr>
<tr class="separator:ga25d0f55e5b751f2caed6a943f5682a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da61acdf3f1662c2a522820260f0ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6da61acdf3f1662c2a522820260f0ca1">TIM_CCER_CC1E_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6da61acdf3f1662c2a522820260f0ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga871be5249ffb7666a32f4e2e60e50a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c">TIM_CCER_CC1E_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC1E_Pos)</td></tr>
<tr class="separator:ga871be5249ffb7666a32f4e2e60e50a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f494b9881e7b97bb2d79f7ad4e79937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c">TIM_CCER_CC1E_Msk</a></td></tr>
<tr class="separator:ga3f494b9881e7b97bb2d79f7ad4e79937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c77329fadbcb3c84bde50fca4531fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15c77329fadbcb3c84bde50fca4531fb">TIM_CCER_CC1P_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga15c77329fadbcb3c84bde50fca4531fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3006ecce72e486321261536ae385732f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f">TIM_CCER_CC1P_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC1P_Pos)</td></tr>
<tr class="separator:ga3006ecce72e486321261536ae385732f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca0aedba14241caff739afb3c3ee291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f">TIM_CCER_CC1P_Msk</a></td></tr>
<tr class="separator:ga0ca0aedba14241caff739afb3c3ee291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17cab7ddc6363d68c881d424dc2f95b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17cab7ddc6363d68c881d424dc2f95b3">TIM_CCER_CC1NP_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga17cab7ddc6363d68c881d424dc2f95b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ca6b2d577776a67d48e9a7e1863700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700">TIM_CCER_CC1NP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC1NP_Pos)</td></tr>
<tr class="separator:ga22ca6b2d577776a67d48e9a7e1863700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403fc501d4d8de6cabee6b07acb81a36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700">TIM_CCER_CC1NP_Msk</a></td></tr>
<tr class="separator:ga403fc501d4d8de6cabee6b07acb81a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a7e6fef34c0f02a97140620a2429b84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a7e6fef34c0f02a97140620a2429b84">TIM_CCER_CC2E_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4a7e6fef34c0f02a97140620a2429b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91010bed31fbd01d7013fe9be759b215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215">TIM_CCER_CC2E_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC2E_Pos)</td></tr>
<tr class="separator:ga91010bed31fbd01d7013fe9be759b215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76392a4d63674cd0db0a55762458f16c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215">TIM_CCER_CC2E_Msk</a></td></tr>
<tr class="separator:ga76392a4d63674cd0db0a55762458f16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6eed48ffae9d0a886c124b2993b8a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6eed48ffae9d0a886c124b2993b8a9f">TIM_CCER_CC2P_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gab6eed48ffae9d0a886c124b2993b8a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f10f70479dce9444a304a58dfa52e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1">TIM_CCER_CC2P_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC2P_Pos)</td></tr>
<tr class="separator:ga95f10f70479dce9444a304a58dfa52e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3136c6e776c6066509d298b6a9b34912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1">TIM_CCER_CC2P_Msk</a></td></tr>
<tr class="separator:ga3136c6e776c6066509d298b6a9b34912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de88ef55a7e82a4fe7379a0568da7ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8de88ef55a7e82a4fe7379a0568da7ab">TIM_CCER_CC2NP_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga8de88ef55a7e82a4fe7379a0568da7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b294ed91060a15ee77651cd8e688e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70">TIM_CCER_CC2NP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC2NP_Pos)</td></tr>
<tr class="separator:ga1b294ed91060a15ee77651cd8e688e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387de559d8b16b16f3934fddd2aa969f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70">TIM_CCER_CC2NP_Msk</a></td></tr>
<tr class="separator:ga387de559d8b16b16f3934fddd2aa969f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaee67670829d7a6333cae4b5eada7899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaee67670829d7a6333cae4b5eada7899">TIM_CCER_CC3E_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaaee67670829d7a6333cae4b5eada7899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga800a18a966d63d71dfc6cf7e3c18ca08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08">TIM_CCER_CC3E_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC3E_Pos)</td></tr>
<tr class="separator:ga800a18a966d63d71dfc6cf7e3c18ca08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da114e666b61f09cf25f50cdaa7f81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08">TIM_CCER_CC3E_Msk</a></td></tr>
<tr class="separator:ga1da114e666b61f09cf25f50cdaa7f81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab92731a4de3cb45962bfc34f3986a3bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab92731a4de3cb45962bfc34f3986a3bb">TIM_CCER_CC3P_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gab92731a4de3cb45962bfc34f3986a3bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga647aadf30c1f4c7850a025bce9e264a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6">TIM_CCER_CC3P_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC3P_Pos)</td></tr>
<tr class="separator:ga647aadf30c1f4c7850a025bce9e264a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6220a5cd34c7a7a39e10c854aa00d2e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6">TIM_CCER_CC3P_Msk</a></td></tr>
<tr class="separator:ga6220a5cd34c7a7a39e10c854aa00d2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc4768173a56472e6f19ca49bb229e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc4768173a56472e6f19ca49bb229e6a">TIM_CCER_CC3NP_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gacc4768173a56472e6f19ca49bb229e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga013c6bc2ba905dea2713cdef67f39c6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f">TIM_CCER_CC3NP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC3NP_Pos)</td></tr>
<tr class="separator:ga013c6bc2ba905dea2713cdef67f39c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4029686d3307111d3f9f4400e29e4521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f">TIM_CCER_CC3NP_Msk</a></td></tr>
<tr class="separator:ga4029686d3307111d3f9f4400e29e4521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e4f1890df26547229ce711eed7a30c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e4f1890df26547229ce711eed7a30c3">TIM_CCER_CC4E_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga8e4f1890df26547229ce711eed7a30c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8f00da3ce9a145e9c7c0ece18706d05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05">TIM_CCER_CC4E_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC4E_Pos)</td></tr>
<tr class="separator:gae8f00da3ce9a145e9c7c0ece18706d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga940b041ab5975311f42f26d314a4b621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05">TIM_CCER_CC4E_Msk</a></td></tr>
<tr class="separator:ga940b041ab5975311f42f26d314a4b621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b16bb9029a386a09ca24796a74f7fa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b16bb9029a386a09ca24796a74f7fa8">TIM_CCER_CC4P_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga0b16bb9029a386a09ca24796a74f7fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22962f81c9abfc88ae30f50b5592d3a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7">TIM_CCER_CC4P_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC4P_Pos)</td></tr>
<tr class="separator:ga22962f81c9abfc88ae30f50b5592d3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3faf23dc47e1b0877352d7f5a00f72e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7">TIM_CCER_CC4P_Msk</a></td></tr>
<tr class="separator:ga3faf23dc47e1b0877352d7f5a00f72e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga451b690ca839a363b6b911bcacafffb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga451b690ca839a363b6b911bcacafffb4">TIM_CCER_CC4NP_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga451b690ca839a363b6b911bcacafffb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e263b29e870a454c029f4a825f4f50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e263b29e870a454c029f4a825f4f50e">TIM_CCER_CC4NP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC4NP_Pos)</td></tr>
<tr class="separator:ga7e263b29e870a454c029f4a825f4f50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b88bff3f38cec0617ce66fa5aef260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e263b29e870a454c029f4a825f4f50e">TIM_CCER_CC4NP_Msk</a></td></tr>
<tr class="separator:ga41b88bff3f38cec0617ce66fa5aef260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf110ca46cc8cf7b55f63cafa563073b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf110ca46cc8cf7b55f63cafa563073b2">TIM_CNT_CNT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf110ca46cc8cf7b55f63cafa563073b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54bb0107f222981fe8c8416af521fd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0">TIM_CNT_CNT_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; TIM_CNT_CNT_Pos)</td></tr>
<tr class="separator:gac54bb0107f222981fe8c8416af521fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc45c0315de82c1c3a38a243bcd00fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc">TIM_CNT_CNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0">TIM_CNT_CNT_Msk</a></td></tr>
<tr class="separator:ga8bc45c0315de82c1c3a38a243bcd00fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11163ae1ef14d3e7a1f047c40a501f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac11163ae1ef14d3e7a1f047c40a501f4">TIM_PSC_PSC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac11163ae1ef14d3e7a1f047c40a501f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff3a421342fafac2e25421084bd85df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df">TIM_PSC_PSC_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; TIM_PSC_PSC_Pos)</td></tr>
<tr class="separator:gacff3a421342fafac2e25421084bd85df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb85e4000ddab0ada67c5964810da35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35">TIM_PSC_PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df">TIM_PSC_PSC_Msk</a></td></tr>
<tr class="separator:gaefb85e4000ddab0ada67c5964810da35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8430ae919aa2e98c8a4cb32049ae5c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8430ae919aa2e98c8a4cb32049ae5c3b">TIM_ARR_ARR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8430ae919aa2e98c8a4cb32049ae5c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166174bde137aa84aec495eef6907ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3">TIM_ARR_ARR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; TIM_ARR_ARR_Pos)</td></tr>
<tr class="separator:ga166174bde137aa84aec495eef6907ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace50256fdecc38f641050a4a3266e4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9">TIM_ARR_ARR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3">TIM_ARR_ARR_Msk</a></td></tr>
<tr class="separator:gace50256fdecc38f641050a4a3266e4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga815f704b96c35f8f2b4a9160913e36f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga815f704b96c35f8f2b4a9160913e36f6">TIM_CCR1_CCR1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga815f704b96c35f8f2b4a9160913e36f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1052d30a540b5332d39cc9e1e23587bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb">TIM_CCR1_CCR1_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; TIM_CCR1_CCR1_Pos)</td></tr>
<tr class="separator:ga1052d30a540b5332d39cc9e1e23587bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac927cc11eff415210dcf94657d8dfbe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0">TIM_CCR1_CCR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb">TIM_CCR1_CCR1_Msk</a></td></tr>
<tr class="separator:gac927cc11eff415210dcf94657d8dfbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22f43b4f1a39a8ff5124a31e2e37efbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22f43b4f1a39a8ff5124a31e2e37efbf">TIM_CCR2_CCR2_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga22f43b4f1a39a8ff5124a31e2e37efbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4ef3300e4399d1b036c2e28061d9dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1">TIM_CCR2_CCR2_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; TIM_CCR2_CCR2_Pos)</td></tr>
<tr class="separator:gab4ef3300e4399d1b036c2e28061d9dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751e5efd90bdd1fd5f38609f3f5762ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba">TIM_CCR2_CCR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1">TIM_CCR2_CCR2_Msk</a></td></tr>
<tr class="separator:ga751e5efd90bdd1fd5f38609f3f5762ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a2438c905cf2e7f0c15b06090be697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69a2438c905cf2e7f0c15b06090be697">TIM_CCR3_CCR3_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga69a2438c905cf2e7f0c15b06090be697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3983e861f1f4418bf3df69d263550024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024">TIM_CCR3_CCR3_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; TIM_CCR3_CCR3_Pos)</td></tr>
<tr class="separator:ga3983e861f1f4418bf3df69d263550024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e85064d37d387851e95c5c1f35315a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1">TIM_CCR3_CCR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024">TIM_CCR3_CCR3_Msk</a></td></tr>
<tr class="separator:ga4e85064d37d387851e95c5c1f35315a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga812691bb8cabc5eef6093926c6afb0fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga812691bb8cabc5eef6093926c6afb0fa">TIM_CCR4_CCR4_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga812691bb8cabc5eef6093926c6afb0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e2e10599fa35e837f604584c742551f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f">TIM_CCR4_CCR4_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; TIM_CCR4_CCR4_Pos)</td></tr>
<tr class="separator:ga2e2e10599fa35e837f604584c742551f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c9dd67a6701b5498926ae536773eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca">TIM_CCR4_CCR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f">TIM_CCR4_CCR4_Msk</a></td></tr>
<tr class="separator:ga15c9dd67a6701b5498926ae536773eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a306a1cb19e8538984d63e2728f18c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3a306a1cb19e8538984d63e2728f18c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603bd90bfdd7e08fb4c749c926ae8d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d">TIM_DCR_DBA_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; TIM_DCR_DBA_Pos)</td></tr>
<tr class="separator:ga603bd90bfdd7e08fb4c749c926ae8d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9051ecac123cd89f9d2a835e4cde2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d">TIM_DCR_DBA_Msk</a></td></tr>
<tr class="separator:gabf9051ecac123cd89f9d2a835e4cde2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf610e5fe4bb4b10736242df3b62bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; TIM_DCR_DBA_Pos)</td></tr>
<tr class="separator:gaaaf610e5fe4bb4b10736242df3b62bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0185643c163930e30f0a1cf5fe364e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; TIM_DCR_DBA_Pos)</td></tr>
<tr class="separator:ga9a0185643c163930e30f0a1cf5fe364e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5a89b93b97b0968a7d5563a18ab9d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; TIM_DCR_DBA_Pos)</td></tr>
<tr class="separator:gaaa5a89b93b97b0968a7d5563a18ab9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105f44ff18cbbd4ff4d60368c9184430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; TIM_DCR_DBA_Pos)</td></tr>
<tr class="separator:ga105f44ff18cbbd4ff4d60368c9184430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1bc4b6dd7265dee2857f23d835b2dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; TIM_DCR_DBA_Pos)</td></tr>
<tr class="separator:gabe1bc4b6dd7265dee2857f23d835b2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e78721748388667766590962b29f610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2e78721748388667766590962b29f610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19d5bc5ed6177c1603a35d52918e5068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068">TIM_DCR_DBL_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; TIM_DCR_DBL_Pos)</td></tr>
<tr class="separator:ga19d5bc5ed6177c1603a35d52918e5068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e197a78484567d4c6093c28265f3eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068">TIM_DCR_DBL_Msk</a></td></tr>
<tr class="separator:gab9e197a78484567d4c6093c28265f3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga677195c0b4892bb6717564c0528126a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; TIM_DCR_DBL_Pos)</td></tr>
<tr class="separator:ga677195c0b4892bb6717564c0528126a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad427ba987877e491f7a2be60e320dbea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; TIM_DCR_DBL_Pos)</td></tr>
<tr class="separator:gad427ba987877e491f7a2be60e320dbea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga369926f2a8ca5cf635ded9bb4619189c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; TIM_DCR_DBL_Pos)</td></tr>
<tr class="separator:ga369926f2a8ca5cf635ded9bb4619189c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f1ec849c41d1abd46c528a4ac378c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; TIM_DCR_DBL_Pos)</td></tr>
<tr class="separator:ga7f1ec849c41d1abd46c528a4ac378c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga607d7b87b1b4bf167aabad36f922a8f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">TIM_DCR_DBL_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; TIM_DCR_DBL_Pos)</td></tr>
<tr class="separator:ga607d7b87b1b4bf167aabad36f922a8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404a796ef83390218d4aed467f779ca0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga404a796ef83390218d4aed467f779ca0">TIM_DMAR_DMAB_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga404a796ef83390218d4aed467f779ca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5d6d71391fa416ce5c1aa65e459d92a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a">TIM_DMAR_DMAB_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; TIM_DMAR_DMAB_Pos)</td></tr>
<tr class="separator:gaa5d6d71391fa416ce5c1aa65e459d92a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1afa2fc02bcd75c15122c4eb87d6cf83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83">TIM_DMAR_DMAB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a">TIM_DMAR_DMAB_Msk</a></td></tr>
<tr class="separator:ga1afa2fc02bcd75c15122c4eb87d6cf83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48326aa64beffb0af2e20a5f207a0c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48326aa64beffb0af2e20a5f207a0c6a">TIM_OR_TI1RMP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga48326aa64beffb0af2e20a5f207a0c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad86d8f217aed0993dd3d2760fd6c0c52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad86d8f217aed0993dd3d2760fd6c0c52">TIM_OR_TI1RMP_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; TIM_OR_TI1RMP_Pos)</td></tr>
<tr class="separator:gad86d8f217aed0993dd3d2760fd6c0c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab06e0dfcaeb7a7be254b71b1d4c3fd44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab06e0dfcaeb7a7be254b71b1d4c3fd44">TIM_OR_TI1RMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad86d8f217aed0993dd3d2760fd6c0c52">TIM_OR_TI1RMP_Msk</a></td></tr>
<tr class="separator:gab06e0dfcaeb7a7be254b71b1d4c3fd44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f9ba136b3dca26c39de5da6eca8fbc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f9ba136b3dca26c39de5da6eca8fbc1">TIM_OR_TI1RMP_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_OR_TI1RMP_Pos)</td></tr>
<tr class="separator:ga2f9ba136b3dca26c39de5da6eca8fbc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf91cb3077c1904d1e039c99725297bdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf91cb3077c1904d1e039c99725297bdb">TIM_OR_TI1RMP_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_OR_TI1RMP_Pos)</td></tr>
<tr class="separator:gaf91cb3077c1904d1e039c99725297bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae6a61e2b5524a68b167d01ceaa93da4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae6a61e2b5524a68b167d01ceaa93da4">TIM_OR_ETR_RMP_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaae6a61e2b5524a68b167d01ceaa93da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f575599217a4e7ec9303b4e6777ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16f575599217a4e7ec9303b4e6777ab5">TIM_OR_ETR_RMP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_OR_ETR_RMP_Pos)</td></tr>
<tr class="separator:ga16f575599217a4e7ec9303b4e6777ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0f40cdf5f919103c302c893ecca607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd0f40cdf5f919103c302c893ecca607">TIM_OR_ETR_RMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16f575599217a4e7ec9303b4e6777ab5">TIM_OR_ETR_RMP_Msk</a></td></tr>
<tr class="separator:gafd0f40cdf5f919103c302c893ecca607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5ece0f27088c4aa8c3710e74fae8248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5ece0f27088c4aa8c3710e74fae8248">TIM_OR_TI1_RMP_RI_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaa5ece0f27088c4aa8c3710e74fae8248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c1bdba013122b8c1ebd434f4b2d48af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c1bdba013122b8c1ebd434f4b2d48af">TIM_OR_TI1_RMP_RI_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_OR_TI1_RMP_RI_Pos)</td></tr>
<tr class="separator:ga4c1bdba013122b8c1ebd434f4b2d48af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f3170c14c51925fda7420a072b3a0ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f3170c14c51925fda7420a072b3a0ea">TIM_OR_TI1_RMP_RI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c1bdba013122b8c1ebd434f4b2d48af">TIM_OR_TI1_RMP_RI_Msk</a></td></tr>
<tr class="separator:ga9f3170c14c51925fda7420a072b3a0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12af593326ffa65142c15cc3b6e3e45c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12af593326ffa65142c15cc3b6e3e45c">TIM9_OR_ITR1_RMP_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga12af593326ffa65142c15cc3b6e3e45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce8af6859842c7c10dd136805ddd23c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafce8af6859842c7c10dd136805ddd23c">TIM9_OR_ITR1_RMP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM9_OR_ITR1_RMP_Pos)</td></tr>
<tr class="separator:gafce8af6859842c7c10dd136805ddd23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2916e9d0ca024598c2a9997a9e6c8401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2916e9d0ca024598c2a9997a9e6c8401">TIM9_OR_ITR1_RMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafce8af6859842c7c10dd136805ddd23c">TIM9_OR_ITR1_RMP_Msk</a></td></tr>
<tr class="separator:ga2916e9d0ca024598c2a9997a9e6c8401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga068795bd83273bcb6142a87e5fb282e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga068795bd83273bcb6142a87e5fb282e5">TIM2_OR_ITR1_RMP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga068795bd83273bcb6142a87e5fb282e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac96d5aee366904a5a009bc64f95e4c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac96d5aee366904a5a009bc64f95e4c16">TIM2_OR_ITR1_RMP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM2_OR_ITR1_RMP_Pos)</td></tr>
<tr class="separator:gac96d5aee366904a5a009bc64f95e4c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga968b8c51c00da52910a0a1b648d7b954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga968b8c51c00da52910a0a1b648d7b954">TIM2_OR_ITR1_RMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac96d5aee366904a5a009bc64f95e4c16">TIM2_OR_ITR1_RMP_Msk</a></td></tr>
<tr class="separator:ga968b8c51c00da52910a0a1b648d7b954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8daef836c7cdfcc27b928b2acf7bbc83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8daef836c7cdfcc27b928b2acf7bbc83">TIM3_OR_ITR2_RMP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8daef836c7cdfcc27b928b2acf7bbc83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae82a80a7156c82e0c279f609930de7e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae82a80a7156c82e0c279f609930de7e3">TIM3_OR_ITR2_RMP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM3_OR_ITR2_RMP_Pos)</td></tr>
<tr class="separator:gae82a80a7156c82e0c279f609930de7e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7afbfa279c665933d19d54322f26f2ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7afbfa279c665933d19d54322f26f2ce">TIM3_OR_ITR2_RMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae82a80a7156c82e0c279f609930de7e3">TIM3_OR_ITR2_RMP_Msk</a></td></tr>
<tr class="separator:ga7afbfa279c665933d19d54322f26f2ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0635e2ab8eac81f2a10164602121ccf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0635e2ab8eac81f2a10164602121ccf2">USART_SR_PE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0635e2ab8eac81f2a10164602121ccf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b7f81b87e70796a8cffaae0eb9ba9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83b7f81b87e70796a8cffaae0eb9ba9a">USART_SR_PE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_SR_PE_Pos)</td></tr>
<tr class="separator:ga83b7f81b87e70796a8cffaae0eb9ba9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac88be3484245af8c1b271ae5c1b97a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac88be3484245af8c1b271ae5c1b97a14">USART_SR_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83b7f81b87e70796a8cffaae0eb9ba9a">USART_SR_PE_Msk</a></td></tr>
<tr class="separator:gac88be3484245af8c1b271ae5c1b97a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga780d79584f83d2873c4026cdaa93d848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga780d79584f83d2873c4026cdaa93d848">USART_SR_FE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga780d79584f83d2873c4026cdaa93d848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3050686c973903a8821196e0a7166f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3050686c973903a8821196e0a7166f3">USART_SR_FE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_SR_FE_Pos)</td></tr>
<tr class="separator:gad3050686c973903a8821196e0a7166f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb6fd3f820bd12e0b5a981de1894804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804">USART_SR_FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3050686c973903a8821196e0a7166f3">USART_SR_FE_Msk</a></td></tr>
<tr class="separator:ga9eb6fd3f820bd12e0b5a981de1894804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92528c798c4fa8ecfda09d6058cbb7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92528c798c4fa8ecfda09d6058cbb7f3">USART_SR_NE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga92528c798c4fa8ecfda09d6058cbb7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4150c4eff1939e0c1c474dce82ed76bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4150c4eff1939e0c1c474dce82ed76bf">USART_SR_NE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_SR_NE_Pos)</td></tr>
<tr class="separator:ga4150c4eff1939e0c1c474dce82ed76bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8938468c5666a8305ade6d80d467c572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572">USART_SR_NE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4150c4eff1939e0c1c474dce82ed76bf">USART_SR_NE_Msk</a></td></tr>
<tr class="separator:ga8938468c5666a8305ade6d80d467c572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1413d933bfe380829bd883ce5ae6f27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1413d933bfe380829bd883ce5ae6f27b">USART_SR_ORE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga1413d933bfe380829bd883ce5ae6f27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga654b0cd0fb1fdf02de8f1af223eca9d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga654b0cd0fb1fdf02de8f1af223eca9d5">USART_SR_ORE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_SR_ORE_Pos)</td></tr>
<tr class="separator:ga654b0cd0fb1fdf02de8f1af223eca9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4560fc7a60df4bdf402fc7219ae7b558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4560fc7a60df4bdf402fc7219ae7b558">USART_SR_ORE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga654b0cd0fb1fdf02de8f1af223eca9d5">USART_SR_ORE_Msk</a></td></tr>
<tr class="separator:ga4560fc7a60df4bdf402fc7219ae7b558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2a7cf252454c0c27e5d4327bbd3206f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2a7cf252454c0c27e5d4327bbd3206f">USART_SR_IDLE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae2a7cf252454c0c27e5d4327bbd3206f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2b2420f9c84d2adbb47dce8d0e65497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2b2420f9c84d2adbb47dce8d0e65497">USART_SR_IDLE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_SR_IDLE_Pos)</td></tr>
<tr class="separator:gae2b2420f9c84d2adbb47dce8d0e65497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga336fa8c9965ce18c10972ac80ded611f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f">USART_SR_IDLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2b2420f9c84d2adbb47dce8d0e65497">USART_SR_IDLE_Msk</a></td></tr>
<tr class="separator:ga336fa8c9965ce18c10972ac80ded611f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5895ff1c2d076cb10c291c873eedc55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5895ff1c2d076cb10c291c873eedc55">USART_SR_RXNE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaf5895ff1c2d076cb10c291c873eedc55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64611f0aa4ba3dcafb6d934e831279e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64611f0aa4ba3dcafb6d934e831279e9">USART_SR_RXNE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_SR_RXNE_Pos)</td></tr>
<tr class="separator:ga64611f0aa4ba3dcafb6d934e831279e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c99e2bb265b3d58a91aca7a93f7836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836">USART_SR_RXNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64611f0aa4ba3dcafb6d934e831279e9">USART_SR_RXNE_Msk</a></td></tr>
<tr class="separator:gaa0c99e2bb265b3d58a91aca7a93f7836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8cdb6c85343e4287d5c07bcff25d58e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8cdb6c85343e4287d5c07bcff25d58e">USART_SR_TC_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gac8cdb6c85343e4287d5c07bcff25d58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga972584d838f708691ef3c153ad8233ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga972584d838f708691ef3c153ad8233ac">USART_SR_TC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_SR_TC_Pos)</td></tr>
<tr class="separator:ga972584d838f708691ef3c153ad8233ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76229b05ac37a5a688e6ba45851a29f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1">USART_SR_TC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga972584d838f708691ef3c153ad8233ac">USART_SR_TC_Msk</a></td></tr>
<tr class="separator:ga76229b05ac37a5a688e6ba45851a29f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa708cd1b36e1ee1cfed89e85620a7c00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa708cd1b36e1ee1cfed89e85620a7c00">USART_SR_TXE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaa708cd1b36e1ee1cfed89e85620a7c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe75a9021a84919f6c1ea3e3c08a23e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe75a9021a84919f6c1ea3e3c08a23e0">USART_SR_TXE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_SR_TXE_Pos)</td></tr>
<tr class="separator:gabe75a9021a84919f6c1ea3e3c08a23e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65e9cddf0890113d405342f1d8b5b980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65e9cddf0890113d405342f1d8b5b980">USART_SR_TXE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe75a9021a84919f6c1ea3e3c08a23e0">USART_SR_TXE_Msk</a></td></tr>
<tr class="separator:ga65e9cddf0890113d405342f1d8b5b980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae347aead943d5b4c1044a226380b3fda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae347aead943d5b4c1044a226380b3fda">USART_SR_LBD_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae347aead943d5b4c1044a226380b3fda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga233a2963e3a24a14f98865224183d93d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga233a2963e3a24a14f98865224183d93d">USART_SR_LBD_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_SR_LBD_Pos)</td></tr>
<tr class="separator:ga233a2963e3a24a14f98865224183d93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b868b59576f42421226d35628c6b628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b868b59576f42421226d35628c6b628">USART_SR_LBD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga233a2963e3a24a14f98865224183d93d">USART_SR_LBD_Msk</a></td></tr>
<tr class="separator:ga5b868b59576f42421226d35628c6b628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2b04e34749fc2ef806327e991dcad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2b04e34749fc2ef806327e991dcad8">USART_SR_CTS_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga8d2b04e34749fc2ef806327e991dcad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d241b440c4595aac4bdf1ffee9c22f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d241b440c4595aac4bdf1ffee9c22f9">USART_SR_CTS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_SR_CTS_Pos)</td></tr>
<tr class="separator:ga4d241b440c4595aac4bdf1ffee9c22f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9250ae2793db0541e6c4bb8837424541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9250ae2793db0541e6c4bb8837424541">USART_SR_CTS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d241b440c4595aac4bdf1ffee9c22f9">USART_SR_CTS_Msk</a></td></tr>
<tr class="separator:ga9250ae2793db0541e6c4bb8837424541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1d7d8f36a92c78b93ab1a3e4011b771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1d7d8f36a92c78b93ab1a3e4011b771">USART_DR_DR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab1d7d8f36a92c78b93ab1a3e4011b771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga911912bd628fd1fc33a1d8819d27e81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga911912bd628fd1fc33a1d8819d27e81f">USART_DR_DR_Msk</a>&#160;&#160;&#160;(0x1FFU &lt;&lt; USART_DR_DR_Pos)</td></tr>
<tr class="separator:ga911912bd628fd1fc33a1d8819d27e81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad84ad1e1d0202b41021e2d6e40486bff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad84ad1e1d0202b41021e2d6e40486bff">USART_DR_DR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga911912bd628fd1fc33a1d8819d27e81f">USART_DR_DR_Msk</a></td></tr>
<tr class="separator:gad84ad1e1d0202b41021e2d6e40486bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4da3df12337bdcb5b93129db2719a5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4da3df12337bdcb5b93129db2719a5e">USART_BRR_DIV_FRACTION_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa4da3df12337bdcb5b93129db2719a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27d26e25a2acc22989a0522951e1c406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27d26e25a2acc22989a0522951e1c406">USART_BRR_DIV_FRACTION_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; USART_BRR_DIV_FRACTION_Pos)</td></tr>
<tr class="separator:ga27d26e25a2acc22989a0522951e1c406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7dd57632bcc0f7f3b635da39b4be3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d7dd57632bcc0f7f3b635da39b4be3e">USART_BRR_DIV_FRACTION</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27d26e25a2acc22989a0522951e1c406">USART_BRR_DIV_FRACTION_Msk</a></td></tr>
<tr class="separator:ga2d7dd57632bcc0f7f3b635da39b4be3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf38af4d54f6346fc7998ecd0618c22f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf38af4d54f6346fc7998ecd0618c22f3">USART_BRR_DIV_MANTISSA_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf38af4d54f6346fc7998ecd0618c22f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8739f2a9ca35ed93f81353a7a206a0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8739f2a9ca35ed93f81353a7a206a0b">USART_BRR_DIV_MANTISSA_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; USART_BRR_DIV_MANTISSA_Pos)</td></tr>
<tr class="separator:gae8739f2a9ca35ed93f81353a7a206a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2">USART_BRR_DIV_MANTISSA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8739f2a9ca35ed93f81353a7a206a0b">USART_BRR_DIV_MANTISSA_Msk</a></td></tr>
<tr class="separator:gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23eec4bbb3ac06c22aff3355f965457a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23eec4bbb3ac06c22aff3355f965457a">USART_CR1_SBK_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga23eec4bbb3ac06c22aff3355f965457a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f06150e7efb4ee5858a0863c0af36e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f06150e7efb4ee5858a0863c0af36e1">USART_CR1_SBK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_SBK_Pos)</td></tr>
<tr class="separator:ga4f06150e7efb4ee5858a0863c0af36e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac457c519baa28359ab7959fbe0c5cda1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac457c519baa28359ab7959fbe0c5cda1">USART_CR1_SBK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f06150e7efb4ee5858a0863c0af36e1">USART_CR1_SBK_Msk</a></td></tr>
<tr class="separator:gac457c519baa28359ab7959fbe0c5cda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64a90f545fa1ee315c277fd0f06f2274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64a90f545fa1ee315c277fd0f06f2274">USART_CR1_RWU_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga64a90f545fa1ee315c277fd0f06f2274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e0cafa55c289e39145287325f9d7cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e0cafa55c289e39145287325f9d7cf4">USART_CR1_RWU_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_RWU_Pos)</td></tr>
<tr class="separator:ga8e0cafa55c289e39145287325f9d7cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d61ab5a4e2beaa3f591c56bd15a27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b">USART_CR1_RWU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e0cafa55c289e39145287325f9d7cf4">USART_CR1_RWU_Msk</a></td></tr>
<tr class="separator:gaa7d61ab5a4e2beaa3f591c56bd15a27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga678b98c07ad61dec17131716d1ddfa58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga678b98c07ad61dec17131716d1ddfa58">USART_CR1_RE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga678b98c07ad61dec17131716d1ddfa58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625927bbfd40ce911de7183cae92e682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682">USART_CR1_RE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_RE_Pos)</td></tr>
<tr class="separator:ga625927bbfd40ce911de7183cae92e682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0d5d407a22264de847bc1b40a17aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682">USART_CR1_RE_Msk</a></td></tr>
<tr class="separator:gada0d5d407a22264de847bc1b40a17aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53df187761bfed354686b47e0a691564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53df187761bfed354686b47e0a691564">USART_CR1_TE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga53df187761bfed354686b47e0a691564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c5e02008c2fde7c5f0070d94ee77bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce">USART_CR1_TE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_TE_Pos)</td></tr>
<tr class="separator:ga0c5e02008c2fde7c5f0070d94ee77bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7f090b04fd78b755b43357ecaa9622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce">USART_CR1_TE_Msk</a></td></tr>
<tr class="separator:gade7f090b04fd78b755b43357ecaa9622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba3e0fc695108b77498a9fdbacc95d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba3e0fc695108b77498a9fdbacc95d3">USART_CR1_IDLEIE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga5ba3e0fc695108b77498a9fdbacc95d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad37a38ae2c8a059a922f5b33c5c2aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa">USART_CR1_IDLEIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_IDLEIE_Pos)</td></tr>
<tr class="separator:ga8ad37a38ae2c8a059a922f5b33c5c2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5221d09eebd12445a20f221bf98066f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa">USART_CR1_IDLEIE_Msk</a></td></tr>
<tr class="separator:ga5221d09eebd12445a20f221bf98066f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2232ea76bad178a6e945fe573c2dc984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2232ea76bad178a6e945fe573c2dc984">USART_CR1_RXNEIE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga2232ea76bad178a6e945fe573c2dc984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2e4ba1ab97599cbf7f182d2cfc80543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543">USART_CR1_RXNEIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_RXNEIE_Pos)</td></tr>
<tr class="separator:gac2e4ba1ab97599cbf7f182d2cfc80543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91118f867adfdb2e805beea86666de04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543">USART_CR1_RXNEIE_Msk</a></td></tr>
<tr class="separator:ga91118f867adfdb2e805beea86666de04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee92ad658865410023fc8508325024a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee92ad658865410023fc8508325024a">USART_CR1_TCIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga3ee92ad658865410023fc8508325024a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ff7666f8e81e2cf6d40bebaf0a84b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7">USART_CR1_TCIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_TCIE_Pos)</td></tr>
<tr class="separator:gad3ff7666f8e81e2cf6d40bebaf0a84b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17130690a1ca95b972429eb64d4254e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7">USART_CR1_TCIE_Msk</a></td></tr>
<tr class="separator:gaa17130690a1ca95b972429eb64d4254e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6931210415f36d727f75bfc856aed9ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6931210415f36d727f75bfc856aed9ef">USART_CR1_TXEIE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga6931210415f36d727f75bfc856aed9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65436dd25155a36250ee090dd940caa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5">USART_CR1_TXEIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_TXEIE_Pos)</td></tr>
<tr class="separator:ga65436dd25155a36250ee090dd940caa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70422871d15f974b464365e7fe1877e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5">USART_CR1_TXEIE_Msk</a></td></tr>
<tr class="separator:ga70422871d15f974b464365e7fe1877e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a693e8924defd8e57b0b08323afa0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46a693e8924defd8e57b0b08323afa0b">USART_CR1_PEIE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga46a693e8924defd8e57b0b08323afa0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99fb4719a46d6d1d423d7ffe7ce06e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1">USART_CR1_PEIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_PEIE_Pos)</td></tr>
<tr class="separator:gad99fb4719a46d6d1d423d7ffe7ce06e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27405d413b6d355ccdb076d52fef6875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1">USART_CR1_PEIE_Msk</a></td></tr>
<tr class="separator:ga27405d413b6d355ccdb076d52fef6875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2e65e62ab989658fec2bdaad7892c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2e65e62ab989658fec2bdaad7892c16">USART_CR1_PS_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaf2e65e62ab989658fec2bdaad7892c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08638afebc30caad3337f1faac6d904e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e">USART_CR1_PS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_PS_Pos)</td></tr>
<tr class="separator:ga08638afebc30caad3337f1faac6d904e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e">USART_CR1_PS_Msk</a></td></tr>
<tr class="separator:ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1029c679b6ce540fc8343e074387fa5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1029c679b6ce540fc8343e074387fa5b">USART_CR1_PCE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga1029c679b6ce540fc8343e074387fa5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60894c2937928b5ca83fe73e60e1c9c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1">USART_CR1_PCE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_PCE_Pos)</td></tr>
<tr class="separator:ga60894c2937928b5ca83fe73e60e1c9c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60f8fcf084f9a8514efafb617c70b074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1">USART_CR1_PCE_Msk</a></td></tr>
<tr class="separator:ga60f8fcf084f9a8514efafb617c70b074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86cc2060fef5dc3ce6820e31f0156492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86cc2060fef5dc3ce6820e31f0156492">USART_CR1_WAKE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga86cc2060fef5dc3ce6820e31f0156492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0bc41f3a11fced743f19684211eacd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6">USART_CR1_WAKE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_WAKE_Pos)</td></tr>
<tr class="separator:gab0bc41f3a11fced743f19684211eacd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad831dfc169fcf14b7284984dbecf322d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6">USART_CR1_WAKE_Msk</a></td></tr>
<tr class="separator:gad831dfc169fcf14b7284984dbecf322d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b16c1bf94dba8a889397c5933322308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b16c1bf94dba8a889397c5933322308">USART_CR1_M_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga8b16c1bf94dba8a889397c5933322308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b5f5bc798207f9cc9e54ab080637634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634">USART_CR1_M_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_M_Pos)</td></tr>
<tr class="separator:ga3b5f5bc798207f9cc9e54ab080637634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634">USART_CR1_M_Msk</a></td></tr>
<tr class="separator:ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64f40c78bbc597ada96c2ec828722eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64f40c78bbc597ada96c2ec828722eeb">USART_CR1_UE_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga64f40c78bbc597ada96c2ec828722eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b32c050e6d9482a819e0107ceb9f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83">USART_CR1_UE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_UE_Pos)</td></tr>
<tr class="separator:gab8b32c050e6d9482a819e0107ceb9f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb650676aaae4a5203f372d497d5947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83">USART_CR1_UE_Msk</a></td></tr>
<tr class="separator:ga2bb650676aaae4a5203f372d497d5947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f51c380de00d417c76712183070ff01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f51c380de00d417c76712183070ff01">USART_CR1_OVER8_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga7f51c380de00d417c76712183070ff01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac009e53008167c20955efe87a147ea02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02">USART_CR1_OVER8_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_OVER8_Pos)</td></tr>
<tr class="separator:gac009e53008167c20955efe87a147ea02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed6caeb0cb48f1a7b34090f31a92a8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">USART_CR1_OVER8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02">USART_CR1_OVER8_Msk</a></td></tr>
<tr class="separator:gaed6caeb0cb48f1a7b34090f31a92a8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d1320f17e2f61e21a867e538c737ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d1320f17e2f61e21a867e538c737ac3">USART_CR2_ADD_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2d1320f17e2f61e21a867e538c737ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ee87cc9cdc865b0f5a61af0c26ec28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28">USART_CR2_ADD_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; USART_CR2_ADD_Pos)</td></tr>
<tr class="separator:gad7ee87cc9cdc865b0f5a61af0c26ec28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee77fac25142271ad56d49685e518b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28">USART_CR2_ADD_Msk</a></td></tr>
<tr class="separator:ga3ee77fac25142271ad56d49685e518b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf0b33cd8b6a3eb4a21bb6c34922a624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf0b33cd8b6a3eb4a21bb6c34922a624">USART_CR2_LBDL_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gadf0b33cd8b6a3eb4a21bb6c34922a624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8d54a2e633ef8dda121c9d5670a5de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5">USART_CR2_LBDL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_LBDL_Pos)</td></tr>
<tr class="separator:gad8d54a2e633ef8dda121c9d5670a5de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9bc41700717fd93548e0e95b6072ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5">USART_CR2_LBDL_Msk</a></td></tr>
<tr class="separator:ga7f9bc41700717fd93548e0e95b6072ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9af36362bd69d0008e46a7ea7633b0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9af36362bd69d0008e46a7ea7633b0f">USART_CR2_LBDIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gae9af36362bd69d0008e46a7ea7633b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad55383a0b8d928fd50c18c62faf44a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b">USART_CR2_LBDIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_LBDIE_Pos)</td></tr>
<tr class="separator:gad55383a0b8d928fd50c18c62faf44a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02ef5d22553f028ea48e5d9f08192b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b">USART_CR2_LBDIE_Msk</a></td></tr>
<tr class="separator:gaa02ef5d22553f028ea48e5d9f08192b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0262849ac25bc43d23d46945c85851b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0262849ac25bc43d23d46945c85851b0">USART_CR2_LBCL_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0262849ac25bc43d23d46945c85851b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d515f33359c44365712bfbcf34c7e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94">USART_CR2_LBCL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_LBCL_Pos)</td></tr>
<tr class="separator:ga3d515f33359c44365712bfbcf34c7e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a62e93ae7864e89622bdd92508b615e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94">USART_CR2_LBCL_Msk</a></td></tr>
<tr class="separator:ga4a62e93ae7864e89622bdd92508b615e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4188976dbf7f6455ba79d1afd830cf7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4188976dbf7f6455ba79d1afd830cf7a">USART_CR2_CPHA_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga4188976dbf7f6455ba79d1afd830cf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c8198c5780edaa8ef67706d7d1ea34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34">USART_CR2_CPHA_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_CPHA_Pos)</td></tr>
<tr class="separator:ga65c8198c5780edaa8ef67706d7d1ea34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga362976ce813e58310399d113d2cf09cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34">USART_CR2_CPHA_Msk</a></td></tr>
<tr class="separator:ga362976ce813e58310399d113d2cf09cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110f164794e57c70b9d7b0b26577e86a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga110f164794e57c70b9d7b0b26577e86a">USART_CR2_CPOL_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga110f164794e57c70b9d7b0b26577e86a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga182e2b837ab775c53868a37a1e4eb05a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a">USART_CR2_CPOL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_CPOL_Pos)</td></tr>
<tr class="separator:ga182e2b837ab775c53868a37a1e4eb05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a">USART_CR2_CPOL_Msk</a></td></tr>
<tr class="separator:gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff740ebbb84ac8db332d177cd6cc9235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff740ebbb84ac8db332d177cd6cc9235">USART_CR2_CLKEN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaff740ebbb84ac8db332d177cd6cc9235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f6a20180f8b2ad531009b33ecec1ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2">USART_CR2_CLKEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_CLKEN_Pos)</td></tr>
<tr class="separator:ga2f6a20180f8b2ad531009b33ecec1ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a396cde02ffa0c4d3fd9817b6af853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2">USART_CR2_CLKEN_Msk</a></td></tr>
<tr class="separator:ga42a396cde02ffa0c4d3fd9817b6af853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a46b8272a2fe5ae5e5ce7123db22d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a46b8272a2fe5ae5e5ce7123db22d51">USART_CR2_STOP_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4a46b8272a2fe5ae5e5ce7123db22d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf73b228efa85f04a6b9a42e01b7f916c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c">USART_CR2_STOP_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USART_CR2_STOP_Pos)</td></tr>
<tr class="separator:gaf73b228efa85f04a6b9a42e01b7f916c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf993e483318ebcecffd18649de766dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c">USART_CR2_STOP_Msk</a></td></tr>
<tr class="separator:gaf993e483318ebcecffd18649de766dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6ee01c6e5325b378b2209ef20d0a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">USART_CR2_STOP_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_STOP_Pos)</td></tr>
<tr class="separator:gaee6ee01c6e5325b378b2209ef20d0a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b24d14f0e5d1c76c878b08aad44d02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">USART_CR2_STOP_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; USART_CR2_STOP_Pos)</td></tr>
<tr class="separator:ga2b24d14f0e5d1c76c878b08aad44d02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f06b1d9300507573ffbf99f9a6ee57f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f06b1d9300507573ffbf99f9a6ee57f">USART_CR2_LINEN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga4f06b1d9300507573ffbf99f9a6ee57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga500c59de0f57986002b962dc9bccfbe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8">USART_CR2_LINEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_LINEN_Pos)</td></tr>
<tr class="separator:ga500c59de0f57986002b962dc9bccfbe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8931efa62c29d92f5c0ec5a05f907ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8">USART_CR2_LINEN_Msk</a></td></tr>
<tr class="separator:gac8931efa62c29d92f5c0ec5a05f907ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb00f27cc04dab7e9bcca92d6e7ad9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeb00f27cc04dab7e9bcca92d6e7ad9e">USART_CR3_EIE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafeb00f27cc04dab7e9bcca92d6e7ad9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0414669386ae8dd26b993ddf96d7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0">USART_CR3_EIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_EIE_Pos)</td></tr>
<tr class="separator:gaac0414669386ae8dd26b993ddf96d7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaed1a39c551b1641128f81893ff558d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0">USART_CR3_EIE_Msk</a></td></tr>
<tr class="separator:gaaed1a39c551b1641128f81893ff558d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ce6319d8acdb4a57215aeb933c7a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22ce6319d8acdb4a57215aeb933c7a57">USART_CR3_IREN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga22ce6319d8acdb4a57215aeb933c7a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c0575491453dbd478d5a3413ac759c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c">USART_CR3_IREN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_IREN_Pos)</td></tr>
<tr class="separator:gad3c0575491453dbd478d5a3413ac759c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31c66373bfbae7724c836ac63b8411dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c">USART_CR3_IREN_Msk</a></td></tr>
<tr class="separator:ga31c66373bfbae7724c836ac63b8411dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73290a1bb7594fc2016662ba4b927dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73290a1bb7594fc2016662ba4b927dd5">USART_CR3_IRLP_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga73290a1bb7594fc2016662ba4b927dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67262b96751aebc3a04d3a6d46213633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633">USART_CR3_IRLP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_IRLP_Pos)</td></tr>
<tr class="separator:ga67262b96751aebc3a04d3a6d46213633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22af8d399f1adda62e31186f0309af80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">USART_CR3_IRLP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633">USART_CR3_IRLP_Msk</a></td></tr>
<tr class="separator:ga22af8d399f1adda62e31186f0309af80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df0071641a9cc2d70e4957c28f923c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7df0071641a9cc2d70e4957c28f923c9">USART_CR3_HDSEL_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga7df0071641a9cc2d70e4957c28f923c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5553c10996ceb918244202407347848d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d">USART_CR3_HDSEL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_HDSEL_Pos)</td></tr>
<tr class="separator:ga5553c10996ceb918244202407347848d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71129810fab0b46d91161a39e3f8d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d">USART_CR3_HDSEL_Msk</a></td></tr>
<tr class="separator:gac71129810fab0b46d91161a39e3f8d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga818bd165232f86477503e8f9bc9de049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga818bd165232f86477503e8f9bc9de049">USART_CR3_NACK_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga818bd165232f86477503e8f9bc9de049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214ed21d5354e7a14f013fd4954e4d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a">USART_CR3_NACK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_NACK_Pos)</td></tr>
<tr class="separator:ga214ed21d5354e7a14f013fd4954e4d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3b70b2ee9ff0b59e952fd7ab04373c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">USART_CR3_NACK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a">USART_CR3_NACK_Msk</a></td></tr>
<tr class="separator:ga3f3b70b2ee9ff0b59e952fd7ab04373c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae269fb759007c1043534a3794f7b98d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae269fb759007c1043534a3794f7b98d">USART_CR3_SCEN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaae269fb759007c1043534a3794f7b98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff592b0d891ba78201de2e08cd9305b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8">USART_CR3_SCEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_SCEN_Pos)</td></tr>
<tr class="separator:gaff592b0d891ba78201de2e08cd9305b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9180b9249a26988f71d4bb2b0c3eec27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8">USART_CR3_SCEN_Msk</a></td></tr>
<tr class="separator:ga9180b9249a26988f71d4bb2b0c3eec27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173f2f38fdb5ba3db30d3b2686bd9773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga173f2f38fdb5ba3db30d3b2686bd9773">USART_CR3_DMAR_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga173f2f38fdb5ba3db30d3b2686bd9773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd0232a385ce9760635c92556c3eadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf">USART_CR3_DMAR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_DMAR_Pos)</td></tr>
<tr class="separator:ga4dd0232a385ce9760635c92556c3eadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff130f15493c765353ec2fd605667c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf">USART_CR3_DMAR_Msk</a></td></tr>
<tr class="separator:gaff130f15493c765353ec2fd605667c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00afc87870cbe74aabf127179dedca3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00afc87870cbe74aabf127179dedca3f">USART_CR3_DMAT_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga00afc87870cbe74aabf127179dedca3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga114a52251ccd0dae87055bbd336add29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29">USART_CR3_DMAT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_DMAT_Pos)</td></tr>
<tr class="separator:ga114a52251ccd0dae87055bbd336add29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb515d3814d448f84e2c98bf44f3993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29">USART_CR3_DMAT_Msk</a></td></tr>
<tr class="separator:ga5bb515d3814d448f84e2c98bf44f3993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790491b1c83dd6a84a6f86945cf74563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga790491b1c83dd6a84a6f86945cf74563">USART_CR3_RTSE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga790491b1c83dd6a84a6f86945cf74563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae20cda51a847495ad5f32c5f5c252152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152">USART_CR3_RTSE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_RTSE_Pos)</td></tr>
<tr class="separator:gae20cda51a847495ad5f32c5f5c252152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5d6fcd84a4728cda578a0339b4cac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152">USART_CR3_RTSE_Msk</a></td></tr>
<tr class="separator:ga7c5d6fcd84a4728cda578a0339b4cac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3bfa28091d9c8781aeb03fcb371dd01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3bfa28091d9c8781aeb03fcb371dd01">USART_CR3_CTSE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gae3bfa28091d9c8781aeb03fcb371dd01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e4c254d292233d827a898bda170fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4">USART_CR3_CTSE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_CTSE_Pos)</td></tr>
<tr class="separator:ga97e4c254d292233d827a898bda170fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa125f026b1ca2d76eab48b191baed265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4">USART_CR3_CTSE_Msk</a></td></tr>
<tr class="separator:gaa125f026b1ca2d76eab48b191baed265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga660c0090fb7c6c17bce5f15a7b07ce7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga660c0090fb7c6c17bce5f15a7b07ce7d">USART_CR3_CTSIE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga660c0090fb7c6c17bce5f15a7b07ce7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca77aa980a93f5b35bf318c20f500cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc">USART_CR3_CTSIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_CTSIE_Pos)</td></tr>
<tr class="separator:ga8ca77aa980a93f5b35bf318c20f500cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636d5ec2e9556949fc68d13ad45a1e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc">USART_CR3_CTSIE_Msk</a></td></tr>
<tr class="separator:ga636d5ec2e9556949fc68d13ad45a1e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9eb170fd3fa98254e243f588e5a068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d9eb170fd3fa98254e243f588e5a068">USART_CR3_ONEBIT_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga8d9eb170fd3fa98254e243f588e5a068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e3e99ce53ca74ca3396b63a51f18ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac">USART_CR3_ONEBIT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_ONEBIT_Pos)</td></tr>
<tr class="separator:ga09e3e99ce53ca74ca3396b63a51f18ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a96fb1a7beab602cbc8cb0393593826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">USART_CR3_ONEBIT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac">USART_CR3_ONEBIT_Msk</a></td></tr>
<tr class="separator:ga9a96fb1a7beab602cbc8cb0393593826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab09117d544d70ca803eb3831fc86b4a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2">USART_GTPR_PSC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab09117d544d70ca803eb3831fc86b4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga742100366bd139204afb3402a052a588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588">USART_GTPR_PSC_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; USART_GTPR_PSC_Pos)</td></tr>
<tr class="separator:ga742100366bd139204afb3402a052a588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b423f0f4baf7d510ea70477e5c9203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">USART_GTPR_PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588">USART_GTPR_PSC_Msk</a></td></tr>
<tr class="separator:gaa0b423f0f4baf7d510ea70477e5c9203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c49c90d83a0e3746b56b2a0a3b0ddcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c49c90d83a0e3746b56b2a0a3b0ddcb">USART_GTPR_PSC_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; USART_GTPR_PSC_Pos)</td></tr>
<tr class="separator:ga2c49c90d83a0e3746b56b2a0a3b0ddcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eab5000ab993991d0da8ffbd386c92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8eab5000ab993991d0da8ffbd386c92b">USART_GTPR_PSC_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; USART_GTPR_PSC_Pos)</td></tr>
<tr class="separator:ga8eab5000ab993991d0da8ffbd386c92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd">USART_GTPR_PSC_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; USART_GTPR_PSC_Pos)</td></tr>
<tr class="separator:ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b6b237fcac675f8f047c4ff64248486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b6b237fcac675f8f047c4ff64248486">USART_GTPR_PSC_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; USART_GTPR_PSC_Pos)</td></tr>
<tr class="separator:ga1b6b237fcac675f8f047c4ff64248486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c0e92df8edb974008b3d37d12f655a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1c0e92df8edb974008b3d37d12f655a">USART_GTPR_PSC_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; USART_GTPR_PSC_Pos)</td></tr>
<tr class="separator:gad1c0e92df8edb974008b3d37d12f655a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12dda4877432bc181c9684b0830b1b7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12dda4877432bc181c9684b0830b1b7b">USART_GTPR_PSC_5</a>&#160;&#160;&#160;(0x20U &lt;&lt; USART_GTPR_PSC_Pos)</td></tr>
<tr class="separator:ga12dda4877432bc181c9684b0830b1b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045e834b03e7a06b2005a13923af424a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga045e834b03e7a06b2005a13923af424a">USART_GTPR_PSC_6</a>&#160;&#160;&#160;(0x40U &lt;&lt; USART_GTPR_PSC_Pos)</td></tr>
<tr class="separator:ga045e834b03e7a06b2005a13923af424a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3da67d3c9c3abf436098a86477d2dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3da67d3c9c3abf436098a86477d2dfc">USART_GTPR_PSC_7</a>&#160;&#160;&#160;(0x80U &lt;&lt; USART_GTPR_PSC_Pos)</td></tr>
<tr class="separator:gad3da67d3c9c3abf436098a86477d2dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga219c2c6c797f288ff792f0b6c792070b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga219c2c6c797f288ff792f0b6c792070b">USART_GTPR_GT_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga219c2c6c797f288ff792f0b6c792070b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc06fc01cf5031610706007672f2780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780">USART_GTPR_GT_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; USART_GTPR_GT_Pos)</td></tr>
<tr class="separator:gaddc06fc01cf5031610706007672f2780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e927fad0bfa430f54007e158e01f43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">USART_GTPR_GT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780">USART_GTPR_GT_Msk</a></td></tr>
<tr class="separator:ga8e927fad0bfa430f54007e158e01f43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad434eeb02a8823100fa7ba8580cfd952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad434eeb02a8823100fa7ba8580cfd952">USB_EP0R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a></td></tr>
<tr class="separator:gad434eeb02a8823100fa7ba8580cfd952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a96c0e9412e89039136a0b10fa59307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a96c0e9412e89039136a0b10fa59307">USB_EP1R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x00000004U)</td></tr>
<tr class="separator:ga1a96c0e9412e89039136a0b10fa59307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbcc8339607f939322e1300c1e0c0ae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbcc8339607f939322e1300c1e0c0ae4">USB_EP2R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x00000008U)</td></tr>
<tr class="separator:gacbcc8339607f939322e1300c1e0c0ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b32a4853877d93b18882db7af3820e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b32a4853877d93b18882db7af3820e2">USB_EP3R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x0000000CU)</td></tr>
<tr class="separator:ga4b32a4853877d93b18882db7af3820e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d67b84647007953ea2a74c988198e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68d67b84647007953ea2a74c988198e2">USB_EP4R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x00000010U)</td></tr>
<tr class="separator:ga68d67b84647007953ea2a74c988198e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fcf8722242954ad6a66bb2c7f80c21b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fcf8722242954ad6a66bb2c7f80c21b">USB_EP5R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x00000014U)</td></tr>
<tr class="separator:ga9fcf8722242954ad6a66bb2c7f80c21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12f1eb20865b02ec7ff86e63cdcd9592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12f1eb20865b02ec7ff86e63cdcd9592">USB_EP6R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x00000018U)</td></tr>
<tr class="separator:ga12f1eb20865b02ec7ff86e63cdcd9592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga430f6d23a755b5db38f5d8634b7deada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga430f6d23a755b5db38f5d8634b7deada">USB_EP7R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x0000001CU)</td></tr>
<tr class="separator:ga430f6d23a755b5db38f5d8634b7deada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a453111fcaa26076d687d676a4c9ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03a453111fcaa26076d687d676a4c9ec">USB_EP_CTR_RX_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga03a453111fcaa26076d687d676a4c9ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa2d62dae603b7f7da3416fc3e5c270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aa2d62dae603b7f7da3416fc3e5c270">USB_EP_CTR_RX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP_CTR_RX_Pos)</td></tr>
<tr class="separator:ga4aa2d62dae603b7f7da3416fc3e5c270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6cc205ecfc51c2fbc530ee90fe2f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab6cc205ecfc51c2fbc530ee90fe2f0d">USB_EP_CTR_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4aa2d62dae603b7f7da3416fc3e5c270">USB_EP_CTR_RX_Msk</a></td></tr>
<tr class="separator:gaab6cc205ecfc51c2fbc530ee90fe2f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d7c003ad27a2be9b5dc2e5d7e543650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7c003ad27a2be9b5dc2e5d7e543650">USB_EP_DTOG_RX_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga6d7c003ad27a2be9b5dc2e5d7e543650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf126145b3834eb5101c2f3898cb7e7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf126145b3834eb5101c2f3898cb7e7f">USB_EP_DTOG_RX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP_DTOG_RX_Pos)</td></tr>
<tr class="separator:gaaf126145b3834eb5101c2f3898cb7e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d536830ca5bf3f9c1cdf462cce190a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d536830ca5bf3f9c1cdf462cce190a8">USB_EP_DTOG_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf126145b3834eb5101c2f3898cb7e7f">USB_EP_DTOG_RX_Msk</a></td></tr>
<tr class="separator:ga9d536830ca5bf3f9c1cdf462cce190a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99b1a366cac4e01bbec79a5c5ad26b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99b1a366cac4e01bbec79a5c5ad26b3f">USB_EPRX_STAT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga99b1a366cac4e01bbec79a5c5ad26b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c148871595b6c11eab4d459e9eb6615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c148871595b6c11eab4d459e9eb6615">USB_EPRX_STAT_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EPRX_STAT_Pos)</td></tr>
<tr class="separator:ga8c148871595b6c11eab4d459e9eb6615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8adf3cd0b3eaca5eb9939769451707e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8adf3cd0b3eaca5eb9939769451707e2">USB_EPRX_STAT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c148871595b6c11eab4d459e9eb6615">USB_EPRX_STAT_Msk</a></td></tr>
<tr class="separator:ga8adf3cd0b3eaca5eb9939769451707e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3d087cadc6e4cfd4cb47a908de9a93e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3d087cadc6e4cfd4cb47a908de9a93e">USB_EP_SETUP_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gac3d087cadc6e4cfd4cb47a908de9a93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b92c9508b6a342f25e52fe2745dc588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b92c9508b6a342f25e52fe2745dc588">USB_EP_SETUP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP_SETUP_Pos)</td></tr>
<tr class="separator:ga5b92c9508b6a342f25e52fe2745dc588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aa529fb3ed5f1db7e47d2b38a592873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aa529fb3ed5f1db7e47d2b38a592873">USB_EP_SETUP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b92c9508b6a342f25e52fe2745dc588">USB_EP_SETUP_Msk</a></td></tr>
<tr class="separator:ga3aa529fb3ed5f1db7e47d2b38a592873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf71411ac2717bc057efbba88a8d8e358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf71411ac2717bc057efbba88a8d8e358">USB_EP_T_FIELD_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaf71411ac2717bc057efbba88a8d8e358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed89db6de1cc7b9906313d536a8e5a8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed89db6de1cc7b9906313d536a8e5a8a">USB_EP_T_FIELD_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EP_T_FIELD_Pos)</td></tr>
<tr class="separator:gaed89db6de1cc7b9906313d536a8e5a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73dec65ff359fac0e385539a8d7beb66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73dec65ff359fac0e385539a8d7beb66">USB_EP_T_FIELD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed89db6de1cc7b9906313d536a8e5a8a">USB_EP_T_FIELD_Msk</a></td></tr>
<tr class="separator:ga73dec65ff359fac0e385539a8d7beb66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f99dd586c540bb17ce61477da873e31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f99dd586c540bb17ce61477da873e31">USB_EP_KIND_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0f99dd586c540bb17ce61477da873e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9655534f6b8cd22e37992b459d35cba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9655534f6b8cd22e37992b459d35cba0">USB_EP_KIND_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP_KIND_Pos)</td></tr>
<tr class="separator:ga9655534f6b8cd22e37992b459d35cba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf841b5618e3e5f1fd02093e58dc91a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf841b5618e3e5f1fd02093e58dc91a7c">USB_EP_KIND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9655534f6b8cd22e37992b459d35cba0">USB_EP_KIND_Msk</a></td></tr>
<tr class="separator:gaf841b5618e3e5f1fd02093e58dc91a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98aad0a47aaea8c2d0fb9f56103840ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98aad0a47aaea8c2d0fb9f56103840ff">USB_EP_CTR_TX_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga98aad0a47aaea8c2d0fb9f56103840ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b445a1245a07106268b67bc814f43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83b445a1245a07106268b67bc814f43b">USB_EP_CTR_TX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP_CTR_TX_Pos)</td></tr>
<tr class="separator:ga83b445a1245a07106268b67bc814f43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6975fe92ee5c652bc0665b04e2eff07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6975fe92ee5c652bc0665b04e2eff07e">USB_EP_CTR_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83b445a1245a07106268b67bc814f43b">USB_EP_CTR_TX_Msk</a></td></tr>
<tr class="separator:ga6975fe92ee5c652bc0665b04e2eff07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf415dc2c1fd0ad731861f120f88f4b50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf415dc2c1fd0ad731861f120f88f4b50">USB_EP_DTOG_TX_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaf415dc2c1fd0ad731861f120f88f4b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045703eba198c8b8d828efdb6253a8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga045703eba198c8b8d828efdb6253a8bb">USB_EP_DTOG_TX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP_DTOG_TX_Pos)</td></tr>
<tr class="separator:ga045703eba198c8b8d828efdb6253a8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08898338fa030d2b0ba781ba718b9e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08898338fa030d2b0ba781ba718b9e6f">USB_EP_DTOG_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga045703eba198c8b8d828efdb6253a8bb">USB_EP_DTOG_TX_Msk</a></td></tr>
<tr class="separator:ga08898338fa030d2b0ba781ba718b9e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a4226ef92fd14f2bf35cf2d706d75a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a4226ef92fd14f2bf35cf2d706d75a">USB_EPTX_STAT_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf2a4226ef92fd14f2bf35cf2d706d75a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf56f39e3b0bfc82d815f8b94b8d7df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf56f39e3b0bfc82d815f8b94b8d7df8">USB_EPTX_STAT_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EPTX_STAT_Pos)</td></tr>
<tr class="separator:gaaf56f39e3b0bfc82d815f8b94b8d7df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga846f5dd6f595075c0fd9189331fc090e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga846f5dd6f595075c0fd9189331fc090e">USB_EPTX_STAT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf56f39e3b0bfc82d815f8b94b8d7df8">USB_EPTX_STAT_Msk</a></td></tr>
<tr class="separator:ga846f5dd6f595075c0fd9189331fc090e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb147cd18923d2aabf3980bd33042f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb147cd18923d2aabf3980bd33042f22">USB_EPADDR_FIELD_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaeb147cd18923d2aabf3980bd33042f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57a3209ba840408a38f4d79e4ab16b27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57a3209ba840408a38f4d79e4ab16b27">USB_EPADDR_FIELD_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; USB_EPADDR_FIELD_Pos)</td></tr>
<tr class="separator:ga57a3209ba840408a38f4d79e4ab16b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga881e0a0a9cb32eb3f9975fe0b5b577e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga881e0a0a9cb32eb3f9975fe0b5b577e1">USB_EPADDR_FIELD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57a3209ba840408a38f4d79e4ab16b27">USB_EPADDR_FIELD_Msk</a></td></tr>
<tr class="separator:ga881e0a0a9cb32eb3f9975fe0b5b577e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb58a6f5ba8710ef9f1b1970f9e81156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb58a6f5ba8710ef9f1b1970f9e81156">USB_EPREG_MASK</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaab6cc205ecfc51c2fbc530ee90fe2f0d">USB_EP_CTR_RX</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga3aa529fb3ed5f1db7e47d2b38a592873">USB_EP_SETUP</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga73dec65ff359fac0e385539a8d7beb66">USB_EP_T_FIELD</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf841b5618e3e5f1fd02093e58dc91a7c">USB_EP_KIND</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga6975fe92ee5c652bc0665b04e2eff07e">USB_EP_CTR_TX</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga881e0a0a9cb32eb3f9975fe0b5b577e1">USB_EPADDR_FIELD</a>)</td></tr>
<tr class="separator:gadb58a6f5ba8710ef9f1b1970f9e81156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45251f9c2392a17d590e1b6758dc0efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45251f9c2392a17d590e1b6758dc0efd">USB_EP_TYPE_MASK_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga45251f9c2392a17d590e1b6758dc0efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc17be54496316530ab4523ebcac929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefc17be54496316530ab4523ebcac929">USB_EP_TYPE_MASK_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EP_TYPE_MASK_Pos)</td></tr>
<tr class="separator:gaefc17be54496316530ab4523ebcac929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0990fd5e1046bb06f9d84bfe81ffa49f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0990fd5e1046bb06f9d84bfe81ffa49f">USB_EP_TYPE_MASK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefc17be54496316530ab4523ebcac929">USB_EP_TYPE_MASK_Msk</a></td></tr>
<tr class="separator:ga0990fd5e1046bb06f9d84bfe81ffa49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bb6534247e1a0ac44e2eeb5b3a6934f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bb6534247e1a0ac44e2eeb5b3a6934f">USB_EP_BULK</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga4bb6534247e1a0ac44e2eeb5b3a6934f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c33c0c20c57a68596e55b00a6302b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0c33c0c20c57a68596e55b00a6302b7">USB_EP_CONTROL</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:gac0c33c0c20c57a68596e55b00a6302b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2defbb9d8ba5374954dfcd55afdc45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2defbb9d8ba5374954dfcd55afdc45b">USB_EP_ISOCHRONOUS</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:gaa2defbb9d8ba5374954dfcd55afdc45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf51a3af3807dd55e340c1ddbc3f2d352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf51a3af3807dd55e340c1ddbc3f2d352">USB_EP_INTERRUPT</a>&#160;&#160;&#160;(0x00000600U)</td></tr>
<tr class="separator:gaf51a3af3807dd55e340c1ddbc3f2d352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9ff2c3f4fa5acd6a659160054dd5cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9ff2c3f4fa5acd6a659160054dd5cde">USB_EP_T_MASK</a>&#160;&#160;&#160;(~<a class="el" href="group___peripheral___registers___bits___definition.html#ga73dec65ff359fac0e385539a8d7beb66">USB_EP_T_FIELD</a> &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb58a6f5ba8710ef9f1b1970f9e81156">USB_EPREG_MASK</a>)</td></tr>
<tr class="separator:gad9ff2c3f4fa5acd6a659160054dd5cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30320016064387ec4bbfb359009d528a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30320016064387ec4bbfb359009d528a">USB_EPKIND_MASK</a>&#160;&#160;&#160;(~<a class="el" href="group___peripheral___registers___bits___definition.html#gaf841b5618e3e5f1fd02093e58dc91a7c">USB_EP_KIND</a> &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb58a6f5ba8710ef9f1b1970f9e81156">USB_EPREG_MASK</a>)</td></tr>
<tr class="separator:ga30320016064387ec4bbfb359009d528a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d0f23898f2be6e6b63e855adbbbfcb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d0f23898f2be6e6b63e855adbbbfcb2">USB_EP_TX_DIS</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga8d0f23898f2be6e6b63e855adbbbfcb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab289fb344cf4105d80d942e2816206bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab289fb344cf4105d80d942e2816206bc">USB_EP_TX_STALL</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:gab289fb344cf4105d80d942e2816206bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2329b1b850bdfb41318ddd4bebd4950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2329b1b850bdfb41318ddd4bebd4950">USB_EP_TX_NAK</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:gad2329b1b850bdfb41318ddd4bebd4950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11a9ddeb7f81251b6f2d0925276c6a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11a9ddeb7f81251b6f2d0925276c6a70">USB_EP_TX_VALID</a>&#160;&#160;&#160;(0x00000030U)</td></tr>
<tr class="separator:ga11a9ddeb7f81251b6f2d0925276c6a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad667dfa506d6f6378cbcd533ed021464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad667dfa506d6f6378cbcd533ed021464">USB_EPTX_DTOG1</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:gad667dfa506d6f6378cbcd533ed021464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f1aed9f3f2828fae6ac5ce05ea4037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38f1aed9f3f2828fae6ac5ce05ea4037">USB_EPTX_DTOG2</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga38f1aed9f3f2828fae6ac5ce05ea4037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf9f25a70dca84ec8fd665fc9477d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bf9f25a70dca84ec8fd665fc9477d76">USB_EPTX_DTOGMASK</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga846f5dd6f595075c0fd9189331fc090e">USB_EPTX_STAT</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gadb58a6f5ba8710ef9f1b1970f9e81156">USB_EPREG_MASK</a>)</td></tr>
<tr class="separator:ga8bf9f25a70dca84ec8fd665fc9477d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe3c8c80d9b7e43cdc4cf73a689e469c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe3c8c80d9b7e43cdc4cf73a689e469c">USB_EP_RX_DIS</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gafe3c8c80d9b7e43cdc4cf73a689e469c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cc6c48637bea26ef78fc17d30be5ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cc6c48637bea26ef78fc17d30be5ba6">USB_EP_RX_STALL</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:ga4cc6c48637bea26ef78fc17d30be5ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2c3fbf5e0967184721faa13308967d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2c3fbf5e0967184721faa13308967d9">USB_EP_RX_NAK</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:gab2c3fbf5e0967184721faa13308967d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad864bbce320889427dd9d96c0efcabf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad864bbce320889427dd9d96c0efcabf">USB_EP_RX_VALID</a>&#160;&#160;&#160;(0x00003000U)</td></tr>
<tr class="separator:gaad864bbce320889427dd9d96c0efcabf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ae4d9c869227d23681be7248d6b30ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ae4d9c869227d23681be7248d6b30ce">USB_EPRX_DTOG1</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:ga2ae4d9c869227d23681be7248d6b30ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d21ead5b2a61b36b0346eee04c4cf86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d21ead5b2a61b36b0346eee04c4cf86">USB_EPRX_DTOG2</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:ga8d21ead5b2a61b36b0346eee04c4cf86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa939afb1c3ed0eda4001142cc60548f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa939afb1c3ed0eda4001142cc60548f0">USB_EPRX_DTOGMASK</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8adf3cd0b3eaca5eb9939769451707e2">USB_EPRX_STAT</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gadb58a6f5ba8710ef9f1b1970f9e81156">USB_EPREG_MASK</a>)</td></tr>
<tr class="separator:gaa939afb1c3ed0eda4001142cc60548f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5a3505b8f7ce488cd4436eb14ce4514"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5a3505b8f7ce488cd4436eb14ce4514">USB_EP0R_EA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad5a3505b8f7ce488cd4436eb14ce4514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ed668bd499093f90ed10b9f6a1e98b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ed668bd499093f90ed10b9f6a1e98b8">USB_EP0R_EA_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; USB_EP0R_EA_Pos)</td></tr>
<tr class="separator:ga0ed668bd499093f90ed10b9f6a1e98b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3b67942accae8b35e4f00d92945b223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3b67942accae8b35e4f00d92945b223">USB_EP0R_EA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ed668bd499093f90ed10b9f6a1e98b8">USB_EP0R_EA_Msk</a></td></tr>
<tr class="separator:gae3b67942accae8b35e4f00d92945b223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40e2a906d957823156a7e8e7c1768a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad40e2a906d957823156a7e8e7c1768a1">USB_EP0R_STAT_TX_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gad40e2a906d957823156a7e8e7c1768a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f7ecf9daafeafffc1edb19abd14419"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f7ecf9daafeafffc1edb19abd14419">USB_EP0R_STAT_TX_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EP0R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga91f7ecf9daafeafffc1edb19abd14419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga862576f20495c01e326a65cc0c112a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga862576f20495c01e326a65cc0c112a57">USB_EP0R_STAT_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91f7ecf9daafeafffc1edb19abd14419">USB_EP0R_STAT_TX_Msk</a></td></tr>
<tr class="separator:ga862576f20495c01e326a65cc0c112a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga919b04e2492db0466720a7168694d3b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga919b04e2492db0466720a7168694d3b4">USB_EP0R_STAT_TX_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP0R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga919b04e2492db0466720a7168694d3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a0a17f3ca6007ab54c75287c3c1d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36a0a17f3ca6007ab54c75287c3c1d12">USB_EP0R_STAT_TX_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; USB_EP0R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga36a0a17f3ca6007ab54c75287c3c1d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3217be766b1f5db313a7f65806f65311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3217be766b1f5db313a7f65806f65311">USB_EP0R_DTOG_TX_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga3217be766b1f5db313a7f65806f65311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf797451ed1f6ee2472e8a67e15bb236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf797451ed1f6ee2472e8a67e15bb236">USB_EP0R_DTOG_TX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP0R_DTOG_TX_Pos)</td></tr>
<tr class="separator:gacf797451ed1f6ee2472e8a67e15bb236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac929aa81564d7eafc42a47a521c21092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac929aa81564d7eafc42a47a521c21092">USB_EP0R_DTOG_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf797451ed1f6ee2472e8a67e15bb236">USB_EP0R_DTOG_TX_Msk</a></td></tr>
<tr class="separator:gac929aa81564d7eafc42a47a521c21092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c427ba0989e8cb92d5e7da91248f9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81c427ba0989e8cb92d5e7da91248f9e">USB_EP0R_CTR_TX_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga81c427ba0989e8cb92d5e7da91248f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac82d009445c5ebb10e5976d6a1c74ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac82d009445c5ebb10e5976d6a1c74ef1">USB_EP0R_CTR_TX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP0R_CTR_TX_Pos)</td></tr>
<tr class="separator:gac82d009445c5ebb10e5976d6a1c74ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4e367bf70fe158bc233b2360cc6460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4e367bf70fe158bc233b2360cc6460">USB_EP0R_CTR_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac82d009445c5ebb10e5976d6a1c74ef1">USB_EP0R_CTR_TX_Msk</a></td></tr>
<tr class="separator:ga4a4e367bf70fe158bc233b2360cc6460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ee627bed8f9fd10a748f539eb00f1f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ee627bed8f9fd10a748f539eb00f1f5">USB_EP0R_EP_KIND_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0ee627bed8f9fd10a748f539eb00f1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5bc0f0d08519c6ca97b958f529a7c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed5bc0f0d08519c6ca97b958f529a7c4">USB_EP0R_EP_KIND_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP0R_EP_KIND_Pos)</td></tr>
<tr class="separator:gaed5bc0f0d08519c6ca97b958f529a7c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2589d948496337123baa2e93a63f440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2589d948496337123baa2e93a63f440">USB_EP0R_EP_KIND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed5bc0f0d08519c6ca97b958f529a7c4">USB_EP0R_EP_KIND_Msk</a></td></tr>
<tr class="separator:gaf2589d948496337123baa2e93a63f440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aea554ff4ca9742a08934d3d7746e15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aea554ff4ca9742a08934d3d7746e15">USB_EP0R_EP_TYPE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga9aea554ff4ca9742a08934d3d7746e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b6047174a34df1e0cff5986b62faad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b6047174a34df1e0cff5986b62faad">USB_EP0R_EP_TYPE_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EP0R_EP_TYPE_Pos)</td></tr>
<tr class="separator:ga77b6047174a34df1e0cff5986b62faad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d066c87ce1f2dbf47eb69a858a1ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d066c87ce1f2dbf47eb69a858a1ca6">USB_EP0R_EP_TYPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77b6047174a34df1e0cff5986b62faad">USB_EP0R_EP_TYPE_Msk</a></td></tr>
<tr class="separator:ga25d066c87ce1f2dbf47eb69a858a1ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga186c25e6f0ae006d8de549a8b1b064b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga186c25e6f0ae006d8de549a8b1b064b4">USB_EP0R_EP_TYPE_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP0R_EP_TYPE_Pos)</td></tr>
<tr class="separator:ga186c25e6f0ae006d8de549a8b1b064b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9cc9e33a37333cc8e66fe898c891a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba9cc9e33a37333cc8e66fe898c891a5">USB_EP0R_EP_TYPE_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; USB_EP0R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gaba9cc9e33a37333cc8e66fe898c891a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ab1319ec393c2b6ff96d53a0f7d6398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ab1319ec393c2b6ff96d53a0f7d6398">USB_EP0R_SETUP_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga6ab1319ec393c2b6ff96d53a0f7d6398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad87384d55c29dd3e408a4520c072570c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad87384d55c29dd3e408a4520c072570c">USB_EP0R_SETUP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP0R_SETUP_Pos)</td></tr>
<tr class="separator:gad87384d55c29dd3e408a4520c072570c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac48254a5caf1609d76013d3b1936293e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac48254a5caf1609d76013d3b1936293e">USB_EP0R_SETUP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad87384d55c29dd3e408a4520c072570c">USB_EP0R_SETUP_Msk</a></td></tr>
<tr class="separator:gac48254a5caf1609d76013d3b1936293e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa473e30f0d557c34d6a8c7f5bdaecf19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa473e30f0d557c34d6a8c7f5bdaecf19">USB_EP0R_STAT_RX_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa473e30f0d557c34d6a8c7f5bdaecf19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6555f6ab6cdfd095add78a042c88f6a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6555f6ab6cdfd095add78a042c88f6a8">USB_EP0R_STAT_RX_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EP0R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga6555f6ab6cdfd095add78a042c88f6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6734066538fd757f47f0efb9ad7ca14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6734066538fd757f47f0efb9ad7ca14">USB_EP0R_STAT_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6555f6ab6cdfd095add78a042c88f6a8">USB_EP0R_STAT_RX_Msk</a></td></tr>
<tr class="separator:gac6734066538fd757f47f0efb9ad7ca14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02d4ffe4917e7e0d2700799427c4f08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf02d4ffe4917e7e0d2700799427c4f08">USB_EP0R_STAT_RX_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP0R_STAT_RX_Pos)</td></tr>
<tr class="separator:gaf02d4ffe4917e7e0d2700799427c4f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3639d1306965e7bae933109d0b2a2690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3639d1306965e7bae933109d0b2a2690">USB_EP0R_STAT_RX_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; USB_EP0R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga3639d1306965e7bae933109d0b2a2690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b57b7466a74f806e29d52ec929350d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55b57b7466a74f806e29d52ec929350d">USB_EP0R_DTOG_RX_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga55b57b7466a74f806e29d52ec929350d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga194581f2b020adf86d48de4e5d242db1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga194581f2b020adf86d48de4e5d242db1">USB_EP0R_DTOG_RX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP0R_DTOG_RX_Pos)</td></tr>
<tr class="separator:ga194581f2b020adf86d48de4e5d242db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6435c568d9d0360237121ac23815be7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6435c568d9d0360237121ac23815be7c">USB_EP0R_DTOG_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga194581f2b020adf86d48de4e5d242db1">USB_EP0R_DTOG_RX_Msk</a></td></tr>
<tr class="separator:ga6435c568d9d0360237121ac23815be7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83ecd3b66414e42833a5ad7a67d0811c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83ecd3b66414e42833a5ad7a67d0811c">USB_EP0R_CTR_RX_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga83ecd3b66414e42833a5ad7a67d0811c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5e2ed52e2d3920f99a86c8a31a61586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5e2ed52e2d3920f99a86c8a31a61586">USB_EP0R_CTR_RX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP0R_CTR_RX_Pos)</td></tr>
<tr class="separator:gae5e2ed52e2d3920f99a86c8a31a61586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae90a903ea5f0b585499692fddd0696f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae90a903ea5f0b585499692fddd0696f">USB_EP0R_CTR_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5e2ed52e2d3920f99a86c8a31a61586">USB_EP0R_CTR_RX_Msk</a></td></tr>
<tr class="separator:gaae90a903ea5f0b585499692fddd0696f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d087cc12cce1db727b2935966093672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d087cc12cce1db727b2935966093672">USB_EP1R_EA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3d087cc12cce1db727b2935966093672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4637409fe319cc8c0807eda0cdd102d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4637409fe319cc8c0807eda0cdd102d">USB_EP1R_EA_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; USB_EP1R_EA_Pos)</td></tr>
<tr class="separator:gae4637409fe319cc8c0807eda0cdd102d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61bfd17ec724c408a2fb89499949892b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61bfd17ec724c408a2fb89499949892b">USB_EP1R_EA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4637409fe319cc8c0807eda0cdd102d">USB_EP1R_EA_Msk</a></td></tr>
<tr class="separator:ga61bfd17ec724c408a2fb89499949892b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga503617820568141a3707c4632343c38d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga503617820568141a3707c4632343c38d">USB_EP1R_STAT_TX_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga503617820568141a3707c4632343c38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ace5779f8fd92f95c447f9b8e25d7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14ace5779f8fd92f95c447f9b8e25d7f">USB_EP1R_STAT_TX_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EP1R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga14ace5779f8fd92f95c447f9b8e25d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4365d763bcc7ec722cea3daad40c5e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4365d763bcc7ec722cea3daad40c5e72">USB_EP1R_STAT_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14ace5779f8fd92f95c447f9b8e25d7f">USB_EP1R_STAT_TX_Msk</a></td></tr>
<tr class="separator:ga4365d763bcc7ec722cea3daad40c5e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07ebc48561a0c72e0912aead4bfbb524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07ebc48561a0c72e0912aead4bfbb524">USB_EP1R_STAT_TX_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP1R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga07ebc48561a0c72e0912aead4bfbb524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b8c1dc47238a31ff9141be84af85b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b8c1dc47238a31ff9141be84af85b3c">USB_EP1R_STAT_TX_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; USB_EP1R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga7b8c1dc47238a31ff9141be84af85b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6e7451f5f6ff9174c9ee7dd852a6883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6e7451f5f6ff9174c9ee7dd852a6883">USB_EP1R_DTOG_TX_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gac6e7451f5f6ff9174c9ee7dd852a6883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga840c4e4908c198718be7826ff34c4a9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga840c4e4908c198718be7826ff34c4a9a">USB_EP1R_DTOG_TX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP1R_DTOG_TX_Pos)</td></tr>
<tr class="separator:ga840c4e4908c198718be7826ff34c4a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef4e3d8503c38d4b4b13a4505dd19977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef4e3d8503c38d4b4b13a4505dd19977">USB_EP1R_DTOG_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga840c4e4908c198718be7826ff34c4a9a">USB_EP1R_DTOG_TX_Msk</a></td></tr>
<tr class="separator:gaef4e3d8503c38d4b4b13a4505dd19977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41fe75bce9c9cff159dae4ce5bc88a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41fe75bce9c9cff159dae4ce5bc88a42">USB_EP1R_CTR_TX_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga41fe75bce9c9cff159dae4ce5bc88a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4742ba8ae66e75f36cdbb59a1529789c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4742ba8ae66e75f36cdbb59a1529789c">USB_EP1R_CTR_TX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP1R_CTR_TX_Pos)</td></tr>
<tr class="separator:ga4742ba8ae66e75f36cdbb59a1529789c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2ede79abfcf2fb75f22124fbab4f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2ede79abfcf2fb75f22124fbab4f6c">USB_EP1R_CTR_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4742ba8ae66e75f36cdbb59a1529789c">USB_EP1R_CTR_TX_Msk</a></td></tr>
<tr class="separator:gaaf2ede79abfcf2fb75f22124fbab4f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb9527fbe565297c33b9d2ea6d2737bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb9527fbe565297c33b9d2ea6d2737bb">USB_EP1R_EP_KIND_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gacb9527fbe565297c33b9d2ea6d2737bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd0ae5ab72937b0d1a1682d1931f73d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcd0ae5ab72937b0d1a1682d1931f73d">USB_EP1R_EP_KIND_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP1R_EP_KIND_Pos)</td></tr>
<tr class="separator:gafcd0ae5ab72937b0d1a1682d1931f73d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga936b9ec917ee6fb7bd187e319d2abdd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga936b9ec917ee6fb7bd187e319d2abdd3">USB_EP1R_EP_KIND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcd0ae5ab72937b0d1a1682d1931f73d">USB_EP1R_EP_KIND_Msk</a></td></tr>
<tr class="separator:ga936b9ec917ee6fb7bd187e319d2abdd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3efb973279a4513e6207497701326ff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3efb973279a4513e6207497701326ff1">USB_EP1R_EP_TYPE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga3efb973279a4513e6207497701326ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf28380738a3e37031f07950cf8d5d7ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf28380738a3e37031f07950cf8d5d7ba">USB_EP1R_EP_TYPE_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EP1R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gaf28380738a3e37031f07950cf8d5d7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a77c1bb653218eb77c8bc7b730a559b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a77c1bb653218eb77c8bc7b730a559b">USB_EP1R_EP_TYPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf28380738a3e37031f07950cf8d5d7ba">USB_EP1R_EP_TYPE_Msk</a></td></tr>
<tr class="separator:ga2a77c1bb653218eb77c8bc7b730a559b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17f830c11fd819376d53c3d566809816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17f830c11fd819376d53c3d566809816">USB_EP1R_EP_TYPE_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP1R_EP_TYPE_Pos)</td></tr>
<tr class="separator:ga17f830c11fd819376d53c3d566809816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac907cd092feda721460e04fbeb04a234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac907cd092feda721460e04fbeb04a234">USB_EP1R_EP_TYPE_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; USB_EP1R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gac907cd092feda721460e04fbeb04a234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2089fc5961ed7a62022f33b2357b91e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2089fc5961ed7a62022f33b2357b91e2">USB_EP1R_SETUP_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga2089fc5961ed7a62022f33b2357b91e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga042a98c109283e701dafc46268fc4d6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga042a98c109283e701dafc46268fc4d6c">USB_EP1R_SETUP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP1R_SETUP_Pos)</td></tr>
<tr class="separator:ga042a98c109283e701dafc46268fc4d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53eff2fff5357ba65cb4b0d412ee8716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53eff2fff5357ba65cb4b0d412ee8716">USB_EP1R_SETUP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga042a98c109283e701dafc46268fc4d6c">USB_EP1R_SETUP_Msk</a></td></tr>
<tr class="separator:ga53eff2fff5357ba65cb4b0d412ee8716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70e360cfb3ca7b389b230aa790859008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70e360cfb3ca7b389b230aa790859008">USB_EP1R_STAT_RX_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga70e360cfb3ca7b389b230aa790859008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b8f18871efe527c503504398dedf5b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b8f18871efe527c503504398dedf5b5">USB_EP1R_STAT_RX_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EP1R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga6b8f18871efe527c503504398dedf5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cef1455ce114d301ac3abe67e286cc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cef1455ce114d301ac3abe67e286cc8">USB_EP1R_STAT_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b8f18871efe527c503504398dedf5b5">USB_EP1R_STAT_RX_Msk</a></td></tr>
<tr class="separator:ga0cef1455ce114d301ac3abe67e286cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e7aa9bc85d3bc00776a607ddae3b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79e7aa9bc85d3bc00776a607ddae3b4b">USB_EP1R_STAT_RX_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP1R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga79e7aa9bc85d3bc00776a607ddae3b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2b70ba0e02883b5625d716551707e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e2b70ba0e02883b5625d716551707e2">USB_EP1R_STAT_RX_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; USB_EP1R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga4e2b70ba0e02883b5625d716551707e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c50ccf45c9dc5bfc35e4ac4638d965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12c50ccf45c9dc5bfc35e4ac4638d965">USB_EP1R_DTOG_RX_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga12c50ccf45c9dc5bfc35e4ac4638d965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f512a13e194c85e66a86763918103e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f512a13e194c85e66a86763918103e2">USB_EP1R_DTOG_RX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP1R_DTOG_RX_Pos)</td></tr>
<tr class="separator:ga3f512a13e194c85e66a86763918103e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4afe4e239397c4d8b8907684918bdddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4afe4e239397c4d8b8907684918bdddf">USB_EP1R_DTOG_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f512a13e194c85e66a86763918103e2">USB_EP1R_DTOG_RX_Msk</a></td></tr>
<tr class="separator:ga4afe4e239397c4d8b8907684918bdddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c444121893ac866726dd2502996b361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c444121893ac866726dd2502996b361">USB_EP1R_CTR_RX_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga0c444121893ac866726dd2502996b361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d3a4fb07536f670aabaceecc9972872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d3a4fb07536f670aabaceecc9972872">USB_EP1R_CTR_RX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP1R_CTR_RX_Pos)</td></tr>
<tr class="separator:ga7d3a4fb07536f670aabaceecc9972872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac95bae64df91e841f74220a851bfb30f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac95bae64df91e841f74220a851bfb30f">USB_EP1R_CTR_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d3a4fb07536f670aabaceecc9972872">USB_EP1R_CTR_RX_Msk</a></td></tr>
<tr class="separator:gac95bae64df91e841f74220a851bfb30f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae57179f2d19d3fdd037e3331362ad343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae57179f2d19d3fdd037e3331362ad343">USB_EP2R_EA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae57179f2d19d3fdd037e3331362ad343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga323f59f0b555173f15586f12fcd06e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga323f59f0b555173f15586f12fcd06e1e">USB_EP2R_EA_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; USB_EP2R_EA_Pos)</td></tr>
<tr class="separator:ga323f59f0b555173f15586f12fcd06e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffc4382ff093763783047c432fe09a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffc4382ff093763783047c432fe09a12">USB_EP2R_EA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga323f59f0b555173f15586f12fcd06e1e">USB_EP2R_EA_Msk</a></td></tr>
<tr class="separator:gaffc4382ff093763783047c432fe09a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b373751ef7a9dea6c70e9c2239a259"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84b373751ef7a9dea6c70e9c2239a259">USB_EP2R_STAT_TX_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga84b373751ef7a9dea6c70e9c2239a259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade376d7c77c0337fe8ac8f221df9532e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade376d7c77c0337fe8ac8f221df9532e">USB_EP2R_STAT_TX_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EP2R_STAT_TX_Pos)</td></tr>
<tr class="separator:gade376d7c77c0337fe8ac8f221df9532e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72f1f93adc3349b90a2945a01cad0919"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72f1f93adc3349b90a2945a01cad0919">USB_EP2R_STAT_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade376d7c77c0337fe8ac8f221df9532e">USB_EP2R_STAT_TX_Msk</a></td></tr>
<tr class="separator:ga72f1f93adc3349b90a2945a01cad0919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabadb70a506a9cf0b55eb068b3ac0b00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabadb70a506a9cf0b55eb068b3ac0b00f">USB_EP2R_STAT_TX_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP2R_STAT_TX_Pos)</td></tr>
<tr class="separator:gabadb70a506a9cf0b55eb068b3ac0b00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae90b53c11f221d755ea4580d5f1c1272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae90b53c11f221d755ea4580d5f1c1272">USB_EP2R_STAT_TX_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; USB_EP2R_STAT_TX_Pos)</td></tr>
<tr class="separator:gae90b53c11f221d755ea4580d5f1c1272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac26bf05e45dead75b1cf75ba143028ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac26bf05e45dead75b1cf75ba143028ac">USB_EP2R_DTOG_TX_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gac26bf05e45dead75b1cf75ba143028ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab93a8ce69df0ae59ab411310e88c5776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab93a8ce69df0ae59ab411310e88c5776">USB_EP2R_DTOG_TX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP2R_DTOG_TX_Pos)</td></tr>
<tr class="separator:gab93a8ce69df0ae59ab411310e88c5776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa05c1c21c954c62f693262b673150938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa05c1c21c954c62f693262b673150938">USB_EP2R_DTOG_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab93a8ce69df0ae59ab411310e88c5776">USB_EP2R_DTOG_TX_Msk</a></td></tr>
<tr class="separator:gaa05c1c21c954c62f693262b673150938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28297e8c55c1495183803b9dd35dc78e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28297e8c55c1495183803b9dd35dc78e">USB_EP2R_CTR_TX_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga28297e8c55c1495183803b9dd35dc78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ea423647b74dfe915961f85ecc09b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ea423647b74dfe915961f85ecc09b41">USB_EP2R_CTR_TX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP2R_CTR_TX_Pos)</td></tr>
<tr class="separator:ga9ea423647b74dfe915961f85ecc09b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7edfd23fc4691ebdb71644f473d6d135"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7edfd23fc4691ebdb71644f473d6d135">USB_EP2R_CTR_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ea423647b74dfe915961f85ecc09b41">USB_EP2R_CTR_TX_Msk</a></td></tr>
<tr class="separator:ga7edfd23fc4691ebdb71644f473d6d135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00eada3c192a45be6a0f451ae78f9895"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00eada3c192a45be6a0f451ae78f9895">USB_EP2R_EP_KIND_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga00eada3c192a45be6a0f451ae78f9895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d488e9e2828d82a0664b27bd99dc4d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d488e9e2828d82a0664b27bd99dc4d8">USB_EP2R_EP_KIND_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP2R_EP_KIND_Pos)</td></tr>
<tr class="separator:ga9d488e9e2828d82a0664b27bd99dc4d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7584ca4756416b5bc6d033f4c1696ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7584ca4756416b5bc6d033f4c1696ec">USB_EP2R_EP_KIND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d488e9e2828d82a0664b27bd99dc4d8">USB_EP2R_EP_KIND_Msk</a></td></tr>
<tr class="separator:gac7584ca4756416b5bc6d033f4c1696ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47b30691008cb84b660aa7e09fb0f879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47b30691008cb84b660aa7e09fb0f879">USB_EP2R_EP_TYPE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga47b30691008cb84b660aa7e09fb0f879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0952f2849b9db07907c6f4d12ab8848b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0952f2849b9db07907c6f4d12ab8848b">USB_EP2R_EP_TYPE_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EP2R_EP_TYPE_Pos)</td></tr>
<tr class="separator:ga0952f2849b9db07907c6f4d12ab8848b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e42c6e450ff133d48721cfd674e2f6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e42c6e450ff133d48721cfd674e2f6b">USB_EP2R_EP_TYPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0952f2849b9db07907c6f4d12ab8848b">USB_EP2R_EP_TYPE_Msk</a></td></tr>
<tr class="separator:ga0e42c6e450ff133d48721cfd674e2f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga543a5d09d3c3b2abcc16d793a0c71367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga543a5d09d3c3b2abcc16d793a0c71367">USB_EP2R_EP_TYPE_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP2R_EP_TYPE_Pos)</td></tr>
<tr class="separator:ga543a5d09d3c3b2abcc16d793a0c71367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd2fd604944ab1664f86e65652af1164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd2fd604944ab1664f86e65652af1164">USB_EP2R_EP_TYPE_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; USB_EP2R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gacd2fd604944ab1664f86e65652af1164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc92ab4f1473a970fb2534ab9dcedcd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc92ab4f1473a970fb2534ab9dcedcd5">USB_EP2R_SETUP_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gafc92ab4f1473a970fb2534ab9dcedcd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f82b4692937d0e1a0693b0abb5d951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0f82b4692937d0e1a0693b0abb5d951">USB_EP2R_SETUP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP2R_SETUP_Pos)</td></tr>
<tr class="separator:gac0f82b4692937d0e1a0693b0abb5d951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga437b0f44882cc16d5828198bd488056f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga437b0f44882cc16d5828198bd488056f">USB_EP2R_SETUP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0f82b4692937d0e1a0693b0abb5d951">USB_EP2R_SETUP_Msk</a></td></tr>
<tr class="separator:ga437b0f44882cc16d5828198bd488056f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13c2c4c56714a7a074d700a31a016c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13c2c4c56714a7a074d700a31a016c11">USB_EP2R_STAT_RX_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga13c2c4c56714a7a074d700a31a016c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b59059dc6f5e8f3db887d13a079951d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b59059dc6f5e8f3db887d13a079951d">USB_EP2R_STAT_RX_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EP2R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga1b59059dc6f5e8f3db887d13a079951d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497ea16b0ed9e0992e4c896032304df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga497ea16b0ed9e0992e4c896032304df8">USB_EP2R_STAT_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b59059dc6f5e8f3db887d13a079951d">USB_EP2R_STAT_RX_Msk</a></td></tr>
<tr class="separator:ga497ea16b0ed9e0992e4c896032304df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a3f003cf99146d6e081937528b55414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3f003cf99146d6e081937528b55414">USB_EP2R_STAT_RX_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP2R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga7a3f003cf99146d6e081937528b55414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79fbc5adeb91de8cebc00420a8dbf973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79fbc5adeb91de8cebc00420a8dbf973">USB_EP2R_STAT_RX_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; USB_EP2R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga79fbc5adeb91de8cebc00420a8dbf973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e2a817cc0856d53cb026a1d4666d0cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e2a817cc0856d53cb026a1d4666d0cd">USB_EP2R_DTOG_RX_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga1e2a817cc0856d53cb026a1d4666d0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60c17006b25e83236b9a8974fe777da1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60c17006b25e83236b9a8974fe777da1">USB_EP2R_DTOG_RX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP2R_DTOG_RX_Pos)</td></tr>
<tr class="separator:ga60c17006b25e83236b9a8974fe777da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326b63c254cb1c8ebc398344cb02d1d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga326b63c254cb1c8ebc398344cb02d1d8">USB_EP2R_DTOG_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60c17006b25e83236b9a8974fe777da1">USB_EP2R_DTOG_RX_Msk</a></td></tr>
<tr class="separator:ga326b63c254cb1c8ebc398344cb02d1d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8622d89d6be11855541db75d399253cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8622d89d6be11855541db75d399253cf">USB_EP2R_CTR_RX_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga8622d89d6be11855541db75d399253cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a4e3d4f4775554d178a919deb19a234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a4e3d4f4775554d178a919deb19a234">USB_EP2R_CTR_RX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP2R_CTR_RX_Pos)</td></tr>
<tr class="separator:ga2a4e3d4f4775554d178a919deb19a234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa01818d183df56ba169b41f9cb92693e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa01818d183df56ba169b41f9cb92693e">USB_EP2R_CTR_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a4e3d4f4775554d178a919deb19a234">USB_EP2R_CTR_RX_Msk</a></td></tr>
<tr class="separator:gaa01818d183df56ba169b41f9cb92693e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf647a9dffd593d14df4d48594a95373e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf647a9dffd593d14df4d48594a95373e">USB_EP3R_EA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf647a9dffd593d14df4d48594a95373e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7a11afc490c0c999563ee6069a44001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7a11afc490c0c999563ee6069a44001">USB_EP3R_EA_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; USB_EP3R_EA_Pos)</td></tr>
<tr class="separator:gaa7a11afc490c0c999563ee6069a44001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8103ec24894479d4215ea1f73a1def2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8103ec24894479d4215ea1f73a1def2d">USB_EP3R_EA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7a11afc490c0c999563ee6069a44001">USB_EP3R_EA_Msk</a></td></tr>
<tr class="separator:ga8103ec24894479d4215ea1f73a1def2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a55224107104c1399cd210c7ac76ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a55224107104c1399cd210c7ac76ebd">USB_EP3R_STAT_TX_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga0a55224107104c1399cd210c7ac76ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefd5cba08c6774cdb2b0369e367b9505"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefd5cba08c6774cdb2b0369e367b9505">USB_EP3R_STAT_TX_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EP3R_STAT_TX_Pos)</td></tr>
<tr class="separator:gaefd5cba08c6774cdb2b0369e367b9505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43442a705ddb3716213aeed77cb2c202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43442a705ddb3716213aeed77cb2c202">USB_EP3R_STAT_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefd5cba08c6774cdb2b0369e367b9505">USB_EP3R_STAT_TX_Msk</a></td></tr>
<tr class="separator:ga43442a705ddb3716213aeed77cb2c202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c150a6637cf9cf296644d0444295902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c150a6637cf9cf296644d0444295902">USB_EP3R_STAT_TX_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP3R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga7c150a6637cf9cf296644d0444295902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c0a133713e0f757e8747b2991351c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c0a133713e0f757e8747b2991351c9">USB_EP3R_STAT_TX_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; USB_EP3R_STAT_TX_Pos)</td></tr>
<tr class="separator:gaa3c0a133713e0f757e8747b2991351c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a7466d6cf6b2045979ea8b2edf464b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36a7466d6cf6b2045979ea8b2edf464b">USB_EP3R_DTOG_TX_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga36a7466d6cf6b2045979ea8b2edf464b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ed3416e0c0f00b2f9425961b67817f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ed3416e0c0f00b2f9425961b67817f0">USB_EP3R_DTOG_TX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP3R_DTOG_TX_Pos)</td></tr>
<tr class="separator:ga0ed3416e0c0f00b2f9425961b67817f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a06d117379ef703154fa597a16a153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a06d117379ef703154fa597a16a153">USB_EP3R_DTOG_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ed3416e0c0f00b2f9425961b67817f0">USB_EP3R_DTOG_TX_Msk</a></td></tr>
<tr class="separator:ga83a06d117379ef703154fa597a16a153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga377358bc6326ab8dc2bd19be78efb6b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga377358bc6326ab8dc2bd19be78efb6b9">USB_EP3R_CTR_TX_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga377358bc6326ab8dc2bd19be78efb6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee2e4e2404d3a8a0edfd2cae4b94cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeee2e4e2404d3a8a0edfd2cae4b94cf9">USB_EP3R_CTR_TX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP3R_CTR_TX_Pos)</td></tr>
<tr class="separator:gaeee2e4e2404d3a8a0edfd2cae4b94cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e92978d1718ed42354990dda6aade6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72e92978d1718ed42354990dda6aade6">USB_EP3R_CTR_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeee2e4e2404d3a8a0edfd2cae4b94cf9">USB_EP3R_CTR_TX_Msk</a></td></tr>
<tr class="separator:ga72e92978d1718ed42354990dda6aade6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga416d78e4ef326860ffbbfd61b4e264d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga416d78e4ef326860ffbbfd61b4e264d4">USB_EP3R_EP_KIND_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga416d78e4ef326860ffbbfd61b4e264d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f0127acc03d05db5038360342cc2088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f0127acc03d05db5038360342cc2088">USB_EP3R_EP_KIND_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP3R_EP_KIND_Pos)</td></tr>
<tr class="separator:ga2f0127acc03d05db5038360342cc2088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d4af5f3ff4983a17615aa6ba5d28a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77d4af5f3ff4983a17615aa6ba5d28a2">USB_EP3R_EP_KIND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f0127acc03d05db5038360342cc2088">USB_EP3R_EP_KIND_Msk</a></td></tr>
<tr class="separator:ga77d4af5f3ff4983a17615aa6ba5d28a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e60b6e1beb954f7a0d638387edca5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e60b6e1beb954f7a0d638387edca5ad">USB_EP3R_EP_TYPE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga0e60b6e1beb954f7a0d638387edca5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfd3a8ac9b5d89a5bdae3ad41e123af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfd3a8ac9b5d89a5bdae3ad41e123af9">USB_EP3R_EP_TYPE_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EP3R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gabfd3a8ac9b5d89a5bdae3ad41e123af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac551f5a107469c923c8e8e89c707d280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac551f5a107469c923c8e8e89c707d280">USB_EP3R_EP_TYPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabfd3a8ac9b5d89a5bdae3ad41e123af9">USB_EP3R_EP_TYPE_Msk</a></td></tr>
<tr class="separator:gac551f5a107469c923c8e8e89c707d280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfd48b4b976c45806d032ce78a5f76d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfd48b4b976c45806d032ce78a5f76d3">USB_EP3R_EP_TYPE_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP3R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gadfd48b4b976c45806d032ce78a5f76d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa2bc881917c5d7809842c32f49d8a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa2bc881917c5d7809842c32f49d8a0f">USB_EP3R_EP_TYPE_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; USB_EP3R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gaaa2bc881917c5d7809842c32f49d8a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1c5a465a1798a03e4e4fd4d5096e809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1c5a465a1798a03e4e4fd4d5096e809">USB_EP3R_SETUP_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gac1c5a465a1798a03e4e4fd4d5096e809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8e7316db268c955d5cb125a7494afdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8e7316db268c955d5cb125a7494afdd">USB_EP3R_SETUP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP3R_SETUP_Pos)</td></tr>
<tr class="separator:gab8e7316db268c955d5cb125a7494afdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcc3dd0a7eb110e4bfaf6120a1ce4d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcc3dd0a7eb110e4bfaf6120a1ce4d68">USB_EP3R_SETUP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8e7316db268c955d5cb125a7494afdd">USB_EP3R_SETUP_Msk</a></td></tr>
<tr class="separator:gabcc3dd0a7eb110e4bfaf6120a1ce4d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f3c8ffbdc13f52553bd4f8745bc007e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f3c8ffbdc13f52553bd4f8745bc007e">USB_EP3R_STAT_RX_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga8f3c8ffbdc13f52553bd4f8745bc007e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac02c8419302a143037452375fbf243a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac02c8419302a143037452375fbf243a7">USB_EP3R_STAT_RX_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EP3R_STAT_RX_Pos)</td></tr>
<tr class="separator:gac02c8419302a143037452375fbf243a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea3f225ef6c9d9a4689f93a8de2cf19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacea3f225ef6c9d9a4689f93a8de2cf19">USB_EP3R_STAT_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac02c8419302a143037452375fbf243a7">USB_EP3R_STAT_RX_Msk</a></td></tr>
<tr class="separator:gacea3f225ef6c9d9a4689f93a8de2cf19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga910b585e43e597a50f2e526faa648ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga910b585e43e597a50f2e526faa648ee2">USB_EP3R_STAT_RX_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP3R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga910b585e43e597a50f2e526faa648ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9766d9c6cfb0bdd7e408d06d26d6b801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9766d9c6cfb0bdd7e408d06d26d6b801">USB_EP3R_STAT_RX_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; USB_EP3R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga9766d9c6cfb0bdd7e408d06d26d6b801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef4179bb0239ac38a3f8411f2863e0ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef4179bb0239ac38a3f8411f2863e0ad">USB_EP3R_DTOG_RX_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaef4179bb0239ac38a3f8411f2863e0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb79e98ab0ec5800acfbfaaf9dedaf5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb79e98ab0ec5800acfbfaaf9dedaf5d">USB_EP3R_DTOG_RX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP3R_DTOG_RX_Pos)</td></tr>
<tr class="separator:gadb79e98ab0ec5800acfbfaaf9dedaf5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c2a17608b681cb8e787e18ce2dc1ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3c2a17608b681cb8e787e18ce2dc1ac">USB_EP3R_DTOG_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb79e98ab0ec5800acfbfaaf9dedaf5d">USB_EP3R_DTOG_RX_Msk</a></td></tr>
<tr class="separator:gad3c2a17608b681cb8e787e18ce2dc1ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f256dd729dced30862ff0fb4f1d1c91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f256dd729dced30862ff0fb4f1d1c91">USB_EP3R_CTR_RX_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga3f256dd729dced30862ff0fb4f1d1c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f161fa1f27ce8250fd3d6c772d752e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f161fa1f27ce8250fd3d6c772d752e7">USB_EP3R_CTR_RX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP3R_CTR_RX_Pos)</td></tr>
<tr class="separator:ga3f161fa1f27ce8250fd3d6c772d752e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21d65ea974a9dd9cc481de80c11d3675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21d65ea974a9dd9cc481de80c11d3675">USB_EP3R_CTR_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f161fa1f27ce8250fd3d6c772d752e7">USB_EP3R_CTR_RX_Msk</a></td></tr>
<tr class="separator:ga21d65ea974a9dd9cc481de80c11d3675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0660284e28353a4e57414c468c880a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0660284e28353a4e57414c468c880a2">USB_EP4R_EA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad0660284e28353a4e57414c468c880a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8dbe17550fef431b1e4983de52ba237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8dbe17550fef431b1e4983de52ba237">USB_EP4R_EA_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; USB_EP4R_EA_Pos)</td></tr>
<tr class="separator:gaa8dbe17550fef431b1e4983de52ba237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d0f2c5284ca348cc99e3e5c4294668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d0f2c5284ca348cc99e3e5c4294668">USB_EP4R_EA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8dbe17550fef431b1e4983de52ba237">USB_EP4R_EA_Msk</a></td></tr>
<tr class="separator:gab8d0f2c5284ca348cc99e3e5c4294668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f724d55a2347d09b5111e44fa7635b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f724d55a2347d09b5111e44fa7635b5">USB_EP4R_STAT_TX_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9f724d55a2347d09b5111e44fa7635b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ff67556b18db6a9e172295fffb3c786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ff67556b18db6a9e172295fffb3c786">USB_EP4R_STAT_TX_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EP4R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga1ff67556b18db6a9e172295fffb3c786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf811e41751fefda5d9077cad2ba60b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacf811e41751fefda5d9077cad2ba60b">USB_EP4R_STAT_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ff67556b18db6a9e172295fffb3c786">USB_EP4R_STAT_TX_Msk</a></td></tr>
<tr class="separator:gaacf811e41751fefda5d9077cad2ba60b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e6b3c1e98e1413500545da080595e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e6b3c1e98e1413500545da080595e46">USB_EP4R_STAT_TX_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP4R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga5e6b3c1e98e1413500545da080595e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67bbda2420d5fdb9f8892ed5c9e68549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67bbda2420d5fdb9f8892ed5c9e68549">USB_EP4R_STAT_TX_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; USB_EP4R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga67bbda2420d5fdb9f8892ed5c9e68549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f754b265c85e4c96db6f1a0388d0ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36f754b265c85e4c96db6f1a0388d0ef">USB_EP4R_DTOG_TX_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga36f754b265c85e4c96db6f1a0388d0ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ea622ab9e2741dea91acc640c747b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67ea622ab9e2741dea91acc640c747b7">USB_EP4R_DTOG_TX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP4R_DTOG_TX_Pos)</td></tr>
<tr class="separator:ga67ea622ab9e2741dea91acc640c747b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29acf144e69977a5cf0ca9374f79cb27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29acf144e69977a5cf0ca9374f79cb27">USB_EP4R_DTOG_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67ea622ab9e2741dea91acc640c747b7">USB_EP4R_DTOG_TX_Msk</a></td></tr>
<tr class="separator:ga29acf144e69977a5cf0ca9374f79cb27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c3302bc87931773bbed05b23d7bfd80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c3302bc87931773bbed05b23d7bfd80">USB_EP4R_CTR_TX_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga3c3302bc87931773bbed05b23d7bfd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga901797d5e8ab2e6ec1116b6d726adaf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga901797d5e8ab2e6ec1116b6d726adaf3">USB_EP4R_CTR_TX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP4R_CTR_TX_Pos)</td></tr>
<tr class="separator:ga901797d5e8ab2e6ec1116b6d726adaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9454e43b3d9813ddc09475ab09855ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9454e43b3d9813ddc09475ab09855ca">USB_EP4R_CTR_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga901797d5e8ab2e6ec1116b6d726adaf3">USB_EP4R_CTR_TX_Msk</a></td></tr>
<tr class="separator:gad9454e43b3d9813ddc09475ab09855ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee98b01c6a27fef703cad120e8a363a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee98b01c6a27fef703cad120e8a363a8">USB_EP4R_EP_KIND_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaee98b01c6a27fef703cad120e8a363a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc15b2f072ef0edf95138d236c4be3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc15b2f072ef0edf95138d236c4be3a">USB_EP4R_EP_KIND_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP4R_EP_KIND_Pos)</td></tr>
<tr class="separator:ga6bc15b2f072ef0edf95138d236c4be3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2a9a454cb564b08e3bb62359d4092f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2a9a454cb564b08e3bb62359d4092f9">USB_EP4R_EP_KIND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc15b2f072ef0edf95138d236c4be3a">USB_EP4R_EP_KIND_Msk</a></td></tr>
<tr class="separator:gab2a9a454cb564b08e3bb62359d4092f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13721c3b8b18733d1aa8ab429d666bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13721c3b8b18733d1aa8ab429d666bf7">USB_EP4R_EP_TYPE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga13721c3b8b18733d1aa8ab429d666bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac226300b1f95f83e18c40e347a1f0f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac226300b1f95f83e18c40e347a1f0f8d">USB_EP4R_EP_TYPE_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EP4R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gac226300b1f95f83e18c40e347a1f0f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1044c4ac3997a06e29a1681b922d702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1044c4ac3997a06e29a1681b922d702">USB_EP4R_EP_TYPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac226300b1f95f83e18c40e347a1f0f8d">USB_EP4R_EP_TYPE_Msk</a></td></tr>
<tr class="separator:gad1044c4ac3997a06e29a1681b922d702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacafaf594d7356d1a4d971d32a41722d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacafaf594d7356d1a4d971d32a41722d2">USB_EP4R_EP_TYPE_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP4R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gacafaf594d7356d1a4d971d32a41722d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff26b871511d2ab485af97d52f1f0623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff26b871511d2ab485af97d52f1f0623">USB_EP4R_EP_TYPE_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; USB_EP4R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gaff26b871511d2ab485af97d52f1f0623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b37f8437cca4e9c36608ab79a89dec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33b37f8437cca4e9c36608ab79a89dec">USB_EP4R_SETUP_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga33b37f8437cca4e9c36608ab79a89dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa45107377224d580cedbce97531fc61b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa45107377224d580cedbce97531fc61b">USB_EP4R_SETUP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP4R_SETUP_Pos)</td></tr>
<tr class="separator:gaa45107377224d580cedbce97531fc61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7087793d622a63056920f112fca7615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7087793d622a63056920f112fca7615">USB_EP4R_SETUP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa45107377224d580cedbce97531fc61b">USB_EP4R_SETUP_Msk</a></td></tr>
<tr class="separator:gad7087793d622a63056920f112fca7615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aba628f55fe2e5d65ce3b0fb695c4a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aba628f55fe2e5d65ce3b0fb695c4a2">USB_EP4R_STAT_RX_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4aba628f55fe2e5d65ce3b0fb695c4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49c9df33c04562b4a591c3e6b986497c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49c9df33c04562b4a591c3e6b986497c">USB_EP4R_STAT_RX_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EP4R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga49c9df33c04562b4a591c3e6b986497c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0512a877b5b5705f0fcf9b9a30bc597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0512a877b5b5705f0fcf9b9a30bc597">USB_EP4R_STAT_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49c9df33c04562b4a591c3e6b986497c">USB_EP4R_STAT_RX_Msk</a></td></tr>
<tr class="separator:gab0512a877b5b5705f0fcf9b9a30bc597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a7fcb65f04cb50ad4c6a02de4d0731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36a7fcb65f04cb50ad4c6a02de4d0731">USB_EP4R_STAT_RX_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP4R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga36a7fcb65f04cb50ad4c6a02de4d0731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52086da3ad4981cef263854bdde59846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52086da3ad4981cef263854bdde59846">USB_EP4R_STAT_RX_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; USB_EP4R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga52086da3ad4981cef263854bdde59846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07d0962e665bd8e782b70446420b067b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07d0962e665bd8e782b70446420b067b">USB_EP4R_DTOG_RX_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga07d0962e665bd8e782b70446420b067b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0833a415c85a7a6d93e9a777fc15e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0833a415c85a7a6d93e9a777fc15e28">USB_EP4R_DTOG_RX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP4R_DTOG_RX_Pos)</td></tr>
<tr class="separator:gaf0833a415c85a7a6d93e9a777fc15e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac166ef194c7f31377a4f17958f7639cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac166ef194c7f31377a4f17958f7639cf">USB_EP4R_DTOG_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0833a415c85a7a6d93e9a777fc15e28">USB_EP4R_DTOG_RX_Msk</a></td></tr>
<tr class="separator:gac166ef194c7f31377a4f17958f7639cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9e878be53c13b6a8e998c7e42b1e723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9e878be53c13b6a8e998c7e42b1e723">USB_EP4R_CTR_RX_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gac9e878be53c13b6a8e998c7e42b1e723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458144dca9fd5f6a70bbc2c55e582786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga458144dca9fd5f6a70bbc2c55e582786">USB_EP4R_CTR_RX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP4R_CTR_RX_Pos)</td></tr>
<tr class="separator:ga458144dca9fd5f6a70bbc2c55e582786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f2784a645fc6e657035150b6a3d9d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14f2784a645fc6e657035150b6a3d9d7">USB_EP4R_CTR_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga458144dca9fd5f6a70bbc2c55e582786">USB_EP4R_CTR_RX_Msk</a></td></tr>
<tr class="separator:ga14f2784a645fc6e657035150b6a3d9d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf5b89687af92d07c4442fd94d5df198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf5b89687af92d07c4442fd94d5df198">USB_EP5R_EA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaaf5b89687af92d07c4442fd94d5df198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac24b5d84bb837bd1b3c4a1c6a0d5b9c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac24b5d84bb837bd1b3c4a1c6a0d5b9c9">USB_EP5R_EA_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; USB_EP5R_EA_Pos)</td></tr>
<tr class="separator:gac24b5d84bb837bd1b3c4a1c6a0d5b9c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14f464f2f9fb4191c28cf62c1562b40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad14f464f2f9fb4191c28cf62c1562b40">USB_EP5R_EA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac24b5d84bb837bd1b3c4a1c6a0d5b9c9">USB_EP5R_EA_Msk</a></td></tr>
<tr class="separator:gad14f464f2f9fb4191c28cf62c1562b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7bf7c75fd0625fa88e5b152455ca38e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7bf7c75fd0625fa88e5b152455ca38e">USB_EP5R_STAT_TX_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gab7bf7c75fd0625fa88e5b152455ca38e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f099daea63dd541c59a4df2860805a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f099daea63dd541c59a4df2860805a5">USB_EP5R_STAT_TX_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EP5R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga3f099daea63dd541c59a4df2860805a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a66a56092148b1468f7739d966a88e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a66a56092148b1468f7739d966a88e6">USB_EP5R_STAT_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f099daea63dd541c59a4df2860805a5">USB_EP5R_STAT_TX_Msk</a></td></tr>
<tr class="separator:ga1a66a56092148b1468f7739d966a88e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a56951790502a094b0ca005f059d04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a56951790502a094b0ca005f059d04">USB_EP5R_STAT_TX_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP5R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga40a56951790502a094b0ca005f059d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562ee96f7835677e479a8b0e3e4fff3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga562ee96f7835677e479a8b0e3e4fff3a">USB_EP5R_STAT_TX_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; USB_EP5R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga562ee96f7835677e479a8b0e3e4fff3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga874af68d920f0510ee95049a86d02b21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga874af68d920f0510ee95049a86d02b21">USB_EP5R_DTOG_TX_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga874af68d920f0510ee95049a86d02b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db6e0e7bd178af76ebd49e2dd60d395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0db6e0e7bd178af76ebd49e2dd60d395">USB_EP5R_DTOG_TX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP5R_DTOG_TX_Pos)</td></tr>
<tr class="separator:ga0db6e0e7bd178af76ebd49e2dd60d395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55a4774972a2264a41dc414fcc63fa49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55a4774972a2264a41dc414fcc63fa49">USB_EP5R_DTOG_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0db6e0e7bd178af76ebd49e2dd60d395">USB_EP5R_DTOG_TX_Msk</a></td></tr>
<tr class="separator:ga55a4774972a2264a41dc414fcc63fa49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39439e689f92bda797a6cae22a0eac94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39439e689f92bda797a6cae22a0eac94">USB_EP5R_CTR_TX_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga39439e689f92bda797a6cae22a0eac94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eab2656784b974b35876554a21795f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6eab2656784b974b35876554a21795f2">USB_EP5R_CTR_TX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP5R_CTR_TX_Pos)</td></tr>
<tr class="separator:ga6eab2656784b974b35876554a21795f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3458aa82347b2509fe87e1b372c79d24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3458aa82347b2509fe87e1b372c79d24">USB_EP5R_CTR_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6eab2656784b974b35876554a21795f2">USB_EP5R_CTR_TX_Msk</a></td></tr>
<tr class="separator:ga3458aa82347b2509fe87e1b372c79d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa172614204ac1f0cf9df1f5b9b4aa09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa172614204ac1f0cf9df1f5b9b4aa09">USB_EP5R_EP_KIND_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gafa172614204ac1f0cf9df1f5b9b4aa09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1753146edf6a3bf4fea833a3475b6ff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1753146edf6a3bf4fea833a3475b6ff4">USB_EP5R_EP_KIND_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP5R_EP_KIND_Pos)</td></tr>
<tr class="separator:ga1753146edf6a3bf4fea833a3475b6ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41083108d46af2976d56c78bb3d2ac2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41083108d46af2976d56c78bb3d2ac2d">USB_EP5R_EP_KIND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1753146edf6a3bf4fea833a3475b6ff4">USB_EP5R_EP_KIND_Msk</a></td></tr>
<tr class="separator:ga41083108d46af2976d56c78bb3d2ac2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga489860e1472ebe2481d2aaeb584728af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga489860e1472ebe2481d2aaeb584728af">USB_EP5R_EP_TYPE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga489860e1472ebe2481d2aaeb584728af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc67dcdc6df32e105f2bf439769f0211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc67dcdc6df32e105f2bf439769f0211">USB_EP5R_EP_TYPE_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EP5R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gacc67dcdc6df32e105f2bf439769f0211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53060d1aa68286e5cd9896d54a47b297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53060d1aa68286e5cd9896d54a47b297">USB_EP5R_EP_TYPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc67dcdc6df32e105f2bf439769f0211">USB_EP5R_EP_TYPE_Msk</a></td></tr>
<tr class="separator:ga53060d1aa68286e5cd9896d54a47b297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ae60a01bef3a95d1ba57dbbc6ec2b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08ae60a01bef3a95d1ba57dbbc6ec2b6">USB_EP5R_EP_TYPE_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP5R_EP_TYPE_Pos)</td></tr>
<tr class="separator:ga08ae60a01bef3a95d1ba57dbbc6ec2b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42091c492178dd4d3855df3d94c78ff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42091c492178dd4d3855df3d94c78ff9">USB_EP5R_EP_TYPE_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; USB_EP5R_EP_TYPE_Pos)</td></tr>
<tr class="separator:ga42091c492178dd4d3855df3d94c78ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c941d101e51f4635757b9f6c783e7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96c941d101e51f4635757b9f6c783e7e">USB_EP5R_SETUP_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga96c941d101e51f4635757b9f6c783e7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67687c66f2d88509fee752834b282182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67687c66f2d88509fee752834b282182">USB_EP5R_SETUP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP5R_SETUP_Pos)</td></tr>
<tr class="separator:ga67687c66f2d88509fee752834b282182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3f5e59be6b6ec7e7b4350df7bde1c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3f5e59be6b6ec7e7b4350df7bde1c3e">USB_EP5R_SETUP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67687c66f2d88509fee752834b282182">USB_EP5R_SETUP_Msk</a></td></tr>
<tr class="separator:gaf3f5e59be6b6ec7e7b4350df7bde1c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad89c4e82748fbf28fe6016b3a89d9832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad89c4e82748fbf28fe6016b3a89d9832">USB_EP5R_STAT_RX_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gad89c4e82748fbf28fe6016b3a89d9832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00efd271f1225bb22b9ac658e8a6f88e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00efd271f1225bb22b9ac658e8a6f88e">USB_EP5R_STAT_RX_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EP5R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga00efd271f1225bb22b9ac658e8a6f88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae708de938ec30cdb7d69dcb67d7b88d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae708de938ec30cdb7d69dcb67d7b88d">USB_EP5R_STAT_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00efd271f1225bb22b9ac658e8a6f88e">USB_EP5R_STAT_RX_Msk</a></td></tr>
<tr class="separator:gaae708de938ec30cdb7d69dcb67d7b88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b412c07cfdd1de667d8d5a87b75edf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b412c07cfdd1de667d8d5a87b75edf0">USB_EP5R_STAT_RX_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP5R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga3b412c07cfdd1de667d8d5a87b75edf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc6885776f3f10c9b60b425a7160e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc6885776f3f10c9b60b425a7160e02">USB_EP5R_STAT_RX_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; USB_EP5R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga1bc6885776f3f10c9b60b425a7160e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga909c2705bc5679fd87c035b68820aff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga909c2705bc5679fd87c035b68820aff7">USB_EP5R_DTOG_RX_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga909c2705bc5679fd87c035b68820aff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276a7bd5efe9747fbf65f14f446a5219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga276a7bd5efe9747fbf65f14f446a5219">USB_EP5R_DTOG_RX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP5R_DTOG_RX_Pos)</td></tr>
<tr class="separator:ga276a7bd5efe9747fbf65f14f446a5219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ef8b07bce336d51ce1e38c9eba6a4d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ef8b07bce336d51ce1e38c9eba6a4d4">USB_EP5R_DTOG_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga276a7bd5efe9747fbf65f14f446a5219">USB_EP5R_DTOG_RX_Msk</a></td></tr>
<tr class="separator:ga7ef8b07bce336d51ce1e38c9eba6a4d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab845d0d06597b233af1b187e30df35e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab845d0d06597b233af1b187e30df35e1">USB_EP5R_CTR_RX_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gab845d0d06597b233af1b187e30df35e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2cce2dc4ff7825124beae3c9c4ce27a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2cce2dc4ff7825124beae3c9c4ce27a">USB_EP5R_CTR_RX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP5R_CTR_RX_Pos)</td></tr>
<tr class="separator:gaa2cce2dc4ff7825124beae3c9c4ce27a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69b154f94e7c1c8f90a654181439fc25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69b154f94e7c1c8f90a654181439fc25">USB_EP5R_CTR_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2cce2dc4ff7825124beae3c9c4ce27a">USB_EP5R_CTR_RX_Msk</a></td></tr>
<tr class="separator:ga69b154f94e7c1c8f90a654181439fc25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fe62fa565f5b741c9dae5544362bca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99fe62fa565f5b741c9dae5544362bca">USB_EP6R_EA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga99fe62fa565f5b741c9dae5544362bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eca0d1af255e8b8f0c142e5e2f96a10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eca0d1af255e8b8f0c142e5e2f96a10">USB_EP6R_EA_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; USB_EP6R_EA_Pos)</td></tr>
<tr class="separator:ga0eca0d1af255e8b8f0c142e5e2f96a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab580a153e80a29d9a9e3bf092e3f9b18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab580a153e80a29d9a9e3bf092e3f9b18">USB_EP6R_EA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0eca0d1af255e8b8f0c142e5e2f96a10">USB_EP6R_EA_Msk</a></td></tr>
<tr class="separator:gab580a153e80a29d9a9e3bf092e3f9b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab89c1e2c0d2b139217d8be001cc33248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab89c1e2c0d2b139217d8be001cc33248">USB_EP6R_STAT_TX_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gab89c1e2c0d2b139217d8be001cc33248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga304e9ddb71f434affbc9db2591c4499d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga304e9ddb71f434affbc9db2591c4499d">USB_EP6R_STAT_TX_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EP6R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga304e9ddb71f434affbc9db2591c4499d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28dfec5b19802ed681ff9b61f31a3b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28dfec5b19802ed681ff9b61f31a3b6f">USB_EP6R_STAT_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga304e9ddb71f434affbc9db2591c4499d">USB_EP6R_STAT_TX_Msk</a></td></tr>
<tr class="separator:ga28dfec5b19802ed681ff9b61f31a3b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4603d6adc29d8c5f424dae1624752e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4603d6adc29d8c5f424dae1624752e">USB_EP6R_STAT_TX_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP6R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga1e4603d6adc29d8c5f424dae1624752e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6cc32a6857d84de8c378718adbf01d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6cc32a6857d84de8c378718adbf01d2">USB_EP6R_STAT_TX_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; USB_EP6R_STAT_TX_Pos)</td></tr>
<tr class="separator:gac6cc32a6857d84de8c378718adbf01d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ef6509b22c69d0479189173e487933f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ef6509b22c69d0479189173e487933f">USB_EP6R_DTOG_TX_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga7ef6509b22c69d0479189173e487933f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa46adfca0b9c87518c9f3eebc1185de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa46adfca0b9c87518c9f3eebc1185de8">USB_EP6R_DTOG_TX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP6R_DTOG_TX_Pos)</td></tr>
<tr class="separator:gaa46adfca0b9c87518c9f3eebc1185de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga856ec5e4b02785b27b947bfd3ea2347c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga856ec5e4b02785b27b947bfd3ea2347c">USB_EP6R_DTOG_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa46adfca0b9c87518c9f3eebc1185de8">USB_EP6R_DTOG_TX_Msk</a></td></tr>
<tr class="separator:ga856ec5e4b02785b27b947bfd3ea2347c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4dbe2328946445facc2a3691f50155b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4dbe2328946445facc2a3691f50155b">USB_EP6R_CTR_TX_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gae4dbe2328946445facc2a3691f50155b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff6bdc71b81437584352d9405fa6cbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacff6bdc71b81437584352d9405fa6cbd">USB_EP6R_CTR_TX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP6R_CTR_TX_Pos)</td></tr>
<tr class="separator:gacff6bdc71b81437584352d9405fa6cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b40906a07a144c1e85befee6a52f8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b40906a07a144c1e85befee6a52f8ae">USB_EP6R_CTR_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacff6bdc71b81437584352d9405fa6cbd">USB_EP6R_CTR_TX_Msk</a></td></tr>
<tr class="separator:ga1b40906a07a144c1e85befee6a52f8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga040855ccbe6133157c30effa9532a86c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga040855ccbe6133157c30effa9532a86c">USB_EP6R_EP_KIND_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga040855ccbe6133157c30effa9532a86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca8720482a0f5153079130fad4b5994e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca8720482a0f5153079130fad4b5994e">USB_EP6R_EP_KIND_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP6R_EP_KIND_Pos)</td></tr>
<tr class="separator:gaca8720482a0f5153079130fad4b5994e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ccd0cc4d5fbfa074145bdc8b5f4364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38ccd0cc4d5fbfa074145bdc8b5f4364">USB_EP6R_EP_KIND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca8720482a0f5153079130fad4b5994e">USB_EP6R_EP_KIND_Msk</a></td></tr>
<tr class="separator:ga38ccd0cc4d5fbfa074145bdc8b5f4364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61feb80ff3981f18e35315af0fb539cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61feb80ff3981f18e35315af0fb539cb">USB_EP6R_EP_TYPE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga61feb80ff3981f18e35315af0fb539cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee882ea9c9c14bbc66549fddcb9d023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee882ea9c9c14bbc66549fddcb9d023">USB_EP6R_EP_TYPE_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EP6R_EP_TYPE_Pos)</td></tr>
<tr class="separator:ga3ee882ea9c9c14bbc66549fddcb9d023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2f3826ba70579298c3c65e04d906034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f3826ba70579298c3c65e04d906034">USB_EP6R_EP_TYPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee882ea9c9c14bbc66549fddcb9d023">USB_EP6R_EP_TYPE_Msk</a></td></tr>
<tr class="separator:gaa2f3826ba70579298c3c65e04d906034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf594c2e471ad52d40258609f41391744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf594c2e471ad52d40258609f41391744">USB_EP6R_EP_TYPE_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP6R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gaf594c2e471ad52d40258609f41391744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44020d31623bb3926810aa2ac37d6b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44020d31623bb3926810aa2ac37d6b1f">USB_EP6R_EP_TYPE_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; USB_EP6R_EP_TYPE_Pos)</td></tr>
<tr class="separator:ga44020d31623bb3926810aa2ac37d6b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc35bae0f78d09d0a97875dc8403cdbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc35bae0f78d09d0a97875dc8403cdbe">USB_EP6R_SETUP_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gacc35bae0f78d09d0a97875dc8403cdbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50f87975b927ef8b361a8a17e3141146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50f87975b927ef8b361a8a17e3141146">USB_EP6R_SETUP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP6R_SETUP_Pos)</td></tr>
<tr class="separator:ga50f87975b927ef8b361a8a17e3141146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa457c6b4828efcdd0776701d5674b18a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa457c6b4828efcdd0776701d5674b18a">USB_EP6R_SETUP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50f87975b927ef8b361a8a17e3141146">USB_EP6R_SETUP_Msk</a></td></tr>
<tr class="separator:gaa457c6b4828efcdd0776701d5674b18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd1cacd2c3bff2566690cd39a7030a30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd1cacd2c3bff2566690cd39a7030a30">USB_EP6R_STAT_RX_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gacd1cacd2c3bff2566690cd39a7030a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b10885ba8e62364e79c334f0c518be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b10885ba8e62364e79c334f0c518be">USB_EP6R_STAT_RX_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EP6R_STAT_RX_Pos)</td></tr>
<tr class="separator:gaa5b10885ba8e62364e79c334f0c518be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga716323a13ae3dcf191477adaf541c543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga716323a13ae3dcf191477adaf541c543">USB_EP6R_STAT_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b10885ba8e62364e79c334f0c518be">USB_EP6R_STAT_RX_Msk</a></td></tr>
<tr class="separator:ga716323a13ae3dcf191477adaf541c543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga892f49ced775693aaef2a4a1dc587356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga892f49ced775693aaef2a4a1dc587356">USB_EP6R_STAT_RX_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP6R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga892f49ced775693aaef2a4a1dc587356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c92886f22d28a575c5af29c8cfd0333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c92886f22d28a575c5af29c8cfd0333">USB_EP6R_STAT_RX_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; USB_EP6R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga8c92886f22d28a575c5af29c8cfd0333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb8dc1dddbf40c2befc7e9baca4fa582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb8dc1dddbf40c2befc7e9baca4fa582">USB_EP6R_DTOG_RX_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gabb8dc1dddbf40c2befc7e9baca4fa582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f57a3aa7d8d4c6e3379cf2c3c884afa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f57a3aa7d8d4c6e3379cf2c3c884afa">USB_EP6R_DTOG_RX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP6R_DTOG_RX_Pos)</td></tr>
<tr class="separator:ga7f57a3aa7d8d4c6e3379cf2c3c884afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f5529ee2b7f146c5fe8f1211c6d654a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f5529ee2b7f146c5fe8f1211c6d654a">USB_EP6R_DTOG_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f57a3aa7d8d4c6e3379cf2c3c884afa">USB_EP6R_DTOG_RX_Msk</a></td></tr>
<tr class="separator:ga4f5529ee2b7f146c5fe8f1211c6d654a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeff05fc8719d25cc118418bcc249d9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabeff05fc8719d25cc118418bcc249d9f">USB_EP6R_CTR_RX_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gabeff05fc8719d25cc118418bcc249d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad70022817074d7c94e6857913dbd22da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad70022817074d7c94e6857913dbd22da">USB_EP6R_CTR_RX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP6R_CTR_RX_Pos)</td></tr>
<tr class="separator:gad70022817074d7c94e6857913dbd22da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac33fef6492f76bfd9226e50690c2aeb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac33fef6492f76bfd9226e50690c2aeb9">USB_EP6R_CTR_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad70022817074d7c94e6857913dbd22da">USB_EP6R_CTR_RX_Msk</a></td></tr>
<tr class="separator:gac33fef6492f76bfd9226e50690c2aeb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73977056866953067b2fe8d6739b735d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73977056866953067b2fe8d6739b735d">USB_EP7R_EA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga73977056866953067b2fe8d6739b735d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa820915a069ec788b906acb05a9aec09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa820915a069ec788b906acb05a9aec09">USB_EP7R_EA_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; USB_EP7R_EA_Pos)</td></tr>
<tr class="separator:gaa820915a069ec788b906acb05a9aec09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d3552066cff58ccb5d14e6544376bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d3552066cff58ccb5d14e6544376bf2">USB_EP7R_EA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa820915a069ec788b906acb05a9aec09">USB_EP7R_EA_Msk</a></td></tr>
<tr class="separator:ga7d3552066cff58ccb5d14e6544376bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c0f82003caa2249f90acc88bb32b1de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c0f82003caa2249f90acc88bb32b1de">USB_EP7R_STAT_TX_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga8c0f82003caa2249f90acc88bb32b1de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5294f5dabc3d76c76332dc80b8ba9f40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5294f5dabc3d76c76332dc80b8ba9f40">USB_EP7R_STAT_TX_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EP7R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga5294f5dabc3d76c76332dc80b8ba9f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa54931d69b103edd1645da14aa95cd2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa54931d69b103edd1645da14aa95cd2f">USB_EP7R_STAT_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5294f5dabc3d76c76332dc80b8ba9f40">USB_EP7R_STAT_TX_Msk</a></td></tr>
<tr class="separator:gaa54931d69b103edd1645da14aa95cd2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82501bdb4d24970c55d1665419f0fd08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82501bdb4d24970c55d1665419f0fd08">USB_EP7R_STAT_TX_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP7R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga82501bdb4d24970c55d1665419f0fd08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52da5e2f3fe1ef908d1cab542453e439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52da5e2f3fe1ef908d1cab542453e439">USB_EP7R_STAT_TX_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; USB_EP7R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga52da5e2f3fe1ef908d1cab542453e439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60f19b57ba4a9fce8b0c4e790438eb31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60f19b57ba4a9fce8b0c4e790438eb31">USB_EP7R_DTOG_TX_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga60f19b57ba4a9fce8b0c4e790438eb31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d941e8f8d8e2f35b19a5df529cdc92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83d941e8f8d8e2f35b19a5df529cdc92">USB_EP7R_DTOG_TX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP7R_DTOG_TX_Pos)</td></tr>
<tr class="separator:ga83d941e8f8d8e2f35b19a5df529cdc92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6314cddfd8f778397052c4cfb7a564e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6314cddfd8f778397052c4cfb7a564e">USB_EP7R_DTOG_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83d941e8f8d8e2f35b19a5df529cdc92">USB_EP7R_DTOG_TX_Msk</a></td></tr>
<tr class="separator:gaf6314cddfd8f778397052c4cfb7a564e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3cf27711933437701cfbbcdf5ef0a43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3cf27711933437701cfbbcdf5ef0a43">USB_EP7R_CTR_TX_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gad3cf27711933437701cfbbcdf5ef0a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c65c691811f05e6e0dd62e1dcd834ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c65c691811f05e6e0dd62e1dcd834ae">USB_EP7R_CTR_TX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP7R_CTR_TX_Pos)</td></tr>
<tr class="separator:ga7c65c691811f05e6e0dd62e1dcd834ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c66ffcbfaa2ef979d04c608f16d61b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c66ffcbfaa2ef979d04c608f16d61b1">USB_EP7R_CTR_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c65c691811f05e6e0dd62e1dcd834ae">USB_EP7R_CTR_TX_Msk</a></td></tr>
<tr class="separator:ga2c66ffcbfaa2ef979d04c608f16d61b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c75e56beda0fdf20eaa1af6a624091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54c75e56beda0fdf20eaa1af6a624091">USB_EP7R_EP_KIND_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga54c75e56beda0fdf20eaa1af6a624091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabffb225e2c289b9e8f48236173e2e4ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabffb225e2c289b9e8f48236173e2e4ae">USB_EP7R_EP_KIND_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP7R_EP_KIND_Pos)</td></tr>
<tr class="separator:gabffb225e2c289b9e8f48236173e2e4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f45620f93bc35cdc97f49c2296c4c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f45620f93bc35cdc97f49c2296c4c5a">USB_EP7R_EP_KIND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabffb225e2c289b9e8f48236173e2e4ae">USB_EP7R_EP_KIND_Msk</a></td></tr>
<tr class="separator:ga4f45620f93bc35cdc97f49c2296c4c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f5289fd4acf8bb00aa3601aebbc7cee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f5289fd4acf8bb00aa3601aebbc7cee">USB_EP7R_EP_TYPE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga0f5289fd4acf8bb00aa3601aebbc7cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1f0674abbfa687f9952bc9ef29b93ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1f0674abbfa687f9952bc9ef29b93ae">USB_EP7R_EP_TYPE_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EP7R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gaa1f0674abbfa687f9952bc9ef29b93ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8008f19cb9807a33e251ede8634bba92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8008f19cb9807a33e251ede8634bba92">USB_EP7R_EP_TYPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1f0674abbfa687f9952bc9ef29b93ae">USB_EP7R_EP_TYPE_Msk</a></td></tr>
<tr class="separator:ga8008f19cb9807a33e251ede8634bba92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad35be686df9d41fe31b97dcbbb4121ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad35be686df9d41fe31b97dcbbb4121ac">USB_EP7R_EP_TYPE_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP7R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gad35be686df9d41fe31b97dcbbb4121ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa71ac160279048c68a8fa9dc9418b68f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa71ac160279048c68a8fa9dc9418b68f">USB_EP7R_EP_TYPE_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; USB_EP7R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gaa71ac160279048c68a8fa9dc9418b68f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafccd9c917a1f269f9391624499ada59c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafccd9c917a1f269f9391624499ada59c">USB_EP7R_SETUP_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gafccd9c917a1f269f9391624499ada59c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6616333f169bc606e4cfb49fdb9317d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6616333f169bc606e4cfb49fdb9317d5">USB_EP7R_SETUP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP7R_SETUP_Pos)</td></tr>
<tr class="separator:ga6616333f169bc606e4cfb49fdb9317d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6542407d1b4fc193be57fef798f5b40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6542407d1b4fc193be57fef798f5b40">USB_EP7R_SETUP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6616333f169bc606e4cfb49fdb9317d5">USB_EP7R_SETUP_Msk</a></td></tr>
<tr class="separator:gab6542407d1b4fc193be57fef798f5b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea72bab4d4865fa2e8af80d996c1dd17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea72bab4d4865fa2e8af80d996c1dd17">USB_EP7R_STAT_RX_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaea72bab4d4865fa2e8af80d996c1dd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bf9468edd02d8cb751751ae8fc0594b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bf9468edd02d8cb751751ae8fc0594b">USB_EP7R_STAT_RX_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_EP7R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga5bf9468edd02d8cb751751ae8fc0594b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a6297f8f4d92d046da5f5ed0b7df8bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a6297f8f4d92d046da5f5ed0b7df8bf">USB_EP7R_STAT_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bf9468edd02d8cb751751ae8fc0594b">USB_EP7R_STAT_RX_Msk</a></td></tr>
<tr class="separator:ga1a6297f8f4d92d046da5f5ed0b7df8bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1c69e0a08464ae204eeda0d32a0e5cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1c69e0a08464ae204eeda0d32a0e5cf">USB_EP7R_STAT_RX_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP7R_STAT_RX_Pos)</td></tr>
<tr class="separator:gab1c69e0a08464ae204eeda0d32a0e5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28a0b7a215abd309bd235b94e7105d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28a0b7a215abd309bd235b94e7105d0e">USB_EP7R_STAT_RX_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; USB_EP7R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga28a0b7a215abd309bd235b94e7105d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb32c1262731c693524b4c26a285dbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeb32c1262731c693524b4c26a285dbf">USB_EP7R_DTOG_RX_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaaeb32c1262731c693524b4c26a285dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b8ba792f37284aec0434c34979a4bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b8ba792f37284aec0434c34979a4bf2">USB_EP7R_DTOG_RX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP7R_DTOG_RX_Pos)</td></tr>
<tr class="separator:ga1b8ba792f37284aec0434c34979a4bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3cf359b15d3ae41c1687b8adc92bd4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3cf359b15d3ae41c1687b8adc92bd4b">USB_EP7R_DTOG_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b8ba792f37284aec0434c34979a4bf2">USB_EP7R_DTOG_RX_Msk</a></td></tr>
<tr class="separator:gaf3cf359b15d3ae41c1687b8adc92bd4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a38661c3d59e1e97d8e453fac00f6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38a38661c3d59e1e97d8e453fac00f6b">USB_EP7R_CTR_RX_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga38a38661c3d59e1e97d8e453fac00f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8184ec0571ebca6d5d5b498be738961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8184ec0571ebca6d5d5b498be738961">USB_EP7R_CTR_RX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_EP7R_CTR_RX_Pos)</td></tr>
<tr class="separator:gaa8184ec0571ebca6d5d5b498be738961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57462394edc3a3da2f06671ec5532500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57462394edc3a3da2f06671ec5532500">USB_EP7R_CTR_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8184ec0571ebca6d5d5b498be738961">USB_EP7R_CTR_RX_Msk</a></td></tr>
<tr class="separator:ga57462394edc3a3da2f06671ec5532500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cc349ce7f05e6b3f5b145f6028a94c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cc349ce7f05e6b3f5b145f6028a94c2">USB_CNTR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x00000040U)</td></tr>
<tr class="separator:ga7cc349ce7f05e6b3f5b145f6028a94c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769561ae9ae56710f5162bd0b3a9dae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769561ae9ae56710f5162bd0b3a9dae2">USB_ISTR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x00000044U)</td></tr>
<tr class="separator:ga769561ae9ae56710f5162bd0b3a9dae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga623fdc71ce1b8664ad4aaab3c39da1b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga623fdc71ce1b8664ad4aaab3c39da1b1">USB_FNR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x00000048U)</td></tr>
<tr class="separator:ga623fdc71ce1b8664ad4aaab3c39da1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6448f82d8b7f71fd9b43943cb3795a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6448f82d8b7f71fd9b43943cb3795a62">USB_DADDR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x0000004CU)</td></tr>
<tr class="separator:ga6448f82d8b7f71fd9b43943cb3795a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45443e042bfc52776584a88f504331be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45443e042bfc52776584a88f504331be">USB_BTABLE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x00000050U)</td></tr>
<tr class="separator:ga45443e042bfc52776584a88f504331be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a7b4044fd60834a14db54340e319bdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a7b4044fd60834a14db54340e319bdf">USB_CNTR_FRES_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4a7b4044fd60834a14db54340e319bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ebff7a3e60df8d9f7c893a55be46ece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ebff7a3e60df8d9f7c893a55be46ece">USB_CNTR_FRES_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_CNTR_FRES_Pos)</td></tr>
<tr class="separator:ga1ebff7a3e60df8d9f7c893a55be46ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36c68275445560edf0ccb7aa76bc769f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36c68275445560edf0ccb7aa76bc769f">USB_CNTR_FRES</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ebff7a3e60df8d9f7c893a55be46ece">USB_CNTR_FRES_Msk</a></td></tr>
<tr class="separator:ga36c68275445560edf0ccb7aa76bc769f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db18c7e10227c77133032832480c584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5db18c7e10227c77133032832480c584">USB_CNTR_PDWN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga5db18c7e10227c77133032832480c584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec9e45c309fd383641e6f7bf1b41e962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec9e45c309fd383641e6f7bf1b41e962">USB_CNTR_PDWN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_CNTR_PDWN_Pos)</td></tr>
<tr class="separator:gaec9e45c309fd383641e6f7bf1b41e962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2829af32a785e947b469b2bb0702ac8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2829af32a785e947b469b2bb0702ac8d">USB_CNTR_PDWN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec9e45c309fd383641e6f7bf1b41e962">USB_CNTR_PDWN_Msk</a></td></tr>
<tr class="separator:ga2829af32a785e947b469b2bb0702ac8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c95353f9f8e559dc6badb3283856859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c95353f9f8e559dc6badb3283856859">USB_CNTR_LPMODE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga6c95353f9f8e559dc6badb3283856859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab08e2c4d324378963fe39fbe6b540291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab08e2c4d324378963fe39fbe6b540291">USB_CNTR_LPMODE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_CNTR_LPMODE_Pos)</td></tr>
<tr class="separator:gab08e2c4d324378963fe39fbe6b540291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25da382cac21d0c8e552bf2eb8b6777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa25da382cac21d0c8e552bf2eb8b6777">USB_CNTR_LPMODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab08e2c4d324378963fe39fbe6b540291">USB_CNTR_LPMODE_Msk</a></td></tr>
<tr class="separator:gaa25da382cac21d0c8e552bf2eb8b6777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa09ece89449490b89e4625195e869e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa09ece89449490b89e4625195e869e0b">USB_CNTR_FSUSP_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaa09ece89449490b89e4625195e869e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04676ba76c4d2d7e95670f4c77d564d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04676ba76c4d2d7e95670f4c77d564d4">USB_CNTR_FSUSP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_CNTR_FSUSP_Pos)</td></tr>
<tr class="separator:ga04676ba76c4d2d7e95670f4c77d564d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec679add6d4151c3b39e43a33e05466a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec679add6d4151c3b39e43a33e05466a">USB_CNTR_FSUSP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04676ba76c4d2d7e95670f4c77d564d4">USB_CNTR_FSUSP_Msk</a></td></tr>
<tr class="separator:gaec679add6d4151c3b39e43a33e05466a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf52d68dfd463d86aebdd13a9823a5c67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf52d68dfd463d86aebdd13a9823a5c67">USB_CNTR_RESUME_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf52d68dfd463d86aebdd13a9823a5c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7f627232ffe86ff701849c8ac503090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7f627232ffe86ff701849c8ac503090">USB_CNTR_RESUME_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_CNTR_RESUME_Pos)</td></tr>
<tr class="separator:gab7f627232ffe86ff701849c8ac503090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dfc6611f4a04fd70dbe993d81d421e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dfc6611f4a04fd70dbe993d81d421e3">USB_CNTR_RESUME</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab7f627232ffe86ff701849c8ac503090">USB_CNTR_RESUME_Msk</a></td></tr>
<tr class="separator:ga4dfc6611f4a04fd70dbe993d81d421e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad65a10a20dc85e908b31939d47a3f948"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad65a10a20dc85e908b31939d47a3f948">USB_CNTR_ESOFM_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad65a10a20dc85e908b31939d47a3f948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd7beeec89742035434cf798da2b3c6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd7beeec89742035434cf798da2b3c6f">USB_CNTR_ESOFM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_CNTR_ESOFM_Pos)</td></tr>
<tr class="separator:gadd7beeec89742035434cf798da2b3c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71fe7bddc1d39bf24e1bca420210f31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71fe7bddc1d39bf24e1bca420210f31c">USB_CNTR_ESOFM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd7beeec89742035434cf798da2b3c6f">USB_CNTR_ESOFM_Msk</a></td></tr>
<tr class="separator:ga71fe7bddc1d39bf24e1bca420210f31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2ca44528d329acdb1672033c036bd77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2ca44528d329acdb1672033c036bd77">USB_CNTR_SOFM_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gab2ca44528d329acdb1672033c036bd77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3017d45a3ae9de7488932d7a25d6740e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3017d45a3ae9de7488932d7a25d6740e">USB_CNTR_SOFM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_CNTR_SOFM_Pos)</td></tr>
<tr class="separator:ga3017d45a3ae9de7488932d7a25d6740e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae21d26a7822bae0b6cc512782a75d44e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae21d26a7822bae0b6cc512782a75d44e">USB_CNTR_SOFM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3017d45a3ae9de7488932d7a25d6740e">USB_CNTR_SOFM_Msk</a></td></tr>
<tr class="separator:gae21d26a7822bae0b6cc512782a75d44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga969c33c4b5858c2d3a45d67ebec37814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga969c33c4b5858c2d3a45d67ebec37814">USB_CNTR_RESETM_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga969c33c4b5858c2d3a45d67ebec37814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga389154ae5b4b5bba2a62f2d4825f3bae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga389154ae5b4b5bba2a62f2d4825f3bae">USB_CNTR_RESETM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_CNTR_RESETM_Pos)</td></tr>
<tr class="separator:ga389154ae5b4b5bba2a62f2d4825f3bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4542414ab68ac0a722f9f3853b5c7a84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4542414ab68ac0a722f9f3853b5c7a84">USB_CNTR_RESETM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga389154ae5b4b5bba2a62f2d4825f3bae">USB_CNTR_RESETM_Msk</a></td></tr>
<tr class="separator:ga4542414ab68ac0a722f9f3853b5c7a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga031578d8067fd0ed7c79a2828b3c88ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga031578d8067fd0ed7c79a2828b3c88ad">USB_CNTR_SUSPM_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga031578d8067fd0ed7c79a2828b3c88ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cc96d8f3c452067ba0a34c6c0f47cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cc96d8f3c452067ba0a34c6c0f47cac">USB_CNTR_SUSPM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_CNTR_SUSPM_Pos)</td></tr>
<tr class="separator:ga9cc96d8f3c452067ba0a34c6c0f47cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ae46eb0e83618bc7267543b7e6beaea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae46eb0e83618bc7267543b7e6beaea">USB_CNTR_SUSPM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cc96d8f3c452067ba0a34c6c0f47cac">USB_CNTR_SUSPM_Msk</a></td></tr>
<tr class="separator:ga0ae46eb0e83618bc7267543b7e6beaea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad34110ed25b22a6cb3ee2510043db78b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad34110ed25b22a6cb3ee2510043db78b">USB_CNTR_WKUPM_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gad34110ed25b22a6cb3ee2510043db78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c962bf051824785892d988a53856b35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c962bf051824785892d988a53856b35">USB_CNTR_WKUPM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_CNTR_WKUPM_Pos)</td></tr>
<tr class="separator:ga6c962bf051824785892d988a53856b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa88ca8d955846272e2541b8e13f29343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa88ca8d955846272e2541b8e13f29343">USB_CNTR_WKUPM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c962bf051824785892d988a53856b35">USB_CNTR_WKUPM_Msk</a></td></tr>
<tr class="separator:gaa88ca8d955846272e2541b8e13f29343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3de30047637a01f72e9976dd132c352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3de30047637a01f72e9976dd132c352">USB_CNTR_ERRM_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gac3de30047637a01f72e9976dd132c352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf034e5240c074d79ff451f1de4df3399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf034e5240c074d79ff451f1de4df3399">USB_CNTR_ERRM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_CNTR_ERRM_Pos)</td></tr>
<tr class="separator:gaf034e5240c074d79ff451f1de4df3399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5f7187f084256a9445a3cac84b11cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f7187f084256a9445a3cac84b11cb5">USB_CNTR_ERRM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf034e5240c074d79ff451f1de4df3399">USB_CNTR_ERRM_Msk</a></td></tr>
<tr class="separator:gaa5f7187f084256a9445a3cac84b11cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8d500b50ac27d94deb7b787f1a3d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c8d500b50ac27d94deb7b787f1a3d5d">USB_CNTR_PMAOVRM_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga1c8d500b50ac27d94deb7b787f1a3d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c54f744bffbe1057061604ac2ea66d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c54f744bffbe1057061604ac2ea66d9">USB_CNTR_PMAOVRM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_CNTR_PMAOVRM_Pos)</td></tr>
<tr class="separator:ga3c54f744bffbe1057061604ac2ea66d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2a125a2e5bc4362faa7be62f6dafc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2a125a2e5bc4362faa7be62f6dafc6">USB_CNTR_PMAOVRM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c54f744bffbe1057061604ac2ea66d9">USB_CNTR_PMAOVRM_Msk</a></td></tr>
<tr class="separator:gaaf2a125a2e5bc4362faa7be62f6dafc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43c48470523384f16d4babf9cf2673e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43c48470523384f16d4babf9cf2673e6">USB_CNTR_CTRM_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga43c48470523384f16d4babf9cf2673e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ccccc402b658d5e47a7b8790c1caeb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ccccc402b658d5e47a7b8790c1caeb6">USB_CNTR_CTRM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_CNTR_CTRM_Pos)</td></tr>
<tr class="separator:ga2ccccc402b658d5e47a7b8790c1caeb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf00ba2990a5f24fb0e05802d82f24abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf00ba2990a5f24fb0e05802d82f24abc">USB_CNTR_CTRM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ccccc402b658d5e47a7b8790c1caeb6">USB_CNTR_CTRM_Msk</a></td></tr>
<tr class="separator:gaf00ba2990a5f24fb0e05802d82f24abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63ea61525b8b0dae8bfa82a01ad11353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63ea61525b8b0dae8bfa82a01ad11353">USB_ISTR_EP_ID_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga63ea61525b8b0dae8bfa82a01ad11353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab452db7f0dec62553a248f4b9dbdb0d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab452db7f0dec62553a248f4b9dbdb0d9">USB_ISTR_EP_ID_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; USB_ISTR_EP_ID_Pos)</td></tr>
<tr class="separator:gab452db7f0dec62553a248f4b9dbdb0d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aaa1c2bc97b02f8eac69a9a565ad73f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7aaa1c2bc97b02f8eac69a9a565ad73f">USB_ISTR_EP_ID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab452db7f0dec62553a248f4b9dbdb0d9">USB_ISTR_EP_ID_Msk</a></td></tr>
<tr class="separator:ga7aaa1c2bc97b02f8eac69a9a565ad73f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a94edfee2b0830d15dee4b115acb093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a94edfee2b0830d15dee4b115acb093">USB_ISTR_DIR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga7a94edfee2b0830d15dee4b115acb093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93ca676381b09e94f28032360ae6044b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93ca676381b09e94f28032360ae6044b">USB_ISTR_DIR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_ISTR_DIR_Pos)</td></tr>
<tr class="separator:ga93ca676381b09e94f28032360ae6044b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c3cbe7072f6821b808037365962a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81c3cbe7072f6821b808037365962a93">USB_ISTR_DIR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93ca676381b09e94f28032360ae6044b">USB_ISTR_DIR_Msk</a></td></tr>
<tr class="separator:ga81c3cbe7072f6821b808037365962a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6ad1f39ed50b1d6fa5797288e38cd14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6ad1f39ed50b1d6fa5797288e38cd14">USB_ISTR_ESOF_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gab6ad1f39ed50b1d6fa5797288e38cd14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae33f17e5fc1d13de7d7a6cbeb6849d08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae33f17e5fc1d13de7d7a6cbeb6849d08">USB_ISTR_ESOF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_ISTR_ESOF_Pos)</td></tr>
<tr class="separator:gae33f17e5fc1d13de7d7a6cbeb6849d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b163b7bdc25b4f0671ec2c79cf10c88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88">USB_ISTR_ESOF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae33f17e5fc1d13de7d7a6cbeb6849d08">USB_ISTR_ESOF_Msk</a></td></tr>
<tr class="separator:ga7b163b7bdc25b4f0671ec2c79cf10c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga286f991f8619dec1477dea6d8cf2fa16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga286f991f8619dec1477dea6d8cf2fa16">USB_ISTR_SOF_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga286f991f8619dec1477dea6d8cf2fa16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b526515db1e9fb33fbfb5ab2972288a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b526515db1e9fb33fbfb5ab2972288a">USB_ISTR_SOF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_ISTR_SOF_Pos)</td></tr>
<tr class="separator:ga1b526515db1e9fb33fbfb5ab2972288a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91395f98d9e70d3addcfa2aaca531529"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91395f98d9e70d3addcfa2aaca531529">USB_ISTR_SOF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b526515db1e9fb33fbfb5ab2972288a">USB_ISTR_SOF_Msk</a></td></tr>
<tr class="separator:ga91395f98d9e70d3addcfa2aaca531529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad542fec4e32a18c80b6c0de331fbae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad542fec4e32a18c80b6c0de331fbae9">USB_ISTR_RESET_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaad542fec4e32a18c80b6c0de331fbae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6af55f037e43577003f862acc79f401b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6af55f037e43577003f862acc79f401b">USB_ISTR_RESET_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_ISTR_RESET_Pos)</td></tr>
<tr class="separator:ga6af55f037e43577003f862acc79f401b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga937fa6afcc3a8fa3b3597ac81b39216b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b">USB_ISTR_RESET</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6af55f037e43577003f862acc79f401b">USB_ISTR_RESET_Msk</a></td></tr>
<tr class="separator:ga937fa6afcc3a8fa3b3597ac81b39216b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa23ae6144e577aba953b4a9d2251476"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa23ae6144e577aba953b4a9d2251476">USB_ISTR_SUSP_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gafa23ae6144e577aba953b4a9d2251476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f625d7d784c2754a5603331248209f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f625d7d784c2754a5603331248209f">USB_ISTR_SUSP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_ISTR_SUSP_Pos)</td></tr>
<tr class="separator:ga91f625d7d784c2754a5603331248209f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4853d529d9326e3d24ef5fd2861b7d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1">USB_ISTR_SUSP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91f625d7d784c2754a5603331248209f">USB_ISTR_SUSP_Msk</a></td></tr>
<tr class="separator:gaa4853d529d9326e3d24ef5fd2861b7d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa44beba72741d67a995bc318b702f968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa44beba72741d67a995bc318b702f968">USB_ISTR_WKUP_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa44beba72741d67a995bc318b702f968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4052f8ad7cc0257f2ba0b513ca6e4e9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4052f8ad7cc0257f2ba0b513ca6e4e9d">USB_ISTR_WKUP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_ISTR_WKUP_Pos)</td></tr>
<tr class="separator:ga4052f8ad7cc0257f2ba0b513ca6e4e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e13c7c106d028a20a8af0244f66532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84e13c7c106d028a20a8af0244f66532">USB_ISTR_WKUP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4052f8ad7cc0257f2ba0b513ca6e4e9d">USB_ISTR_WKUP_Msk</a></td></tr>
<tr class="separator:ga84e13c7c106d028a20a8af0244f66532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd690fa6fb90db897add55a24d3dc907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd690fa6fb90db897add55a24d3dc907">USB_ISTR_ERR_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gadd690fa6fb90db897add55a24d3dc907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a9bf30e71643d9168490a27c7cf1461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a9bf30e71643d9168490a27c7cf1461">USB_ISTR_ERR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_ISTR_ERR_Pos)</td></tr>
<tr class="separator:ga2a9bf30e71643d9168490a27c7cf1461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50875e0075a050305a676eadcf6a5c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50875e0075a050305a676eadcf6a5c3a">USB_ISTR_ERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a9bf30e71643d9168490a27c7cf1461">USB_ISTR_ERR_Msk</a></td></tr>
<tr class="separator:ga50875e0075a050305a676eadcf6a5c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c487263722cf42f836e2c4d9d3d40e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3c487263722cf42f836e2c4d9d3d40e">USB_ISTR_PMAOVR_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gae3c487263722cf42f836e2c4d9d3d40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d321de9f200f1b73032d24a0c001c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42d321de9f200f1b73032d24a0c001c8">USB_ISTR_PMAOVR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_ISTR_PMAOVR_Pos)</td></tr>
<tr class="separator:ga42d321de9f200f1b73032d24a0c001c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4581fce2e7008ea4be136cdfc3936e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4581fce2e7008ea4be136cdfc3936e0">USB_ISTR_PMAOVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42d321de9f200f1b73032d24a0c001c8">USB_ISTR_PMAOVR_Msk</a></td></tr>
<tr class="separator:gaa4581fce2e7008ea4be136cdfc3936e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c0bce36a449f10f9942aaf4aaa4f1ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c0bce36a449f10f9942aaf4aaa4f1ac">USB_ISTR_CTR_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga8c0bce36a449f10f9942aaf4aaa4f1ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63b06671927d47c05d92142d8b7008f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa63b06671927d47c05d92142d8b7008f">USB_ISTR_CTR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_ISTR_CTR_Pos)</td></tr>
<tr class="separator:gaa63b06671927d47c05d92142d8b7008f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f60ffd5846c9e50d93ae095290c575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f60ffd5846c9e50d93ae095290c575">USB_ISTR_CTR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa63b06671927d47c05d92142d8b7008f">USB_ISTR_CTR_Msk</a></td></tr>
<tr class="separator:gaf7f60ffd5846c9e50d93ae095290c575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga483446b1b8554ab6f52952e9675bafd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga483446b1b8554ab6f52952e9675bafd5">USB_CLR_CTR</a>&#160;&#160;&#160;(~<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f60ffd5846c9e50d93ae095290c575">USB_ISTR_CTR</a>)</td></tr>
<tr class="separator:ga483446b1b8554ab6f52952e9675bafd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab467a9a8c33c496d8bb1bdad47160d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab467a9a8c33c496d8bb1bdad47160d63">USB_CLR_PMAOVRM</a>&#160;&#160;&#160;(~<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4581fce2e7008ea4be136cdfc3936e0">USB_ISTR_PMAOVR</a>)</td></tr>
<tr class="separator:gab467a9a8c33c496d8bb1bdad47160d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102c85c08687565b646120709c4aba00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga102c85c08687565b646120709c4aba00">USB_CLR_ERR</a>&#160;&#160;&#160;(~<a class="el" href="group___peripheral___registers___bits___definition.html#ga50875e0075a050305a676eadcf6a5c3a">USB_ISTR_ERR</a>)</td></tr>
<tr class="separator:ga102c85c08687565b646120709c4aba00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97df00f9f0b994a4f4c93c2c125c37cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97df00f9f0b994a4f4c93c2c125c37cd">USB_CLR_WKUP</a>&#160;&#160;&#160;(~<a class="el" href="group___peripheral___registers___bits___definition.html#ga84e13c7c106d028a20a8af0244f66532">USB_ISTR_WKUP</a>)</td></tr>
<tr class="separator:ga97df00f9f0b994a4f4c93c2c125c37cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7985dec6c1f9cca1d033e2e17cafa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f7985dec6c1f9cca1d033e2e17cafa1">USB_CLR_SUSP</a>&#160;&#160;&#160;(~<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1">USB_ISTR_SUSP</a>)</td></tr>
<tr class="separator:ga3f7985dec6c1f9cca1d033e2e17cafa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2770b092707b0ca34af9a7e13f966d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2770b092707b0ca34af9a7e13f966d90">USB_CLR_RESET</a>&#160;&#160;&#160;(~<a class="el" href="group___peripheral___registers___bits___definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b">USB_ISTR_RESET</a>)</td></tr>
<tr class="separator:ga2770b092707b0ca34af9a7e13f966d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga916c28ed7a77bb3916b6f1ae6a7f464d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga916c28ed7a77bb3916b6f1ae6a7f464d">USB_CLR_SOF</a>&#160;&#160;&#160;(~<a class="el" href="group___peripheral___registers___bits___definition.html#ga91395f98d9e70d3addcfa2aaca531529">USB_ISTR_SOF</a>)</td></tr>
<tr class="separator:ga916c28ed7a77bb3916b6f1ae6a7f464d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4190548352ae71b0f50cd63545d7b79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4190548352ae71b0f50cd63545d7b79">USB_CLR_ESOF</a>&#160;&#160;&#160;(~<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88">USB_ISTR_ESOF</a>)</td></tr>
<tr class="separator:gad4190548352ae71b0f50cd63545d7b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e70adf06442b061a07a4a38ff52a953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e70adf06442b061a07a4a38ff52a953">USB_FNR_FN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9e70adf06442b061a07a4a38ff52a953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8bc71a74e75a45947d5af191edbaa6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8bc71a74e75a45947d5af191edbaa6d">USB_FNR_FN_Msk</a>&#160;&#160;&#160;(0x7FFU &lt;&lt; USB_FNR_FN_Pos)</td></tr>
<tr class="separator:gab8bc71a74e75a45947d5af191edbaa6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d3be7ef58e1f59a72987d64aa5659b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d3be7ef58e1f59a72987d64aa5659b7">USB_FNR_FN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8bc71a74e75a45947d5af191edbaa6d">USB_FNR_FN_Msk</a></td></tr>
<tr class="separator:ga5d3be7ef58e1f59a72987d64aa5659b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8657b0cb275722bc4731b298bb3d81d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8657b0cb275722bc4731b298bb3d81d1">USB_FNR_LSOF_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga8657b0cb275722bc4731b298bb3d81d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga516f8ab52f122807f5984d3bab6871f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga516f8ab52f122807f5984d3bab6871f5">USB_FNR_LSOF_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USB_FNR_LSOF_Pos)</td></tr>
<tr class="separator:ga516f8ab52f122807f5984d3bab6871f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea5d4b642e7fb5143bbc4e87c1bcf77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea5d4b642e7fb5143bbc4e87c1bcf77">USB_FNR_LSOF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga516f8ab52f122807f5984d3bab6871f5">USB_FNR_LSOF_Msk</a></td></tr>
<tr class="separator:ga2ea5d4b642e7fb5143bbc4e87c1bcf77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga854a4ed3ebb430c1a42e71b6235dbf68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga854a4ed3ebb430c1a42e71b6235dbf68">USB_FNR_LCK_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga854a4ed3ebb430c1a42e71b6235dbf68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d4d7d783ae9484f61c76f834bddcc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40d4d7d783ae9484f61c76f834bddcc0">USB_FNR_LCK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_FNR_LCK_Pos)</td></tr>
<tr class="separator:ga40d4d7d783ae9484f61c76f834bddcc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1a3b491dc96066d1123013fad4d2212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1a3b491dc96066d1123013fad4d2212">USB_FNR_LCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40d4d7d783ae9484f61c76f834bddcc0">USB_FNR_LCK_Msk</a></td></tr>
<tr class="separator:gaa1a3b491dc96066d1123013fad4d2212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f45ec0d215eee16b7d49d7b13a08582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f45ec0d215eee16b7d49d7b13a08582">USB_FNR_RXDM_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga1f45ec0d215eee16b7d49d7b13a08582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa612be471a264709a7a6503ede0ce2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa612be471a264709a7a6503ede0ce2e">USB_FNR_RXDM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_FNR_RXDM_Pos)</td></tr>
<tr class="separator:gafa612be471a264709a7a6503ede0ce2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga111fda8e4479562f1de1891f33e795e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga111fda8e4479562f1de1891f33e795e2">USB_FNR_RXDM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa612be471a264709a7a6503ede0ce2e">USB_FNR_RXDM_Msk</a></td></tr>
<tr class="separator:ga111fda8e4479562f1de1891f33e795e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b74dd7e5796b96354479ff487a64e47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b74dd7e5796b96354479ff487a64e47">USB_FNR_RXDP_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga4b74dd7e5796b96354479ff487a64e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga526811c0f067f81e759d7c13f7b7affb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga526811c0f067f81e759d7c13f7b7affb">USB_FNR_RXDP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_FNR_RXDP_Pos)</td></tr>
<tr class="separator:ga526811c0f067f81e759d7c13f7b7affb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5d46bbb39223fc1b5fda13cfa8f933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5d46bbb39223fc1b5fda13cfa8f933">USB_FNR_RXDP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga526811c0f067f81e759d7c13f7b7affb">USB_FNR_RXDP_Msk</a></td></tr>
<tr class="separator:gaac5d46bbb39223fc1b5fda13cfa8f933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c9a3e952abb17b9ef06f0e541999379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c9a3e952abb17b9ef06f0e541999379">USB_DADDR_ADD_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2c9a3e952abb17b9ef06f0e541999379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bdb74665184caec6cdb7bbdec683dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bdb74665184caec6cdb7bbdec683dc4">USB_DADDR_ADD_Msk</a>&#160;&#160;&#160;(0x7FU &lt;&lt; USB_DADDR_ADD_Pos)</td></tr>
<tr class="separator:ga1bdb74665184caec6cdb7bbdec683dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcd696a8caca19577208704a7e42052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabcd696a8caca19577208704a7e42052">USB_DADDR_ADD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bdb74665184caec6cdb7bbdec683dc4">USB_DADDR_ADD_Msk</a></td></tr>
<tr class="separator:gaabcd696a8caca19577208704a7e42052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga265edf0cd28bfd887ffd2cd48b938998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga265edf0cd28bfd887ffd2cd48b938998">USB_DADDR_ADD0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga265edf0cd28bfd887ffd2cd48b938998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aa3ce1775a8de76e3b72ae275eac3ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8aa3ce1775a8de76e3b72ae275eac3ad">USB_DADDR_ADD0_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_DADDR_ADD0_Pos)</td></tr>
<tr class="separator:ga8aa3ce1775a8de76e3b72ae275eac3ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce88073eb71108badb92a5c78f64ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ce88073eb71108badb92a5c78f64ef7">USB_DADDR_ADD0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8aa3ce1775a8de76e3b72ae275eac3ad">USB_DADDR_ADD0_Msk</a></td></tr>
<tr class="separator:ga1ce88073eb71108badb92a5c78f64ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65cbb9b97c5c1b9950cbccd36683707d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65cbb9b97c5c1b9950cbccd36683707d">USB_DADDR_ADD1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga65cbb9b97c5c1b9950cbccd36683707d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac9ee88f8401e46d0ce034201aff3323"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac9ee88f8401e46d0ce034201aff3323">USB_DADDR_ADD1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_DADDR_ADD1_Pos)</td></tr>
<tr class="separator:gaac9ee88f8401e46d0ce034201aff3323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77cba15bd7622f022c8ecf9c23996cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77cba15bd7622f022c8ecf9c23996cda">USB_DADDR_ADD1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac9ee88f8401e46d0ce034201aff3323">USB_DADDR_ADD1_Msk</a></td></tr>
<tr class="separator:ga77cba15bd7622f022c8ecf9c23996cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b5014a56b808d0972eb60556bc8592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59b5014a56b808d0972eb60556bc8592">USB_DADDR_ADD2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga59b5014a56b808d0972eb60556bc8592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d68df5d145b45a9771d7b6e2fec2a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0d68df5d145b45a9771d7b6e2fec2a9">USB_DADDR_ADD2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_DADDR_ADD2_Pos)</td></tr>
<tr class="separator:gac0d68df5d145b45a9771d7b6e2fec2a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13884e03fce0c07a3d69a55bf12134f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13884e03fce0c07a3d69a55bf12134f9">USB_DADDR_ADD2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0d68df5d145b45a9771d7b6e2fec2a9">USB_DADDR_ADD2_Msk</a></td></tr>
<tr class="separator:ga13884e03fce0c07a3d69a55bf12134f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7582ecd476caa80f66a8d8e192274c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7582ecd476caa80f66a8d8e192274c1">USB_DADDR_ADD3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac7582ecd476caa80f66a8d8e192274c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac37db774a54da25f251990e33f211da8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac37db774a54da25f251990e33f211da8">USB_DADDR_ADD3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_DADDR_ADD3_Pos)</td></tr>
<tr class="separator:gac37db774a54da25f251990e33f211da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac29a04a09ac0fab54a52b088baf23020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac29a04a09ac0fab54a52b088baf23020">USB_DADDR_ADD3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac37db774a54da25f251990e33f211da8">USB_DADDR_ADD3_Msk</a></td></tr>
<tr class="separator:gac29a04a09ac0fab54a52b088baf23020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71bfd6bde55bc5f6e8476767cb906c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71bfd6bde55bc5f6e8476767cb906c26">USB_DADDR_ADD4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga71bfd6bde55bc5f6e8476767cb906c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0394b7675b151bec783b35f3672ee05b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0394b7675b151bec783b35f3672ee05b">USB_DADDR_ADD4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_DADDR_ADD4_Pos)</td></tr>
<tr class="separator:ga0394b7675b151bec783b35f3672ee05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6215ffd761b5a28b9f43b872341d16b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6215ffd761b5a28b9f43b872341d16b6">USB_DADDR_ADD4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0394b7675b151bec783b35f3672ee05b">USB_DADDR_ADD4_Msk</a></td></tr>
<tr class="separator:ga6215ffd761b5a28b9f43b872341d16b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc65c9dd555a3641b104a2154602620a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc65c9dd555a3641b104a2154602620a">USB_DADDR_ADD5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gadc65c9dd555a3641b104a2154602620a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed3b82de8cedd7696e58d8622e1cdb98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed3b82de8cedd7696e58d8622e1cdb98">USB_DADDR_ADD5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_DADDR_ADD5_Pos)</td></tr>
<tr class="separator:gaed3b82de8cedd7696e58d8622e1cdb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cdad478022df6c623e3b30a730e299e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cdad478022df6c623e3b30a730e299e">USB_DADDR_ADD5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed3b82de8cedd7696e58d8622e1cdb98">USB_DADDR_ADD5_Msk</a></td></tr>
<tr class="separator:ga5cdad478022df6c623e3b30a730e299e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9eb0fffc2d7f6d142729f98dbe82efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9eb0fffc2d7f6d142729f98dbe82efe">USB_DADDR_ADD6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaf9eb0fffc2d7f6d142729f98dbe82efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73beadccb507134a44a87cb7cfb4c070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73beadccb507134a44a87cb7cfb4c070">USB_DADDR_ADD6_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_DADDR_ADD6_Pos)</td></tr>
<tr class="separator:ga73beadccb507134a44a87cb7cfb4c070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8dd96de36c30a85715f117b924d47c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade8dd96de36c30a85715f117b924d47c">USB_DADDR_ADD6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73beadccb507134a44a87cb7cfb4c070">USB_DADDR_ADD6_Msk</a></td></tr>
<tr class="separator:gade8dd96de36c30a85715f117b924d47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedfa966f9ce546fe6a3f75a9f6352634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedfa966f9ce546fe6a3f75a9f6352634">USB_DADDR_EF_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaedfa966f9ce546fe6a3f75a9f6352634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7217b51c2cb8268119e6f588f012775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7217b51c2cb8268119e6f588f012775">USB_DADDR_EF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_DADDR_EF_Pos)</td></tr>
<tr class="separator:gae7217b51c2cb8268119e6f588f012775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6ef86b3dba82f6bd83c6ae7d02645a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6ef86b3dba82f6bd83c6ae7d02645a">USB_DADDR_EF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7217b51c2cb8268119e6f588f012775">USB_DADDR_EF_Msk</a></td></tr>
<tr class="separator:gadf6ef86b3dba82f6bd83c6ae7d02645a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a41430486584a3880a8c3d69d8fb49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78a41430486584a3880a8c3d69d8fb49">USB_BTABLE_BTABLE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga78a41430486584a3880a8c3d69d8fb49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c08e0438db5a78821942a721d17f651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c08e0438db5a78821942a721d17f651">USB_BTABLE_BTABLE_Msk</a>&#160;&#160;&#160;(0x1FFFU &lt;&lt; USB_BTABLE_BTABLE_Pos)</td></tr>
<tr class="separator:ga0c08e0438db5a78821942a721d17f651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f0fc4eae4218739ae19da47d529829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36f0fc4eae4218739ae19da47d529829">USB_BTABLE_BTABLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c08e0438db5a78821942a721d17f651">USB_BTABLE_BTABLE_Msk</a></td></tr>
<tr class="separator:ga36f0fc4eae4218739ae19da47d529829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga949b94f634d77f91e8af78bf6f4fe778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga949b94f634d77f91e8af78bf6f4fe778">USB_ADDR0_TX_ADDR0_TX_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga949b94f634d77f91e8af78bf6f4fe778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cd2e0d353809b77f426afd0aa146c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cd2e0d353809b77f426afd0aa146c29">USB_ADDR0_TX_ADDR0_TX_Msk</a>&#160;&#160;&#160;(0x7FFFU &lt;&lt; USB_ADDR0_TX_ADDR0_TX_Pos)</td></tr>
<tr class="separator:ga1cd2e0d353809b77f426afd0aa146c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45ee53c334b9a5b7a76c6a67a8cb5b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45ee53c334b9a5b7a76c6a67a8cb5b9">USB_ADDR0_TX_ADDR0_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1cd2e0d353809b77f426afd0aa146c29">USB_ADDR0_TX_ADDR0_TX_Msk</a></td></tr>
<tr class="separator:gae45ee53c334b9a5b7a76c6a67a8cb5b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f151669ff2825eab37c8a6ba0497eae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f151669ff2825eab37c8a6ba0497eae">USB_ADDR1_TX_ADDR1_TX_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga8f151669ff2825eab37c8a6ba0497eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694099b1e846b60d7782971c19f92c49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga694099b1e846b60d7782971c19f92c49">USB_ADDR1_TX_ADDR1_TX_Msk</a>&#160;&#160;&#160;(0x7FFFU &lt;&lt; USB_ADDR1_TX_ADDR1_TX_Pos)</td></tr>
<tr class="separator:ga694099b1e846b60d7782971c19f92c49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a69f827b92180ac727ef2b71053ffe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a69f827b92180ac727ef2b71053ffe9">USB_ADDR1_TX_ADDR1_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga694099b1e846b60d7782971c19f92c49">USB_ADDR1_TX_ADDR1_TX_Msk</a></td></tr>
<tr class="separator:ga3a69f827b92180ac727ef2b71053ffe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd62ac8615ddcb32761040fdbf24db7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd62ac8615ddcb32761040fdbf24db7f">USB_ADDR2_TX_ADDR2_TX_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gafd62ac8615ddcb32761040fdbf24db7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d61334f02c8f8080bcb5e13fe915b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36d61334f02c8f8080bcb5e13fe915b1">USB_ADDR2_TX_ADDR2_TX_Msk</a>&#160;&#160;&#160;(0x7FFFU &lt;&lt; USB_ADDR2_TX_ADDR2_TX_Pos)</td></tr>
<tr class="separator:ga36d61334f02c8f8080bcb5e13fe915b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e5882d2f9c800f802d512460f64cc27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e5882d2f9c800f802d512460f64cc27">USB_ADDR2_TX_ADDR2_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36d61334f02c8f8080bcb5e13fe915b1">USB_ADDR2_TX_ADDR2_TX_Msk</a></td></tr>
<tr class="separator:ga3e5882d2f9c800f802d512460f64cc27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac00f5c798686f19e2e707e6c7f729532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac00f5c798686f19e2e707e6c7f729532">USB_ADDR3_TX_ADDR3_TX_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gac00f5c798686f19e2e707e6c7f729532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9811f5f2b00086183d5a23ec1431874f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9811f5f2b00086183d5a23ec1431874f">USB_ADDR3_TX_ADDR3_TX_Msk</a>&#160;&#160;&#160;(0x7FFFU &lt;&lt; USB_ADDR3_TX_ADDR3_TX_Pos)</td></tr>
<tr class="separator:ga9811f5f2b00086183d5a23ec1431874f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b688d42257abdcc81b89db80a2ff92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1b688d42257abdcc81b89db80a2ff92">USB_ADDR3_TX_ADDR3_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9811f5f2b00086183d5a23ec1431874f">USB_ADDR3_TX_ADDR3_TX_Msk</a></td></tr>
<tr class="separator:gab1b688d42257abdcc81b89db80a2ff92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3a41b25a5f17c79a00fc6f3e5cb53dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3a41b25a5f17c79a00fc6f3e5cb53dc">USB_ADDR4_TX_ADDR4_TX_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaa3a41b25a5f17c79a00fc6f3e5cb53dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc17522b679ca1acd78c009ecad493d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc17522b679ca1acd78c009ecad493d3">USB_ADDR4_TX_ADDR4_TX_Msk</a>&#160;&#160;&#160;(0x7FFFU &lt;&lt; USB_ADDR4_TX_ADDR4_TX_Pos)</td></tr>
<tr class="separator:gadc17522b679ca1acd78c009ecad493d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83f5b7d19cee8505299d4878ccc5575e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83f5b7d19cee8505299d4878ccc5575e">USB_ADDR4_TX_ADDR4_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc17522b679ca1acd78c009ecad493d3">USB_ADDR4_TX_ADDR4_TX_Msk</a></td></tr>
<tr class="separator:ga83f5b7d19cee8505299d4878ccc5575e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga007ae541d32db45f7d438caa583712da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga007ae541d32db45f7d438caa583712da">USB_ADDR5_TX_ADDR5_TX_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga007ae541d32db45f7d438caa583712da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82fdf6dabc27fd4e306869f5d3983dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82fdf6dabc27fd4e306869f5d3983dcc">USB_ADDR5_TX_ADDR5_TX_Msk</a>&#160;&#160;&#160;(0x7FFFU &lt;&lt; USB_ADDR5_TX_ADDR5_TX_Pos)</td></tr>
<tr class="separator:ga82fdf6dabc27fd4e306869f5d3983dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87638ae40365a8baf258baeccb812129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87638ae40365a8baf258baeccb812129">USB_ADDR5_TX_ADDR5_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82fdf6dabc27fd4e306869f5d3983dcc">USB_ADDR5_TX_ADDR5_TX_Msk</a></td></tr>
<tr class="separator:ga87638ae40365a8baf258baeccb812129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36b78bc3afe7c1ed910bed96e983898f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36b78bc3afe7c1ed910bed96e983898f">USB_ADDR6_TX_ADDR6_TX_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga36b78bc3afe7c1ed910bed96e983898f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe5c5e456905a74b32d583b0b99f08a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe5c5e456905a74b32d583b0b99f08a9">USB_ADDR6_TX_ADDR6_TX_Msk</a>&#160;&#160;&#160;(0x7FFFU &lt;&lt; USB_ADDR6_TX_ADDR6_TX_Pos)</td></tr>
<tr class="separator:gafe5c5e456905a74b32d583b0b99f08a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1083183ce6a94d63d89476d2578f17d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1083183ce6a94d63d89476d2578f17d7">USB_ADDR6_TX_ADDR6_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe5c5e456905a74b32d583b0b99f08a9">USB_ADDR6_TX_ADDR6_TX_Msk</a></td></tr>
<tr class="separator:ga1083183ce6a94d63d89476d2578f17d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9824c7a523783b1bd2421692fc6577e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9824c7a523783b1bd2421692fc6577e6">USB_ADDR7_TX_ADDR7_TX_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga9824c7a523783b1bd2421692fc6577e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c33f91660c9d5768db05e684e3faa5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c33f91660c9d5768db05e684e3faa5a">USB_ADDR7_TX_ADDR7_TX_Msk</a>&#160;&#160;&#160;(0x7FFFU &lt;&lt; USB_ADDR7_TX_ADDR7_TX_Pos)</td></tr>
<tr class="separator:ga2c33f91660c9d5768db05e684e3faa5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058df52c30718664b5d445d549305904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga058df52c30718664b5d445d549305904">USB_ADDR7_TX_ADDR7_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c33f91660c9d5768db05e684e3faa5a">USB_ADDR7_TX_ADDR7_TX_Msk</a></td></tr>
<tr class="separator:ga058df52c30718664b5d445d549305904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b5c8b34b729fddeba8166026a048f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31b5c8b34b729fddeba8166026a048f5">USB_COUNT0_TX_COUNT0_TX_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga31b5c8b34b729fddeba8166026a048f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05fff10a882a434901d85f68eea433b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05fff10a882a434901d85f68eea433b6">USB_COUNT0_TX_COUNT0_TX_Msk</a>&#160;&#160;&#160;(0x3FFU &lt;&lt; USB_COUNT0_TX_COUNT0_TX_Pos)</td></tr>
<tr class="separator:ga05fff10a882a434901d85f68eea433b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6466be66a32084aa426aeeca5ef74611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6466be66a32084aa426aeeca5ef74611">USB_COUNT0_TX_COUNT0_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05fff10a882a434901d85f68eea433b6">USB_COUNT0_TX_COUNT0_TX_Msk</a></td></tr>
<tr class="separator:ga6466be66a32084aa426aeeca5ef74611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccae0270e0b0a2ba268b061c1af41814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccae0270e0b0a2ba268b061c1af41814">USB_COUNT1_TX_COUNT1_TX_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaccae0270e0b0a2ba268b061c1af41814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae425b7e7eb5dfa5792b261eb702f6de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae425b7e7eb5dfa5792b261eb702f6de3">USB_COUNT1_TX_COUNT1_TX_Msk</a>&#160;&#160;&#160;(0x3FFU &lt;&lt; USB_COUNT1_TX_COUNT1_TX_Pos)</td></tr>
<tr class="separator:gae425b7e7eb5dfa5792b261eb702f6de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe051d0cb7517877860a5a38e5e31373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe051d0cb7517877860a5a38e5e31373">USB_COUNT1_TX_COUNT1_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae425b7e7eb5dfa5792b261eb702f6de3">USB_COUNT1_TX_COUNT1_TX_Msk</a></td></tr>
<tr class="separator:gabe051d0cb7517877860a5a38e5e31373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e1718f097161854ab3bcbd88c6b6c04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e1718f097161854ab3bcbd88c6b6c04">USB_COUNT2_TX_COUNT2_TX_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8e1718f097161854ab3bcbd88c6b6c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade1c69a966c2a54889342ffa52262673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade1c69a966c2a54889342ffa52262673">USB_COUNT2_TX_COUNT2_TX_Msk</a>&#160;&#160;&#160;(0x3FFU &lt;&lt; USB_COUNT2_TX_COUNT2_TX_Pos)</td></tr>
<tr class="separator:gade1c69a966c2a54889342ffa52262673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43a846405c7a0852212ddc1f517a6138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43a846405c7a0852212ddc1f517a6138">USB_COUNT2_TX_COUNT2_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade1c69a966c2a54889342ffa52262673">USB_COUNT2_TX_COUNT2_TX_Msk</a></td></tr>
<tr class="separator:ga43a846405c7a0852212ddc1f517a6138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b82e0cb802136c150eb256954cf3dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b82e0cb802136c150eb256954cf3dba">USB_COUNT3_TX_COUNT3_TX_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6b82e0cb802136c150eb256954cf3dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29d8c8971bffd809df10276ea897a7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29d8c8971bffd809df10276ea897a7a9">USB_COUNT3_TX_COUNT3_TX_Msk</a>&#160;&#160;&#160;(0x3FFU &lt;&lt; USB_COUNT3_TX_COUNT3_TX_Pos)</td></tr>
<tr class="separator:ga29d8c8971bffd809df10276ea897a7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b61342117bb4f9b3d638dfb564c7d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b61342117bb4f9b3d638dfb564c7d1f">USB_COUNT3_TX_COUNT3_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29d8c8971bffd809df10276ea897a7a9">USB_COUNT3_TX_COUNT3_TX_Msk</a></td></tr>
<tr class="separator:ga0b61342117bb4f9b3d638dfb564c7d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e6a9700fbb9dbbe0ac82be03cdf9bc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e6a9700fbb9dbbe0ac82be03cdf9bc5">USB_COUNT4_TX_COUNT4_TX_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5e6a9700fbb9dbbe0ac82be03cdf9bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22953bf527a1e00703d0e09256b55c28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22953bf527a1e00703d0e09256b55c28">USB_COUNT4_TX_COUNT4_TX_Msk</a>&#160;&#160;&#160;(0x3FFU &lt;&lt; USB_COUNT4_TX_COUNT4_TX_Pos)</td></tr>
<tr class="separator:ga22953bf527a1e00703d0e09256b55c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga799bcab3d651b3c536783fc28d45deb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga799bcab3d651b3c536783fc28d45deb2">USB_COUNT4_TX_COUNT4_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22953bf527a1e00703d0e09256b55c28">USB_COUNT4_TX_COUNT4_TX_Msk</a></td></tr>
<tr class="separator:ga799bcab3d651b3c536783fc28d45deb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b106c3abd524a6c83f9c5ea049f3e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b106c3abd524a6c83f9c5ea049f3e50">USB_COUNT5_TX_COUNT5_TX_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4b106c3abd524a6c83f9c5ea049f3e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a9b826240b4167c1b3d9a4aad965753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a9b826240b4167c1b3d9a4aad965753">USB_COUNT5_TX_COUNT5_TX_Msk</a>&#160;&#160;&#160;(0x3FFU &lt;&lt; USB_COUNT5_TX_COUNT5_TX_Pos)</td></tr>
<tr class="separator:ga9a9b826240b4167c1b3d9a4aad965753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa522aa2e3452118989393fa7559516e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa522aa2e3452118989393fa7559516e">USB_COUNT5_TX_COUNT5_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a9b826240b4167c1b3d9a4aad965753">USB_COUNT5_TX_COUNT5_TX_Msk</a></td></tr>
<tr class="separator:gaaa522aa2e3452118989393fa7559516e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28ea508f3da96c22219d48cd6d34dba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28ea508f3da96c22219d48cd6d34dba8">USB_COUNT6_TX_COUNT6_TX_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga28ea508f3da96c22219d48cd6d34dba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06acd0828c94ac7beff198b515d4405e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06acd0828c94ac7beff198b515d4405e">USB_COUNT6_TX_COUNT6_TX_Msk</a>&#160;&#160;&#160;(0x3FFU &lt;&lt; USB_COUNT6_TX_COUNT6_TX_Pos)</td></tr>
<tr class="separator:ga06acd0828c94ac7beff198b515d4405e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5336a8af382a4f44bd02ff947ae5208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5336a8af382a4f44bd02ff947ae5208">USB_COUNT6_TX_COUNT6_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06acd0828c94ac7beff198b515d4405e">USB_COUNT6_TX_COUNT6_TX_Msk</a></td></tr>
<tr class="separator:gab5336a8af382a4f44bd02ff947ae5208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdffeab102e8850c252af16215b1985c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdffeab102e8850c252af16215b1985c">USB_COUNT7_TX_COUNT7_TX_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gabdffeab102e8850c252af16215b1985c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27874527883cd3cffa2433756ef9dc7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27874527883cd3cffa2433756ef9dc7b">USB_COUNT7_TX_COUNT7_TX_Msk</a>&#160;&#160;&#160;(0x3FFU &lt;&lt; USB_COUNT7_TX_COUNT7_TX_Pos)</td></tr>
<tr class="separator:ga27874527883cd3cffa2433756ef9dc7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5902b57e1a62b4184f390b268aeb39a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5902b57e1a62b4184f390b268aeb39a4">USB_COUNT7_TX_COUNT7_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27874527883cd3cffa2433756ef9dc7b">USB_COUNT7_TX_COUNT7_TX_Msk</a></td></tr>
<tr class="separator:ga5902b57e1a62b4184f390b268aeb39a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e05d74911c3f2f4b1cddcb38460614c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e05d74911c3f2f4b1cddcb38460614c">USB_COUNT0_TX_0_COUNT0_TX_0</a>&#160;&#160;&#160;(0x000003FFU)</td></tr>
<tr class="separator:ga8e05d74911c3f2f4b1cddcb38460614c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b03301f59b970f09fff74d2a791cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66b03301f59b970f09fff74d2a791cf9">USB_COUNT0_TX_1_COUNT0_TX_1</a>&#160;&#160;&#160;(0x03FF0000U)</td></tr>
<tr class="separator:ga66b03301f59b970f09fff74d2a791cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8a1a09e0f6db50066db6392ad29ada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a8a1a09e0f6db50066db6392ad29ada">USB_COUNT1_TX_0_COUNT1_TX_0</a>&#160;&#160;&#160;(0x000003FFU)</td></tr>
<tr class="separator:ga3a8a1a09e0f6db50066db6392ad29ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f97f69dd4118bdd98b6c61348a3897b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f97f69dd4118bdd98b6c61348a3897b">USB_COUNT1_TX_1_COUNT1_TX_1</a>&#160;&#160;&#160;(0x03FF0000U)</td></tr>
<tr class="separator:ga4f97f69dd4118bdd98b6c61348a3897b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01ceedf8b93ee2c7db35dd48f7d5829a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01ceedf8b93ee2c7db35dd48f7d5829a">USB_COUNT2_TX_0_COUNT2_TX_0</a>&#160;&#160;&#160;(0x000003FFU)</td></tr>
<tr class="separator:ga01ceedf8b93ee2c7db35dd48f7d5829a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5704e964fed758eb96b09997c19abad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5704e964fed758eb96b09997c19abad5">USB_COUNT2_TX_1_COUNT2_TX_1</a>&#160;&#160;&#160;(0x03FF0000U)</td></tr>
<tr class="separator:ga5704e964fed758eb96b09997c19abad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23ab40e0542ae1c6ddd21d9610c7414e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23ab40e0542ae1c6ddd21d9610c7414e">USB_COUNT3_TX_0_COUNT3_TX_0</a>&#160;&#160;&#160;((uint32_t)0x00000000U03FF)</td></tr>
<tr class="separator:ga23ab40e0542ae1c6ddd21d9610c7414e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a7d9d78950ebdf3ca4a6eaa7dd6b909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7d9d78950ebdf3ca4a6eaa7dd6b909">USB_COUNT3_TX_1_COUNT3_TX_1</a>&#160;&#160;&#160;((uint32_t)0x000003FFU0000)</td></tr>
<tr class="separator:ga2a7d9d78950ebdf3ca4a6eaa7dd6b909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c7e3c3111a01a49b24a6023deb2a27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6c7e3c3111a01a49b24a6023deb2a27">USB_COUNT4_TX_0_COUNT4_TX_0</a>&#160;&#160;&#160;(0x000003FFU)</td></tr>
<tr class="separator:gac6c7e3c3111a01a49b24a6023deb2a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497d72946c17156a3c4e5fab4f04bbcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga497d72946c17156a3c4e5fab4f04bbcb">USB_COUNT4_TX_1_COUNT4_TX_1</a>&#160;&#160;&#160;(0x03FF0000U)</td></tr>
<tr class="separator:ga497d72946c17156a3c4e5fab4f04bbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd2ce8e3c7946944039c8da300fa9f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd2ce8e3c7946944039c8da300fa9f4f">USB_COUNT5_TX_0_COUNT5_TX_0</a>&#160;&#160;&#160;(0x000003FFU)</td></tr>
<tr class="separator:gabd2ce8e3c7946944039c8da300fa9f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga903de2a6593e8623df0265a3aa7d2c3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga903de2a6593e8623df0265a3aa7d2c3f">USB_COUNT5_TX_1_COUNT5_TX_1</a>&#160;&#160;&#160;(0x03FF0000U)</td></tr>
<tr class="separator:ga903de2a6593e8623df0265a3aa7d2c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga557e5d43b7249340751c6d1739c8c329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga557e5d43b7249340751c6d1739c8c329">USB_COUNT6_TX_0_COUNT6_TX_0</a>&#160;&#160;&#160;(0x000003FFU)</td></tr>
<tr class="separator:ga557e5d43b7249340751c6d1739c8c329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d9b88dad4428712bf8f65d8ae989ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3d9b88dad4428712bf8f65d8ae989ba">USB_COUNT6_TX_1_COUNT6_TX_1</a>&#160;&#160;&#160;(0x03FF0000U)</td></tr>
<tr class="separator:gad3d9b88dad4428712bf8f65d8ae989ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga626d9c1b9d1d457cc24b0f41657e60de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga626d9c1b9d1d457cc24b0f41657e60de">USB_COUNT7_TX_0_COUNT7_TX_0</a>&#160;&#160;&#160;(0x000003FFU)</td></tr>
<tr class="separator:ga626d9c1b9d1d457cc24b0f41657e60de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0114e69ac70c1cf101121af0db3fe128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0114e69ac70c1cf101121af0db3fe128">USB_COUNT7_TX_1_COUNT7_TX_1</a>&#160;&#160;&#160;(0x03FF0000U)</td></tr>
<tr class="separator:ga0114e69ac70c1cf101121af0db3fe128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadadd8d64c141ca66fd633edf767cfa64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadadd8d64c141ca66fd633edf767cfa64">USB_ADDR0_RX_ADDR0_RX_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadadd8d64c141ca66fd633edf767cfa64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08b1703edc346f5b4c52a75c1e6a63ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08b1703edc346f5b4c52a75c1e6a63ff">USB_ADDR0_RX_ADDR0_RX_Msk</a>&#160;&#160;&#160;(0x7FFFU &lt;&lt; USB_ADDR0_RX_ADDR0_RX_Pos)</td></tr>
<tr class="separator:ga08b1703edc346f5b4c52a75c1e6a63ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2b98ee0d9a41d8836f8580e863ca11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee2b98ee0d9a41d8836f8580e863ca11">USB_ADDR0_RX_ADDR0_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08b1703edc346f5b4c52a75c1e6a63ff">USB_ADDR0_RX_ADDR0_RX_Msk</a></td></tr>
<tr class="separator:gaee2b98ee0d9a41d8836f8580e863ca11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48cdc8f93b27331ca3f917ffa927ca99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48cdc8f93b27331ca3f917ffa927ca99">USB_ADDR1_RX_ADDR1_RX_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga48cdc8f93b27331ca3f917ffa927ca99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa21128fad85e7b2d13f4c224d53e566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa21128fad85e7b2d13f4c224d53e566">USB_ADDR1_RX_ADDR1_RX_Msk</a>&#160;&#160;&#160;(0x7FFFU &lt;&lt; USB_ADDR1_RX_ADDR1_RX_Pos)</td></tr>
<tr class="separator:gafa21128fad85e7b2d13f4c224d53e566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6f7121f0fcf86c1f6cb40320c9fce3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6f7121f0fcf86c1f6cb40320c9fce3">USB_ADDR1_RX_ADDR1_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa21128fad85e7b2d13f4c224d53e566">USB_ADDR1_RX_ADDR1_RX_Msk</a></td></tr>
<tr class="separator:ga8f6f7121f0fcf86c1f6cb40320c9fce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e28f9d0efc5f9f2dc3684baa7b1894f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e28f9d0efc5f9f2dc3684baa7b1894f">USB_ADDR2_RX_ADDR2_RX_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga6e28f9d0efc5f9f2dc3684baa7b1894f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d606ac260d6205ec423c7c3939607b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d606ac260d6205ec423c7c3939607b5">USB_ADDR2_RX_ADDR2_RX_Msk</a>&#160;&#160;&#160;(0x7FFFU &lt;&lt; USB_ADDR2_RX_ADDR2_RX_Pos)</td></tr>
<tr class="separator:ga1d606ac260d6205ec423c7c3939607b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce92de63cc930b0686aa703451670e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ce92de63cc930b0686aa703451670e7">USB_ADDR2_RX_ADDR2_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d606ac260d6205ec423c7c3939607b5">USB_ADDR2_RX_ADDR2_RX_Msk</a></td></tr>
<tr class="separator:ga4ce92de63cc930b0686aa703451670e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ed792353a62d7777f41634882cdec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2ed792353a62d7777f41634882cdec7">USB_ADDR3_RX_ADDR3_RX_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaa2ed792353a62d7777f41634882cdec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e8f20a9e0076f405952d16f73b2495f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e8f20a9e0076f405952d16f73b2495f">USB_ADDR3_RX_ADDR3_RX_Msk</a>&#160;&#160;&#160;(0x7FFFU &lt;&lt; USB_ADDR3_RX_ADDR3_RX_Pos)</td></tr>
<tr class="separator:ga1e8f20a9e0076f405952d16f73b2495f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c912baa8640f44ffdad020a9cf3eda7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c912baa8640f44ffdad020a9cf3eda7">USB_ADDR3_RX_ADDR3_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e8f20a9e0076f405952d16f73b2495f">USB_ADDR3_RX_ADDR3_RX_Msk</a></td></tr>
<tr class="separator:ga5c912baa8640f44ffdad020a9cf3eda7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ca544f4a79e36c4856d896b2172cbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6ca544f4a79e36c4856d896b2172cbb">USB_ADDR4_RX_ADDR4_RX_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gac6ca544f4a79e36c4856d896b2172cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71f9fee2db48605506f710a56e7d7b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71f9fee2db48605506f710a56e7d7b53">USB_ADDR4_RX_ADDR4_RX_Msk</a>&#160;&#160;&#160;(0x7FFFU &lt;&lt; USB_ADDR4_RX_ADDR4_RX_Pos)</td></tr>
<tr class="separator:ga71f9fee2db48605506f710a56e7d7b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a18d4c41c96e4d6030040017e5749c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a18d4c41c96e4d6030040017e5749c5">USB_ADDR4_RX_ADDR4_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71f9fee2db48605506f710a56e7d7b53">USB_ADDR4_RX_ADDR4_RX_Msk</a></td></tr>
<tr class="separator:ga1a18d4c41c96e4d6030040017e5749c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c82cb9e71bc01a50babc6155fa78e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c82cb9e71bc01a50babc6155fa78e3c">USB_ADDR5_RX_ADDR5_RX_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga6c82cb9e71bc01a50babc6155fa78e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a12d683c7b8a24e7585e5dca9a0fceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a12d683c7b8a24e7585e5dca9a0fceb">USB_ADDR5_RX_ADDR5_RX_Msk</a>&#160;&#160;&#160;(0x7FFFU &lt;&lt; USB_ADDR5_RX_ADDR5_RX_Pos)</td></tr>
<tr class="separator:ga8a12d683c7b8a24e7585e5dca9a0fceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd684a969affde01213327484282ad85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd684a969affde01213327484282ad85">USB_ADDR5_RX_ADDR5_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a12d683c7b8a24e7585e5dca9a0fceb">USB_ADDR5_RX_ADDR5_RX_Msk</a></td></tr>
<tr class="separator:gacd684a969affde01213327484282ad85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7378e4b79c850a15134e42b8c35e5da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7378e4b79c850a15134e42b8c35e5da9">USB_ADDR6_RX_ADDR6_RX_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga7378e4b79c850a15134e42b8c35e5da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cfc0723f6cbd8f4b22cacd5988ede61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cfc0723f6cbd8f4b22cacd5988ede61">USB_ADDR6_RX_ADDR6_RX_Msk</a>&#160;&#160;&#160;(0x7FFFU &lt;&lt; USB_ADDR6_RX_ADDR6_RX_Pos)</td></tr>
<tr class="separator:ga5cfc0723f6cbd8f4b22cacd5988ede61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc7d1677761257a68f9fbdd9f0cfea6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc7d1677761257a68f9fbdd9f0cfea6">USB_ADDR6_RX_ADDR6_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cfc0723f6cbd8f4b22cacd5988ede61">USB_ADDR6_RX_ADDR6_RX_Msk</a></td></tr>
<tr class="separator:ga8fc7d1677761257a68f9fbdd9f0cfea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f778ea9ba4c7721fcec6ce9ab557f2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f778ea9ba4c7721fcec6ce9ab557f2e">USB_ADDR7_RX_ADDR7_RX_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga7f778ea9ba4c7721fcec6ce9ab557f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6704f3c117f2fb50b56d4ffd0ea4cbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6704f3c117f2fb50b56d4ffd0ea4cbc">USB_ADDR7_RX_ADDR7_RX_Msk</a>&#160;&#160;&#160;(0x7FFFU &lt;&lt; USB_ADDR7_RX_ADDR7_RX_Pos)</td></tr>
<tr class="separator:gaf6704f3c117f2fb50b56d4ffd0ea4cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a15bf0bc533eb9b0f9277287b40006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54a15bf0bc533eb9b0f9277287b40006">USB_ADDR7_RX_ADDR7_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6704f3c117f2fb50b56d4ffd0ea4cbc">USB_ADDR7_RX_ADDR7_RX_Msk</a></td></tr>
<tr class="separator:ga54a15bf0bc533eb9b0f9277287b40006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafadf45220d7991596d19adaab0e94336"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafadf45220d7991596d19adaab0e94336">USB_COUNT0_RX_COUNT0_RX_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafadf45220d7991596d19adaab0e94336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d09f9c8c66155cfbc83723aef5f7d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d09f9c8c66155cfbc83723aef5f7d1c">USB_COUNT0_RX_COUNT0_RX_Msk</a>&#160;&#160;&#160;(0x3FFU &lt;&lt; USB_COUNT0_RX_COUNT0_RX_Pos)</td></tr>
<tr class="separator:ga6d09f9c8c66155cfbc83723aef5f7d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b8f138bd79d878fd6bc75781b31e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88b8f138bd79d878fd6bc75781b31e3d">USB_COUNT0_RX_COUNT0_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d09f9c8c66155cfbc83723aef5f7d1c">USB_COUNT0_RX_COUNT0_RX_Msk</a></td></tr>
<tr class="separator:ga88b8f138bd79d878fd6bc75781b31e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2193295adbbd051a6de1275e3fb8a165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2193295adbbd051a6de1275e3fb8a165">USB_COUNT0_RX_NUM_BLOCK_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga2193295adbbd051a6de1275e3fb8a165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga063a87d12c002ca51a68700ba1504872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga063a87d12c002ca51a68700ba1504872">USB_COUNT0_RX_NUM_BLOCK_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga063a87d12c002ca51a68700ba1504872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf16db460f896a78fecb0a08268b722cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf16db460f896a78fecb0a08268b722cb">USB_COUNT0_RX_NUM_BLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga063a87d12c002ca51a68700ba1504872">USB_COUNT0_RX_NUM_BLOCK_Msk</a></td></tr>
<tr class="separator:gaf16db460f896a78fecb0a08268b722cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e9f21700e6a42c1da83c03b3a171c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e9f21700e6a42c1da83c03b3a171c6a">USB_COUNT0_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga4e9f21700e6a42c1da83c03b3a171c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ae8fd5c6023a7ca3055b4e1b6dface0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ae8fd5c6023a7ca3055b4e1b6dface0">USB_COUNT0_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga7ae8fd5c6023a7ca3055b4e1b6dface0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace62d96a61d74274875079d890a9d505"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace62d96a61d74274875079d890a9d505">USB_COUNT0_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gace62d96a61d74274875079d890a9d505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8df50dc4c9e28592e9571abab3be48c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8df50dc4c9e28592e9571abab3be48c">USB_COUNT0_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gaf8df50dc4c9e28592e9571abab3be48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8598416841142daa1bd67e7d111a5443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8598416841142daa1bd67e7d111a5443">USB_COUNT0_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga8598416841142daa1bd67e7d111a5443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0f084f16ebbfed6cdf7671ddf2392f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0f084f16ebbfed6cdf7671ddf2392f1">USB_COUNT0_RX_BLSIZE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gae0f084f16ebbfed6cdf7671ddf2392f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fdf147a63c16e920e3816b43fce070c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fdf147a63c16e920e3816b43fce070c">USB_COUNT0_RX_BLSIZE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_COUNT0_RX_BLSIZE_Pos)</td></tr>
<tr class="separator:ga9fdf147a63c16e920e3816b43fce070c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c255da617493dfc6a1ad5368683e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58c255da617493dfc6a1ad5368683e90">USB_COUNT0_RX_BLSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fdf147a63c16e920e3816b43fce070c">USB_COUNT0_RX_BLSIZE_Msk</a></td></tr>
<tr class="separator:ga58c255da617493dfc6a1ad5368683e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ea2f2e05d325eeba6dfc980aae4bd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51ea2f2e05d325eeba6dfc980aae4bd1">USB_COUNT1_RX_COUNT1_RX_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga51ea2f2e05d325eeba6dfc980aae4bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b2d78b6dafeed888d24d6b4d249b77d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b2d78b6dafeed888d24d6b4d249b77d">USB_COUNT1_RX_COUNT1_RX_Msk</a>&#160;&#160;&#160;(0x3FFU &lt;&lt; USB_COUNT1_RX_COUNT1_RX_Pos)</td></tr>
<tr class="separator:ga9b2d78b6dafeed888d24d6b4d249b77d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad111b8464ce99b4eafce3627f3f6290a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad111b8464ce99b4eafce3627f3f6290a">USB_COUNT1_RX_COUNT1_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b2d78b6dafeed888d24d6b4d249b77d">USB_COUNT1_RX_COUNT1_RX_Msk</a></td></tr>
<tr class="separator:gad111b8464ce99b4eafce3627f3f6290a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc1ee0b3cbe190827e87d50b28ce417e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc1ee0b3cbe190827e87d50b28ce417e">USB_COUNT1_RX_NUM_BLOCK_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gadc1ee0b3cbe190827e87d50b28ce417e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3553d2c7c5826ffc6e106bb46faec064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3553d2c7c5826ffc6e106bb46faec064">USB_COUNT1_RX_NUM_BLOCK_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga3553d2c7c5826ffc6e106bb46faec064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ab1be6d4747c02c471043d8e54bb217"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ab1be6d4747c02c471043d8e54bb217">USB_COUNT1_RX_NUM_BLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3553d2c7c5826ffc6e106bb46faec064">USB_COUNT1_RX_NUM_BLOCK_Msk</a></td></tr>
<tr class="separator:ga4ab1be6d4747c02c471043d8e54bb217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6ed54fd59e77e756bad640d49c69cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb6ed54fd59e77e756bad640d49c69cc">USB_COUNT1_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gacb6ed54fd59e77e756bad640d49c69cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790c6f6b1abb553b10c72f3004d9446d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga790c6f6b1abb553b10c72f3004d9446d">USB_COUNT1_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga790c6f6b1abb553b10c72f3004d9446d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa42d8c47d90f4262eb6f156b2cfaf7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa42d8c47d90f4262eb6f156b2cfaf7c">USB_COUNT1_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gaaa42d8c47d90f4262eb6f156b2cfaf7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga681a6d2ddd4de93d7cf1a573d1901351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga681a6d2ddd4de93d7cf1a573d1901351">USB_COUNT1_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga681a6d2ddd4de93d7cf1a573d1901351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0650bffd6e1c4fa53614884f036cd85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0650bffd6e1c4fa53614884f036cd85">USB_COUNT1_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gae0650bffd6e1c4fa53614884f036cd85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad84004335dc91514d62a7b63c1df1f05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad84004335dc91514d62a7b63c1df1f05">USB_COUNT1_RX_BLSIZE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gad84004335dc91514d62a7b63c1df1f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad250969c952a2e528ba6e78ae044d07a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad250969c952a2e528ba6e78ae044d07a">USB_COUNT1_RX_BLSIZE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_COUNT1_RX_BLSIZE_Pos)</td></tr>
<tr class="separator:gad250969c952a2e528ba6e78ae044d07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf24d9a6da5f07f6e2d315877c5fb0925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf24d9a6da5f07f6e2d315877c5fb0925">USB_COUNT1_RX_BLSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad250969c952a2e528ba6e78ae044d07a">USB_COUNT1_RX_BLSIZE_Msk</a></td></tr>
<tr class="separator:gaf24d9a6da5f07f6e2d315877c5fb0925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga114b3072ec4102d60ea26475245301af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga114b3072ec4102d60ea26475245301af">USB_COUNT2_RX_COUNT2_RX_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga114b3072ec4102d60ea26475245301af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b93fc627fd5bb8a669c48dd101105b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33b93fc627fd5bb8a669c48dd101105b">USB_COUNT2_RX_COUNT2_RX_Msk</a>&#160;&#160;&#160;(0x3FFU &lt;&lt; USB_COUNT2_RX_COUNT2_RX_Pos)</td></tr>
<tr class="separator:ga33b93fc627fd5bb8a669c48dd101105b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91afa91a2ee7defcdf8d1ba838b73807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91afa91a2ee7defcdf8d1ba838b73807">USB_COUNT2_RX_COUNT2_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33b93fc627fd5bb8a669c48dd101105b">USB_COUNT2_RX_COUNT2_RX_Msk</a></td></tr>
<tr class="separator:ga91afa91a2ee7defcdf8d1ba838b73807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7938e7f42b6aaa67f92d1726030df057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7938e7f42b6aaa67f92d1726030df057">USB_COUNT2_RX_NUM_BLOCK_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga7938e7f42b6aaa67f92d1726030df057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a1c6666d25b39f2caf38b34f7476bef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a1c6666d25b39f2caf38b34f7476bef">USB_COUNT2_RX_NUM_BLOCK_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga2a1c6666d25b39f2caf38b34f7476bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1902896254353e9344b99390c9443000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1902896254353e9344b99390c9443000">USB_COUNT2_RX_NUM_BLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a1c6666d25b39f2caf38b34f7476bef">USB_COUNT2_RX_NUM_BLOCK_Msk</a></td></tr>
<tr class="separator:ga1902896254353e9344b99390c9443000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5bad5394270a8023743caef811f8d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab5bad5394270a8023743caef811f8d0">USB_COUNT2_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gaab5bad5394270a8023743caef811f8d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30874750b9a8b3a1234dd9e75d80a141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30874750b9a8b3a1234dd9e75d80a141">USB_COUNT2_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga30874750b9a8b3a1234dd9e75d80a141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b60b2edd03d164ca17f45d2c45bd866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b60b2edd03d164ca17f45d2c45bd866">USB_COUNT2_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga5b60b2edd03d164ca17f45d2c45bd866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9dffc0dd597466cff67431ff448acbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9dffc0dd597466cff67431ff448acbc">USB_COUNT2_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gaa9dffc0dd597466cff67431ff448acbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cd2741b81e7c3962b75be28af6a35f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cd2741b81e7c3962b75be28af6a35f6">USB_COUNT2_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga2cd2741b81e7c3962b75be28af6a35f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc35008d0f5f8300b156c4d3d24a6c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc35008d0f5f8300b156c4d3d24a6c08">USB_COUNT2_RX_BLSIZE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gacc35008d0f5f8300b156c4d3d24a6c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fca9466bc28074077a7ff55cc98c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96fca9466bc28074077a7ff55cc98c16">USB_COUNT2_RX_BLSIZE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_COUNT2_RX_BLSIZE_Pos)</td></tr>
<tr class="separator:ga96fca9466bc28074077a7ff55cc98c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8133ed1eea2001d225d3d67ae3c6d295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8133ed1eea2001d225d3d67ae3c6d295">USB_COUNT2_RX_BLSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96fca9466bc28074077a7ff55cc98c16">USB_COUNT2_RX_BLSIZE_Msk</a></td></tr>
<tr class="separator:ga8133ed1eea2001d225d3d67ae3c6d295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf3de327e63efc2c816ac1c876f081d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf3de327e63efc2c816ac1c876f081d7">USB_COUNT3_RX_COUNT3_RX_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gabf3de327e63efc2c816ac1c876f081d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf25943b049fc9adcb71b6aa23085c4f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf25943b049fc9adcb71b6aa23085c4f6">USB_COUNT3_RX_COUNT3_RX_Msk</a>&#160;&#160;&#160;(0x3FFU &lt;&lt; USB_COUNT3_RX_COUNT3_RX_Pos)</td></tr>
<tr class="separator:gaf25943b049fc9adcb71b6aa23085c4f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae601b49c9405e0bb464eb3e277159df7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae601b49c9405e0bb464eb3e277159df7">USB_COUNT3_RX_COUNT3_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf25943b049fc9adcb71b6aa23085c4f6">USB_COUNT3_RX_COUNT3_RX_Msk</a></td></tr>
<tr class="separator:gae601b49c9405e0bb464eb3e277159df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2312bf1e359ff3645c8a849415db127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2312bf1e359ff3645c8a849415db127">USB_COUNT3_RX_NUM_BLOCK_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gad2312bf1e359ff3645c8a849415db127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c46440bf6dae4fa19a130192f5c37f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c46440bf6dae4fa19a130192f5c37f2">USB_COUNT3_RX_NUM_BLOCK_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga4c46440bf6dae4fa19a130192f5c37f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga695b15f680c6f8555949762243c9b0a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga695b15f680c6f8555949762243c9b0a7">USB_COUNT3_RX_NUM_BLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c46440bf6dae4fa19a130192f5c37f2">USB_COUNT3_RX_NUM_BLOCK_Msk</a></td></tr>
<tr class="separator:ga695b15f680c6f8555949762243c9b0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d0f75680d4cfd19385b9c6bdceaa66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6d0f75680d4cfd19385b9c6bdceaa66">USB_COUNT3_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gaa6d0f75680d4cfd19385b9c6bdceaa66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0013e71026d28f4a9b8ebb2a3e517227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0013e71026d28f4a9b8ebb2a3e517227">USB_COUNT3_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga0013e71026d28f4a9b8ebb2a3e517227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada52f2f25530d758c807ee6ba0e57231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada52f2f25530d758c807ee6ba0e57231">USB_COUNT3_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gada52f2f25530d758c807ee6ba0e57231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf31fea84640d7fbe1adb6e655e669d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdf31fea84640d7fbe1adb6e655e669d">USB_COUNT3_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gacdf31fea84640d7fbe1adb6e655e669d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e3089882278553b8f339e87bfb6241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97e3089882278553b8f339e87bfb6241">USB_COUNT3_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga97e3089882278553b8f339e87bfb6241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f69938cf8f19570959a21df100640b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f69938cf8f19570959a21df100640b">USB_COUNT3_RX_BLSIZE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaf4f69938cf8f19570959a21df100640b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896c4c14f23bcb4ae53e13b9acb29f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga896c4c14f23bcb4ae53e13b9acb29f3d">USB_COUNT3_RX_BLSIZE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_COUNT3_RX_BLSIZE_Pos)</td></tr>
<tr class="separator:ga896c4c14f23bcb4ae53e13b9acb29f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea88c4bc2909e5acc57d07df0d695c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea88c4bc2909e5acc57d07df0d695c2">USB_COUNT3_RX_BLSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga896c4c14f23bcb4ae53e13b9acb29f3d">USB_COUNT3_RX_BLSIZE_Msk</a></td></tr>
<tr class="separator:ga2ea88c4bc2909e5acc57d07df0d695c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64a97be11b0125ef4e4398639c0a2d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64a97be11b0125ef4e4398639c0a2d41">USB_COUNT4_RX_COUNT4_RX_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga64a97be11b0125ef4e4398639c0a2d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6973f6be7e77105b80f3e13a00ae3b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6973f6be7e77105b80f3e13a00ae3b05">USB_COUNT4_RX_COUNT4_RX_Msk</a>&#160;&#160;&#160;(0x3FFU &lt;&lt; USB_COUNT4_RX_COUNT4_RX_Pos)</td></tr>
<tr class="separator:ga6973f6be7e77105b80f3e13a00ae3b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga009652e83a062c259d733ae599a4eaae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga009652e83a062c259d733ae599a4eaae">USB_COUNT4_RX_COUNT4_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6973f6be7e77105b80f3e13a00ae3b05">USB_COUNT4_RX_COUNT4_RX_Msk</a></td></tr>
<tr class="separator:ga009652e83a062c259d733ae599a4eaae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f3966e39ad11eeb78577eddeda32d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f3966e39ad11eeb78577eddeda32d5d">USB_COUNT4_RX_NUM_BLOCK_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga2f3966e39ad11eeb78577eddeda32d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab98255ee4e70f4c2a8abbc365d54a011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab98255ee4e70f4c2a8abbc365d54a011">USB_COUNT4_RX_NUM_BLOCK_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gab98255ee4e70f4c2a8abbc365d54a011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a044c52a7d4be49f4d2d7ae4608384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13a044c52a7d4be49f4d2d7ae4608384">USB_COUNT4_RX_NUM_BLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab98255ee4e70f4c2a8abbc365d54a011">USB_COUNT4_RX_NUM_BLOCK_Msk</a></td></tr>
<tr class="separator:ga13a044c52a7d4be49f4d2d7ae4608384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7410cb901e0b33303b76443b23c5512c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7410cb901e0b33303b76443b23c5512c">USB_COUNT4_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga7410cb901e0b33303b76443b23c5512c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44c381cb684c140dfab2cb611eb8480d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44c381cb684c140dfab2cb611eb8480d">USB_COUNT4_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga44c381cb684c140dfab2cb611eb8480d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fd9e641148320c33274dc03a36bbbb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fd9e641148320c33274dc03a36bbbb6">USB_COUNT4_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga1fd9e641148320c33274dc03a36bbbb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaaf2ec212c84d7210afbbeff64e2dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaaf2ec212c84d7210afbbeff64e2dba">USB_COUNT4_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gaeaaf2ec212c84d7210afbbeff64e2dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166cf86b8b0997653df6a3c6469dbf5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166cf86b8b0997653df6a3c6469dbf5d">USB_COUNT4_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga166cf86b8b0997653df6a3c6469dbf5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga504ee4f4ca6780f55fb42f283c9d6eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga504ee4f4ca6780f55fb42f283c9d6eb5">USB_COUNT4_RX_BLSIZE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga504ee4f4ca6780f55fb42f283c9d6eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d66e904eb6de47db510a49f7ff535b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d66e904eb6de47db510a49f7ff535b2">USB_COUNT4_RX_BLSIZE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_COUNT4_RX_BLSIZE_Pos)</td></tr>
<tr class="separator:ga3d66e904eb6de47db510a49f7ff535b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb387270d441cbcacf45ccbbed7d2a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb387270d441cbcacf45ccbbed7d2a61">USB_COUNT4_RX_BLSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d66e904eb6de47db510a49f7ff535b2">USB_COUNT4_RX_BLSIZE_Msk</a></td></tr>
<tr class="separator:gabb387270d441cbcacf45ccbbed7d2a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b374af4f5195ccc67ff01d6228d2894"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b374af4f5195ccc67ff01d6228d2894">USB_COUNT5_RX_COUNT5_RX_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5b374af4f5195ccc67ff01d6228d2894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3505433c16bc6b39d68d56ff71e96376"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3505433c16bc6b39d68d56ff71e96376">USB_COUNT5_RX_COUNT5_RX_Msk</a>&#160;&#160;&#160;(0x3FFU &lt;&lt; USB_COUNT5_RX_COUNT5_RX_Pos)</td></tr>
<tr class="separator:ga3505433c16bc6b39d68d56ff71e96376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6d5932d0ea6fd0cd6f6a4a2f728abba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6d5932d0ea6fd0cd6f6a4a2f728abba">USB_COUNT5_RX_COUNT5_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3505433c16bc6b39d68d56ff71e96376">USB_COUNT5_RX_COUNT5_RX_Msk</a></td></tr>
<tr class="separator:gac6d5932d0ea6fd0cd6f6a4a2f728abba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbc108d2b9e98e1642c765865e63eb4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbc108d2b9e98e1642c765865e63eb4b">USB_COUNT5_RX_NUM_BLOCK_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gabbc108d2b9e98e1642c765865e63eb4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga228e978a8caa06c2269171ba52709b5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga228e978a8caa06c2269171ba52709b5f">USB_COUNT5_RX_NUM_BLOCK_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga228e978a8caa06c2269171ba52709b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f344dca8655341d8926797f3537c689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f344dca8655341d8926797f3537c689">USB_COUNT5_RX_NUM_BLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga228e978a8caa06c2269171ba52709b5f">USB_COUNT5_RX_NUM_BLOCK_Msk</a></td></tr>
<tr class="separator:ga1f344dca8655341d8926797f3537c689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8dddaf43acc52251aad974a51b65fe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8dddaf43acc52251aad974a51b65fe2">USB_COUNT5_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gab8dddaf43acc52251aad974a51b65fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c671b0d9ade6209c05911faf87bae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3c671b0d9ade6209c05911faf87bae8">USB_COUNT5_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gad3c671b0d9ade6209c05911faf87bae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e799bdd938d11cab9a3e102ed78fd99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e799bdd938d11cab9a3e102ed78fd99">USB_COUNT5_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga6e799bdd938d11cab9a3e102ed78fd99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c34e5ad0c5f961f4cec16fdf9db4340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c34e5ad0c5f961f4cec16fdf9db4340">USB_COUNT5_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga2c34e5ad0c5f961f4cec16fdf9db4340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54cbef96667d9c2f7e82439bd07610c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54cbef96667d9c2f7e82439bd07610c2">USB_COUNT5_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga54cbef96667d9c2f7e82439bd07610c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d5b9fc4133efa7b46f85ae27180a907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5b9fc4133efa7b46f85ae27180a907">USB_COUNT5_RX_BLSIZE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga4d5b9fc4133efa7b46f85ae27180a907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36b722878d18ede41d9e90f4603081a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36b722878d18ede41d9e90f4603081a1">USB_COUNT5_RX_BLSIZE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_COUNT5_RX_BLSIZE_Pos)</td></tr>
<tr class="separator:ga36b722878d18ede41d9e90f4603081a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b21a5926cbbc55f725e2716ea9b7285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b21a5926cbbc55f725e2716ea9b7285">USB_COUNT5_RX_BLSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36b722878d18ede41d9e90f4603081a1">USB_COUNT5_RX_BLSIZE_Msk</a></td></tr>
<tr class="separator:ga2b21a5926cbbc55f725e2716ea9b7285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac333ed360cded5cf4718b8ef7c4e4724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac333ed360cded5cf4718b8ef7c4e4724">USB_COUNT6_RX_COUNT6_RX_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac333ed360cded5cf4718b8ef7c4e4724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78106fac9b11c95043415128a32223b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78106fac9b11c95043415128a32223b5">USB_COUNT6_RX_COUNT6_RX_Msk</a>&#160;&#160;&#160;(0x3FFU &lt;&lt; USB_COUNT6_RX_COUNT6_RX_Pos)</td></tr>
<tr class="separator:ga78106fac9b11c95043415128a32223b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9459e0a3d09d92824e687b25dfb3d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9459e0a3d09d92824e687b25dfb3d6">USB_COUNT6_RX_COUNT6_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78106fac9b11c95043415128a32223b5">USB_COUNT6_RX_COUNT6_RX_Msk</a></td></tr>
<tr class="separator:ga0d9459e0a3d09d92824e687b25dfb3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46bcc0bf5adec0690035a7fa33e02a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46bcc0bf5adec0690035a7fa33e02a92">USB_COUNT6_RX_NUM_BLOCK_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga46bcc0bf5adec0690035a7fa33e02a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77be9171c6e229fded4fc77612ba841b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77be9171c6e229fded4fc77612ba841b">USB_COUNT6_RX_NUM_BLOCK_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga77be9171c6e229fded4fc77612ba841b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b10eabb1a809d4dbac50b911375f8ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b10eabb1a809d4dbac50b911375f8ac">USB_COUNT6_RX_NUM_BLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77be9171c6e229fded4fc77612ba841b">USB_COUNT6_RX_NUM_BLOCK_Msk</a></td></tr>
<tr class="separator:ga3b10eabb1a809d4dbac50b911375f8ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bb0fc6c7402a8ad5857e7691be53cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bb0fc6c7402a8ad5857e7691be53cb9">USB_COUNT6_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga0bb0fc6c7402a8ad5857e7691be53cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9580b86793273d583a6cd07e54ea5ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9580b86793273d583a6cd07e54ea5ccb">USB_COUNT6_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga9580b86793273d583a6cd07e54ea5ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91eab0bf0cdbf7223c1ebc96d5f0e79a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91eab0bf0cdbf7223c1ebc96d5f0e79a">USB_COUNT6_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga91eab0bf0cdbf7223c1ebc96d5f0e79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7792b0da10d5e581b9e9231145bbd04f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7792b0da10d5e581b9e9231145bbd04f">USB_COUNT6_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga7792b0da10d5e581b9e9231145bbd04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3ccda8ec7f383d0c27f426c7f83ed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc3ccda8ec7f383d0c27f426c7f83ed6">USB_COUNT6_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gafc3ccda8ec7f383d0c27f426c7f83ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b23e1ab2c90f71e83c2801a633d564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4b23e1ab2c90f71e83c2801a633d564">USB_COUNT6_RX_BLSIZE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gac4b23e1ab2c90f71e83c2801a633d564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eb817f417ad93f4f4dbb6bf5ef898de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eb817f417ad93f4f4dbb6bf5ef898de">USB_COUNT6_RX_BLSIZE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_COUNT6_RX_BLSIZE_Pos)</td></tr>
<tr class="separator:ga2eb817f417ad93f4f4dbb6bf5ef898de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1e34be42a892ec8f0b988b44da37b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1e34be42a892ec8f0b988b44da37b94">USB_COUNT6_RX_BLSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2eb817f417ad93f4f4dbb6bf5ef898de">USB_COUNT6_RX_BLSIZE_Msk</a></td></tr>
<tr class="separator:gaf1e34be42a892ec8f0b988b44da37b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga871c18cfacbf06b3a2c6e7c5dfd31637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga871c18cfacbf06b3a2c6e7c5dfd31637">USB_COUNT7_RX_COUNT7_RX_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga871c18cfacbf06b3a2c6e7c5dfd31637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea21f1d7484fb737a9bbe09e0ae02b59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea21f1d7484fb737a9bbe09e0ae02b59">USB_COUNT7_RX_COUNT7_RX_Msk</a>&#160;&#160;&#160;(0x3FFU &lt;&lt; USB_COUNT7_RX_COUNT7_RX_Pos)</td></tr>
<tr class="separator:gaea21f1d7484fb737a9bbe09e0ae02b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180febe3d2c719fb8ef109f9a3a8fe8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga180febe3d2c719fb8ef109f9a3a8fe8d">USB_COUNT7_RX_COUNT7_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea21f1d7484fb737a9bbe09e0ae02b59">USB_COUNT7_RX_COUNT7_RX_Msk</a></td></tr>
<tr class="separator:ga180febe3d2c719fb8ef109f9a3a8fe8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f606a7edae7c3d679cf8cf7a35fdaae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f606a7edae7c3d679cf8cf7a35fdaae">USB_COUNT7_RX_NUM_BLOCK_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga9f606a7edae7c3d679cf8cf7a35fdaae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga447bc1f1dce9befa4dc1465dfcdcd6e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga447bc1f1dce9befa4dc1465dfcdcd6e9">USB_COUNT7_RX_NUM_BLOCK_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga447bc1f1dce9befa4dc1465dfcdcd6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4">USB_COUNT7_RX_NUM_BLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga447bc1f1dce9befa4dc1465dfcdcd6e9">USB_COUNT7_RX_NUM_BLOCK_Msk</a></td></tr>
<tr class="separator:gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc8f0fd2141ec00e10d01e04f24cee21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc8f0fd2141ec00e10d01e04f24cee21">USB_COUNT7_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gacc8f0fd2141ec00e10d01e04f24cee21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga908809b30f09108564c4518a2cc25be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga908809b30f09108564c4518a2cc25be4">USB_COUNT7_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga908809b30f09108564c4518a2cc25be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga236e1b6a97d604e4a2b2ec6f9228524e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga236e1b6a97d604e4a2b2ec6f9228524e">USB_COUNT7_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga236e1b6a97d604e4a2b2ec6f9228524e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga140528868074ec157520690a019eea52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga140528868074ec157520690a019eea52">USB_COUNT7_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga140528868074ec157520690a019eea52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga961582548acbf74eb4c2b19d8e172bdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga961582548acbf74eb4c2b19d8e172bdf">USB_COUNT7_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga961582548acbf74eb4c2b19d8e172bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8029c22d94ef395f42a2785929d5b03c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8029c22d94ef395f42a2785929d5b03c">USB_COUNT7_RX_BLSIZE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga8029c22d94ef395f42a2785929d5b03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86bfa9d4ec16c10b2dd86230d32b35ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86bfa9d4ec16c10b2dd86230d32b35ad">USB_COUNT7_RX_BLSIZE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USB_COUNT7_RX_BLSIZE_Pos)</td></tr>
<tr class="separator:ga86bfa9d4ec16c10b2dd86230d32b35ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf97183e1c68fbd42f79f5f85d6edb61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf97183e1c68fbd42f79f5f85d6edb61">USB_COUNT7_RX_BLSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86bfa9d4ec16c10b2dd86230d32b35ad">USB_COUNT7_RX_BLSIZE_Msk</a></td></tr>
<tr class="separator:gacf97183e1c68fbd42f79f5f85d6edb61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd0a98aea86fdfacc1cfe9cadad7ee07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd0a98aea86fdfacc1cfe9cadad7ee07">USB_COUNT0_RX_0_COUNT0_RX_0</a>&#160;&#160;&#160;(0x000003FFU)</td></tr>
<tr class="separator:gabd0a98aea86fdfacc1cfe9cadad7ee07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb82ead106e311e0c84619fa34587bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb82ead106e311e0c84619fa34587bcd">USB_COUNT0_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;(0x00007C00U)</td></tr>
<tr class="separator:gabb82ead106e311e0c84619fa34587bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506b3fb239fbb87afa7d2efb1f2a2ce7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga506b3fb239fbb87afa7d2efb1f2a2ce7">USB_COUNT0_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:ga506b3fb239fbb87afa7d2efb1f2a2ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29484bb25ef911e36e082cdc4f5a0fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29484bb25ef911e36e082cdc4f5a0fa4">USB_COUNT0_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;(0x00000800U)</td></tr>
<tr class="separator:ga29484bb25ef911e36e082cdc4f5a0fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcc8d932a7d2487102ed799ac702e555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcc8d932a7d2487102ed799ac702e555">USB_COUNT0_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:gadcc8d932a7d2487102ed799ac702e555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf76b3ced5cc0ccfea96d770f0149f219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf76b3ced5cc0ccfea96d770f0149f219">USB_COUNT0_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:gaf76b3ced5cc0ccfea96d770f0149f219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449760d8d9d094c5c19bf18c3e46a689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga449760d8d9d094c5c19bf18c3e46a689">USB_COUNT0_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:ga449760d8d9d094c5c19bf18c3e46a689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeefaa008964bdd59f0ed9ddf4cd2ed2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeefaa008964bdd59f0ed9ddf4cd2ed2e">USB_COUNT0_RX_0_BLSIZE_0</a>&#160;&#160;&#160;(0x00008000U)</td></tr>
<tr class="separator:gaeefaa008964bdd59f0ed9ddf4cd2ed2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8f135196c703a71f4e326d01bf1a0c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8f135196c703a71f4e326d01bf1a0c7">USB_COUNT0_RX_1_COUNT0_RX_1</a>&#160;&#160;&#160;(0x03FF0000U)</td></tr>
<tr class="separator:gae8f135196c703a71f4e326d01bf1a0c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05050fce6b3909c5895758a441d280ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05050fce6b3909c5895758a441d280ed">USB_COUNT0_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;(0x7C000000U)</td></tr>
<tr class="separator:ga05050fce6b3909c5895758a441d280ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7daa0d84fff66a85cc3f92d77cbbc767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7daa0d84fff66a85cc3f92d77cbbc767">USB_COUNT0_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;(0x04000000U)</td></tr>
<tr class="separator:ga7daa0d84fff66a85cc3f92d77cbbc767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b11974ba84ca452333b84de23a683d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b11974ba84ca452333b84de23a683d">USB_COUNT0_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;(0x08000000U)</td></tr>
<tr class="separator:ga77b11974ba84ca452333b84de23a683d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784adbc265dd5ba53a298d1cc2ee50ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga784adbc265dd5ba53a298d1cc2ee50ab">USB_COUNT0_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga784adbc265dd5ba53a298d1cc2ee50ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e21d2a0bf4043ca49f13bd502386f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42e21d2a0bf4043ca49f13bd502386f2">USB_COUNT0_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:ga42e21d2a0bf4043ca49f13bd502386f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3031e3c73a24634493bdadcb1ae024b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3031e3c73a24634493bdadcb1ae024b9">USB_COUNT0_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga3031e3c73a24634493bdadcb1ae024b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c46a3ac9c5283e9a3ee59ba06d2e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c46a3ac9c5283e9a3ee59ba06d2e94">USB_COUNT0_RX_1_BLSIZE_1</a>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:gaa5c46a3ac9c5283e9a3ee59ba06d2e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad806854db64e804920a3005cad144e33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad806854db64e804920a3005cad144e33">USB_COUNT1_RX_0_COUNT1_RX_0</a>&#160;&#160;&#160;(0x000003FFU)</td></tr>
<tr class="separator:gad806854db64e804920a3005cad144e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga142a1df236a2d80950df352a5cd8ab49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga142a1df236a2d80950df352a5cd8ab49">USB_COUNT1_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;(0x00007C00U)</td></tr>
<tr class="separator:ga142a1df236a2d80950df352a5cd8ab49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0518f94c4361d4124217e6a65a868b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0518f94c4361d4124217e6a65a868b00">USB_COUNT1_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:ga0518f94c4361d4124217e6a65a868b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a2eaf3f44c1fae9411f562e5824a7b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a2eaf3f44c1fae9411f562e5824a7b9">USB_COUNT1_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;(0x00000800U)</td></tr>
<tr class="separator:ga1a2eaf3f44c1fae9411f562e5824a7b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8496248f78af8e025722724b505c2d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8496248f78af8e025722724b505c2d3">USB_COUNT1_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:gaf8496248f78af8e025722724b505c2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91af9576d467858984f67791a248e6e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91af9576d467858984f67791a248e6e7">USB_COUNT1_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:ga91af9576d467858984f67791a248e6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf75af61fa3d097673e3962d5328759d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf75af61fa3d097673e3962d5328759d">USB_COUNT1_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:gacf75af61fa3d097673e3962d5328759d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadebc7a5b54043adb49da9b9e51e00d39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadebc7a5b54043adb49da9b9e51e00d39">USB_COUNT1_RX_0_BLSIZE_0</a>&#160;&#160;&#160;(0x00008000U)</td></tr>
<tr class="separator:gadebc7a5b54043adb49da9b9e51e00d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad02d00bc945a618aeace5e452c4ba253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad02d00bc945a618aeace5e452c4ba253">USB_COUNT1_RX_1_COUNT1_RX_1</a>&#160;&#160;&#160;(0x03FF0000U)</td></tr>
<tr class="separator:gad02d00bc945a618aeace5e452c4ba253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548b49b414b09518b7d53aa8d909dd3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga548b49b414b09518b7d53aa8d909dd3e">USB_COUNT1_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;(0x7C000000U)</td></tr>
<tr class="separator:ga548b49b414b09518b7d53aa8d909dd3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40fd3bcecfad1f9e86d62e9821f5b975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40fd3bcecfad1f9e86d62e9821f5b975">USB_COUNT1_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;(0x04000000U)</td></tr>
<tr class="separator:ga40fd3bcecfad1f9e86d62e9821f5b975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02e58910d5f8eb1b19747de91644f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf02e58910d5f8eb1b19747de91644f36">USB_COUNT1_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;(0x08000000U)</td></tr>
<tr class="separator:gaf02e58910d5f8eb1b19747de91644f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd017cd17e28cfa3e91b20f1ef6fce80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd017cd17e28cfa3e91b20f1ef6fce80">USB_COUNT1_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:gacd017cd17e28cfa3e91b20f1ef6fce80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a344c7f66f4b101c7791d5fcc4b9387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a344c7f66f4b101c7791d5fcc4b9387">USB_COUNT1_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:ga6a344c7f66f4b101c7791d5fcc4b9387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9e0aee385a54249b15731e1e2bc0ebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9e0aee385a54249b15731e1e2bc0ebb">USB_COUNT1_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:gaf9e0aee385a54249b15731e1e2bc0ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fb7ab13751b1bb20927f93407e78d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb7ab13751b1bb20927f93407e78d65">USB_COUNT1_RX_1_BLSIZE_1</a>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga4fb7ab13751b1bb20927f93407e78d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad29fa5a39578290c4559d812c68751a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad29fa5a39578290c4559d812c68751a6">USB_COUNT2_RX_0_COUNT2_RX_0</a>&#160;&#160;&#160;(0x000003FFU)</td></tr>
<tr class="separator:gad29fa5a39578290c4559d812c68751a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51249f809be2ee225513613e6b8189dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51249f809be2ee225513613e6b8189dd">USB_COUNT2_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;(0x00007C00U)</td></tr>
<tr class="separator:ga51249f809be2ee225513613e6b8189dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace1831486761d9efda4d1bb44899cb62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace1831486761d9efda4d1bb44899cb62">USB_COUNT2_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:gace1831486761d9efda4d1bb44899cb62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ae2d71c7457670bc3e73864f6652e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ae2d71c7457670bc3e73864f6652e34">USB_COUNT2_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;(0x00000800U)</td></tr>
<tr class="separator:ga6ae2d71c7457670bc3e73864f6652e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9510ae0cc724af72c3b6abe96438613c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9510ae0cc724af72c3b6abe96438613c">USB_COUNT2_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:ga9510ae0cc724af72c3b6abe96438613c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab703e72c99a86356fc94975661ee3dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab703e72c99a86356fc94975661ee3dfa">USB_COUNT2_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:gab703e72c99a86356fc94975661ee3dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0348126db3c9e40f3ed4eb77d256fd4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0348126db3c9e40f3ed4eb77d256fd4f">USB_COUNT2_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:ga0348126db3c9e40f3ed4eb77d256fd4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89ed7be1ce46ae7952d51d38618d7a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89ed7be1ce46ae7952d51d38618d7a82">USB_COUNT2_RX_0_BLSIZE_0</a>&#160;&#160;&#160;(0x00008000U)</td></tr>
<tr class="separator:ga89ed7be1ce46ae7952d51d38618d7a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3a9d85f8530c4249512470bf14a09a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa3a9d85f8530c4249512470bf14a09a">USB_COUNT2_RX_1_COUNT2_RX_1</a>&#160;&#160;&#160;(0x03FF0000U)</td></tr>
<tr class="separator:gaaa3a9d85f8530c4249512470bf14a09a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f6d2a2f6909cbf3543629548ba51fc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f6d2a2f6909cbf3543629548ba51fc2">USB_COUNT2_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;(0x7C000000U)</td></tr>
<tr class="separator:ga9f6d2a2f6909cbf3543629548ba51fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b0998980832f7ef957bec3547d041d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0998980832f7ef957bec3547d041d8">USB_COUNT2_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;(0x04000000U)</td></tr>
<tr class="separator:ga6b0998980832f7ef957bec3547d041d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga224166bbab0f16a95962d3c1e704e14e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga224166bbab0f16a95962d3c1e704e14e">USB_COUNT2_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;(0x08000000U)</td></tr>
<tr class="separator:ga224166bbab0f16a95962d3c1e704e14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b53c6be129906d7d63d9b88384e7ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b53c6be129906d7d63d9b88384e7ed2">USB_COUNT2_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga7b53c6be129906d7d63d9b88384e7ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50c773e3a2503f6c5e3e88b2d56f1d1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50c773e3a2503f6c5e3e88b2d56f1d1d">USB_COUNT2_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:ga50c773e3a2503f6c5e3e88b2d56f1d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb0cf76c39101eab6b9bd733c1f33716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb0cf76c39101eab6b9bd733c1f33716">USB_COUNT2_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:gabb0cf76c39101eab6b9bd733c1f33716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8e9c03223bb6f8e2977672a33e67510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8e9c03223bb6f8e2977672a33e67510">USB_COUNT2_RX_1_BLSIZE_1</a>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:gaf8e9c03223bb6f8e2977672a33e67510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35f86e7dd0bdaa14454613ce773b36be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35f86e7dd0bdaa14454613ce773b36be">USB_COUNT3_RX_0_COUNT3_RX_0</a>&#160;&#160;&#160;(0x000003FFU)</td></tr>
<tr class="separator:ga35f86e7dd0bdaa14454613ce773b36be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf80e5e92027d75c9c2e7bae05304759a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf80e5e92027d75c9c2e7bae05304759a">USB_COUNT3_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;(0x00007C00U)</td></tr>
<tr class="separator:gaf80e5e92027d75c9c2e7bae05304759a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a399d2c4a6677ccf3f7388f0ec1af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7a399d2c4a6677ccf3f7388f0ec1af5">USB_COUNT3_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:gad7a399d2c4a6677ccf3f7388f0ec1af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga364d64e94330be32c1d29f7b4da2d84f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga364d64e94330be32c1d29f7b4da2d84f">USB_COUNT3_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;(0x00000800U)</td></tr>
<tr class="separator:ga364d64e94330be32c1d29f7b4da2d84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c90043536e912ad1d906b736b12eb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88c90043536e912ad1d906b736b12eb2">USB_COUNT3_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:ga88c90043536e912ad1d906b736b12eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02813cf6149e593a06e76366a574f5bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02813cf6149e593a06e76366a574f5bb">USB_COUNT3_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:ga02813cf6149e593a06e76366a574f5bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8636cbba20c6dd1d0d47dab9ae9bad04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8636cbba20c6dd1d0d47dab9ae9bad04">USB_COUNT3_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:ga8636cbba20c6dd1d0d47dab9ae9bad04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ab0273f7e420e1c718fb591d44142f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95ab0273f7e420e1c718fb591d44142f">USB_COUNT3_RX_0_BLSIZE_0</a>&#160;&#160;&#160;(0x00008000U)</td></tr>
<tr class="separator:ga95ab0273f7e420e1c718fb591d44142f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac983eb2e53866d74ea8c7423294e27f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac983eb2e53866d74ea8c7423294e27f0">USB_COUNT3_RX_1_COUNT3_RX_1</a>&#160;&#160;&#160;(0x03FF0000U)</td></tr>
<tr class="separator:gac983eb2e53866d74ea8c7423294e27f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3dc8cad5df5e048f6ce420926dfa3a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3dc8cad5df5e048f6ce420926dfa3a7">USB_COUNT3_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;(0x7C000000U)</td></tr>
<tr class="separator:gab3dc8cad5df5e048f6ce420926dfa3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b72ae69111227f1cae04168c721aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58b72ae69111227f1cae04168c721aaa">USB_COUNT3_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;(0x04000000U)</td></tr>
<tr class="separator:ga58b72ae69111227f1cae04168c721aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2712471ea0c1eac0fa900568205daa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2712471ea0c1eac0fa900568205daa9">USB_COUNT3_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;(0x08000000U)</td></tr>
<tr class="separator:gaf2712471ea0c1eac0fa900568205daa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b56366bb66ae13c62492efa9cd087a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b56366bb66ae13c62492efa9cd087a0">USB_COUNT3_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga0b56366bb66ae13c62492efa9cd087a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga921481514c0bda9e887de808998ed359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga921481514c0bda9e887de808998ed359">USB_COUNT3_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:ga921481514c0bda9e887de808998ed359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfc2bc433f3b457cac18bb781ab3c254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfc2bc433f3b457cac18bb781ab3c254">USB_COUNT3_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:gadfc2bc433f3b457cac18bb781ab3c254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga292e02c41e73a31a9670c91271700031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga292e02c41e73a31a9670c91271700031">USB_COUNT3_RX_1_BLSIZE_1</a>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga292e02c41e73a31a9670c91271700031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e118f03aff3fef293d7a1a29a77952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3e118f03aff3fef293d7a1a29a77952">USB_COUNT4_RX_0_COUNT4_RX_0</a>&#160;&#160;&#160;(0x000003FFU)</td></tr>
<tr class="separator:gac3e118f03aff3fef293d7a1a29a77952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66145d20783f563b08b083b220863ff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66145d20783f563b08b083b220863ff7">USB_COUNT4_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;(0x00007C00U)</td></tr>
<tr class="separator:ga66145d20783f563b08b083b220863ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c31be1adf15d7d9cc85befdaf68b89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4c31be1adf15d7d9cc85befdaf68b89">USB_COUNT4_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:gaa4c31be1adf15d7d9cc85befdaf68b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb598992bac6e703dd91fde8e618771b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb598992bac6e703dd91fde8e618771b">USB_COUNT4_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;(0x00000800U)</td></tr>
<tr class="separator:gaeb598992bac6e703dd91fde8e618771b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacda75878ba97e8cb6f55f9eec73c16d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacda75878ba97e8cb6f55f9eec73c16d1">USB_COUNT4_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:gacda75878ba97e8cb6f55f9eec73c16d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3ba819eb08c96e36961cf27dd5047b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa3ba819eb08c96e36961cf27dd5047b">USB_COUNT4_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:gafa3ba819eb08c96e36961cf27dd5047b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f27fc34dcbb6bcfbcdc57cc1145ee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33f27fc34dcbb6bcfbcdc57cc1145ee9">USB_COUNT4_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:ga33f27fc34dcbb6bcfbcdc57cc1145ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab637abe54b3de44707513cde5bcb8424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab637abe54b3de44707513cde5bcb8424">USB_COUNT4_RX_0_BLSIZE_0</a>&#160;&#160;&#160;(0x00008000U)</td></tr>
<tr class="separator:gab637abe54b3de44707513cde5bcb8424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga341680c85474ae283122dbfda527f7eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga341680c85474ae283122dbfda527f7eb">USB_COUNT4_RX_1_COUNT4_RX_1</a>&#160;&#160;&#160;(0x03FF0000U)</td></tr>
<tr class="separator:ga341680c85474ae283122dbfda527f7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311a144c7f2f97a7a8a07e60fddc539e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga311a144c7f2f97a7a8a07e60fddc539e">USB_COUNT4_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;(0x7C000000U)</td></tr>
<tr class="separator:ga311a144c7f2f97a7a8a07e60fddc539e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab75df097c1a96dec6eda7aaee267d007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab75df097c1a96dec6eda7aaee267d007">USB_COUNT4_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;(0x04000000U)</td></tr>
<tr class="separator:gab75df097c1a96dec6eda7aaee267d007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf386033654fc3d717fee3125998874f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf386033654fc3d717fee3125998874f">USB_COUNT4_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;(0x08000000U)</td></tr>
<tr class="separator:gacf386033654fc3d717fee3125998874f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa192016d2af94ffbc4e2527911782e64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa192016d2af94ffbc4e2527911782e64">USB_COUNT4_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:gaa192016d2af94ffbc4e2527911782e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fdfeb4ecc9bc9209d52050799053a4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fdfeb4ecc9bc9209d52050799053a4e">USB_COUNT4_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:ga5fdfeb4ecc9bc9209d52050799053a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fa689a90257ee009b2fcf8fdd892853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fa689a90257ee009b2fcf8fdd892853">USB_COUNT4_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga6fa689a90257ee009b2fcf8fdd892853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552fd27d3768fe7bfa860b97e9d1321d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga552fd27d3768fe7bfa860b97e9d1321d">USB_COUNT4_RX_1_BLSIZE_1</a>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga552fd27d3768fe7bfa860b97e9d1321d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d891204b7a783b7a0f48758e9bc3801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d891204b7a783b7a0f48758e9bc3801">USB_COUNT5_RX_0_COUNT5_RX_0</a>&#160;&#160;&#160;(0x000003FFU)</td></tr>
<tr class="separator:ga0d891204b7a783b7a0f48758e9bc3801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e3189bb99916c8f1de960f195c64204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e3189bb99916c8f1de960f195c64204">USB_COUNT5_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;(0x00007C00U)</td></tr>
<tr class="separator:ga8e3189bb99916c8f1de960f195c64204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8960839d232792e5f03018573ac166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f8960839d232792e5f03018573ac166">USB_COUNT5_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:ga3f8960839d232792e5f03018573ac166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4045ebc4e99ca0a87904934c609f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4045ebc4e99ca0a87904934c609f94">USB_COUNT5_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;(0x00000800U)</td></tr>
<tr class="separator:ga7f4045ebc4e99ca0a87904934c609f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6b0476f026153dd0ce4b1b3958ec68f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6b0476f026153dd0ce4b1b3958ec68f">USB_COUNT5_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:gae6b0476f026153dd0ce4b1b3958ec68f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf685080c4ad7960cdc491bab14646219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf685080c4ad7960cdc491bab14646219">USB_COUNT5_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:gaf685080c4ad7960cdc491bab14646219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9074f5cc42e2ff6281f4122815edccd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9074f5cc42e2ff6281f4122815edccd5">USB_COUNT5_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:ga9074f5cc42e2ff6281f4122815edccd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafedf3bc905d24c1a183464de1eb37d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafedf3bc905d24c1a183464de1eb37d0e">USB_COUNT5_RX_0_BLSIZE_0</a>&#160;&#160;&#160;(0x00008000U)</td></tr>
<tr class="separator:gafedf3bc905d24c1a183464de1eb37d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c36cc476f3adadd448e0513b6bf39c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c36cc476f3adadd448e0513b6bf39c6">USB_COUNT5_RX_1_COUNT5_RX_1</a>&#160;&#160;&#160;(0x03FF0000U)</td></tr>
<tr class="separator:ga9c36cc476f3adadd448e0513b6bf39c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55c2f8f6a6433e61264d950139824c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55c2f8f6a6433e61264d950139824c03">USB_COUNT5_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;(0x7C000000U)</td></tr>
<tr class="separator:ga55c2f8f6a6433e61264d950139824c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac154eb9b4430398a9f6cec73735cf696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac154eb9b4430398a9f6cec73735cf696">USB_COUNT5_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;(0x04000000U)</td></tr>
<tr class="separator:gac154eb9b4430398a9f6cec73735cf696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c0407a2d6f64e51a9bf29a1f73eee55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c0407a2d6f64e51a9bf29a1f73eee55">USB_COUNT5_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;(0x08000000U)</td></tr>
<tr class="separator:ga9c0407a2d6f64e51a9bf29a1f73eee55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64f0457e141894a4285f2aff5e523861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64f0457e141894a4285f2aff5e523861">USB_COUNT5_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga64f0457e141894a4285f2aff5e523861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce90baf290473b81235f97c4a418ab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce90baf290473b81235f97c4a418ab2">USB_COUNT5_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:ga6ce90baf290473b81235f97c4a418ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af1794e0b7503d7f0122d9f5d11b1d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0af1794e0b7503d7f0122d9f5d11b1d7">USB_COUNT5_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga0af1794e0b7503d7f0122d9f5d11b1d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc337769fdfdae8dbca3859e6c73dce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc337769fdfdae8dbca3859e6c73dce">USB_COUNT5_RX_1_BLSIZE_1</a>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga1bc337769fdfdae8dbca3859e6c73dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1314f10984417f05b9e25252a21a9bd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1314f10984417f05b9e25252a21a9bd9">USB_COUNT6_RX_0_COUNT6_RX_0</a>&#160;&#160;&#160;(0x000003FFU)</td></tr>
<tr class="separator:ga1314f10984417f05b9e25252a21a9bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa72c65778170a0351203fedff5fbb6d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa72c65778170a0351203fedff5fbb6d4">USB_COUNT6_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;(0x00007C00U)</td></tr>
<tr class="separator:gaa72c65778170a0351203fedff5fbb6d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3c43ca573b0f3075486a96d3f83bff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3c43ca573b0f3075486a96d3f83bff">USB_COUNT6_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:gaae3c43ca573b0f3075486a96d3f83bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9955b4c33f02416fed3ed6162311e5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9955b4c33f02416fed3ed6162311e5ad">USB_COUNT6_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;(0x00000800U)</td></tr>
<tr class="separator:ga9955b4c33f02416fed3ed6162311e5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a43edac299903129ec17cfe823f7a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42a43edac299903129ec17cfe823f7a1">USB_COUNT6_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:ga42a43edac299903129ec17cfe823f7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d368e0d6c069f261402e886162da67e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d368e0d6c069f261402e886162da67e">USB_COUNT6_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:ga0d368e0d6c069f261402e886162da67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5277d3cc2e53537cf7fb6c53c8fafa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb5277d3cc2e53537cf7fb6c53c8fafa">USB_COUNT6_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:gaeb5277d3cc2e53537cf7fb6c53c8fafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb1bd8accdbf73d1461531d23ca1bc5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb1bd8accdbf73d1461531d23ca1bc5c">USB_COUNT6_RX_0_BLSIZE_0</a>&#160;&#160;&#160;(0x00008000U)</td></tr>
<tr class="separator:gafb1bd8accdbf73d1461531d23ca1bc5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac865707698b11877beb6186db91e45d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac865707698b11877beb6186db91e45d6">USB_COUNT6_RX_1_COUNT6_RX_1</a>&#160;&#160;&#160;(0x03FF0000U)</td></tr>
<tr class="separator:gac865707698b11877beb6186db91e45d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ce1f6227038549f4a52f979f82ee81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45ce1f6227038549f4a52f979f82ee81">USB_COUNT6_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;(0x7C000000U)</td></tr>
<tr class="separator:ga45ce1f6227038549f4a52f979f82ee81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0554791da2f68333d97599361c7b5992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0554791da2f68333d97599361c7b5992">USB_COUNT6_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;(0x04000000U)</td></tr>
<tr class="separator:ga0554791da2f68333d97599361c7b5992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac946eecdd872c11b3ac1ef0f7ebaa225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac946eecdd872c11b3ac1ef0f7ebaa225">USB_COUNT6_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;(0x08000000U)</td></tr>
<tr class="separator:gac946eecdd872c11b3ac1ef0f7ebaa225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58afc8b1560c1ffae4e98f43eea1b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf58afc8b1560c1ffae4e98f43eea1b14">USB_COUNT6_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:gaf58afc8b1560c1ffae4e98f43eea1b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7076eee4a7fb33d3bdbb328c8f19ecbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7076eee4a7fb33d3bdbb328c8f19ecbc">USB_COUNT6_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:ga7076eee4a7fb33d3bdbb328c8f19ecbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga051bf5ecf7ebf29cebcda705be29aab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga051bf5ecf7ebf29cebcda705be29aab6">USB_COUNT6_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga051bf5ecf7ebf29cebcda705be29aab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e60cccbd4eb561d4b3415f483f9d82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95e60cccbd4eb561d4b3415f483f9d82">USB_COUNT6_RX_1_BLSIZE_1</a>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga95e60cccbd4eb561d4b3415f483f9d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ea08477bbfbdebb3e018687800cbd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1ea08477bbfbdebb3e018687800cbd9">USB_COUNT7_RX_0_COUNT7_RX_0</a>&#160;&#160;&#160;(0x000003FFU)</td></tr>
<tr class="separator:gad1ea08477bbfbdebb3e018687800cbd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41fa51030416044612addae0b6553f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41fa51030416044612addae0b6553f99">USB_COUNT7_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;(0x00007C00U)</td></tr>
<tr class="separator:ga41fa51030416044612addae0b6553f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a8f7f4b9208d685a5298d03fee6fa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a8f7f4b9208d685a5298d03fee6fa0">USB_COUNT7_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:gac5a8f7f4b9208d685a5298d03fee6fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aab70fc0d9fd8bd091e6757f672251f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aab70fc0d9fd8bd091e6757f672251f">USB_COUNT7_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;(0x00000800U)</td></tr>
<tr class="separator:ga3aab70fc0d9fd8bd091e6757f672251f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f5f362f5ee77b5ec03a025aeaba0e79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f5f362f5ee77b5ec03a025aeaba0e79">USB_COUNT7_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:ga2f5f362f5ee77b5ec03a025aeaba0e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga256fb30d499aec4ac5b3466dda535dbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga256fb30d499aec4ac5b3466dda535dbd">USB_COUNT7_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:ga256fb30d499aec4ac5b3466dda535dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8855ec0bd405f30270cecf5f8368cf3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8855ec0bd405f30270cecf5f8368cf3b">USB_COUNT7_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:ga8855ec0bd405f30270cecf5f8368cf3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0931f0ac0d4e96fdfb5b49ecd7f513be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0931f0ac0d4e96fdfb5b49ecd7f513be">USB_COUNT7_RX_0_BLSIZE_0</a>&#160;&#160;&#160;(0x00008000U)</td></tr>
<tr class="separator:ga0931f0ac0d4e96fdfb5b49ecd7f513be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5cc32a38662dbefcd8d1ddd5e7c9f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5cc32a38662dbefcd8d1ddd5e7c9f8d">USB_COUNT7_RX_1_COUNT7_RX_1</a>&#160;&#160;&#160;(0x03FF0000U)</td></tr>
<tr class="separator:gae5cc32a38662dbefcd8d1ddd5e7c9f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga987278b8b59704e6ff1458d6448b0ab9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga987278b8b59704e6ff1458d6448b0ab9">USB_COUNT7_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;(0x7C000000U)</td></tr>
<tr class="separator:ga987278b8b59704e6ff1458d6448b0ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad559fd55f00344b85c0adcf4457b0b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad559fd55f00344b85c0adcf4457b0b07">USB_COUNT7_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;(0x04000000U)</td></tr>
<tr class="separator:gad559fd55f00344b85c0adcf4457b0b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf85d83040fdce1d47c2bb4bd1a1af97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf85d83040fdce1d47c2bb4bd1a1af97">USB_COUNT7_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;(0x08000000U)</td></tr>
<tr class="separator:gacf85d83040fdce1d47c2bb4bd1a1af97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b2119f2d24e00121f40a20de6114094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b2119f2d24e00121f40a20de6114094">USB_COUNT7_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga3b2119f2d24e00121f40a20de6114094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c340bb4814868819551a054e43636a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c340bb4814868819551a054e43636a3">USB_COUNT7_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:ga0c340bb4814868819551a054e43636a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4424fb27d6dd5fc0af3e9e45893cbb4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4424fb27d6dd5fc0af3e9e45893cbb4a">USB_COUNT7_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga4424fb27d6dd5fc0af3e9e45893cbb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c83c047d53c5609b057b673205b84ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c83c047d53c5609b057b673205b84ff">USB_COUNT7_RX_1_BLSIZE_1</a>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga0c83c047d53c5609b057b673205b84ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a1da6274cc0fb20e75dfbe1a20ab62e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1a1da6274cc0fb20e75dfbe1a20ab62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8676c7d294b92a9ea0d0f1b088308ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed">WWDG_CR_T_Msk</a>&#160;&#160;&#160;(0x7FU &lt;&lt; WWDG_CR_T_Pos)</td></tr>
<tr class="separator:gaa8676c7d294b92a9ea0d0f1b088308ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga400774feb33ed7544d57d6a0a76e0f70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70">WWDG_CR_T</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed">WWDG_CR_T_Msk</a></td></tr>
<tr class="separator:ga400774feb33ed7544d57d6a0a76e0f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305c0da4633020b9696d64a1785fa29c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c">WWDG_CR_T_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; WWDG_CR_T_Pos)</td></tr>
<tr class="separator:ga305c0da4633020b9696d64a1785fa29c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e5ea3baea1e37b0446e56e910c3409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409">WWDG_CR_T_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; WWDG_CR_T_Pos)</td></tr>
<tr class="separator:ga44e5ea3baea1e37b0446e56e910c3409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67e7b9fa1867ecd6a9dd4b28381e4229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229">WWDG_CR_T_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; WWDG_CR_T_Pos)</td></tr>
<tr class="separator:ga67e7b9fa1867ecd6a9dd4b28381e4229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ede5bff80b5b979a44d073205f5930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930">WWDG_CR_T_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; WWDG_CR_T_Pos)</td></tr>
<tr class="separator:ga64ede5bff80b5b979a44d073205f5930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbc9c4a71473ceb1fde58a1d6054a7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe">WWDG_CR_T_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; WWDG_CR_T_Pos)</td></tr>
<tr class="separator:gabbc9c4a71473ceb1fde58a1d6054a7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f41b8c9b91c0632521373203bcb5b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64">WWDG_CR_T_5</a>&#160;&#160;&#160;(0x20U &lt;&lt; WWDG_CR_T_Pos)</td></tr>
<tr class="separator:ga9f41b8c9b91c0632521373203bcb5b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8abc0d44e390aabc2c7f787f2ed0b632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632">WWDG_CR_T_6</a>&#160;&#160;&#160;(0x40U &lt;&lt; WWDG_CR_T_Pos)</td></tr>
<tr class="separator:ga8abc0d44e390aabc2c7f787f2ed0b632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d510237467b8e10ca1001574671ad8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d510237467b8e10ca1001574671ad8e">WWDG_CR_T0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c">WWDG_CR_T_0</a></td></tr>
<tr class="separator:ga4d510237467b8e10ca1001574671ad8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed4b5d3f4d2e0540058fd2253a8feb95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed4b5d3f4d2e0540058fd2253a8feb95">WWDG_CR_T1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409">WWDG_CR_T_1</a></td></tr>
<tr class="separator:gaed4b5d3f4d2e0540058fd2253a8feb95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e9559da387f10bac2dc8ab0d4f6e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c">WWDG_CR_T2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229">WWDG_CR_T_2</a></td></tr>
<tr class="separator:gaa4e9559da387f10bac2dc8ab0d4f6e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e344f4a12c60e57cb643511379b261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1e344f4a12c60e57cb643511379b261">WWDG_CR_T3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930">WWDG_CR_T_3</a></td></tr>
<tr class="separator:gab1e344f4a12c60e57cb643511379b261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1f89d17eb4b3bb1b67c2b0185061e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1f89d17eb4b3bb1b67c2b0185061e45">WWDG_CR_T4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe">WWDG_CR_T_4</a></td></tr>
<tr class="separator:gaf1f89d17eb4b3bb1b67c2b0185061e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc9870e0e3a5c171b9c1db817afcf0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc9870e0e3a5c171b9c1db817afcf0ee">WWDG_CR_T5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64">WWDG_CR_T_5</a></td></tr>
<tr class="separator:gadc9870e0e3a5c171b9c1db817afcf0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a493575c9a7c6006a3af9d13399268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3a493575c9a7c6006a3af9d13399268">WWDG_CR_T6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632">WWDG_CR_T_6</a></td></tr>
<tr class="separator:gab3a493575c9a7c6006a3af9d13399268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51b9fed94bc5fdbc67446173e1b3676c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51b9fed94bc5fdbc67446173e1b3676c">WWDG_CR_WDGA_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga51b9fed94bc5fdbc67446173e1b3676c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06bd586be3859790f803c1275ea52390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390">WWDG_CR_WDGA_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; WWDG_CR_WDGA_Pos)</td></tr>
<tr class="separator:ga06bd586be3859790f803c1275ea52390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab647e9997b8b8e67de72af1aaea3f52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f">WWDG_CR_WDGA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390">WWDG_CR_WDGA_Msk</a></td></tr>
<tr class="separator:gab647e9997b8b8e67de72af1aaea3f52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c98c783bea6069765360fcd6df341b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae9c98c783bea6069765360fcd6df341b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aed21af49014ce535798f9beead136d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d">WWDG_CFR_W_Msk</a>&#160;&#160;&#160;(0x7FU &lt;&lt; WWDG_CFR_W_Pos)</td></tr>
<tr class="separator:ga3aed21af49014ce535798f9beead136d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfbb9991bd6a3699399ca569c71fe8c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9">WWDG_CFR_W</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d">WWDG_CFR_W_Msk</a></td></tr>
<tr class="separator:gabfbb9991bd6a3699399ca569c71fe8c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f4016f9990c2657acdf7521233d16d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d">WWDG_CFR_W_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; WWDG_CFR_W_Pos)</td></tr>
<tr class="separator:ga26f4016f9990c2657acdf7521233d16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546410b3ec62e976c0f590cf9f216bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3">WWDG_CFR_W_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; WWDG_CFR_W_Pos)</td></tr>
<tr class="separator:ga546410b3ec62e976c0f590cf9f216bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3de841283deaea061d977392805211d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d">WWDG_CFR_W_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; WWDG_CFR_W_Pos)</td></tr>
<tr class="separator:gac3de841283deaea061d977392805211d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0394248f2a4e4b6ba6c28024fa961a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99">WWDG_CFR_W_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; WWDG_CFR_W_Pos)</td></tr>
<tr class="separator:ga0394248f2a4e4b6ba6c28024fa961a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25594b7ced3e1277b636caf02416a4e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7">WWDG_CFR_W_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; WWDG_CFR_W_Pos)</td></tr>
<tr class="separator:ga25594b7ced3e1277b636caf02416a4e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e730800b000f6fe3be5ea43a6e29cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9">WWDG_CFR_W_5</a>&#160;&#160;&#160;(0x20U &lt;&lt; WWDG_CFR_W_Pos)</td></tr>
<tr class="separator:ga7e730800b000f6fe3be5ea43a6e29cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fc25f8d5c23a76d364c1cb5d7518a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17">WWDG_CFR_W_6</a>&#160;&#160;&#160;(0x40U &lt;&lt; WWDG_CFR_W_Pos)</td></tr>
<tr class="separator:ga9fc25f8d5c23a76d364c1cb5d7518a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37e08098d003f44eb8770a9d9bd40d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae37e08098d003f44eb8770a9d9bd40d0">WWDG_CFR_W0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d">WWDG_CFR_W_0</a></td></tr>
<tr class="separator:gae37e08098d003f44eb8770a9d9bd40d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698b68239773862647ef5f9d963b80c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga698b68239773862647ef5f9d963b80c4">WWDG_CFR_W1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3">WWDG_CFR_W_1</a></td></tr>
<tr class="separator:ga698b68239773862647ef5f9d963b80c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166845425e89d01552bac0baeec686d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166845425e89d01552bac0baeec686d9">WWDG_CFR_W2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d">WWDG_CFR_W_2</a></td></tr>
<tr class="separator:ga166845425e89d01552bac0baeec686d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga344253edc9710aa6db6047b76cce723b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga344253edc9710aa6db6047b76cce723b">WWDG_CFR_W3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99">WWDG_CFR_W_3</a></td></tr>
<tr class="separator:ga344253edc9710aa6db6047b76cce723b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec3a0817a2dcde78414d02c0cb5d201d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec3a0817a2dcde78414d02c0cb5d201d">WWDG_CFR_W4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7">WWDG_CFR_W_4</a></td></tr>
<tr class="separator:gaec3a0817a2dcde78414d02c0cb5d201d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8032c21626b10fcf5cd8ad36bc051663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8032c21626b10fcf5cd8ad36bc051663">WWDG_CFR_W5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9">WWDG_CFR_W_5</a></td></tr>
<tr class="separator:ga8032c21626b10fcf5cd8ad36bc051663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga106cdb96da03ce192628f54cefcbec2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga106cdb96da03ce192628f54cefcbec2f">WWDG_CFR_W6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17">WWDG_CFR_W_6</a></td></tr>
<tr class="separator:ga106cdb96da03ce192628f54cefcbec2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga496363a4b305b4aa94d9ec6c80d232f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga496363a4b305b4aa94d9ec6c80d232f1">WWDG_CFR_WDGTB_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga496363a4b305b4aa94d9ec6c80d232f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga627018d443463abccf249b1b848e2b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64">WWDG_CFR_WDGTB_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; WWDG_CFR_WDGTB_Pos)</td></tr>
<tr class="separator:ga627018d443463abccf249b1b848e2b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067b1d8238f1d5613481aba71a946638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638">WWDG_CFR_WDGTB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64">WWDG_CFR_WDGTB_Msk</a></td></tr>
<tr class="separator:ga067b1d8238f1d5613481aba71a946638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab94b761166186987f91d342a5f79695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695">WWDG_CFR_WDGTB_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; WWDG_CFR_WDGTB_Pos)</td></tr>
<tr class="separator:gaab94b761166186987f91d342a5f79695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9120ceb094ab327ec766a06fc66ef401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401">WWDG_CFR_WDGTB_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; WWDG_CFR_WDGTB_Pos)</td></tr>
<tr class="separator:ga9120ceb094ab327ec766a06fc66ef401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4858525604534e493b8a09e0b04ace61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4858525604534e493b8a09e0b04ace61">WWDG_CFR_WDGTB0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695">WWDG_CFR_WDGTB_0</a></td></tr>
<tr class="separator:ga4858525604534e493b8a09e0b04ace61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d53e6fa74c43522ebacd6dd6f450d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d53e6fa74c43522ebacd6dd6f450d33">WWDG_CFR_WDGTB1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401">WWDG_CFR_WDGTB_1</a></td></tr>
<tr class="separator:ga9d53e6fa74c43522ebacd6dd6f450d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b4e702f6496841d60bc7ada8d68d648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b4e702f6496841d60bc7ada8d68d648">WWDG_CFR_EWI_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga6b4e702f6496841d60bc7ada8d68d648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4ed7e970421b1b4b4b0f94e3296117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117">WWDG_CFR_EWI_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; WWDG_CFR_EWI_Pos)</td></tr>
<tr class="separator:gaca4ed7e970421b1b4b4b0f94e3296117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931941dc5d795502371ac5dd8fbac1e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9">WWDG_CFR_EWI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117">WWDG_CFR_EWI_Msk</a></td></tr>
<tr class="separator:ga931941dc5d795502371ac5dd8fbac1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c37d2819f82d4cec6c8c9a9250ee43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4c37d2819f82d4cec6c8c9a9250ee43">WWDG_SR_EWIF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac4c37d2819f82d4cec6c8c9a9250ee43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284cdb5e7c17598a03a9a0790dd7508c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c">WWDG_SR_EWIF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; WWDG_SR_EWIF_Pos)</td></tr>
<tr class="separator:ga284cdb5e7c17598a03a9a0790dd7508c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96cf9ddd91b6079c5aceef6f3e857b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69">WWDG_SR_EWIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c">WWDG_SR_EWIF_Msk</a></td></tr>
<tr class="separator:ga96cf9ddd91b6079c5aceef6f3e857b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae062a243b69b8a56226b0349ec51a9ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae062a243b69b8a56226b0349ec51a9ef">SysTick_CTRL_ENABLE</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gae062a243b69b8a56226b0349ec51a9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2621dc0d596c0c744d80e31f040820a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2621dc0d596c0c744d80e31f040820a">SysTick_CTRL_TICKINT</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gaf2621dc0d596c0c744d80e31f040820a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1f84beb52c644f8eaa67e4067708c7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1f84beb52c644f8eaa67e4067708c7d">SysTick_CTRL_CLKSOURCE</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:gaa1f84beb52c644f8eaa67e4067708c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga088dc188d27ba601d5098bb0f7ec5ed7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga088dc188d27ba601d5098bb0f7ec5ed7">SysTick_CTRL_COUNTFLAG</a>&#160;&#160;&#160;(0x00010000U)</td></tr>
<tr class="separator:ga088dc188d27ba601d5098bb0f7ec5ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42fe61867f9c2975ef85d820856302f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42fe61867f9c2975ef85d820856302f5">SysTick_LOAD_RELOAD</a>&#160;&#160;&#160;(0x00FFFFFFU)</td></tr>
<tr class="separator:ga42fe61867f9c2975ef85d820856302f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20551e8942a2f7578740ef8d2797f5e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20551e8942a2f7578740ef8d2797f5e2">SysTick_VAL_CURRENT</a>&#160;&#160;&#160;(0x00FFFFFFU)</td></tr>
<tr class="separator:ga20551e8942a2f7578740ef8d2797f5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cd8d9bf0fcebcaf96e2f9a131b123d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cd8d9bf0fcebcaf96e2f9a131b123d2">SysTick_CALIB_TENMS</a>&#160;&#160;&#160;(0x00FFFFFFU)</td></tr>
<tr class="separator:ga3cd8d9bf0fcebcaf96e2f9a131b123d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e88399828475c370fc777a1ab2d3d58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e88399828475c370fc777a1ab2d3d58">SysTick_CALIB_SKEW</a>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga4e88399828475c370fc777a1ab2d3d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315aef6279fff87c0dd1fbb691e4d83d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga315aef6279fff87c0dd1fbb691e4d83d">SysTick_CALIB_NOREF</a>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga315aef6279fff87c0dd1fbb691e4d83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5630b35892669d1c93e860839b6ec16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5630b35892669d1c93e860839b6ec16">NVIC_ISER_SETENA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa5630b35892669d1c93e860839b6ec16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a261ba7aee37fafaf8c25e24e696bec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a261ba7aee37fafaf8c25e24e696bec">NVIC_ISER_SETENA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:ga8a261ba7aee37fafaf8c25e24e696bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga524d6bb507267b757f54a89b89a8b7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga524d6bb507267b757f54a89b89a8b7b2">NVIC_ISER_SETENA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a261ba7aee37fafaf8c25e24e696bec">NVIC_ISER_SETENA_Msk</a></td></tr>
<tr class="separator:ga524d6bb507267b757f54a89b89a8b7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4682204947d21842495025382e45a8fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4682204947d21842495025382e45a8fb">NVIC_ISER_SETENA_0</a>&#160;&#160;&#160;(0x00000001U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:ga4682204947d21842495025382e45a8fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f31ee863432615256b137741793a77a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f31ee863432615256b137741793a77a">NVIC_ISER_SETENA_1</a>&#160;&#160;&#160;(0x00000002U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:ga3f31ee863432615256b137741793a77a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95058dbce83ff1339536029665d216e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95058dbce83ff1339536029665d216e8">NVIC_ISER_SETENA_2</a>&#160;&#160;&#160;(0x00000004U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:ga95058dbce83ff1339536029665d216e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bb1cf3d86f49f6785d125fa18352039"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bb1cf3d86f49f6785d125fa18352039">NVIC_ISER_SETENA_3</a>&#160;&#160;&#160;(0x00000008U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:ga8bb1cf3d86f49f6785d125fa18352039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga131d008c6bc5bc26b989913d18d01204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga131d008c6bc5bc26b989913d18d01204">NVIC_ISER_SETENA_4</a>&#160;&#160;&#160;(0x00000010U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:ga131d008c6bc5bc26b989913d18d01204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc5a554385260be8ebda6433b691fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc5a554385260be8ebda6433b691fb2">NVIC_ISER_SETENA_5</a>&#160;&#160;&#160;(0x00000020U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:ga6cc5a554385260be8ebda6433b691fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7851457a3c800072677e5cae54cc6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7851457a3c800072677e5cae54cc6cc">NVIC_ISER_SETENA_6</a>&#160;&#160;&#160;(0x00000040U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:gaf7851457a3c800072677e5cae54cc6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84068d07c3276a8c03b13aecf67a8ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84068d07c3276a8c03b13aecf67a8ca1">NVIC_ISER_SETENA_7</a>&#160;&#160;&#160;(0x00000080U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:ga84068d07c3276a8c03b13aecf67a8ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga259f4752dc739afb8aaf1e4146019ec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga259f4752dc739afb8aaf1e4146019ec9">NVIC_ISER_SETENA_8</a>&#160;&#160;&#160;(0x00000100U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:ga259f4752dc739afb8aaf1e4146019ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga371e8d82dd1bcc44c2ea8e90a66c5ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga371e8d82dd1bcc44c2ea8e90a66c5ae5">NVIC_ISER_SETENA_9</a>&#160;&#160;&#160;(0x00000200U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:ga371e8d82dd1bcc44c2ea8e90a66c5ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a05a01f82e832e6da3452d39a7a6e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9a05a01f82e832e6da3452d39a7a6e2">NVIC_ISER_SETENA_10</a>&#160;&#160;&#160;(0x00000400U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:gaa9a05a01f82e832e6da3452d39a7a6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b78aa3c425d86301dc148de43115b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b78aa3c425d86301dc148de43115b48">NVIC_ISER_SETENA_11</a>&#160;&#160;&#160;(0x00000800U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:ga3b78aa3c425d86301dc148de43115b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga447fc01ce241d2ae3cdb631498587efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga447fc01ce241d2ae3cdb631498587efd">NVIC_ISER_SETENA_12</a>&#160;&#160;&#160;(0x00001000U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:ga447fc01ce241d2ae3cdb631498587efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga320d26a7e0e94b3f459bec4c90a3559a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga320d26a7e0e94b3f459bec4c90a3559a">NVIC_ISER_SETENA_13</a>&#160;&#160;&#160;(0x00002000U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:ga320d26a7e0e94b3f459bec4c90a3559a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dcc230344b6e3401962a260e9ad7d45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dcc230344b6e3401962a260e9ad7d45">NVIC_ISER_SETENA_14</a>&#160;&#160;&#160;(0x00004000U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:ga3dcc230344b6e3401962a260e9ad7d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c792f54013ef2bf46392c813a9f966e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c792f54013ef2bf46392c813a9f966e">NVIC_ISER_SETENA_15</a>&#160;&#160;&#160;(0x00008000U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:ga4c792f54013ef2bf46392c813a9f966e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574e2c400afa40e90866dec2746b6e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga574e2c400afa40e90866dec2746b6e3a">NVIC_ISER_SETENA_16</a>&#160;&#160;&#160;(0x00010000U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:ga574e2c400afa40e90866dec2746b6e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e6e7ac573075a189cafae29dee4af3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e6e7ac573075a189cafae29dee4af3e">NVIC_ISER_SETENA_17</a>&#160;&#160;&#160;(0x00020000U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:ga5e6e7ac573075a189cafae29dee4af3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79519b08aa1fbf9449d754f03eaa49d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79519b08aa1fbf9449d754f03eaa49d6">NVIC_ISER_SETENA_18</a>&#160;&#160;&#160;(0x00040000U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:ga79519b08aa1fbf9449d754f03eaa49d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf92a4a2157b8a53c07d0f13f6acc9d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf92a4a2157b8a53c07d0f13f6acc9d6b">NVIC_ISER_SETENA_19</a>&#160;&#160;&#160;(0x00080000U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:gaf92a4a2157b8a53c07d0f13f6acc9d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga765aebd3b4d179659c11212754d495d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga765aebd3b4d179659c11212754d495d4">NVIC_ISER_SETENA_20</a>&#160;&#160;&#160;(0x00100000U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:ga765aebd3b4d179659c11212754d495d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b78a46bbcf70086a2cd26973f7420cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b78a46bbcf70086a2cd26973f7420cd">NVIC_ISER_SETENA_21</a>&#160;&#160;&#160;(0x00200000U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:ga8b78a46bbcf70086a2cd26973f7420cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2166c96acab924d0cc6e84c019046a78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2166c96acab924d0cc6e84c019046a78">NVIC_ISER_SETENA_22</a>&#160;&#160;&#160;(0x00400000U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:ga2166c96acab924d0cc6e84c019046a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37a1543e4b66f8662a130e44811d63e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37a1543e4b66f8662a130e44811d63e8">NVIC_ISER_SETENA_23</a>&#160;&#160;&#160;(0x00800000U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:ga37a1543e4b66f8662a130e44811d63e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbac420cda087473b34c86e110b5de0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbac420cda087473b34c86e110b5de0a">NVIC_ISER_SETENA_24</a>&#160;&#160;&#160;(0x01000000U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:gacbac420cda087473b34c86e110b5de0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf75bfd414772f29ac8d7eb20000cbe94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf75bfd414772f29ac8d7eb20000cbe94">NVIC_ISER_SETENA_25</a>&#160;&#160;&#160;(0x02000000U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:gaf75bfd414772f29ac8d7eb20000cbe94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bda2dc8c0afc0b29f8b5ad13ec6fa43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bda2dc8c0afc0b29f8b5ad13ec6fa43">NVIC_ISER_SETENA_26</a>&#160;&#160;&#160;(0x04000000U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:ga9bda2dc8c0afc0b29f8b5ad13ec6fa43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ed656de3e29c9870541b3c47041f0e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ed656de3e29c9870541b3c47041f0e2">NVIC_ISER_SETENA_27</a>&#160;&#160;&#160;(0x08000000U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:ga5ed656de3e29c9870541b3c47041f0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565ddf52fd22e6d5aa9d606da5bfbb96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga565ddf52fd22e6d5aa9d606da5bfbb96">NVIC_ISER_SETENA_28</a>&#160;&#160;&#160;(0x10000000U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:ga565ddf52fd22e6d5aa9d606da5bfbb96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd010353bce4fed442e08ea918a6642a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd010353bce4fed442e08ea918a6642a">NVIC_ISER_SETENA_29</a>&#160;&#160;&#160;(0x20000000U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:gafd010353bce4fed442e08ea918a6642a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1134b329f5284ae7b3e429cb905fa4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1134b329f5284ae7b3e429cb905fa4f">NVIC_ISER_SETENA_30</a>&#160;&#160;&#160;(0x40000000U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:gad1134b329f5284ae7b3e429cb905fa4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab197009ecc0031bc0a8b62bcdbaff37b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab197009ecc0031bc0a8b62bcdbaff37b">NVIC_ISER_SETENA_31</a>&#160;&#160;&#160;(0x80000000U &lt;&lt; NVIC_ISER_SETENA_Pos)</td></tr>
<tr class="separator:gab197009ecc0031bc0a8b62bcdbaff37b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c7c1adc7cef25bbf99f296463cdbe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96c7c1adc7cef25bbf99f296463cdbe1">NVIC_ICER_CLRENA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga96c7c1adc7cef25bbf99f296463cdbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga674df2e2267830a6d0295181ef95c831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga674df2e2267830a6d0295181ef95c831">NVIC_ICER_CLRENA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:ga674df2e2267830a6d0295181ef95c831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb8048ac27c64c34aef747eb3845f07d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb8048ac27c64c34aef747eb3845f07d">NVIC_ICER_CLRENA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga674df2e2267830a6d0295181ef95c831">NVIC_ICER_CLRENA_Msk</a></td></tr>
<tr class="separator:gabb8048ac27c64c34aef747eb3845f07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7c0e8d7ead740fbbc6efe1b44336c4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7c0e8d7ead740fbbc6efe1b44336c4d">NVIC_ICER_CLRENA_0</a>&#160;&#160;&#160;(0x00000001U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:gad7c0e8d7ead740fbbc6efe1b44336c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga701dd2c4365790c5a9506ecc41f9fe3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga701dd2c4365790c5a9506ecc41f9fe3c">NVIC_ICER_CLRENA_1</a>&#160;&#160;&#160;(0x00000002U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:ga701dd2c4365790c5a9506ecc41f9fe3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace5cb2478698a64c214d63d79aeeed75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace5cb2478698a64c214d63d79aeeed75">NVIC_ICER_CLRENA_2</a>&#160;&#160;&#160;(0x00000004U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:gace5cb2478698a64c214d63d79aeeed75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff9f3ef9ac99c1b266ab1d8963b36560"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff9f3ef9ac99c1b266ab1d8963b36560">NVIC_ICER_CLRENA_3</a>&#160;&#160;&#160;(0x00000008U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:gaff9f3ef9ac99c1b266ab1d8963b36560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga892fafa00274551ee17971c5f419138b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga892fafa00274551ee17971c5f419138b">NVIC_ICER_CLRENA_4</a>&#160;&#160;&#160;(0x00000010U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:ga892fafa00274551ee17971c5f419138b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfd48066d81ddc85be2cb4dd71ddcb60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfd48066d81ddc85be2cb4dd71ddcb60">NVIC_ICER_CLRENA_5</a>&#160;&#160;&#160;(0x00000020U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:gadfd48066d81ddc85be2cb4dd71ddcb60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a92307738d1730bd21d55c6c065b526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a92307738d1730bd21d55c6c065b526">NVIC_ICER_CLRENA_6</a>&#160;&#160;&#160;(0x00000040U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:ga6a92307738d1730bd21d55c6c065b526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7132ff32947d90bf2f537591e77823c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7132ff32947d90bf2f537591e77823c">NVIC_ICER_CLRENA_7</a>&#160;&#160;&#160;(0x00000080U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:gad7132ff32947d90bf2f537591e77823c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08b4758eebf43cc2bfc8183a3517c8c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08b4758eebf43cc2bfc8183a3517c8c0">NVIC_ICER_CLRENA_8</a>&#160;&#160;&#160;(0x00000100U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:ga08b4758eebf43cc2bfc8183a3517c8c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f11ecc81c128ad3ef27899cd2a048dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f11ecc81c128ad3ef27899cd2a048dd">NVIC_ICER_CLRENA_9</a>&#160;&#160;&#160;(0x00000200U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:ga5f11ecc81c128ad3ef27899cd2a048dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9b17e9837b0b1ccf28f7309afba8aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9b17e9837b0b1ccf28f7309afba8aa7">NVIC_ICER_CLRENA_10</a>&#160;&#160;&#160;(0x00000400U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:gad9b17e9837b0b1ccf28f7309afba8aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e4b35a58a123c2e8fa4edb7e81aaeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1e4b35a58a123c2e8fa4edb7e81aaeb">NVIC_ICER_CLRENA_11</a>&#160;&#160;&#160;(0x00000800U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:gae1e4b35a58a123c2e8fa4edb7e81aaeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga521ef47669c32ba4b6fb34cdee181115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga521ef47669c32ba4b6fb34cdee181115">NVIC_ICER_CLRENA_12</a>&#160;&#160;&#160;(0x00001000U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:ga521ef47669c32ba4b6fb34cdee181115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f787e52461b5e3f777290ac4b8ff6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f787e52461b5e3f777290ac4b8ff6fc">NVIC_ICER_CLRENA_13</a>&#160;&#160;&#160;(0x00002000U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:ga6f787e52461b5e3f777290ac4b8ff6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac937ce62879648e947d70a4db16727f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac937ce62879648e947d70a4db16727f0">NVIC_ICER_CLRENA_14</a>&#160;&#160;&#160;(0x00004000U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:gac937ce62879648e947d70a4db16727f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6a88004a2ac9b270d73ab1ff53300bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6a88004a2ac9b270d73ab1ff53300bb">NVIC_ICER_CLRENA_15</a>&#160;&#160;&#160;(0x00008000U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:gaa6a88004a2ac9b270d73ab1ff53300bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73de40429d453b0a63ea4ed788e949f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73de40429d453b0a63ea4ed788e949f0">NVIC_ICER_CLRENA_16</a>&#160;&#160;&#160;(0x00010000U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:ga73de40429d453b0a63ea4ed788e949f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393cfbe5e1ce46220aa5ebd9a1891d97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga393cfbe5e1ce46220aa5ebd9a1891d97">NVIC_ICER_CLRENA_17</a>&#160;&#160;&#160;(0x00020000U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:ga393cfbe5e1ce46220aa5ebd9a1891d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fa2d0859938af8374b0ee52c7acb04b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fa2d0859938af8374b0ee52c7acb04b">NVIC_ICER_CLRENA_18</a>&#160;&#160;&#160;(0x00040000U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:ga7fa2d0859938af8374b0ee52c7acb04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02572a777aeac75a01c94f56e23ff07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02572a777aeac75a01c94f56e23ff07b">NVIC_ICER_CLRENA_19</a>&#160;&#160;&#160;(0x00080000U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:ga02572a777aeac75a01c94f56e23ff07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df2313e7432cabddba0b974b8f4f020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8df2313e7432cabddba0b974b8f4f020">NVIC_ICER_CLRENA_20</a>&#160;&#160;&#160;(0x00100000U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:ga8df2313e7432cabddba0b974b8f4f020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c4599364e72b2d88ac386144a3fe7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16c4599364e72b2d88ac386144a3fe7e">NVIC_ICER_CLRENA_21</a>&#160;&#160;&#160;(0x00200000U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:ga16c4599364e72b2d88ac386144a3fe7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16b9bade4bebc1c058325e1aafc3fd8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16b9bade4bebc1c058325e1aafc3fd8f">NVIC_ICER_CLRENA_22</a>&#160;&#160;&#160;(0x00400000U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:ga16b9bade4bebc1c058325e1aafc3fd8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa92531bd55ca6aa771993210d485c0f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa92531bd55ca6aa771993210d485c0f7">NVIC_ICER_CLRENA_23</a>&#160;&#160;&#160;(0x00800000U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:gaa92531bd55ca6aa771993210d485c0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab41766a9f4345819d8eea33b8753b9f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab41766a9f4345819d8eea33b8753b9f6">NVIC_ICER_CLRENA_24</a>&#160;&#160;&#160;(0x01000000U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:gab41766a9f4345819d8eea33b8753b9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1bb79682735090f6c1bbf2b298f6c5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1bb79682735090f6c1bbf2b298f6c5b">NVIC_ICER_CLRENA_25</a>&#160;&#160;&#160;(0x02000000U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:gac1bb79682735090f6c1bbf2b298f6c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e63dfa3c37961071f48a76fd34e92e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e63dfa3c37961071f48a76fd34e92e9">NVIC_ICER_CLRENA_26</a>&#160;&#160;&#160;(0x04000000U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:ga0e63dfa3c37961071f48a76fd34e92e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1793fa80d1a517c94dc975dc1270bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada1793fa80d1a517c94dc975dc1270bc">NVIC_ICER_CLRENA_27</a>&#160;&#160;&#160;(0x08000000U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:gada1793fa80d1a517c94dc975dc1270bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b389b9803af7187df08ab3031be9509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b389b9803af7187df08ab3031be9509">NVIC_ICER_CLRENA_28</a>&#160;&#160;&#160;(0x10000000U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:ga9b389b9803af7187df08ab3031be9509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacac7e634d9726387b9026c9504e52582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacac7e634d9726387b9026c9504e52582">NVIC_ICER_CLRENA_29</a>&#160;&#160;&#160;(0x20000000U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:gacac7e634d9726387b9026c9504e52582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11d39e1daa7b9c636fe16951745b011d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11d39e1daa7b9c636fe16951745b011d">NVIC_ICER_CLRENA_30</a>&#160;&#160;&#160;(0x40000000U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:ga11d39e1daa7b9c636fe16951745b011d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb10af18569712590c4db5476292cf6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb10af18569712590c4db5476292cf6f">NVIC_ICER_CLRENA_31</a>&#160;&#160;&#160;(0x80000000U &lt;&lt; NVIC_ICER_CLRENA_Pos)</td></tr>
<tr class="separator:gafb10af18569712590c4db5476292cf6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa172a4bd4dc50dd5c2dc67be485b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa172a4bd4dc50dd5c2dc67be485b32">NVIC_ISPR_SETPEND_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1aa172a4bd4dc50dd5c2dc67be485b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab06fe5e640658f4ced04dc8eaba5798c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab06fe5e640658f4ced04dc8eaba5798c">NVIC_ISPR_SETPEND_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:gab06fe5e640658f4ced04dc8eaba5798c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga706ae5af63e84b9d9a901c030d39b2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga706ae5af63e84b9d9a901c030d39b2de">NVIC_ISPR_SETPEND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab06fe5e640658f4ced04dc8eaba5798c">NVIC_ISPR_SETPEND_Msk</a></td></tr>
<tr class="separator:ga706ae5af63e84b9d9a901c030d39b2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ea480702ab09562864852893b9005c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ea480702ab09562864852893b9005c2">NVIC_ISPR_SETPEND_0</a>&#160;&#160;&#160;(0x00000001U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:ga4ea480702ab09562864852893b9005c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b5d1b15a80c029c9aa985bb23a7ffb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5d1b15a80c029c9aa985bb23a7ffb2">NVIC_ISPR_SETPEND_1</a>&#160;&#160;&#160;(0x00000002U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:ga3b5d1b15a80c029c9aa985bb23a7ffb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2de13af9ff315637a1cd651847f022d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2de13af9ff315637a1cd651847f022d">NVIC_ISPR_SETPEND_2</a>&#160;&#160;&#160;(0x00000004U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:gaa2de13af9ff315637a1cd651847f022d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76361988bf57c412fe73ffb799afd797"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76361988bf57c412fe73ffb799afd797">NVIC_ISPR_SETPEND_3</a>&#160;&#160;&#160;(0x00000008U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:ga76361988bf57c412fe73ffb799afd797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8e69812ce2bb6458c0c6214b1307c5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8e69812ce2bb6458c0c6214b1307c5e">NVIC_ISPR_SETPEND_4</a>&#160;&#160;&#160;(0x00000010U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:gaa8e69812ce2bb6458c0c6214b1307c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95c03293d177e1bfe43be1d5eefbf5f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95c03293d177e1bfe43be1d5eefbf5f8">NVIC_ISPR_SETPEND_5</a>&#160;&#160;&#160;(0x00000020U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:ga95c03293d177e1bfe43be1d5eefbf5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee79d95614db51d2e0ff530d09673e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeee79d95614db51d2e0ff530d09673e9">NVIC_ISPR_SETPEND_6</a>&#160;&#160;&#160;(0x00000040U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:gaeee79d95614db51d2e0ff530d09673e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga809b3f1ab6def76d15fa0b457445d244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga809b3f1ab6def76d15fa0b457445d244">NVIC_ISPR_SETPEND_7</a>&#160;&#160;&#160;(0x00000080U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:ga809b3f1ab6def76d15fa0b457445d244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fae06b9e22eaeb3ee19bd19105b1ae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fae06b9e22eaeb3ee19bd19105b1ae2">NVIC_ISPR_SETPEND_8</a>&#160;&#160;&#160;(0x00000100U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:ga3fae06b9e22eaeb3ee19bd19105b1ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5459e94b315765d3f4e9ab9c6e00aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5459e94b315765d3f4e9ab9c6e00aae">NVIC_ISPR_SETPEND_9</a>&#160;&#160;&#160;(0x00000200U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:gac5459e94b315765d3f4e9ab9c6e00aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ef4ef84df65432e2e75448d851b789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05ef4ef84df65432e2e75448d851b789">NVIC_ISPR_SETPEND_10</a>&#160;&#160;&#160;(0x00000400U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:ga05ef4ef84df65432e2e75448d851b789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd66dd5953c24688917964115ae796f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbd66dd5953c24688917964115ae796f">NVIC_ISPR_SETPEND_11</a>&#160;&#160;&#160;(0x00000800U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:gacbd66dd5953c24688917964115ae796f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cdcc8da708ddeee71a593050dfade50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cdcc8da708ddeee71a593050dfade50">NVIC_ISPR_SETPEND_12</a>&#160;&#160;&#160;(0x00001000U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:ga3cdcc8da708ddeee71a593050dfade50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae51ee8367ba000f48692a84505b2b620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae51ee8367ba000f48692a84505b2b620">NVIC_ISPR_SETPEND_13</a>&#160;&#160;&#160;(0x00002000U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:gae51ee8367ba000f48692a84505b2b620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6588454e29509bb1eae0c96a25bf7ed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6588454e29509bb1eae0c96a25bf7ed9">NVIC_ISPR_SETPEND_14</a>&#160;&#160;&#160;(0x00004000U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:ga6588454e29509bb1eae0c96a25bf7ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f6fee7fe7c8ee64ddb5cd2a419ac88e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f6fee7fe7c8ee64ddb5cd2a419ac88e">NVIC_ISPR_SETPEND_15</a>&#160;&#160;&#160;(0x00008000U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:ga4f6fee7fe7c8ee64ddb5cd2a419ac88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33d421797a1718a74cf4ff4b58d4f4fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33d421797a1718a74cf4ff4b58d4f4fd">NVIC_ISPR_SETPEND_16</a>&#160;&#160;&#160;(0x00010000U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:ga33d421797a1718a74cf4ff4b58d4f4fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae2b82da99561dd033e74b0b3a3aad0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae2b82da99561dd033e74b0b3a3aad0b">NVIC_ISPR_SETPEND_17</a>&#160;&#160;&#160;(0x00020000U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:gaae2b82da99561dd033e74b0b3a3aad0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5a078aafa6253af4b17ca28cdbc3699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5a078aafa6253af4b17ca28cdbc3699">NVIC_ISPR_SETPEND_18</a>&#160;&#160;&#160;(0x00040000U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:gae5a078aafa6253af4b17ca28cdbc3699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07d2e9109ecccd36be4e6230d95cd648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07d2e9109ecccd36be4e6230d95cd648">NVIC_ISPR_SETPEND_19</a>&#160;&#160;&#160;(0x00080000U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:ga07d2e9109ecccd36be4e6230d95cd648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cf4ff376f8afcc661184028c713c5c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cf4ff376f8afcc661184028c713c5c0">NVIC_ISPR_SETPEND_20</a>&#160;&#160;&#160;(0x00100000U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:ga3cf4ff376f8afcc661184028c713c5c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76ddcc81d3c5e498ab99f23183bf4a5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76ddcc81d3c5e498ab99f23183bf4a5b">NVIC_ISPR_SETPEND_21</a>&#160;&#160;&#160;(0x00200000U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:ga76ddcc81d3c5e498ab99f23183bf4a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db2d31426967beb45500dd82816e6e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0db2d31426967beb45500dd82816e6e5">NVIC_ISPR_SETPEND_22</a>&#160;&#160;&#160;(0x00400000U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:ga0db2d31426967beb45500dd82816e6e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec0b7e1a693eb4a090622b18f79a2b6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec0b7e1a693eb4a090622b18f79a2b6d">NVIC_ISPR_SETPEND_23</a>&#160;&#160;&#160;(0x00800000U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:gaec0b7e1a693eb4a090622b18f79a2b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac91b78240ce32417e0916fce399c5035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac91b78240ce32417e0916fce399c5035">NVIC_ISPR_SETPEND_24</a>&#160;&#160;&#160;(0x01000000U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:gac91b78240ce32417e0916fce399c5035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf6576e0ed8e79909372b9f29b36ea05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf6576e0ed8e79909372b9f29b36ea05">NVIC_ISPR_SETPEND_25</a>&#160;&#160;&#160;(0x02000000U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:gacf6576e0ed8e79909372b9f29b36ea05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc96581240b52ea223b8512e5fe404f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc96581240b52ea223b8512e5fe404f">NVIC_ISPR_SETPEND_26</a>&#160;&#160;&#160;(0x04000000U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:ga1bc96581240b52ea223b8512e5fe404f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef6dcabdd3b151cf81f65f27f160c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacef6dcabdd3b151cf81f65f27f160c8b">NVIC_ISPR_SETPEND_27</a>&#160;&#160;&#160;(0x08000000U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:gacef6dcabdd3b151cf81f65f27f160c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaaae73e711685955c9bbd810a8750b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaaae73e711685955c9bbd810a8750b2">NVIC_ISPR_SETPEND_28</a>&#160;&#160;&#160;(0x10000000U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:gacaaae73e711685955c9bbd810a8750b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc01bacfbd4e6533b8114ad67766f50a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc01bacfbd4e6533b8114ad67766f50a">NVIC_ISPR_SETPEND_29</a>&#160;&#160;&#160;(0x20000000U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:gadc01bacfbd4e6533b8114ad67766f50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7973887dda1478e3941782ec6cc33a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7973887dda1478e3941782ec6cc33a6">NVIC_ISPR_SETPEND_30</a>&#160;&#160;&#160;(0x40000000U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:gae7973887dda1478e3941782ec6cc33a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569e37431b777e42c39bd6a708150081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga569e37431b777e42c39bd6a708150081">NVIC_ISPR_SETPEND_31</a>&#160;&#160;&#160;(0x80000000U &lt;&lt; NVIC_ISPR_SETPEND_Pos)</td></tr>
<tr class="separator:ga569e37431b777e42c39bd6a708150081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ac06b795ec37e7e4a6df4df83b27fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ac06b795ec37e7e4a6df4df83b27fbd">NVIC_ICPR_CLRPEND_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5ac06b795ec37e7e4a6df4df83b27fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e4707b716133eef2cedc0c4b41de079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e4707b716133eef2cedc0c4b41de079">NVIC_ICPR_CLRPEND_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:ga9e4707b716133eef2cedc0c4b41de079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c6a7e54654b4873816afad7984fbb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3c6a7e54654b4873816afad7984fbb0">NVIC_ICPR_CLRPEND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e4707b716133eef2cedc0c4b41de079">NVIC_ICPR_CLRPEND_Msk</a></td></tr>
<tr class="separator:gae3c6a7e54654b4873816afad7984fbb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafecd77abe8ff78b4679c965b11e31ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafecd77abe8ff78b4679c965b11e31ac3">NVIC_ICPR_CLRPEND_0</a>&#160;&#160;&#160;(0x00000001U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:gafecd77abe8ff78b4679c965b11e31ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a68ba7be8374cbedfe18c15a852100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1a68ba7be8374cbedfe18c15a852100">NVIC_ICPR_CLRPEND_1</a>&#160;&#160;&#160;(0x00000002U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:gad1a68ba7be8374cbedfe18c15a852100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad0271ce6eb2fd787881a526acc9ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad0271ce6eb2fd787881a526acc9ecf">NVIC_ICPR_CLRPEND_2</a>&#160;&#160;&#160;(0x00000004U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:ga3ad0271ce6eb2fd787881a526acc9ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601ded5d1439ded3a734b80ae3d9ac42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga601ded5d1439ded3a734b80ae3d9ac42">NVIC_ICPR_CLRPEND_3</a>&#160;&#160;&#160;(0x00000008U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:ga601ded5d1439ded3a734b80ae3d9ac42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fa186cf67d658dae40dd70cd0b55456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fa186cf67d658dae40dd70cd0b55456">NVIC_ICPR_CLRPEND_4</a>&#160;&#160;&#160;(0x00000010U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:ga8fa186cf67d658dae40dd70cd0b55456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0560ad9cc66e9a4d3b6d918745752350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0560ad9cc66e9a4d3b6d918745752350">NVIC_ICPR_CLRPEND_5</a>&#160;&#160;&#160;(0x00000020U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:ga0560ad9cc66e9a4d3b6d918745752350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81743f1b0f020b023cd627dc6b46eed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81743f1b0f020b023cd627dc6b46eed0">NVIC_ICPR_CLRPEND_6</a>&#160;&#160;&#160;(0x00000040U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:ga81743f1b0f020b023cd627dc6b46eed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga167cc46ce9628e5cbc971f9248fadbc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga167cc46ce9628e5cbc971f9248fadbc9">NVIC_ICPR_CLRPEND_7</a>&#160;&#160;&#160;(0x00000080U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:ga167cc46ce9628e5cbc971f9248fadbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19da2023fbcc3856feb1c5e8143d3126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19da2023fbcc3856feb1c5e8143d3126">NVIC_ICPR_CLRPEND_8</a>&#160;&#160;&#160;(0x00000100U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:ga19da2023fbcc3856feb1c5e8143d3126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8047a8411c6e505edab25c0c7db179df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8047a8411c6e505edab25c0c7db179df">NVIC_ICPR_CLRPEND_9</a>&#160;&#160;&#160;(0x00000200U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:ga8047a8411c6e505edab25c0c7db179df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9631ca376fd2fb30ca9fba782dbcebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9631ca376fd2fb30ca9fba782dbcebc">NVIC_ICPR_CLRPEND_10</a>&#160;&#160;&#160;(0x00000400U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:gae9631ca376fd2fb30ca9fba782dbcebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a8a83be00f68acd6d3a6d8dcd81c73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65a8a83be00f68acd6d3a6d8dcd81c73">NVIC_ICPR_CLRPEND_11</a>&#160;&#160;&#160;(0x00000800U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:ga65a8a83be00f68acd6d3a6d8dcd81c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1535690e1151004707902cc49f280d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1535690e1151004707902cc49f280d2">NVIC_ICPR_CLRPEND_12</a>&#160;&#160;&#160;(0x00001000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:gac1535690e1151004707902cc49f280d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704f098169cbfd48746e6fdb647cb139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga704f098169cbfd48746e6fdb647cb139">NVIC_ICPR_CLRPEND_13</a>&#160;&#160;&#160;(0x00002000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:ga704f098169cbfd48746e6fdb647cb139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764a5bb88ee730049cdaa9823238e4eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga764a5bb88ee730049cdaa9823238e4eb">NVIC_ICPR_CLRPEND_14</a>&#160;&#160;&#160;(0x00004000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:ga764a5bb88ee730049cdaa9823238e4eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641b9f2fc8a75d9a0f08ee9e764ae67e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga641b9f2fc8a75d9a0f08ee9e764ae67e">NVIC_ICPR_CLRPEND_15</a>&#160;&#160;&#160;(0x00008000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:ga641b9f2fc8a75d9a0f08ee9e764ae67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9563b3bc48251e3048bba95dcd8ce2ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9563b3bc48251e3048bba95dcd8ce2ed">NVIC_ICPR_CLRPEND_16</a>&#160;&#160;&#160;(0x00010000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:ga9563b3bc48251e3048bba95dcd8ce2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacafd4aa7dbd587713c5f8460021ffbbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacafd4aa7dbd587713c5f8460021ffbbf">NVIC_ICPR_CLRPEND_17</a>&#160;&#160;&#160;(0x00020000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:gacafd4aa7dbd587713c5f8460021ffbbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb158cb09839a27399daaec82596bdae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb158cb09839a27399daaec82596bdae">NVIC_ICPR_CLRPEND_18</a>&#160;&#160;&#160;(0x00040000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:gacb158cb09839a27399daaec82596bdae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fa77e3164f76f55c8b65716f7e78b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fa77e3164f76f55c8b65716f7e78b3c">NVIC_ICPR_CLRPEND_19</a>&#160;&#160;&#160;(0x00080000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:ga4fa77e3164f76f55c8b65716f7e78b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga913321e79e4566f2589d0cf0cbc69951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga913321e79e4566f2589d0cf0cbc69951">NVIC_ICPR_CLRPEND_20</a>&#160;&#160;&#160;(0x00100000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:ga913321e79e4566f2589d0cf0cbc69951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82b95b5d83cfed1dc8e93252f350738f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82b95b5d83cfed1dc8e93252f350738f">NVIC_ICPR_CLRPEND_21</a>&#160;&#160;&#160;(0x00200000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:ga82b95b5d83cfed1dc8e93252f350738f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa48498de37ce0e3630539a40e9748ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa48498de37ce0e3630539a40e9748ac8">NVIC_ICPR_CLRPEND_22</a>&#160;&#160;&#160;(0x00400000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:gaa48498de37ce0e3630539a40e9748ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7976e3ca5e53e365b2d5fe622f738800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7976e3ca5e53e365b2d5fe622f738800">NVIC_ICPR_CLRPEND_23</a>&#160;&#160;&#160;(0x00800000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:ga7976e3ca5e53e365b2d5fe622f738800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5aa740ee8b8ddcc9e28cad9cc2e287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5aa740ee8b8ddcc9e28cad9cc2e287">NVIC_ICPR_CLRPEND_24</a>&#160;&#160;&#160;(0x01000000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:ga2a5aa740ee8b8ddcc9e28cad9cc2e287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae71fd6b864214fc20cda783f983a3b99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae71fd6b864214fc20cda783f983a3b99">NVIC_ICPR_CLRPEND_25</a>&#160;&#160;&#160;(0x02000000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:gae71fd6b864214fc20cda783f983a3b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d5368aef48a813695090fd367ec4a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5d5368aef48a813695090fd367ec4a6">NVIC_ICPR_CLRPEND_26</a>&#160;&#160;&#160;(0x04000000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:gae5d5368aef48a813695090fd367ec4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8092ee7e81ecfa33294e8dc972e736a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8092ee7e81ecfa33294e8dc972e736a1">NVIC_ICPR_CLRPEND_27</a>&#160;&#160;&#160;(0x08000000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:ga8092ee7e81ecfa33294e8dc972e736a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e05fe155495b02aa07f086600d362af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e05fe155495b02aa07f086600d362af">NVIC_ICPR_CLRPEND_28</a>&#160;&#160;&#160;(0x10000000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:ga0e05fe155495b02aa07f086600d362af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd72eea853122e43a77db5d11cf189b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd72eea853122e43a77db5d11cf189b2">NVIC_ICPR_CLRPEND_29</a>&#160;&#160;&#160;(0x20000000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:gacd72eea853122e43a77db5d11cf189b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3482d26f4a66f2e345f5877e5b7d4f59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3482d26f4a66f2e345f5877e5b7d4f59">NVIC_ICPR_CLRPEND_30</a>&#160;&#160;&#160;(0x40000000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:ga3482d26f4a66f2e345f5877e5b7d4f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfb29b21f8ac81d048b70b6ae17518ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfb29b21f8ac81d048b70b6ae17518ee">NVIC_ICPR_CLRPEND_31</a>&#160;&#160;&#160;(0x80000000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos)</td></tr>
<tr class="separator:gabfb29b21f8ac81d048b70b6ae17518ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab009d7756611fdee9e6637a6553d75dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab009d7756611fdee9e6637a6553d75dc">NVIC_IABR_ACTIVE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab009d7756611fdee9e6637a6553d75dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac926f6a23e1abbdee26a418f1ed0bee6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac926f6a23e1abbdee26a418f1ed0bee6">NVIC_IABR_ACTIVE_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:gac926f6a23e1abbdee26a418f1ed0bee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00015005adbb6e281ac05f29b862772b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00015005adbb6e281ac05f29b862772b">NVIC_IABR_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac926f6a23e1abbdee26a418f1ed0bee6">NVIC_IABR_ACTIVE_Msk</a></td></tr>
<tr class="separator:ga00015005adbb6e281ac05f29b862772b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf96b2c2bf18a5845f65c23761f35c20c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf96b2c2bf18a5845f65c23761f35c20c">NVIC_IABR_ACTIVE_0</a>&#160;&#160;&#160;(0x00000001U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:gaf96b2c2bf18a5845f65c23761f35c20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b032782f6ee599b3e6c67a915f2a77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29b032782f6ee599b3e6c67a915f2a77">NVIC_IABR_ACTIVE_1</a>&#160;&#160;&#160;(0x00000002U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:ga29b032782f6ee599b3e6c67a915f2a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87128e17a9e614347d5b27f2e53c92cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87128e17a9e614347d5b27f2e53c92cc">NVIC_IABR_ACTIVE_2</a>&#160;&#160;&#160;(0x00000004U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:ga87128e17a9e614347d5b27f2e53c92cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b70628725abd184e4f3258f25552ad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b70628725abd184e4f3258f25552ad4">NVIC_IABR_ACTIVE_3</a>&#160;&#160;&#160;(0x00000008U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:ga0b70628725abd184e4f3258f25552ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad31486ae04d73eace12011a850855ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad31486ae04d73eace12011a850855ffc">NVIC_IABR_ACTIVE_4</a>&#160;&#160;&#160;(0x00000010U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:gad31486ae04d73eace12011a850855ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabdfde449fc6a3c5c6bf5236ebbd14e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabdfde449fc6a3c5c6bf5236ebbd14e5">NVIC_IABR_ACTIVE_5</a>&#160;&#160;&#160;(0x00000020U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:gaabdfde449fc6a3c5c6bf5236ebbd14e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9888c42aada7bd962b44a207954f7209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9888c42aada7bd962b44a207954f7209">NVIC_IABR_ACTIVE_6</a>&#160;&#160;&#160;(0x00000040U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:ga9888c42aada7bd962b44a207954f7209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9028f6886fca410cb526352999f4911a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9028f6886fca410cb526352999f4911a">NVIC_IABR_ACTIVE_7</a>&#160;&#160;&#160;(0x00000080U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:ga9028f6886fca410cb526352999f4911a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101fc66c184d311ee995db2c8c82ef95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga101fc66c184d311ee995db2c8c82ef95">NVIC_IABR_ACTIVE_8</a>&#160;&#160;&#160;(0x00000100U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:ga101fc66c184d311ee995db2c8c82ef95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed6521600ff1bccc832e252b1b5676dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed6521600ff1bccc832e252b1b5676dd">NVIC_IABR_ACTIVE_9</a>&#160;&#160;&#160;(0x00000200U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:gaed6521600ff1bccc832e252b1b5676dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c29cb59542e009f5908814bc73f699a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c29cb59542e009f5908814bc73f699a">NVIC_IABR_ACTIVE_10</a>&#160;&#160;&#160;(0x00000400U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:ga1c29cb59542e009f5908814bc73f699a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3ac5a2c4b87dc781facd9f0ab2faa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3ac5a2c4b87dc781facd9f0ab2faa9">NVIC_IABR_ACTIVE_11</a>&#160;&#160;&#160;(0x00000800U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:gaae3ac5a2c4b87dc781facd9f0ab2faa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf67765093e4ee4b2911e5f29b011e1a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf67765093e4ee4b2911e5f29b011e1a1">NVIC_IABR_ACTIVE_12</a>&#160;&#160;&#160;(0x00001000U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:gaf67765093e4ee4b2911e5f29b011e1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b52deba459b2a9a6d2379c9b0b0c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29b52deba459b2a9a6d2379c9b0b0c26">NVIC_IABR_ACTIVE_13</a>&#160;&#160;&#160;(0x00002000U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:ga29b52deba459b2a9a6d2379c9b0b0c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393379d79019d81602dbc4311edc21fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga393379d79019d81602dbc4311edc21fe">NVIC_IABR_ACTIVE_14</a>&#160;&#160;&#160;(0x00004000U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:ga393379d79019d81602dbc4311edc21fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9abe638115ec30e599c34c839515dd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9abe638115ec30e599c34c839515dd4">NVIC_IABR_ACTIVE_15</a>&#160;&#160;&#160;(0x00008000U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:gab9abe638115ec30e599c34c839515dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac87de01e114b011a900bca17e7b729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadac87de01e114b011a900bca17e7b729">NVIC_IABR_ACTIVE_16</a>&#160;&#160;&#160;(0x00010000U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:gadac87de01e114b011a900bca17e7b729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7a870327f07feef53199fe4befb2464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7a870327f07feef53199fe4befb2464">NVIC_IABR_ACTIVE_17</a>&#160;&#160;&#160;(0x00020000U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:gac7a870327f07feef53199fe4befb2464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16bd00a6c07b193fa07761bc4c68cf1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16bd00a6c07b193fa07761bc4c68cf1a">NVIC_IABR_ACTIVE_18</a>&#160;&#160;&#160;(0x00040000U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:ga16bd00a6c07b193fa07761bc4c68cf1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5368786bfb44b9d31c62c180cf089b77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5368786bfb44b9d31c62c180cf089b77">NVIC_IABR_ACTIVE_19</a>&#160;&#160;&#160;(0x00080000U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:ga5368786bfb44b9d31c62c180cf089b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad1a8c8e757e6d7a30c4dc2073693724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad1a8c8e757e6d7a30c4dc2073693724">NVIC_IABR_ACTIVE_20</a>&#160;&#160;&#160;(0x00100000U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:gaad1a8c8e757e6d7a30c4dc2073693724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89fc27cdcb3a0291dcb03b8d2537b566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89fc27cdcb3a0291dcb03b8d2537b566">NVIC_IABR_ACTIVE_21</a>&#160;&#160;&#160;(0x00200000U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:ga89fc27cdcb3a0291dcb03b8d2537b566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a1e16e90060fae9442e54a02aade2c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1e16e90060fae9442e54a02aade2c3">NVIC_IABR_ACTIVE_22</a>&#160;&#160;&#160;(0x00400000U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:ga1a1e16e90060fae9442e54a02aade2c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423a9b1f0e4d06137bceaea3d482d7f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga423a9b1f0e4d06137bceaea3d482d7f9">NVIC_IABR_ACTIVE_23</a>&#160;&#160;&#160;(0x00800000U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:ga423a9b1f0e4d06137bceaea3d482d7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a7cb5ecc8420bde213d4e25d698bad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7cb5ecc8420bde213d4e25d698bad0">NVIC_IABR_ACTIVE_24</a>&#160;&#160;&#160;(0x01000000U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:ga2a7cb5ecc8420bde213d4e25d698bad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3be82eac5db87b085ced6424940e36d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3be82eac5db87b085ced6424940e36d7">NVIC_IABR_ACTIVE_25</a>&#160;&#160;&#160;(0x02000000U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:ga3be82eac5db87b085ced6424940e36d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b17346a5573c34ca0d8fc3e8ebee702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b17346a5573c34ca0d8fc3e8ebee702">NVIC_IABR_ACTIVE_26</a>&#160;&#160;&#160;(0x04000000U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:ga5b17346a5573c34ca0d8fc3e8ebee702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a42e366c56ce09eb944c8f20c520004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a42e366c56ce09eb944c8f20c520004">NVIC_IABR_ACTIVE_27</a>&#160;&#160;&#160;(0x08000000U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:ga2a42e366c56ce09eb944c8f20c520004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2736661ca2d3411bede3dfdbe51edbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2736661ca2d3411bede3dfdbe51edbb">NVIC_IABR_ACTIVE_28</a>&#160;&#160;&#160;(0x10000000U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:gad2736661ca2d3411bede3dfdbe51edbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e2b52a462248fe00401170951e51e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2b52a462248fe00401170951e51e10">NVIC_IABR_ACTIVE_29</a>&#160;&#160;&#160;(0x20000000U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:ga9e2b52a462248fe00401170951e51e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41ab2699910a3c837f177b81e5c40d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41ab2699910a3c837f177b81e5c40d33">NVIC_IABR_ACTIVE_30</a>&#160;&#160;&#160;(0x40000000U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:ga41ab2699910a3c837f177b81e5c40d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7816041fba7d83cd8b3dd1ba10f80c4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7816041fba7d83cd8b3dd1ba10f80c4a">NVIC_IABR_ACTIVE_31</a>&#160;&#160;&#160;(0x80000000U &lt;&lt; NVIC_IABR_ACTIVE_Pos)</td></tr>
<tr class="separator:ga7816041fba7d83cd8b3dd1ba10f80c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a3b08d85a1acb7ceb1e099323dcccab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3b08d85a1acb7ceb1e099323dcccab">NVIC_IPR0_PRI_0</a>&#160;&#160;&#160;(0x000000FFU)</td></tr>
<tr class="separator:ga7a3b08d85a1acb7ceb1e099323dcccab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23faf79e734bfdb5799fac5916ff10cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23faf79e734bfdb5799fac5916ff10cb">NVIC_IPR0_PRI_1</a>&#160;&#160;&#160;(0x0000FF00U)</td></tr>
<tr class="separator:ga23faf79e734bfdb5799fac5916ff10cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ea52e5abb18a63bd4c7578e47a1446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80ea52e5abb18a63bd4c7578e47a1446">NVIC_IPR0_PRI_2</a>&#160;&#160;&#160;(0x00FF0000U)</td></tr>
<tr class="separator:ga80ea52e5abb18a63bd4c7578e47a1446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9104db3d83a6c566e8bfd2a4b33a7145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9104db3d83a6c566e8bfd2a4b33a7145">NVIC_IPR0_PRI_3</a>&#160;&#160;&#160;(0xFF000000U)</td></tr>
<tr class="separator:ga9104db3d83a6c566e8bfd2a4b33a7145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1282075e5142524bb85e3d2df0102501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1282075e5142524bb85e3d2df0102501">NVIC_IPR1_PRI_4</a>&#160;&#160;&#160;(0x000000FFU)</td></tr>
<tr class="separator:ga1282075e5142524bb85e3d2df0102501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63b4e9a76d033470c30e0858306ddb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa63b4e9a76d033470c30e0858306ddb2">NVIC_IPR1_PRI_5</a>&#160;&#160;&#160;(0x0000FF00U)</td></tr>
<tr class="separator:gaa63b4e9a76d033470c30e0858306ddb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b2966818c404ea29e2db4667a3a6f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b2966818c404ea29e2db4667a3a6f41">NVIC_IPR1_PRI_6</a>&#160;&#160;&#160;(0x00FF0000U)</td></tr>
<tr class="separator:ga8b2966818c404ea29e2db4667a3a6f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c1da5dac82bf4644b0a11c3a39cb2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96c1da5dac82bf4644b0a11c3a39cb2d">NVIC_IPR1_PRI_7</a>&#160;&#160;&#160;(0xFF000000U)</td></tr>
<tr class="separator:ga96c1da5dac82bf4644b0a11c3a39cb2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad02b1193affeeae87f9b1e8af4feded1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad02b1193affeeae87f9b1e8af4feded1">NVIC_IPR2_PRI_8</a>&#160;&#160;&#160;(0x000000FFU)</td></tr>
<tr class="separator:gad02b1193affeeae87f9b1e8af4feded1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98647b92f40858b03174d73fa9aa50e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98647b92f40858b03174d73fa9aa50e2">NVIC_IPR2_PRI_9</a>&#160;&#160;&#160;(0x0000FF00U)</td></tr>
<tr class="separator:ga98647b92f40858b03174d73fa9aa50e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2498ad6390c001f5520f17600935041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2498ad6390c001f5520f17600935041">NVIC_IPR2_PRI_10</a>&#160;&#160;&#160;(0x00FF0000U)</td></tr>
<tr class="separator:gad2498ad6390c001f5520f17600935041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f3bb417d3518b39303b9523c1461c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33f3bb417d3518b39303b9523c1461c1">NVIC_IPR2_PRI_11</a>&#160;&#160;&#160;(0xFF000000U)</td></tr>
<tr class="separator:ga33f3bb417d3518b39303b9523c1461c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a5871dc95a2ca809773a1dde818c63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a5871dc95a2ca809773a1dde818c63c">NVIC_IPR3_PRI_12</a>&#160;&#160;&#160;(0x000000FFU)</td></tr>
<tr class="separator:ga1a5871dc95a2ca809773a1dde818c63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada03b8dae40bf704e4bf523d1aa22496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada03b8dae40bf704e4bf523d1aa22496">NVIC_IPR3_PRI_13</a>&#160;&#160;&#160;(0x0000FF00U)</td></tr>
<tr class="separator:gada03b8dae40bf704e4bf523d1aa22496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga966d733853ca1b07d12b7c66bfe7eb3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga966d733853ca1b07d12b7c66bfe7eb3c">NVIC_IPR3_PRI_14</a>&#160;&#160;&#160;(0x00FF0000U)</td></tr>
<tr class="separator:ga966d733853ca1b07d12b7c66bfe7eb3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd3de39c1d0c6c9efbb9fab3b62d094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd3de39c1d0c6c9efbb9fab3b62d094">NVIC_IPR3_PRI_15</a>&#160;&#160;&#160;(0xFF000000U)</td></tr>
<tr class="separator:ga9bd3de39c1d0c6c9efbb9fab3b62d094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbc57da3ac7ef9d6de3b0a1ad84a35c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbc57da3ac7ef9d6de3b0a1ad84a35c3">NVIC_IPR4_PRI_16</a>&#160;&#160;&#160;(0x000000FFU)</td></tr>
<tr class="separator:gacbc57da3ac7ef9d6de3b0a1ad84a35c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fbcf647ec5f3b88447c40d82cbba784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbcf647ec5f3b88447c40d82cbba784">NVIC_IPR4_PRI_17</a>&#160;&#160;&#160;(0x0000FF00U)</td></tr>
<tr class="separator:ga8fbcf647ec5f3b88447c40d82cbba784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5980ea116aae6400b74fcbb7ab69db05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5980ea116aae6400b74fcbb7ab69db05">NVIC_IPR4_PRI_18</a>&#160;&#160;&#160;(0x00FF0000U)</td></tr>
<tr class="separator:ga5980ea116aae6400b74fcbb7ab69db05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d53e0b085d3151bead07fae93f507b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d53e0b085d3151bead07fae93f507b8">NVIC_IPR4_PRI_19</a>&#160;&#160;&#160;(0xFF000000U)</td></tr>
<tr class="separator:ga5d53e0b085d3151bead07fae93f507b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa03b60b41f202d008226bc4a9596a833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa03b60b41f202d008226bc4a9596a833">NVIC_IPR5_PRI_20</a>&#160;&#160;&#160;(0x000000FFU)</td></tr>
<tr class="separator:gaa03b60b41f202d008226bc4a9596a833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98a9cb7398fba35957f0d9a39451506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98a9cb7398fba35957f0d9a39451506">NVIC_IPR5_PRI_21</a>&#160;&#160;&#160;(0x0000FF00U)</td></tr>
<tr class="separator:gac98a9cb7398fba35957f0d9a39451506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b37a77e86e910e5f16fec4c1bac200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8b37a77e86e910e5f16fec4c1bac200">NVIC_IPR5_PRI_22</a>&#160;&#160;&#160;(0x00FF0000U)</td></tr>
<tr class="separator:gab8b37a77e86e910e5f16fec4c1bac200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc2bc84f21dc418ebca068a7a74fbf13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc2bc84f21dc418ebca068a7a74fbf13">NVIC_IPR5_PRI_23</a>&#160;&#160;&#160;(0xFF000000U)</td></tr>
<tr class="separator:gabc2bc84f21dc418ebca068a7a74fbf13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac35639332d0dd2169659dacb334be746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac35639332d0dd2169659dacb334be746">NVIC_IPR6_PRI_24</a>&#160;&#160;&#160;(0x000000FFU)</td></tr>
<tr class="separator:gac35639332d0dd2169659dacb334be746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31813e988f709143c47b376411b63be3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31813e988f709143c47b376411b63be3">NVIC_IPR6_PRI_25</a>&#160;&#160;&#160;(0x0000FF00U)</td></tr>
<tr class="separator:ga31813e988f709143c47b376411b63be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae874a405758adfc16a21ab2492cc01aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae874a405758adfc16a21ab2492cc01aa">NVIC_IPR6_PRI_26</a>&#160;&#160;&#160;(0x00FF0000U)</td></tr>
<tr class="separator:gae874a405758adfc16a21ab2492cc01aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc988dabd555381a1e8546e8b0d4152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc988dabd555381a1e8546e8b0d4152">NVIC_IPR6_PRI_27</a>&#160;&#160;&#160;(0xFF000000U)</td></tr>
<tr class="separator:ga6cc988dabd555381a1e8546e8b0d4152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c01a412ea1d6b0659e53f23edaa42b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c01a412ea1d6b0659e53f23edaa42b9">NVIC_IPR7_PRI_28</a>&#160;&#160;&#160;(0x000000FFU)</td></tr>
<tr class="separator:ga8c01a412ea1d6b0659e53f23edaa42b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab867187fcd218881e0309938fe902674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab867187fcd218881e0309938fe902674">NVIC_IPR7_PRI_29</a>&#160;&#160;&#160;(0x0000FF00U)</td></tr>
<tr class="separator:gab867187fcd218881e0309938fe902674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe7e7058f4cf233a7b220bfeb1048443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe7e7058f4cf233a7b220bfeb1048443">NVIC_IPR7_PRI_30</a>&#160;&#160;&#160;(0x00FF0000U)</td></tr>
<tr class="separator:gabe7e7058f4cf233a7b220bfeb1048443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df57e06dd24110f7a228efa85131bbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8df57e06dd24110f7a228efa85131bbe">NVIC_IPR7_PRI_31</a>&#160;&#160;&#160;(0xFF000000U)</td></tr>
<tr class="separator:ga8df57e06dd24110f7a228efa85131bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d41122756e2a2a01f07f5863312a0b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d41122756e2a2a01f07f5863312a0b3">SCB_CPUID_REVISION</a>&#160;&#160;&#160;(0x0000000FU)</td></tr>
<tr class="separator:ga8d41122756e2a2a01f07f5863312a0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga550badbbe87c076419c0cc1c914b6d3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga550badbbe87c076419c0cc1c914b6d3c">SCB_CPUID_PARTNO</a>&#160;&#160;&#160;(0x0000FFF0U)</td></tr>
<tr class="separator:ga550badbbe87c076419c0cc1c914b6d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601f7f9ef2f371fc3316931cacddd914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga601f7f9ef2f371fc3316931cacddd914">SCB_CPUID_Constant</a>&#160;&#160;&#160;(0x000F0000U)</td></tr>
<tr class="separator:ga601f7f9ef2f371fc3316931cacddd914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2918ac8b94d21ece6e60d8e57466b3ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2918ac8b94d21ece6e60d8e57466b3ac">SCB_CPUID_VARIANT</a>&#160;&#160;&#160;(0x00F00000U)</td></tr>
<tr class="separator:ga2918ac8b94d21ece6e60d8e57466b3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07d13461f7ac56baf2bc2005f49b08c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07d13461f7ac56baf2bc2005f49b08c9">SCB_CPUID_IMPLEMENTER</a>&#160;&#160;&#160;(0xFF000000U)</td></tr>
<tr class="separator:ga07d13461f7ac56baf2bc2005f49b08c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa03823cedb24b4d4c95812f121a2f493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa03823cedb24b4d4c95812f121a2f493">SCB_ICSR_VECTACTIVE</a>&#160;&#160;&#160;(0x000001FFU)</td></tr>
<tr class="separator:gaa03823cedb24b4d4c95812f121a2f493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga842275c9ea59be843c92d28bda1e554c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga842275c9ea59be843c92d28bda1e554c">SCB_ICSR_RETTOBASE</a>&#160;&#160;&#160;(0x00000800U)</td></tr>
<tr class="separator:ga842275c9ea59be843c92d28bda1e554c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91ba96d4d975d2ad3cd43c091b1e65af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91ba96d4d975d2ad3cd43c091b1e65af">SCB_ICSR_VECTPENDING</a>&#160;&#160;&#160;(0x003FF000U)</td></tr>
<tr class="separator:ga91ba96d4d975d2ad3cd43c091b1e65af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc9f4da4f73fd9aaeee3a8c97dac8c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddc9f4da4f73fd9aaeee3a8c97dac8c2">SCB_ICSR_ISRPENDING</a>&#160;&#160;&#160;(0x00400000U)</td></tr>
<tr class="separator:gaddc9f4da4f73fd9aaeee3a8c97dac8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga699279156aae0333110fe24a5e4e3d21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga699279156aae0333110fe24a5e4e3d21">SCB_ICSR_ISRPREEMPT</a>&#160;&#160;&#160;(0x00800000U)</td></tr>
<tr class="separator:ga699279156aae0333110fe24a5e4e3d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga739c687961a5555b6a3903b617461892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga739c687961a5555b6a3903b617461892">SCB_ICSR_PENDSTCLR</a>&#160;&#160;&#160;(0x02000000U)</td></tr>
<tr class="separator:ga739c687961a5555b6a3903b617461892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1208f2e1fba16f8ce1fd533f48228898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1208f2e1fba16f8ce1fd533f48228898">SCB_ICSR_PENDSTSET</a>&#160;&#160;&#160;(0x04000000U)</td></tr>
<tr class="separator:ga1208f2e1fba16f8ce1fd533f48228898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b3c1eebacbbc3d33ecf875e2e298a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84b3c1eebacbbc3d33ecf875e2e298a1">SCB_ICSR_PENDSVCLR</a>&#160;&#160;&#160;(0x08000000U)</td></tr>
<tr class="separator:ga84b3c1eebacbbc3d33ecf875e2e298a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d08b3c1bd96c4c12dddd25aea063e35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d08b3c1bd96c4c12dddd25aea063e35">SCB_ICSR_PENDSVSET</a>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga4d08b3c1bd96c4c12dddd25aea063e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a7d69b63652f05f4ff9b72d110dec7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7d69b63652f05f4ff9b72d110dec7a">SCB_ICSR_NMIPENDSET</a>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga0a7d69b63652f05f4ff9b72d110dec7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a53fe56449df9763635b9ef14ec4eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a53fe56449df9763635b9ef14ec4eef">SCB_VTOR_TBLOFF</a>&#160;&#160;&#160;(0x1FFFFF80U)</td></tr>
<tr class="separator:ga1a53fe56449df9763635b9ef14ec4eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfbd687e656472904d65b6e76e60d32c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfbd687e656472904d65b6e76e60d32c">SCB_VTOR_TBLBASE</a>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:gadfbd687e656472904d65b6e76e60d32c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec31f9ed3b476e1ec623b0d89df51280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec31f9ed3b476e1ec623b0d89df51280">SCB_AIRCR_VECTRESET</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gaec31f9ed3b476e1ec623b0d89df51280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d9b3c94c860a0b0b038285ca817fd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d9b3c94c860a0b0b038285ca817fd3">SCB_AIRCR_VECTCLRACTIVE</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gae3d9b3c94c860a0b0b038285ca817fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86c65d10100e2fb5fdcf826b2573b5d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86c65d10100e2fb5fdcf826b2573b5d8">SCB_AIRCR_SYSRESETREQ</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:ga86c65d10100e2fb5fdcf826b2573b5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562fa27a50d34fb3e182eb90d1de7457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga562fa27a50d34fb3e182eb90d1de7457">SCB_AIRCR_PRIGROUP</a>&#160;&#160;&#160;(0x00000700U)</td></tr>
<tr class="separator:ga562fa27a50d34fb3e182eb90d1de7457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73ed5772b7584aa9100568c39883e2e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73ed5772b7584aa9100568c39883e2e2">SCB_AIRCR_PRIGROUP_0</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga73ed5772b7584aa9100568c39883e2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae71495c63cf23ccc57ef1d00ce05bccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae71495c63cf23ccc57ef1d00ce05bccd">SCB_AIRCR_PRIGROUP_1</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:gae71495c63cf23ccc57ef1d00ce05bccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga355be0b34a767b11718c8e3640e8de7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga355be0b34a767b11718c8e3640e8de7e">SCB_AIRCR_PRIGROUP_2</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:ga355be0b34a767b11718c8e3640e8de7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10749836707315bc2ede47d13478bf1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10749836707315bc2ede47d13478bf1d">SCB_AIRCR_PRIGROUP0</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga10749836707315bc2ede47d13478bf1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga372eac3d95632115359a016557cc9692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga372eac3d95632115359a016557cc9692">SCB_AIRCR_PRIGROUP1</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga372eac3d95632115359a016557cc9692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa75877ae3cc09849e0c4ccf2711d4780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa75877ae3cc09849e0c4ccf2711d4780">SCB_AIRCR_PRIGROUP2</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:gaa75877ae3cc09849e0c4ccf2711d4780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf8f6a9d617d3fed71ee7379243560d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf8f6a9d617d3fed71ee7379243560d1">SCB_AIRCR_PRIGROUP3</a>&#160;&#160;&#160;(0x00000300U)</td></tr>
<tr class="separator:gadf8f6a9d617d3fed71ee7379243560d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dfd544733beb12e6097d3c58cfccee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dfd544733beb12e6097d3c58cfccee5">SCB_AIRCR_PRIGROUP4</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:ga9dfd544733beb12e6097d3c58cfccee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fb910c0ebae3006b6f6892794627268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fb910c0ebae3006b6f6892794627268">SCB_AIRCR_PRIGROUP5</a>&#160;&#160;&#160;(0x00000500U)</td></tr>
<tr class="separator:ga0fb910c0ebae3006b6f6892794627268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe7aa631763933a39471da41af3cfb54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe7aa631763933a39471da41af3cfb54">SCB_AIRCR_PRIGROUP6</a>&#160;&#160;&#160;(0x00000600U)</td></tr>
<tr class="separator:gabe7aa631763933a39471da41af3cfb54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2decaa6e4210f1432b59b6939808c61c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2decaa6e4210f1432b59b6939808c61c">SCB_AIRCR_PRIGROUP7</a>&#160;&#160;&#160;(0x00000700U)</td></tr>
<tr class="separator:ga2decaa6e4210f1432b59b6939808c61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade5876f1c12d6322a188b09efe77f69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade5876f1c12d6322a188b09efe77f69d">SCB_AIRCR_ENDIANESS</a>&#160;&#160;&#160;(0x00008000U)</td></tr>
<tr class="separator:gade5876f1c12d6322a188b09efe77f69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c09346491834693c481c5d5a20886d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9c09346491834693c481c5d5a20886d">SCB_AIRCR_VECTKEY</a>&#160;&#160;&#160;(0xFFFF0000U)</td></tr>
<tr class="separator:gae9c09346491834693c481c5d5a20886d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef484612839a04567ebaeeb57ca0b015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef484612839a04567ebaeeb57ca0b015">SCB_SCR_SLEEPONEXIT</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gaef484612839a04567ebaeeb57ca0b015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4f4f02bfc91aef800b88fa58329cb92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4f4f02bfc91aef800b88fa58329cb92">SCB_SCR_SLEEPDEEP</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:gac4f4f02bfc91aef800b88fa58329cb92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe02e0bb7621be2b7c53f4acd9e8f8c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe02e0bb7621be2b7c53f4acd9e8f8c5">SCB_SCR_SEVONPEND</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:gafe02e0bb7621be2b7c53f4acd9e8f8c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga737bd09d6c94b325cfe96733585ee307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga737bd09d6c94b325cfe96733585ee307">SCB_CCR_NONBASETHRDENA</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga737bd09d6c94b325cfe96733585ee307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f3eb65ed64479d1c4223b69be60a786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f3eb65ed64479d1c4223b69be60a786">SCB_CCR_USERSETMPEND</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga7f3eb65ed64479d1c4223b69be60a786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a075d1f9722f6972ed1a98305e24cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a075d1f9722f6972ed1a98305e24cf9">SCB_CCR_UNALIGN_TRP</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:ga6a075d1f9722f6972ed1a98305e24cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a1ca0625d0b4b5be3c4332258c28ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1ca0625d0b4b5be3c4332258c28ec4">SCB_CCR_DIV_0_TRP</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga9a1ca0625d0b4b5be3c4332258c28ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga985f7560606f6e257a8b2bc2671ed33d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga985f7560606f6e257a8b2bc2671ed33d">SCB_CCR_BFHFNMIGN</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga985f7560606f6e257a8b2bc2671ed33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c71d4e534d7d822ce32c3dec82bebd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c71d4e534d7d822ce32c3dec82bebd9">SCB_CCR_STKALIGN</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:ga8c71d4e534d7d822ce32c3dec82bebd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0934e8b12493bfd45abda2ef28ba53bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0934e8b12493bfd45abda2ef28ba53bd">SCB_SHPR_PRI_N_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0934e8b12493bfd45abda2ef28ba53bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec07bfafe92d44bf85412d3d105e679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec07bfafe92d44bf85412d3d105e679">SCB_SHPR_PRI_N_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; SCB_SHPR_PRI_N_Pos)</td></tr>
<tr class="separator:ga7ec07bfafe92d44bf85412d3d105e679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60573307b1130b04328515e7763d46ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60573307b1130b04328515e7763d46ae">SCB_SHPR_PRI_N</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec07bfafe92d44bf85412d3d105e679">SCB_SHPR_PRI_N_Msk</a></td></tr>
<tr class="separator:ga60573307b1130b04328515e7763d46ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf536fe3f919d7495c7f5be6d208ee020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf536fe3f919d7495c7f5be6d208ee020">SCB_SHPR_PRI_N1_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaf536fe3f919d7495c7f5be6d208ee020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba62199b5ffa38eb3001bdedfe300cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ba62199b5ffa38eb3001bdedfe300cb">SCB_SHPR_PRI_N1_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; SCB_SHPR_PRI_N1_Pos)</td></tr>
<tr class="separator:ga8ba62199b5ffa38eb3001bdedfe300cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983c00520a6b78a9460ae3111dfa30e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga983c00520a6b78a9460ae3111dfa30e8">SCB_SHPR_PRI_N1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ba62199b5ffa38eb3001bdedfe300cb">SCB_SHPR_PRI_N1_Msk</a></td></tr>
<tr class="separator:ga983c00520a6b78a9460ae3111dfa30e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga776948be1916af0eed6818f181a33834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga776948be1916af0eed6818f181a33834">SCB_SHPR_PRI_N2_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga776948be1916af0eed6818f181a33834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6c5b564e502bbe1da409f84bfcaa93d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6c5b564e502bbe1da409f84bfcaa93d">SCB_SHPR_PRI_N2_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; SCB_SHPR_PRI_N2_Pos)</td></tr>
<tr class="separator:gad6c5b564e502bbe1da409f84bfcaa93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab95e7b7b52dfa7c7a36f58aa0647b7fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab95e7b7b52dfa7c7a36f58aa0647b7fc">SCB_SHPR_PRI_N2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6c5b564e502bbe1da409f84bfcaa93d">SCB_SHPR_PRI_N2_Msk</a></td></tr>
<tr class="separator:gab95e7b7b52dfa7c7a36f58aa0647b7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6b9a155b6644b40c19712f23ef409ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6b9a155b6644b40c19712f23ef409ef">SCB_SHPR_PRI_N3_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gab6b9a155b6644b40c19712f23ef409ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6e3b533dd6666b8786f224721d992a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f6e3b533dd6666b8786f224721d992a">SCB_SHPR_PRI_N3_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; SCB_SHPR_PRI_N3_Pos)</td></tr>
<tr class="separator:ga6f6e3b533dd6666b8786f224721d992a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ddf910806ca32e520bffc56c4cbca4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ddf910806ca32e520bffc56c4cbca4a">SCB_SHPR_PRI_N3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f6e3b533dd6666b8786f224721d992a">SCB_SHPR_PRI_N3_Msk</a></td></tr>
<tr class="separator:ga1ddf910806ca32e520bffc56c4cbca4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e9f142e8f310010b8314e41d21bef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e9f142e8f310010b8314e41d21bef1">SCB_SHCSR_MEMFAULTACT</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gaf7e9f142e8f310010b8314e41d21bef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a35f7e2e94c192befb04bab6976598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22a35f7e2e94c192befb04bab6976598">SCB_SHCSR_BUSFAULTACT</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga22a35f7e2e94c192befb04bab6976598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6121f12dfa519ab80357d2389830990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6121f12dfa519ab80357d2389830990">SCB_SHCSR_USGFAULTACT</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:gab6121f12dfa519ab80357d2389830990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga395ad78789946e84ddbb0a91a575331d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga395ad78789946e84ddbb0a91a575331d">SCB_SHCSR_SVCALLACT</a>&#160;&#160;&#160;(0x00000080U)</td></tr>
<tr class="separator:ga395ad78789946e84ddbb0a91a575331d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d926840743a22c4ff50db650b2a0d75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d926840743a22c4ff50db650b2a0d75">SCB_SHCSR_MONITORACT</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga9d926840743a22c4ff50db650b2a0d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ce384582328f1a9d38466239e03017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5ce384582328f1a9d38466239e03017">SCB_SHCSR_PENDSVACT</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:gae5ce384582328f1a9d38466239e03017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f474b85e95da35c9ee1f59d3e3ffbdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f474b85e95da35c9ee1f59d3e3ffbdb">SCB_SHCSR_SYSTICKACT</a>&#160;&#160;&#160;(0x00000800U)</td></tr>
<tr class="separator:ga2f474b85e95da35c9ee1f59d3e3ffbdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d4a7079ca06fdca02ebe45cd6432cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d4a7079ca06fdca02ebe45cd6432cd0">SCB_SHCSR_USGFAULTPENDED</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:ga5d4a7079ca06fdca02ebe45cd6432cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafac0c649448a364c53b212ba515e433d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafac0c649448a364c53b212ba515e433d">SCB_SHCSR_MEMFAULTPENDED</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:gafac0c649448a364c53b212ba515e433d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2813665d25281e4777600f0cbdc99c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2813665d25281e4777600f0cbdc99c">SCB_SHCSR_BUSFAULTPENDED</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:ga5c2813665d25281e4777600f0cbdc99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1300357a6f3ff42e08be39ed6dbfea73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1300357a6f3ff42e08be39ed6dbfea73">SCB_SHCSR_SVCALLPENDED</a>&#160;&#160;&#160;(0x00008000U)</td></tr>
<tr class="separator:ga1300357a6f3ff42e08be39ed6dbfea73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2465518e8ed884599f6b882f27ee6f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2465518e8ed884599f6b882f27ee6f0">SCB_SHCSR_MEMFAULTENA</a>&#160;&#160;&#160;(0x00010000U)</td></tr>
<tr class="separator:gac2465518e8ed884599f6b882f27ee6f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga213b425d7d1da3cbaf977d90dc29297d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga213b425d7d1da3cbaf977d90dc29297d">SCB_SHCSR_BUSFAULTENA</a>&#160;&#160;&#160;(0x00020000U)</td></tr>
<tr class="separator:ga213b425d7d1da3cbaf977d90dc29297d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc5ea368212d871d8fce47fee90527a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cc5ea368212d871d8fce47fee90527a">SCB_SHCSR_USGFAULTENA</a>&#160;&#160;&#160;(0x00040000U)</td></tr>
<tr class="separator:ga5cc5ea368212d871d8fce47fee90527a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga964f0465dfaca775e31db26e50f395d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</a>&#160;&#160;&#160;(<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</a> + 0U)</td></tr>
<tr class="separator:ga964f0465dfaca775e31db26e50f395d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0a8e6525cd6c610f05d99640b40e6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0a8e6525cd6c610f05d99640b40e6b7">SCB_CFSR_IACCVIOL_Msk</a>&#160;&#160;&#160;(1UL /*&lt;&lt; SCB_CFSR_IACCVIOL_Pos*/)</td></tr>
<tr class="separator:gac0a8e6525cd6c610f05d99640b40e6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc88b5969d2dbb51bf897110d3cc0242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc88b5969d2dbb51bf897110d3cc0242">SCB_CFSR_IACCVIOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0a8e6525cd6c610f05d99640b40e6b7">SCB_CFSR_IACCVIOL_Msk</a></td></tr>
<tr class="separator:gafc88b5969d2dbb51bf897110d3cc0242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9c22daf6e72e64259673b55ae095725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</a>&#160;&#160;&#160;(<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</a> + 1U)</td></tr>
<tr class="separator:gaa9c22daf6e72e64259673b55ae095725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd585d5b620c175f80dd99aecbe42bcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd585d5b620c175f80dd99aecbe42bcf">SCB_CFSR_DACCVIOL_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; SCB_CFSR_DACCVIOL_Pos)</td></tr>
<tr class="separator:gacd585d5b620c175f80dd99aecbe42bcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f410df03c7f484fabaa4119abd9746d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f410df03c7f484fabaa4119abd9746d">SCB_CFSR_DACCVIOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd585d5b620c175f80dd99aecbe42bcf">SCB_CFSR_DACCVIOL_Msk</a></td></tr>
<tr class="separator:ga9f410df03c7f484fabaa4119abd9746d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e5bd9bcd654e271a3e78c5c0a39444d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</a>&#160;&#160;&#160;(<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</a> + 3U)</td></tr>
<tr class="separator:ga9e5bd9bcd654e271a3e78c5c0a39444d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d77850270c5ca96e63e456315609876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d77850270c5ca96e63e456315609876">SCB_CFSR_MUNSTKERR_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; SCB_CFSR_MUNSTKERR_Pos)</td></tr>
<tr class="separator:ga2d77850270c5ca96e63e456315609876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5332dd0529939aff8423098fa15ad0dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5332dd0529939aff8423098fa15ad0dc">SCB_CFSR_MUNSTKERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d77850270c5ca96e63e456315609876">SCB_CFSR_MUNSTKERR_Msk</a></td></tr>
<tr class="separator:ga5332dd0529939aff8423098fa15ad0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76517c60f54396e7cf075876e8af7a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</a>&#160;&#160;&#160;(<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</a> + 4U)</td></tr>
<tr class="separator:ga76517c60f54396e7cf075876e8af7a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30331822fa13db8ee288173cfbcbbf72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30331822fa13db8ee288173cfbcbbf72">SCB_CFSR_MSTKERR_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; SCB_CFSR_MSTKERR_Pos)</td></tr>
<tr class="separator:ga30331822fa13db8ee288173cfbcbbf72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1e442beded4c10598ed3004e8189cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1e442beded4c10598ed3004e8189cb">SCB_CFSR_MSTKERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30331822fa13db8ee288173cfbcbbf72">SCB_CFSR_MSTKERR_Msk</a></td></tr>
<tr class="separator:ga4b1e442beded4c10598ed3004e8189cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a595a3a8e0171473d486b490669165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</a>&#160;&#160;&#160;(<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</a> + 7U)</td></tr>
<tr class="separator:gaf9a595a3a8e0171473d486b490669165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f17b24b05b0405de908ce185bef5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33f17b24b05b0405de908ce185bef5c3">SCB_CFSR_MMARVALID_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; SCB_CFSR_MMARVALID_Pos)</td></tr>
<tr class="separator:ga33f17b24b05b0405de908ce185bef5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa36c9f483ec60455b3b1c26ea982e214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa36c9f483ec60455b3b1c26ea982e214">SCB_CFSR_MMARVALID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33f17b24b05b0405de908ce185bef5c3">SCB_CFSR_MMARVALID_Msk</a></td></tr>
<tr class="separator:gaa36c9f483ec60455b3b1c26ea982e214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad01f4e7c1daa67e2ca8eb4411fd80df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</a>&#160;&#160;&#160;(<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</a> + 0U)</td></tr>
<tr class="separator:gad01f4e7c1daa67e2ca8eb4411fd80df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a0907c95aabc4b9d77c3e28d14a717f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a0907c95aabc4b9d77c3e28d14a717f">SCB_CFSR_IBUSERR_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; SCB_CFSR_IBUSERR_Pos)</td></tr>
<tr class="separator:ga2a0907c95aabc4b9d77c3e28d14a717f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378bbf2518753b08a0c179c2e268dc50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga378bbf2518753b08a0c179c2e268dc50">SCB_CFSR_IBUSERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a0907c95aabc4b9d77c3e28d14a717f">SCB_CFSR_IBUSERR_Msk</a></td></tr>
<tr class="separator:ga378bbf2518753b08a0c179c2e268dc50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4744e87d7f6eddbff803977901d6ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</a>&#160;&#160;&#160;(<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</a> + 1U)</td></tr>
<tr class="separator:gaf4744e87d7f6eddbff803977901d6ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8fc0d1f80364470e52d3dcf941f38cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8fc0d1f80364470e52d3dcf941f38cc">SCB_CFSR_PRECISERR_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; SCB_CFSR_PRECISERR_Pos)</td></tr>
<tr class="separator:gad8fc0d1f80364470e52d3dcf941f38cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eaebb9d9bc21b989cd725c6e6f15803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eaebb9d9bc21b989cd725c6e6f15803">SCB_CFSR_PRECISERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8fc0d1f80364470e52d3dcf941f38cc">SCB_CFSR_PRECISERR_Msk</a></td></tr>
<tr class="separator:ga5eaebb9d9bc21b989cd725c6e6f15803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec426f59eb8d75acd48b32953ac154f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</a>&#160;&#160;&#160;(<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</a> + 2U)</td></tr>
<tr class="separator:gaec426f59eb8d75acd48b32953ac154f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e6b3b643e1c2e14c96f10b42d59fc64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e6b3b643e1c2e14c96f10b42d59fc64">SCB_CFSR_IMPRECISERR_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; SCB_CFSR_IMPRECISERR_Pos)</td></tr>
<tr class="separator:ga6e6b3b643e1c2e14c96f10b42d59fc64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2464f89eaba18baa6249586cc5b79b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2464f89eaba18baa6249586cc5b79b3">SCB_CFSR_IMPRECISERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e6b3b643e1c2e14c96f10b42d59fc64">SCB_CFSR_IMPRECISERR_Msk</a></td></tr>
<tr class="separator:gad2464f89eaba18baa6249586cc5b79b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f70b590d3d8f11145e4ff20f7c9f3e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</a>&#160;&#160;&#160;(<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</a> + 3U)</td></tr>
<tr class="separator:ga7f70b590d3d8f11145e4ff20f7c9f3e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dfce5c289681884651f92377d09380e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dfce5c289681884651f92377d09380e">SCB_CFSR_UNSTKERR_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; SCB_CFSR_UNSTKERR_Pos)</td></tr>
<tr class="separator:ga2dfce5c289681884651f92377d09380e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d8bc67ad889cf6e7ae4f2f25add5fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0d8bc67ad889cf6e7ae4f2f25add5fe">SCB_CFSR_UNSTKERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2dfce5c289681884651f92377d09380e">SCB_CFSR_UNSTKERR_Msk</a></td></tr>
<tr class="separator:gac0d8bc67ad889cf6e7ae4f2f25add5fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62a8fe875fb6cc28e0e36ddf27d81a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</a>&#160;&#160;&#160;(<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</a> + 4U)</td></tr>
<tr class="separator:ga62a8fe875fb6cc28e0e36ddf27d81a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77076fdfa5941327d4d8f0cb99653872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77076fdfa5941327d4d8f0cb99653872">SCB_CFSR_STKERR_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; SCB_CFSR_STKERR_Pos)</td></tr>
<tr class="separator:ga77076fdfa5941327d4d8f0cb99653872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga923371d7146ba7049580ade8ade972b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga923371d7146ba7049580ade8ade972b7">SCB_CFSR_STKERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77076fdfa5941327d4d8f0cb99653872">SCB_CFSR_STKERR_Msk</a></td></tr>
<tr class="separator:ga923371d7146ba7049580ade8ade972b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cdff62f1f5730c14c809fef9009bfbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</a>&#160;&#160;&#160;(<a class="el" href="group___c_m_s_i_s___s_c_b.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</a> + 7U)</td></tr>
<tr class="separator:ga1cdff62f1f5730c14c809fef9009bfbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56dd2218996bebbf2a38180ae6f9fcf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56dd2218996bebbf2a38180ae6f9fcf7">SCB_CFSR_BFARVALID_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; SCB_CFSR_BFARVALID_Pos)</td></tr>
<tr class="separator:ga56dd2218996bebbf2a38180ae6f9fcf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab98e5207b4666912c14d8d025fd945e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab98e5207b4666912c14d8d025fd945e9">SCB_CFSR_BFARVALID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56dd2218996bebbf2a38180ae6f9fcf7">SCB_CFSR_BFARVALID_Msk</a></td></tr>
<tr class="separator:gab98e5207b4666912c14d8d025fd945e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28219a6a1ae6b6118ffd1682c362c63d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</a>&#160;&#160;&#160;(<a class="el" href="group___c_m_s_i_s___s_c_b.html#gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</a> + 0U)</td></tr>
<tr class="separator:ga28219a6a1ae6b6118ffd1682c362c63d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96e201c8da2bd76df35e184f31b89f1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96e201c8da2bd76df35e184f31b89f1e">SCB_CFSR_UNDEFINSTR_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; SCB_CFSR_UNDEFINSTR_Pos)</td></tr>
<tr class="separator:ga96e201c8da2bd76df35e184f31b89f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb585bfb9849d490ca5a9c5309e15d92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb585bfb9849d490ca5a9c5309e15d92">SCB_CFSR_UNDEFINSTR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96e201c8da2bd76df35e184f31b89f1e">SCB_CFSR_UNDEFINSTR_Msk</a></td></tr>
<tr class="separator:gafb585bfb9849d490ca5a9c5309e15d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85ecc14a387d790129e9a3fb1312407a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</a>&#160;&#160;&#160;(<a class="el" href="group___c_m_s_i_s___s_c_b.html#gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</a> + 1U)</td></tr>
<tr class="separator:ga85ecc14a387d790129e9a3fb1312407a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8088a459ac3900a43a54f5cd4252484d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8088a459ac3900a43a54f5cd4252484d">SCB_CFSR_INVSTATE_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; SCB_CFSR_INVSTATE_Pos)</td></tr>
<tr class="separator:ga8088a459ac3900a43a54f5cd4252484d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d1d5e9fda7e579adf017c6e1fd391c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93d1d5e9fda7e579adf017c6e1fd391c">SCB_CFSR_INVSTATE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8088a459ac3900a43a54f5cd4252484d">SCB_CFSR_INVSTATE_Msk</a></td></tr>
<tr class="separator:ga93d1d5e9fda7e579adf017c6e1fd391c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga526d3cebe0e96962941e5e3a729307c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</a>&#160;&#160;&#160;(<a class="el" href="group___c_m_s_i_s___s_c_b.html#gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</a> + 2U)</td></tr>
<tr class="separator:ga526d3cebe0e96962941e5e3a729307c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd7f0192bfedbde5d313fe7e637f55f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd7f0192bfedbde5d313fe7e637f55f1">SCB_CFSR_INVPC_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; SCB_CFSR_INVPC_Pos)</td></tr>
<tr class="separator:gafd7f0192bfedbde5d313fe7e637f55f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced0c08c35b56d5b9b2c2c2bed7b869b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaced0c08c35b56d5b9b2c2c2bed7b869b">SCB_CFSR_INVPC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd7f0192bfedbde5d313fe7e637f55f1">SCB_CFSR_INVPC_Msk</a></td></tr>
<tr class="separator:gaced0c08c35b56d5b9b2c2c2bed7b869b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769b841a38d4e7b8c5e7e74cf0455754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</a>&#160;&#160;&#160;(<a class="el" href="group___c_m_s_i_s___s_c_b.html#gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</a> + 3U)</td></tr>
<tr class="separator:ga769b841a38d4e7b8c5e7e74cf0455754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cbafe22a9550ca20427cd7e2f2bed7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cbafe22a9550ca20427cd7e2f2bed7f">SCB_CFSR_NOCP_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; SCB_CFSR_NOCP_Pos)</td></tr>
<tr class="separator:ga6cbafe22a9550ca20427cd7e2f2bed7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc890a270e6baf8bb6c76ca81d70236d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc890a270e6baf8bb6c76ca81d70236d">SCB_CFSR_NOCP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6cbafe22a9550ca20427cd7e2f2bed7f">SCB_CFSR_NOCP_Msk</a></td></tr>
<tr class="separator:gafc890a270e6baf8bb6c76ca81d70236d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8836da99a7e569d7a5a79ab4eaa85690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</a>&#160;&#160;&#160;(<a class="el" href="group___c_m_s_i_s___s_c_b.html#gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</a> + 8U)</td></tr>
<tr class="separator:ga8836da99a7e569d7a5a79ab4eaa85690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7d2aa508a08a2cab97aa8683c87d125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7d2aa508a08a2cab97aa8683c87d125">SCB_CFSR_UNALIGNED_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; SCB_CFSR_UNALIGNED_Pos)</td></tr>
<tr class="separator:gac7d2aa508a08a2cab97aa8683c87d125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8f4e8e6fa2c0a706df0dd0d167cfe10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8f4e8e6fa2c0a706df0dd0d167cfe10">SCB_CFSR_UNALIGNED</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7d2aa508a08a2cab97aa8683c87d125">SCB_CFSR_UNALIGNED_Msk</a></td></tr>
<tr class="separator:gaf8f4e8e6fa2c0a706df0dd0d167cfe10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8fc61d57be3e94db000367f521aa1fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</a>&#160;&#160;&#160;(<a class="el" href="group___c_m_s_i_s___s_c_b.html#gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</a> + 9U)</td></tr>
<tr class="separator:gaa8fc61d57be3e94db000367f521aa1fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d91a0850b4962ad1335b2eadac6777e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d91a0850b4962ad1335b2eadac6777e">SCB_CFSR_DIVBYZERO_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; SCB_CFSR_DIVBYZERO_Pos)</td></tr>
<tr class="separator:ga9d91a0850b4962ad1335b2eadac6777e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9ae7e5d5a7432cfd436d2e09a3dab84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9ae7e5d5a7432cfd436d2e09a3dab84">SCB_CFSR_DIVBYZERO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d91a0850b4962ad1335b2eadac6777e">SCB_CFSR_DIVBYZERO_Msk</a></td></tr>
<tr class="separator:gab9ae7e5d5a7432cfd436d2e09a3dab84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3027c1edb7f5348120c336517b1c5981"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3027c1edb7f5348120c336517b1c5981">SCB_HFSR_VECTTBL</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga3027c1edb7f5348120c336517b1c5981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac83ebdcd8f8eb57b964e6f7d28836a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac83ebdcd8f8eb57b964e6f7d28836a93">SCB_HFSR_FORCED</a>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:gac83ebdcd8f8eb57b964e6f7d28836a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bc4429b8cd51f602af4c81510d0d156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bc4429b8cd51f602af4c81510d0d156">SCB_HFSR_DEBUGEVT</a>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga5bc4429b8cd51f602af4c81510d0d156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a7fe275734a0e3c6fc8fc61f32153f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1a7fe275734a0e3c6fc8fc61f32153f">SCB_DFSR_HALTED</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gad1a7fe275734a0e3c6fc8fc61f32153f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e74763573130dd268a2723c4ef8ff16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e74763573130dd268a2723c4ef8ff16">SCB_DFSR_BKPT</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga8e74763573130dd268a2723c4ef8ff16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b2711bf71bcd58516b0fe600e7efb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57b2711bf71bcd58516b0fe600e7efb1">SCB_DFSR_DWTTRAP</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:ga57b2711bf71bcd58516b0fe600e7efb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3d7db2d008e5b0bb5e0ae8a4dc266a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca3d7db2d008e5b0bb5e0ae8a4dc266a">SCB_DFSR_VCATCH</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:gaca3d7db2d008e5b0bb5e0ae8a4dc266a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga823718971909cfa0883c39bc86b97197"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga823718971909cfa0883c39bc86b97197">SCB_DFSR_EXTERNAL</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga823718971909cfa0883c39bc86b97197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099ee6b9f29d31838e6a57b003b08fb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga099ee6b9f29d31838e6a57b003b08fb5">SCB_MMFAR_ADDRESS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga099ee6b9f29d31838e6a57b003b08fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb55b41d169d2a9cabf95077e6d1c0f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb55b41d169d2a9cabf95077e6d1c0f1">SCB_MMFAR_ADDRESS_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; SCB_MMFAR_ADDRESS_Pos)</td></tr>
<tr class="separator:gaeb55b41d169d2a9cabf95077e6d1c0f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e67a3513cfb4a2989f2bcd3e680f3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e67a3513cfb4a2989f2bcd3e680f3a6">SCB_MMFAR_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb55b41d169d2a9cabf95077e6d1c0f1">SCB_MMFAR_ADDRESS_Msk</a></td></tr>
<tr class="separator:ga4e67a3513cfb4a2989f2bcd3e680f3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6dd6d2be84101a64b307b4b8fed5b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f6dd6d2be84101a64b307b4b8fed5b1">SCB_BFAR_ADDRESS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6f6dd6d2be84101a64b307b4b8fed5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabba90818914316390e20868ab6aba589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabba90818914316390e20868ab6aba589">SCB_BFAR_ADDRESS_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; SCB_BFAR_ADDRESS_Pos)</td></tr>
<tr class="separator:gabba90818914316390e20868ab6aba589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa557e7e79fafad57070e8a9fbafd1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fa557e7e79fafad57070e8a9fbafd1b">SCB_BFAR_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabba90818914316390e20868ab6aba589">SCB_BFAR_ADDRESS_Msk</a></td></tr>
<tr class="separator:ga2fa557e7e79fafad57070e8a9fbafd1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5134c11e363397b2b52ae6defe2b96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf5134c11e363397b2b52ae6defe2b96">SCB_AFSR_IMPDEF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gadf5134c11e363397b2b52ae6defe2b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f582a1527937a82f3a333d34d92cda9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f582a1527937a82f3a333d34d92cda9">SCB_AFSR_IMPDEF_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; SCB_AFSR_IMPDEF_Pos)</td></tr>
<tr class="separator:ga5f582a1527937a82f3a333d34d92cda9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46cd60d29b6615de7c70a9d4bfc6297d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46cd60d29b6615de7c70a9d4bfc6297d">SCB_AFSR_IMPDEF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f582a1527937a82f3a333d34d92cda9">SCB_AFSR_IMPDEF_Msk</a></td></tr>
<tr class="separator:ga46cd60d29b6615de7c70a9d4bfc6297d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2204b62b378bcf08b3b9006c184c7c23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga2204b62b378bcf08b3b9006c184c7c23">IS_ADC_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="separator:ga2204b62b378bcf08b3b9006c184c7c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8a5831c786b6b265531b890a194cbe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gad8a5831c786b6b265531b890a194cbe2">IS_ADC_COMMON_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#gaf1919c64fc774aab31190346fd5457e2">ADC1_COMMON</a>)</td></tr>
<tr class="separator:gad8a5831c786b6b265531b890a194cbe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa161742156617f25fb34aec6354427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gaefa161742156617f25fb34aec6354427">IS_COMP_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaefa161742156617f25fb34aec6354427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c8a0729f6b2a35ce000556078fa737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gaa7c8a0729f6b2a35ce000556078fa737">IS_COMP_COMMON_INSTANCE</a>(COMMON_INSTANCE)&#160;&#160;&#160;((COMMON_INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga7c0dbc759386dc94597d1ab7b798e75f">COMP12_COMMON</a>)</td></tr>
<tr class="separator:gaa7c8a0729f6b2a35ce000556078fa737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa514941a7f02f65eb27450c05e4e8dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gaa514941a7f02f65eb27450c05e4e8dd1">IS_CRC_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a>)</td></tr>
<tr class="separator:gaa514941a7f02f65eb27450c05e4e8dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94426b97cc5f1644d67f291cbcdba6d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga94426b97cc5f1644d67f291cbcdba6d8">IS_DAC_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">DAC</a>)</td></tr>
<tr class="separator:ga94426b97cc5f1644d67f291cbcdba6d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40beb02b397c5f47e22a83fc28034afe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga40beb02b397c5f47e22a83fc28034afe">IS_DMA_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga40beb02b397c5f47e22a83fc28034afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga783626dd2431afebea836a102e318957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga783626dd2431afebea836a102e318957">IS_GPIO_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga783626dd2431afebea836a102e318957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d2e0c4bb80b983730a3a5d98d56f535"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga9d2e0c4bb80b983730a3a5d98d56f535">IS_GPIO_AF_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga783626dd2431afebea836a102e318957">IS_GPIO_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga9d2e0c4bb80b983730a3a5d98d56f535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa84537785f7bf8425db6e392187ea2e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gaa84537785f7bf8425db6e392187ea2e6">IS_GPIO_LOCK_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga783626dd2431afebea836a102e318957">IS_GPIO_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaa84537785f7bf8425db6e392187ea2e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf0149a4e8c41a6814c13613c38a6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gacdf0149a4e8c41a6814c13613c38a6b2">IS_I2C_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gacdf0149a4e8c41a6814c13613c38a6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf492fcfe71eab8d1dadf4d837b840af6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gaf492fcfe71eab8d1dadf4d837b840af6">IS_SMBUS_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#gacdf0149a4e8c41a6814c13613c38a6b2">IS_I2C_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaf492fcfe71eab8d1dadf4d837b840af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b35685911e3c7a38ee89e5cdc5a82fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga0b35685911e3c7a38ee89e5cdc5a82fa">IS_I2S_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga0b35685911e3c7a38ee89e5cdc5a82fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9ec4c52f0572ee67d043e006f1d5e39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gad9ec4c52f0572ee67d043e006f1d5e39">IS_IWDG_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7">IWDG</a>)</td></tr>
<tr class="separator:gad9ec4c52f0572ee67d043e006f1d5e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b0e32617bd58801736b0d18218df98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gae5b0e32617bd58801736b0d18218df98">IS_OPAMP_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gae5b0e32617bd58801736b0d18218df98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0fc14c0073103622ba7145f16303182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gac0fc14c0073103622ba7145f16303182">IS_OPAMP_COMMON_INSTANCE</a>(COMMON_INSTANCE)&#160;&#160;&#160;((COMMON_INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga4b1ee26305e87c88f198841409da1214">OPAMP12_COMMON</a>)</td></tr>
<tr class="separator:gac0fc14c0073103622ba7145f16303182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4230e8bd4d88adc4250f041d67375ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gab4230e8bd4d88adc4250f041d67375ce">IS_RTC_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:gab4230e8bd4d88adc4250f041d67375ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59c7619a86c03df3ebeb4bd8aaef982c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga59c7619a86c03df3ebeb4bd8aaef982c">IS_SPI_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga59c7619a86c03df3ebeb4bd8aaef982c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba506eb03409b21388d7c5a6401a4f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gaba506eb03409b21388d7c5a6401a4f98">IS_TIM_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaba506eb03409b21388d7c5a6401a4f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c02efc77b1bfb640d7f6593f58ad464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga0c02efc77b1bfb640d7f6593f58ad464">IS_TIM_CC1_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga0c02efc77b1bfb640d7f6593f58ad464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ef84d278cf917c7e420b94687b39c7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga6ef84d278cf917c7e420b94687b39c7c">IS_TIM_CC2_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga6ef84d278cf917c7e420b94687b39c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c37cb8f925fd43622cce7a4c00fd95e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga0c37cb8f925fd43622cce7a4c00fd95e">IS_TIM_CC3_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga0c37cb8f925fd43622cce7a4c00fd95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae72b7182a73d81c33196265b31091c07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gae72b7182a73d81c33196265b31091c07">IS_TIM_CC4_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gae72b7182a73d81c33196265b31091c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca20886f56bf7611ad511433b9caade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga0ca20886f56bf7611ad511433b9caade">IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga0ca20886f56bf7611ad511433b9caade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7beb8f84094e6a1567d10177cc4fdae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga7beb8f84094e6a1567d10177cc4fdae9">IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga7beb8f84094e6a1567d10177cc4fdae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd23fd1f9f73dc249b16c89131a671c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gacbd23fd1f9f73dc249b16c89131a671c">IS_TIM_CLOCKSOURCE_TIX_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gacbd23fd1f9f73dc249b16c89131a671c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57882c3c75fddf0ccf0c6ecf99b3d3df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga57882c3c75fddf0ccf0c6ecf99b3d3df">IS_TIM_CLOCKSOURCE_ITRX_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga57882c3c75fddf0ccf0c6ecf99b3d3df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bf2abf939c55a4c8284c184735accdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga7bf2abf939c55a4c8284c184735accdc">IS_TIM_OCXREF_CLEAR_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga7bf2abf939c55a4c8284c184735accdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e06388143bb7bb111c78a3686dd753a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga6e06388143bb7bb111c78a3686dd753a">IS_TIM_XOR_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga6e06388143bb7bb111c78a3686dd753a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71942c3817f1a893ef84fefe69496b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gac71942c3817f1a893ef84fefe69496b7">IS_TIM_ETR_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gac71942c3817f1a893ef84fefe69496b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98104b1522d066b0c20205ca179d0eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga98104b1522d066b0c20205ca179d0eba">IS_TIM_MASTER_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga98104b1522d066b0c20205ca179d0eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ba7d4187dba8dfb4ffd610312e8af14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga3ba7d4187dba8dfb4ffd610312e8af14">IS_TIM_SLAVE_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga3ba7d4187dba8dfb4ffd610312e8af14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41867bf288927ff8ff10a85e67a591b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gac41867bf288927ff8ff10a85e67a591b">IS_TIM_32B_COUNTER_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14">TIM5</a>)</td></tr>
<tr class="separator:gac41867bf288927ff8ff10a85e67a591b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ed43d4e9823446a1b9d43afc452f42e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga1ed43d4e9823446a1b9d43afc452f42e">IS_TIM_DMABURST_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga1ed43d4e9823446a1b9d43afc452f42e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6517a51ea79512a42bc53c718a77f18e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga6517a51ea79512a42bc53c718a77f18e">IS_TIM_CCX_INSTANCE</a>(INSTANCE,  CHANNEL)</td></tr>
<tr class="separator:ga6517a51ea79512a42bc53c718a77f18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54b9f42e8ab07c41abe7d96d13d698a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gac54b9f42e8ab07c41abe7d96d13d698a">IS_TIM_CLOCK_DIVISION_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gac54b9f42e8ab07c41abe7d96d13d698a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51d77b3bcc12a3a5c308d727b561371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gad51d77b3bcc12a3a5c308d727b561371">IS_TIM_DMA_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gad51d77b3bcc12a3a5c308d727b561371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad80a186286ce3daa92249a8d52111aaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gad80a186286ce3daa92249a8d52111aaf">IS_TIM_DMA_CC_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gad80a186286ce3daa92249a8d52111aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0e3e7e7a18fd8eb81734b2baf9e3be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gaac0e3e7e7a18fd8eb81734b2baf9e3be">IS_TIM_COUNTER_MODE_SELECT_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaac0e3e7e7a18fd8eb81734b2baf9e3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb14170c4996e004849647d8cb626402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gacb14170c4996e004849647d8cb626402">IS_TIM_ENCODER_INTERFACE_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gacb14170c4996e004849647d8cb626402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb03cf116b07bfe1bd527f8ab61a7f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga6bb03cf116b07bfe1bd527f8ab61a7f9">IS_TIM_REMAP_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga6bb03cf116b07bfe1bd527f8ab61a7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbce654f84a7c994817453695ac91cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gafbce654f84a7c994817453695ac91cbe">IS_USART_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gafbce654f84a7c994817453695ac91cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd2efab4cd39d4867c4dbeacb87e84b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gacbd2efab4cd39d4867c4dbeacb87e84b">IS_UART_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gacbd2efab4cd39d4867c4dbeacb87e84b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69c4aa0c561c4c39c621710fbbb0cb7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga69c4aa0c561c4c39c621710fbbb0cb7b">IS_UART_HALFDUPLEX_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga69c4aa0c561c4c39c621710fbbb0cb7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2763df993c77cfa6e249ec7bc80482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga7d2763df993c77cfa6e249ec7bc80482">IS_UART_LIN_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga7d2763df993c77cfa6e249ec7bc80482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a11d0720f3efa780126414a4ac50ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gaf9a11d0720f3efa780126414a4ac50ad">IS_UART_HWFLOW_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaf9a11d0720f3efa780126414a4ac50ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2734c105403831749ccb34eeb058988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gab2734c105403831749ccb34eeb058988">IS_SMARTCARD_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gab2734c105403831749ccb34eeb058988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ae6698dc54d8441fce553a65bf5429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga98ae6698dc54d8441fce553a65bf5429">IS_IRDA_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga98ae6698dc54d8441fce553a65bf5429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa814dadfb961c5b8f8db363e249f2313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gaa814dadfb961c5b8f8db363e249f2313">IS_UART_MULTIPROCESSOR_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaa814dadfb961c5b8f8db363e249f2313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a8aaec233e19987232455643a04d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gac2a8aaec233e19987232455643a04d6f">IS_WWDG_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1">WWDG</a>)</td></tr>
<tr class="separator:gac2a8aaec233e19987232455643a04d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7d694aaa5c10f07fdfd6be38b526076"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gab7d694aaa5c10f07fdfd6be38b526076">IS_LCD_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#gabf2d80992dcfabfd1668184c3dff2733">LCD</a>)</td></tr>
<tr class="separator:gab7d694aaa5c10f07fdfd6be38b526076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga763f287042e73e61b91e12bb065777cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga763f287042e73e61b91e12bb065777cd">IS_USB_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga779bf099075a999d1074357fccbd466b">USB</a>)</td></tr>
<tr class="separator:ga763f287042e73e61b91e12bb065777cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> { <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a59050edea936c20ef456024c900e71f9">SVC_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af8a4820524e679a24d26b662217878bd">TAMPER_STAMP_IRQn</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a> = 14, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a> = 15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a> = 18, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76">USB_HP_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec">USB_LP_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe396b0c790fb592adb3813c718d2dcd">DAC_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adb10d9f65a589b451cfeecb27fc04616">COMP_IRQn</a> = 22, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a161916b33cc34138d17e57eaa8464568">LCD_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af7dd6ab0916846014b6ab0b0268ea66b">TIM9_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a685a55b2faf733279cc119cb226414ab">TIM10_IRQn</a> = 26, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaa6029fc5b60dd418567194c5190eb4e">TIM11_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4999a6402308f49bffd5e9df72d74ba4">USB_FS_WKUP_IRQn</a> = 42, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a> = 43, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 44, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 46, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 47, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 48, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 49, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a> = 50, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a> = 51, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a> = 52, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0">DMA2_Channel4_IRQn</a> = 53, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a">DMA2_Channel5_IRQn</a> = 54, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d8e5345fd5bd531ec1ac689a75bdb5e">COMP_ACQ_IRQn</a> = 56
<br />
 }</td></tr>
<tr class="memdesc:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32L1xx Interrupt Number Definition, according to the selected device in <a class="el" href="group___library__configuration__section.html">Library_configuration_section</a>.  <a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">More...</a><br /></td></tr>
<tr class="separator:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CMSIS Cortex-M3 Device Peripheral Access Layer Header File. This file contains all the peripheral register's definitions, bits definitions and memory mapping for STM32L1xx devices. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team This file contains:<ul>
<li>Data structures and the address mapping for all peripherals</li>
<li>Peripheral's registers declarations and bits definition</li>
<li>Macros to access peripherals registers hardware</li>
</ul>
</dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
