Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/Digital-final-project/project/Main_isim_beh.exe" -prj "D:/Digital-final-project/project/Main_beh.prj" "Main" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Digital-final-project/project/deMux1to16bit.vf" into library work
Analyzing Verilog file "D:/Digital-final-project/project/counter_0to15.v" into library work
Analyzing Verilog file "D:/Digital-final-project/project/Main.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module INV
Compiling module AND5
Compiling module deMux1to16bit_MUSER_Main
Compiling module counter_0to15
Compiling module VCC
Compiling module GND
Compiling module FD
Compiling module Buffer1Bit_MUSER_Main
Compiling module Buffer16Bit_MUSER_Main
Compiling module AND2
Compiling module AND16Bit_MUSER_Main
Compiling module Main
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable D:/Digital-final-project/project/Main_isim_beh.exe
Fuse Memory Usage: 28704 KB
Fuse CPU Usage: 483 ms
