circuit top_mod :
  module top_mod :
    output tmp59: SInt
    tmp59 <= shr(SInt("h-5cbca"), 21)
