{
  "module_name": "mt6358-regulator.c",
  "hash_id": "363565e3aedd50ea14f73e6e67d793581bbcbae44452a1ba4191e6d4cc445b6e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/regulator/mt6358-regulator.c",
  "human_readable_source": "\n\n\n\n#include <linux/mfd/mt6358/registers.h>\n#include <linux/mfd/mt6397/core.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n#include <linux/regulator/driver.h>\n#include <linux/regulator/machine.h>\n#include <linux/regulator/mt6358-regulator.h>\n#include <linux/regulator/of_regulator.h>\n\n#define MT6358_BUCK_MODE_AUTO\t0\n#define MT6358_BUCK_MODE_FORCE_PWM\t1\n\n \nstruct mt6358_regulator_info {\n\tstruct regulator_desc desc;\n\tu32 status_reg;\n\tu32 qi;\n\tconst u32 *index_table;\n\tunsigned int n_table;\n\tu32 da_vsel_reg;\n\tu32 da_vsel_mask;\n\tu32 modeset_reg;\n\tu32 modeset_mask;\n};\n\n#define to_regulator_info(x) container_of((x), struct mt6358_regulator_info, desc)\n\n#define MT6358_BUCK(match, vreg, min, max, step,\t\t\\\n\tvosel_mask, _da_vsel_reg, _da_vsel_mask,\t\\\n\t_modeset_reg, _modeset_shift)\t\t\\\n[MT6358_ID_##vreg] = {\t\\\n\t.desc = {\t\\\n\t\t.name = #vreg,\t\\\n\t\t.of_match = of_match_ptr(match),\t\\\n\t\t.ops = &mt6358_buck_ops,\t\\\n\t\t.type = REGULATOR_VOLTAGE,\t\\\n\t\t.id = MT6358_ID_##vreg,\t\t\\\n\t\t.owner = THIS_MODULE,\t\t\\\n\t\t.n_voltages = ((max) - (min)) / (step) + 1,\t\\\n\t\t.min_uV = (min),\t\t\\\n\t\t.uV_step = (step),\t\t\\\n\t\t.vsel_reg = MT6358_BUCK_##vreg##_ELR0,\t\\\n\t\t.vsel_mask = vosel_mask,\t\\\n\t\t.enable_reg = MT6358_BUCK_##vreg##_CON0,\t\\\n\t\t.enable_mask = BIT(0),\t\\\n\t\t.of_map_mode = mt6358_map_mode,\t\\\n\t},\t\\\n\t.status_reg = MT6358_BUCK_##vreg##_DBG1,\t\\\n\t.qi = BIT(0),\t\\\n\t.da_vsel_reg = _da_vsel_reg,\t\\\n\t.da_vsel_mask = _da_vsel_mask,\t\\\n\t.modeset_reg = _modeset_reg,\t\\\n\t.modeset_mask = BIT(_modeset_shift),\t\\\n}\n\n#define MT6358_LDO(match, vreg, ldo_volt_table,\t\\\n\tldo_index_table, enreg, enbit, vosel,\t\\\n\tvosel_mask)\t\\\n[MT6358_ID_##vreg] = {\t\\\n\t.desc = {\t\\\n\t\t.name = #vreg,\t\\\n\t\t.of_match = of_match_ptr(match),\t\\\n\t\t.ops = &mt6358_volt_table_ops,\t\\\n\t\t.type = REGULATOR_VOLTAGE,\t\\\n\t\t.id = MT6358_ID_##vreg,\t\\\n\t\t.owner = THIS_MODULE,\t\\\n\t\t.n_voltages = ARRAY_SIZE(ldo_volt_table),\t\\\n\t\t.volt_table = ldo_volt_table,\t\\\n\t\t.vsel_reg = vosel,\t\\\n\t\t.vsel_mask = vosel_mask,\t\\\n\t\t.enable_reg = enreg,\t\\\n\t\t.enable_mask = BIT(enbit),\t\\\n\t},\t\\\n\t.status_reg = MT6358_LDO_##vreg##_CON1,\t\\\n\t.qi = BIT(15),\t\\\n\t.index_table = ldo_index_table,\t\\\n\t.n_table = ARRAY_SIZE(ldo_index_table),\t\\\n}\n\n#define MT6358_LDO1(match, vreg, min, max, step,\t\\\n\t_da_vsel_reg, _da_vsel_mask,\t\\\n\tvosel, vosel_mask)\t\\\n[MT6358_ID_##vreg] = {\t\\\n\t.desc = {\t\\\n\t\t.name = #vreg,\t\\\n\t\t.of_match = of_match_ptr(match),\t\\\n\t\t.ops = &mt6358_volt_range_ops,\t\\\n\t\t.type = REGULATOR_VOLTAGE,\t\\\n\t\t.id = MT6358_ID_##vreg,\t\\\n\t\t.owner = THIS_MODULE,\t\\\n\t\t.n_voltages = ((max) - (min)) / (step) + 1,\t\\\n\t\t.min_uV = (min),\t\t\\\n\t\t.uV_step = (step),\t\t\\\n\t\t.vsel_reg = vosel,\t\\\n\t\t.vsel_mask = vosel_mask,\t\\\n\t\t.enable_reg = MT6358_LDO_##vreg##_CON0,\t\\\n\t\t.enable_mask = BIT(0),\t\\\n\t},\t\\\n\t.da_vsel_reg = _da_vsel_reg,\t\\\n\t.da_vsel_mask = _da_vsel_mask,\t\\\n\t.status_reg = MT6358_LDO_##vreg##_DBG1,\t\\\n\t.qi = BIT(0),\t\\\n}\n\n#define MT6358_REG_FIXED(match, vreg,\t\\\n\tenreg, enbit, volt)\t\\\n[MT6358_ID_##vreg] = {\t\\\n\t.desc = {\t\\\n\t\t.name = #vreg,\t\\\n\t\t.of_match = of_match_ptr(match),\t\\\n\t\t.ops = &mt6358_volt_fixed_ops,\t\\\n\t\t.type = REGULATOR_VOLTAGE,\t\\\n\t\t.id = MT6358_ID_##vreg,\t\\\n\t\t.owner = THIS_MODULE,\t\\\n\t\t.n_voltages = 1,\t\\\n\t\t.enable_reg = enreg,\t\\\n\t\t.enable_mask = BIT(enbit),\t\\\n\t\t.min_uV = volt,\t\\\n\t},\t\\\n\t.status_reg = MT6358_LDO_##vreg##_CON1,\t\\\n\t.qi = BIT(15),\t\t\t\t\t\t\t\\\n}\n\n#define MT6366_BUCK(match, vreg, min, max, step,\t\t\\\n\tvosel_mask, _da_vsel_reg, _da_vsel_mask,\t\\\n\t_modeset_reg, _modeset_shift)\t\t\\\n[MT6366_ID_##vreg] = {\t\\\n\t.desc = {\t\\\n\t\t.name = #vreg,\t\\\n\t\t.of_match = of_match_ptr(match),\t\\\n\t\t.ops = &mt6358_buck_ops,\t\\\n\t\t.type = REGULATOR_VOLTAGE,\t\\\n\t\t.id = MT6366_ID_##vreg,\t\t\\\n\t\t.owner = THIS_MODULE,\t\t\\\n\t\t.n_voltages = ((max) - (min)) / (step) + 1,\t\\\n\t\t.min_uV = (min),\t\t\\\n\t\t.uV_step = (step),\t\t\\\n\t\t.vsel_reg = MT6358_BUCK_##vreg##_ELR0,\t\\\n\t\t.vsel_mask = vosel_mask,\t\\\n\t\t.enable_reg = MT6358_BUCK_##vreg##_CON0,\t\\\n\t\t.enable_mask = BIT(0),\t\\\n\t\t.of_map_mode = mt6358_map_mode,\t\\\n\t},\t\\\n\t.status_reg = MT6358_BUCK_##vreg##_DBG1,\t\\\n\t.qi = BIT(0),\t\\\n\t.da_vsel_reg = _da_vsel_reg,\t\\\n\t.da_vsel_mask = _da_vsel_mask,\t\\\n\t.modeset_reg = _modeset_reg,\t\\\n\t.modeset_mask = BIT(_modeset_shift),\t\\\n}\n\n#define MT6366_LDO(match, vreg, ldo_volt_table,\t\\\n\tldo_index_table, enreg, enbit, vosel,\t\\\n\tvosel_mask)\t\\\n[MT6366_ID_##vreg] = {\t\\\n\t.desc = {\t\\\n\t\t.name = #vreg,\t\\\n\t\t.of_match = of_match_ptr(match),\t\\\n\t\t.ops = &mt6358_volt_table_ops,\t\\\n\t\t.type = REGULATOR_VOLTAGE,\t\\\n\t\t.id = MT6366_ID_##vreg,\t\\\n\t\t.owner = THIS_MODULE,\t\\\n\t\t.n_voltages = ARRAY_SIZE(ldo_volt_table),\t\\\n\t\t.volt_table = ldo_volt_table,\t\\\n\t\t.vsel_reg = vosel,\t\\\n\t\t.vsel_mask = vosel_mask,\t\\\n\t\t.enable_reg = enreg,\t\\\n\t\t.enable_mask = BIT(enbit),\t\\\n\t},\t\\\n\t.status_reg = MT6358_LDO_##vreg##_CON1,\t\\\n\t.qi = BIT(15),\t\\\n\t.index_table = ldo_index_table,\t\\\n\t.n_table = ARRAY_SIZE(ldo_index_table),\t\\\n}\n\n#define MT6366_LDO1(match, vreg, min, max, step,\t\\\n\t_da_vsel_reg, _da_vsel_mask,\t\\\n\tvosel, vosel_mask)\t\\\n[MT6366_ID_##vreg] = {\t\\\n\t.desc = {\t\\\n\t\t.name = #vreg,\t\\\n\t\t.of_match = of_match_ptr(match),\t\\\n\t\t.ops = &mt6358_volt_range_ops,\t\\\n\t\t.type = REGULATOR_VOLTAGE,\t\\\n\t\t.id = MT6366_ID_##vreg,\t\\\n\t\t.owner = THIS_MODULE,\t\\\n\t\t.n_voltages = ((max) - (min)) / (step) + 1,\t\\\n\t\t.min_uV = (min),\t\t\\\n\t\t.uV_step = (step),\t\t\\\n\t\t.vsel_reg = vosel,\t\\\n\t\t.vsel_mask = vosel_mask,\t\\\n\t\t.enable_reg = MT6358_LDO_##vreg##_CON0,\t\\\n\t\t.enable_mask = BIT(0),\t\\\n\t},\t\\\n\t.da_vsel_reg = _da_vsel_reg,\t\\\n\t.da_vsel_mask = _da_vsel_mask,\t\\\n\t.status_reg = MT6358_LDO_##vreg##_DBG1,\t\\\n\t.qi = BIT(0),\t\\\n}\n\n#define MT6366_REG_FIXED(match, vreg,\t\\\n\tenreg, enbit, volt)\t\\\n[MT6366_ID_##vreg] = {\t\\\n\t.desc = {\t\\\n\t\t.name = #vreg,\t\\\n\t\t.of_match = of_match_ptr(match),\t\\\n\t\t.ops = &mt6358_volt_fixed_ops,\t\\\n\t\t.type = REGULATOR_VOLTAGE,\t\\\n\t\t.id = MT6366_ID_##vreg,\t\\\n\t\t.owner = THIS_MODULE,\t\\\n\t\t.n_voltages = 1,\t\\\n\t\t.enable_reg = enreg,\t\\\n\t\t.enable_mask = BIT(enbit),\t\\\n\t\t.min_uV = volt,\t\\\n\t},\t\\\n\t.status_reg = MT6358_LDO_##vreg##_CON1,\t\\\n\t.qi = BIT(15),\t\t\t\t\t\t\t\\\n}\n\n\nstatic const unsigned int vdram2_voltages[] = {\n\t600000, 1800000,\n};\n\nstatic const unsigned int vsim_voltages[] = {\n\t1700000, 1800000, 2700000, 3000000, 3100000,\n};\n\nstatic const unsigned int vibr_voltages[] = {\n\t1200000, 1300000, 1500000, 1800000,\n\t2000000, 2800000, 3000000, 3300000,\n};\n\nstatic const unsigned int vusb_voltages[] = {\n\t3000000, 3100000,\n};\n\nstatic const unsigned int vcamd_voltages[] = {\n\t900000, 1000000, 1100000, 1200000,\n\t1300000, 1500000, 1800000,\n};\n\nstatic const unsigned int vefuse_voltages[] = {\n\t1700000, 1800000, 1900000,\n};\n\nstatic const unsigned int vmch_vemc_voltages[] = {\n\t2900000, 3000000, 3300000,\n};\n\nstatic const unsigned int vcama_voltages[] = {\n\t1800000, 2500000, 2700000,\n\t2800000, 2900000, 3000000,\n};\n\nstatic const unsigned int vcn33_voltages[] = {\n\t3300000, 3400000, 3500000,\n};\n\nstatic const unsigned int vmc_voltages[] = {\n\t1800000, 2900000, 3000000, 3300000,\n};\n\nstatic const unsigned int vldo28_voltages[] = {\n\t2800000, 3000000,\n};\n\nstatic const u32 vdram2_idx[] = {\n\t0, 12,\n};\n\nstatic const u32 vsim_idx[] = {\n\t3, 4, 8, 11, 12,\n};\n\nstatic const u32 vibr_idx[] = {\n\t0, 1, 2, 4, 5, 9, 11, 13,\n};\n\nstatic const u32 vusb_idx[] = {\n\t3, 4,\n};\n\nstatic const u32 vcamd_idx[] = {\n\t3, 4, 5, 6, 7, 9, 12,\n};\n\nstatic const u32 vefuse_idx[] = {\n\t11, 12, 13,\n};\n\nstatic const u32 vmch_vemc_idx[] = {\n\t2, 3, 5,\n};\n\nstatic const u32 vcama_idx[] = {\n\t0, 7, 9, 10, 11, 12,\n};\n\nstatic const u32 vcn33_idx[] = {\n\t1, 2, 3,\n};\n\nstatic const u32 vmc_idx[] = {\n\t4, 10, 11, 13,\n};\n\nstatic const u32 vldo28_idx[] = {\n\t1, 3,\n};\n\nstatic unsigned int mt6358_map_mode(unsigned int mode)\n{\n\treturn mode == MT6358_BUCK_MODE_AUTO ?\n\t\tREGULATOR_MODE_NORMAL : REGULATOR_MODE_FAST;\n}\n\nstatic int mt6358_set_voltage_sel(struct regulator_dev *rdev,\n\t\t\t\t  unsigned int selector)\n{\n\tconst struct mt6358_regulator_info *info = to_regulator_info(rdev->desc);\n\tint idx, ret;\n\tconst u32 *pvol;\n\n\tpvol = info->index_table;\n\n\tidx = pvol[selector];\n\tidx <<= ffs(info->desc.vsel_mask) - 1;\n\tret = regmap_update_bits(rdev->regmap, info->desc.vsel_reg,\n\t\t\t\t info->desc.vsel_mask, idx);\n\n\treturn ret;\n}\n\nstatic int mt6358_get_voltage_sel(struct regulator_dev *rdev)\n{\n\tconst struct mt6358_regulator_info *info = to_regulator_info(rdev->desc);\n\tint idx, ret;\n\tu32 selector;\n\tconst u32 *pvol;\n\n\tret = regmap_read(rdev->regmap, info->desc.vsel_reg, &selector);\n\tif (ret != 0) {\n\t\tdev_info(&rdev->dev,\n\t\t\t \"Failed to get mt6358 %s vsel reg: %d\\n\",\n\t\t\t info->desc.name, ret);\n\t\treturn ret;\n\t}\n\n\tselector = (selector & info->desc.vsel_mask) >>\n\t\t\t(ffs(info->desc.vsel_mask) - 1);\n\tpvol = info->index_table;\n\tfor (idx = 0; idx < info->desc.n_voltages; idx++) {\n\t\tif (pvol[idx] == selector)\n\t\t\treturn idx;\n\t}\n\n\treturn -EINVAL;\n}\n\nstatic int mt6358_get_buck_voltage_sel(struct regulator_dev *rdev)\n{\n\tconst struct mt6358_regulator_info *info = to_regulator_info(rdev->desc);\n\tint ret, regval;\n\n\tret = regmap_read(rdev->regmap, info->da_vsel_reg, &regval);\n\tif (ret != 0) {\n\t\tdev_err(&rdev->dev,\n\t\t\t\"Failed to get mt6358 Buck %s vsel reg: %d\\n\",\n\t\t\tinfo->desc.name, ret);\n\t\treturn ret;\n\t}\n\n\tret = (regval & info->da_vsel_mask) >> (ffs(info->da_vsel_mask) - 1);\n\n\treturn ret;\n}\n\nstatic int mt6358_get_status(struct regulator_dev *rdev)\n{\n\tconst struct mt6358_regulator_info *info = to_regulator_info(rdev->desc);\n\tint ret;\n\tu32 regval;\n\n\tret = regmap_read(rdev->regmap, info->status_reg, &regval);\n\tif (ret != 0) {\n\t\tdev_info(&rdev->dev, \"Failed to get enable reg: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\treturn (regval & info->qi) ? REGULATOR_STATUS_ON : REGULATOR_STATUS_OFF;\n}\n\nstatic int mt6358_regulator_set_mode(struct regulator_dev *rdev,\n\t\t\t\t     unsigned int mode)\n{\n\tconst struct mt6358_regulator_info *info = to_regulator_info(rdev->desc);\n\tint val;\n\n\tswitch (mode) {\n\tcase REGULATOR_MODE_FAST:\n\t\tval = MT6358_BUCK_MODE_FORCE_PWM;\n\t\tbreak;\n\tcase REGULATOR_MODE_NORMAL:\n\t\tval = MT6358_BUCK_MODE_AUTO;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tdev_dbg(&rdev->dev, \"mt6358 buck set_mode %#x, %#x, %#x\\n\",\n\t\tinfo->modeset_reg, info->modeset_mask, val);\n\n\tval <<= ffs(info->modeset_mask) - 1;\n\n\treturn regmap_update_bits(rdev->regmap, info->modeset_reg,\n\t\t\t\t  info->modeset_mask, val);\n}\n\nstatic unsigned int mt6358_regulator_get_mode(struct regulator_dev *rdev)\n{\n\tconst struct mt6358_regulator_info *info = to_regulator_info(rdev->desc);\n\tint ret, regval;\n\n\tret = regmap_read(rdev->regmap, info->modeset_reg, &regval);\n\tif (ret != 0) {\n\t\tdev_err(&rdev->dev,\n\t\t\t\"Failed to get mt6358 buck mode: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tswitch ((regval & info->modeset_mask) >> (ffs(info->modeset_mask) - 1)) {\n\tcase MT6358_BUCK_MODE_AUTO:\n\t\treturn REGULATOR_MODE_NORMAL;\n\tcase MT6358_BUCK_MODE_FORCE_PWM:\n\t\treturn REGULATOR_MODE_FAST;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n}\n\nstatic const struct regulator_ops mt6358_buck_ops = {\n\t.list_voltage = regulator_list_voltage_linear,\n\t.map_voltage = regulator_map_voltage_linear,\n\t.set_voltage_sel = regulator_set_voltage_sel_regmap,\n\t.get_voltage_sel = mt6358_get_buck_voltage_sel,\n\t.set_voltage_time_sel = regulator_set_voltage_time_sel,\n\t.enable = regulator_enable_regmap,\n\t.disable = regulator_disable_regmap,\n\t.is_enabled = regulator_is_enabled_regmap,\n\t.get_status = mt6358_get_status,\n\t.set_mode = mt6358_regulator_set_mode,\n\t.get_mode = mt6358_regulator_get_mode,\n};\n\nstatic const struct regulator_ops mt6358_volt_range_ops = {\n\t.list_voltage = regulator_list_voltage_linear,\n\t.map_voltage = regulator_map_voltage_linear,\n\t.set_voltage_sel = regulator_set_voltage_sel_regmap,\n\t.get_voltage_sel = mt6358_get_buck_voltage_sel,\n\t.set_voltage_time_sel = regulator_set_voltage_time_sel,\n\t.enable = regulator_enable_regmap,\n\t.disable = regulator_disable_regmap,\n\t.is_enabled = regulator_is_enabled_regmap,\n\t.get_status = mt6358_get_status,\n};\n\nstatic const struct regulator_ops mt6358_volt_table_ops = {\n\t.list_voltage = regulator_list_voltage_table,\n\t.map_voltage = regulator_map_voltage_iterate,\n\t.set_voltage_sel = mt6358_set_voltage_sel,\n\t.get_voltage_sel = mt6358_get_voltage_sel,\n\t.set_voltage_time_sel = regulator_set_voltage_time_sel,\n\t.enable = regulator_enable_regmap,\n\t.disable = regulator_disable_regmap,\n\t.is_enabled = regulator_is_enabled_regmap,\n\t.get_status = mt6358_get_status,\n};\n\nstatic const struct regulator_ops mt6358_volt_fixed_ops = {\n\t.list_voltage = regulator_list_voltage_linear,\n\t.enable = regulator_enable_regmap,\n\t.disable = regulator_disable_regmap,\n\t.is_enabled = regulator_is_enabled_regmap,\n\t.get_status = mt6358_get_status,\n};\n\n \nstatic const struct mt6358_regulator_info mt6358_regulators[] = {\n\tMT6358_BUCK(\"buck_vdram1\", VDRAM1, 500000, 2087500, 12500,\n\t\t    0x7f, MT6358_BUCK_VDRAM1_DBG0, 0x7f, MT6358_VDRAM1_ANA_CON0, 8),\n\tMT6358_BUCK(\"buck_vcore\", VCORE, 500000, 1293750, 6250,\n\t\t    0x7f, MT6358_BUCK_VCORE_DBG0, 0x7f, MT6358_VCORE_VGPU_ANA_CON0, 1),\n\tMT6358_BUCK(\"buck_vpa\", VPA, 500000, 3650000, 50000,\n\t\t    0x3f, MT6358_BUCK_VPA_DBG0, 0x3f, MT6358_VPA_ANA_CON0, 3),\n\tMT6358_BUCK(\"buck_vproc11\", VPROC11, 500000, 1293750, 6250,\n\t\t    0x7f, MT6358_BUCK_VPROC11_DBG0, 0x7f, MT6358_VPROC_ANA_CON0, 1),\n\tMT6358_BUCK(\"buck_vproc12\", VPROC12, 500000, 1293750, 6250,\n\t\t    0x7f, MT6358_BUCK_VPROC12_DBG0, 0x7f, MT6358_VPROC_ANA_CON0, 2),\n\tMT6358_BUCK(\"buck_vgpu\", VGPU, 500000, 1293750, 6250,\n\t\t    0x7f, MT6358_BUCK_VGPU_ELR0, 0x7f, MT6358_VCORE_VGPU_ANA_CON0, 2),\n\tMT6358_BUCK(\"buck_vs2\", VS2, 500000, 2087500, 12500,\n\t\t    0x7f, MT6358_BUCK_VS2_DBG0, 0x7f, MT6358_VS2_ANA_CON0, 8),\n\tMT6358_BUCK(\"buck_vmodem\", VMODEM, 500000, 1293750, 6250,\n\t\t    0x7f, MT6358_BUCK_VMODEM_DBG0, 0x7f, MT6358_VMODEM_ANA_CON0, 8),\n\tMT6358_BUCK(\"buck_vs1\", VS1, 1000000, 2587500, 12500,\n\t\t    0x7f, MT6358_BUCK_VS1_DBG0, 0x7f, MT6358_VS1_ANA_CON0, 8),\n\tMT6358_REG_FIXED(\"ldo_vrf12\", VRF12,\n\t\t\t MT6358_LDO_VRF12_CON0, 0, 1200000),\n\tMT6358_REG_FIXED(\"ldo_vio18\", VIO18,\n\t\t\t MT6358_LDO_VIO18_CON0, 0, 1800000),\n\tMT6358_REG_FIXED(\"ldo_vcamio\", VCAMIO,\n\t\t\t MT6358_LDO_VCAMIO_CON0, 0, 1800000),\n\tMT6358_REG_FIXED(\"ldo_vcn18\", VCN18, MT6358_LDO_VCN18_CON0, 0, 1800000),\n\tMT6358_REG_FIXED(\"ldo_vfe28\", VFE28, MT6358_LDO_VFE28_CON0, 0, 2800000),\n\tMT6358_REG_FIXED(\"ldo_vcn28\", VCN28, MT6358_LDO_VCN28_CON0, 0, 2800000),\n\tMT6358_REG_FIXED(\"ldo_vxo22\", VXO22, MT6358_LDO_VXO22_CON0, 0, 2200000),\n\tMT6358_REG_FIXED(\"ldo_vaux18\", VAUX18,\n\t\t\t MT6358_LDO_VAUX18_CON0, 0, 1800000),\n\tMT6358_REG_FIXED(\"ldo_vbif28\", VBIF28,\n\t\t\t MT6358_LDO_VBIF28_CON0, 0, 2800000),\n\tMT6358_REG_FIXED(\"ldo_vio28\", VIO28, MT6358_LDO_VIO28_CON0, 0, 2800000),\n\tMT6358_REG_FIXED(\"ldo_va12\", VA12, MT6358_LDO_VA12_CON0, 0, 1200000),\n\tMT6358_REG_FIXED(\"ldo_vrf18\", VRF18, MT6358_LDO_VRF18_CON0, 0, 1800000),\n\tMT6358_REG_FIXED(\"ldo_vaud28\", VAUD28,\n\t\t\t MT6358_LDO_VAUD28_CON0, 0, 2800000),\n\tMT6358_LDO(\"ldo_vdram2\", VDRAM2, vdram2_voltages, vdram2_idx,\n\t\t   MT6358_LDO_VDRAM2_CON0, 0, MT6358_LDO_VDRAM2_ELR0, 0xf),\n\tMT6358_LDO(\"ldo_vsim1\", VSIM1, vsim_voltages, vsim_idx,\n\t\t   MT6358_LDO_VSIM1_CON0, 0, MT6358_VSIM1_ANA_CON0, 0xf00),\n\tMT6358_LDO(\"ldo_vibr\", VIBR, vibr_voltages, vibr_idx,\n\t\t   MT6358_LDO_VIBR_CON0, 0, MT6358_VIBR_ANA_CON0, 0xf00),\n\tMT6358_LDO(\"ldo_vusb\", VUSB, vusb_voltages, vusb_idx,\n\t\t   MT6358_LDO_VUSB_CON0_0, 0, MT6358_VUSB_ANA_CON0, 0x700),\n\tMT6358_LDO(\"ldo_vcamd\", VCAMD, vcamd_voltages, vcamd_idx,\n\t\t   MT6358_LDO_VCAMD_CON0, 0, MT6358_VCAMD_ANA_CON0, 0xf00),\n\tMT6358_LDO(\"ldo_vefuse\", VEFUSE, vefuse_voltages, vefuse_idx,\n\t\t   MT6358_LDO_VEFUSE_CON0, 0, MT6358_VEFUSE_ANA_CON0, 0xf00),\n\tMT6358_LDO(\"ldo_vmch\", VMCH, vmch_vemc_voltages, vmch_vemc_idx,\n\t\t   MT6358_LDO_VMCH_CON0, 0, MT6358_VMCH_ANA_CON0, 0x700),\n\tMT6358_LDO(\"ldo_vcama1\", VCAMA1, vcama_voltages, vcama_idx,\n\t\t   MT6358_LDO_VCAMA1_CON0, 0, MT6358_VCAMA1_ANA_CON0, 0xf00),\n\tMT6358_LDO(\"ldo_vemc\", VEMC, vmch_vemc_voltages, vmch_vemc_idx,\n\t\t   MT6358_LDO_VEMC_CON0, 0, MT6358_VEMC_ANA_CON0, 0x700),\n\tMT6358_LDO(\"ldo_vcn33\", VCN33, vcn33_voltages, vcn33_idx,\n\t\t   MT6358_LDO_VCN33_CON0_0, 0, MT6358_VCN33_ANA_CON0, 0x300),\n\tMT6358_LDO(\"ldo_vcama2\", VCAMA2, vcama_voltages, vcama_idx,\n\t\t   MT6358_LDO_VCAMA2_CON0, 0, MT6358_VCAMA2_ANA_CON0, 0xf00),\n\tMT6358_LDO(\"ldo_vmc\", VMC, vmc_voltages, vmc_idx,\n\t\t   MT6358_LDO_VMC_CON0, 0, MT6358_VMC_ANA_CON0, 0xf00),\n\tMT6358_LDO(\"ldo_vldo28\", VLDO28, vldo28_voltages, vldo28_idx,\n\t\t   MT6358_LDO_VLDO28_CON0_0, 0,\n\t\t   MT6358_VLDO28_ANA_CON0, 0x300),\n\tMT6358_LDO(\"ldo_vsim2\", VSIM2, vsim_voltages, vsim_idx,\n\t\t   MT6358_LDO_VSIM2_CON0, 0, MT6358_VSIM2_ANA_CON0, 0xf00),\n\tMT6358_LDO1(\"ldo_vsram_proc11\", VSRAM_PROC11, 500000, 1293750, 6250,\n\t\t    MT6358_LDO_VSRAM_PROC11_DBG0, 0x7f00, MT6358_LDO_VSRAM_CON0, 0x7f),\n\tMT6358_LDO1(\"ldo_vsram_others\", VSRAM_OTHERS, 500000, 1293750, 6250,\n\t\t    MT6358_LDO_VSRAM_OTHERS_DBG0, 0x7f00, MT6358_LDO_VSRAM_CON2, 0x7f),\n\tMT6358_LDO1(\"ldo_vsram_gpu\", VSRAM_GPU, 500000, 1293750, 6250,\n\t\t    MT6358_LDO_VSRAM_GPU_DBG0, 0x7f00, MT6358_LDO_VSRAM_CON3, 0x7f),\n\tMT6358_LDO1(\"ldo_vsram_proc12\", VSRAM_PROC12, 500000, 1293750, 6250,\n\t\t    MT6358_LDO_VSRAM_PROC12_DBG0, 0x7f00, MT6358_LDO_VSRAM_CON1, 0x7f),\n};\n\n \nstatic const struct mt6358_regulator_info mt6366_regulators[] = {\n\tMT6366_BUCK(\"buck_vdram1\", VDRAM1, 500000, 2087500, 12500,\n\t\t    0x7f, MT6358_BUCK_VDRAM1_DBG0, 0x7f, MT6358_VDRAM1_ANA_CON0, 8),\n\tMT6366_BUCK(\"buck_vcore\", VCORE, 500000, 1293750, 6250,\n\t\t    0x7f, MT6358_BUCK_VCORE_DBG0, 0x7f, MT6358_VCORE_VGPU_ANA_CON0, 1),\n\tMT6366_BUCK(\"buck_vpa\", VPA, 500000, 3650000, 50000,\n\t\t    0x3f, MT6358_BUCK_VPA_DBG0, 0x3f, MT6358_VPA_ANA_CON0, 3),\n\tMT6366_BUCK(\"buck_vproc11\", VPROC11, 500000, 1293750, 6250,\n\t\t    0x7f, MT6358_BUCK_VPROC11_DBG0, 0x7f, MT6358_VPROC_ANA_CON0, 1),\n\tMT6366_BUCK(\"buck_vproc12\", VPROC12, 500000, 1293750, 6250,\n\t\t    0x7f, MT6358_BUCK_VPROC12_DBG0, 0x7f, MT6358_VPROC_ANA_CON0, 2),\n\tMT6366_BUCK(\"buck_vgpu\", VGPU, 500000, 1293750, 6250,\n\t\t    0x7f, MT6358_BUCK_VGPU_ELR0, 0x7f, MT6358_VCORE_VGPU_ANA_CON0, 2),\n\tMT6366_BUCK(\"buck_vs2\", VS2, 500000, 2087500, 12500,\n\t\t    0x7f, MT6358_BUCK_VS2_DBG0, 0x7f, MT6358_VS2_ANA_CON0, 8),\n\tMT6366_BUCK(\"buck_vmodem\", VMODEM, 500000, 1293750, 6250,\n\t\t    0x7f, MT6358_BUCK_VMODEM_DBG0, 0x7f, MT6358_VMODEM_ANA_CON0, 8),\n\tMT6366_BUCK(\"buck_vs1\", VS1, 1000000, 2587500, 12500,\n\t\t    0x7f, MT6358_BUCK_VS1_DBG0, 0x7f, MT6358_VS1_ANA_CON0, 8),\n\tMT6366_REG_FIXED(\"ldo_vrf12\", VRF12,\n\t\t\t MT6358_LDO_VRF12_CON0, 0, 1200000),\n\tMT6366_REG_FIXED(\"ldo_vio18\", VIO18,\n\t\t\t MT6358_LDO_VIO18_CON0, 0, 1800000),\n\tMT6366_REG_FIXED(\"ldo_vcn18\", VCN18, MT6358_LDO_VCN18_CON0, 0, 1800000),\n\tMT6366_REG_FIXED(\"ldo_vfe28\", VFE28, MT6358_LDO_VFE28_CON0, 0, 2800000),\n\tMT6366_REG_FIXED(\"ldo_vcn28\", VCN28, MT6358_LDO_VCN28_CON0, 0, 2800000),\n\tMT6366_REG_FIXED(\"ldo_vxo22\", VXO22, MT6358_LDO_VXO22_CON0, 0, 2200000),\n\tMT6366_REG_FIXED(\"ldo_vaux18\", VAUX18,\n\t\t\t MT6358_LDO_VAUX18_CON0, 0, 1800000),\n\tMT6366_REG_FIXED(\"ldo_vbif28\", VBIF28,\n\t\t\t MT6358_LDO_VBIF28_CON0, 0, 2800000),\n\tMT6366_REG_FIXED(\"ldo_vio28\", VIO28, MT6358_LDO_VIO28_CON0, 0, 2800000),\n\tMT6366_REG_FIXED(\"ldo_va12\", VA12, MT6358_LDO_VA12_CON0, 0, 1200000),\n\tMT6366_REG_FIXED(\"ldo_vrf18\", VRF18, MT6358_LDO_VRF18_CON0, 0, 1800000),\n\tMT6366_REG_FIXED(\"ldo_vaud28\", VAUD28,\n\t\t\t MT6358_LDO_VAUD28_CON0, 0, 2800000),\n\tMT6366_LDO(\"ldo_vdram2\", VDRAM2, vdram2_voltages, vdram2_idx,\n\t\t   MT6358_LDO_VDRAM2_CON0, 0, MT6358_LDO_VDRAM2_ELR0, 0x10),\n\tMT6366_LDO(\"ldo_vsim1\", VSIM1, vsim_voltages, vsim_idx,\n\t\t   MT6358_LDO_VSIM1_CON0, 0, MT6358_VSIM1_ANA_CON0, 0xf00),\n\tMT6366_LDO(\"ldo_vibr\", VIBR, vibr_voltages, vibr_idx,\n\t\t   MT6358_LDO_VIBR_CON0, 0, MT6358_VIBR_ANA_CON0, 0xf00),\n\tMT6366_LDO(\"ldo_vusb\", VUSB, vusb_voltages, vusb_idx,\n\t\t   MT6358_LDO_VUSB_CON0_0, 0, MT6358_VUSB_ANA_CON0, 0x700),\n\tMT6366_LDO(\"ldo_vefuse\", VEFUSE, vefuse_voltages, vefuse_idx,\n\t\t   MT6358_LDO_VEFUSE_CON0, 0, MT6358_VEFUSE_ANA_CON0, 0xf00),\n\tMT6366_LDO(\"ldo_vmch\", VMCH, vmch_vemc_voltages, vmch_vemc_idx,\n\t\t   MT6358_LDO_VMCH_CON0, 0, MT6358_VMCH_ANA_CON0, 0x700),\n\tMT6366_LDO(\"ldo_vemc\", VEMC, vmch_vemc_voltages, vmch_vemc_idx,\n\t\t   MT6358_LDO_VEMC_CON0, 0, MT6358_VEMC_ANA_CON0, 0x700),\n\tMT6366_LDO(\"ldo_vcn33\", VCN33, vcn33_voltages, vcn33_idx,\n\t\t   MT6358_LDO_VCN33_CON0_0, 0, MT6358_VCN33_ANA_CON0, 0x300),\n\tMT6366_LDO(\"ldo_vmc\", VMC, vmc_voltages, vmc_idx,\n\t\t   MT6358_LDO_VMC_CON0, 0, MT6358_VMC_ANA_CON0, 0xf00),\n\tMT6366_LDO(\"ldo_vsim2\", VSIM2, vsim_voltages, vsim_idx,\n\t\t   MT6358_LDO_VSIM2_CON0, 0, MT6358_VSIM2_ANA_CON0, 0xf00),\n\tMT6366_LDO1(\"ldo_vsram_proc11\", VSRAM_PROC11, 500000, 1293750, 6250,\n\t\t    MT6358_LDO_VSRAM_PROC11_DBG0, 0x7f00, MT6358_LDO_VSRAM_CON0, 0x7f),\n\tMT6366_LDO1(\"ldo_vsram_others\", VSRAM_OTHERS, 500000, 1293750, 6250,\n\t\t    MT6358_LDO_VSRAM_OTHERS_DBG0, 0x7f00, MT6358_LDO_VSRAM_CON2, 0x7f),\n\tMT6366_LDO1(\"ldo_vsram_gpu\", VSRAM_GPU, 500000, 1293750, 6250,\n\t\t    MT6358_LDO_VSRAM_GPU_DBG0, 0x7f00, MT6358_LDO_VSRAM_CON3, 0x7f),\n\tMT6366_LDO1(\"ldo_vsram_proc12\", VSRAM_PROC12, 500000, 1293750, 6250,\n\t\t    MT6358_LDO_VSRAM_PROC12_DBG0, 0x7f00, MT6358_LDO_VSRAM_CON1, 0x7f),\n};\n\nstatic int mt6358_sync_vcn33_setting(struct device *dev)\n{\n\tstruct mt6397_chip *mt6397 = dev_get_drvdata(dev->parent);\n\tunsigned int val;\n\tint ret;\n\n\t \n\tret = regmap_read(mt6397->regmap, MT6358_LDO_VCN33_CON0_1, &val);\n\tif (ret) {\n\t\tdev_err(dev, \"Failed to read VCN33_WIFI setting\\n\");\n\t\treturn ret;\n\t}\n\n\tif (!(val & BIT(0)))\n\t\treturn 0;\n\n\t \n\tret = regmap_update_bits(mt6397->regmap, MT6358_LDO_VCN33_CON0_0, BIT(0), BIT(0));\n\tif (ret) {\n\t\tdev_err(dev, \"Failed to sync VCN33_WIFI setting to VCN33_BT\\n\");\n\t\treturn ret;\n\t}\n\n\t \n\tret = regmap_update_bits(mt6397->regmap, MT6358_LDO_VCN33_CON0_1, BIT(0), 0);\n\tif (ret) {\n\t\tdev_err(dev, \"Failed to disable VCN33_WIFI\\n\");\n\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\nstatic int mt6358_regulator_probe(struct platform_device *pdev)\n{\n\tstruct mt6397_chip *mt6397 = dev_get_drvdata(pdev->dev.parent);\n\tstruct regulator_config config = {};\n\tstruct regulator_dev *rdev;\n\tconst struct mt6358_regulator_info *mt6358_info;\n\tint i, max_regulator, ret;\n\n\tswitch (mt6397->chip_id) {\n\tcase MT6358_CHIP_ID:\n\t\tmax_regulator = MT6358_MAX_REGULATOR;\n\t\tmt6358_info = mt6358_regulators;\n\t\tbreak;\n\tcase MT6366_CHIP_ID:\n\t\tmax_regulator = MT6366_MAX_REGULATOR;\n\t\tmt6358_info = mt6366_regulators;\n\t\tbreak;\n\tdefault:\n\t\tdev_err(&pdev->dev, \"unsupported chip ID: %d\\n\", mt6397->chip_id);\n\t\treturn -EINVAL;\n\t}\n\n\tret = mt6358_sync_vcn33_setting(&pdev->dev);\n\tif (ret)\n\t\treturn ret;\n\n\tfor (i = 0; i < max_regulator; i++) {\n\t\tconfig.dev = &pdev->dev;\n\t\tconfig.regmap = mt6397->regmap;\n\n\t\trdev = devm_regulator_register(&pdev->dev,\n\t\t\t\t\t       &mt6358_info[i].desc,\n\t\t\t\t\t       &config);\n\t\tif (IS_ERR(rdev)) {\n\t\t\tdev_err(&pdev->dev, \"failed to register %s\\n\",\n\t\t\t\tmt6358_info[i].desc.name);\n\t\t\treturn PTR_ERR(rdev);\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic const struct platform_device_id mt6358_platform_ids[] = {\n\t{\"mt6358-regulator\", 0},\n\t{   },\n};\nMODULE_DEVICE_TABLE(platform, mt6358_platform_ids);\n\nstatic struct platform_driver mt6358_regulator_driver = {\n\t.driver = {\n\t\t.name = \"mt6358-regulator\",\n\t\t.probe_type = PROBE_PREFER_ASYNCHRONOUS,\n\t},\n\t.probe = mt6358_regulator_probe,\n\t.id_table = mt6358_platform_ids,\n};\n\nmodule_platform_driver(mt6358_regulator_driver);\n\nMODULE_AUTHOR(\"Hsin-Hsiung Wang <hsin-hsiung.wang@mediatek.com>\");\nMODULE_DESCRIPTION(\"Regulator Driver for MediaTek MT6358 PMIC\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}