<stg><name>tkmu_simple_hw</name>


<trans_list>

<trans id="1021" from="1" to="2">
<condition id="524">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="1" to="17">
<condition id="523">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="2" to="3">
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="3" to="4">
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="4" to="5">
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="5" to="6">
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="6" to="7">
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="7" to="8">
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="8" to="9">
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="9" to="10">
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="10" to="11">
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="11" to="12">
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="12" to="13">
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="13" to="14">
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="14" to="15">
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="15" to="16">
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="16" to="31">
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="17" to="18">
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="18" to="19">
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="19" to="20">
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="20" to="21">
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="21" to="22">
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="22" to="23">
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="23" to="24">
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="24" to="25">
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="25" to="26">
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="26" to="27">
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="27" to="28">
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="28" to="29">
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="29" to="30">
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="30" to="16">
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="31" to="32">
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="32" to="33">
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="33" to="34">
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="34" to="35">
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="35" to="36">
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="36" to="37">
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="37" to="38">
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="38" to="39">
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="39" to="40">
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="40" to="41">
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="41" to="42">
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="42" to="43">
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="43" to="44">
<condition id="581">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="43" to="63">
<condition id="580">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="44" to="45">
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="45" to="46">
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="46" to="47">
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="47" to="48">
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="48" to="49">
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="49" to="50">
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="50" to="51">
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="51" to="52">
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="52" to="53">
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="53" to="54">
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="54" to="55">
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="55" to="56">
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="56" to="57">
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="57" to="60">
<condition id="597">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="57" to="58">
<condition id="601">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="57" to="59">
<condition id="599">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="58" to="60">
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="59" to="60">
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="60" to="93">
<condition id="612">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="60" to="61">
<condition id="614">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
<literal name="tmp_81" val="0"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="60" to="62">
<condition id="613">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
<literal name="tmp_81" val="0"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="61" to="93">
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="62" to="93">
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="63" to="64">
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="64" to="65">
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="65" to="66">
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="66" to="67">
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="67" to="68">
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="68" to="69">
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="69" to="70">
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="70" to="71">
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="71" to="72">
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="72" to="73">
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="73" to="74">
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="74" to="75">
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="75" to="76">
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="76" to="77">
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="77" to="78">
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="78" to="79">
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="79" to="80">
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="80" to="81">
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="81" to="82">
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="82" to="83">
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="83" to="84">
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="84" to="85">
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="85" to="86">
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="86" to="87">
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="87" to="88">
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="88" to="89">
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="89" to="90">
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="90" to="91">
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="91" to="92">
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="92" to="93">
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="93" to="94">
<condition id="660">
<or_exp><and_exp><literal name="tmp_181" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="93" to="110">
<condition id="659">
<or_exp><and_exp><literal name="tmp_181" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="94" to="95">
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="95" to="96">
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="96" to="97">
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="97" to="98">
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="98" to="99">
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="99" to="100">
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="100" to="101">
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="101" to="102">
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="102" to="103">
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="103" to="104">
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="104" to="105">
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="105" to="106">
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="106" to="107">
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="107" to="125">
<condition id="675">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="107" to="108">
<condition id="677">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="107" to="109">
<condition id="676">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="108" to="125">
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="109" to="125">
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="110" to="111">
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="111" to="112">
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="112" to="113">
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="113" to="114">
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="114" to="115">
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="115" to="116">
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="116" to="117">
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="117" to="118">
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="118" to="119">
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="119" to="120">
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="120" to="121">
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="121" to="122">
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="122" to="123">
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="123" to="124">
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="124" to="125">
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="125" to="126">
<condition id="702">
<or_exp><and_exp><literal name="tmp_202" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="125" to="142">
<condition id="701">
<or_exp><and_exp><literal name="tmp_202" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="126" to="127">
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="127" to="128">
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="128" to="129">
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="129" to="130">
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="130" to="131">
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="131" to="132">
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="132" to="133">
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="133" to="134">
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="134" to="135">
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="135" to="136">
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="136" to="137">
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="137" to="138">
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="138" to="139">
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="139" to="158">
<condition id="718">
<or_exp><and_exp><literal name="tmp_140" val="1"/>
</and_exp><and_exp><literal name="tmp_148" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="139" to="140">
<condition id="722">
<or_exp><and_exp><literal name="tmp_140" val="0"/>
<literal name="tmp_148" val="0"/>
<literal name="tmp_145" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="139" to="141">
<condition id="720">
<or_exp><and_exp><literal name="tmp_140" val="0"/>
<literal name="tmp_148" val="0"/>
<literal name="tmp_145" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="140" to="158">
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="141" to="158">
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="142" to="143">
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="143" to="144">
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="144" to="145">
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="145" to="146">
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="146" to="147">
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="147" to="148">
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="148" to="149">
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="149" to="150">
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="150" to="151">
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="151" to="152">
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="152" to="153">
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="153" to="154">
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="154" to="155">
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="155" to="158">
<condition id="748">
<or_exp><and_exp><literal name="tmp_136" val="1"/>
</and_exp><and_exp><literal name="tmp_144" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="155" to="156">
<condition id="752">
<or_exp><and_exp><literal name="tmp_136" val="0"/>
<literal name="tmp_144" val="0"/>
<literal name="tmp_141" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="155" to="157">
<condition id="750">
<or_exp><and_exp><literal name="tmp_136" val="0"/>
<literal name="tmp_144" val="0"/>
<literal name="tmp_141" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="156" to="158">
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="157" to="158">
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="158" to="159">
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="159" to="160">
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="160" to="221">
<condition id="765">
<or_exp><and_exp><literal name="tmp_169" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="160" to="161">
<condition id="767">
<or_exp><and_exp><literal name="tmp_169" val="0"/>
<literal name="tmp_218" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="160" to="169">
<condition id="766">
<or_exp><and_exp><literal name="tmp_169" val="0"/>
<literal name="tmp_218" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1242" from="161" to="162">
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="162" to="163">
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="163" to="164">
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="164" to="165">
<condition id="771">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="165" to="166">
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="166" to="167">
<condition id="773">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1248" from="167" to="168">
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="168" to="177">
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="169" to="170">
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="170" to="171">
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="171" to="172">
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1253" from="172" to="173">
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="173" to="174">
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="174" to="175">
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="175" to="176">
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="176" to="177">
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="177" to="178">
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="178" to="179">
<condition id="787">
<or_exp><and_exp><literal name="tmp_218" val="0"/>
<literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="178" to="186">
<condition id="786">
<or_exp><and_exp><literal name="tmp_218" val="1"/>
<literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="178" to="194">
<condition id="806">
<or_exp><and_exp><literal name="tmp_218" val="0"/>
<literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="178" to="201">
<condition id="805">
<or_exp><and_exp><literal name="tmp_218" val="1"/>
<literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1263" from="179" to="180">
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="180" to="181">
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="181" to="182">
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="182" to="183">
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="183" to="184">
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="184" to="185">
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="185" to="193">
<condition id="795">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="186" to="187">
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="187" to="188">
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="188" to="189">
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="189" to="190">
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="190" to="191">
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="191" to="192">
<condition id="802">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="192" to="193">
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="193" to="208">
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="194" to="195">
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="195" to="196">
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="196" to="197">
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="197" to="198">
<condition id="811">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="198" to="199">
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="199" to="200">
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="200" to="193">
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="201" to="202">
<condition id="816">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="202" to="203">
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="203" to="204">
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="204" to="205">
<condition id="819">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="205" to="206">
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="206" to="207">
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="207" to="193">
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="208" to="209">
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="209" to="210">
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="210" to="211">
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="211" to="212">
<condition id="828">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="212" to="213">
<condition id="829">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="213" to="214">
<condition id="830">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="214" to="215">
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="215" to="216">
<condition id="832">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="216" to="217">
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="217" to="218">
<condition id="834">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="218" to="219">
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="219" to="220">
<condition id="836">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="220" to="231">
<condition id="837">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="221" to="222">
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="222" to="223">
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="223" to="224">
<condition id="841">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="224" to="225">
<condition id="842">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="225" to="226">
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="226" to="227">
<condition id="844">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="227" to="228">
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="228" to="229">
<condition id="846">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="229" to="230">
<condition id="847">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="230" to="220">
<condition id="848">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="231" to="232">
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="232" to="233">
<condition id="851">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="233" to="234">
<condition id="852">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="234" to="235">
<condition id="853">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="235" to="236">
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="236" to="237">
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="237" to="238">
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="238" to="239">
<condition id="857">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="239" to="240">
<condition id="858">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="240" to="241">
<condition id="859">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="241" to="242">
<condition id="860">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="242" to="243">
<condition id="861">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="243" to="244">
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="244" to="245">
<condition id="863">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="245" to="246">
<condition id="864">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="246" to="247">
<condition id="865">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="15">
<![CDATA[
ap_fixed_base.exit1177:0  call void (...)* @_ssdm_op_SpecBitsMap(i15* %agg_result_hwRinv_V), !map !207

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
ap_fixed_base.exit1177:1  call void (...)* @_ssdm_op_SpecBitsMap(i12* %agg_result_hwPt_V), !map !211

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit1177:2  call void (...)* @_ssdm_op_SpecBitsMap(i14* %agg_result_hwSinhEta_V), !map !215

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit1177:3  call void (...)* @_ssdm_op_SpecBitsMap(i14* %agg_result_hwEta_V), !map !219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="19">
<![CDATA[
ap_fixed_base.exit1177:4  call void (...)* @_ssdm_op_SpecBitsMap(i19* %agg_result_hwPhi_V), !map !223

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="11">
<![CDATA[
ap_fixed_base.exit1177:5  call void (...)* @_ssdm_op_SpecBitsMap(i11* %agg_result_hwZ0_V), !map !227

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
ap_fixed_base.exit1177:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %agg_result_hwQ_V), !map !231

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
ap_fixed_base.exit1177:7  call void (...)* @_ssdm_op_SpecBitsMap(i10* %agg_result_hwX2_V), !map !235

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
ap_fixed_base.exit1177:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %agg_result_VALID_V), !map !239

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
ap_fixed_base.exit1177:9  call void (...)* @_ssdm_op_SpecBitsMap(i3* %agg_result_BX_V), !map !243

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit1177:10  call void (...)* @_ssdm_op_SpecBitsMap(i14* %agg_result_hwPropEta_V), !map !247

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="19">
<![CDATA[
ap_fixed_base.exit1177:11  call void (...)* @_ssdm_op_SpecBitsMap(i19* %agg_result_hwPropPhi_V), !map !251

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="15">
<![CDATA[
ap_fixed_base.exit1177:12  call void (...)* @_ssdm_op_SpecBitsMap(i15* %in_hwRinv_V), !map !255

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
ap_fixed_base.exit1177:13  call void (...)* @_ssdm_op_SpecBitsMap(i12* %in_hwPt_V), !map !259

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit1177:14  call void (...)* @_ssdm_op_SpecBitsMap(i14* %in_hwSinhEta_V), !map !263

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit1177:15  call void (...)* @_ssdm_op_SpecBitsMap(i14* %in_hwEta_V), !map !267

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="19">
<![CDATA[
ap_fixed_base.exit1177:16  call void (...)* @_ssdm_op_SpecBitsMap(i19* %in_hwPhi_V), !map !271

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="11">
<![CDATA[
ap_fixed_base.exit1177:17  call void (...)* @_ssdm_op_SpecBitsMap(i11* %in_hwZ0_V), !map !275

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
ap_fixed_base.exit1177:18  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_hwQ_V), !map !279

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
ap_fixed_base.exit1177:19  call void (...)* @_ssdm_op_SpecBitsMap(i10* %in_hwX2_V), !map !283

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
ap_fixed_base.exit1177:20  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_VALID_V), !map !287

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
ap_fixed_base.exit1177:21  call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_BX_V), !map !291

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ap_fixed_base.exit1177:22  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @tkmu_simple_hw_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="15">
<![CDATA[
ap_fixed_base.exit1177:23  call void @_ssdm_op_Write.ap_auto.i15P(i15* %agg_result_hwRinv_V, i15 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
ap_fixed_base.exit1177:24  call void @_ssdm_op_Write.ap_auto.i12P(i12* %agg_result_hwPt_V, i12 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14">
<![CDATA[
ap_fixed_base.exit1177:25  call void @_ssdm_op_Write.ap_auto.i14P(i14* %agg_result_hwSinhEta_V, i14 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14">
<![CDATA[
ap_fixed_base.exit1177:26  call void @_ssdm_op_Write.ap_auto.i14P(i14* %agg_result_hwEta_V, i14 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="19">
<![CDATA[
ap_fixed_base.exit1177:27  call void @_ssdm_op_Write.ap_auto.i19P(i19* %agg_result_hwPhi_V, i19 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11">
<![CDATA[
ap_fixed_base.exit1177:28  call void @_ssdm_op_Write.ap_auto.i11P(i11* %agg_result_hwZ0_V, i11 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
ap_fixed_base.exit1177:29  call void @_ssdm_op_Write.ap_auto.i1P(i1* %agg_result_hwQ_V, i1 false)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
ap_fixed_base.exit1177:30  call void @_ssdm_op_Write.ap_auto.i10P(i10* %agg_result_hwX2_V, i10 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
ap_fixed_base.exit1177:31  call void @_ssdm_op_Write.ap_auto.i1P(i1* %agg_result_VALID_V, i1 false)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
ap_fixed_base.exit1177:32  call void @_ssdm_op_Write.ap_auto.i3P(i3* %agg_result_BX_V, i3 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit1177:33  %in_hwSinhEta_V_read = call i14 @_ssdm_op_Read.ap_auto.i14P(i14* %in_hwSinhEta_V)

]]></Node>
<StgValue><ssdm name="in_hwSinhEta_V_read"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit1177:34  %tmp = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %in_hwSinhEta_V_read, i32 13)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit1177:35  br i1 %tmp, label %0, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="14">
<![CDATA[
:0  %tmp_18 = sext i14 %in_hwSinhEta_V_read to i32

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_2 = sitofp i32 %tmp_18 to double

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %r_V = xor i14 %in_hwSinhEta_V_read, -8192

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_s = zext i14 %r_V to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64">
<![CDATA[
:2  %tmp_3 = sitofp i64 %tmp_s to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="289" st_id="2" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_2 = sitofp i32 %tmp_18 to double

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="290" st_id="3" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_2 = sitofp i32 %tmp_18 to double

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="291" st_id="4" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_2 = sitofp i32 %tmp_18 to double

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="292" st_id="5" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_2 = sitofp i32 %tmp_18 to double

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="293" st_id="6" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_2 = sitofp i32 %tmp_18 to double

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="294" st_id="7" stage="8" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %pf_assign_2 = fmul double %tmp_2, 1.169800e-03

]]></Node>
<StgValue><ssdm name="pf_assign_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="295" st_id="8" stage="7" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %pf_assign_2 = fmul double %tmp_2, 1.169800e-03

]]></Node>
<StgValue><ssdm name="pf_assign_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="296" st_id="9" stage="6" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %pf_assign_2 = fmul double %tmp_2, 1.169800e-03

]]></Node>
<StgValue><ssdm name="pf_assign_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="297" st_id="10" stage="5" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %pf_assign_2 = fmul double %tmp_2, 1.169800e-03

]]></Node>
<StgValue><ssdm name="pf_assign_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="298" st_id="11" stage="4" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %pf_assign_2 = fmul double %tmp_2, 1.169800e-03

]]></Node>
<StgValue><ssdm name="pf_assign_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="299" st_id="12" stage="3" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %pf_assign_2 = fmul double %tmp_2, 1.169800e-03

]]></Node>
<StgValue><ssdm name="pf_assign_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="300" st_id="13" stage="2" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %pf_assign_2 = fmul double %tmp_2, 1.169800e-03

]]></Node>
<StgValue><ssdm name="pf_assign_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="301" st_id="14" stage="1" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %pf_assign_2 = fmul double %tmp_2, 1.169800e-03

]]></Node>
<StgValue><ssdm name="pf_assign_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="302" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64">
<![CDATA[
:3  %p_Val2_8 = bitcast double %pf_assign_2 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="63" op_0_bw="64">
<![CDATA[
:4  %tmp_23 = trunc i64 %p_Val2_8 to i63

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:5  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_8, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_1"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_8, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_1"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="11">
<![CDATA[
:7  %tmp_7 = zext i11 %exp_tmp_V_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="52" op_0_bw="64">
<![CDATA[
:8  %tmp_31 = trunc i64 %p_Val2_8 to i52

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:9  %tmp_5 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_31)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="54" op_0_bw="53">
<![CDATA[
:10  %man_V_4 = zext i53 %tmp_5 to i54

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:11  %man_V_5 = sub i54 0, %man_V_4

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
:12  %man_V_6 = select i1 %isneg_1, i54 %man_V_5, i54 %man_V_4

]]></Node>
<StgValue><ssdm name="man_V_6"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:13  %tmp_9 = icmp eq i63 %tmp_23, 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %tmp_9, label %ap_fixed_base.exit, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %F2_1 = sub i12 1075, %tmp_7

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_13 = icmp sgt i12 %F2_1, 10

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_14 = add i12 %F2_1, -10

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_15 = sub i12 10, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:4  %sh_amt_1 = select i1 %tmp_13, i12 %tmp_14, i12 %tmp_15

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="12">
<![CDATA[
:5  %sh_amt_1_cast9 = sext i12 %sh_amt_1 to i14

]]></Node>
<StgValue><ssdm name="sh_amt_1_cast9"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="12">
<![CDATA[
:6  %sh_amt_1_cast = sext i12 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_1_cast"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_16 = icmp eq i12 %F2_1, 10

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_16, label %11, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_13, label %13, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="14" op_0_bw="54">
<![CDATA[
:0  %tmp_35 = trunc i54 %man_V_6 to i14

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="326" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="54">
<![CDATA[
:0  %tmp_53 = trunc i54 %man_V_6 to i14

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_24 = icmp ult i12 %sh_amt_1, 14

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_24, label %17, label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_30 = shl i14 %tmp_53, %sh_amt_1_cast9

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="330" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_22 = icmp ult i12 %sh_amt_1, 54

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="332" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_22, label %14, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:0  %p_9 = select i1 %isneg_1, i14 -1, i14 0

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="54" op_0_bw="32">
<![CDATA[
:0  %tmp_28 = zext i32 %sh_amt_1_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="336" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:1  %tmp_29 = ashr i54 %man_V_6, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="337" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="54">
<![CDATA[
:2  %tmp_56 = trunc i54 %tmp_29 to i14

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="338" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="54">
<![CDATA[
:0  %tmp_36 = trunc i54 %man_V_2 to i14

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="340" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_21 = icmp ult i12 %sh_amt, 14

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="341" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_21, label %8, label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_27 = shl i14 %tmp_36, %sh_amt_cast1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_19 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_19, label %5, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:0  %p_7 = select i1 %isneg, i14 -1, i14 0

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="54" op_0_bw="32">
<![CDATA[
:0  %tmp_25 = zext i32 %sh_amt_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:1  %tmp_26 = ashr i54 %man_V_2, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="14" op_0_bw="54">
<![CDATA[
:2  %tmp_54 = trunc i54 %tmp_26 to i14

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0">
<![CDATA[
ap_fixed_base.exit:0  %data_V_read_assign = phi i14 [ 0, %9 ], [ %tmp_35, %11 ], [ %tmp_56, %14 ], [ %tmp_30, %17 ], [ 0, %16 ], [ %p_9, %15 ], [ 0, %0 ], [ %tmp_33, %2 ], [ %tmp_54, %5 ], [ %tmp_27, %8 ], [ 0, %7 ], [ %p_7, %6 ]

]]></Node>
<StgValue><ssdm name="data_V_read_assign"/></StgValue>
</operation>

<operation id="353" st_id="16" stage="11" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="12" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit:1  %inhwEta_V_2 = call fastcc i12 @arcsinh(i14 %data_V_read_assign)

]]></Node>
<StgValue><ssdm name="inhwEta_V_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="354" st_id="17" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64">
<![CDATA[
:2  %tmp_3 = sitofp i64 %tmp_s to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="355" st_id="18" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64">
<![CDATA[
:2  %tmp_3 = sitofp i64 %tmp_s to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="356" st_id="19" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64">
<![CDATA[
:2  %tmp_3 = sitofp i64 %tmp_s to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="357" st_id="20" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64">
<![CDATA[
:2  %tmp_3 = sitofp i64 %tmp_s to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="358" st_id="21" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64">
<![CDATA[
:2  %tmp_3 = sitofp i64 %tmp_s to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="359" st_id="22" stage="8" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_3, 1.169800e-03

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="360" st_id="23" stage="7" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_3, 1.169800e-03

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="361" st_id="24" stage="6" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_3, 1.169800e-03

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="362" st_id="25" stage="5" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_3, 1.169800e-03

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="363" st_id="26" stage="4" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_3, 1.169800e-03

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="364" st_id="27" stage="3" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_3, 1.169800e-03

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="365" st_id="28" stage="2" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_3, 1.169800e-03

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="366" st_id="29" stage="1" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_3, 1.169800e-03

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="367" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64">
<![CDATA[
:4  %ireg_V = bitcast double %v_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="368" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="63" op_0_bw="64">
<![CDATA[
:5  %tmp_17 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="369" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:6  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="370" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="371" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="11">
<![CDATA[
:8  %tmp_6 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="372" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="52" op_0_bw="64">
<![CDATA[
:9  %tmp_20 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="373" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:10  %tmp_4 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_20)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="374" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="54" op_0_bw="53">
<![CDATA[
:11  %p_Result_s = zext i53 %tmp_4 to i54

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="375" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:12  %man_V_1 = sub i54 0, %p_Result_s

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="376" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
:13  %man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="377" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:14  %tmp_1 = icmp eq i63 %tmp_17, 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="378" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %tmp_1, label %ap_fixed_base.exit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %F2 = sub i12 1075, %tmp_6

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="380" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_8 = icmp sgt i12 %F2, 10

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="381" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_10 = add i12 %F2, -10

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="382" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_11 = sub i12 10, %F2

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="383" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:4  %sh_amt = select i1 %tmp_8, i12 %tmp_10, i12 %tmp_11

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="384" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="12">
<![CDATA[
:5  %sh_amt_cast1 = sext i12 %sh_amt to i14

]]></Node>
<StgValue><ssdm name="sh_amt_cast1"/></StgValue>
</operation>

<operation id="385" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="12">
<![CDATA[
:6  %sh_amt_cast = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sh_amt_cast"/></StgValue>
</operation>

<operation id="386" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_12 = icmp eq i12 %F2, 10

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="387" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_12, label %2, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_8, label %4, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="14" op_0_bw="54">
<![CDATA[
:0  %tmp_33 = trunc i54 %man_V_2 to i14

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="390" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="391" st_id="31" stage="10" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="12" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit:1  %inhwEta_V_2 = call fastcc i12 @arcsinh(i14 %data_V_read_assign)

]]></Node>
<StgValue><ssdm name="inhwEta_V_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="392" st_id="32" stage="9" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="12" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit:1  %inhwEta_V_2 = call fastcc i12 @arcsinh(i14 %data_V_read_assign)

]]></Node>
<StgValue><ssdm name="inhwEta_V_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="393" st_id="33" stage="8" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="12" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit:1  %inhwEta_V_2 = call fastcc i12 @arcsinh(i14 %data_V_read_assign)

]]></Node>
<StgValue><ssdm name="inhwEta_V_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="394" st_id="34" stage="7" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="12" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit:1  %inhwEta_V_2 = call fastcc i12 @arcsinh(i14 %data_V_read_assign)

]]></Node>
<StgValue><ssdm name="inhwEta_V_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="395" st_id="35" stage="6" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="12" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit:1  %inhwEta_V_2 = call fastcc i12 @arcsinh(i14 %data_V_read_assign)

]]></Node>
<StgValue><ssdm name="inhwEta_V_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="396" st_id="36" stage="5" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="12" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit:1  %inhwEta_V_2 = call fastcc i12 @arcsinh(i14 %data_V_read_assign)

]]></Node>
<StgValue><ssdm name="inhwEta_V_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="397" st_id="37" stage="4" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="12" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit:1  %inhwEta_V_2 = call fastcc i12 @arcsinh(i14 %data_V_read_assign)

]]></Node>
<StgValue><ssdm name="inhwEta_V_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="398" st_id="38" stage="3" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="12" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit:1  %inhwEta_V_2 = call fastcc i12 @arcsinh(i14 %data_V_read_assign)

]]></Node>
<StgValue><ssdm name="inhwEta_V_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="399" st_id="39" stage="2" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="12" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit:1  %inhwEta_V_2 = call fastcc i12 @arcsinh(i14 %data_V_read_assign)

]]></Node>
<StgValue><ssdm name="inhwEta_V_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="400" st_id="40" stage="1" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="12" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit:1  %inhwEta_V_2 = call fastcc i12 @arcsinh(i14 %data_V_read_assign)

]]></Node>
<StgValue><ssdm name="inhwEta_V_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="401" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="13" op_0_bw="12">
<![CDATA[
ap_fixed_base.exit:2  %inhwEta_V_3_cast = zext i12 %inhwEta_V_2 to i13

]]></Node>
<StgValue><ssdm name="inhwEta_V_3_cast"/></StgValue>
</operation>

<operation id="402" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
ap_fixed_base.exit:3  %inhwEta_V = sub i13 0, %inhwEta_V_3_cast

]]></Node>
<StgValue><ssdm name="inhwEta_V"/></StgValue>
</operation>

<operation id="403" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
ap_fixed_base.exit:4  %p_Val2_7 = select i1 %tmp, i13 %inhwEta_V, i13 %inhwEta_V_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="404" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="24" op_0_bw="13">
<![CDATA[
ap_fixed_base.exit:5  %OP1_V_cast_cast = sext i13 %p_Val2_7 to i24

]]></Node>
<StgValue><ssdm name="OP1_V_cast_cast"/></StgValue>
</operation>

<operation id="405" st_id="42" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
ap_fixed_base.exit:6  %r_V_9 = mul i24 %OP1_V_cast_cast, 855

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="406" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit:8  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %r_V_9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="407" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit:7  %tmp_59 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %r_V_9, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="408" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit:9  br i1 %tmp_63, label %18, label %_ZN6ap_intILi14EEC1ILi46ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="24">
<![CDATA[
:0  %tmp_72 = trunc i24 %r_V_9 to i10

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="410" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %tmp_32 = icmp eq i10 %tmp_72, 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="411" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %ret_V_1 = add i14 1, %tmp_59

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="412" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:3  %p_s = select i1 %tmp_32, i14 %tmp_59, i14 %ret_V_1

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="413" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %_ZN6ap_intILi14EEC1ILi46ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
_ZN6ap_intILi14EEC1ILi46ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0  %p_1 = phi i14 [ %p_s, %18 ], [ %tmp_59, %ap_fixed_base.exit ]

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="415" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN6ap_intILi14EEC1ILi46ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  call void @_ssdm_op_Write.ap_auto.i14P(i14* %in_hwEta_V, i14 %p_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN6ap_intILi14EEC1ILi46ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2  %in_hwZ0_V_read = call i11 @_ssdm_op_Read.ap_auto.i11P(i11* %in_hwZ0_V)

]]></Node>
<StgValue><ssdm name="in_hwZ0_V_read"/></StgValue>
</operation>

<operation id="417" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
_ZN6ap_intILi14EEC1ILi46ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:3  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %in_hwZ0_V_read, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="418" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN6ap_intILi14EEC1ILi46ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:4  br i1 %tmp_82, label %19, label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="11">
<![CDATA[
:0  %tmp_85 = sext i11 %in_hwZ0_V_read to i32

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="420" st_id="43" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_41 = sitofp i32 %tmp_85 to double

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="421" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %r_V_2 = xor i11 %in_hwZ0_V_read, -1024

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="422" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %op2 = sub i11 0, %r_V_2

]]></Node>
<StgValue><ssdm name="op2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="423" st_id="44" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_41 = sitofp i32 %tmp_85 to double

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="424" st_id="45" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_41 = sitofp i32 %tmp_85 to double

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="425" st_id="46" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_41 = sitofp i32 %tmp_85 to double

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="426" st_id="47" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_41 = sitofp i32 %tmp_85 to double

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="427" st_id="48" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_41 = sitofp i32 %tmp_85 to double

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="428" st_id="49" stage="8" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_3 = fmul double %tmp_41, 5.615000e-02

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="429" st_id="50" stage="7" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_3 = fmul double %tmp_41, 5.615000e-02

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="430" st_id="51" stage="6" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_3 = fmul double %tmp_41, 5.615000e-02

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="431" st_id="52" stage="5" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_3 = fmul double %tmp_41, 5.615000e-02

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="432" st_id="53" stage="4" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_3 = fmul double %tmp_41, 5.615000e-02

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="433" st_id="54" stage="3" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_3 = fmul double %tmp_41, 5.615000e-02

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="434" st_id="55" stage="2" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_3 = fmul double %tmp_41, 5.615000e-02

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="435" st_id="56" stage="1" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_3 = fmul double %tmp_41, 5.615000e-02

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="436" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64">
<![CDATA[
:3  %ireg_V_3 = bitcast double %v_assign_3 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_3"/></StgValue>
</operation>

<operation id="437" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="63" op_0_bw="64">
<![CDATA[
:4  %tmp_93 = trunc i64 %ireg_V_3 to i63

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="438" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:5  %isneg_3 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_3"/></StgValue>
</operation>

<operation id="439" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %exp_tmp_V_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_3"/></StgValue>
</operation>

<operation id="440" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="11">
<![CDATA[
:7  %tmp_42 = zext i11 %exp_tmp_V_3 to i12

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="441" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="52" op_0_bw="64">
<![CDATA[
:8  %tmp_99 = trunc i64 %ireg_V_3 to i52

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="442" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:9  %tmp_43 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_99)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="443" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="54" op_0_bw="53">
<![CDATA[
:10  %p_Result_3 = zext i53 %tmp_43 to i54

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="444" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:11  %man_V_11 = sub i54 0, %p_Result_3

]]></Node>
<StgValue><ssdm name="man_V_11"/></StgValue>
</operation>

<operation id="445" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
:12  %man_V_12 = select i1 %isneg_3, i54 %man_V_11, i54 %p_Result_3

]]></Node>
<StgValue><ssdm name="man_V_12"/></StgValue>
</operation>

<operation id="446" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:13  %tmp_44 = icmp eq i63 %tmp_93, 0

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="447" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %tmp_44, label %ap_fixed_base.exit1285, label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %F2_3 = sub i12 1075, %tmp_42

]]></Node>
<StgValue><ssdm name="F2_3"/></StgValue>
</operation>

<operation id="449" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_49 = icmp sgt i12 %F2_3, 6

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="450" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_50 = add i12 -6, %F2_3

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="451" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_51 = sub i12 6, %F2_3

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="452" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:4  %sh_amt_3 = select i1 %tmp_49, i12 %tmp_50, i12 %tmp_51

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="453" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="11" op_0_bw="12">
<![CDATA[
:5  %tmp_116 = trunc i12 %sh_amt_3 to i11

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="454" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="12">
<![CDATA[
:6  %sh_amt_3_cast = sext i12 %sh_amt_3 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_3_cast"/></StgValue>
</operation>

<operation id="455" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_52 = icmp eq i12 %F2_3, 6

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="456" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_52, label %38, label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_49, label %40, label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="11" op_0_bw="54">
<![CDATA[
:0  %tmp_121 = trunc i54 %man_V_12 to i11

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="459" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1285

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="460" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="54">
<![CDATA[
:0  %tmp_129 = trunc i54 %man_V_12 to i11

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="461" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_60 = icmp ult i12 %sh_amt_3, 11

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="462" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_60, label %44, label %ap_fixed_base.exit1285

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="58" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %tmp_73 = shl i11 %tmp_129, %tmp_116

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="464" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1285

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="465" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_58 = icmp ult i12 %sh_amt_3, 54

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="466" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_58, label %41, label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:0  %p_4 = select i1 %isneg_3, i11 -1, i11 0

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="468" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1285

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="54" op_0_bw="32">
<![CDATA[
:0  %tmp_70 = zext i32 %sh_amt_3_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="470" st_id="59" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:1  %tmp_71 = ashr i54 %man_V_12, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="471" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="54">
<![CDATA[
:2  %tmp_155 = trunc i54 %tmp_71 to i11

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="472" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit1285

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="473" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
ap_fixed_base.exit1285:0  %inhwZ0_V_1 = phi i11 [ 0, %36 ], [ %tmp_121, %38 ], [ %tmp_155, %41 ], [ %tmp_73, %44 ], [ 0, %43 ], [ %p_4, %42 ]

]]></Node>
<StgValue><ssdm name="inhwZ0_V_1"/></StgValue>
</operation>

<operation id="474" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit1285:1  br i1 %tmp_44, label %ap_fixed_base.exit1296, label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %F2_5 = sub i12 1075, %tmp_42

]]></Node>
<StgValue><ssdm name="F2_5"/></StgValue>
</operation>

<operation id="476" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_78 = icmp sgt i12 %F2_5, 6

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="477" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_79 = add i12 -6, %F2_5

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="478" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_80 = sub i12 6, %F2_5

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="479" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:4  %sh_amt_5 = select i1 %tmp_78, i12 %tmp_79, i12 %tmp_80

]]></Node>
<StgValue><ssdm name="sh_amt_5"/></StgValue>
</operation>

<operation id="480" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="12">
<![CDATA[
:5  %tmp_161 = trunc i12 %sh_amt_5 to i11

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="481" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="12">
<![CDATA[
:6  %sh_amt_5_cast = sext i12 %sh_amt_5 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_5_cast"/></StgValue>
</operation>

<operation id="482" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_81 = icmp eq i12 %F2_5, 6

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="483" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_81, label %46, label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
<literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_78, label %48, label %51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
<literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="11" op_0_bw="54">
<![CDATA[
:0  %tmp_166 = trunc i54 %man_V_12 to i11

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="486" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
<literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1296

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="487" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="11" op_0_bw="54">
<![CDATA[
:0  %tmp_171 = trunc i54 %man_V_12 to i11

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="488" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_90 = icmp ult i12 %sh_amt_5, 11

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="489" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_90, label %52, label %ap_fixed_base.exit1296

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="61" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %tmp_97 = shl i11 %tmp_171, %tmp_161

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="491" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1296

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="492" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_87 = icmp ult i12 %sh_amt_5, 54

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="493" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_87, label %49, label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:0  %p_3 = select i1 %isneg_3, i11 -1, i11 0

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="495" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1296

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="54" op_0_bw="32">
<![CDATA[
:0  %tmp_95 = zext i32 %sh_amt_5_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="497" st_id="62" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:1  %tmp_96 = ashr i54 %man_V_12, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="498" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="11" op_0_bw="54">
<![CDATA[
:2  %tmp_180 = trunc i54 %tmp_96 to i11

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="499" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit1296

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="500" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="11">
<![CDATA[
:2  %tmp_34 = sext i11 %op2 to i32

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="501" st_id="63" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_37 = sitofp i32 %tmp_34 to double

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="502" st_id="64" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_37 = sitofp i32 %tmp_34 to double

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="503" st_id="65" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_37 = sitofp i32 %tmp_34 to double

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="504" st_id="66" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_37 = sitofp i32 %tmp_34 to double

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="505" st_id="67" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_37 = sitofp i32 %tmp_34 to double

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="506" st_id="68" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_37 = sitofp i32 %tmp_34 to double

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="507" st_id="69" stage="8" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_1 = fmul double %tmp_37, 5.615000e-02

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="508" st_id="70" stage="7" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_1 = fmul double %tmp_37, 5.615000e-02

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="509" st_id="71" stage="6" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_1 = fmul double %tmp_37, 5.615000e-02

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="510" st_id="72" stage="5" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_1 = fmul double %tmp_37, 5.615000e-02

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="511" st_id="73" stage="4" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_1 = fmul double %tmp_37, 5.615000e-02

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="512" st_id="74" stage="3" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_1 = fmul double %tmp_37, 5.615000e-02

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="513" st_id="75" stage="2" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_1 = fmul double %tmp_37, 5.615000e-02

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="514" st_id="76" stage="1" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_1 = fmul double %tmp_37, 5.615000e-02

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="515" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64">
<![CDATA[
:5  %ireg_V_1 = bitcast double %v_assign_1 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1"/></StgValue>
</operation>

<operation id="516" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="63" op_0_bw="64">
<![CDATA[
:6  %tmp_83 = trunc i64 %ireg_V_1 to i63

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="517" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:7  %isneg_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_2"/></StgValue>
</operation>

<operation id="518" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %exp_tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_2"/></StgValue>
</operation>

<operation id="519" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="11">
<![CDATA[
:9  %tmp_38 = zext i11 %exp_tmp_V_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="520" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="52" op_0_bw="64">
<![CDATA[
:10  %tmp_88 = trunc i64 %ireg_V_1 to i52

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="521" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:11  %tmp_39 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_88)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="522" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="54" op_0_bw="53">
<![CDATA[
:12  %p_Result_1 = zext i53 %tmp_39 to i54

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="523" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:13  %man_V_8 = sub i54 0, %p_Result_1

]]></Node>
<StgValue><ssdm name="man_V_8"/></StgValue>
</operation>

<operation id="524" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
:14  %man_V_9 = select i1 %isneg_2, i54 %man_V_8, i54 %p_Result_1

]]></Node>
<StgValue><ssdm name="man_V_9"/></StgValue>
</operation>

<operation id="525" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:15  %tmp_40 = icmp eq i63 %tmp_83, 0

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="526" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16  br i1 %tmp_40, label %ap_fixed_base.exit1307, label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %F2_2 = sub i12 1075, %tmp_38

]]></Node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="528" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_45 = icmp sgt i12 %F2_2, 6

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="529" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_46 = add i12 -6, %F2_2

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="530" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_47 = sub i12 6, %F2_2

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="531" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:4  %sh_amt_2 = select i1 %tmp_45, i12 %tmp_46, i12 %tmp_47

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="532" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="12">
<![CDATA[
:5  %tmp_115 = trunc i12 %sh_amt_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="533" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="12">
<![CDATA[
:6  %sh_amt_2_cast = sext i12 %sh_amt_2 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_2_cast"/></StgValue>
</operation>

<operation id="534" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_48 = icmp eq i12 %F2_2, 6

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="535" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_48, label %21, label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_45, label %23, label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="11" op_0_bw="54">
<![CDATA[
:0  %tmp_118 = trunc i54 %man_V_9 to i11

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="538" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1307

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="539" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_48" val="0"/>
<literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="11" op_0_bw="54">
<![CDATA[
:0  %tmp_125 = trunc i54 %man_V_9 to i11

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="540" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_48" val="0"/>
<literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_57 = icmp ult i12 %sh_amt_2, 11

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="541" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_48" val="0"/>
<literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_57, label %27, label %ap_fixed_base.exit1307

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="542" st_id="78" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_48" val="0"/>
<literal name="tmp_45" val="0"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %tmp_64 = shl i11 %tmp_125, %tmp_115

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="543" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_48" val="0"/>
<literal name="tmp_45" val="0"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1307

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_48" val="0"/>
<literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_55 = icmp ult i12 %sh_amt_2, 54

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="545" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_48" val="0"/>
<literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_55, label %24, label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_48" val="0"/>
<literal name="tmp_45" val="1"/>
<literal name="tmp_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:0  %p_8 = select i1 %isneg_2, i11 -1, i11 0

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="547" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_48" val="0"/>
<literal name="tmp_45" val="1"/>
<literal name="tmp_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1307

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_48" val="0"/>
<literal name="tmp_45" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="54" op_0_bw="32">
<![CDATA[
:0  %tmp_61 = zext i32 %sh_amt_2_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="549" st_id="78" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_48" val="0"/>
<literal name="tmp_45" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:1  %tmp_62 = ashr i54 %man_V_9, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="550" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_48" val="0"/>
<literal name="tmp_45" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="11" op_0_bw="54">
<![CDATA[
:2  %tmp_131 = trunc i54 %tmp_62 to i11

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="551" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_48" val="0"/>
<literal name="tmp_45" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit1307

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="11">
<![CDATA[
ap_fixed_base.exit1307:1  %tmp_65 = zext i11 %r_V_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="553" st_id="78" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit1307:2  %tmp_66 = sitofp i64 %tmp_65 to double

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="554" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
ap_fixed_base.exit1307:0  %inhwZ0_V = phi i11 [ 0, %19 ], [ %tmp_118, %21 ], [ %tmp_131, %24 ], [ %tmp_64, %27 ], [ 0, %26 ], [ %p_8, %25 ]

]]></Node>
<StgValue><ssdm name="inhwZ0_V"/></StgValue>
</operation>

<operation id="555" st_id="79" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit1307:2  %tmp_66 = sitofp i64 %tmp_65 to double

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="556" st_id="80" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit1307:2  %tmp_66 = sitofp i64 %tmp_65 to double

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="557" st_id="81" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit1307:2  %tmp_66 = sitofp i64 %tmp_65 to double

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="558" st_id="82" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit1307:2  %tmp_66 = sitofp i64 %tmp_65 to double

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="559" st_id="83" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit1307:2  %tmp_66 = sitofp i64 %tmp_65 to double

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="560" st_id="84" stage="8" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit1307:3  %v_assign_2 = fmul double %tmp_66, 5.615000e-02

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="561" st_id="85" stage="7" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit1307:3  %v_assign_2 = fmul double %tmp_66, 5.615000e-02

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="562" st_id="86" stage="6" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit1307:3  %v_assign_2 = fmul double %tmp_66, 5.615000e-02

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="563" st_id="87" stage="5" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit1307:3  %v_assign_2 = fmul double %tmp_66, 5.615000e-02

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="564" st_id="88" stage="4" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit1307:3  %v_assign_2 = fmul double %tmp_66, 5.615000e-02

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="565" st_id="89" stage="3" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit1307:3  %v_assign_2 = fmul double %tmp_66, 5.615000e-02

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="566" st_id="90" stage="2" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit1307:3  %v_assign_2 = fmul double %tmp_66, 5.615000e-02

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="567" st_id="91" stage="1" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit1307:3  %v_assign_2 = fmul double %tmp_66, 5.615000e-02

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="568" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit1307:4  %ireg_V_2 = bitcast double %v_assign_2 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_2"/></StgValue>
</operation>

<operation id="569" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="63" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit1307:5  %tmp_149 = trunc i64 %ireg_V_2 to i63

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="570" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit1307:6  %isneg_4 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_4"/></StgValue>
</operation>

<operation id="571" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit1307:7  %exp_tmp_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_4"/></StgValue>
</operation>

<operation id="572" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="11">
<![CDATA[
ap_fixed_base.exit1307:8  %tmp_67 = zext i11 %exp_tmp_V_4 to i12

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="573" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="52" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit1307:9  %tmp_152 = trunc i64 %ireg_V_2 to i52

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="574" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
ap_fixed_base.exit1307:10  %tmp_68 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_152)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="575" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="54" op_0_bw="53">
<![CDATA[
ap_fixed_base.exit1307:11  %p_Result_2 = zext i53 %tmp_68 to i54

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="576" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
ap_fixed_base.exit1307:12  %man_V_14 = sub i54 0, %p_Result_2

]]></Node>
<StgValue><ssdm name="man_V_14"/></StgValue>
</operation>

<operation id="577" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
ap_fixed_base.exit1307:13  %man_V_15 = select i1 %isneg_4, i54 %man_V_14, i54 %p_Result_2

]]></Node>
<StgValue><ssdm name="man_V_15"/></StgValue>
</operation>

<operation id="578" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
ap_fixed_base.exit1307:14  %tmp_69 = icmp eq i63 %tmp_149, 0

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="579" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit1307:15  br i1 %tmp_69, label %ap_fixed_base.exit1296, label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %F2_4 = sub i12 1075, %tmp_67

]]></Node>
<StgValue><ssdm name="F2_4"/></StgValue>
</operation>

<operation id="581" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_74 = icmp sgt i12 %F2_4, 6

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="582" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_75 = add i12 -6, %F2_4

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="583" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_76 = sub i12 6, %F2_4

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="584" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:4  %sh_amt_4 = select i1 %tmp_74, i12 %tmp_75, i12 %tmp_76

]]></Node>
<StgValue><ssdm name="sh_amt_4"/></StgValue>
</operation>

<operation id="585" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="12">
<![CDATA[
:5  %tmp_159 = trunc i12 %sh_amt_4 to i11

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="586" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="12">
<![CDATA[
:6  %sh_amt_4_cast = sext i12 %sh_amt_4 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_4_cast"/></StgValue>
</operation>

<operation id="587" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_77 = icmp eq i12 %F2_4, 6

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="588" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_77, label %29, label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_74, label %31, label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
<literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="11" op_0_bw="54">
<![CDATA[
:0  %tmp_164 = trunc i54 %man_V_15 to i11

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="591" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
<literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1296

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="592" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
<literal name="tmp_69" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="tmp_74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="11" op_0_bw="54">
<![CDATA[
:0  %tmp_170 = trunc i54 %man_V_15 to i11

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="593" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
<literal name="tmp_69" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="tmp_74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_86 = icmp ult i12 %sh_amt_4, 11

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="594" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
<literal name="tmp_69" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="tmp_74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_86, label %35, label %ap_fixed_base.exit1296

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="93" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
<literal name="tmp_69" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="tmp_74" val="0"/>
<literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %tmp_94 = shl i11 %tmp_170, %tmp_159

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="596" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
<literal name="tmp_69" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="tmp_74" val="0"/>
<literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1296

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
<literal name="tmp_69" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_84 = icmp ult i12 %sh_amt_4, 54

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="598" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
<literal name="tmp_69" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_84, label %32, label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
<literal name="tmp_69" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="tmp_74" val="1"/>
<literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:0  %p_6 = select i1 %isneg_4, i11 -1, i11 0

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="600" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
<literal name="tmp_69" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="tmp_74" val="1"/>
<literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1296

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
<literal name="tmp_69" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="tmp_74" val="1"/>
<literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="54" op_0_bw="32">
<![CDATA[
:0  %tmp_91 = zext i32 %sh_amt_4_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="602" st_id="93" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
<literal name="tmp_69" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="tmp_74" val="1"/>
<literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:1  %tmp_92 = ashr i54 %man_V_15, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="603" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
<literal name="tmp_69" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="tmp_74" val="1"/>
<literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="11" op_0_bw="54">
<![CDATA[
:2  %tmp_177 = trunc i54 %tmp_92 to i11

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="604" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
<literal name="tmp_69" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="tmp_74" val="1"/>
<literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit1296

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0" op_6_bw="11" op_7_bw="0" op_8_bw="11" op_9_bw="0" op_10_bw="11" op_11_bw="0">
<![CDATA[
ap_fixed_base.exit1296:0  %data_V_read_assign_3 = phi i11 [ %inhwZ0_V, %33 ], [ %inhwZ0_V, %35 ], [ %inhwZ0_V, %34 ], [ %inhwZ0_V, %32 ], [ %inhwZ0_V, %29 ], [ %inhwZ0_V, %ap_fixed_base.exit1307 ], [ %inhwZ0_V_1, %50 ], [ %inhwZ0_V_1, %52 ], [ %inhwZ0_V_1, %51 ], [ %inhwZ0_V_1, %49 ], [ %inhwZ0_V_1, %46 ], [ %inhwZ0_V_1, %ap_fixed_base.exit1285 ]

]]></Node>
<StgValue><ssdm name="data_V_read_assign_3"/></StgValue>
</operation>

<operation id="606" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0" op_6_bw="11" op_7_bw="0" op_8_bw="11" op_9_bw="0" op_10_bw="11" op_11_bw="0">
<![CDATA[
ap_fixed_base.exit1296:1  %absInhwZ0_V = phi i11 [ %p_6, %33 ], [ %tmp_94, %35 ], [ 0, %34 ], [ %tmp_177, %32 ], [ %tmp_164, %29 ], [ 0, %ap_fixed_base.exit1307 ], [ %p_3, %50 ], [ %tmp_97, %52 ], [ 0, %51 ], [ %tmp_180, %49 ], [ %tmp_166, %46 ], [ 0, %ap_fixed_base.exit1285 ]

]]></Node>
<StgValue><ssdm name="absInhwZ0_V"/></StgValue>
</operation>

<operation id="607" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
ap_fixed_base.exit1296:2  %in_hwPhi_V_read = call i19 @_ssdm_op_Read.ap_auto.i19P(i19* %in_hwPhi_V)

]]></Node>
<StgValue><ssdm name="in_hwPhi_V_read"/></StgValue>
</operation>

<operation id="608" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit1296:3  %tmp_181 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %in_hwPhi_V_read, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="609" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit1296:4  br i1 %tmp_181, label %53, label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="610" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="19">
<![CDATA[
:0  %tmp_150 = sext i19 %in_hwPhi_V_read to i32

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="611" st_id="93" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_103 = sitofp i32 %tmp_150 to double

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="612" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:0  %r_V_3 = xor i19 %in_hwPhi_V_read, -262144

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="613" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1  %op2_1 = sub i19 0, %r_V_3

]]></Node>
<StgValue><ssdm name="op2_1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="614" st_id="94" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_103 = sitofp i32 %tmp_150 to double

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="615" st_id="95" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_103 = sitofp i32 %tmp_150 to double

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="616" st_id="96" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_103 = sitofp i32 %tmp_150 to double

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="617" st_id="97" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_103 = sitofp i32 %tmp_150 to double

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="618" st_id="98" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_103 = sitofp i32 %tmp_150 to double

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="619" st_id="99" stage="8" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_5 = fmul double %tmp_103, 4.565440e-06

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="620" st_id="100" stage="7" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_5 = fmul double %tmp_103, 4.565440e-06

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="621" st_id="101" stage="6" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_5 = fmul double %tmp_103, 4.565440e-06

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="622" st_id="102" stage="5" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_5 = fmul double %tmp_103, 4.565440e-06

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="623" st_id="103" stage="4" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_5 = fmul double %tmp_103, 4.565440e-06

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="624" st_id="104" stage="3" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_5 = fmul double %tmp_103, 4.565440e-06

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="625" st_id="105" stage="2" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_5 = fmul double %tmp_103, 4.565440e-06

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="626" st_id="106" stage="1" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_5 = fmul double %tmp_103, 4.565440e-06

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="627" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64">
<![CDATA[
:3  %ireg_V_5 = bitcast double %v_assign_5 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_5"/></StgValue>
</operation>

<operation id="628" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="63" op_0_bw="64">
<![CDATA[
:4  %tmp_193 = trunc i64 %ireg_V_5 to i63

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="629" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:5  %isneg_6 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_6"/></StgValue>
</operation>

<operation id="630" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %exp_tmp_V_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_6"/></StgValue>
</operation>

<operation id="631" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="11">
<![CDATA[
:7  %tmp_104 = zext i11 %exp_tmp_V_6 to i12

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="632" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="52" op_0_bw="64">
<![CDATA[
:8  %tmp_195 = trunc i64 %ireg_V_5 to i52

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="633" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:9  %tmp_105 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_195)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="634" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="54" op_0_bw="53">
<![CDATA[
:10  %p_Result_5 = zext i53 %tmp_105 to i54

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="635" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:11  %man_V_21 = sub i54 0, %p_Result_5

]]></Node>
<StgValue><ssdm name="man_V_21"/></StgValue>
</operation>

<operation id="636" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
:12  %man_V_22 = select i1 %isneg_6, i54 %man_V_21, i54 %p_Result_5

]]></Node>
<StgValue><ssdm name="man_V_22"/></StgValue>
</operation>

<operation id="637" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:13  %tmp_106 = icmp eq i63 %tmp_193, 0

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="638" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %tmp_106, label %ap_fixed_base.exit1208, label %63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="639" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %F2_7 = sub i12 1075, %tmp_104

]]></Node>
<StgValue><ssdm name="F2_7"/></StgValue>
</operation>

<operation id="640" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_111 = icmp sgt i12 %F2_7, 16

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="641" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_112 = add i12 %F2_7, -16

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="642" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_113 = sub i12 16, %F2_7

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="643" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:4  %sh_amt_7 = select i1 %tmp_111, i12 %tmp_112, i12 %tmp_113

]]></Node>
<StgValue><ssdm name="sh_amt_7"/></StgValue>
</operation>

<operation id="644" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="19" op_0_bw="12">
<![CDATA[
:5  %sh_amt_7_cast3 = sext i12 %sh_amt_7 to i19

]]></Node>
<StgValue><ssdm name="sh_amt_7_cast3"/></StgValue>
</operation>

<operation id="645" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="12">
<![CDATA[
:6  %sh_amt_7_cast = sext i12 %sh_amt_7 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_7_cast"/></StgValue>
</operation>

<operation id="646" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_114 = icmp eq i12 %F2_7, 16

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="647" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_114, label %64, label %65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_111, label %66, label %69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="649" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
<literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="19" op_0_bw="54">
<![CDATA[
:0  %tmp_197 = trunc i54 %man_V_22 to i19

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="650" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
<literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1208

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="651" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="19" op_0_bw="54">
<![CDATA[
:0  %tmp_199 = trunc i54 %man_V_22 to i19

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="652" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_122 = icmp ult i12 %sh_amt_7, 19

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="653" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_122, label %70, label %ap_fixed_base.exit1208

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="108" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:0  %tmp_130 = shl i19 %tmp_199, %sh_amt_7_cast3

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="655" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1208

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="656" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_120 = icmp ult i12 %sh_amt_7, 54

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="657" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_120, label %67, label %68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="658" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
:0  %p_10 = select i1 %isneg_6, i19 -1, i19 0

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="659" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1208

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="660" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="54" op_0_bw="32">
<![CDATA[
:0  %tmp_127 = zext i32 %sh_amt_7_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="661" st_id="109" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:1  %tmp_128 = ashr i54 %man_V_22, %tmp_127

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="662" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="19" op_0_bw="54">
<![CDATA[
:2  %tmp_201 = trunc i54 %tmp_128 to i19

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="663" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit1208

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="664" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="19">
<![CDATA[
:2  %tmp_98 = sext i19 %op2_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="665" st_id="110" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_100 = sitofp i32 %tmp_98 to double

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="666" st_id="111" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_100 = sitofp i32 %tmp_98 to double

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="667" st_id="112" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_100 = sitofp i32 %tmp_98 to double

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="668" st_id="113" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_100 = sitofp i32 %tmp_98 to double

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="669" st_id="114" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_100 = sitofp i32 %tmp_98 to double

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="670" st_id="115" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_100 = sitofp i32 %tmp_98 to double

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="671" st_id="116" stage="8" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_4 = fmul double %tmp_100, 4.565440e-06

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="672" st_id="117" stage="7" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_4 = fmul double %tmp_100, 4.565440e-06

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="673" st_id="118" stage="6" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_4 = fmul double %tmp_100, 4.565440e-06

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="674" st_id="119" stage="5" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_4 = fmul double %tmp_100, 4.565440e-06

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="675" st_id="120" stage="4" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_4 = fmul double %tmp_100, 4.565440e-06

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="676" st_id="121" stage="3" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_4 = fmul double %tmp_100, 4.565440e-06

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="677" st_id="122" stage="2" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_4 = fmul double %tmp_100, 4.565440e-06

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="678" st_id="123" stage="1" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_4 = fmul double %tmp_100, 4.565440e-06

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="679" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64">
<![CDATA[
:5  %ireg_V_4 = bitcast double %v_assign_4 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_4"/></StgValue>
</operation>

<operation id="680" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="63" op_0_bw="64">
<![CDATA[
:6  %tmp_186 = trunc i64 %ireg_V_4 to i63

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="681" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:7  %isneg_5 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_5"/></StgValue>
</operation>

<operation id="682" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %exp_tmp_V_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_5"/></StgValue>
</operation>

<operation id="683" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="11">
<![CDATA[
:9  %tmp_101 = zext i11 %exp_tmp_V_5 to i12

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="684" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="52" op_0_bw="64">
<![CDATA[
:10  %tmp_191 = trunc i64 %ireg_V_4 to i52

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="685" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:11  %tmp_89 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_191)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="686" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="54" op_0_bw="53">
<![CDATA[
:12  %p_Result_4 = zext i53 %tmp_89 to i54

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="687" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:13  %man_V_18 = sub i54 0, %p_Result_4

]]></Node>
<StgValue><ssdm name="man_V_18"/></StgValue>
</operation>

<operation id="688" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
:14  %man_V_19 = select i1 %isneg_5, i54 %man_V_18, i54 %p_Result_4

]]></Node>
<StgValue><ssdm name="man_V_19"/></StgValue>
</operation>

<operation id="689" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:15  %tmp_102 = icmp eq i63 %tmp_186, 0

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="690" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16  br i1 %tmp_102, label %ap_fixed_base.exit1208, label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="691" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %F2_6 = sub i12 1075, %tmp_101

]]></Node>
<StgValue><ssdm name="F2_6"/></StgValue>
</operation>

<operation id="692" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_107 = icmp sgt i12 %F2_6, 16

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="693" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_108 = add i12 %F2_6, -16

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="694" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_109 = sub i12 16, %F2_6

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="695" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:4  %sh_amt_6 = select i1 %tmp_107, i12 %tmp_108, i12 %tmp_109

]]></Node>
<StgValue><ssdm name="sh_amt_6"/></StgValue>
</operation>

<operation id="696" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="19" op_0_bw="12">
<![CDATA[
:5  %sh_amt_6_cast4 = sext i12 %sh_amt_6 to i19

]]></Node>
<StgValue><ssdm name="sh_amt_6_cast4"/></StgValue>
</operation>

<operation id="697" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="12">
<![CDATA[
:6  %sh_amt_6_cast = sext i12 %sh_amt_6 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_6_cast"/></StgValue>
</operation>

<operation id="698" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_110 = icmp eq i12 %F2_6, 16

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="699" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_110, label %55, label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="700" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="tmp_102" val="0"/>
<literal name="tmp_110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_107, label %57, label %60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="701" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_102" val="0"/>
<literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="19" op_0_bw="54">
<![CDATA[
:0  %tmp_196 = trunc i54 %man_V_19 to i19

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="702" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_102" val="0"/>
<literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1208

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="703" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="tmp_181" val="1"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_110" val="0"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="19" op_0_bw="54">
<![CDATA[
:0  %tmp_198 = trunc i54 %man_V_19 to i19

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="704" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="tmp_181" val="1"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_110" val="0"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_119 = icmp ult i12 %sh_amt_6, 19

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="705" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="tmp_181" val="1"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_110" val="0"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_119, label %61, label %ap_fixed_base.exit1208

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="706" st_id="125" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_181" val="1"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_110" val="0"/>
<literal name="tmp_107" val="0"/>
<literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:0  %tmp_126 = shl i19 %tmp_198, %sh_amt_6_cast4

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="707" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_181" val="1"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_110" val="0"/>
<literal name="tmp_107" val="0"/>
<literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1208

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="708" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="tmp_181" val="1"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_110" val="0"/>
<literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_117 = icmp ult i12 %sh_amt_6, 54

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="709" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="tmp_181" val="1"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_110" val="0"/>
<literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_117, label %58, label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="710" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_181" val="1"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_110" val="0"/>
<literal name="tmp_107" val="1"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
:0  %p_5 = select i1 %isneg_5, i19 -1, i19 0

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="711" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_181" val="1"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_110" val="0"/>
<literal name="tmp_107" val="1"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1208

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="712" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_181" val="1"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_110" val="0"/>
<literal name="tmp_107" val="1"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="54" op_0_bw="32">
<![CDATA[
:0  %tmp_123 = zext i32 %sh_amt_6_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="713" st_id="125" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_181" val="1"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_110" val="0"/>
<literal name="tmp_107" val="1"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:1  %tmp_124 = ashr i54 %man_V_19, %tmp_123

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="714" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_181" val="1"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_110" val="0"/>
<literal name="tmp_107" val="1"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="19" op_0_bw="54">
<![CDATA[
:2  %tmp_200 = trunc i54 %tmp_124 to i19

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="715" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_181" val="1"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_110" val="0"/>
<literal name="tmp_107" val="1"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit1208

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="716" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0" op_4_bw="19" op_5_bw="0" op_6_bw="19" op_7_bw="0" op_8_bw="19" op_9_bw="0" op_10_bw="19" op_11_bw="0">
<![CDATA[
ap_fixed_base.exit1208:0  %p_Val2_9 = phi i19 [ 0, %53 ], [ %tmp_196, %55 ], [ %tmp_200, %58 ], [ %tmp_126, %61 ], [ 0, %60 ], [ %p_5, %59 ], [ 0, %62 ], [ %tmp_197, %64 ], [ %tmp_201, %67 ], [ %tmp_130, %70 ], [ 0, %69 ], [ %p_10, %68 ]

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="717" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
ap_fixed_base.exit1208:1  %in_hwRinv_V_read = call i15 @_ssdm_op_Read.ap_auto.i15P(i15* %in_hwRinv_V)

]]></Node>
<StgValue><ssdm name="in_hwRinv_V_read"/></StgValue>
</operation>

<operation id="718" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit1208:2  %tmp_202 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %in_hwRinv_V_read, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="719" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit1208:3  br i1 %tmp_202, label %71, label %80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="tmp_202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="15">
<![CDATA[
:0  %tmp_189 = sext i15 %in_hwRinv_V_read to i32

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="721" st_id="125" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="tmp_202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_137 = sitofp i32 %tmp_189 to double

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="722" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="tmp_202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:0  %r_V_4 = xor i15 %in_hwRinv_V_read, -16384

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="723" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="tmp_202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="15">
<![CDATA[
:1  %tmp_132 = zext i15 %r_V_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="724" st_id="125" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="tmp_202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64">
<![CDATA[
:2  %tmp_133 = sitofp i64 %tmp_132 to double

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="725" st_id="126" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_137 = sitofp i32 %tmp_189 to double

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="726" st_id="127" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_137 = sitofp i32 %tmp_189 to double

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="727" st_id="128" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_137 = sitofp i32 %tmp_189 to double

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="728" st_id="129" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_137 = sitofp i32 %tmp_189 to double

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="729" st_id="130" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_137 = sitofp i32 %tmp_189 to double

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="730" st_id="131" stage="8" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_7 = fmul double %tmp_137, 7.609000e-07

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="731" st_id="132" stage="7" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_7 = fmul double %tmp_137, 7.609000e-07

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="732" st_id="133" stage="6" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_7 = fmul double %tmp_137, 7.609000e-07

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="733" st_id="134" stage="5" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_7 = fmul double %tmp_137, 7.609000e-07

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="734" st_id="135" stage="4" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_7 = fmul double %tmp_137, 7.609000e-07

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="735" st_id="136" stage="3" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_7 = fmul double %tmp_137, 7.609000e-07

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="736" st_id="137" stage="2" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_7 = fmul double %tmp_137, 7.609000e-07

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="737" st_id="138" stage="1" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_7 = fmul double %tmp_137, 7.609000e-07

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="738" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="64">
<![CDATA[
:3  %ireg_V_7 = bitcast double %v_assign_7 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_7"/></StgValue>
</operation>

<operation id="739" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="63" op_0_bw="64">
<![CDATA[
:4  %tmp_206 = trunc i64 %ireg_V_7 to i63

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="740" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:5  %isneg_8 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_7, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_8"/></StgValue>
</operation>

<operation id="741" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %exp_tmp_V_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_7, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_8"/></StgValue>
</operation>

<operation id="742" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="12" op_0_bw="11">
<![CDATA[
:7  %tmp_138 = zext i11 %exp_tmp_V_8 to i12

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="743" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="52" op_0_bw="64">
<![CDATA[
:8  %tmp_208 = trunc i64 %ireg_V_7 to i52

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="744" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:9  %tmp_139 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_208)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="745" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="54" op_0_bw="53">
<![CDATA[
:10  %p_Result_7 = zext i53 %tmp_139 to i54

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="746" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:11  %man_V_27 = sub i54 0, %p_Result_7

]]></Node>
<StgValue><ssdm name="man_V_27"/></StgValue>
</operation>

<operation id="747" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
:12  %man_V_28 = select i1 %isneg_8, i54 %man_V_27, i54 %p_Result_7

]]></Node>
<StgValue><ssdm name="man_V_28"/></StgValue>
</operation>

<operation id="748" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:13  %tmp_140 = icmp eq i63 %tmp_206, 0

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="749" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %tmp_140, label %ap_fixed_base.exit3, label %81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="750" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %F2_9 = sub i12 1075, %tmp_138

]]></Node>
<StgValue><ssdm name="F2_9"/></StgValue>
</operation>

<operation id="751" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_145 = icmp sgt i12 %F2_9, 13

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="752" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_146 = add i12 %F2_9, -13

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="753" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_147 = sub i12 13, %F2_9

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="754" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:4  %sh_amt_9 = select i1 %tmp_145, i12 %tmp_146, i12 %tmp_147

]]></Node>
<StgValue><ssdm name="sh_amt_9"/></StgValue>
</operation>

<operation id="755" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="29" op_0_bw="12">
<![CDATA[
:5  %sh_amt_9_cast1 = sext i12 %sh_amt_9 to i29

]]></Node>
<StgValue><ssdm name="sh_amt_9_cast1"/></StgValue>
</operation>

<operation id="756" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="12">
<![CDATA[
:6  %sh_amt_9_cast = sext i12 %sh_amt_9 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_9_cast"/></StgValue>
</operation>

<operation id="757" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_148 = icmp eq i12 %F2_9, 13

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="758" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_148, label %82, label %83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="759" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="tmp_140" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_145, label %84, label %87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="760" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="tmp_140" val="0"/>
<literal name="tmp_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="15" op_0_bw="54">
<![CDATA[
:0  %tmp_210 = trunc i54 %man_V_28 to i15

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="761" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="tmp_140" val="0"/>
<literal name="tmp_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="762" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="15" op_0_bw="54">
<![CDATA[
:0  %tmp_212 = trunc i54 %man_V_28 to i15

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="763" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_156 = icmp ult i12 %sh_amt_9, 15

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="764" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_156, label %88, label %ap_fixed_base.exit3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="765" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="29" op_0_bw="15">
<![CDATA[
:0  %tmp_199_cast = sext i15 %tmp_212 to i29

]]></Node>
<StgValue><ssdm name="tmp_199_cast"/></StgValue>
</operation>

<operation id="766" st_id="140" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:1  %tmp_165 = shl i29 %tmp_199_cast, %sh_amt_9_cast1

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="767" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="15" op_0_bw="29">
<![CDATA[
:2  %tmp_216 = trunc i29 %tmp_165 to i15

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="768" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="769" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_154 = icmp ult i12 %sh_amt_9, 54

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="770" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_154, label %85, label %86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="771" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
:0  %p_12 = select i1 %isneg_8, i15 -1, i15 0

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="772" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="773" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="54" op_0_bw="32">
<![CDATA[
:0  %tmp_162 = zext i32 %sh_amt_9_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="774" st_id="141" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:1  %tmp_163 = ashr i54 %man_V_28, %tmp_162

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="775" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="15" op_0_bw="54">
<![CDATA[
:2  %tmp_215 = trunc i54 %tmp_163 to i15

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="776" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="777" st_id="142" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64">
<![CDATA[
:2  %tmp_133 = sitofp i64 %tmp_132 to double

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="778" st_id="143" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64">
<![CDATA[
:2  %tmp_133 = sitofp i64 %tmp_132 to double

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="779" st_id="144" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64">
<![CDATA[
:2  %tmp_133 = sitofp i64 %tmp_132 to double

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="780" st_id="145" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64">
<![CDATA[
:2  %tmp_133 = sitofp i64 %tmp_132 to double

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="781" st_id="146" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64">
<![CDATA[
:2  %tmp_133 = sitofp i64 %tmp_132 to double

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="782" st_id="147" stage="8" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign_6 = fmul double %tmp_133, 7.609000e-07

]]></Node>
<StgValue><ssdm name="v_assign_6"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="783" st_id="148" stage="7" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign_6 = fmul double %tmp_133, 7.609000e-07

]]></Node>
<StgValue><ssdm name="v_assign_6"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="784" st_id="149" stage="6" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign_6 = fmul double %tmp_133, 7.609000e-07

]]></Node>
<StgValue><ssdm name="v_assign_6"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="785" st_id="150" stage="5" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign_6 = fmul double %tmp_133, 7.609000e-07

]]></Node>
<StgValue><ssdm name="v_assign_6"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="786" st_id="151" stage="4" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign_6 = fmul double %tmp_133, 7.609000e-07

]]></Node>
<StgValue><ssdm name="v_assign_6"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="787" st_id="152" stage="3" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign_6 = fmul double %tmp_133, 7.609000e-07

]]></Node>
<StgValue><ssdm name="v_assign_6"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="788" st_id="153" stage="2" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign_6 = fmul double %tmp_133, 7.609000e-07

]]></Node>
<StgValue><ssdm name="v_assign_6"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="789" st_id="154" stage="1" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign_6 = fmul double %tmp_133, 7.609000e-07

]]></Node>
<StgValue><ssdm name="v_assign_6"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="790" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64">
<![CDATA[
:4  %ireg_V_6 = bitcast double %v_assign_6 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_6"/></StgValue>
</operation>

<operation id="791" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="63" op_0_bw="64">
<![CDATA[
:5  %tmp_203 = trunc i64 %ireg_V_6 to i63

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="792" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:6  %isneg_7 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_6, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_7"/></StgValue>
</operation>

<operation id="793" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %exp_tmp_V_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_6, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_7"/></StgValue>
</operation>

<operation id="794" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="12" op_0_bw="11">
<![CDATA[
:8  %tmp_134 = zext i11 %exp_tmp_V_7 to i12

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="795" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="52" op_0_bw="64">
<![CDATA[
:9  %tmp_205 = trunc i64 %ireg_V_6 to i52

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="796" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:10  %tmp_135 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_205)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="797" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="54" op_0_bw="53">
<![CDATA[
:11  %p_Result_6 = zext i53 %tmp_135 to i54

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="798" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:12  %man_V_24 = sub i54 0, %p_Result_6

]]></Node>
<StgValue><ssdm name="man_V_24"/></StgValue>
</operation>

<operation id="799" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
:13  %man_V_25 = select i1 %isneg_7, i54 %man_V_24, i54 %p_Result_6

]]></Node>
<StgValue><ssdm name="man_V_25"/></StgValue>
</operation>

<operation id="800" st_id="155" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:14  %tmp_136 = icmp eq i63 %tmp_203, 0

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="801" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %tmp_136, label %ap_fixed_base.exit3, label %72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="802" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %F2_8 = sub i12 1075, %tmp_134

]]></Node>
<StgValue><ssdm name="F2_8"/></StgValue>
</operation>

<operation id="803" st_id="155" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_141 = icmp sgt i12 %F2_8, 13

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="804" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_142 = add i12 %F2_8, -13

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="805" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_143 = sub i12 13, %F2_8

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="806" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:4  %sh_amt_8 = select i1 %tmp_141, i12 %tmp_142, i12 %tmp_143

]]></Node>
<StgValue><ssdm name="sh_amt_8"/></StgValue>
</operation>

<operation id="807" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="29" op_0_bw="12">
<![CDATA[
:5  %sh_amt_8_cast2 = sext i12 %sh_amt_8 to i29

]]></Node>
<StgValue><ssdm name="sh_amt_8_cast2"/></StgValue>
</operation>

<operation id="808" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="12">
<![CDATA[
:6  %sh_amt_8_cast = sext i12 %sh_amt_8 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_8_cast"/></StgValue>
</operation>

<operation id="809" st_id="155" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_144 = icmp eq i12 %F2_8, 13

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="810" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_144, label %73, label %74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="811" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="tmp_136" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_141, label %75, label %78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="812" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_136" val="0"/>
<literal name="tmp_144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="15" op_0_bw="54">
<![CDATA[
:0  %tmp_209 = trunc i54 %man_V_25 to i15

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="813" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_136" val="0"/>
<literal name="tmp_144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="814" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="15" op_0_bw="54">
<![CDATA[
:0  %tmp_211 = trunc i54 %man_V_25 to i15

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="815" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_153 = icmp ult i12 %sh_amt_8, 15

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="816" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_153, label %79, label %ap_fixed_base.exit3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="817" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="29" op_0_bw="15">
<![CDATA[
:0  %tmp_193_cast = sext i15 %tmp_211 to i29

]]></Node>
<StgValue><ssdm name="tmp_193_cast"/></StgValue>
</operation>

<operation id="818" st_id="156" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:1  %tmp_160 = shl i29 %tmp_193_cast, %sh_amt_8_cast2

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="819" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="15" op_0_bw="29">
<![CDATA[
:2  %tmp_214 = trunc i29 %tmp_160 to i15

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="820" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="821" st_id="157" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_151 = icmp ult i12 %sh_amt_8, 54

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="822" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_151, label %76, label %77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="823" st_id="157" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="tmp_151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
:0  %p_11 = select i1 %isneg_7, i15 -1, i15 0

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="824" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="tmp_151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="825" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="54" op_0_bw="32">
<![CDATA[
:0  %tmp_157 = zext i32 %sh_amt_8_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="826" st_id="157" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:1  %tmp_158 = ashr i54 %man_V_25, %tmp_157

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="827" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="15" op_0_bw="54">
<![CDATA[
:2  %tmp_213 = trunc i54 %tmp_158 to i15

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="828" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="829" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0" op_4_bw="15" op_5_bw="0" op_6_bw="15" op_7_bw="0" op_8_bw="15" op_9_bw="0" op_10_bw="15" op_11_bw="0">
<![CDATA[
ap_fixed_base.exit3:0  %p_2 = phi i15 [ 0, %71 ], [ %tmp_209, %73 ], [ %tmp_213, %76 ], [ %tmp_214, %79 ], [ 0, %78 ], [ %p_11, %77 ], [ 0, %80 ], [ %tmp_210, %82 ], [ %tmp_215, %85 ], [ %tmp_216, %88 ], [ 0, %87 ], [ %p_12, %86 ]

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="830" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="15">
<![CDATA[
ap_fixed_base.exit3:1  %OP1_V_1_cast = sext i15 %p_2 to i32

]]></Node>
<StgValue><ssdm name="OP1_V_1_cast"/></StgValue>
</operation>

<operation id="831" st_id="158" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit3:2  %p_Val2_2 = mul i32 %OP1_V_1_cast, 47139

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="832" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit3:3  %p_Val2_3 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %p_Val2_2, i32 13, i32 31)

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="833" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="19" op_0_bw="15">
<![CDATA[
ap_fixed_base.exit3:4  %OP1_V_3 = sext i15 %p_2 to i19

]]></Node>
<StgValue><ssdm name="OP1_V_3"/></StgValue>
</operation>

<operation id="834" st_id="159" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
ap_fixed_base.exit3:5  %tmp_167 = mul i19 %OP1_V_3, 696

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="835" st_id="159" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
ap_fixed_base.exit3:6  %p_Val2_5 = add i19 %p_Val2_3, %tmp_167

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="836" st_id="159" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ap_fixed_base.exit3:10  %tmp_169 = icmp ult i12 %inhwEta_V_2, 1126

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="837" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base.exit3:7  %in_hwQ_V_read = call i1 @_ssdm_op_Read.ap_auto.i1P(i1* %in_hwQ_V)

]]></Node>
<StgValue><ssdm name="in_hwQ_V_read"/></StgValue>
</operation>

<operation id="838" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
ap_fixed_base.exit3:8  %p_Val2_1 = sub i19 0, %p_Val2_5

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="839" st_id="160" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
ap_fixed_base.exit3:9  %tmp_168 = select i1 %in_hwQ_V_read, i19 %p_Val2_1, i19 %p_Val2_5

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="840" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit3:11  br i1 %tmp_169, label %._crit_edge1102, label %89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="841" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
:0  %tmp_218 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %data_V_read_assign_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="842" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_218, label %90, label %91

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="843" st_id="160" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="tmp_169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
._crit_edge1102:0  %deta_V = call fastcc i5 @deta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="844" st_id="161" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V_2 = call fastcc i11 @delta_LUT(i11 %data_V_read_assign_3)

]]></Node>
<StgValue><ssdm name="delta_V_2"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="845" st_id="162" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V_2 = call fastcc i11 @delta_LUT(i11 %data_V_read_assign_3)

]]></Node>
<StgValue><ssdm name="delta_V_2"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="846" st_id="163" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V_2 = call fastcc i11 @delta_LUT(i11 %data_V_read_assign_3)

]]></Node>
<StgValue><ssdm name="delta_V_2"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="847" st_id="164" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V_2 = call fastcc i11 @delta_LUT(i11 %data_V_read_assign_3)

]]></Node>
<StgValue><ssdm name="delta_V_2"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="848" st_id="165" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V_2 = call fastcc i11 @delta_LUT(i11 %data_V_read_assign_3)

]]></Node>
<StgValue><ssdm name="delta_V_2"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="849" st_id="166" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V_2 = call fastcc i11 @delta_LUT(i11 %data_V_read_assign_3)

]]></Node>
<StgValue><ssdm name="delta_V_2"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="850" st_id="167" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V_2 = call fastcc i11 @delta_LUT(i11 %data_V_read_assign_3)

]]></Node>
<StgValue><ssdm name="delta_V_2"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="851" st_id="168" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V_2 = call fastcc i11 @delta_LUT(i11 %data_V_read_assign_3)

]]></Node>
<StgValue><ssdm name="delta_V_2"/></StgValue>
</operation>

<operation id="852" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="12" op_0_bw="11">
<![CDATA[
:1  %p_Val2_17_trunc_ex = zext i11 %delta_V_2 to i12

]]></Node>
<StgValue><ssdm name="p_Val2_17_trunc_ex"/></StgValue>
</operation>

<operation id="853" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %92

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="854" st_id="169" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V = call fastcc i11 @delta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="delta_V"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="855" st_id="170" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V = call fastcc i11 @delta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="delta_V"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="856" st_id="171" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V = call fastcc i11 @delta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="delta_V"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="857" st_id="172" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V = call fastcc i11 @delta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="delta_V"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="858" st_id="173" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V = call fastcc i11 @delta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="delta_V"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="859" st_id="174" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V = call fastcc i11 @delta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="delta_V"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="860" st_id="175" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V = call fastcc i11 @delta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="delta_V"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="861" st_id="176" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V = call fastcc i11 @delta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="delta_V"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="862" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="tmp_218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="12" op_0_bw="11">
<![CDATA[
:1  %delta_V_1_trunc_ext_s = zext i11 %delta_V to i12

]]></Node>
<StgValue><ssdm name="delta_V_1_trunc_ext_s"/></StgValue>
</operation>

<operation id="863" st_id="177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="tmp_218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %delta_V_1 = sub i12 0, %delta_V_1_trunc_ext_s

]]></Node>
<StgValue><ssdm name="delta_V_1"/></StgValue>
</operation>

<operation id="864" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="tmp_218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %92

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="865" st_id="177" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_172 = icmp sgt i14 %p_1, 0

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="866" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %p_Val2_6 = phi i12 [ %delta_V_1, %90 ], [ %p_Val2_17_trunc_ex, %91 ]

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="867" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="17" op_0_bw="12">
<![CDATA[
:1  %p_Val2_17_cast_cas = sext i12 %p_Val2_6 to i17

]]></Node>
<StgValue><ssdm name="p_Val2_17_cast_cas"/></StgValue>
</operation>

<operation id="868" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_172, label %93, label %96

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="869" st_id="178" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:0  %p_Val2_12 = xor i17 %p_Val2_17_cast_cas, -65536

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="870" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_218, label %97, label %98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="871" st_id="178" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="tmp_218" val="0"/>
<literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_8 = call fastcc i5 @delta_plus_LUT(i11 %data_V_read_assign_3)

]]></Node>
<StgValue><ssdm name="deta_V_8"/></StgValue>
</operation>

<operation id="872" st_id="178" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_218" val="1"/>
<literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_6 = call fastcc i5 @delta_minus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_6"/></StgValue>
</operation>

<operation id="873" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:0  %p_Val2_10 = sub i17 -65536, %p_Val2_17_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="874" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_218, label %94, label %95

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="875" st_id="178" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_218" val="0"/>
<literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_5 = call fastcc i5 @delta_minus_LUT(i11 %data_V_read_assign_3)

]]></Node>
<StgValue><ssdm name="deta_V_5"/></StgValue>
</operation>

<operation id="876" st_id="178" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_218" val="1"/>
<literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_2 = call fastcc i5 @delta_plus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_2"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="877" st_id="179" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_8 = call fastcc i5 @delta_plus_LUT(i11 %data_V_read_assign_3)

]]></Node>
<StgValue><ssdm name="deta_V_8"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="878" st_id="180" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_8 = call fastcc i5 @delta_plus_LUT(i11 %data_V_read_assign_3)

]]></Node>
<StgValue><ssdm name="deta_V_8"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="879" st_id="181" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_8 = call fastcc i5 @delta_plus_LUT(i11 %data_V_read_assign_3)

]]></Node>
<StgValue><ssdm name="deta_V_8"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="880" st_id="182" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_8 = call fastcc i5 @delta_plus_LUT(i11 %data_V_read_assign_3)

]]></Node>
<StgValue><ssdm name="deta_V_8"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="881" st_id="183" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_8 = call fastcc i5 @delta_plus_LUT(i11 %data_V_read_assign_3)

]]></Node>
<StgValue><ssdm name="deta_V_8"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="882" st_id="184" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_8 = call fastcc i5 @delta_plus_LUT(i11 %data_V_read_assign_3)

]]></Node>
<StgValue><ssdm name="deta_V_8"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="883" st_id="185" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_8 = call fastcc i5 @delta_plus_LUT(i11 %data_V_read_assign_3)

]]></Node>
<StgValue><ssdm name="deta_V_8"/></StgValue>
</operation>

<operation id="884" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="6" op_0_bw="5">
<![CDATA[
:1  %deta_V_3_trunc11_ext = zext i5 %deta_V_8 to i6

]]></Node>
<StgValue><ssdm name="deta_V_3_trunc11_ext"/></StgValue>
</operation>

<operation id="885" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="886" st_id="186" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_6 = call fastcc i5 @delta_minus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_6"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="887" st_id="187" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_6 = call fastcc i5 @delta_minus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_6"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="888" st_id="188" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_6 = call fastcc i5 @delta_minus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_6"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="889" st_id="189" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_6 = call fastcc i5 @delta_minus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_6"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="890" st_id="190" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_6 = call fastcc i5 @delta_minus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_6"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="891" st_id="191" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_6 = call fastcc i5 @delta_minus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_6"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="892" st_id="192" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_6 = call fastcc i5 @delta_minus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_6"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="893" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_218" val="1"/>
<literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="6" op_0_bw="5">
<![CDATA[
:1  %deta_V_7_trunc_ext_c = zext i5 %deta_V_6 to i6

]]></Node>
<StgValue><ssdm name="deta_V_7_trunc_ext_c"/></StgValue>
</operation>

<operation id="894" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_218" val="1"/>
<literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %deta_V_7 = sub i6 0, %deta_V_7_trunc_ext_c

]]></Node>
<StgValue><ssdm name="deta_V_7"/></StgValue>
</operation>

<operation id="895" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_218" val="1"/>
<literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="896" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_218" val="1"/>
<literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="6" op_0_bw="5">
<![CDATA[
:1  %deta_V_4_trunc_ext_c = zext i5 %deta_V_2 to i6

]]></Node>
<StgValue><ssdm name="deta_V_4_trunc_ext_c"/></StgValue>
</operation>

<operation id="897" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_218" val="1"/>
<literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %deta_V_4 = sub i6 0, %deta_V_4_trunc_ext_c

]]></Node>
<StgValue><ssdm name="deta_V_4"/></StgValue>
</operation>

<operation id="898" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_218" val="1"/>
<literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="899" st_id="193" stage="11" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="10" op_1_bw="13">
<![CDATA[
:2  %tanhEta_V = call fastcc i10 @tanh(i13 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="tanhEta_V"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="900" st_id="194" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_5 = call fastcc i5 @delta_minus_LUT(i11 %data_V_read_assign_3)

]]></Node>
<StgValue><ssdm name="deta_V_5"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="901" st_id="195" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_5 = call fastcc i5 @delta_minus_LUT(i11 %data_V_read_assign_3)

]]></Node>
<StgValue><ssdm name="deta_V_5"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="902" st_id="196" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_5 = call fastcc i5 @delta_minus_LUT(i11 %data_V_read_assign_3)

]]></Node>
<StgValue><ssdm name="deta_V_5"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="903" st_id="197" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_5 = call fastcc i5 @delta_minus_LUT(i11 %data_V_read_assign_3)

]]></Node>
<StgValue><ssdm name="deta_V_5"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="904" st_id="198" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_5 = call fastcc i5 @delta_minus_LUT(i11 %data_V_read_assign_3)

]]></Node>
<StgValue><ssdm name="deta_V_5"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="905" st_id="199" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_5 = call fastcc i5 @delta_minus_LUT(i11 %data_V_read_assign_3)

]]></Node>
<StgValue><ssdm name="deta_V_5"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="906" st_id="200" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_5 = call fastcc i5 @delta_minus_LUT(i11 %data_V_read_assign_3)

]]></Node>
<StgValue><ssdm name="deta_V_5"/></StgValue>
</operation>

<operation id="907" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="6" op_0_bw="5">
<![CDATA[
:1  %deta_V_3_trunc_ext_c = zext i5 %deta_V_5 to i6

]]></Node>
<StgValue><ssdm name="deta_V_3_trunc_ext_c"/></StgValue>
</operation>

<operation id="908" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="909" st_id="201" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_2 = call fastcc i5 @delta_plus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_2"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="910" st_id="202" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_2 = call fastcc i5 @delta_plus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_2"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="911" st_id="203" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_2 = call fastcc i5 @delta_plus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_2"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="912" st_id="204" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_2 = call fastcc i5 @delta_plus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_2"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="913" st_id="205" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_2 = call fastcc i5 @delta_plus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_2"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="914" st_id="206" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_2 = call fastcc i5 @delta_plus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_2"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="915" st_id="207" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_2 = call fastcc i5 @delta_plus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_2"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="916" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %deta_V_3 = phi i6 [ %deta_V_4, %94 ], [ %deta_V_3_trunc_ext_c, %95 ], [ %deta_V_7, %97 ], [ %deta_V_3_trunc11_ext, %98 ]

]]></Node>
<StgValue><ssdm name="deta_V_3"/></StgValue>
</operation>

<operation id="917" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %tmp_173 = phi i17 [ %p_Val2_10, %94 ], [ %p_Val2_10, %95 ], [ %p_Val2_12, %97 ], [ %p_Val2_12, %98 ]

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="918" st_id="208" stage="10" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="10" op_1_bw="13">
<![CDATA[
:2  %tanhEta_V = call fastcc i10 @tanh(i13 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="tanhEta_V"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="919" st_id="209" stage="9" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="10" op_1_bw="13">
<![CDATA[
:2  %tanhEta_V = call fastcc i10 @tanh(i13 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="tanhEta_V"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="920" st_id="210" stage="8" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="10" op_1_bw="13">
<![CDATA[
:2  %tanhEta_V = call fastcc i10 @tanh(i13 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="tanhEta_V"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="921" st_id="211" stage="7" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="10" op_1_bw="13">
<![CDATA[
:2  %tanhEta_V = call fastcc i10 @tanh(i13 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="tanhEta_V"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="922" st_id="212" stage="6" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="10" op_1_bw="13">
<![CDATA[
:2  %tanhEta_V = call fastcc i10 @tanh(i13 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="tanhEta_V"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="923" st_id="213" stage="5" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="10" op_1_bw="13">
<![CDATA[
:2  %tanhEta_V = call fastcc i10 @tanh(i13 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="tanhEta_V"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="924" st_id="214" stage="4" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="10" op_1_bw="13">
<![CDATA[
:2  %tanhEta_V = call fastcc i10 @tanh(i13 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="tanhEta_V"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="925" st_id="215" stage="3" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="10" op_1_bw="13">
<![CDATA[
:2  %tanhEta_V = call fastcc i10 @tanh(i13 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="tanhEta_V"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="926" st_id="216" stage="2" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="10" op_1_bw="13">
<![CDATA[
:2  %tanhEta_V = call fastcc i10 @tanh(i13 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="tanhEta_V"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="927" st_id="217" stage="1" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="10" op_1_bw="13">
<![CDATA[
:2  %tanhEta_V = call fastcc i10 @tanh(i13 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="tanhEta_V"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="928" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="17" op_0_bw="6">
<![CDATA[
:3  %OP1_V_4_cast_cast = sext i6 %deta_V_3 to i17

]]></Node>
<StgValue><ssdm name="OP1_V_4_cast_cast"/></StgValue>
</operation>

<operation id="929" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="17" op_0_bw="10">
<![CDATA[
:4  %OP2_V_1_cast_cast = zext i10 %tanhEta_V to i17

]]></Node>
<StgValue><ssdm name="OP2_V_1_cast_cast"/></StgValue>
</operation>

<operation id="930" st_id="218" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:5  %p_Val2_14 = mul i17 %OP1_V_4_cast_cast, %OP2_V_1_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="931" st_id="219" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:5  %p_Val2_14 = mul i17 %OP1_V_4_cast_cast, %OP2_V_1_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="932" st_id="220" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="tmp_169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:5  %p_Val2_14 = mul i17 %OP1_V_4_cast_cast, %OP2_V_1_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="933" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="tmp_169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="934" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
_ifconv:0  %data_V_read_assign_5 = phi i12 [ 1126, %._crit_edge1102 ], [ %inhwEta_V_2, %99 ]

]]></Node>
<StgValue><ssdm name="data_V_read_assign_5"/></StgValue>
</operation>

<operation id="935" st_id="220" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="17" op_0_bw="17" op_1_bw="12">
<![CDATA[
_ifconv:17  %invCoshEta_Phi_V = call fastcc i17 @invCosh(i12 %data_V_read_assign_5)

]]></Node>
<StgValue><ssdm name="invCoshEta_Phi_V"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="936" st_id="221" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
._crit_edge1102:0  %deta_V = call fastcc i5 @deta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="937" st_id="222" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
._crit_edge1102:0  %deta_V = call fastcc i5 @deta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V"/></StgValue>
</operation>

<operation id="938" st_id="222" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="11" op_0_bw="11" op_1_bw="12">
<![CDATA[
._crit_edge1102:5  %invCoshEta_EtaBarrel = call fastcc i11 @invCosh.1(i12 %inhwEta_V_2)

]]></Node>
<StgValue><ssdm name="invCoshEta_EtaBarrel"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="939" st_id="223" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
._crit_edge1102:0  %deta_V = call fastcc i5 @deta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V"/></StgValue>
</operation>

<operation id="940" st_id="223" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="11" op_0_bw="11" op_1_bw="12">
<![CDATA[
._crit_edge1102:5  %invCoshEta_EtaBarrel = call fastcc i11 @invCosh.1(i12 %inhwEta_V_2)

]]></Node>
<StgValue><ssdm name="invCoshEta_EtaBarrel"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="941" st_id="224" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
._crit_edge1102:0  %deta_V = call fastcc i5 @deta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V"/></StgValue>
</operation>

<operation id="942" st_id="224" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="11" op_0_bw="11" op_1_bw="12">
<![CDATA[
._crit_edge1102:5  %invCoshEta_EtaBarrel = call fastcc i11 @invCosh.1(i12 %inhwEta_V_2)

]]></Node>
<StgValue><ssdm name="invCoshEta_EtaBarrel"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="943" st_id="225" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
._crit_edge1102:0  %deta_V = call fastcc i5 @deta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V"/></StgValue>
</operation>

<operation id="944" st_id="225" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="11" op_0_bw="11" op_1_bw="12">
<![CDATA[
._crit_edge1102:5  %invCoshEta_EtaBarrel = call fastcc i11 @invCosh.1(i12 %inhwEta_V_2)

]]></Node>
<StgValue><ssdm name="invCoshEta_EtaBarrel"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="945" st_id="226" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
._crit_edge1102:0  %deta_V = call fastcc i5 @deta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V"/></StgValue>
</operation>

<operation id="946" st_id="226" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="11" op_0_bw="11" op_1_bw="12">
<![CDATA[
._crit_edge1102:5  %invCoshEta_EtaBarrel = call fastcc i11 @invCosh.1(i12 %inhwEta_V_2)

]]></Node>
<StgValue><ssdm name="invCoshEta_EtaBarrel"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="947" st_id="227" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
._crit_edge1102:0  %deta_V = call fastcc i5 @deta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V"/></StgValue>
</operation>

<operation id="948" st_id="227" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="11" op_0_bw="11" op_1_bw="12">
<![CDATA[
._crit_edge1102:5  %invCoshEta_EtaBarrel = call fastcc i11 @invCosh.1(i12 %inhwEta_V_2)

]]></Node>
<StgValue><ssdm name="invCoshEta_EtaBarrel"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="949" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="6" op_0_bw="5">
<![CDATA[
._crit_edge1102:1  %deta_V_9_cast = zext i5 %deta_V to i6

]]></Node>
<StgValue><ssdm name="deta_V_9_cast"/></StgValue>
</operation>

<operation id="950" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
._crit_edge1102:2  %tmp_217 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %data_V_read_assign_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="951" st_id="228" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge1102:3  %deta_V_1 = sub i6 0, %deta_V_9_cast

]]></Node>
<StgValue><ssdm name="deta_V_1"/></StgValue>
</operation>

<operation id="952" st_id="228" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge1102:4  %p_Val2_15_call_ret = select i1 %tmp_217, i6 %deta_V_1, i6 %deta_V_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15_call_ret"/></StgValue>
</operation>

<operation id="953" st_id="228" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="11" op_0_bw="11" op_1_bw="12">
<![CDATA[
._crit_edge1102:5  %invCoshEta_EtaBarrel = call fastcc i11 @invCosh.1(i12 %inhwEta_V_2)

]]></Node>
<StgValue><ssdm name="invCoshEta_EtaBarrel"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="954" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="17" op_0_bw="6">
<![CDATA[
._crit_edge1102:6  %OP1_V_2_cast_cast = sext i6 %p_Val2_15_call_ret to i17

]]></Node>
<StgValue><ssdm name="OP1_V_2_cast_cast"/></StgValue>
</operation>

<operation id="955" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="17" op_0_bw="11">
<![CDATA[
._crit_edge1102:7  %OP2_V_cast_cast = zext i11 %invCoshEta_EtaBarrel to i17

]]></Node>
<StgValue><ssdm name="OP2_V_cast_cast"/></StgValue>
</operation>

<operation id="956" st_id="229" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1102:8  %p_Val2_4 = mul i17 %OP1_V_2_cast_cast, %OP2_V_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="957" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1102:9  br label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="958" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
_ifconv:1  %p_Val2_37_in_in = phi i17 [ %p_Val2_4, %._crit_edge1102 ], [ %p_Val2_14, %99 ]

]]></Node>
<StgValue><ssdm name="p_Val2_37_in_in"/></StgValue>
</operation>

<operation id="959" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:3  %tmp_219 = call i7 @_ssdm_op_PartSelect.i7.i17.i32.i32(i17 %p_Val2_37_in_in, i32 10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="960" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="15" op_0_bw="13">
<![CDATA[
_ifconv:4  %tmp_175 = sext i13 %p_Val2_7 to i15

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="961" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="15" op_0_bw="7">
<![CDATA[
_ifconv:5  %tmp_176 = sext i7 %tmp_219 to i15

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="962" st_id="231" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:6  %r_V_5 = add i15 %tmp_175, %tmp_176

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="963" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="26" op_0_bw="15">
<![CDATA[
_ifconv:7  %OP1_V_5_cast = sext i15 %r_V_5 to i26

]]></Node>
<StgValue><ssdm name="OP1_V_5_cast"/></StgValue>
</operation>

<operation id="964" st_id="231" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv:8  %r_V_10 = mul i26 855, %OP1_V_5_cast

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="965" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="10" op_0_bw="26">
<![CDATA[
_ifconv:11  %tmp_221 = trunc i26 %r_V_10 to i10

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="966" st_id="231" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="17" op_0_bw="17" op_1_bw="12">
<![CDATA[
_ifconv:17  %invCoshEta_Phi_V = call fastcc i17 @invCosh(i12 %data_V_read_assign_5)

]]></Node>
<StgValue><ssdm name="invCoshEta_Phi_V"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="967" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9  %ret_V_2_cast = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %r_V_10, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="ret_V_2_cast"/></StgValue>
</operation>

<operation id="968" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
_ifconv:10  %tmp_220 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %r_V_10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="969" st_id="232" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:12  %tmp_178 = icmp eq i10 %tmp_221, 0

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="970" st_id="232" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:13  %ret_V_3 = add i14 1, %ret_V_2_cast

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="971" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:14  %tmp_179 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %r_V_10, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="972" st_id="232" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:15  %tmp_183 = select i1 %tmp_178, i14 %tmp_179, i14 %ret_V_3

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="973" st_id="232" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:16  %tmp_182 = select i1 %tmp_220, i14 %tmp_183, i14 %tmp_179

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="974" st_id="232" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="17" op_0_bw="17" op_1_bw="12">
<![CDATA[
_ifconv:17  %invCoshEta_Phi_V = call fastcc i17 @invCosh(i12 %data_V_read_assign_5)

]]></Node>
<StgValue><ssdm name="invCoshEta_Phi_V"/></StgValue>
</operation>

<operation id="975" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:37  call void @_ssdm_op_Write.ap_auto.i14P(i14* %agg_result_hwPropEta_V, i14 %tmp_182)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="976" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
_ifconv:2  %tmp_174 = phi i17 [ -65536, %._crit_edge1102 ], [ %tmp_173, %99 ]

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="977" st_id="233" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="17" op_0_bw="17" op_1_bw="12">
<![CDATA[
_ifconv:17  %invCoshEta_Phi_V = call fastcc i17 @invCosh(i12 %data_V_read_assign_5)

]]></Node>
<StgValue><ssdm name="invCoshEta_Phi_V"/></StgValue>
</operation>

<operation id="978" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="35" op_0_bw="19">
<![CDATA[
_ifconv:18  %OP2_V_2_cast = sext i19 %tmp_168 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_2_cast"/></StgValue>
</operation>

<operation id="979" st_id="233" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ifconv:19  %p_Val2_15 = mul i35 95944, %OP2_V_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="980" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="35" op_0_bw="17">
<![CDATA[
_ifconv:21  %OP2_V_3_cast = zext i17 %tmp_174 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_3_cast"/></StgValue>
</operation>

<operation id="981" st_id="233" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ifconv:22  %p_Val2_17 = mul i35 185356, %OP2_V_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="982" st_id="234" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="17" op_0_bw="17" op_1_bw="12">
<![CDATA[
_ifconv:17  %invCoshEta_Phi_V = call fastcc i17 @invCosh(i12 %data_V_read_assign_5)

]]></Node>
<StgValue><ssdm name="invCoshEta_Phi_V"/></StgValue>
</operation>

<operation id="983" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="19" op_0_bw="19" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:20  %tmp_184 = call i19 @_ssdm_op_PartSelect.i19.i35.i32.i32(i35 %p_Val2_15, i32 16, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="984" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="19" op_0_bw="19" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:23  %tmp_185 = call i19 @_ssdm_op_PartSelect.i19.i35.i32.i32(i35 %p_Val2_17, i32 16, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="985" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="38" op_0_bw="19">
<![CDATA[
_ifconv:24  %OP1_V = sext i19 %tmp_184 to i38

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="986" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="38" op_0_bw="19">
<![CDATA[
_ifconv:25  %OP2_V = zext i19 %tmp_185 to i38

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="987" st_id="234" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ifconv:26  %r_V_7 = mul nsw i38 %OP2_V, %OP1_V

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="988" st_id="235" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="17" op_0_bw="17" op_1_bw="12">
<![CDATA[
_ifconv:17  %invCoshEta_Phi_V = call fastcc i17 @invCosh(i12 %data_V_read_assign_5)

]]></Node>
<StgValue><ssdm name="invCoshEta_Phi_V"/></StgValue>
</operation>

<operation id="989" st_id="235" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ifconv:26  %r_V_7 = mul nsw i38 %OP2_V, %OP1_V

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="990" st_id="236" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="17" op_0_bw="17" op_1_bw="12">
<![CDATA[
_ifconv:17  %invCoshEta_Phi_V = call fastcc i17 @invCosh(i12 %data_V_read_assign_5)

]]></Node>
<StgValue><ssdm name="invCoshEta_Phi_V"/></StgValue>
</operation>

<operation id="991" st_id="236" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ifconv:26  %r_V_7 = mul nsw i38 %OP2_V, %OP1_V

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="992" st_id="237" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="17" op_0_bw="17" op_1_bw="12">
<![CDATA[
_ifconv:17  %invCoshEta_Phi_V = call fastcc i17 @invCosh(i12 %data_V_read_assign_5)

]]></Node>
<StgValue><ssdm name="invCoshEta_Phi_V"/></StgValue>
</operation>

<operation id="993" st_id="237" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ifconv:26  %r_V_7 = mul nsw i38 %OP2_V, %OP1_V

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="994" st_id="238" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ifconv:26  %r_V_7 = mul nsw i38 %OP2_V, %OP1_V

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="995" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="51" op_0_bw="38">
<![CDATA[
_ifconv:27  %OP1_V_7_cast = sext i38 %r_V_7 to i51

]]></Node>
<StgValue><ssdm name="OP1_V_7_cast"/></StgValue>
</operation>

<operation id="996" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="51" op_0_bw="17">
<![CDATA[
_ifconv:28  %OP2_V_5_cast = zext i17 %invCoshEta_Phi_V to i51

]]></Node>
<StgValue><ssdm name="OP2_V_5_cast"/></StgValue>
</operation>

<operation id="997" st_id="238" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ifconv:29  %p_Val2_18 = mul i51 %OP1_V_7_cast, %OP2_V_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="998" st_id="239" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ifconv:29  %p_Val2_18 = mul i51 %OP1_V_7_cast, %OP2_V_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="999" st_id="240" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ifconv:29  %p_Val2_18 = mul i51 %OP1_V_7_cast, %OP2_V_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="1000" st_id="241" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ifconv:29  %p_Val2_18 = mul i51 %OP1_V_7_cast, %OP2_V_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="1001" st_id="242" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ifconv:29  %p_Val2_18 = mul i51 %OP1_V_7_cast, %OP2_V_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="1002" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="19" op_0_bw="19" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:30  %p_Val2_19 = call i19 @_ssdm_op_PartSelect.i19.i51.i32.i32(i51 %p_Val2_18, i32 32, i32 50)

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="1003" st_id="242" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:31  %p_Val2_s = sub i19 %p_Val2_9, %p_Val2_19

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="1004" st_id="242" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:32  %p_Val2_20 = add i19 -1428, %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="1005" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="38" op_0_bw="19">
<![CDATA[
_ifconv:33  %OP1_V_8_cast = sext i19 %p_Val2_20 to i38

]]></Node>
<StgValue><ssdm name="OP1_V_8_cast"/></StgValue>
</operation>

<operation id="1006" st_id="243" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ifconv:34  %r_V_11 = mul i38 219037, %OP1_V_8_cast

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="1007" st_id="244" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ifconv:34  %r_V_11 = mul i38 219037, %OP1_V_8_cast

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="1008" st_id="245" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ifconv:34  %r_V_11 = mul i38 219037, %OP1_V_8_cast

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="1009" st_id="246" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ifconv:34  %r_V_11 = mul i38 219037, %OP1_V_8_cast

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="1010" st_id="247" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ifconv:34  %r_V_11 = mul i38 219037, %OP1_V_8_cast

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="1011" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="19" op_0_bw="19" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:35  %ret_V_4_cast = call i19 @_ssdm_op_PartSelect.i19.i38.i32.i32(i38 %r_V_11, i32 16, i32 34)

]]></Node>
<StgValue><ssdm name="ret_V_4_cast"/></StgValue>
</operation>

<operation id="1012" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="38" op_2_bw="32">
<![CDATA[
_ifconv:36  %tmp_222 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %r_V_11, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="1013" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="38">
<![CDATA[
_ifconv:38  %tmp_223 = trunc i38 %r_V_11 to i16

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="1014" st_id="247" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:39  %tmp_187 = icmp eq i16 %tmp_223, 0

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="1015" st_id="247" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:40  %ret_V_5 = add i19 1, %ret_V_4_cast

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="1016" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="19" op_0_bw="19" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:41  %tmp_188 = call i19 @_ssdm_op_PartSelect.i19.i38.i32.i32(i38 %r_V_11, i32 16, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1017" st_id="247" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
_ifconv:42  %tmp_190 = select i1 %tmp_187, i19 %tmp_188, i19 %ret_V_5

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="1018" st_id="247" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
_ifconv:43  %tmp_192 = select i1 %tmp_222, i19 %tmp_190, i19 %tmp_188

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="1019" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="19">
<![CDATA[
_ifconv:44  call void @_ssdm_op_Write.ap_auto.i19P(i19* %agg_result_hwPropPhi_V, i19 %tmp_192)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1020" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0">
<![CDATA[
_ifconv:45  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
