// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_data_0_V_dout,
        data_V_data_0_V_empty_n,
        data_V_data_0_V_read,
        data_V_data_1_V_dout,
        data_V_data_1_V_empty_n,
        data_V_data_1_V_read,
        data_V_data_2_V_dout,
        data_V_data_2_V_empty_n,
        data_V_data_2_V_read,
        data_V_data_3_V_dout,
        data_V_data_3_V_empty_n,
        data_V_data_3_V_read,
        res_V_data_0_V_din,
        res_V_data_0_V_full_n,
        res_V_data_0_V_write,
        res_V_data_1_V_din,
        res_V_data_1_V_full_n,
        res_V_data_1_V_write,
        res_V_data_2_V_din,
        res_V_data_2_V_full_n,
        res_V_data_2_V_write,
        res_V_data_3_V_din,
        res_V_data_3_V_full_n,
        res_V_data_3_V_write,
        res_V_data_4_V_din,
        res_V_data_4_V_full_n,
        res_V_data_4_V_write,
        res_V_data_5_V_din,
        res_V_data_5_V_full_n,
        res_V_data_5_V_write,
        res_V_data_6_V_din,
        res_V_data_6_V_full_n,
        res_V_data_6_V_write,
        res_V_data_7_V_din,
        res_V_data_7_V_full_n,
        res_V_data_7_V_write
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_pp1_stage0 = 12'd1024;
parameter    ap_ST_fsm_state13 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_data_0_V_dout;
input   data_V_data_0_V_empty_n;
output   data_V_data_0_V_read;
input  [15:0] data_V_data_1_V_dout;
input   data_V_data_1_V_empty_n;
output   data_V_data_1_V_read;
input  [15:0] data_V_data_2_V_dout;
input   data_V_data_2_V_empty_n;
output   data_V_data_2_V_read;
input  [15:0] data_V_data_3_V_dout;
input   data_V_data_3_V_empty_n;
output   data_V_data_3_V_read;
output  [15:0] res_V_data_0_V_din;
input   res_V_data_0_V_full_n;
output   res_V_data_0_V_write;
output  [15:0] res_V_data_1_V_din;
input   res_V_data_1_V_full_n;
output   res_V_data_1_V_write;
output  [15:0] res_V_data_2_V_din;
input   res_V_data_2_V_full_n;
output   res_V_data_2_V_write;
output  [15:0] res_V_data_3_V_din;
input   res_V_data_3_V_full_n;
output   res_V_data_3_V_write;
output  [15:0] res_V_data_4_V_din;
input   res_V_data_4_V_full_n;
output   res_V_data_4_V_write;
output  [15:0] res_V_data_5_V_din;
input   res_V_data_5_V_full_n;
output   res_V_data_5_V_write;
output  [15:0] res_V_data_6_V_din;
input   res_V_data_6_V_full_n;
output   res_V_data_6_V_write;
output  [15:0] res_V_data_7_V_din;
input   res_V_data_7_V_full_n;
output   res_V_data_7_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_data_0_V_read;
reg data_V_data_1_V_read;
reg data_V_data_2_V_read;
reg data_V_data_3_V_read;
reg res_V_data_0_V_write;
reg res_V_data_1_V_write;
reg res_V_data_2_V_write;
reg res_V_data_3_V_write;
reg res_V_data_4_V_write;
reg res_V_data_5_V_write;
reg res_V_data_6_V_write;
reg res_V_data_7_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [15:0] kernel_data_V_1_8;
reg   [15:0] kernel_data_V_1_9;
reg   [15:0] kernel_data_V_1_10;
reg   [15:0] kernel_data_V_1_11;
reg   [15:0] kernel_data_V_1_20;
reg   [15:0] kernel_data_V_1_21;
reg   [15:0] kernel_data_V_1_22;
reg   [15:0] kernel_data_V_1_23;
reg   [15:0] kernel_data_V_1_32;
reg   [15:0] kernel_data_V_1_33;
reg   [15:0] kernel_data_V_1_34;
reg   [15:0] kernel_data_V_1_35;
reg   [15:0] kernel_data_V_1_4;
reg   [15:0] kernel_data_V_1_5;
reg   [15:0] kernel_data_V_1_6;
reg   [15:0] kernel_data_V_1_7;
reg   [15:0] kernel_data_V_1_16;
reg   [15:0] kernel_data_V_1_17;
reg   [15:0] kernel_data_V_1_18;
reg   [15:0] kernel_data_V_1_19;
reg   [15:0] kernel_data_V_1_28;
reg   [15:0] kernel_data_V_1_29;
reg   [15:0] kernel_data_V_1_30;
reg   [15:0] kernel_data_V_1_31;
reg   [31:0] sX_2;
reg   [31:0] sY_2;
reg   [31:0] pY_2;
reg   [31:0] pX_2;
reg   [15:0] kernel_data_V_1_0;
reg   [15:0] kernel_data_V_1_1;
reg   [15:0] kernel_data_V_1_2;
reg   [15:0] kernel_data_V_1_3;
reg   [15:0] kernel_data_V_1_12;
reg   [15:0] kernel_data_V_1_13;
reg   [15:0] kernel_data_V_1_14;
reg   [15:0] kernel_data_V_1_15;
reg   [15:0] kernel_data_V_1_24;
reg   [15:0] kernel_data_V_1_25;
reg   [15:0] kernel_data_V_1_26;
reg   [15:0] kernel_data_V_1_27;
wire   [5:0] w5_V_address0;
reg    w5_V_ce0;
wire   [123:0] w5_V_q0;
reg    line_buffer_Array_V_1_0_0_ce0;
reg    line_buffer_Array_V_1_0_0_we0;
wire   [15:0] line_buffer_Array_V_1_0_0_q0;
reg    line_buffer_Array_V_1_0_1_ce0;
reg    line_buffer_Array_V_1_0_1_we0;
wire   [15:0] line_buffer_Array_V_1_0_1_q0;
reg    line_buffer_Array_V_1_0_2_ce0;
reg    line_buffer_Array_V_1_0_2_we0;
wire   [15:0] line_buffer_Array_V_1_0_2_q0;
reg    line_buffer_Array_V_1_0_3_ce0;
reg    line_buffer_Array_V_1_0_3_we0;
wire   [15:0] line_buffer_Array_V_1_0_3_q0;
reg    line_buffer_Array_V_1_1_0_ce0;
reg    line_buffer_Array_V_1_1_0_we0;
wire   [15:0] line_buffer_Array_V_1_1_0_q0;
reg    line_buffer_Array_V_1_1_1_ce0;
reg    line_buffer_Array_V_1_1_1_we0;
wire   [15:0] line_buffer_Array_V_1_1_1_q0;
reg    line_buffer_Array_V_1_1_2_ce0;
reg    line_buffer_Array_V_1_1_2_we0;
wire   [15:0] line_buffer_Array_V_1_1_2_q0;
reg    line_buffer_Array_V_1_1_3_ce0;
reg    line_buffer_Array_V_1_1_3_we0;
wire   [15:0] line_buffer_Array_V_1_1_3_q0;
reg    data_V_data_0_V_blk_n;
wire    ap_CS_fsm_state2;
reg    data_V_data_1_V_blk_n;
reg    data_V_data_2_V_blk_n;
reg    data_V_data_3_V_blk_n;
reg    res_V_data_0_V_blk_n;
wire    ap_CS_fsm_state13;
reg   [0:0] and_ln289_2_reg_2620;
reg    res_V_data_1_V_blk_n;
reg    res_V_data_2_V_blk_n;
reg    res_V_data_3_V_blk_n;
reg    res_V_data_4_V_blk_n;
reg    res_V_data_5_V_blk_n;
reg    res_V_data_6_V_blk_n;
reg    res_V_data_7_V_blk_n;
reg   [5:0] w_index132_reg_668;
reg   [15:0] tmp_data_0_V_6130_reg_680;
reg   [15:0] tmp_data_1_V_6128_reg_691;
reg   [15:0] tmp_data_2_V_6126_reg_702;
reg   [15:0] tmp_data_3_V_6124_reg_713;
reg   [15:0] tmp_data_4_V_4122_reg_724;
reg   [15:0] tmp_data_5_V_4120_reg_735;
reg   [15:0] tmp_data_6_V_4118_reg_746;
reg   [15:0] tmp_data_7_V_4116_reg_757;
reg   [15:0] tmp_data_0_V_reg_2398;
wire    io_acc_block_signal_op40;
reg   [15:0] tmp_data_1_V_reg_2404;
reg   [15:0] tmp_data_2_V_reg_2410;
reg   [15:0] tmp_data_3_V_reg_2416;
wire   [5:0] add_ln79_fu_1044_p2;
reg   [5:0] add_ln79_reg_2422;
wire   [0:0] icmp_ln241_fu_1050_p2;
wire    ap_CS_fsm_state3;
wire   [2:0] i_ic_fu_1056_p2;
reg   [2:0] i_ic_reg_2431;
wire   [1:0] trunc_ln246_fu_1062_p1;
reg   [1:0] trunc_ln246_reg_2436;
reg   [15:0] kernel_data_V_1_8_load_reg_2460;
reg   [15:0] kernel_data_V_1_9_load_reg_2465;
reg   [15:0] kernel_data_V_1_10_load_reg_2470;
reg   [15:0] kernel_data_V_1_11_load_reg_2475;
reg   [15:0] kernel_data_V_1_20_load_reg_2480;
reg   [15:0] kernel_data_V_1_21_load_reg_2485;
reg   [15:0] kernel_data_V_1_22_load_reg_2490;
reg   [15:0] kernel_data_V_1_23_load_reg_2495;
reg   [15:0] kernel_data_V_1_32_load_reg_2500;
reg   [15:0] kernel_data_V_1_33_load_reg_2505;
reg   [15:0] kernel_data_V_1_34_load_reg_2510;
reg   [15:0] kernel_data_V_1_35_load_reg_2515;
wire    ap_CS_fsm_state4;
wire   [1:0] i_iw_fu_1202_p2;
wire    ap_CS_fsm_state6;
wire   [2:0] add_ln213_fu_1496_p2;
wire    ap_CS_fsm_state8;
wire   [2:0] add_ln213_1_fu_1562_p2;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln213_2_fu_1622_p2;
wire    ap_CS_fsm_state10;
wire   [2:0] add_ln213_2_fu_1628_p2;
reg   [31:0] sX_2_load_reg_2588;
wire   [0:0] icmp_ln289_fu_1684_p2;
reg   [0:0] icmp_ln289_reg_2593;
reg   [31:0] sY_2_load_reg_2598;
wire   [0:0] icmp_ln289_1_fu_1694_p2;
reg   [0:0] icmp_ln289_1_reg_2603;
reg   [31:0] pY_2_load_reg_2608;
reg   [31:0] pX_2_load_reg_2614;
wire   [0:0] and_ln289_2_fu_1752_p2;
wire   [5:0] w_index_fu_1758_p2;
reg   [5:0] w_index_reg_2624;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state11_pp1_stage0_iter0;
wire    ap_block_state12_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
reg   [5:0] ap_phi_mux_w_index132_phi_fu_672_p4;
wire   [0:0] icmp_ln43_fu_1961_p2;
reg   [0:0] icmp_ln43_reg_2994;
wire   [15:0] acc_0_V_fu_1988_p2;
reg   [15:0] acc_0_V_reg_2998;
reg    ap_enable_reg_pp1_iter1;
wire   [15:0] acc_1_V_fu_2021_p2;
reg   [15:0] acc_1_V_reg_3004;
wire   [15:0] acc_2_V_fu_2050_p2;
reg   [15:0] acc_2_V_reg_3010;
wire   [15:0] acc_3_V_fu_2079_p2;
reg   [15:0] acc_3_V_reg_3016;
wire   [15:0] acc_4_V_fu_2108_p2;
reg   [15:0] acc_4_V_reg_3022;
wire   [15:0] acc_5_V_fu_2137_p2;
reg   [15:0] acc_5_V_reg_3028;
wire   [15:0] acc_6_V_fu_2166_p2;
reg   [15:0] acc_6_V_reg_3034;
wire   [15:0] acc_7_V_fu_2195_p2;
reg   [15:0] acc_7_V_reg_3040;
wire    ap_block_pp1_stage0_subdone;
reg   [5:0] indvar_flatten133_reg_575;
reg    ap_block_state1;
wire    io_acc_block_signal_op509;
reg    ap_block_state13;
wire   [0:0] icmp_ln79_fu_2288_p2;
reg   [2:0] i_ic4_0_i_i_i_reg_587;
wire    ap_CS_fsm_state5;
reg   [15:0] shift_buffer_1_0_V_reg_598;
reg   [15:0] shift_buffer_0_0_V_reg_611;
reg   [1:0] i_iw_0_i_i_i_i_reg_624;
wire   [0:0] icmp_ln194_fu_1196_p2;
wire   [2:0] ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_639_p4;
reg   [2:0] i_ic2_0_i_i_i_i_0_reg_635;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln213_fu_1490_p2;
wire   [2:0] ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_650_p4;
reg   [2:0] i_ic2_0_i_i_i_i_1_reg_646;
wire   [0:0] icmp_ln213_1_fu_1556_p2;
reg   [2:0] i_ic2_0_i_i_i_i_2_reg_657;
wire    ap_block_pp1_stage0;
wire   [15:0] ap_phi_reg_pp1_iter0_UnifiedRetVal_i_i_reg_768;
reg  signed [15:0] ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768;
wire   [15:0] ap_phi_reg_pp1_iter0_UnifiedRetVal_i_i81_reg_845;
reg   [15:0] ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845;
wire   [31:0] select_ln323_fu_2268_p3;
reg   [31:0] ap_phi_mux_storemerge_i_i_phi_fu_925_p4;
wire   [0:0] icmp_ln313_fu_2201_p2;
wire   [0:0] icmp_ln317_fu_2247_p2;
wire   [63:0] zext_ln56_fu_1812_p1;
wire   [15:0] tmp_3_fu_1518_p6;
wire   [15:0] tmp_5_fu_1584_p6;
wire   [15:0] tmp_7_fu_1638_p6;
wire   [5:0] or_ln203_2_fu_1648_p3;
wire   [15:0] select_ln203_fu_1226_p3;
wire   [0:0] icmp_ln203_fu_1220_p2;
wire   [15:0] select_ln203_1_fu_1245_p3;
wire   [0:0] icmp_ln203_1_fu_1258_p2;
wire   [15:0] select_ln203_2_fu_1276_p3;
wire   [0:0] icmp_ln203_2_fu_1289_p2;
wire   [15:0] select_ln203_3_fu_1307_p3;
wire   [0:0] icmp_ln203_3_fu_1320_p2;
wire   [15:0] select_ln203_4_fu_1338_p3;
wire   [15:0] select_ln203_5_fu_1357_p3;
wire   [15:0] select_ln203_6_fu_1376_p3;
wire   [15:0] select_ln203_7_fu_1395_p3;
wire   [15:0] select_ln203_8_fu_1414_p3;
wire   [15:0] select_ln203_9_fu_1433_p3;
wire   [15:0] select_ln203_10_fu_1452_p3;
wire   [15:0] select_ln203_11_fu_1471_p3;
wire   [31:0] select_ln328_fu_2222_p3;
wire   [31:0] add_ln321_fu_2252_p2;
wire   [31:0] add_ln326_fu_2206_p2;
reg   [15:0] shift_buffer_1_3_V_fu_490;
reg   [15:0] shift_buffer_1_3_V_1_fu_494;
reg   [15:0] shift_buffer_1_3_V_2_fu_498;
reg   [15:0] shift_buffer_1_3_V_3_fu_502;
reg   [15:0] shift_buffer_0_3_V_fu_506;
reg   [15:0] shift_buffer_0_3_V_1_fu_510;
reg   [15:0] shift_buffer_0_3_V_2_fu_514;
reg   [15:0] shift_buffer_0_3_V_3_fu_518;
wire   [15:0] DataIn_V_assign_fu_1066_p6;
wire   [1:0] DataIn_V_assign_fu_1066_p5;
wire   [0:0] trunc_ln201_fu_1208_p1;
wire   [2:0] shl_ln_fu_1212_p3;
wire   [2:0] or_ln203_fu_1252_p2;
wire   [2:0] or_ln203_1_fu_1283_p2;
wire   [2:0] or_ln203_3_fu_1314_p2;
wire   [1:0] tmp_3_fu_1518_p5;
wire   [1:0] tmp_5_fu_1584_p5;
wire   [1:0] tmp_7_fu_1638_p5;
wire   [30:0] tmp_fu_1704_p4;
wire   [30:0] tmp_6_fu_1724_p4;
wire   [0:0] icmp_ln289_2_fu_1714_p2;
wire   [0:0] icmp_ln289_3_fu_1734_p2;
wire   [0:0] and_ln289_1_fu_1746_p2;
wire   [0:0] and_ln289_fu_1740_p2;
wire  signed [15:0] trunc_ln56_fu_1967_p1;
wire  signed [25:0] mul_ln1118_fu_2294_p2;
wire   [15:0] trunc_ln3_fu_1979_p4;
wire  signed [15:0] tmp_11_fu_1994_p4;
wire  signed [25:0] mul_ln1118_10_fu_2301_p2;
wire   [15:0] trunc_ln708_s_fu_2012_p4;
wire  signed [15:0] tmp_12_fu_2027_p4;
wire  signed [25:0] mul_ln1118_11_fu_2308_p2;
wire   [15:0] trunc_ln708_1_fu_2041_p4;
wire  signed [15:0] tmp_13_fu_2056_p4;
wire  signed [25:0] mul_ln1118_12_fu_2315_p2;
wire   [15:0] trunc_ln708_2_fu_2070_p4;
wire  signed [15:0] tmp_14_fu_2085_p4;
wire  signed [25:0] mul_ln1118_13_fu_2322_p2;
wire   [15:0] trunc_ln708_3_fu_2099_p4;
wire  signed [15:0] tmp_15_fu_2114_p4;
wire  signed [25:0] mul_ln1118_14_fu_2329_p2;
wire   [15:0] trunc_ln708_4_fu_2128_p4;
wire  signed [15:0] tmp_16_fu_2143_p4;
wire  signed [25:0] mul_ln1118_15_fu_2336_p2;
wire   [15:0] trunc_ln708_5_fu_2157_p4;
wire  signed [11:0] tmp_17_fu_2172_p4;
wire  signed [25:0] mul_ln1118_16_fu_2343_p2;
wire   [15:0] trunc_ln708_6_fu_2186_p4;
wire   [31:0] add_ln328_fu_2217_p2;
wire   [31:0] add_ln323_fu_2263_p2;
wire  signed [15:0] mul_ln1118_10_fu_2301_p1;
wire  signed [25:0] sext_ln1116_10_cast_fu_2004_p1;
wire  signed [15:0] mul_ln1118_11_fu_2308_p1;
wire  signed [15:0] mul_ln1118_12_fu_2315_p1;
wire  signed [15:0] mul_ln1118_13_fu_2322_p1;
wire  signed [15:0] mul_ln1118_14_fu_2329_p1;
wire  signed [15:0] mul_ln1118_15_fu_2336_p1;
wire  signed [15:0] mul_ln1118_16_fu_2343_p0;
reg   [11:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_condition_671;
reg    ap_condition_418;
reg    ap_condition_815;
reg    ap_condition_1121;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 12'd1;
#0 kernel_data_V_1_8 = 16'd0;
#0 kernel_data_V_1_9 = 16'd0;
#0 kernel_data_V_1_10 = 16'd0;
#0 kernel_data_V_1_11 = 16'd0;
#0 kernel_data_V_1_20 = 16'd0;
#0 kernel_data_V_1_21 = 16'd0;
#0 kernel_data_V_1_22 = 16'd0;
#0 kernel_data_V_1_23 = 16'd0;
#0 kernel_data_V_1_32 = 16'd0;
#0 kernel_data_V_1_33 = 16'd0;
#0 kernel_data_V_1_34 = 16'd0;
#0 kernel_data_V_1_35 = 16'd0;
#0 kernel_data_V_1_4 = 16'd0;
#0 kernel_data_V_1_5 = 16'd0;
#0 kernel_data_V_1_6 = 16'd0;
#0 kernel_data_V_1_7 = 16'd0;
#0 kernel_data_V_1_16 = 16'd0;
#0 kernel_data_V_1_17 = 16'd0;
#0 kernel_data_V_1_18 = 16'd0;
#0 kernel_data_V_1_19 = 16'd0;
#0 kernel_data_V_1_28 = 16'd0;
#0 kernel_data_V_1_29 = 16'd0;
#0 kernel_data_V_1_30 = 16'd0;
#0 kernel_data_V_1_31 = 16'd0;
#0 sX_2 = 32'd0;
#0 sY_2 = 32'd0;
#0 pY_2 = 32'd0;
#0 pX_2 = 32'd0;
#0 kernel_data_V_1_0 = 16'd0;
#0 kernel_data_V_1_1 = 16'd0;
#0 kernel_data_V_1_2 = 16'd0;
#0 kernel_data_V_1_3 = 16'd0;
#0 kernel_data_V_1_12 = 16'd0;
#0 kernel_data_V_1_13 = 16'd0;
#0 kernel_data_V_1_14 = 16'd0;
#0 kernel_data_V_1_15 = 16'd0;
#0 kernel_data_V_1_24 = 16'd0;
#0 kernel_data_V_1_25 = 16'd0;
#0 kernel_data_V_1_26 = 16'd0;
#0 kernel_data_V_1_27 = 16'd0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
end

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V #(
    .DataWidth( 124 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
w5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w5_V_address0),
    .ce0(w5_V_ce0),
    .q0(w5_V_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_0_0_ce0),
    .we0(line_buffer_Array_V_1_0_0_we0),
    .d0(DataIn_V_assign_fu_1066_p6),
    .q0(line_buffer_Array_V_1_0_0_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_0_1_ce0),
    .we0(line_buffer_Array_V_1_0_1_we0),
    .d0(DataIn_V_assign_fu_1066_p6),
    .q0(line_buffer_Array_V_1_0_1_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_0_2_ce0),
    .we0(line_buffer_Array_V_1_0_2_we0),
    .d0(DataIn_V_assign_fu_1066_p6),
    .q0(line_buffer_Array_V_1_0_2_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_0_3_ce0),
    .we0(line_buffer_Array_V_1_0_3_we0),
    .d0(DataIn_V_assign_fu_1066_p6),
    .q0(line_buffer_Array_V_1_0_3_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_1_0_ce0),
    .we0(line_buffer_Array_V_1_1_0_we0),
    .d0(shift_buffer_1_0_V_reg_598),
    .q0(line_buffer_Array_V_1_1_0_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_1_1_ce0),
    .we0(line_buffer_Array_V_1_1_1_we0),
    .d0(shift_buffer_1_0_V_reg_598),
    .q0(line_buffer_Array_V_1_1_1_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_1_2_ce0),
    .we0(line_buffer_Array_V_1_1_2_we0),
    .d0(shift_buffer_1_0_V_reg_598),
    .q0(line_buffer_Array_V_1_1_2_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_1_3_ce0),
    .we0(line_buffer_Array_V_1_1_3_we0),
    .d0(shift_buffer_1_0_V_reg_598),
    .q0(line_buffer_Array_V_1_1_3_q0)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U61(
    .din0(tmp_data_0_V_reg_2398),
    .din1(tmp_data_1_V_reg_2404),
    .din2(tmp_data_2_V_reg_2410),
    .din3(tmp_data_3_V_reg_2416),
    .din4(DataIn_V_assign_fu_1066_p5),
    .dout(DataIn_V_assign_fu_1066_p6)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U62(
    .din0(shift_buffer_0_3_V_3_fu_518),
    .din1(shift_buffer_0_3_V_2_fu_514),
    .din2(shift_buffer_0_3_V_1_fu_510),
    .din3(shift_buffer_0_3_V_fu_506),
    .din4(tmp_3_fu_1518_p5),
    .dout(tmp_3_fu_1518_p6)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U63(
    .din0(shift_buffer_1_3_V_3_fu_502),
    .din1(shift_buffer_1_3_V_2_fu_498),
    .din2(shift_buffer_1_3_V_1_fu_494),
    .din3(shift_buffer_1_3_V_fu_490),
    .din4(tmp_5_fu_1584_p5),
    .dout(tmp_5_fu_1584_p6)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U64(
    .din0(tmp_data_0_V_reg_2398),
    .din1(tmp_data_1_V_reg_2404),
    .din2(tmp_data_2_V_reg_2410),
    .din3(tmp_data_3_V_reg_2416),
    .din4(tmp_7_fu_1638_p5),
    .dout(tmp_7_fu_1638_p6)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U65(
    .din0(ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768),
    .din1(trunc_ln56_fu_1967_p1),
    .dout(mul_ln1118_fu_2294_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U66(
    .din0(tmp_11_fu_1994_p4),
    .din1(mul_ln1118_10_fu_2301_p1),
    .dout(mul_ln1118_10_fu_2301_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U67(
    .din0(tmp_12_fu_2027_p4),
    .din1(mul_ln1118_11_fu_2308_p1),
    .dout(mul_ln1118_11_fu_2308_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U68(
    .din0(tmp_13_fu_2056_p4),
    .din1(mul_ln1118_12_fu_2315_p1),
    .dout(mul_ln1118_12_fu_2315_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U69(
    .din0(tmp_14_fu_2085_p4),
    .din1(mul_ln1118_13_fu_2322_p1),
    .dout(mul_ln1118_13_fu_2322_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U70(
    .din0(tmp_15_fu_2114_p4),
    .din1(mul_ln1118_14_fu_2329_p1),
    .dout(mul_ln1118_14_fu_2329_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U71(
    .din0(tmp_16_fu_2143_p4),
    .din1(mul_ln1118_15_fu_2336_p1),
    .dout(mul_ln1118_15_fu_2336_p2)
);

myproject_mul_mul_16s_12s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_12s_26_1_1_U72(
    .din0(mul_ln1118_16_fu_2343_p0),
    .din1(tmp_17_fu_2172_p4),
    .dout(mul_ln1118_16_fu_2343_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((io_acc_block_signal_op509 == 1'b0) & (1'd1 == and_ln289_2_reg_2620)) & (icmp_ln79_fu_2288_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln43_fu_1961_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'd1 == and_ln289_2_fu_1752_p2) & (icmp_ln213_2_fu_1622_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((1'd1 == and_ln289_2_fu_1752_p2) & (icmp_ln213_2_fu_1622_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_418)) begin
        if ((1'b1 == ap_condition_671)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_35;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd34)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_34;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd33)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_33;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd32)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_32;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd31)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_31;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd30)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_30;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd29)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_29;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd28)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_28;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd27)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_27;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd26)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_26;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd25)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_25;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd24)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_24;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd23)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_23;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd22)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_22;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd21)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_21;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd20)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_20;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd19)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_19;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd18)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_18;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd17)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_17;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd16)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_16;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd15)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_15;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd14)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_14;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd13)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_13;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd12)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_12;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd11)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_11;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd10)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_10;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd9)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_9;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd8)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_8;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd7)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_7;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd6)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_6;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd5)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_5;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd4)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_4;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd3)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_3;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd2)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_2;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd1)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_1;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd0)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845 <= ap_phi_reg_pp1_iter0_UnifiedRetVal_i_i81_reg_845;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_418)) begin
        if ((1'b1 == ap_condition_671)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_35;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd34)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_34;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd33)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_33;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd32)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_32;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd31)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_31;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd30)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_30;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd29)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_29;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd28)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_28;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd27)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_27;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd26)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_26;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd25)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_25;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd24)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_24;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd23)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_23;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd22)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_22;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd21)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_21;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd20)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_20;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd19)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_19;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd18)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_18;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd17)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_17;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd16)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_16;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd15)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_15;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd14)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_14;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd13)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_13;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd12)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_12;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd11)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_11;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd10)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_10;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd9)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_9;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd8)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_8;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd7)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_7;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd6)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_6;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd5)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_5;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd4)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_4;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd3)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_3;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd2)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_2;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd1)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_1;
        end else if ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd0)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768 <= ap_phi_reg_pp1_iter0_UnifiedRetVal_i_i_reg_768;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_fu_1490_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        i_ic2_0_i_i_i_i_0_reg_635 <= add_ln213_fu_1496_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        i_ic2_0_i_i_i_i_0_reg_635 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_1_fu_1556_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        i_ic2_0_i_i_i_i_1_reg_646 <= add_ln213_1_fu_1562_p2;
    end else if (((icmp_ln213_fu_1490_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        i_ic2_0_i_i_i_i_1_reg_646 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_2_fu_1622_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        i_ic2_0_i_i_i_i_2_reg_657 <= add_ln213_2_fu_1628_p2;
    end else if (((icmp_ln213_1_fu_1556_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        i_ic2_0_i_i_i_i_2_reg_657 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_ic4_0_i_i_i_reg_587 <= i_ic_reg_2431;
    end else if (((io_acc_block_signal_op40 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_ic4_0_i_i_i_reg_587 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_1050_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_iw_0_i_i_i_i_reg_624 <= 2'd0;
    end else if (((icmp_ln194_fu_1196_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        i_iw_0_i_i_i_i_reg_624 <= i_iw_fu_1202_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op509 == 1'b0) & (1'd1 == and_ln289_2_reg_2620)) & (icmp_ln79_fu_2288_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        indvar_flatten133_reg_575 <= add_ln79_reg_2422;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten133_reg_575 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_815)) begin
        if ((icmp_ln313_fu_2201_p2 == 1'd1)) begin
            pX_2 <= 32'd0;
        end else if ((icmp_ln313_fu_2201_p2 == 1'd0)) begin
            pX_2 <= add_ln326_fu_2206_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1121)) begin
        if ((icmp_ln317_fu_2247_p2 == 1'd1)) begin
            pY_2 <= 32'd0;
        end else if ((icmp_ln317_fu_2247_p2 == 1'd0)) begin
            pY_2 <= add_ln321_fu_2252_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_815)) begin
        if ((icmp_ln313_fu_2201_p2 == 1'd1)) begin
            sX_2 <= 32'd0;
        end else if ((icmp_ln313_fu_2201_p2 == 1'd0)) begin
            sX_2 <= select_ln328_fu_2222_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((trunc_ln246_reg_2436 == 2'd0)) begin
            shift_buffer_0_0_V_reg_611 <= line_buffer_Array_V_1_1_0_q0;
        end else if ((trunc_ln246_reg_2436 == 2'd1)) begin
            shift_buffer_0_0_V_reg_611 <= line_buffer_Array_V_1_1_1_q0;
        end else if ((trunc_ln246_reg_2436 == 2'd2)) begin
            shift_buffer_0_0_V_reg_611 <= line_buffer_Array_V_1_1_2_q0;
        end else if ((trunc_ln246_reg_2436 == 2'd3)) begin
            shift_buffer_0_0_V_reg_611 <= line_buffer_Array_V_1_1_3_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_1050_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        if ((trunc_ln246_fu_1062_p1 == 2'd0)) begin
            shift_buffer_1_0_V_reg_598 <= line_buffer_Array_V_1_0_0_q0;
        end else if ((trunc_ln246_fu_1062_p1 == 2'd1)) begin
            shift_buffer_1_0_V_reg_598 <= line_buffer_Array_V_1_0_1_q0;
        end else if ((trunc_ln246_fu_1062_p1 == 2'd2)) begin
            shift_buffer_1_0_V_reg_598 <= line_buffer_Array_V_1_0_2_q0;
        end else if ((trunc_ln246_fu_1062_p1 == 2'd3)) begin
            shift_buffer_1_0_V_reg_598 <= line_buffer_Array_V_1_0_3_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln43_reg_2994 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_data_0_V_6130_reg_680 <= acc_0_V_fu_1988_p2;
    end else if (((1'd1 == and_ln289_2_fu_1752_p2) & (icmp_ln213_2_fu_1622_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_0_V_6130_reg_680 <= 16'd65186;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln43_reg_2994 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_data_1_V_6128_reg_691 <= acc_1_V_fu_2021_p2;
    end else if (((1'd1 == and_ln289_2_fu_1752_p2) & (icmp_ln213_2_fu_1622_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_1_V_6128_reg_691 <= 16'd65147;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln43_reg_2994 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_data_2_V_6126_reg_702 <= acc_2_V_fu_2050_p2;
    end else if (((1'd1 == and_ln289_2_fu_1752_p2) & (icmp_ln213_2_fu_1622_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_2_V_6126_reg_702 <= 16'd308;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln43_reg_2994 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_data_3_V_6124_reg_713 <= acc_3_V_fu_2079_p2;
    end else if (((1'd1 == and_ln289_2_fu_1752_p2) & (icmp_ln213_2_fu_1622_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_3_V_6124_reg_713 <= 16'd65477;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln43_reg_2994 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_data_4_V_4122_reg_724 <= acc_4_V_fu_2108_p2;
    end else if (((1'd1 == and_ln289_2_fu_1752_p2) & (icmp_ln213_2_fu_1622_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_4_V_4122_reg_724 <= 16'd595;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln43_reg_2994 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_data_5_V_4120_reg_735 <= acc_5_V_fu_2137_p2;
    end else if (((1'd1 == and_ln289_2_fu_1752_p2) & (icmp_ln213_2_fu_1622_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_5_V_4120_reg_735 <= 16'd64924;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln43_reg_2994 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_data_6_V_4118_reg_746 <= acc_6_V_fu_2166_p2;
    end else if (((1'd1 == and_ln289_2_fu_1752_p2) & (icmp_ln213_2_fu_1622_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_6_V_4118_reg_746 <= 16'd320;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln43_reg_2994 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_data_7_V_4116_reg_757 <= acc_7_V_fu_2195_p2;
    end else if (((1'd1 == and_ln289_2_fu_1752_p2) & (icmp_ln213_2_fu_1622_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_7_V_4116_reg_757 <= 16'd811;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln43_reg_2994 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        w_index132_reg_668 <= w_index_reg_2624;
    end else if (((1'd1 == and_ln289_2_fu_1752_p2) & (icmp_ln213_2_fu_1622_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        w_index132_reg_668 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        acc_0_V_reg_2998 <= acc_0_V_fu_1988_p2;
        acc_1_V_reg_3004 <= acc_1_V_fu_2021_p2;
        acc_2_V_reg_3010 <= acc_2_V_fu_2050_p2;
        acc_3_V_reg_3016 <= acc_3_V_fu_2079_p2;
        acc_4_V_reg_3022 <= acc_4_V_fu_2108_p2;
        acc_5_V_reg_3028 <= acc_5_V_fu_2137_p2;
        acc_6_V_reg_3034 <= acc_6_V_fu_2166_p2;
        acc_7_V_reg_3040 <= acc_7_V_fu_2195_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((io_acc_block_signal_op40 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln79_reg_2422 <= add_ln79_fu_1044_p2;
        tmp_data_0_V_reg_2398 <= data_V_data_0_V_dout;
        tmp_data_1_V_reg_2404 <= data_V_data_1_V_dout;
        tmp_data_2_V_reg_2410 <= data_V_data_2_V_dout;
        tmp_data_3_V_reg_2416 <= data_V_data_3_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_2_fu_1622_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        and_ln289_2_reg_2620 <= and_ln289_2_fu_1752_p2;
        icmp_ln289_1_reg_2603 <= icmp_ln289_1_fu_1694_p2;
        icmp_ln289_reg_2593 <= icmp_ln289_fu_1684_p2;
        pX_2_load_reg_2614 <= pX_2;
        pY_2_load_reg_2608 <= pY_2;
        sX_2_load_reg_2588 <= sX_2;
        sY_2_load_reg_2598 <= sY_2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_ic_reg_2431 <= i_ic_fu_1056_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln43_reg_2994 <= icmp_ln43_fu_1961_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_1196_p2 == 1'd0) & (icmp_ln203_fu_1220_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_0 <= select_ln203_fu_1226_p3;
        kernel_data_V_1_12 <= select_ln203_4_fu_1338_p3;
        kernel_data_V_1_13 <= select_ln203_5_fu_1357_p3;
        kernel_data_V_1_14 <= select_ln203_6_fu_1376_p3;
        kernel_data_V_1_15 <= select_ln203_7_fu_1395_p3;
        kernel_data_V_1_24 <= select_ln203_8_fu_1414_p3;
        kernel_data_V_1_25 <= select_ln203_9_fu_1433_p3;
        kernel_data_V_1_26 <= select_ln203_10_fu_1452_p3;
        kernel_data_V_1_27 <= select_ln203_11_fu_1471_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_1196_p2 == 1'd0) & (icmp_ln203_1_fu_1258_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_1 <= select_ln203_1_fu_1245_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_639_p4 == 3'd2) & (icmp_ln213_fu_1490_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        kernel_data_V_1_10 <= tmp_3_fu_1518_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_1050_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        kernel_data_V_1_10_load_reg_2470 <= kernel_data_V_1_10;
        kernel_data_V_1_11_load_reg_2475 <= kernel_data_V_1_11;
        kernel_data_V_1_20_load_reg_2480 <= kernel_data_V_1_20;
        kernel_data_V_1_21_load_reg_2485 <= kernel_data_V_1_21;
        kernel_data_V_1_22_load_reg_2490 <= kernel_data_V_1_22;
        kernel_data_V_1_23_load_reg_2495 <= kernel_data_V_1_23;
        kernel_data_V_1_32_load_reg_2500 <= kernel_data_V_1_32;
        kernel_data_V_1_33_load_reg_2505 <= kernel_data_V_1_33;
        kernel_data_V_1_34_load_reg_2510 <= kernel_data_V_1_34;
        kernel_data_V_1_35_load_reg_2515 <= kernel_data_V_1_35;
        kernel_data_V_1_8_load_reg_2460 <= kernel_data_V_1_8;
        kernel_data_V_1_9_load_reg_2465 <= kernel_data_V_1_9;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_639_p4 == 3'd2) & ~(ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_639_p4 == 3'd1) & ~(ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_639_p4 == 3'd0) & (icmp_ln213_fu_1490_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        kernel_data_V_1_11 <= tmp_3_fu_1518_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_1196_p2 == 1'd0) & (icmp_ln203_fu_1220_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_16 <= select_ln203_4_fu_1338_p3;
        kernel_data_V_1_17 <= select_ln203_5_fu_1357_p3;
        kernel_data_V_1_18 <= select_ln203_6_fu_1376_p3;
        kernel_data_V_1_19 <= select_ln203_7_fu_1395_p3;
        kernel_data_V_1_28 <= select_ln203_8_fu_1414_p3;
        kernel_data_V_1_29 <= select_ln203_9_fu_1433_p3;
        kernel_data_V_1_30 <= select_ln203_10_fu_1452_p3;
        kernel_data_V_1_31 <= select_ln203_11_fu_1471_p3;
        kernel_data_V_1_4 <= select_ln203_fu_1226_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_1196_p2 == 1'd0) & (icmp_ln203_2_fu_1289_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_2 <= select_ln203_2_fu_1276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_650_p4 == 3'd0) & (icmp_ln213_1_fu_1556_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        kernel_data_V_1_20 <= tmp_5_fu_1584_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_650_p4 == 3'd1) & (icmp_ln213_1_fu_1556_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        kernel_data_V_1_21 <= tmp_5_fu_1584_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_650_p4 == 3'd2) & (icmp_ln213_1_fu_1556_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        kernel_data_V_1_22 <= tmp_5_fu_1584_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_650_p4 == 3'd2) & ~(ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_650_p4 == 3'd1) & ~(ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_650_p4 == 3'd0) & (icmp_ln213_1_fu_1556_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        kernel_data_V_1_23 <= tmp_5_fu_1584_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_1196_p2 == 1'd0) & (icmp_ln203_3_fu_1320_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_3 <= select_ln203_3_fu_1307_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln203_2_fu_1648_p3 == 6'd32) & (icmp_ln213_2_fu_1622_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        kernel_data_V_1_32 <= tmp_7_fu_1638_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln203_2_fu_1648_p3 == 6'd33) & (icmp_ln213_2_fu_1622_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        kernel_data_V_1_33 <= tmp_7_fu_1638_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln203_2_fu_1648_p3 == 6'd34) & (icmp_ln213_2_fu_1622_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        kernel_data_V_1_34 <= tmp_7_fu_1638_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((~(or_ln203_2_fu_1648_p3 == 6'd32) & ~(or_ln203_2_fu_1648_p3 == 6'd34) & ~(or_ln203_2_fu_1648_p3 == 6'd33) & (icmp_ln213_2_fu_1622_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        kernel_data_V_1_35 <= tmp_7_fu_1638_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_1196_p2 == 1'd0) & (icmp_ln203_1_fu_1258_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_5 <= select_ln203_1_fu_1245_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_1196_p2 == 1'd0) & (icmp_ln203_2_fu_1289_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_6 <= select_ln203_2_fu_1276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_1196_p2 == 1'd0) & (icmp_ln203_3_fu_1320_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_7 <= select_ln203_3_fu_1307_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_639_p4 == 3'd0) & (icmp_ln213_fu_1490_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        kernel_data_V_1_8 <= tmp_3_fu_1518_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_639_p4 == 3'd1) & (icmp_ln213_fu_1490_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        kernel_data_V_1_9 <= tmp_3_fu_1518_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op509 == 1'b0) & (1'd1 == and_ln289_2_reg_2620)) & (icmp_ln313_fu_2201_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        sY_2 <= ap_phi_mux_storemerge_i_i_phi_fu_925_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_2436 == 2'd2) & (1'b1 == ap_CS_fsm_state5))) begin
        shift_buffer_0_3_V_1_fu_510 <= shift_buffer_0_0_V_reg_611;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_2436 == 2'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        shift_buffer_0_3_V_2_fu_514 <= shift_buffer_0_0_V_reg_611;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_2436 == 2'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        shift_buffer_0_3_V_3_fu_518 <= shift_buffer_0_0_V_reg_611;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_2436 == 2'd3) & (1'b1 == ap_CS_fsm_state5))) begin
        shift_buffer_0_3_V_fu_506 <= shift_buffer_0_0_V_reg_611;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_2436 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        shift_buffer_1_3_V_1_fu_494 <= shift_buffer_1_0_V_reg_598;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_2436 == 2'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        shift_buffer_1_3_V_2_fu_498 <= shift_buffer_1_0_V_reg_598;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_2436 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        shift_buffer_1_3_V_3_fu_502 <= shift_buffer_1_0_V_reg_598;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_2436 == 2'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        shift_buffer_1_3_V_fu_490 <= shift_buffer_1_0_V_reg_598;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_1050_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        trunc_ln246_reg_2436 <= trunc_ln246_fu_1062_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        w_index_reg_2624 <= w_index_fu_1758_p2;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op509 == 1'b0) & (1'd1 == and_ln289_2_reg_2620)) & (icmp_ln79_fu_2288_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln313_fu_2201_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        if ((icmp_ln317_fu_2247_p2 == 1'd1)) begin
            ap_phi_mux_storemerge_i_i_phi_fu_925_p4 = 32'd0;
        end else if ((icmp_ln317_fu_2247_p2 == 1'd0)) begin
            ap_phi_mux_storemerge_i_i_phi_fu_925_p4 = select_ln323_fu_2268_p3;
        end else begin
            ap_phi_mux_storemerge_i_i_phi_fu_925_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_storemerge_i_i_phi_fu_925_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln43_reg_2994 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_w_index132_phi_fu_672_p4 = w_index_reg_2624;
    end else begin
        ap_phi_mux_w_index132_phi_fu_672_p4 = w_index132_reg_668;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_0_V_blk_n = data_V_data_0_V_empty_n;
    end else begin
        data_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op40 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_0_V_read = 1'b1;
    end else begin
        data_V_data_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_1_V_blk_n = data_V_data_1_V_empty_n;
    end else begin
        data_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op40 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_1_V_read = 1'b1;
    end else begin
        data_V_data_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_2_V_blk_n = data_V_data_2_V_empty_n;
    end else begin
        data_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op40 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_2_V_read = 1'b1;
    end else begin
        data_V_data_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_3_V_blk_n = data_V_data_3_V_empty_n;
    end else begin
        data_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op40 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_3_V_read = 1'b1;
    end else begin
        data_V_data_3_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op509 == 1'b0) & (1'd1 == and_ln289_2_reg_2620)) & (icmp_ln79_fu_2288_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_1062_p1 == 2'd0) & (icmp_ln241_fu_1050_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_0_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_1062_p1 == 2'd0) & (icmp_ln241_fu_1050_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_0_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_1062_p1 == 2'd1) & (icmp_ln241_fu_1050_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_1_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_1062_p1 == 2'd1) & (icmp_ln241_fu_1050_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_1_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_1062_p1 == 2'd2) & (icmp_ln241_fu_1050_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_2_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_1062_p1 == 2'd2) & (icmp_ln241_fu_1050_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_2_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_1062_p1 == 2'd3) & (icmp_ln241_fu_1050_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_3_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_1062_p1 == 2'd3) & (icmp_ln241_fu_1050_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_3_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_2436 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_0_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_2436 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_0_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_2436 == 2'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_1_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_2436 == 2'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_1_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_2436 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_2_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_2436 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_2_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_2436 == 2'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_3_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_2436 == 2'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_3_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_2620) & (1'b1 == ap_CS_fsm_state13))) begin
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n;
    end else begin
        res_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op509 == 1'b0) & (1'd1 == and_ln289_2_reg_2620)) & (1'd1 == and_ln289_2_reg_2620) & (1'b1 == ap_CS_fsm_state13))) begin
        res_V_data_0_V_write = 1'b1;
    end else begin
        res_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_2620) & (1'b1 == ap_CS_fsm_state13))) begin
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n;
    end else begin
        res_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op509 == 1'b0) & (1'd1 == and_ln289_2_reg_2620)) & (1'd1 == and_ln289_2_reg_2620) & (1'b1 == ap_CS_fsm_state13))) begin
        res_V_data_1_V_write = 1'b1;
    end else begin
        res_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_2620) & (1'b1 == ap_CS_fsm_state13))) begin
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n;
    end else begin
        res_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op509 == 1'b0) & (1'd1 == and_ln289_2_reg_2620)) & (1'd1 == and_ln289_2_reg_2620) & (1'b1 == ap_CS_fsm_state13))) begin
        res_V_data_2_V_write = 1'b1;
    end else begin
        res_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_2620) & (1'b1 == ap_CS_fsm_state13))) begin
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n;
    end else begin
        res_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op509 == 1'b0) & (1'd1 == and_ln289_2_reg_2620)) & (1'd1 == and_ln289_2_reg_2620) & (1'b1 == ap_CS_fsm_state13))) begin
        res_V_data_3_V_write = 1'b1;
    end else begin
        res_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_2620) & (1'b1 == ap_CS_fsm_state13))) begin
        res_V_data_4_V_blk_n = res_V_data_4_V_full_n;
    end else begin
        res_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op509 == 1'b0) & (1'd1 == and_ln289_2_reg_2620)) & (1'd1 == and_ln289_2_reg_2620) & (1'b1 == ap_CS_fsm_state13))) begin
        res_V_data_4_V_write = 1'b1;
    end else begin
        res_V_data_4_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_2620) & (1'b1 == ap_CS_fsm_state13))) begin
        res_V_data_5_V_blk_n = res_V_data_5_V_full_n;
    end else begin
        res_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op509 == 1'b0) & (1'd1 == and_ln289_2_reg_2620)) & (1'd1 == and_ln289_2_reg_2620) & (1'b1 == ap_CS_fsm_state13))) begin
        res_V_data_5_V_write = 1'b1;
    end else begin
        res_V_data_5_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_2620) & (1'b1 == ap_CS_fsm_state13))) begin
        res_V_data_6_V_blk_n = res_V_data_6_V_full_n;
    end else begin
        res_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op509 == 1'b0) & (1'd1 == and_ln289_2_reg_2620)) & (1'd1 == and_ln289_2_reg_2620) & (1'b1 == ap_CS_fsm_state13))) begin
        res_V_data_6_V_write = 1'b1;
    end else begin
        res_V_data_6_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_2620) & (1'b1 == ap_CS_fsm_state13))) begin
        res_V_data_7_V_blk_n = res_V_data_7_V_full_n;
    end else begin
        res_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op509 == 1'b0) & (1'd1 == and_ln289_2_reg_2620)) & (1'd1 == and_ln289_2_reg_2620) & (1'b1 == ap_CS_fsm_state13))) begin
        res_V_data_7_V_write = 1'b1;
    end else begin
        res_V_data_7_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        w5_V_ce0 = 1'b1;
    end else begin
        w5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((io_acc_block_signal_op40 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln241_fu_1050_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln194_fu_1196_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln213_fu_1490_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln213_1_fu_1556_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'd1 == and_ln289_2_fu_1752_p2) & (icmp_ln213_2_fu_1622_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'd0 == and_ln289_2_fu_1752_p2) & (icmp_ln213_2_fu_1622_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state13 : begin
            if ((~((io_acc_block_signal_op509 == 1'b0) & (1'd1 == and_ln289_2_reg_2620)) & (icmp_ln79_fu_2288_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~((io_acc_block_signal_op509 == 1'b0) & (1'd1 == and_ln289_2_reg_2620)) & (icmp_ln79_fu_2288_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DataIn_V_assign_fu_1066_p5 = i_ic4_0_i_i_i_reg_587[1:0];

assign acc_0_V_fu_1988_p2 = (tmp_data_0_V_6130_reg_680 + trunc_ln3_fu_1979_p4);

assign acc_1_V_fu_2021_p2 = (trunc_ln708_s_fu_2012_p4 + tmp_data_1_V_6128_reg_691);

assign acc_2_V_fu_2050_p2 = (trunc_ln708_1_fu_2041_p4 + tmp_data_2_V_6126_reg_702);

assign acc_3_V_fu_2079_p2 = (trunc_ln708_2_fu_2070_p4 + tmp_data_3_V_6124_reg_713);

assign acc_4_V_fu_2108_p2 = (trunc_ln708_3_fu_2099_p4 + tmp_data_4_V_4122_reg_724);

assign acc_5_V_fu_2137_p2 = (trunc_ln708_4_fu_2128_p4 + tmp_data_5_V_4120_reg_735);

assign acc_6_V_fu_2166_p2 = (trunc_ln708_5_fu_2157_p4 + tmp_data_6_V_4118_reg_746);

assign acc_7_V_fu_2195_p2 = (trunc_ln708_6_fu_2186_p4 + tmp_data_7_V_4116_reg_757);

assign add_ln213_1_fu_1562_p2 = (i_ic2_0_i_i_i_i_1_reg_646 + 3'd1);

assign add_ln213_2_fu_1628_p2 = (i_ic2_0_i_i_i_i_2_reg_657 + 3'd1);

assign add_ln213_fu_1496_p2 = (i_ic2_0_i_i_i_i_0_reg_635 + 3'd1);

assign add_ln321_fu_2252_p2 = (pY_2_load_reg_2608 + 32'd1);

assign add_ln323_fu_2263_p2 = (sY_2_load_reg_2598 + 32'd1);

assign add_ln326_fu_2206_p2 = (pX_2_load_reg_2614 + 32'd1);

assign add_ln328_fu_2217_p2 = (sX_2_load_reg_2588 + 32'd1);

assign add_ln79_fu_1044_p2 = (indvar_flatten133_reg_575 + 6'd1);

assign and_ln289_1_fu_1746_p2 = (icmp_ln289_3_fu_1734_p2 & icmp_ln289_2_fu_1714_p2);

assign and_ln289_2_fu_1752_p2 = (and_ln289_fu_1740_p2 & and_ln289_1_fu_1746_p2);

assign and_ln289_fu_1740_p2 = (icmp_ln289_fu_1684_p2 & icmp_ln289_1_fu_1694_p2);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_block_state11_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13 = ((io_acc_block_signal_op509 == 1'b0) & (1'd1 == and_ln289_2_reg_2620));
end

always @ (*) begin
    ap_condition_1121 = (~((io_acc_block_signal_op509 == 1'b0) & (1'd1 == and_ln289_2_reg_2620)) & (icmp_ln313_fu_2201_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13));
end

always @ (*) begin
    ap_condition_418 = ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_671 = ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd35) | ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd36) | ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd37) | ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd38) | ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd39) | ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd40) | ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd41) | ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd42) | ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd43) | ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd44) | ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd45) | ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd46) | ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd47) | ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd48) | ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd49) | ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd50) | ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd51) | ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd52) | ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd53) | ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd54) | ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd55) | ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd56) | ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd57) | ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd58) | ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd59) | ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd60) | ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd61) | ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd62) | (ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd63)))))))))))))))))))))))))))));
end

always @ (*) begin
    ap_condition_815 = (~((io_acc_block_signal_op509 == 1'b0) & (1'd1 == and_ln289_2_reg_2620)) & (1'b1 == ap_CS_fsm_state13));
end

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_639_p4 = i_ic2_0_i_i_i_i_0_reg_635;

assign ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_650_p4 = i_ic2_0_i_i_i_i_1_reg_646;

assign ap_phi_reg_pp1_iter0_UnifiedRetVal_i_i81_reg_845 = 'bx;

assign ap_phi_reg_pp1_iter0_UnifiedRetVal_i_i_reg_768 = 'bx;

assign ap_ready = internal_ap_ready;

assign i_ic_fu_1056_p2 = (i_ic4_0_i_i_i_reg_587 + 3'd1);

assign i_iw_fu_1202_p2 = (i_iw_0_i_i_i_i_reg_624 + 2'd1);

assign icmp_ln194_fu_1196_p2 = ((i_iw_0_i_i_i_i_reg_624 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln203_1_fu_1258_p2 = ((or_ln203_fu_1252_p2 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln203_2_fu_1289_p2 = ((or_ln203_1_fu_1283_p2 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln203_3_fu_1320_p2 = ((or_ln203_3_fu_1314_p2 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln203_fu_1220_p2 = ((shl_ln_fu_1212_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln213_1_fu_1556_p2 = ((i_ic2_0_i_i_i_i_1_reg_646 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln213_2_fu_1622_p2 = ((i_ic2_0_i_i_i_i_2_reg_657 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln213_fu_1490_p2 = ((i_ic2_0_i_i_i_i_0_reg_635 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln241_fu_1050_p2 = ((i_ic4_0_i_i_i_reg_587 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln289_1_fu_1694_p2 = ((sY_2 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln289_2_fu_1714_p2 = (($signed(tmp_fu_1704_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln289_3_fu_1734_p2 = (($signed(tmp_6_fu_1724_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_1684_p2 = ((sX_2 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln313_fu_2201_p2 = ((pX_2_load_reg_2614 == 32'd5) ? 1'b1 : 1'b0);

assign icmp_ln317_fu_2247_p2 = ((pY_2_load_reg_2608 == 32'd5) ? 1'b1 : 1'b0);

assign icmp_ln43_fu_1961_p2 = ((ap_phi_mux_w_index132_phi_fu_672_p4 == 6'd35) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_2288_p2 = ((indvar_flatten133_reg_575 == 6'd35) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op40 = (data_V_data_3_V_empty_n & data_V_data_2_V_empty_n & data_V_data_1_V_empty_n & data_V_data_0_V_empty_n);

assign io_acc_block_signal_op509 = (res_V_data_7_V_full_n & res_V_data_6_V_full_n & res_V_data_5_V_full_n & res_V_data_4_V_full_n & res_V_data_3_V_full_n & res_V_data_2_V_full_n & res_V_data_1_V_full_n & res_V_data_0_V_full_n);

assign mul_ln1118_10_fu_2301_p1 = sext_ln1116_10_cast_fu_2004_p1;

assign mul_ln1118_11_fu_2308_p1 = sext_ln1116_10_cast_fu_2004_p1;

assign mul_ln1118_12_fu_2315_p1 = sext_ln1116_10_cast_fu_2004_p1;

assign mul_ln1118_13_fu_2322_p1 = sext_ln1116_10_cast_fu_2004_p1;

assign mul_ln1118_14_fu_2329_p1 = sext_ln1116_10_cast_fu_2004_p1;

assign mul_ln1118_15_fu_2336_p1 = sext_ln1116_10_cast_fu_2004_p1;

assign mul_ln1118_16_fu_2343_p0 = sext_ln1116_10_cast_fu_2004_p1;

assign or_ln203_1_fu_1283_p2 = (shl_ln_fu_1212_p3 | 3'd2);

assign or_ln203_2_fu_1648_p3 = {{3'd4}, {i_ic2_0_i_i_i_i_2_reg_657}};

assign or_ln203_3_fu_1314_p2 = (shl_ln_fu_1212_p3 | 3'd3);

assign or_ln203_fu_1252_p2 = (shl_ln_fu_1212_p3 | 3'd1);

assign res_V_data_0_V_din = acc_0_V_reg_2998;

assign res_V_data_1_V_din = acc_1_V_reg_3004;

assign res_V_data_2_V_din = acc_2_V_reg_3010;

assign res_V_data_3_V_din = acc_3_V_reg_3016;

assign res_V_data_4_V_din = acc_4_V_reg_3022;

assign res_V_data_5_V_din = acc_5_V_reg_3028;

assign res_V_data_6_V_din = acc_6_V_reg_3034;

assign res_V_data_7_V_din = acc_7_V_reg_3040;

assign select_ln203_10_fu_1452_p3 = ((icmp_ln203_fu_1220_p2[0:0] === 1'b1) ? kernel_data_V_1_30 : kernel_data_V_1_34_load_reg_2510);

assign select_ln203_11_fu_1471_p3 = ((icmp_ln203_fu_1220_p2[0:0] === 1'b1) ? kernel_data_V_1_31 : kernel_data_V_1_35_load_reg_2515);

assign select_ln203_1_fu_1245_p3 = ((icmp_ln203_fu_1220_p2[0:0] === 1'b1) ? kernel_data_V_1_5 : kernel_data_V_1_9_load_reg_2465);

assign select_ln203_2_fu_1276_p3 = ((icmp_ln203_fu_1220_p2[0:0] === 1'b1) ? kernel_data_V_1_6 : kernel_data_V_1_10_load_reg_2470);

assign select_ln203_3_fu_1307_p3 = ((icmp_ln203_fu_1220_p2[0:0] === 1'b1) ? kernel_data_V_1_7 : kernel_data_V_1_11_load_reg_2475);

assign select_ln203_4_fu_1338_p3 = ((icmp_ln203_fu_1220_p2[0:0] === 1'b1) ? kernel_data_V_1_16 : kernel_data_V_1_20_load_reg_2480);

assign select_ln203_5_fu_1357_p3 = ((icmp_ln203_fu_1220_p2[0:0] === 1'b1) ? kernel_data_V_1_17 : kernel_data_V_1_21_load_reg_2485);

assign select_ln203_6_fu_1376_p3 = ((icmp_ln203_fu_1220_p2[0:0] === 1'b1) ? kernel_data_V_1_18 : kernel_data_V_1_22_load_reg_2490);

assign select_ln203_7_fu_1395_p3 = ((icmp_ln203_fu_1220_p2[0:0] === 1'b1) ? kernel_data_V_1_19 : kernel_data_V_1_23_load_reg_2495);

assign select_ln203_8_fu_1414_p3 = ((icmp_ln203_fu_1220_p2[0:0] === 1'b1) ? kernel_data_V_1_28 : kernel_data_V_1_32_load_reg_2500);

assign select_ln203_9_fu_1433_p3 = ((icmp_ln203_fu_1220_p2[0:0] === 1'b1) ? kernel_data_V_1_29 : kernel_data_V_1_33_load_reg_2505);

assign select_ln203_fu_1226_p3 = ((icmp_ln203_fu_1220_p2[0:0] === 1'b1) ? kernel_data_V_1_4 : kernel_data_V_1_8_load_reg_2460);

assign select_ln323_fu_2268_p3 = ((icmp_ln289_1_reg_2603[0:0] === 1'b1) ? 32'd2 : add_ln323_fu_2263_p2);

assign select_ln328_fu_2222_p3 = ((icmp_ln289_reg_2593[0:0] === 1'b1) ? 32'd2 : add_ln328_fu_2217_p2);

assign sext_ln1116_10_cast_fu_2004_p1 = $signed(ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845);

assign shl_ln_fu_1212_p3 = {{trunc_ln201_fu_1208_p1}, {2'd0}};

assign start_out = real_start;

assign tmp_11_fu_1994_p4 = {{w5_V_q0[31:16]}};

assign tmp_12_fu_2027_p4 = {{w5_V_q0[47:32]}};

assign tmp_13_fu_2056_p4 = {{w5_V_q0[63:48]}};

assign tmp_14_fu_2085_p4 = {{w5_V_q0[79:64]}};

assign tmp_15_fu_2114_p4 = {{w5_V_q0[95:80]}};

assign tmp_16_fu_2143_p4 = {{w5_V_q0[111:96]}};

assign tmp_17_fu_2172_p4 = {{w5_V_q0[123:112]}};

assign tmp_3_fu_1518_p5 = i_ic2_0_i_i_i_i_0_reg_635[1:0];

assign tmp_5_fu_1584_p5 = i_ic2_0_i_i_i_i_1_reg_646[1:0];

assign tmp_6_fu_1724_p4 = {{pX_2[31:1]}};

assign tmp_7_fu_1638_p5 = i_ic2_0_i_i_i_i_2_reg_657[1:0];

assign tmp_fu_1704_p4 = {{pY_2[31:1]}};

assign trunc_ln201_fu_1208_p1 = i_iw_0_i_i_i_i_reg_624[0:0];

assign trunc_ln246_fu_1062_p1 = i_ic4_0_i_i_i_reg_587[1:0];

assign trunc_ln3_fu_1979_p4 = {{mul_ln1118_fu_2294_p2[25:10]}};

assign trunc_ln56_fu_1967_p1 = w5_V_q0[15:0];

assign trunc_ln708_1_fu_2041_p4 = {{mul_ln1118_11_fu_2308_p2[25:10]}};

assign trunc_ln708_2_fu_2070_p4 = {{mul_ln1118_12_fu_2315_p2[25:10]}};

assign trunc_ln708_3_fu_2099_p4 = {{mul_ln1118_13_fu_2322_p2[25:10]}};

assign trunc_ln708_4_fu_2128_p4 = {{mul_ln1118_14_fu_2329_p2[25:10]}};

assign trunc_ln708_5_fu_2157_p4 = {{mul_ln1118_15_fu_2336_p2[25:10]}};

assign trunc_ln708_6_fu_2186_p4 = {{mul_ln1118_16_fu_2343_p2[25:10]}};

assign trunc_ln708_s_fu_2012_p4 = {{mul_ln1118_10_fu_2301_p2[25:10]}};

assign w5_V_address0 = zext_ln56_fu_1812_p1;

assign w_index_fu_1758_p2 = (ap_phi_mux_w_index132_phi_fu_672_p4 + 6'd1);

assign zext_ln56_fu_1812_p1 = ap_phi_mux_w_index132_phi_fu_672_p4;

endmodule //conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s
