// Seed: 2864924066
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5,
    output logic id_6,
    output id_7,
    output id_8
);
  assign id_8[1] = id_0;
endmodule
