{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1565880279336 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1565880279338 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MAX1000 10M16SAU169C8G " "Selected device 10M16SAU169C8G for design \"MAX1000\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1565880279483 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565880279588 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565880279589 ""}
{ "Critical Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_CRITICAL_WARNINGS" "PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|pll1\" as MAX 10 PLL type, but with critical warnings" { { "Critical Warning" "WCUT_CUT_YGR_PLL_OUTSIDE_LOCK_RANGE" "PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|pll1 26.01 MHz 12.0 MHz " "Input frequency of PLL \"PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|pll1\" must be in the frequency range of 12.0 MHz to 26.01 MHz for locking" {  } { { "db/PLL_altpll2.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/db/PLL_altpll2.v" 43 -1 0 } } { "" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 2086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 15556 "Input frequency of PLL \"%1!s!\" must be in the frequency range of %3!s! to %2!s! for locking" 0 0 "Design Software" 0 -1 1565880279735 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[0\] 25 6 0 0 " "Implementing clock multiplication of 25, clock division of 6, and phase shift of 0 degrees (0 ps) for PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL_altpll2.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/db/PLL_altpll2.v" 43 -1 0 } } { "" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 2086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1565880279735 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[1\] 25 3 0 0 " "Implementing clock multiplication of 25, clock division of 3, and phase shift of 0 degrees (0 ps) for PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/PLL_altpll2.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/db/PLL_altpll2.v" 43 -1 0 } } { "" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 2087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1565880279735 ""}  } { { "db/PLL_altpll2.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/db/PLL_altpll2.v" 43 -1 0 } } { "" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 2086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 15537 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with critical warnings" 0 0 "Fitter" 0 -1 1565880279735 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1565880280051 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1565880280391 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8G " "Device 10M08SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1565880280398 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1565880280398 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1565880280398 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1565880280398 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 15262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1565880280438 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 15264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1565880280438 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 15266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1565880280438 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 15268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1565880280438 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 15270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1565880280438 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 15272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1565880280438 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 15274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1565880280438 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 15276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1565880280438 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1565880280438 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1565880280440 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1565880280440 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1565880280440 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1565880280441 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1565880280452 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1565880280967 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MAX1000.sdc " "Synopsys Design Constraints File file not found: 'MAX1000.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1565880283883 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1565880283885 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1565880283938 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1565880284097 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1565880284100 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1565880284103 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565880285572 ""}  } { { "db/PLL_altpll2.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/db/PLL_altpll2.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 2086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565880285572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565880285572 ""}  } { { "db/PLL_altpll2.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/db/PLL_altpll2.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 2086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565880285572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AC_MOTOR_TRIANGLE:inst2\|LOCK  " "Automatically promoted node AC_MOTOR_TRIANGLE:inst2\|LOCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565880285572 ""}  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_TRIANGLE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_TRIANGLE.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565880285572 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1565880287479 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1565880287497 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1565880287499 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565880287526 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565880287557 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1565880287589 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1565880288472 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "36 Embedded multiplier block " "Packed 36 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1565880288503 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "39 Embedded multiplier output " "Packed 39 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1565880288503 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1565880288503 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565880289345 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1565880289388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1565880292217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565880297078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1565880297195 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1565880346510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:49 " "Fitter placement operations ending: elapsed time is 00:00:49" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565880346511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1565880349785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X25_Y0 X37_Y9 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X25_Y0 to location X37_Y9" {  } { { "loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X25_Y0 to location X37_Y9"} { { 12 { 0 ""} 25 0 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1565880361061 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1565880361061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1565880379065 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1565880379065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:28 " "Fitter routing operations ending: elapsed time is 00:00:28" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565880379071 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 15.67 " "Total time spent on timing analysis during the Fitter is 15.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1565880379938 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565880380123 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565880390439 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565880390446 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565880402160 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:26 " "Fitter post-fit operations ending: elapsed time is 00:00:26" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565880405882 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "19 MAX 10 " "19 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_MISO 3.3-V LVTTL K1 " "Pin SPI_MISO uses I/O standard 3.3-V LVTTL at K1" {  } { { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" { SPI_MISO } } } { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_MISO" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 56 544 720 72 "SPI_MISO" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565880407098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "U28_OUT 3.3-V LVTTL C1 " "Pin U28_OUT uses I/O standard 3.3-V LVTTL at C1" {  } { { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" { U28_OUT } } } { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "U28_OUT" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 688 -904 -736 704 "U28_OUT" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565880407098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USER_BTN 3.3 V Schmitt Trigger E6 " "Pin USER_BTN uses I/O standard 3.3 V Schmitt Trigger at E6" {  } { { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" { USER_BTN } } } { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USER_BTN" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 312 -944 -768 328 "USER_BTN" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565880407098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SYS_CLK_12MHz 3.3 V Schmitt Trigger H6 " "Pin SYS_CLK_12MHz uses I/O standard 3.3 V Schmitt Trigger at H6" {  } { { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" { SYS_CLK_12MHz } } } { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SYS_CLK_12MHz" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 584 80 256 600 "SYS_CLK_12MHz" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565880407098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS4 3.3 V Schmitt Trigger B6 " "Pin BDBUS4 uses I/O standard 3.3 V Schmitt Trigger at B6" {  } { { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" { BDBUS4 } } } { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS4" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { -112 -856 -680 -96 "BDBUS4" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565880407098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS3 3.3 V Schmitt Trigger A6 " "Pin BDBUS3 uses I/O standard 3.3 V Schmitt Trigger at A6" {  } { { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" { BDBUS3 } } } { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS3" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { -72 -856 -680 -56 "BDBUS3" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565880407098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS5 3.3 V Schmitt Trigger A7 " "Pin BDBUS5 uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" { BDBUS5 } } } { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS5" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { -152 -856 -680 -136 "BDBUS5" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565880407098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_CS 3.3 V Schmitt Trigger N3 " "Pin SPI_CS uses I/O standard 3.3 V Schmitt Trigger at N3" {  } { { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" { SPI_CS } } } { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_CS" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { -56 -384 -208 -40 "SPI_CS" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565880407098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS1 3.3 V Schmitt Trigger B4 " "Pin BDBUS1 uses I/O standard 3.3 V Schmitt Trigger at B4" {  } { { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" { BDBUS1 } } } { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS1" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 24 -384 -208 40 "BDBUS1" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565880407098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_MOSI 3.3 V Schmitt Trigger K2 " "Pin SPI_MOSI uses I/O standard 3.3 V Schmitt Trigger at K2" {  } { { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" { SPI_MOSI } } } { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_MOSI" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { -24 -384 -208 -8 "SPI_MOSI" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565880407098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS0 3.3 V Schmitt Trigger A4 " "Pin BDBUS0 uses I/O standard 3.3 V Schmitt Trigger at A4" {  } { { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" { BDBUS0 } } } { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS0" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 8 -384 -208 24 "BDBUS0" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565880407098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_CLK 3.3 V Schmitt Trigger N2 " "Pin SPI_CLK uses I/O standard 3.3 V Schmitt Trigger at N2" {  } { { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" { SPI_CLK } } } { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_CLK" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { -40 -384 -208 -24 "SPI_CLK" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565880407098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_5_SDI 3.3-V LVTTL K12 " "Pin ADC_5_SDI uses I/O standard 3.3-V LVTTL at K12" {  } { { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" { ADC_5_SDI } } } { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_5_SDI" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 840 1136 1304 856 "ADC_5_SDI" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565880407098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_3_SDI 3.3-V LVTTL J13 " "Pin ADC_3_SDI uses I/O standard 3.3-V LVTTL at J13" {  } { { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" { ADC_3_SDI } } } { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_3_SDI" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 504 1136 1304 520 "ADC_3_SDI" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565880407098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "U26_OUT 3.3-V LVTTL C2 " "Pin U26_OUT uses I/O standard 3.3-V LVTTL at C2" {  } { { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" { U26_OUT } } } { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "U26_OUT" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1144 -320 -152 1160 "U26_OUT" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565880407098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_6_SDI 3.3-V LVTTL J10 " "Pin ADC_6_SDI uses I/O standard 3.3-V LVTTL at J10" {  } { { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" { ADC_6_SDI } } } { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_6_SDI" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1008 1136 1304 1024 "ADC_6_SDI" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565880407098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_4_SDI 3.3-V LVTTL K11 " "Pin ADC_4_SDI uses I/O standard 3.3-V LVTTL at K11" {  } { { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" { ADC_4_SDI } } } { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_4_SDI" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 672 1136 1304 688 "ADC_4_SDI" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565880407098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_2_SDI 3.3-V LVTTL J12 " "Pin ADC_2_SDI uses I/O standard 3.3-V LVTTL at J12" {  } { { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" { ADC_2_SDI } } } { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_2_SDI" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 336 1136 1304 352 "ADC_2_SDI" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565880407098 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_1_SDI 3.3-V LVTTL L12 " "Pin ADC_1_SDI uses I/O standard 3.3-V LVTTL at L12" {  } { { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/quartus/quartus/linux64/pin_planner.ppl" { ADC_1_SDI } } } { "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_1_SDI" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 168 1136 1304 184 "ADC_1_SDI" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565880407098 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1565880407098 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mschwarz/fhnw/pro6/pro6_fpga/output_files/MAX1000.fit.smsg " "Generated suppressed messages file /home/mschwarz/fhnw/pro6/pro6_fpga/output_files/MAX1000.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1565880408514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1611 " "Peak virtual memory: 1611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565880411675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 15 16:46:51 2019 " "Processing ended: Thu Aug 15 16:46:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565880411675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:14 " "Elapsed time: 00:02:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565880411675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:13 " "Total CPU time (on all processors): 00:03:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565880411675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1565880411675 ""}
