ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m0plus
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"mSPI_SPI.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.mSPI_SpiPostEnable,"ax",%progbits
  20              		.align	1
  21              		.global	mSPI_SpiPostEnable
  22              		.code	16
  23              		.thumb_func
  24              		.type	mSPI_SpiPostEnable, %function
  25              	mSPI_SpiPostEnable:
  26              	.LFB2:
  27              		.file 1 "Generated_Source\\PSoC4\\mSPI_SPI.c"
   1:Generated_Source\PSoC4/mSPI_SPI.c **** /***************************************************************************//**
   2:Generated_Source\PSoC4/mSPI_SPI.c **** * \file mSPI_SPI.c
   3:Generated_Source\PSoC4/mSPI_SPI.c **** * \version 4.0
   4:Generated_Source\PSoC4/mSPI_SPI.c **** *
   5:Generated_Source\PSoC4/mSPI_SPI.c **** * \brief
   6:Generated_Source\PSoC4/mSPI_SPI.c **** *  This file provides the source code to the API for the SCB Component in
   7:Generated_Source\PSoC4/mSPI_SPI.c **** *  SPI mode.
   8:Generated_Source\PSoC4/mSPI_SPI.c **** *
   9:Generated_Source\PSoC4/mSPI_SPI.c **** * Note:
  10:Generated_Source\PSoC4/mSPI_SPI.c **** *
  11:Generated_Source\PSoC4/mSPI_SPI.c **** *******************************************************************************
  12:Generated_Source\PSoC4/mSPI_SPI.c **** * \copyright
  13:Generated_Source\PSoC4/mSPI_SPI.c **** * Copyright 2013-2017, Cypress Semiconductor Corporation.  All rights reserved.
  14:Generated_Source\PSoC4/mSPI_SPI.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:Generated_Source\PSoC4/mSPI_SPI.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:Generated_Source\PSoC4/mSPI_SPI.c **** * the software package with which this file was provided.
  17:Generated_Source\PSoC4/mSPI_SPI.c **** *******************************************************************************/
  18:Generated_Source\PSoC4/mSPI_SPI.c **** 
  19:Generated_Source\PSoC4/mSPI_SPI.c **** #include "mSPI_PVT.h"
  20:Generated_Source\PSoC4/mSPI_SPI.c **** #include "mSPI_SPI_UART_PVT.h"
  21:Generated_Source\PSoC4/mSPI_SPI.c **** 
  22:Generated_Source\PSoC4/mSPI_SPI.c **** #if(mSPI_SCB_MODE_UNCONFIG_CONST_CFG)
  23:Generated_Source\PSoC4/mSPI_SPI.c **** 
  24:Generated_Source\PSoC4/mSPI_SPI.c ****     /***************************************
  25:Generated_Source\PSoC4/mSPI_SPI.c ****     *  Configuration Structure Initialization
  26:Generated_Source\PSoC4/mSPI_SPI.c ****     ***************************************/
  27:Generated_Source\PSoC4/mSPI_SPI.c **** 
  28:Generated_Source\PSoC4/mSPI_SPI.c ****     const mSPI_SPI_INIT_STRUCT mSPI_configSpi =
  29:Generated_Source\PSoC4/mSPI_SPI.c ****     {
  30:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_MODE,
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 2


  31:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_SUB_MODE,
  32:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_CLOCK_MODE,
  33:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_OVS_FACTOR,
  34:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_MEDIAN_FILTER_ENABLE,
  35:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_LATE_MISO_SAMPLE_ENABLE,
  36:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_WAKE_ENABLE,
  37:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_RX_DATA_BITS_NUM,
  38:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_TX_DATA_BITS_NUM,
  39:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_BITS_ORDER,
  40:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_TRANSFER_SEPARATION,
  41:Generated_Source\PSoC4/mSPI_SPI.c ****         0u,
  42:Generated_Source\PSoC4/mSPI_SPI.c ****         NULL,
  43:Generated_Source\PSoC4/mSPI_SPI.c ****         0u,
  44:Generated_Source\PSoC4/mSPI_SPI.c ****         NULL,
  45:Generated_Source\PSoC4/mSPI_SPI.c ****         (uint32) mSPI_SCB_IRQ_INTERNAL,
  46:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_INTR_RX_MASK,
  47:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_RX_TRIGGER_LEVEL,
  48:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_INTR_TX_MASK,
  49:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_TX_TRIGGER_LEVEL,
  50:Generated_Source\PSoC4/mSPI_SPI.c ****         (uint8) mSPI_SPI_BYTE_MODE_ENABLE,
  51:Generated_Source\PSoC4/mSPI_SPI.c ****         (uint8) mSPI_SPI_FREE_RUN_SCLK_ENABLE,
  52:Generated_Source\PSoC4/mSPI_SPI.c ****         (uint8) mSPI_SPI_SS_POLARITY
  53:Generated_Source\PSoC4/mSPI_SPI.c ****     };
  54:Generated_Source\PSoC4/mSPI_SPI.c **** 
  55:Generated_Source\PSoC4/mSPI_SPI.c **** 
  56:Generated_Source\PSoC4/mSPI_SPI.c ****     /*******************************************************************************
  57:Generated_Source\PSoC4/mSPI_SPI.c ****     * Function Name: mSPI_SpiInit
  58:Generated_Source\PSoC4/mSPI_SPI.c ****     ****************************************************************************//**
  59:Generated_Source\PSoC4/mSPI_SPI.c ****     *
  60:Generated_Source\PSoC4/mSPI_SPI.c ****     *  Configures the mSPI for SPI operation.
  61:Generated_Source\PSoC4/mSPI_SPI.c ****     *
  62:Generated_Source\PSoC4/mSPI_SPI.c ****     *  This function is intended specifically to be used when the mSPI 
  63:Generated_Source\PSoC4/mSPI_SPI.c ****     *  configuration is set to “Unconfigured mSPI” in the customizer. 
  64:Generated_Source\PSoC4/mSPI_SPI.c ****     *  After initializing the mSPI in SPI mode using this function, 
  65:Generated_Source\PSoC4/mSPI_SPI.c ****     *  the component can be enabled using the mSPI_Start() or 
  66:Generated_Source\PSoC4/mSPI_SPI.c ****     * mSPI_Enable() function.
  67:Generated_Source\PSoC4/mSPI_SPI.c ****     *  This function uses a pointer to a structure that provides the configuration 
  68:Generated_Source\PSoC4/mSPI_SPI.c ****     *  settings. This structure contains the same information that would otherwise 
  69:Generated_Source\PSoC4/mSPI_SPI.c ****     *  be provided by the customizer settings.
  70:Generated_Source\PSoC4/mSPI_SPI.c ****     *
  71:Generated_Source\PSoC4/mSPI_SPI.c ****     *  \param config: pointer to a structure that contains the following list of 
  72:Generated_Source\PSoC4/mSPI_SPI.c ****     *   fields. These fields match the selections available in the customizer. 
  73:Generated_Source\PSoC4/mSPI_SPI.c ****     *   Refer to the customizer for further description of the settings.
  74:Generated_Source\PSoC4/mSPI_SPI.c ****     *
  75:Generated_Source\PSoC4/mSPI_SPI.c ****     *******************************************************************************/
  76:Generated_Source\PSoC4/mSPI_SPI.c ****     void mSPI_SpiInit(const mSPI_SPI_INIT_STRUCT *config)
  77:Generated_Source\PSoC4/mSPI_SPI.c ****     {
  78:Generated_Source\PSoC4/mSPI_SPI.c ****         if(NULL == config)
  79:Generated_Source\PSoC4/mSPI_SPI.c ****         {
  80:Generated_Source\PSoC4/mSPI_SPI.c ****             CYASSERT(0u != 0u); /* Halt execution due to bad function parameter */
  81:Generated_Source\PSoC4/mSPI_SPI.c ****         }
  82:Generated_Source\PSoC4/mSPI_SPI.c ****         else
  83:Generated_Source\PSoC4/mSPI_SPI.c ****         {
  84:Generated_Source\PSoC4/mSPI_SPI.c ****             /* Configure pins */
  85:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_SetPins(mSPI_SCB_MODE_SPI, config->mode, mSPI_DUMMY_PARAM);
  86:Generated_Source\PSoC4/mSPI_SPI.c **** 
  87:Generated_Source\PSoC4/mSPI_SPI.c ****             /* Store internal configuration */
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 3


  88:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_scbMode       = (uint8) mSPI_SCB_MODE_SPI;
  89:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_scbEnableWake = (uint8) config->enableWake;
  90:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_scbEnableIntr = (uint8) config->enableInterrupt;
  91:Generated_Source\PSoC4/mSPI_SPI.c **** 
  92:Generated_Source\PSoC4/mSPI_SPI.c ****             /* Set RX direction internal variables */
  93:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_rxBuffer      =         config->rxBuffer;
  94:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_rxDataBits    = (uint8) config->rxDataBits;
  95:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_rxBufferSize  =         config->rxBufferSize;
  96:Generated_Source\PSoC4/mSPI_SPI.c **** 
  97:Generated_Source\PSoC4/mSPI_SPI.c ****             /* Set TX direction internal variables */
  98:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_txBuffer      =         config->txBuffer;
  99:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_txDataBits    = (uint8) config->txDataBits;
 100:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_txBufferSize  =         config->txBufferSize;
 101:Generated_Source\PSoC4/mSPI_SPI.c **** 
 102:Generated_Source\PSoC4/mSPI_SPI.c ****             /* Configure SPI interface */
 103:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_CTRL_REG     = mSPI_GET_CTRL_OVS(config->oversample)           |
 104:Generated_Source\PSoC4/mSPI_SPI.c ****                                             mSPI_GET_CTRL_BYTE_MODE(config->enableByteMode) |
 105:Generated_Source\PSoC4/mSPI_SPI.c ****                                             mSPI_GET_CTRL_EC_AM_MODE(config->enableWake)    |
 106:Generated_Source\PSoC4/mSPI_SPI.c ****                                             mSPI_CTRL_SPI;
 107:Generated_Source\PSoC4/mSPI_SPI.c **** 
 108:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_SPI_CTRL_REG = mSPI_GET_SPI_CTRL_CONTINUOUS    (config->transferSeperation)  |
 109:Generated_Source\PSoC4/mSPI_SPI.c ****                                             mSPI_GET_SPI_CTRL_SELECT_PRECEDE(config->submode &
 110:Generated_Source\PSoC4/mSPI_SPI.c ****                                                                           mSPI_SPI_MODE_TI_PRECEDES
 111:Generated_Source\PSoC4/mSPI_SPI.c ****                                             mSPI_GET_SPI_CTRL_SCLK_MODE     (config->sclkMode)     
 112:Generated_Source\PSoC4/mSPI_SPI.c ****                                             mSPI_GET_SPI_CTRL_LATE_MISO_SAMPLE(config->enableLateSa
 113:Generated_Source\PSoC4/mSPI_SPI.c ****                                             mSPI_GET_SPI_CTRL_SCLK_CONTINUOUS(config->enableFreeRun
 114:Generated_Source\PSoC4/mSPI_SPI.c ****                                             mSPI_GET_SPI_CTRL_SSEL_POLARITY (config->polaritySs)   
 115:Generated_Source\PSoC4/mSPI_SPI.c ****                                             mSPI_GET_SPI_CTRL_SUB_MODE      (config->submode)      
 116:Generated_Source\PSoC4/mSPI_SPI.c ****                                             mSPI_GET_SPI_CTRL_MASTER_MODE   (config->mode);
 117:Generated_Source\PSoC4/mSPI_SPI.c **** 
 118:Generated_Source\PSoC4/mSPI_SPI.c ****             /* Configure RX direction */
 119:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_RX_CTRL_REG     =  mSPI_GET_RX_CTRL_DATA_WIDTH(config->rxDataBits)         |
 120:Generated_Source\PSoC4/mSPI_SPI.c ****                                                 mSPI_GET_RX_CTRL_BIT_ORDER (config->bitOrder)      
 121:Generated_Source\PSoC4/mSPI_SPI.c ****                                                 mSPI_GET_RX_CTRL_MEDIAN    (config->enableMedianFil
 122:Generated_Source\PSoC4/mSPI_SPI.c ****                                                 mSPI_SPI_RX_CTRL;
 123:Generated_Source\PSoC4/mSPI_SPI.c **** 
 124:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_RX_FIFO_CTRL_REG = mSPI_GET_RX_FIFO_CTRL_TRIGGER_LEVEL(config->rxTriggerLevel);
 125:Generated_Source\PSoC4/mSPI_SPI.c **** 
 126:Generated_Source\PSoC4/mSPI_SPI.c ****             /* Configure TX direction */
 127:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_TX_CTRL_REG      = mSPI_GET_TX_CTRL_DATA_WIDTH(config->txDataBits) |
 128:Generated_Source\PSoC4/mSPI_SPI.c ****                                                 mSPI_GET_TX_CTRL_BIT_ORDER (config->bitOrder)   |
 129:Generated_Source\PSoC4/mSPI_SPI.c ****                                                 mSPI_SPI_TX_CTRL;
 130:Generated_Source\PSoC4/mSPI_SPI.c **** 
 131:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_TX_FIFO_CTRL_REG = mSPI_GET_TX_FIFO_CTRL_TRIGGER_LEVEL(config->txTriggerLevel);
 132:Generated_Source\PSoC4/mSPI_SPI.c **** 
 133:Generated_Source\PSoC4/mSPI_SPI.c ****             /* Configure interrupt with SPI handler but do not enable it */
 134:Generated_Source\PSoC4/mSPI_SPI.c ****             CyIntDisable    (mSPI_ISR_NUMBER);
 135:Generated_Source\PSoC4/mSPI_SPI.c ****             CyIntSetPriority(mSPI_ISR_NUMBER, mSPI_ISR_PRIORITY);
 136:Generated_Source\PSoC4/mSPI_SPI.c ****             (void) CyIntSetVector(mSPI_ISR_NUMBER, &mSPI_SPI_UART_ISR);
 137:Generated_Source\PSoC4/mSPI_SPI.c **** 
 138:Generated_Source\PSoC4/mSPI_SPI.c ****             /* Configure interrupt sources */
 139:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_INTR_I2C_EC_MASK_REG = mSPI_NO_INTR_SOURCES;
 140:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_INTR_SPI_EC_MASK_REG = mSPI_NO_INTR_SOURCES;
 141:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_INTR_SLAVE_MASK_REG  = mSPI_GET_SPI_INTR_SLAVE_MASK(config->rxInterruptMask);
 142:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_INTR_MASTER_MASK_REG = mSPI_GET_SPI_INTR_MASTER_MASK(config->txInterruptMask);
 143:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_INTR_RX_MASK_REG     = mSPI_GET_SPI_INTR_RX_MASK(config->rxInterruptMask);
 144:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_INTR_TX_MASK_REG     = mSPI_GET_SPI_INTR_TX_MASK(config->txInterruptMask);
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 4


 145:Generated_Source\PSoC4/mSPI_SPI.c ****             
 146:Generated_Source\PSoC4/mSPI_SPI.c ****             /* Configure TX interrupt sources to restore. */
 147:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_IntrTxMask = LO16(mSPI_INTR_TX_MASK_REG);
 148:Generated_Source\PSoC4/mSPI_SPI.c **** 
 149:Generated_Source\PSoC4/mSPI_SPI.c ****             /* Set active SS0 */
 150:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_SpiSetActiveSlaveSelect(mSPI_SPI_SLAVE_SELECT0);
 151:Generated_Source\PSoC4/mSPI_SPI.c **** 
 152:Generated_Source\PSoC4/mSPI_SPI.c ****             /* Clear RX buffer indexes */
 153:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_rxBufferHead     = 0u;
 154:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_rxBufferTail     = 0u;
 155:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_rxBufferOverflow = 0u;
 156:Generated_Source\PSoC4/mSPI_SPI.c **** 
 157:Generated_Source\PSoC4/mSPI_SPI.c ****             /* Clear TX buffer indexes */
 158:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_txBufferHead = 0u;
 159:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_txBufferTail = 0u;
 160:Generated_Source\PSoC4/mSPI_SPI.c ****         }
 161:Generated_Source\PSoC4/mSPI_SPI.c ****     }
 162:Generated_Source\PSoC4/mSPI_SPI.c **** 
 163:Generated_Source\PSoC4/mSPI_SPI.c **** #else
 164:Generated_Source\PSoC4/mSPI_SPI.c **** 
 165:Generated_Source\PSoC4/mSPI_SPI.c ****     /*******************************************************************************
 166:Generated_Source\PSoC4/mSPI_SPI.c ****     * Function Name: mSPI_SpiInit
 167:Generated_Source\PSoC4/mSPI_SPI.c ****     ****************************************************************************//**
 168:Generated_Source\PSoC4/mSPI_SPI.c ****     *
 169:Generated_Source\PSoC4/mSPI_SPI.c ****     *  Configures the SCB for the SPI operation.
 170:Generated_Source\PSoC4/mSPI_SPI.c ****     *
 171:Generated_Source\PSoC4/mSPI_SPI.c ****     *******************************************************************************/
 172:Generated_Source\PSoC4/mSPI_SPI.c ****     void mSPI_SpiInit(void)
 173:Generated_Source\PSoC4/mSPI_SPI.c ****     {
 174:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Configure SPI interface */
 175:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_CTRL_REG     = mSPI_SPI_DEFAULT_CTRL;
 176:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_CTRL_REG = mSPI_SPI_DEFAULT_SPI_CTRL;
 177:Generated_Source\PSoC4/mSPI_SPI.c **** 
 178:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Configure TX and RX direction */
 179:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_RX_CTRL_REG      = mSPI_SPI_DEFAULT_RX_CTRL;
 180:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_RX_FIFO_CTRL_REG = mSPI_SPI_DEFAULT_RX_FIFO_CTRL;
 181:Generated_Source\PSoC4/mSPI_SPI.c **** 
 182:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Configure TX and RX direction */
 183:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_TX_CTRL_REG      = mSPI_SPI_DEFAULT_TX_CTRL;
 184:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_TX_FIFO_CTRL_REG = mSPI_SPI_DEFAULT_TX_FIFO_CTRL;
 185:Generated_Source\PSoC4/mSPI_SPI.c **** 
 186:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Configure interrupt with SPI handler but do not enable it */
 187:Generated_Source\PSoC4/mSPI_SPI.c ****     #if(mSPI_SCB_IRQ_INTERNAL)
 188:Generated_Source\PSoC4/mSPI_SPI.c ****             CyIntDisable    (mSPI_ISR_NUMBER);
 189:Generated_Source\PSoC4/mSPI_SPI.c ****             CyIntSetPriority(mSPI_ISR_NUMBER, mSPI_ISR_PRIORITY);
 190:Generated_Source\PSoC4/mSPI_SPI.c ****             (void) CyIntSetVector(mSPI_ISR_NUMBER, &mSPI_SPI_UART_ISR);
 191:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SCB_IRQ_INTERNAL) */
 192:Generated_Source\PSoC4/mSPI_SPI.c **** 
 193:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Configure interrupt sources */
 194:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_INTR_I2C_EC_MASK_REG = mSPI_SPI_DEFAULT_INTR_I2C_EC_MASK;
 195:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_INTR_SPI_EC_MASK_REG = mSPI_SPI_DEFAULT_INTR_SPI_EC_MASK;
 196:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_INTR_SLAVE_MASK_REG  = mSPI_SPI_DEFAULT_INTR_SLAVE_MASK;
 197:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_INTR_MASTER_MASK_REG = mSPI_SPI_DEFAULT_INTR_MASTER_MASK;
 198:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_INTR_RX_MASK_REG     = mSPI_SPI_DEFAULT_INTR_RX_MASK;
 199:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_INTR_TX_MASK_REG     = mSPI_SPI_DEFAULT_INTR_TX_MASK;
 200:Generated_Source\PSoC4/mSPI_SPI.c **** 
 201:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Configure TX interrupt sources to restore. */
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 5


 202:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_IntrTxMask = LO16(mSPI_INTR_TX_MASK_REG);
 203:Generated_Source\PSoC4/mSPI_SPI.c ****             
 204:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set active SS0 for master */
 205:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_SPI_MASTER_CONST)
 206:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SpiSetActiveSlaveSelect(mSPI_SPI_SLAVE_SELECT0);
 207:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SPI_MASTER_CONST) */
 208:Generated_Source\PSoC4/mSPI_SPI.c **** 
 209:Generated_Source\PSoC4/mSPI_SPI.c ****     #if(mSPI_INTERNAL_RX_SW_BUFFER_CONST)
 210:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_rxBufferHead     = 0u;
 211:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_rxBufferTail     = 0u;
 212:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_rxBufferOverflow = 0u;
 213:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_INTERNAL_RX_SW_BUFFER_CONST) */
 214:Generated_Source\PSoC4/mSPI_SPI.c **** 
 215:Generated_Source\PSoC4/mSPI_SPI.c ****     #if(mSPI_INTERNAL_TX_SW_BUFFER_CONST)
 216:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_txBufferHead = 0u;
 217:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_txBufferTail = 0u;
 218:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_INTERNAL_TX_SW_BUFFER_CONST) */
 219:Generated_Source\PSoC4/mSPI_SPI.c ****     }
 220:Generated_Source\PSoC4/mSPI_SPI.c **** #endif /* (mSPI_SCB_MODE_UNCONFIG_CONST_CFG) */
 221:Generated_Source\PSoC4/mSPI_SPI.c **** 
 222:Generated_Source\PSoC4/mSPI_SPI.c **** 
 223:Generated_Source\PSoC4/mSPI_SPI.c **** /*******************************************************************************
 224:Generated_Source\PSoC4/mSPI_SPI.c **** * Function Name: mSPI_SpiPostEnable
 225:Generated_Source\PSoC4/mSPI_SPI.c **** ****************************************************************************//**
 226:Generated_Source\PSoC4/mSPI_SPI.c **** *
 227:Generated_Source\PSoC4/mSPI_SPI.c **** *  Restores HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) 
 228:Generated_Source\PSoC4/mSPI_SPI.c **** *  to be controlled by the SCB SPI.
 229:Generated_Source\PSoC4/mSPI_SPI.c **** *
 230:Generated_Source\PSoC4/mSPI_SPI.c **** *******************************************************************************/
 231:Generated_Source\PSoC4/mSPI_SPI.c **** void mSPI_SpiPostEnable(void)
 232:Generated_Source\PSoC4/mSPI_SPI.c **** {
  28              		.loc 1 232 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 233:Generated_Source\PSoC4/mSPI_SPI.c **** #if(mSPI_SCB_MODE_UNCONFIG_CONST_CFG)
 234:Generated_Source\PSoC4/mSPI_SPI.c **** 
 235:Generated_Source\PSoC4/mSPI_SPI.c ****     if (mSPI_CHECK_SPI_MASTER)
 236:Generated_Source\PSoC4/mSPI_SPI.c ****     {
 237:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_CTS_SCLK_PIN)
 238:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 239:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_CTS_SCLK_HSIOM_REG, mSPI_CTS_SCLK_HSIOM_MASK,
 240:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_CTS_SCLK_HSIOM_POS, mSPI_CTS_SCLK_HSIOM_SEL_SPI);
 241:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_CTS_SCLK_PIN) */
 242:Generated_Source\PSoC4/mSPI_SPI.c **** 
 243:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_RTS_SS0_PIN)
 244:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 245:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_RTS_SS0_HSIOM_REG, mSPI_RTS_SS0_HSIOM_MASK,
 246:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_RTS_SS0_HSIOM_POS, mSPI_RTS_SS0_HSIOM_SEL_SPI);
 247:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_RTS_SS0_PIN) */
 248:Generated_Source\PSoC4/mSPI_SPI.c **** 
 249:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_SS1_PIN)
 250:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 251:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_SS1_HSIOM_REG, mSPI_SS1_HSIOM_MASK,
 252:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_SS1_HSIOM_POS, mSPI_SS1_HSIOM_SEL_SPI);
 253:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SS1_PIN) */
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 6


 254:Generated_Source\PSoC4/mSPI_SPI.c **** 
 255:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_SS2_PIN)
 256:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 257:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_SS2_HSIOM_REG, mSPI_SS2_HSIOM_MASK,
 258:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_SS2_HSIOM_POS, mSPI_SS2_HSIOM_SEL_SPI);
 259:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SS2_PIN) */
 260:Generated_Source\PSoC4/mSPI_SPI.c **** 
 261:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_SS3_PIN)
 262:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 263:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_SS3_HSIOM_REG, mSPI_SS3_HSIOM_MASK,
 264:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_SS3_HSIOM_POS, mSPI_SS3_HSIOM_SEL_SPI);
 265:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SS3_PIN) */
 266:Generated_Source\PSoC4/mSPI_SPI.c ****     }
 267:Generated_Source\PSoC4/mSPI_SPI.c **** 
 268:Generated_Source\PSoC4/mSPI_SPI.c **** #else
 269:Generated_Source\PSoC4/mSPI_SPI.c **** 
 270:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_SPI_MASTER_SCLK_PIN)
 271:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 272:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_SCLK_M_HSIOM_REG, mSPI_SCLK_M_HSIOM_MASK,
  33              		.loc 1 272 0
  34 0000 F021     		movs	r1, #240
  35 0002 074B     		ldr	r3, .L2
  36 0004 0901     		lsls	r1, r1, #4
  37 0006 1A68     		ldr	r2, [r3]
 273:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_SCLK_M_HSIOM_POS, mSPI_SCLK_M_HSIOM_SEL_SPI);
 274:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_MISO_SDA_TX_PIN_PIN) */
 275:Generated_Source\PSoC4/mSPI_SPI.c **** 
 276:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_SPI_MASTER_SS0_PIN)
 277:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 278:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_SS0_M_HSIOM_REG, mSPI_SS0_M_HSIOM_MASK,
 279:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_SS0_M_HSIOM_POS, mSPI_SS0_M_HSIOM_SEL_SPI);
 280:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SPI_MASTER_SS0_PIN) */
 281:Generated_Source\PSoC4/mSPI_SPI.c **** 
 282:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_SPI_MASTER_SS1_PIN)
 283:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 284:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_SS1_M_HSIOM_REG, mSPI_SS1_M_HSIOM_MASK,
 285:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_SS1_M_HSIOM_POS, mSPI_SS1_M_HSIOM_SEL_SPI);
 286:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SPI_MASTER_SS1_PIN) */
 287:Generated_Source\PSoC4/mSPI_SPI.c **** 
 288:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_SPI_MASTER_SS2_PIN)
 289:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 290:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_SS2_M_HSIOM_REG, mSPI_SS2_M_HSIOM_MASK,
 291:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_SS2_M_HSIOM_POS, mSPI_SS2_M_HSIOM_SEL_SPI);
 292:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SPI_MASTER_SS2_PIN) */
 293:Generated_Source\PSoC4/mSPI_SPI.c **** 
 294:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_SPI_MASTER_SS3_PIN)
 295:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 296:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_SS3_M_HSIOM_REG, mSPI_SS3_M_HSIOM_MASK,
 297:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_SS3_M_HSIOM_POS, mSPI_SS3_M_HSIOM_SEL_SPI);
 298:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SPI_MASTER_SS3_PIN) */
 299:Generated_Source\PSoC4/mSPI_SPI.c **** 
 300:Generated_Source\PSoC4/mSPI_SPI.c **** #endif /* (mSPI_SCB_MODE_UNCONFIG_CONST_CFG) */
 301:Generated_Source\PSoC4/mSPI_SPI.c **** 
 302:Generated_Source\PSoC4/mSPI_SPI.c ****     /* Restore TX interrupt sources. */
 303:Generated_Source\PSoC4/mSPI_SPI.c ****     mSPI_SetTxInterruptMode(mSPI_IntrTxMask);
 304:Generated_Source\PSoC4/mSPI_SPI.c **** }
  38              		.loc 1 304 0
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 7


  39              		@ sp needed
 272:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_SCLK_M_HSIOM_POS, mSPI_SCLK_M_HSIOM_SEL_SPI);
  40              		.loc 1 272 0
  41 0008 0A43     		orrs	r2, r1
 278:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_SS0_M_HSIOM_POS, mSPI_SS0_M_HSIOM_SEL_SPI);
  42              		.loc 1 278 0
  43 000a F021     		movs	r1, #240
 272:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_SCLK_M_HSIOM_POS, mSPI_SCLK_M_HSIOM_SEL_SPI);
  44              		.loc 1 272 0
  45 000c 1A60     		str	r2, [r3]
 278:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_SS0_M_HSIOM_POS, mSPI_SS0_M_HSIOM_SEL_SPI);
  46              		.loc 1 278 0
  47 000e 1A68     		ldr	r2, [r3]
  48 0010 0902     		lsls	r1, r1, #8
  49 0012 0A43     		orrs	r2, r1
  50 0014 1A60     		str	r2, [r3]
 303:Generated_Source\PSoC4/mSPI_SPI.c **** }
  51              		.loc 1 303 0
  52 0016 034B     		ldr	r3, .L2+4
  53 0018 1A88     		ldrh	r2, [r3]
  54 001a 034B     		ldr	r3, .L2+8
  55 001c 1A60     		str	r2, [r3]
  56              		.loc 1 304 0
  57 001e 7047     		bx	lr
  58              	.L3:
  59              		.align	2
  60              	.L2:
  61 0020 00020240 		.word	1073873408
  62 0024 00000000 		.word	mSPI_IntrTxMask
  63 0028 880F0940 		.word	1074335624
  64              		.cfi_endproc
  65              	.LFE2:
  66              		.size	mSPI_SpiPostEnable, .-mSPI_SpiPostEnable
  67              		.section	.text.mSPI_SpiStop,"ax",%progbits
  68              		.align	1
  69              		.global	mSPI_SpiStop
  70              		.code	16
  71              		.thumb_func
  72              		.type	mSPI_SpiStop, %function
  73              	mSPI_SpiStop:
  74              	.LFB3:
 305:Generated_Source\PSoC4/mSPI_SPI.c **** 
 306:Generated_Source\PSoC4/mSPI_SPI.c **** 
 307:Generated_Source\PSoC4/mSPI_SPI.c **** /*******************************************************************************
 308:Generated_Source\PSoC4/mSPI_SPI.c **** * Function Name: mSPI_SpiStop
 309:Generated_Source\PSoC4/mSPI_SPI.c **** ****************************************************************************//**
 310:Generated_Source\PSoC4/mSPI_SPI.c **** *
 311:Generated_Source\PSoC4/mSPI_SPI.c **** *  Changes the HSIOM settings for the SPI master output pins 
 312:Generated_Source\PSoC4/mSPI_SPI.c **** *  (SCLK and/or SS0-SS3) to keep them inactive after the block is disabled. 
 313:Generated_Source\PSoC4/mSPI_SPI.c **** *  The output pins are controlled by the GPIO data register.
 314:Generated_Source\PSoC4/mSPI_SPI.c **** *
 315:Generated_Source\PSoC4/mSPI_SPI.c **** *******************************************************************************/
 316:Generated_Source\PSoC4/mSPI_SPI.c **** void mSPI_SpiStop(void)
 317:Generated_Source\PSoC4/mSPI_SPI.c **** {
  75              		.loc 1 317 0
  76              		.cfi_startproc
  77              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 8


  78              		@ frame_needed = 0, uses_anonymous_args = 0
  79 0000 70B5     		push	{r4, r5, r6, lr}
  80              		.cfi_def_cfa_offset 16
  81              		.cfi_offset 4, -16
  82              		.cfi_offset 5, -12
  83              		.cfi_offset 6, -8
  84              		.cfi_offset 14, -4
 318:Generated_Source\PSoC4/mSPI_SPI.c **** #if(mSPI_SCB_MODE_UNCONFIG_CONST_CFG)
 319:Generated_Source\PSoC4/mSPI_SPI.c **** 
 320:Generated_Source\PSoC4/mSPI_SPI.c ****     if (mSPI_CHECK_SPI_MASTER)
 321:Generated_Source\PSoC4/mSPI_SPI.c ****     {
 322:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_CTS_SCLK_PIN)
 323:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set output pin state after block is disabled */
 324:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_uart_cts_spi_sclk_Write(mSPI_GET_SPI_SCLK_INACTIVE);
 325:Generated_Source\PSoC4/mSPI_SPI.c **** 
 326:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set GPIO to drive output pin */
 327:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_CTS_SCLK_HSIOM_REG, mSPI_CTS_SCLK_HSIOM_MASK,
 328:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_CTS_SCLK_HSIOM_POS, mSPI_CTS_SCLK_HSIOM_SEL_GPIO);
 329:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_uart_cts_spi_sclk_PIN) */
 330:Generated_Source\PSoC4/mSPI_SPI.c **** 
 331:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_RTS_SS0_PIN)
 332:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set output pin state after block is disabled */
 333:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_uart_rts_spi_ss0_Write(mSPI_GET_SPI_SS0_INACTIVE);
 334:Generated_Source\PSoC4/mSPI_SPI.c **** 
 335:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set GPIO to drive output pin */
 336:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_RTS_SS0_HSIOM_REG, mSPI_RTS_SS0_HSIOM_MASK,
 337:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_RTS_SS0_HSIOM_POS, mSPI_RTS_SS0_HSIOM_SEL_GPIO);
 338:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_uart_rts_spi_ss0_PIN) */
 339:Generated_Source\PSoC4/mSPI_SPI.c **** 
 340:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_SS1_PIN)
 341:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set output pin state after block is disabled */
 342:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_spi_ss1_Write(mSPI_GET_SPI_SS1_INACTIVE);
 343:Generated_Source\PSoC4/mSPI_SPI.c **** 
 344:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set GPIO to drive output pin */
 345:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_SS1_HSIOM_REG, mSPI_SS1_HSIOM_MASK,
 346:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_SS1_HSIOM_POS, mSPI_SS1_HSIOM_SEL_GPIO);
 347:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SS1_PIN) */
 348:Generated_Source\PSoC4/mSPI_SPI.c **** 
 349:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_SS2_PIN)
 350:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set output pin state after block is disabled */
 351:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_spi_ss2_Write(mSPI_GET_SPI_SS2_INACTIVE);
 352:Generated_Source\PSoC4/mSPI_SPI.c **** 
 353:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set GPIO to drive output pin */
 354:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_SS2_HSIOM_REG, mSPI_SS2_HSIOM_MASK,
 355:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_SS2_HSIOM_POS, mSPI_SS2_HSIOM_SEL_GPIO);
 356:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SS2_PIN) */
 357:Generated_Source\PSoC4/mSPI_SPI.c **** 
 358:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_SS3_PIN)
 359:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set output pin state after block is disabled */
 360:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_spi_ss3_Write(mSPI_GET_SPI_SS3_INACTIVE);
 361:Generated_Source\PSoC4/mSPI_SPI.c **** 
 362:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Set GPIO to drive output pin */
 363:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SET_HSIOM_SEL(mSPI_SS3_HSIOM_REG, mSPI_SS3_HSIOM_MASK,
 364:Generated_Source\PSoC4/mSPI_SPI.c ****                                        mSPI_SS3_HSIOM_POS, mSPI_SS3_HSIOM_SEL_GPIO);
 365:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SS3_PIN) */
 366:Generated_Source\PSoC4/mSPI_SPI.c ****     
 367:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Store TX interrupt sources (exclude level triggered) for master. */
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 9


 368:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_IntrTxMask = LO16(mSPI_GetTxInterruptMode() & mSPI_INTR_SPIM_TX_RESTORE);
 369:Generated_Source\PSoC4/mSPI_SPI.c ****     }
 370:Generated_Source\PSoC4/mSPI_SPI.c ****     else
 371:Generated_Source\PSoC4/mSPI_SPI.c ****     {
 372:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Store TX interrupt sources (exclude level triggered) for slave. */
 373:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_IntrTxMask = LO16(mSPI_GetTxInterruptMode() & mSPI_INTR_SPIS_TX_RESTORE);
 374:Generated_Source\PSoC4/mSPI_SPI.c ****     }
 375:Generated_Source\PSoC4/mSPI_SPI.c **** 
 376:Generated_Source\PSoC4/mSPI_SPI.c **** #else
 377:Generated_Source\PSoC4/mSPI_SPI.c **** 
 378:Generated_Source\PSoC4/mSPI_SPI.c **** #if (mSPI_SPI_MASTER_SCLK_PIN)
 379:Generated_Source\PSoC4/mSPI_SPI.c ****     /* Set output pin state after block is disabled */
 380:Generated_Source\PSoC4/mSPI_SPI.c ****     mSPI_sclk_m_Write(mSPI_GET_SPI_SCLK_INACTIVE);
  85              		.loc 1 380 0
  86 0002 0125     		movs	r5, #1
  87 0004 0D4C     		ldr	r4, .L5
 381:Generated_Source\PSoC4/mSPI_SPI.c **** 
 382:Generated_Source\PSoC4/mSPI_SPI.c ****     /* Set GPIO to drive output pin */
 383:Generated_Source\PSoC4/mSPI_SPI.c ****     mSPI_SET_HSIOM_SEL(mSPI_SCLK_M_HSIOM_REG, mSPI_SCLK_M_HSIOM_MASK,
  88              		.loc 1 383 0
  89 0006 0E4E     		ldr	r6, .L5+4
 380:Generated_Source\PSoC4/mSPI_SPI.c **** 
  90              		.loc 1 380 0
  91 0008 2068     		ldr	r0, [r4]
 384:Generated_Source\PSoC4/mSPI_SPI.c ****                                    mSPI_SCLK_M_HSIOM_POS, mSPI_SCLK_M_HSIOM_SEL_GPIO);
 385:Generated_Source\PSoC4/mSPI_SPI.c **** #endif /* (mSPI_MISO_SDA_TX_PIN_PIN) */
 386:Generated_Source\PSoC4/mSPI_SPI.c **** 
 387:Generated_Source\PSoC4/mSPI_SPI.c **** #if (mSPI_SPI_MASTER_SS0_PIN)
 388:Generated_Source\PSoC4/mSPI_SPI.c ****     /* Set output pin state after block is disabled */
 389:Generated_Source\PSoC4/mSPI_SPI.c ****     mSPI_ss0_m_Write(mSPI_GET_SPI_SS0_INACTIVE);
 390:Generated_Source\PSoC4/mSPI_SPI.c **** 
 391:Generated_Source\PSoC4/mSPI_SPI.c ****     /* Set GPIO to drive output pin */
 392:Generated_Source\PSoC4/mSPI_SPI.c ****     mSPI_SET_HSIOM_SEL(mSPI_SS0_M_HSIOM_REG, mSPI_SS0_M_HSIOM_MASK,
 393:Generated_Source\PSoC4/mSPI_SPI.c ****                                    mSPI_SS0_M_HSIOM_POS, mSPI_SS0_M_HSIOM_SEL_GPIO);
 394:Generated_Source\PSoC4/mSPI_SPI.c **** #endif /* (mSPI_SPI_MASTER_SS0_PIN) */
 395:Generated_Source\PSoC4/mSPI_SPI.c **** 
 396:Generated_Source\PSoC4/mSPI_SPI.c **** #if (mSPI_SPI_MASTER_SS1_PIN)
 397:Generated_Source\PSoC4/mSPI_SPI.c ****     /* Set output pin state after block is disabled */
 398:Generated_Source\PSoC4/mSPI_SPI.c ****     mSPI_ss1_m_Write(mSPI_GET_SPI_SS1_INACTIVE);
 399:Generated_Source\PSoC4/mSPI_SPI.c **** 
 400:Generated_Source\PSoC4/mSPI_SPI.c ****     /* Set GPIO to drive output pin */
 401:Generated_Source\PSoC4/mSPI_SPI.c ****     mSPI_SET_HSIOM_SEL(mSPI_SS1_M_HSIOM_REG, mSPI_SS1_M_HSIOM_MASK,
 402:Generated_Source\PSoC4/mSPI_SPI.c ****                                    mSPI_SS1_M_HSIOM_POS, mSPI_SS1_M_HSIOM_SEL_GPIO);
 403:Generated_Source\PSoC4/mSPI_SPI.c **** #endif /* (mSPI_SPI_MASTER_SS1_PIN) */
 404:Generated_Source\PSoC4/mSPI_SPI.c **** 
 405:Generated_Source\PSoC4/mSPI_SPI.c **** #if (mSPI_SPI_MASTER_SS2_PIN)
 406:Generated_Source\PSoC4/mSPI_SPI.c ****     /* Set output pin state after block is disabled */
 407:Generated_Source\PSoC4/mSPI_SPI.c ****     mSPI_ss2_m_Write(mSPI_GET_SPI_SS2_INACTIVE);
 408:Generated_Source\PSoC4/mSPI_SPI.c **** 
 409:Generated_Source\PSoC4/mSPI_SPI.c ****     /* Set GPIO to drive output pin */
 410:Generated_Source\PSoC4/mSPI_SPI.c ****     mSPI_SET_HSIOM_SEL(mSPI_SS2_M_HSIOM_REG, mSPI_SS2_M_HSIOM_MASK,
 411:Generated_Source\PSoC4/mSPI_SPI.c ****                                    mSPI_SS2_M_HSIOM_POS, mSPI_SS2_M_HSIOM_SEL_GPIO);
 412:Generated_Source\PSoC4/mSPI_SPI.c **** #endif /* (mSPI_SPI_MASTER_SS2_PIN) */
 413:Generated_Source\PSoC4/mSPI_SPI.c **** 
 414:Generated_Source\PSoC4/mSPI_SPI.c **** #if (mSPI_SPI_MASTER_SS3_PIN)
 415:Generated_Source\PSoC4/mSPI_SPI.c ****     /* Set output pin state after block is disabled */
 416:Generated_Source\PSoC4/mSPI_SPI.c ****     mSPI_ss3_m_Write(mSPI_GET_SPI_SS3_INACTIVE);
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 10


 417:Generated_Source\PSoC4/mSPI_SPI.c **** 
 418:Generated_Source\PSoC4/mSPI_SPI.c ****     /* Set GPIO to drive output pin */
 419:Generated_Source\PSoC4/mSPI_SPI.c ****     mSPI_SET_HSIOM_SEL(mSPI_SS3_M_HSIOM_REG, mSPI_SS3_M_HSIOM_MASK,
 420:Generated_Source\PSoC4/mSPI_SPI.c ****                                    mSPI_SS3_M_HSIOM_POS, mSPI_SS3_M_HSIOM_SEL_GPIO);
 421:Generated_Source\PSoC4/mSPI_SPI.c **** #endif /* (mSPI_SPI_MASTER_SS3_PIN) */
 422:Generated_Source\PSoC4/mSPI_SPI.c **** 
 423:Generated_Source\PSoC4/mSPI_SPI.c ****     #if (mSPI_SPI_MASTER_CONST)
 424:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Store TX interrupt sources (exclude level triggered). */
 425:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_IntrTxMask = LO16(mSPI_GetTxInterruptMode() & mSPI_INTR_SPIM_TX_RESTORE);
 426:Generated_Source\PSoC4/mSPI_SPI.c ****     #else
 427:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Store TX interrupt sources (exclude level triggered). */
 428:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_IntrTxMask = LO16(mSPI_GetTxInterruptMode() & mSPI_INTR_SPIS_TX_RESTORE);
 429:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SPI_MASTER_CONST) */
 430:Generated_Source\PSoC4/mSPI_SPI.c **** 
 431:Generated_Source\PSoC4/mSPI_SPI.c **** #endif /* (mSPI_SCB_MODE_UNCONFIG_CONST_CFG) */
 432:Generated_Source\PSoC4/mSPI_SPI.c **** }
  92              		.loc 1 432 0
  93              		@ sp needed
 380:Generated_Source\PSoC4/mSPI_SPI.c **** 
  94              		.loc 1 380 0
  95 000a C008     		lsrs	r0, r0, #3
  96 000c 2840     		ands	r0, r5
  97 000e FFF7FEFF 		bl	mSPI_sclk_m_Write
  98              	.LVL0:
 389:Generated_Source\PSoC4/mSPI_SPI.c **** 
  99              		.loc 1 389 0
 100 0012 2800     		movs	r0, r5
 383:Generated_Source\PSoC4/mSPI_SPI.c ****                                    mSPI_SCLK_M_HSIOM_POS, mSPI_SCLK_M_HSIOM_SEL_GPIO);
 101              		.loc 1 383 0
 102 0014 3268     		ldr	r2, [r6]
 103 0016 0B4B     		ldr	r3, .L5+8
 104 0018 1340     		ands	r3, r2
 105 001a 3360     		str	r3, [r6]
 389:Generated_Source\PSoC4/mSPI_SPI.c **** 
 106              		.loc 1 389 0
 107 001c 2368     		ldr	r3, [r4]
 108 001e 1B0A     		lsrs	r3, r3, #8
 109 0020 9843     		bics	r0, r3
 110 0022 FFF7FEFF 		bl	mSPI_ss0_m_Write
 111              	.LVL1:
 392:Generated_Source\PSoC4/mSPI_SPI.c ****                                    mSPI_SS0_M_HSIOM_POS, mSPI_SS0_M_HSIOM_SEL_GPIO);
 112              		.loc 1 392 0
 113 0026 3268     		ldr	r2, [r6]
 114 0028 074B     		ldr	r3, .L5+12
 115 002a 1340     		ands	r3, r2
 116 002c 3360     		str	r3, [r6]
 425:Generated_Source\PSoC4/mSPI_SPI.c ****     #else
 117              		.loc 1 425 0
 118 002e 074B     		ldr	r3, .L5+16
 119 0030 1A68     		ldr	r2, [r3]
 120 0032 2023     		movs	r3, #32
 121 0034 1340     		ands	r3, r2
 122 0036 064A     		ldr	r2, .L5+20
 123 0038 1380     		strh	r3, [r2]
 124              		.loc 1 432 0
 125 003a 70BD     		pop	{r4, r5, r6, pc}
 126              	.L6:
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 11


 127              		.align	2
 128              	.L5:
 129 003c 20000940 		.word	1074331680
 130 0040 00020240 		.word	1073873408
 131 0044 FFF0FFFF 		.word	-3841
 132 0048 FF0FFFFF 		.word	-61441
 133 004c 880F0940 		.word	1074335624
 134 0050 00000000 		.word	mSPI_IntrTxMask
 135              		.cfi_endproc
 136              	.LFE3:
 137              		.size	mSPI_SpiStop, .-mSPI_SpiStop
 138              		.section	.text.mSPI_SpiSetActiveSlaveSelect,"ax",%progbits
 139              		.align	1
 140              		.global	mSPI_SpiSetActiveSlaveSelect
 141              		.code	16
 142              		.thumb_func
 143              		.type	mSPI_SpiSetActiveSlaveSelect, %function
 144              	mSPI_SpiSetActiveSlaveSelect:
 145              	.LFB4:
 433:Generated_Source\PSoC4/mSPI_SPI.c **** 
 434:Generated_Source\PSoC4/mSPI_SPI.c **** 
 435:Generated_Source\PSoC4/mSPI_SPI.c **** #if (mSPI_SPI_MASTER_CONST)
 436:Generated_Source\PSoC4/mSPI_SPI.c ****     /*******************************************************************************
 437:Generated_Source\PSoC4/mSPI_SPI.c ****     * Function Name: mSPI_SetActiveSlaveSelect
 438:Generated_Source\PSoC4/mSPI_SPI.c ****     ****************************************************************************//**
 439:Generated_Source\PSoC4/mSPI_SPI.c ****     *
 440:Generated_Source\PSoC4/mSPI_SPI.c ****     *  Selects one of the four slave select lines to be active during the transfer.
 441:Generated_Source\PSoC4/mSPI_SPI.c ****     *  After initialization the active slave select line is 0.
 442:Generated_Source\PSoC4/mSPI_SPI.c ****     *  The component should be in one of the following states to change the active
 443:Generated_Source\PSoC4/mSPI_SPI.c ****     *  slave select signal source correctly:
 444:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - The component is disabled.
 445:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - The component has completed transfer (TX FIFO is empty and the
 446:Generated_Source\PSoC4/mSPI_SPI.c ****     *     SCB_INTR_MASTER_SPI_DONE status is set).
 447:Generated_Source\PSoC4/mSPI_SPI.c ****     *
 448:Generated_Source\PSoC4/mSPI_SPI.c ****     *  This function does not check that these conditions are met.
 449:Generated_Source\PSoC4/mSPI_SPI.c ****     *  This function is only applicable to SPI Master mode of operation.
 450:Generated_Source\PSoC4/mSPI_SPI.c ****     *
 451:Generated_Source\PSoC4/mSPI_SPI.c ****     *  \param slaveSelect: slave select line which will be active while the following
 452:Generated_Source\PSoC4/mSPI_SPI.c ****     *   transfer.
 453:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - mSPI_SPI_SLAVE_SELECT0 - Slave select 0.
 454:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - mSPI_SPI_SLAVE_SELECT1 - Slave select 1.
 455:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - mSPI_SPI_SLAVE_SELECT2 - Slave select 2.
 456:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - mSPI_SPI_SLAVE_SELECT3 - Slave select 3.
 457:Generated_Source\PSoC4/mSPI_SPI.c ****     *
 458:Generated_Source\PSoC4/mSPI_SPI.c ****     *******************************************************************************/
 459:Generated_Source\PSoC4/mSPI_SPI.c ****     void mSPI_SpiSetActiveSlaveSelect(uint32 slaveSelect)
 460:Generated_Source\PSoC4/mSPI_SPI.c ****     {
 146              		.loc 1 460 0
 147              		.cfi_startproc
 148              		@ args = 0, pretend = 0, frame = 0
 149              		@ frame_needed = 0, uses_anonymous_args = 0
 150              		@ link register save eliminated.
 151              	.LVL2:
 461:Generated_Source\PSoC4/mSPI_SPI.c ****         uint32 spiCtrl;
 462:Generated_Source\PSoC4/mSPI_SPI.c **** 
 463:Generated_Source\PSoC4/mSPI_SPI.c ****         spiCtrl = mSPI_SPI_CTRL_REG;
 152              		.loc 1 463 0
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 12


 153 0000 0549     		ldr	r1, .L8
 464:Generated_Source\PSoC4/mSPI_SPI.c **** 
 465:Generated_Source\PSoC4/mSPI_SPI.c ****         spiCtrl &= (uint32) ~mSPI_SPI_CTRL_SLAVE_SELECT_MASK;
 154              		.loc 1 465 0
 155 0002 064B     		ldr	r3, .L8+4
 463:Generated_Source\PSoC4/mSPI_SPI.c **** 
 156              		.loc 1 463 0
 157 0004 0A68     		ldr	r2, [r1]
 158              	.LVL3:
 466:Generated_Source\PSoC4/mSPI_SPI.c ****         spiCtrl |= (uint32)  mSPI_GET_SPI_CTRL_SS(slaveSelect);
 159              		.loc 1 466 0
 160 0006 8006     		lsls	r0, r0, #26
 161              	.LVL4:
 465:Generated_Source\PSoC4/mSPI_SPI.c ****         spiCtrl |= (uint32)  mSPI_GET_SPI_CTRL_SS(slaveSelect);
 162              		.loc 1 465 0
 163 0008 1340     		ands	r3, r2
 164              	.LVL5:
 165              		.loc 1 466 0
 166 000a C022     		movs	r2, #192
 167 000c 1205     		lsls	r2, r2, #20
 168 000e 1040     		ands	r0, r2
 169 0010 1843     		orrs	r0, r3
 170              	.LVL6:
 467:Generated_Source\PSoC4/mSPI_SPI.c **** 
 468:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_CTRL_REG = spiCtrl;
 171              		.loc 1 468 0
 172 0012 0860     		str	r0, [r1]
 469:Generated_Source\PSoC4/mSPI_SPI.c ****     }
 173              		.loc 1 469 0
 174              		@ sp needed
 175 0014 7047     		bx	lr
 176              	.L9:
 177 0016 C046     		.align	2
 178              	.L8:
 179 0018 20000940 		.word	1074331680
 180 001c FFFFFFF3 		.word	-201326593
 181              		.cfi_endproc
 182              	.LFE4:
 183              		.size	mSPI_SpiSetActiveSlaveSelect, .-mSPI_SpiSetActiveSlaveSelect
 184              		.section	.text.mSPI_SpiInit,"ax",%progbits
 185              		.align	1
 186              		.global	mSPI_SpiInit
 187              		.code	16
 188              		.thumb_func
 189              		.type	mSPI_SpiInit, %function
 190              	mSPI_SpiInit:
 191              	.LFB1:
 173:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Configure SPI interface */
 192              		.loc 1 173 0
 193              		.cfi_startproc
 194              		@ args = 0, pretend = 0, frame = 0
 195              		@ frame_needed = 0, uses_anonymous_args = 0
 180:Generated_Source\PSoC4/mSPI_SPI.c **** 
 196              		.loc 1 180 0
 197 0000 0721     		movs	r1, #7
 184:Generated_Source\PSoC4/mSPI_SPI.c **** 
 198              		.loc 1 184 0
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 13


 199 0002 0020     		movs	r0, #0
 175:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_CTRL_REG = mSPI_SPI_DEFAULT_SPI_CTRL;
 200              		.loc 1 175 0
 201 0004 104A     		ldr	r2, .L11
 202 0006 114B     		ldr	r3, .L11+4
 173:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Configure SPI interface */
 203              		.loc 1 173 0
 204 0008 10B5     		push	{r4, lr}
 205              		.cfi_def_cfa_offset 8
 206              		.cfi_offset 4, -8
 207              		.cfi_offset 14, -4
 175:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_SPI_CTRL_REG = mSPI_SPI_DEFAULT_SPI_CTRL;
 208              		.loc 1 175 0
 209 000a 1A60     		str	r2, [r3]
 176:Generated_Source\PSoC4/mSPI_SPI.c **** 
 210              		.loc 1 176 0
 211 000c 104A     		ldr	r2, .L11+8
 212 000e 114B     		ldr	r3, .L11+12
 219:Generated_Source\PSoC4/mSPI_SPI.c **** #endif /* (mSPI_SCB_MODE_UNCONFIG_CONST_CFG) */
 213              		.loc 1 219 0
 214              		@ sp needed
 176:Generated_Source\PSoC4/mSPI_SPI.c **** 
 215              		.loc 1 176 0
 216 0010 1A60     		str	r2, [r3]
 179:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_RX_FIFO_CTRL_REG = mSPI_SPI_DEFAULT_RX_FIFO_CTRL;
 217              		.loc 1 179 0
 218 0012 114B     		ldr	r3, .L11+16
 219 0014 114A     		ldr	r2, .L11+20
 220 0016 1360     		str	r3, [r2]
 180:Generated_Source\PSoC4/mSPI_SPI.c **** 
 221              		.loc 1 180 0
 222 0018 114A     		ldr	r2, .L11+24
 223 001a 1160     		str	r1, [r2]
 183:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_TX_FIFO_CTRL_REG = mSPI_SPI_DEFAULT_TX_FIFO_CTRL;
 224              		.loc 1 183 0
 225 001c 114A     		ldr	r2, .L11+28
 226 001e 1360     		str	r3, [r2]
 184:Generated_Source\PSoC4/mSPI_SPI.c **** 
 227              		.loc 1 184 0
 228 0020 114B     		ldr	r3, .L11+32
 229 0022 1860     		str	r0, [r3]
 194:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_INTR_SPI_EC_MASK_REG = mSPI_SPI_DEFAULT_INTR_SPI_EC_MASK;
 230              		.loc 1 194 0
 231 0024 114B     		ldr	r3, .L11+36
 232 0026 1860     		str	r0, [r3]
 195:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_INTR_SLAVE_MASK_REG  = mSPI_SPI_DEFAULT_INTR_SLAVE_MASK;
 233              		.loc 1 195 0
 234 0028 114B     		ldr	r3, .L11+40
 235 002a 1860     		str	r0, [r3]
 196:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_INTR_MASTER_MASK_REG = mSPI_SPI_DEFAULT_INTR_MASTER_MASK;
 236              		.loc 1 196 0
 237 002c 114B     		ldr	r3, .L11+44
 238 002e 1860     		str	r0, [r3]
 197:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_INTR_RX_MASK_REG     = mSPI_SPI_DEFAULT_INTR_RX_MASK;
 239              		.loc 1 197 0
 240 0030 114B     		ldr	r3, .L11+48
 241 0032 1860     		str	r0, [r3]
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 14


 198:Generated_Source\PSoC4/mSPI_SPI.c ****         mSPI_INTR_TX_MASK_REG     = mSPI_SPI_DEFAULT_INTR_TX_MASK;
 242              		.loc 1 198 0
 243 0034 114B     		ldr	r3, .L11+52
 244 0036 1860     		str	r0, [r3]
 199:Generated_Source\PSoC4/mSPI_SPI.c **** 
 245              		.loc 1 199 0
 246 0038 114B     		ldr	r3, .L11+56
 247 003a 1860     		str	r0, [r3]
 202:Generated_Source\PSoC4/mSPI_SPI.c ****             
 248              		.loc 1 202 0
 249 003c 1A68     		ldr	r2, [r3]
 250 003e 114B     		ldr	r3, .L11+60
 251 0040 1A80     		strh	r2, [r3]
 206:Generated_Source\PSoC4/mSPI_SPI.c ****     #endif /* (mSPI_SPI_MASTER_CONST) */
 252              		.loc 1 206 0
 253 0042 FFF7FEFF 		bl	mSPI_SpiSetActiveSlaveSelect
 254              	.LVL7:
 219:Generated_Source\PSoC4/mSPI_SPI.c **** #endif /* (mSPI_SCB_MODE_UNCONFIG_CONST_CFG) */
 255              		.loc 1 219 0
 256 0046 10BD     		pop	{r4, pc}
 257              	.L12:
 258              		.align	2
 259              	.L11:
 260 0048 0F000001 		.word	16777231
 261 004c 00000940 		.word	1074331648
 262 0050 0D000080 		.word	-2147483635
 263 0054 20000940 		.word	1074331680
 264 0058 07010080 		.word	-2147483385
 265 005c 00030940 		.word	1074332416
 266 0060 04030940 		.word	1074332420
 267 0064 00020940 		.word	1074332160
 268 0068 04020940 		.word	1074332164
 269 006c 880E0940 		.word	1074335368
 270 0070 C80E0940 		.word	1074335432
 271 0074 480F0940 		.word	1074335560
 272 0078 080F0940 		.word	1074335496
 273 007c C80F0940 		.word	1074335688
 274 0080 880F0940 		.word	1074335624
 275 0084 00000000 		.word	mSPI_IntrTxMask
 276              		.cfi_endproc
 277              	.LFE1:
 278              		.size	mSPI_SpiInit, .-mSPI_SpiInit
 279              		.section	.text.mSPI_SpiSetSlaveSelectPolarity,"ax",%progbits
 280              		.align	1
 281              		.global	mSPI_SpiSetSlaveSelectPolarity
 282              		.code	16
 283              		.thumb_func
 284              		.type	mSPI_SpiSetSlaveSelectPolarity, %function
 285              	mSPI_SpiSetSlaveSelectPolarity:
 286              	.LFB5:
 470:Generated_Source\PSoC4/mSPI_SPI.c **** #endif /* (mSPI_SPI_MASTER_CONST) */
 471:Generated_Source\PSoC4/mSPI_SPI.c **** 
 472:Generated_Source\PSoC4/mSPI_SPI.c **** 
 473:Generated_Source\PSoC4/mSPI_SPI.c **** #if !(mSPI_CY_SCBIP_V0 || mSPI_CY_SCBIP_V1)
 474:Generated_Source\PSoC4/mSPI_SPI.c ****     /*******************************************************************************
 475:Generated_Source\PSoC4/mSPI_SPI.c ****     * Function Name: mSPI_SpiSetSlaveSelectPolarity
 476:Generated_Source\PSoC4/mSPI_SPI.c ****     ****************************************************************************//**
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 15


 477:Generated_Source\PSoC4/mSPI_SPI.c ****     *
 478:Generated_Source\PSoC4/mSPI_SPI.c ****     *  Sets active polarity for slave select line.
 479:Generated_Source\PSoC4/mSPI_SPI.c ****     *  The component should be in one of the following states to change the active
 480:Generated_Source\PSoC4/mSPI_SPI.c ****     *  slave select signal source correctly:
 481:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - The component is disabled.
 482:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - The component has completed transfer.
 483:Generated_Source\PSoC4/mSPI_SPI.c ****     *  
 484:Generated_Source\PSoC4/mSPI_SPI.c ****     *  This function does not check that these conditions are met.
 485:Generated_Source\PSoC4/mSPI_SPI.c ****     *
 486:Generated_Source\PSoC4/mSPI_SPI.c ****     *  \param slaveSelect: slave select line to change active polarity.
 487:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - mSPI_SPI_SLAVE_SELECT0 - Slave select 0.
 488:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - mSPI_SPI_SLAVE_SELECT1 - Slave select 1.
 489:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - mSPI_SPI_SLAVE_SELECT2 - Slave select 2.
 490:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - mSPI_SPI_SLAVE_SELECT3 - Slave select 3.
 491:Generated_Source\PSoC4/mSPI_SPI.c ****     *
 492:Generated_Source\PSoC4/mSPI_SPI.c ****     *  \param polarity: active polarity of slave select line.
 493:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - mSPI_SPI_SS_ACTIVE_LOW  - Slave select is active low.
 494:Generated_Source\PSoC4/mSPI_SPI.c ****     *   - mSPI_SPI_SS_ACTIVE_HIGH - Slave select is active high.
 495:Generated_Source\PSoC4/mSPI_SPI.c ****     *
 496:Generated_Source\PSoC4/mSPI_SPI.c ****     *******************************************************************************/
 497:Generated_Source\PSoC4/mSPI_SPI.c ****     void mSPI_SpiSetSlaveSelectPolarity(uint32 slaveSelect, uint32 polarity)
 498:Generated_Source\PSoC4/mSPI_SPI.c ****     {
 287              		.loc 1 498 0
 288              		.cfi_startproc
 289              		@ args = 0, pretend = 0, frame = 0
 290              		@ frame_needed = 0, uses_anonymous_args = 0
 291              		@ link register save eliminated.
 292              	.LVL8:
 499:Generated_Source\PSoC4/mSPI_SPI.c ****         uint32 ssPolarity;
 500:Generated_Source\PSoC4/mSPI_SPI.c **** 
 501:Generated_Source\PSoC4/mSPI_SPI.c ****         /* Get position of the polarity bit associated with slave select line */
 502:Generated_Source\PSoC4/mSPI_SPI.c ****         ssPolarity = mSPI_GET_SPI_CTRL_SSEL_POLARITY((uint32) 1u << slaveSelect);
 293              		.loc 1 502 0
 294 0000 8022     		movs	r2, #128
 295 0002 F023     		movs	r3, #240
 296 0004 5200     		lsls	r2, r2, #1
 297 0006 8240     		lsls	r2, r2, r0
 298 0008 1B01     		lsls	r3, r3, #4
 299 000a 1A40     		ands	r2, r3
 300              	.LVL9:
 301 000c 054B     		ldr	r3, .L18
 503:Generated_Source\PSoC4/mSPI_SPI.c **** 
 504:Generated_Source\PSoC4/mSPI_SPI.c ****         if (0u != polarity)
 302              		.loc 1 504 0
 303 000e 0029     		cmp	r1, #0
 304 0010 02D0     		beq	.L14
 505:Generated_Source\PSoC4/mSPI_SPI.c ****         {
 506:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_SPI_CTRL_REG |= (uint32)  ssPolarity;
 305              		.loc 1 506 0
 306 0012 1968     		ldr	r1, [r3]
 307              	.LVL10:
 308 0014 0A43     		orrs	r2, r1
 309              	.LVL11:
 310 0016 02E0     		b	.L16
 311              	.LVL12:
 312              	.L14:
 507:Generated_Source\PSoC4/mSPI_SPI.c ****         }
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 16


 508:Generated_Source\PSoC4/mSPI_SPI.c ****         else
 509:Generated_Source\PSoC4/mSPI_SPI.c ****         {
 510:Generated_Source\PSoC4/mSPI_SPI.c ****             mSPI_SPI_CTRL_REG &= (uint32) ~ssPolarity;
 313              		.loc 1 510 0
 314 0018 1968     		ldr	r1, [r3]
 315              	.LVL13:
 316 001a 9143     		bics	r1, r2
 317 001c 0A00     		movs	r2, r1
 318              	.LVL14:
 319              	.L16:
 320 001e 1A60     		str	r2, [r3]
 511:Generated_Source\PSoC4/mSPI_SPI.c ****         }
 512:Generated_Source\PSoC4/mSPI_SPI.c ****     }
 321              		.loc 1 512 0
 322              		@ sp needed
 323 0020 7047     		bx	lr
 324              	.L19:
 325 0022 C046     		.align	2
 326              	.L18:
 327 0024 20000940 		.word	1074331680
 328              		.cfi_endproc
 329              	.LFE5:
 330              		.size	mSPI_SpiSetSlaveSelectPolarity, .-mSPI_SpiSetSlaveSelectPolarity
 331              		.text
 332              	.Letext0:
 333              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 334              		.file 3 "Generated_Source\\PSoC4\\mSPI_sclk_m.h"
 335              		.file 4 "Generated_Source\\PSoC4\\mSPI_ss0_m.h"
 336              		.file 5 "Generated_Source\\PSoC4\\mSPI_PVT.h"
 337              		.section	.debug_info,"",%progbits
 338              	.Ldebug_info0:
 339 0000 B0010000 		.4byte	0x1b0
 340 0004 0400     		.2byte	0x4
 341 0006 00000000 		.4byte	.Ldebug_abbrev0
 342 000a 04       		.byte	0x4
 343 000b 01       		.uleb128 0x1
 344 000c 5D000000 		.4byte	.LASF27
 345 0010 0C       		.byte	0xc
 346 0011 7E010000 		.4byte	.LASF28
 347 0015 37020000 		.4byte	.LASF29
 348 0019 00000000 		.4byte	.Ldebug_ranges0+0
 349 001d 00000000 		.4byte	0
 350 0021 00000000 		.4byte	.Ldebug_line0
 351 0025 02       		.uleb128 0x2
 352 0026 01       		.byte	0x1
 353 0027 06       		.byte	0x6
 354 0028 0C020000 		.4byte	.LASF0
 355 002c 02       		.uleb128 0x2
 356 002d 01       		.byte	0x1
 357 002e 08       		.byte	0x8
 358 002f F5000000 		.4byte	.LASF1
 359 0033 02       		.uleb128 0x2
 360 0034 02       		.byte	0x2
 361 0035 05       		.byte	0x5
 362 0036 E0010000 		.4byte	.LASF2
 363 003a 02       		.uleb128 0x2
 364 003b 02       		.byte	0x2
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 17


 365 003c 07       		.byte	0x7
 366 003d 22010000 		.4byte	.LASF3
 367 0041 02       		.uleb128 0x2
 368 0042 04       		.byte	0x4
 369 0043 05       		.byte	0x5
 370 0044 F7010000 		.4byte	.LASF4
 371 0048 02       		.uleb128 0x2
 372 0049 04       		.byte	0x4
 373 004a 07       		.byte	0x7
 374 004b 03010000 		.4byte	.LASF5
 375 004f 02       		.uleb128 0x2
 376 0050 08       		.byte	0x8
 377 0051 05       		.byte	0x5
 378 0052 C5010000 		.4byte	.LASF6
 379 0056 02       		.uleb128 0x2
 380 0057 08       		.byte	0x8
 381 0058 07       		.byte	0x7
 382 0059 67010000 		.4byte	.LASF7
 383 005d 03       		.uleb128 0x3
 384 005e 04       		.byte	0x4
 385 005f 05       		.byte	0x5
 386 0060 696E7400 		.ascii	"int\000"
 387 0064 02       		.uleb128 0x2
 388 0065 04       		.byte	0x4
 389 0066 07       		.byte	0x7
 390 0067 5A010000 		.4byte	.LASF8
 391 006b 04       		.uleb128 0x4
 392 006c 3C010000 		.4byte	.LASF9
 393 0070 02       		.byte	0x2
 394 0071 FC01     		.2byte	0x1fc
 395 0073 3A000000 		.4byte	0x3a
 396 0077 04       		.uleb128 0x4
 397 0078 43010000 		.4byte	.LASF10
 398 007c 02       		.byte	0x2
 399 007d FD01     		.2byte	0x1fd
 400 007f 48000000 		.4byte	0x48
 401 0083 02       		.uleb128 0x2
 402 0084 04       		.byte	0x4
 403 0085 04       		.byte	0x4
 404 0086 EF000000 		.4byte	.LASF11
 405 008a 02       		.uleb128 0x2
 406 008b 08       		.byte	0x8
 407 008c 04       		.byte	0x4
 408 008d 35010000 		.4byte	.LASF12
 409 0091 02       		.uleb128 0x2
 410 0092 01       		.byte	0x1
 411 0093 08       		.byte	0x8
 412 0094 D3010000 		.4byte	.LASF13
 413 0098 04       		.uleb128 0x4
 414 0099 00000000 		.4byte	.LASF14
 415 009d 02       		.byte	0x2
 416 009e A702     		.2byte	0x2a7
 417 00a0 A4000000 		.4byte	0xa4
 418 00a4 05       		.uleb128 0x5
 419 00a5 77000000 		.4byte	0x77
 420 00a9 02       		.uleb128 0x2
 421 00aa 08       		.byte	0x8
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 18


 422 00ab 04       		.byte	0x4
 423 00ac 00020000 		.4byte	.LASF15
 424 00b0 02       		.uleb128 0x2
 425 00b1 04       		.byte	0x4
 426 00b2 07       		.byte	0x7
 427 00b3 A9010000 		.4byte	.LASF16
 428 00b7 06       		.uleb128 0x6
 429 00b8 B2010000 		.4byte	.LASF30
 430 00bc 01       		.byte	0x1
 431 00bd E7       		.byte	0xe7
 432 00be 00000000 		.4byte	.LFB2
 433 00c2 2C000000 		.4byte	.LFE2-.LFB2
 434 00c6 01       		.uleb128 0x1
 435 00c7 9C       		.byte	0x9c
 436 00c8 07       		.uleb128 0x7
 437 00c9 EA010000 		.4byte	.LASF17
 438 00cd 01       		.byte	0x1
 439 00ce 3C01     		.2byte	0x13c
 440 00d0 00000000 		.4byte	.LFB3
 441 00d4 54000000 		.4byte	.LFE3-.LFB3
 442 00d8 01       		.uleb128 0x1
 443 00d9 9C       		.byte	0x9c
 444 00da F1000000 		.4byte	0xf1
 445 00de 08       		.uleb128 0x8
 446 00df 12000000 		.4byte	.LVL0
 447 00e3 9D010000 		.4byte	0x19d
 448 00e7 08       		.uleb128 0x8
 449 00e8 26000000 		.4byte	.LVL1
 450 00ec A8010000 		.4byte	0x1a8
 451 00f0 00       		.byte	0
 452 00f1 07       		.uleb128 0x7
 453 00f2 35000000 		.4byte	.LASF18
 454 00f6 01       		.byte	0x1
 455 00f7 CB01     		.2byte	0x1cb
 456 00f9 00000000 		.4byte	.LFB4
 457 00fd 20000000 		.4byte	.LFE4-.LFB4
 458 0101 01       		.uleb128 0x1
 459 0102 9C       		.byte	0x9c
 460 0103 28010000 		.4byte	0x128
 461 0107 09       		.uleb128 0x9
 462 0108 06000000 		.4byte	.LASF21
 463 010c 01       		.byte	0x1
 464 010d CB01     		.2byte	0x1cb
 465 010f 77000000 		.4byte	0x77
 466 0113 00000000 		.4byte	.LLST0
 467 0117 0A       		.uleb128 0xa
 468 0118 D8010000 		.4byte	.LASF23
 469 011c 01       		.byte	0x1
 470 011d CD01     		.2byte	0x1cd
 471 011f 77000000 		.4byte	0x77
 472 0123 21000000 		.4byte	.LLST1
 473 0127 00       		.byte	0
 474 0128 0B       		.uleb128 0xb
 475 0129 15010000 		.4byte	.LASF19
 476 012d 01       		.byte	0x1
 477 012e AC       		.byte	0xac
 478 012f 00000000 		.4byte	.LFB1
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 19


 479 0133 88000000 		.4byte	.LFE1-.LFB1
 480 0137 01       		.uleb128 0x1
 481 0138 9C       		.byte	0x9c
 482 0139 4D010000 		.4byte	0x14d
 483 013d 0C       		.uleb128 0xc
 484 013e 46000000 		.4byte	.LVL7
 485 0142 F1000000 		.4byte	0xf1
 486 0146 0D       		.uleb128 0xd
 487 0147 01       		.uleb128 0x1
 488 0148 50       		.byte	0x50
 489 0149 01       		.uleb128 0x1
 490 014a 30       		.byte	0x30
 491 014b 00       		.byte	0
 492 014c 00       		.byte	0
 493 014d 07       		.uleb128 0x7
 494 014e 18020000 		.4byte	.LASF20
 495 0152 01       		.byte	0x1
 496 0153 F101     		.2byte	0x1f1
 497 0155 00000000 		.4byte	.LFB5
 498 0159 28000000 		.4byte	.LFE5-.LFB5
 499 015d 01       		.uleb128 0x1
 500 015e 9C       		.byte	0x9c
 501 015f 92010000 		.4byte	0x192
 502 0163 0E       		.uleb128 0xe
 503 0164 06000000 		.4byte	.LASF21
 504 0168 01       		.byte	0x1
 505 0169 F101     		.2byte	0x1f1
 506 016b 77000000 		.4byte	0x77
 507 016f 01       		.uleb128 0x1
 508 0170 50       		.byte	0x50
 509 0171 09       		.uleb128 0x9
 510 0172 A0010000 		.4byte	.LASF22
 511 0176 01       		.byte	0x1
 512 0177 F101     		.2byte	0x1f1
 513 0179 77000000 		.4byte	0x77
 514 017d 4A000000 		.4byte	.LLST2
 515 0181 0A       		.uleb128 0xa
 516 0182 52000000 		.4byte	.LASF24
 517 0186 01       		.byte	0x1
 518 0187 F301     		.2byte	0x1f3
 519 0189 77000000 		.4byte	0x77
 520 018d 84000000 		.4byte	.LLST3
 521 0191 00       		.byte	0
 522 0192 0F       		.uleb128 0xf
 523 0193 4A010000 		.4byte	.LASF31
 524 0197 05       		.byte	0x5
 525 0198 5B       		.byte	0x5b
 526 0199 6B000000 		.4byte	0x6b
 527 019d 10       		.uleb128 0x10
 528 019e 12000000 		.4byte	.LASF25
 529 01a2 12000000 		.4byte	.LASF25
 530 01a6 03       		.byte	0x3
 531 01a7 33       		.byte	0x33
 532 01a8 10       		.uleb128 0x10
 533 01a9 24000000 		.4byte	.LASF26
 534 01ad 24000000 		.4byte	.LASF26
 535 01b1 04       		.byte	0x4
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 20


 536 01b2 33       		.byte	0x33
 537 01b3 00       		.byte	0
 538              		.section	.debug_abbrev,"",%progbits
 539              	.Ldebug_abbrev0:
 540 0000 01       		.uleb128 0x1
 541 0001 11       		.uleb128 0x11
 542 0002 01       		.byte	0x1
 543 0003 25       		.uleb128 0x25
 544 0004 0E       		.uleb128 0xe
 545 0005 13       		.uleb128 0x13
 546 0006 0B       		.uleb128 0xb
 547 0007 03       		.uleb128 0x3
 548 0008 0E       		.uleb128 0xe
 549 0009 1B       		.uleb128 0x1b
 550 000a 0E       		.uleb128 0xe
 551 000b 55       		.uleb128 0x55
 552 000c 17       		.uleb128 0x17
 553 000d 11       		.uleb128 0x11
 554 000e 01       		.uleb128 0x1
 555 000f 10       		.uleb128 0x10
 556 0010 17       		.uleb128 0x17
 557 0011 00       		.byte	0
 558 0012 00       		.byte	0
 559 0013 02       		.uleb128 0x2
 560 0014 24       		.uleb128 0x24
 561 0015 00       		.byte	0
 562 0016 0B       		.uleb128 0xb
 563 0017 0B       		.uleb128 0xb
 564 0018 3E       		.uleb128 0x3e
 565 0019 0B       		.uleb128 0xb
 566 001a 03       		.uleb128 0x3
 567 001b 0E       		.uleb128 0xe
 568 001c 00       		.byte	0
 569 001d 00       		.byte	0
 570 001e 03       		.uleb128 0x3
 571 001f 24       		.uleb128 0x24
 572 0020 00       		.byte	0
 573 0021 0B       		.uleb128 0xb
 574 0022 0B       		.uleb128 0xb
 575 0023 3E       		.uleb128 0x3e
 576 0024 0B       		.uleb128 0xb
 577 0025 03       		.uleb128 0x3
 578 0026 08       		.uleb128 0x8
 579 0027 00       		.byte	0
 580 0028 00       		.byte	0
 581 0029 04       		.uleb128 0x4
 582 002a 16       		.uleb128 0x16
 583 002b 00       		.byte	0
 584 002c 03       		.uleb128 0x3
 585 002d 0E       		.uleb128 0xe
 586 002e 3A       		.uleb128 0x3a
 587 002f 0B       		.uleb128 0xb
 588 0030 3B       		.uleb128 0x3b
 589 0031 05       		.uleb128 0x5
 590 0032 49       		.uleb128 0x49
 591 0033 13       		.uleb128 0x13
 592 0034 00       		.byte	0
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 21


 593 0035 00       		.byte	0
 594 0036 05       		.uleb128 0x5
 595 0037 35       		.uleb128 0x35
 596 0038 00       		.byte	0
 597 0039 49       		.uleb128 0x49
 598 003a 13       		.uleb128 0x13
 599 003b 00       		.byte	0
 600 003c 00       		.byte	0
 601 003d 06       		.uleb128 0x6
 602 003e 2E       		.uleb128 0x2e
 603 003f 00       		.byte	0
 604 0040 3F       		.uleb128 0x3f
 605 0041 19       		.uleb128 0x19
 606 0042 03       		.uleb128 0x3
 607 0043 0E       		.uleb128 0xe
 608 0044 3A       		.uleb128 0x3a
 609 0045 0B       		.uleb128 0xb
 610 0046 3B       		.uleb128 0x3b
 611 0047 0B       		.uleb128 0xb
 612 0048 27       		.uleb128 0x27
 613 0049 19       		.uleb128 0x19
 614 004a 11       		.uleb128 0x11
 615 004b 01       		.uleb128 0x1
 616 004c 12       		.uleb128 0x12
 617 004d 06       		.uleb128 0x6
 618 004e 40       		.uleb128 0x40
 619 004f 18       		.uleb128 0x18
 620 0050 9742     		.uleb128 0x2117
 621 0052 19       		.uleb128 0x19
 622 0053 00       		.byte	0
 623 0054 00       		.byte	0
 624 0055 07       		.uleb128 0x7
 625 0056 2E       		.uleb128 0x2e
 626 0057 01       		.byte	0x1
 627 0058 3F       		.uleb128 0x3f
 628 0059 19       		.uleb128 0x19
 629 005a 03       		.uleb128 0x3
 630 005b 0E       		.uleb128 0xe
 631 005c 3A       		.uleb128 0x3a
 632 005d 0B       		.uleb128 0xb
 633 005e 3B       		.uleb128 0x3b
 634 005f 05       		.uleb128 0x5
 635 0060 27       		.uleb128 0x27
 636 0061 19       		.uleb128 0x19
 637 0062 11       		.uleb128 0x11
 638 0063 01       		.uleb128 0x1
 639 0064 12       		.uleb128 0x12
 640 0065 06       		.uleb128 0x6
 641 0066 40       		.uleb128 0x40
 642 0067 18       		.uleb128 0x18
 643 0068 9742     		.uleb128 0x2117
 644 006a 19       		.uleb128 0x19
 645 006b 01       		.uleb128 0x1
 646 006c 13       		.uleb128 0x13
 647 006d 00       		.byte	0
 648 006e 00       		.byte	0
 649 006f 08       		.uleb128 0x8
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 22


 650 0070 898201   		.uleb128 0x4109
 651 0073 00       		.byte	0
 652 0074 11       		.uleb128 0x11
 653 0075 01       		.uleb128 0x1
 654 0076 31       		.uleb128 0x31
 655 0077 13       		.uleb128 0x13
 656 0078 00       		.byte	0
 657 0079 00       		.byte	0
 658 007a 09       		.uleb128 0x9
 659 007b 05       		.uleb128 0x5
 660 007c 00       		.byte	0
 661 007d 03       		.uleb128 0x3
 662 007e 0E       		.uleb128 0xe
 663 007f 3A       		.uleb128 0x3a
 664 0080 0B       		.uleb128 0xb
 665 0081 3B       		.uleb128 0x3b
 666 0082 05       		.uleb128 0x5
 667 0083 49       		.uleb128 0x49
 668 0084 13       		.uleb128 0x13
 669 0085 02       		.uleb128 0x2
 670 0086 17       		.uleb128 0x17
 671 0087 00       		.byte	0
 672 0088 00       		.byte	0
 673 0089 0A       		.uleb128 0xa
 674 008a 34       		.uleb128 0x34
 675 008b 00       		.byte	0
 676 008c 03       		.uleb128 0x3
 677 008d 0E       		.uleb128 0xe
 678 008e 3A       		.uleb128 0x3a
 679 008f 0B       		.uleb128 0xb
 680 0090 3B       		.uleb128 0x3b
 681 0091 05       		.uleb128 0x5
 682 0092 49       		.uleb128 0x49
 683 0093 13       		.uleb128 0x13
 684 0094 02       		.uleb128 0x2
 685 0095 17       		.uleb128 0x17
 686 0096 00       		.byte	0
 687 0097 00       		.byte	0
 688 0098 0B       		.uleb128 0xb
 689 0099 2E       		.uleb128 0x2e
 690 009a 01       		.byte	0x1
 691 009b 3F       		.uleb128 0x3f
 692 009c 19       		.uleb128 0x19
 693 009d 03       		.uleb128 0x3
 694 009e 0E       		.uleb128 0xe
 695 009f 3A       		.uleb128 0x3a
 696 00a0 0B       		.uleb128 0xb
 697 00a1 3B       		.uleb128 0x3b
 698 00a2 0B       		.uleb128 0xb
 699 00a3 27       		.uleb128 0x27
 700 00a4 19       		.uleb128 0x19
 701 00a5 11       		.uleb128 0x11
 702 00a6 01       		.uleb128 0x1
 703 00a7 12       		.uleb128 0x12
 704 00a8 06       		.uleb128 0x6
 705 00a9 40       		.uleb128 0x40
 706 00aa 18       		.uleb128 0x18
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 23


 707 00ab 9742     		.uleb128 0x2117
 708 00ad 19       		.uleb128 0x19
 709 00ae 01       		.uleb128 0x1
 710 00af 13       		.uleb128 0x13
 711 00b0 00       		.byte	0
 712 00b1 00       		.byte	0
 713 00b2 0C       		.uleb128 0xc
 714 00b3 898201   		.uleb128 0x4109
 715 00b6 01       		.byte	0x1
 716 00b7 11       		.uleb128 0x11
 717 00b8 01       		.uleb128 0x1
 718 00b9 31       		.uleb128 0x31
 719 00ba 13       		.uleb128 0x13
 720 00bb 00       		.byte	0
 721 00bc 00       		.byte	0
 722 00bd 0D       		.uleb128 0xd
 723 00be 8A8201   		.uleb128 0x410a
 724 00c1 00       		.byte	0
 725 00c2 02       		.uleb128 0x2
 726 00c3 18       		.uleb128 0x18
 727 00c4 9142     		.uleb128 0x2111
 728 00c6 18       		.uleb128 0x18
 729 00c7 00       		.byte	0
 730 00c8 00       		.byte	0
 731 00c9 0E       		.uleb128 0xe
 732 00ca 05       		.uleb128 0x5
 733 00cb 00       		.byte	0
 734 00cc 03       		.uleb128 0x3
 735 00cd 0E       		.uleb128 0xe
 736 00ce 3A       		.uleb128 0x3a
 737 00cf 0B       		.uleb128 0xb
 738 00d0 3B       		.uleb128 0x3b
 739 00d1 05       		.uleb128 0x5
 740 00d2 49       		.uleb128 0x49
 741 00d3 13       		.uleb128 0x13
 742 00d4 02       		.uleb128 0x2
 743 00d5 18       		.uleb128 0x18
 744 00d6 00       		.byte	0
 745 00d7 00       		.byte	0
 746 00d8 0F       		.uleb128 0xf
 747 00d9 34       		.uleb128 0x34
 748 00da 00       		.byte	0
 749 00db 03       		.uleb128 0x3
 750 00dc 0E       		.uleb128 0xe
 751 00dd 3A       		.uleb128 0x3a
 752 00de 0B       		.uleb128 0xb
 753 00df 3B       		.uleb128 0x3b
 754 00e0 0B       		.uleb128 0xb
 755 00e1 49       		.uleb128 0x49
 756 00e2 13       		.uleb128 0x13
 757 00e3 3F       		.uleb128 0x3f
 758 00e4 19       		.uleb128 0x19
 759 00e5 3C       		.uleb128 0x3c
 760 00e6 19       		.uleb128 0x19
 761 00e7 00       		.byte	0
 762 00e8 00       		.byte	0
 763 00e9 10       		.uleb128 0x10
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 24


 764 00ea 2E       		.uleb128 0x2e
 765 00eb 00       		.byte	0
 766 00ec 3F       		.uleb128 0x3f
 767 00ed 19       		.uleb128 0x19
 768 00ee 3C       		.uleb128 0x3c
 769 00ef 19       		.uleb128 0x19
 770 00f0 6E       		.uleb128 0x6e
 771 00f1 0E       		.uleb128 0xe
 772 00f2 03       		.uleb128 0x3
 773 00f3 0E       		.uleb128 0xe
 774 00f4 3A       		.uleb128 0x3a
 775 00f5 0B       		.uleb128 0xb
 776 00f6 3B       		.uleb128 0x3b
 777 00f7 0B       		.uleb128 0xb
 778 00f8 00       		.byte	0
 779 00f9 00       		.byte	0
 780 00fa 00       		.byte	0
 781              		.section	.debug_loc,"",%progbits
 782              	.Ldebug_loc0:
 783              	.LLST0:
 784 0000 00000000 		.4byte	.LVL2
 785 0004 08000000 		.4byte	.LVL4
 786 0008 0100     		.2byte	0x1
 787 000a 50       		.byte	0x50
 788 000b 08000000 		.4byte	.LVL4
 789 000f 20000000 		.4byte	.LFE4
 790 0013 0400     		.2byte	0x4
 791 0015 F3       		.byte	0xf3
 792 0016 01       		.uleb128 0x1
 793 0017 50       		.byte	0x50
 794 0018 9F       		.byte	0x9f
 795 0019 00000000 		.4byte	0
 796 001d 00000000 		.4byte	0
 797              	.LLST1:
 798 0021 06000000 		.4byte	.LVL3
 799 0025 0A000000 		.4byte	.LVL5
 800 0029 0100     		.2byte	0x1
 801 002b 52       		.byte	0x52
 802 002c 0A000000 		.4byte	.LVL5
 803 0030 12000000 		.4byte	.LVL6
 804 0034 0100     		.2byte	0x1
 805 0036 53       		.byte	0x53
 806 0037 12000000 		.4byte	.LVL6
 807 003b 20000000 		.4byte	.LFE4
 808 003f 0100     		.2byte	0x1
 809 0041 50       		.byte	0x50
 810 0042 00000000 		.4byte	0
 811 0046 00000000 		.4byte	0
 812              	.LLST2:
 813 004a 00000000 		.4byte	.LVL8
 814 004e 14000000 		.4byte	.LVL10
 815 0052 0100     		.2byte	0x1
 816 0054 51       		.byte	0x51
 817 0055 14000000 		.4byte	.LVL10
 818 0059 18000000 		.4byte	.LVL12
 819 005d 0400     		.2byte	0x4
 820 005f F3       		.byte	0xf3
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 25


 821 0060 01       		.uleb128 0x1
 822 0061 51       		.byte	0x51
 823 0062 9F       		.byte	0x9f
 824 0063 18000000 		.4byte	.LVL12
 825 0067 1A000000 		.4byte	.LVL13
 826 006b 0100     		.2byte	0x1
 827 006d 51       		.byte	0x51
 828 006e 1A000000 		.4byte	.LVL13
 829 0072 28000000 		.4byte	.LFE5
 830 0076 0400     		.2byte	0x4
 831 0078 F3       		.byte	0xf3
 832 0079 01       		.uleb128 0x1
 833 007a 51       		.byte	0x51
 834 007b 9F       		.byte	0x9f
 835 007c 00000000 		.4byte	0
 836 0080 00000000 		.4byte	0
 837              	.LLST3:
 838 0084 0C000000 		.4byte	.LVL9
 839 0088 16000000 		.4byte	.LVL11
 840 008c 0100     		.2byte	0x1
 841 008e 52       		.byte	0x52
 842 008f 16000000 		.4byte	.LVL11
 843 0093 18000000 		.4byte	.LVL12
 844 0097 0B00     		.2byte	0xb
 845 0099 0A       		.byte	0xa
 846 009a 0001     		.2byte	0x100
 847 009c 70       		.byte	0x70
 848 009d 00       		.sleb128 0
 849 009e 24       		.byte	0x24
 850 009f 0A       		.byte	0xa
 851 00a0 000F     		.2byte	0xf00
 852 00a2 1A       		.byte	0x1a
 853 00a3 9F       		.byte	0x9f
 854 00a4 18000000 		.4byte	.LVL12
 855 00a8 1E000000 		.4byte	.LVL14
 856 00ac 0100     		.2byte	0x1
 857 00ae 52       		.byte	0x52
 858 00af 1E000000 		.4byte	.LVL14
 859 00b3 28000000 		.4byte	.LFE5
 860 00b7 0B00     		.2byte	0xb
 861 00b9 0A       		.byte	0xa
 862 00ba 0001     		.2byte	0x100
 863 00bc 70       		.byte	0x70
 864 00bd 00       		.sleb128 0
 865 00be 24       		.byte	0x24
 866 00bf 0A       		.byte	0xa
 867 00c0 000F     		.2byte	0xf00
 868 00c2 1A       		.byte	0x1a
 869 00c3 9F       		.byte	0x9f
 870 00c4 00000000 		.4byte	0
 871 00c8 00000000 		.4byte	0
 872              		.section	.debug_aranges,"",%progbits
 873 0000 3C000000 		.4byte	0x3c
 874 0004 0200     		.2byte	0x2
 875 0006 00000000 		.4byte	.Ldebug_info0
 876 000a 04       		.byte	0x4
 877 000b 00       		.byte	0
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 26


 878 000c 0000     		.2byte	0
 879 000e 0000     		.2byte	0
 880 0010 00000000 		.4byte	.LFB2
 881 0014 2C000000 		.4byte	.LFE2-.LFB2
 882 0018 00000000 		.4byte	.LFB3
 883 001c 54000000 		.4byte	.LFE3-.LFB3
 884 0020 00000000 		.4byte	.LFB4
 885 0024 20000000 		.4byte	.LFE4-.LFB4
 886 0028 00000000 		.4byte	.LFB1
 887 002c 88000000 		.4byte	.LFE1-.LFB1
 888 0030 00000000 		.4byte	.LFB5
 889 0034 28000000 		.4byte	.LFE5-.LFB5
 890 0038 00000000 		.4byte	0
 891 003c 00000000 		.4byte	0
 892              		.section	.debug_ranges,"",%progbits
 893              	.Ldebug_ranges0:
 894 0000 00000000 		.4byte	.LFB2
 895 0004 2C000000 		.4byte	.LFE2
 896 0008 00000000 		.4byte	.LFB3
 897 000c 54000000 		.4byte	.LFE3
 898 0010 00000000 		.4byte	.LFB4
 899 0014 20000000 		.4byte	.LFE4
 900 0018 00000000 		.4byte	.LFB1
 901 001c 88000000 		.4byte	.LFE1
 902 0020 00000000 		.4byte	.LFB5
 903 0024 28000000 		.4byte	.LFE5
 904 0028 00000000 		.4byte	0
 905 002c 00000000 		.4byte	0
 906              		.section	.debug_line,"",%progbits
 907              	.Ldebug_line0:
 908 0000 1F010000 		.section	.debug_str,"MS",%progbits,1
 908      02007400 
 908      00000201 
 908      FB0E0D00 
 908      01010101 
 909              	.LASF14:
 910 0000 72656733 		.ascii	"reg32\000"
 910      3200
 911              	.LASF21:
 912 0006 736C6176 		.ascii	"slaveSelect\000"
 912      6553656C 
 912      65637400 
 913              	.LASF25:
 914 0012 6D535049 		.ascii	"mSPI_sclk_m_Write\000"
 914      5F73636C 
 914      6B5F6D5F 
 914      57726974 
 914      6500
 915              	.LASF26:
 916 0024 6D535049 		.ascii	"mSPI_ss0_m_Write\000"
 916      5F737330 
 916      5F6D5F57 
 916      72697465 
 916      00
 917              	.LASF18:
 918 0035 6D535049 		.ascii	"mSPI_SpiSetActiveSlaveSelect\000"
 918      5F537069 
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 27


 918      53657441 
 918      63746976 
 918      65536C61 
 919              	.LASF24:
 920 0052 7373506F 		.ascii	"ssPolarity\000"
 920      6C617269 
 920      747900
 921              	.LASF27:
 922 005d 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 922      43313120 
 922      352E342E 
 922      31203230 
 922      31363036 
 923 0090 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m0plus -mthumb -"
 923      20726576 
 923      6973696F 
 923      6E203233 
 923      37373135 
 924 00c3 67202D4F 		.ascii	"g -Os -ffunction-sections -ffat-lto-objects\000"
 924      73202D66 
 924      66756E63 
 924      74696F6E 
 924      2D736563 
 925              	.LASF11:
 926 00ef 666C6F61 		.ascii	"float\000"
 926      7400
 927              	.LASF1:
 928 00f5 756E7369 		.ascii	"unsigned char\000"
 928      676E6564 
 928      20636861 
 928      7200
 929              	.LASF5:
 930 0103 6C6F6E67 		.ascii	"long unsigned int\000"
 930      20756E73 
 930      69676E65 
 930      6420696E 
 930      7400
 931              	.LASF19:
 932 0115 6D535049 		.ascii	"mSPI_SpiInit\000"
 932      5F537069 
 932      496E6974 
 932      00
 933              	.LASF3:
 934 0122 73686F72 		.ascii	"short unsigned int\000"
 934      7420756E 
 934      7369676E 
 934      65642069 
 934      6E7400
 935              	.LASF12:
 936 0135 646F7562 		.ascii	"double\000"
 936      6C6500
 937              	.LASF9:
 938 013c 75696E74 		.ascii	"uint16\000"
 938      313600
 939              	.LASF10:
 940 0143 75696E74 		.ascii	"uint32\000"
 940      333200
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 28


 941              	.LASF31:
 942 014a 6D535049 		.ascii	"mSPI_IntrTxMask\000"
 942      5F496E74 
 942      7254784D 
 942      61736B00 
 943              	.LASF8:
 944 015a 756E7369 		.ascii	"unsigned int\000"
 944      676E6564 
 944      20696E74 
 944      00
 945              	.LASF7:
 946 0167 6C6F6E67 		.ascii	"long long unsigned int\000"
 946      206C6F6E 
 946      6720756E 
 946      7369676E 
 946      65642069 
 947              	.LASF28:
 948 017e 47656E65 		.ascii	"Generated_Source\\PSoC4\\mSPI_SPI.c\000"
 948      72617465 
 948      645F536F 
 948      75726365 
 948      5C50536F 
 949              	.LASF22:
 950 01a0 706F6C61 		.ascii	"polarity\000"
 950      72697479 
 950      00
 951              	.LASF16:
 952 01a9 73697A65 		.ascii	"sizetype\000"
 952      74797065 
 952      00
 953              	.LASF30:
 954 01b2 6D535049 		.ascii	"mSPI_SpiPostEnable\000"
 954      5F537069 
 954      506F7374 
 954      456E6162 
 954      6C6500
 955              	.LASF6:
 956 01c5 6C6F6E67 		.ascii	"long long int\000"
 956      206C6F6E 
 956      6720696E 
 956      7400
 957              	.LASF13:
 958 01d3 63686172 		.ascii	"char\000"
 958      00
 959              	.LASF23:
 960 01d8 73706943 		.ascii	"spiCtrl\000"
 960      74726C00 
 961              	.LASF2:
 962 01e0 73686F72 		.ascii	"short int\000"
 962      7420696E 
 962      7400
 963              	.LASF17:
 964 01ea 6D535049 		.ascii	"mSPI_SpiStop\000"
 964      5F537069 
 964      53746F70 
 964      00
 965              	.LASF4:
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccHVpSuh.s 			page 29


 966 01f7 6C6F6E67 		.ascii	"long int\000"
 966      20696E74 
 966      00
 967              	.LASF15:
 968 0200 6C6F6E67 		.ascii	"long double\000"
 968      20646F75 
 968      626C6500 
 969              	.LASF0:
 970 020c 7369676E 		.ascii	"signed char\000"
 970      65642063 
 970      68617200 
 971              	.LASF20:
 972 0218 6D535049 		.ascii	"mSPI_SpiSetSlaveSelectPolarity\000"
 972      5F537069 
 972      53657453 
 972      6C617665 
 972      53656C65 
 973              	.LASF29:
 974 0237 433A5C55 		.ascii	"C:\\Users\\PC\\Documents\\PSoC Creator\\yellowChip\\"
 974      73657273 
 974      5C50435C 
 974      446F6375 
 974      6D656E74 
 975 0265 4F6C6564 		.ascii	"Oled.cydsn\000"
 975      2E637964 
 975      736E00
 976              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
