
ubuntu-preinstalled/busctl:     file format elf32-littlearm


Disassembly of section .init:

000026a4 <.init>:
    26a4:	push	{r3, lr}
    26a8:	bl	38c8 <log_oom_internal@plt+0x944>
    26ac:	pop	{r3, pc}

Disassembly of section .plt:

000026b0 <sd_bus_message_set_auto_start@plt-0x14>:
    26b0:	push	{lr}		; (str lr, [sp, #-4]!)
    26b4:	ldr	lr, [pc, #4]	; 26c0 <sd_bus_message_set_auto_start@plt-0x4>
    26b8:	add	lr, pc, lr
    26bc:	ldr	pc, [lr, #8]!
    26c0:	andeq	ip, r1, r8, lsl #12

000026c4 <sd_bus_message_set_auto_start@plt>:
    26c4:	add	ip, pc, #0, 12
    26c8:	add	ip, ip, #28, 20	; 0x1c000
    26cc:	ldr	pc, [ip, #1544]!	; 0x608

000026d0 <free_and_strdup@plt>:
    26d0:	add	ip, pc, #0, 12
    26d4:	add	ip, ip, #28, 20	; 0x1c000
    26d8:	ldr	pc, [ip, #1536]!	; 0x600

000026dc <json_variant_new_stringn@plt>:
    26dc:	add	ip, pc, #0, 12
    26e0:	add	ip, ip, #28, 20	; 0x1c000
    26e4:	ldr	pc, [ip, #1528]!	; 0x5f8

000026e8 <bus_set_address_system_remote@plt>:
    26e8:	add	ip, pc, #0, 12
    26ec:	add	ip, ip, #28, 20	; 0x1c000
    26f0:	ldr	pc, [ip, #1520]!	; 0x5f0

000026f4 <json_variant_new_object@plt>:
    26f4:	add	ip, pc, #0, 12
    26f8:	add	ip, ip, #28, 20	; 0x1c000
    26fc:	ldr	pc, [ip, #1512]!	; 0x5e8

00002700 <bus_type_is_container@plt>:
    2700:	add	ip, pc, #0, 12
    2704:	add	ip, ip, #28, 20	; 0x1c000
    2708:	ldr	pc, [ip, #1504]!	; 0x5e0

0000270c <sd_bus_start@plt>:
    270c:	add	ip, pc, #0, 12
    2710:	add	ip, ip, #28, 20	; 0x1c000
    2714:	ldr	pc, [ip, #1496]!	; 0x5d8

00002718 <version@plt>:
    2718:	add	ip, pc, #0, 12
    271c:	add	ip, ip, #28, 20	; 0x1c000
    2720:	ldr	pc, [ip, #1488]!	; 0x5d0

00002724 <path_startswith@plt>:
    2724:	add	ip, pc, #0, 12
    2728:	add	ip, ip, #28, 20	; 0x1c000
    272c:	ldr	pc, [ip, #1480]!	; 0x5c8

00002730 <sd_bus_message_set_destination@plt>:
    2730:	add	ip, pc, #0, 12
    2734:	add	ip, ip, #28, 20	; 0x1c000
    2738:	ldr	pc, [ip, #1472]!	; 0x5c0

0000273c <free@plt>:
    273c:			; <UNDEFINED> instruction: 0xe7fd4778
    2740:	add	ip, pc, #0, 12
    2744:	add	ip, ip, #28, 20	; 0x1c000
    2748:	ldr	pc, [ip, #1460]!	; 0x5b4

0000274c <sd_bus_set_monitor@plt>:
    274c:	add	ip, pc, #0, 12
    2750:	add	ip, ip, #28, 20	; 0x1c000
    2754:	ldr	pc, [ip, #1452]!	; 0x5ac

00002758 <safe_atou16_full@plt>:
    2758:	add	ip, pc, #0, 12
    275c:	add	ip, ip, #28, 20	; 0x1c000
    2760:	ldr	pc, [ip, #1444]!	; 0x5a4

00002764 <json_variant_dump@plt>:
    2764:	add	ip, pc, #0, 12
    2768:	add	ip, ip, #28, 20	; 0x1c000
    276c:	ldr	pc, [ip, #1436]!	; 0x59c

00002770 <log_open@plt>:
    2770:	add	ip, pc, #0, 12
    2774:	add	ip, ip, #28, 20	; 0x1c000
    2778:	ldr	pc, [ip, #1428]!	; 0x594

0000277c <log_show_color@plt>:
    277c:	add	ip, pc, #0, 12
    2780:	add	ip, ip, #28, 20	; 0x1c000
    2784:	ldr	pc, [ip, #1420]!	; 0x58c

00002788 <qsort@plt>:
    2788:	add	ip, pc, #0, 12
    278c:	add	ip, ip, #28, 20	; 0x1c000
    2790:	ldr	pc, [ip, #1412]!	; 0x584

00002794 <bus_message_type_to_string@plt>:
    2794:	add	ip, pc, #0, 12
    2798:	add	ip, ip, #28, 20	; 0x1c000
    279c:	ldr	pc, [ip, #1404]!	; 0x57c

000027a0 <log_assert_failed_unreachable_realm@plt>:
    27a0:	add	ip, pc, #0, 12
    27a4:	add	ip, ip, #28, 20	; 0x1c000
    27a8:	ldr	pc, [ip, #1396]!	; 0x574

000027ac <sd_bus_creds_get_description@plt>:
    27ac:	add	ip, pc, #0, 12
    27b0:	add	ip, ip, #28, 20	; 0x1c000
    27b4:	ldr	pc, [ip, #1388]!	; 0x56c

000027b8 <sd_bus_message_append_basic@plt>:
    27b8:	add	ip, pc, #0, 12
    27bc:	add	ip, ip, #28, 20	; 0x1c000
    27c0:	ldr	pc, [ip, #1380]!	; 0x564

000027c4 <json_variant_unref_many@plt>:
    27c4:	add	ip, pc, #0, 12
    27c8:	add	ip, ip, #28, 20	; 0x1c000
    27cc:	ldr	pc, [ip, #1372]!	; 0x55c

000027d0 <table_add_cell_full@plt>:
    27d0:	add	ip, pc, #0, 12
    27d4:	add	ip, ip, #28, 20	; 0x1c000
    27d8:	ldr	pc, [ip, #1364]!	; 0x554

000027dc <sd_bus_get_scope@plt>:
    27dc:	add	ip, pc, #0, 12
    27e0:	add	ip, ip, #28, 20	; 0x1c000
    27e4:	ldr	pc, [ip, #1356]!	; 0x54c

000027e8 <sd_bus_message_at_end@plt>:
    27e8:	add	ip, pc, #0, 12
    27ec:	add	ip, ip, #28, 20	; 0x1c000
    27f0:	ldr	pc, [ip, #1348]!	; 0x544

000027f4 <json_variant_new_real@plt>:
    27f4:	add	ip, pc, #0, 12
    27f8:	add	ip, ip, #28, 20	; 0x1c000
    27fc:	ldr	pc, [ip, #1340]!	; 0x53c

00002800 <table_print_json@plt>:
    2800:	add	ip, pc, #0, 12
    2804:	add	ip, ip, #28, 20	; 0x1c000
    2808:	ldr	pc, [ip, #1332]!	; 0x534

0000280c <fflush_and_check@plt>:
    280c:	add	ip, pc, #0, 12
    2810:	add	ip, ip, #28, 20	; 0x1c000
    2814:	ldr	pc, [ip, #1324]!	; 0x52c

00002818 <safe_atoi16@plt>:
    2818:	add	ip, pc, #0, 12
    281c:	add	ip, ip, #28, 20	; 0x1c000
    2820:	ldr	pc, [ip, #1316]!	; 0x524

00002824 <path_join_internal@plt>:
    2824:	add	ip, pc, #0, 12
    2828:	add	ip, ip, #28, 20	; 0x1c000
    282c:	ldr	pc, [ip, #1308]!	; 0x51c

00002830 <sd_bus_get_name_creds@plt>:
    2830:	add	ip, pc, #0, 12
    2834:	add	ip, ip, #28, 20	; 0x1c000
    2838:	ldr	pc, [ip, #1300]!	; 0x514

0000283c <internal_hashmap_iterate@plt>:
    283c:	add	ip, pc, #0, 12
    2840:	add	ip, ip, #28, 20	; 0x1c000
    2844:	ldr	pc, [ip, #1292]!	; 0x50c

00002848 <json_build@plt>:
    2848:	add	ip, pc, #0, 12
    284c:	add	ip, ip, #28, 20	; 0x1c000
    2850:	ldr	pc, [ip, #1284]!	; 0x504

00002854 <strcmp_ptr@plt>:
    2854:			; <UNDEFINED> instruction: 0xe7fd4778
    2858:	add	ip, pc, #0, 12
    285c:	add	ip, ip, #28, 20	; 0x1c000
    2860:	ldr	pc, [ip, #1272]!	; 0x4f8

00002864 <ask_password_agent_close@plt>:
    2864:	add	ip, pc, #0, 12
    2868:	add	ip, ip, #28, 20	; 0x1c000
    286c:	ldr	pc, [ip, #1264]!	; 0x4f0

00002870 <polkit_agent_close@plt>:
    2870:	add	ip, pc, #0, 12
    2874:	add	ip, ip, #28, 20	; 0x1c000
    2878:	ldr	pc, [ip, #1256]!	; 0x4e8

0000287c <strextend_with_separator@plt>:
    287c:	add	ip, pc, #0, 12
    2880:	add	ip, ip, #28, 20	; 0x1c000
    2884:	ldr	pc, [ip, #1248]!	; 0x4e0

00002888 <mac_selinux_finish@plt>:
    2888:	add	ip, pc, #0, 12
    288c:	add	ip, ip, #28, 20	; 0x1c000
    2890:	ldr	pc, [ip, #1240]!	; 0x4d8

00002894 <sd_bus_creds_get_euid@plt>:
    2894:	add	ip, pc, #0, 12
    2898:	add	ip, ip, #28, 20	; 0x1c000
    289c:	ldr	pc, [ip, #1232]!	; 0x4d0

000028a0 <safe_atod@plt>:
    28a0:	add	ip, pc, #0, 12
    28a4:	add	ip, ip, #28, 20	; 0x1c000
    28a8:	ldr	pc, [ip, #1224]!	; 0x4c8

000028ac <stpcpy@plt>:
    28ac:	add	ip, pc, #0, 12
    28b0:	add	ip, ip, #28, 20	; 0x1c000
    28b4:	ldr	pc, [ip, #1216]!	; 0x4c0

000028b8 <xml_tokenize@plt>:
    28b8:	add	ip, pc, #0, 12
    28bc:	add	ip, ip, #28, 20	; 0x1c000
    28c0:	ldr	pc, [ip, #1208]!	; 0x4b8

000028c4 <sd_bus_message_new_signal@plt>:
    28c4:	add	ip, pc, #0, 12
    28c8:	add	ip, ip, #28, 20	; 0x1c000
    28cc:	ldr	pc, [ip, #1200]!	; 0x4b0

000028d0 <safe_atollu@plt>:
    28d0:	add	ip, pc, #0, 12
    28d4:	add	ip, ip, #28, 20	; 0x1c000
    28d8:	ldr	pc, [ip, #1192]!	; 0x4a8

000028dc <sd_notifyf@plt>:
    28dc:	add	ip, pc, #0, 12
    28e0:	add	ip, ip, #28, 20	; 0x1c000
    28e4:	ldr	pc, [ip, #1184]!	; 0x4a0

000028e8 <sd_bus_message_set_allow_interactive_authorization@plt>:
    28e8:	add	ip, pc, #0, 12
    28ec:	add	ip, ip, #28, 20	; 0x1c000
    28f0:	ldr	pc, [ip, #1176]!	; 0x498

000028f4 <puts@plt>:
    28f4:	add	ip, pc, #0, 12
    28f8:	add	ip, ip, #28, 20	; 0x1c000
    28fc:	ldr	pc, [ip, #1168]!	; 0x490

00002900 <json_variant_new_unsigned@plt>:
    2900:	add	ip, pc, #0, 12
    2904:	add	ip, ip, #28, 20	; 0x1c000
    2908:	ldr	pc, [ip, #1160]!	; 0x488

0000290c <internal_set_new@plt>:
    290c:	add	ip, pc, #0, 12
    2910:	add	ip, ip, #28, 20	; 0x1c000
    2914:	ldr	pc, [ip, #1152]!	; 0x480

00002918 <json_variant_unref@plt>:
    2918:	add	ip, pc, #0, 12
    291c:	add	ip, ip, #28, 20	; 0x1c000
    2920:	ldr	pc, [ip, #1144]!	; 0x478

00002924 <sd_bus_message_is_signal@plt>:
    2924:	add	ip, pc, #0, 12
    2928:	add	ip, ip, #28, 20	; 0x1c000
    292c:	ldr	pc, [ip, #1136]!	; 0x470

00002930 <internal_hashmap_get_strv@plt>:
    2930:	add	ip, pc, #0, 12
    2934:	add	ip, ip, #28, 20	; 0x1c000
    2938:	ldr	pc, [ip, #1128]!	; 0x468

0000293c <signature_element_length@plt>:
    293c:	add	ip, pc, #0, 12
    2940:	add	ip, ip, #28, 20	; 0x1c000
    2944:	ldr	pc, [ip, #1120]!	; 0x460

00002948 <internal_hashmap_new@plt>:
    2948:	add	ip, pc, #0, 12
    294c:	add	ip, ip, #28, 20	; 0x1c000
    2950:	ldr	pc, [ip, #1112]!	; 0x458

00002954 <__fprintf_chk@plt>:
    2954:	add	ip, pc, #0, 12
    2958:	add	ip, ip, #28, 20	; 0x1c000
    295c:	ldr	pc, [ip, #1104]!	; 0x450

00002960 <strv_sort@plt>:
    2960:	add	ip, pc, #0, 12
    2964:	add	ip, ip, #28, 20	; 0x1c000
    2968:	ldr	pc, [ip, #1096]!	; 0x448

0000296c <set_put@plt>:
    296c:	add	ip, pc, #0, 12
    2970:	add	ip, ip, #28, 20	; 0x1c000
    2974:	ldr	pc, [ip, #1088]!	; 0x440

00002978 <json_variant_new_integer@plt>:
    2978:	add	ip, pc, #0, 12
    297c:	add	ip, ip, #28, 20	; 0x1c000
    2980:	ldr	pc, [ip, #1080]!	; 0x438

00002984 <putchar@plt>:
    2984:	add	ip, pc, #0, 12
    2988:	add	ip, ip, #28, 20	; 0x1c000
    298c:	ldr	pc, [ip, #1072]!	; 0x430

00002990 <memset@plt>:
    2990:	add	ip, pc, #0, 12
    2994:	add	ip, ip, #28, 20	; 0x1c000
    2998:	ldr	pc, [ip, #1064]!	; 0x428

0000299c <strspn@plt>:
    299c:	add	ip, pc, #0, 12
    29a0:	add	ip, ip, #28, 20	; 0x1c000
    29a4:	ldr	pc, [ip, #1056]!	; 0x420

000029a8 <internal_hashmap_first_key_and_value@plt>:
    29a8:	add	ip, pc, #0, 12
    29ac:	add	ip, ip, #28, 20	; 0x1c000
    29b0:	ldr	pc, [ip, #1048]!	; 0x418

000029b4 <log_get_max_level_realm@plt>:
    29b4:	add	ip, pc, #0, 12
    29b8:	add	ip, ip, #28, 20	; 0x1c000
    29bc:	ldr	pc, [ip, #1040]!	; 0x410

000029c0 <bus_pcap_header@plt>:
    29c0:	add	ip, pc, #0, 12
    29c4:	add	ip, ip, #28, 20	; 0x1c000
    29c8:	ldr	pc, [ip, #1032]!	; 0x408

000029cc <sd_bus_get_bus_id@plt>:
    29cc:	add	ip, pc, #0, 12
    29d0:	add	ip, ip, #28, 20	; 0x1c000
    29d4:	ldr	pc, [ip, #1024]!	; 0x400

000029d8 <bus_creds_dump@plt>:
    29d8:	add	ip, pc, #0, 12
    29dc:	add	ip, ip, #28, 20	; 0x1c000
    29e0:	ldr	pc, [ip, #1016]!	; 0x3f8

000029e4 <table_set_header@plt>:
    29e4:	add	ip, pc, #0, 12
    29e8:	add	ip, ip, #28, 20	; 0x1c000
    29ec:	ldr	pc, [ip, #1008]!	; 0x3f0

000029f0 <sd_bus_creds_get_pid@plt>:
    29f0:	add	ip, pc, #0, 12
    29f4:	add	ip, ip, #28, 20	; 0x1c000
    29f8:	ldr	pc, [ip, #1000]!	; 0x3e8

000029fc <abort@plt>:
    29fc:	add	ip, pc, #0, 12
    2a00:	add	ip, ip, #28, 20	; 0x1c000
    2a04:	ldr	pc, [ip, #992]!	; 0x3e0

00002a08 <string_hash_func@plt>:
    2a08:	add	ip, pc, #0, 12
    2a0c:	add	ip, ip, #28, 20	; 0x1c000
    2a10:	ldr	pc, [ip, #984]!	; 0x3d8

00002a14 <sd_bus_creds_get_session@plt>:
    2a14:	add	ip, pc, #0, 12
    2a18:	add	ip, ip, #28, 20	; 0x1c000
    2a1c:	ldr	pc, [ip, #976]!	; 0x3d0

00002a20 <dispatch_verb@plt>:
    2a20:	add	ip, pc, #0, 12
    2a24:	add	ip, ip, #28, 20	; 0x1c000
    2a28:	ldr	pc, [ip, #968]!	; 0x3c8

00002a2c <json_variant_new_boolean@plt>:
    2a2c:	add	ip, pc, #0, 12
    2a30:	add	ip, ip, #28, 20	; 0x1c000
    2a34:	ldr	pc, [ip, #960]!	; 0x3c0

00002a38 <json_variant_new_array@plt>:
    2a38:	add	ip, pc, #0, 12
    2a3c:	add	ip, ip, #28, 20	; 0x1c000
    2a40:	ldr	pc, [ip, #952]!	; 0x3b8

00002a44 <sd_bus_send@plt>:
    2a44:	add	ip, pc, #0, 12
    2a48:	add	ip, ip, #28, 20	; 0x1c000
    2a4c:	ldr	pc, [ip, #944]!	; 0x3b0

00002a50 <sd_bus_error_free@plt>:
    2a50:	add	ip, pc, #0, 12
    2a54:	add	ip, ip, #28, 20	; 0x1c000
    2a58:	ldr	pc, [ip, #936]!	; 0x3a8

00002a5c <sd_bus_creds_get_unit@plt>:
    2a5c:	add	ip, pc, #0, 12
    2a60:	add	ip, ip, #28, 20	; 0x1c000
    2a64:	ldr	pc, [ip, #928]!	; 0x3a0

00002a68 <ellipsize_mem@plt>:
    2a68:	add	ip, pc, #0, 12
    2a6c:	add	ip, ip, #28, 20	; 0x1c000
    2a70:	ldr	pc, [ip, #920]!	; 0x398

00002a74 <sd_bus_flush_close_unref@plt>:
    2a74:	add	ip, pc, #0, 12
    2a78:	add	ip, ip, #28, 20	; 0x1c000
    2a7c:	ldr	pc, [ip, #912]!	; 0x390

00002a80 <sd_bus_negotiate_fds@plt>:
    2a80:	add	ip, pc, #0, 12
    2a84:	add	ip, ip, #28, 20	; 0x1c000
    2a88:	ldr	pc, [ip, #904]!	; 0x388

00002a8c <sd_bus_message_get_signature@plt>:
    2a8c:	add	ip, pc, #0, 12
    2a90:	add	ip, ip, #28, 20	; 0x1c000
    2a94:	ldr	pc, [ip, #896]!	; 0x380

00002a98 <sd_bus_message_exit_container@plt>:
    2a98:	add	ip, pc, #0, 12
    2a9c:	add	ip, ip, #28, 20	; 0x1c000
    2aa0:	ldr	pc, [ip, #888]!	; 0x378

00002aa4 <table_new_internal@plt>:
    2aa4:	add	ip, pc, #0, 12
    2aa8:	add	ip, ip, #28, 20	; 0x1c000
    2aac:	ldr	pc, [ip, #880]!	; 0x370

00002ab0 <safe_atou8@plt>:
    2ab0:	add	ip, pc, #0, 12
    2ab4:	add	ip, ip, #28, 20	; 0x1c000
    2ab8:	ldr	pc, [ip, #872]!	; 0x368

00002abc <set_put_strdup@plt>:
    2abc:	add	ip, pc, #0, 12
    2ac0:	add	ip, ip, #28, 20	; 0x1c000
    2ac4:	ldr	pc, [ip, #864]!	; 0x360

00002ac8 <sd_bus_message_skip@plt>:
    2ac8:	add	ip, pc, #0, 12
    2acc:	add	ip, ip, #28, 20	; 0x1c000
    2ad0:	ldr	pc, [ip, #856]!	; 0x358

00002ad4 <table_set_sort@plt>:
    2ad4:	add	ip, pc, #0, 12
    2ad8:	add	ip, ip, #28, 20	; 0x1c000
    2adc:	ldr	pc, [ip, #848]!	; 0x350

00002ae0 <sd_bus_message_enter_container@plt>:
    2ae0:	add	ip, pc, #0, 12
    2ae4:	add	ip, ip, #28, 20	; 0x1c000
    2ae8:	ldr	pc, [ip, #840]!	; 0x348

00002aec <service_name_is_valid@plt>:
    2aec:	add	ip, pc, #0, 12
    2af0:	add	ip, ip, #28, 20	; 0x1c000
    2af4:	ldr	pc, [ip, #832]!	; 0x340

00002af8 <greedy_realloc@plt>:
    2af8:	add	ip, pc, #0, 12
    2afc:	add	ip, ip, #28, 20	; 0x1c000
    2b00:	ldr	pc, [ip, #824]!	; 0x338

00002b04 <sd_bus_creds_unref@plt>:
    2b04:	add	ip, pc, #0, 12
    2b08:	add	ip, ip, #28, 20	; 0x1c000
    2b0c:	ldr	pc, [ip, #816]!	; 0x330

00002b10 <fileno@plt>:
    2b10:	add	ip, pc, #0, 12
    2b14:	add	ip, ip, #28, 20	; 0x1c000
    2b18:	ldr	pc, [ip, #808]!	; 0x328

00002b1c <table_set_align_percent@plt>:
    2b1c:	add	ip, pc, #0, 12
    2b20:	add	ip, ip, #28, 20	; 0x1c000
    2b24:	ldr	pc, [ip, #800]!	; 0x320

00002b28 <sd_bus_message_new_method_call@plt>:
    2b28:	add	ip, pc, #0, 12
    2b2c:	add	ip, ip, #28, 20	; 0x1c000
    2b30:	ldr	pc, [ip, #792]!	; 0x318

00002b34 <safe_atoi@plt>:
    2b34:	add	ip, pc, #0, 12
    2b38:	add	ip, ip, #28, 20	; 0x1c000
    2b3c:	ldr	pc, [ip, #784]!	; 0x310

00002b40 <table_add_many_internal@plt>:
    2b40:	add	ip, pc, #0, 12
    2b44:	add	ip, ip, #28, 20	; 0x1c000
    2b48:	ldr	pc, [ip, #776]!	; 0x308

00002b4c <__stack_chk_fail@plt>:
    2b4c:	add	ip, pc, #0, 12
    2b50:	add	ip, ip, #28, 20	; 0x1c000
    2b54:	ldr	pc, [ip, #768]!	; 0x300

00002b58 <terminal_urlify_man@plt>:
    2b58:	add	ip, pc, #0, 12
    2b5c:	add	ip, ip, #28, 20	; 0x1c000
    2b60:	ldr	pc, [ip, #760]!	; 0x2f8

00002b64 <internal_hashmap_free@plt>:
    2b64:	add	ip, pc, #0, 12
    2b68:	add	ip, ip, #28, 20	; 0x1c000
    2b6c:	ldr	pc, [ip, #752]!	; 0x2f0

00002b70 <sd_bus_wait@plt>:
    2b70:	add	ip, pc, #0, 12
    2b74:	add	ip, ip, #28, 20	; 0x1c000
    2b78:	ldr	pc, [ip, #744]!	; 0x2e8

00002b7c <internal_hashmap_contains@plt>:
    2b7c:	add	ip, pc, #0, 12
    2b80:	add	ip, ip, #28, 20	; 0x1c000
    2b84:	ldr	pc, [ip, #736]!	; 0x2e0

00002b88 <table_set_empty_string@plt>:
    2b88:	add	ip, pc, #0, 12
    2b8c:	add	ip, ip, #28, 20	; 0x1c000
    2b90:	ldr	pc, [ip, #728]!	; 0x2d8

00002b94 <isatty@plt>:
    2b94:	add	ip, pc, #0, 12
    2b98:	add	ip, ip, #28, 20	; 0x1c000
    2b9c:	ldr	pc, [ip, #720]!	; 0x2d0

00002ba0 <parse_sec@plt>:
    2ba0:	add	ip, pc, #0, 12
    2ba4:	add	ip, ip, #28, 20	; 0x1c000
    2ba8:	ldr	pc, [ip, #712]!	; 0x2c8

00002bac <internal_hashmap_size@plt>:
    2bac:	add	ip, pc, #0, 12
    2bb0:	add	ip, ip, #28, 20	; 0x1c000
    2bb4:	ldr	pc, [ip, #704]!	; 0x2c0

00002bb8 <set_iterate@plt>:
    2bb8:	add	ip, pc, #0, 12
    2bbc:	add	ip, ip, #28, 20	; 0x1c000
    2bc0:	ldr	pc, [ip, #696]!	; 0x2b8

00002bc4 <sd_bus_message_rewind@plt>:
    2bc4:	add	ip, pc, #0, 12
    2bc8:	add	ip, ip, #28, 20	; 0x1c000
    2bcc:	ldr	pc, [ip, #688]!	; 0x2b0

00002bd0 <special_glyph@plt>:
    2bd0:	add	ip, pc, #0, 12
    2bd4:	add	ip, ip, #28, 20	; 0x1c000
    2bd8:	ldr	pc, [ip, #680]!	; 0x2a8

00002bdc <sd_bus_creds_get_unique_name@plt>:
    2bdc:	add	ip, pc, #0, 12
    2be0:	add	ip, ip, #28, 20	; 0x1c000
    2be4:	ldr	pc, [ip, #672]!	; 0x2a0

00002be8 <bus_set_address_system@plt>:
    2be8:	add	ip, pc, #0, 12
    2bec:	add	ip, ip, #28, 20	; 0x1c000
    2bf0:	ldr	pc, [ip, #664]!	; 0x298

00002bf4 <parse_boolean@plt>:
    2bf4:	add	ip, pc, #0, 12
    2bf8:	add	ip, ip, #28, 20	; 0x1c000
    2bfc:	ldr	pc, [ip, #656]!	; 0x290

00002c00 <sd_bus_message_peek_type@plt>:
    2c00:	add	ip, pc, #0, 12
    2c04:	add	ip, ip, #28, 20	; 0x1c000
    2c08:	ldr	pc, [ip, #648]!	; 0x288

00002c0c <sd_bus_negotiate_timestamp@plt>:
    2c0c:	add	ip, pc, #0, 12
    2c10:	add	ip, ip, #28, 20	; 0x1c000
    2c14:	ldr	pc, [ip, #640]!	; 0x280

00002c18 <sd_bus_message_open_container@plt>:
    2c18:	add	ip, pc, #0, 12
    2c1c:	add	ip, ip, #28, 20	; 0x1c000
    2c20:	ldr	pc, [ip, #632]!	; 0x278

00002c24 <sd_bus_message_set_expect_reply@plt>:
    2c24:	add	ip, pc, #0, 12
    2c28:	add	ip, ip, #28, 20	; 0x1c000
    2c2c:	ldr	pc, [ip, #624]!	; 0x270

00002c30 <table_unref@plt>:
    2c30:	add	ip, pc, #0, 12
    2c34:	add	ip, ip, #28, 20	; 0x1c000
    2c38:	ldr	pc, [ip, #616]!	; 0x268

00002c3c <getopt_long@plt>:
    2c3c:	add	ip, pc, #0, 12
    2c40:	add	ip, ip, #28, 20	; 0x1c000
    2c44:	ldr	pc, [ip, #608]!	; 0x260

00002c48 <sd_bus_message_unref@plt>:
    2c48:	add	ip, pc, #0, 12
    2c4c:	add	ip, ip, #28, 20	; 0x1c000
    2c50:	ldr	pc, [ip, #600]!	; 0x258

00002c54 <pager_close@plt>:
    2c54:	add	ip, pc, #0, 12
    2c58:	add	ip, ip, #28, 20	; 0x1c000
    2c5c:	ldr	pc, [ip, #592]!	; 0x250

00002c60 <sd_bus_creds_new_from_pid@plt>:
    2c60:	add	ip, pc, #0, 12
    2c64:	add	ip, ip, #28, 20	; 0x1c000
    2c68:	ldr	pc, [ip, #584]!	; 0x248

00002c6c <sd_bus_set_watch_bind@plt>:
    2c6c:	add	ip, pc, #0, 12
    2c70:	add	ip, ip, #28, 20	; 0x1c000
    2c74:	ldr	pc, [ip, #576]!	; 0x240

00002c78 <safe_atolli@plt>:
    2c78:	add	ip, pc, #0, 12
    2c7c:	add	ip, ip, #28, 20	; 0x1c000
    2c80:	ldr	pc, [ip, #568]!	; 0x238

00002c84 <table_set_width@plt>:
    2c84:	add	ip, pc, #0, 12
    2c88:	add	ip, ip, #28, 20	; 0x1c000
    2c8c:	ldr	pc, [ip, #560]!	; 0x230

00002c90 <sd_bus_message_close_container@plt>:
    2c90:	add	ip, pc, #0, 12
    2c94:	add	ip, ip, #28, 20	; 0x1c000
    2c98:	ldr	pc, [ip, #552]!	; 0x228

00002c9c <table_print@plt>:
    2c9c:	add	ip, pc, #0, 12
    2ca0:	add	ip, ip, #28, 20	; 0x1c000
    2ca4:	ldr	pc, [ip, #544]!	; 0x220

00002ca8 <sd_bus_creds_get_comm@plt>:
    2ca8:	add	ip, pc, #0, 12
    2cac:	add	ip, ip, #28, 20	; 0x1c000
    2cb0:	ldr	pc, [ip, #536]!	; 0x218

00002cb4 <calloc@plt>:
    2cb4:	add	ip, pc, #0, 12
    2cb8:	add	ip, ip, #28, 20	; 0x1c000
    2cbc:	ldr	pc, [ip, #528]!	; 0x210

00002cc0 <sd_bus_message_read@plt>:
    2cc0:	add	ip, pc, #0, 12
    2cc4:	add	ip, ip, #28, 20	; 0x1c000
    2cc8:	ldr	pc, [ip, #520]!	; 0x208

00002ccc <sd_bus_get_owner_creds@plt>:
    2ccc:	add	ip, pc, #0, 12
    2cd0:	add	ip, ip, #28, 20	; 0x1c000
    2cd4:	ldr	pc, [ip, #512]!	; 0x200

00002cd8 <strjoin_real@plt>:
    2cd8:	add	ip, pc, #0, 12
    2cdc:	add	ip, ip, #28, 20	; 0x1c000
    2ce0:	ldr	pc, [ip, #504]!	; 0x1f8

00002ce4 <json_variant_new_null@plt>:
    2ce4:	add	ip, pc, #0, 12
    2ce8:	add	ip, ip, #28, 20	; 0x1c000
    2cec:	ldr	pc, [ip, #496]!	; 0x1f0

00002cf0 <sd_bus_set_bus_client@plt>:
    2cf0:	add	ip, pc, #0, 12
    2cf4:	add	ip, ip, #28, 20	; 0x1c000
    2cf8:	ldr	pc, [ip, #488]!	; 0x1e8

00002cfc <fputc@plt>:
    2cfc:	add	ip, pc, #0, 12
    2d00:	add	ip, ip, #28, 20	; 0x1c000
    2d04:	ldr	pc, [ip, #480]!	; 0x1e0

00002d08 <fwrite@plt>:
    2d08:	add	ip, pc, #0, 12
    2d0c:	add	ip, ip, #28, 20	; 0x1c000
    2d10:	ldr	pc, [ip, #472]!	; 0x1d8

00002d14 <safe_atou_full@plt>:
    2d14:	add	ip, pc, #0, 12
    2d18:	add	ip, ip, #28, 20	; 0x1c000
    2d1c:	ldr	pc, [ip, #464]!	; 0x1d0

00002d20 <memcpy@plt>:
    2d20:	add	ip, pc, #0, 12
    2d24:	add	ip, ip, #28, 20	; 0x1c000
    2d28:	ldr	pc, [ip, #456]!	; 0x1c8

00002d2c <strv_extend@plt>:
    2d2c:	add	ip, pc, #0, 12
    2d30:	add	ip, ip, #28, 20	; 0x1c000
    2d34:	ldr	pc, [ip, #448]!	; 0x1c0

00002d38 <on_tty@plt>:
    2d38:	add	ip, pc, #0, 12
    2d3c:	add	ip, ip, #28, 20	; 0x1c000
    2d40:	ldr	pc, [ip, #440]!	; 0x1b8

00002d44 <sd_bus_list_names@plt>:
    2d44:	add	ip, pc, #0, 12
    2d48:	add	ip, ip, #28, 20	; 0x1c000
    2d4c:	ldr	pc, [ip, #432]!	; 0x1b0

00002d50 <safe_fclose@plt>:
    2d50:	add	ip, pc, #0, 12
    2d54:	add	ip, ip, #28, 20	; 0x1c000
    2d58:	ldr	pc, [ip, #424]!	; 0x1a8

00002d5c <strlen@plt>:
    2d5c:	add	ip, pc, #0, 12
    2d60:	add	ip, ip, #28, 20	; 0x1c000
    2d64:	ldr	pc, [ip, #416]!	; 0x1a0

00002d68 <internal_hashmap_get@plt>:
    2d68:	add	ip, pc, #0, 12
    2d6c:	add	ip, ip, #28, 20	; 0x1c000
    2d70:	ldr	pc, [ip, #408]!	; 0x198

00002d74 <sd_bus_process@plt>:
    2d74:	add	ip, pc, #0, 12
    2d78:	add	ip, ip, #28, 20	; 0x1c000
    2d7c:	ldr	pc, [ip, #400]!	; 0x190

00002d80 <table_set_display@plt>:
    2d80:	add	ip, pc, #0, 12
    2d84:	add	ip, ip, #28, 20	; 0x1c000
    2d88:	ldr	pc, [ip, #392]!	; 0x188

00002d8c <open_memstream_unlocked@plt>:
    2d8c:	add	ip, pc, #0, 12
    2d90:	add	ip, ip, #28, 20	; 0x1c000
    2d94:	ldr	pc, [ip, #384]!	; 0x180

00002d98 <sd_bus_get_unique_name@plt>:
    2d98:	add	ip, pc, #0, 12
    2d9c:	add	ip, ip, #28, 20	; 0x1c000
    2da0:	ldr	pc, [ip, #376]!	; 0x178

00002da4 <sd_bus_get_name_machine_id@plt>:
    2da4:	add	ip, pc, #0, 12
    2da8:	add	ip, ip, #28, 20	; 0x1c000
    2dac:	ldr	pc, [ip, #368]!	; 0x170

00002db0 <sd_bus_message_is_empty@plt>:
    2db0:	add	ip, pc, #0, 12
    2db4:	add	ip, ip, #28, 20	; 0x1c000
    2db8:	ldr	pc, [ip, #360]!	; 0x168

00002dbc <sd_bus_get_address@plt>:
    2dbc:	add	ip, pc, #0, 12
    2dc0:	add	ip, ip, #28, 20	; 0x1c000
    2dc4:	ldr	pc, [ip, #352]!	; 0x160

00002dc8 <bus_error_message@plt>:
    2dc8:	add	ip, pc, #0, 12
    2dcc:	add	ip, ip, #28, 20	; 0x1c000
    2dd0:	ldr	pc, [ip, #344]!	; 0x158

00002dd4 <sd_bus_new@plt>:
    2dd4:	add	ip, pc, #0, 12
    2dd8:	add	ip, ip, #28, 20	; 0x1c000
    2ddc:	ldr	pc, [ip, #336]!	; 0x150

00002de0 <strcmp@plt>:
    2de0:	add	ip, pc, #0, 12
    2de4:	add	ip, ip, #28, 20	; 0x1c000
    2de8:	ldr	pc, [ip, #328]!	; 0x148

00002dec <sd_bus_message_read_basic@plt>:
    2dec:	add	ip, pc, #0, 12
    2df0:	add	ip, ip, #28, 20	; 0x1c000
    2df4:	ldr	pc, [ip, #320]!	; 0x140

00002df8 <log_parse_environment_realm@plt>:
    2df8:	add	ip, pc, #0, 12
    2dfc:	add	ip, ip, #28, 20	; 0x1c000
    2e00:	ldr	pc, [ip, #312]!	; 0x138

00002e04 <bus_message_pcap_frame@plt>:
    2e04:			; <UNDEFINED> instruction: 0xe7fd4778
    2e08:	add	ip, pc, #0, 12
    2e0c:	add	ip, ip, #28, 20	; 0x1c000
    2e10:	ldr	pc, [ip, #300]!	; 0x12c

00002e14 <bus_set_address_user@plt>:
    2e14:	add	ip, pc, #0, 12
    2e18:	add	ip, ip, #28, 20	; 0x1c000
    2e1c:	ldr	pc, [ip, #292]!	; 0x124

00002e20 <uid_to_name@plt>:
    2e20:	add	ip, pc, #0, 12
    2e24:	add	ip, ip, #28, 20	; 0x1c000
    2e28:	ldr	pc, [ip, #284]!	; 0x11c

00002e2c <sd_bus_call_method@plt>:
    2e2c:	add	ip, pc, #0, 12
    2e30:	add	ip, ip, #28, 20	; 0x1c000
    2e34:	ldr	pc, [ip, #276]!	; 0x114

00002e38 <parse_pid@plt>:
    2e38:	add	ip, pc, #0, 12
    2e3c:	add	ip, ip, #28, 20	; 0x1c000
    2e40:	ldr	pc, [ip, #268]!	; 0x10c

00002e44 <sd_bus_call@plt>:
    2e44:	add	ip, pc, #0, 12
    2e48:	add	ip, ip, #28, 20	; 0x1c000
    2e4c:	ldr	pc, [ip, #260]!	; 0x104

00002e50 <sd_bus_set_address@plt>:
    2e50:	add	ip, pc, #0, 12
    2e54:	add	ip, ip, #28, 20	; 0x1c000
    2e58:	ldr	pc, [ip, #252]!	; 0xfc

00002e5c <parse_size@plt>:
    2e5c:	add	ip, pc, #0, 12
    2e60:	add	ip, ip, #28, 20	; 0x1c000
    2e64:	ldr	pc, [ip, #244]!	; 0xf4

00002e68 <fflush@plt>:
    2e68:	add	ip, pc, #0, 12
    2e6c:	add	ip, ip, #28, 20	; 0x1c000
    2e70:	ldr	pc, [ip, #236]!	; 0xec

00002e74 <log_assert_failed_realm@plt>:
    2e74:	add	ip, pc, #0, 12
    2e78:	add	ip, ip, #28, 20	; 0x1c000
    2e7c:	ldr	pc, [ip, #228]!	; 0xe4

00002e80 <sd_bus_message_dump@plt>:
    2e80:			; <UNDEFINED> instruction: 0xe7fd4778
    2e84:	add	ip, pc, #0, 12
    2e88:	add	ip, ip, #28, 20	; 0x1c000
    2e8c:	ldr	pc, [ip, #216]!	; 0xd8

00002e90 <bus_set_address_system_machine@plt>:
    2e90:	add	ip, pc, #0, 12
    2e94:	add	ip, ip, #28, 20	; 0x1c000
    2e98:	ldr	pc, [ip, #208]!	; 0xd0

00002e9c <log_internal_realm@plt>:
    2e9c:	add	ip, pc, #0, 12
    2ea0:	add	ip, ip, #28, 20	; 0x1c000
    2ea4:	ldr	pc, [ip, #200]!	; 0xc8

00002ea8 <strv_free@plt>:
    2ea8:			; <UNDEFINED> instruction: 0xe7fd4778
    2eac:	add	ip, pc, #0, 12
    2eb0:	add	ip, ip, #28, 20	; 0x1c000
    2eb4:	ldr	pc, [ip, #188]!	; 0xbc

00002eb8 <pager_open@plt>:
    2eb8:	add	ip, pc, #0, 12
    2ebc:	add	ip, ip, #28, 20	; 0x1c000
    2ec0:	ldr	pc, [ip, #180]!	; 0xb4

00002ec4 <fputs@plt>:
    2ec4:	add	ip, pc, #0, 12
    2ec8:	add	ip, ip, #28, 20	; 0x1c000
    2ecc:	ldr	pc, [ip, #172]!	; 0xac

00002ed0 <__libc_start_main@plt>:
    2ed0:	add	ip, pc, #0, 12
    2ed4:	add	ip, ip, #28, 20	; 0x1c000
    2ed8:	ldr	pc, [ip, #164]!	; 0xa4

00002edc <colors_enabled@plt>:
    2edc:	add	ip, pc, #0, 12
    2ee0:	add	ip, ip, #28, 20	; 0x1c000
    2ee4:	ldr	pc, [ip, #156]!	; 0x9c

00002ee8 <cescape@plt>:
    2ee8:	add	ip, pc, #0, 12
    2eec:	add	ip, ip, #28, 20	; 0x1c000
    2ef0:	ldr	pc, [ip, #148]!	; 0x94

00002ef4 <__gmon_start__@plt>:
    2ef4:	add	ip, pc, #0, 12
    2ef8:	add	ip, ip, #28, 20	; 0x1c000
    2efc:	ldr	pc, [ip, #140]!	; 0x8c

00002f00 <sd_bus_message_append@plt>:
    2f00:	add	ip, pc, #0, 12
    2f04:	add	ip, ip, #28, 20	; 0x1c000
    2f08:	ldr	pc, [ip, #132]!	; 0x84

00002f0c <sd_bus_negotiate_creds@plt>:
    2f0c:	add	ip, pc, #0, 12
    2f10:	add	ip, ip, #28, 20	; 0x1c000
    2f14:	ldr	pc, [ip, #124]!	; 0x7c

00002f18 <uint64_hash_func@plt>:
    2f18:	add	ip, pc, #0, 12
    2f1c:	add	ip, ip, #28, 20	; 0x1c000
    2f20:	ldr	pc, [ip, #116]!	; 0x74

00002f24 <__cxa_finalize@plt>:
    2f24:	add	ip, pc, #0, 12
    2f28:	add	ip, ip, #28, 20	; 0x1c000
    2f2c:	ldr	pc, [ip, #108]!	; 0x6c

00002f30 <sd_bus_close_unref@plt>:
    2f30:	add	ip, pc, #0, 12
    2f34:	add	ip, ip, #28, 20	; 0x1c000
    2f38:	ldr	pc, [ip, #100]!	; 0x64

00002f3c <sd_id128_to_string@plt>:
    2f3c:	add	ip, pc, #0, 12
    2f40:	add	ip, ip, #28, 20	; 0x1c000
    2f44:	ldr	pc, [ip, #92]!	; 0x5c

00002f48 <strdup@plt>:
    2f48:	add	ip, pc, #0, 12
    2f4c:	add	ip, ip, #28, 20	; 0x1c000
    2f50:	ldr	pc, [ip, #84]!	; 0x54

00002f54 <__printf_chk@plt>:
    2f54:	add	ip, pc, #0, 12
    2f58:	add	ip, ip, #28, 20	; 0x1c000
    2f5c:	ldr	pc, [ip, #76]!	; 0x4c

00002f60 <hashmap_put@plt>:
    2f60:	add	ip, pc, #0, 12
    2f64:	add	ip, ip, #28, 20	; 0x1c000
    2f68:	ldr	pc, [ip, #68]!	; 0x44

00002f6c <table_fill_empty@plt>:
    2f6c:	add	ip, pc, #0, 12
    2f70:	add	ip, ip, #28, 20	; 0x1c000
    2f74:	ldr	pc, [ip, #60]!	; 0x3c

00002f78 <table_get_cell@plt>:
    2f78:	add	ip, pc, #0, 12
    2f7c:	add	ip, ip, #28, 20	; 0x1c000
    2f80:	ldr	pc, [ip, #52]!	; 0x34

00002f84 <log_oom_internal@plt>:
    2f84:			; <UNDEFINED> instruction: 0xe7fd4778
    2f88:	add	ip, pc, #0, 12
    2f8c:	add	ip, ip, #28, 20	; 0x1c000
    2f90:	ldr	pc, [ip, #40]!	; 0x28

Disassembly of section .text:

00002f94 <.text>:
    2f94:			; <UNDEFINED> instruction: 0x279cf8df
    2f98:			; <UNDEFINED> instruction: 0x379cf8df
    2f9c:	push	{r1, r3, r4, r5, r6, sl, lr}
    2fa0:	strdlt	r4, [fp], r0
    2fa4:			; <UNDEFINED> instruction: 0x460458d3
    2fa8:			; <UNDEFINED> instruction: 0x8790f8df
    2fac:			; <UNDEFINED> instruction: 0xf8df2001
    2fb0:	ldmdavs	fp, {r4, r7, r8, r9, sl, sp}
    2fb4:			; <UNDEFINED> instruction: 0xf04f9309
    2fb8:	ldrbtmi	r0, [r8], #768	; 0x300
    2fbc:			; <UNDEFINED> instruction: 0x3784f8df
    2fc0:			; <UNDEFINED> instruction: 0xf858460d
    2fc4:	andsvs	r2, r4, r2
    2fc8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2fcc:			; <UNDEFINED> instruction: 0xf7ff6019
    2fd0:	ldrdcs	lr, [r0], -r6
    2fd4:	svc	0x0010f7ff
    2fd8:	bl	ff2c0fdc <log_oom_internal@plt+0xff2be058>
    2fdc:	vmull.s8	q9, d0, d0
    2fe0:	sfmcs	f0, 1, [r0, #-708]	; 0xfffffd3c
    2fe4:	adcshi	pc, sp, #0
    2fe8:	smmlsvs	ip, pc, r8, pc	; <UNPREDICTABLE>
    2fec:	smmlsge	ip, pc, r8, pc	; <UNPREDICTABLE>
    2ff0:	smmlslt	ip, pc, r8, pc	; <UNPREDICTABLE>
    2ff4:			; <UNDEFINED> instruction: 0xf8df447e
    2ff8:	ldrbtmi	r9, [sl], #1884	; 0x75c
    2ffc:			; <UNDEFINED> instruction: 0x363844fb
    3000:	beq	83f430 <log_oom_internal@plt+0x83c4ac>
    3004:			; <UNDEFINED> instruction: 0xf10b44f9
    3008:	andcs	r0, r0, #24, 22	; 0x6000
    300c:	andls	r4, r0, #53477376	; 0x3300000
    3010:	strbmi	r4, [sl], -r9, lsr #12
    3014:			; <UNDEFINED> instruction: 0xf7ff4620
    3018:	stmdacs	r0, {r1, r4, r9, sl, fp, sp, lr, pc}
    301c:	msrhi	(UNDEF: 100), r0
    3020:	ldmcs	r7, {r0, r1, r2, r3, r4, r5, fp, ip, sp}^
    3024:	adchi	pc, ip, #0, 4
    3028:			; <UNDEFINED> instruction: 0xf010e8df
    302c:	adceq	r0, sl, #216	; 0xd8
    3030:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3034:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3038:	adceq	r0, sl, #-1610612726	; 0xa000000a
    303c:	orreq	r0, r9, sl, lsr #5
    3040:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3044:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3048:	adceq	r0, sl, #1073741861	; 0x40000025
    304c:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3050:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3054:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3058:	adceq	r0, sl, #-1610612726	; 0xa000000a
    305c:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3060:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3064:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3068:	adceq	r0, sl, #-1610612726	; 0xa000000a
    306c:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3070:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3074:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3078:	adceq	r0, sl, #-1610612726	; 0xa000000a
    307c:	cmneq	lr, sl, lsr #5
    3080:	cmneq	r4, sl, lsr #5
    3084:	smultbeq	sp, sl, r2
    3088:	adceq	r0, sl, #-1610612726	; 0xa000000a
    308c:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3090:	adceq	r0, sl, #-2147483616	; 0x80000020
    3094:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3098:	adceq	r0, sl, #-1610612726	; 0xa000000a
    309c:	adceq	r0, sl, #-1610612726	; 0xa000000a
    30a0:	adceq	r0, sl, #-1610612726	; 0xa000000a
    30a4:	adceq	r0, sl, #-1610612726	; 0xa000000a
    30a8:	adceq	r0, sl, #-1610612726	; 0xa000000a
    30ac:	adceq	r0, sl, #-1610612726	; 0xa000000a
    30b0:	adceq	r0, sl, #-1610612726	; 0xa000000a
    30b4:	adceq	r0, sl, #-1610612726	; 0xa000000a
    30b8:	adceq	r0, sl, #-1610612726	; 0xa000000a
    30bc:	adceq	r0, sl, #-1610612726	; 0xa000000a
    30c0:	adceq	r0, sl, #-1610612726	; 0xa000000a
    30c4:	adceq	r0, sl, #-1610612726	; 0xa000000a
    30c8:	adceq	r0, sl, #-1610612726	; 0xa000000a
    30cc:	adceq	r0, sl, #-1610612726	; 0xa000000a
    30d0:	adceq	r0, sl, #-1610612726	; 0xa000000a
    30d4:	adceq	r0, sl, #-1610612726	; 0xa000000a
    30d8:	adceq	r0, sl, #-1610612726	; 0xa000000a
    30dc:	adceq	r0, sl, #-1610612726	; 0xa000000a
    30e0:	adceq	r0, sl, #-1610612726	; 0xa000000a
    30e4:	adceq	r0, sl, #-1610612726	; 0xa000000a
    30e8:	adceq	r0, sl, #-1610612726	; 0xa000000a
    30ec:	adceq	r0, sl, #-1610612726	; 0xa000000a
    30f0:	adceq	r0, sl, #-1610612726	; 0xa000000a
    30f4:	adceq	r0, sl, #-1610612726	; 0xa000000a
    30f8:	adceq	r0, sl, #-1610612726	; 0xa000000a
    30fc:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3100:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3104:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3108:	adceq	r0, sl, #-1610612726	; 0xa000000a
    310c:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3110:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3114:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3118:	adceq	r0, sl, #-1610612726	; 0xa000000a
    311c:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3120:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3124:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3128:	adceq	r0, sl, #-1610612726	; 0xa000000a
    312c:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3130:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3134:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3138:	adceq	r0, sl, #-1610612726	; 0xa000000a
    313c:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3140:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3144:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3148:	adceq	r0, sl, #-1610612726	; 0xa000000a
    314c:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3150:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3154:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3158:	adceq	r0, sl, #-1610612726	; 0xa000000a
    315c:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3160:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3164:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3168:	adceq	r0, sl, #-1610612726	; 0xa000000a
    316c:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3170:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3174:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3178:	adceq	r0, sl, #-1610612726	; 0xa000000a
    317c:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3180:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3184:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3188:	adceq	r0, sl, #-1610612726	; 0xa000000a
    318c:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3190:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3194:	adceq	r0, sl, #-1610612726	; 0xa000000a
    3198:	adceq	r0, sl, #-1610612726	; 0xa000000a
    319c:	adceq	r0, sl, #-1610612726	; 0xa000000a
    31a0:	adceq	r0, sl, #-1610612726	; 0xa000000a
    31a4:	adceq	r0, sl, #-1610612726	; 0xa000000a
    31a8:	adceq	r0, sl, #-1610612726	; 0xa000000a
    31ac:	cmpeq	r9, sl, lsr #5
    31b0:	cmpeq	fp, r1, asr r1
    31b4:	teqeq	pc, r5, asr #2
    31b8:	ldrsheq	r0, [r9, #17]
    31bc:	ldrdeq	r0, [sp, #19]
    31c0:	biceq	r0, r1, r7, asr #3
    31c4:	orrseq	r0, sl, r1, lsr #3
    31c8:	andseq	r0, fp, #268435458	; 0x10000002
    31cc:	mvnseq	r0, sl, lsl #4
    31d0:	eoreq	r0, r7, #-805306365	; 0xd0000003
    31d4:			; <UNDEFINED> instruction: 0x012c024e
    31d8:	tsteq	lr, r8, lsl r1
    31dc:	ldreq	pc, [r5], -pc, rrx
    31e0:	ldrbne	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    31e4:	andcs	r4, r0, r2, ror r2
    31e8:			; <UNDEFINED> instruction: 0xf7ff4479
    31ec:			; <UNDEFINED> instruction: 0xf7ffeb78
    31f0:			; <UNDEFINED> instruction: 0xf7ffeb3a
    31f4:			; <UNDEFINED> instruction: 0xf7ffeb3e
    31f8:			; <UNDEFINED> instruction: 0xf7ffed2e
    31fc:			; <UNDEFINED> instruction: 0xf8dfeb46
    3200:			; <UNDEFINED> instruction: 0xf858355c
    3204:	cmnlt	r4, r3
    3208:	ldrbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    320c:			; <UNDEFINED> instruction: 0xf0243403
    3210:			; <UNDEFINED> instruction: 0xf8580403
    3214:	adcmi	r5, ip, #3
    3218:	ldmib	r4, {r0, r2, r9, ip, lr, pc}^
    321c:	strcc	r0, [r8], #-768	; 0xfffffd00
    3220:	adcmi	r4, ip, #152, 14	; 0x2600000
    3224:			; <UNDEFINED> instruction: 0xf8dfd3f9
    3228:	svceq	0x00f0253c
    322c:	strcc	pc, [r8, #-2271]	; 0xfffff721
    3230:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3234:	blls	25d2a4 <log_oom_internal@plt+0x25a320>
    3238:			; <UNDEFINED> instruction: 0xf04f405a
    323c:			; <UNDEFINED> instruction: 0xf0400300
    3240:	andlt	r8, fp, r6, ror r2
    3244:	svchi	0x00f0e8bd
    3248:	ldrcc	pc, [ip, #-2271]	; 0xfffff721
    324c:	ldrcs	pc, [ip, #-2271]	; 0xfffff721
    3250:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3254:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    3258:			; <UNDEFINED> instruction: 0xe6d66313
    325c:	strcc	pc, [r8, #-2271]	; 0xfffff721
    3260:	strne	pc, [ip, #-2271]	; 0xfffff721
    3264:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3268:	ldmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    326c:			; <UNDEFINED> instruction: 0xf7ff4638
    3270:	stmdacs	r0, {r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    3274:	teqhi	r9, r0, asr #32	; <UNPREDICTABLE>
    3278:	ldrbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    327c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3280:			; <UNDEFINED> instruction: 0xe6c2601a
    3284:	strbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    3288:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    328c:			; <UNDEFINED> instruction: 0x4638681f
    3290:	ldc	7, cr15, [r0], #1020	; 0x3fc
    3294:	vmlal.s8	q9, d0, d0
    3298:			; <UNDEFINED> instruction: 0xf8df8183
    329c:	svclt	0x001434dc
    32a0:	andcs	r2, r0, #268435456	; 0x10000000
    32a4:	tstvc	sl, fp, ror r4
    32a8:			; <UNDEFINED> instruction: 0xf8dfe6af
    32ac:	andcs	r3, r1, #208, 8	; 0xd0000000
    32b0:	ldrvc	r4, [sl], #-1147	; 0xfffffb85
    32b4:			; <UNDEFINED> instruction: 0xf8dfe6a9
    32b8:	andcs	r3, r0, #200, 8	; 0xc8000000
    32bc:	ldrvc	r4, [sl], #-1147	; 0xfffffb85
    32c0:			; <UNDEFINED> instruction: 0xf8dfe6a3
    32c4:	andcs	r3, r0, #192, 8	; 0xc0000000
    32c8:	andsvc	r4, sl, #2063597568	; 0x7b000000
    32cc:			; <UNDEFINED> instruction: 0xf8dfe69d
    32d0:	ldrbtmi	r2, [sl], #-1208	; 0xfffffb48
    32d4:			; <UNDEFINED> instruction: 0xf0436a93
    32d8:	addsvs	r0, r3, #67108864	; 0x4000000
    32dc:			; <UNDEFINED> instruction: 0xf7ffe695
    32e0:			; <UNDEFINED> instruction: 0x4606ea1c
    32e4:	stcle	14, cr2, [sl, #-0]
    32e8:	strtcs	pc, [r0], #2271	; 0x8df
    32ec:	strtmi	r4, [r0], -r9, lsr #12
    32f0:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
    32f4:	andvc	pc, r2, #8388608	; 0x800000
    32f8:	bl	fe4c12fc <log_oom_internal@plt+0xfe4be378>
    32fc:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
    3300:	svcge	0x0075f6bf
    3304:			; <UNDEFINED> instruction: 0xf8dfe76c
    3308:	andcs	r3, r1, #136, 8	; 0x88000000
    330c:			; <UNDEFINED> instruction: 0xf883447b
    3310:			; <UNDEFINED> instruction: 0xe67a2039
    3314:	ldc	7, cr15, [r0, #-1020]	; 0xfffffc04
    3318:	adcle	r2, sp, r0, lsl #16
    331c:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3320:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
    3324:			; <UNDEFINED> instruction: 0xe670601a
    3328:	stc2l	0, cr15, [r8], #-8
    332c:	ldrb	r4, [r9, r6, lsl #12]
    3330:	strbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3334:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3338:	eorscs	pc, r4, r3, lsl #17
    333c:			; <UNDEFINED> instruction: 0xf8dfe665
    3340:	tstcs	r1, ip, asr r4
    3344:			; <UNDEFINED> instruction: 0xf8df447a
    3348:	sbcsvs	r3, r1, r0, lsr #8
    334c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3350:	cmpvs	r3, fp, lsl r8
    3354:			; <UNDEFINED> instruction: 0xf8dfe659
    3358:	tstcs	r2, r8, asr #8
    335c:			; <UNDEFINED> instruction: 0xe7f2447a
    3360:	strbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3364:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3368:	eorscs	pc, fp, r3, lsl #17
    336c:	ldmibmi	lr!, {r0, r2, r3, r6, r9, sl, sp, lr, pc}^
    3370:	addvs	pc, r0, #1325400064	; 0x4f000000
    3374:			; <UNDEFINED> instruction: 0xf8582300
    3378:	stmdbge	r6, {r0, ip, sp, lr}
    337c:	ldmdavs	r8!, {r8, ip, pc}
    3380:	stcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
    3384:	vmlal.s8	q9, d0, d0
    3388:	ldmib	sp, {r2, r3, r4, r6, r8, pc}^
    338c:	strcs	r2, [r0, -r6, lsl #6]
    3390:	strcs	lr, [r4, -sp, asr #19]
    3394:	ldrdeq	lr, [r4, -sp]
    3398:	svclt	0x0008428b
    339c:			; <UNDEFINED> instruction: 0xf0404282
    33a0:			; <UNDEFINED> instruction: 0xf8df811b
    33a4:	bls	1103bc <log_oom_internal@plt+0x10d438>
    33a8:	andsvs	r4, sl, fp, ror r4
    33ac:	blmi	ffffcc68 <log_oom_internal@plt+0xffff9ce4>
    33b0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    33b4:	eorscs	pc, r8, r3, lsl #17
    33b8:	blmi	fff7cc5c <log_oom_internal@plt+0xfff79cd8>
    33bc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    33c0:	eorscs	pc, r7, r3, lsl #17
    33c4:	blmi	ffefcc50 <log_oom_internal@plt+0xffef9ccc>
    33c8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    33cc:	eorscs	pc, r6, r3, lsl #17
    33d0:	blmi	ffe7cc44 <log_oom_internal@plt+0xffe79cc0>
    33d4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    33d8:	eorscs	pc, sl, r3, lsl #17
    33dc:	blmi	ff8bcc38 <log_oom_internal@plt+0xff8b9cb4>
    33e0:			; <UNDEFINED> instruction: 0xf8584658
    33e4:	ldmdavs	r9, {r0, r1, ip, sp}
    33e8:	stc	7, cr15, [r0], #1020	; 0x3fc
    33ec:			; <UNDEFINED> instruction: 0xf6bf2800
    33f0:	blmi	ffcaec28 <log_oom_internal@plt+0xffcabca4>
    33f4:	addne	pc, r1, #64, 12	; 0x4000000
    33f8:	strdcs	r4, [r0], -r1
    33fc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3400:	cmpvc	r6, #12582912	; 0xc00000	; <UNPREDICTABLE>
    3404:			; <UNDEFINED> instruction: 0xf7ff3103
    3408:	strmi	lr, [r6], -r0, asr #27
    340c:	blmi	ff5bd1bc <log_oom_internal@plt+0xff5ba238>
    3410:			; <UNDEFINED> instruction: 0xf8584aec
    3414:	ldrbtmi	r3, [sl], #-3
    3418:	addsvs	r6, r3, fp, lsl r8
    341c:	blmi	ff4bcbf8 <log_oom_internal@plt+0xff4b9c74>
    3420:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3424:			; <UNDEFINED> instruction: 0x4638681f
    3428:	bl	ff94142c <log_oom_internal@plt+0xff93e4a8>
    342c:	vmlal.s8	q9, d0, d0
    3430:	blmi	ff9638dc <log_oom_internal@plt+0xff960958>
    3434:	andcs	fp, r1, #20, 30	; 0x50
    3438:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    343c:	strb	r7, [r4, #282]!	; 0x11a
    3440:			; <UNDEFINED> instruction: 0xf8584bc9
    3444:	ldmdavs	pc, {r0, r1, ip, sp}	; <UNPREDICTABLE>
    3448:			; <UNDEFINED> instruction: 0xf7ff4638
    344c:	stmdacs	r0, {r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    3450:	rschi	pc, r1, r0, asr #5
    3454:	svclt	0x00144bdd
    3458:	andcs	r2, r0, #268435456	; 0x10000000
    345c:	cmpvc	sl, fp, ror r4
    3460:	blmi	ff6fcbb4 <log_oom_internal@plt+0xff6f9c30>
    3464:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3468:	eorscs	pc, r5, r3, lsl #17
    346c:	blmi	ff67cba8 <log_oom_internal@plt+0xff679c24>
    3470:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3474:	eorcs	pc, ip, r3, lsl #17
    3478:	blmi	feefcb9c <log_oom_internal@plt+0xfeef9c18>
    347c:			; <UNDEFINED> instruction: 0xf8584651
    3480:	ldmdavs	r8!, {r0, r1, ip, sp, lr}
    3484:	bl	fe341488 <log_oom_internal@plt+0xfe33e504>
    3488:			; <UNDEFINED> instruction: 0xf6bf2800
    348c:			; <UNDEFINED> instruction: 0x9004adbe
    3490:			; <UNDEFINED> instruction: 0xf7ff2000
    3494:	stmdbls	r4, {r4, r7, r9, fp, sp, lr, pc}
    3498:	vsub.i8	d2, d0, d2
    349c:	submi	r8, lr, #24, 2
    34a0:	rsbsmi	fp, r6, #1610612751	; 0x6000000f
    34a4:	blmi	fec3d158 <log_oom_internal@plt+0xfec3a1d4>
    34a8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    34ac:			; <UNDEFINED> instruction: 0x4638681f
    34b0:	bl	fe8414b4 <log_oom_internal@plt+0xfe83e530>
    34b4:	vmlal.s8	q9, d0, d0
    34b8:	blmi	ff1e3720 <log_oom_internal@plt+0xff1e079c>
    34bc:	andcs	fp, r1, #20, 30	; 0x50
    34c0:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    34c4:	str	r7, [r0, #410]!	; 0x19a
    34c8:			; <UNDEFINED> instruction: 0xf8584ba7
    34cc:	ldmdavs	pc, {r0, r1, ip, sp}	; <UNPREDICTABLE>
    34d0:			; <UNDEFINED> instruction: 0xf7ff4638
    34d4:	stmdacs	r0, {r4, r7, r8, r9, fp, sp, lr, pc}
    34d8:	adcshi	pc, lr, r0, asr #5
    34dc:	svclt	0x00144bbf
    34e0:	andcs	r2, r0, #268435456	; 0x10000000
    34e4:	bicsvc	r4, sl, fp, ror r4
    34e8:	ldmibmi	sp!, {r0, r1, r2, r3, r7, r8, sl, sp, lr, pc}
    34ec:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    34f0:	ldcl	7, cr15, [r6], #-1020	; 0xfffffc04
    34f4:			; <UNDEFINED> instruction: 0xf43f2800
    34f8:	ldmibmi	sl!, {r0, r4, r8, r9, sl, fp, sp, pc}
    34fc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    3500:	stcl	7, cr15, [lr], #-1020	; 0xfffffc04
    3504:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3508:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
    350c:			; <UNDEFINED> instruction: 0xf7ff2000
    3510:	stmdacs	r2, {r1, r4, r6, r9, fp, sp, lr, pc}
    3514:	mcrge	7, 3, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
    3518:			; <UNDEFINED> instruction: 0x21164bb3
    351c:			; <UNDEFINED> instruction: 0xf2c44ab3
    3520:	ldmmi	r3!, {r8}
    3524:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    3528:	cmpvc	r6, #12582912	; 0xc00000	; <UNPREDICTABLE>
    352c:	movwls	r4, #1144	; 0x478
    3530:	andcc	r9, r3, #1
    3534:	mvnne	pc, #64, 12	; 0x4000000
    3538:	strls	r2, [r2, -r3]
    353c:	stc	7, cr15, [lr], #1020	; 0x3fc
    3540:	strb	r4, [pc], r6, lsl #12
    3544:			; <UNDEFINED> instruction: 0xf6404cab
    3548:	bmi	feac8278 <log_oom_internal@plt+0xfeac52f4>
    354c:	stmibmi	fp!, {sp}
    3550:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    3554:	ldrbvc	pc, [r3], #-1284	; 0xfffffafc	; <UNPREDICTABLE>
    3558:	andcc	r4, r3, #2030043136	; 0x79000000
    355c:			; <UNDEFINED> instruction: 0xf7ff9400
    3560:	stcmi	12, cr14, [r7], #552	; 0x228
    3564:	bmi	fe9d4e0c <log_oom_internal@plt+0xfe9d1e88>
    3568:	movtne	pc, #46656	; 0xb640	; <UNPREDICTABLE>
    356c:	ldrbtmi	r4, [ip], #-2470	; 0xfffff65a
    3570:			; <UNDEFINED> instruction: 0xf504447a
    3574:	ldrbtmi	r7, [r9], #-1107	; 0xfffffbad
    3578:	strls	r3, [r0], #-515	; 0xfffffdfd
    357c:	ldcl	7, cr15, [sl], #-1020	; 0xfffffc04
    3580:			; <UNDEFINED> instruction: 0xf6404ca2
    3584:	bmi	fe888578 <log_oom_internal@plt+0xfe8855f4>
    3588:	stmibmi	r2!, {sp}
    358c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    3590:	subsvc	pc, r3, #8388608	; 0x800000
    3594:	andls	r4, r0, #2030043136	; 0x79000000
    3598:	andcc	r4, r3, #35651584	; 0x2200000
    359c:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    35a0:	andcs	r9, r0, r4
    35a4:	b	1c15a8 <log_oom_internal@plt+0x1be624>
    35a8:	stmdacs	r2, {r2, r8, fp, ip, pc}
    35ac:	svcge	0x0077f77f
    35b0:			; <UNDEFINED> instruction: 0xf6404e99
    35b4:	bmi	fe648518 <log_oom_internal@plt+0xfe645594>
    35b8:	ldrbtmi	r2, [lr], #-3
    35bc:	cdpmi	6, 9, cr9, cr8, cr1, {0}
    35c0:			; <UNDEFINED> instruction: 0xf502447a
    35c4:	smlsdls	r2, r6, r2, r7
    35c8:	andls	r4, r0, #2113929216	; 0x7e000000
    35cc:	strmi	r4, [r2], #-1586	; 0xfffff9ce
    35d0:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
    35d4:	str	r4, [r5], r6, lsl #12
    35d8:			; <UNDEFINED> instruction: 0xf7ff4638
    35dc:	stmdacs	r2, {r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    35e0:	addhi	pc, r4, r0, lsl #6
    35e4:	streq	pc, [r6], -pc, rrx
    35e8:	strdls	lr, [r4], -sl
    35ec:			; <UNDEFINED> instruction: 0xf7ff2000
    35f0:	stmdbls	r4, {r1, r5, r6, r7, r8, fp, sp, lr, pc}
    35f4:			; <UNDEFINED> instruction: 0xf77f2802
    35f8:	mcrmi	15, 4, sl, cr10, cr2, {2}
    35fc:	tstvs	ip, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    3600:	andcs	r4, r3, r9, lsl #21
    3604:			; <UNDEFINED> instruction: 0x9601447e
    3608:	ldrbtmi	r4, [sl], #-3720	; 0xfffff178
    360c:	subsvc	pc, r6, #8388608	; 0x800000
    3610:	ldrbtmi	r9, [lr], #-1794	; 0xfffff8fe
    3614:	ldrdls	lr, [r4], -r9
    3618:			; <UNDEFINED> instruction: 0xf7ff2000
    361c:	stmdbls	r4, {r2, r3, r6, r7, r8, fp, sp, lr, pc}
    3620:			; <UNDEFINED> instruction: 0xf77f2802
    3624:	mcrmi	15, 4, sl, cr2, cr12, {1}
    3628:	tstvs	fp, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    362c:	andcs	r4, r3, r1, lsl #21
    3630:			; <UNDEFINED> instruction: 0x9601447e
    3634:	ldrbtmi	r4, [sl], #-3712	; 0xfffff180
    3638:	subsvc	pc, r6, #8388608	; 0x800000
    363c:	ldrbtmi	r9, [lr], #-1794	; 0xfffff8fe
    3640:	andls	lr, r4, r3, asr #15
    3644:			; <UNDEFINED> instruction: 0xf7ff2000
    3648:	stmdbls	r4, {r1, r2, r4, r5, r7, r8, fp, sp, lr, pc}
    364c:	stcle	8, cr2, [pc], #-8	; 364c <log_oom_internal@plt+0x6c8>
    3650:	rscslt	r4, r6, #-536870908	; 0xe0000004
    3654:			; <UNDEFINED> instruction: 0xe6454276
    3658:	andcs	r9, r0, r4
    365c:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3660:	stmdacs	r2, {r2, r8, fp, ip, pc}
    3664:	svcge	0x001bf77f
    3668:			; <UNDEFINED> instruction: 0xf6404e74
    366c:	bmi	1d085b0 <log_oom_internal@plt+0x1d0562c>
    3670:	ldrbtmi	r2, [lr], #-3
    3674:	cdpmi	6, 7, cr9, cr3, cr1, {0}
    3678:			; <UNDEFINED> instruction: 0xf502447a
    367c:	smlsdls	r2, r6, r2, r7
    3680:			; <UNDEFINED> instruction: 0xe7a2447e
    3684:	andcs	r9, r0, r4
    3688:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    368c:	stmdacs	r2, {r2, r8, fp, ip, pc}
    3690:	svcge	0x0005f77f
    3694:			; <UNDEFINED> instruction: 0xf6404e6c
    3698:	bmi	1b08580 <log_oom_internal@plt+0x1b055fc>
    369c:	ldrbtmi	r2, [lr], #-3
    36a0:	cdpmi	6, 6, cr9, cr11, cr1, {0}
    36a4:			; <UNDEFINED> instruction: 0xf502447a
    36a8:	smlsdls	r2, r6, r2, r7
    36ac:			; <UNDEFINED> instruction: 0xe78c447e
    36b0:			; <UNDEFINED> instruction: 0xf6404e68
    36b4:	ldmdavs	r8!, {r0, r3, r7, r8, r9, ip}
    36b8:	ldrbtmi	r4, [lr], #-2663	; 0xfffff599
    36bc:	cdpmi	6, 6, cr9, cr7, cr1, {0}
    36c0:	andls	r4, r2, sl, ror r4
    36c4:	subsvc	pc, r6, #8388608	; 0x800000
    36c8:	andcs	r4, r3, lr, ror r4
    36cc:	mcrmi	7, 3, lr, cr4, cr13, {3}
    36d0:	bicne	pc, r8, #64, 12	; 0x4000000
    36d4:	bmi	18dd7bc <log_oom_internal@plt+0x18da838>
    36d8:			; <UNDEFINED> instruction: 0x9601447e
    36dc:	ldrbtmi	r4, [sl], #-3682	; 0xfffff19e
    36e0:			; <UNDEFINED> instruction: 0xf5029002
    36e4:	ldrbtmi	r7, [lr], #-598	; 0xfffffdaa
    36e8:	strb	r2, [lr, -r3]!
    36ec:	tstcs	r7, pc, asr r8
    36f0:	vmov.i16	q10, #20224	; 0x4f00
    36f4:	ldrbtmi	r0, [r8], #-256	; 0xffffff00
    36f8:	ldrbtmi	r4, [sl], #-3678	; 0xfffff1a2
    36fc:	orrne	pc, ip, #64, 12	; 0x4000000
    3700:			; <UNDEFINED> instruction: 0xf502447e
    3704:	stmib	sp, {r1, r2, r4, r6, r9, ip, sp, lr}^
    3708:	strmi	r2, [r2], -r0, lsl #12
    370c:	andcc	r2, r3, #3
    3710:	bl	ff141714 <log_oom_internal@plt+0xff13e790>
    3714:	strb	r4, [r5, #1542]!	; 0x606
    3718:	andcs	r4, sp, #89088	; 0x15c00
    371c:	tstcs	r1, r7, asr r8
    3720:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3724:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    3728:	b	ffbc172c <log_oom_internal@plt+0xffbbe7a8>
    372c:			; <UNDEFINED> instruction: 0xf7ffe55f
    3730:	svclt	0x0000ea0e
    3734:	andeq	fp, r1, r8, lsr #26
    3738:	strdeq	r0, [r0], -ip
    373c:	andeq	fp, r1, sl, lsl #26
    3740:	andeq	r0, r0, ip, lsl #6
    3744:	andeq	r0, r0, r0, lsl #6
    3748:	andeq	fp, r1, r8, asr #17
    374c:	andeq	ip, r1, r2, lsr #32
    3750:	andeq	ip, r1, r0, lsr #32
    3754:	andeq	sl, r0, r8, asr #25
    3758:	andeq	sl, r0, ip, ror #21
    375c:	andeq	r0, r0, r0, lsl r3
    3760:	andeq	r0, r0, r4, lsl r3
    3764:	muleq	r1, r4, sl
    3768:	andeq	r0, r0, r8, lsl #6
    376c:	andeq	fp, r1, r8, asr #27
    3770:	andeq	sl, r0, ip, lsl #20
    3774:	muleq	r1, lr, sp
    3778:	andeq	fp, r1, r8, ror sp
    377c:	andeq	fp, r1, ip, ror #26
    3780:	andeq	fp, r1, r0, ror #26
    3784:	andeq	fp, r1, r8, lsr sp
    3788:	andeq	fp, r1, sl, asr #26
    378c:	andeq	fp, r1, sl, asr #11
    3790:	andeq	fp, r1, r0, lsl sp
    3794:	strdeq	fp, [r1], -sl
    3798:	andeq	fp, r1, r6, ror #25
    379c:	ldrdeq	fp, [r1], -r8
    37a0:	andeq	fp, r1, r0, asr #25
    37a4:			; <UNDEFINED> instruction: 0x0001bcb6
    37a8:	andeq	fp, r1, r8, asr ip
    37ac:	andeq	fp, r1, sl, ror #24
    37b0:	andeq	fp, r1, lr, asr ip
    37b4:	andeq	fp, r1, r2, asr ip
    37b8:	andeq	fp, r1, r6, asr #24
    37bc:	andeq	sl, r0, ip, lsr sl
    37c0:	andeq	r8, r0, sl, lsl r5
    37c4:	andeq	fp, r1, r6, lsl #24
    37c8:	andeq	fp, r1, r6, asr #23
    37cc:	andeq	fp, r1, r4, lsr #23
    37d0:			; <UNDEFINED> instruction: 0x0001bbb6
    37d4:	andeq	fp, r1, sl, lsr #23
    37d8:	andeq	fp, r1, lr, lsr fp
    37dc:	andeq	fp, r1, ip, lsl fp
    37e0:	andeq	sl, r0, lr, lsl #15
    37e4:	andeq	sl, r0, r6, lsl #15
    37e8:	andeq	sl, r0, r4, lsl r9
    37ec:	strdeq	r8, [r0], -r2
    37f0:	andeq	sl, r0, r0, ror r7
    37f4:	andeq	sl, r0, r8, ror #17
    37f8:	andeq	r8, r0, r6, asr #7
    37fc:	andeq	sl, r0, ip, lsl #11
    3800:	andeq	sl, r0, sl, asr #17
    3804:	andeq	r8, r0, r8, lsr #7
    3808:	andeq	sl, r0, sl, ror r5
    380c:	andeq	r8, r0, ip, lsl #7
    3810:	andeq	sl, r0, sl, lsr #17
    3814:	andeq	sl, r0, r4, lsr #14
    3818:	andeq	sl, r0, r6, lsl #13
    381c:	andeq	sl, r0, r8, ror r8
    3820:	andeq	r8, r0, r0, asr r3
    3824:	muleq	r0, r0, r5
    3828:	andeq	sl, r0, lr, lsr #16
    382c:	andeq	r8, r0, r6, lsl #6
    3830:	strdeq	sl, [r0], -ip
    3834:	andeq	sl, r0, r2, lsl #16
    3838:	ldrdeq	r8, [r0], -sl
    383c:	muleq	r0, sl, r5
    3840:	andeq	sl, r0, r0, asr #15
    3844:	muleq	r0, r8, r2
    3848:	andeq	sl, r0, r2, asr #9
    384c:	muleq	r0, r4, r7
    3850:	andeq	r8, r0, ip, ror #4
    3854:	andeq	sl, r0, lr, lsr r4
    3858:	andeq	sl, r0, r8, ror r7
    385c:	andeq	r8, r0, r0, asr r2
    3860:	andeq	sl, r0, r4, lsl #10
    3864:	andeq	sl, r0, sl, asr r7
    3868:	andeq	r8, r0, r2, lsr r2
    386c:	andeq	r8, r0, r2, lsr #4
    3870:	andeq	sl, r0, lr, lsr r7
    3874:	andeq	sl, r0, r8, lsl r4
    3878:	andeq	r0, r0, ip, lsl r3
    387c:	andeq	sl, r0, r8, ror #10
    3880:	bleq	3f9c4 <log_oom_internal@plt+0x3ca40>
    3884:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    3888:	strbtmi	fp, [sl], -r2, lsl #24
    388c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    3890:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    3894:	ldrmi	sl, [sl], #776	; 0x308
    3898:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    389c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    38a0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    38a4:			; <UNDEFINED> instruction: 0xf85a4b06
    38a8:	stmdami	r6, {r0, r1, ip, sp}
    38ac:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    38b0:	bl	3c18b4 <log_oom_internal@plt+0x3be930>
    38b4:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    38b8:	andeq	fp, r1, r0, lsl r4
    38bc:	andeq	r0, r0, r4, lsr #6
    38c0:	andeq	r0, r0, r8, lsl r3
    38c4:	andeq	r0, r0, r4, lsl #6
    38c8:	ldr	r3, [pc, #20]	; 38e4 <log_oom_internal@plt+0x960>
    38cc:	ldr	r2, [pc, #20]	; 38e8 <log_oom_internal@plt+0x964>
    38d0:	add	r3, pc, r3
    38d4:	ldr	r2, [r3, r2]
    38d8:	cmp	r2, #0
    38dc:	bxeq	lr
    38e0:	b	2ef4 <__gmon_start__@plt>
    38e4:	strdeq	fp, [r1], -r0
    38e8:	andeq	r0, r0, ip, lsr #6
    38ec:	blmi	1d590c <log_oom_internal@plt+0x1d2988>
    38f0:	bmi	1d4ad8 <log_oom_internal@plt+0x1d1b54>
    38f4:	addmi	r4, r3, #2063597568	; 0x7b000000
    38f8:	andle	r4, r3, sl, ror r4
    38fc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3900:	ldrmi	fp, [r8, -r3, lsl #2]
    3904:	svclt	0x00004770
    3908:	andeq	fp, r1, ip, lsl r7
    390c:	andeq	fp, r1, r8, lsl r7
    3910:	andeq	fp, r1, ip, asr #7
    3914:	andeq	r0, r0, r0, lsr #6
    3918:	stmdbmi	r9, {r3, fp, lr}
    391c:	bmi	254b04 <log_oom_internal@plt+0x251b80>
    3920:	bne	254b0c <log_oom_internal@plt+0x251b88>
    3924:	svceq	0x00cb447a
    3928:			; <UNDEFINED> instruction: 0x01a1eb03
    392c:	andle	r1, r3, r9, asr #32
    3930:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3934:	ldrmi	fp, [r8, -r3, lsl #2]
    3938:	svclt	0x00004770
    393c:	strdeq	fp, [r1], -r0
    3940:	andeq	fp, r1, ip, ror #13
    3944:	andeq	fp, r1, r0, lsr #7
    3948:	andeq	r0, r0, r0, lsr r3
    394c:	blmi	2b0d74 <log_oom_internal@plt+0x2addf0>
    3950:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    3954:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    3958:	blmi	271f0c <log_oom_internal@plt+0x26ef88>
    395c:	ldrdlt	r5, [r3, -r3]!
    3960:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    3964:			; <UNDEFINED> instruction: 0xf7ff6818
    3968:			; <UNDEFINED> instruction: 0xf7ffeade
    396c:	blmi	1c3870 <log_oom_internal@plt+0x1c08ec>
    3970:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3974:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    3978:	andeq	fp, r1, r2, asr #13
    397c:	andeq	fp, r1, r0, ror r3
    3980:	andeq	r0, r0, r4, lsr r3
    3984:	muleq	r1, sl, r6
    3988:	andeq	fp, r1, r2, lsr #13
    398c:	svclt	0x0000e7c4
    3990:			; <UNDEFINED> instruction: 0x4604b510
    3994:			; <UNDEFINED> instruction: 0xf7fe6980
    3998:	stmibvs	r0!, {r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    399c:	mrc	7, 6, APSR_nzcv, cr0, cr14, {7}
    39a0:			; <UNDEFINED> instruction: 0xf7fe6a20
    39a4:	movwcs	lr, #3790	; 0xece
    39a8:	mrscs	r2, (UNDEF: 0)
    39ac:	movwcc	lr, #31172	; 0x79c4
    39b0:	smlabteq	sl, r4, r9, lr
    39b4:			; <UNDEFINED> instruction: 0xf88461a3
    39b8:	ldclt	0, cr3, [r0, #-192]	; 0xffffff40
    39bc:			; <UNDEFINED> instruction: 0x4604b510
    39c0:			; <UNDEFINED> instruction: 0xf7fe6840
    39c4:	stmiavs	r0!, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    39c8:	mrc	7, 5, APSR_nzcv, cr10, cr14, {7}
    39cc:			; <UNDEFINED> instruction: 0xf7fe68e0
    39d0:	stmdbvs	r0!, {r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    39d4:	mrc	7, 5, APSR_nzcv, cr4, cr14, {7}
    39d8:			; <UNDEFINED> instruction: 0xf7fe6960
    39dc:			; <UNDEFINED> instruction: 0x4620eeb2
    39e0:			; <UNDEFINED> instruction: 0x4010e8bd
    39e4:	mcrlt	7, 5, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    39e8:	strdlt	fp, [r3], r0
    39ec:			; <UNDEFINED> instruction: 0x460db1d0
    39f0:	stmdavs	r6, {r0, r5, r8, r9, ip, sp, pc}
    39f4:	cmnlt	r6, #4, 12	; 0x400000
    39f8:	svccs	0x0000680f
    39fc:	stmdavs	r9, {r3, r4, r5, ip, lr, pc}^
    3a00:			; <UNDEFINED> instruction: 0xf7fe6840
    3a04:	ldmdblt	r8, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}^
    3a08:			; <UNDEFINED> instruction: 0x46304639
    3a0c:	stmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a10:	stmiavs	r9!, {r4, r5, r8, fp, ip, sp, pc}
    3a14:	andlt	r6, r3, r0, lsr #17
    3a18:	ldrhtmi	lr, [r0], #141	; 0x8d
    3a1c:	svclt	0x001af7fe
    3a20:	ldcllt	0, cr11, [r0, #12]!
    3a24:	vst1.8	{d20-d21}, [pc :64], r9
    3a28:	ldcmi	3, cr7, [r9], {70}	; 0x46
    3a2c:	ldrbtmi	r4, [sl], #-2329	; 0xfffff6e7
    3a30:	andcc	r4, r3, #124, 8	; 0x7c000000
    3a34:	strls	r4, [r0], #-1145	; 0xfffffb87
    3a38:	b	741a3c <log_oom_internal@plt+0x73eab8>
    3a3c:			; <UNDEFINED> instruction: 0x46084a16
    3a40:	vfma.f32	d20, d0, d6
    3a44:	ldmdbmi	r6, {r0, r3, r4, r8, r9, ip, sp}
    3a48:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    3a4c:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    3a50:			; <UNDEFINED> instruction: 0xf7ff9400
    3a54:	bmi	4fe29c <log_oom_internal@plt+0x4fb318>
    3a58:	ldcmi	6, cr4, [r3], {48}	; 0x30
    3a5c:	tstcc	sl, #64, 4	; <UNPREDICTABLE>
    3a60:	ldrbtmi	r4, [sl], #-2322	; 0xfffff6ee
    3a64:	andcc	r4, r3, #124, 8	; 0x7c000000
    3a68:	strls	r4, [r0], #-1145	; 0xfffffb87
    3a6c:	b	c1a70 <log_oom_internal@plt+0xbeaec>
    3a70:	ldrtmi	r4, [r8], -pc, lsl #20
    3a74:			; <UNDEFINED> instruction: 0xf2404c0f
    3a78:	stmdbmi	pc, {r0, r1, r3, r4, r8, r9, ip, sp}	; <UNPREDICTABLE>
    3a7c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    3a80:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    3a84:			; <UNDEFINED> instruction: 0xf7ff9400
    3a88:	svclt	0x0000e9f6
    3a8c:	andeq	r7, r0, sl, ror #29
    3a90:	andeq	sl, r0, r8, lsl #8
    3a94:	strdeq	r7, [r0], -ip
    3a98:	ldrdeq	r7, [r0], -r0
    3a9c:	andeq	sl, r0, lr, ror #7
    3aa0:	andeq	r9, r0, r2, asr ip
    3aa4:			; <UNDEFINED> instruction: 0x00007eb6
    3aa8:	ldrdeq	sl, [r0], -r4
    3aac:	andeq	r7, r0, ip, asr #29
    3ab0:	muleq	r0, ip, lr
    3ab4:			; <UNDEFINED> instruction: 0x0000a3ba
    3ab8:			; <UNDEFINED> instruction: 0x00007eba
    3abc:	stmdavs	r9, {fp, sp, lr}
    3ac0:	svclt	0x0000e792
    3ac4:	svcmi	0x00f0e92d
    3ac8:	bmi	ff76fcf4 <log_oom_internal@plt+0xff76cd70>
    3acc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3ad0:			; <UNDEFINED> instruction: 0xf1009105
    3ad4:	ldmibmi	fp, {r2, r4, r5, r8, r9, sl}^
    3ad8:	andls	r4, r4, #2046820352	; 0x7a000000
    3adc:	ldreq	pc, [r8, #-256]!	; 0xffffff00
    3ae0:	ldrbtmi	r4, [r9], #-2777	; 0xfffff527
    3ae4:			; <UNDEFINED> instruction: 0xae064bd9
    3ae8:	stmpl	sl, {r0, r6, r7, r9, sl, lr}
    3aec:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    3af0:			; <UNDEFINED> instruction: 0xf04f9207
    3af4:	ldrmi	r0, [sl], r0, lsl #4
    3af8:	strtmi	r2, [sl], -r0, lsl #6
    3afc:			; <UNDEFINED> instruction: 0x46384631
    3b00:			; <UNDEFINED> instruction: 0xf7fe9306
    3b04:	mcrne	14, 0, lr, cr4, cr10, {6}
    3b08:			; <UNDEFINED> instruction: 0xf000db4a
    3b0c:	stccs	0, cr8, [r5], {158}	; 0x9e
    3b10:	stccs	0, cr13, [r4], {22}
    3b14:	mrshi	pc, (UNDEF: 12)	; <UNPREDICTABLE>
    3b18:	rsble	r2, r0, r3, lsl #24
    3b1c:	cmnle	r8, r1, lsl #24
    3b20:	stccs	12, cr9, [r0], {6}
    3b24:	addshi	pc, fp, r0
    3b28:	strtmi	r4, [r0], -r9, asr #19
    3b2c:			; <UNDEFINED> instruction: 0xf7fe4479
    3b30:	stcpl	15, cr14, [r3], #-216	; 0xffffff28
    3b34:	cmple	ip, r0, lsl #22
    3b38:			; <UNDEFINED> instruction: 0xf7fe4620
    3b3c:	ldrb	lr, [fp, r2, lsl #28]
    3b40:	ldrbmi	r9, [r1], -r6, lsl #24
    3b44:			; <UNDEFINED> instruction: 0xf7fe4620
    3b48:	strmi	lr, [r3], r8, lsl #29
    3b4c:	subsle	r2, fp, r0, lsl #16
    3b50:	strtmi	r9, [r0], -r4, lsl #18
    3b54:	mcr	7, 4, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    3b58:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    3b5c:	tsthi	r7, r0, asr #32	; <UNPREDICTABLE>
    3b60:			; <UNDEFINED> instruction: 0xf7fe4620
    3b64:	ldrbmi	lr, [fp], -lr, ror #27
    3b68:	ldrtmi	r4, [r1], -sl, lsr #12
    3b6c:			; <UNDEFINED> instruction: 0xf8cd4638
    3b70:			; <UNDEFINED> instruction: 0xf7feb018
    3b74:	cdpne	14, 0, cr14, cr4, cr2, {5}
    3b78:	rsble	sp, r6, r2, lsl fp
    3b7c:			; <UNDEFINED> instruction: 0xf0402c06
    3b80:			; <UNDEFINED> instruction: 0x464080b3
    3b84:	ldcl	7, cr15, [ip, #1016]	; 0x3f8
    3b88:			; <UNDEFINED> instruction: 0x462a465b
    3b8c:			; <UNDEFINED> instruction: 0x46384631
    3b90:			; <UNDEFINED> instruction: 0x8018f8dd
    3b94:	andslt	pc, r8, sp, asr #17
    3b98:	mcr	7, 4, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    3b9c:	ble	fed0b3b4 <log_oom_internal@plt+0xfed08430>
    3ba0:			; <UNDEFINED> instruction: 0xf7fe2000
    3ba4:	stmdacs	r2, {r3, r8, r9, sl, fp, sp, lr, pc}
    3ba8:			; <UNDEFINED> instruction: 0xf8dddc67
    3bac:			; <UNDEFINED> instruction: 0x4658b018
    3bb0:	stcl	7, cr15, [r6, #1016]	; 0x3f8
    3bb4:			; <UNDEFINED> instruction: 0xf7fe4640
    3bb8:	strbmi	lr, [r8], -r4, asr #27
    3bbc:	stcl	7, cr15, [r0, #1016]	; 0x3f8
    3bc0:	blmi	fe856658 <log_oom_internal@plt+0xfe8536d4>
    3bc4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3bc8:	blls	1ddc38 <log_oom_internal@plt+0x1dacb4>
    3bcc:			; <UNDEFINED> instruction: 0xf04f405a
    3bd0:			; <UNDEFINED> instruction: 0xf0400300
    3bd4:			; <UNDEFINED> instruction: 0x46208131
    3bd8:	pop	{r0, r3, ip, sp, pc}
    3bdc:			; <UNDEFINED> instruction: 0xf8dd8ff0
    3be0:	ldmibmi	sp, {r3, r4, ip, sp, pc}
    3be4:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    3be8:	mrc	7, 1, APSR_nzcv, cr6, cr14, {7}
    3bec:			; <UNDEFINED> instruction: 0xf0002800
    3bf0:	andcs	r8, r0, r1, lsr #1
    3bf4:	mrc	7, 6, APSR_nzcv, cr14, cr14, {7}
    3bf8:	vsub.i8	d2, d0, d2
    3bfc:			; <UNDEFINED> instruction: 0xf8dd8085
    3c00:			; <UNDEFINED> instruction: 0xf06fb018
    3c04:	bfi	r0, r5, #8, #11
    3c08:			; <UNDEFINED> instruction: 0xf7fe4620
    3c0c:			; <UNDEFINED> instruction: 0x465bed9a
    3c10:	ldrtmi	r4, [r1], -sl, lsr #12
    3c14:			; <UNDEFINED> instruction: 0xf8cd4638
    3c18:			; <UNDEFINED> instruction: 0xf7feb018
    3c1c:	cdpne	14, 0, cr14, cr4, cr14, {2}
    3c20:			; <UNDEFINED> instruction: 0xd012dbbe
    3c24:	cmple	pc, r6, lsl #24
    3c28:			; <UNDEFINED> instruction: 0xf7fe4648
    3c2c:	ldrbmi	lr, [fp], -sl, lsl #27
    3c30:	ldrtmi	r4, [r1], -sl, lsr #12
    3c34:			; <UNDEFINED> instruction: 0xf8dd4638
    3c38:			; <UNDEFINED> instruction: 0xf8cd9018
    3c3c:			; <UNDEFINED> instruction: 0xf7feb018
    3c40:	mcrne	14, 0, lr, cr4, cr12, {1}
    3c44:			; <UNDEFINED> instruction: 0xf47fdbac
    3c48:	andcs	sl, r0, r2, ror #30
    3c4c:	mrc	7, 5, APSR_nzcv, cr2, cr14, {7}
    3c50:	stcle	8, cr2, [r4], #-8
    3c54:			; <UNDEFINED> instruction: 0xb018f8dd
    3c58:	strbeq	pc, [r9], #-111	; 0xffffff91	; <UNPREDICTABLE>
    3c5c:	ldmdbmi	pc!, {r0, r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    3c60:	bmi	1fd54e8 <log_oom_internal@plt+0x1fd2564>
    3c64:	ldrbtmi	r2, [r9], #-943	; 0xfffffc51
    3c68:			; <UNDEFINED> instruction: 0x460c447a
    3c6c:	strtcc	r4, [ip], #-2429	; 0xfffff683
    3c70:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    3c74:			; <UNDEFINED> instruction: 0xf7ff9400
    3c78:	bmi	1efe078 <log_oom_internal@plt+0x1efb0f4>
    3c7c:	ldmdami	fp!, {r0, r1, r6, r8, r9, sp}^
    3c80:	ldfmie	f2, [fp, #-0]
    3c84:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    3c88:	ldrbtmi	r3, [sp], #-532	; 0xfffffdec
    3c8c:	strcs	lr, [r0, #-2509]	; 0xfffff633
    3c90:	andcs	r1, r3, r2, asr #25
    3c94:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c98:			; <UNDEFINED> instruction: 0xb018f8dd
    3c9c:	bmi	1d7dac0 <log_oom_internal@plt+0x1d7ab3c>
    3ca0:	ldmdami	r5!, {r1, r3, r6, r8, sp}^
    3ca4:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    3ca8:	ldrbtmi	r4, [sl], #-3188	; 0xfffff38c
    3cac:	andscc	r4, r4, #120, 8	; 0x78000000
    3cb0:	movtcs	r4, #33916	; 0x847c
    3cb4:	strcs	lr, [r0], #-2509	; 0xfffff633
    3cb8:	andcs	r1, r3, r2, asr #25
    3cbc:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3cc0:			; <UNDEFINED> instruction: 0xb018f8dd
    3cc4:	ldrb	r4, [r2, -r4, lsl #12]!
    3cc8:			; <UNDEFINED> instruction: 0xf7fe4658
    3ccc:	stmdacs	r2, {r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    3cd0:	stclmi	13, cr13, [fp], #-596	; 0xfffffdac
    3cd4:	bmi	1acc134 <log_oom_internal@plt+0x1ac91b0>
    3cd8:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    3cdc:	ldrbtmi	r4, [ip], #-2154	; 0xfffff796
    3ce0:	orrcs	r4, r4, #2046820352	; 0x7a000000
    3ce4:	ands	r4, r9, r8, ror r4
    3ce8:			; <UNDEFINED> instruction: 0xf7fe4658
    3cec:	stmdacs	r2, {r2, r5, r6, r9, sl, fp, sp, lr, pc}
    3cf0:	stclmi	13, cr13, [r6], #-532	; 0xfffffdec
    3cf4:	bmi	198c154 <log_oom_internal@plt+0x19891d0>
    3cf8:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    3cfc:	ldrbtmi	r4, [ip], #-2149	; 0xfffff79b
    3d00:	orrscs	r4, r0, #2046820352	; 0x7a000000
    3d04:	and	r4, r9, r8, ror r4
    3d08:	tstcs	r6, r3, ror #24
    3d0c:	vmull.s<illegal width 8>	q10, d4, d3[4]
    3d10:	stmdami	r3!, {r8}^
    3d14:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    3d18:	ldrbtmi	r2, [r8], #-888	; 0xfffffc88
    3d1c:	stmib	sp, {r2, r4, r9, ip, sp}^
    3d20:	strmi	r2, [r2], -r0, lsl #8
    3d24:	andcc	r2, r3, #3
    3d28:	ldm	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d2c:	ldr	r4, [ip, -r4, lsl #12]!
    3d30:			; <UNDEFINED> instruction: 0xb018f8dd
    3d34:	orrslt	r9, sp, r5, lsl #26
    3d38:			; <UNDEFINED> instruction: 0x4648495a
    3d3c:			; <UNDEFINED> instruction: 0xf7fe4479
    3d40:	strmi	lr, [r4], -ip, lsl #27
    3d44:	ldmdbmi	r8, {r4, r5, r6, r8, fp, ip, sp, pc}^
    3d48:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    3d4c:	stc	7, cr15, [r4, #1016]	; 0x3f8
    3d50:			; <UNDEFINED> instruction: 0xf47f2800
    3d54:	stmdavs	fp!, {r2, r3, r5, r8, r9, sl, fp, sp, pc}
    3d58:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    3d5c:	str	r6, [r6, -fp, lsr #32]!
    3d60:	str	r2, [r4, -r0, lsl #8]!
    3d64:			; <UNDEFINED> instruction: 0x46484951
    3d68:			; <UNDEFINED> instruction: 0xf7fe4479
    3d6c:			; <UNDEFINED> instruction: 0x4604ed76
    3d70:	stmdbmi	pc, {r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    3d74:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    3d78:	stcl	7, cr15, [lr, #-1016]!	; 0xfffffc08
    3d7c:			; <UNDEFINED> instruction: 0xf47f2800
    3d80:	bls	16f9e0 <log_oom_internal@plt+0x16ca5c>
    3d84:			; <UNDEFINED> instruction: 0xf0436813
    3d88:	andsvs	r0, r3, r8, lsl #6
    3d8c:	andcs	lr, r0, pc, lsl #14
    3d90:			; <UNDEFINED> instruction: 0xf7fe46a3
    3d94:	stmdacs	r2, {r4, r9, sl, fp, sp, lr, pc}
    3d98:			; <UNDEFINED> instruction: 0xf06fbfd8
    3d9c:			; <UNDEFINED> instruction: 0xf77f0449
    3da0:	stmdami	r4, {r1, r2, r8, r9, sl, fp, sp, pc}^
    3da4:	blmi	110c2d4 <log_oom_internal@plt+0x1109350>
    3da8:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    3dac:	cfstrdmi	mvd4, [r3], {120}	; 0x78
    3db0:			; <UNDEFINED> instruction: 0xf8cd447b
    3db4:	ldrbtmi	fp, [ip], #-8
    3db8:			; <UNDEFINED> instruction: 0x46023314
    3dbc:	movwls	r9, #1025	; 0x401
    3dc0:	cmpcs	r8, #805306368	; 0x30000000
    3dc4:			; <UNDEFINED> instruction: 0xf7ff2003
    3dc8:			; <UNDEFINED> instruction: 0xf8dde86a
    3dcc:			; <UNDEFINED> instruction: 0x4604b018
    3dd0:	ldmdbmi	fp!, {r0, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}
    3dd4:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    3dd8:	ldc	7, cr15, [lr, #-1016]!	; 0xfffffc08
    3ddc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    3de0:	ldmdbmi	r8!, {r1, r2, r3, r4, r5, r7, r8, ip, lr, pc}
    3de4:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    3de8:	ldc	7, cr15, [r6, #-1016]!	; 0xfffffc08
    3dec:	ldmdblt	r8!, {r2, r9, sl, lr}
    3df0:	ldmdavs	r3, {r0, r2, r9, fp, ip, pc}
    3df4:	cmneq	r0, #35	; 0x23	; <UNPREDICTABLE>
    3df8:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    3dfc:			; <UNDEFINED> instruction: 0xe6d66013
    3e00:			; <UNDEFINED> instruction: 0x46404931
    3e04:			; <UNDEFINED> instruction: 0xf7fe4479
    3e08:	strmi	lr, [r4], -r8, lsr #26
    3e0c:	bls	1722f4 <log_oom_internal@plt+0x16f370>
    3e10:			; <UNDEFINED> instruction: 0xf0236813
    3e14:			; <UNDEFINED> instruction: 0xf0430370
    3e18:	andsvs	r0, r3, r0, asr #6
    3e1c:	stmdbmi	fp!, {r0, r1, r2, r6, r7, r9, sl, sp, lr, pc}
    3e20:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    3e24:	ldc	7, cr15, [r8, #-1016]	; 0xfffffc08
    3e28:	ldmdblt	r8!, {r2, r9, sl, lr}
    3e2c:	ldmdavs	r3, {r0, r2, r9, fp, ip, pc}
    3e30:	cmneq	r0, #35	; 0x23	; <UNPREDICTABLE>
    3e34:	ssat	r6, #27, r3
    3e38:	mcr	7, 4, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    3e3c:	ldrt	r4, [r6], ip, lsr #12
    3e40:	andeq	r7, r0, r8, asr #29
    3e44:	andeq	fp, r1, r2, ror #3
    3e48:	strdeq	r0, [r0], -ip
    3e4c:	andeq	r7, r0, ip, lsr #29
    3e50:	andeq	r7, r0, r8, ror #30
    3e54:	andeq	fp, r1, r0, lsl #2
    3e58:	andeq	r7, r0, sl, ror #27
    3e5c:	ldrdeq	sl, [r0], -r2
    3e60:	andeq	r7, r0, r0, lsl lr
    3e64:	andeq	sl, r0, r2, asr #32
    3e68:			; <UNDEFINED> instruction: 0x0000a1b4
    3e6c:			; <UNDEFINED> instruction: 0x00007cbe
    3e70:	ldrdeq	r7, [r0], -lr
    3e74:	andeq	sl, r0, lr, lsl #3
    3e78:	muleq	r0, r8, ip
    3e7c:	andeq	r7, r0, ip, asr #25
    3e80:	andeq	r7, r0, r6, ror #27
    3e84:	andeq	sl, r0, r8, asr r1
    3e88:	andeq	r7, r0, r0, ror #24
    3e8c:	andeq	r7, r0, lr, ror #27
    3e90:	andeq	sl, r0, r8, lsr r1
    3e94:	andeq	r7, r0, r0, asr #24
    3e98:	andeq	r7, r0, r8, lsl #27
    3e9c:	andeq	sl, r0, r2, lsr #2
    3ea0:	andeq	r7, r0, sl, lsr #24
    3ea4:	andeq	r7, r0, r0, lsr #25
    3ea8:			; <UNDEFINED> instruction: 0x00007cb2
    3eac:	muleq	r0, ip, ip
    3eb0:	andeq	r7, r0, r6, lsl #25
    3eb4:	muleq	r0, r8, fp
    3eb8:	andeq	sl, r0, r8, lsl #1
    3ebc:	strdeq	r7, [r0], -r2
    3ec0:	andeq	r7, r0, r2, asr ip
    3ec4:	andeq	r7, r0, r6, ror ip
    3ec8:	andeq	r7, r0, r0, ror #24
    3ecc:	andeq	r7, r0, lr, asr #24
    3ed0:	svcmi	0x00f0e92d
    3ed4:	blhi	1bf390 <log_oom_internal@plt+0x1bc40c>
    3ed8:	stclcc	8, cr15, [ip, #-892]	; 0xfffffc84
    3edc:	andls	fp, r5, #145	; 0x91
    3ee0:	stclcs	8, cr15, [r8, #-892]	; 0xfffffc84
    3ee4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3ee8:	movwls	r6, #63515	; 0xf81b
    3eec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3ef0:	stmdbcs	r0, {r3, r8, ip, pc}
    3ef4:	mrshi	pc, (UNDEF: 64)	; <UNPREDICTABLE>
    3ef8:	blcs	46ab14 <log_oom_internal@plt+0x467b90>
    3efc:			; <UNDEFINED> instruction: 0xf100d064
    3f00:			; <UNDEFINED> instruction: 0xf1000538
    3f04:			; <UNDEFINED> instruction: 0xae0e0a34
    3f08:	strmi	r2, [r3], r0, lsl #6
    3f0c:	ldrbmi	r4, [r0], -sl, lsr #12
    3f10:	movwls	r4, #58929	; 0xe631
    3f14:	ldcl	7, cr15, [r0], {254}	; 0xfe
    3f18:	vmull.p8	<illegal reg q8.5>, d0, d4
    3f1c:			; <UNDEFINED> instruction: 0xf00180e2
    3f20:			; <UNDEFINED> instruction: 0xf8df8006
    3f24:	ldrbmi	r3, [r9], ip, lsl #26
    3f28:			; <UNDEFINED> instruction: 0xf04f46d3
    3f2c:	ldrbtmi	r0, [fp], #-2048	; 0xfffff800
    3f30:			; <UNDEFINED> instruction: 0xf8df930a
    3f34:	stmib	sp, {r8, sl, fp, ip, sp}^
    3f38:	ldrbtmi	r8, [fp], #-2054	; 0xfffff7fa
    3f3c:	blls	228b70 <log_oom_internal@plt+0x225bec>
    3f40:			; <UNDEFINED> instruction: 0xf8df9309
    3f44:			; <UNDEFINED> instruction: 0xf8df7cf4
    3f48:	ldrbtmi	r3, [pc], #-3316	; 3f50 <log_oom_internal@plt+0xfcc>
    3f4c:	movwls	r4, #50299	; 0xc47b
    3f50:	stclcc	8, cr15, [ip], #892	; 0x37c
    3f54:	movwls	r4, #54395	; 0xd47b
    3f58:			; <UNDEFINED> instruction: 0xf0002c05
    3f5c:	stccs	0, cr8, [r2], {206}	; 0xce
    3f60:	stccs	0, cr13, [r4], {115}	; 0x73
    3f64:	tsthi	r8, r1	; <UNPREDICTABLE>
    3f68:			; <UNDEFINED> instruction: 0xf0002c03
    3f6c:	sfmcs	f0, 1, [r1], {164}	; 0xa4
    3f70:	adchi	pc, fp, #64	; 0x40
    3f74:	stccs	12, cr9, [r0], {14}
    3f78:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    3f7c:			; <UNDEFINED> instruction: 0x46204639
    3f80:	stc	7, cr15, [ip, #-1016]	; 0xfffffc08
    3f84:	andge	pc, r0, r4, lsl r8	; <UNPREDICTABLE>
    3f88:	svceq	0x0000f1ba
    3f8c:	addshi	pc, sp, #64	; 0x40
    3f90:			; <UNDEFINED> instruction: 0xf7fe4620
    3f94:			; <UNDEFINED> instruction: 0x4653ebd6
    3f98:	ldrtmi	r4, [r1], -sl, lsr #12
    3f9c:			; <UNDEFINED> instruction: 0xf8cd4658
    3fa0:			; <UNDEFINED> instruction: 0xf7fea038
    3fa4:	cdpne	12, 0, cr14, cr4, cr10, {4}
    3fa8:	addshi	pc, pc, r0, asr #5
    3fac:	ldrdcs	sp, [r0], -r4
    3fb0:	stc	7, cr15, [r0, #-1016]	; 0xfffffc08
    3fb4:	vsub.i8	d2, d0, d2
    3fb8:	bls	3a4a58 <log_oom_internal@plt+0x3a1ad4>
    3fbc:	strbeq	pc, [r9], #-111	; 0xffffff91	; <UNPREDICTABLE>
    3fc0:			; <UNDEFINED> instruction: 0xf7fe4610
    3fc4:			; <UNDEFINED> instruction: 0xe00aebbe
    3fc8:			; <UNDEFINED> instruction: 0xf7fe2000
    3fcc:	stmdacs	r2, {r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    3fd0:			; <UNDEFINED> instruction: 0xf06fdc21
    3fd4:			; <UNDEFINED> instruction: 0xf04f0415
    3fd8:	stmib	sp, {fp}^
    3fdc:	strbmi	r8, [r0], -r6, lsl #16
    3fe0:	bl	febc1fe0 <log_oom_internal@plt+0xfebbf05c>
    3fe4:			; <UNDEFINED> instruction: 0xf7fe9806
    3fe8:	stmdals	r7, {r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    3fec:	bl	fea41fec <log_oom_internal@plt+0xfea3f068>
    3ff0:	mrrccs	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
    3ff4:	ldccc	8, cr15, [r0], #-892	; 0xfffffc84
    3ff8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3ffc:	blls	3de06c <log_oom_internal@plt+0x3db0e8>
    4000:			; <UNDEFINED> instruction: 0xf04f405a
    4004:			; <UNDEFINED> instruction: 0xf0410300
    4008:	strtmi	r8, [r0], -r9, asr #7
    400c:	ldc	0, cr11, [sp], #68	; 0x44
    4010:	pop	{r1, r2, r8, r9, fp, pc}
    4014:			; <UNDEFINED> instruction: 0xf8df8ff0
    4018:	tstcs	r6, r0, lsr ip
    401c:	stccs	8, cr15, [ip], #-892	; 0xfffffc84
    4020:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    4024:	stcmi	8, cr15, [r8], #-892	; 0xfffffc84
    4028:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    402c:	ldrbtmi	r3, [ip], #-72	; 0xffffffb8
    4030:	stmib	sp, {r0, r1, r9, ip, sp}^
    4034:			; <UNDEFINED> instruction: 0x23bc0400
    4038:			; <UNDEFINED> instruction: 0xf04f2003
    403c:			; <UNDEFINED> instruction: 0xf7fe0800
    4040:	stmib	sp, {r1, r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}^
    4044:	strmi	r8, [r4], -r6, lsl #16
    4048:	stcls	7, cr14, [lr], {201}	; 0xc9
    404c:	strtmi	r9, [r0], -ip, lsl #18
    4050:	stc	7, cr15, [r2], {254}	; 0xfe
    4054:			; <UNDEFINED> instruction: 0xf0402800
    4058:	strmi	r8, [r2], pc, lsr #1
    405c:			; <UNDEFINED> instruction: 0xf7fe4620
    4060:			; <UNDEFINED> instruction: 0x4653eb70
    4064:	ldrtmi	r4, [r1], -sl, lsr #12
    4068:			; <UNDEFINED> instruction: 0xf8cd4658
    406c:			; <UNDEFINED> instruction: 0xf7fea038
    4070:	cdpne	12, 0, cr14, cr4, cr4, {1}
    4074:	addsle	sp, sl, r9, lsr fp
    4078:			; <UNDEFINED> instruction: 0xf8df4620
    407c:			; <UNDEFINED> instruction: 0xf8dfabd8
    4080:			; <UNDEFINED> instruction: 0xf8df7bd8
    4084:	ldrbtmi	r3, [sl], #3032	; 0xbd8
    4088:	ldrbtmi	r4, [fp], #-1151	; 0xfffffb81
    408c:	stmdacs	r5, {r2, r3, r8, r9, ip, pc}
    4090:	adchi	pc, r4, r0
    4094:			; <UNDEFINED> instruction: 0xf0002802
    4098:	stmdacs	r4, {r0, r1, r5, r8, pc}
    409c:	bicshi	pc, sl, r0
    40a0:			; <UNDEFINED> instruction: 0xf0002803
    40a4:	stmdacs	r1, {r1, r2, r4, r5, r6, sl, pc}
    40a8:	ldrbthi	pc, [fp], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    40ac:	stccs	12, cr9, [r0], {14}
    40b0:			; <UNDEFINED> instruction: 0x4651d072
    40b4:			; <UNDEFINED> instruction: 0xf7fe4620
    40b8:	stcpl	12, cr14, [r3], #-456	; 0xfffffe38
    40bc:			; <UNDEFINED> instruction: 0xf0402b00
    40c0:			; <UNDEFINED> instruction: 0x46208470
    40c4:			; <UNDEFINED> instruction: 0xf7fe930d
    40c8:	blls	37edc0 <log_oom_internal@plt+0x37be3c>
    40cc:	ldrtmi	r4, [r1], -sl, lsr #12
    40d0:	movwls	r4, #58968	; 0xe658
    40d4:	bl	ffc420d4 <log_oom_internal@plt+0xffc3f150>
    40d8:	vmlal.s8	q9, d0, d0
    40dc:	bicsle	r8, r6, ip, ror #1
    40e0:			; <UNDEFINED> instruction: 0xf04fe765
    40e4:	stmib	sp, {fp}^
    40e8:	andcs	r8, r0, r6, lsl #16
    40ec:	stcl	7, cr15, [r2], #-1016	; 0xfffffc08
    40f0:	vsub.i8	d2, d0, d2
    40f4:	bls	3a48cc <log_oom_internal@plt+0x3a1948>
    40f8:	stcls	7, cr14, [lr], {98}	; 0x62
    40fc:	blne	1842480 <log_oom_internal@plt+0x183f4fc>
    4100:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4104:	bl	fea42104 <log_oom_internal@plt+0xfea3f180>
    4108:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    410c:	orrhi	pc, r9, r1, asr #32
    4110:			; <UNDEFINED> instruction: 0xf7fe4620
    4114:			; <UNDEFINED> instruction: 0x463beb16
    4118:	ldrtmi	r4, [r1], -sl, lsr #12
    411c:	smlsdls	lr, r8, r6, r4
    4120:	bl	ff2c2120 <log_oom_internal@plt+0xff2bf19c>
    4124:	blle	ff80b93c <log_oom_internal@plt+0xff8089b8>
    4128:	svcge	0x0041f43f
    412c:			; <UNDEFINED> instruction: 0xf0402c06
    4130:	stmdals	r7, {r0, r1, r2, r4, r6, r8, r9, sl, pc}
    4134:	bl	142134 <log_oom_internal@plt+0x13f1b0>
    4138:	movwls	r9, #31502	; 0x7b0e
    413c:	blcs	be21b0 <log_oom_internal@plt+0xbdf22c>
    4140:	stmdbls	r7, {r2, r3, ip, lr, pc}
    4144:	rscscc	pc, pc, #79	; 0x4f
    4148:			; <UNDEFINED> instruction: 0xf7fe9808
    414c:	andls	lr, r7, ip, ror #22
    4150:			; <UNDEFINED> instruction: 0xf0012800
    4154:	stmdals	lr, {r1, r2, r5, pc}
    4158:	b	ffcc2158 <log_oom_internal@plt+0xffcbf1d4>
    415c:			; <UNDEFINED> instruction: 0x462a463b
    4160:			; <UNDEFINED> instruction: 0x46584631
    4164:			; <UNDEFINED> instruction: 0xf7fe970e
    4168:	vmlane.f64	d14, d20, d24
    416c:			; <UNDEFINED> instruction: 0xf43fdbbd
    4170:	blls	1efdf0 <log_oom_internal@plt+0x1ece6c>
    4174:	strbt	r9, [r4], r9, lsl #6
    4178:	bmi	ffa424fc <log_oom_internal@plt+0xffa3f578>
    417c:			; <UNDEFINED> instruction: 0xf8df4608
    4180:			; <UNDEFINED> instruction: 0x23b92ae8
    4184:	bne	ff942508 <log_oom_internal@plt+0xff93f584>
    4188:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    418c:	ldrbtmi	r3, [r9], #-1080	; 0xfffffbc8
    4190:	strls	r3, [r0], #-515	; 0xfffffdfd
    4194:	mcr	7, 3, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    4198:	bcs	ff54251c <log_oom_internal@plt+0xff53f598>
    419c:			; <UNDEFINED> instruction: 0xf8df23af
    41a0:	ldrdcs	r4, [r0], -r4	; <UNPREDICTABLE>
    41a4:	bne	ff442528 <log_oom_internal@plt+0xff43f5a4>
    41a8:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    41ac:	ldrbtmi	r3, [r9], #-556	; 0xfffffdd4
    41b0:	sfmne	f1, 3, [r2]
    41b4:	mrc	7, 2, APSR_nzcv, cr14, cr14, {7}
    41b8:	strtmi	r9, [r0], -sp, lsl #18
    41bc:	bl	13421bc <log_oom_internal@plt+0x133f238>
    41c0:	stmdacs	r0, {r1, r7, r9, sl, lr}
    41c4:	mvnshi	pc, r1, asr #32
    41c8:	strbmi	r9, [r8], -r5, lsl #22
    41cc:	mrrcne	9, 0, r9, sl, cr9	; <UNPREDICTABLE>
    41d0:	mrc2	7, 3, pc, cr14, cr15, {7}
    41d4:	blle	fe38b9ec <log_oom_internal@plt+0xfe388a68>
    41d8:	ldrb	r9, [sl], lr, lsl #16
    41dc:			; <UNDEFINED> instruction: 0xf8df9c0e
    41e0:			; <UNDEFINED> instruction: 0x46201a9c
    41e4:			; <UNDEFINED> instruction: 0xf7fe4479
    41e8:			; <UNDEFINED> instruction: 0x4607eb38
    41ec:			; <UNDEFINED> instruction: 0xf0412800
    41f0:			; <UNDEFINED> instruction: 0x462080f6
    41f4:	b	fe9421f4 <log_oom_internal@plt+0xfe93f270>
    41f8:			; <UNDEFINED> instruction: 0x462a463b
    41fc:			; <UNDEFINED> instruction: 0x46584631
    4200:			; <UNDEFINED> instruction: 0xf7fe970e
    4204:	stmdacs	r0, {r1, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    4208:			; <UNDEFINED> instruction: 0xf43fdb55
    420c:	stmdacs	r6, {r4, r6, r7, r9, sl, fp, sp, pc}
    4210:	ldrbthi	pc, [ip], r0, asr #32	; <UNPREDICTABLE>
    4214:	blcs	2ae30 <log_oom_internal@plt+0x27eac>
    4218:	stmdals	lr, {r0, r1, r2, r3, r6, ip, lr, pc}
    421c:	b	fe44221c <log_oom_internal@plt+0xfe43f298>
    4220:			; <UNDEFINED> instruction: 0x462a463b
    4224:			; <UNDEFINED> instruction: 0x46584631
    4228:			; <UNDEFINED> instruction: 0xf7fe970e
    422c:	stmdacs	r0, {r1, r2, r6, r8, r9, fp, sp, lr, pc}
    4230:			; <UNDEFINED> instruction: 0xf47fdb41
    4234:	ldrt	sl, [sl], r2, lsr #30
    4238:	ldrtmi	r4, [r8], -r0, lsl #13
    423c:	b	fe04223c <log_oom_internal@plt+0xfe03f2b8>
    4240:	strtmi	r4, [sl], -r3, asr #12
    4244:			; <UNDEFINED> instruction: 0x46584631
    4248:	eorshi	pc, r8, sp, asr #17
    424c:	bl	d4224c <log_oom_internal@plt+0xd3f2c8>
    4250:	blle	bce258 <log_oom_internal@plt+0xbcb2d4>
    4254:	strthi	pc, [r6], #-0
    4258:	bge	9425dc <log_oom_internal@plt+0x93f658>
    425c:	stmdacs	r5, {r1, r3, r4, r5, r6, r7, sl, lr}
    4260:	strthi	pc, [r0], #0
    4264:			; <UNDEFINED> instruction: 0xf0002802
    4268:	stmdacs	r4, {r0, r3, r5, r6, r8, sl, pc}
    426c:	strhi	pc, [r7]
    4270:			; <UNDEFINED> instruction: 0xf0002803
    4274:	stmdacs	r1, {r0, r1, r2, r4, r6, r7, r8, sl, pc}
    4278:	ldrbhi	pc, [ip, #64]	; 0x40	; <UNPREDICTABLE>
    427c:	svccs	0x00009f0e
    4280:	cdp	0, 1, cr13, cr9, cr10, {4}
    4284:			; <UNDEFINED> instruction: 0x46381a10
    4288:	bl	fe242288 <log_oom_internal@plt+0xfe23f304>
    428c:	andhi	pc, r0, r7, lsl r8	; <UNPREDICTABLE>
    4290:	svceq	0x0000f1b8
    4294:	strbhi	pc, [lr, #64]	; 0x40	; <UNPREDICTABLE>
    4298:			; <UNDEFINED> instruction: 0xf7fe4638
    429c:			; <UNDEFINED> instruction: 0x4643ea52
    42a0:	ldrtmi	r4, [r1], -sl, lsr #12
    42a4:			; <UNDEFINED> instruction: 0xf8cd4658
    42a8:			; <UNDEFINED> instruction: 0xf7fe8038
    42ac:	stmdacs	r0, {r1, r2, r8, r9, fp, sp, lr, pc}
    42b0:	ldrthi	pc, [r5], #640	; 0x280	; <UNPREDICTABLE>
    42b4:	strmi	r4, [r4], -r0, lsr #13
    42b8:			; <UNDEFINED> instruction: 0xf8d9e717
    42bc:			; <UNDEFINED> instruction: 0xf7fe0008
    42c0:			; <UNDEFINED> instruction: 0x9c0eea40
    42c4:	strtmi	r9, [sl], -r5, lsl #22
    42c8:			; <UNDEFINED> instruction: 0x46584631
    42cc:	andmi	pc, r8, r9, asr #17
    42d0:			; <UNDEFINED> instruction: 0xf7fe930e
    42d4:	stmdacs	r0, {r1, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    42d8:			; <UNDEFINED> instruction: 0xf47fdbed
    42dc:	strbt	sl, [r6], -lr, asr #29
    42e0:	ldrtmi	r9, [r9], -lr, lsl #24
    42e4:			; <UNDEFINED> instruction: 0xf7fe4620
    42e8:	stmdacs	r0, {r3, r4, r5, r7, r9, fp, sp, lr, pc}
    42ec:	cmphi	r2, r0	; <UNPREDICTABLE>
    42f0:	strtmi	r9, [r0], -ip, lsl #18
    42f4:	b	fec422f4 <log_oom_internal@plt+0xfec3f370>
    42f8:			; <UNDEFINED> instruction: 0xf0002800
    42fc:			; <UNDEFINED> instruction: 0xf8df8388
    4300:	strtmi	r1, [r0], -r4, lsl #19
    4304:			; <UNDEFINED> instruction: 0xf7fe4479
    4308:	stmdacs	r0, {r3, r5, r7, r9, fp, sp, lr, pc}
    430c:	ldrthi	pc, [sl], -r0, asr #32	; <UNPREDICTABLE>
    4310:	ldrdne	pc, [r8], -r9	; <UNPREDICTABLE>
    4314:	strtmi	r9, [r0], -ip
    4318:	msreq	CPSR_, r1, asr #32
    431c:	eorne	pc, r8, r9, asr #17
    4320:	b	3c2320 <log_oom_internal@plt+0x3bf39c>
    4324:	strtmi	r9, [sl], -ip, lsl #22
    4328:			; <UNDEFINED> instruction: 0x46584631
    432c:			; <UNDEFINED> instruction: 0xf7fe930e
    4330:	stmdacs	r0, {r2, r6, r7, r9, fp, sp, lr, pc}
    4334:			; <UNDEFINED> instruction: 0xf43fdbbf
    4338:			; <UNDEFINED> instruction: 0xf8dfae3a
    433c:	svcls	0x0005394c
    4340:	mcr	4, 0, r4, cr9, cr11, {3}
    4344:			; <UNDEFINED> instruction: 0xf8df3a10
    4348:	ldrbtmi	r3, [fp], #-2372	; 0xfffff6bc
    434c:	bcc	fe43fb74 <log_oom_internal@plt+0xfe43cbf0>
    4350:	ldmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4354:	mcr	4, 0, r4, cr9, cr11, {3}
    4358:			; <UNDEFINED> instruction: 0xf8df3a90
    435c:	ldrbtmi	r3, [fp], #-2360	; 0xfffff6c8
    4360:	bcc	43fb90 <log_oom_internal@plt+0x43cc0c>
    4364:			; <UNDEFINED> instruction: 0xf0002805
    4368:	stmdacs	r2, {r0, r2, r5, r8, r9, sl, pc}
    436c:	stmdacs	r4, {r1, r2, r5, ip, lr, pc}
    4370:	stmdacs	r3, {r1, r2, r6, ip, lr, pc}
    4374:	sbcshi	pc, r7, #0
    4378:			; <UNDEFINED> instruction: 0xf0402801
    437c:	sfmls	f0, 1, [lr], {220}	; 0xdc
    4380:			; <UNDEFINED> instruction: 0xf43f2c00
    4384:	cdp	15, 1, cr10, cr9, cr9, {0}
    4388:			; <UNDEFINED> instruction: 0x46201a10
    438c:	bl	1c238c <log_oom_internal@plt+0x1bf408>
    4390:	andge	pc, r0, r4, lsl r8	; <UNPREDICTABLE>
    4394:	svceq	0x0000f1ba
    4398:	sbchi	pc, sp, #64	; 0x40
    439c:			; <UNDEFINED> instruction: 0xf7fe4620
    43a0:			; <UNDEFINED> instruction: 0x4653e9d0
    43a4:	ldrtmi	r4, [r1], -sl, lsr #12
    43a8:			; <UNDEFINED> instruction: 0xf8cd4658
    43ac:			; <UNDEFINED> instruction: 0xf7fea038
    43b0:	stmdacs	r0, {r2, r7, r9, fp, sp, lr, pc}
    43b4:	svcge	0x007ff6ff
    43b8:	ldrb	sp, [r8, #468]!	; 0x1d4
    43bc:	ldrsbtge	pc, [r8], -sp	; <UNPREDICTABLE>
    43c0:	bne	fe43fc28 <log_oom_internal@plt+0xfe43cca4>
    43c4:			; <UNDEFINED> instruction: 0xf7fe4650
    43c8:	strmi	lr, [r4], -r8, asr #20
    43cc:			; <UNDEFINED> instruction: 0xf0412800
    43d0:			; <UNDEFINED> instruction: 0xf109805e
    43d4:	strbmi	r0, [r8], -r8, lsr #2
    43d8:	blx	1d423de <log_oom_internal@plt+0x1d3f45a>
    43dc:	vmlal.s8	q9, d0, d0
    43e0:	stmdals	lr, {r0, r1, r2, r4, r6, r7, pc}
    43e4:	stmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    43e8:	strtmi	r4, [sl], -r3, lsr #12
    43ec:			; <UNDEFINED> instruction: 0x46584631
    43f0:			; <UNDEFINED> instruction: 0xf7fe940e
    43f4:	stmdacs	r0, {r1, r5, r6, r9, fp, sp, lr, pc}
    43f8:	svcge	0x005df6ff
    43fc:	ldrb	sp, [r6, #434]	; 0x1b2
    4400:	ldmiblt	fp!, {r0, r2, r8, r9, fp, ip, pc}
    4404:	ldrdcc	pc, [r0], -r9
    4408:	orrlt	r6, r4, ip, lsl r9
    440c:	ldrdeq	lr, [sl, -r9]
    4410:	ldrdcs	pc, [r4], -r9
    4414:	mlascc	r0, r9, r8, pc	; <UNPREDICTABLE>
    4418:	smlabteq	r0, sp, r9, lr
    441c:	ldmib	r9, {r1, r9, ip, pc}^
    4420:			; <UNDEFINED> instruction: 0xf8d91206
    4424:	strmi	r0, [r0, r8]!
    4428:	vmlal.s8	q9, d0, d0
    442c:			; <UNDEFINED> instruction: 0x464880b1
    4430:	blx	febc2434 <log_oom_internal@plt+0xfebbf4b0>
    4434:			; <UNDEFINED> instruction: 0xf7fe980e
    4438:	movwcs	lr, #2436	; 0x984
    443c:	ldrtmi	r4, [r1], -sl, lsr #12
    4440:	movwls	r4, #58968	; 0xe658
    4444:	b	e42444 <log_oom_internal@plt+0xe3f4c0>
    4448:			; <UNDEFINED> instruction: 0xf6ff2800
    444c:			; <UNDEFINED> instruction: 0xf47faf34
    4450:	str	sl, [ip, #3604]!	; 0xe14
    4454:	blcs	2b070 <log_oom_internal@plt+0x280ec>
    4458:	eorshi	pc, r8, #64	; 0x40
    445c:	ldrdcc	pc, [r0], -r9
    4460:	ldrdeq	pc, [r8], -r9
    4464:	cmplt	r4, ip, asr r8
    4468:	ldrdne	pc, [r4], -r9
    446c:	movwcs	lr, #18905	; 0x49d9
    4470:	strmi	r9, [r0, r0, lsl #2]!
    4474:			; <UNDEFINED> instruction: 0xf6ff1e04
    4478:			; <UNDEFINED> instruction: 0xf8d9ae3e
    447c:			; <UNDEFINED> instruction: 0xf7fe0008
    4480:	strcs	lr, [r0], #-2400	; 0xfffff6a0
    4484:	movwcs	r2, #512	; 0x200
    4488:	stmib	r9, {r3, r6, r9, sl, lr}^
    448c:			; <UNDEFINED> instruction: 0xf8c92304
    4490:			; <UNDEFINED> instruction: 0xf7ff4008
    4494:	stmdals	lr, {r0, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    4498:	ldmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    449c:	strtmi	r4, [sl], -r3, lsr #12
    44a0:			; <UNDEFINED> instruction: 0x46584631
    44a4:			; <UNDEFINED> instruction: 0xf7fe940e
    44a8:	vmlane.f32	s28, s8, s16
    44ac:	mrcge	6, 0, APSR_nzcv, cr13, cr15, {7}
    44b0:	cfstrdge	mvd15, [r7, #-508]	; 0xfffffe04
    44b4:			; <UNDEFINED> instruction: 0xf8dfe57b
    44b8:	strbmi	r1, [fp], r0, ror #15
    44bc:	ldrbtmi	r9, [r9], #-2062	; 0xfffff7f2
    44c0:	stmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    44c4:			; <UNDEFINED> instruction: 0xf0002800
    44c8:	andcs	r8, r0, r8, asr r6
    44cc:	b	1cc24cc <log_oom_internal@plt+0x1cbf548>
    44d0:	vsub.i8	d2, d0, d2
    44d4:	bls	3a6410 <log_oom_internal@plt+0x3a348c>
    44d8:	ldreq	pc, [r5], #-111	; 0xffffff91
    44dc:			; <UNDEFINED> instruction: 0xf8dfe570
    44e0:	biccs	r2, r4, #188, 14	; 0x2f00000
    44e4:	sbfxeq	pc, pc, #17, #25
    44e8:			; <UNDEFINED> instruction: 0xf8df2100
    44ec:	ldrbtmi	r5, [sl], #-1976	; 0xfffff848
    44f0:	subcc	r4, r8, #120, 8	; 0x78000000
    44f4:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    44f8:	cfstr64ne	mvdx2, [r2], {0}
    44fc:			; <UNDEFINED> instruction: 0xf7fe2003
    4500:	bls	3bf840 <log_oom_internal@plt+0x3bc8bc>
    4504:			; <UNDEFINED> instruction: 0xf8dfe55c
    4508:	smlaltbcs	r2, sl, r0, r7
    450c:			; <UNDEFINED> instruction: 0x079cf8df
    4510:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    4514:			; <UNDEFINED> instruction: 0x4798f8df
    4518:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    451c:	ldrbtmi	r3, [ip], #-584	; 0xfffffdb8
    4520:	stmib	sp, {r0, r3, r6, r7, r8, r9, sp}^
    4524:	cfstrdne	mvd2, [r2], {0}
    4528:			; <UNDEFINED> instruction: 0xf7fe2003
    452c:	bls	3bf814 <log_oom_internal@plt+0x3bc890>
    4530:	strb	r4, [r5, #-1540]	; 0xfffff9fc
    4534:			; <UNDEFINED> instruction: 0xf7fe4620
    4538:	ldrtmi	lr, [fp], -r4, lsl #18
    453c:	ldrtmi	r4, [r1], -sl, lsr #12
    4540:	smlsdls	lr, r8, r6, r4
    4544:	ldmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4548:	vmlal.s8	q9, d0, d0
    454c:	rsble	r8, r3, lr, asr #1
    4550:			; <UNDEFINED> instruction: 0xf0002806
    4554:	ldrtmi	r8, [r8], -pc, ror #2
    4558:	andsge	pc, r8, sp, asr #17
    455c:	b	ac255c <log_oom_internal@plt+0xabf5d8>
    4560:	ldcle	8, cr2, [r8, #8]!
    4564:			; <UNDEFINED> instruction: 0x474cf8df
    4568:			; <UNDEFINED> instruction: 0xf8df2116
    456c:	vqdmlsl.s<illegal width 8>	q9, d4, d0[3]
    4570:			; <UNDEFINED> instruction: 0xf8df0100
    4574:	ldrbtmi	r0, [ip], #-1864	; 0xfffff8b8
    4578:	vst3.16	{d20-d22}, [pc :256], sl
    457c:	ldrbtmi	r7, [r8], #-985	; 0xfffffc27
    4580:	stmib	sp, {r3, r6, r9, ip, sp}^
    4584:	strmi	r2, [r2], -r0, lsl #8
    4588:	andcc	r2, r3, #3
    458c:	stc	7, cr15, [r6], {254}	; 0xfe
    4590:	ldr	r4, [r0, #1540]!	; 0x604
    4594:	strtmi	r9, [r0], -ip
    4598:	ldm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    459c:	strtmi	r9, [sl], -ip, lsl #22
    45a0:			; <UNDEFINED> instruction: 0x46584631
    45a4:			; <UNDEFINED> instruction: 0xf7fe930e
    45a8:	stmdacs	r0, {r3, r7, r8, fp, sp, lr, pc}
    45ac:	mcrge	6, 4, pc, cr3, cr15, {7}	; <UNPREDICTABLE>
    45b0:	cfldrdge	mvd15, [sp], #252	; 0xfc
    45b4:			; <UNDEFINED> instruction: 0x3708f8df
    45b8:			; <UNDEFINED> instruction: 0xa018f8dd
    45bc:	mcr	4, 0, r4, cr8, cr11, {3}
    45c0:			; <UNDEFINED> instruction: 0xf8df3a90
    45c4:	ldrbtmi	r7, [pc], #-1792	; 45cc <log_oom_internal@plt+0x1648>
    45c8:	eorle	r2, r8, r5, lsl #16
    45cc:			; <UNDEFINED> instruction: 0xf0002802
    45d0:	stmdacs	r4, {r0, r1, r5, r7, pc}
    45d4:	adcshi	pc, ip, r0
    45d8:			; <UNDEFINED> instruction: 0xf0002803
    45dc:	stmdacs	r1, {r3, r7, r8, pc}
    45e0:	subhi	pc, sl, r1, asr #32
    45e4:	stccs	12, cr9, [r0], {14}
    45e8:	cfldrdge	mvd15, [r6, #252]	; 0xfc
    45ec:	strtmi	r9, [r0], -sl, lsl #18
    45f0:	ldmib	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    45f4:	blcs	1b688 <log_oom_internal@plt+0x18704>
    45f8:	eorshi	pc, lr, r1, asr #32
    45fc:	movwls	r4, #26144	; 0x6620
    4600:	ldm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4604:	strtmi	r9, [sl], -r6, lsl #22
    4608:			; <UNDEFINED> instruction: 0x46584631
    460c:			; <UNDEFINED> instruction: 0xf7fe930e
    4610:	stmdacs	r0, {r2, r4, r6, r8, fp, sp, lr, pc}
    4614:	bicsle	sp, r7, r9, ror #22
    4618:	andsge	pc, r8, sp, asr #17
    461c:	cfstrsls	mvf14, [lr], {199}	; 0xc7
    4620:	ssatne	pc, #5, pc, asr #17	; <UNPREDICTABLE>
    4624:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4628:	ldmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    462c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    4630:	strbhi	pc, [r8], r0, asr #32	; <UNPREDICTABLE>
    4634:			; <UNDEFINED> instruction: 0xf7fe4620
    4638:	ldrtmi	lr, [fp], -r4, lsl #17
    463c:	ldrtmi	r4, [r1], -sl, lsr #12
    4640:	smlsdls	lr, r8, r6, r4
    4644:	ldmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4648:	blle	138e650 <log_oom_internal@plt+0x138b6cc>
    464c:	stmdacs	r6, {r2, r5, r6, r7, ip, lr, pc}
    4650:	strbhi	pc, [lr, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
    4654:	blcs	2b270 <log_oom_internal@plt+0x282ec>
    4658:	stmdals	lr, {r0, r1, r3, r6, ip, lr, pc}
    465c:	ldmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4660:			; <UNDEFINED> instruction: 0x462a463b
    4664:			; <UNDEFINED> instruction: 0x46584631
    4668:			; <UNDEFINED> instruction: 0xf7fe970e
    466c:	stmdacs	r0, {r1, r2, r5, r8, fp, sp, lr, pc}
    4670:			; <UNDEFINED> instruction: 0xd1a6db3b
    4674:	ldrdls	lr, [r6], -r0
    4678:			; <UNDEFINED> instruction: 0xf7fe4620
    467c:	blls	1be80c <log_oom_internal@plt+0x1bb888>
    4680:	ldrtmi	r4, [r1], -sl, lsr #12
    4684:	movwls	r4, #58968	; 0xe658
    4688:	ldmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    468c:	blle	b0e694 <log_oom_internal@plt+0xb0b710>
    4690:			; <UNDEFINED> instruction: 0xf8dfd0c2
    4694:	ldrbtmi	r3, [fp], #-1592	; 0xfffff9c8
    4698:	bcc	43fec0 <log_oom_internal@plt+0x43cf3c>
    469c:	rsbsle	r2, r6, r5, lsl #16
    46a0:			; <UNDEFINED> instruction: 0xf0002802
    46a4:	stmdacs	r4, {r1, r2, r4, r5, r7, pc}
    46a8:	sbchi	pc, r6, r0
    46ac:			; <UNDEFINED> instruction: 0xf0002803
    46b0:	stmdacs	r1, {r2, r4, r6, r8, pc}
    46b4:	cmphi	r9, r0, asr #32	; <UNPREDICTABLE>
    46b8:	stccs	12, cr9, [r0], {14}
    46bc:	cfstrdge	mvd15, [ip, #-252]!	; 0xffffff04
    46c0:	strtmi	r9, [r0], -fp, lsl #18
    46c4:	stmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    46c8:	svccs	0x00005c27
    46cc:	cmphi	sp, r0, asr #32	; <UNPREDICTABLE>
    46d0:			; <UNDEFINED> instruction: 0xf7fe4620
    46d4:			; <UNDEFINED> instruction: 0x463be836
    46d8:	ldrtmi	r4, [r1], -sl, lsr #12
    46dc:	smlsdls	lr, r8, r6, r4
    46e0:	stmia	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    46e4:	vmlal.s8	q1, d0, d0
    46e8:			; <UNDEFINED> instruction: 0x46048091
    46ec:	andsge	pc, r8, sp, asr #17
    46f0:			; <UNDEFINED> instruction: 0xf8d9e4fb
    46f4:			; <UNDEFINED> instruction: 0xf7fe0018
    46f8:	svcls	0x000ee824
    46fc:	strtmi	r9, [sl], -r5, lsl #22
    4700:			; <UNDEFINED> instruction: 0x46584631
    4704:	andsvc	pc, r8, r9, asr #17
    4708:			; <UNDEFINED> instruction: 0xf7fe930e
    470c:	stmdacs	r0, {r1, r2, r4, r6, r7, fp, sp, lr, pc}
    4710:			; <UNDEFINED> instruction: 0xf47fdbeb
    4714:			; <UNDEFINED> instruction: 0xe77faf56
    4718:	cdp	12, 1, cr9, cr8, cr14, {0}
    471c:			; <UNDEFINED> instruction: 0x46201a90
    4720:	ldm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4724:	adcle	r2, r6, r0, lsl #16
    4728:			; <UNDEFINED> instruction: 0x46204639
    472c:	ldm	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4730:	stmdacs	r0, {r1, r2, ip, pc}
    4734:	strbhi	pc, [r6, r0, asr #32]	; <UNPREDICTABLE>
    4738:	msreq	CPSR_f, r9, lsl #2
    473c:			; <UNDEFINED> instruction: 0xf7ff4648
    4740:	blls	1c2e4c <log_oom_internal@plt+0x1bfec8>
    4744:	vmlal.s8	q9, d0, d0
    4748:	stmdals	lr, {r0, r2, r3, r7, r9, sl, pc}
    474c:	ldrb	r9, [r7, -r6, lsl #6]
    4750:	andsge	pc, r8, sp, asr #17
    4754:	blcs	2b370 <log_oom_internal@plt+0x283ec>
    4758:	mcrge	4, 3, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
    475c:	ldrdcc	pc, [r0], -r9
    4760:	stccs	8, cr6, [r0], {156}	; 0x9c
    4764:	mcrge	4, 3, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    4768:	ldrdeq	lr, [sl, -r9]
    476c:	ldrdcs	pc, [r4], -r9
    4770:	ldrdcc	pc, [r0], -r9	; <UNPREDICTABLE>
    4774:	smlabteq	r0, sp, r9, lr
    4778:	ldmib	r9, {r1, r9, ip, pc}^
    477c:			; <UNDEFINED> instruction: 0xf8d91206
    4780:	strmi	r0, [r0, r8]!
    4784:			; <UNDEFINED> instruction: 0xf6bf2800
    4788:			; <UNDEFINED> instruction: 0x4604ae52
    478c:	cfstrsls	mvf14, [lr], {179}	; 0xb3
    4790:	ldrne	pc, [ip, #-2271]!	; 0xfffff721
    4794:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4798:	ldmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    479c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    47a0:	mcrge	4, 6, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
    47a4:	strne	pc, [ip, #-2271]!	; 0xfffff721
    47a8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    47ac:	ldmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    47b0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    47b4:	mrshi	pc, (UNDEF: 7)	; <UNPREDICTABLE>
    47b8:	ldrne	pc, [ip, #-2271]	; 0xfffff721
    47bc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    47c0:	stmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    47c4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    47c8:	ldrhi	pc, [r5, -r0, asr #32]!
    47cc:			; <UNDEFINED> instruction: 0xf7fd4620
    47d0:			; <UNDEFINED> instruction: 0x463befb8
    47d4:	ldrtmi	r4, [r1], -sl, lsr #12
    47d8:	smlsdls	lr, r8, r6, r4
    47dc:	stmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    47e0:	blle	fe08e7e8 <log_oom_internal@plt+0xfe08b864>
    47e4:	svcge	0x0018f43f
    47e8:			; <UNDEFINED> instruction: 0xf0402806
    47ec:	strbmi	r8, [r0], -r5, lsr #8
    47f0:	svc	0x00a6f7fd
    47f4:			; <UNDEFINED> instruction: 0x462a463b
    47f8:			; <UNDEFINED> instruction: 0x46584631
    47fc:	ldrsbthi	pc, [r8], -sp	; <UNPREDICTABLE>
    4800:			; <UNDEFINED> instruction: 0xf7fe970e
    4804:	stmdacs	r0, {r1, r3, r4, r6, fp, sp, lr, pc}
    4808:	svcge	0x006ff6ff
    480c:	svcge	0x0046f47f
    4810:	stcls	7, cr14, [lr], {2}
    4814:	bne	44007c <log_oom_internal@plt+0x43d0f8>
    4818:			; <UNDEFINED> instruction: 0xf7fe4620
    481c:			; <UNDEFINED> instruction: 0x4607e81e
    4820:			; <UNDEFINED> instruction: 0xf0402800
    4824:	strmi	r8, [r1], -r2, asr #11
    4828:			; <UNDEFINED> instruction: 0xf7ff4648
    482c:	stmdacs	r0, {r0, r1, r3, r6, r8, fp, ip, sp, lr, pc}
    4830:	ldrhi	pc, [r8], -r0, asr #5
    4834:	strb	r9, [ip, -lr, lsl #16]
    4838:	bllt	feeeb454 <log_oom_internal@plt+0xfeee84d0>
    483c:	svceq	0x0000f1ba
    4840:			; <UNDEFINED> instruction: 0xf1b8d01b
    4844:	andle	r0, lr, r0, lsl #30
    4848:	mulcc	r0, r8, r8
    484c:			; <UNDEFINED> instruction: 0xf0402b69
    4850:			; <UNDEFINED> instruction: 0xf8988373
    4854:	blcs	1b90860 <log_oom_internal@plt+0x1b8d8dc>
    4858:	msrhi	SPSR_fsx, #64	; 0x40
    485c:	mulcc	r2, r8, r8
    4860:			; <UNDEFINED> instruction: 0xf0402b00
    4864:	movwcs	r8, #873	; 0x369
    4868:	andseq	pc, ip, r9, lsl #2
    486c:			; <UNDEFINED> instruction: 0x46194652
    4870:	stmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4874:			; <UNDEFINED> instruction: 0xf0002800
    4878:	ldrbmi	r8, [r0], -r7, lsl #15
    487c:			; <UNDEFINED> instruction: 0xf7fd2700
    4880:	strbmi	lr, [r0], -r0, ror #30
    4884:	svc	0x005cf7fd
    4888:			; <UNDEFINED> instruction: 0xf7fd980e
    488c:	shsaxmi	lr, fp, sl
    4890:	ldrtmi	r4, [r1], -sl, lsr #12
    4894:	smlsdls	lr, r8, r6, r4
    4898:	stmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    489c:	vmlal.s8	q9, d0, d0
    48a0:			; <UNDEFINED> instruction: 0xf00086c5
    48a4:			; <UNDEFINED> instruction: 0x46b886bf
    48a8:			; <UNDEFINED> instruction: 0xe68a46ba
    48ac:			; <UNDEFINED> instruction: 0xf7fd980e
    48b0:	movwcs	lr, #3912	; 0xf48
    48b4:	ldrtmi	r4, [r1], -sl, lsr #12
    48b8:	movwls	r4, #58968	; 0xe658
    48bc:	svc	0x00fcf7fd
    48c0:			; <UNDEFINED> instruction: 0xf6ff2800
    48c4:			; <UNDEFINED> instruction: 0xf47faf12
    48c8:			; <UNDEFINED> instruction: 0xe6a5ae7c
    48cc:			; <UNDEFINED> instruction: 0xf7fd980e
    48d0:	movwcs	lr, #3896	; 0xf38
    48d4:	ldrtmi	r4, [r1], -sl, lsr #12
    48d8:	movwls	r4, #58968	; 0xe658
    48dc:	svc	0x00ecf7fd
    48e0:			; <UNDEFINED> instruction: 0xf6ff1e04
    48e4:			; <UNDEFINED> instruction: 0xf47fac02
    48e8:			; <UNDEFINED> instruction: 0xf7ffab2c
    48ec:	ldmibmi	fp!, {r5, r6, r8, r9, fp, ip, sp, pc}^
    48f0:	ldrbtmi	r9, [r9], #-2062	; 0xfffff7f2
    48f4:	andsge	pc, r8, sp, asr #17
    48f8:	svc	0x00aef7fd
    48fc:			; <UNDEFINED> instruction: 0xf43f2800
    4900:	andcs	sl, r0, r9, lsr #30
    4904:	ldmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4908:			; <UNDEFINED> instruction: 0xf77f2802
    490c:	ldclmi	13, cr10, [r4], #912	; 0x390
    4910:	bmi	ffd0cd70 <log_oom_internal@plt+0xffd09dec>
    4914:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    4918:	ldrbtmi	r4, [ip], #-2291	; 0xfffff70d
    491c:	vst3.16	{d20-d22}, [pc :256], sl
    4920:	ldrbtmi	r7, [r8], #-949	; 0xfffffc4b
    4924:	ldmibmi	r1!, {r2, r3, r5, r9, sl, sp, lr, pc}^
    4928:	ldrbtmi	r9, [r9], #-2062	; 0xfffff7f2
    492c:	svc	0x0094f7fd
    4930:			; <UNDEFINED> instruction: 0xf43f2800
    4934:	andcs	sl, r0, r5, ror #26
    4938:	ldmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    493c:			; <UNDEFINED> instruction: 0xf77f2802
    4940:	stclmi	13, cr10, [fp], #808	; 0x328
    4944:	bmi	ffaccda4 <log_oom_internal@plt+0xffac9e20>
    4948:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    494c:	ldrbtmi	r4, [ip], #-2282	; 0xfffff716
    4950:	vqshl.s8	q10, q13, q0
    4954:	ldrbtmi	r2, [r8], #-889	; 0xfffffc87
    4958:	stmibmi	r8!, {r1, r4, r9, sl, sp, lr, pc}^
    495c:	ldrbtmi	r9, [r9], #-2062	; 0xfffff7f2
    4960:	svc	0x007af7fd
    4964:			; <UNDEFINED> instruction: 0xf43f2800
    4968:	andcs	sl, r0, r7, ror #30
    496c:	andsge	pc, r8, sp, asr #17
    4970:	stmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4974:			; <UNDEFINED> instruction: 0xf77f2802
    4978:	stclmi	13, cr10, [r1], #696	; 0x2b8
    497c:	bmi	ff84cddc <log_oom_internal@plt+0xff849e58>
    4980:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    4984:	ldrbtmi	r4, [ip], #-2272	; 0xfffff720
    4988:	vst3.16	{d20-d22}, [pc :256], sl
    498c:	ldrbtmi	r7, [r8], #-980	; 0xfffffc2c
    4990:	ldmibmi	lr, {r1, r2, r4, r5, r6, r7, r8, sl, sp, lr, pc}^
    4994:	ldrbtmi	r9, [r9], #-2062	; 0xfffff7f2
    4998:	svc	0x005ef7fd
    499c:			; <UNDEFINED> instruction: 0xf43f2800
    49a0:	andcs	sl, r0, r9, asr sp
    49a4:	stmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    49a8:			; <UNDEFINED> instruction: 0xf77f2802
    49ac:	ldclmi	13, cr10, [r8], {148}	; 0x94
    49b0:	bmi	ff60ce10 <log_oom_internal@plt+0xff609e8c>
    49b4:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    49b8:	ldrbtmi	r4, [ip], #-2263	; 0xfffff729
    49bc:	vst3.16	{d20-d22}, [pc :256], sl
    49c0:	ldrbtmi	r7, [r8], #-922	; 0xfffffc66
    49c4:			; <UNDEFINED> instruction: 0x4620e5dc
    49c8:	mrc	7, 5, APSR_nzcv, cr10, cr13, {7}
    49cc:			; <UNDEFINED> instruction: 0x462a463b
    49d0:			; <UNDEFINED> instruction: 0x46584631
    49d4:			; <UNDEFINED> instruction: 0xf7fd970e
    49d8:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    49dc:	mcrge	6, 4, pc, cr5, cr15, {7}	; <UNPREDICTABLE>
    49e0:	mrcge	4, 0, APSR_nzcv, cr10, cr15, {1}
    49e4:			; <UNDEFINED> instruction: 0xf0402806
    49e8:			; <UNDEFINED> instruction: 0x4650839b
    49ec:	mcr	7, 5, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    49f0:			; <UNDEFINED> instruction: 0x462a463b
    49f4:			; <UNDEFINED> instruction: 0x46584631
    49f8:	ldrsbtge	pc, [r8], -sp	; <UNPREDICTABLE>
    49fc:			; <UNDEFINED> instruction: 0xf7fd970e
    4a00:	stmdacs	r0, {r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    4a04:	mrcge	6, 3, APSR_nzcv, cr1, cr15, {7}
    4a08:	mcrge	4, 2, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
    4a0c:	andls	lr, ip, r4, lsl #12
    4a10:			; <UNDEFINED> instruction: 0xf7fd4620
    4a14:	blls	340474 <log_oom_internal@plt+0x33d4f0>
    4a18:	ldrtmi	r4, [r1], -sl, lsr #12
    4a1c:	movwls	r4, #58968	; 0xe658
    4a20:	svc	0x004af7fd
    4a24:			; <UNDEFINED> instruction: 0xf6ff2800
    4a28:			; <UNDEFINED> instruction: 0xf43fac46
    4a2c:	blmi	feeef534 <log_oom_internal@plt+0xfeeec5b0>
    4a30:	ldrbtmi	r4, [fp], #-1604	; 0xfffff9bc
    4a34:	bcc	fe44025c <log_oom_internal@plt+0xfe43d2d8>
    4a38:	ldrbtmi	r4, [fp], #-3001	; 0xfffff447
    4a3c:	bcc	440264 <log_oom_internal@plt+0x43d2e0>
    4a40:	ldrbtmi	r4, [fp], #-3000	; 0xfffff448
    4a44:	bcc	440270 <log_oom_internal@plt+0x43d2ec>
    4a48:	sbcsge	pc, ip, #14614528	; 0xdf0000
    4a4c:	stmdacs	r5, {r1, r3, r4, r5, r6, r7, sl, lr}
    4a50:	stmdacs	r2, {r0, r1, r3, r5, ip, lr, pc}
    4a54:	stmdacs	r4, {r2, r3, r5, r6, ip, lr, pc}
    4a58:	addhi	pc, r5, r0
    4a5c:			; <UNDEFINED> instruction: 0xf0002803
    4a60:	stmdacs	r1, {r9, pc}
    4a64:	strbhi	pc, [pc], -r0, asr #32	; <UNPREDICTABLE>
    4a68:	svccs	0x00009f0e
    4a6c:	blge	fe541b70 <log_oom_internal@plt+0xfe53ebec>
    4a70:	bne	fe4402d8 <log_oom_internal@plt+0xfe43d354>
    4a74:			; <UNDEFINED> instruction: 0xf7fd4638
    4a78:			; <UNDEFINED> instruction: 0xf817ef92
    4a7c:			; <UNDEFINED> instruction: 0xf1b88000
    4a80:			; <UNDEFINED> instruction: 0xf0400f00
    4a84:	ldrtmi	r8, [r8], -r0, asr #12
    4a88:	mrc	7, 2, APSR_nzcv, cr10, cr13, {7}
    4a8c:	strtmi	r4, [sl], -r3, asr #12
    4a90:			; <UNDEFINED> instruction: 0x46584631
    4a94:	eorshi	pc, r8, sp, asr #17
    4a98:	svc	0x000ef7fd
    4a9c:			; <UNDEFINED> instruction: 0xf6ff2800
    4aa0:	bicsle	sl, r4, r9, lsl #24
    4aa4:			; <UNDEFINED> instruction: 0xf7ff46a0
    4aa8:	svcls	0x000eba82
    4aac:			; <UNDEFINED> instruction: 0x4638499f
    4ab0:			; <UNDEFINED> instruction: 0xf7fd4479
    4ab4:	pkhtbmi	lr, r2, r2, asr #29
    4ab8:			; <UNDEFINED> instruction: 0xf0402800
    4abc:			; <UNDEFINED> instruction: 0x46388535
    4ac0:	mrc	7, 1, APSR_nzcv, cr14, cr13, {7}
    4ac4:			; <UNDEFINED> instruction: 0x462a4653
    4ac8:			; <UNDEFINED> instruction: 0x46584631
    4acc:	eorsge	pc, r8, sp, asr #17
    4ad0:	mrc	7, 7, APSR_nzcv, cr2, cr13, {7}
    4ad4:			; <UNDEFINED> instruction: 0xf6ff2800
    4ad8:	rscle	sl, r3, sp, ror #23
    4adc:			; <UNDEFINED> instruction: 0xf0402806
    4ae0:	blls	1655f4 <log_oom_internal@plt+0x162670>
    4ae4:	stmdals	lr, {r0, r1, r3, r7, r8, ip, sp, pc}
    4ae8:	mcr	7, 1, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    4aec:			; <UNDEFINED> instruction: 0x462a4653
    4af0:			; <UNDEFINED> instruction: 0x46584631
    4af4:	eorsge	pc, r8, sp, asr #17
    4af8:	mrc	7, 6, APSR_nzcv, cr14, cr13, {7}
    4afc:			; <UNDEFINED> instruction: 0xf6ff2800
    4b00:	ldrdle	sl, [r1, r9]!
    4b04:			; <UNDEFINED> instruction: 0xf7ff46a0
    4b08:			; <UNDEFINED> instruction: 0xf8d9ba52
    4b0c:			; <UNDEFINED> instruction: 0xf7fd0018
    4b10:	svcls	0x000eee18
    4b14:	strtmi	r9, [sl], -r5, lsl #22
    4b18:			; <UNDEFINED> instruction: 0x46584631
    4b1c:	andsvc	pc, r8, r9, asr #17
    4b20:			; <UNDEFINED> instruction: 0xf7fd930e
    4b24:	stmdacs	r0, {r1, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    4b28:	blge	ff14272c <log_oom_internal@plt+0xff13f7a8>
    4b2c:	strb	sp, [r9, ip, lsl #3]!
    4b30:	cdp	15, 1, cr9, cr8, cr14, {0}
    4b34:			; <UNDEFINED> instruction: 0x46381a10
    4b38:	mcr	7, 4, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    4b3c:			; <UNDEFINED> instruction: 0xf43f2800
    4b40:			; <UNDEFINED> instruction: 0x4651ab7b
    4b44:			; <UNDEFINED> instruction: 0xf7fd4638
    4b48:	strmi	lr, [r0], r8, lsl #29
    4b4c:			; <UNDEFINED> instruction: 0xf0402800
    4b50:			; <UNDEFINED> instruction: 0xf1098511
    4b54:	strbmi	r0, [r8], -r8, lsr #2
    4b58:			; <UNDEFINED> instruction: 0xffb4f7fe
    4b5c:	vmlal.s8	q9, d0, d0
    4b60:	stmdals	lr, {r0, r3, r4, r5, r7, sl, pc}
    4b64:	ssatmi	lr, #1, r0, lsl #15
    4b68:	blcs	2b784 <log_oom_internal@plt+0x28800>
    4b6c:	cfstrdge	mvd15, [r2], #-508	; 0xfffffe04
    4b70:	ldrdcc	pc, [r0], -r9
    4b74:	blcs	1eee8 <log_oom_internal@plt+0x1bf64>
    4b78:	cfldrdge	mvd15, [r9], {63}	; 0x3f
    4b7c:	ldrdeq	lr, [sl, -r9]
    4b80:	ldrdmi	pc, [r4], -r9
    4b84:			; <UNDEFINED> instruction: 0x201cf8d9
    4b88:	smlabteq	r0, sp, r9, lr
    4b8c:			; <UNDEFINED> instruction: 0xf8d99402
    4b90:			; <UNDEFINED> instruction: 0xf8d91018
    4b94:	ldrmi	r0, [r8, r8]
    4b98:			; <UNDEFINED> instruction: 0xf6bf2800
    4b9c:	strmi	sl, [r4], -r8, asr #24
    4ba0:	blt	fea82ba4 <log_oom_internal@plt+0xfea7fc20>
    4ba4:	ldrsbthi	pc, [r8], -sp	; <UNPREDICTABLE>
    4ba8:	strbmi	r4, [r0], -r1, ror #18
    4bac:			; <UNDEFINED> instruction: 0xf7fd4479
    4bb0:			; <UNDEFINED> instruction: 0x4607ee54
    4bb4:			; <UNDEFINED> instruction: 0xf0002800
    4bb8:	ldmdbmi	lr, {r0, r2, r3, r8, pc}^
    4bbc:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    4bc0:	mcr	7, 2, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    4bc4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    4bc8:	msrhi	SPSR_fxc, r0
    4bcc:			; <UNDEFINED> instruction: 0x4640495a
    4bd0:			; <UNDEFINED> instruction: 0xf7fd4479
    4bd4:	strmi	lr, [r7], -r2, asr #28
    4bd8:			; <UNDEFINED> instruction: 0xf0402800
    4bdc:			; <UNDEFINED> instruction: 0x4640859b
    4be0:	stc	7, cr15, [lr, #1012]!	; 0x3f4
    4be4:			; <UNDEFINED> instruction: 0x462a463b
    4be8:			; <UNDEFINED> instruction: 0x46584631
    4bec:			; <UNDEFINED> instruction: 0xf7fd970e
    4bf0:	stmdacs	r0, {r2, r5, r6, r9, sl, fp, sp, lr, pc}
    4bf4:	blge	17c27f8 <log_oom_internal@plt+0x17bf874>
    4bf8:	svcge	0x0054f43f
    4bfc:			; <UNDEFINED> instruction: 0xf0402806
    4c00:	strtmi	r8, [r0], -r0, ror #4
    4c04:	ldc	7, cr15, [ip, #1012]	; 0x3f4
    4c08:			; <UNDEFINED> instruction: 0x462a463b
    4c0c:			; <UNDEFINED> instruction: 0x46584631
    4c10:	strls	r9, [lr, -lr, lsl #24]
    4c14:	mrc	7, 2, APSR_nzcv, cr0, cr13, {7}
    4c18:			; <UNDEFINED> instruction: 0xf6ff2800
    4c1c:			; <UNDEFINED> instruction: 0xf47fab4b
    4c20:	ssatmi	sl, #1, lr, lsl #22
    4c24:	stmiblt	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c28:	strdeq	r0, [r0], -ip
    4c2c:	andeq	sl, r1, r0, ror #27
    4c30:	andeq	r7, r0, r6, ror #22
    4c34:	andeq	r7, r0, sl, asr fp
    4c38:	andeq	r7, r0, sl, asr #22
    4c3c:	andeq	r9, r0, ip, lsl lr
    4c40:	andeq	r7, r0, r0, lsl #24
    4c44:	andeq	sl, r1, ip, asr #25
    4c48:	andeq	r9, r0, r0, lsl lr
    4c4c:	andeq	r7, r0, sl, lsl r9
    4c50:	andeq	r7, r0, lr, ror #21
    4c54:	andeq	r7, r0, lr, lsl #20
    4c58:	andeq	r7, r0, r8, asr fp
    4c5c:	andeq	r7, r0, lr, asr fp
    4c60:	muleq	r0, r6, r8
    4c64:			; <UNDEFINED> instruction: 0x00009cb0
    4c68:			; <UNDEFINED> instruction: 0x000077ba
    4c6c:	andeq	r7, r0, r6, lsl #19
    4c70:	muleq	r0, r0, ip
    4c74:	andeq	r7, r0, lr, asr #17
    4c78:	andeq	r9, r0, r6, lsl #22
    4c7c:			; <UNDEFINED> instruction: 0x000077b4
    4c80:	andeq	r7, r0, r4, ror r7
    4c84:	andeq	r9, r0, r8, lsl fp
    4c88:	andeq	r7, r0, r4, asr r7
    4c8c:	andeq	r7, r0, r6, lsl #13
    4c90:	muleq	r0, r8, r9
    4c94:	andeq	r7, r0, sl, asr ip
    4c98:	muleq	r0, r6, r6
    4c9c:	andeq	r9, r0, sl, asr #18
    4ca0:	andeq	r7, r0, r4, asr r4
    4ca4:	andeq	r7, r0, r4, ror r4
    4ca8:	andeq	r9, r0, r0, lsr #18
    4cac:	andeq	r7, r0, sl, lsr #8
    4cb0:	andeq	r7, r0, lr, asr r4
    4cb4:	andeq	r7, r0, sl, lsr #16
    4cb8:	andeq	r9, r0, r0, asr #17
    4cbc:	andeq	r7, r0, r6, asr #7
    4cc0:	andeq	r7, r0, r8, asr #13
    4cc4:	andeq	r7, r0, sl, lsl #8
    4cc8:	andeq	r7, r0, r2, ror r3
    4ccc:	andeq	r7, r0, sl, lsr r3
    4cd0:	andeq	r7, r0, r2, lsl #4
    4cd4:	andeq	r7, r0, r2, asr #10
    4cd8:	andeq	r7, r0, r6, lsr r5
    4cdc:	andeq	r7, r0, lr, ror #5
    4ce0:	andeq	r7, r0, sl, lsl #7
    4ce4:	andeq	r9, r0, ip, lsl r5
    4ce8:	andeq	r7, r0, r2, lsr #32
    4cec:	strdeq	r9, [r0], -r2
    4cf0:			; <UNDEFINED> instruction: 0x000076b6
    4cf4:	andeq	r9, r0, r8, ror #9
    4cf8:	andeq	r6, r0, lr, ror #31
    4cfc:	andeq	r7, r0, r6, lsr #6
    4d00:	strdeq	r7, [r0], -r2
    4d04:			; <UNDEFINED> instruction: 0x000094b0
    4d08:			; <UNDEFINED> instruction: 0x00006fb6
    4d0c:	ldrdeq	r9, [r0], -r2
    4d10:	andeq	r7, r0, r6, asr r2
    4d14:	andeq	r9, r0, ip, ror r4
    4d18:	andeq	r6, r0, r2, lsl #31
    4d1c:	andeq	r7, r0, r2, rrx
    4d20:	andeq	r7, r0, sl, asr #4
    4d24:	andeq	r7, r0, r2, asr r0
    4d28:	andeq	r6, r0, r4, lsl #31
    4d2c:	andeq	r6, r0, r8, ror #29
    4d30:	andeq	r6, r0, ip, ror #27
    4d34:	andeq	r7, r0, lr, lsr #2
    4d38:	andeq	r7, r0, r4, lsr #2
    4d3c:	ldrsbthi	pc, [r8], -sp	; <UNPREDICTABLE>
    4d40:			; <UNDEFINED> instruction: 0x46404651
    4d44:	stc	7, cr15, [r8, #1012]	; 0x3f4
    4d48:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    4d4c:	bichi	pc, r7, #64	; 0x40
    4d50:	strbmi	r4, [r8], -r1, lsl #12
    4d54:	mrc2	7, 5, pc, cr6, cr14, {7}
    4d58:	vmlal.s8	q9, d0, d0
    4d5c:	stmdals	lr, {r0, r1, r3, r4, r5, r7, r8, r9, pc}
    4d60:	stcl	7, cr15, [lr], #1012	; 0x3f4
    4d64:			; <UNDEFINED> instruction: 0x462a463b
    4d68:			; <UNDEFINED> instruction: 0x46584631
    4d6c:			; <UNDEFINED> instruction: 0xf7fd970e
    4d70:	stmdacs	r0, {r2, r5, r7, r8, sl, fp, sp, lr, pc}
    4d74:	bge	fe7c2978 <log_oom_internal@plt+0xfe7bf9f4>
    4d78:	bge	1c81f7c <log_oom_internal@plt+0x1c7eff8>
    4d7c:	blls	1beac8 <log_oom_internal@plt+0x1bbb44>
    4d80:			; <UNDEFINED> instruction: 0xf0002b00
    4d84:	stccs	0, cr8, [r0], {204}	; 0xcc
    4d88:	adchi	pc, lr, r0
    4d8c:	bne	1443110 <log_oom_internal@plt+0x144018c>
    4d90:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4d94:	stmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d98:			; <UNDEFINED> instruction: 0xf0002800
    4d9c:	andcs	r8, r0, r5, lsr #1
    4da0:	mcr	7, 0, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    4da4:	vsub.i8	d2, d0, d2
    4da8:	stmdals	r6, {r1, r2, r4, r5, r6, r8, pc}
    4dac:			; <UNDEFINED> instruction: 0xf7fd2700
    4db0:	stmdals	lr, {r3, r6, r7, sl, fp, sp, lr, pc}
    4db4:	stcl	7, cr15, [r4], {253}	; 0xfd
    4db8:			; <UNDEFINED> instruction: 0x462a463b
    4dbc:			; <UNDEFINED> instruction: 0x46584631
    4dc0:			; <UNDEFINED> instruction: 0xf7fd970e
    4dc4:	stmdacs	r0, {r1, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    4dc8:	bichi	pc, pc, #192, 4
    4dcc:	ldrhi	pc, [lr], #0
    4dd0:	ldrt	r9, [r9], -r6, lsl #14
    4dd4:			; <UNDEFINED> instruction: 0xf7fd4640
    4dd8:			; <UNDEFINED> instruction: 0x463becb4
    4ddc:	ldrtmi	r4, [r1], -sl, lsr #12
    4de0:	smlsdls	lr, r8, r6, r4
    4de4:	stcl	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    4de8:			; <UNDEFINED> instruction: 0xf6ff2800
    4dec:			; <UNDEFINED> instruction: 0xf43faa63
    4df0:	stmdacs	r6, {r0, r3, r4, r6, r9, sl, fp, sp, pc}
    4df4:			; <UNDEFINED> instruction: 0x4638d0b3
    4df8:			; <UNDEFINED> instruction: 0xf7fd46a0
    4dfc:	stmdacs	r2, {r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    4e00:	blge	1a82c04 <log_oom_internal@plt+0x1a7fc80>
    4e04:	ldmibmi	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4e08:			; <UNDEFINED> instruction: 0xf8df2116
    4e0c:			; <UNDEFINED> instruction: 0xf2c429dc
    4e10:			; <UNDEFINED> instruction: 0xf8df0100
    4e14:	ldrbtmi	r0, [ip], #-2520	; 0xfffff628
    4e18:	vst3.16	{d20-d22}, [pc :256], sl
    4e1c:	ldrbtmi	r7, [r8], #-781	; 0xfffffcf3
    4e20:	bllt	febc2e24 <log_oom_internal@plt+0xfebbfea0>
    4e24:	stmibne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4e28:	ldrbtmi	r9, [r9], #-2062	; 0xfffff7f2
    4e2c:	ldc	7, cr15, [r4, #-1012]	; 0xfffffc0c
    4e30:	adcle	r2, r4, r0, lsl #16
    4e34:	strtmi	r2, [r0], r0
    4e38:	ldc	7, cr15, [ip, #1012]!	; 0x3f4
    4e3c:			; <UNDEFINED> instruction: 0xf77f2802
    4e40:			; <UNDEFINED> instruction: 0xf8dfab4a
    4e44:			; <UNDEFINED> instruction: 0x211649b0
    4e48:	stmibcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4e4c:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    4e50:	stmibeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4e54:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    4e58:	msrcs	CPSR_fx, #64, 4
    4e5c:			; <UNDEFINED> instruction: 0xf7ff4478
    4e60:			; <UNDEFINED> instruction: 0xf8dfbb8f
    4e64:	ssatmi	r1, #1, ip, lsl #19
    4e68:	ldrbtmi	r9, [r9], #-2062	; 0xfffff7f2
    4e6c:	ldcl	7, cr15, [r4], #1012	; 0x3f4
    4e70:			; <UNDEFINED> instruction: 0xf43f2800
    4e74:	andcs	sl, r0, r9, ror lr
    4e78:	ldc	7, cr15, [ip, #1012]	; 0x3f4
    4e7c:			; <UNDEFINED> instruction: 0xf77f2802
    4e80:			; <UNDEFINED> instruction: 0xf8dfab2a
    4e84:	tstcs	r6, r0, lsl #19
    4e88:	ldmdbcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4e8c:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    4e90:	ldmdbeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4e94:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    4e98:	mvnsne	pc, #64, 4
    4e9c:			; <UNDEFINED> instruction: 0xf7ff4478
    4ea0:	strbmi	fp, [r0], -pc, ror #22
    4ea4:	mcrr	7, 15, pc, ip, cr13	; <UNPREDICTABLE>
    4ea8:			; <UNDEFINED> instruction: 0x462a463b
    4eac:			; <UNDEFINED> instruction: 0x46584631
    4eb0:			; <UNDEFINED> instruction: 0xf7fd970e
    4eb4:	stmdacs	r0, {r1, r8, sl, fp, sp, lr, pc}
    4eb8:	ldmibge	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp, lr, pc}^
    4ebc:	cfldrdge	mvd15, [r2, #252]!	; 0xfc
    4ec0:	cmnle	r6, r6, lsl #16
    4ec4:			; <UNDEFINED> instruction: 0xf7fd9806
    4ec8:			; <UNDEFINED> instruction: 0x463bec3c
    4ecc:	strtmi	r9, [sl], -lr, lsl #30
    4ed0:			; <UNDEFINED> instruction: 0x46584631
    4ed4:	strls	r9, [r6, -lr, lsl #6]
    4ed8:	stcl	7, cr15, [lr], #1012	; 0x3f4
    4edc:			; <UNDEFINED> instruction: 0xf6ff2800
    4ee0:			; <UNDEFINED> instruction: 0xf47fa9e9
    4ee4:			; <UNDEFINED> instruction: 0xe69ca9bc
    4ee8:	bls	18daf0 <log_oom_internal@plt+0x18ab6c>
    4eec:	andseq	pc, ip, r9, lsl #2
    4ef0:			; <UNDEFINED> instruction: 0xf7fd4619
    4ef4:	stmdacs	r0, {r2, r6, r7, sl, fp, sp, lr, pc}
    4ef8:	svcge	0x0057f47f
    4efc:	ldmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4f00:			; <UNDEFINED> instruction: 0xf8df46a0
    4f04:	vmul.i8	d17, d0, d0
    4f08:	ldrbtmi	r2, [fp], #-545	; 0xfffffddf
    4f0c:	movtcc	r4, #33913	; 0x8479
    4f10:			; <UNDEFINED> instruction: 0xf7fe3103
    4f14:	bls	3bf004 <log_oom_internal@plt+0x3bc080>
    4f18:			; <UNDEFINED> instruction: 0xf7ff4604
    4f1c:	stmdals	lr, {r0, r4, r6, fp, ip, sp, pc}
    4f20:	stc	7, cr15, [lr], {253}	; 0xfd
    4f24:	strtmi	r9, [sl], -r6, lsl #22
    4f28:			; <UNDEFINED> instruction: 0x46584631
    4f2c:			; <UNDEFINED> instruction: 0x46a0e5f8
    4f30:	strmi	lr, [r6], #-2509	; 0xfffff633
    4f34:	ldmdalt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f38:	ldmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4f3c:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    4f40:	svc	0x004ef7fd
    4f44:	stmdacs	r0, {r0, r1, r9, sl, lr}
    4f48:	mrshi	pc, (UNDEF: 2)	; <UNPREDICTABLE>
    4f4c:			; <UNDEFINED> instruction: 0xf7fd2000
    4f50:	stmdacs	r2, {r1, r4, r5, r8, sl, fp, sp, lr, pc}
    4f54:	ldcge	7, cr15, [r1], {127}	; 0x7f
    4f58:	stmiaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4f5c:	orrsne	pc, pc, #64, 4
    4f60:	ldmcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4f64:			; <UNDEFINED> instruction: 0xf8df2100
    4f68:	ldrbtmi	r7, [r8], #-2236	; 0xfffff744
    4f6c:	subcc	r4, r8, sl, ror r4
    4f70:	andls	r4, r0, pc, ror r4
    4f74:			; <UNDEFINED> instruction: 0xf8cd3203
    4f78:	strls	r8, [r1, -r8]
    4f7c:			; <UNDEFINED> instruction: 0xf7fd2003
    4f80:	ldrbt	lr, [sl], #-3982	; 0xfffff072
    4f84:	stmiane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4f88:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4f8c:	stcl	7, cr15, [r4], #-1012	; 0xfffffc0c
    4f90:	stmdacs	r0, {r0, r2, r3, ip, pc}
    4f94:	strhi	pc, [r4], #-64	; 0xffffffc0
    4f98:	tsteq	r0, r9, lsl #2	; <UNPREDICTABLE>
    4f9c:			; <UNDEFINED> instruction: 0xf7fe4648
    4fa0:	blls	3845ec <log_oom_internal@plt+0x381668>
    4fa4:			; <UNDEFINED> instruction: 0xf6ff2800
    4fa8:	stmdals	lr, {r0, r1, r4, r5, r6, r7, r9, fp, sp, pc}
    4fac:			; <UNDEFINED> instruction: 0xf7ff930d
    4fb0:	ldrtmi	fp, [r8], -sl, lsl #17
    4fb4:			; <UNDEFINED> instruction: 0xf7fd46a0
    4fb8:	stmdacs	r2, {r1, r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    4fbc:	bge	fe302dc0 <log_oom_internal@plt+0xfe2ffe3c>
    4fc0:	stmdami	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4fc4:			; <UNDEFINED> instruction: 0xf8df2116
    4fc8:	vmul.i<illegal width 8>	d18, d4, d0[6]
    4fcc:			; <UNDEFINED> instruction: 0xf8df0100
    4fd0:	ldrbtmi	r0, [ip], #-2148	; 0xfffff79c
    4fd4:	vst3.16	{d20-d22}, [pc :256], sl
    4fd8:	ldrbtmi	r7, [r8], #-784	; 0xfffffcf0
    4fdc:	blt	ff442fe0 <log_oom_internal@plt+0xff44005c>
    4fe0:			; <UNDEFINED> instruction: 0xf7fd4638
    4fe4:	stmdacs	r2, {r3, r5, r6, r7, sl, fp, sp, lr, pc}
    4fe8:	bge	1d82dec <log_oom_internal@plt+0x1d7fe68>
    4fec:	stmdami	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4ff0:			; <UNDEFINED> instruction: 0xf8df2116
    4ff4:	vmul.i<illegal width 8>	d18, d4, d0[2]
    4ff8:			; <UNDEFINED> instruction: 0xf8df0100
    4ffc:	ldrbtmi	r0, [ip], #-2116	; 0xfffff7bc
    5000:	vst3.16	{d20-d22}, [pc :256], sl
    5004:	ldrbtmi	r7, [r8], #-899	; 0xfffffc7d
    5008:	blt	feec300c <log_oom_internal@plt+0xfeec0088>
    500c:			; <UNDEFINED> instruction: 0xf7fd4638
    5010:	stmdacs	r2, {r1, r4, r6, r7, sl, fp, sp, lr, pc}
    5014:	bge	1802e18 <log_oom_internal@plt+0x17ffe94>
    5018:	stmdami	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    501c:			; <UNDEFINED> instruction: 0xf8df2116
    5020:	vmlal.s8	q9, d4, d24
    5024:			; <UNDEFINED> instruction: 0xf8df0100
    5028:	ldrbtmi	r0, [ip], #-2084	; 0xfffff7dc
    502c:	vqshl.s8	q10, q13, q0
    5030:	ldrbtmi	r1, [r8], #-833	; 0xfffffcbf
    5034:	blt	fe943038 <log_oom_internal@plt+0xfe9400b4>
    5038:			; <UNDEFINED> instruction: 0xf8cd4638
    503c:			; <UNDEFINED> instruction: 0xf7fda018
    5040:	stmdacs	r2, {r1, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    5044:	bge	1202e48 <log_oom_internal@plt+0x11ffec4>
    5048:	stmdami	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    504c:			; <UNDEFINED> instruction: 0xf8df2116
    5050:	vmlal.s8	q9, d4, d4
    5054:			; <UNDEFINED> instruction: 0xf8df0100
    5058:	ldrbtmi	r0, [ip], #-2048	; 0xfffff800
    505c:	vst3.16	{d20-d22}, [pc :256], sl
    5060:	ldrbtmi	r7, [r8], #-997	; 0xfffffc1b
    5064:	blt	fe343068 <log_oom_internal@plt+0xfe3400e4>
    5068:	ssatmi	r4, #1, r0, asr #12
    506c:	stc	7, cr15, [r2], #1012	; 0x3f4
    5070:			; <UNDEFINED> instruction: 0xf77f2802
    5074:			; <UNDEFINED> instruction: 0xf8dfaa30
    5078:	tstcs	r6, r4, ror #15
    507c:	ubfxcs	pc, pc, #17, #1
    5080:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    5084:			; <UNDEFINED> instruction: 0x07dcf8df
    5088:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    508c:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    5090:			; <UNDEFINED> instruction: 0xf7ff4478
    5094:			; <UNDEFINED> instruction: 0xf8dfba75
    5098:	vaba.s8	q8, q8, q0
    509c:			; <UNDEFINED> instruction: 0xf8df2323
    50a0:	smlabtcs	r0, ip, r7, r2
    50a4:			; <UNDEFINED> instruction: 0xc7c8f8df
    50a8:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    50ac:	ldrbtmi	r3, [ip], #72	; 0x48
    50b0:	andcc	r9, r3, #0
    50b4:			; <UNDEFINED> instruction: 0xf8cd9402
    50b8:	andcs	ip, r3, r4
    50bc:	mcr	7, 7, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    50c0:			; <UNDEFINED> instruction: 0x4638e673
    50c4:			; <UNDEFINED> instruction: 0xf7fd46a0
    50c8:	stmdacs	r2, {r1, r2, r4, r5, r6, sl, fp, sp, lr, pc}
    50cc:	bge	102ed0 <log_oom_internal@plt+0xfff4c>
    50d0:	sbfxmi	pc, pc, #17, #1
    50d4:			; <UNDEFINED> instruction: 0xf8df2116
    50d8:	vabdl.s8	q9, d20, d16
    50dc:			; <UNDEFINED> instruction: 0xf8df0100
    50e0:	ldrbtmi	r0, [ip], #-1948	; 0xfffff864
    50e4:	vst3.16	{d20-d22}, [pc :256], sl
    50e8:	ldrbtmi	r7, [r8], #-787	; 0xfffffced
    50ec:	blt	12430f0 <log_oom_internal@plt+0x124016c>
    50f0:			; <UNDEFINED> instruction: 0xf8cd4638
    50f4:			; <UNDEFINED> instruction: 0xf7fda018
    50f8:	stmdacs	r2, {r1, r2, r3, r4, r6, sl, fp, sp, lr, pc}
    50fc:	stmibge	fp!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}^
    5100:			; <UNDEFINED> instruction: 0x477cf8df
    5104:			; <UNDEFINED> instruction: 0xf8df2116
    5108:	vbic.i32	q9, #1275068416	; 0x4c000000
    510c:			; <UNDEFINED> instruction: 0xf8df0100
    5110:	ldrbtmi	r0, [ip], #-1912	; 0xfffff888
    5114:	vqshl.s8	q10, q13, q0
    5118:	ldrbtmi	r1, [r8], #-887	; 0xfffffc89
    511c:	blt	c43120 <log_oom_internal@plt+0xc4019c>
    5120:			; <UNDEFINED> instruction: 0xf8cd4638
    5124:			; <UNDEFINED> instruction: 0xf7fda018
    5128:	stmdacs	r2, {r1, r2, r6, sl, fp, sp, lr, pc}
    512c:	ldmibge	r3, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}^
    5130:	smmlsmi	r8, pc, r8, pc	; <UNPREDICTABLE>
    5134:			; <UNDEFINED> instruction: 0xf8df2116
    5138:	vorr.i32	q9, #1207959552	; 0x48000000
    513c:			; <UNDEFINED> instruction: 0xf8df0100
    5140:	ldrbtmi	r0, [ip], #-1876	; 0xfffff8ac
    5144:	vst3.16	{d20-d22}, [pc :256], sl
    5148:	ldrbtmi	r7, [r8], #-991	; 0xfffffc21
    514c:	blt	643150 <log_oom_internal@plt+0x6401cc>
    5150:	ldrbmi	r4, [r2], -r1, lsl #12
    5154:	eoreq	pc, r0, r9, lsl #2
    5158:	bl	fe443154 <log_oom_internal@plt+0xfe4401d0>
    515c:			; <UNDEFINED> instruction: 0xf47f2800
    5160:			; <UNDEFINED> instruction: 0xf8dfab8c
    5164:	vaba.s8	d19, d0, d20
    5168:			; <UNDEFINED> instruction: 0xf8df129d
    516c:	ldrbtmi	r1, [fp], #-1840	; 0xfffff8d0
    5170:	andsge	pc, r8, sp, asr #17
    5174:	uxtab16	r4, sl, r9, ror #8
    5178:			; <UNDEFINED> instruction: 0xf8db46cb
    517c:	ldmdavs	ip, {ip, sp}
    5180:			; <UNDEFINED> instruction: 0xf43e2c00
    5184:	bls	1f106c <log_oom_internal@plt+0x1ee0e8>
    5188:			; <UNDEFINED> instruction: 0xf8db9b09
    518c:	bcs	91a4 <log_oom_internal@plt+0x6220>
    5190:	sadd16mi	fp, r3, r8
    5194:			; <UNDEFINED> instruction: 0x47a04618
    5198:	b	2b9d8 <log_oom_internal@plt+0x28a54>
    519c:			; <UNDEFINED> instruction: 0xf7fe74e0
    51a0:			; <UNDEFINED> instruction: 0xf8dfbf0f
    51a4:	vst1.64	{d19-d21}, [pc :256], ip
    51a8:			; <UNDEFINED> instruction: 0xf8df7280
    51ac:	ldrbtmi	r1, [fp], #-1784	; 0xfffff908
    51b0:	sxtab	r4, ip, r9, ror #8
    51b4:	usatcc	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    51b8:	ldrbtmi	r4, [fp], #-1730	; 0xfffff93e
    51bc:	bcc	4409e4 <log_oom_internal@plt+0x43da60>
    51c0:	ldrsbthi	pc, [r8], -sp	; <UNPREDICTABLE>
    51c4:	bne	440a2c <log_oom_internal@plt+0x43daa8>
    51c8:			; <UNDEFINED> instruction: 0xf7fd4640
    51cc:	strmi	lr, [r4], -r6, asr #22
    51d0:	rsbsle	r2, pc, r0, lsl #16
    51d4:	bne	fe440a40 <log_oom_internal@plt+0xfe43dabc>
    51d8:			; <UNDEFINED> instruction: 0xf7fd4640
    51dc:			; <UNDEFINED> instruction: 0x4604eb3e
    51e0:	eorsle	r2, ip, r0, lsl #16
    51e4:	bne	440a54 <log_oom_internal@plt+0x43dad0>
    51e8:			; <UNDEFINED> instruction: 0xf7fd4640
    51ec:			; <UNDEFINED> instruction: 0x4604eb36
    51f0:			; <UNDEFINED> instruction: 0xf0402800
    51f4:	strbmi	r8, [r0], -r5, asr #4
    51f8:	b	fe8c31f4 <log_oom_internal@plt+0xfe8c0270>
    51fc:	strtmi	r4, [sl], -r3, lsr #12
    5200:			; <UNDEFINED> instruction: 0x46584631
    5204:			; <UNDEFINED> instruction: 0xf7fd940e
    5208:	stmdacs	r0, {r3, r4, r6, r8, r9, fp, sp, lr, pc}
    520c:			; <UNDEFINED> instruction: 0xf000db47
    5210:	stmdacs	r6, {r2, r7, pc}
    5214:	addshi	pc, fp, r0, asr #32
    5218:	ldrsbthi	pc, [r8], -sp	; <UNPREDICTABLE>
    521c:	pkhtbne	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    5220:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    5224:	ldcl	7, cr15, [ip, #1012]	; 0x3f4
    5228:	eorsle	r2, ip, r0, lsl #16
    522c:	pkhtbne	pc, r0, pc, asr #17	; <UNPREDICTABLE>
    5230:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    5234:	ldcl	7, cr15, [r4, #1012]	; 0x3f4
    5238:	strbmi	fp, [r0], -r8, lsr #7
    523c:	b	fe043238 <log_oom_internal@plt+0xfe0402b4>
    5240:	strtmi	r4, [sl], -r3, lsr #12
    5244:			; <UNDEFINED> instruction: 0x46584631
    5248:			; <UNDEFINED> instruction: 0xf7fd940e
    524c:	stmdacs	r0, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
    5250:	rsble	sp, r2, r5, lsr #22
    5254:	adcsle	r2, r3, r5, lsl #16
    5258:			; <UNDEFINED> instruction: 0xf7ff46d0
    525c:	strbmi	fp, [r0], -r6, lsl #17
    5260:	b	1bc325c <log_oom_internal@plt+0x1bc02d8>
    5264:	strtmi	r4, [sl], -r3, lsr #12
    5268:			; <UNDEFINED> instruction: 0x46584631
    526c:			; <UNDEFINED> instruction: 0xf7fd940e
    5270:	stmdacs	r0, {r2, r5, r8, r9, fp, sp, lr, pc}
    5274:	subsle	sp, r0, r3, lsl fp
    5278:	cmnle	pc, r6, lsl #16
    527c:			; <UNDEFINED> instruction: 0xf8d9bbd7
    5280:			; <UNDEFINED> instruction: 0xf7fd001c
    5284:			; <UNDEFINED> instruction: 0x9c0eea5e
    5288:			; <UNDEFINED> instruction: 0x462a463b
    528c:			; <UNDEFINED> instruction: 0x46584631
    5290:	andsmi	pc, ip, r9, asr #17
    5294:			; <UNDEFINED> instruction: 0xf7fd970e
    5298:	stmdacs	r0, {r4, r8, r9, fp, sp, lr, pc}
    529c:			; <UNDEFINED> instruction: 0x46d0dad9
    52a0:			; <UNDEFINED> instruction: 0xf7fe4604
    52a4:	ldrbmi	fp, [r3], -r2, lsr #30
    52a8:	ldrbmi	r4, [r0], -r2, asr #13
    52ac:	movwcs	r4, #5784	; 0x1698
    52b0:	eorscc	pc, r0, r9, lsl #17
    52b4:	b	11432b0 <log_oom_internal@plt+0x114032c>
    52b8:	strtmi	r2, [sl], -r0, lsl #6
    52bc:			; <UNDEFINED> instruction: 0x46584631
    52c0:			; <UNDEFINED> instruction: 0xf7fd930e
    52c4:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    52c8:	svcge	0x00f5f6fe
    52cc:	stmdage	sl, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    52d0:	mcrlt	7, 3, pc, cr13, cr14, {7}	; <UNPREDICTABLE>
    52d4:			; <UNDEFINED> instruction: 0xf7fd4640
    52d8:			; <UNDEFINED> instruction: 0x4623ea34
    52dc:	ldrtmi	r4, [r1], -sl, lsr #12
    52e0:	strls	r4, [lr], #-1624	; 0xfffff9a8
    52e4:	b	ffa432e0 <log_oom_internal@plt+0xffa4035c>
    52e8:	blle	ff60f2f0 <log_oom_internal@plt+0xff60c36c>
    52ec:	stmdacs	r6, {r0, r2, r4, ip, lr, pc}
    52f0:	tstlt	pc, r6, lsl r1	; <UNPREDICTABLE>
    52f4:	str	r9, [r1, lr, lsl #16]!
    52f8:			; <UNDEFINED> instruction: 0x0018f8d9
    52fc:	b	8432f8 <log_oom_internal@plt+0x840374>
    5300:	ldrtmi	r9, [fp], -lr, lsl #24
    5304:	ldrtmi	r4, [r1], -sl, lsr #12
    5308:			; <UNDEFINED> instruction: 0xf8c94658
    530c:	smladls	lr, r8, r0, r4
    5310:	b	ff4c330c <log_oom_internal@plt+0xff4c0388>
    5314:	ble	fe70f31c <log_oom_internal@plt+0xfe70c398>
    5318:	ldrbmi	lr, [r0], r1, asr #15
    531c:	mcrlt	7, 2, pc, cr7, cr14, {7}	; <UNPREDICTABLE>
    5320:	ldrbmi	r4, [r0], r0, lsr #12
    5324:	bl	11c3320 <log_oom_internal@plt+0x11c039c>
    5328:			; <UNDEFINED> instruction: 0xf77f2802
    532c:			; <UNDEFINED> instruction: 0xf8dfa8d4
    5330:	tstcs	r6, r4, lsl #11
    5334:	strcs	pc, [r0, #2271]	; 0x8df
    5338:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    533c:	ldrbeq	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    5340:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5344:	orrcs	pc, r6, #64, 4
    5348:			; <UNDEFINED> instruction: 0xf7ff4478
    534c:			; <UNDEFINED> instruction: 0x4620b919
    5350:			; <UNDEFINED> instruction: 0xf7fd46d0
    5354:	stmdacs	r2, {r4, r5, r8, r9, fp, sp, lr, pc}
    5358:	popge	{r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}
    535c:	strbmi	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    5360:			; <UNDEFINED> instruction: 0xf8df2116
    5364:	vmls.f<illegal width 8>	d18, d4, d0[4]
    5368:			; <UNDEFINED> instruction: 0xf8df0100
    536c:	ldrbtmi	r0, [ip], #-1372	; 0xfffffaa4
    5370:	vqshl.s8	q10, q13, q0
    5374:	ldrbtmi	r2, [r8], #-929	; 0xfffffc5f
    5378:	stmdblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    537c:	ldrbmi	r4, [r0], r0, lsr #12
    5380:	bl	64337c <log_oom_internal@plt+0x6403f8>
    5384:			; <UNDEFINED> instruction: 0xf77f2802
    5388:			; <UNDEFINED> instruction: 0xf8dfa8a6
    538c:	tstcs	r6, r0, asr #10
    5390:	ldrcs	pc, [ip, #-2271]!	; 0xfffff721
    5394:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    5398:	ldreq	pc, [r8, #-2271]!	; 0xfffff721
    539c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    53a0:	orrscs	pc, r3, #64, 4
    53a4:			; <UNDEFINED> instruction: 0xf7ff4478
    53a8:	andcs	fp, r0, fp, ror #17
    53ac:	bmi	17fae8 <log_oom_internal@plt+0x17cb64>
    53b0:	bl	433ac <log_oom_internal@plt+0x40428>
    53b4:	stmdacs	r2, {r0, r2, r9, fp, ip, pc}
    53b8:	bichi	pc, lr, r0, lsl #6
    53bc:	ldreq	pc, [r5], #-111	; 0xffffff91
    53c0:	ldcllt	7, cr15, [lr, #1016]!	; 0x3f8
    53c4:	stmib	sp, {sp}^
    53c8:			; <UNDEFINED> instruction: 0xf7fd4a05
    53cc:	bls	17ffa4 <log_oom_internal@plt+0x17d020>
    53d0:	vsub.i8	d2, d0, d2
    53d4:			; <UNDEFINED> instruction: 0xf06f810f
    53d8:			; <UNDEFINED> instruction: 0xf7fe0449
    53dc:	strdcs	fp, [r0], -r1
    53e0:			; <UNDEFINED> instruction: 0xf7fd9405
    53e4:	bls	17ff8c <log_oom_internal@plt+0x17d008>
    53e8:	ldclle	8, cr2, [r4, #8]!
    53ec:	strbteq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    53f0:			; <UNDEFINED> instruction: 0xf8df214a
    53f4:	vmls.i<illegal width 8>	d19, d20, d0[6]
    53f8:	ldrbtmi	r0, [r8], #-256	; 0xffffff00
    53fc:	strbtmi	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    5400:	andls	r4, r2, #2063597568	; 0x7b000000
    5404:	movtcc	r4, #33916	; 0x847c
    5408:	strls	r4, [r1], #-1538	; 0xfffff9fe
    540c:	movwls	r3, #515	; 0x203
    5410:	vhadd.s8	d18, d0, d3
    5414:			; <UNDEFINED> instruction: 0xf7fd1311
    5418:	bls	3c0928 <log_oom_internal@plt+0x3bd9a4>
    541c:			; <UNDEFINED> instruction: 0xf7fe4604
    5420:	andcs	fp, r0, pc, asr #27
    5424:			; <UNDEFINED> instruction: 0xf7fd9405
    5428:	bls	17ff48 <log_oom_internal@plt+0x17cfc4>
    542c:	ldclle	8, cr2, [r2, #8]
    5430:	ldrteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    5434:			; <UNDEFINED> instruction: 0xf8df214a
    5438:			; <UNDEFINED> instruction: 0xf2c434b0
    543c:	ldrbtmi	r0, [r8], #-256	; 0xffffff00
    5440:	strtmi	pc, [r8], #2271	; 0x8df
    5444:	andls	r4, r2, #2063597568	; 0x7b000000
    5448:	movtcc	r4, #33916	; 0x847c
    544c:	strls	r4, [r1], #-1538	; 0xfffff9fe
    5450:	movwls	r3, #515	; 0x203
    5454:	bicscs	r2, r3, #3
    5458:	stc	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    545c:	strmi	r9, [r4], -lr, lsl #20
    5460:	stclt	7, cr15, [lr, #1016]!	; 0x3f8
    5464:	strmi	r9, [r4], -lr, lsl #20
    5468:	andsge	pc, r8, sp, asr #17
    546c:	stclt	7, cr15, [r8, #1016]!	; 0x3f8
    5470:	ldrbtmi	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5474:			; <UNDEFINED> instruction: 0xf8df2116
    5478:	vmvn.i32	q9, #4980736	; 0x004c0000
    547c:			; <UNDEFINED> instruction: 0xf8df0100
    5480:	ldrbtmi	r0, [ip], #-1144	; 0xfffffb88
    5484:	mvncs	r4, #2046820352	; 0x7a000000
    5488:			; <UNDEFINED> instruction: 0xf7ff4478
    548c:	andcs	fp, r0, r9, ror r8
    5490:	andsge	pc, r4, sp, asr #17
    5494:	b	fe3c3490 <log_oom_internal@plt+0xfe3c050c>
    5498:	stmdacs	r2, {r0, r2, r9, fp, ip, pc}
    549c:			; <UNDEFINED> instruction: 0xf8dfdd8e
    54a0:	tstcs	r6, ip, asr r4
    54a4:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    54a8:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    54ac:			; <UNDEFINED> instruction: 0xf8df4478
    54b0:	ldrbtmi	r4, [fp], #-1108	; 0xfffffbac
    54b4:	ldrbtmi	r9, [ip], #-514	; 0xfffffdfe
    54b8:	strmi	r3, [r2], -r8, asr #6
    54bc:	andcc	r9, r3, #16777216	; 0x1000000
    54c0:	andcs	r9, r3, r0, lsl #6
    54c4:	msrcs	SPSR_sc, #64, 4
    54c8:	stcl	7, cr15, [r8], #1012	; 0x3f4
    54cc:	strmi	r9, [r4], -lr, lsl #20
    54d0:	ldcllt	7, cr15, [r6, #-1016]!	; 0xfffffc08
    54d4:	bls	396f5c <log_oom_internal@plt+0x393fd8>
    54d8:			; <UNDEFINED> instruction: 0xf7fe4604
    54dc:	andcs	fp, r0, r1, ror sp
    54e0:	andshi	pc, r4, sp, asr #17
    54e4:	b	19c34e0 <log_oom_internal@plt+0x19c055c>
    54e8:	bls	156f70 <log_oom_internal@plt+0x153fec>
    54ec:			; <UNDEFINED> instruction: 0xf77f2802
    54f0:			; <UNDEFINED> instruction: 0xf8dfaf65
    54f4:	tstcs	r6, r4, lsl r4
    54f8:	ldrcc	pc, [r0], #-2271	; 0xfffff721
    54fc:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    5500:			; <UNDEFINED> instruction: 0xf8df4478
    5504:	ldrbtmi	r4, [fp], #-1036	; 0xfffffbf4
    5508:	ldrbtmi	r9, [ip], #-514	; 0xfffffdfe
    550c:	strmi	r3, [r2], -r8, asr #6
    5510:	andcc	r9, r3, #16777216	; 0x1000000
    5514:	andcs	r9, r3, r0, lsl #6
    5518:	movwvc	pc, #25679	; 0x644f	; <UNPREDICTABLE>
    551c:	ldc	7, cr15, [lr], #1012	; 0x3f4
    5520:	strmi	r9, [r4], -lr, lsl #20
    5524:	stcllt	7, cr15, [ip, #-1016]	; 0xfffffc08
    5528:	strls	r2, [r5, -r0]
    552c:	b	10c3528 <log_oom_internal@plt+0x10c05a4>
    5530:	bls	156fb8 <log_oom_internal@plt+0x154034>
    5534:			; <UNDEFINED> instruction: 0xf77f2802
    5538:	ldmmi	r6!, {r1, r2, r3, r6, r8, r9, sl, fp, sp, pc}^
    553c:	blmi	ffd8da6c <log_oom_internal@plt+0xffd8aae8>
    5540:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    5544:	cfldrdmi	mvd4, [r5], #480	; 0x1e0
    5548:	andls	r4, r2, #2063597568	; 0x7b000000
    554c:	movtcc	r4, #33916	; 0x847c
    5550:	strls	r4, [r1], #-1538	; 0xfffff9fe
    5554:	movwls	r3, #515	; 0x203
    5558:	vhadd.s8	d18, d0, d3
    555c:			; <UNDEFINED> instruction: 0xf7fd13d5
    5560:	bls	3c07e0 <log_oom_internal@plt+0x3bd85c>
    5564:			; <UNDEFINED> instruction: 0xf7fe4604
    5568:	strtmi	fp, [r0], fp, lsr #26
    556c:	strmi	r9, [r4], -r6, lsl #14
    5570:	ldclt	7, cr15, [fp, #1016]!	; 0x3f8
    5574:	strls	r2, [r5, -r0]
    5578:	b	743574 <log_oom_internal@plt+0x7405f0>
    557c:	bls	157004 <log_oom_internal@plt+0x154080>
    5580:			; <UNDEFINED> instruction: 0xf77f2802
    5584:	stmiami	r6!, {r0, r1, r3, r4, r8, r9, sl, fp, sp, pc}^
    5588:	blmi	ff98d9e8 <log_oom_internal@plt+0xff98aa64>
    558c:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    5590:	cfstrdmi	mvd4, [r5], #480	; 0x1e0
    5594:	andls	r4, r2, #2063597568	; 0x7b000000
    5598:	movtcc	r4, #33916	; 0x847c
    559c:	strls	r4, [r1], #-1538	; 0xfffff9fe
    55a0:	movwls	r3, #515	; 0x203
    55a4:	vst4.8	{d18-d21}, [pc], r3
    55a8:			; <UNDEFINED> instruction: 0xf7fd73f0
    55ac:	bls	3c0794 <log_oom_internal@plt+0x3bd810>
    55b0:			; <UNDEFINED> instruction: 0xf7fe4604
    55b4:	andcs	fp, r0, r5, lsl #26
    55b8:			; <UNDEFINED> instruction: 0xf7fd9405
    55bc:	bls	17fdb4 <log_oom_internal@plt+0x17ce30>
    55c0:			; <UNDEFINED> instruction: 0xf77f2802
    55c4:	ldmmi	r9, {r3, r8, r9, sl, fp, sp, pc}^
    55c8:	blmi	ff64daf8 <log_oom_internal@plt+0xff64ab74>
    55cc:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    55d0:	cfldrdmi	mvd4, [r8], {120}	; 0x78
    55d4:	andls	r4, r2, #2063597568	; 0x7b000000
    55d8:	movtcc	r4, #33916	; 0x847c
    55dc:	strls	r4, [r1], #-1538	; 0xfffff9fe
    55e0:	movwls	r3, #515	; 0x203
    55e4:	mvncs	r2, #3
    55e8:	mrrc	7, 15, pc, r8, cr13	; <UNPREDICTABLE>
    55ec:	strmi	r9, [r4], -lr, lsl #20
    55f0:	stcllt	7, cr15, [r6], #1016	; 0x3f8
    55f4:	ldrdcs	r4, [sl, #-128]	; 0xffffff80
    55f8:			; <UNDEFINED> instruction: 0xf2c44bd0
    55fc:	ldrbtmi	r0, [r8], #-256	; 0xffffff00
    5600:	ldrbtmi	r4, [fp], #-3279	; 0xfffff331
    5604:	ldrbtmi	r9, [ip], #-514	; 0xfffffdfe
    5608:	strmi	r3, [r2], -r8, asr #6
    560c:	andcc	r9, r3, #16777216	; 0x1000000
    5610:	andcs	r9, r3, r0, lsl #6
    5614:			; <UNDEFINED> instruction: 0x73a6f44f
    5618:	mcrr	7, 15, pc, r0, cr13	; <UNPREDICTABLE>
    561c:	strmi	r9, [r4], -lr, lsl #20
    5620:	stcllt	7, cr15, [lr], {254}	; 0xfe
    5624:	andls	r4, r6, r0, lsl #13
    5628:	stcllt	7, cr15, [r1], {254}	; 0xfe
    562c:	ldrtmi	r4, [r8], r4, lsl #12
    5630:			; <UNDEFINED> instruction: 0xf7fe9706
    5634:	andcs	fp, r0, sl, asr sp
    5638:	bmi	17fd74 <log_oom_internal@plt+0x17cdf0>
    563c:	ldmib	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5640:	stmdacs	r2, {r0, r2, r9, fp, ip, pc}
    5644:	mcrge	7, 6, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    5648:	strhcs	r4, [sl, #-142]	; 0xffffff72
    564c:			; <UNDEFINED> instruction: 0xf2c44bbe
    5650:	ldrbtmi	r0, [r8], #-256	; 0xffffff00
    5654:	ldrbtmi	r4, [fp], #-3261	; 0xfffff343
    5658:	ldrbtmi	r9, [ip], #-514	; 0xfffffdfe
    565c:	strmi	r3, [r2], -r8, asr #6
    5660:	andcc	r9, r3, #16777216	; 0x1000000
    5664:	andcs	r9, r3, r0, lsl #6
    5668:	bicvc	pc, r3, #1325400064	; 0x4f000000
    566c:	ldc	7, cr15, [r6], {253}	; 0xfd
    5670:	strmi	r9, [r4], -lr, lsl #20
    5674:	stclt	7, cr15, [r4], #1016	; 0x3f8
    5678:	andsge	pc, r8, sp, asr #17
    567c:	stmdblt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5680:			; <UNDEFINED> instruction: 0xf8cd2000
    5684:			; <UNDEFINED> instruction: 0xf7fd8014
    5688:			; <UNDEFINED> instruction: 0x46d0e996
    568c:	stmdacs	r2, {r0, r2, r9, fp, ip, pc}
    5690:	mcrge	7, 5, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    5694:	smlaltbcs	r4, sl, lr, r8
    5698:	vqdmlsl.s<illegal width 8>	q10, d20, d30
    569c:	ldrbtmi	r0, [r8], #-256	; 0xffffff00
    56a0:	ldrbtmi	r4, [fp], #-3245	; 0xfffff353
    56a4:	ldrbtmi	r9, [ip], #-514	; 0xfffffdfe
    56a8:	strmi	r3, [r2], -r8, asr #6
    56ac:	andcc	r9, r3, #16777216	; 0x1000000
    56b0:	andcs	r9, r3, r0, lsl #6
    56b4:	cmpcs	fp, #64, 4	; <UNPREDICTABLE>
    56b8:	bl	ffc436b4 <log_oom_internal@plt+0xffc40730>
    56bc:	strmi	r9, [r4], -lr, lsl #20
    56c0:	ldcllt	7, cr15, [lr], #-1016	; 0xfffffc08
    56c4:	stmib	sp, {sp}^
    56c8:			; <UNDEFINED> instruction: 0xf7fd4a05
    56cc:	bls	17fca4 <log_oom_internal@plt+0x17cd20>
    56d0:			; <UNDEFINED> instruction: 0xf77f2802
    56d4:	stmiami	r1!, {r0, r1, r4, r5, r6, r9, sl, fp, sp, pc}
    56d8:	blmi	fe84db38 <log_oom_internal@plt+0xfe84abb4>
    56dc:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    56e0:	cfstrsmi	mvf4, [r0], #480	; 0x1e0
    56e4:	andls	r4, r2, #2063597568	; 0x7b000000
    56e8:	movtcc	r4, #33916	; 0x847c
    56ec:	strls	r4, [r1], #-1538	; 0xfffff9fe
    56f0:	movwls	r3, #515	; 0x203
    56f4:	vhadd.s8	d18, d0, d3
    56f8:			; <UNDEFINED> instruction: 0xf7fd1357
    56fc:	bls	3c0644 <log_oom_internal@plt+0x3bd6c0>
    5700:			; <UNDEFINED> instruction: 0xf7fe4604
    5704:	ssatmi	fp, #1, sp, asr #24
    5708:	bllt	fed8370c <log_oom_internal@plt+0xfed80788>
    570c:	andls	r4, r6, r0, lsr #13
    5710:	mcrrlt	7, 15, pc, sp, cr14	; <UNPREDICTABLE>
    5714:			; <UNDEFINED> instruction: 0xf8cd2000
    5718:			; <UNDEFINED> instruction: 0xf7fd8014
    571c:	strtmi	lr, [r0], ip, asr #18
    5720:	stmdacs	r2, {r0, r2, r9, fp, ip, pc}
    5724:	mrcge	7, 2, APSR_nzcv, cr7, cr15, {3}
    5728:	smlalbbcs	r4, sl, pc, r8	; <UNPREDICTABLE>
    572c:	vqdmlsl.s<illegal width 8>	q10, d20, d15
    5730:	ldrbtmi	r0, [r8], #-256	; 0xffffff00
    5734:	ldrbtmi	r4, [fp], #-3214	; 0xfffff372
    5738:	ldrbtmi	r9, [ip], #-514	; 0xfffffdfe
    573c:	strmi	r3, [r2], -r8, asr #6
    5740:	andcc	r9, r3, #16777216	; 0x1000000
    5744:	andcs	r9, r3, r0, lsl #6
    5748:	movwcs	pc, #62016	; 0xf240	; <UNPREDICTABLE>
    574c:	bl	fe9c3748 <log_oom_internal@plt+0xfe9c07c4>
    5750:	strmi	r9, [r4], -lr, lsl #20
    5754:	ldclt	7, cr15, [r4], #-1016	; 0xfffffc08
    5758:	tstcs	r6, r6, lsl #17
    575c:	vqdmlsl.s<illegal width 8>	q10, d20, d6
    5760:	ldrbtmi	r0, [r8], #-256	; 0xffffff00
    5764:	ldrbtmi	r4, [fp], #-3205	; 0xfffff37b
    5768:	ldrbtmi	r9, [ip], #-514	; 0xfffffdfe
    576c:	strmi	r3, [r2], -r8, asr #6
    5770:	andcc	r9, r3, #16777216	; 0x1000000
    5774:	andcs	r9, r3, r0, lsl #6
    5778:	orrne	pc, pc, #64, 4
    577c:	bl	fe3c3778 <log_oom_internal@plt+0xfe3c07f4>
    5780:	strmi	r9, [r4], -lr, lsl #20
    5784:	ldclt	7, cr15, [ip], {254}	; 0xfe
    5788:			; <UNDEFINED> instruction: 0xf44f4b7d
    578c:	ldmdbmi	sp!, {r0, r2, r3, r6, r7, r9, ip, sp, lr}^
    5790:			; <UNDEFINED> instruction: 0xf8cd447b
    5794:	ldrbtmi	sl, [r9], #-24	; 0xffffffe8
    5798:	bllt	fee8379c <log_oom_internal@plt+0xfee80818>
    579c:	ldmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    57a0:	strls	r2, [r5], #-0
    57a4:	stmdb	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    57a8:	stmdacs	r2, {r0, r2, r9, fp, ip, pc}
    57ac:	mcrge	7, 0, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
    57b0:	tstcs	r6, r5, ror r8
    57b4:	vbic.i16	q10, #17664	; 0x4500
    57b8:	ldrbtmi	r0, [r8], #-256	; 0xffffff00
    57bc:	ldrbtmi	r4, [fp], #-3188	; 0xfffff38c
    57c0:	ldrbtmi	r9, [ip], #-514	; 0xfffffdfe
    57c4:	strmi	r3, [r2], -r8, asr #6
    57c8:	andcc	r9, r3, #16777216	; 0x1000000
    57cc:	andcs	r9, r3, r0, lsl #6
    57d0:	orrsvc	pc, r1, #1325400064	; 0x4f000000
    57d4:	bl	18c37d0 <log_oom_internal@plt+0x18c084c>
    57d8:	strmi	r9, [r4], -lr, lsl #20
    57dc:	bllt	ffc437dc <log_oom_internal@plt+0xffc40858>
    57e0:	andeq	r9, r0, r2, lsr #32
    57e4:	andeq	r7, r0, sl, lsr #2
    57e8:	andeq	r9, r0, r0, lsr #32
    57ec:	andeq	r6, r0, r6, lsr #22
    57f0:	andeq	r6, r0, sl, asr lr
    57f4:	andeq	r7, r0, r4, asr #1
    57f8:	andeq	r8, r0, r2, ror #31
    57fc:	andeq	r6, r0, r8, ror #21
    5800:	andeq	r6, r0, lr, ror sp
    5804:	andeq	r6, r0, r4, asr #31
    5808:	andeq	r8, r0, r2, lsr #31
    580c:	andeq	r6, r0, r8, lsr #21
    5810:	andeq	r8, r0, lr, lsr #30
    5814:	andeq	r6, r0, r8, lsr sl
    5818:	andeq	r8, r0, r6, ror lr
    581c:	andeq	r8, r0, lr, asr #29
    5820:	ldrdeq	r6, [r0], -r8
    5824:	ldrdeq	r6, [r0], -r8
    5828:	andeq	r6, r0, r6, asr #20
    582c:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    5830:	andeq	r8, r0, r4, ror #28
    5834:	andeq	r6, r0, sl, ror #18
    5838:	muleq	r0, sl, fp
    583c:	andeq	r8, r0, r8, lsr lr
    5840:	andeq	r6, r0, lr, lsr r9
    5844:	andeq	r6, r0, lr, lsl #24
    5848:	andeq	r8, r0, ip, lsl #28
    584c:	andeq	r6, r0, r2, lsl r9
    5850:	muleq	r0, r6, sp
    5854:	ldrdeq	r8, [r0], -ip
    5858:	andeq	r6, r0, r2, ror #17
    585c:	strdeq	r6, [r0], -r4
    5860:	andeq	r8, r0, lr, lsr #27
    5864:			; <UNDEFINED> instruction: 0x000068b4
    5868:	muleq	r0, r0, sp
    586c:	muleq	r0, sl, r8
    5870:	andeq	r6, r0, sl, lsr lr
    5874:	andeq	r6, r0, lr, lsr #29
    5878:	andeq	r8, r0, r4, asr sp
    587c:	andeq	r6, r0, sl, asr r8
    5880:			; <UNDEFINED> instruction: 0x00006bb6
    5884:	andeq	r8, r0, r4, lsr #26
    5888:	andeq	r6, r0, sl, lsr #16
    588c:	andeq	r6, r0, r6, lsl #25
    5890:	strdeq	r8, [r0], -r4
    5894:	strdeq	r6, [r0], -sl
    5898:	andeq	r8, r0, sl, asr #25
    589c:	ldrdeq	r6, [r0], -r0
    58a0:	andeq	r8, r0, sl, lsl #25
    58a4:	muleq	r0, r4, r7
    58a8:	ldrdeq	r6, [r0], -lr
    58ac:	andeq	r6, r0, lr, asr #28
    58b0:	andeq	r6, r0, r2, asr #28
    58b4:	andeq	r6, r0, r8, ror #25
    58b8:	strdeq	r8, [r0], -r6
    58bc:	strdeq	r6, [r0], -ip
    58c0:	andeq	r6, r0, lr, lsl #26
    58c4:	andeq	r8, r0, r8, asr #21
    58c8:	andeq	r6, r0, lr, asr #11
    58cc:			; <UNDEFINED> instruction: 0x00006cb0
    58d0:	muleq	r0, sl, sl
    58d4:	andeq	r6, r0, r0, lsr #11
    58d8:	andeq	r6, r0, sl, asr #10
    58dc:	andeq	r8, r0, r8, lsr sl
    58e0:			; <UNDEFINED> instruction: 0x000067b4
    58e4:	andeq	r6, r0, r6, lsl #10
    58e8:	strdeq	r8, [r0], -r4
    58ec:	andeq	r6, r0, ip, ror #13
    58f0:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    58f4:			; <UNDEFINED> instruction: 0x000089b4
    58f8:			; <UNDEFINED> instruction: 0x000064bc
    58fc:	muleq	r0, r8, r4
    5900:	andeq	r8, r0, r6, lsl #19
    5904:	andeq	r6, r0, lr, lsr #22
    5908:	andeq	r6, r0, r4, asr #8
    590c:	andeq	r8, r0, r2, lsr r9
    5910:			; <UNDEFINED> instruction: 0x000069be
    5914:	andeq	r6, r0, r0, lsl #8
    5918:	strdeq	r8, [r0], -r0
    591c:	andeq	r6, r0, ip, asr #17
    5920:			; <UNDEFINED> instruction: 0x000063b4
    5924:	andeq	r8, r0, r4, lsr #17
    5928:	andeq	r6, r0, r4, lsr #17
    592c:	andeq	r6, r0, r4, ror r3
    5930:	andeq	r8, r0, r4, ror #16
    5934:	andeq	r6, r0, r4, lsl #11
    5938:	andeq	r6, r0, r6, asr #6
    593c:	andeq	r8, r0, r6, lsr r8
    5940:	andeq	r6, r0, sl, asr r6
    5944:	strdeq	r6, [r0], -r2
    5948:	andeq	r8, r0, r2, ror #15
    594c:	andeq	r6, r0, r6, lsr #13
    5950:	andeq	r6, r0, r6, lsr #5
    5954:	muleq	r0, r6, r7
    5958:	andeq	r6, r0, sl, lsl r9
    595c:	andeq	r6, r0, r4, ror #4
    5960:	andeq	r8, r0, r4, asr r7
    5964:	andeq	r6, r0, r0, lsr #11
    5968:	andeq	r6, r0, r2, lsl r2
    596c:	andeq	r8, r0, r2, lsl #14
    5970:	andeq	r6, r0, r6, ror #14
    5974:	andeq	r6, r0, r2, ror #3
    5978:	ldrdeq	r8, [r0], -r2
    597c:			; <UNDEFINED> instruction: 0x000065be
    5980:	andeq	r8, r0, r8, lsr #13
    5984:	andeq	r6, r0, lr, lsr #3
    5988:	andeq	r6, r0, sl, lsl #3
    598c:	andeq	r8, r0, sl, ror r6
    5990:	andeq	r6, r0, lr, lsr #8
    5994:	svcmi	0x00f0e92d
    5998:	stc	6, cr4, [sp, #-120]!	; 0xffffff88
    599c:	strmi	r8, [ip], -r2, lsl #22
    59a0:	ldrsbgt	pc, [ip, #143]!	; 0x8f	; <UNPREDICTABLE>
    59a4:	blmi	1fd7208 <log_oom_internal@plt+0x1fd4284>
    59a8:	ldrbtmi	r4, [ip], #1541	; 0x605
    59ac:	addslt	r2, fp, r8, lsr r2
    59b0:			; <UNDEFINED> instruction: 0xf85c2100
    59b4:	stmdage	sl, {r0, r1, ip, sp}
    59b8:	tstls	r9, #1769472	; 0x1b0000
    59bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    59c0:	svc	0x00e6f7fc
    59c4:	strvc	lr, [r8], -sp, asr #19
    59c8:	cfstrscs	mvf9, [r0, #-84]	; 0xffffffac
    59cc:	addhi	pc, r4, r0
    59d0:			; <UNDEFINED> instruction: 0xf0002c00
    59d4:	blmi	1d25c18 <log_oom_internal@plt+0x1d22c94>
    59d8:	bleq	841e14 <log_oom_internal@plt+0x83ee90>
    59dc:	ldrdge	pc, [ip, #143]	; 0x8f
    59e0:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
    59e4:			; <UNDEFINED> instruction: 0xf10d447b
    59e8:	svcge	0x0015081c
    59ec:	mcr	4, 0, r4, cr8, cr10, {7}
    59f0:			; <UNDEFINED> instruction: 0x26003a10
    59f4:	stccs	0, cr14, [r1], {15}
    59f8:	addhi	pc, fp, r0, asr #32
    59fc:	cmplt	ip, #1792	; 0x700
    5a00:			; <UNDEFINED> instruction: 0x46204651
    5a04:	svc	0x00caf7fc
    5a08:	blcs	1ca9c <log_oom_internal@plt+0x19b18>
    5a0c:	addhi	pc, r1, r0, asr #32
    5a10:			; <UNDEFINED> instruction: 0xf7fc4620
    5a14:	movwcs	lr, #3734	; 0xe96
    5a18:	strbmi	r4, [r1], -sl, asr #12
    5a1c:			; <UNDEFINED> instruction: 0x96074638
    5a20:	svc	0x004af7fc
    5a24:	blle	1f4d23c <log_oom_internal@plt+0x1f4a2b8>
    5a28:	addshi	pc, r3, r0
    5a2c:	mvnle	r2, r2, lsl #24
    5a30:	vnmls.f32	s18, s16, s14
    5a34:			; <UNDEFINED> instruction: 0x46101a10
    5a38:			; <UNDEFINED> instruction: 0xf7fd9205
    5a3c:	bls	18018c <log_oom_internal@plt+0x17d208>
    5a40:			; <UNDEFINED> instruction: 0xf0402800
    5a44:	strmi	r8, [r2], -sl, lsl #1
    5a48:	ldrbmi	r4, [r8], -r9, lsr #12
    5a4c:	blx	1043a4c <log_oom_internal@plt+0x1040ac8>
    5a50:	blle	84d268 <log_oom_internal@plt+0x84a2e4>
    5a54:	ldrb	r9, [fp, r7, lsl #24]
    5a58:			; <UNDEFINED> instruction: 0x46204955
    5a5c:			; <UNDEFINED> instruction: 0x23af4a55
    5a60:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    5a64:	ldmdbmi	r4, {r2, r3, r9, sl, lr}^
    5a68:	andcc	r3, r3, #44, 8	; 0x2c000000
    5a6c:	strls	r4, [r0], #-1145	; 0xfffffb87
    5a70:	b	43a6c <log_oom_internal@plt+0x40ae8>
    5a74:	vst1.16	{d20-d21}, [pc :64], r1
    5a78:	ldmdami	r1, {r2, r4, r5, r8, r9, ip, sp, lr}^
    5a7c:	ldfmie	f2, [r1], {-0}
    5a80:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    5a84:	ldrbtmi	r3, [ip], #-624	; 0xfffffd90
    5a88:	strcs	lr, [r0], #-2509	; 0xfffff633
    5a8c:	andcs	r1, r3, r2, asr #25
    5a90:	strbeq	pc, [r9], #-111	; 0xffffff91	; <UNPREDICTABLE>
    5a94:	b	c3a90 <log_oom_internal@plt+0xc0b0c>
    5a98:	ldrmi	r9, [r0], -r7, lsl #20
    5a9c:	mrc	7, 2, APSR_nzcv, cr0, cr12, {7}
    5aa0:			; <UNDEFINED> instruction: 0xf7fc980a
    5aa4:	ldrbmi	lr, [r8], -lr, asr #28
    5aa8:	movwcs	r2, #512	; 0x200
    5aac:	stmib	sp, {r8, sp}^
    5ab0:	tstls	sl, ip, lsl #6
    5ab4:			; <UNDEFINED> instruction: 0xff6cf7fd
    5ab8:	blmi	e983cc <log_oom_internal@plt+0xe95448>
    5abc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5ac0:	blls	65fb30 <log_oom_internal@plt+0x65cbac>
    5ac4:			; <UNDEFINED> instruction: 0xf04f405a
    5ac8:	cmnle	r7, r0, lsl #6
    5acc:	andslt	r4, fp, r0, lsr #12
    5ad0:	blhi	c0dcc <log_oom_internal@plt+0xbde48>
    5ad4:	svchi	0x00f0e8bd
    5ad8:			; <UNDEFINED> instruction: 0x46284c3c
    5adc:	vpmin.s8	d20, d0, d28
    5ae0:	ldmdbmi	ip!, {r1, r4, r5, r7, r8, r9, sp}
    5ae4:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5ae8:	ldrbtmi	r3, [r9], #-1112	; 0xfffffba8
    5aec:	strls	r3, [r0], #-515	; 0xfffffdfd
    5af0:	stmib	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5af4:			; <UNDEFINED> instruction: 0x46204938
    5af8:	vpmin.s8	d20, d0, d24
    5afc:	ldrbtmi	r2, [r9], #-947	; 0xfffffc4d
    5b00:			; <UNDEFINED> instruction: 0x460c447a
    5b04:	ldrbcc	r4, [r8], #-2358	; 0xfffff6ca
    5b08:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    5b0c:			; <UNDEFINED> instruction: 0xf7fd9400
    5b10:			; <UNDEFINED> instruction: 0x2000e9b2
    5b14:	svc	0x004ef7fc
    5b18:	stcle	8, cr2, [fp], #8
    5b1c:			; <UNDEFINED> instruction: 0xf06f9a07
    5b20:	ldr	r0, [sl, r9, asr #8]!
    5b24:			; <UNDEFINED> instruction: 0xf7fc2000
    5b28:	stmdacs	r2, {r1, r2, r6, r8, r9, sl, fp, sp, lr, pc}
    5b2c:	bmi	b7d204 <log_oom_internal@plt+0xb7a280>
    5b30:			; <UNDEFINED> instruction: 0x23bbf240
    5b34:	tstcs	r0, ip, lsr #16
    5b38:	ldrbtmi	r4, [sl], #-3372	; 0xfffff2d4
    5b3c:	rsbscc	r4, r0, #120, 8	; 0x78000000
    5b40:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    5b44:	cfstr64ne	mvdx2, [r2], {0}
    5b48:			; <UNDEFINED> instruction: 0xf7fd2003
    5b4c:	bls	2001f4 <log_oom_internal@plt+0x1fd270>
    5b50:	stmdals	r7, {r0, r1, r5, r7, r8, r9, sl, sp, lr, pc}
    5b54:	ldcl	7, cr15, [r4, #1008]!	; 0x3f0
    5b58:	andcs	lr, r0, r2, lsr #15
    5b5c:			; <UNDEFINED> instruction: 0xf7fc9205
    5b60:	bls	181810 <log_oom_internal@plt+0x17e88c>
    5b64:	svclt	0x00d82802
    5b68:	strbeq	pc, [r9], #-111	; 0xffffff91	; <UNPREDICTABLE>
    5b6c:	stcmi	13, cr13, [r0, #-596]!	; 0xfffffdac
    5b70:	stcmi	0, cr2, [r0], #-12
    5b74:	biccs	pc, fp, #64, 4
    5b78:	strls	r4, [r1, #-1149]	; 0xfffffb83
    5b7c:	ldrbtmi	r4, [ip], #-3358	; 0xfffff2e2
    5b80:	tstcs	r0, r2, lsl #4
    5b84:			; <UNDEFINED> instruction: 0x4622447d
    5b88:	andls	r3, r0, #112, 4
    5b8c:	strmi	r4, [r2], #-1578	; 0xfffff9d6
    5b90:	stmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b94:	strbeq	pc, [r9], #-111	; 0xffffff91	; <UNPREDICTABLE>
    5b98:	ldrb	r9, [lr, -r7, lsl #20]!
    5b9c:	svc	0x00d6f7fc
    5ba0:	andeq	r9, r1, sl, lsl r3
    5ba4:	strdeq	r0, [r0], -ip
    5ba8:	andeq	r6, r0, r0, ror r1
    5bac:	andeq	r6, r0, r8, lsr #1
    5bb0:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    5bb4:	andeq	r6, r0, r6, lsl r0
    5bb8:	andeq	r8, r0, r8, asr #4
    5bbc:			; <UNDEFINED> instruction: 0x000083b8
    5bc0:	andeq	r5, r0, r2, asr #29
    5bc4:	andeq	r6, r0, sl, asr r6
    5bc8:	andeq	r9, r1, r8, lsl #4
    5bcc:	andeq	r8, r0, r4, asr r3
    5bd0:	andeq	r5, r0, lr, asr lr
    5bd4:	andeq	r6, r0, sl, lsr #32
    5bd8:	andeq	r8, r0, sl, lsr r3
    5bdc:	andeq	r5, r0, r4, asr #28
    5be0:	muleq	r0, r6, r5
    5be4:	strdeq	r8, [r0], -lr
    5be8:	andeq	r5, r0, r8, lsl #28
    5bec:	andeq	r6, r0, r4, ror #10
    5bf0:	andeq	r6, r0, ip, lsr r5
    5bf4:			; <UNDEFINED> instruction: 0x000082ba
    5bf8:	andeq	r5, r0, r0, asr #27
    5bfc:	addlt	fp, r7, r0, lsr r5
    5c00:	bge	118cb4 <log_oom_internal@plt+0x115d30>
    5c04:	strcs	r4, [r0, #-2859]	; 0xfffff4d5
    5c08:	stmdbmi	fp!, {r2, r3, r4, r5, r6, sl, lr}
    5c0c:	stmiapl	r3!, {r0, r1, r3, r5, fp, lr}^
    5c10:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5c14:	ldmdavs	fp, {r1, r3, r5, sl, fp, lr}
    5c18:			; <UNDEFINED> instruction: 0xf04f9305
    5c1c:	strls	r0, [r4, #-768]	; 0xfffffd00
    5c20:	svc	0x009af7fc
    5c24:	adcmi	r4, r8, #124, 8	; 0x7c000000
    5c28:	blmi	9bc8fc <log_oom_internal@plt+0x9b9978>
    5c2c:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
    5c30:	ldmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5c34:	blmi	93487c <log_oom_internal@plt+0x9318f8>
    5c38:	movwls	r4, #13435	; 0x347b
    5c3c:	stmdb	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5c40:	bllt	62c854 <log_oom_internal@plt+0x6298d0>
    5c44:	ldrbtmi	r4, [sl], #-2593	; 0xfffff5df
    5c48:	andcs	r9, r1, r4, lsl #24
    5c4c:	andls	r4, r0, #32, 18	; 0x80000
    5c50:	strls	r4, [r1], #-1578	; 0xfffff9d6
    5c54:	strcs	r4, [r0], #-1145	; 0xfffffb87
    5c58:	ldmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5c5c:			; <UNDEFINED> instruction: 0xf7fc9804
    5c60:	bmi	741228 <log_oom_internal@plt+0x73e2a4>
    5c64:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    5c68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5c6c:	subsmi	r9, sl, r5, lsl #22
    5c70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5c74:			; <UNDEFINED> instruction: 0x4620d11a
    5c78:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    5c7c:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
    5c80:			; <UNDEFINED> instruction: 0xf7fd9303
    5c84:	blls	10013c <log_oom_internal@plt+0xfd1b8>
    5c88:	sbcsle	r2, fp, r0, lsl #16
    5c8c:	ldrbtmi	r4, [sl], #-2579	; 0xfffff5ed
    5c90:	blmi	4ffc00 <log_oom_internal@plt+0x4fcc7c>
    5c94:	ldmdbmi	r3, {r3, r5, r9, sl, lr}
    5c98:	sbceq	pc, fp, #64, 12	; 0x4000000
    5c9c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5ca0:	smlabbcc	r3, r8, r3, r3
    5ca4:	ldmdb	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ca8:	ldrb	r4, [r7, r4, lsl #12]
    5cac:	svc	0x004ef7fc
    5cb0:	strheq	r9, [r1], -ip
    5cb4:	strdeq	r0, [r0], -ip
    5cb8:	strdeq	r6, [r0], -r8
    5cbc:	strdeq	r6, [r0], -sl
    5cc0:	andeq	r9, r1, r0, lsr #1
    5cc4:	andeq	r0, r0, r8, lsr #6
    5cc8:	andeq	r7, r0, r8, lsr #29
    5ccc:	muleq	r0, sl, lr
    5cd0:	andeq	r6, r0, r0, asr #9
    5cd4:	andeq	r9, r1, lr, asr r0
    5cd8:	andeq	r6, r0, r6, ror r4
    5cdc:	andeq	r6, r0, r2, ror r4
    5ce0:	muleq	r0, ip, r1
    5ce4:	andeq	r5, r0, sl, ror ip
    5ce8:	svclt	0x0000e788
    5cec:	movwcs	r2, #513	; 0x201
    5cf0:	stmialt	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5cf4:	blmi	fd85f4 <log_oom_internal@plt+0xfd5670>
    5cf8:	push	{r1, r3, r4, r5, r6, sl, lr}
    5cfc:	strdlt	r4, [r6], r0
    5d00:	strcs	r5, [r0], #-2259	; 0xfffff72d
    5d04:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    5d08:	ldmdavs	fp, {r0, r1, r8, r9, sl, fp, sp, pc}
    5d0c:			; <UNDEFINED> instruction: 0xf04f9305
    5d10:	strmi	r0, [r9], r0, lsl #6
    5d14:	stmib	sp, {r0, r2, r9, sl, lr}^
    5d18:	ldmiblt	r0!, {r0, r1, sl, lr}
    5d1c:	teqle	r4, r9, asr r0
    5d20:	beq	82138 <log_oom_internal@plt+0x7f1b4>
    5d24:	strbmi	r2, [r1], -r4, lsl #6
    5d28:			; <UNDEFINED> instruction: 0x46524638
    5d2c:	mcr	7, 7, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    5d30:	suble	r2, r2, r0, lsl #16
    5d34:	b	13ec148 <log_oom_internal@plt+0x13e91c4>
    5d38:	blcc	106b68 <log_oom_internal@plt+0x103be4>
    5d3c:	ldrmi	r4, [r9], #-1576	; 0xfffff9d8
    5d40:			; <UNDEFINED> instruction: 0xf8f4f000
    5d44:	blle	2cd564 <log_oom_internal@plt+0x2ca5e0>
    5d48:	tstcs	r0, r4, asr r6
    5d4c:			; <UNDEFINED> instruction: 0xf7fc4628
    5d50:	cdpne	13, 0, cr14, cr6, cr12, {2}
    5d54:	andcs	sp, r0, r3, ror #21
    5d58:	mcr	7, 1, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    5d5c:	ldcle	8, cr2, [fp], {2}
    5d60:	strtmi	r9, [r1], -r3, lsl #16
    5d64:	stc	7, cr15, [lr, #-1008]!	; 0xfffffc10
    5d68:			; <UNDEFINED> instruction: 0xf7fc9803
    5d6c:	bmi	8c111c <log_oom_internal@plt+0x8be198>
    5d70:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
    5d74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5d78:	subsmi	r9, sl, r5, lsl #22
    5d7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5d80:			; <UNDEFINED> instruction: 0x4630d134
    5d84:	pop	{r1, r2, ip, sp, pc}
    5d88:	stmdbls	r3, {r4, r5, r6, r7, r8, r9, sl, pc}
    5d8c:	strtmi	r4, [r2], -r8, asr #12
    5d90:	mrc	7, 2, APSR_nzcv, cr2, cr12, {7}
    5d94:	strb	r4, [r3, r6, lsl #12]!
    5d98:	vtst.8	d20, d0, d8
    5d9c:	bmi	61eb98 <log_oom_internal@plt+0x61bc14>
    5da0:	ldcmi	6, cr4, [r8, #-196]	; 0xffffff3c
    5da4:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    5da8:	ldrbtmi	r3, [sp], #-176	; 0xffffff50
    5dac:	stmib	sp, {r0, r1, r9, ip, sp}^
    5db0:	andcs	r0, r3, r0, lsl #10
    5db4:	ldmda	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5db8:	blmi	4ffd08 <log_oom_internal@plt+0x4fcd84>
    5dbc:	addvs	pc, r4, #64, 4
    5dc0:	ldrbtmi	r4, [fp], #-2322	; 0xfffff6ee
    5dc4:	movscc	r4, #2030043136	; 0x79000000
    5dc8:			; <UNDEFINED> instruction: 0xf7fd3103
    5dcc:			; <UNDEFINED> instruction: 0x4606e8de
    5dd0:	stcmi	7, cr14, [pc], {198}	; 0xc6
    5dd4:	cmnvs	r7, #64, 4	; <UNPREDICTABLE>
    5dd8:	stmdbmi	pc, {r1, r2, r3, r9, fp, lr}	; <UNPREDICTABLE>
    5ddc:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5de0:	ldrbtmi	r3, [r9], #-1168	; 0xfffffb70
    5de4:	strls	r3, [r0], #-515	; 0xfffffdfd
    5de8:	stmda	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5dec:	mcr	7, 5, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    5df0:	andeq	r8, r1, ip, asr #31
    5df4:	strdeq	r0, [r0], -ip
    5df8:	andeq	r8, r1, r2, asr pc
    5dfc:	muleq	r0, r4, r0
    5e00:	andeq	r5, r0, r2, ror fp
    5e04:	muleq	r0, lr, sp
    5e08:	andeq	r8, r0, r6, ror r0
    5e0c:	andeq	r5, r0, r4, asr fp
    5e10:	andeq	r8, r0, ip, asr r0
    5e14:	andeq	r5, r0, sl, lsr fp
    5e18:	andeq	r7, r0, r2, lsr sp
    5e1c:	blmi	dd86fc <log_oom_internal@plt+0xdd5778>
    5e20:	ldrblt	r4, [r0, #1146]!	; 0x47a
    5e24:	ldmpl	r3, {r0, r1, r3, r7, ip, sp, pc}^
    5e28:	ldmdavs	fp, {r9, sl, sp}
    5e2c:			; <UNDEFINED> instruction: 0xf04f9309
    5e30:	strls	r0, [r8], -r0, lsl #6
    5e34:	suble	r2, r2, r0, lsl #16
    5e38:	ldrtmi	r4, [r1], -pc, lsl #12
    5e3c:			; <UNDEFINED> instruction: 0xf7fc4604
    5e40:	strmi	lr, [r5], -r6, lsr #28
    5e44:	suble	r2, r7, r0, lsl #16
    5e48:	stmdbge	r8, {r5, r9, sl, lr}
    5e4c:			; <UNDEFINED> instruction: 0xff52f7ff
    5e50:	blle	58d668 <log_oom_internal@plt+0x58a6e4>
    5e54:	andcs	r4, r9, #43008	; 0xa800
    5e58:	strcs	r9, [r8], #-2312	; 0xfffff6f8
    5e5c:	movwls	r4, #13435	; 0x347b
    5e60:	movwls	r2, #17164	; 0x430c
    5e64:	ldrtmi	r4, [r8], -r7, lsr #22
    5e68:	tstcs	r7, r5, lsl #2
    5e6c:	ldrbtmi	r9, [fp], #-1030	; 0xfffffbfa
    5e70:	strvs	lr, [r0, #-2509]	; 0xfffff633
    5e74:			; <UNDEFINED> instruction: 0xf7fc9202
    5e78:	stmdacs	r0, {r3, r5, r6, r7, sl, fp, sp, lr, pc}
    5e7c:	ldrtmi	fp, [r4], -r8, lsr #31
    5e80:	stmdals	r8, {r4, r8, r9, fp, ip, lr, pc}
    5e84:			; <UNDEFINED> instruction: 0xf7fcb108
    5e88:	bmi	8013b0 <log_oom_internal@plt+0x7fe42c>
    5e8c:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    5e90:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5e94:	subsmi	r9, sl, r9, lsl #22
    5e98:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5e9c:	strtmi	sp, [r0], -r9, lsr #2
    5ea0:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
    5ea4:			; <UNDEFINED> instruction: 0x46304b19
    5ea8:	vmul.i8	d20, d0, d9
    5eac:	ldrbtmi	r7, [fp], #-708	; 0xfffffd3c
    5eb0:	mvncc	r4, #2030043136	; 0x79000000
    5eb4:			; <UNDEFINED> instruction: 0xf7fd3103
    5eb8:	strmi	lr, [r4], -r8, ror #16
    5ebc:	ldcmi	7, cr14, [r5], {225}	; 0xe1
    5ec0:	mvnsvs	pc, #1325400064	; 0x4f000000
    5ec4:	ldmdbmi	r5, {r2, r4, r9, fp, lr}
    5ec8:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5ecc:	ldrbtmi	r3, [r9], #-1232	; 0xfffffb30
    5ed0:	strls	r3, [r0], #-515	; 0xfffffdfd
    5ed4:	svc	0x00cef7fc
    5ed8:	vfma.f32	d20, d0, d1
    5edc:	bmi	462dd0 <log_oom_internal@plt+0x45fe4c>
    5ee0:	ldrbtmi	r4, [ip], #-2321	; 0xfffff6ef
    5ee4:	ldrbcc	r4, [r0], #1146	; 0x47a
    5ee8:	andcc	r4, r3, #2030043136	; 0x79000000
    5eec:			; <UNDEFINED> instruction: 0xf7fc9400
    5ef0:			; <UNDEFINED> instruction: 0xf7fcefc2
    5ef4:	svclt	0x0000ee2c
    5ef8:	andeq	r8, r1, r4, lsr #29
    5efc:	strdeq	r0, [r0], -ip
    5f00:	andeq	r6, r0, ip, lsr sp
    5f04:	andeq	r5, r0, lr, ror lr
    5f08:	andeq	r8, r1, r6, lsr lr
    5f0c:	andeq	r7, r0, sl, lsl #31
    5f10:	andeq	r5, r0, r8, ror #20
    5f14:	andeq	r7, r0, r0, ror pc
    5f18:	andeq	r5, r0, lr, asr #20
    5f1c:	andeq	r7, r0, r6, asr #24
    5f20:	andeq	r7, r0, r6, asr pc
    5f24:	andeq	r5, r0, r4, lsr sl
    5f28:	andeq	r6, r0, r0, lsl #25
    5f2c:			; <UNDEFINED> instruction: 0x27d8f8df
    5f30:			; <UNDEFINED> instruction: 0x37d8f8df
    5f34:	push	{r1, r3, r4, r5, r6, sl, lr}
    5f38:	strdlt	r4, [sp], r0
    5f3c:	strcs	r5, [r0, #-2259]	; 0xfffff72d
    5f40:	movwls	r6, #47131	; 0xb81b
    5f44:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5f48:	stmdacs	r0, {r0, r2, r8, sl, ip, pc}
    5f4c:			; <UNDEFINED> instruction: 0x460ed05f
    5f50:	rsble	r2, sp, r0, lsl #18
    5f54:			; <UNDEFINED> instruction: 0xf10daa04
    5f58:	strmi	r0, [r7], -lr, lsl #2
    5f5c:	mrc	7, 2, APSR_nzcv, cr0, cr12, {7}
    5f60:	blle	80d778 <log_oom_internal@plt+0x80a7f4>
    5f64:	mulne	lr, sp, r8
    5f68:	msreq	SPSR_c, #1073741864	; 0x40000028
    5f6c:	ldmdale	r1!, {r3, r4, r8, r9, fp, sp}^
    5f70:			; <UNDEFINED> instruction: 0xf013e8df
    5f74:	smlaleq	r0, ip, r7, r0
    5f78:			; <UNDEFINED> instruction: 0x01bc0070
    5f7c:	rsbseq	r0, r0, r0, ror r0
    5f80:	orrseq	r0, fp, r3, lsl #1
    5f84:	rsbseq	r0, r0, pc, lsl #2
    5f88:	rsbseq	r0, r0, r0, ror r0
    5f8c:	cmpeq	r4, r0, ror r0
    5f90:	rsbseq	r0, r0, r3, lsl #1
    5f94:	addseq	r0, r7, r1, asr #1
    5f98:	teqeq	r1, r3, lsl #1
    5f9c:	addseq	r0, r7, r3, lsl #4
    5fa0:	cmneq	r8, r0, ror r0
    5fa4:			; <UNDEFINED> instruction: 0x462801df
    5fa8:	stc	7, cr15, [r4, #-1008]	; 0xfffffc10
    5fac:	svclt	0x00de2802
    5fb0:	sbclt	r4, r0, #96, 4
    5fb4:	lfmle	f4, 4, [r4], {68}	; 0x44
    5fb8:	tstlt	r8, r5, lsl #16
    5fbc:	stc	7, cr15, [ip], #1008	; 0x3f0
    5fc0:			; <UNDEFINED> instruction: 0x274cf8df
    5fc4:			; <UNDEFINED> instruction: 0x3744f8df
    5fc8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5fcc:	blls	2e003c <log_oom_internal@plt+0x2dd0b8>
    5fd0:			; <UNDEFINED> instruction: 0xf04f405a
    5fd4:			; <UNDEFINED> instruction: 0xf0400300
    5fd8:	strtmi	r8, [r0], -sl, asr #6
    5fdc:	pop	{r0, r2, r3, ip, sp, pc}
    5fe0:	qsub8mi	r8, r1, r0
    5fe4:			; <UNDEFINED> instruction: 0x272cf8df
    5fe8:			; <UNDEFINED> instruction: 0x472cf8df
    5fec:			; <UNDEFINED> instruction: 0xf8df2003
    5ff0:	ldrbtmi	r5, [sl], #-1836	; 0xfffff8d4
    5ff4:	strmi	r4, [r2], #-1148	; 0xfffffb84
    5ff8:	strvc	pc, [sl], #1284	; 0x504
    5ffc:	vst3.16	{d20-d22}, [pc :256]!
    6000:	stmib	sp, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sp, lr}^
    6004:			; <UNDEFINED> instruction: 0xf7fc4500
    6008:	strmi	lr, [r4], -sl, asr #30
    600c:			; <UNDEFINED> instruction: 0xf8dfe7d4
    6010:	vaba.s8	d20, d0, d0
    6014:			; <UNDEFINED> instruction: 0xf8df63f3
    6018:			; <UNDEFINED> instruction: 0xf8df270c
    601c:	ldrbtmi	r1, [ip], #-1804	; 0xfffff8f4
    6020:			; <UNDEFINED> instruction: 0xf504447a
    6024:	ldrbtmi	r7, [r9], #-1152	; 0xfffffb80
    6028:	strls	r3, [r0], #-515	; 0xfffffdfd
    602c:	svc	0x0022f7fc
    6030:	usatmi	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    6034:			; <UNDEFINED> instruction: 0xf8df4608
    6038:	vmin.s8	q9, q8, q12
    603c:			; <UNDEFINED> instruction: 0xf8df63f4
    6040:	ldrbtmi	r1, [ip], #-1780	; 0xfffff90c
    6044:			; <UNDEFINED> instruction: 0xf504447a
    6048:	ldrbtmi	r7, [r9], #-1152	; 0xfffffb80
    604c:	strls	r3, [r0], #-515	; 0xfffffdfd
    6050:	svc	0x0010f7fc
    6054:	usatmi	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    6058:			; <UNDEFINED> instruction: 0x73acf240
    605c:			; <UNDEFINED> instruction: 0x26dcf8df
    6060:			; <UNDEFINED> instruction: 0xf8df2000
    6064:	ldrbtmi	r1, [ip], #-1756	; 0xfffff924
    6068:			; <UNDEFINED> instruction: 0xf502447a
    606c:	ldrbtmi	r7, [r9], #-640	; 0xfffffd80
    6070:	strtmi	r9, [r2], -r0, lsl #4
    6074:			; <UNDEFINED> instruction: 0xf7fc3203
    6078:	bge	240ed0 <log_oom_internal@plt+0x23df4c>
    607c:			; <UNDEFINED> instruction: 0xf7fc4638
    6080:	mcrne	14, 0, lr, cr4, cr6, {5}
    6084:			; <UNDEFINED> instruction: 0x81acf2c0
    6088:	stmdage	r5, {r3, r8, fp, ip, pc}
    608c:	rscscc	pc, pc, #79	; 0x4f
    6090:	bl	944088 <log_oom_internal@plt+0x941104>
    6094:	vmull.p8	<illegal reg q8.5>, d0, d4
    6098:	blls	1669ec <log_oom_internal@plt+0x163a68>
    609c:	eorsvs	r2, r3, r0, lsl #8
    60a0:	bls	13fee0 <log_oom_internal@plt+0x13cf5c>
    60a4:			; <UNDEFINED> instruction: 0xf7fc4638
    60a8:	mcrne	13, 0, lr, cr4, cr12, {0}
    60ac:	eorshi	pc, r8, #192, 4
    60b0:	mulcc	lr, sp, r8
    60b4:			; <UNDEFINED> instruction: 0xf0002b76
    60b8:	blcs	1866a0c <log_oom_internal@plt+0x1863a88>
    60bc:	blls	13a4d4 <log_oom_internal@plt+0x137550>
    60c0:	blcs	1ee4134 <log_oom_internal@plt+0x1ee11b0>
    60c4:	subshi	pc, r3, #0
    60c8:	ldrtmi	sl, [r8], -r5, lsl #18
    60cc:	mrc2	7, 0, pc, cr2, cr15, {7}
    60d0:	stccs	6, cr4, [r0], {4}
    60d4:	svcge	0x0070f6ff
    60d8:			; <UNDEFINED> instruction: 0xf7fc4638
    60dc:	mcrne	12, 0, lr, cr4, cr14, {6}
    60e0:	ldrdcs	sp, [r0], -fp
    60e4:	stcl	7, cr15, [r6], #-1008	; 0xfffffc10
    60e8:	vsub.i8	d2, d0, d2
    60ec:	rsbmi	r8, r4, #156, 4	; 0xc0000009
    60f0:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    60f4:	bge	23fe7c <log_oom_internal@plt+0x23cef8>
    60f8:	cmncs	r1, r8, lsr r6
    60fc:	mrc	7, 3, APSR_nzcv, cr6, cr12, {7}
    6100:	vmull.p8	<illegal reg q8.5>, d0, d4
    6104:			; <UNDEFINED> instruction: 0xf8bd819d
    6108:	stmdage	r5, {r5, sp}
    610c:			; <UNDEFINED> instruction: 0xf7fc2300
    6110:	vmovne.16	d20[1], lr
    6114:	andcs	sp, r0, r1, asr #21
    6118:	mcrr	7, 15, pc, ip, cr12	; <UNPREDICTABLE>
    611c:	stclle	8, cr2, [r6, #8]!
    6120:			; <UNDEFINED> instruction: 0x5620f8df
    6124:			; <UNDEFINED> instruction: 0xf8df4621
    6128:	vmax.s8	d18, d0, d16
    612c:			; <UNDEFINED> instruction: 0xf8df732f
    6130:	ldrbtmi	r4, [sp], #-1564	; 0xfffff9e4
    6134:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    6138:	addvc	pc, sl, #8388608	; 0x800000
    613c:	stmib	sp, {r0, r1, sp}^
    6140:	stmdane	r2!, {r8, sl, sp}
    6144:	mcr	7, 5, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    6148:	ldr	r4, [r5, -r4, lsl #12]!
    614c:	ldrtmi	sl, [r8], -r8, lsl #20
    6150:			; <UNDEFINED> instruction: 0xf7fc2162
    6154:	cdpne	14, 0, cr14, cr4, cr12, {2}
    6158:			; <UNDEFINED> instruction: 0x81b2f2c0
    615c:	stmdage	r5, {r3, r8, fp, ip, pc}
    6160:	svclt	0x00183900
    6164:			; <UNDEFINED> instruction: 0xf7fc2101
    6168:	cdpne	12, 0, cr14, cr4, cr2, {3}
    616c:	mulcs	r0, r5, sl
    6170:	stc	7, cr15, [r0], #-1008	; 0xfffffc10
    6174:	ldcle	8, cr2, [sl, #8]!
    6178:	ldrbpl	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    617c:			; <UNDEFINED> instruction: 0xf8df4621
    6180:	vqrshl.s8	q9, q2, q8
    6184:			; <UNDEFINED> instruction: 0xf8df7313
    6188:	ldrbtmi	r4, [sp], #-1488	; 0xfffffa30
    618c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    6190:	bge	2400e0 <log_oom_internal@plt+0x23d15c>
    6194:	cmncs	r9, r8, lsr r6
    6198:	mcr	7, 1, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    619c:	vmull.p8	<illegal reg q8.5>, d0, d4
    61a0:	bls	226664 <log_oom_internal@plt+0x2236e0>
    61a4:	ldrbne	sl, [r3, r5, lsl #16]
    61a8:	bl	ff9c41a0 <log_oom_internal@plt+0xff9c121c>
    61ac:			; <UNDEFINED> instruction: 0xf6bf1e04
    61b0:	andcs	sl, r0, r4, ror pc
    61b4:	bl	fffc41ac <log_oom_internal@plt+0xfffc1228>
    61b8:	ldcle	8, cr2, [r8, #8]
    61bc:	ldrpl	pc, [ip, #2271]	; 0x8df
    61c0:			; <UNDEFINED> instruction: 0xf8df4621
    61c4:	vqrshl.s8	d18, d12, d16
    61c8:			; <UNDEFINED> instruction: 0xf8df733d
    61cc:	ldrbtmi	r4, [sp], #-1432	; 0xfffffa68
    61d0:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    61d4:	bge	24009c <log_oom_internal@plt+0x23d118>
    61d8:	cmncs	r4, r8, lsr r6
    61dc:	mcr	7, 0, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    61e0:	vmull.p8	<illegal reg q8.5>, d0, d4
    61e4:	ldmib	sp, {r0, r2, r3, r5, r6, r7, pc}^
    61e8:	stmdage	r5, {r3, r8, r9, sp}
    61ec:	bl	fe2441e4 <log_oom_internal@plt+0xfe241260>
    61f0:			; <UNDEFINED> instruction: 0xf6bf1e04
    61f4:	andcs	sl, r0, r2, asr pc
    61f8:	bl	ff7441f0 <log_oom_internal@plt+0xff74126c>
    61fc:			; <UNDEFINED> instruction: 0xf77f2802
    6200:			; <UNDEFINED> instruction: 0xf8dfaf76
    6204:	strtmi	r5, [r1], -r4, ror #10
    6208:	strbcs	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    620c:	msrvc	SPSR_sxc, #64, 4
    6210:	ldrbmi	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    6214:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    6218:			; <UNDEFINED> instruction: 0xe78d447c
    621c:	ldrtmi	sl, [r8], -r8, lsl #20
    6220:			; <UNDEFINED> instruction: 0xf7fc216e
    6224:	cdpne	13, 0, cr14, cr4, cr4, {7}
    6228:	smlawthi	sl, r0, r2, pc	; <UNPREDICTABLE>
    622c:	strhtcs	pc, [r0], -sp	; <UNPREDICTABLE>
    6230:	ldrbne	sl, [r3, r5, lsl #16]
    6234:	bl	fe84422c <log_oom_internal@plt+0xfe8412a8>
    6238:			; <UNDEFINED> instruction: 0xf6bf1e04
    623c:	andcs	sl, r0, lr, lsr #30
    6240:	bl	fee44238 <log_oom_internal@plt+0xfee412b4>
    6244:			; <UNDEFINED> instruction: 0xf77f2802
    6248:			; <UNDEFINED> instruction: 0xf8dfaf52
    624c:	strtmi	r5, [r1], -r8, lsr #10
    6250:	strcs	pc, [r4, #-2271]!	; 0xfffff721
    6254:	msrvc	CPSR_c, #64, 4
    6258:	strmi	pc, [r0, #-2271]!	; 0xfffff721
    625c:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    6260:			; <UNDEFINED> instruction: 0xe769447c
    6264:	ldrtmi	sl, [r8], -r8, lsl #20
    6268:			; <UNDEFINED> instruction: 0xf7fc2178
    626c:	cdpne	13, 0, cr14, cr4, cr0, {6}
    6270:	teqhi	r6, r0, asr #5	; <UNPREDICTABLE>
    6274:	movwcs	lr, #35293	; 0x89dd
    6278:			; <UNDEFINED> instruction: 0xf7fca805
    627c:	vmovne.16	d4[1], lr
    6280:	svcge	0x000bf6bf
    6284:			; <UNDEFINED> instruction: 0xf7fc2000
    6288:	stmdacs	r2, {r1, r2, r4, r7, r8, r9, fp, sp, lr, pc}
    628c:	svcge	0x002ff77f
    6290:	strbtpl	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    6294:			; <UNDEFINED> instruction: 0xf8df4621
    6298:	vshl.s8	q9, q14, q8
    629c:			; <UNDEFINED> instruction: 0xf8df7359
    62a0:	ldrbtmi	r4, [sp], #-1256	; 0xfffffb18
    62a4:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    62a8:	ldrtmi	lr, [r8], -r6, asr #14
    62ac:	cmncs	r8, r0, lsl #4
    62b0:	ldc	7, cr15, [ip, #1008]	; 0x3f0
    62b4:	vmull.p8	<illegal reg q8.5>, d0, d4
    62b8:	stmdage	r5, {r0, r1, r4, r5, r7, pc}
    62bc:	ldc	7, cr15, [r2, #-1008]	; 0xfffffc10
    62c0:			; <UNDEFINED> instruction: 0xf6bf1e04
    62c4:	andcs	sl, r0, sl, ror #29
    62c8:	bl	1d442c0 <log_oom_internal@plt+0x1d4133c>
    62cc:			; <UNDEFINED> instruction: 0xf77f2802
    62d0:			; <UNDEFINED> instruction: 0xf8dfaf0e
    62d4:			; <UNDEFINED> instruction: 0x462154b8
    62d8:	ldrtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    62dc:	orrsvc	pc, r1, #64, 4
    62e0:	ldrtmi	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    62e4:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    62e8:			; <UNDEFINED> instruction: 0xe725447c
    62ec:	ldrtmi	sl, [r8], -r8, lsl #20
    62f0:			; <UNDEFINED> instruction: 0xf7fc2164
    62f4:	mcrne	13, 0, lr, cr4, cr12, {3}
    62f8:	adcshi	pc, r2, r0, asr #5
    62fc:	bleq	241978 <log_oom_internal@plt+0x23e9f4>
    6300:			; <UNDEFINED> instruction: 0xf7fca805
    6304:			; <UNDEFINED> instruction: 0x1e04ea78
    6308:	mcrge	6, 6, pc, cr7, cr15, {5}	; <UNPREDICTABLE>
    630c:			; <UNDEFINED> instruction: 0xf7fc2000
    6310:	stmdacs	r2, {r1, r4, r6, r8, r9, fp, sp, lr, pc}
    6314:	mcrge	7, 7, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
    6318:	ldrbtpl	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    631c:			; <UNDEFINED> instruction: 0xf8df4621
    6320:	vqshl.s8	q9, q14, q0
    6324:			; <UNDEFINED> instruction: 0xf8df7375
    6328:	ldrbtmi	r4, [sp], #-1144	; 0xfffffb88
    632c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    6330:	bge	23ff40 <log_oom_internal@plt+0x23cfbc>
    6334:	cmncs	r9, r8, lsr r6
    6338:	ldcl	7, cr15, [r8, #-1008]	; 0xfffffc10
    633c:	vmull.p8	<illegal reg q8.5>, d0, d4
    6340:			; <UNDEFINED> instruction: 0xf89d80af
    6344:	stmdage	r5, {r5, sp}
    6348:			; <UNDEFINED> instruction: 0xf7fc2300
    634c:			; <UNDEFINED> instruction: 0x1e04eada
    6350:	mcrge	6, 5, pc, cr3, cr15, {5}	; <UNPREDICTABLE>
    6354:			; <UNDEFINED> instruction: 0xf7fc2000
    6358:	stmdacs	r2, {r1, r2, r3, r5, r8, r9, fp, sp, lr, pc}
    635c:	mcrge	7, 6, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    6360:	strbpl	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6364:			; <UNDEFINED> instruction: 0xf8df4621
    6368:	vshl.s8	q9, q0, q0
    636c:			; <UNDEFINED> instruction: 0xf8df7305
    6370:	ldrbtmi	r4, [sp], #-1084	; 0xfffffbc4
    6374:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    6378:	bge	23fef8 <log_oom_internal@plt+0x23cf74>
    637c:	cmncs	r5, r8, lsr r6
    6380:	ldc	7, cr15, [r4, #-1008]!	; 0xfffffc10
    6384:	vmull.p8	<illegal reg q8.5>, d0, d4
    6388:	bls	22667c <log_oom_internal@plt+0x2236f8>
    638c:	movwcs	sl, #2053	; 0x805
    6390:	b	fedc4388 <log_oom_internal@plt+0xfedc1404>
    6394:			; <UNDEFINED> instruction: 0xf6bf1e04
    6398:	andcs	sl, r0, r0, lsl #29
    639c:	bl	2c4394 <log_oom_internal@plt+0x2c1410>
    63a0:			; <UNDEFINED> instruction: 0xf77f2802
    63a4:			; <UNDEFINED> instruction: 0xf8dfaea4
    63a8:	strtmi	r5, [r1], -r8, lsl #8
    63ac:	strcs	pc, [r4], #-2271	; 0xfffff721
    63b0:	movtvc	pc, #45632	; 0xb240	; <UNPREDICTABLE>
    63b4:	strmi	pc, [r0], #-2271	; 0xfffff721
    63b8:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    63bc:	sxtah	r4, fp, ip, ror #8
    63c0:			; <UNDEFINED> instruction: 0xf7fc2000
    63c4:	stmdacs	r2, {r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    63c8:	mrcge	7, 4, APSR_nzcv, cr1, cr15, {3}
    63cc:			; <UNDEFINED> instruction: 0x46214dfb
    63d0:	vpmin.s8	q10, q8, <illegal reg q13.5>
    63d4:	ldclmi	3, cr7, [fp], #396	; 0x18c
    63d8:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    63dc:	sxtab	r4, fp, ip, ror #8
    63e0:			; <UNDEFINED> instruction: 0xf7fc2000
    63e4:	stmdacs	r2, {r3, r5, r6, r7, r9, fp, sp, lr, pc}
    63e8:	mcrge	7, 4, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    63ec:			; <UNDEFINED> instruction: 0x46214df6
    63f0:	vpmin.s8	q10, q8, q11
    63f4:	ldclmi	3, cr7, [r6], #516	; 0x204
    63f8:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    63fc:			; <UNDEFINED> instruction: 0xe69b447c
    6400:			; <UNDEFINED> instruction: 0xf7fc2000
    6404:	stmdacs	r2, {r3, r4, r6, r7, r9, fp, sp, lr, pc}
    6408:	mrcge	7, 3, APSR_nzcv, cr1, cr15, {3}
    640c:			; <UNDEFINED> instruction: 0x46214df1
    6410:	vpmin.s8	q10, q8, <illegal reg q8.5>
    6414:	ldclmi	3, cr7, [r1], #228	; 0xe4
    6418:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    641c:	sxtab16	r4, fp, ip, ror #8
    6420:			; <UNDEFINED> instruction: 0xf7fc2000
    6424:	stmdacs	r2, {r3, r6, r7, r9, fp, sp, lr, pc}
    6428:	mcrge	7, 3, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    642c:	strtmi	r4, [r1], -ip, ror #27
    6430:	vpmax.s8	q10, q8, q14
    6434:	stclmi	3, cr7, [ip], #564	; 0x234
    6438:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    643c:			; <UNDEFINED> instruction: 0xe67b447c
    6440:			; <UNDEFINED> instruction: 0xf7fc2000
    6444:	stmdacs	r2, {r3, r4, r5, r7, r9, fp, sp, lr, pc}
    6448:	mrcge	7, 2, APSR_nzcv, cr1, cr15, {3}
    644c:	strtmi	r4, [r1], -r7, ror #27
    6450:	vpmax.s8	q10, q8, <illegal reg q11.5>
    6454:	stclmi	3, cr7, [r7], #172	; 0xac
    6458:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    645c:			; <UNDEFINED> instruction: 0xe66b447c
    6460:			; <UNDEFINED> instruction: 0xf7fc2000
    6464:	stmdacs	r2, {r3, r5, r7, r9, fp, sp, lr, pc}
    6468:	mcrge	7, 2, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    646c:	strtmi	r4, [r1], -r2, ror #27
    6470:	vpmax.s8	q10, q8, q9
    6474:	stclmi	3, cr7, [r2], #452	; 0x1c4
    6478:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    647c:			; <UNDEFINED> instruction: 0xe65b447c
    6480:			; <UNDEFINED> instruction: 0xf7fc2000
    6484:	stmdacs	r2, {r3, r4, r7, r9, fp, sp, lr, pc}
    6488:	mrcge	7, 1, APSR_nzcv, cr1, cr15, {3}
    648c:			; <UNDEFINED> instruction: 0x46214ddd
    6490:	vpmin.s8	q10, q8, <illegal reg q6.5>
    6494:	ldclmi	3, cr7, [sp], {29}
    6498:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    649c:			; <UNDEFINED> instruction: 0xe64b447c
    64a0:			; <UNDEFINED> instruction: 0xf7fc2000
    64a4:	stmdacs	r2, {r3, r7, r9, fp, sp, lr, pc}
    64a8:	mcrge	7, 1, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    64ac:			; <UNDEFINED> instruction: 0x46214dd8
    64b0:	vpmin.s8	q10, q8, q4
    64b4:	ldclmi	3, cr7, [r8], {1}
    64b8:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    64bc:			; <UNDEFINED> instruction: 0xe63b447c
    64c0:			; <UNDEFINED> instruction: 0xf7fc2000
    64c4:	stmdacs	r2, {r3, r4, r5, r6, r9, fp, sp, lr, pc}
    64c8:	mrcge	7, 0, APSR_nzcv, cr1, cr15, {3}
    64cc:			; <UNDEFINED> instruction: 0x46214dd3
    64d0:	vpmin.s8	q10, q8, <illegal reg q1.5>
    64d4:	ldclmi	3, cr7, [r3], {15}
    64d8:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    64dc:			; <UNDEFINED> instruction: 0xe62b447c
    64e0:			; <UNDEFINED> instruction: 0xf7fc2000
    64e4:	stmdacs	r2, {r3, r5, r6, r9, fp, sp, lr, pc}
    64e8:	mcrge	7, 0, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    64ec:	strtmi	r4, [r1], -lr, asr #27
    64f0:	vpmax.s8	q10, q8, q7
    64f4:	stclmi	3, cr7, [lr], {85}	; 0x55
    64f8:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    64fc:			; <UNDEFINED> instruction: 0xe61b447c
    6500:			; <UNDEFINED> instruction: 0xf7fc2000
    6504:	stmdacs	r2, {r3, r4, r6, r9, fp, sp, lr, pc}
    6508:	ldclge	7, cr15, [r1, #508]!	; 0x1fc
    650c:	strtmi	r4, [r1], -r9, asr #27
    6510:	vpmax.s8	q10, q8, <illegal reg q4.5>
    6514:	stclmi	3, cr7, [r9], {71}	; 0x47
    6518:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    651c:			; <UNDEFINED> instruction: 0xe60b447c
    6520:			; <UNDEFINED> instruction: 0xf7fc2000
    6524:	stmdacs	r2, {r3, r6, r9, fp, sp, lr, pc}
    6528:	stclge	7, cr15, [r1, #508]!	; 0x1fc
    652c:	strtmi	r4, [r1], -r4, asr #27
    6530:	vpmax.s8	q10, q8, q2
    6534:	stclmi	3, cr7, [r4], {154}	; 0x9a
    6538:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    653c:	ldrb	r4, [fp, #1148]!	; 0x47c
    6540:			; <UNDEFINED> instruction: 0xf7fc2000
    6544:	stmdacs	r2, {r3, r4, r5, r9, fp, sp, lr, pc}
    6548:	ldclge	7, cr15, [r1, #508]	; 0x1fc
    654c:			; <UNDEFINED> instruction: 0x46214dbf
    6550:	vpmin.s8	d20, d16, d31
    6554:	ldcmi	3, cr7, [pc], #532	; 6770 <log_oom_internal@plt+0x37ec>
    6558:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    655c:	strb	r4, [fp, #1148]!	; 0x47c
    6560:	bge	16c978 <log_oom_internal@plt+0x1699f4>
    6564:			; <UNDEFINED> instruction: 0xf0004638
    6568:			; <UNDEFINED> instruction: 0x4604f999
    656c:	movwcs	lr, #1457	; 0x5b1
    6570:	ldrtmi	r2, [r8], -r0, lsl #2
    6574:	stmib	sp, {r0, r2, r3, r4, r9, sl, lr}^
    6578:			; <UNDEFINED> instruction: 0xf7fc3306
    657c:			; <UNDEFINED> instruction: 0xf10de936
    6580:			; <UNDEFINED> instruction: 0xf10d0b20
    6584:			; <UNDEFINED> instruction: 0xf04f0a0f
    6588:	cdpne	8, 0, cr0, cr4, cr4, {0}
    658c:	cmnle	r0, lr, lsr fp
    6590:			; <UNDEFINED> instruction: 0x4651465a
    6594:			; <UNDEFINED> instruction: 0xf7fc4638
    6598:	vmovne.16	d4[0], lr
    659c:	stcge	6, cr15, [ip, #-1020]	; 0xfffffc04
    65a0:	mulcc	pc, sp, r8	; <UNPREDICTABLE>
    65a4:	cmple	r2, r5, ror #22
    65a8:	stmdbeq	r2, {r0, r2, r8, ip, sp, lr, pc}
    65ac:	stmdage	r7, {r1, r2, r8, fp, sp, pc}
    65b0:	strbmi	r2, [sl], -r4, lsl #6
    65b4:	b	fe8445ac <log_oom_internal@plt+0xfe841628>
    65b8:			; <UNDEFINED> instruction: 0xf0002800
    65bc:	bls	2267c8 <log_oom_internal@plt+0x223844>
    65c0:			; <UNDEFINED> instruction: 0xf89d4638
    65c4:			; <UNDEFINED> instruction: 0xf7fc100f
    65c8:	vmlane.f32	s28, s9, s24
    65cc:	stmdbls	r7, {r0, r1, r2, r3, r4, r6, r8, r9, fp, ip, lr, pc}
    65d0:	movweq	pc, #16808	; 0x41a8	; <UNPREDICTABLE>
    65d4:	ldrmi	r4, [r9], #-1592	; 0xfffff9c8
    65d8:	stc2	7, cr15, [r8], #1020	; 0x3fc
    65dc:	blle	68ddf4 <log_oom_internal@plt+0x68ae70>
    65e0:	ldrtmi	r9, [r8], -r7, lsl #18
    65e4:	strbmi	r3, [r1], #-1281	; 0xfffffaff
    65e8:	stc2	7, cr15, [r0], #1020	; 0x3fc
    65ec:	blle	48de04 <log_oom_internal@plt+0x48ae80>
    65f0:			; <UNDEFINED> instruction: 0xf1084638
    65f4:			; <UNDEFINED> instruction: 0xf7fc0808
    65f8:			; <UNDEFINED> instruction: 0x1e04ea50
    65fc:	tstcs	r0, r0, asr #22
    6600:			; <UNDEFINED> instruction: 0xf7fc4638
    6604:			; <UNDEFINED> instruction: 0x464de8f2
    6608:	ble	ff00de20 <log_oom_internal@plt+0xff00ae9c>
    660c:			; <UNDEFINED> instruction: 0xf7fc2000
    6610:	stmdacs	r2, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
    6614:	stmdals	r7, {r0, r5, r6, sl, fp, ip, lr, pc}
    6618:			; <UNDEFINED> instruction: 0xf7fc4629
    661c:	stmdals	r7, {r2, r4, r6, r7, fp, sp, lr, pc}
    6620:	stm	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6624:			; <UNDEFINED> instruction: 0x4621e555
    6628:	bmi	fe31985c <log_oom_internal@plt+0xfe3168d8>
    662c:	ldrbtmi	r2, [ip], #-3
    6630:	ldrbtmi	r4, [sl], #-3467	; 0xfffff275
    6634:			; <UNDEFINED> instruction: 0x73a7f240
    6638:	addvc	pc, sl, #8388608	; 0x800000
    663c:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    6640:	strtmi	r2, [r2], -r0, lsl #10
    6644:			; <UNDEFINED> instruction: 0xf7fc4402
    6648:	strmi	lr, [r4], -sl, lsr #24
    664c:	cfstrsmi	mvf14, [r5], {180}	; 0xb4
    6650:	bicvs	pc, r4, #64, 4
    6654:	andcs	r4, r0, r4, lsl #21
    6658:	ldrbtmi	r4, [ip], #-2436	; 0xfffff67c
    665c:			; <UNDEFINED> instruction: 0xf502447a
    6660:	ldrbtmi	r7, [r9], #-674	; 0xfffffd5e
    6664:	strtmi	r9, [r2], -r0, lsl #4
    6668:			; <UNDEFINED> instruction: 0xf7fc3203
    666c:			; <UNDEFINED> instruction: 0xf7fcec04
    6670:	stmdbls	r7, {r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}
    6674:	strtmi	sl, [sl], -r5, lsl #16
    6678:	ldmda	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    667c:	strb	r4, [sl, r4, lsl #12]
    6680:			; <UNDEFINED> instruction: 0xf7fc2000
    6684:	stmdacs	r2, {r3, r4, r7, r8, fp, sp, lr, pc}
    6688:			; <UNDEFINED> instruction: 0x464ddc32
    668c:	andcs	lr, r0, r3, asr #15
    6690:	ldmib	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6694:	ldcle	8, cr2, [lr, #8]!
    6698:	ldrsbgt	pc, [r4, #143]	; 0x8f	; <UNPREDICTABLE>
    669c:	bicvs	pc, sp, #64, 4
    66a0:			; <UNDEFINED> instruction: 0x46214a74
    66a4:	ldrbtmi	r4, [ip], #2164	; 0x874
    66a8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    66ac:	addsvc	pc, r4, #8388608	; 0x800000
    66b0:			; <UNDEFINED> instruction: 0x2c00e9cd
    66b4:	andcs	r4, r3, r2, lsl #12
    66b8:			; <UNDEFINED> instruction: 0xf7fc3203
    66bc:			; <UNDEFINED> instruction: 0xe7aaebf0
    66c0:	vqdmulh.s<illegal width 8>	q10, q0, q15
    66c4:	stmdbmi	lr!, {r0, r1, r2, r6, r7, r9, sp, lr}^
    66c8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    66cc:	orrsvc	pc, r4, #12582912	; 0xc00000
    66d0:			; <UNDEFINED> instruction: 0xf7fc3103
    66d4:			; <UNDEFINED> instruction: 0x4604ec5a
    66d8:			; <UNDEFINED> instruction: 0xf8dfe79d
    66dc:	vrhadd.s8	d28, d16, d24
    66e0:	bmi	1a5f5d0 <log_oom_internal@plt+0x1a5c64c>
    66e4:	stmdami	r9!, {r0, r5, r9, sl, lr}^
    66e8:	ldrbtmi	r4, [sl], #-1276	; 0xfffffb04
    66ec:			; <UNDEFINED> instruction: 0xe7dd4478
    66f0:			; <UNDEFINED> instruction: 0xc19cf8df
    66f4:	bicsvs	pc, pc, #64, 4
    66f8:	strtmi	r4, [r1], -r6, ror #20
    66fc:	ldrbtmi	r4, [ip], #2150	; 0x866
    6700:			; <UNDEFINED> instruction: 0x464d447a
    6704:			; <UNDEFINED> instruction: 0xe7d14478
    6708:	muleq	r1, r0, sp
    670c:	strdeq	r0, [r0], -ip
    6710:	strdeq	r8, [r1], -ip
    6714:	andeq	r5, r0, r6, lsr #18
    6718:	andeq	r7, r0, r4, asr #28
    671c:	andeq	r6, r0, ip, asr #22
    6720:	andeq	r7, r0, sl, lsl lr
    6724:	strdeq	r5, [r0], -r8
    6728:	andeq	r7, r0, lr, ror #21
    672c:	strdeq	r7, [r0], -r6
    6730:	ldrdeq	r5, [r0], -r4
    6734:	andeq	r6, r0, r6, asr fp
    6738:			; <UNDEFINED> instruction: 0x000058b2
    673c:	ldrdeq	r7, [r0], -r0
    6740:	andeq	r6, r0, lr, ror ip
    6744:	ldrdeq	r6, [r0], -r2
    6748:	andeq	r7, r0, r4, lsl #26
    674c:	andeq	r5, r0, r2, ror #15
    6750:	andeq	r6, r0, sl, lsr sl
    6754:	andeq	r7, r0, ip, lsr #25
    6758:	andeq	r5, r0, sl, lsl #15
    675c:	andeq	r6, r0, r6, asr sl
    6760:	andeq	r7, r0, r8, ror #24
    6764:	andeq	r5, r0, r6, asr #14
    6768:	andeq	r6, r0, r0, ror sl
    676c:	andeq	r7, r0, r2, lsr #24
    6770:	andeq	r5, r0, r0, lsl #14
    6774:	andeq	r6, r0, r8, lsl #19
    6778:	ldrdeq	r7, [r0], -sl
    677c:			; <UNDEFINED> instruction: 0x000056b8
    6780:	andeq	r6, r0, r2, asr #19
    6784:	muleq	r0, r4, fp
    6788:	andeq	r5, r0, r2, ror r6
    678c:	andeq	r6, r0, r0, ror #19
    6790:	andeq	r7, r0, r2, asr fp
    6794:	andeq	r5, r0, r0, lsr r6
    6798:	andeq	r6, r0, sl, ror r9
    679c:	andeq	r7, r0, ip, lsl #22
    67a0:	andeq	r5, r0, sl, ror #11
    67a4:	andeq	r6, r0, r2, lsr r8
    67a8:	andeq	r7, r0, r4, asr #21
    67ac:	andeq	r5, r0, r2, lsr #11
    67b0:	andeq	r6, r0, ip, lsl #17
    67b4:	andeq	r7, r0, lr, ror sl
    67b8:	andeq	r5, r0, ip, asr r5
    67bc:	andeq	r6, r0, r0, ror r7
    67c0:	andeq	r7, r0, lr, asr sl
    67c4:	andeq	r5, r0, ip, lsr r5
    67c8:	andeq	r6, r0, r0, asr r7
    67cc:	andeq	r7, r0, lr, lsr sl
    67d0:	andeq	r5, r0, ip, lsl r5
    67d4:	andeq	r6, r0, r0, lsr r7
    67d8:	andeq	r7, r0, lr, lsl sl
    67dc:	strdeq	r5, [r0], -ip
    67e0:	andeq	r6, r0, r0, lsl r7
    67e4:	strdeq	r7, [r0], -lr
    67e8:	ldrdeq	r5, [r0], -ip
    67ec:	strdeq	r6, [r0], -r0
    67f0:	ldrdeq	r7, [r0], -lr
    67f4:			; <UNDEFINED> instruction: 0x000054bc
    67f8:	ldrdeq	r6, [r0], -r0
    67fc:			; <UNDEFINED> instruction: 0x000079be
    6800:	muleq	r0, ip, r4
    6804:			; <UNDEFINED> instruction: 0x000066b0
    6808:	muleq	r0, lr, r9
    680c:	andeq	r5, r0, ip, ror r4
    6810:	muleq	r0, r0, r6
    6814:	andeq	r7, r0, lr, ror r9
    6818:	andeq	r5, r0, ip, asr r4
    681c:	andeq	r6, r0, r0, ror r6
    6820:	andeq	r7, r0, lr, asr r9
    6824:	andeq	r5, r0, ip, lsr r4
    6828:	andeq	r6, r0, r0, asr r6
    682c:	andeq	r7, r0, lr, lsr r9
    6830:	andeq	r5, r0, ip, lsl r4
    6834:	andeq	r6, r0, r0, lsr r6
    6838:	andeq	r7, r0, lr, lsl r9
    683c:	strdeq	r5, [r0], -ip
    6840:	andeq	r6, r0, r0, lsl r6
    6844:	strdeq	r7, [r0], -lr
    6848:	ldrdeq	r5, [r0], -ip
    684c:	andeq	r6, r0, ip, asr #14
    6850:	ldrdeq	r7, [r0], -lr
    6854:			; <UNDEFINED> instruction: 0x000053bc
    6858:	andeq	r5, r0, sl, ror #5
    685c:	andeq	r7, r0, r6, lsl #16
    6860:	andeq	r6, r0, ip, lsl #10
    6864:			; <UNDEFINED> instruction: 0x000052be
    6868:	ldrdeq	r7, [r0], -ip
    686c:	andeq	r6, r0, lr, ror r6
    6870:	andeq	r6, r0, r2, lsr #9
    6874:	muleq	r0, r0, r7
    6878:	andeq	r5, r0, lr, ror #4
    687c:	andeq	r7, r0, r0, ror r7
    6880:	andeq	r5, r0, lr, asr #4
    6884:	andeq	r6, r0, r0, ror #8
    6888:	andeq	r7, r0, lr, asr #14
    688c:	andeq	r5, r0, ip, lsr #4
    6890:	andeq	r6, r0, sl, asr #8
    6894:	andeq	r7, r0, r8, lsr r7
    6898:	andeq	r5, r0, r4, lsl r2
    689c:			; <UNDEFINED> instruction: 0x4616b5f0
    68a0:	addlt	r4, fp, r3, lsr sl
    68a4:	smladxcs	r0, r3, fp, r4
    68a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    68ac:	movwls	r6, #38939	; 0x981b
    68b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    68b4:	stmdacs	r0, {r3, r8, r9, sl, ip, pc}
    68b8:			; <UNDEFINED> instruction: 0x460dd03b
    68bc:	suble	r2, r6, r0, lsl #18
    68c0:			; <UNDEFINED> instruction: 0xf7ffa908
    68c4:	vmovne.16	d4[0], pc
    68c8:	blmi	afd520 <log_oom_internal@plt+0xafa59c>
    68cc:	stmdbls	r8, {r0, r3, r9, sp}
    68d0:	ldrbtmi	r2, [fp], #-1032	; 0xfffffbf8
    68d4:	movwcs	r9, #49923	; 0xc303
    68d8:	blmi	a2b4f0 <log_oom_internal@plt+0xa2856c>
    68dc:	tstls	r5, r0, lsr r6
    68e0:	strls	r2, [r6], #-263	; 0xfffffef9
    68e4:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    68e8:	andls	r7, r2, #0, 10
    68ec:	svc	0x00acf7fb
    68f0:	blle	40e108 <log_oom_internal@plt+0x40b184>
    68f4:	tstlt	r8, r8, lsl #16
    68f8:	stmda	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    68fc:	blmi	759184 <log_oom_internal@plt+0x756200>
    6900:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6904:	blls	260974 <log_oom_internal@plt+0x25d9f0>
    6908:			; <UNDEFINED> instruction: 0xf04f405a
    690c:			; <UNDEFINED> instruction: 0xd12d0300
    6910:	andlt	r4, fp, r0, lsr #12
    6914:	blmi	6f60dc <log_oom_internal@plt+0x6f3158>
    6918:	ldmdbmi	fp, {r3, r4, r5, r9, sl, lr}
    691c:	adcvs	pc, r7, #64, 4
    6920:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6924:			; <UNDEFINED> instruction: 0x73bcf503
    6928:			; <UNDEFINED> instruction: 0xf7fc3103
    692c:	strmi	lr, [r4], -lr, lsr #22
    6930:	ldcmi	7, cr14, [r6], {224}	; 0xe0
    6934:	orrsvs	pc, ip, #64, 4
    6938:	ldmdbmi	r6, {r0, r2, r4, r9, fp, lr}
    693c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    6940:	ldrtvc	pc, [r0], #1284	; 0x504	; <UNPREDICTABLE>
    6944:	andcc	r4, r3, #2030043136	; 0x79000000
    6948:			; <UNDEFINED> instruction: 0xf7fc9400
    694c:			; <UNDEFINED> instruction: 0x4c12ea94
    6950:	bmi	498178 <log_oom_internal@plt+0x4951f4>
    6954:	orrsvs	pc, sp, #64, 4
    6958:	ldrbtmi	r4, [ip], #-2321	; 0xfffff6ef
    695c:			; <UNDEFINED> instruction: 0xf504447a
    6960:	ldrbtmi	r7, [r9], #-1200	; 0xfffffb50
    6964:	strls	r3, [r0], #-515	; 0xfffffdfd
    6968:	b	fe144960 <log_oom_internal@plt+0xfe1419dc>
    696c:	stmia	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6970:	andeq	r8, r1, ip, lsl r4
    6974:	strdeq	r0, [r0], -ip
    6978:	andeq	r6, r0, r6, asr #5
    697c:	andeq	r5, r0, r8, lsl #8
    6980:	andeq	r8, r1, r4, asr #7
    6984:	andeq	r7, r0, r8, lsl r5
    6988:	strdeq	r4, [r0], -r6
    698c:	strdeq	r7, [r0], -ip
    6990:	ldrdeq	r4, [r0], -sl
    6994:	ldrdeq	r7, [r0], -r0
    6998:	ldrdeq	r7, [r0], -lr
    699c:			; <UNDEFINED> instruction: 0x00004fbc
    69a0:	andeq	r6, r0, r2, lsr #7
    69a4:	svcmi	0x00f0e92d
    69a8:	blhi	c1e64 <log_oom_internal@plt+0xbeee0>
    69ac:			; <UNDEFINED> instruction: 0x3734f8df
    69b0:	svcge	0x0004b08f
    69b4:			; <UNDEFINED> instruction: 0xf8df607a
    69b8:	ldrbtmi	r2, [sl], #-1840	; 0xfffff8d0
    69bc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    69c0:			; <UNDEFINED> instruction: 0xf04f627b
    69c4:	stmdacs	r0, {r8, r9}
    69c8:	andhi	pc, r3, #0
    69cc:	stmdbcs	r0, {r1, r3, r7, r9, sl, lr}
    69d0:	eorhi	pc, fp, #0
    69d4:			; <UNDEFINED> instruction: 0xf107687b
    69d8:			; <UNDEFINED> instruction: 0xf1070918
    69dc:			; <UNDEFINED> instruction: 0x46060b10
    69e0:	ldrdgt	pc, [r0], -r3
    69e4:			; <UNDEFINED> instruction: 0xf8c74662
    69e8:			; <UNDEFINED> instruction: 0xf89ac010
    69ec:	ldmdavs	r5, {lr}
    69f0:			; <UNDEFINED> instruction: 0xf0002c00
    69f4:	sfmcs	f0, 1, [r0, #-164]	; 0xffffff5c
    69f8:	mvnhi	pc, r0
    69fc:	msreq	CPSR_f, #164, 2	; 0x29
    6a00:			; <UNDEFINED> instruction: 0xf10a1d11
    6a04:	teqvs	r9, r1, lsl #16
    6a08:	ldmdale	r5, {r0, r1, r4, r6, r8, r9, fp, sp}^
    6a0c:			; <UNDEFINED> instruction: 0xf013e8df
    6a10:	subseq	r0, r4, lr, ror r0
    6a14:	subseq	r0, r4, r4, asr r0
    6a18:	subseq	r0, r4, r4, asr r0
    6a1c:	subseq	r0, r4, r4, asr r0
    6a20:	subseq	r0, r4, r4, asr r0
    6a24:	subseq	r0, r4, r4, asr r0
    6a28:	subseq	r0, r4, r4, asr r0
    6a2c:	subseq	r0, r4, r4, asr r0
    6a30:	subseq	r0, r4, r4, asr r0
    6a34:	subseq	r0, r4, r4, asr r0
    6a38:	subseq	r0, r4, r4, asr r0
    6a3c:	subseq	r0, r4, r4, asr r0
    6a40:	subseq	r0, r4, r4, asr r0
    6a44:	subseq	r0, r4, r4, asr r0
    6a48:	subseq	r0, r4, r4, asr r0
    6a4c:	subseq	r0, r4, r4, asr r0
    6a50:	subseq	r0, r4, r4, asr r0
    6a54:	subseq	r0, r4, r4, asr r0
    6a58:	subseq	r0, r4, r4, asr r0
    6a5c:	subseq	r0, r4, r4, asr r0
    6a60:	subseq	r0, r4, r4, asr r0
    6a64:	subseq	r0, r4, r4, asr r0
    6a68:	subseq	r0, r4, r4, asr r0
    6a6c:	subseq	r0, r4, r4, asr r0
    6a70:	subseq	r0, r4, r4, asr r0
    6a74:	subseq	r0, r4, r4, asr r0
    6a78:	subseq	r0, r4, r4, asr r0
    6a7c:	subseq	r0, r4, r4, asr r0
    6a80:	rsceq	r0, sl, r4, asr r0
    6a84:	subseq	r0, r4, r1, asr #2
    6a88:	subseq	r0, r4, r1, lsr r1
    6a8c:	rsbseq	r0, r2, r4, asr r0
    6a90:	strheq	r0, [r1, #-11]!
    6a94:	subseq	r0, r4, r4, asr r0
    6a98:	subseq	r0, r4, r4, asr r0
    6a9c:	rsbseq	r0, r2, r1, asr r1
    6aa0:	biceq	r0, r9, r4, asr r0
    6aa4:	rsbseq	r0, r2, r4, asr r0
    6aa8:			; <UNDEFINED> instruction: 0x01a901ba
    6aac:			; <UNDEFINED> instruction: 0x00540191
    6ab0:	cmneq	r1, r1, lsl #3
    6ab4:	rsbseq	r0, lr, r4, asr r0
    6ab8:			; <UNDEFINED> instruction: 0xf7fb2000
    6abc:	stmdacs	r2, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    6ac0:	orrhi	pc, r4, r0, asr #6
    6ac4:			; <UNDEFINED> instruction: 0x0624f8df
    6ac8:			; <UNDEFINED> instruction: 0xf8df2116
    6acc:	vsubhn.i16	d18, q2, q10
    6ad0:			; <UNDEFINED> instruction: 0xf8df0100
    6ad4:	ldrbtmi	r5, [r8], #-1568	; 0xfffff9e0
    6ad8:			; <UNDEFINED> instruction: 0xf500447a
    6adc:	ldrbtmi	r7, [sp], #-212	; 0xffffff2c
    6ae0:	andcc	r9, r3, #0
    6ae4:	msrvs	SPSR_s, #64, 4
    6ae8:	andcs	r9, r3, r2, lsl #8
    6aec:			; <UNDEFINED> instruction: 0xf7fc9501
    6af0:	ldrd	lr, [r4], #-150	; 0xffffff6a	; <UNPREDICTABLE>
    6af4:	strtmi	r4, [r1], -sl, lsr #12
    6af8:			; <UNDEFINED> instruction: 0x46c24630
    6afc:	mrc	7, 2, APSR_nzcv, cr12, cr11, {7}
    6b00:	stmdacs	r0, {r3, r4, r5, r6, r7, sp, lr}
    6b04:	addshi	pc, r7, #192, 4
    6b08:			; <UNDEFINED> instruction: 0xe76e693a
    6b0c:	ldrbmi	r4, [r0], -r9, asr #12
    6b10:			; <UNDEFINED> instruction: 0xf7fb613a
    6b14:	stmdacs	r0, {r2, r4, r8, r9, sl, fp, sp, lr, pc}
    6b18:	vshr.s64	q11, q12, #64
    6b1c:	ldmibvs	sl!, {r1, r3, r5, r9, pc}
    6b20:	cfmadd32	mvax3, mvfx4, mvfx8, mvfx11
    6b24:			; <UNDEFINED> instruction: 0x46413a10
    6b28:			; <UNDEFINED> instruction: 0xf1a21d93
    6b2c:			; <UNDEFINED> instruction: 0xf0230802
    6b30:	bl	feb47754 <log_oom_internal@plt+0xfeb447d0>
    6b34:	strbmi	r0, [r2], -r3, lsl #26
    6b38:	strtmi	sl, [r8], -r4, lsl #26
    6b3c:	ldm	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b40:			; <UNDEFINED> instruction: 0xf04f2c28
    6b44:	strtmi	r0, [sl], -r0, lsl #6
    6b48:	cmncs	r2, ip, lsl #30
    6b4c:	ldrtmi	r2, [r0], -r5, ror #2
    6b50:	andcc	pc, r8, r5, lsl #16
    6b54:	stmda	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b58:	rscsvs	r2, r8, r0, lsl #16
    6b5c:	addhi	pc, r4, #192, 4
    6b60:	ldrbmi	r4, [sl], -r9, lsr #12
    6b64:			; <UNDEFINED> instruction: 0xf7ff4630
    6b68:	stmdacs	r0, {r0, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    6b6c:	vshr.s64	q11, q12, #64
    6b70:	mrc	2, 0, r8, cr8, cr7, {4}
    6b74:			; <UNDEFINED> instruction: 0x46302a10
    6b78:	ldrmi	r6, [sl], #2491	; 0x9bb
    6b7c:			; <UNDEFINED> instruction: 0xf7fc4695
    6b80:	rscsvs	lr, r8, r8, lsl #17
    6b84:			; <UNDEFINED> instruction: 0x2000e7bd
    6b88:	svc	0x0014f7fb
    6b8c:	vsub.i8	d18, d0, d2
    6b90:			; <UNDEFINED> instruction: 0xf8df811d
    6b94:	tstcs	r6, r4, ror #10
    6b98:	strbcs	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    6b9c:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    6ba0:	ldrbmi	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    6ba4:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    6ba8:	sbcsvc	pc, r4, r0, lsl #10
    6bac:	andcc	r4, r3, #124, 8	; 0x7c000000
    6bb0:	streq	lr, [r0], #-2509	; 0xfffff633
    6bb4:	bicvs	pc, ip, #1325400064	; 0x4f000000
    6bb8:			; <UNDEFINED> instruction: 0xf7fc2003
    6bbc:			; <UNDEFINED> instruction: 0xf8dfe970
    6bc0:			; <UNDEFINED> instruction: 0xf8df2544
    6bc4:	ldrbtmi	r3, [sl], #-1312	; 0xfffffae0
    6bc8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6bcc:	subsmi	r6, sl, fp, ror sl
    6bd0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6bd4:	addhi	pc, r3, #64	; 0x40
    6bd8:	ldrtmi	r3, [sp], ip, lsr #14
    6bdc:	blhi	c1ed8 <log_oom_internal@plt+0xbef54>
    6be0:	svchi	0x00f0e8bd
    6be4:	andseq	pc, r4, #-1073741823	; 0xc0000001
    6be8:	strtmi	r2, [r8], -r0, lsl #2
    6bec:	ldm	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6bf0:	rscsvs	r2, r8, r0, lsl #16
    6bf4:	mvnshi	pc, r0, asr #5
    6bf8:	strbmi	r4, [r0], -r9, asr #12
    6bfc:	mrc	7, 4, APSR_nzcv, cr14, cr11, {7}
    6c00:	rscsvs	r2, r8, r0, lsl #16
    6c04:	subshi	pc, r0, #192, 4
    6c08:			; <UNDEFINED> instruction: 0x466c69bd
    6c0c:			; <UNDEFINED> instruction: 0xf1054641
    6c10:			; <UNDEFINED> instruction: 0xf0230308
    6c14:	strtmi	r0, [sl], -r7, lsl #6
    6c18:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    6c1c:	beq	443058 <log_oom_internal@plt+0x4400d4>
    6c20:			; <UNDEFINED> instruction: 0xf7fc4650
    6c24:			; <UNDEFINED> instruction: 0xf04fe87e
    6c28:	ldrbmi	r0, [r2], -r0, lsl #6
    6c2c:	ldrtmi	r2, [r0], -r1, ror #2
    6c30:	andcc	pc, r5, sl, lsl #16
    6c34:	svc	0x00f0f7fb
    6c38:	rscsvs	r2, r8, r0, lsl #16
    6c3c:	sbcshi	pc, r7, r0, asr #5
    6c40:	strcs	r6, [r0, #-2427]	; 0xfffff685
    6c44:	ldrbmi	fp, [sl], -r3, ror #2
    6c48:			; <UNDEFINED> instruction: 0x46304651
    6c4c:	mcr2	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    6c50:	rscsvs	r2, r8, r0, lsl #16
    6c54:	rschi	pc, r7, r0, asr #5
    6c58:	strcc	r6, [r1, #-2427]	; 0xfffff685
    6c5c:	ldmle	r2!, {r0, r1, r3, r5, r7, r9, lr}^
    6c60:			; <UNDEFINED> instruction: 0x46a569bb
    6c64:	bl	21852c <log_oom_internal@plt+0x2155a8>
    6c68:			; <UNDEFINED> instruction: 0xf7fc0a03
    6c6c:	rscsvs	lr, r8, r2, lsl r8
    6c70:	strbmi	lr, [r9], -r7, asr #14
    6c74:			; <UNDEFINED> instruction: 0xf7fb4628
    6c78:	stmdacs	r0, {r2, r4, r9, sl, fp, sp, lr, pc}
    6c7c:	vshr.s64	q11, q12, #64
    6c80:	strbmi	r8, [sl], -r9, asr #3
    6c84:	ldrtmi	r2, [r0], -r4, ror #2
    6c88:			; <UNDEFINED> instruction: 0xf7fb46c2
    6c8c:	smlalsvs	lr, r8, r6, sp
    6c90:			; <UNDEFINED> instruction: 0x4628e737
    6c94:	svc	0x00aef7fb
    6c98:	rscsvs	r2, r8, r0, lsl #16
    6c9c:	orrhi	pc, r7, r0, asr #5
    6ca0:	andeq	pc, ip, #-1073741823	; 0xc0000001
    6ca4:	ldrtmi	r2, [r0], -r2, ror #2
    6ca8:			; <UNDEFINED> instruction: 0xf7fb46c2
    6cac:	rscsvs	lr, r8, r6, lsl #27
    6cb0:	strbmi	lr, [r9], -r7, lsr #14
    6cb4:			; <UNDEFINED> instruction: 0xf7fb4628
    6cb8:	stmdacs	r0, {r4, r5, r7, r8, sl, fp, sp, lr, pc}
    6cbc:	vshr.s64	q11, q12, #64
    6cc0:	strbmi	r8, [sl], -r8, lsr #2
    6cc4:	ldrtmi	r2, [r0], -lr, ror #2
    6cc8:			; <UNDEFINED> instruction: 0xf7fb46c2
    6ccc:	rscsvs	lr, r8, r6, ror sp
    6cd0:			; <UNDEFINED> instruction: 0x4649e717
    6cd4:			; <UNDEFINED> instruction: 0xf7fb4628
    6cd8:	stmdacs	r0, {r1, r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    6cdc:	vshr.s64	q11, q12, #64
    6ce0:			; <UNDEFINED> instruction: 0x464a8138
    6ce4:	ldrtmi	r2, [r0], -r9, ror #2
    6ce8:			; <UNDEFINED> instruction: 0xf7fb46c2
    6cec:	rscsvs	lr, r8, r6, ror #26
    6cf0:	strbmi	lr, [r9], -r7, lsl #14
    6cf4:			; <UNDEFINED> instruction: 0xf7fb4628
    6cf8:	stmdacs	r0, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    6cfc:	vshr.s64	q11, q12, #64
    6d00:	strbmi	r8, [sl], -r7, ror #2
    6d04:			; <UNDEFINED> instruction: 0x46302179
    6d08:			; <UNDEFINED> instruction: 0xf7fb46c2
    6d0c:	rscsvs	lr, r8, r6, asr sp
    6d10:			; <UNDEFINED> instruction: 0x4649e6f7
    6d14:			; <UNDEFINED> instruction: 0xf7fb4628
    6d18:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    6d1c:	vshr.s64	q11, q12, #64
    6d20:	strbmi	r8, [sl], -r8, lsl #2
    6d24:			; <UNDEFINED> instruction: 0x46302178
    6d28:			; <UNDEFINED> instruction: 0xf7fb46c2
    6d2c:	rscsvs	lr, r8, r6, asr #26
    6d30:	strtmi	lr, [sl], -r7, ror #13
    6d34:			; <UNDEFINED> instruction: 0x46302176
    6d38:	svc	0x006ef7fb
    6d3c:	rscsvs	r2, r8, r0, lsl #16
    6d40:	adcshi	pc, lr, r0, asr #5
    6d44:	ldrbmi	r4, [sl], -r9, lsr #12
    6d48:			; <UNDEFINED> instruction: 0xf7ff4630
    6d4c:	stmdacs	r0, {r0, r1, r3, r5, r9, sl, fp, ip, sp, lr, pc}
    6d50:			; <UNDEFINED> instruction: 0xf6ff60f8
    6d54:	shasxmi	sl, r0, r4
    6d58:			; <UNDEFINED> instruction: 0xf7fb46c2
    6d5c:	smlalsvs	lr, r8, sl, pc	; <UNPREDICTABLE>
    6d60:	strbmi	lr, [sl], -pc, asr #13
    6d64:	strtmi	r2, [r8], -r0, lsl #2
    6d68:	svc	0x00d4f7fb
    6d6c:	rscsvs	r2, r8, r0, lsl #16
    6d70:	adcshi	pc, pc, r0, asr #5
    6d74:	cmncs	r5, sl, asr #12
    6d78:			; <UNDEFINED> instruction: 0x46c24630
    6d7c:	ldc	7, cr15, [ip, #-1004]	; 0xfffffc14
    6d80:			; <UNDEFINED> instruction: 0xe6be60f8
    6d84:	strtmi	r4, [r8], -r9, asr #12
    6d88:	stc	7, cr15, [r2, #1004]!	; 0x3ec
    6d8c:	rscsvs	r2, r8, r0, lsl #16
    6d90:			; <UNDEFINED> instruction: 0x464adb72
    6d94:			; <UNDEFINED> instruction: 0x46302174
    6d98:			; <UNDEFINED> instruction: 0xf7fb46c2
    6d9c:	rscsvs	lr, r8, lr, lsl #26
    6da0:	strbmi	lr, [sl], -pc, lsr #13
    6da4:	strtmi	r2, [r8], -r0, lsl #2
    6da8:	ldcl	7, cr15, [r6], {251}	; 0xfb
    6dac:	rscsvs	r2, r8, r0, lsl #16
    6db0:	strbmi	sp, [sl], -sp, ror #22
    6db4:			; <UNDEFINED> instruction: 0x46302171
    6db8:			; <UNDEFINED> instruction: 0xf7fb46c2
    6dbc:	ldrshtvs	lr, [r8], #206	; 0xce
    6dc0:			; <UNDEFINED> instruction: 0x4628e69f
    6dc4:	ldcl	7, cr15, [r6, #1004]!	; 0x3ec
    6dc8:	mcrrle	8, 0, r2, r1, cr2
    6dcc:	andseq	pc, r5, pc, rrx
    6dd0:	stclmi	6, cr14, [sp], {245}	; 0xf5
    6dd4:	orrspl	pc, r1, #64, 4
    6dd8:	stmibmi	sp, {r2, r3, r6, r7, r9, fp, lr}^
    6ddc:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    6de0:	strbvc	pc, [r8], #1284	; 0x504	; <UNPREDICTABLE>
    6de4:	andcc	r4, r3, #2030043136	; 0x79000000
    6de8:			; <UNDEFINED> instruction: 0xf7fc9400
    6dec:	strmi	lr, [r5], -r4, asr #16
    6df0:			; <UNDEFINED> instruction: 0xf7fb2000
    6df4:	stmdacs	r2, {r5, r6, r7, r8, sl, fp, sp, lr, pc}
    6df8:	rsbmi	fp, r8, #888	; 0x378
    6dfc:	submi	fp, r0, #192, 4
    6e00:			; <UNDEFINED> instruction: 0x4629dd11
    6e04:	bmi	ff11a518 <log_oom_internal@plt+0xff117594>
    6e08:	cdpmi	0, 12, cr2, cr4, cr3, {0}
    6e0c:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    6e10:	msrvs	CPSR_sc, #64, 4
    6e14:	sbcsvc	pc, r4, #8388608	; 0x800000
    6e18:	stmib	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
    6e1c:	strtmi	r2, [sl], -r0, lsl #12
    6e20:			; <UNDEFINED> instruction: 0xf7fc4402
    6e24:			; <UNDEFINED> instruction: 0x46a5e83c
    6e28:	ldcmi	6, cr14, [sp], #804	; 0x324
    6e2c:	bmi	fef58654 <log_oom_internal@plt+0xfef556d0>
    6e30:	orrspl	pc, r2, #64, 4
    6e34:	ldrbtmi	r4, [ip], #-2492	; 0xfffff644
    6e38:			; <UNDEFINED> instruction: 0xf504447a
    6e3c:	ldrbtmi	r7, [r9], #-1224	; 0xfffffb38
    6e40:	strls	r3, [r0], #-515	; 0xfffffdfd
    6e44:	ldmda	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6e48:			; <UNDEFINED> instruction: 0x4620687b
    6e4c:	ssat	r6, #23, sl
    6e50:			; <UNDEFINED> instruction: 0x21164ab6
    6e54:			; <UNDEFINED> instruction: 0xf2c448b6
    6e58:	ldfmis	f0, [r6]
    6e5c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    6e60:	sbcsvc	pc, r4, #8388608	; 0x800000
    6e64:	vqshl.s8	q10, q14, q0
    6e68:	stmib	sp, {r0, r5, r7, r8, r9, ip, lr}^
    6e6c:	cfstrdne	mvd2, [r2], {0}
    6e70:			; <UNDEFINED> instruction: 0xf7fc2003
    6e74:	ssat	lr, #3, r4, lsl #16
    6e78:	andcs	r4, r0, r4, lsl #12
    6e7c:	ldc	7, cr15, [sl, #1004]	; 0x3ec
    6e80:	vsub.i8	d2, d0, d2
    6e84:	rsbmi	r8, r0, #-2147483640	; 0x80000008
    6e88:	submi	fp, r0, #192, 4
    6e8c:			; <UNDEFINED> instruction: 0x4604e697
    6e90:			; <UNDEFINED> instruction: 0xf7fb2000
    6e94:	stmdacs	r2, {r4, r7, r8, sl, fp, sp, lr, pc}
    6e98:	mcrmi	13, 5, sp, cr7, cr5, {7}
    6e9c:	bmi	fe9d8728 <log_oom_internal@plt+0xfe9d57a4>
    6ea0:	bicpl	pc, sp, #64, 4
    6ea4:	ldrbtmi	r4, [lr], #-3238	; 0xfffff35a
    6ea8:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    6eac:	ldrbvc	pc, [r4], #1284	; 0x504	; <UNPREDICTABLE>
    6eb0:	strls	r2, [r2, #-3]
    6eb4:	strls	r4, [r1], -r2, lsl #8
    6eb8:			; <UNDEFINED> instruction: 0xf7fb9400
    6ebc:	uhsub8	lr, lr, r0
    6ec0:	andcs	r4, r0, r4, lsl #12
    6ec4:	ldcl	7, cr15, [r6, #-1004]!	; 0xfffffc14
    6ec8:	ldclle	8, cr2, [ip, #8]
    6ecc:			; <UNDEFINED> instruction: 0x46214d9d
    6ed0:	vpmin.s8	d20, d16, d13
    6ed4:	ldcmi	3, cr6, [sp], {55}	; 0x37
    6ed8:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    6edc:			; <UNDEFINED> instruction: 0xf502447c
    6ee0:	ldrdcs	r7, [r3], -r4
    6ee4:	strcs	lr, [r0, #-2509]	; 0xfffff633
    6ee8:	strmi	r4, [r2], #-1570	; 0xfffff9de
    6eec:	svc	0x00d6f7fb
    6ef0:	strmi	lr, [r4], -r5, ror #12
    6ef4:			; <UNDEFINED> instruction: 0xf7fb2000
    6ef8:	stmdacs	r2, {r1, r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    6efc:	cdpmi	13, 9, cr13, cr4, cr3, {6}
    6f00:	bmi	fe51878c <log_oom_internal@plt+0xfe515808>
    6f04:	mvnpl	pc, #64, 4
    6f08:	ldrbtmi	r4, [lr], #-3219	; 0xfffff36d
    6f0c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    6f10:	strmi	lr, [r4], -ip, asr #15
    6f14:			; <UNDEFINED> instruction: 0xf7fb2000
    6f18:	stmdacs	r2, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}
    6f1c:	mcrmi	13, 4, sp, cr15, cr3, {5}
    6f20:	bmi	fe3d87ac <log_oom_internal@plt+0xfe3d5828>
    6f24:	bicpl	pc, r2, #64, 4
    6f28:	ldrbtmi	r4, [lr], #-3214	; 0xfffff372
    6f2c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    6f30:			; <UNDEFINED> instruction: 0x4604e7bc
    6f34:			; <UNDEFINED> instruction: 0xf7fb2000
    6f38:	stmdacs	r2, {r1, r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    6f3c:	cdpmi	13, 8, cr13, cr10, cr3, {5}
    6f40:	bmi	fe2987cc <log_oom_internal@plt+0xfe295848>
    6f44:	mvnpl	pc, #64, 4
    6f48:	ldrbtmi	r4, [lr], #-3209	; 0xfffff377
    6f4c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    6f50:	strmi	lr, [r4], -ip, lsr #15
    6f54:			; <UNDEFINED> instruction: 0xf7fb2000
    6f58:	stmdacs	r2, {r1, r2, r3, r5, r8, sl, fp, sp, lr, pc}
    6f5c:	mcrmi	13, 4, sp, cr5, cr3, {4}
    6f60:	bmi	fe1587ec <log_oom_internal@plt+0xfe155868>
    6f64:			; <UNDEFINED> instruction: 0x63bbf44f
    6f68:	ldrbtmi	r4, [lr], #-3204	; 0xfffff37c
    6f6c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    6f70:			; <UNDEFINED> instruction: 0x4605e79c
    6f74:			; <UNDEFINED> instruction: 0xf7fb2000
    6f78:	stmdacs	r2, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}
    6f7c:	rsbmi	fp, r8, #888	; 0x378
    6f80:	submi	fp, r0, #192, 4
    6f84:	mrcge	7, 0, APSR_nzcv, cr11, cr15, {3}
    6f88:			; <UNDEFINED> instruction: 0x46294c7d
    6f8c:	vpmin.s8	q10, q0, <illegal reg q14.5>
    6f90:	ldrbtmi	r6, [ip], #-841	; 0xfffffcb7
    6f94:	ldrbtmi	r4, [sl], #-3708	; 0xfffff184
    6f98:	ldrbtmi	r2, [lr], #-3
    6f9c:	sbcsvc	pc, r4, #8388608	; 0x800000
    6fa0:	strcs	lr, [r0], -sp, asr #19
    6fa4:	strmi	r4, [r2], #-1570	; 0xfffff9de
    6fa8:	svc	0x0078f7fb
    6fac:	strmi	lr, [r4], -r7, lsl #12
    6fb0:			; <UNDEFINED> instruction: 0xf7fb2000
    6fb4:	stmdacs	r2, {r8, sl, fp, sp, lr, pc}
    6fb8:	svcge	0x0065f77f
    6fbc:			; <UNDEFINED> instruction: 0x46214e73
    6fc0:	vpmin.s8	q10, q0, <illegal reg q9.5>
    6fc4:	ldclmi	3, cr5, [r3], #-692	; 0xfffffd4c
    6fc8:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
    6fcc:			; <UNDEFINED> instruction: 0xe76d447c
    6fd0:	andcs	r4, r0, r4, lsl #12
    6fd4:	stcl	7, cr15, [lr], #1004	; 0x3ec
    6fd8:			; <UNDEFINED> instruction: 0xf77f2802
    6fdc:	mcrmi	15, 3, sl, cr14, cr4, {2}
    6fe0:	bmi	1b9886c <log_oom_internal@plt+0x1b958e8>
    6fe4:			; <UNDEFINED> instruction: 0x53b7f240
    6fe8:	ldrbtmi	r4, [lr], #-3181	; 0xfffff393
    6fec:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    6ff0:			; <UNDEFINED> instruction: 0x4604e75c
    6ff4:			; <UNDEFINED> instruction: 0xf7fb2000
    6ff8:	stmdacs	r2, {r1, r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    6ffc:	svcge	0x0043f77f
    7000:	strtmi	r4, [r1], -r8, ror #28
    7004:	vpmax.s8	q10, q0, q12
    7008:	stclmi	3, cr6, [r8], #-92	; 0xffffffa4
    700c:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
    7010:	smlsldx	r4, fp, ip, r4
    7014:	andcs	r4, r0, r4, lsl #12
    7018:	stcl	7, cr15, [ip], {251}	; 0xfb
    701c:			; <UNDEFINED> instruction: 0xf77f2802
    7020:	mcrmi	15, 3, sl, cr3, cr2, {1}
    7024:	bmi	18d88b0 <log_oom_internal@plt+0x18d592c>
    7028:	movwvs	pc, #16960	; 0x4240	; <UNPREDICTABLE>
    702c:	ldrbtmi	r4, [lr], #-3170	; 0xfffff39e
    7030:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    7034:			; <UNDEFINED> instruction: 0x4604e73a
    7038:			; <UNDEFINED> instruction: 0xf7fb2000
    703c:	stmdacs	r2, {r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    7040:	svcge	0x0021f77f
    7044:	bmi	17588d0 <log_oom_internal@plt+0x175594c>
    7048:	vfma.f32	q10, q0, <illegal reg q6.5>
    704c:	ldclmi	3, cr6, [sp, #-420]	; 0xfffffe5c
    7050:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    7054:	sbcsvc	pc, r4, #8388608	; 0x800000
    7058:	andcs	r4, r3, sp, ror r4
    705c:	strcs	lr, [r0, #-2509]	; 0xfffff633
    7060:			; <UNDEFINED> instruction: 0xf7fb1822
    7064:	str	lr, [sl, #3868]!	; 0xf1c
    7068:	andcs	r4, r0, r4, lsl #12
    706c:	stc	7, cr15, [r2], #1004	; 0x3ec
    7070:	svclt	0x00de2802
    7074:	sbclt	r4, r0, #96, 4
    7078:	lfmle	f4, 4, [r1, #-256]	; 0xffffff00
    707c:	mrrcmi	6, 2, r4, r2, cr1
    7080:	andcs	r4, r3, r2, asr sl
    7084:	ldrbtmi	r4, [ip], #-3410	; 0xfffff2ae
    7088:	vqshl.s8	q10, q13, q0
    708c:			; <UNDEFINED> instruction: 0xf5026352
    7090:	ldrbtmi	r7, [sp], #-724	; 0xfffffd2c
    7094:	strcs	lr, [r0, #-2509]	; 0xfffff633
    7098:	strmi	r4, [r2], #-1570	; 0xfffff9de
    709c:	mrc	7, 7, APSR_nzcv, cr14, cr11, {7}
    70a0:	bcc	442908 <log_oom_internal@plt+0x43f984>
    70a4:	str	r4, [sl, #1693]	; 0x69d
    70a8:	andcs	r4, r0, r4, lsl #12
    70ac:	stc	7, cr15, [r2], {251}	; 0xfb
    70b0:			; <UNDEFINED> instruction: 0xf77f2802
    70b4:	stclmi	14, cr10, [r7, #-928]	; 0xfffffc60
    70b8:	bmi	11d8944 <log_oom_internal@plt+0x11d59c0>
    70bc:	tstvs	fp, #64, 4	; <UNPREDICTABLE>
    70c0:	ldrbtmi	r4, [sp], #-3142	; 0xfffff3ba
    70c4:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    70c8:	cdpmi	7, 4, cr14, cr5, cr9, {0}
    70cc:	bmi	1158958 <log_oom_internal@plt+0x11559d4>
    70d0:	mvnspl	pc, #64, 4
    70d4:	ldrbtmi	r4, [lr], #-3140	; 0xfffff3bc
    70d8:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    70dc:			; <UNDEFINED> instruction: 0xf7fbe6e6
    70e0:	svclt	0x0000ed36
    70e4:	strdeq	r0, [r0], -ip
    70e8:	andeq	r8, r1, sl, lsl #6
    70ec:	andeq	r7, r0, r2, ror #6
    70f0:	andeq	r4, r0, r0, asr #28
    70f4:	strdeq	r6, [r0], -lr
    70f8:	muleq	r0, r4, r2
    70fc:	andeq	r4, r0, r2, ror sp
    7100:	andeq	r6, r0, r4, lsl #8
    7104:	strdeq	r8, [r1], -lr
    7108:	andeq	r7, r0, ip, asr r0
    710c:	andeq	r4, r0, sl, lsr fp
    7110:	andeq	r6, r0, r0, lsr sp
    7114:	andeq	r4, r0, ip, lsl #22
    7118:	andeq	r7, r0, sl, lsr #32
    711c:	andeq	r6, r0, ip, asr #2
    7120:	andeq	r7, r0, r2
    7124:	andeq	r4, r0, r0, ror #21
    7128:	ldrdeq	r5, [r0], -r2
    712c:	ldrdeq	r6, [r0], -ip
    7130:			; <UNDEFINED> instruction: 0x00004aba
    7134:			; <UNDEFINED> instruction: 0x00005eb8
    7138:	andeq	r5, r0, lr, lsr #30
    713c:	andeq	r4, r0, r0, ror sl
    7140:	andeq	r6, r0, lr, lsl #31
    7144:	andeq	r6, r0, ip, lsl #1
    7148:	andeq	r6, r0, lr, asr pc
    714c:	andeq	r4, r0, ip, lsr sl
    7150:	andeq	r5, r0, r2, lsr pc
    7154:	andeq	r4, r0, ip, lsl #20
    7158:	andeq	r6, r0, sl, lsr #30
    715c:	andeq	r5, r0, r6, ror lr
    7160:	andeq	r4, r0, ip, ror #19
    7164:	andeq	r6, r0, sl, lsl #30
    7168:	andeq	r5, r0, r6, lsr #30
    716c:	andeq	r4, r0, ip, asr #19
    7170:	andeq	r6, r0, sl, ror #29
    7174:	muleq	r0, lr, lr
    7178:	andeq	r4, r0, ip, lsr #19
    717c:	andeq	r6, r0, sl, asr #29
    7180:	andeq	r4, r0, r6, lsl #19
    7184:	andeq	r6, r0, r2, lsr #29
    7188:	andeq	r5, r0, lr, ror #31
    718c:	andeq	r5, r0, r8, ror sp
    7190:	andeq	r4, r0, lr, asr #18
    7194:	andeq	r6, r0, ip, ror #28
    7198:	andeq	r5, r0, sl, ror sp
    719c:	andeq	r4, r0, ip, lsr #18
    71a0:	andeq	r6, r0, sl, asr #28
    71a4:	andeq	r5, r0, r8, lsl #30
    71a8:	andeq	r4, r0, sl, lsl #18
    71ac:	andeq	r6, r0, r8, lsr #28
    71b0:	andeq	r5, r0, sl, lsr #29
    71b4:	andeq	r4, r0, r8, ror #17
    71b8:	andeq	r6, r0, r6, lsl #28
    71bc:	andeq	r6, r0, r8, ror #27
    71c0:	andeq	r4, r0, r6, asr #17
    71c4:	andeq	r5, r0, ip, lsl #30
    71c8:	muleq	r0, r2, r8
    71cc:			; <UNDEFINED> instruction: 0x00006db0
    71d0:	ldrdeq	r5, [r0], -r2
    71d4:	andeq	r5, r0, r6, lsl #29
    71d8:	andeq	r6, r0, r4, ror sp
    71dc:	andeq	r4, r0, r2, asr r8
    71e0:	andeq	r5, r0, lr, asr #27
    71e4:	andeq	r4, r0, r0, asr #16
    71e8:	andeq	r6, r0, lr, asr sp
    71ec:	strmi	r4, [sl], -r2, lsl #22
    71f0:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    71f4:	mcrlt	7, 0, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    71f8:	andeq	r7, r1, r0, lsl lr
    71fc:	svcmi	0x00f0e92d
    7200:	bmi	ff2f35bc <log_oom_internal@plt+0xff2f0638>
    7204:	cmpls	sp, #11534336	; 0xb00000
    7208:	blmi	ff2b17b4 <log_oom_internal@plt+0xff2ae830>
    720c:			; <UNDEFINED> instruction: 0x4606447a
    7210:	ldmpl	r3, {r8, sl, sp}^
    7214:	cmnls	fp, #1769472	; 0x1b0000
    7218:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    721c:	strbpl	lr, [r8, #-2509]!	; 0xfffff633
    7220:	ldc2l	7, cr15, [ip, #1016]!	; 0x3f8
    7224:	vmull.p8	<illegal reg q8.5>, d0, d4
    7228:			; <UNDEFINED> instruction: 0xf8d68141
    722c:			; <UNDEFINED> instruction: 0xf04f410c
    7230:	stmdavc	r3!, {fp}
    7234:			; <UNDEFINED> instruction: 0x51a9f88d
    7238:			; <UNDEFINED> instruction: 0x31a8f88d
    723c:			; <UNDEFINED> instruction: 0xf7fb7860
    7240:			; <UNDEFINED> instruction: 0xf8d6eaaa
    7244:			; <UNDEFINED> instruction: 0xf8d620f8
    7248:	stmiavc	r3!, {r2, r3, r4, r5, r6, r7, ip}^
    724c:	movwmi	r9, #41574	; 0xa266
    7250:			; <UNDEFINED> instruction: 0xf04f78a7
    7254:	cmnls	r7, r0, lsl #4
    7258:	stmib	sp, {r0, r3, r4, r6, r7, r9, ip, sp, pc}^
    725c:	svclt	0x00141262
    7260:	strtmi	r2, [sl], -r1, lsl #4
    7264:	stmib	sp, {r1, r8, r9, fp, sp}^
    7268:	subsls	r7, lr, #96, 16	; 0x600000
    726c:			; <UNDEFINED> instruction: 0xf000905f
    7270:	stmiavs	r3!, {r0, r1, r2, r3, r6, r8, pc}
    7274:	bcs	1b25304 <log_oom_internal@plt+0x1b22380>
    7278:	blt	6f6ee0 <log_oom_internal@plt+0x6f3f5c>
    727c:	movwcs	r9, #859	; 0x35b
    7280:			; <UNDEFINED> instruction: 0xf8d6935c
    7284:	andcs	fp, r9, #44	; 0x2c
    7288:	ldrsbtcc	pc, [r0], #134	; 0x86	; <UNPREDICTABLE>
    728c:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7290:	ldrsbtpl	pc, [r4], #134	; 0x86	; <UNPREDICTABLE>
    7294:	streq	pc, [r0], #-443	; 0xfffffe45
    7298:	ldrdhi	pc, [ip], #134	; 0x86	; <UNPREDICTABLE>
    729c:	stceq	0, cr15, [ip], {79}	; 0x4f
    72a0:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    72a4:	andeq	lr, r5, r3, asr sl
    72a8:	ldrdne	pc, [r8], #134	; 0x86	; <UNPREDICTABLE>
    72ac:	andcs	fp, r1, r4, lsl pc
    72b0:	strmi	r2, [r7], -r0
    72b4:	ldrdeq	pc, [r4], #134	; 0x86	; <UNPREDICTABLE>
    72b8:	ldrd	pc, [r0], #134	; 0x86	; <UNPREDICTABLE>
    72bc:	subsls	r9, sl, r1, asr r4
    72c0:	andeq	lr, r8, r1, asr sl
    72c4:	svclt	0x00149c69
    72c8:	andcs	r2, r0, r1
    72cc:	ldmdals	sl, {r2, r5, r6, ip, pc}^
    72d0:	b	17ab7f8 <log_oom_internal@plt+0x17a8874>
    72d4:	ldmibmi	r8, {r9, fp}
    72d8:	rsbge	pc, r0, #14614528	; 0xdf0000
    72dc:	andcs	fp, r1, r4, lsl pc
    72e0:	rsbls	r2, r5, r0
    72e4:	ldmmi	r6, {r1, r3, r4, r5, r6, r7, sl, lr}
    72e8:	movtls	r4, #58489	; 0xe479
    72ec:	strbls	r2, [pc, #-778]	; 6fea <log_oom_internal@plt+0x4066>
    72f0:	smlsldxls	r4, fp, r8, r4
    72f4:			; <UNDEFINED> instruction: 0xf8cd2700
    72f8:	strcs	fp, [r1, #-336]	; 0xfffffeb0
    72fc:	ldmdbvs	r4!, {r3, r4, r6, sl, ip, pc}
    7300:	cmpge	r8, sp, asr #17	; <UNPREDICTABLE>
    7304:			; <UNDEFINED> instruction: 0xb014f8d6
    7308:	bvs	fec2b458 <log_oom_internal@plt+0xfec284d4>
    730c:	bvs	1c6b844 <log_oom_internal@plt+0x1c688c0>
    7310:			; <UNDEFINED> instruction: 0xf8cd9255
    7314:			; <UNDEFINED> instruction: 0xf8d69164
    7318:			; <UNDEFINED> instruction: 0xf8cd9018
    731c:			; <UNDEFINED> instruction: 0xf1b9c15c
    7320:	ldmib	r6, {sl, fp}^
    7324:	ldrbls	sl, [r3, -r7, lsl #12]
    7328:			; <UNDEFINED> instruction: 0xf04fbf18
    732c:			; <UNDEFINED> instruction: 0xf8cd0c01
    7330:	bl	feda77c8 <log_oom_internal@plt+0xfeda4844>
    7334:	svcls	0x005a0807
    7338:	smlabt	r8, sp, r8, pc	; <UNPREDICTABLE>
    733c:			; <UNDEFINED> instruction: 0xf04fbf18
    7340:			; <UNDEFINED> instruction: 0xf1ba0801
    7344:	strbls	r0, [r3, -r0, lsl #28]
    7348:			; <UNDEFINED> instruction: 0xf04fbf18
    734c:	cdpne	14, 0, cr0, cr15, cr1, {0}
    7350:	teqvs	ip, #3358720	; 0x334000
    7354:	streq	pc, [r0], -pc, asr #32
    7358:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    735c:	teqge	r7, #3358720	; 0x334000
    7360:	beq	1c2228 <log_oom_internal@plt+0x1bf2a4>
    7364:	ldrbls	r9, [sl], #-1595	; 0xfffff9c5
    7368:	svclt	0x00184626
    736c:	beq	834b0 <log_oom_internal@plt+0x8052c>
    7370:	b	1590378 <log_oom_internal@plt+0x158d3f4>
    7374:	ldrtls	r0, [r6], #-1547	; 0xfffff9f5
    7378:	ldrtls	r9, [r1], #-3684	; 0xfffff19c
    737c:	strtls	r9, [r7], #-1068	; 0xfffffbd4
    7380:	stmib	sp, {r0, r2, r5, r6, sl, fp, ip, pc}^
    7384:	stmib	sp, {r1, r4, r5, r8, r9, ip, pc}^
    7388:			; <UNDEFINED> instruction: 0xf04f132d
    738c:	stmib	sp, {r0, r1, r2, r8}^
    7390:	stmdage	r8!, {r3, r5, r8, r9}^
    7394:	movtls	r9, #41808	; 0xa350
    7398:	strbls	r9, [r7, #-1357]	; 0xfffffab3
    739c:	strbls	r9, [r0, #-836]	; 0xfffffcbc
    73a0:	ldrtls	r9, [lr], #-1605	; 0xfffff9bb
    73a4:	rschi	pc, r4, sp, asr #17
    73a8:	sbcs	pc, r0, sp, asr #17
    73ac:	adcsgt	pc, ip, sp, asr #17
    73b0:	mcrmi	12, 3, r9, cr4, cr10, {2}
    73b4:	strtls	r9, [r2], #-1834	; 0xfffff8d6
    73b8:	streq	pc, [r0], #-79	; 0xffffffb1
    73bc:	ldrbtmi	r9, [lr], #-1028	; 0xfffffbfc
    73c0:			; <UNDEFINED> instruction: 0x96469c5b
    73c4:	ldrdls	pc, [r0, pc]
    73c8:	cfldrdls	mvd9, [ip], {28}
    73cc:			; <UNDEFINED> instruction: 0xf8df44f9
    73d0:			; <UNDEFINED> instruction: 0xf8df817c
    73d4:	ldrls	lr, [sp], #-380	; 0xfffffe84
    73d8:	cfstrdls	mvd4, [r6], #-992	; 0xfffffc20
    73dc:			; <UNDEFINED> instruction: 0xf8df44fe
    73e0:	svcmi	0x005dc174
    73e4:	ldrbtmi	r9, [ip], #1046	; 0x416
    73e8:	ldrbtmi	r9, [pc], #-3175	; 73f0 <log_oom_internal@plt+0x446c>
    73ec:	stmib	sp, {r0, r1, r3, r4, r6, r9, sl, fp, lr}^
    73f0:	svclt	0x00183a24
    73f4:	ldrbtmi	r4, [lr], #-1706	; 0xfffff956
    73f8:	rscsls	pc, ip, sp, asr #17
    73fc:	rschi	pc, r8, sp, asr #17
    7400:			; <UNDEFINED> instruction: 0xf04fbf08
    7404:			; <UNDEFINED> instruction: 0xf8cd0a00
    7408:			; <UNDEFINED> instruction: 0xf8cde0d4
    740c:	strls	ip, [fp, -r0, asr #1]!
    7410:	strls	r9, [r1, #-1574]!	; 0xfffff9da
    7414:	ldrls	r9, [sl, #-798]	; 0xfffffce2
    7418:	ldrls	r9, [r5, #-536]	; 0xfffffde8
    741c:	strls	r9, [lr, #-786]	; 0xfffffcee
    7420:	strls	r9, [r8, #-524]	; 0xfffffdf4
    7424:	andls	r9, r2, #1610612736	; 0x60000000
    7428:	addlt	pc, ip, sp, asr #17
    742c:	cfldrdls	mvd9, [lr], {23}
    7430:	ldrdgt	pc, [ip, -pc]!	; <UNPREDICTABLE>
    7434:	ldrls	r4, [r3], #-3915	; 0xfffff0b5
    7438:	ldmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    743c:	ldrbtmi	r4, [pc], #-1378	; 7444 <log_oom_internal@plt+0x44c0>
    7440:	blmi	129ad6c <log_oom_internal@plt+0x1297de8>
    7444:	ldrmi	lr, [r0, #-2509]	; 0xfffff633
    7448:	ldmib	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
    744c:	ldrbtmi	r4, [fp], #-1376	; 0xfffffaa0
    7450:			; <UNDEFINED> instruction: 0x911cf8df
    7454:			; <UNDEFINED> instruction: 0x811cf8df
    7458:	strmi	lr, [sl, #-2509]	; 0xfffff633
    745c:	mrrcls	13, 6, sl, pc, cr10	; <UNPREDICTABLE>
    7460:			; <UNDEFINED> instruction: 0xf8df44f9
    7464:	ldrbtmi	lr, [r8], #276	; 0x114
    7468:	strls	r9, [r1], #-1285	; 0xfffffafb
    746c:			; <UNDEFINED> instruction: 0xf8cd2400
    7470:	ldrbtmi	ip, [lr], #52	; 0x34
    7474:	strls	r9, [r3], -r7, lsl #14
    7478:			; <UNDEFINED> instruction: 0xf8cd9400
    747c:			; <UNDEFINED> instruction: 0xf8cda07c
    7480:			; <UNDEFINED> instruction: 0xf8cd9080
    7484:			; <UNDEFINED> instruction: 0xf8cd8064
    7488:			; <UNDEFINED> instruction: 0xf7fbe050
    748c:			; <UNDEFINED> instruction: 0x1e05e9de
    7490:	ldmdbmi	sl!, {r1, r5, r8, r9, fp, ip, lr, pc}
    7494:	bls	175009c <log_oom_internal@plt+0x174d118>
    7498:	ldrbtmi	r4, [r9], #-1564	; 0xfffff9e4
    749c:	stmdavs	r9, {r3, r5, r6, fp, ip, pc}
    74a0:	svclt	0x000c2902
    74a4:	tstcs	r1, r2, lsl r1
    74a8:	ldmdb	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    74ac:	tstlt	r8, r8, ror #16
    74b0:	b	cc54a4 <log_oom_internal@plt+0xcc2520>
    74b4:	tstlt	r8, r9, ror #16
    74b8:	b	bc54ac <log_oom_internal@plt+0xbc2528>
    74bc:	blmi	759d84 <log_oom_internal@plt+0x756e00>
    74c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    74c4:	blls	1ae1534 <log_oom_internal@plt+0x1ade5b0>
    74c8:			; <UNDEFINED> instruction: 0xf04f405a
    74cc:			; <UNDEFINED> instruction: 0xd12c0300
    74d0:	rsblt	r4, sp, r0, lsr #12
    74d4:	svchi	0x00f0e8bd
    74d8:			; <UNDEFINED> instruction: 0xf7fb4620
    74dc:	stmdacs	r2, {r2, r3, r5, r6, r9, fp, sp, lr, pc}
    74e0:	rsbmi	fp, r8, #888	; 0x378
    74e4:	submi	fp, r4, #192, 4
    74e8:	stcmi	13, cr13, [r6], #-896	; 0xfffffc80
    74ec:	bmi	98f500 <log_oom_internal@plt+0x98c57c>
    74f0:	cfmadda32mi	mvax1, mvax4, mvfx6, mvfx9
    74f4:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    74f8:	strbtvc	pc, [r0], #1284	; 0x504	; <UNPREDICTABLE>
    74fc:	strmi	r4, [r2], #-1150	; 0xfffffb82
    7500:	strmi	lr, [r0], -sp, asr #19
    7504:	bicmi	pc, r1, #64, 4
    7508:	stcl	7, cr15, [r8], {251}	; 0xfb
    750c:	strb	r4, [sp, r4, lsl #12]
    7510:	stmdavc	r3!, {r1, r5, r7, fp, sp, lr}
    7514:	blcs	1b2be88 <log_oom_internal@plt+0x1b28f04>
    7518:	cmpls	ip, r1, ror #17
    751c:	mrcge	4, 5, APSR_nzcv, cr1, cr15, {1}
    7520:	blt	2b5d74 <log_oom_internal@plt+0x2b2df0>
    7524:	cmpcs	fp, #3358720	; 0x334000
    7528:			; <UNDEFINED> instruction: 0xf7fbe6ab
    752c:	svclt	0x0000eb10
    7530:			; <UNDEFINED> instruction: 0x00017ab8
    7534:	strdeq	r0, [r0], -ip
    7538:	andeq	r5, r0, r4, lsr #26
    753c:	andeq	r5, r0, r4, lsl sp
    7540:	andeq	r5, r0, r0, lsl sp
    7544:	andeq	r5, r0, r6, asr ip
    7548:	andeq	r5, r0, r4, asr ip
    754c:	andeq	r5, r0, r4, asr ip
    7550:	andeq	r6, r0, ip, lsl #19
    7554:	andeq	r5, r0, lr, asr #24
    7558:	andeq	r5, r0, r2, asr ip
    755c:	andeq	r5, r0, r2, asr ip
    7560:	andeq	r5, r0, ip, lsr ip
    7564:	andeq	r5, r0, lr, lsr ip
    7568:	andeq	r5, r0, ip, lsr ip
    756c:	muleq	r0, lr, r8
    7570:	strdeq	r5, [r0], -r0
    7574:	strdeq	r5, [r0], -sl
    7578:	strdeq	r5, [r0], -r6
    757c:	andeq	r7, r1, r2, lsl #23
    7580:	andeq	r7, r1, r4, lsl #16
    7584:	andeq	r6, r0, r4, asr #18
    7588:	andeq	r4, r0, r2, lsr #8
    758c:	muleq	r0, r0, fp
    7590:	svcmi	0x00f0e92d
    7594:	ldmib	sp, {r0, r1, r7, ip, sp, pc}^
    7598:			; <UNDEFINED> instruction: 0xf8dd890c
    759c:	stmdacs	r0, {r3, r4, r5, sp, pc}
    75a0:			; <UNDEFINED> instruction: 0x460ed056
    75a4:	rsble	r2, r1, r0, lsl #18
    75a8:			; <UNDEFINED> instruction: 0x21284605
    75ac:	ldrmi	r2, [r7], -r1
    75b0:			; <UNDEFINED> instruction: 0xf7fb469b
    75b4:	strmi	lr, [r4], -r0, lsl #23
    75b8:			; <UNDEFINED> instruction: 0xf0002800
    75bc:	bmi	12277d0 <log_oom_internal@plt+0x122484c>
    75c0:	stmib	r0, {r2, ip, sp}^
    75c4:	strtmi	r8, [r9], -r7, lsl #18
    75c8:			; <UNDEFINED> instruction: 0xf884447a
    75cc:	eorvs	fp, r2, r8, lsl r0
    75d0:	ldmda	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    75d4:	blle	6515dc <log_oom_internal@plt+0x64e658>
    75d8:	andeq	pc, r8, r4, lsl #2
    75dc:			; <UNDEFINED> instruction: 0xf7fb4631
    75e0:	stmdacs	r0, {r3, r4, r5, r6, fp, sp, lr, pc}
    75e4:			; <UNDEFINED> instruction: 0xf104db26
    75e8:	ldrtmi	r0, [r9], -ip
    75ec:	ldmda	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    75f0:	blle	9915f8 <log_oom_internal@plt+0x98e674>
    75f4:			; <UNDEFINED> instruction: 0x46214650
    75f8:	ldmib	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    75fc:	svclt	0x00c82800
    7600:	cfstr64le	mvdx2, [r2, #-0]
    7604:	andlt	r4, r3, r8, lsr #12
    7608:	svchi	0x00f0e8bd
    760c:	vpadd.i8	d20, d0, d21
    7610:	ldmdbmi	r5!, {r0, r1, r2, r4, r5, r7, r9, ip, sp}
    7614:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7618:	mvnvc	pc, #12582912	; 0xc00000
    761c:	andcs	r3, r0, r3, lsl #2
    7620:	ldc	7, cr15, [r2], #1004	; 0x3ec
    7624:	strtmi	r4, [r0], -r5, lsl #12
    7628:			; <UNDEFINED> instruction: 0xf9c8f7fc
    762c:	andlt	r4, r3, r8, lsr #12
    7630:	svchi	0x00f0e8bd
    7634:	vqdmulh.s<illegal width 8>	d20, d0, d29
    7638:	pushmi	{r0, r1, r3, r4, r5, r7, r9, ip, sp}
    763c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7640:	blmi	b415f0 <log_oom_internal@plt+0xb3e66c>
    7644:	adcscc	pc, pc, #64, 4
    7648:	ldrbtmi	r4, [fp], #-2347	; 0xfffff6d5
    764c:			; <UNDEFINED> instruction: 0xe7e34479
    7650:			; <UNDEFINED> instruction: 0xf2404c2a
    7654:	bmi	a94504 <log_oom_internal@plt+0xa91580>
    7658:	ldrbtmi	r4, [ip], #-2346	; 0xfffff6d6
    765c:			; <UNDEFINED> instruction: 0xf504447a
    7660:	ldrbtmi	r7, [r9], #-1256	; 0xfffffb18
    7664:	strls	r3, [r0], #-515	; 0xfffffdfd
    7668:	stc	7, cr15, [r4], {251}	; 0xfb
    766c:	strmi	r4, [r8], -r6, lsr #24
    7670:	vpmax.s8	d20, d0, d22
    7674:	stmdbmi	r6!, {r0, r1, r3, r5, r7, r8, r9, ip, sp}
    7678:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    767c:	strbtvc	pc, [r8], #1284	; 0x504	; <UNPREDICTABLE>
    7680:	andcc	r4, r3, #2030043136	; 0x79000000
    7684:			; <UNDEFINED> instruction: 0xf7fb9400
    7688:	strdcs	lr, [r0], -r6
    768c:	ldmib	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7690:	svclt	0x00d82802
    7694:	ldreq	pc, [r5, #-111]	; 0xffffff91
    7698:	ldmdami	lr, {r0, r2, r6, r7, r8, sl, fp, ip, lr, pc}
    769c:	bmi	78fafc <log_oom_internal@plt+0x78cb78>
    76a0:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    76a4:	ldrbtmi	r4, [r8], #-3357	; 0xfffff2e3
    76a8:			; <UNDEFINED> instruction: 0xf500447a
    76ac:	ldrbtmi	r7, [sp], #-238	; 0xffffff12
    76b0:	stmib	sp, {r0, r1, r9, ip, sp}^
    76b4:	vrshl.s8	d16, d0, d0
    76b8:	andcs	r3, r3, r3, asr #7
    76bc:	bl	ffbc56b0 <log_oom_internal@plt+0xffbc272c>
    76c0:	ldr	r4, [r0, r5, lsl #12]!
    76c4:	vpadd.i8	d20, d0, d6
    76c8:	ldmdbmi	r6, {r0, r1, r2, r3, r5, r7, r9, ip, sp}
    76cc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    76d0:	mvnvc	pc, #12582912	; 0xc00000
    76d4:	andlt	r3, r3, r3, lsl #2
    76d8:	svcmi	0x00f0e8bd
    76dc:	mrrclt	7, 15, pc, r2, cr11	; <UNPREDICTABLE>
    76e0:	andeq	r6, r0, r4, asr r8
    76e4:	andeq	r6, r0, r4, lsr #16
    76e8:	andeq	r4, r0, r2, lsl #6
    76ec:	strdeq	r6, [r0], -ip
    76f0:	ldrdeq	r4, [r0], -sl
    76f4:	andeq	r6, r0, lr, ror #15
    76f8:	andeq	r4, r0, ip, asr #5
    76fc:	ldrdeq	r6, [r0], -lr
    7700:			; <UNDEFINED> instruction: 0x000042bc
    7704:	andeq	r6, r0, r6, lsl #14
    7708:	andeq	r6, r0, r0, asr #15
    770c:	muleq	r0, lr, r2
    7710:	andeq	r4, r0, r8, lsl r3
    7714:	muleq	r0, r2, r7
    7718:	andeq	r4, r0, r0, ror r2
    771c:	strdeq	r5, [r0], -lr
    7720:	andeq	r6, r0, ip, ror #14
    7724:	andeq	r4, r0, sl, asr #4
    7728:	ldrbmi	lr, [r0, sp, lsr #18]!
    772c:	ldmib	sp, {r1, r7, ip, sp, pc}^
    7730:			; <UNDEFINED> instruction: 0xf8dd890a
    7734:	stmdacs	r0, {r4, r5, sp, pc}
    7738:			; <UNDEFINED> instruction: 0x460ed053
    773c:	subsle	r2, lr, r0, lsl #18
    7740:			; <UNDEFINED> instruction: 0x21284605
    7744:	ldrmi	r2, [r7], -r1
    7748:	b	fed4573c <log_oom_internal@plt+0xfed427b8>
    774c:	stmdacs	r0, {r2, r9, sl, lr}
    7750:	addhi	pc, r1, r0
    7754:	andcc	r4, r4, r7, asr #22
    7758:	stmdbhi	r7, {r6, r7, r8, fp, sp, lr, pc}
    775c:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
    7760:			; <UNDEFINED> instruction: 0xf7fa6023
    7764:	stmdacs	r0, {r1, r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    7768:			; <UNDEFINED> instruction: 0xf104db19
    776c:	ldrtmi	r0, [r1], -r8
    7770:	svc	0x00aef7fa
    7774:	blle	99177c <log_oom_internal@plt+0x98e7f8>
    7778:	andeq	pc, ip, r4, lsl #2
    777c:			; <UNDEFINED> instruction: 0xf7fa4639
    7780:	stmdacs	r0, {r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    7784:	ldrbmi	sp, [r0], -r6, lsr #22
    7788:			; <UNDEFINED> instruction: 0xf7fb4621
    778c:	stmdacs	r0, {r4, r5, r6, r7, fp, sp, lr, pc}
    7790:	strcs	fp, [r0, #-4040]	; 0xfffff038
    7794:	strtmi	sp, [r8], -r2, asr #26
    7798:	pop	{r1, ip, sp, pc}
    779c:	blmi	da9764 <log_oom_internal@plt+0xda67e0>
    77a0:	addscc	pc, r3, #64, 4
    77a4:	ldrbtmi	r4, [fp], #-2357	; 0xfffff6cb
    77a8:			; <UNDEFINED> instruction: 0xf5034479
    77ac:	strdcc	r7, [r3, -sl]
    77b0:			; <UNDEFINED> instruction: 0xf7fb2000
    77b4:	strmi	lr, [r5], -sl, ror #23
    77b8:			; <UNDEFINED> instruction: 0xf7fc4620
    77bc:			; <UNDEFINED> instruction: 0x4628f8ff
    77c0:	pop	{r1, ip, sp, pc}
    77c4:	blmi	ba978c <log_oom_internal@plt+0xba6808>
    77c8:	addscc	pc, r7, #64, 4
    77cc:	ldrbtmi	r4, [fp], #-2349	; 0xfffff6d3
    77d0:			; <UNDEFINED> instruction: 0xe7ea4479
    77d4:	vqdmulh.s<illegal width 8>	d20, d0, d28
    77d8:	stmdbmi	ip!, {r0, r1, r3, r4, r7, r9, ip, sp}
    77dc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    77e0:	stcmi	7, cr14, [fp], #-908	; 0xfffffc74
    77e4:	orrcc	pc, r7, #64, 4
    77e8:	stmdbmi	fp!, {r1, r3, r5, r9, fp, lr}
    77ec:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    77f0:	ldrbtvc	pc, [r4], #1284	; 0x504	; <UNPREDICTABLE>
    77f4:	andcc	r4, r3, #2030043136	; 0x79000000
    77f8:			; <UNDEFINED> instruction: 0xf7fb9400
    77fc:			; <UNDEFINED> instruction: 0x4c27eb3c
    7800:	bmi	9d9028 <log_oom_internal@plt+0x9d60a4>
    7804:	msrvc	SPSR_x, #1325400064	; 0x4f000000
    7808:	ldrbtmi	r4, [ip], #-2342	; 0xfffff6da
    780c:			; <UNDEFINED> instruction: 0xf504447a
    7810:	ldrbtmi	r7, [r9], #-1268	; 0xfffffb0c
    7814:	strls	r3, [r0], #-515	; 0xfffffdfd
    7818:	bl	b4580c <log_oom_internal@plt+0xb42888>
    781c:			; <UNDEFINED> instruction: 0xf7fb2000
    7820:	stmdacs	r2, {r1, r3, r6, r7, fp, sp, lr, pc}
    7824:			; <UNDEFINED> instruction: 0xf06fbfd8
    7828:	cfstr64le	mvdx0, [r5, #84]	; 0x54
    782c:	tstcs	r6, lr, lsl r8
    7830:	vmov.i16	d20, #19968	; 0x4e00
    7834:	ldfmis	f0, [lr, #-0]
    7838:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    783c:	rscsvc	pc, sl, r0, lsl #10
    7840:	andcc	r4, r3, #2097152000	; 0x7d000000
    7844:	streq	lr, [r0, #-2509]	; 0xfffff633
    7848:	orrscc	pc, pc, #64, 4
    784c:			; <UNDEFINED> instruction: 0xf7fb2003
    7850:	strmi	lr, [r5], -r6, lsr #22
    7854:	blmi	60171c <log_oom_internal@plt+0x5fe798>
    7858:	rsbvc	pc, r3, #1325400064	; 0x4f000000
    785c:	ldrbtmi	r4, [fp], #-2326	; 0xfffff6ea
    7860:			; <UNDEFINED> instruction: 0xf5034479
    7864:	strdcc	r7, [r3, -sl]
    7868:	pop	{r1, ip, sp, pc}
    786c:			; <UNDEFINED> instruction: 0xf7fb47f0
    7870:	svclt	0x0000bb89
    7874:	andeq	r4, r0, sl, lsl #9
    7878:	muleq	r0, r2, r6
    787c:	andeq	r4, r0, r0, ror r1
    7880:	andeq	r6, r0, sl, ror #12
    7884:	andeq	r4, r0, r8, asr #2
    7888:	andeq	r6, r0, ip, asr r6
    788c:	andeq	r4, r0, sl, lsr r1
    7890:	andeq	r6, r0, ip, asr #12
    7894:	andeq	r4, r0, sl, lsr #2
    7898:	andeq	r6, r0, r4, ror r5
    789c:	andeq	r6, r0, lr, lsr #12
    78a0:	andeq	r4, r0, ip, lsl #2
    78a4:	andeq	r4, r0, r6, lsl #3
    78a8:	andeq	r6, r0, r0, lsl #12
    78ac:	ldrdeq	r4, [r0], -lr
    78b0:	andeq	r5, r0, r0, lsl #17
    78b4:	ldrdeq	r6, [r0], -sl
    78b8:	strheq	r4, [r0], -r8
    78bc:	svcmi	0x00f0e92d
    78c0:	ldmib	sp, {r0, r2, r7, ip, sp, pc}^
    78c4:			; <UNDEFINED> instruction: 0xf8dd890e
    78c8:	stmdacs	r0, {r6, ip, sp, pc}
    78cc:			; <UNDEFINED> instruction: 0x460ed07c
    78d0:			; <UNDEFINED> instruction: 0xf0002900
    78d4:	strmi	r8, [r5], -r7, lsl #1
    78d8:	andcs	r2, r1, r8, lsr #2
    78dc:			; <UNDEFINED> instruction: 0x469a4617
    78e0:	stmib	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    78e4:	andls	r4, r3, r4, lsl #12
    78e8:			; <UNDEFINED> instruction: 0xf0002800
    78ec:	blmi	13e7b38 <log_oom_internal@plt+0x13e4bb4>
    78f0:	stmib	r0, {r2, ip, sp}^
    78f4:	strtmi	r8, [r9], -r7, lsl #18
    78f8:	eorvs	r4, r3, fp, ror r4
    78fc:	mcr	7, 7, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
    7900:	blle	811908 <log_oom_internal@plt+0x80e984>
    7904:	andeq	pc, r8, r4, lsl #2
    7908:			; <UNDEFINED> instruction: 0xf7fa4631
    790c:	stmdacs	r0, {r1, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    7910:			; <UNDEFINED> instruction: 0xf104db2e
    7914:	ldrtmi	r0, [r9], -ip
    7918:	mrc	7, 6, APSR_nzcv, cr10, cr10, {7}
    791c:	blle	1311924 <log_oom_internal@plt+0x130e9a0>
    7920:	andseq	pc, r0, r4, lsl #2
    7924:			; <UNDEFINED> instruction: 0xf7fa4651
    7928:	stmdacs	r0, {r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    792c:	ldrbmi	sp, [r8], -r9, ror #22
    7930:			; <UNDEFINED> instruction: 0xf7fb4621
    7934:	stmdacs	r0, {r2, r3, r4, fp, sp, lr, pc}
    7938:	strcs	fp, [r0, #-4040]	; 0xfffff038
    793c:			; <UNDEFINED> instruction: 0x4628dd1f
    7940:	pop	{r0, r2, ip, sp, pc}
    7944:	blmi	eab90c <log_oom_internal@plt+0xea8988>
    7948:	subsvc	pc, fp, #1325400064	; 0x4f000000
    794c:	ldrbtmi	r4, [fp], #-2361	; 0xfffff6c7
    7950:			; <UNDEFINED> instruction: 0xf5034479
    7954:	tstcc	r3, r3, lsl #6
    7958:			; <UNDEFINED> instruction: 0xf7fb2000
    795c:			; <UNDEFINED> instruction: 0x4605eb16
    7960:	strtmi	r9, [r0], -r3
    7964:			; <UNDEFINED> instruction: 0xf82af7fc
    7968:	andlt	r4, r5, r8, lsr #12
    796c:	svchi	0x00f0e8bd
    7970:			; <UNDEFINED> instruction: 0xf44f4b31
    7974:	ldmdbmi	r1!, {r2, r3, r4, r6, r9, ip, sp, lr}
    7978:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    797c:	andcs	lr, r0, r9, ror #15
    7980:	ldmda	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7984:	svclt	0x00d82802
    7988:	ldreq	pc, [r5, #-111]	; 0xffffff91
    798c:	stmdami	ip!, {r0, r3, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    7990:	bmi	b0fdf0 <log_oom_internal@plt+0xb0ce6c>
    7994:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    7998:	ldrbtmi	r4, [r8], #-3371	; 0xfffff2d5
    799c:			; <UNDEFINED> instruction: 0xf500447a
    79a0:	ldrbtmi	r7, [sp], #-3
    79a4:	stmib	sp, {r0, r1, r9, ip, sp}^
    79a8:	vst3.8	{d16,d18,d20}, [pc], r0
    79ac:	andcs	r7, r3, pc, asr r3
    79b0:	b	1d459a4 <log_oom_internal@plt+0x1d42a20>
    79b4:	andls	r4, r3, r5, lsl #12
    79b8:	blmi	94190c <log_oom_internal@plt+0x93e988>
    79bc:	subsvc	pc, sp, #1325400064	; 0x4f000000
    79c0:	ldrbtmi	r4, [fp], #-2339	; 0xfffff6dd
    79c4:			; <UNDEFINED> instruction: 0xe7c44479
    79c8:			; <UNDEFINED> instruction: 0xf44f4c22
    79cc:	bmi	8a4734 <log_oom_internal@plt+0x8a17b0>
    79d0:	ldrbtmi	r4, [ip], #-2338	; 0xfffff6de
    79d4:			; <UNDEFINED> instruction: 0xf504447a
    79d8:	ldrbtmi	r7, [r9], #-1024	; 0xfffffc00
    79dc:	strls	r3, [r0], #-515	; 0xfffffdfd
    79e0:	b	12459d4 <log_oom_internal@plt+0x1242a50>
    79e4:			; <UNDEFINED> instruction: 0x46084c1e
    79e8:	vpmin.s8	d20, d0, d14
    79ec:	ldmdbmi	lr, {r0, r5, r6, r8, r9, ip, sp}
    79f0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    79f4:	strvc	pc, [r0], #-1284	; 0xfffffafc
    79f8:	andcc	r4, r3, #2030043136	; 0x79000000
    79fc:			; <UNDEFINED> instruction: 0xf7fb9400
    7a00:	blmi	6c22f0 <log_oom_internal@plt+0x6bf36c>
    7a04:	subsvc	pc, lr, #1325400064	; 0x4f000000
    7a08:	ldrbtmi	r4, [fp], #-2329	; 0xfffff6e7
    7a0c:			; <UNDEFINED> instruction: 0xe7a04479
    7a10:	vpadd.i8	d20, d0, d8
    7a14:	ldmdbmi	r8, {r0, r2, r5, r6, r9, ip, sp}
    7a18:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7a1c:	movwvc	pc, #13571	; 0x3503	; <UNPREDICTABLE>
    7a20:	andlt	r3, r5, r3, lsl #2
    7a24:	svcmi	0x00f0e8bd
    7a28:	blt	feb45a1c <log_oom_internal@plt+0xfeb42a98>
    7a2c:	andeq	r4, r0, r8, ror #5
    7a30:	andeq	r6, r0, sl, ror #9
    7a34:	andeq	r3, r0, r8, asr #31
    7a38:	andeq	r6, r0, r0, asr #9
    7a3c:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    7a40:	muleq	r0, lr, r4
    7a44:	andeq	r3, r0, ip, ror pc
    7a48:	andeq	r5, r0, r2, lsr r7
    7a4c:	andeq	r6, r0, r6, ror r4
    7a50:	andeq	r3, r0, r4, asr pc
    7a54:	andeq	r6, r0, r6, ror #8
    7a58:	andeq	r3, r0, r4, asr #30
    7a5c:	andeq	r6, r0, lr, lsl #7
    7a60:	andeq	r6, r0, r8, asr #8
    7a64:	andeq	r3, r0, r6, lsr #30
    7a68:	andeq	r3, r0, r0, lsr #31
    7a6c:	andeq	r6, r0, lr, lsr #8
    7a70:	andeq	r3, r0, ip, lsl #30
    7a74:	andeq	r6, r0, r0, lsr #8
    7a78:	strdeq	r3, [r0], -lr
    7a7c:	mvnsmi	lr, sp, lsr #18
    7a80:			; <UNDEFINED> instruction: 0xf8ddb082
    7a84:	stmdacs	r0, {r5, pc}
    7a88:			; <UNDEFINED> instruction: 0xf1b8d054
    7a8c:	subsle	r0, pc, r0, lsl #30
    7a90:			; <UNDEFINED> instruction: 0x21284605
    7a94:	ldrmi	r2, [r7], -r1
    7a98:			; <UNDEFINED> instruction: 0xf7fb461e
    7a9c:	strmi	lr, [r4], -ip, lsl #18
    7aa0:	rsble	r2, r4, r0, lsl #16
    7aa4:	andcc	r4, r4, r9, lsr fp
    7aa8:	strtmi	r6, [r9], -r7, asr #3
    7aac:	rsbvs	r4, r6, #2063597568	; 0x7b000000
    7ab0:			; <UNDEFINED> instruction: 0xf7fa6023
    7ab4:	stmdacs	r0, {r1, r2, r3, r9, sl, fp, sp, lr, pc}
    7ab8:	strbmi	sp, [r0], -fp, lsl #22
    7abc:			; <UNDEFINED> instruction: 0xf7fa4621
    7ac0:	stmdacs	r0, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    7ac4:	strcs	fp, [r0, #-4040]	; 0xfffff038
    7ac8:			; <UNDEFINED> instruction: 0x4628dd17
    7acc:	pop	{r1, ip, sp, pc}
    7ad0:	blmi	be8298 <log_oom_internal@plt+0xbe5314>
    7ad4:	subscc	pc, r1, #64, 4
    7ad8:	andcs	r4, r0, lr, lsr #18
    7adc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7ae0:	movwvc	pc, #42243	; 0xa503	; <UNPREDICTABLE>
    7ae4:			; <UNDEFINED> instruction: 0xf7fb3103
    7ae8:			; <UNDEFINED> instruction: 0x4605ea50
    7aec:			; <UNDEFINED> instruction: 0xf7fb4620
    7af0:	strtmi	pc, [r8], -r5, ror #30
    7af4:	pop	{r1, ip, sp, pc}
    7af8:	strdcs	r8, [r0], -r0
    7afc:	svc	0x005af7fa
    7b00:	svclt	0x00d82802
    7b04:	ldreq	pc, [r5, #-111]	; 0xffffff91
    7b08:	stmdami	r3!, {r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    7b0c:	bmi	8cff6c <log_oom_internal@plt+0x8ccfe8>
    7b10:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    7b14:	ldrbtmi	r4, [r8], #-3362	; 0xfffff2de
    7b18:			; <UNDEFINED> instruction: 0xf500447a
    7b1c:	ldrbtmi	r7, [sp], #-10
    7b20:	stmib	sp, {r0, r1, r9, ip, sp}^
    7b24:	vrshl.s8	d16, d0, d0
    7b28:	andcs	r3, r3, r5, asr r3
    7b2c:	ldmib	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7b30:	ldrb	r4, [fp, r5, lsl #12]
    7b34:	vfma.f32	d20, d0, d11
    7b38:	bmi	6d4854 <log_oom_internal@plt+0x6d18d0>
    7b3c:	ldrbtmi	r4, [ip], #-2331	; 0xfffff6e5
    7b40:			; <UNDEFINED> instruction: 0xf504447a
    7b44:	ldrbtmi	r7, [r9], #-1030	; 0xfffffbfa
    7b48:	strls	r3, [r0], #-515	; 0xfffffdfd
    7b4c:	ldmib	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7b50:			; <UNDEFINED> instruction: 0x46404c17
    7b54:	vpmin.s8	d20, d0, d7
    7b58:	ldmdbmi	r7, {r1, r2, r6, r8, r9, ip, sp}
    7b5c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    7b60:	strvc	pc, [r6], #-1284	; 0xfffffafc
    7b64:	andcc	r4, r3, #2030043136	; 0x79000000
    7b68:			; <UNDEFINED> instruction: 0xf7fb9400
    7b6c:	blmi	502184 <log_oom_internal@plt+0x4ff200>
    7b70:	subcc	pc, sl, #64, 4
    7b74:	ldrbtmi	r4, [fp], #-2322	; 0xfffff6ee
    7b78:			; <UNDEFINED> instruction: 0xf5034479
    7b7c:	tstcc	r3, sl, lsl #6
    7b80:	pop	{r1, ip, sp, pc}
    7b84:			; <UNDEFINED> instruction: 0xf7fb41f0
    7b88:	svclt	0x0000b9fd
    7b8c:			; <UNDEFINED> instruction: 0x000062bc
    7b90:	andeq	r6, r0, ip, asr r3
    7b94:	andeq	r3, r0, sl, lsr lr
    7b98:	andeq	r6, r0, r2, lsr #6
    7b9c:	andeq	r3, r0, r0, lsl #28
    7ba0:	ldrdeq	r5, [r0], -r2
    7ba4:	strdeq	r6, [r0], -sl
    7ba8:	ldrdeq	r3, [r0], -r8
    7bac:	andeq	r6, r0, r2, lsr #4
    7bb0:	ldrdeq	r6, [r0], -ip
    7bb4:			; <UNDEFINED> instruction: 0x00003dba
    7bb8:	andeq	r5, r0, r4, lsl #11
    7bbc:	andeq	r6, r0, r2, asr #5
    7bc0:	andeq	r3, r0, r0, lsr #27
    7bc4:	blmi	bda484 <log_oom_internal@plt+0xbd7500>
    7bc8:	ldrblt	r4, [r0, #1146]!	; 0x47a
    7bcc:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    7bd0:	ldmdavs	fp, {r0, r9, sp}
    7bd4:			; <UNDEFINED> instruction: 0xf04f9305
    7bd8:	movwcs	r0, #768	; 0x300
    7bdc:	movwcs	lr, #10701	; 0x29cd
    7be0:	eorle	r2, pc, r0, lsl #16
    7be4:	stmdavs	r0, {r2, r9, sl, lr}
    7be8:	eorsle	r2, r9, r0, lsl #16
    7bec:			; <UNDEFINED> instruction: 0xf7fa460d
    7bf0:	ldmib	r4, {r2, r3, r8, r9, sl, fp, sp, lr, pc}^
    7bf4:	stmdage	r2, {r0, r9, ip, sp}
    7bf8:			; <UNDEFINED> instruction: 0x6702e9dd
    7bfc:	blcc	194a8 <log_oom_internal@plt+0x16524>
    7c00:	movwcs	fp, #7960	; 0x1f18
    7c04:	svclt	0x00182a00
    7c08:	ldmne	r6!, {r0, r8, r9, ip, sp}^
    7c0c:	streq	pc, [r0, -r7, asr #2]
    7c10:	strvs	lr, [r2, -sp, asr #19]
    7c14:	stmib	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7c18:	tstlt	r0, r0, lsr #17
    7c1c:			; <UNDEFINED> instruction: 0xf7fa4629
    7c20:	stmdavs	r0!, {r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    7c24:			; <UNDEFINED> instruction: 0x4629b110
    7c28:	mcr	7, 7, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    7c2c:	blmi	55a48c <log_oom_internal@plt+0x557508>
    7c30:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7c34:	blls	161ca4 <log_oom_internal@plt+0x15ed20>
    7c38:			; <UNDEFINED> instruction: 0xf04f405a
    7c3c:	tstle	sp, r0, lsl #6
    7c40:	ldcllt	0, cr11, [r0, #28]!
    7c44:	vfma.f32	d20, d0, d1
    7c48:	bmi	454864 <log_oom_internal@plt+0x4518e0>
    7c4c:	ldrbtmi	r4, [ip], #-2321	; 0xfffff6ef
    7c50:			; <UNDEFINED> instruction: 0xf504447a
    7c54:	ldrbtmi	r7, [r9], #-1038	; 0xfffffbf2
    7c58:	strls	r3, [r0], #-515	; 0xfffffdfd
    7c5c:	stmdb	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7c60:			; <UNDEFINED> instruction: 0xf2404c0d
    7c64:	bmi	354884 <log_oom_internal@plt+0x351900>
    7c68:	ldrbtmi	r4, [ip], #-2317	; 0xfffff6f3
    7c6c:			; <UNDEFINED> instruction: 0xf504447a
    7c70:	ldrbtmi	r7, [r9], #-1038	; 0xfffffbf2
    7c74:	strls	r3, [r0], #-515	; 0xfffffdfd
    7c78:	ldm	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c7c:	svc	0x0066f7fa
    7c80:	strdeq	r7, [r1], -ip
    7c84:	strdeq	r0, [r0], -ip
    7c88:	muleq	r1, r4, r0
    7c8c:	andeq	r6, r0, sl, ror #3
    7c90:	andeq	r3, r0, r8, asr #25
    7c94:			; <UNDEFINED> instruction: 0x00005ebe
    7c98:	andeq	r6, r0, lr, asr #3
    7c9c:	andeq	r3, r0, ip, lsr #25
    7ca0:	muleq	r0, r2, r4
    7ca4:	svcmi	0x00f0e92d
    7ca8:	blmi	fe573ee4 <log_oom_internal@plt+0xfe570f60>
    7cac:	bmi	fe559504 <log_oom_internal@plt+0xfe556580>
    7cb0:	beq	7440ec <log_oom_internal@plt+0x741168>
    7cb4:	movwls	r4, #21627	; 0x547b
    7cb8:	ldrbtmi	r4, [sl], #-2963	; 0xfffff46d
    7cbc:	sublt	pc, ip, #14614528	; 0xdf0000
    7cc0:	ldmdbeq	fp, {r0, r2, r3, r8, ip, sp, lr, pc}
    7cc4:	movwls	r4, #17531	; 0x447b
    7cc8:	ldrbtmi	r4, [fp], #2961	; 0xb91
    7ccc:	strmi	r4, [r8], r5, lsl #12
    7cd0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7cd4:			; <UNDEFINED> instruction: 0xf04f930b
    7cd8:	ldrbmi	r0, [r2], -r0, lsl #6
    7cdc:	strtmi	r4, [r8], -r9, asr #12
    7ce0:	strls	r2, [r7, -r0, lsl #14]
    7ce4:	svc	0x008cf7fa
    7ce8:	blle	c51cf0 <log_oom_internal@plt+0xc4ed6c>
    7cec:	rschi	pc, r8, r0
    7cf0:	mulsne	fp, sp, r8
    7cf4:	tstls	r3, r8, lsl #12
    7cf8:	stc	7, cr15, [r2, #-1000]	; 0xfffffc18
    7cfc:	strmi	r9, [r6], -r3, lsl #18
    7d00:	bls	1f4b88 <log_oom_internal@plt+0x1f1c04>
    7d04:			; <UNDEFINED> instruction: 0xf7fa4628
    7d08:	stmdacs	r0, {r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    7d0c:			; <UNDEFINED> instruction: 0xf89ddb20
    7d10:	blcs	1853d84 <log_oom_internal@plt+0x1850e00>
    7d14:	blcs	1dbbd74 <log_oom_internal@plt+0x1db8df0>
    7d18:	strtmi	sp, [r2], -r8, asr #32
    7d1c:	strtmi	r4, [r8], -r1, asr #12
    7d20:			; <UNDEFINED> instruction: 0xffc0f7ff
    7d24:	vmull.p8	<illegal reg q8.5>, d0, d4
    7d28:	strtmi	r8, [r8], -fp, asr #1
    7d2c:	mrc	7, 5, APSR_nzcv, cr4, cr10, {7}
    7d30:	blle	351d38 <log_oom_internal@plt+0x34edb4>
    7d34:	svclt	0x00d42c00
    7d38:	strcs	r2, [r1], #-1024	; 0xfffffc00
    7d3c:			; <UNDEFINED> instruction: 0xf000e7cd
    7d40:	strcc	r8, [r1, -lr, lsr #1]
    7d44:	strtmi	r9, [r8], -r7, lsl #18
    7d48:	mrc	7, 5, APSR_nzcv, cr14, cr10, {7}
    7d4c:	ble	ffd91d54 <log_oom_internal@plt+0xffd8edd0>
    7d50:	blmi	1bda718 <log_oom_internal@plt+0x1bd7794>
    7d54:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7d58:	blls	2e1dc8 <log_oom_internal@plt+0x2dee44>
    7d5c:			; <UNDEFINED> instruction: 0xf04f405a
    7d60:			; <UNDEFINED> instruction: 0xf0400300
    7d64:	andlt	r8, sp, sl, asr #1
    7d68:	svchi	0x00f0e8bd
    7d6c:	strtmi	sl, [r8], -r8, lsl #20
    7d70:	ldmda	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7d74:	blle	ffad1d7c <log_oom_internal@plt+0xffacedf8>
    7d78:			; <UNDEFINED> instruction: 0xf89db99c
    7d7c:	blcc	1893df0 <log_oom_internal@plt+0x1890e6c>
    7d80:	vpadd.i8	d2, d0, d7
    7d84:	ldm	pc, {r1, r5, r7, pc}^	; <UNPREDICTABLE>
    7d88:	rsbge	pc, ip, r3
    7d8c:	stmibne	r0!, {r2, r4, r5, r6, sp, pc}
    7d90:	adcge	r2, r0, lr, ror fp
    7d94:	ldmdbne	r3!, {r5, r7, sp, pc}
    7d98:	stmibne	r0!, {r5, r7, sl, fp, ip, sp}
    7d9c:	adcge	r4, r0, r1, ror #28
    7da0:			; <UNDEFINED> instruction: 0x46414556
    7da4:			; <UNDEFINED> instruction: 0xf7fa2020
    7da8:	strb	lr, [r6, sl, lsr #31]!
    7dac:	cmnle	r1, r0, lsl #24
    7db0:	strbmi	r9, [r1], -r7, lsl #16
    7db4:	stm	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7db8:			; <UNDEFINED> instruction: 0xe7ae4634
    7dbc:			; <UNDEFINED> instruction: 0xf7fb9808
    7dc0:			; <UNDEFINED> instruction: 0x4604e894
    7dc4:			; <UNDEFINED> instruction: 0xf0002800
    7dc8:			; <UNDEFINED> instruction: 0x46038095
    7dcc:	tstcs	r1, r5, lsl #20
    7dd0:			; <UNDEFINED> instruction: 0xf7fa4640
    7dd4:	strtmi	lr, [r0], -r0, asr #27
    7dd8:	ldc	7, cr15, [r2], #1000	; 0x3e8
    7ddc:	ldrb	r2, [ip, -r1, lsl #8]!
    7de0:	tstcs	r1, sp, asr #20
    7de4:	strbmi	r9, [r0], -r8, lsl #22
    7de8:			; <UNDEFINED> instruction: 0xf7fa447a
    7dec:			; <UNDEFINED> instruction: 0xe7f5edb4
    7df0:	tstcs	r1, sl, asr #20
    7df4:	strhtcc	pc, [r0], -sp	; <UNPREDICTABLE>
    7df8:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
    7dfc:	stc	7, cr15, [sl, #1000]!	; 0x3e8
    7e00:	bmi	1201db8 <log_oom_internal@plt+0x11fee34>
    7e04:			; <UNDEFINED> instruction: 0xf8bd2101
    7e08:	strbmi	r3, [r0], -r0, lsr #32
    7e0c:			; <UNDEFINED> instruction: 0xf7fa447a
    7e10:	strb	lr, [r3, r2, lsr #27]!
    7e14:	tstcs	r1, r3, asr #20
    7e18:	mlacc	r0, sp, r8, pc	; <UNPREDICTABLE>
    7e1c:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
    7e20:	ldc	7, cr15, [r8, #1000]	; 0x3e8
    7e24:	bmi	1041d94 <log_oom_internal@plt+0x103ee10>
    7e28:	blls	210234 <log_oom_internal@plt+0x20d2b0>
    7e2c:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
    7e30:	ldc	7, cr15, [r0, #1000]	; 0x3e8
    7e34:	ldmib	sp, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    7e38:	tstcs	r1, r8, lsl #14
    7e3c:			; <UNDEFINED> instruction: 0x46404a3b
    7e40:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    7e44:			; <UNDEFINED> instruction: 0xf7fa6700
    7e48:	strb	lr, [r7, r6, lsl #27]
    7e4c:			; <UNDEFINED> instruction: 0x6708e9dd
    7e50:	bmi	dd025c <log_oom_internal@plt+0xdcd2d8>
    7e54:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
    7e58:	strvs	lr, [r0, -sp, asr #19]
    7e5c:	ldcl	7, cr15, [sl, #-1000]!	; 0xfffffc18
    7e60:	blls	241d58 <log_oom_internal@plt+0x23edd4>
    7e64:	ldmdami	r3!, {r0, r1, r4, r5, r6, r8, r9, fp, ip, sp, pc}
    7e68:			; <UNDEFINED> instruction: 0x46414478
    7e6c:	stmda	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7e70:	ldmib	sp, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    7e74:	tstcs	r1, r8, lsl #14
    7e78:	strbmi	r9, [r0], -r4, lsl #20
    7e7c:	strvs	lr, [r0, -sp, asr #19]
    7e80:	stcl	7, cr15, [r8, #-1000]!	; 0xfffffc18
    7e84:	blls	241d34 <log_oom_internal@plt+0x23edb0>
    7e88:	tstcs	r1, sl, asr r6
    7e8c:			; <UNDEFINED> instruction: 0xf7fa4640
    7e90:	str	lr, [r3, r2, ror #26]!
    7e94:	eorcs	r4, r0, r1, asr #12
    7e98:	svc	0x0030f7fa
    7e9c:	strmi	lr, [r1], -r8, lsl #15
    7ea0:			; <UNDEFINED> instruction: 0xf7fa4628
    7ea4:	stmdacs	r0, {r4, r7, r9, sl, fp, sp, lr, pc}
    7ea8:	svcge	0x0052f6ff
    7eac:	bmi	8b6664 <log_oom_internal@plt+0x8b36e0>
    7eb0:	tstcs	r1, fp, lsr r6
    7eb4:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
    7eb8:			; <UNDEFINED> instruction: 0xf7fa4634
    7ebc:	str	lr, [ip, -ip, asr #26]!
    7ec0:	strb	r4, [r5, -r0, lsr #12]
    7ec4:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
    7ec8:	ldcmi	7, cr14, [sp], {207}	; 0xcf
    7ecc:	teqvc	ip, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    7ed0:	andcs	r4, r0, ip, lsl sl
    7ed4:	ldrbtmi	r4, [ip], #-2332	; 0xfffff6e4
    7ed8:			; <UNDEFINED> instruction: 0xf502447a
    7edc:	ldrbtmi	r7, [r9], #-531	; 0xfffffded
    7ee0:	strtmi	r9, [r2], -r0, lsl #4
    7ee4:			; <UNDEFINED> instruction: 0xf7fa3203
    7ee8:			; <UNDEFINED> instruction: 0x4641ec5c
    7eec:			; <UNDEFINED> instruction: 0xf7fa2020
    7ef0:	ldrb	lr, [ip, r6, lsl #30]
    7ef4:	andeq	pc, fp, pc, rrx
    7ef8:			; <UNDEFINED> instruction: 0xf7fae72a
    7efc:	svclt	0x0000ee28
    7f00:	andeq	r5, r0, r4, ror r4
    7f04:	andeq	r7, r1, sl
    7f08:	andeq	r5, r0, r0, ror #8
    7f0c:	andeq	r5, r0, r6, asr #8
    7f10:	strdeq	r0, [r0], -ip
    7f14:	andeq	r6, r1, r0, ror pc
    7f18:	andeq	r5, r0, r8, lsr #6
    7f1c:	andeq	r5, r0, r6, lsl r3
    7f20:	andeq	r5, r0, r0, lsl #6
    7f24:	andeq	r5, r0, lr, ror #5
    7f28:	ldrdeq	r5, [r0], -lr
    7f2c:	ldrdeq	r5, [r0], -r4
    7f30:	andeq	r5, r0, r6, asr #5
    7f34:	andeq	r3, r0, r8, lsl #24
    7f38:	andeq	r5, r0, r6, asr r2
    7f3c:	andeq	r3, r0, r6, lsr fp
    7f40:	andeq	r3, r0, r2, asr #20
    7f44:	andeq	r5, r0, r0, ror #30
    7f48:	andeq	r5, r0, r2, asr r2
    7f4c:	tstlt	r8, r0, lsl #16
    7f50:	svclt	0x00aaf7fa
    7f54:	svclt	0x00004770
    7f58:	strmi	r4, [r8], -r3, lsl #12
    7f5c:	addlt	fp, r2, r0, lsl r5
    7f60:			; <UNDEFINED> instruction: 0x4619b1b1
    7f64:	stc	7, cr15, [sl, #1000]!	; 0x3e8
    7f68:	blle	91f70 <log_oom_internal@plt+0x8efec>
    7f6c:	andlt	r2, r2, r0
    7f70:	blmi	3b73b8 <log_oom_internal@plt+0x3b4434>
    7f74:	rscvc	pc, r0, #1325400064	; 0x4f000000
    7f78:	andcs	r4, r0, sp, lsl #18
    7f7c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7f80:	tstvc	r9, #12582912	; 0xc00000	; <UNPREDICTABLE>
    7f84:	andlt	r3, r2, r3, lsl #2
    7f88:			; <UNDEFINED> instruction: 0x4010e8bd
    7f8c:	svclt	0x00faf7fa
    7f90:			; <UNDEFINED> instruction: 0xf44f4c08
    7f94:	bmi	224f14 <log_oom_internal@plt+0x221f90>
    7f98:	ldrbtmi	r4, [ip], #-2312	; 0xfffff6f8
    7f9c:			; <UNDEFINED> instruction: 0xf504447a
    7fa0:	ldrbtmi	r7, [r9], #-1047	; 0xfffffbe9
    7fa4:	strls	r3, [r0], #-515	; 0xfffffdfd
    7fa8:	svc	0x0064f7fa
    7fac:			; <UNDEFINED> instruction: 0x00005ebc
    7fb0:	muleq	r0, sl, r9
    7fb4:	muleq	r0, lr, lr
    7fb8:	andeq	r3, r0, ip, ror r9
    7fbc:	andeq	r5, r0, r2, lsr #3
    7fc0:	svcmi	0x00f0e92d
    7fc4:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
    7fc8:	ldrmi	r8, [r6], -r2, lsl #22
    7fcc:	addlt	r4, r7, sl, lsl #23
    7fd0:	svcge	0x00026810
    7fd4:	ldrbtmi	r4, [sl], #-2697	; 0xfffff577
    7fd8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7fdc:			; <UNDEFINED> instruction: 0xf04f60fb
    7fe0:	stmdacs	r0, {r8, r9}
    7fe4:	addshi	pc, ip, r0
    7fe8:	and	r4, r4, sp, lsl #12
    7fec:	svceq	0x0004f856
    7ff0:			; <UNDEFINED> instruction: 0xf0002800
    7ff4:			; <UNDEFINED> instruction: 0x46298095
    7ff8:	mrc	7, 7, APSR_nzcv, cr2, cr10, {7}
    7ffc:	rscsle	r2, r5, r0, lsl #16
    8000:			; <UNDEFINED> instruction: 0xf7fa2000
    8004:	strmi	lr, [r4], -r6, ror #27
    8008:	svceq	0x0000f1b9
    800c:	sbchi	pc, r4, r0
    8010:			; <UNDEFINED> instruction: 0xf7fa4648
    8014:	strmi	lr, [r0], r4, lsr #29
    8018:			; <UNDEFINED> instruction: 0xf0002c00
    801c:	strtmi	r8, [r0], -r6, asr #1
    8020:	mrc	7, 4, APSR_nzcv, cr12, cr10, {7}
    8024:	movweq	lr, #2824	; 0xb08
    8028:			; <UNDEFINED> instruction: 0xf5b21c5a
    802c:	vmax.f32	d0, d16, d0
    8030:	movwcc	r8, #32917	; 0x8095
    8034:			; <UNDEFINED> instruction: 0xf0234649
    8038:	bl	feb48c5c <log_oom_internal@plt+0xfeb45cd8>
    803c:			; <UNDEFINED> instruction: 0xf10d0d03
    8040:	ldrbmi	r0, [r0], -r8, lsl #20
    8044:	ldc	7, cr15, [r2], #-1000	; 0xfffffc18
    8048:			; <UNDEFINED> instruction: 0xf7fa4621
    804c:			; <UNDEFINED> instruction: 0x4603ec30
    8050:	andcs	r2, r3, r0, lsl #4
    8054:			; <UNDEFINED> instruction: 0xf7fa701a
    8058:			; <UNDEFINED> instruction: 0x4604edbc
    805c:			; <UNDEFINED> instruction: 0xf0002800
    8060:			; <UNDEFINED> instruction: 0xf7fa80b6
    8064:	strbmi	lr, [r0], #-3708	; 0xfffff184
    8068:			; <UNDEFINED> instruction: 0xf5b31c43
    806c:	vmax.f32	d0, d16, d0
    8070:	andcc	r8, r8, r4, lsl #1
    8074:			; <UNDEFINED> instruction: 0xf0204649
    8078:	bl	feb4809c <log_oom_internal@plt+0xfeb45118>
    807c:	blge	8b484 <log_oom_internal@plt+0x88500>
    8080:			; <UNDEFINED> instruction: 0x4618607b
    8084:	ldc	7, cr15, [r2], {250}	; 0xfa
    8088:			; <UNDEFINED> instruction: 0xf7fa4621
    808c:			; <UNDEFINED> instruction: 0xf8d6ec10
    8090:	movwcs	r8, #0
    8094:			; <UNDEFINED> instruction: 0xf1b87003
    8098:	suble	r0, r1, r0, lsl #30
    809c:			; <UNDEFINED> instruction: 0x46294b58
    80a0:	ldrbtmi	r4, [fp], #-1600	; 0xfffff9c0
    80a4:	bcc	4438cc <log_oom_internal@plt+0x440948>
    80a8:	ldrbtmi	r4, [fp], #-2902	; 0xfffff4aa
    80ac:	bcc	fe4438d4 <log_oom_internal@plt+0xfe440950>
    80b0:	bl	e460a0 <log_oom_internal@plt+0xe4311c>
    80b4:			; <UNDEFINED> instruction: 0xf8d6b3a0
    80b8:	ldcne	0, cr11, [r4, #-16]!
    80bc:	svceq	0x0000f1bb
    80c0:	ands	sp, r0, fp, lsl #2
    80c4:			; <UNDEFINED> instruction: 0x46414658
    80c8:	bl	b460b8 <log_oom_internal@plt+0xb43134>
    80cc:	eorsle	r2, r7, r0, lsl #16
    80d0:	svclt	0x0004f854
    80d4:	svceq	0x0000f1bb
    80d8:	strtmi	sp, [r9], -r5
    80dc:			; <UNDEFINED> instruction: 0xf7fa4658
    80e0:	stmdacs	r0, {r1, r5, r8, r9, fp, sp, lr, pc}
    80e4:	andcs	sp, r2, lr, ror #3
    80e8:	ldcl	7, cr15, [r2, #-1000]!	; 0xfffffc18
    80ec:	bne	fe443954 <log_oom_internal@plt+0xfe4409d0>
    80f0:			; <UNDEFINED> instruction: 0xf8cd464a
    80f4:	strmi	r8, [r3], -r0
    80f8:			; <UNDEFINED> instruction: 0xf7fa2001
    80fc:	ldmdavs	r8!, {r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}^
    8100:			; <UNDEFINED> instruction: 0x46326831
    8104:			; <UNDEFINED> instruction: 0xff5cf7ff
    8108:	ldrdhi	pc, [r0], -r4
    810c:	svceq	0x0000f1b8
    8110:	strtmi	sp, [r9], -r6
    8114:	strtmi	r4, [r6], -r0, asr #12
    8118:	bl	146108 <log_oom_internal@plt+0x143184>
    811c:	bicle	r2, sl, r0, lsl #16
    8120:	blmi	d5aa0c <log_oom_internal@plt+0xd57a88>
    8124:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8128:	ldmvs	fp!, {r1, r3, r4, fp, sp, lr}^
    812c:			; <UNDEFINED> instruction: 0xf04f405a
    8130:	cmple	lr, r0, lsl #6
    8134:	ssatmi	r3, #30, r4, lsl #14
    8138:	blhi	c3434 <log_oom_internal@plt+0xc04b0>
    813c:	svchi	0x00f0e8bd
    8140:			; <UNDEFINED> instruction: 0xf7fa2001
    8144:	cdp	13, 1, cr14, cr8, cr6, {2}
    8148:			; <UNDEFINED> instruction: 0x464a1a10
    814c:	andhi	pc, r0, sp, asr #17
    8150:	andcs	r4, r1, r3, lsl #12
    8154:	mrc	7, 7, APSR_nzcv, cr14, cr10, {7}
    8158:			; <UNDEFINED> instruction: 0xe7d14650
    815c:	vst1.8	{d20-d21}, [pc :128], fp
    8160:	stcmi	3, cr7, [fp], #-772	; 0xfffffcfc
    8164:	stmdbmi	fp!, {sp}
    8168:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    816c:	andsvc	pc, fp, #8388608	; 0x800000
    8170:	andls	r4, r0, #2030043136	; 0x79000000
    8174:			; <UNDEFINED> instruction: 0xf7fa1ce2
    8178:	bmi	a03b78 <log_oom_internal@plt+0xa00bf4>
    817c:	orrne	pc, r3, #64, 4
    8180:	andcs	r4, r0, r6, lsr #24
    8184:	ldrbtmi	r4, [sl], #-2342	; 0xfffff6da
    8188:			; <UNDEFINED> instruction: 0xf502447c
    818c:	ldrbtmi	r7, [r9], #-539	; 0xfffffde5
    8190:	sfmne	f1, 3, [r2]
    8194:	mcr	7, 3, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    8198:			; <UNDEFINED> instruction: 0xf10db082
    819c:	addlt	r0, r2, r8, lsl #20
    81a0:			; <UNDEFINED> instruction: 0xf88aa802
    81a4:	rsbsvs	r9, r8, r0
    81a8:	mcrrne	7, 7, lr, r3, cr1
    81ac:	svceq	0x0080f5b3
    81b0:			; <UNDEFINED> instruction: 0xf108d8d4
    81b4:	strbmi	r0, [r9], -r8, lsl #6
    81b8:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    81bc:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    81c0:	beq	2445fc <log_oom_internal@plt+0x241678>
    81c4:			; <UNDEFINED> instruction: 0xf7fa4650
    81c8:			; <UNDEFINED> instruction: 0x4603eb72
    81cc:			; <UNDEFINED> instruction: 0xf108e740
    81d0:			; <UNDEFINED> instruction: 0xf5b30301
    81d4:	ldmle	r0, {r7, r8, r9, sl, fp}^
    81d8:	movweq	pc, #33032	; 0x8108	; <UNPREDICTABLE>
    81dc:			; <UNDEFINED> instruction: 0xf0234649
    81e0:	bl	feb48e04 <log_oom_internal@plt+0xfeb45e80>
    81e4:	blge	8b5f8 <log_oom_internal@plt+0x88674>
    81e8:			; <UNDEFINED> instruction: 0x4618607b
    81ec:	bl	17c61dc <log_oom_internal@plt+0x17c3258>
    81f0:			; <UNDEFINED> instruction: 0xf7fae74d
    81f4:	svclt	0x0000ecac
    81f8:	strdeq	r0, [r0], -ip
    81fc:	andeq	r6, r1, lr, ror #25
    8200:	andeq	r5, r0, sl, asr #1
    8204:	andeq	r5, r0, r2, asr #1
    8208:	andeq	r6, r1, r0, lsr #23
    820c:	ldrdeq	r5, [r0], -r0
    8210:	andeq	r3, r0, lr, lsr #15
    8214:	ldrdeq	r4, [r0], -ip
    8218:			; <UNDEFINED> instruction: 0x00005cb2
    821c:	muleq	r0, r0, r7
    8220:			; <UNDEFINED> instruction: 0x00004fbe
    8224:	blmi	fea1acc8 <log_oom_internal@plt+0xfea17d44>
    8228:	ldrblt	r4, [r0, #1146]!	; 0x47a
    822c:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    8230:	stmdage	r4, {r0, r1, r2, r9, sl, lr}
    8234:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
    8238:			; <UNDEFINED> instruction: 0xf04f9305
    823c:	strcs	r0, [r0], -r0, lsl #6
    8240:			; <UNDEFINED> instruction: 0xf7fa9604
    8244:	cdpne	13, 0, cr14, cr4, cr8, {6}
    8248:	stmdals	r4, {r0, r6, r8, r9, fp, ip, lr, pc}
    824c:	smlattcs	r1, pc, r1, fp
    8250:	b	1f46240 <log_oom_internal@plt+0x1f432bc>
    8254:	vmull.p8	<illegal reg q8.5>, d0, d4
    8258:	stmdals	r4, {r5, r7, pc}
    825c:	rscscc	pc, pc, #79	; 0x4f
    8260:	tstcs	r1, r3, lsl #6
    8264:	mrc	7, 2, APSR_nzcv, cr2, cr10, {7}
    8268:	blle	128fa80 <log_oom_internal@plt+0x128cafc>
    826c:	tstcs	r1, r4, lsl #16
    8270:	stcl	7, cr15, [ip], {250}	; 0xfa
    8274:	vmull.p8	<illegal reg q8.5>, d0, d4
    8278:	stmdals	r4, {r1, r2, r6, r7, pc}
    827c:			; <UNDEFINED> instruction: 0xf7fa2101
    8280:	cdpne	12, 0, cr14, cr4, cr0, {0}
    8284:	rscshi	pc, r5, r0, asr #5
    8288:	tstcs	r1, r4, lsl #16
    828c:	ldc	7, cr15, [r0, #-1000]!	; 0xfffffc18
    8290:	blle	1d0faa8 <log_oom_internal@plt+0x1d0cb24>
    8294:	stmdals	r4, {r0, r2, r3, r7, r9, sl, fp, lr}
    8298:	ldmdbvc	r1!, {r1, r2, r3, r4, r5, r6, sl, lr}
    829c:	stcl	7, cr15, [r6], #1000	; 0x3e8
    82a0:	blle	138fab8 <log_oom_internal@plt+0x138cb34>
    82a4:	stmdbcs	r0, {r0, r4, r5, r7, fp, sp, lr}
    82a8:	addhi	pc, r5, r0
    82ac:			; <UNDEFINED> instruction: 0xf7fa9804
    82b0:			; <UNDEFINED> instruction: 0x4604edd0
    82b4:	vmull.s8	q9, d0, d0
    82b8:	stmdals	r4, {r0, r1, r4, r7, pc}
    82bc:	b	9c62ac <log_oom_internal@plt+0x9c3328>
    82c0:	vmull.p8	<illegal reg q8.5>, d0, d4
    82c4:	blls	1285e8 <log_oom_internal@plt+0x125664>
    82c8:	eorvs	r2, fp, r0, lsl #8
    82cc:	ldrtmi	lr, [r0], -fp
    82d0:	bl	1c462c0 <log_oom_internal@plt+0x1c4333c>
    82d4:	stcle	8, cr2, [r2], #-8
    82d8:	sbclt	r4, r0, #96, 4
    82dc:	stmdals	r4, {r2, r6, r9, lr}
    82e0:			; <UNDEFINED> instruction: 0xf7fab108
    82e4:	bmi	1ec3b84 <log_oom_internal@plt+0x1ec0c00>
    82e8:	ldrbtmi	r4, [sl], #-2935	; 0xfffff489
    82ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    82f0:	subsmi	r9, sl, r5, lsl #22
    82f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    82f8:	rschi	pc, r2, r0, asr #32
    82fc:	andlt	r4, r7, r0, lsr #12
    8300:			; <UNDEFINED> instruction: 0x4630bdf0
    8304:	bl	15c62f4 <log_oom_internal@plt+0x15c3370>
    8308:	stclle	8, cr2, [r5, #8]!
    830c:			; <UNDEFINED> instruction: 0x46214d71
    8310:	cmpcs	r7, #462848	; 0x71000
    8314:	ldrbtmi	r4, [sp], #-3185	; 0xfffff38f
    8318:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    831c:	ldclmi	0, cr14, [r0, #-28]!	; 0xffffffe4
    8320:	bmi	1c19bac <log_oom_internal@plt+0x1c16c28>
    8324:	ldclmi	3, cr2, [r0], #-312	; 0xfffffec8
    8328:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    832c:			; <UNDEFINED> instruction: 0xf504447c
    8330:	andcs	r7, r3, pc, lsl r4
    8334:	strmi	lr, [r0, #-2509]	; 0xfffff633
    8338:			; <UNDEFINED> instruction: 0xf7fa4402
    833c:			; <UNDEFINED> instruction: 0x4604edb0
    8340:	andcs	lr, r0, sp, asr #15
    8344:	bl	dc6334 <log_oom_internal@plt+0xdc33b0>
    8348:	stclle	8, cr2, [r5, #8]
    834c:	blcs	26820 <log_oom_internal@plt+0x2389c>
    8350:	adchi	pc, fp, r0, asr #32
    8354:	ldrbtmi	r4, [lr], #-3685	; 0xfffff19b
    8358:	strtmi	r4, [r1], -r5, ror #16
    835c:	cmncs	r8, #413696	; 0x65000
    8360:	ldrbtmi	r4, [r8], #-3429	; 0xfffff29b
    8364:			; <UNDEFINED> instruction: 0xf500447a
    8368:	ldrbtmi	r7, [sp], #-31	; 0xffffffe1
    836c:	andcc	r9, r3, #0
    8370:	strls	r2, [r2], -r3
    8374:			; <UNDEFINED> instruction: 0xf7fa9501
    8378:			; <UNDEFINED> instruction: 0x4604ed92
    837c:	andcs	lr, r0, pc, lsr #15
    8380:	bl	646370 <log_oom_internal@plt+0x6433ec>
    8384:	stcle	8, cr2, [r7, #8]!
    8388:			; <UNDEFINED> instruction: 0x46214d5c
    838c:	cmncs	r4, #92, 20	; 0x5c000
    8390:	ldrbtmi	r4, [sp], #-3164	; 0xfffff3a4
    8394:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    8398:	ldrtmi	lr, [r0], -r9, asr #15
    839c:	bl	2c638c <log_oom_internal@plt+0x2c3408>
    83a0:	ldcle	8, cr2, [r9, #8]
    83a4:			; <UNDEFINED> instruction: 0x46214d58
    83a8:	cmpcs	r3, #88, 20	; 0x58000
    83ac:	ldrbtmi	r4, [sp], #-3160	; 0xfffff3a8
    83b0:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    83b4:	ldmvs	r3!, {r0, r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    83b8:	suble	r2, r5, r1, lsl #22
    83bc:	eorsle	r2, sp, r2, lsl #22
    83c0:	mrrcmi	3, 8, fp, r4, cr3
    83c4:	bmi	1519bec <log_oom_internal@plt+0x1516c68>
    83c8:	ldmdbmi	r4, {r1, r7, r8, r9, sp}^
    83cc:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    83d0:	eorvc	pc, r2, #8388608	; 0x800000
    83d4:	andls	r4, r0, #2030043136	; 0x79000000
    83d8:	andcc	r4, r3, #35651584	; 0x2200000
    83dc:	stmib	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    83e0:			; <UNDEFINED> instruction: 0xf7fa2000
    83e4:	stmdacs	r2, {r3, r5, r6, r7, r9, fp, sp, lr, pc}
    83e8:	rsbmi	fp, r4, #888	; 0x378
    83ec:	submi	fp, r4, #224, 4
    83f0:	svcge	0x0075f77f
    83f4:	strtmi	r4, [r1], -sl, asr #26
    83f8:	orrcs	r4, r6, #303104	; 0x4a000
    83fc:	ldrbtmi	r4, [sp], #-3146	; 0xfffff3b6
    8400:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    8404:			; <UNDEFINED> instruction: 0x4630e793
    8408:	b	ff5463f8 <log_oom_internal@plt+0xff543474>
    840c:			; <UNDEFINED> instruction: 0xf77f2802
    8410:	stclmi	15, cr10, [r6, #-396]	; 0xfffffe74
    8414:	bmi	1199ca0 <log_oom_internal@plt+0x1196d1c>
    8418:	mcrrmi	3, 5, r2, r6, cr11
    841c:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    8420:			; <UNDEFINED> instruction: 0xe784447c
    8424:	stmdals	r4, {r0, r1, r4, r5, sl, fp, ip, sp, lr}
    8428:	suble	r2, r1, r0, lsl #22
    842c:			; <UNDEFINED> instruction: 0xf0437f43
    8430:	strbvc	r0, [r3, -r0, lsr #6]
    8434:	stcl	7, cr15, [lr], #1000	; 0x3e8
    8438:	ldr	r4, [fp, -r4, lsl #12]!
    843c:	stmdals	r4, {r0, r4, r5, r6, r8, fp, sp, lr}
    8440:	stc	7, cr15, [r6, #-1000]!	; 0xfffffc18
    8444:	ldr	r4, [r5, -r4, lsl #12]!
    8448:	stmdals	r4, {r0, r4, r5, r6, r8, fp, sp, lr}
    844c:	stmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8450:	str	r4, [pc, -r4, lsl #12]!
    8454:			; <UNDEFINED> instruction: 0xf7fa2000
    8458:	stmdacs	r2, {r1, r2, r3, r5, r7, r9, fp, sp, lr, pc}
    845c:	svcge	0x003cf77f
    8460:			; <UNDEFINED> instruction: 0x46214d35
    8464:	orrcs	r4, sl, #217088	; 0x35000
    8468:	ldrbtmi	r4, [sp], #-3125	; 0xfffff3cb
    846c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    8470:			; <UNDEFINED> instruction: 0x4630e75d
    8474:	b	fe7c6464 <log_oom_internal@plt+0xfe7c34e0>
    8478:	svclt	0x00de2802
    847c:	rsclt	r4, r4, #100, 4	; 0x40000006
    8480:			; <UNDEFINED> instruction: 0xf77f4264
    8484:	strtmi	sl, [r1], -ip, lsr #30
    8488:			; <UNDEFINED> instruction: 0x4c2f4a2e
    848c:	stcmi	0, cr2, [pc, #-12]!	; 8488 <log_oom_internal@plt+0x5504>
    8490:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    8494:	andsvc	pc, pc, #8388608	; 0x800000
    8498:	cmpcs	pc, #2097152000	; 0x7d000000
    849c:	strcs	lr, [r0, #-2509]	; 0xfffff633
    84a0:			; <UNDEFINED> instruction: 0xf7fa1822
    84a4:			; <UNDEFINED> instruction: 0x4604ecfc
    84a8:	mcrmi	7, 1, lr, cr9, cr9, {0}
    84ac:			; <UNDEFINED> instruction: 0xe753447e
    84b0:			; <UNDEFINED> instruction: 0xf0437f43
    84b4:	smlaldvc	r0, r3, r0, r3
    84b8:	bl	fe5c64a8 <log_oom_internal@plt+0xfe5c3524>
    84bc:	ldrbt	r4, [r9], r4, lsl #12
    84c0:	bl	11464b0 <log_oom_internal@plt+0x114352c>
    84c4:	muleq	r1, ip, sl
    84c8:	strdeq	r0, [r0], -ip
    84cc:	andeq	r6, r1, r4, lsl #27
    84d0:	ldrdeq	r6, [r1], -sl
    84d4:	andeq	r4, r0, r2, lsr #29
    84d8:	andeq	r3, r0, r0, lsl #12
    84dc:	andeq	r5, r0, lr, lsl fp
    84e0:	andeq	r4, r0, r4, asr lr
    84e4:	andeq	r3, r0, lr, ror #11
    84e8:	andeq	r5, r0, ip, lsl #22
    84ec:	andeq	r4, r0, r2, lsr #28
    84f0:	ldrdeq	r5, [r0], -r6
    84f4:			; <UNDEFINED> instruction: 0x000035b4
    84f8:	andeq	r4, r0, lr, asr #29
    84fc:	andeq	r4, r0, r6, lsl #29
    8500:	andeq	r3, r0, r4, lsl #11
    8504:	andeq	r5, r0, r2, lsr #21
    8508:	andeq	r4, r0, sl, ror #27
    850c:	andeq	r3, r0, r8, ror #10
    8510:	andeq	r5, r0, r6, lsl #21
    8514:	andeq	r3, r0, ip, asr #10
    8518:	andeq	r5, r0, sl, ror #20
    851c:	muleq	r0, r4, lr
    8520:	andeq	r4, r0, sl, lsl #29
    8524:	andeq	r3, r0, r8, lsl r5
    8528:	andeq	r5, r0, r6, lsr sl
    852c:	andeq	r4, r0, r0, asr #27
    8530:	strdeq	r3, [r0], -sl
    8534:	andeq	r5, r0, r8, lsl sl
    8538:	andeq	r4, r0, sl, lsr lr
    853c:	andeq	r3, r0, ip, lsr #9
    8540:	andeq	r5, r0, sl, asr #19
    8544:	andeq	r5, r0, r8, lsr #19
    8548:	andeq	r3, r0, r6, lsl #9
    854c:	andeq	r4, r0, r4, ror #26
    8550:	andeq	r4, r0, r8, asr #25
    8554:	svcmi	0x00f0e92d
    8558:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    855c:	strmi	r8, [ip], -r2, lsl #22
    8560:	ldrcs	pc, [r0, #2271]	; 0x8df
    8564:			; <UNDEFINED> instruction: 0xf8df2001
    8568:	strcs	r3, [r0, #-1424]	; 0xfffffa70
    856c:	addslt	r4, r1, sl, ror r4
    8570:	stmdbge	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    8574:	movwls	r6, #63515	; 0xf81b
    8578:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    857c:	strpl	lr, [r8, #-2509]	; 0xfffff633
    8580:	strpl	lr, [ip, #-2509]	; 0xfffff633
    8584:	strls	r9, [r7, #-1294]	; 0xfffffaf2
    8588:	mcr2	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    858c:	strbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    8590:	movwls	r4, #21627	; 0x547b
    8594:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    8598:	addhi	pc, ip, r0, asr #5
    859c:	strbeq	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    85a0:			; <UNDEFINED> instruction: 0xf8dfa908
    85a4:	ldrbtmi	r2, [r8], #-1376	; 0xfffffaa0
    85a8:	ldrbcc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    85ac:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    85b0:			; <UNDEFINED> instruction: 0xf8df2000
    85b4:	ldrbtmi	r2, [fp], #-1368	; 0xfffffaa8
    85b8:	ldrbtmi	r9, [sl], #-2057	; 0xfffff7f7
    85bc:	b	fed465ac <log_oom_internal@plt+0xfed43628>
    85c0:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    85c4:			; <UNDEFINED> instruction: 0xf8dfdb5c
    85c8:	cmncs	r1, r8, asr #10
    85cc:	ldrbtmi	r9, [sl], #-2056	; 0xfffff7f8
    85d0:	bl	8c65c0 <log_oom_internal@plt+0x8c363c>
    85d4:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    85d8:	addhi	pc, fp, r0, asr #5
    85dc:	smlsdxcc	r4, lr, r8, r6
    85e0:			; <UNDEFINED> instruction: 0xf0002e00
    85e4:			; <UNDEFINED> instruction: 0xf8df8093
    85e8:			; <UNDEFINED> instruction: 0xf8df852c
    85ec:			; <UNDEFINED> instruction: 0xf8df952c
    85f0:	ldrbtmi	sl, [r8], #1324	; 0x52c
    85f4:	ldrbtmi	r4, [sl], #1273	; 0x4f9
    85f8:	ldrtmi	lr, [r1], -pc, lsr #32
    85fc:	strbmi	r2, [r2], -r0, lsl #6
    8600:			; <UNDEFINED> instruction: 0xf7fa4648
    8604:	strmi	lr, [r5], -sl, ror #22
    8608:			; <UNDEFINED> instruction: 0xf0002800
    860c:	strmi	r8, [r2], -pc, lsl #2
    8610:	stmdals	r8, {r0, r1, r4, r5, r6, r8, sp}
    8614:	ldm	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8618:	bleq	44ce0 <log_oom_internal@plt+0x41d5c>
    861c:	tsthi	r3, r0, asr #5	; <UNPREDICTABLE>
    8620:			; <UNDEFINED> instruction: 0xf7fa4628
    8624:	ldmdavs	r9!, {r1, r2, r3, r7, fp, sp, lr, pc}
    8628:	strbmi	r2, [r2], -r0, lsl #6
    862c:			; <UNDEFINED> instruction: 0xf7fa4650
    8630:			; <UNDEFINED> instruction: 0x4605eb54
    8634:			; <UNDEFINED> instruction: 0xf0002800
    8638:			; <UNDEFINED> instruction: 0x46028111
    863c:	stmdals	r8, {r0, r1, r4, r5, r6, r8, sp}
    8640:	ldm	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8644:	bleq	44d0c <log_oom_internal@plt+0x41d88>
    8648:	tsthi	r5, r0, asr #5	; <UNPREDICTABLE>
    864c:			; <UNDEFINED> instruction: 0xf7fa4628
    8650:			; <UNDEFINED> instruction: 0xf857e878
    8654:	cdpcs	15, 0, cr6, cr0, cr4, {0}
    8658:			; <UNDEFINED> instruction: 0x4630d058
    865c:	b	11c664c <log_oom_internal@plt+0x11c36c8>
    8660:	stmdacs	r0, {r0, r2, r9, sl, lr}
    8664:			; <UNDEFINED> instruction: 0xf7fad1c9
    8668:	stmdacs	r2, {r1, r2, r5, r7, r8, fp, sp, lr, pc}
    866c:			; <UNDEFINED> instruction: 0xf06fbfd8
    8670:	vceq.i8	d0, d0, d5
    8674:	strtmi	r8, [r8], -r0, asr #2
    8678:			; <UNDEFINED> instruction: 0xf7faad0c
    867c:	ands	lr, sl, r2, ror #16
    8680:			; <UNDEFINED> instruction: 0xf7fa4628
    8684:	stmdacs	r2, {r3, r4, r7, r8, fp, sp, lr, pc}
    8688:			; <UNDEFINED> instruction: 0xf8dfdd39
    868c:			; <UNDEFINED> instruction: 0x46415494
    8690:	ldrmi	pc, [r0], #2271	; 0x8df
    8694:	bicsmi	pc, sp, #64, 4
    8698:	strcs	pc, [ip], #2271	; 0x8df
    869c:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    86a0:	andcs	r4, r3, sl, ror r4
    86a4:	strtvc	pc, [r5], #-1284	; 0xfffffafc
    86a8:	stmib	sp, {r1, sl, lr}^
    86ac:			; <UNDEFINED> instruction: 0xf7fa4500
    86b0:			; <UNDEFINED> instruction: 0x4680ebf6
    86b4:	strtmi	sl, [r8], -ip, lsl #26
    86b8:	stmib	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    86bc:	tstlt	r8, r8, lsl #16
    86c0:	b	ff0c66b0 <log_oom_internal@plt+0xff0c372c>
    86c4:	tstlt	r8, r9, lsl #16
    86c8:	ldmib	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    86cc:	ldrbcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    86d0:	strtcc	pc, [r4], #-2271	; 0xfffff721
    86d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    86d8:	blls	3e2748 <log_oom_internal@plt+0x3df7c4>
    86dc:			; <UNDEFINED> instruction: 0xf04f405a
    86e0:			; <UNDEFINED> instruction: 0xf0400300
    86e4:			; <UNDEFINED> instruction: 0x464081fc
    86e8:	ldc	0, cr11, [sp], #68	; 0x44
    86ec:	pop	{r1, r8, r9, fp, pc}
    86f0:	qsub8mi	r8, r8, r0
    86f4:	ldmdb	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    86f8:	vsub.i8	d2, d0, d2
    86fc:			; <UNDEFINED> instruction: 0xf1c88081
    8700:	stcge	0, cr0, [ip, #-0]
    8704:			; <UNDEFINED> instruction: 0xf1c0b2c0
    8708:	ldrb	r0, [r4, r0, lsl #16]
    870c:	strtcc	pc, [r0], #-2271	; 0xfffff721
    8710:	ldrbtmi	r9, [fp], #-2056	; 0xfffff7f8
    8714:			; <UNDEFINED> instruction: 0xb167699f
    8718:	and	r3, r6, r4, lsl #30
    871c:			; <UNDEFINED> instruction: 0xf7fa2173
    8720:	cdpne	8, 0, cr14, cr5, cr12, {2}
    8724:	adcshi	pc, pc, r0, asr #5
    8728:			; <UNDEFINED> instruction: 0xf8579808
    872c:	bcs	14344 <log_oom_internal@plt+0x113c0>
    8730:			; <UNDEFINED> instruction: 0xf7fad1f4
    8734:	vmlane.f32	s28, s11, s29
    8738:	stmdals	r8, {r2, r3, r5, r6, r8, r9, fp, ip, lr, pc}
    873c:	cmncs	r5, r7, lsl #20
    8740:	ldmda	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8744:	vmull.p8	<illegal reg q8.5>, d0, d5
    8748:	blmi	ffea8a6c <log_oom_internal@plt+0xffea5ae8>
    874c:	ldmib	sp, {r2, r3, r8, sl, fp, sp, pc}^
    8750:			; <UNDEFINED> instruction: 0xf04f1008
    8754:	ldrbtmi	r0, [fp], #-2048	; 0xfffff800
    8758:	stmdapl	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    875c:	movwcs	lr, #35283	; 0x89d3
    8760:	bl	1c46750 <log_oom_internal@plt+0x1c437cc>
    8764:	vmull.p8	<illegal reg q8.5>, d0, d7
    8768:	stmdals	r9, {r1, r2, r8, pc}
    876c:			; <UNDEFINED> instruction: 0xf7faa906
    8770:	vmovne.32	d7[0], lr
    8774:	vmlsl.s<illegal width 8>	q10, d0, d0[0]
    8778:			; <UNDEFINED> instruction: 0xf7fa812c
    877c:	stmdacs	r5, {r2, r3, r4, r8, fp, sp, lr, pc}
    8780:	cmphi	r8, r0, lsl #6	; <UNPREDICTABLE>
    8784:			; <UNDEFINED> instruction: 0xf10d4bec
    8788:			; <UNDEFINED> instruction: 0xf8df0828
    878c:			; <UNDEFINED> instruction: 0x2700b3b0
    8790:			; <UNDEFINED> instruction: 0xa3acf8df
    8794:	stmdals	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    8798:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    879c:	bcc	443fc4 <log_oom_internal@plt+0x441040>
    87a0:	movwcs	r4, #1601	; 0x641
    87a4:			; <UNDEFINED> instruction: 0xf7fa930a
    87a8:			; <UNDEFINED> instruction: 0xf1b0eae6
    87ac:	vqdmlal.s<illegal width 8>	q8, d0, d0
    87b0:	svccs	0x00008173
    87b4:	adcshi	pc, pc, r0
    87b8:	stmdacs	r0, {r1, r3, fp, ip, pc}
    87bc:	rschi	pc, pc, r0
    87c0:	bls	15b748 <log_oom_internal@plt+0x1587c4>
    87c4:	ldmdavs	r1!, {r1, r2, r4, r6, r7, fp, ip, lr}
    87c8:	ldmdavs	r0!, {r5, r7, r8, r9, sl, lr}
    87cc:	bl	13467bc <log_oom_internal@plt+0x1343838>
    87d0:	ldrbmi	r9, [sl], -sl, lsl #16
    87d4:			; <UNDEFINED> instruction: 0xf7fa4651
    87d8:	stmdacs	r0, {r1, r2, r5, r7, fp, sp, lr, pc}
    87dc:	sbchi	pc, r5, r0, asr #6
    87e0:			; <UNDEFINED> instruction: 0xf7fa2000
    87e4:	stmdacs	r5, {r3, r5, r6, r7, fp, sp, lr, pc}
    87e8:			; <UNDEFINED> instruction: 0xf04fbfd8
    87ec:	vsub.i8	d0, d0, d0
    87f0:	stmdals	sl, {r2, r4, r5, r8, pc}
    87f4:			; <UNDEFINED> instruction: 0xf43f2800
    87f8:			; <UNDEFINED> instruction: 0xf7faaf5e
    87fc:	ldrb	lr, [sl, -r6, lsr #20]
    8800:			; <UNDEFINED> instruction: 0x46414dd1
    8804:	vfma.f32	q10, q8, <illegal reg q0.5>
    8808:	bmi	ff459794 <log_oom_internal@plt+0xff456810>
    880c:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    8810:	smlsldx	r4, r6, sl, r4
    8814:			; <UNDEFINED> instruction: 0xf7fa2000
    8818:	stmdacs	r2, {r1, r2, r3, r6, r7, fp, sp, lr, pc}
    881c:	adcshi	pc, r5, r0, lsl #6
    8820:	sfmge	f4, 4, [ip, #-428]	; 0xfffffe54
    8824:			; <UNDEFINED> instruction: 0xf1c3b2db
    8828:	strb	r0, [r4, -r0, lsl #16]
    882c:	vqdmulh.s<illegal width 8>	q10, q8, <illegal reg q4.5>
    8830:	stmibmi	r9, {r0, r1, r3, r5, r6, r7, r9, lr}^
    8834:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8838:	msrvc	CPSR_sc, #12582912	; 0xc00000
    883c:			; <UNDEFINED> instruction: 0xf7fa3103
    8840:	strmi	lr, [r0], r4, lsr #23
    8844:	andcs	lr, r0, r7, lsl r7
    8848:	ldm	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    884c:	stclle	8, cr2, [r8], #-8
    8850:	movweq	pc, #459	; 0x1cb	; <UNPREDICTABLE>
    8854:			; <UNDEFINED> instruction: 0xf1c3b2db
    8858:	str	r0, [ip, -r0, lsl #16]
    885c:	vpadd.i8	d20, d16, d31
    8860:	ldmibmi	pc!, {r2, r4, r5, r6, r7, r9, lr}	; <UNPREDICTABLE>
    8864:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8868:	msrvc	CPSR_sc, #12582912	; 0xc00000
    886c:			; <UNDEFINED> instruction: 0xf7fa3103
    8870:	strmi	lr, [r0], ip, lsl #23
    8874:	strdcs	lr, [r0], -pc	; <UNPREDICTABLE>
    8878:	ldm	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    887c:	stclle	8, cr2, [r7, #8]!
    8880:			; <UNDEFINED> instruction: 0x46594cb8
    8884:	vst1.32	{d20-d21}, [pc :256], r8
    8888:	ldmmi	r8!, {r0, r1, r2, r3, r4, r7, r8, r9, sp, lr}
    888c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    8890:			; <UNDEFINED> instruction: 0xf5024478
    8894:	stmib	sp, {r0, r2, r5, r9, ip, sp, lr}^
    8898:	cfstrdne	mvd2, [r2], {0}
    889c:			; <UNDEFINED> instruction: 0xf7fa2003
    88a0:			; <UNDEFINED> instruction: 0x4680eafe
    88a4:	andcs	lr, r0, r7, ror #13
    88a8:	stm	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    88ac:	ldcle	8, cr2, [r7, #8]!
    88b0:	strtmi	r4, [r9], -pc, lsr #29
    88b4:	vpmax.s8	d20, d16, d31
    88b8:	stcmi	3, cr4, [pc], #1016	; 8cb8 <log_oom_internal@plt+0x5d34>
    88bc:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
    88c0:			; <UNDEFINED> instruction: 0xf502447c
    88c4:	andcs	r7, r3, r5, lsr #4
    88c8:	strcs	lr, [r0], -sp, asr #19
    88cc:			; <UNDEFINED> instruction: 0xf7fa1822
    88d0:	vstrge	s28, [ip, #-920]	; 0xfffffc68
    88d4:	strbt	r4, [lr], r0, lsl #13
    88d8:			; <UNDEFINED> instruction: 0xf7fa2000
    88dc:	stmdacs	r2, {r2, r3, r5, r6, fp, sp, lr, pc}
    88e0:	mcrmi	13, 5, sp, cr6, cr14, {4}
    88e4:	bmi	fe99a190 <log_oom_internal@plt+0xfe99720c>
    88e8:	movwpl	pc, #29248	; 0x7240	; <UNPREDICTABLE>
    88ec:	ldrbtmi	r4, [lr], #-3237	; 0xfffff35b
    88f0:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    88f4:	blmi	fe942890 <log_oom_internal@plt+0xfe93f90c>
    88f8:	bmi	fe910d58 <log_oom_internal@plt+0xfe90ddd4>
    88fc:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    8900:	ldrbtmi	r4, [fp], #-2211	; 0xfffff75d
    8904:			; <UNDEFINED> instruction: 0xf503447a
    8908:	ldrbtmi	r7, [r8], #-805	; 0xfffffcdb
    890c:	andls	r9, r1, r0, lsl #6
    8910:	vhsub.s8	d19, d0, d3
    8914:	andcs	r4, r3, r7, ror #7
    8918:			; <UNDEFINED> instruction: 0xf7fa9602
    891c:	strmi	lr, [r0], r0, asr #21
    8920:	ldcmi	6, cr14, [ip], {169}	; 0xa9
    8924:	bmi	fe71a290 <log_oom_internal@plt+0xfe71730c>
    8928:	mvnmi	pc, #64, 4
    892c:	ldrbtmi	r4, [ip], #-2203	; 0xfffff765
    8930:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    8934:	ldmibmi	sl, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    8938:	bcs	4441a0 <log_oom_internal@plt+0x44121c>
    893c:	ldrbtmi	r9, [r9], #-2058	; 0xfffff7f6
    8940:	svc	0x00f0f7f9
    8944:	ldcle	8, cr2, [r0, #-0]
    8948:	bge	2dafa8 <log_oom_internal@plt+0x2d8024>
    894c:	ldrbtmi	r9, [r9], #-2058	; 0xfffff7f6
    8950:	ldmib	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8954:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    8958:	addshi	pc, r3, r0, asr #5
    895c:	stmdals	fp, {r1, r2, r8, fp, ip, pc}
    8960:	b	fc6950 <log_oom_internal@plt+0xfc39cc>
    8964:			; <UNDEFINED> instruction: 0xf780fab0
    8968:	stmdals	sl, {r0, r1, r2, r3, r4, r5, r6, r8, fp}
    896c:			; <UNDEFINED> instruction: 0xf7fab108
    8970:	stmdals	r9, {r2, r3, r5, r6, r8, fp, sp, lr, pc}
    8974:			; <UNDEFINED> instruction: 0x4640e714
    8978:	ldmda	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    897c:	mcrrle	8, 0, r2, r0, cr2
    8980:	sbcslt	r4, fp, #-1342177273	; 0xb0000007
    8984:	stmdaeq	r0, {r0, r1, r6, r7, r8, ip, sp, lr, pc}
    8988:	mcrmi	6, 4, lr, cr7, cr5, {4}
    898c:	bmi	fe1da238 <log_oom_internal@plt+0xfe1d72b4>
    8990:	movwpl	pc, #12864	; 0x3240	; <UNPREDICTABLE>
    8994:	ldrbtmi	r4, [lr], #-3206	; 0xfffff37a
    8998:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    899c:	stmdals	r9, {r0, r4, r7, r8, r9, sl, sp, lr, pc}
    89a0:	svceq	0x0000f1b9
    89a4:	mrcge	4, 7, APSR_nzcv, cr12, cr15, {3}
    89a8:	rscscc	pc, pc, #79	; 0x4f
    89ac:	mvnscc	pc, #79	; 0x4f
    89b0:	ldm	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    89b4:	ble	ff6101c0 <log_oom_internal@plt+0xff60d23c>
    89b8:	tstls	r5, r8, asr #12
    89bc:	svc	0x00faf7f9
    89c0:	stmdacs	r2, {r0, r2, r8, fp, ip, pc}
    89c4:	addhi	pc, sp, r0, lsl #6
    89c8:	sbcslt	r4, fp, #-1342177276	; 0xb0000004
    89cc:	stmdaeq	r0, {r0, r1, r6, r7, r8, ip, sp, lr, pc}
    89d0:			; <UNDEFINED> instruction: 0xf7f9e70f
    89d4:	stmdacs	r2, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    89d8:	ldmdami	r6!, {r1, r4, r6, r7, r8, sl, fp, ip, lr, pc}^
    89dc:	bmi	1d9a2c8 <log_oom_internal@plt+0x1d97344>
    89e0:			; <UNDEFINED> instruction: 0x63a2f44f
    89e4:	cfldrdmi	mvd4, [r5], #-480	; 0xfffffe20
    89e8:			; <UNDEFINED> instruction: 0xf502447a
    89ec:	ldrbtmi	r7, [ip], #-549	; 0xfffffddb
    89f0:	strcs	lr, [r0], #-2509	; 0xfffff633
    89f4:	andcs	r4, r3, r2, lsl #12
    89f8:			; <UNDEFINED> instruction: 0xf7fa3203
    89fc:	pkhtbmi	lr, r0, r0, asr #20
    8a00:			; <UNDEFINED> instruction: 0x4639e659
    8a04:			; <UNDEFINED> instruction: 0xf7fa4628
    8a08:			; <UNDEFINED> instruction: 0x4c6de9e0
    8a0c:	ldrtmi	r4, [r9], -sp, ror #20
    8a10:	strls	r4, [r1], #-1148	; 0xfffffb84
    8a14:	ldrbtmi	r4, [sl], #-3180	; 0xfffff394
    8a18:	eorvc	pc, r5, #8388608	; 0x800000
    8a1c:	movwpl	pc, #45632	; 0xb240	; <UNPREDICTABLE>
    8a20:	andls	r4, r0, #124, 8	; 0x7c000000
    8a24:	andls	r4, r2, r2, lsr #12
    8a28:	strmi	r2, [r2], #-3
    8a2c:	b	dc6a1c <log_oom_internal@plt+0xdc3a98>
    8a30:	strb	r4, [r0], -r0, lsl #13
    8a34:	strbmi	r4, [r1], -r5, ror #16
    8a38:	vpmax.s8	q10, q0, <illegal reg q10.5>
    8a3c:	ldrbtmi	r5, [r8], #-786	; 0xfffffcee
    8a40:	ldrbtmi	r4, [sl], #-3940	; 0xfffff09c
    8a44:			; <UNDEFINED> instruction: 0xf502447f
    8a48:	stmib	sp, {r0, r2, r5, r9, ip, sp, lr}^
    8a4c:	strmi	r2, [r2], -r0, lsl #14
    8a50:	andcc	r2, r3, #6
    8a54:	b	8c6a44 <log_oom_internal@plt+0x8c3ac0>
    8a58:	ldmdami	pc, {r2, r4, r7, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    8a5c:	bmi	17d0e64 <log_oom_internal@plt+0x17cdee0>
    8a60:	teqpl	r1, #64, 4	; <UNPREDICTABLE>
    8a64:	cfldrdmi	mvd4, [lr], {120}	; 0x78
    8a68:	sxtab16mi	r4, r8, sl, ror #8
    8a6c:			; <UNDEFINED> instruction: 0xf502447c
    8a70:	stmib	sp, {r0, r2, r5, r9, ip, sp, lr}^
    8a74:	strmi	r2, [r2], -r0, lsl #8
    8a78:	andcc	r2, r3, #6
    8a7c:	b	3c6a6c <log_oom_internal@plt+0x3c3ae8>
    8a80:			; <UNDEFINED> instruction: 0x4638e6b7
    8a84:	svc	0x0096f7f9
    8a88:	ldcle	8, cr2, [lr], {2}
    8a8c:	movweq	pc, #457	; 0x1c9	; <UNPREDICTABLE>
    8a90:			; <UNDEFINED> instruction: 0xf1c3b2db
    8a94:	strt	r0, [ip], r0, lsl #16
    8a98:			; <UNDEFINED> instruction: 0xf7f92000
    8a9c:	stmdacs	r2, {r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}
    8aa0:	mrrcmi	13, 15, sp, r0, cr4
    8aa4:	bmi	141a3d0 <log_oom_internal@plt+0x141744c>
    8aa8:	tstpl	r9, #64, 4	; <UNPREDICTABLE>
    8aac:	ldrbtmi	r4, [ip], #-2127	; 0xfffff7b1
    8ab0:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    8ab4:	eorvc	pc, r5, #8388608	; 0x800000
    8ab8:	strcs	lr, [r0], #-2509	; 0xfffff633
    8abc:	andcs	r4, r3, r2, lsl #12
    8ac0:			; <UNDEFINED> instruction: 0xf7fa3203
    8ac4:	strmi	lr, [r0], ip, ror #19
    8ac8:	mcrrmi	6, 9, lr, r9, cr3
    8acc:	bmi	125a3f8 <log_oom_internal@plt+0x1257474>
    8ad0:	msrpl	CPSR_s, #64, 4
    8ad4:	ldrbtmi	r4, [ip], #-2120	; 0xfffff7b8
    8ad8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    8adc:			; <UNDEFINED> instruction: 0xf7fae7ea
    8ae0:	mcrrmi	8, 3, lr, r6, cr6
    8ae4:	teqpl	sp, #64, 4	; <UNPREDICTABLE>
    8ae8:	stmdami	r6, {r0, r2, r6, r9, fp, lr}^
    8aec:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    8af0:			; <UNDEFINED> instruction: 0xe7df4478
    8af4:	andeq	r6, r1, r8, asr r7
    8af8:	strdeq	r0, [r0], -ip
    8afc:	andeq	r6, r1, r4, lsr r7
    8b00:	andeq	r4, r0, lr, asr #26
    8b04:	andeq	r4, r0, r8, asr sp
    8b08:	andeq	r4, r0, lr, lsl #26
    8b0c:	andeq	r4, r0, r2, lsr #26
    8b10:	andeq	r5, r0, r6, ror #13
    8b14:	andeq	r4, r0, r6, ror #26
    8b18:	andeq	r4, r0, ip, asr #26
    8b1c:	andeq	r4, r0, r6, asr sp
    8b20:	andeq	r4, r0, r8, asr #17
    8b24:	muleq	r0, sl, r7
    8b28:	andeq	r3, r0, r8, ror r2
    8b2c:	strdeq	r6, [r1], -r0
    8b30:	andeq	r6, r1, sl, lsl #18
    8b34:	andeq	r6, r1, r6, asr #17
    8b38:	andeq	r4, r0, r8, ror #24
    8b3c:	muleq	r0, r0, ip
    8b40:	muleq	r0, lr, ip
    8b44:	andeq	r0, r0, ip, lsl r3
    8b48:	andeq	r4, r0, r8, asr r7
    8b4c:	andeq	r5, r0, sl, lsr #12
    8b50:	andeq	r3, r0, r8, lsl #2
    8b54:	andeq	r5, r0, r4, lsl #12
    8b58:	andeq	r3, r0, r2, ror #1
    8b5c:	ldrdeq	r5, [r0], -r4
    8b60:	strheq	r3, [r0], -r2
    8b64:	ldrdeq	r4, [r0], -r8
    8b68:	andeq	r5, r0, sl, lsr #11
    8b6c:	andeq	r3, r0, r8, lsl #1
    8b70:	andeq	r4, r0, r8, lsr #13
    8b74:	andeq	r5, r0, sl, ror r5
    8b78:	andeq	r3, r0, r8, asr r0
    8b7c:	andeq	r4, r0, r6, ror r6
    8b80:	andeq	r5, r0, r8, asr #10
    8b84:	andeq	r3, r0, r6, lsr #32
    8b88:	andeq	r5, r0, r6, lsr r5
    8b8c:	andeq	r3, r0, r4, lsl r0
    8b90:	andeq	r4, r0, sl, lsl sl
    8b94:	andeq	r4, r0, r6, lsr r6
    8b98:	andeq	r5, r0, r8, lsl #10
    8b9c:	andeq	r2, r0, r6, ror #31
    8ba0:	muleq	r0, lr, r9
    8ba4:	andeq	r5, r0, r6, ror #6
    8ba8:	andeq	r4, r0, lr, asr #11
    8bac:	andeq	r5, r0, r0, lsr #9
    8bb0:	andeq	r2, r0, lr, ror pc
    8bb4:	andeq	r2, r0, r4, lsr pc
    8bb8:	andeq	r5, r0, r0, asr r4
    8bbc:			; <UNDEFINED> instruction: 0x000049b2
    8bc0:	andeq	r4, r0, ip, asr #18
    8bc4:	andeq	r5, r0, r2, lsr #8
    8bc8:	strdeq	r2, [r0], -r8
    8bcc:	ldrdeq	r2, [r0], -sl
    8bd0:	strdeq	r5, [r0], -r6
    8bd4:	andeq	r4, r0, ip, ror r9
    8bd8:			; <UNDEFINED> instruction: 0x00002eb4
    8bdc:	ldrdeq	r5, [r0], -r0
    8be0:	andeq	r4, r0, r8, ror #19
    8be4:	andeq	r4, r0, r2, lsr r9
    8be8:	andeq	r5, r0, r8, lsl #7
    8bec:	andeq	r2, r0, r6, ror #28
    8bf0:	andeq	r4, r0, r2, lsr r9
    8bf4:	andeq	r5, r0, r0, ror #6
    8bf8:	andeq	r2, r0, lr, lsr lr
    8bfc:	andeq	r4, r0, r8, lsl #19
    8c00:	andeq	r5, r0, sl, asr #6
    8c04:	andeq	r2, r0, r8, lsr #28
    8c08:	bmi	bdb8c8 <log_oom_internal@plt+0xbd8944>
    8c0c:	ldrlt	r4, [r0, #-1147]!	; 0xfffffb85
    8c10:	ldmpl	sp, {r0, r1, r7, ip, sp, pc}
    8c14:	stmdavs	r8!, {r2, r3, r9, sl, lr}
    8c18:	svc	0x007af7f9
    8c1c:	svc	0x00baf7f9
    8c20:	stcle	8, cr2, [sl, #-0]
    8c24:			; <UNDEFINED> instruction: 0xf7f92000
    8c28:	stmdacs	r2, {r1, r2, r6, r7, r9, sl, fp, sp, lr, pc}
    8c2c:			; <UNDEFINED> instruction: 0xf06fbfd8
    8c30:	cfldrsle	mvf0, [r0], #-84	; 0xffffffac
    8c34:	andlt	r4, r3, r0, lsr #12
    8c38:	blmi	938100 <log_oom_internal@plt+0x93517c>
    8c3c:	ldrbtmi	r6, [fp], #-2089	; 0xfffff7d7
    8c40:			; <UNDEFINED> instruction: 0xf7f96818
    8c44:	stmdbmi	r2!, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    8c48:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8c4c:	stc2	7, cr15, [r2], {255}	; 0xff
    8c50:	blle	ffbd0468 <log_oom_internal@plt+0xffbcd4e4>
    8c54:			; <UNDEFINED> instruction: 0xf7f96828
    8c58:	mcrne	13, 0, lr, cr4, cr10, {6}
    8c5c:	andcs	sp, r0, sl, ror #21
    8c60:	mcr	7, 5, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    8c64:	svclt	0x00de2802
    8c68:	rsclt	r4, r4, #100, 4	; 0x40000006
    8c6c:	sfmle	f4, 2, [r1, #400]!	; 0x190
    8c70:	bmi	61a4fc <log_oom_internal@plt+0x617578>
    8c74:	andcs	r4, r3, r8, lsl ip
    8c78:	ldrbtmi	r4, [sl], #-3352	; 0xfffff2e8
    8c7c:	strmi	r4, [r2], #-1148	; 0xfffffb84
    8c80:	strtvc	pc, [r7], #-1284	; 0xfffffafc
    8c84:	vqshl.s8	q10, <illegal reg q14.5>, q0
    8c88:	stmib	sp, {r2, r4, r6, r8, r9, ip, lr}^
    8c8c:			; <UNDEFINED> instruction: 0xf7fa4500
    8c90:	strmi	lr, [r4], -r6, lsl #18
    8c94:	ldmdami	r2, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    8c98:	movtpl	pc, #37440	; 0x9240	; <UNPREDICTABLE>
    8c9c:	tstcs	r6, r1, lsl sl
    8ca0:	ldrbtmi	r4, [r8], #-3089	; 0xfffff3ef
    8ca4:	vmvn.i32	q10, #4849664	; 0x004a0000
    8ca8:	ldrbtmi	r0, [ip], #-256	; 0xffffff00
    8cac:	eorvc	pc, r7, r0, lsl #10
    8cb0:	stmib	sp, {r0, r1, r9, ip, sp}^
    8cb4:	andcs	r0, r3, r0, lsl #8
    8cb8:	ldm	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8cbc:	strtmi	r4, [r0], -r4, lsl #12
    8cc0:	ldclt	0, cr11, [r0, #-12]!
    8cc4:	strheq	r6, [r1], -r8
    8cc8:	andeq	r0, r0, ip, lsl r3
    8ccc:	andeq	r6, r1, r2, asr #7
    8cd0:			; <UNDEFINED> instruction: 0xffffe59f
    8cd4:	muleq	r0, lr, ip
    8cd8:			; <UNDEFINED> instruction: 0x000051bc
    8cdc:	andeq	r4, r0, ip, asr r8
    8ce0:	muleq	r0, r6, r1
    8ce4:	andeq	r2, r0, r4, ror ip
    8ce8:	andeq	r4, r0, r6, ror #15
    8cec:	strmi	r4, [r8], -r5, lsl #22
    8cf0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    8cf4:	stmdbmi	r4, {r0, r1, r4, r8, fp, ip, sp, pc}
    8cf8:	strt	r4, [fp], #-1145	; 0xfffffb87
    8cfc:	ldrbtmi	r4, [r9], #-2307	; 0xfffff6fd
    8d00:	svclt	0x0000e428
    8d04:	andeq	r6, r1, ip, lsr #6
    8d08:			; <UNDEFINED> instruction: 0xffffcff1
    8d0c:			; <UNDEFINED> instruction: 0xffffe4fb
    8d10:	blmi	fe1db730 <log_oom_internal@plt+0xfe1d87ac>
    8d14:	push	{r1, r3, r4, r5, r6, sl, lr}
    8d18:	strcs	r4, [r0, #-496]	; 0xfffffe10
    8d1c:	ldmpl	r3, {r1, r2, r3, r7, ip, sp, pc}^
    8d20:	strtmi	r4, [r8], -lr, lsl #12
    8d24:	ldmdavs	fp, {r0, r3, r8, fp, sp, pc}
    8d28:			; <UNDEFINED> instruction: 0xf04f930d
    8d2c:	stmib	sp, {r8, r9}^
    8d30:	stmib	sp, {r3, r8, sl, ip, lr}^
    8d34:	strls	r5, [ip, #-1290]	; 0xfffffaf6
    8d38:	blx	1d46d3c <log_oom_internal@plt+0x1d43db8>
    8d3c:	blle	1c90554 <log_oom_internal@plt+0x1c8d5d0>
    8d40:	stmdbge	r8, {r2, r3, r4, r5, r6, fp, lr}
    8d44:	ldmvs	r3!, {r2, r3, r4, r5, r6, r9, fp, lr}
    8d48:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    8d4c:	andcs	lr, r0, sp, asr #19
    8d50:	ldmdavs	r2!, {r0, r3, fp, ip, pc}^
    8d54:	mcr	7, 7, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    8d58:	blle	1050570 <log_oom_internal@plt+0x104d5ec>
    8d5c:	ldmib	r6, {r0, r1, r2, r4, r5, r6, r8, fp, lr}^
    8d60:	stmdals	r8, {r0, r1, r8, r9, sp}
    8d64:			; <UNDEFINED> instruction: 0xf7fa4479
    8d68:	cdpne	8, 0, cr14, cr4, cr12, {6}
    8d6c:	ldmdbvs	r2!, {r0, r2, r3, r4, r6, r8, r9, fp, ip, lr, pc}^
    8d70:	stmdals	r8, {r1, r2, r4, r5, r6, r8, sp}
    8d74:	svc	0x0050f7f9
    8d78:	blle	1e50590 <log_oom_internal@plt+0x1e4d60c>
    8d7c:	bge	1e3348 <log_oom_internal@plt+0x1e03c4>
    8d80:			; <UNDEFINED> instruction: 0xf1069808
    8d84:	movwls	r0, #29464	; 0x7318
    8d88:	mcr2	7, 0, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    8d8c:	blle	12905a4 <log_oom_internal@plt+0x128d620>
    8d90:			; <UNDEFINED> instruction: 0xf7f99808
    8d94:	mcrne	15, 0, lr, cr4, cr14, {3}
    8d98:	blls	1ffb84 <log_oom_internal@plt+0x1fcc00>
    8d9c:	stccs	8, cr6, [r0], {28}
    8da0:	addhi	pc, lr, r0
    8da4:			; <UNDEFINED> instruction: 0xf7f94628
    8da8:	stmdacs	r2, {r1, r2, r9, sl, fp, sp, lr, pc}
    8dac:			; <UNDEFINED> instruction: 0xf06fbfd8
    8db0:	cfldrsle	mvf0, [r8, #-84]!	; 0xffffffac
    8db4:	tstcs	r6, r2, ror #16
    8db8:	vmull.s<illegal width 8>	q10, d4, d2[4]
    8dbc:	stfmie	f0, [r2], #-0
    8dc0:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    8dc4:	eorvc	pc, fp, r0, lsl #10
    8dc8:	andcc	r4, r3, #124, 8	; 0x7c000000
    8dcc:	streq	lr, [r0], #-2509	; 0xfffff633
    8dd0:			; <UNDEFINED> instruction: 0x03baf640
    8dd4:	stcge	0, cr2, [sl, #-12]
    8dd8:	stmda	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8ddc:	and	r4, r8, r4, lsl #12
    8de0:			; <UNDEFINED> instruction: 0xf7f94628
    8de4:	stmdacs	r2, {r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    8de8:	rsbmi	sp, r0, #11776	; 0x2e00
    8dec:	sbclt	sl, r0, #640	; 0x280
    8df0:	strtmi	r4, [r8], -r4, asr #4
    8df4:	mcr	7, 1, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    8df8:	tstlt	r8, r8, lsl #16
    8dfc:	svc	0x0024f7f9
    8e00:	tstlt	r8, r9, lsl #16
    8e04:	mrc	7, 1, APSR_nzcv, cr6, cr9, {7}
    8e08:	blmi	125b750 <log_oom_internal@plt+0x12587cc>
    8e0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8e10:	blls	362e80 <log_oom_internal@plt+0x35fefc>
    8e14:			; <UNDEFINED> instruction: 0xf04f405a
    8e18:			; <UNDEFINED> instruction: 0xf0400300
    8e1c:	strtmi	r8, [r0], -r5, lsl #1
    8e20:	pop	{r1, r2, r3, ip, sp, pc}
    8e24:	stfged	f0, [sl, #-960]	; 0xfffffc40
    8e28:	strtmi	lr, [r8], -r3, ror #15
    8e2c:	stcl	7, cr15, [r2, #996]	; 0x3e4
    8e30:	ldclle	8, cr2, [sl, #8]
    8e34:	strtmi	r4, [r1], -r6, asr #26
    8e38:			; <UNDEFINED> instruction: 0xf6404a46
    8e3c:	mcrrmi	3, 10, r0, r6, cr10
    8e40:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    8e44:	and	r4, r8, ip, ror r4
    8e48:	strtmi	r4, [r1], -r4, asr #26
    8e4c:			; <UNDEFINED> instruction: 0xf6404a44
    8e50:	mcrrmi	3, 10, r0, r4, cr6
    8e54:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    8e58:			; <UNDEFINED> instruction: 0xf504447c
    8e5c:	andcs	r7, r3, fp, lsr #8
    8e60:	strmi	lr, [r0, #-2509]	; 0xfffff633
    8e64:			; <UNDEFINED> instruction: 0xf7fa4402
    8e68:	stcge	8, cr14, [sl, #-104]	; 0xffffff98
    8e6c:	strb	r4, [r0, r4, lsl #12]
    8e70:			; <UNDEFINED> instruction: 0xf7f94628
    8e74:	stmdacs	r2, {r5, r7, r8, sl, fp, sp, lr, pc}
    8e78:	ldcmi	13, cr13, [fp, #-732]!	; 0xfffffd24
    8e7c:	bmi	eda708 <log_oom_internal@plt+0xed7784>
    8e80:			; <UNDEFINED> instruction: 0x03aef640
    8e84:	ldrbtmi	r4, [sp], #-3130	; 0xfffff3c6
    8e88:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    8e8c:	strtmi	lr, [r8], -r5, ror #15
    8e90:	ldc	7, cr15, [r0, #996]	; 0x3e4
    8e94:	stcle	8, cr2, [r8, #8]!
    8e98:	bmi	d9a724 <log_oom_internal@plt+0xd977a0>
    8e9c:	andcs	r4, r3, r6, lsr ip
    8ea0:	ldrbtmi	r4, [sl], #-3382	; 0xfffff2ca
    8ea4:			; <UNDEFINED> instruction: 0xf502447c
    8ea8:	ldrbtmi	r7, [sp], #-555	; 0xfffffdd5
    8eac:			; <UNDEFINED> instruction: 0x03b7f640
    8eb0:	strcs	lr, [r0, #-2509]	; 0xfffff633
    8eb4:			; <UNDEFINED> instruction: 0xf7f91822
    8eb8:	stcge	15, cr14, [sl, #-968]	; 0xfffffc38
    8ebc:	ldr	r4, [r8, r4, lsl #12]
    8ec0:	vstrge	d4, [sl, #-188]	; 0xffffff44
    8ec4:	ldrdne	lr, [r8], -sp
    8ec8:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8ecc:	ldmib	r3, {sl, ip, lr}^
    8ed0:			; <UNDEFINED> instruction: 0xf7f92308
    8ed4:	mcrne	15, 0, lr, cr7, cr8, {5}
    8ed8:	strtmi	sp, [r0], -fp, lsl #21
    8edc:	stcl	7, cr15, [sl, #-996]!	; 0xfffffc1c
    8ee0:	svclt	0x00de2802
    8ee4:	sbclt	r4, r0, #120, 4	; 0x80000007
    8ee8:	sfmle	f4, 4, [r2, #272]	; 0x110
    8eec:			; <UNDEFINED> instruction: 0x46284639
    8ef0:	stmdavs	r3, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    8ef4:	svc	0x0068f7f9
    8ef8:	ldrtmi	r4, [r9], -r2, lsr #20
    8efc:			; <UNDEFINED> instruction: 0xf6404c22
    8f00:			; <UNDEFINED> instruction: 0x960303be
    8f04:	mcrmi	4, 1, r4, cr1, cr10, {3}
    8f08:			; <UNDEFINED> instruction: 0xf502447c
    8f0c:	strls	r7, [r1], #-555	; 0xfffffdd5
    8f10:	andls	r4, r0, #2113929216	; 0x7e000000
    8f14:	andhi	pc, r8, sp, asr #17
    8f18:	andls	r4, r4, r2, lsr r6
    8f1c:	strmi	r2, [r2], #-3
    8f20:	svc	0x00bcf7f9
    8f24:	strb	r4, [r4, -r4, lsl #12]!
    8f28:	mrc	7, 0, APSR_nzcv, cr0, cr9, {7}
    8f2c:			; <UNDEFINED> instruction: 0x00015fb0
    8f30:	strdeq	r0, [r0], -ip
    8f34:			; <UNDEFINED> instruction: 0x000047b8
    8f38:			; <UNDEFINED> instruction: 0x000047ba
    8f3c:	andeq	r3, r0, r8, asr r2
    8f40:	andeq	r5, r0, r8, ror r0
    8f44:	andeq	r2, r0, r6, asr fp
    8f48:	andeq	r4, r0, ip, asr r7
    8f4c:			; <UNDEFINED> instruction: 0x00015eb8
    8f50:	andeq	r4, r0, r4, lsr #2
    8f54:	ldrdeq	r2, [r0], -r6
    8f58:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    8f5c:	andeq	r4, r0, r0, lsl r1
    8f60:	andeq	r2, r0, r2, asr #21
    8f64:	andeq	r4, r0, r0, ror #31
    8f68:	ldrdeq	r4, [r0], -lr
    8f6c:	muleq	r0, r0, sl
    8f70:	andeq	r4, r0, lr, lsr #31
    8f74:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    8f78:	andeq	r2, r0, r4, ror sl
    8f7c:	strheq	r4, [r0], -sl
    8f80:	andeq	r6, r1, r4, asr r1
    8f84:	andeq	r4, r0, r4, lsr pc
    8f88:	andeq	r4, r0, r0, asr #12
    8f8c:	andeq	r2, r0, r8, lsl #20
    8f90:			; <UNDEFINED> instruction: 0x20004ab5
    8f94:	push	{r0, r2, r4, r5, r7, r8, r9, fp, lr}
    8f98:	ldrbtmi	r4, [sl], #-4080	; 0xfffff010
    8f9c:			; <UNDEFINED> instruction: 0xf8dfb093
    8fa0:	ldrdls	r8, [r6, -r0]
    8fa4:	ldmpl	r3, {r1, r3, r8, fp, sp, pc}^
    8fa8:	cfstrsls	mvf4, [r6], {248}	; 0xf8
    8fac:	tstls	r1, #1769472	; 0x1b0000
    8fb0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8fb4:	stmib	sp, {r1, r3, ip, pc}^
    8fb8:	andsls	r0, r0, lr
    8fbc:			; <UNDEFINED> instruction: 0xf932f7ff
    8fc0:	svclt	0x00bc1e05
    8fc4:	movwls	sl, #27406	; 0x6b0e
    8fc8:	addhi	pc, r2, r0, asr #5
    8fcc:			; <UNDEFINED> instruction: 0xf1046922
    8fd0:	bcs	a818 <log_oom_internal@plt+0x7894>
    8fd4:	adchi	pc, sp, r0
    8fd8:	addsge	pc, r8, #14614528	; 0xdf0000
    8fdc:			; <UNDEFINED> instruction: 0xf8dfab0c
    8fe0:			; <UNDEFINED> instruction: 0xf8dfb298
    8fe4:	ldrbtmi	r9, [sl], #664	; 0x298
    8fe8:	ldrbtmi	r9, [fp], #775	; 0x307
    8fec:	ldrbtmi	sl, [r9], #2830	; 0xb0e
    8ff0:	movwls	r4, #26199	; 0x6657
    8ff4:	bcs	810b4 <log_oom_internal@plt+0x7e130>
    8ff8:	andle	r9, r2, sp, lsl #10
    8ffc:			; <UNDEFINED> instruction: 0xf7f96a98
    9000:	ldmib	sp, {r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}^
    9004:	bge	34d038 <log_oom_internal@plt+0x34a0b4>
    9008:	mcrr2	7, 15, pc, r8, cr13	; <UNPREDICTABLE>
    900c:	vmlal.s8	q9, d0, d0
    9010:	ldmibmi	fp, {r0, r1, r5, r6, r7, pc}
    9014:	bmi	fe6d1c1c <log_oom_internal@plt+0xfe6cec98>
    9018:	stmdals	sp, {r0, r3, r4, r5, r6, sl, lr}
    901c:			; <UNDEFINED> instruction: 0xf8586809
    9020:	stmdbcs	r2, {r1, sp}
    9024:	svclt	0x000c6812
    9028:	tstcs	r1, r2, lsl r1
    902c:	bl	fe6c7018 <log_oom_internal@plt+0xfe6c4094>
    9030:	tstlt	r8, sp, lsl #16
    9034:	ldcl	7, cr15, [r0], #-996	; 0xfffffc1c
    9038:			; <UNDEFINED> instruction: 0xf7f9980c
    903c:	stmdacs	r0, {r1, r2, r3, r5, r8, sl, fp, sp, lr, pc}
    9040:	adchi	pc, sp, r0, asr #5
    9044:	tstlt	r8, ip, lsl #16
    9048:	ldcl	7, cr15, [lr, #996]!	; 0x3e4
    904c:	svccs	0x0004f856
    9050:	rsbsle	r2, r0, r0, lsl #20
    9054:	ldrbmi	r6, [fp], -r1, ror #17
    9058:	strcs	r9, [r0, #-517]	; 0xfffffdfb
    905c:	strls	r9, [r3, -r7, lsl #20]
    9060:	andls	r9, r2, #4, 2
    9064:	stmdals	sl, {r1, r2, r9, fp, ip, pc}
    9068:	strpl	lr, [fp, #-2509]	; 0xfffff633
    906c:	andls	lr, r0, #3358720	; 0x334000
    9070:	andne	lr, r1, #212, 18	; 0x350000
    9074:	mrc	7, 6, APSR_nzcv, cr10, cr9, {7}
    9078:	blle	1793080 <log_oom_internal@plt+0x17900fc>
    907c:	bge	2ef0b4 <log_oom_internal@plt+0x2ec130>
    9080:	msreq	CPSR_sxc, sp, lsl #2
    9084:	ldc	7, cr15, [ip, #996]!	; 0x3e4
    9088:	blle	1813090 <log_oom_internal@plt+0x181010c>
    908c:	cmncs	r6, fp, lsl #20
    9090:			; <UNDEFINED> instruction: 0xf7f9980c
    9094:	stmdacs	r0, {r1, r2, r5, r8, sl, fp, sp, lr, pc}
    9098:	blmi	1effe64 <log_oom_internal@plt+0x1efcee0>
    909c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    90a0:			; <UNDEFINED> instruction: 0xd1a82a00
    90a4:	mlapl	ip, r3, r8, pc	; <UNPREDICTABLE>
    90a8:	bvs	fe635dc4 <log_oom_internal@plt+0xfe632e40>
    90ac:	svc	0x0004f7f9
    90b0:	stmdals	ip, {r2, r4, r5, r6, r8, fp, lr}
    90b4:	movwcs	r2, #514	; 0x202
    90b8:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    90bc:			; <UNDEFINED> instruction: 0xf7f96809
    90c0:	stmdacs	r0, {r1, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    90c4:			; <UNDEFINED> instruction: 0x4605dab8
    90c8:	tstlt	r8, ip, lsl #16
    90cc:	ldc	7, cr15, [ip, #996]!	; 0x3e4
    90d0:			; <UNDEFINED> instruction: 0xf7f99806
    90d4:	stmdals	sl, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    90d8:			; <UNDEFINED> instruction: 0xf7f9b108
    90dc:	bmi	1b04414 <log_oom_internal@plt+0x1b01490>
    90e0:	ldrbtmi	r4, [sl], #-2914	; 0xfffff49e
    90e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    90e8:	subsmi	r9, sl, r1, lsl fp
    90ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    90f0:	adcshi	pc, r8, r0, asr #32
    90f4:	andslt	r4, r3, r8, lsr #12
    90f8:	svchi	0x00f0e8bd
    90fc:	stmdals	fp, {r0, r5, r6, r8, r9, fp, lr}
    9100:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9104:	ldrdne	pc, [r0], -sl
    9108:	mrc	7, 6, APSR_nzcv, cr12, cr9, {7}
    910c:	ldrdne	pc, [r0], -sl
    9110:			; <UNDEFINED> instruction: 0xf7f92020
    9114:			; <UNDEFINED> instruction: 0xf8daedf4
    9118:	stmdals	ip, {ip}
    911c:			; <UNDEFINED> instruction: 0xf7fe462a
    9120:	stmdacs	r0, {r0, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    9124:			; <UNDEFINED> instruction: 0xf8dadb7f
    9128:	andcs	r1, sl, r0
    912c:	stcl	7, cr15, [r6, #996]!	; 0x3e4
    9130:	blge	3c2f40 <log_oom_internal@plt+0x3bffbc>
    9134:	strcs	r9, [r0, #-774]	; 0xfffffcfa
    9138:	strmi	lr, [r7], -sl, asr #15
    913c:			; <UNDEFINED> instruction: 0xf7f94628
    9140:	stmdacs	r2, {r1, r3, r4, r5, sl, fp, sp, lr, pc}
    9144:	rsbsmi	sp, fp, #80, 24	; 0x5000
    9148:	subsmi	fp, sp, #-1342177267	; 0xb000000d
    914c:			; <UNDEFINED> instruction: 0x4607e7bc
    9150:			; <UNDEFINED> instruction: 0xf7f94628
    9154:	stmdacs	r2, {r4, r5, sl, fp, sp, lr, pc}
    9158:	stclmi	13, cr13, [sp, #-980]	; 0xfffffc2c
    915c:	bmi	135aa48 <log_oom_internal@plt+0x1357ac4>
    9160:	msreq	SPSR_fsx, #64, 12	; 0x4000000
    9164:	ldrbtmi	r4, [sp], #-3148	; 0xfffff3b4
    9168:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    916c:	eorvc	pc, pc, #8388608	; 0x800000
    9170:	stmib	sp, {r0, r1, sp}^
    9174:	stmdane	r2!, {r8, sl, sp}
    9178:	mrc	7, 4, APSR_nzcv, cr0, cr9, {7}
    917c:	strmi	lr, [r7], -r3, lsr #15
    9180:			; <UNDEFINED> instruction: 0xf7f94628
    9184:	stmdacs	r2, {r3, r4, sl, fp, sp, lr, pc}
    9188:	stclmi	13, cr13, [r4, #-884]	; 0xfffffc8c
    918c:	bmi	111aa78 <log_oom_internal@plt+0x1117af4>
    9190:	cmneq	r2, #64, 12	; 0x4000000	; <UNPREDICTABLE>
    9194:	ldrbtmi	r4, [sp], #-3139	; 0xfffff3bd
    9198:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    919c:	strmi	lr, [r5], -r6, ror #15
    91a0:			; <UNDEFINED> instruction: 0xf7f92000
    91a4:	stmdacs	r2, {r3, sl, fp, sp, lr, pc}
    91a8:	rsbmi	fp, fp, #888	; 0x378
    91ac:	subsmi	fp, sp, #-1342177267	; 0xb000000d
    91b0:	bmi	f807e0 <log_oom_internal@plt+0xf7d85c>
    91b4:	ldcmi	6, cr4, [sp], #-164	; 0xffffff5c
    91b8:	cdpmi	0, 3, cr2, cr13, cr3, {0}
    91bc:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    91c0:	eorvc	pc, pc, #8388608	; 0x800000
    91c4:			; <UNDEFINED> instruction: 0xf640447e
    91c8:	stmib	sp, {r0, r1, r4, r7, r8, r9}^
    91cc:	stmdane	r2!, {r9, sl, sp}
    91d0:	mcr	7, 3, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    91d4:	ldrb	r4, [r7, -r5, lsl #12]!
    91d8:	stmdals	sp, {r0, r2, r9, sl, lr}
    91dc:			; <UNDEFINED> instruction: 0xf43f2800
    91e0:			; <UNDEFINED> instruction: 0xf7f9af73
    91e4:			; <UNDEFINED> instruction: 0xe76feb9a
    91e8:	stmdals	r6, {r0, r3, r4, r5, r9, sl, lr}
    91ec:	ldrdhi	pc, [ip], -r4
    91f0:			; <UNDEFINED> instruction: 0xf7f96836
    91f4:	stcmi	13, cr14, [pc], #-936	; 8e54 <log_oom_internal@plt+0x5ed0>
    91f8:	bmi	bdaae4 <log_oom_internal@plt+0xbd7b60>
    91fc:	msreq	SPSR_f, #64, 12	; 0x4000000
    9200:	ldrbtmi	r4, [ip], #-3374	; 0xfffff2d2
    9204:			; <UNDEFINED> instruction: 0xf504447a
    9208:	ldrbtmi	r7, [sp], #-1071	; 0xfffffbd1
    920c:	strls	r3, [r1, #-515]	; 0xfffffdfd
    9210:	andhi	pc, ip, sp, asr #17
    9214:	strls	r9, [r0], #-1538	; 0xfffff9fe
    9218:	andcs	r9, r3, r4
    921c:	mrc	7, 1, APSR_nzcv, cr14, cr9, {7}
    9220:	andls	r4, r7, r5, lsl #12
    9224:	andls	lr, r7, r0, asr r7
    9228:			; <UNDEFINED> instruction: 0xf7f94628
    922c:	stmdbls	r7, {r2, r6, r7, r8, r9, fp, sp, lr, pc}
    9230:	svclt	0x00de2802
    9234:	sbcslt	r4, fp, #-1342177276	; 0xb0000004
    9238:			; <UNDEFINED> instruction: 0xf77f425d
    923c:	stcmi	15, cr10, [r0], #-276	; 0xfffffeec
    9240:	bmi	811254 <log_oom_internal@plt+0x80e2d0>
    9244:	orreq	pc, ip, #64, 12	; 0x4000000
    9248:	ldrbtmi	r4, [ip], #-3359	; 0xfffff2e1
    924c:	ldrbtmi	r4, [sp], #-1146	; 0xfffffb86
    9250:	eorvc	pc, pc, #8388608	; 0x800000
    9254:	strcs	lr, [r0, #-2509]	; 0xfffff633
    9258:	strmi	r4, [r2], #-1570	; 0xfffff9de
    925c:	mrc	7, 0, APSR_nzcv, cr14, cr9, {7}
    9260:	ldr	r4, [r1, -r5, lsl #12]!
    9264:	ldcl	7, cr15, [r2], #-996	; 0xfffffc1c
    9268:	andeq	r5, r1, sl, lsr #26
    926c:	strdeq	r0, [r0], -ip
    9270:	andeq	r5, r1, ip, lsl sp
    9274:	ldrdeq	r2, [r0], -r6
    9278:	andeq	r4, r0, sl, lsl r5
    927c:	andeq	r4, r0, sl, lsl #11
    9280:	andeq	r6, r1, r4
    9284:	andeq	r0, r0, ip, lsl r3
    9288:	andeq	r5, r1, r0, lsl #31
    928c:	andeq	r5, r1, r2, ror #23
    9290:	andeq	r3, r0, r2, ror #19
    9294:	ldrdeq	r4, [r0], -r0
    9298:	andeq	r2, r0, lr, lsr #15
    929c:			; <UNDEFINED> instruction: 0x000039b2
    92a0:	andeq	r4, r0, r0, lsr #25
    92a4:	andeq	r2, r0, lr, ror r7
    92a8:	andeq	r4, r0, ip, ror ip
    92ac:	andeq	r2, r0, sl, asr r7
    92b0:	andeq	r3, r0, r4, lsl #19
    92b4:	andeq	r4, r0, r6, lsr ip
    92b8:	andeq	r2, r0, r4, lsl r7
    92bc:	andeq	r4, r0, r2, ror r3
    92c0:	andeq	r2, r0, lr, asr #13
    92c4:	andeq	r4, r0, ip, ror #23
    92c8:	strdeq	r3, [r0], -sl
    92cc:	blmi	18dbc5c <log_oom_internal@plt+0x18d8cd8>
    92d0:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    92d4:	addlt	r2, r6, r0, lsl #12
    92d8:			; <UNDEFINED> instruction: 0x460d58d3
    92dc:	stmdbge	r3, {r4, r5, r9, sl, lr}
    92e0:	movwls	r6, #22555	; 0x581b
    92e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    92e8:	strvs	lr, [r2], -sp, asr #19
    92ec:			; <UNDEFINED> instruction: 0xff9af7fe
    92f0:	blle	c90b08 <log_oom_internal@plt+0xc8db84>
    92f4:	stmdbge	r2, {r3, r5, r6, r7, fp, sp, lr}
    92f8:	movwcs	lr, #6613	; 0x19d5
    92fc:	stmdals	r3, {ip, pc}
    9300:	b	ff8472ec <log_oom_internal@plt+0xff844368>
    9304:	blle	f50b1c <log_oom_internal@plt+0xf4db98>
    9308:	stmdals	r2, {r0, r2, r4, r6, r8, r9, fp, lr}
    930c:	blvs	65a500 <log_oom_internal@plt+0x65757c>
    9310:			; <UNDEFINED> instruction: 0xf7f9b121
    9314:	vmlane.f32	s28, s8, s28
    9318:	stmdals	r2, {r0, r2, r5, r6, r8, r9, fp, ip, lr, pc}
    931c:	ldrbtmi	r4, [fp], #-2897	; 0xfffff4af
    9320:			; <UNDEFINED> instruction: 0xf7f97919
    9324:			; <UNDEFINED> instruction: 0x1e04e9d0
    9328:	stmdbvs	r9!, {r1, r2, r3, r6, r8, r9, fp, ip, lr, pc}
    932c:	stmdbcs	r0, {r1, fp, ip, pc}
    9330:	stmdavc	fp, {r1, r4, r5, ip, lr, pc}
    9334:	bge	136148 <log_oom_internal@plt+0x1331c4>
    9338:	strls	r3, [r4, #-1300]	; 0xfffffaec
    933c:	blx	cc733a <log_oom_internal@plt+0xcc43b6>
    9340:	blle	290b58 <log_oom_internal@plt+0x28dbd4>
    9344:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
    9348:	andcs	fp, r0, fp, lsr #6
    934c:	bl	cc7338 <log_oom_internal@plt+0xcc43b4>
    9350:	svclt	0x00d82802
    9354:	ldreq	pc, [r5], #-111	; 0xffffff91
    9358:	stmdals	r2, {r0, r1, r2, r5, r6, sl, fp, ip, lr, pc}
    935c:			; <UNDEFINED> instruction: 0xf7f9b108
    9360:	stmdals	r3, {r2, r4, r5, r6, sl, fp, sp, lr, pc}
    9364:			; <UNDEFINED> instruction: 0xf7f9b108
    9368:	bmi	1004188 <log_oom_internal@plt+0x1001204>
    936c:	ldrbtmi	r4, [sl], #-2875	; 0xfffff4c5
    9370:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9374:	subsmi	r9, sl, r5, lsl #22
    9378:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    937c:	strtmi	sp, [r0], -sl, ror #2
    9380:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    9384:			; <UNDEFINED> instruction: 0xf7f94630
    9388:	stmdacs	r2, {r1, r2, r4, r8, r9, fp, sp, lr, pc}
    938c:	rsbmi	sp, r0, #14848	; 0x3a00
    9390:	submi	fp, r4, #192, 4
    9394:	stmdals	r2, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    9398:	andcs	r4, r0, #1048576	; 0x100000
    939c:			; <UNDEFINED> instruction: 0xf7f99803
    93a0:			; <UNDEFINED> instruction: 0x1e04eb52
    93a4:	strcs	fp, [r0], #-4008	; 0xfffff058
    93a8:	ldrdcs	sp, [r0], -r7
    93ac:	bl	c7398 <log_oom_internal@plt+0xc4414>
    93b0:	stclle	8, cr2, [ip, #8]!
    93b4:	strtmi	r4, [r1], -sp, lsr #26
    93b8:			; <UNDEFINED> instruction: 0xf6404a2d
    93bc:	stcmi	3, cr0, [sp], #-328	; 0xfffffeb8
    93c0:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    93c4:	eor	r4, r6, ip, ror r4
    93c8:			; <UNDEFINED> instruction: 0xf7f92000
    93cc:	stmdacs	r2, {r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    93d0:	stcmi	13, cr13, [r9, #-884]!	; 0xfffffc8c
    93d4:	bmi	a5ac60 <log_oom_internal@plt+0xa57cdc>
    93d8:	movteq	pc, #5696	; 0x1640	; <UNPREDICTABLE>
    93dc:	ldrbtmi	r4, [sp], #-3112	; 0xfffff3d8
    93e0:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    93e4:			; <UNDEFINED> instruction: 0x4630e017
    93e8:	b	ff9473d4 <log_oom_internal@plt+0xff944450>
    93ec:	stclle	8, cr2, [lr, #8]
    93f0:	strtmi	r4, [r1], -r4, lsr #26
    93f4:			; <UNDEFINED> instruction: 0xf6404a24
    93f8:	stcmi	3, cr0, [r4], #-240	; 0xffffff10
    93fc:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    9400:	and	r4, r8, ip, ror r4
    9404:	strtmi	r4, [r1], -r2, lsr #26
    9408:			; <UNDEFINED> instruction: 0xf6404a22
    940c:	stcmi	3, cr0, [r2], #-220	; 0xffffff24
    9410:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    9414:			; <UNDEFINED> instruction: 0xf504447c
    9418:	andcs	r7, r3, r3, lsr r4
    941c:	strmi	lr, [r0, #-2509]	; 0xfffff633
    9420:			; <UNDEFINED> instruction: 0xf7f94402
    9424:			; <UNDEFINED> instruction: 0x4604ed3c
    9428:	ldmdami	ip, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    942c:	bmi	71188c <log_oom_internal@plt+0x70e908>
    9430:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    9434:	ldrbtmi	r4, [r8], #-3099	; 0xfffff3e5
    9438:			; <UNDEFINED> instruction: 0xf500447a
    943c:	ldrbtmi	r7, [ip], #-51	; 0xffffffcd
    9440:	stmib	sp, {r0, r1, r9, ip, sp}^
    9444:			; <UNDEFINED> instruction: 0xf6400400
    9448:	andcs	r0, r3, sp, asr #6
    944c:	stc	7, cr15, [r6, #-996]!	; 0xfffffc1c
    9450:	str	r4, [r2, r4, lsl #12]
    9454:	bl	1ec7440 <log_oom_internal@plt+0x1ec44bc>
    9458:	strdeq	r5, [r1], -r4
    945c:	strdeq	r0, [r0], -ip
    9460:	andeq	r5, r1, r0, lsl sp
    9464:	andeq	r5, r1, r2, ror #25
    9468:	andeq	r5, r1, r6, asr r9
    946c:	andeq	r4, r0, ip, ror #3
    9470:	andeq	r2, r0, r6, asr r5
    9474:	andeq	r4, r0, r4, ror sl
    9478:	andeq	r3, r0, r6, lsl #23
    947c:	andeq	r2, r0, r8, lsr r5
    9480:	andeq	r4, r0, r6, asr sl
    9484:	andeq	r3, r0, r8, ror #22
    9488:	andeq	r2, r0, sl, lsl r5
    948c:	andeq	r4, r0, r8, lsr sl
    9490:	andeq	r3, r0, r4, asr fp
    9494:	andeq	r2, r0, r6, lsl #10
    9498:	andeq	r4, r0, r4, lsr #20
    949c:	andeq	r4, r0, r2, lsl #20
    94a0:	andeq	r2, r0, r0, ror #9
    94a4:	andeq	r4, r0, r6, ror #1
    94a8:	blmi	ff85c030 <log_oom_internal@plt+0xff8590ac>
    94ac:	push	{r1, r3, r4, r5, r6, sl, lr}
    94b0:	strcs	r4, [r0, #-496]	; 0xfffffe10
    94b4:	ldmpl	r3, {r2, r3, r7, ip, sp, pc}^
    94b8:	strtmi	r4, [r8], -pc, lsl #12
    94bc:	ldmdavs	fp, {r1, r2, r8, fp, sp, pc}
    94c0:			; <UNDEFINED> instruction: 0xf04f930b
    94c4:	strls	r0, [r6, #-768]	; 0xfffffd00
    94c8:	strpl	lr, [r8, #-2509]	; 0xfffff633
    94cc:	stmib	sp, {r1, r3, r8, sl, ip, pc}^
    94d0:			; <UNDEFINED> instruction: 0xf7fe5504
    94d4:	cdpmi	14, 13, cr15, cr7, cr7, {5}
    94d8:	mcrne	4, 0, r4, cr4, cr14, {3}
    94dc:	ldmdbvs	r8!, {r1, r2, r3, r5, r6, r8, r9, fp, ip, lr, pc}
    94e0:	ldmib	r7, {r0, r2, r8, fp, sp, pc}^
    94e4:	stmib	sp, {r1, r9, ip, sp}^
    94e8:	stmdals	r6, {sp}
    94ec:			; <UNDEFINED> instruction: 0xf7f9687a
    94f0:	vmovne.32	d4[0], lr
    94f4:			; <UNDEFINED> instruction: 0xf8dfdb4b
    94f8:	stmdals	r5, {r6, r8, r9, pc}
    94fc:			; <UNDEFINED> instruction: 0xf89844f8
    9500:			; <UNDEFINED> instruction: 0xf7f91005
    9504:	vmovne.32	d20[0], lr
    9508:	addhi	pc, r1, r0, asr #5
    950c:	mulne	r4, r8, r8
    9510:			; <UNDEFINED> instruction: 0xf7f99805
    9514:	mcrne	8, 0, lr, cr4, cr8, {6}
    9518:			; <UNDEFINED> instruction: 0xf898db6f
    951c:	stmdals	r5, {r1, r2, ip}
    9520:	stmib	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9524:	vmull.p8	<illegal reg q8.5>, d0, d4
    9528:	ldmdbvs	r9!, {r1, r2, r4, r6, r7, pc}^
    952c:	stmdbcs	r0, {r0, r2, sl, fp, ip, pc}
    9530:	stmdavc	fp, {r0, r2, r3, r4, r5, r6, ip, lr, pc}
    9534:	rsbsle	r2, sl, r0, lsl #22
    9538:	bge	1dadc0 <log_oom_internal@plt+0x1d7e3c>
    953c:	smladls	r7, r8, r7, r3
    9540:	blx	c4753c <log_oom_internal@plt+0xc445b8>
    9544:	blle	e50d5c <log_oom_internal@plt+0xe4ddd8>
    9548:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
    954c:	rsble	r2, sp, r0, lsl #22
    9550:			; <UNDEFINED> instruction: 0xf7f94628
    9554:	stmdacs	r2, {r4, r5, r9, fp, sp, lr, pc}
    9558:	stcge	15, cr11, [r8, #-880]	; 0xfffffc90
    955c:	ldreq	pc, [r5], #-111	; 0xffffff91
    9560:	bmi	fedc0a1c <log_oom_internal@plt+0xfedbda98>
    9564:	ldmmi	r6!, {r1, r2, r4, r8, sp}
    9568:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    956c:	ldrbtmi	r4, [sl], #-3253	; 0xfffff34b
    9570:			; <UNDEFINED> instruction: 0xf5024478
    9574:	ldrbtmi	r7, [ip], #-566	; 0xfffffdca
    9578:	mvnsvc	pc, #64, 4
    957c:	strcs	lr, [r0], #-2509	; 0xfffff633
    9580:	andcs	r1, r3, r2, asr #25
    9584:			; <UNDEFINED> instruction: 0xf7f9ad08
    9588:	strmi	lr, [r4], -sl, lsl #25
    958c:			; <UNDEFINED> instruction: 0x4628e017
    9590:	b	44757c <log_oom_internal@plt+0x4445f8>
    9594:	ldcle	8, cr2, [r5, #-8]!
    9598:	strtmi	r4, [r1], -fp, lsr #27
    959c:	vpmax.s8	d20, d16, d27
    95a0:	stcmi	3, cr7, [fp], #884	; 0x374
    95a4:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    95a8:			; <UNDEFINED> instruction: 0xf504447c
    95ac:	andcs	r7, r3, r6, lsr r4
    95b0:	strmi	lr, [r0, #-2509]	; 0xfffff633
    95b4:			; <UNDEFINED> instruction: 0xf7f94402
    95b8:			; <UNDEFINED> instruction: 0x4604ec72
    95bc:	stmdals	r4, {r3, r8, sl, fp, sp, pc}
    95c0:			; <UNDEFINED> instruction: 0xf7f9b108
    95c4:	stmdals	r5, {r1, r6, r8, r9, fp, sp, lr, pc}
    95c8:			; <UNDEFINED> instruction: 0xf7f9b108
    95cc:			; <UNDEFINED> instruction: 0x4628eb3e
    95d0:	b	fc75bc <log_oom_internal@plt+0xfc4638>
    95d4:	tstlt	r8, r6, lsl #16
    95d8:	b	13475c4 <log_oom_internal@plt+0x1344640>
    95dc:	blmi	fe51c058 <log_oom_internal@plt+0xfe5190d4>
    95e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    95e4:	blls	2e3654 <log_oom_internal@plt+0x2e06d0>
    95e8:			; <UNDEFINED> instruction: 0xf04f405a
    95ec:			; <UNDEFINED> instruction: 0xf0400300
    95f0:	strtmi	r8, [r0], -r5, lsl #2
    95f4:	pop	{r2, r3, ip, sp, pc}
    95f8:			; <UNDEFINED> instruction: 0x462881f0
    95fc:	ldmib	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9600:	mrrcle	8, 0, r2, lr, cr2
    9604:	sfmge	f4, 4, [r8, #-384]	; 0xfffffe80
    9608:	submi	fp, r4, #192, 4
    960c:			; <UNDEFINED> instruction: 0x4628e7d7
    9610:	ldmib	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9614:	ldclle	8, cr2, [r5, #8]!
    9618:	strtmi	r4, [r1], -pc, lsl #27
    961c:	vpmax.s8	d20, d16, d15
    9620:	stcmi	3, cr7, [pc], {225}	; 0xe1
    9624:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    9628:			; <UNDEFINED> instruction: 0xe7be447c
    962c:	blmi	fe370648 <log_oom_internal@plt+0xfe36d6c4>
    9630:	ldrbtmi	r9, [fp], #-2054	; 0xfffff7fa
    9634:	vstrcs.16	s14, [r0, #-186]	; 0xffffff46	; <UNPREDICTABLE>
    9638:	svcmi	0x008bd03a
    963c:	movwls	sl, #6916	; 0x1b04
    9640:	ldrbtmi	r4, [pc], #-1569	; 9648 <log_oom_internal@plt+0x66c4>
    9644:	ldmib	r7, {r3, r8, sl, fp, sp, pc}^
    9648:	strls	r2, [r0, #-776]	; 0xfffffcf8
    964c:	bl	ffec7638 <log_oom_internal@plt+0xffec46b4>
    9650:	blle	13d0e68 <log_oom_internal@plt+0x13cdee4>
    9654:			; <UNDEFINED> instruction: 0xf7f99804
    9658:	vmlane.f64	d14, d20, d28
    965c:			; <UNDEFINED> instruction: 0xd12edb6d
    9660:	mlascc	r4, r7, r8, pc	; <UNPREDICTABLE>
    9664:	ldmdavs	fp!, {r0, r1, r3, r4, r6, r8, r9, fp, ip, sp, pc}
    9668:			; <UNDEFINED> instruction: 0xf0002b00
    966c:	blcs	698d0 <log_oom_internal@plt+0x6694c>
    9670:	andle	r9, r2, r7, lsl #8
    9674:			; <UNDEFINED> instruction: 0xf7f96ab8
    9678:	stmdals	r4, {r5, sl, fp, sp, lr, pc}
    967c:			; <UNDEFINED> instruction: 0xf7fca907
    9680:	vmlsne.f64	d15, d23, d13
    9684:	adcshi	pc, r4, r0, asr #5
    9688:	movwcs	r4, #2424	; 0x978
    968c:	ldrbtmi	r4, [r9], #-2680	; 0xfffff588
    9690:	stmdavs	r9, {r0, r1, r2, fp, ip, pc}
    9694:	stmdbcs	r2, {r1, r4, r5, r7, fp, ip, lr}
    9698:	svclt	0x000c6812
    969c:	tstcs	r1, r2, lsl r1
    96a0:	stmda	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    96a4:	stmdacs	r0, {r0, r1, r2, fp, ip, pc}
    96a8:			; <UNDEFINED> instruction: 0xf7f9d089
    96ac:			; <UNDEFINED> instruction: 0xe786e936
    96b0:	strtmi	r4, [sl], -r1, lsr #12
    96b4:	stmib	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    96b8:	blle	910ed0 <log_oom_internal@plt+0x90df4c>
    96bc:	strcs	sl, [r0], #-3336	; 0xfffff2f8
    96c0:	stclmi	7, cr14, [ip, #-500]!	; 0xfffffe0c
    96c4:	bmi	1b1af50 <log_oom_internal@plt+0x1b17fcc>
    96c8:	mvnvc	pc, #64, 4
    96cc:	ldrbtmi	r4, [sp], #-3179	; 0xfffff395
    96d0:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    96d4:	strtmi	lr, [r8], -r9, ror #14
    96d8:	stmdb	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    96dc:	ldcle	8, cr2, [r1, #8]
    96e0:	strtmi	r4, [r1], -r7, ror #26
    96e4:	vpmax.s8	q10, q0, <illegal reg q11.5>
    96e8:	stclmi	3, cr7, [r7], #-932	; 0xfffffc5c
    96ec:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    96f0:			; <UNDEFINED> instruction: 0xe75a447c
    96f4:			; <UNDEFINED> instruction: 0xf7f92000
    96f8:	stmdacs	r2, {r1, r2, r3, r4, r6, r8, fp, sp, lr, pc}
    96fc:	rsbmi	sp, r0, #13824	; 0x3600
    9700:	submi	fp, r4, #192, 4
    9704:			; <UNDEFINED> instruction: 0x4628e75b
    9708:	ldmdb	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    970c:			; <UNDEFINED> instruction: 0xf77f2802
    9710:	qsub16mi	sl, r1, r9
    9714:	mrrcmi	10, 5, r4, lr, cr13
    9718:	ldclmi	0, cr2, [lr, #-12]
    971c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    9720:	eorsvc	pc, r6, #8388608	; 0x800000
    9724:	vqshl.s8	q10, <illegal reg q14.5>, q0
    9728:	stmib	sp, {r0, r1, r3, r4, r5, r6, r7, r8, r9, ip, sp, lr}^
    972c:	stmdane	r2!, {r8, sl, sp}
    9730:	bl	fed4771c <log_oom_internal@plt+0xfed44798>
    9734:	strmi	sl, [r4], -r8, lsl #26
    9738:	andcs	lr, r0, r1, asr #14
    973c:	ldmdb	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9740:	ldclle	8, cr2, [ip, #8]
    9744:			; <UNDEFINED> instruction: 0x46214a54
    9748:			; <UNDEFINED> instruction: 0xf6404854
    974c:	ldrbtmi	r0, [sl], #-774	; 0xfffffcfa
    9750:	ldrbtmi	r4, [r8], #-3667	; 0xfffff1ad
    9754:	eorsvc	pc, r6, #8388608	; 0x800000
    9758:			; <UNDEFINED> instruction: 0x9601447e
    975c:	strmi	r9, [r2], -r0, lsl #4
    9760:	andcc	r2, r3, #3
    9764:	bl	fe6c7750 <log_oom_internal@plt+0xfe6c47cc>
    9768:	str	r4, [r8, -r4, lsl #12]!
    976c:	strtmi	r4, [r8], -r1, lsr #12
    9770:	bl	ac775c <log_oom_internal@plt+0xac47d8>
    9774:	bmi	12db000 <log_oom_internal@plt+0x12d807c>
    9778:	movweq	pc, #9792	; 0x2640	; <UNPREDICTABLE>
    977c:	cdpmi	12, 4, cr4, cr11, cr10, {2}
    9780:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    9784:	eorsvc	pc, r6, #8388608	; 0x800000
    9788:	andls	r4, r0, #2113929216	; 0x7e000000
    978c:	andls	r9, r2, r1, lsl #12
    9790:	stmdane	r2!, {r0, r1, sp}
    9794:	bl	fe0c7780 <log_oom_internal@plt+0xfe0c47fc>
    9798:	ldr	r4, [r0, -r4, lsl #12]
    979c:	mlacc	ip, r7, r8, pc	; <UNPREDICTABLE>
    97a0:	bvs	fee35d54 <log_oom_internal@plt+0xfee32dd0>
    97a4:	bl	fe247790 <log_oom_internal@plt+0xfe24480c>
    97a8:	stmdals	r4, {r0, r4, r5, r8, fp, lr}
    97ac:	movwcs	r2, #512	; 0x200
    97b0:	stmdavs	r9, {r0, r4, r5, r6, fp, ip, lr}
    97b4:	bl	19c77a0 <log_oom_internal@plt+0x19c481c>
    97b8:	strbtvc	lr, [r0], #2560	; 0xa00
    97bc:	strdcs	lr, [r1, -pc]
    97c0:			; <UNDEFINED> instruction: 0xf7f99804
    97c4:	blmi	ac3d5c <log_oom_internal@plt+0xac0dd8>
    97c8:	ldmdavs	r9!, {r0, r1, r2, r4, r5, r6, r7, fp, ip, lr}
    97cc:	bl	1ec77b8 <log_oom_internal@plt+0x1ec4834>
    97d0:	eorcs	r6, r0, r9, lsr r8
    97d4:	b	fe4c77c0 <log_oom_internal@plt+0xfe4c483c>
    97d8:	stmdals	r4, {r0, r3, r4, r5, fp, sp, lr}
    97dc:			; <UNDEFINED> instruction: 0xf7fe4622
    97e0:	vmlsne.f32	s30, s12, s3
    97e4:	ldmdavs	r9!, {r2, r3, r8, r9, fp, ip, lr, pc}
    97e8:			; <UNDEFINED> instruction: 0xf7f9200a
    97ec:	strbt	lr, [r6], r8, lsl #21
    97f0:	tstlt	r8, r7, lsl #16
    97f4:	ldm	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    97f8:			; <UNDEFINED> instruction: 0xe6e0463c
    97fc:	stmib	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9800:			; <UNDEFINED> instruction: 0xf7f94620
    9804:	stmdacs	r2, {r3, r4, r6, r7, fp, sp, lr, pc}
    9808:	rsbsmi	sp, r0, #768	; 0x300
    980c:	submi	fp, r4, #192, 4
    9810:	bmi	a0336c <log_oom_internal@plt+0xa003e8>
    9814:	stcmi	6, cr4, [r7], #-196	; 0xffffff3c
    9818:	msreq	CPSR_xc, #64, 12	; 0x4000000
    981c:	ldrbtmi	r4, [sl], #-2086	; 0xfffff7da
    9820:			; <UNDEFINED> instruction: 0xf502447c
    9824:	ldrbtmi	r7, [r8], #-566	; 0xfffffdca
    9828:	ldr	r9, [r7, r1, lsl #8]
    982c:	andeq	r5, r1, r8, lsl r8
    9830:	strdeq	r0, [r0], -ip
    9834:	andeq	r5, r1, ip, ror #15
    9838:	andeq	r5, r1, r4, lsl #22
    983c:	andeq	r4, r0, sl, asr #17
    9840:	andeq	r2, r0, r8, lsr #7
    9844:	andeq	r3, r0, lr, lsr #31
    9848:	andeq	r3, r0, r0, asr #19
    984c:	andeq	r2, r0, r2, ror r3
    9850:	muleq	r0, r0, r8
    9854:	andeq	r5, r1, r4, ror #13
    9858:	andeq	r3, r0, r0, asr #18
    985c:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    9860:	andeq	r4, r0, r0, lsl r8
    9864:	andeq	r5, r1, lr, asr #19
    9868:	ldrdeq	r5, [r1], -sl
    986c:	andeq	r5, r1, lr, lsl #19
    9870:	andeq	r0, r0, ip, lsl r3
    9874:	muleq	r0, r6, r8
    9878:	andeq	r2, r0, r8, asr #4
    987c:	andeq	r4, r0, r6, ror #14
    9880:	andeq	r3, r0, r8, ror r8
    9884:	andeq	r2, r0, sl, lsr #4
    9888:	andeq	r4, r0, r8, asr #14
    988c:	andeq	r4, r0, ip, lsl r7
    9890:	strdeq	r2, [r0], -sl
    9894:	andeq	r3, r0, r4, lsr #29
    9898:	andeq	r4, r0, sl, ror #13
    989c:	andeq	r2, r0, r6, asr #3
    98a0:	strdeq	r3, [r0], -r0
    98a4:			; <UNDEFINED> instruction: 0x000046b8
    98a8:	muleq	r0, r6, r1
    98ac:	andeq	r3, r0, ip, asr lr
    98b0:	andeq	r4, r0, sl, lsl r6
    98b4:	andeq	r3, r0, r8, lsr #6
    98b8:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    98bc:	mulcs	r0, r9, sl
    98c0:	ldrbtmi	r4, [sl], #-2969	; 0xfffff467
    98c4:	svcmi	0x00f0e92d
    98c8:	ldmpl	r3, {r0, r2, r5, r7, ip, sp, pc}^
    98cc:	ldmdbge	fp, {r0, r2, r3, r9, sl, lr}
    98d0:			; <UNDEFINED> instruction: 0x9323681b
    98d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    98d8:	andseq	lr, sl, sp, asr #19
    98dc:	stc2	7, cr15, [r2], #1016	; 0x3f8
    98e0:	blle	b910f8 <log_oom_internal@plt+0xb8e174>
    98e4:	tstlt	r0, r8, ror #16
    98e8:	blcs	278fc <log_oom_internal@plt+0x24978>
    98ec:	ldmdals	fp, {r6, r8, ip, lr, pc}
    98f0:			; <UNDEFINED> instruction: 0xf7f9a91c
    98f4:	stmdacs	r0, {r2, r5, r6, r9, fp, sp, lr, pc}
    98f8:	rschi	pc, sl, r0, lsl #5
    98fc:	ldmdbge	sp, {r0, r1, r3, r4, fp, ip, pc}
    9900:	svc	0x006cf7f8
    9904:	vmlal.s8	q1, d0, d0
    9908:	ldmdals	fp, {r2, r3, r6, r7, pc}
    990c:			; <UNDEFINED> instruction: 0xf7f9a91e
    9910:	stmdacs	r0, {r1, r2, r3, r4, r6, fp, sp, lr, pc}
    9914:	blmi	fe1802b4 <log_oom_internal@plt+0xfe17d330>
    9918:	rscscc	pc, pc, #79	; 0x4f
    991c:	ldrbtmi	r9, [fp], #-2075	; 0xfffff7e5
    9920:	blcs	28094 <log_oom_internal@plt+0x25110>
    9924:	movwcs	sp, #12630	; 0x3156
    9928:	tstls	r0, sl, lsl r9
    992c:	stmib	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9930:	stccs	6, cr4, [r0], {4}
    9934:	andcs	sp, r0, #51200	; 0xc800
    9938:			; <UNDEFINED> instruction: 0x4611981a
    993c:			; <UNDEFINED> instruction: 0xf7f94614
    9940:	ldmdals	sl, {r2, r3, r6, fp, sp, lr, pc}
    9944:			; <UNDEFINED> instruction: 0xf7f9b108
    9948:	ldmdals	fp, {r1, r2, r3, r4, r6, r7, fp, sp, lr, pc}
    994c:			; <UNDEFINED> instruction: 0xf7f9b108
    9950:	bmi	1e03ba0 <log_oom_internal@plt+0x1e00c1c>
    9954:	ldrbtmi	r4, [sl], #-2932	; 0xfffff48c
    9958:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    995c:	subsmi	r9, sl, r3, lsr #22
    9960:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9964:	sbcshi	pc, ip, r0, asr #32
    9968:	eorlt	r4, r5, r0, lsr #12
    996c:	svchi	0x00f0e8bd
    9970:			; <UNDEFINED> instruction: 0xf7f9a91d
    9974:	stmdacs	r0, {r1, r5, r6, r9, fp, sp, lr, pc}
    9978:	addhi	pc, sl, r0, lsl #5
    997c:			; <UNDEFINED> instruction: 0xf04f4b6d
    9980:	stmdavs	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    9984:	ldmdals	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9988:	bllt	ee80fc <log_oom_internal@plt+0xee5178>
    998c:	ldcge	3, cr2, [sl], {3}
    9990:			; <UNDEFINED> instruction: 0xf7f89400
    9994:	strmi	lr, [r4], -lr, asr #30
    9998:	ble	ff3149a0 <log_oom_internal@plt+0xff311a1c>
    999c:			; <UNDEFINED> instruction: 0xf7f92000
    99a0:	stmdacs	r2, {r1, r3, fp, sp, lr, pc}
    99a4:	rsbmi	fp, r0, #888	; 0x378
    99a8:	submi	fp, r4, #192, 4
    99ac:	strtmi	sp, [r1], -r9, asr #27
    99b0:			; <UNDEFINED> instruction: 0x4c624a61
    99b4:	stclmi	0, cr2, [r2, #-12]!
    99b8:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    99bc:			; <UNDEFINED> instruction: 0xf5044402
    99c0:	ldrbtmi	r7, [sp], #-1080	; 0xfffffbc8
    99c4:	orrpl	pc, r7, #64, 4
    99c8:	strmi	lr, [r0, #-2509]	; 0xfffff633
    99cc:	b	19c79b8 <log_oom_internal@plt+0x19c4a34>
    99d0:	ldr	r4, [r6, r4, lsl #12]!
    99d4:	vsubw.s8	q9, q4, d3
    99d8:	str	r0, [r5, r0, lsl #6]!
    99dc:	vsubw.s8	q9, q4, d3
    99e0:	ldrb	r0, [r4, r0, lsl #6]
    99e4:	b	1ec79d0 <log_oom_internal@plt+0x1ec4a4c>
    99e8:			; <UNDEFINED> instruction: 0xf0402800
    99ec:	bmi	1569c1c <log_oom_internal@plt+0x1566c98>
    99f0:			; <UNDEFINED> instruction: 0xf89d447a
    99f4:			; <UNDEFINED> instruction: 0xf89d3078
    99f8:	andsls	r1, r9, #135	; 0x87
    99fc:			; <UNDEFINED> instruction: 0xf89d9318
    9a00:	tstls	r7, r9, ror r0
    9a04:			; <UNDEFINED> instruction: 0x407ff89d
    9a08:			; <UNDEFINED> instruction: 0xf89d9311
    9a0c:			; <UNDEFINED> instruction: 0xf89d307a
    9a10:			; <UNDEFINED> instruction: 0xf89d5080
    9a14:	tstls	r2, #129	; 0x81
    9a18:			; <UNDEFINED> instruction: 0x307bf89d
    9a1c:	umullvc	pc, r2, sp, r8	; <UNPREDICTABLE>
    9a20:	umullhi	pc, r3, sp, r8	; <UNPREDICTABLE>
    9a24:			; <UNDEFINED> instruction: 0xf89d9313
    9a28:			; <UNDEFINED> instruction: 0xf89d307c
    9a2c:			; <UNDEFINED> instruction: 0xf89d9084
    9a30:	tstls	r4, #133	; 0x85
    9a34:			; <UNDEFINED> instruction: 0x307df89d
    9a38:	umulllt	pc, r6, sp, r8	; <UNPREDICTABLE>
    9a3c:			; <UNDEFINED> instruction: 0xf89d9315
    9a40:	tstls	r6, #126	; 0x7e
    9a44:	b	12c7a30 <log_oom_internal@plt+0x12c4aac>
    9a48:	tstne	r7, #3620864	; 0x374000
    9a4c:	stmdacs	r0, {r0, r3, r4, r9, fp, ip, pc}
    9a50:	ldmdami	sp!, {r2, r4, r6, r8, ip, lr, pc}
    9a54:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    9a58:	andcs	r1, r1, lr
    9a5c:	stmib	sp, {r1, r2, r4, r8, fp, ip, pc}^
    9a60:	stmib	sp, {r0, r3, fp, ip, sp, lr}^
    9a64:	tstls	r5, r7, lsl #12
    9a68:	strls	r9, [r6], #-2325	; 0xfffff6eb
    9a6c:	eorslt	pc, r4, sp, asr #17
    9a70:	ldmdbls	r4, {r2, r8, ip, pc}
    9a74:	bls	3041b0 <log_oom_internal@plt+0x30122c>
    9a78:	ldmdbls	r3, {r0, r1, r8, ip, pc}
    9a7c:	ldmdbls	r2, {r1, r8, ip, pc}
    9a80:	ldmdbls	r1, {r0, r8, ip, pc}
    9a84:	ldmdbmi	r1!, {r8, ip, pc}
    9a88:			; <UNDEFINED> instruction: 0xf7f94479
    9a8c:	strb	lr, [r2, -r4, ror #20]
    9a90:	ldmdage	sl, {r0, r2, r3, r4, r8, fp, ip, pc}
    9a94:	rscscc	pc, pc, #79	; 0x4f
    9a98:			; <UNDEFINED> instruction: 0xf7f92303
    9a9c:	strmi	lr, [r4], -r2, ror #17
    9aa0:			; <UNDEFINED> instruction: 0xf7f9e747
    9aa4:	stmdacs	r0, {r2, r3, r4, r9, fp, sp, lr, pc}
    9aa8:	bmi	a7df74 <log_oom_internal@plt+0xa7aff0>
    9aac:	blls	75ac9c <log_oom_internal@plt+0x757d18>
    9ab0:	tstls	r1, #536870913	; 0x20000001
    9ab4:	b	4c7aa0 <log_oom_internal@plt+0x4c4b1c>
    9ab8:	andscc	lr, r1, #3620864	; 0x374000
    9abc:	stmdbmi	r5!, {r5, r8, r9, fp, ip, sp, pc}
    9ac0:	tstls	r0, r9, ror r4
    9ac4:	stmdbmi	r4!, {r0, sp}
    9ac8:			; <UNDEFINED> instruction: 0xf7f94479
    9acc:	ldr	lr, [ip, -r4, asr #20]
    9ad0:	b	147abc <log_oom_internal@plt+0x144b38>
    9ad4:	bmi	8786fc <log_oom_internal@plt+0x875778>
    9ad8:	blls	71acc8 <log_oom_internal@plt+0x717d44>
    9adc:	tstls	r1, #536870913	; 0x20000001
    9ae0:	ldmib	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9ae4:	andscc	lr, r1, #3620864	; 0x374000
    9ae8:	ldmdbmi	sp, {r5, r7, r8, fp, ip, sp, pc}
    9aec:	tstls	r0, r9, ror r4
    9af0:	ldmdbmi	ip, {r0, sp}
    9af4:			; <UNDEFINED> instruction: 0xf7f94479
    9af8:	ldrbt	lr, [pc], lr, lsr #20
    9afc:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    9b00:	bmi	6c39ac <log_oom_internal@plt+0x6c0a28>
    9b04:			; <UNDEFINED> instruction: 0xe774447a
    9b08:	ldrbtmi	r4, [r9], #-2329	; 0xfffff6e7
    9b0c:	bmi	683a78 <log_oom_internal@plt+0x680af4>
    9b10:			; <UNDEFINED> instruction: 0xe7cc447a
    9b14:	ldrbtmi	r4, [r9], #-2328	; 0xfffff6e8
    9b18:	bmi	643ac4 <log_oom_internal@plt+0x640b40>
    9b1c:			; <UNDEFINED> instruction: 0xe7dc447a
    9b20:	ldmda	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9b24:	andeq	r5, r1, r2, lsl #8
    9b28:	strdeq	r0, [r0], -ip
    9b2c:	andeq	r5, r1, r2, ror #13
    9b30:	andeq	r5, r1, lr, ror #6
    9b34:	andeq	r5, r1, ip, ror r6
    9b38:	andeq	r1, r0, r0, ror #30
    9b3c:	andeq	r4, r0, lr, ror r4
    9b40:	andeq	r3, r0, r6, lsr #25
    9b44:	strdeq	r4, [r0], -r0
    9b48:	andeq	r4, r0, ip, lsl #1
    9b4c:	muleq	r0, r4, fp
    9b50:	andeq	r4, r0, r4, lsr r0
    9b54:	andeq	r4, r0, r0, lsr #32
    9b58:	andeq	r3, r0, r0, asr #22
    9b5c:	andeq	r4, r0, r8
    9b60:	strdeq	r3, [r0], -r4
    9b64:	andeq	r3, r0, r0, lsl #22
    9b68:	andeq	r2, r0, r2, lsl #12
    9b6c:	strdeq	r2, [r0], -r0
    9b70:	strdeq	r2, [r0], -r6
    9b74:	andeq	r2, r0, r4, ror #11
    9b78:	andeq	r2, r0, sl, ror #11
    9b7c:	ldrdeq	r2, [r0], -r8
    9b80:	svcmi	0x00f0e92d
    9b84:	cfstr32	mvfx2, [sp, #-0]
    9b88:	strmi	r8, [fp], r6, lsl #22
    9b8c:	bcs	1f47f10 <log_oom_internal@plt+0x1f44f8c>
    9b90:			; <UNDEFINED> instruction: 0xf8df4628
    9b94:	ldrbtmi	r3, [sl], #-2684	; 0xfffff584
    9b98:	svcge	0x0010b0c3
    9b9c:			; <UNDEFINED> instruction: 0xf10758d3
    9ba0:	ldmdavs	fp, {r4, r5, r6, r8}
    9ba4:	sbccc	pc, r4, r7, asr #17
    9ba8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9bac:	ldrpl	lr, [fp, #-2503]	; 0xfffff639
    9bb0:	strpl	lr, [r3, #-2503]!	; 0xfffff639
    9bb4:	addspl	pc, r4, r7, asr #17
    9bb8:	blx	d47bba <log_oom_internal@plt+0xd44c36>
    9bbc:	svclt	0x00b81e04
    9bc0:	beq	fe345fe4 <log_oom_internal@plt+0xfe343060>
    9bc4:	teqhi	r8, r0, asr #5	; <UNPREDICTABLE>
    9bc8:	bvs	1247f4c <log_oom_internal@plt+0x1244fc8>
    9bcc:			; <UNDEFINED> instruction: 0x4630447e
    9bd0:	mrc	7, 4, APSR_nzcv, cr12, cr8, {7}
    9bd4:	stmdacs	r0, {r0, r7, r9, sl, lr}
    9bd8:	mrshi	pc, (UNDEF: 78)	; <UNPREDICTABLE>
    9bdc:	bcc	e47f60 <log_oom_internal@plt+0xe44fdc>
    9be0:	beq	fe346004 <log_oom_internal@plt+0xfe343080>
    9be4:	bcs	d47f68 <log_oom_internal@plt+0xd44fe4>
    9be8:	msreq	SPSR_fs, r7, lsl #2
    9bec:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9bf0:			; <UNDEFINED> instruction: 0xf8df3a00
    9bf4:	ldrbtmi	r3, [sl], #-2604	; 0xfffff5d4
    9bf8:	stmib	sp, {r3, r4, r5, r8, r9, sl, fp, sp, lr}^
    9bfc:	ldrbtmi	r1, [fp], #-514	; 0xfffffdfe
    9c00:	andne	lr, r1, #3588096	; 0x36c000
    9c04:	ldmdb	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9c08:	vmull.p8	<illegal reg q8.5>, d0, d4
    9c0c:			; <UNDEFINED> instruction: 0xf8df814b
    9c10:			; <UNDEFINED> instruction: 0xf1071a14
    9c14:	cdpvs	2, 15, cr0, cr8, cr4, {3}
    9c18:			; <UNDEFINED> instruction: 0xf7f94479
    9c1c:	mcrne	8, 0, lr, cr4, cr2, {2}
    9c20:	smlalbthi	pc, r9, r0, r2	; <UNPREDICTABLE>
    9c24:	bcc	47fa8 <log_oom_internal@plt+0x45024>
    9c28:	ldrbtmi	r6, [fp], #-3705	; 0xfffff187
    9c2c:	mlashi	r5, r3, r8, pc	; <UNPREDICTABLE>
    9c30:	svceq	0x0000f1b8
    9c34:	teqhi	r1, r0, asr #32	; <UNPREDICTABLE>
    9c38:	ldrdeq	pc, [r8], -fp
    9c3c:	andseq	pc, r0, #-2147483647	; 0x80000001
    9c40:			; <UNDEFINED> instruction: 0xf7fb464b
    9c44:	cdpne	14, 0, cr15, cr4, cr7, {5}
    9c48:	rschi	pc, sl, r0, asr #5
    9c4c:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
    9c50:	addcc	pc, r4, r7, asr #17
    9c54:	ldmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9c58:	strbteq	pc, [r8], -r7, lsl #2	; <UNPREDICTABLE>
    9c5c:	addhi	pc, r8, r7, asr #17
    9c60:	stmeq	r4, {r0, r1, r2, r8, ip, sp, lr, pc}
    9c64:			; <UNDEFINED> instruction: 0xf8c7447b
    9c68:	mcr	0, 0, sl, cr8, cr8, {2}
    9c6c:			; <UNDEFINED> instruction: 0xf8df3a10
    9c70:	ldrbtmi	r3, [fp], #-2496	; 0xfffff640
    9c74:			; <UNDEFINED> instruction: 0xf8df657b
    9c78:	ldrbtmi	r3, [fp], #-2492	; 0xfffff644
    9c7c:	bcc	fe4454a4 <log_oom_internal@plt+0xfe442520>
    9c80:	ldmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9c84:	ldrvs	r4, [fp, #-1147]!	; 0xfffffb85
    9c88:	ldrtmi	r4, [r0], r3, asr #12
    9c8c:			; <UNDEFINED> instruction: 0x469b465e
    9c90:	ldrbmi	r4, [r9], -r2, asr #12
    9c94:			; <UNDEFINED> instruction: 0xf7f84648
    9c98:	stmdacs	r0, {r4, r7, r8, r9, sl, fp, sp, lr, pc}
    9c9c:	mrshi	pc, (UNDEF: 70)	; <UNPREDICTABLE>
    9ca0:	movwcs	r6, #3772	; 0xebc
    9ca4:	bne	44550c <log_oom_internal@plt+0x442588>
    9ca8:	stmdavs	r0!, {r0, r1, r3, r4, r5, r6, r8, r9, sl, sp, lr}
    9cac:	ldm	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9cb0:	mvnle	r2, r0, lsl #16
    9cb4:	ldrbvs	r6, [fp, #2403]!	; 0x963
    9cb8:	mvnle	r2, r0, lsl #22
    9cbc:	stmdavs	r4!, {r4, r5, r6, r7, fp, sp, lr}^
    9cc0:	strtmi	fp, [r1], -r0, lsr #2
    9cc4:	stm	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9cc8:	mvnle	r2, r0, lsl #16
    9ccc:			; <UNDEFINED> instruction: 0xf8df6db8
    9cd0:			; <UNDEFINED> instruction: 0xf8df196c
    9cd4:	andls	r2, r1, ip, ror #18
    9cd8:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    9cdc:	andls	r9, r0, #4, 8	; 0x4000000
    9ce0:	rsbseq	pc, r4, #-1073741823	; 0xc0000001
    9ce4:	andls	r9, r2, #-1073741824	; 0xc0000000
    9ce8:	ldmib	r6, {r0, r1, r3, r4, r5, r6, r8, sl, fp, sp, lr}^
    9cec:	svcvs	0x00381201
    9cf0:	ldm	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9cf4:	vmlal.s8	q9, d0, d0
    9cf8:			; <UNDEFINED> instruction: 0xf8df8417
    9cfc:	cmncs	r1, r8, asr #18
    9d00:	ldrbtmi	r6, [sl], #-3960	; 0xfffff088
    9d04:	mcr	7, 7, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
    9d08:	vmlal.s8	q9, d0, d0
    9d0c:			; <UNDEFINED> instruction: 0xf8df8401
    9d10:			; <UNDEFINED> instruction: 0xee09a938
    9d14:	cmnvs	lr, #16, 20	; 0x10000
    9d18:	blt	fe445544 <log_oom_internal@plt+0xfe4425c0>
    9d1c:	bvs	fe445584 <log_oom_internal@plt+0xfe442600>
    9d20:			; <UNDEFINED> instruction: 0xf8d744fa
    9d24:	subs	r8, r8, r0, asr r0
    9d28:	movwhi	pc, #40960	; 0xa000	; <UNPREDICTABLE>
    9d2c:			; <UNDEFINED> instruction: 0xf1076f78
    9d30:			; <UNDEFINED> instruction: 0x46310278
    9d34:	svc	0x00c4f7f8
    9d38:	vmlal.s8	q9, d0, d0
    9d3c:	svcvs	0x00788319
    9d40:	cmncs	r6, r2, lsr #12
    9d44:	mcr	7, 6, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
    9d48:	vmlal.s8	q9, d0, d0
    9d4c:			; <UNDEFINED> instruction: 0xf107832d
    9d50:			; <UNDEFINED> instruction: 0xf107017c
    9d54:			; <UNDEFINED> instruction: 0xf7f90080
    9d58:			; <UNDEFINED> instruction: 0x4605e81a
    9d5c:			; <UNDEFINED> instruction: 0xf0002800
    9d60:			; <UNDEFINED> instruction: 0x46018336
    9d64:	svcvs	0x00784622
    9d68:			; <UNDEFINED> instruction: 0xff9cf7fd
    9d6c:	vmlal.s8	q9, d0, d0
    9d70:			; <UNDEFINED> instruction: 0x4628833e
    9d74:	svc	0x00ecf7f8
    9d78:	strtmi	r2, [r1], -r4, lsr #4
    9d7c:			; <UNDEFINED> instruction: 0xf1074605
    9d80:			; <UNDEFINED> instruction: 0xf7f8009c
    9d84:	cdpvs	14, 11, cr14, cr11, cr6, {0}
    9d88:			; <UNDEFINED> instruction: 0xf1076fba
    9d8c:			; <UNDEFINED> instruction: 0x46480198
    9d90:	addshi	pc, r8, r7, asr #17
    9d94:	stmib	r7, {r0, r1, r3, r4, r6, fp, sp, lr}^
    9d98:			; <UNDEFINED> instruction: 0xf7f83227
    9d9c:	strmi	lr, [r3], r6, ror #31
    9da0:	stmdbvs	r0, {r6, r8, ip, sp, pc}^
    9da4:	stcl	7, cr15, [ip], {248}	; 0xf8
    9da8:	ldrdcc	pc, [r0], r7
    9dac:	addmi	pc, r0, r7, asr #17
    9db0:	andscc	pc, r4, fp, asr #17
    9db4:			; <UNDEFINED> instruction: 0xf7f86f78
    9db8:	stmdacs	r0, {r4, r5, r6, r9, sl, fp, sp, lr, pc}
    9dbc:	msrhi	CPSR_fc, #192, 4
    9dc0:			; <UNDEFINED> instruction: 0xf7f86f78
    9dc4:	stmdacs	r0, {r1, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    9dc8:	teqhi	r0, #192, 4	; <UNPREDICTABLE>
    9dcc:			; <UNDEFINED> instruction: 0xf7f84628
    9dd0:			; <UNDEFINED> instruction: 0xf8d7efc0
    9dd4:			; <UNDEFINED> instruction: 0xf7f80080
    9dd8:	svcvs	0x0078ecb4
    9ddc:	cmncs	r5, r2, asr r6
    9de0:	stmib	r7, {sl, sp}^
    9de4:			; <UNDEFINED> instruction: 0xf7f8441f
    9de8:	mcrne	14, 0, lr, cr5, cr12, {3}
    9dec:			; <UNDEFINED> instruction: 0x4620da9c
    9df0:	ldrsbge	pc, [r8], #-135	; 0xffffff79	; <UNPREDICTABLE>
    9df4:	ldcl	7, cr15, [lr, #992]	; 0x3e0
    9df8:	vsub.i8	d2, d0, d2
    9dfc:	rsbmi	r8, ip, #-939524096	; 0xc8000000
    9e00:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    9e04:			; <UNDEFINED> instruction: 0xf7f86df8
    9e08:			; <UNDEFINED> instruction: 0xf8d7efa4
    9e0c:			; <UNDEFINED> instruction: 0xf7f80080
    9e10:	svcvs	0x0078ec98
    9e14:			; <UNDEFINED> instruction: 0xf7f8b120
    9e18:	and	lr, r1, r8, lsl pc
    9e1c:	stc2l	7, cr15, [lr, #996]	; 0x3e4
    9e20:	mrscs	r2, R9_usr
    9e24:			; <UNDEFINED> instruction: 0xf7f84648
    9e28:	strmi	lr, [r2], -r0, asr #27
    9e2c:	mvnsle	r2, r0, lsl #16
    9e30:	ldrmi	r4, [r1], -r8, asr #12
    9e34:	mrc	7, 4, APSR_nzcv, cr6, cr8, {7}
    9e38:			; <UNDEFINED> instruction: 0xf7f84650
    9e3c:	cdpvs	14, 15, cr14, cr8, cr10, {0}
    9e40:			; <UNDEFINED> instruction: 0xf7f8b108
    9e44:	svcvs	0x0038ef02
    9e48:			; <UNDEFINED> instruction: 0xf7f8b108
    9e4c:			; <UNDEFINED> instruction: 0xf8dfee14
    9e50:			; <UNDEFINED> instruction: 0xf8df27fc
    9e54:	ldrbtmi	r3, [sl], #-1980	; 0xfffff844
    9e58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9e5c:	ldrdcc	pc, [r4], #135	; 0x87
    9e60:			; <UNDEFINED> instruction: 0xf04f405a
    9e64:			; <UNDEFINED> instruction: 0xf0400300
    9e68:	strtmi	r8, [r0], -lr, lsr #7
    9e6c:	ldrtmi	r3, [sp], ip, asr #15
    9e70:	blhi	1c516c <log_oom_internal@plt+0x1c21e8>
    9e74:	svchi	0x00f0e8bd
    9e78:			; <UNDEFINED> instruction: 0x37d4f8df
    9e7c:	rsccc	pc, r3, #64, 4
    9e80:			; <UNDEFINED> instruction: 0x17d0f8df
    9e84:	beq	fe3462a8 <log_oom_internal@plt+0xfe343324>
    9e88:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    9e8c:	teqvc	sl, #12582912	; 0xc00000	; <UNPREDICTABLE>
    9e90:			; <UNDEFINED> instruction: 0xf7f93103
    9e94:			; <UNDEFINED> instruction: 0x4604e87a
    9e98:	strmi	lr, [r8], -lr, asr #15
    9e9c:			; <UNDEFINED> instruction: 0xf7f8462c
    9ea0:	ldr	lr, [sp, sl, lsr #26]!
    9ea4:			; <UNDEFINED> instruction: 0xf7f84628
    9ea8:	stmdacs	r2, {r1, r2, r7, r8, sl, fp, sp, lr, pc}
    9eac:	rsbmi	sp, r0, #7680	; 0x1e00
    9eb0:	submi	fp, r4, #192, 4
    9eb4:			; <UNDEFINED> instruction: 0x4628e7b4
    9eb8:	ldcl	7, cr15, [ip, #-992]!	; 0xfffffc20
    9ebc:	ldclle	8, cr2, [r6, #8]!
    9ec0:			; <UNDEFINED> instruction: 0x0794f8df
    9ec4:			; <UNDEFINED> instruction: 0xf8df4621
    9ec8:	vaba.s8	d18, d16, d4
    9ecc:			; <UNDEFINED> instruction: 0xf8df33eb
    9ed0:	ldrbtmi	r5, [r8], #-1936	; 0xfffff870
    9ed4:			; <UNDEFINED> instruction: 0xf500447a
    9ed8:	ldrbtmi	r7, [sp], #-58	; 0xffffffc6
    9edc:	stmib	sp, {r0, r1, r9, ip, sp}^
    9ee0:	andcs	r0, r3, r0, lsl #10
    9ee4:	svc	0x00daf7f8
    9ee8:	ldr	r4, [r9, r4, lsl #12]
    9eec:	ldrbmi	r4, [r0], -r1, lsr #12
    9ef0:			; <UNDEFINED> instruction: 0x8601e9db
    9ef4:	svc	0x0068f7f8
    9ef8:			; <UNDEFINED> instruction: 0x2768f8df
    9efc:			; <UNDEFINED> instruction: 0xf8df4621
    9f00:	vabd.s8	<illegal reg q10.5>, q0, q12
    9f04:	ldrbtmi	r3, [sl], #-999	; 0xfffffc19
    9f08:	andhi	pc, ip, sp, asr #17
    9f0c:	ldrtvc	pc, [sl], #-1282	; 0xfffffafe	; <UNPREDICTABLE>
    9f10:	smmlscs	r8, pc, r8, pc	; <UNPREDICTABLE>
    9f14:	ldrbtmi	r9, [sp], #-1024	; 0xfffffc00
    9f18:			; <UNDEFINED> instruction: 0x9602447a
    9f1c:	andls	r9, r4, r1, lsl #10
    9f20:	strmi	r2, [r2], #-3
    9f24:	svc	0x00baf7f8
    9f28:	ldrb	r4, [r9, -r4, lsl #12]!
    9f2c:	ssatmi	r4, #20, fp, asr #12
    9f30:	ldrmi	r4, [r8], r6, asr #12
    9f34:			; <UNDEFINED> instruction: 0x3738f8df
    9f38:			; <UNDEFINED> instruction: 0xf8d74604
    9f3c:	ldrbtmi	sl, [fp], #-88	; 0xffffffa8
    9f40:			; <UNDEFINED> instruction: 0xf7f86a98
    9f44:			; <UNDEFINED> instruction: 0x4648efba
    9f48:	mrc	7, 1, APSR_nzcv, cr0, cr8, {7}
    9f4c:			; <UNDEFINED> instruction: 0xf0402800
    9f50:	stclne	3, cr8, [r3, #60]	; 0x3c
    9f54:			; <UNDEFINED> instruction: 0xf023250c
    9f58:			; <UNDEFINED> instruction: 0xf8c70307
    9f5c:	bl	feb720a4 <log_oom_internal@plt+0xfeb6f120>
    9f60:	strbmi	r0, [r2], r3, lsl #26
    9f64:			; <UNDEFINED> instruction: 0x465e46b0
    9f68:	blge	41ba1c <log_oom_internal@plt+0x418a98>
    9f6c:	mrscs	r2, R12_usr
    9f70:			; <UNDEFINED> instruction: 0xf06f657b
    9f74:	cmnvs	r9, #67108864	; 0x4000000
    9f78:	addcc	pc, r4, r7, asr #17
    9f7c:			; <UNDEFINED> instruction: 0xf8c72309
    9f80:	stmib	r7, {r3, r7, sp}^
    9f84:	teqvs	fp, #1610612737	; 0x60000001
    9f88:	ldrbmi	r4, [r1], -r2, asr #12
    9f8c:			; <UNDEFINED> instruction: 0xf7f84648
    9f90:	stmdacs	r0, {r2, r4, r9, sl, fp, sp, lr, pc}
    9f94:	cdpvs	0, 11, cr13, cr12, cr10, {2}
    9f98:	stmdavs	r5!, {r4, r5, r6, r7, fp, sp, lr}^
    9f9c:			; <UNDEFINED> instruction: 0xf0002800
    9fa0:			; <UNDEFINED> instruction: 0x46298192
    9fa4:	svc	0x001cf7f8
    9fa8:	mvnle	r2, r0, lsl #16
    9fac:			; <UNDEFINED> instruction: 0xf7f84628
    9fb0:	ldcvs	14, cr14, [fp, #856]!	; 0x358
    9fb4:	svclt	0x00384283
    9fb8:	ldrvs	r4, [fp, #1539]!	; 0x603
    9fbc:	teqlt	r8, r0, lsr #17
    9fc0:	mcr	7, 6, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
    9fc4:			; <UNDEFINED> instruction: 0x30016dbb
    9fc8:	svclt	0x00384283
    9fcc:	ldrvs	r4, [fp, #1539]!	; 0x603
    9fd0:	teqlt	r0, r0, lsr #16
    9fd4:	mcr	7, 6, pc, cr2, cr8, {7}	; <UNPREDICTABLE>
    9fd8:	addmi	r6, r3, #125952	; 0x1ec00
    9fdc:			; <UNDEFINED> instruction: 0x4603bf38
    9fe0:	stmiavs	r0!, {r0, r1, r3, r4, r5, r6, r8, r9, sp, lr}^
    9fe4:			; <UNDEFINED> instruction: 0xf7f8b130
    9fe8:	blvs	f05ad8 <log_oom_internal@plt+0xf02b54>
    9fec:	svclt	0x00384283
    9ff0:	teqvs	fp, #3145728	; 0x300000
    9ff4:			; <UNDEFINED> instruction: 0xb1206920
    9ff8:	mrc	7, 5, APSR_nzcv, cr0, cr8, {7}
    9ffc:	svclt	0x00384583
    a000:	stmdbvs	r0!, {r0, r1, r7, r9, sl, lr}^
    a004:			; <UNDEFINED> instruction: 0xf7f8b120
    a008:	strmi	lr, [r3, #3754]	; 0xeaa
    a00c:			; <UNDEFINED> instruction: 0x4683bf38
    a010:			; <UNDEFINED> instruction: 0x46426d7b
    a014:	ldrmi	r4, [r9], -r8, asr #12
    a018:			; <UNDEFINED> instruction: 0xf8416dfb
    a01c:	ldrbmi	r4, [r1], -r3, lsr #32
    a020:	ldrbvs	r3, [fp, #769]!	; 0x301
    a024:	stcl	7, cr15, [r8, #992]	; 0x3e0
    a028:			; <UNDEFINED> instruction: 0xd1b42800
    a02c:	ldclvs	6, cr4, [r9, #372]!	; 0x174
    a030:			; <UNDEFINED> instruction: 0xf8d72d28
    a034:	ssatmi	sl, #20, r0, asr #0
    a038:	strcs	fp, [r8, #-3880]!	; 0xfffff0d8
    a03c:	teqvs	sp, r1, lsl #18
    a040:	eorshi	pc, r2, #64, 4
    a044:			; <UNDEFINED> instruction: 0x362cf8df
    a048:	lfmvs	f2, 2, [r8, #-16]!
    a04c:			; <UNDEFINED> instruction: 0xf7f8447b
    a050:			; <UNDEFINED> instruction: 0xf8dfeb9c
    a054:	ldrbtmi	r3, [fp], #-1572	; 0xfffff9dc
    a058:	blcs	288cc <log_oom_internal@plt+0x25948>
    a05c:	eorhi	pc, r8, #64	; 0x40
    a060:			; <UNDEFINED> instruction: 0x2618f8df
    a064:	bls	445894 <log_oom_internal@plt+0x442910>
    a068:	ldrbtmi	r6, [sl], #-3451	; 0xfffff285
    a06c:	andslt	pc, r4, r7, asr #17
    a070:	ldrbvs	r3, [fp, #-2820]!	; 0xfffff4fc
    a074:	bcs	fe4458a0 <log_oom_internal@plt+0xfe44291c>
    a078:			; <UNDEFINED> instruction: 0x2604f8df
    a07c:			; <UNDEFINED> instruction: 0xf8c72300
    a080:	ldrbtmi	sl, [sl], #-4
    a084:	mcr	6, 0, r4, cr9, cr11, {4}
    a088:			; <UNDEFINED> instruction: 0xf8df2a10
    a08c:	ldrbtmi	r2, [sl], #-1528	; 0xfffffa08
    a090:			; <UNDEFINED> instruction: 0xf8df60fa
    a094:	ldrbtmi	r2, [sl], #-1524	; 0xfffffa0c
    a098:	ldclvs	0, cr6, [fp, #-744]!	; 0xfffffd18
    a09c:	svcmi	0x0004f853
    a0a0:	ldmdbvs	fp!, {r0, r1, r3, r4, r5, r6, r8, sl, sp, lr}^
    a0a4:	ldmvs	r8, {r2, r3, r4, r5, r7, r9, sl, sp, lr}^
    a0a8:			; <UNDEFINED> instruction: 0xf0002800
    a0ac:	stmdavs	r1!, {r0, r2, r8, pc}^
    a0b0:	mrc	7, 4, APSR_nzcv, cr6, cr8, {7}
    a0b4:			; <UNDEFINED> instruction: 0xf0402800
    a0b8:			; <UNDEFINED> instruction: 0xf8df80bf
    a0bc:	stmdavs	r0!, {r4, r6, r7, r8, sl, ip}
    a0c0:			; <UNDEFINED> instruction: 0xf7f84479
    a0c4:	strmi	lr, [r1], lr, lsl #29
    a0c8:			; <UNDEFINED> instruction: 0xf0002800
    a0cc:			; <UNDEFINED> instruction: 0xf8d480b5
    a0d0:			; <UNDEFINED> instruction: 0xf1b88014
    a0d4:			; <UNDEFINED> instruction: 0xf0000f00
    a0d8:	strbmi	r8, [r0], -r3, ror #1
    a0dc:	mrc	7, 1, APSR_nzcv, cr14, cr8, {7}
    a0e0:	cmncs	r4, #950272	; 0xe8000
    a0e4:	strbmi	r4, [r0], -r1, lsl #12
    a0e8:	ldc	7, cr15, [lr], #992	; 0x3e0
    a0ec:	stmdacs	r0, {r1, r2, r9, sl, lr}
    a0f0:	mvnshi	pc, r0
    a0f4:			; <UNDEFINED> instruction: 0xf1b94680
    a0f8:			; <UNDEFINED> instruction: 0xf0000f00
    a0fc:			; <UNDEFINED> instruction: 0xf8df80f3
    a100:	ldrbtmi	r3, [fp], #-1424	; 0xfffffa70
    a104:	bcc	fe44592c <log_oom_internal@plt+0xfe4429a8>
    a108:	strcc	pc, [r8, #2271]	; 0x8df
    a10c:	mcr	4, 0, r4, cr8, cr11, {3}
    a110:			; <UNDEFINED> instruction: 0xf8d73a10
    a114:	ldcvs	0, cr10, [fp, #416]!	; 0x1a0
    a118:	bne	445984 <log_oom_internal@plt+0x442a00>
    a11c:	ldrdpl	pc, [r0], -sl
    a120:	svceq	0x0000f1b9
    a124:	blcc	79d8c <log_oom_internal@plt+0x76e08>
    a128:			; <UNDEFINED> instruction: 0x462861fb
    a12c:	bl	fe548114 <log_oom_internal@plt+0xfe545190>
    a130:	movwmi	lr, #6618	; 0x19da
    a134:	svclt	0x00182800
    a138:	stccs	6, cr4, [r0], {28}
    a13c:	sbcshi	pc, fp, r0
    a140:	ldmdblt	r3, {r0, r1, r5, fp, ip, sp, lr}
    a144:	ldrbmi	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    a148:			; <UNDEFINED> instruction: 0xf1b9447c
    a14c:			; <UNDEFINED> instruction: 0xf0000f00
    a150:			; <UNDEFINED> instruction: 0xf8df80be
    a154:	ldrbtmi	r3, [fp], #-1352	; 0xfffffab8
    a158:	stfcss	f6, [r0, #-748]	; 0xfffffd14
    a15c:	sbcshi	pc, r2, r0
    a160:	ldmdblt	r3, {r0, r1, r3, r5, fp, ip, sp, lr}
    a164:	ldrpl	pc, [r8, #-2271]!	; 0xfffff721
    a168:			; <UNDEFINED> instruction: 0xf8da447d
    a16c:	ldrvs	r3, [fp, #-12]!
    a170:			; <UNDEFINED> instruction: 0xf0002b00
    a174:	ldmdavc	fp, {r0, r1, r6, r7, pc}
    a178:			; <UNDEFINED> instruction: 0xf8dfb91b
    a17c:	ldrbtmi	r3, [fp], #-1320	; 0xfffffad8
    a180:	ldmib	sl, {r0, r1, r3, r4, r5, r8, sl, sp, lr}^
    a184:			; <UNDEFINED> instruction: 0xf89a2308
    a188:			; <UNDEFINED> instruction: 0xf0029018
    a18c:	ldrtvs	r0, [r8], #1
    a190:	ldrbtvs	r2, [r8], #0
    a194:			; <UNDEFINED> instruction: 0x0112e9d7
    a198:	cmnle	r1, r1, lsl #6
    a19c:	tsteq	r3, r2, asr sl
    a1a0:	adcshi	pc, fp, r0, asr #32
    a1a4:	svceq	0x0000f1b9
    a1a8:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
    a1ac:	ldrbtge	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    a1b0:			; <UNDEFINED> instruction: 0xf8d744fa
    a1b4:	strbtmi	ip, [r6], ip
    a1b8:	eoreq	pc, r0, r2
    a1bc:	andcs	r6, r0, r8, lsr r4
    a1c0:	ldmib	r7, {r3, r4, r5, r6, sl, sp, lr}^
    a1c4:	movwmi	r0, #4368	; 0x1110
    a1c8:			; <UNDEFINED> instruction: 0xf8dfd146
    a1cc:	ldrbtmi	r0, [r8], #-1248	; 0xfffffb20
    a1d0:	movteq	pc, #2	; <UNPREDICTABLE>
    a1d4:	movwcs	r6, #955	; 0x3bb
    a1d8:	ldmib	r7, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sp, lr}^
    a1dc:	tstmi	r3, #939524096	; 0x38000000
    a1e0:			; <UNDEFINED> instruction: 0xf8dfd136
    a1e4:	ldrbtmi	r2, [sl], #-1228	; 0xfffffb34
    a1e8:	svceq	0x0000f1b9
    a1ec:			; <UNDEFINED> instruction: 0xf8dfd154
    a1f0:	ldrbtmi	r3, [fp], #-1220	; 0xfffffb3c
    a1f4:	stmib	sp, {r0, r3, r4, r5, r8, sl, fp, sp, lr}^
    a1f8:	ldmdbvs	lr!, {r3, r9, fp, sp, lr}
    a1fc:	blvs	e6e61c <log_oom_internal@plt+0xe6b698>
    a200:	andls	r9, sp, #939524096	; 0x38000000
    a204:	smlabtpl	r4, sp, r9, lr
    a208:	andls	r6, ip, r9, ror fp
    a20c:	cdp	0, 1, cr2, cr8, cr1, {0}
    a210:	tstls	r3, r0, lsl sl
    a214:			; <UNDEFINED> instruction: 0xee1869b9
    a218:	stmib	sp, {r4, r7, r9, fp, sp}^
    a21c:	stmib	sp, {r1, r3, sl, fp, sp, lr, pc}^
    a220:	ldmibvs	r9!, {r0, r8, lr}^
    a224:	tstls	r0, r7, lsl #12
    a228:	strne	pc, [ip], #2271	; 0x8df
    a22c:			; <UNDEFINED> instruction: 0xf7f84479
    a230:			; <UNDEFINED> instruction: 0x4640ee92
    a234:	b	fe14821c <log_oom_internal@plt+0xfe145298>
    a238:			; <UNDEFINED> instruction: 0xf10b6dfb
    a23c:	ldrbmi	r0, [fp, #-2817]	; 0xfffff4ff
    a240:	svcge	0x002bf63f
    a244:	bls	445ab4 <log_oom_internal@plt+0x442b30>
    a248:	ldrdge	pc, [r4], -r7
    a24c:	strb	r2, [r7, #1024]!	; 0x400
    a250:	strbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a254:			; <UNDEFINED> instruction: 0xe7c7447a
    a258:	strbteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a25c:			; <UNDEFINED> instruction: 0xe7b74478
    a260:	strbtge	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a264:			; <UNDEFINED> instruction: 0xf00244fa
    a268:	adcsvs	r0, r8, #8
    a26c:	rscsvs	r2, r8, #0
    a270:	ldrdeq	lr, [sl, -r7]
    a274:	suble	r4, ip, r1, lsl #6
    a278:	strb	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a27c:			; <UNDEFINED> instruction: 0xf00244fe
    a280:	eorsvs	r0, r8, #16
    a284:	rsbsvs	r2, r8, #0
    a288:	ldrdeq	lr, [r8, -r7]
    a28c:	eorsle	r4, ip, r1, lsl #6
    a290:	ldrtgt	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a294:			; <UNDEFINED> instruction: 0xe78f44fc
    a298:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a29c:			; <UNDEFINED> instruction: 0xe7a9447b
    a2a0:	vmlacs.f16	s12, s0, s13	; <UNPREDICTABLE>
    a2a4:	adcshi	pc, r1, r0
    a2a8:	blcs	2837c <log_oom_internal@plt+0x253f8>
    a2ac:	svcge	0x0023f47f
    a2b0:	strtvs	pc, [r0], #-2271	; 0xfffff721
    a2b4:			; <UNDEFINED> instruction: 0xe71e447e
    a2b8:	bne	fe445b24 <log_oom_internal@plt+0xfe442ba0>
    a2bc:			; <UNDEFINED> instruction: 0xf7f86820
    a2c0:	pkhbtmi	lr, r1, r0, lsl #27
    a2c4:	stccs	7, cr14, [r0, #-12]
    a2c8:	mrcge	4, 3, APSR_nzcv, cr8, cr15, {1}
    a2cc:			; <UNDEFINED> instruction: 0xf7f8e66e
    a2d0:			; <UNDEFINED> instruction: 0xf8d7ee06
    a2d4:	cmnlt	r8, #104	; 0x68
    a2d8:	ldrbtmi	r4, [fp], #-3071	; 0xfffff401
    a2dc:			; <UNDEFINED> instruction: 0xf8da61bb
    a2e0:	ldr	r5, [sl, -r0]!
    a2e4:	ldcl	7, cr15, [sl, #992]!	; 0x3e0
    a2e8:	ldmvs	fp!, {r3, r4, r6, r7, r8, fp, ip, sp, pc}
    a2ec:	bcc	fe445b14 <log_oom_internal@plt+0xfe442b90>
    a2f0:	bcc	445b18 <log_oom_internal@plt+0x442b94>
    a2f4:	ldclmi	7, cr14, [r9], #52	; 0x34
    a2f8:			; <UNDEFINED> instruction: 0xe726447c
    a2fc:	ldrbtmi	r4, [fp], #-3064	; 0xfffff408
    a300:			; <UNDEFINED> instruction: 0xe73e653b
    a304:	ldrbtmi	r4, [sp], #-3575	; 0xfffff209
    a308:			; <UNDEFINED> instruction: 0xf8dfe72f
    a30c:	ldrbtmi	ip, [ip], #988	; 0x3dc
    a310:			; <UNDEFINED> instruction: 0xf8dfe752
    a314:	ldrbtmi	lr, [lr], #984	; 0x3d8
    a318:			; <UNDEFINED> instruction: 0xf8dfe7b1
    a31c:	ldrbtmi	sl, [sl], #980	; 0x3d4
    a320:	blmi	ffd441ac <log_oom_internal@plt+0xffd41228>
    a324:	mcr	4, 0, r4, cr8, cr11, {3}
    a328:	blmi	ffcd8d70 <log_oom_internal@plt+0xffcd5dec>
    a32c:	mcr	4, 0, r4, cr8, cr11, {3}
    a330:	usat	r3, #14, r0, lsl #20
    a334:	ldrbtmi	r4, [fp], #-3057	; 0xfffff40f
    a338:			; <UNDEFINED> instruction: 0xf8da61bb
    a33c:	str	r5, [ip, -r0]
    a340:			; <UNDEFINED> instruction: 0xf7f86b7e
    a344:			; <UNDEFINED> instruction: 0xf8d7ed06
    a348:			; <UNDEFINED> instruction: 0xf7f80080
    a34c:	svcvs	0x0078e9fa
    a350:	bl	fe8c8338 <log_oom_internal@plt+0xfe8c53b4>
    a354:	bhi	445bc0 <log_oom_internal@plt+0x442c3c>
    a358:	blt	fe445bc4 <log_oom_internal@plt+0xfe442c40>
    a35c:	vmull.p8	<illegal reg q8.5>, d0, d4
    a360:	svcvs	0x00788134
    a364:			; <UNDEFINED> instruction: 0xf43f2800
    a368:			; <UNDEFINED> instruction: 0xf7f8ac93
    a36c:	str	lr, [pc], #3182	; a374 <log_oom_internal@plt+0x73f0>
    a370:	strtmi	r4, [r0], -r5, lsl #12
    a374:	bl	7c835c <log_oom_internal@plt+0x7c53d8>
    a378:	ldrsbge	pc, [r8], #-135	; 0xffffff79	; <UNPREDICTABLE>
    a37c:			; <UNDEFINED> instruction: 0xf77f2802
    a380:	ldclmi	13, cr10, [pc], {62}	; 0x3e
    a384:	bmi	ff7dbc30 <log_oom_internal@plt+0xff7d8cac>
    a388:	tstmi	lr, #64, 4	; <UNPREDICTABLE>
    a38c:	ldrbtmi	r4, [ip], #-2270	; 0xfffff722
    a390:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    a394:	eorsvc	pc, sl, #8388608	; 0x800000
    a398:	strcs	lr, [r0], #-2509	; 0xfffff633
    a39c:	andcs	r1, r3, r2, asr #25
    a3a0:	ldcl	7, cr15, [ip, #-992]!	; 0xfffffc20
    a3a4:	str	r4, [sp, #-1540]!	; 0xfffff9fc
    a3a8:	strtmi	r4, [r0], -r5, lsl #12
    a3ac:	bl	c8394 <log_oom_internal@plt+0xc5410>
    a3b0:	ldrsbge	pc, [r8], #-135	; 0xffffff79	; <UNPREDICTABLE>
    a3b4:			; <UNDEFINED> instruction: 0xf77f2802
    a3b8:	ldclmi	13, cr10, [r4], {34}	; 0x22
    a3bc:	bmi	ff51bc68 <log_oom_internal@plt+0xff518ce4>
    a3c0:	msrmi	CPSR_x, #64, 4
    a3c4:	ldrbtmi	r4, [ip], #-2259	; 0xfffff72d
    a3c8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    a3cc:	blmi	ff4c435c <log_oom_internal@plt+0xff4c13d8>
    a3d0:	eormi	pc, r6, #64, 4
    a3d4:	ldrbtmi	r4, [fp], #-2513	; 0xfffff62f
    a3d8:	ldrsbge	pc, [r8], #-135	; 0xffffff79	; <UNPREDICTABLE>
    a3dc:			; <UNDEFINED> instruction: 0xf5034479
    a3e0:	tstcc	r3, sl, lsr r3
    a3e4:			; <UNDEFINED> instruction: 0xf7f865f8
    a3e8:			; <UNDEFINED> instruction: 0x4604edd0
    a3ec:	ldrbvs	lr, [r8, #1290]!	; 0x50a
    a3f0:			; <UNDEFINED> instruction: 0xf7f84620
    a3f4:			; <UNDEFINED> instruction: 0xf8d7eae0
    a3f8:	ldclvs	0, cr10, [r9, #352]!	; 0x160
    a3fc:	ldcle	8, cr2, [sl], #-8
    a400:	ldrbvs	r4, [sp, #588]!	; 0x24c
    a404:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    a408:			; <UNDEFINED> instruction: 0x46b0e4fc
    a40c:	ldrbtmi	r4, [lr], #-3780	; 0xfffff13c
    a410:			; <UNDEFINED> instruction: 0x4604e671
    a414:			; <UNDEFINED> instruction: 0xf7f82000
    a418:			; <UNDEFINED> instruction: 0xf8d7eace
    a41c:	stmdacs	r2, {r3, r4, r6, sp, pc}
    a420:	rsbmi	sp, r4, #13056	; 0x3300
    a424:	rsclt	r6, r4, #1061158912	; 0x3f400000
    a428:	strbt	r4, [fp], #612	; 0x264
    a42c:	andcs	r4, r0, r4, lsl #12
    a430:	b	ff048418 <log_oom_internal@plt+0xff045494>
    a434:	ldrsbge	pc, [r8], #-135	; 0xffffff79	; <UNPREDICTABLE>
    a438:	ldclle	8, cr2, [r2, #8]!
    a43c:	rscgt	pc, r4, #14614528	; 0xdf0000
    a440:	bmi	fee5bccc <log_oom_internal@plt+0xfee58d48>
    a444:	teqmi	fp, #64, 4	; <UNPREDICTABLE>
    a448:	ldrbtmi	r4, [ip], #2232	; 0x8b8
    a44c:	ldrbvs	r4, [sp, #1146]!	; 0x47a
    a450:			; <UNDEFINED> instruction: 0xf5024478
    a454:			; <UNDEFINED> instruction: 0x4664723a
    a458:			; <UNDEFINED> instruction: 0xf8dfe79e
    a45c:	ldrbtmi	sl, [sl], #724	; 0x2d4
    a460:	ldcmi	6, cr14, [r4], #668	; 0x29c
    a464:	bmi	fed1bd10 <log_oom_internal@plt+0xfed18d8c>
    a468:	tstmi	r7, #64, 4	; <UNPREDICTABLE>
    a46c:	ldrbtmi	r4, [ip], #-2227	; 0xfffff74d
    a470:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    a474:	ldcmi	7, cr14, [r2], #568	; 0x238
    a478:	msrmi	CPSR_fx, #64, 4
    a47c:	ldmmi	r2!, {r0, r4, r5, r7, r9, fp, lr}
    a480:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    a484:	ldrbtmi	r6, [r8], #-1533	; 0xfffffa03
    a488:			; <UNDEFINED> instruction: 0xf8dfe784
    a48c:	strtmi	ip, [r1], -r0, asr #5
    a490:	vpmax.s8	d20, d16, d31
    a494:	stmiami	pc!, {r0, r1, r2, r4, r5, r8, r9, lr}	; <UNPREDICTABLE>
    a498:	ldrbtmi	r4, [sl], #-1276	; 0xfffffb04
    a49c:	ldrbtmi	r6, [r8], #-1533	; 0xfffffa03
    a4a0:	eorsvc	pc, sl, #8388608	; 0x800000
    a4a4:	ldrb	r4, [r7, -r4, ror #12]!
    a4a8:	ldrbtmi	r4, [fp], #-2987	; 0xfffff455
    a4ac:	biclt	r7, fp, fp, lsl sl
    a4b0:	andcs	r6, r1, lr, lsr r9
    a4b4:	blmi	fea9cb60 <log_oom_internal@plt+0xfea99bdc>
    a4b8:	ldrbtmi	r9, [r9], #-1540	; 0xfffff9fc
    a4bc:	ldrbtmi	r6, [fp], #-2878	; 0xfffff4c2
    a4c0:	stcmi	13, cr4, [r9], #672	; 0x2a0
    a4c4:	ldrbtmi	r9, [sp], #-1538	; 0xfffff9fe
    a4c8:	ldrbtmi	r6, [ip], #-2942	; 0xfffff482
    a4cc:	movwls	r9, #4355	; 0x1103
    a4d0:	blmi	fe9dcb70 <log_oom_internal@plt+0xfe9d9bec>
    a4d4:	ldrbtmi	r6, [r9], #-3514	; 0xfffff246
    a4d8:			; <UNDEFINED> instruction: 0x9600447b
    a4dc:	strmi	lr, [r5, #-2509]	; 0xfffff633
    a4e0:	ldc	7, cr15, [r8, #-992]!	; 0xfffffc20
    a4e4:	blcs	25cd8 <log_oom_internal@plt+0x22d54>
    a4e8:	cfldrsge	mvf15, [sl, #508]!	; 0x1fc
    a4ec:	blmi	fe883fac <log_oom_internal@plt+0xfe881028>
    a4f0:	addmi	pc, r1, #64, 4
    a4f4:	ldrbtmi	r4, [fp], #-2464	; 0xfffff660
    a4f8:	ldrdge	pc, [r4], -r7
    a4fc:			; <UNDEFINED> instruction: 0xf5034479
    a500:	tstcc	r3, sl, lsr r3
    a504:	bls	445d74 <log_oom_internal@plt+0x442df0>
    a508:	ldc	7, cr15, [lr, #-992]!	; 0xfffffc20
    a50c:	str	r4, [r7], #1540	; 0x604
    a510:	andcs	r4, r0, r4, lsl #12
    a514:	b	13c84fc <log_oom_internal@plt+0x13c5578>
    a518:	ldrsbge	pc, [r8], #-135	; 0xffffff79	; <UNPREDICTABLE>
    a51c:	ldcle	8, cr2, [lr], #-8
    a520:	rsclt	r4, r4, #100, 4	; 0x40000006
    a524:	ldrbt	r4, [r4], #-612	; 0xfffffd9c
    a528:	andcs	r4, r0, r4, lsl #12
    a52c:	b	10c8514 <log_oom_internal@plt+0x10c5590>
    a530:	ldrsbge	pc, [r8], #-135	; 0xffffff79	; <UNPREDICTABLE>
    a534:	ldclle	8, cr2, [r3, #8]!
    a538:			; <UNDEFINED> instruction: 0x46216ebb
    a53c:	stcmi	6, cr4, [pc, #320]	; a684 <log_oom_internal@plt+0x7700>
    a540:			; <UNDEFINED> instruction: 0xf7f8685e
    a544:	strtmi	lr, [r1], -r2, asr #24
    a548:	bmi	fe39d784 <log_oom_internal@plt+0xfe39a800>
    a54c:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    a550:	movwmi	pc, #29248	; 0x7240	; <UNPREDICTABLE>
    a554:			; <UNDEFINED> instruction: 0x9602447a
    a558:	eorsvc	pc, sl, #8388608	; 0x800000
    a55c:	andls	r9, r0, #4194304	; 0x400000
    a560:	andls	r4, r3, r2, lsr #12
    a564:	strmi	r2, [r2], #-3
    a568:	ldc	7, cr15, [r8], {248}	; 0xf8
    a56c:	ldrb	r4, [r0], #-1540	; 0xfffff9fc
    a570:	teqle	fp, r3, lsl #31
    a574:			; <UNDEFINED> instruction: 0xf5b00080
    a578:			; <UNDEFINED> instruction: 0xf67f0f80
    a57c:	stcmi	12, cr10, [r2], {234}	; 0xea
    a580:	bmi	fe09bde8 <log_oom_internal@plt+0xfe098e64>
    a584:	movtmi	pc, #41536	; 0xa240	; <UNPREDICTABLE>
    a588:	ldrbtmi	r4, [ip], #-2433	; 0xfffff67f
    a58c:			; <UNDEFINED> instruction: 0xf502447a
    a590:	ldrbtmi	r7, [r9], #-573	; 0xfffffdc3
    a594:	strtmi	r9, [r2], -r0, lsl #4
    a598:			; <UNDEFINED> instruction: 0xf7f83203
    a59c:	ldclmi	12, cr14, [sp, #-432]!	; 0xfffffe50
    a5a0:	bmi	1f5be2c <log_oom_internal@plt+0x1f58ea8>
    a5a4:	movwmi	pc, #49728	; 0xc240	; <UNPREDICTABLE>
    a5a8:	ldrbtmi	r4, [sp], #-2172	; 0xfffff784
    a5ac:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    a5b0:	eorsvc	pc, sl, #8388608	; 0x800000
    a5b4:	strcs	lr, [r0, #-2509]	; 0xfffff633
    a5b8:	andcs	r4, r3, r2, lsl #12
    a5bc:			; <UNDEFINED> instruction: 0xf7f83203
    a5c0:	strmi	lr, [r4], -lr, ror #24
    a5c4:			; <UNDEFINED> instruction: 0xf7f8e425
    a5c8:	strtmi	lr, [r8], -r2, asr #21
    a5cc:	ldrsbge	pc, [r8], #-135	; 0xffffff79	; <UNPREDICTABLE>
    a5d0:	ldmib	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a5d4:	stcle	8, cr2, [r3, #8]!
    a5d8:			; <UNDEFINED> instruction: 0xf44f4d71
    a5dc:	bmi	1c63404 <log_oom_internal@plt+0x1c60480>
    a5e0:	ldmdami	r1!, {r0, r5, r9, sl, lr}^
    a5e4:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    a5e8:			; <UNDEFINED> instruction: 0xe7e14478
    a5ec:	stclmi	6, cr4, [pc], #-128	; a574 <log_oom_internal@plt+0x75f0>
    a5f0:	vpmax.s8	q10, q0, <illegal reg q15.5>
    a5f4:	stmdbmi	pc!, {r1, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    a5f8:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    a5fc:	eorsvc	pc, sp, #8388608	; 0x800000
    a600:	andls	r4, r0, #2030043136	; 0x79000000
    a604:	andcc	r4, r3, #35651584	; 0x2200000
    a608:	ldc	7, cr15, [r4], #-992	; 0xfffffc20
    a60c:	andeq	r5, r1, lr, lsr #2
    a610:	strdeq	r0, [r0], -ip
    a614:	strdeq	r4, [r1], -r0
    a618:	andeq	r3, r0, r8, lsl fp
    a61c:	andeq	r3, r0, sl, ror #29
    a620:	andeq	r3, r0, r2, ror #21
    a624:	muleq	r0, ip, r0
    a628:	strdeq	r5, [r1], -r2
    a62c:			; <UNDEFINED> instruction: 0x000041b8
    a630:	muleq	r0, r2, r8
    a634:	andeq	r4, r0, sl, lsr r0
    a638:	muleq	r0, r8, r1
    a63c:	ldrdeq	r3, [r0], -ip
    a640:	andeq	r3, r0, sl, ror #20
    a644:	andeq	r3, r0, lr, ror sl
    a648:	andeq	r3, r0, r8, ror #20
    a64c:	andeq	r4, r1, lr, ror #28
    a650:			; <UNDEFINED> instruction: 0x00003fb0
    a654:	andeq	r1, r0, lr, lsl #21
    a658:	andeq	r3, r0, r6, ror #30
    a65c:	andeq	r1, r0, r4, asr #20
    a660:	andeq	r2, r0, lr, ror #24
    a664:	andeq	r3, r0, r2, lsr pc
    a668:	strdeq	r3, [r0], -sl
    a66c:	andeq	r1, r0, r0, lsl #20
    a670:	ldrdeq	r5, [r1], -lr
    a674:			; <UNDEFINED> instruction: 0xffff9a6d
    a678:	andeq	r4, r1, sl, lsr #31
    a67c:	strdeq	r3, [r0], -lr
    a680:	andeq	r3, r0, r6, ror #25
    a684:	andeq	r3, r0, r2, asr sl
    a688:	andeq	r3, r0, sl, asr #20
    a68c:	andeq	r3, r0, r8, lsr #25
    a690:	ldrdeq	r3, [r0], -lr
    a694:	andeq	r1, r0, r8, ror #24
    a698:	andeq	r3, r0, r0, asr #10
    a69c:	andeq	r3, r0, sl, lsl #19
    a6a0:	andeq	r3, r0, r0, lsr #10
    a6a4:	andeq	r3, r0, sl, lsl #10
    a6a8:	andeq	r3, r0, ip, lsr #10
    a6ac:	andeq	r3, r0, r2, lsl r9
    a6b0:	strdeq	r3, [r0], -sl
    a6b4:	andeq	r3, r0, lr, ror #17
    a6b8:	andeq	r3, r0, r0, lsl #12
    a6bc:	andeq	r3, r0, r8, ror #8
    a6c0:	andeq	r3, r0, r0, asr r4
    a6c4:	andeq	r3, r0, r8, lsr #8
    a6c8:	andeq	r3, r0, ip, lsl r4
    a6cc:	andeq	r3, r0, r0, lsl r4
    a6d0:	andeq	r3, r0, r4, lsr r4
    a6d4:	ldrdeq	r3, [r0], -r4
    a6d8:	andeq	r1, r0, r6, lsr #28
    a6dc:	muleq	r0, r0, r3
    a6e0:	andeq	r3, r0, sl, lsl #7
    a6e4:	andeq	r3, r0, r2, lsl #7
    a6e8:	ldrdeq	r3, [r0], -r2
    a6ec:	andeq	r3, r0, sl, asr #15
    a6f0:	andeq	r3, r0, r2, asr #15
    a6f4:	ldrdeq	r1, [r0], -r0
    a6f8:			; <UNDEFINED> instruction: 0x000037b4
    a6fc:	andeq	r3, r0, sl, lsr #15
    a700:			; <UNDEFINED> instruction: 0x000027ba
    a704:	andeq	r3, r0, r8, lsr #21
    a708:	andeq	r1, r0, r6, lsl #11
    a70c:	andeq	r2, r0, r2, lsl #15
    a710:	andeq	r3, r0, r0, ror sl
    a714:	andeq	r1, r0, lr, asr #10
    a718:	andeq	r3, r0, r2, ror #20
    a71c:	andeq	r1, r0, ip, lsr r5
    a720:	andeq	r3, r0, sl, ror r2
    a724:	strdeq	r2, [r0], -lr
    a728:	andeq	r3, r0, ip, ror #19
    a72c:	andeq	r1, r0, r8, asr #9
    a730:	andeq	r3, r0, r2, lsl #13
    a734:	ldrdeq	r2, [r0], -sl
    a738:	andeq	r3, r0, r8, asr #19
    a73c:	andeq	r1, r0, r6, lsr #9
    a740:	andeq	r2, r0, r8, asr #13
    a744:			; <UNDEFINED> instruction: 0x000039b6
    a748:	muleq	r0, r2, r4
    a74c:			; <UNDEFINED> instruction: 0x000026b0
    a750:	muleq	r0, lr, r9
    a754:	andeq	r1, r0, sl, ror r4
    a758:	andeq	r4, r1, r6, asr fp
    a75c:	andeq	r3, r0, lr, asr r3
    a760:	andeq	r3, r0, r6, ror #6
    a764:	andeq	r3, r0, sl, lsr r3
    a768:	andeq	r3, r0, lr, lsr r3
    a76c:	andeq	r3, r0, r2, lsl r3
    a770:	andeq	r3, r0, r8, lsl #6
    a774:	andeq	r3, r0, r2, asr #18
    a778:	andeq	r1, r0, ip, lsl r4
    a77c:	andeq	r3, r0, r0, lsl #4
    a780:	andeq	r1, r0, sl, asr #7
    a784:	andeq	r3, r0, r4, ror #17
    a788:	andeq	r1, r0, lr, lsl #7
    a78c:	andeq	r3, r0, ip, lsr #17
    a790:	andeq	r3, r0, sl, lsr #4
    a794:	muleq	r0, lr, r5
    a798:	andeq	r3, r0, ip, lsl #17
    a79c:	andeq	r1, r0, sl, ror #6
    a7a0:	andeq	r2, r0, r4, ror #10
    a7a4:	andeq	r3, r0, r2, asr r8
    a7a8:	andeq	r1, r0, r0, lsr r3
    a7ac:	andeq	r1, r0, r0, lsr #6
    a7b0:	andeq	r3, r0, lr, lsr r8
    a7b4:	andeq	r3, r0, ip, lsl #3
    a7b8:	stmiacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    a7bc:	stmiane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    a7c0:	stmiacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    a7c4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    a7c8:	svcmi	0x00f0e92d
    a7cc:	stmiapl	fp, {r0, r1, r2, r3, r5, r7, ip, sp, pc}^
    a7d0:	mlasne	r6, r2, r8, pc	; <UNPREDICTABLE>
    a7d4:	ldmpl	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    a7d8:			; <UNDEFINED> instruction: 0x932d681b
    a7dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a7e0:	tstls	r6, #0, 6
    a7e4:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    a7e8:	stmdblt	r1!, {r2, r4, r8, r9, ip, sp}
    a7ec:	mlascc	r7, r2, r8, pc	; <UNPREDICTABLE>
    a7f0:			; <UNDEFINED> instruction: 0xf0002b00
    a7f4:	ldmdbge	r4, {r5, r7, r8, pc}
    a7f8:			; <UNDEFINED> instruction: 0xf7fd2000
    a7fc:	mcrne	13, 0, pc, cr7, cr3, {0}	; <UNPREDICTABLE>
    a800:	cmphi	r8, r0, asr #5	; <UNPREDICTABLE>
    a804:	ldmcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a808:	ldrbtmi	r9, [fp], #-2068	; 0xfffff7ec
    a80c:	mlascs	r7, r3, r8, pc	; <UNPREDICTABLE>
    a810:			; <UNDEFINED> instruction: 0xf0002a00
    a814:	ldmdbge	r6, {r2, r3, r5, r6, r8, pc}
    a818:	stmiacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a81c:			; <UNDEFINED> instruction: 0xf893447b
    a820:	tstlt	r2, r8, lsr r0
    a824:			; <UNDEFINED> instruction: 0xf7f8aa15
    a828:	vmlane.f32	s28, s9, s28
    a82c:	msrhi	(UNDEF: 101), r0
    a830:	stmcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a834:			; <UNDEFINED> instruction: 0xf7f858e8
    a838:	strmi	lr, [r4], -r8, lsl #17
    a83c:			; <UNDEFINED> instruction: 0xf0002800
    a840:	svcls	0x001681e2
    a844:	svccc	0x0004b167
    a848:	andcs	lr, r1, #6
    a84c:			; <UNDEFINED> instruction: 0xf7f84620
    a850:	stmdacs	r0, {r3, r7, r8, r9, fp, sp, lr, pc}
    a854:	tsthi	pc, r0, asr #5	; <UNPREDICTABLE>
    a858:	svcne	0x0004f857
    a85c:	mvnsle	r2, r0, lsl #18
    a860:	orrlt	r9, pc, r5, lsl pc	; <UNPREDICTABLE>
    a864:	and	r3, fp, r4, lsl #30
    a868:	strtmi	r2, [r0], -r2, lsl #4
    a86c:	bl	1e48854 <log_oom_internal@plt+0x1e458d0>
    a870:	tsteq	r1, #16, 2	; <UNPREDICTABLE>
    a874:	movwcs	fp, #7960	; 0x1f18
    a878:	bicsvc	lr, r0, #77824	; 0x13000
    a87c:	msrhi	SPSR_f, r0, asr #32
    a880:	svcne	0x0004f857
    a884:	mvnle	r2, r0, lsl #18
    a888:	ldmdaeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a88c:			; <UNDEFINED> instruction: 0xf8df2700
    a890:			; <UNDEFINED> instruction: 0xf8df1838
    a894:	ldrbtmi	r2, [r8], #-2104	; 0xfffff7c8
    a898:	ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a89c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    a8a0:	andne	lr, r2, sp, asr #19
    a8a4:			; <UNDEFINED> instruction: 0xf8df447b
    a8a8:	stmib	sp, {r2, r3, r5, fp, lr, pc}^
    a8ac:			; <UNDEFINED> instruction: 0xf8df3200
    a8b0:	ldrbtmi	r6, [ip], #2088	; 0x828
    a8b4:	stmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a8b8:	stmdacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a8bc:			; <UNDEFINED> instruction: 0xf8df447e
    a8c0:	ldrbtmi	r1, [fp], #-2084	; 0xfffff7dc
    a8c4:	stmdaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a8c8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    a8cc:	ldrbtmi	r6, [r9], #-3076	; 0xfffff3fc
    a8d0:	smlsdxls	r6, r8, r4, r4
    a8d4:	stmia	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a8d8:	stmdacs	r0, {r1, r2, r9, sl, lr}
    a8dc:	mvnhi	pc, r0
    a8e0:	stmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a8e4:			; <UNDEFINED> instruction: 0xf893447b
    a8e8:	blcs	169d4 <log_oom_internal@plt+0x13a50>
    a8ec:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
    a8f0:	tstcs	r0, r2, lsl #4
    a8f4:			; <UNDEFINED> instruction: 0xf7f84630
    a8f8:	rsbcs	lr, r4, #64, 22	; 0x10000
    a8fc:	ldrtmi	r4, [r0], -r1, lsl #12
    a900:	stmdb	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a904:	vmull.p8	<illegal reg q8.5>, d0, d7
    a908:			; <UNDEFINED> instruction: 0xf8df813e
    a90c:	ldrtmi	r1, [r0], -r4, ror #15
    a910:			; <UNDEFINED> instruction: 0xf7f84479
    a914:			; <UNDEFINED> instruction: 0x1e07e93a
    a918:	orrshi	pc, r8, r0, asr #5
    a91c:	rscscc	pc, pc, #79	; 0x4f
    a920:	ldrtmi	r2, [r0], -r1, lsl #2
    a924:	ldm	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a928:	vmull.p8	<illegal reg q8.5>, d0, d7
    a92c:			; <UNDEFINED> instruction: 0xf8df8151
    a930:	ldrbtmi	r3, [fp], #-1988	; 0xfffff83c
    a934:	mlascc	sl, r3, r8, pc	; <UNPREDICTABLE>
    a938:			; <UNDEFINED> instruction: 0xf0002b00
    a93c:			; <UNDEFINED> instruction: 0xf04f81a6
    a940:	movwcs	r3, #37631	; 0x92ff
    a944:	tstcs	r1, r6, lsl #4
    a948:	movwls	r2, #21000	; 0x5208
    a94c:	movwcs	r9, #29188	; 0x7204
    a950:	movwls	r2, #12806	; 0x3206
    a954:	movwcs	r9, #20994	; 0x5202
    a958:	movwls	r2, #4612	; 0x1204
    a95c:	movwcs	r9, #12800	; 0x3200
    a960:	ldrtmi	r2, [r0], -r2, lsl #4
    a964:	b	34894c <log_oom_internal@plt+0x3459c8>
    a968:	svccs	0x00004607
    a96c:	andshi	pc, fp, #192, 4
    a970:			; <UNDEFINED> instruction: 0x3784f8df
    a974:			; <UNDEFINED> instruction: 0xf8df4630
    a978:			; <UNDEFINED> instruction: 0xf10d7784
    a97c:	ldrbtmi	r0, [fp], #-2892	; 0xfffff4b4
    a980:	beq	1246dbc <log_oom_internal@plt+0x1243e38>
    a984:	ldmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    a988:	bvc	65bb8c <log_oom_internal@plt+0x658c08>
    a98c:	stmda	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a990:			; <UNDEFINED> instruction: 0x376cf8df
    a994:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
    a998:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    a99c:	andsne	lr, lr, #3358720	; 0x334000
    a9a0:	tstls	r1, #201326592	; 0xc000000
    a9a4:	smmlscc	ip, pc, r8, pc	; <UNPREDICTABLE>
    a9a8:	movwls	r4, #62587	; 0xf47b
    a9ac:			; <UNDEFINED> instruction: 0x4652465b
    a9b0:	strtmi	r4, [r0], -r9, asr #12
    a9b4:	svc	0x0042f7f7
    a9b8:			; <UNDEFINED> instruction: 0xf0002800
    a9bc:	blls	4ab50c <log_oom_internal@plt+0x4a8588>
    a9c0:	andsls	r2, r7, r0
    a9c4:			; <UNDEFINED> instruction: 0xf0002b02
    a9c8:	blcs	6b1e0 <log_oom_internal@plt+0x6825c>
    a9cc:	rsbshi	pc, ip, #64	; 0x40
    a9d0:	mlascc	r6, r7, r8, pc	; <UNPREDICTABLE>
    a9d4:	blcs	31228 <log_oom_internal@plt+0x2e2a4>
    a9d8:	cmphi	r9, r0, asr #32	; <UNPREDICTABLE>
    a9dc:	blcs	ea8a30 <log_oom_internal@plt+0xea5aac>
    a9e0:			; <UNDEFINED> instruction: 0xf897d0e4
    a9e4:	blcs	16ac8 <log_oom_internal@plt+0x13b44>
    a9e8:	movwcs	sp, #4320	; 0x10e0
    a9ec:	andls	r2, r0, #28
    a9f0:	andls	r2, r1, ip, lsl #2
    a9f4:			; <UNDEFINED> instruction: 0x4630461a
    a9f8:	stmia	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a9fc:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    aa00:	rschi	pc, fp, #192, 4
    aa04:	vqdmulh.s<illegal width 8>	d25, d1, d15
    aa08:	ldmib	sp, {r0, r4, r9}^
    aa0c:	vshr.s8	d17, d3, #8
    aa10:	ldmibvc	fp, {r1, r5, r9}^
    aa14:			; <UNDEFINED> instruction: 0xf0402b00
    aa18:	movwcs	r8, #8500	; 0x2134
    aa1c:	ldfeqp	f7, [ip], {13}
    aa20:	andgt	pc, r0, sp, asr #17
    aa24:	svc	0x0004f7f7
    aa28:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    aa2c:	cmphi	r0, r0, lsl #5	; <UNPREDICTABLE>
    aa30:			; <UNDEFINED> instruction: 0xf7f72000
    aa34:	stmdacs	r6, {r6, r7, r8, r9, sl, fp, sp, lr, pc}
    aa38:	eorhi	pc, sp, #0, 6
    aa3c:	ldrtmi	r2, [r0], -r9, lsl #2
    aa40:	b	fe548a28 <log_oom_internal@plt+0xfe545aa4>
    aa44:	vmlal.s8	q9, d0, d0
    aa48:			; <UNDEFINED> instruction: 0xf8df82b7
    aa4c:	ldrbtmi	r3, [fp], #-1724	; 0xfffff944
    aa50:	mlascc	sl, r3, r8, pc	; <UNPREDICTABLE>
    aa54:			; <UNDEFINED> instruction: 0xf10db18b
    aa58:	ldmib	sp, {r7, fp}^
    aa5c:			; <UNDEFINED> instruction: 0x46421013
    aa60:	stmib	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    aa64:	tstls	r0, r1, lsl #28
    aa68:	mvnhi	pc, r0, lsl #5
    aa6c:			; <UNDEFINED> instruction: 0xf7f72000
    aa70:	ldmdbls	r0, {r1, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    aa74:	vsub.i8	d2, d0, d6
    aa78:	tstcs	r0, ip, asr #4
    aa7c:			; <UNDEFINED> instruction: 0xf7f84630
    aa80:			; <UNDEFINED> instruction: 0xf1b0ea76
    aa84:	vmlal.s8	q8, d0, d0
    aa88:	ldmdals	r7, {r3, r4, r5, r7, r9, pc}
    aa8c:	addle	r2, sp, r0, lsl #16
    aa90:	ldmda	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    aa94:	strmi	lr, [r6], -sl, lsl #15
    aa98:			; <UNDEFINED> instruction: 0xf7f72000
    aa9c:	stmdacs	r2, {r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}
    aaa0:	adcshi	pc, pc, r0, lsl #6
    aaa4:	sbclt	r4, r0, #112, 4
    aaa8:	andcs	r4, r0, #1879048196	; 0x70000004
    aaac:	ldrmi	r4, [r1], -r0, lsr #12
    aab0:	ldmda	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aab4:	tstlt	r8, r4, lsl r8
    aab8:	svc	0x00dcf7f7
    aabc:	tstlt	r8, r5, lsl r8
    aac0:	ldmib	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aac4:	tstlt	r8, r6, lsl r8
    aac8:	ldmib	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aacc:			; <UNDEFINED> instruction: 0x263cf8df
    aad0:	ldrbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    aad4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    aad8:	blls	b64b48 <log_oom_internal@plt+0xb61bc4>
    aadc:			; <UNDEFINED> instruction: 0xf04f405a
    aae0:			; <UNDEFINED> instruction: 0xf0400300
    aae4:	ldrtmi	r8, [r8], -r4, lsr #5
    aae8:	pop	{r0, r1, r2, r3, r5, ip, sp, pc}
    aaec:			; <UNDEFINED> instruction: 0xf8938ff0
    aaf0:	stmdbcs	r0, {r1, r2, r4, r5, ip}
    aaf4:	mcrge	4, 4, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    aaf8:	andcs	lr, r0, lr, lsl #13
    aafc:	svc	0x005af7f7
    ab00:	svclt	0x00de2802
    ab04:	sbclt	r4, r0, #96, 4
    ab08:	lfmle	f4, 2, [r3, #284]	; 0x11c
    ab0c:			; <UNDEFINED> instruction: 0xf8df4621
    ab10:			; <UNDEFINED> instruction: 0xf8df2600
    ab14:	andcs	r4, r3, r0, lsl #12
    ab18:	ldrbpl	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    ab1c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    ab20:	ldrbtmi	r4, [sp], #-1026	; 0xfffffbfe
    ab24:	strbvc	pc, [r0], #-1284	; 0xfffffafc	; <UNPREDICTABLE>
    ab28:	stmib	sp, {r0, r4, r5, r7, r8, r9, sp}^
    ab2c:			; <UNDEFINED> instruction: 0xf7f84500
    ab30:			; <UNDEFINED> instruction: 0x4607e9b6
    ab34:			; <UNDEFINED> instruction: 0xf892e7be
    ab38:	blcs	16c20 <log_oom_internal@plt+0x13c9c>
    ab3c:	mrcge	4, 2, APSR_nzcv, cr11, cr15, {3}
    ab40:			; <UNDEFINED> instruction: 0xf8822301
    ab44:			; <UNDEFINED> instruction: 0xf8823038
    ab48:			; <UNDEFINED> instruction: 0xf8823037
    ab4c:			; <UNDEFINED> instruction: 0xe6523036
    ab50:	andcs	r4, r0, r6, lsl #12
    ab54:	svc	0x002ef7f7
    ab58:	stcle	8, cr2, [r3, #8]!
    ab5c:	ldrcs	pc, [ip, #2271]!	; 0x8df
    ab60:			; <UNDEFINED> instruction: 0xf8df4631
    ab64:	biccs	r0, r0, #188, 10	; 0x2f000000
    ab68:	ldrpl	pc, [r8, #2271]!	; 0x8df
    ab6c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    ab70:	subvc	pc, r0, #8388608	; 0x800000
    ab74:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    ab78:	cfstr64ne	mvdx2, [r2], {0}
    ab7c:			; <UNDEFINED> instruction: 0xf7f82003
    ab80:	strmi	lr, [r7], -lr, lsl #19
    ab84:	mulcs	r0, r1, r7
    ab88:	svc	0x0014f7f7
    ab8c:	stcle	8, cr2, [sl], {2}
    ab90:	sbclt	r4, r0, #120, 4	; 0x80000007
    ab94:	ldrtmi	r4, [r0], -r7, asr #4
    ab98:	stmda	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ab9c:	ldrtmi	lr, [r9], -r5, lsl #15
    aba0:	ldmda	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aba4:			; <UNDEFINED> instruction: 0xf8dfe6a4
    aba8:	ldrtmi	r5, [r9], -r0, lsl #11
    abac:	ldrbcs	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    abb0:			; <UNDEFINED> instruction: 0xf8df23cc
    abb4:	ldrbtmi	r0, [sp], #-1404	; 0xfffffa84
    abb8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    abbc:	subvc	pc, r0, #8388608	; 0x800000
    abc0:	strcs	lr, [r0, #-2509]	; 0xfffff633
    abc4:	andcs	r1, r3, r2, asr #25
    abc8:	stmdb	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    abcc:	strb	r4, [r2, r7, lsl #12]!
    abd0:			; <UNDEFINED> instruction: 0xf7f72000
    abd4:	stmdacs	r2, {r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    abd8:			; <UNDEFINED> instruction: 0xf8dfddda
    abdc:			; <UNDEFINED> instruction: 0x46392558
    abe0:	ldrbeq	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    abe4:	ldrbtmi	r2, [sl], #-980	; 0xfffffc2c
    abe8:	ldrbpl	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    abec:			; <UNDEFINED> instruction: 0xf5024478
    abf0:	ldrbtmi	r7, [sp], #-576	; 0xfffffdc0
    abf4:	andls	r9, r0, #4194304	; 0x400000
    abf8:	andcs	r4, r3, r2, lsl #12
    abfc:			; <UNDEFINED> instruction: 0xf7f83203
    ac00:	strmi	lr, [r7], -lr, asr #18
    ac04:			; <UNDEFINED> instruction: 0xf8dfe7c7
    ac08:	adcscs	r3, r5, #56, 10	; 0xe000000
    ac0c:	ldrne	pc, [r4, #-2271]!	; 0xfffff721
    ac10:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    ac14:	movtvc	pc, #1283	; 0x503	; <UNPREDICTABLE>
    ac18:			; <UNDEFINED> instruction: 0xf7f83103
    ac1c:			; <UNDEFINED> instruction: 0x4607e9b6
    ac20:			; <UNDEFINED> instruction: 0xf8dfe748
    ac24:	ldrtmi	r0, [r1], -r4, lsr #10
    ac28:	strcs	pc, [r0, #-2271]!	; 0xfffff721
    ac2c:			; <UNDEFINED> instruction: 0xf8df23ba
    ac30:	ldrbtmi	r5, [r8], #-1312	; 0xfffffae0
    ac34:			; <UNDEFINED> instruction: 0xf500447a
    ac38:	ldrbtmi	r7, [sp], #-64	; 0xffffffc0
    ac3c:	stmib	sp, {r0, r1, r9, ip, sp}^
    ac40:	andcs	r0, r3, r0, lsl #10
    ac44:	stmdb	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ac48:	str	r4, [lr, -r7, lsl #12]!
    ac4c:			; <UNDEFINED> instruction: 0xf7f72000
    ac50:	stmdacs	r2, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    ac54:			; <UNDEFINED> instruction: 0xf8dfdd9c
    ac58:			; <UNDEFINED> instruction: 0x463954fc
    ac5c:	ldrbtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    ac60:			; <UNDEFINED> instruction: 0xf8df23d0
    ac64:	ldrbtmi	r0, [sp], #-1272	; 0xfffffb08
    ac68:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    ac6c:			; <UNDEFINED> instruction: 0xf897e7a6
    ac70:	blcs	16d54 <log_oom_internal@plt+0x13dd0>
    ac74:	mrcge	4, 5, APSR_nzcv, cr9, cr15, {3}
    ac78:	blcs	ea8ccc <log_oom_internal@plt+0xea5d48>
    ac7c:	mrcge	4, 5, APSR_nzcv, cr5, cr15, {1}
    ac80:	movwcs	lr, #9876	; 0x2694
    ac84:	movweq	pc, #712	; 0x2c8	; <UNPREDICTABLE>
    ac88:			; <UNDEFINED> instruction: 0xf04fe6c8
    ac8c:	andcs	r3, r8, #-67108861	; 0xfc000003
    ac90:	tstcs	r1, r5, lsl #6
    ac94:	andls	r2, r4, #469762048	; 0x1c000000
    ac98:	andcs	r9, r6, #201326592	; 0xc000000
    ac9c:	andls	r2, r2, #335544320	; 0x14000000
    aca0:	andcs	r9, r4, #67108864	; 0x4000000
    aca4:	andls	r2, r0, #201326592	; 0xc000000
    aca8:	andcs	r4, r2, #48, 12	; 0x3000000
    acac:	stmda	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    acb0:	ldrb	r4, [sl], -r7, lsl #12
    acb4:	strtcc	pc, [r8], #2271	; 0x8df
    acb8:			; <UNDEFINED> instruction: 0xf8df22c5
    acbc:	ldrbtmi	r1, [fp], #-1192	; 0xfffffb58
    acc0:			; <UNDEFINED> instruction: 0xf5034479
    acc4:	tstcc	r3, r0, asr #6
    acc8:	ldmdb	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    accc:	strbt	r4, [ip], r7, lsl #12
    acd0:	ldmdbge	ip, {r0, r1, r2, r4, fp, ip, pc}
    acd4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    acd8:	ldmdahi	r8, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    acdc:	ldmdahi	sl, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    ace0:	mcr	7, 4, pc, cr6, cr7, {7}	; <UNPREDICTABLE>
    ace4:	vmls.f<illegal width 8>	d20, d0, d0[0]
    ace8:	ldmdals	r7, {r0, r2, r3, r8, pc}
    acec:			; <UNDEFINED> instruction: 0xf8cda91d
    acf0:			; <UNDEFINED> instruction: 0xf7f78074
    acf4:	ldmib	sp, {r1, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    acf8:	blcs	13970 <log_oom_internal@plt+0x109ec>
    acfc:	tsthi	fp, r0	; <UNPREDICTABLE>
    ad00:	movwls	r2, #284	; 0x11c
    ad04:	movwcs	r9, #4353	; 0x1101
    ad08:	ldrtmi	r2, [r0], -pc, lsl #2
    ad0c:	svc	0x0018f7f7
    ad10:	vmlal.s8	q9, d0, d0
    ad14:	ldmdals	r7, {r0, r1, r3, r5, r7, r8, pc}
    ad18:			; <UNDEFINED> instruction: 0xf7f7a91d
    ad1c:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    ad20:	rschi	pc, r0, r0, asr #5
    ad24:			; <UNDEFINED> instruction: 0xf7f8981d
    ad28:			; <UNDEFINED> instruction: 0x4603e87c
    ad2c:			; <UNDEFINED> instruction: 0xf0002800
    ad30:			; <UNDEFINED> instruction: 0xf04f8190
    ad34:			; <UNDEFINED> instruction: 0x90103cff
    ad38:	tstcs	r0, r1, lsl #4
    ad3c:			; <UNDEFINED> instruction: 0xf8cd4630
    ad40:			; <UNDEFINED> instruction: 0xf8cdc010
    ad44:			; <UNDEFINED> instruction: 0xf8cdc00c
    ad48:	stmib	sp, {r3, lr, pc}^
    ad4c:			; <UNDEFINED> instruction: 0xf7f7cc00
    ad50:	blls	446258 <log_oom_internal@plt+0x4432d4>
    ad54:	ldrmi	r4, [r8], -r0, lsl #13
    ad58:	ldcl	7, cr15, [r2], #988	; 0x3dc
    ad5c:	svceq	0x0000f1b8
    ad60:	msrhi	(UNDEF: 103), r0
    ad64:	ldmdals	r7, {r3, r4, r8, fp, sp, pc}
    ad68:	svc	0x0038f7f7
    ad6c:	ldmdals	r7, {r1, r3, r4, r8, fp, sp, pc}
    ad70:	mrc	7, 3, APSR_nzcv, cr4, cr7, {7}
    ad74:	ldmdals	r7, {r0, r3, r4, r8, fp, sp, pc}
    ad78:	mcr	7, 2, pc, cr12, cr7, {7}	; <UNPREDICTABLE>
    ad7c:	ldmdals	r7, {r0, r1, r3, r4, r8, fp, sp, pc}
    ad80:	ldc	7, cr15, [r4, #-988]	; 0xfffffc24
    ad84:	ldmdbls	fp, {r0, r3, r4, fp, ip, pc}
    ad88:	andscs	r2, ip, #67108864	; 0x4000000
    ad8c:	andls	r9, r2, r3, lsl #6
    ad90:	tstls	r4, sl, lsl r8
    ad94:	andls	r4, r5, #26214400	; 0x1900000
    ad98:	ldrtmi	r9, [r0], -r0
    ad9c:	movwls	r9, #6680	; 0x1a18
    ada0:	mcr	7, 6, pc, cr14, cr7, {7}	; <UNPREDICTABLE>
    ada4:	andcs	lr, r0, lr, asr #12
    ada8:	mcr	7, 0, pc, cr4, cr7, {7}	; <UNPREDICTABLE>
    adac:	svclt	0x00de2802
    adb0:	rscslt	r4, r8, #-268435449	; 0xf0000007
    adb4:			; <UNDEFINED> instruction: 0xf77f4247
    adb8:	bmi	ffaf6978 <log_oom_internal@plt+0xffaf39f4>
    adbc:	stclmi	6, cr4, [fp, #228]!	; 0xe4
    adc0:	stmiami	fp!, {r0, r2, r3, r5, r6, r7, r8, r9, sp}^
    adc4:	ldrbtmi	r4, [sp], #-1146	; 0xfffffb86
    adc8:	subvc	pc, r0, #8388608	; 0x800000
    adcc:	strls	r4, [r1, #-1144]	; 0xfffffb88
    add0:			; <UNDEFINED> instruction: 0xf8dde711
    add4:			; <UNDEFINED> instruction: 0xf7f8804c
    add8:	stmdacs	r0, {r1, r7, fp, sp, lr, pc}
    addc:	stmibmi	r5!, {r3, r4, r6, r8, ip, lr, pc}^
    ade0:	bmi	ff95bfcc <log_oom_internal@plt+0xff959048>
    ade4:			; <UNDEFINED> instruction: 0xf04f2301
    ade8:	tstls	r7, r2, lsr #24
    adec:	tstcs	ip, sl, ror r4
    adf0:	andhi	pc, r0, sp, asr #17
    adf4:			; <UNDEFINED> instruction: 0xf04f4630
    adf8:	andls	r0, r5, #0, 16
    adfc:	andcs	r9, r2, #12, 2
    ae00:	movwls	r2, #16652	; 0x410c
    ae04:	eorhi	pc, ip, sp, asr #17
    ae08:	eorhi	pc, r8, sp, asr #17
    ae0c:	stmdahi	r8, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    ae10:	stmdahi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    ae14:	andhi	pc, r4, sp, asr #17
    ae18:	andsgt	pc, r8, sp, asr #17
    ae1c:	mrc	7, 4, APSR_nzcv, cr0, cr7, {7}
    ae20:			; <UNDEFINED> instruction: 0xf6bf1e01
    ae24:			; <UNDEFINED> instruction: 0x4640ae32
    ae28:			; <UNDEFINED> instruction: 0xf7f7910f
    ae2c:	stmdbls	pc, {r2, r6, r7, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    ae30:	svclt	0x00de2802
    ae34:	sbclt	r4, r0, #72, 4	; 0x80000004
    ae38:	lfmle	f4, 2, [pc], #-284	; ad24 <log_oom_internal@plt+0x7da0>
    ae3c:	stmdacs	r0, {r0, r1, r2, r4, fp, ip, pc}
    ae40:	mcrge	4, 5, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    ae44:	mrc	7, 2, APSR_nzcv, cr14, cr7, {7}
    ae48:	blge	9448e4 <log_oom_internal@plt+0x941960>
    ae4c:	ldm	r8, {r8, r9, ip, pc}
    ae50:			; <UNDEFINED> instruction: 0xf7f8000f
    ae54:			; <UNDEFINED> instruction: 0xf04fe874
    ae58:	andcs	r3, r1, #65280	; 0xff00
    ae5c:	stmib	sp, {r8, sp}^
    ae60:			; <UNDEFINED> instruction: 0xf8cdcc03
    ae64:	stmib	sp, {r3, lr, pc}^
    ae68:	strmi	ip, [r3], -r0, lsl #24
    ae6c:			; <UNDEFINED> instruction: 0xf7f74630
    ae70:			; <UNDEFINED> instruction: 0xf1b0ecb0
    ae74:			; <UNDEFINED> instruction: 0xf6bf0800
    ae78:	andcs	sl, r0, r8, lsl #28
    ae7c:	ldc	7, cr15, [sl, #988]	; 0x3dc
    ae80:	vsub.i8	d2, d0, d2
    ae84:			; <UNDEFINED> instruction: 0xf1c8808f
    ae88:	sbclt	r0, r0, #0
    ae8c:	ldrb	r4, [r5, r7, asr #4]
    ae90:	ldrbtmi	r4, [r9], #-2490	; 0xfffff646
    ae94:			; <UNDEFINED> instruction: 0xf8dfe7a5
    ae98:	strbmi	ip, [r1], -r8, ror #5
    ae9c:	vst1.8	{d25-d26}, [pc :64], r3
    aea0:	ldrbtmi	r7, [ip], #910	; 0x38e
    aea4:	sbcs	pc, ip, #14614528	; 0xdf0000
    aea8:	andgt	pc, r4, sp, asr #17
    aeac:			; <UNDEFINED> instruction: 0xf8df2007
    aeb0:	ldrbtmi	ip, [lr], #728	; 0x2d8
    aeb4:			; <UNDEFINED> instruction: 0xf50e9202
    aeb8:	ldrbtmi	r7, [ip], #576	; 0x240
    aebc:			; <UNDEFINED> instruction: 0xf10c9200
    aec0:			; <UNDEFINED> instruction: 0xf7f70203
    aec4:	ldr	lr, [r9, #4076]!	; 0xfec
    aec8:	vpmin.s8	d20, d16, d16
    aecc:	ldcmi	3, cr1, [r0], #28
    aed0:	ldrbtmi	r4, [sl], #-2480	; 0xfffff650
    aed4:			; <UNDEFINED> instruction: 0xf502447c
    aed8:	ldrbtmi	r7, [r9], #-580	; 0xfffffdbc
    aedc:	sfmne	f1, 3, [r2]
    aee0:	svc	0x00c8f7f7
    aee4:			; <UNDEFINED> instruction: 0xf04f2300
    aee8:			; <UNDEFINED> instruction: 0x461a3cff
    aeec:			; <UNDEFINED> instruction: 0x46304619
    aef0:	andsgt	pc, r0, sp, asr #17
    aef4:			; <UNDEFINED> instruction: 0xcc02e9cd
    aef8:			; <UNDEFINED> instruction: 0xcc00e9cd
    aefc:	stcl	7, cr15, [r8], #-988	; 0xfffffc24
    af00:	str	r4, [fp, -r0, lsl #13]!
    af04:			; <UNDEFINED> instruction: 0x4642231c
    af08:	ldrtmi	r4, [r0], -r1, asr #12
    af0c:	mrc	7, 0, APSR_nzcv, cr8, cr7, {7}
    af10:	bls	504b10 <log_oom_internal@plt+0x501b8c>
    af14:			; <UNDEFINED> instruction: 0x73aaf44f
    af18:			; <UNDEFINED> instruction: 0xf8df489f
    af1c:	ldrbtmi	ip, [r8], #-640	; 0xfffffd80
    af20:	ldrbtmi	r9, [ip], #514	; 0x202
    af24:	subvc	pc, r0, r0, lsl #10
    af28:	stmib	sp, {r0, r4, r9, fp, ip, pc}^
    af2c:	andcs	r0, r7, r0, lsl #24
    af30:	svc	0x00b4f7f7
    af34:	blmi	fe6c45c0 <log_oom_internal@plt+0xfe6c163c>
    af38:	uxtab	r4, r1, fp, ror #8
    af3c:			; <UNDEFINED> instruction: 0xf44f4d99
    af40:	bmi	fe667d4c <log_oom_internal@plt+0xfe664dc8>
    af44:	ldrbtmi	r4, [sp], #-2201	; 0xfffff767
    af48:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    af4c:	subvc	pc, r0, #8388608	; 0x800000
    af50:	strcs	lr, [r0, #-2509]	; 0xfffff633
    af54:	andcs	r4, r3, r2, lsl #12
    af58:			; <UNDEFINED> instruction: 0xf7f73203
    af5c:	strmi	lr, [r7], -r0, lsr #31
    af60:	svcmi	0x0093e76c
    af64:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    af68:	andeq	pc, r2, #51	; 0x33
    af6c:	bmi	fe47f0dc <log_oom_internal@plt+0xfe47c158>
    af70:	ldmdavs	r1, {r1, r3, r5, r7, fp, ip, lr}
    af74:	subsle	r2, r0, r0, lsl #22
    af78:	ldrtmi	r2, [r0], -r2, lsl #22
    af7c:	andscs	fp, r2, #12, 30	; 0x30
    af80:			; <UNDEFINED> instruction: 0xf7f72211
    af84:			; <UNDEFINED> instruction: 0x4605ec3e
    af88:	svclt	0x00a82d00
    af8c:			; <UNDEFINED> instruction: 0xf6bf2700
    af90:	andcs	sl, r0, r2, lsl #28
    af94:	stc	7, cr15, [lr, #-988]	; 0xfffffc24
    af98:	ldclle	8, cr2, [r8], #-8
    af9c:	sbclt	r4, r0, #104, 4	; 0x80000006
    afa0:	ldrb	r4, [r8, #583]!	; 0x247
    afa4:	strbmi	r4, [r1], -r4, lsl #27
    afa8:	vst1.32	{d20-d21}, [pc], r4
    afac:	stmmi	r4, {r0, r2, r3, r5, r7, r8, r9, ip, sp, lr}
    afb0:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    afb4:			; <UNDEFINED> instruction: 0xe7c94478
    afb8:	andcs	r4, r0, r0, lsl #13
    afbc:	ldcl	7, cr15, [sl], #988	; 0x3dc
    afc0:			; <UNDEFINED> instruction: 0xf77f2802
    afc4:	ldclmi	15, cr10, [pc, #-384]!	; ae4c <log_oom_internal@plt+0x7ec8>
    afc8:	bmi	1fdc8d4 <log_oom_internal@plt+0x1fd9950>
    afcc:	movtne	pc, #53824	; 0xd240	; <UNPREDICTABLE>
    afd0:	ldrbtmi	r4, [sp], #-2174	; 0xfffff782
    afd4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    afd8:			; <UNDEFINED> instruction: 0x2000e7b8
    afdc:	stcl	7, cr15, [sl], #988	; 0x3dc
    afe0:			; <UNDEFINED> instruction: 0xf77f2802
    afe4:	ldclmi	15, cr10, [sl, #-320]!	; 0xfffffec0
    afe8:	bmi	1e9c8f4 <log_oom_internal@plt+0x1e99970>
    afec:	tstne	r3, #64, 4	; <UNPREDICTABLE>
    aff0:	ldrbtmi	r4, [sp], #-2169	; 0xfffff787
    aff4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    aff8:	andcs	lr, r0, r8, lsr #15
    affc:	ldcl	7, cr15, [sl], {247}	; 0xf7
    b000:			; <UNDEFINED> instruction: 0xf77f2802
    b004:	ldclmi	15, cr10, [r5, #-256]!	; 0xffffff00
    b008:	bmi	1d5c914 <log_oom_internal@plt+0x1d59990>
    b00c:			; <UNDEFINED> instruction: 0x73b1f44f
    b010:	ldrbtmi	r4, [sp], #-2164	; 0xfffff78c
    b014:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    b018:			; <UNDEFINED> instruction: 0x4630e798
    b01c:	mrc	7, 1, APSR_nzcv, cr14, cr7, {7}
    b020:	ldr	r4, [r1, r5, lsl #12]!
    b024:			; <UNDEFINED> instruction: 0xf7f76ab8
    b028:	ldmdavs	fp!, {r3, r6, r8, r9, sl, fp, sp, lr, pc}
    b02c:			; <UNDEFINED> instruction: 0xf7f7e79f
    b030:	andcs	lr, r0, lr, lsl #27
    b034:	ldc	7, cr15, [lr], #988	; 0x3dc
    b038:			; <UNDEFINED> instruction: 0xf77f2802
    b03c:	stclmi	15, cr10, [sl, #-144]!	; 0xffffff70
    b040:	bmi	1a9c94c <log_oom_internal@plt+0x1a999c8>
    b044:	orrsvc	pc, pc, #1325400064	; 0x4f000000
    b048:	ldrbtmi	r4, [sp], #-2153	; 0xfffff797
    b04c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    b050:	blmi	1a44e48 <log_oom_internal@plt+0x1a41ec4>
    b054:	addsvc	pc, ip, #1325400064	; 0x4f000000
    b058:	ldrbtmi	r4, [fp], #-2407	; 0xfffff699
    b05c:			; <UNDEFINED> instruction: 0xf5034479
    b060:	tstcc	r3, r0, asr #6
    b064:	svc	0x0090f7f7
    b068:	strbt	r4, [r7], r7, lsl #12
    b06c:	andcs	r4, r0, r0, lsl #13
    b070:	stc	7, cr15, [r0], #988	; 0x3dc
    b074:			; <UNDEFINED> instruction: 0xf77f2802
    b078:	stclmi	15, cr10, [r0, #-24]!	; 0xffffffe8
    b07c:	bmi	181c988 <log_oom_internal@plt+0x1819a04>
    b080:	orrsvc	pc, r8, #1325400064	; 0x4f000000
    b084:	ldrbtmi	r4, [sp], #-2143	; 0xfffff7a1
    b088:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    b08c:	bmi	17c4e0c <log_oom_internal@plt+0x17c1e88>
    b090:	svcmi	0x005e4629
    b094:	msrne	SPSR_fsc, #64, 4
    b098:	ldrbtmi	r4, [sl], #-2141	; 0xfffff7a3
    b09c:			; <UNDEFINED> instruction: 0xf502447f
    b0a0:	ldrbtmi	r7, [r8], #-576	; 0xfffffdc0
    b0a4:	str	r9, [r6, #1793]!	; 0x701
    b0a8:	andeq	r4, r1, r8, asr r8
    b0ac:	strdeq	r4, [r1], -lr
    b0b0:	strdeq	r0, [r0], -ip
    b0b4:	andeq	r4, r1, r0, ror #9
    b0b8:	andeq	r4, r1, r2, lsl r8
    b0bc:	andeq	r4, r1, r0, lsl #16
    b0c0:	strdeq	r0, [r0], -r8
    b0c4:	andeq	r3, r0, sl, lsr r0
    b0c8:	andeq	r3, r0, ip, lsr r0
    b0cc:	andeq	r3, r0, r2, asr #32
    b0d0:	andeq	r3, r0, r8, asr #32
    b0d4:	andeq	r3, r0, sl
    b0d8:	andeq	r3, r0, r8
    b0dc:	andeq	r2, r0, r2, ror #31
    b0e0:	andeq	r2, r0, r4, ror #31
    b0e4:	andeq	r1, r0, sl, asr #1
    b0e8:	andeq	r2, r0, r0, ror #31
    b0ec:	andeq	r4, r1, r8, lsr r7
    b0f0:	andeq	r2, r0, r8, ror sp
    b0f4:	andeq	r4, r1, sl, ror #13
    b0f8:	andeq	r4, r1, r2, lsl #13
    b0fc:	muleq	r1, r4, r6
    b100:	andeq	r0, r0, lr, ror pc
    b104:	andeq	r4, r1, r8, asr r6
    b108:	andeq	r4, r1, lr, asr #11
    b10c:	strdeq	r4, [r1], -r0
    b110:	strdeq	r0, [r0], -ip
    b114:	andeq	r3, r0, sl, lsl r3
    b118:	andeq	r2, r0, r6, asr #26
    b11c:	andeq	r3, r0, ip, asr #5
    b120:	andeq	r0, r0, sl, lsr #27
    b124:	andeq	r2, r0, r0, lsl sp
    b128:	andeq	r2, r0, lr, lsr sp
    b12c:	andeq	r3, r0, r0, lsl #5
    b130:	andeq	r0, r0, lr, asr sp
    b134:	andeq	r3, r0, r2, asr r2
    b138:	andeq	r0, r0, ip, lsr #26
    b13c:	andeq	r2, r0, lr, lsr sp
    b140:	andeq	r3, r0, r8, lsr #4
    b144:	andeq	r0, r0, r6, lsl #26
    b148:	andeq	r3, r0, r6, lsl #4
    b14c:	andeq	r0, r0, r4, ror #25
    b150:	andeq	r2, r0, sl, asr #24
    b154:	andeq	r2, r0, sl, lsr #25
    b158:	ldrdeq	r3, [r0], -r0
    b15c:	andeq	r0, r0, lr, lsr #25
    b160:	andeq	r3, r0, sl, ror r1
    b164:	andeq	r0, r0, r8, asr ip
    b168:	andeq	r3, r0, r4, ror r0
    b16c:	andeq	r2, r0, sl, lsl #23
    b170:	andeq	r0, r0, ip, asr #22
    b174:	andeq	r2, r0, r0, lsl #26
    b178:	andeq	r2, r0, ip, lsl #23
    b17c:	andeq	r2, r0, r2, asr #19
    b180:	andeq	r2, r0, r2, lsr #22
    b184:	andeq	r2, r0, r6, lsl #31
    b188:	andeq	r0, r0, lr, asr sl
    b18c:	andeq	r2, r0, r6, ror #30
    b190:	andeq	r0, r0, r4, asr #20
    b194:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    b198:	andeq	r2, r0, sl, lsl pc
    b19c:	andeq	r2, r0, r2, lsr #21
    b1a0:	andeq	r2, r0, ip, lsr #18
    b1a4:	andeq	r2, r0, r2, asr #20
    b1a8:	strdeq	r2, [r0], -r0
    b1ac:	andeq	r0, r0, lr, asr #19
    b1b0:	strheq	r4, [r1], -r8
    b1b4:	andeq	r0, r0, ip, lsl r3
    b1b8:	ldrdeq	r2, [r0], -r8
    b1bc:	andeq	r2, r0, r6, lsl #29
    b1c0:	andeq	r0, r0, r4, ror #18
    b1c4:			; <UNDEFINED> instruction: 0x000029b6
    b1c8:	andeq	r2, r0, r4, ror #28
    b1cc:	andeq	r0, r0, r2, asr #18
    b1d0:	muleq	r0, r6, r9
    b1d4:	andeq	r2, r0, r4, asr #28
    b1d8:	andeq	r0, r0, r2, lsr #18
    b1dc:	andeq	r2, r0, lr, ror #19
    b1e0:	andeq	r2, r0, r4, lsr #28
    b1e4:	andeq	r0, r0, r2, lsl #18
    b1e8:	andeq	r2, r0, lr, lsr r9
    b1ec:	andeq	r2, r0, ip, ror #27
    b1f0:	andeq	r0, r0, sl, asr #17
    b1f4:	ldrdeq	r2, [r0], -lr
    b1f8:			; <UNDEFINED> instruction: 0x000008bc
    b1fc:	andeq	r2, r0, r2, lsl #18
    b200:			; <UNDEFINED> instruction: 0x00002db0
    b204:	andeq	r0, r0, lr, lsl #17
    b208:	muleq	r0, lr, sp
    b20c:	andeq	r2, r0, ip, ror r9
    b210:	andeq	r0, r0, r6, ror r8
    b214:	svcmi	0x00f0e92d
    b218:	blhi	1466d4 <log_oom_internal@plt+0x143750>
    b21c:	blmi	ffc9e9e8 <log_oom_internal@plt+0xffc9ba64>
    b220:	cfldrdmi	mvd4, [r2], #500	; 0x1f4
    b224:	mcr	0, 0, fp, cr8, cr1, {4}
    b228:	ldrbtmi	r1, [ip], #-2576	; 0xfffff5f0
    b22c:	beq	fe446a54 <log_oom_internal@plt+0xfe443ad0>
    b230:	stmiapl	fp!, {r3, sl, ip, pc}^
    b234:	ldmdavs	fp, {r0, r5, r9, sl, lr}
    b238:			; <UNDEFINED> instruction: 0xf04f930f
    b23c:	blmi	ffb0be44 <log_oom_internal@plt+0xffb08ec0>
    b240:	andls	r5, r7, #228, 16	; 0xe40000
    b244:			; <UNDEFINED> instruction: 0xf7f74620
    b248:	stmdacs	r0, {r1, r5, r6, r8, r9, fp, sp, lr, pc}
    b24c:	teqhi	ip, r0	; <UNPREDICTABLE>
    b250:	strtmi	r4, [r0], -r7, lsl #12
    b254:	bl	16c9238 <log_oom_internal@plt+0x16c62b4>
    b258:	stmdacs	r0, {r7, r9, sl, lr}
    b25c:	cmphi	ip, r0	; <UNPREDICTABLE>
    b260:			; <UNDEFINED> instruction: 0xf7f74620
    b264:	pkhtbmi	lr, r2, r4, asr #22
    b268:			; <UNDEFINED> instruction: 0xf0002800
    b26c:	stmiami	r1!, {r0, r2, r5, r6, r8, pc}^
    b270:			; <UNDEFINED> instruction: 0xf7f74478
    b274:	strmi	lr, [r5], -sl, ror #28
    b278:			; <UNDEFINED> instruction: 0xf0002800
    b27c:	strmi	r8, [r1], -r6, lsr #3
    b280:			; <UNDEFINED> instruction: 0xf7f74638
    b284:			; <UNDEFINED> instruction: 0xf1b0eb74
    b288:	vqdmlal.s<illegal width 8>	q8, d0, d0
    b28c:	bmi	ff6ab5f0 <log_oom_internal@plt+0xff6a866c>
    b290:	ldrbtmi	r4, [sl], #-3034	; 0xfffff426
    b294:	ldrbtmi	r3, [fp], #-548	; 0xfffffddc
    b298:	movwls	r3, #37635	; 0x9303
    b29c:	bcs	fe446ac8 <log_oom_internal@plt+0xfe443b44>
    b2a0:	blmi	ff61de04 <log_oom_internal@plt+0xff61ae80>
    b2a4:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    b2a8:	cdp	3, 0, cr9, cr9, cr6, {0}
    b2ac:	andcs	r2, r0, #16, 20	; 0x10000
    b2b0:	ldrtmi	r2, [r8], -r1, lsl #2
    b2b4:	bl	1e49298 <log_oom_internal@plt+0x1e46314>
    b2b8:	stmdacs	r0, {r2, r9, sl, lr}
    b2bc:	addshi	pc, r9, r0
    b2c0:	strbmi	r4, [r0], -r1, lsl #12
    b2c4:	mrrc	7, 15, pc, sl, cr7	; <UNPREDICTABLE>
    b2c8:	cmple	pc, r0, lsl #16
    b2cc:	ldrbmi	r4, [r0], -r1, lsr #12
    b2d0:	mrrc	7, 15, pc, r4, cr7	; <UNPREDICTABLE>
    b2d4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    b2d8:	blls	1bf800 <log_oom_internal@plt+0x1bc87c>
    b2dc:	bleq	c47718 <log_oom_internal@plt+0xc44794>
    b2e0:	vnmla.f32	s8, s17, s18
    b2e4:	ldrbtmi	r1, [sl], #-2576	; 0xfffff5f0
    b2e8:	andls	r9, r0, #201326592	; 0xc000000
    b2ec:	vnmls.f64	d10, d8, d10
    b2f0:			; <UNDEFINED> instruction: 0x46220a90
    b2f4:			; <UNDEFINED> instruction: 0xf8cd9302
    b2f8:	cdp	0, 1, cr11, cr9, cr4, {0}
    b2fc:	strls	r3, [sl, #-2576]	; 0xfffff5f0
    b300:	strpl	lr, [ip, #-2509]	; 0xfffff633
    b304:			; <UNDEFINED> instruction: 0xf7f7950e
    b308:	mcrne	13, 0, lr, cr6, cr2, {4}
    b30c:	ldmibmi	pc!, {r1, r4, r5, r8, r9, fp, ip, lr, pc}	; <UNPREDICTABLE>
    b310:	stmdals	sl, {r0, r1, r3, r9, fp, sp, pc}
    b314:			; <UNDEFINED> instruction: 0xf7f74479
    b318:	mcrne	12, 0, lr, cr6, cr4, {6}
    b31c:	vnmla.f64	d13, d9, d1
    b320:			; <UNDEFINED> instruction: 0x463b2a90
    b324:	strtmi	r9, [r0], -fp, lsl #18
    b328:	blx	d4931a <log_oom_internal@plt+0xd46396>
    b32c:	ldrbmi	r4, [r8], -r6, lsl #12
    b330:	bl	fe3c9314 <log_oom_internal@plt+0xfe3c6390>
    b334:	tstlt	r8, sl, lsl #16
    b338:	stc	7, cr15, [r6], {247}	; 0xf7
    b33c:	blle	9d6b44 <log_oom_internal@plt+0x9d3bc0>
    b340:	strbmi	r4, [r0], -r1, lsr #12
    b344:	bl	4c9328 <log_oom_internal@plt+0x4c63a4>
    b348:	vmlal.s8	q9, d0, d0
    b34c:			; <UNDEFINED> instruction: 0xd1ae8105
    b350:			; <UNDEFINED> instruction: 0xf2404caf
    b354:	bmi	febd3fa8 <log_oom_internal@plt+0xfebd1024>
    b358:	ldrbtmi	r4, [ip], #-2479	; 0xfffff651
    b35c:			; <UNDEFINED> instruction: 0xf504447a
    b360:	ldrbtmi	r7, [r9], #-1102	; 0xfffffbb2
    b364:	strls	r3, [r0], #-515	; 0xfffffdfd
    b368:	stc	7, cr15, [r4, #988]	; 0x3dc
    b36c:			; <UNDEFINED> instruction: 0xf7f74620
    b370:	ldr	lr, [ip, r8, ror #19]
    b374:	bllt	1cf1f98 <log_oom_internal@plt+0x1cef014>
    b378:			; <UNDEFINED> instruction: 0xf7f79807
    b37c:	stmdacs	r2, {r2, r3, r4, r8, r9, fp, sp, lr, pc}
    b380:	adchi	pc, pc, r0, lsl #6
    b384:			; <UNDEFINED> instruction: 0xf7f74658
    b388:	stmdals	sl, {r2, r5, r6, r8, r9, fp, sp, lr, pc}
    b38c:	bicsle	r2, r3, r0, lsl #16
    b390:	ldrbmi	r4, [r0], -r1, lsr #12
    b394:	b	ffac9378 <log_oom_internal@plt+0xffac63f4>
    b398:	stmdbeq	r9!, {r0, r3, r4, r9, fp, sp, lr, pc}
    b39c:			; <UNDEFINED> instruction: 0x46b1bf38
    b3a0:			; <UNDEFINED> instruction: 0x4628e7d2
    b3a4:	bl	1c9388 <log_oom_internal@plt+0x1c6404>
    b3a8:	svclt	0x00de2802
    b3ac:	rscslt	r4, r6, #1610612743	; 0x60000007
    b3b0:	lfmle	f4, 4, [ip, #472]!	; 0x1d8
    b3b4:			; <UNDEFINED> instruction: 0x46314899
    b3b8:			; <UNDEFINED> instruction: 0xf44f4d99
    b3bc:	ldrbtmi	r7, [r8], #-1005	; 0xfffffc13
    b3c0:			; <UNDEFINED> instruction: 0xf5009a09
    b3c4:	ldrbtmi	r7, [sp], #-75	; 0xffffffb5
    b3c8:	streq	lr, [r0, #-2509]	; 0xfffff633
    b3cc:			; <UNDEFINED> instruction: 0xf7f72003
    b3d0:	strmi	lr, [r6], -r6, ror #26
    b3d4:	ldrtmi	lr, [r1], -fp, lsr #15
    b3d8:			; <UNDEFINED> instruction: 0xf7f74658
    b3dc:	ldmibmi	r1, {r1, r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    b3e0:	bcc	446c48 <log_oom_internal@plt+0x443cc4>
    b3e4:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    b3e8:	andcs	r9, r1, r0
    b3ec:	ldc	7, cr15, [r2, #988]!	; 0x3dc
    b3f0:	stcmi	7, cr14, [sp], {200}	; 0xc8
    b3f4:	bvs	fe81c5ec <log_oom_internal@plt+0xfe819668>
    b3f8:	ldcl	7, cr15, [lr, #-988]	; 0xfffffc24
    b3fc:			; <UNDEFINED> instruction: 0xf7f74640
    b400:			; <UNDEFINED> instruction: 0x4605ea98
    b404:			; <UNDEFINED> instruction: 0xf0002800
    b408:			; <UNDEFINED> instruction: 0xf7f780cc
    b40c:			; <UNDEFINED> instruction: 0xf894eaaa
    b410:	blcs	17504 <log_oom_internal@plt+0x14580>
    b414:	adcshi	pc, r2, r0, asr #32
    b418:	blcs	254cc <log_oom_internal@plt+0x22548>
    b41c:	sbchi	pc, lr, r0
    b420:	bcs	be9490 <log_oom_internal@plt+0xbe650c>
    b424:	ldmdavc	fp, {r1, r6, r8, ip, lr, pc}^
    b428:	teqle	pc, r0, lsl #22
    b42c:	blcs	255e0 <log_oom_internal@plt+0x2265c>
    b430:	ldmdami	lr!, {r2, r3, r4, r5, r8, ip, lr, pc}^
    b434:			; <UNDEFINED> instruction: 0xf7f74478
    b438:	eors	lr, lr, lr, asr sl
    b43c:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
    b440:	ldmdb	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b444:	ldmdbmi	fp!, {r1, r3, r4, r5, r6, r8, r9, fp, lr}^
    b448:	rscsvc	pc, ip, #1325400064	; 0x4f000000
    b44c:			; <UNDEFINED> instruction: 0x4628447b
    b450:			; <UNDEFINED> instruction: 0xf5034479
    b454:	tstcc	r3, r8, asr #6
    b458:	ldc	7, cr15, [r6, #988]	; 0x3dc
    b45c:	strtmi	r4, [r8], -r1, lsl #13
    b460:	stmdb	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b464:	stmdbls	r8, {r2, r4, r5, r6, r8, r9, fp, lr}
    b468:	andcs	r4, r0, #80, 12	; 0x5000000
    b46c:	smlabtls	r6, r9, r8, r5
    b470:	bl	1e49454 <log_oom_internal@plt+0x1e464d0>
    b474:	strbmi	r9, [r0], -r6, lsl #18
    b478:	mrsls	r2, LR_usr
    b47c:	bl	1cc9460 <log_oom_internal@plt+0x1cc64dc>
    b480:	ldrtmi	r9, [r8], -r6, lsl #18
    b484:			; <UNDEFINED> instruction: 0xf7f72200
    b488:	bmi	1b46248 <log_oom_internal@plt+0x1b432c4>
    b48c:	ldrbtmi	r4, [sl], #-2902	; 0xfffff4aa
    b490:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b494:	subsmi	r9, sl, pc, lsl #22
    b498:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b49c:	addshi	pc, r3, r0, asr #32
    b4a0:	andslt	r4, r1, r8, asr #12
    b4a4:	blhi	1467a0 <log_oom_internal@plt+0x14381c>
    b4a8:	svchi	0x00f0e8bd
    b4ac:	strtmi	r4, [sl], -r4, ror #18
    b4b0:	ldrbtmi	r4, [r9], #-2148	; 0xfffff79c
    b4b4:			; <UNDEFINED> instruction: 0xf7fc4478
    b4b8:	bls	24aacc <log_oom_internal@plt+0x247b48>
    b4bc:	ldmpl	r3, {r1, r5, r6, r8, r9, fp, lr}^
    b4c0:			; <UNDEFINED> instruction: 0xf7f76818
    b4c4:			; <UNDEFINED> instruction: 0xe7caecd2
    b4c8:	vqdmulh.s<illegal width 8>	q10, q0, q8
    b4cc:	stmdbmi	r0!, {r0, r1, r2, r5, r6, r7, r9, ip}^
    b4d0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    b4d4:	movtvc	pc, #34051	; 0x8503	; <UNPREDICTABLE>
    b4d8:			; <UNDEFINED> instruction: 0xf7f73103
    b4dc:	pkhtbmi	lr, r1, r6, asr #26
    b4e0:			; <UNDEFINED> instruction: 0x4631e7d3
    b4e4:			; <UNDEFINED> instruction: 0xf7f74658
    b4e8:			; <UNDEFINED> instruction: 0xf8dfec70
    b4ec:	ldfmip	f4, [sl, #-416]	; 0xfffffe60
    b4f0:	mvnvc	pc, #1325400064	; 0x4f000000
    b4f4:	cfstrs	mvf4, [sp, #1008]	; 0x3f0
    b4f8:			; <UNDEFINED> instruction: 0xf50c8a03
    b4fc:	andls	r7, r0, #-1342177276	; 0xb0000004
    b500:	ldrbtmi	r4, [sp], #-2646	; 0xfffff5aa
    b504:	strls	r4, [r2], #-1585	; 0xfffff9cf
    b508:	strls	r4, [r1, #-1146]	; 0xfffffb86
    b50c:	andcs	r9, r3, r4
    b510:			; <UNDEFINED> instruction: 0xf7f74402
    b514:	ldr	lr, [r5, -r4, asr #25]!
    b518:	vpadd.i8	q10, q0, <illegal reg q0.5>
    b51c:	ldmdbmi	r1, {r0, r1, r3, r5, r6, r7, r9, ip}^
    b520:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    b524:	movtvc	pc, #34051	; 0x8503	; <UNPREDICTABLE>
    b528:			; <UNDEFINED> instruction: 0xf7f73103
    b52c:	blmi	10c69ec <log_oom_internal@plt+0x10c3a68>
    b530:	ldmpl	r1, {r3, r9, fp, ip, pc}^
    b534:	str	r4, [r4, r1, lsl #13]!
    b538:	vqdmulh.s<illegal width 8>	q10, q0, <illegal reg q5.5>
    b53c:	stmdbmi	fp, {r0, r1, r2, r3, r5, r6, r7, r9, ip}^
    b540:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    b544:	movtvc	pc, #34051	; 0x8503	; <UNPREDICTABLE>
    b548:			; <UNDEFINED> instruction: 0xf7f73103
    b54c:	blmi	ec69cc <log_oom_internal@plt+0xec3a48>
    b550:	ldmpl	r1, {r3, r9, fp, ip, pc}^
    b554:	str	r4, [lr, r1, lsl #13]
    b558:	vqdmulh.s<illegal width 8>	q10, q0, <illegal reg q2.5>
    b55c:	stmdbmi	r5, {r0, r4, r9, sp}^
    b560:	ldrbtmi	r2, [fp], #-0
    b564:	ldrbtmi	r4, [r9], #-1541	; 0xfffff9fb
    b568:	movtvc	pc, #34051	; 0x8503	; <UNPREDICTABLE>
    b56c:			; <UNDEFINED> instruction: 0xf7f73103
    b570:	strmi	lr, [r1], ip, lsl #26
    b574:			; <UNDEFINED> instruction: 0xf7f74620
    b578:	ldrb	lr, [r0, -r4, ror #17]!
    b57c:	blcs	25630 <log_oom_internal@plt+0x226ac>
    b580:			; <UNDEFINED> instruction: 0xf8dfd09b
    b584:			; <UNDEFINED> instruction: 0x462cb0f4
    b588:	ldrbtmi	r4, [fp], #3644	; 0xe3c
    b58c:			; <UNDEFINED> instruction: 0x465a447e
    b590:	andcs	r4, r1, r1, lsr r6
    b594:	ldcl	7, cr15, [lr], {247}	; 0xf7
    b598:	svccc	0x0004f854
    b59c:	mvnsle	r2, r0, lsl #22
    b5a0:	blmi	e053d4 <log_oom_internal@plt+0xe02450>
    b5a4:	andscs	pc, fp, #64, 4
    b5a8:	ldrbtmi	r4, [fp], #-2358	; 0xfffff6ca
    b5ac:			; <UNDEFINED> instruction: 0xf5034479
    b5b0:	tstcc	r3, r8, asr #6
    b5b4:	stcl	7, cr15, [r8], #988	; 0x3dc
    b5b8:	ldrb	r4, [r0, -r1, lsl #13]
    b5bc:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
    b5c0:	ldmib	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b5c4:			; <UNDEFINED> instruction: 0xf7f7e779
    b5c8:	blmi	c460d8 <log_oom_internal@plt+0xc43154>
    b5cc:	rscsne	pc, r3, #64, 4
    b5d0:	ldrbtmi	r4, [fp], #-2351	; 0xfffff6d1
    b5d4:			; <UNDEFINED> instruction: 0xf5034479
    b5d8:	tstcc	r3, r8, asr #6
    b5dc:	ldcl	7, cr15, [r4], {247}	; 0xf7
    b5e0:	ldr	r4, [ip, -r1, lsl #13]!
    b5e4:	andeq	r3, r1, r4, lsr #21
    b5e8:	strdeq	r0, [r0], -ip
    b5ec:	muleq	r1, sl, sl
    b5f0:	strdeq	r0, [r0], -r8
    b5f4:	andeq	r2, r0, r4, asr #15
    b5f8:	andeq	r3, r1, sl, lsr #12
    b5fc:	andeq	r0, r0, r2, lsl #13
    b600:	andeq	r2, r0, ip, lsr r4
    b604:	andeq	r2, r0, sl, lsr r8
    b608:	andeq	r2, r0, lr, lsl r4
    b60c:	andeq	r2, r0, r0, lsr #19
    b610:	ldrdeq	r2, [r0], -lr
    b614:			; <UNDEFINED> instruction: 0x000005bc
    b618:	andeq	r2, r0, sl, lsl #14
    b61c:	andeq	r2, r0, sl, ror sl
    b620:	andeq	r1, r0, r2, lsl #15
    b624:	andeq	r2, r0, r2, asr r6
    b628:	andeq	r3, r1, r8, lsr #24
    b62c:	andeq	r2, r0, r8, asr #12
    b630:	andeq	r2, r0, ip, ror #19
    b634:	andeq	r0, r0, r8, asr #9
    b638:	strdeq	r0, [r0], -r4
    b63c:	andeq	r3, r1, r6, lsr r8
    b640:	andeq	r2, r0, r2, lsl #11
    b644:	andeq	r2, r0, ip, lsr #12
    b648:	andeq	r0, r0, ip, lsl r3
    b64c:	andeq	r2, r0, r8, ror #18
    b650:	andeq	r0, r0, r6, asr #8
    b654:	andeq	r2, r0, r4, asr #18
    b658:	andeq	r2, r0, lr, lsl #4
    b65c:	andeq	r0, r0, r0, lsl r4
    b660:	andeq	r2, r0, r8, lsl r9
    b664:	strdeq	r0, [r0], -r6
    b668:	strdeq	r2, [r0], -r8
    b66c:	ldrdeq	r0, [r0], -r6
    b670:	ldrdeq	r2, [r0], -r6
    b674:			; <UNDEFINED> instruction: 0x000003b2
    b678:	andeq	r2, r0, r6, asr r5
    b67c:	andeq	r2, r0, r8, ror #9
    b680:	andeq	r2, r0, lr, lsl #17
    b684:	andeq	r0, r0, ip, ror #6
    b688:	ldrdeq	r2, [r0], -lr
    b68c:	andeq	r2, r0, r6, ror #16
    b690:	andeq	r0, r0, r4, asr #6
    b694:	ldrbmi	lr, [r0, sp, lsr #18]!
    b698:	ldmdbmi	r9!, {r1, r2, r3, r9, sl, lr}^
    b69c:	bmi	1e778c4 <log_oom_internal@plt+0x1e74940>
    b6a0:	ldrbtmi	r4, [r9], #-1541	; 0xfffff9fb
    b6a4:	stmpl	sl, {r3, r4, r5, r6, r8, r9, fp, lr}
    b6a8:	tstcs	r0, fp, ror r4
    b6ac:	andls	r6, r7, #1179648	; 0x120000
    b6b0:	andeq	pc, r0, #79	; 0x4f
    b6b4:	mlascs	r6, r3, r8, pc	; <UNPREDICTABLE>
    b6b8:	stmdblt	r2!, {r0, r2, r8, ip, pc}
    b6bc:	mlascs	r7, r3, r8, pc	; <UNPREDICTABLE>
    b6c0:			; <UNDEFINED> instruction: 0xf0002a00
    b6c4:	stmdbge	r5, {r0, r1, r2, r7, pc}
    b6c8:			; <UNDEFINED> instruction: 0xf7fc2000
    b6cc:	cdpne	13, 0, cr15, cr4, cr11, {5}
    b6d0:	vstrcs	d13, [r1, #-440]	; 0xfffffe48
    b6d4:	addhi	pc, r2, r0, asr #6
    b6d8:	ldcne	8, cr6, [r7, #-460]!	; 0xfffffe34
    b6dc:	rsble	r2, r7, r0, lsl #22
    b6e0:	ldrdls	pc, [r8, pc]!	; <UNPREDICTABLE>
    b6e4:			; <UNDEFINED> instruction: 0xf8df463d
    b6e8:			; <UNDEFINED> instruction: 0xf8df81a8
    b6ec:	ldrbtmi	sl, [r9], #424	; 0x1a8
    b6f0:	ldrbtmi	r4, [sl], #1272	; 0x4f8
    b6f4:	ldrhlt	r6, [r2, #130]	; 0x82
    b6f8:	ldrdeq	pc, [r8], -r9	; <UNPREDICTABLE>
    b6fc:	bl	ff7496e0 <log_oom_internal@plt+0xff74675c>
    b700:	bl	ffb496e4 <log_oom_internal@plt+0xffb46760>
    b704:	teqle	r1, r0, lsl #16
    b708:	ldrbtmi	r4, [sl], #-2659	; 0xfffff59d
    b70c:	andls	r6, r3, #2818048	; 0x2b0000
    b710:			; <UNDEFINED> instruction: 0xf7f79302
    b714:	ldmib	sp, {r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    b718:	ldrbmi	r3, [r1], -r2, lsl #4
    b71c:	ldmdbmi	pc, {r3, r8, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    b720:	tstls	r0, r9, ror r4
    b724:	strbmi	r2, [r1], -r1
    b728:	ldc	7, cr15, [r4], {247}	; 0xf7
    b72c:	bcc	259fc <log_oom_internal@plt+0x22a78>
    b730:	stmdals	r5, {r0, r3, r5, fp, sp, lr}
    b734:	andcs	fp, r1, #24, 30	; 0x60
    b738:	stc2l	7, cr15, [ip, #-1020]!	; 0xfffffc04
    b73c:	svccc	0x0004f855
    b740:	andeq	lr, r4, #48, 20	; 0x30000
    b744:	strmi	fp, [r4], -r8, asr #30
    b748:	eorsle	r2, r1, r0, lsl #22
    b74c:	sbcsle	r4, r1, #-268435446	; 0xf000000a
    b750:			; <UNDEFINED> instruction: 0xf7f7200a
    b754:	ldmvs	r2!, {r3, r4, r8, fp, sp, lr, pc}
    b758:	rscle	r2, r8, r0, lsl #20
    b75c:	ldrdeq	pc, [r8], -r9	; <UNPREDICTABLE>
    b760:	bl	feac9744 <log_oom_internal@plt+0xfeac67c0>
    b764:	bl	feec9748 <log_oom_internal@plt+0xfeec67c4>
    b768:	sbcle	r2, sp, r0, lsl #16
    b76c:	ldrbtmi	r4, [sl], #-2636	; 0xfffff5b4
    b770:	strtmi	lr, [r8], -ip, asr #15
    b774:	ldmdb	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b778:	svclt	0x00de2802
    b77c:	rsclt	r4, r4, #100, 4	; 0x40000006
    b780:	lfmle	f4, 4, [r1, #-400]	; 0xfffffe70
    b784:	bmi	11dd010 <log_oom_internal@plt+0x11da08c>
    b788:	andcs	r4, r3, r7, asr #24
    b78c:	ldrbtmi	r4, [sl], #-3399	; 0xfffff2b9
    b790:			; <UNDEFINED> instruction: 0xf502447c
    b794:	ldrbtmi	r7, [sp], #-593	; 0xfffffdaf
    b798:	teqcs	r7, #64, 4	; <UNPREDICTABLE>
    b79c:	strcs	lr, [r0, #-2509]	; 0xfffff633
    b7a0:			; <UNDEFINED> instruction: 0xf7f71822
    b7a4:			; <UNDEFINED> instruction: 0x4604eb7c
    b7a8:	tstlt	r8, r6, lsl #16
    b7ac:	bl	1fc9790 <log_oom_internal@plt+0x1fc680c>
    b7b0:	tstlt	r8, r5, lsl #16
    b7b4:	ldmdb	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b7b8:	blmi	c9e0b4 <log_oom_internal@plt+0xc9b130>
    b7bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b7c0:	blls	1e5830 <log_oom_internal@plt+0x1e28ac>
    b7c4:			; <UNDEFINED> instruction: 0xf04f405a
    b7c8:	cmple	r7, r0, lsl #6
    b7cc:	andlt	r4, r8, r0, lsr #12
    b7d0:			; <UNDEFINED> instruction: 0x87f0e8bd
    b7d4:			; <UNDEFINED> instruction: 0xf8832201
    b7d8:			; <UNDEFINED> instruction: 0xe7742037
    b7dc:	stmdals	r5, {r8, sl, sp}
    b7e0:	strtmi	sl, [sl], -r6, lsl #18
    b7e4:			; <UNDEFINED> instruction: 0xf7f79506
    b7e8:	vmlane.f32	s28, s9, s29
    b7ec:	blmi	c826f8 <log_oom_internal@plt+0xc7f774>
    b7f0:	bvs	fe61c9e4 <log_oom_internal@plt+0xfe619a60>
    b7f4:	bl	18497d8 <log_oom_internal@plt+0x1846854>
    b7f8:	cdpcs	14, 0, cr9, cr0, cr6, {0}
    b7fc:	svcmi	0x002ed0d8
    b800:			; <UNDEFINED> instruction: 0xf8df462a
    b804:	mcrcc	0, 0, r8, cr4, cr8, {5}
    b808:	ldrbtmi	r4, [pc], #-3373	; b810 <log_oom_internal@plt+0x888c>
    b80c:	ldrbtmi	r4, [sp], #-1272	; 0xfffffb08
    b810:	svccc	0x0004f856
    b814:	sbcle	r2, r7, r0, lsl #22
    b818:	mlasne	r6, r5, r8, pc	; <UNPREDICTABLE>
    b81c:			; <UNDEFINED> instruction: 0xf895b111
    b820:	ldmdblt	r1, {r0, r1, r2, r4, r5, ip}
    b824:	blcs	ea9898 <log_oom_internal@plt+0xea6914>
    b828:	bllt	6bfbf8 <log_oom_internal@plt+0x6bcc74>
    b82c:	bl	15c9810 <log_oom_internal@plt+0x15c688c>
    b830:	bmi	939fd8 <log_oom_internal@plt+0x937054>
    b834:	ldmdavs	r3!, {r1, r3, r4, r5, r6, sl, lr}
    b838:	movwls	r9, #8707	; 0x2203
    b83c:	bl	13c9820 <log_oom_internal@plt+0x13c689c>
    b840:	andcc	lr, r2, #3620864	; 0x374000
    b844:	stmdblt	r8, {r0, r6, r9, sl, lr}
    b848:	ldrbtmi	r4, [r9], #-2335	; 0xfffff6e1
    b84c:	andcs	r9, r1, r0, lsl #2
    b850:			; <UNDEFINED> instruction: 0xf7f74639
    b854:	andcs	lr, r1, #128, 22	; 0x20000
    b858:	stmdals	r5, {r0, r4, r5, fp, sp, lr}
    b85c:	ldc2l	7, cr15, [sl], {255}	; 0xff
    b860:	andeq	lr, r4, #32, 20	; 0x20000
    b864:	svclt	0x000c0fd2
    b868:	strmi	r2, [r4], -r1, lsl #4
    b86c:	bmi	6057b4 <log_oom_internal@plt+0x602830>
    b870:			; <UNDEFINED> instruction: 0xe7e0447a
    b874:			; <UNDEFINED> instruction: 0xf7f7200a
    b878:	ldrb	lr, [r7, r6, lsl #17]
    b87c:	stmdb	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b880:	andeq	r3, r1, r2, lsr #12
    b884:	strdeq	r0, [r0], -ip
    b888:	andeq	r3, r1, r4, ror r9
    b88c:	andeq	r3, r1, lr, lsr #18
    b890:	andeq	r2, r0, r0, ror #7
    b894:	andeq	r0, r0, lr, lsl #20
    b898:	ldrdeq	r2, [r0], -r6
    b89c:	andeq	r2, r0, r0, asr #7
    b8a0:	andeq	r0, r0, r6, lsl #19
    b8a4:	andeq	r2, r0, sl, lsr #13
    b8a8:	andeq	r0, r0, r8, lsl #3
    b8ac:	andeq	r2, r0, lr, lsl r3
    b8b0:	andeq	r3, r1, r8, lsl #10
    b8b4:	andeq	r3, r1, ip, lsr #16
    b8b8:	andeq	r2, r0, r6, asr #5
    b8bc:	strdeq	r0, [r0], -r4
    b8c0:	andeq	r3, r1, lr, lsl #16
    b8c4:	andeq	r2, r0, ip, lsr #5
    b8c8:	muleq	r0, r6, r2
    b8cc:	andeq	r0, r0, r4, lsl #17
    b8d0:	mvnsmi	lr, #737280	; 0xb4000
    b8d4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    b8d8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    b8dc:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    b8e0:	mcr	7, 7, pc, cr0, cr6, {7}	; <UNPREDICTABLE>
    b8e4:	blne	1d9cae0 <log_oom_internal@plt+0x1d99b5c>
    b8e8:	strhle	r1, [sl], -r6
    b8ec:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    b8f0:	svccc	0x0004f855
    b8f4:	strbmi	r3, [sl], -r1, lsl #8
    b8f8:	ldrtmi	r4, [r8], -r1, asr #12
    b8fc:	adcmi	r4, r6, #152, 14	; 0x2600000
    b900:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    b904:	svclt	0x000083f8
    b908:	ldrdeq	r2, [r1], -sl
    b90c:	ldrdeq	r2, [r1], -r0
    b910:	svclt	0x00004770

Disassembly of section .fini:

0000b914 <.fini>:
    b914:	push	{r3, lr}
    b918:	pop	{r3, pc}
