module r_S_register_always(input inp, clock,enable, reset,output logic[5:0] oup);
  always@(negedge clock,posedge reset)begin
    if(reset==1)
     oup<=6'b0;
    else if(enable==1)oup<={inp,oup[5:1]};
    else if(enable==0) oup<=oup;
  end
endmodule