#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 27 14:51:15 2025
# Process ID: 7116
# Current directory: D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.runs/impl_1
# Command line: vivado.exe -log design_mb_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_mb_wrapper.tcl -notrace
# Log file: D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.runs/impl_1/design_mb_wrapper.vdi
# Journal file: D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_mb_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
Command: link_design -top design_mb_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_0_0/design_mb_axi_gpio_0_0.dcp' for cell 'design_mb_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_1_0/design_mb_axi_gpio_1_0.dcp' for cell 'design_mb_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_2_0/design_mb_axi_gpio_2_0.dcp' for cell 'design_mb_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_intc_0_0/design_mb_axi_intc_0_0.dcp' for cell 'design_mb_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_0_0/design_mb_axi_quad_spi_0_0.dcp' for cell 'design_mb_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_1_0/design_mb_axi_quad_spi_1_0.dcp' for cell 'design_mb_i/axi_quad_spi_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_timer_0_0/design_mb_axi_timer_0_0.dcp' for cell 'design_mb_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_0_0/design_mb_axi_uartlite_0_0.dcp' for cell 'design_mb_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_1_0/design_mb_axi_uartlite_1_0.dcp' for cell 'design_mb_i/axi_uartlite_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_2_0/design_mb_axi_uartlite_2_0.dcp' for cell 'design_mb_i/axi_uartlite_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_3_0/design_mb_axi_uartlite_3_0.dcp' for cell 'design_mb_i/axi_uartlite_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_clk_wiz_1_0/design_mb_clk_wiz_1_0.dcp' for cell 'design_mb_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_mdm_1_0/design_mb_mdm_1_0.dcp' for cell 'design_mb_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_microblaze_0_0/design_mb_microblaze_0_0.dcp' for cell 'design_mb_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_rst_clk_wiz_1_100M_0/design_mb_rst_clk_wiz_1_100M_0.dcp' for cell 'design_mb_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_xbar_0/design_mb_xbar_0.dcp' for cell 'design_mb_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_auto_pc_0/design_mb_auto_pc_0.dcp' for cell 'design_mb_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_dlmb_bram_if_cntlr_0/design_mb_dlmb_bram_if_cntlr_0.dcp' for cell 'design_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_dlmb_v10_0/design_mb_dlmb_v10_0.dcp' for cell 'design_mb_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_ilmb_bram_if_cntlr_0/design_mb_ilmb_bram_if_cntlr_0.dcp' for cell 'design_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_ilmb_v10_0/design_mb_ilmb_v10_0.dcp' for cell 'design_mb_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_lmb_bram_0/design_mb_lmb_bram_0.dcp' for cell 'design_mb_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 489 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, design_mb_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: sys_clock 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_mb_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_microblaze_0_0/design_mb_microblaze_0_0.xdc] for cell 'design_mb_i/microblaze_0/U0'
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_microblaze_0_0/design_mb_microblaze_0_0.xdc] for cell 'design_mb_i/microblaze_0/U0'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_dlmb_v10_0/design_mb_dlmb_v10_0.xdc] for cell 'design_mb_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_dlmb_v10_0/design_mb_dlmb_v10_0.xdc] for cell 'design_mb_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_ilmb_v10_0/design_mb_ilmb_v10_0.xdc] for cell 'design_mb_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_ilmb_v10_0/design_mb_ilmb_v10_0.xdc] for cell 'design_mb_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_mdm_1_0/design_mb_mdm_1_0.xdc] for cell 'design_mb_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_mdm_1_0/design_mb_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1312.266 ; gain = 580.141
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_mdm_1_0/design_mb_mdm_1_0.xdc] for cell 'design_mb_i/mdm_1/U0'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_clk_wiz_1_0/design_mb_clk_wiz_1_0_board.xdc] for cell 'design_mb_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_clk_wiz_1_0/design_mb_clk_wiz_1_0_board.xdc] for cell 'design_mb_i/clk_wiz_1/inst'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_clk_wiz_1_0/design_mb_clk_wiz_1_0.xdc] for cell 'design_mb_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_clk_wiz_1_0/design_mb_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_clk_wiz_1_0/design_mb_clk_wiz_1_0.xdc] for cell 'design_mb_i/clk_wiz_1/inst'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_rst_clk_wiz_1_100M_0/design_mb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_mb_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_rst_clk_wiz_1_100M_0/design_mb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_mb_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_rst_clk_wiz_1_100M_0/design_mb_rst_clk_wiz_1_100M_0.xdc] for cell 'design_mb_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_rst_clk_wiz_1_100M_0/design_mb_rst_clk_wiz_1_100M_0.xdc] for cell 'design_mb_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_0_0/design_mb_axi_uartlite_0_0_board.xdc] for cell 'design_mb_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_0_0/design_mb_axi_uartlite_0_0_board.xdc] for cell 'design_mb_i/axi_uartlite_0/U0'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_0_0/design_mb_axi_uartlite_0_0.xdc] for cell 'design_mb_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_0_0/design_mb_axi_uartlite_0_0.xdc] for cell 'design_mb_i/axi_uartlite_0/U0'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_0_0/design_mb_axi_gpio_0_0_board.xdc] for cell 'design_mb_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_0_0/design_mb_axi_gpio_0_0_board.xdc] for cell 'design_mb_i/axi_gpio_0/U0'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_0_0/design_mb_axi_gpio_0_0.xdc] for cell 'design_mb_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_0_0/design_mb_axi_gpio_0_0.xdc] for cell 'design_mb_i/axi_gpio_0/U0'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_1_0/design_mb_axi_gpio_1_0_board.xdc] for cell 'design_mb_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_1_0/design_mb_axi_gpio_1_0_board.xdc] for cell 'design_mb_i/axi_gpio_1/U0'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_1_0/design_mb_axi_gpio_1_0.xdc] for cell 'design_mb_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_1_0/design_mb_axi_gpio_1_0.xdc] for cell 'design_mb_i/axi_gpio_1/U0'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_2_0/design_mb_axi_gpio_2_0_board.xdc] for cell 'design_mb_i/axi_gpio_2/U0'
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_2_0/design_mb_axi_gpio_2_0_board.xdc] for cell 'design_mb_i/axi_gpio_2/U0'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_2_0/design_mb_axi_gpio_2_0.xdc] for cell 'design_mb_i/axi_gpio_2/U0'
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_2_0/design_mb_axi_gpio_2_0.xdc] for cell 'design_mb_i/axi_gpio_2/U0'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_intc_0_0/design_mb_axi_intc_0_0.xdc] for cell 'design_mb_i/axi_intc_0/U0'
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_intc_0_0/design_mb_axi_intc_0_0.xdc] for cell 'design_mb_i/axi_intc_0/U0'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_timer_0_0/design_mb_axi_timer_0_0.xdc] for cell 'design_mb_i/axi_timer_0/U0'
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_timer_0_0/design_mb_axi_timer_0_0.xdc] for cell 'design_mb_i/axi_timer_0/U0'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_1_0/design_mb_axi_uartlite_1_0_board.xdc] for cell 'design_mb_i/axi_uartlite_1/U0'
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_1_0/design_mb_axi_uartlite_1_0_board.xdc] for cell 'design_mb_i/axi_uartlite_1/U0'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_1_0/design_mb_axi_uartlite_1_0.xdc] for cell 'design_mb_i/axi_uartlite_1/U0'
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_1_0/design_mb_axi_uartlite_1_0.xdc] for cell 'design_mb_i/axi_uartlite_1/U0'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_2_0/design_mb_axi_uartlite_2_0_board.xdc] for cell 'design_mb_i/axi_uartlite_2/U0'
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_2_0/design_mb_axi_uartlite_2_0_board.xdc] for cell 'design_mb_i/axi_uartlite_2/U0'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_2_0/design_mb_axi_uartlite_2_0.xdc] for cell 'design_mb_i/axi_uartlite_2/U0'
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_2_0/design_mb_axi_uartlite_2_0.xdc] for cell 'design_mb_i/axi_uartlite_2/U0'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_0_0/design_mb_axi_quad_spi_0_0_board.xdc] for cell 'design_mb_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_0_0/design_mb_axi_quad_spi_0_0_board.xdc] for cell 'design_mb_i/axi_quad_spi_0/U0'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_0_0/design_mb_axi_quad_spi_0_0.xdc] for cell 'design_mb_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_0_0/design_mb_axi_quad_spi_0_0.xdc] for cell 'design_mb_i/axi_quad_spi_0/U0'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_1_0/design_mb_axi_quad_spi_1_0_board.xdc] for cell 'design_mb_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_1_0/design_mb_axi_quad_spi_1_0_board.xdc] for cell 'design_mb_i/axi_quad_spi_1/U0'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_1_0/design_mb_axi_quad_spi_1_0.xdc] for cell 'design_mb_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_1_0/design_mb_axi_quad_spi_1_0.xdc] for cell 'design_mb_i/axi_quad_spi_1/U0'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_3_0/design_mb_axi_uartlite_3_0_board.xdc] for cell 'design_mb_i/axi_uartlite_3/U0'
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_3_0/design_mb_axi_uartlite_3_0_board.xdc] for cell 'design_mb_i/axi_uartlite_3/U0'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_3_0/design_mb_axi_uartlite_3_0.xdc] for cell 'design_mb_i/axi_uartlite_3/U0'
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_3_0/design_mb_axi_uartlite_3_0.xdc] for cell 'design_mb_i/axi_uartlite_3/U0'
Parsing XDC File [D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/constrs_1/new/adda.xdc]
WARNING: [Vivado 12-584] No ports matched 'screen_io_rxd'. [D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/constrs_1/new/adda.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/constrs_1/new/adda.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'screen_io_txd'. [D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/constrs_1/new/adda.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/constrs_1/new/adda.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'screen_io_rxd'. [D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/constrs_1/new/adda.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/constrs_1/new/adda.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'screen_io_txd'. [D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/constrs_1/new/adda.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/constrs_1/new/adda.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/constrs_1/new/adda.xdc]
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_intc_0_0/design_mb_axi_intc_0_0_clocks.xdc] for cell 'design_mb_i/axi_intc_0/U0'
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_intc_0_0/design_mb_axi_intc_0_0_clocks.xdc] for cell 'design_mb_i/axi_intc_0/U0'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_0_0/design_mb_axi_quad_spi_0_0_clocks.xdc] for cell 'design_mb_i/axi_quad_spi_0/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance ext_spi_clk]'. [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_0_0/design_mb_axi_quad_spi_0_0_clocks.xdc:51]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_0_0/design_mb_axi_quad_spi_0_0_clocks.xdc:51]
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_0_0/design_mb_axi_quad_spi_0_0_clocks.xdc] for cell 'design_mb_i/axi_quad_spi_0/U0'
Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_1_0/design_mb_axi_quad_spi_1_0_clocks.xdc] for cell 'design_mb_i/axi_quad_spi_1/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance ext_spi_clk]'. [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_1_0/design_mb_axi_quad_spi_1_0_clocks.xdc:51]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_1_0/design_mb_axi_quad_spi_1_0_clocks.xdc:51]
Finished Parsing XDC File [d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_1_0/design_mb_axi_quad_spi_1_0_clocks.xdc] for cell 'design_mb_i/axi_quad_spi_1/U0'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_mb_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1315.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 140 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 28 instances

38 Infos, 8 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1315.031 ; gain = 1004.074
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.546 . Memory (MB): peak = 1315.031 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 249b4bf8e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.524 . Memory (MB): peak = 1315.031 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1799257cc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.713 . Memory (MB): peak = 1368.742 ; gain = 0.562
INFO: [Opt 31-389] Phase Retarget created 202 cells and removed 300 cells
INFO: [Opt 31-1021] In phase Retarget, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 15 load pin(s).
Phase 2 Constant propagation | Checksum: 150f3c16b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.970 . Memory (MB): peak = 1368.742 ; gain = 0.562
INFO: [Opt 31-389] Phase Constant propagation created 149 cells and removed 447 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 152f5d354

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1368.742 ; gain = 0.562
INFO: [Opt 31-389] Phase Sweep created 38 cells and removed 1332 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_mb_i/clk_wiz_1/inst/clk_out1_design_mb_clk_wiz_1_0_BUFG_inst to drive 0 load(s) on clock net design_mb_i/clk_wiz_1/inst/clk_out1_design_mb_clk_wiz_1_0_BUFG
INFO: [Opt 31-194] Inserted BUFG sys_clock_IBUF_BUFG_inst to drive 532 load(s) on clock net sys_clock_IBUF_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 18c709fea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1368.742 ; gain = 0.562
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1c745a62d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1368.742 ; gain = 0.562
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19e290a79

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1368.742 ; gain = 0.562
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             202  |             300  |                                             25  |
|  Constant propagation         |             149  |             447  |                                              0  |
|  Sweep                        |              38  |            1332  |                                              2  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1368.742 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1cf42c30b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1368.742 ; gain = 0.562

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.842 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 128 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 64 newly gated: 0 Total Ports: 256
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1117cf3b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.636 . Memory (MB): peak = 1799.672 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1117cf3b1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1799.672 ; gain = 430.930

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-194] Inserted BUFG design_mb_i/clk_wiz_1/inst/clk_out1_design_mb_clk_wiz_1_0_BUFG_inst to drive 0 load(s) on clock net design_mb_i/clk_wiz_1/inst/clk_out1_design_mb_clk_wiz_1_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Ending Logic Optimization Task | Checksum: 1737c0642

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1799.672 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1737c0642

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1799.672 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1799.672 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1737c0642

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1799.672 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 8 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1799.672 ; gain = 484.641
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1799.672 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1799.672 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1799.672 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.runs/impl_1/design_mb_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_mb_wrapper_drc_opted.rpt -pb design_mb_wrapper_drc_opted.pb -rpx design_mb_wrapper_drc_opted.rpx
Command: report_drc -file design_mb_wrapper_drc_opted.rpt -pb design_mb_wrapper_drc_opted.pb -rpx design_mb_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.runs/impl_1/design_mb_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1799.672 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d9cc65a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1799.672 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1799.672 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1127ceafd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1799.672 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d76187f6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1799.672 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d76187f6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1799.672 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: d76187f6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1799.672 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 183179b34

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1799.672 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net design_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_3 could not be optimized because driver design_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__9 could not be replicated
INFO: [Physopt 32-117] Net design_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_2 could not be optimized because driver design_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__8 could not be replicated
INFO: [Physopt 32-117] Net design_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/ENA could not be optimized because driver design_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__7 could not be replicated
INFO: [Physopt 32-117] Net design_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_1 could not be optimized because driver design_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__6 could not be replicated
INFO: [Physopt 32-117] Net design_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg_2 could not be optimized because driver design_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_2__8 could not be replicated
INFO: [Physopt 32-117] Net design_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg could not be optimized because driver design_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg could not be optimized because driver design_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_0 could not be optimized because driver design_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net design_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg_3 could not be optimized because driver design_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_2__9 could not be replicated
INFO: [Physopt 32-117] Net design_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/ENB could not be optimized because driver design_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_2__7 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 100 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1799.672 ; gain = 0.000
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1799.672 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |          100  |              0  |                     6  |           0  |           1  |  00:00:04  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |          100  |              0  |                     6  |           0  |           7  |  00:00:04  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1ce6f6cb0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1799.672 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1babc4302

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1799.672 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1babc4302

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1799.672 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1797864d9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1799.672 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12999fd72

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1799.672 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11d428e78

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1799.672 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: bb5e78e5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1799.672 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1d9137c66

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1799.672 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1387488f7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1799.672 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: d8e6586b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1799.672 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 250d0cf54

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1799.672 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 250d0cf54

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1799.672 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20ac072f0

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 20ac072f0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1799.672 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.504. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: fde5fecf

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1799.672 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: fde5fecf

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1799.672 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fde5fecf

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1799.672 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: fde5fecf

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1799.672 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1799.672 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 143a4c6a2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1799.672 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 143a4c6a2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1799.672 ; gain = 0.000
Ending Placer Task | Checksum: 138db652d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1799.672 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 8 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:45 . Memory (MB): peak = 1799.672 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1799.672 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1799.672 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.611 . Memory (MB): peak = 1799.672 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.runs/impl_1/design_mb_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_mb_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1799.672 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_mb_wrapper_utilization_placed.rpt -pb design_mb_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_mb_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1799.672 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 728b3787 ConstDB: 0 ShapeSum: c6502da6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5fdd0832

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1799.672 ; gain = 0.000
Post Restoration Checksum: NetGraph: 39eac24b NumContArr: 25f245e7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 5fdd0832

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1799.672 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 5fdd0832

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1799.672 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 5fdd0832

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1799.672 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a781d33f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1799.672 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.569  | TNS=0.000  | WHS=-0.191 | THS=-128.319|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1b2035fb4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1799.672 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.569  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1b2035fb4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1799.672 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 1a70f589f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1799.672 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 123e4bb58

Time (s): cpu = 00:01:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1886.422 ; gain = 86.750

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 967
 Number of Nodes with overlaps = 165
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.306  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 105083a28

Time (s): cpu = 00:01:35 ; elapsed = 00:01:05 . Memory (MB): peak = 1886.422 ; gain = 86.750

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.306  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2201ccabb

Time (s): cpu = 00:01:36 ; elapsed = 00:01:06 . Memory (MB): peak = 1886.422 ; gain = 86.750
Phase 4 Rip-up And Reroute | Checksum: 2201ccabb

Time (s): cpu = 00:01:36 ; elapsed = 00:01:06 . Memory (MB): peak = 1886.422 ; gain = 86.750

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2201ccabb

Time (s): cpu = 00:01:36 ; elapsed = 00:01:06 . Memory (MB): peak = 1886.422 ; gain = 86.750

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2201ccabb

Time (s): cpu = 00:01:36 ; elapsed = 00:01:06 . Memory (MB): peak = 1886.422 ; gain = 86.750
Phase 5 Delay and Skew Optimization | Checksum: 2201ccabb

Time (s): cpu = 00:01:36 ; elapsed = 00:01:06 . Memory (MB): peak = 1886.422 ; gain = 86.750

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 210ab4dbc

Time (s): cpu = 00:01:36 ; elapsed = 00:01:06 . Memory (MB): peak = 1886.422 ; gain = 86.750
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.306  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22aca53c4

Time (s): cpu = 00:01:36 ; elapsed = 00:01:06 . Memory (MB): peak = 1886.422 ; gain = 86.750
Phase 6 Post Hold Fix | Checksum: 22aca53c4

Time (s): cpu = 00:01:36 ; elapsed = 00:01:06 . Memory (MB): peak = 1886.422 ; gain = 86.750

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.51238 %
  Global Horizontal Routing Utilization  = 2.98814 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19f518dab

Time (s): cpu = 00:01:36 ; elapsed = 00:01:06 . Memory (MB): peak = 1886.422 ; gain = 86.750

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19f518dab

Time (s): cpu = 00:01:36 ; elapsed = 00:01:06 . Memory (MB): peak = 1886.422 ; gain = 86.750

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cd3c6b8b

Time (s): cpu = 00:01:37 ; elapsed = 00:01:07 . Memory (MB): peak = 1886.422 ; gain = 86.750

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.306  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1cd3c6b8b

Time (s): cpu = 00:01:37 ; elapsed = 00:01:07 . Memory (MB): peak = 1886.422 ; gain = 86.750
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:37 ; elapsed = 00:01:07 . Memory (MB): peak = 1886.422 ; gain = 86.750

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 8 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:08 . Memory (MB): peak = 1886.422 ; gain = 86.750
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1886.422 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1886.422 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.806 . Memory (MB): peak = 1886.422 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.runs/impl_1/design_mb_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_mb_wrapper_drc_routed.rpt -pb design_mb_wrapper_drc_routed.pb -rpx design_mb_wrapper_drc_routed.rpx
Command: report_drc -file design_mb_wrapper_drc_routed.rpt -pb design_mb_wrapper_drc_routed.pb -rpx design_mb_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.runs/impl_1/design_mb_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_mb_wrapper_methodology_drc_routed.rpt -pb design_mb_wrapper_methodology_drc_routed.pb -rpx design_mb_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_mb_wrapper_methodology_drc_routed.rpt -pb design_mb_wrapper_methodology_drc_routed.pb -rpx design_mb_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.runs/impl_1/design_mb_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_mb_wrapper_power_routed.rpt -pb design_mb_wrapper_power_summary_routed.pb -rpx design_mb_wrapper_power_routed.rpx
Command: report_power -file design_mb_wrapper_power_routed.rpt -pb design_mb_wrapper_power_summary_routed.pb -rpx design_mb_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
145 Infos, 9 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_mb_wrapper_route_status.rpt -pb design_mb_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_mb_wrapper_timing_summary_routed.rpt -pb design_mb_wrapper_timing_summary_routed.pb -rpx design_mb_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_mb_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_mb_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_mb_wrapper_bus_skew_routed.rpt -pb design_mb_wrapper_bus_skew_routed.pb -rpx design_mb_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force design_mb_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_mb_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
168 Infos, 11 Warnings, 4 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2260.953 ; gain = 374.531
INFO: [Common 17-206] Exiting Vivado at Tue May 27 14:54:34 2025...
