Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Dec  8 17:52:14 2024
| Host         : P1-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1654)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4474)
5. checking no_input_delay (6)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1654)
---------------------------
 There are 1654 register/latch pins with no clock driven by root clock pin: cpu_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4474)
---------------------------------------------------
 There are 4474 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.309        0.000                      0                  259        0.028        0.000                      0                  259        4.020        0.000                       0                   186  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.309        0.000                      0                  259        0.028        0.000                      0                  259        4.020        0.000                       0                   186  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/target_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 2.702ns (53.583%)  route 2.341ns (46.417%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.671     5.274    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.728 r  CPU/stepper1/ScanCode/MemoryArray_reg/DOADO[0]
                         net (fo=2, routed)           1.303     9.031    CPU/stepper1/ScanCode/posData[0]
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.124     9.155 r  CPU/stepper1/ScanCode/target[9]_i_3/O
                         net (fo=1, routed)           0.309     9.464    CPU/stepper1/ScanCode/target[9]_i_3_n_0
    SLICE_X10Y107        LUT6 (Prop_lut6_I0_O)        0.124     9.588 r  CPU/stepper1/ScanCode/target[9]_i_2/O
                         net (fo=14, routed)          0.728    10.316    CPU/stepper1/ScanCode_n_0
    SLICE_X30Y107        FDRE                                         r  CPU/stepper1/target_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.503    14.925    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X30Y107        FDRE                                         r  CPU/stepper1/target_reg[10]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X30Y107        FDRE (Setup_fdre_C_R)       -0.524    14.625    CPU/stepper1/target_reg[10]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/target_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 2.702ns (53.583%)  route 2.341ns (46.417%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.671     5.274    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.728 r  CPU/stepper1/ScanCode/MemoryArray_reg/DOADO[0]
                         net (fo=2, routed)           1.303     9.031    CPU/stepper1/ScanCode/posData[0]
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.124     9.155 r  CPU/stepper1/ScanCode/target[9]_i_3/O
                         net (fo=1, routed)           0.309     9.464    CPU/stepper1/ScanCode/target[9]_i_3_n_0
    SLICE_X10Y107        LUT6 (Prop_lut6_I0_O)        0.124     9.588 r  CPU/stepper1/ScanCode/target[9]_i_2/O
                         net (fo=14, routed)          0.728    10.316    CPU/stepper1/ScanCode_n_0
    SLICE_X30Y107        FDRE                                         r  CPU/stepper1/target_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.503    14.925    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X30Y107        FDRE                                         r  CPU/stepper1/target_reg[11]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X30Y107        FDRE (Setup_fdre_C_R)       -0.524    14.625    CPU/stepper1/target_reg[11]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/target_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 2.702ns (53.583%)  route 2.341ns (46.417%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.671     5.274    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.728 r  CPU/stepper1/ScanCode/MemoryArray_reg/DOADO[0]
                         net (fo=2, routed)           1.303     9.031    CPU/stepper1/ScanCode/posData[0]
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.124     9.155 r  CPU/stepper1/ScanCode/target[9]_i_3/O
                         net (fo=1, routed)           0.309     9.464    CPU/stepper1/ScanCode/target[9]_i_3_n_0
    SLICE_X10Y107        LUT6 (Prop_lut6_I0_O)        0.124     9.588 r  CPU/stepper1/ScanCode/target[9]_i_2/O
                         net (fo=14, routed)          0.728    10.316    CPU/stepper1/ScanCode_n_0
    SLICE_X30Y107        FDRE                                         r  CPU/stepper1/target_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.503    14.925    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X30Y107        FDRE                                         r  CPU/stepper1/target_reg[12]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X30Y107        FDRE (Setup_fdre_C_R)       -0.524    14.625    CPU/stepper1/target_reg[12]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/target_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 2.702ns (53.583%)  route 2.341ns (46.417%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.671     5.274    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.728 r  CPU/stepper1/ScanCode/MemoryArray_reg/DOADO[0]
                         net (fo=2, routed)           1.303     9.031    CPU/stepper1/ScanCode/posData[0]
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.124     9.155 r  CPU/stepper1/ScanCode/target[9]_i_3/O
                         net (fo=1, routed)           0.309     9.464    CPU/stepper1/ScanCode/target[9]_i_3_n_0
    SLICE_X10Y107        LUT6 (Prop_lut6_I0_O)        0.124     9.588 r  CPU/stepper1/ScanCode/target[9]_i_2/O
                         net (fo=14, routed)          0.728    10.316    CPU/stepper1/ScanCode_n_0
    SLICE_X30Y107        FDRE                                         r  CPU/stepper1/target_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.503    14.925    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X30Y107        FDRE                                         r  CPU/stepper1/target_reg[13]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X30Y107        FDRE (Setup_fdre_C_R)       -0.524    14.625    CPU/stepper1/target_reg[13]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/target_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 2.826ns (53.771%)  route 2.430ns (46.229%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.671     5.274    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.728 r  CPU/stepper1/ScanCode/MemoryArray_reg/DOADO[0]
                         net (fo=2, routed)           1.303     9.031    CPU/stepper1/ScanCode/posData[0]
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.124     9.155 r  CPU/stepper1/ScanCode/target[9]_i_3/O
                         net (fo=1, routed)           0.309     9.464    CPU/stepper1/ScanCode/target[9]_i_3_n_0
    SLICE_X10Y107        LUT6 (Prop_lut6_I0_O)        0.124     9.588 r  CPU/stepper1/ScanCode/target[9]_i_2/O
                         net (fo=14, routed)          0.817    10.405    CPU/stepper1/ScanCode/MemoryArray_reg_0
    SLICE_X29Y107        LUT6 (Prop_lut6_I4_O)        0.124    10.529 r  CPU/stepper1/ScanCode/target[8]_i_1/O
                         net (fo=1, routed)           0.000    10.529    CPU/stepper1/ScanCode_n_2
    SLICE_X29Y107        FDRE                                         r  CPU/stepper1/target_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.504    14.926    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X29Y107        FDRE                                         r  CPU/stepper1/target_reg[8]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X29Y107        FDRE (Setup_fdre_C_D)        0.029    15.179    CPU/stepper1/target_reg[8]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.763ns  (required time - arrival time)
  Source:                 CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/target_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 2.826ns (54.752%)  route 2.335ns (45.248%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.671     5.274    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.728 r  CPU/stepper1/ScanCode/MemoryArray_reg/DOADO[0]
                         net (fo=2, routed)           1.303     9.031    CPU/stepper1/ScanCode/posData[0]
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.124     9.155 r  CPU/stepper1/ScanCode/target[9]_i_3/O
                         net (fo=1, routed)           0.309     9.464    CPU/stepper1/ScanCode/target[9]_i_3_n_0
    SLICE_X10Y107        LUT6 (Prop_lut6_I0_O)        0.124     9.588 r  CPU/stepper1/ScanCode/target[9]_i_2/O
                         net (fo=14, routed)          0.723    10.311    CPU/stepper1/ScanCode/MemoryArray_reg_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I4_O)        0.124    10.435 r  CPU/stepper1/ScanCode/target[1]_i_1/O
                         net (fo=1, routed)           0.000    10.435    CPU/stepper1/ScanCode_n_9
    SLICE_X9Y111         FDRE                                         r  CPU/stepper1/target_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.505    14.927    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X9Y111         FDRE                                         r  CPU/stepper1/target_reg[1]/C
                         clock pessimism              0.277    15.204    
                         clock uncertainty           -0.035    15.169    
    SLICE_X9Y111         FDRE (Setup_fdre_C_D)        0.029    15.198    CPU/stepper1/target_reg[1]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -10.435    
  -------------------------------------------------------------------
                         slack                                  4.763    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/target_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 2.826ns (55.546%)  route 2.262ns (44.454%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.671     5.274    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.728 r  CPU/stepper1/ScanCode/MemoryArray_reg/DOADO[0]
                         net (fo=2, routed)           1.303     9.031    CPU/stepper1/ScanCode/posData[0]
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.124     9.155 r  CPU/stepper1/ScanCode/target[9]_i_3/O
                         net (fo=1, routed)           0.309     9.464    CPU/stepper1/ScanCode/target[9]_i_3_n_0
    SLICE_X10Y107        LUT6 (Prop_lut6_I0_O)        0.124     9.588 r  CPU/stepper1/ScanCode/target[9]_i_2/O
                         net (fo=14, routed)          0.649    10.237    CPU/stepper1/ScanCode/MemoryArray_reg_0
    SLICE_X29Y107        LUT6 (Prop_lut6_I4_O)        0.124    10.361 r  CPU/stepper1/ScanCode/target[9]_i_1/O
                         net (fo=1, routed)           0.000    10.361    CPU/stepper1/ScanCode_n_1
    SLICE_X29Y107        FDRE                                         r  CPU/stepper1/target_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.504    14.926    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X29Y107        FDRE                                         r  CPU/stepper1/target_reg[9]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X29Y107        FDRE (Setup_fdre_C_D)        0.031    15.181    CPU/stepper1/target_reg[9]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/target_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 2.826ns (55.597%)  route 2.257ns (44.403%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.671     5.274    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.728 r  CPU/stepper1/ScanCode/MemoryArray_reg/DOADO[0]
                         net (fo=2, routed)           1.303     9.031    CPU/stepper1/ScanCode/posData[0]
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.124     9.155 r  CPU/stepper1/ScanCode/target[9]_i_3/O
                         net (fo=1, routed)           0.309     9.464    CPU/stepper1/ScanCode/target[9]_i_3_n_0
    SLICE_X10Y107        LUT6 (Prop_lut6_I0_O)        0.124     9.588 r  CPU/stepper1/ScanCode/target[9]_i_2/O
                         net (fo=14, routed)          0.645    10.233    CPU/stepper1/ScanCode/MemoryArray_reg_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I4_O)        0.124    10.357 r  CPU/stepper1/ScanCode/target[2]_i_1/O
                         net (fo=1, routed)           0.000    10.357    CPU/stepper1/ScanCode_n_8
    SLICE_X9Y111         FDRE                                         r  CPU/stepper1/target_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.505    14.927    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X9Y111         FDRE                                         r  CPU/stepper1/target_reg[2]/C
                         clock pessimism              0.277    15.204    
                         clock uncertainty           -0.035    15.169    
    SLICE_X9Y111         FDRE (Setup_fdre_C_D)        0.031    15.200    CPU/stepper1/target_reg[2]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/target_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 2.826ns (55.820%)  route 2.237ns (44.180%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.671     5.274    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.728 r  CPU/stepper1/ScanCode/MemoryArray_reg/DOADO[0]
                         net (fo=2, routed)           1.303     9.031    CPU/stepper1/ScanCode/posData[0]
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.124     9.155 r  CPU/stepper1/ScanCode/target[9]_i_3/O
                         net (fo=1, routed)           0.309     9.464    CPU/stepper1/ScanCode/target[9]_i_3_n_0
    SLICE_X10Y107        LUT6 (Prop_lut6_I0_O)        0.124     9.588 r  CPU/stepper1/ScanCode/target[9]_i_2/O
                         net (fo=14, routed)          0.624    10.212    CPU/stepper1/ScanCode/MemoryArray_reg_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I4_O)        0.124    10.336 r  CPU/stepper1/ScanCode/target[7]_i_1/O
                         net (fo=1, routed)           0.000    10.336    CPU/stepper1/ScanCode_n_3
    SLICE_X11Y111        FDRE                                         r  CPU/stepper1/target_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.508    14.930    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X11Y111        FDRE                                         r  CPU/stepper1/target_reg[7]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X11Y111        FDRE (Setup_fdre_C_D)        0.032    15.186    CPU/stepper1/target_reg[7]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/target_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 2.826ns (55.875%)  route 2.232ns (44.125%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.671     5.274    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.728 r  CPU/stepper1/ScanCode/MemoryArray_reg/DOADO[0]
                         net (fo=2, routed)           1.303     9.031    CPU/stepper1/ScanCode/posData[0]
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.124     9.155 r  CPU/stepper1/ScanCode/target[9]_i_3/O
                         net (fo=1, routed)           0.309     9.464    CPU/stepper1/ScanCode/target[9]_i_3_n_0
    SLICE_X10Y107        LUT6 (Prop_lut6_I0_O)        0.124     9.588 r  CPU/stepper1/ScanCode/target[9]_i_2/O
                         net (fo=14, routed)          0.619    10.207    CPU/stepper1/ScanCode/MemoryArray_reg_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I4_O)        0.124    10.331 r  CPU/stepper1/ScanCode/target[6]_i_1/O
                         net (fo=1, routed)           0.000    10.331    CPU/stepper1/ScanCode_n_4
    SLICE_X11Y111        FDRE                                         r  CPU/stepper1/target_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.508    14.930    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X11Y111        FDRE                                         r  CPU/stepper1/target_reg[6]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X11Y111        FDRE (Setup_fdre_C_D)        0.031    15.185    CPU/stepper1/target_reg[6]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                  4.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 CPU/stepper2/ps2/frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/ps2/frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.241%)  route 0.218ns (60.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.604     1.523    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  CPU/stepper2/ps2/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  CPU/stepper2/ps2/frame_reg[2]/Q
                         net (fo=2, routed)           0.218     1.883    CPU/stepper2/ps2/CONV_INTEGER[1]
    SLICE_X5Y100         FDRE                                         r  CPU/stepper2/ps2/frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.868     2.034    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  CPU/stepper2/ps2/frame_reg[1]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.066     1.854    CPU/stepper2/ps2/frame_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 CPU/stepper2/ps2/frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/ps2/rx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.734%)  route 0.221ns (54.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.604     1.523    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  CPU/stepper2/ps2/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  CPU/stepper2/ps2/frame_reg[2]/Q
                         net (fo=2, routed)           0.221     1.885    CPU/stepper2/ps2/CONV_INTEGER[1]
    SLICE_X4Y100         LUT3 (Prop_lut3_I0_O)        0.045     1.930 r  CPU/stepper2/ps2/rx_parity_i_1__0/O
                         net (fo=1, routed)           0.000     1.930    CPU/stepper2/ps2/rx_parity_i_1__0_n_0
    SLICE_X4Y100         FDRE                                         r  CPU/stepper2/ps2/rx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.868     2.034    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  CPU/stepper2/ps2/rx_parity_reg/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.091     1.879    CPU/stepper2/ps2/rx_parity_reg
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 CPU/stepper2/ps2/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/ps2/bit_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.852%)  route 0.159ns (49.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.598     1.517    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  CPU/stepper2/ps2/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  CPU/stepper2/ps2/FSM_onehot_state_reg[1]/Q
                         net (fo=16, routed)          0.159     1.840    CPU/stepper2/ps2/shift_frame
    SLICE_X6Y99          FDRE                                         r  CPU/stepper2/ps2/bit_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.875     2.040    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  CPU/stepper2/ps2/bit_count_reg[0]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X6Y99          FDRE (Hold_fdre_C_CE)       -0.016     1.778    CPU/stepper2/ps2/bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 CPU/stepper2/ps2/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/ps2/bit_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.852%)  route 0.159ns (49.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.598     1.517    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  CPU/stepper2/ps2/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  CPU/stepper2/ps2/FSM_onehot_state_reg[1]/Q
                         net (fo=16, routed)          0.159     1.840    CPU/stepper2/ps2/shift_frame
    SLICE_X6Y99          FDRE                                         r  CPU/stepper2/ps2/bit_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.875     2.040    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  CPU/stepper2/ps2/bit_count_reg[1]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X6Y99          FDRE (Hold_fdre_C_CE)       -0.016     1.778    CPU/stepper2/ps2/bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 CPU/stepper2/ps2/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/ps2/bit_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.852%)  route 0.159ns (49.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.598     1.517    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  CPU/stepper2/ps2/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  CPU/stepper2/ps2/FSM_onehot_state_reg[1]/Q
                         net (fo=16, routed)          0.159     1.840    CPU/stepper2/ps2/shift_frame
    SLICE_X6Y99          FDRE                                         r  CPU/stepper2/ps2/bit_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.875     2.040    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  CPU/stepper2/ps2/bit_count_reg[2]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X6Y99          FDRE (Hold_fdre_C_CE)       -0.016     1.778    CPU/stepper2/ps2/bit_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 CPU/stepper2/ps2/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/ps2/bit_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.852%)  route 0.159ns (49.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.598     1.517    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  CPU/stepper2/ps2/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  CPU/stepper2/ps2/FSM_onehot_state_reg[1]/Q
                         net (fo=16, routed)          0.159     1.840    CPU/stepper2/ps2/shift_frame
    SLICE_X6Y99          FDRE                                         r  CPU/stepper2/ps2/bit_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.875     2.040    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  CPU/stepper2/ps2/bit_count_reg[3]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X6Y99          FDRE (Hold_fdre_C_CE)       -0.016     1.778    CPU/stepper2/ps2/bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 CPU/stepper2/ps2/bit_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/ps2/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.247ns (50.261%)  route 0.244ns (49.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.604     1.523    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  CPU/stepper2/ps2/bit_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.148     1.671 r  CPU/stepper2/ps2/bit_count_reg[3]/Q
                         net (fo=5, routed)           0.244     1.916    CPU/stepper2/ps2/bit_count_reg[3]
    SLICE_X6Y100         LUT6 (Prop_lut6_I3_O)        0.099     2.015 r  CPU/stepper2/ps2/FSM_onehot_state[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.015    CPU/stepper2/ps2/FSM_onehot_state[5]_i_1__0_n_0
    SLICE_X6Y100         FDRE                                         r  CPU/stepper2/ps2/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.868     2.034    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  CPU/stepper2/ps2/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.121     1.909    CPU/stepper2/ps2/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 CPU/stepper2/ps2/bit_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/ps2/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.247ns (49.357%)  route 0.253ns (50.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.604     1.523    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  CPU/stepper2/ps2/bit_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.148     1.671 r  CPU/stepper2/ps2/bit_count_reg[3]/Q
                         net (fo=5, routed)           0.253     1.925    CPU/stepper2/ps2/bit_count_reg[3]
    SLICE_X6Y100         LUT6 (Prop_lut6_I3_O)        0.099     2.024 r  CPU/stepper2/ps2/FSM_onehot_state[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.024    CPU/stepper2/ps2/FSM_onehot_state[4]_i_1__0_n_0
    SLICE_X6Y100         FDRE                                         r  CPU/stepper2/ps2/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.868     2.034    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  CPU/stepper2/ps2/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.121     1.909    CPU/stepper2/ps2/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 CPU/stepper1/target_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/LED_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.428%)  route 0.128ns (47.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.567     1.486    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X9Y111         FDRE                                         r  CPU/stepper1/target_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  CPU/stepper1/target_reg[1]/Q
                         net (fo=2, routed)           0.128     1.755    CPU/stepper1_n_22
    SLICE_X10Y111        SRL16E                                       r  CPU/LED_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.838     2.003    CPU/clk_100mhz_IBUF_BUFG
    SLICE_X10Y111        SRL16E                                       r  CPU/LED_reg[1]_srl2/CLK
                         clock pessimism             -0.479     1.523    
    SLICE_X10Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.632    CPU/LED_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 CPU/stepper1/target_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/LED_reg[3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.428%)  route 0.128ns (47.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.567     1.486    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X9Y111         FDRE                                         r  CPU/stepper1/target_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  CPU/stepper1/target_reg[3]/Q
                         net (fo=2, routed)           0.128     1.755    CPU/stepper1_n_20
    SLICE_X10Y111        SRL16E                                       r  CPU/LED_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.838     2.003    CPU/clk_100mhz_IBUF_BUFG
    SLICE_X10Y111        SRL16E                                       r  CPU/LED_reg[3]_srl2/CLK
                         clock pessimism             -0.479     1.523    
    SLICE_X10Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.631    CPU/LED_reg[3]_srl2
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y42    CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y111   LED_reg[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y74    LED_reg[10]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y74    LED_reg[11]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y74    LED_reg[12]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y74    LED_reg[13]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y127    LED_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y111   LED_reg[1]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y111   LED_reg[2]__0/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y111   CPU/LED_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y111   CPU/LED_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y74    CPU/LED_reg[10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y74    CPU/LED_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y74    CPU/LED_reg[11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y74    CPU/LED_reg[11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y74    CPU/LED_reg[12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y74    CPU/LED_reg[12]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y74    CPU/LED_reg[13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y74    CPU/LED_reg[13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y111   CPU/LED_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y111   CPU/LED_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y74    CPU/LED_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y74    CPU/LED_reg[10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y74    CPU/LED_reg[11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y74    CPU/LED_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y74    CPU/LED_reg[12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y74    CPU/LED_reg[12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y74    CPU/LED_reg[13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y74    CPU/LED_reg[13]_srl2/CLK



