# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 1 3 3 6
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
CPU 3 0 0
# CONTEXT CPU 1 3
CPU 3 2 2
CPU 3 3 3
BLOCK 4 0
# CONTEXT CPU 0 4
CPU 4 4 1
CPU 4 2 2
CPU 4 3 3
UNBLOCK 5 0
CPU 5 5 0
CPU 5 4 1
# CONTEXT CPU 2 5
# CONTEXT CPU 3 5
CPU 6 5 0
# CONTEXT CPU 1 6
CPU 6 6 2
CPU 6 7 3
BLOCK 7 5
# CONTEXT CPU 0 7
CPU 7 8 1
CPU 7 6 2
CPU 7 7 3
UNBLOCK 8 5
CPU 8 9 0
CPU 8 8 1
CPU 8 6 2
CPU 8 7 3
BLOCK 9 9
BLOCK 9 8
# CONTEXT CPU 0 9
# CONTEXT CPU 1 9
CPU 9 6 2
CPU 9 7 3
BLOCK 10 6
UNBLOCK 10 8
UNBLOCK 10 9
CPU 10 10 0
CPU 10 11 1
# CONTEXT CPU 2 10
# CONTEXT CPU 3 10
BLOCK 11 10
UNBLOCK 11 6
# CONTEXT CPU 0 11
# CONTEXT CPU 1 11
CPU 11 12 2
CPU 11 13 3
UNBLOCK 12 10
CPU 12 14 0
CPU 12 1 1
# CONTEXT CPU 2 12
CPU 12 13 3
BLOCK 13 14
# CONTEXT CPU 0 13
CPU 13 1 1
# CONTEXT CPU 2 13
CPU 13 13 3
UNBLOCK 14 14
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
# CONTEXT CPU 2 14
CPU 14 13 3
BLOCK 15 13
# CONTEXT CPU 0 15
# CONTEXT CPU 1 15
CPU 15 0 2
# CONTEXT CPU 3 15
UNBLOCK 16 13
CPU 16 2 0
# CONTEXT CPU 1 16
CPU 16 0 2
# CONTEXT CPU 3 16
CPU 17 2 0
CPU 17 3 1
CPU 17 0 2
# CONTEXT CPU 3 17
BLOCK 18 3
# CONTEXT CPU 0 18
# CONTEXT CPU 1 18
CPU 18 0 2
CPU 18 4 3
UNBLOCK 19 3
CPU 19 5 0
CPU 19 8 1
# CONTEXT CPU 2 19
# CONTEXT CPU 3 19
CPU 20 5 0
CPU 20 8 1
# CONTEXT CPU 2 20
CPU 20 7 3
BLOCK 21 8
CPU 21 5 0
# CONTEXT CPU 1 21
# CONTEXT CPU 2 21
CPU 21 7 3
UNBLOCK 22 8
CPU 22 5 0
# CONTEXT CPU 1 22
CPU 22 9 2
CPU 22 7 3
CPU 23 5 0
# CONTEXT CPU 1 23
CPU 23 9 2
CPU 23 7 3
BLOCK 24 7
# CONTEXT CPU 0 24
CPU 24 6 1
CPU 24 9 2
# CONTEXT CPU 3 24
BLOCK 25 9
UNBLOCK 25 7
# CONTEXT CPU 0 25
# CONTEXT CPU 1 25
# CONTEXT CPU 2 25
# CONTEXT CPU 3 25
UNBLOCK 26 9
# CONTEXT CPU 0 26
# CONTEXT CPU 1 26
# CONTEXT CPU 2 26
# CONTEXT CPU 3 26
CPU 27 11 0
# CONTEXT CPU 1 27
# CONTEXT CPU 2 27
CPU 27 10 3
CPU 28 11 0
CPU 28 12 1
CPU 28 14 2
# CONTEXT CPU 3 28
BLOCK 29 11
BLOCK 29 12
BLOCK 29 14
# CONTEXT CPU 0 29
# CONTEXT CPU 1 29
# CONTEXT CPU 2 29
# CONTEXT CPU 3 29
UNBLOCK 30 11
UNBLOCK 30 12
UNBLOCK 30 14
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
# CONTEXT CPU 3 30
# CONTEXT CPU 0 31
# CONTEXT CPU 1 31
# CONTEXT CPU 2 31
CPU 31 1 3
CPU 32 13 0
CPU 32 2 1
CPU 32 3 2
CPU 32 1 3
BLOCK 33 13
BLOCK 33 2
# CONTEXT CPU 0 33
# CONTEXT CPU 1 33
CPU 33 3 2
CPU 33 1 3
UNBLOCK 34 2
UNBLOCK 34 13
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
# CONTEXT CPU 2 34
CPU 34 1 3
BLOCK 35 1
# CONTEXT CPU 0 35
# CONTEXT CPU 1 35
# CONTEXT CPU 2 35
# CONTEXT CPU 3 35
UNBLOCK 36 1
CPU 36 0 0
CPU 36 4 1
# CONTEXT CPU 2 36
# CONTEXT CPU 3 36
CPU 37 0 0
CPU 37 4 1
CPU 37 8 2
# CONTEXT CPU 3 37
EXIT 38 0 0
# CONTEXT CPU 0 38
# CONTEXT CPU 1 38
CPU 38 8 2
CPU 38 5 3
# CONTEXT CPU 0 39
CPU 39 6 1
CPU 39 8 2
# CONTEXT CPU 3 39
# CONTEXT CPU 0 40
CPU 40 6 1
CPU 40 8 2
# CONTEXT CPU 3 40
CPU 41 7 0
# CONTEXT CPU 1 41
# CONTEXT CPU 2 41
# CONTEXT CPU 3 41
EXIT 42 7 0
# CONTEXT CPU 0 42
# CONTEXT CPU 1 42
# CONTEXT CPU 2 42
CPU 42 9 3
# CONTEXT CPU 0 43
# CONTEXT CPU 1 43
# CONTEXT CPU 2 43
CPU 43 9 3
# CONTEXT CPU 0 44
CPU 44 10 1
CPU 44 11 2
CPU 44 9 3
BLOCK 45 10
BLOCK 45 11
CPU 45 12 0
# CONTEXT CPU 1 45
# CONTEXT CPU 2 45
CPU 45 9 3
UNBLOCK 46 10
UNBLOCK 46 11
CPU 46 12 0
# CONTEXT CPU 1 46
# CONTEXT CPU 2 46
# CONTEXT CPU 3 46
BLOCK 47 12
# CONTEXT CPU 0 47
# CONTEXT CPU 1 47
# CONTEXT CPU 2 47
# CONTEXT CPU 3 47
UNBLOCK 48 12
# CONTEXT CPU 0 48
CPU 48 14 1
CPU 48 2 2
# CONTEXT CPU 3 48
BLOCK 49 14
# CONTEXT CPU 0 49
# CONTEXT CPU 1 49
CPU 49 2 2
CPU 49 13 3
EXIT 50 2 2
BLOCK 50 13
UNBLOCK 50 14
CPU 50 3 0
# CONTEXT CPU 1 50
# CONTEXT CPU 2 50
# CONTEXT CPU 3 50
UNBLOCK 51 13
CPU 51 3 0
# CONTEXT CPU 1 51
# CONTEXT CPU 2 51
CPU 51 5 3
EXIT 52 3 0
EXIT 52 5 3
# CONTEXT CPU 0 52
CPU 52 1 1
# CONTEXT CPU 2 52
# CONTEXT CPU 3 52
EXIT 53 1 1
# CONTEXT CPU 0 53
# CONTEXT CPU 1 53
CPU 53 4 2
# CONTEXT CPU 3 53
# CONTEXT CPU 0 54
CPU 54 10 1
CPU 54 4 2
# CONTEXT CPU 3 54
BLOCK 55 4
CPU 55 6 0
CPU 55 10 1
# CONTEXT CPU 2 55
CPU 55 8 3
EXIT 56 8 3
UNBLOCK 56 4
CPU 56 6 0
# CONTEXT CPU 1 56
CPU 56 11 2
# CONTEXT CPU 3 56
EXIT 57 6 0
# CONTEXT CPU 0 57
# CONTEXT CPU 1 57
CPU 57 11 2
# CONTEXT CPU 3 57
# CONTEXT CPU 0 58
# CONTEXT CPU 1 58
CPU 58 11 2
# CONTEXT CPU 3 58
# CONTEXT CPU 0 59
CPU 59 9 1
# CONTEXT CPU 2 59
CPU 59 12 3
EXIT 60 9 1
CPU 60 14 0
# CONTEXT CPU 1 60
# CONTEXT CPU 2 60
CPU 60 12 3
BLOCK 61 14
# CONTEXT CPU 0 61
# CONTEXT CPU 1 61
# CONTEXT CPU 2 61
CPU 61 12 3
BLOCK 62 12
UNBLOCK 62 14
# CONTEXT CPU 0 62
# CONTEXT CPU 1 62
CPU 62 13 2
# CONTEXT CPU 3 62
BLOCK 63 13
UNBLOCK 63 12
# CONTEXT CPU 0 63
CPU 63 4 1
# CONTEXT CPU 2 63
# CONTEXT CPU 3 63
UNBLOCK 64 13
CPU 64 10 0
CPU 64 4 1
# CONTEXT CPU 2 64
# CONTEXT CPU 3 64
EXIT 65 4 1
CPU 65 10 0
# CONTEXT CPU 1 65
# CONTEXT CPU 2 65
CPU 65 11 3
CPU 66 10 0
# CONTEXT CPU 1 66
CPU 66 14 2
CPU 66 11 3
BLOCK 67 14
EXIT 67 11 3
CPU 67 10 0
# CONTEXT CPU 1 67
# CONTEXT CPU 2 67
CPU 67 -1 3
EXIT 68 10 0
UNBLOCK 68 14
# CONTEXT CPU 0 68
CPU 68 12 1
CPU 68 13 2
CPU 68 -1 3
BLOCK 69 12
# CONTEXT CPU 0 69
CPU 69 -1 1
CPU 69 13 2
CPU 69 -1 3
EXIT 70 13 2
UNBLOCK 70 12
# CONTEXT CPU 0 70
# CONTEXT CPU 1 70
CPU 70 -1 2
CPU 70 -1 3
CPU 71 14 0
CPU 71 12 1
CPU 71 -1 2
CPU 71 -1 3
BLOCK 72 14
EXIT 72 12 1
CPU 72 -1 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
UNBLOCK 73 14
# CONTEXT CPU 0 73
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
CPU 74 14 0
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
BLOCK 75 14
CPU 75 -1 0
CPU 75 -1 1
CPU 75 -1 2
CPU 75 -1 3
UNBLOCK 76 14
# CONTEXT CPU 0 76
CPU 76 -1 1
CPU 76 -1 2
CPU 76 -1 3
CPU 77 14 0
CPU 77 -1 1
CPU 77 -1 2
CPU 77 -1 3
BLOCK 78 14
CPU 78 -1 0
CPU 78 -1 1
CPU 78 -1 2
CPU 78 -1 3
UNBLOCK 79 14
# CONTEXT CPU 0 79
CPU 79 -1 1
CPU 79 -1 2
CPU 79 -1 3
CPU 80 14 0
CPU 80 -1 1
CPU 80 -1 2
CPU 80 -1 3
EXIT 81 14 0
CPU 81 -1 0
CPU 81 -1 1
CPU 81 -1 2
CPU 81 -1 3
