{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,11,26]],"date-time":"2019-11-26T14:04:01Z","timestamp":1574777041275},"publisher-location":"New York, New York, USA","reference-count":27,"publisher":"ACM Press","isbn-type":[{"value":"9781450351317","type":"print"}],"license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2017,11,12]],"date-time":"2017-11-12T00:00:00Z","timestamp":1510444800000},"delay-in-days":315,"content-version":"vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1145\/3145617.3158212","type":"proceedings-article","created":{"date-parts":[[2017,12,27]],"date-time":"2017-12-27T13:21:42Z","timestamp":1514380902000},"source":"Crossref","is-referenced-by-count":2,"title":["Principles of Memory-Centric Programming for High Performance Computing"],"prefix":"10.1145","author":[{"given":"Yonghong","family":"Yan","sequence":"first","affiliation":[{"name":"University of South Carolina, Columbia, SC"}]},{"given":"Ron","family":"Brightwell","sequence":"additional","affiliation":[{"name":"Sandia National Laboratories, Albuquerque, NM"}]},{"given":"Xian-He","family":"Sun","sequence":"additional","affiliation":[{"name":"Illinois Institute of Technology, Chicago, IL"}]}],"member":"320","reference":[{"key":"key-10.1145\/3145617.3158212-1","unstructured":"[n. d.]. ISSCC 2016 TechTrends. ([n. d.]). http:\/\/isscc.org\/doc\/2016\/ISSCC2016_TechTrends.pdf."},{"key":"key-10.1145\/3145617.3158212-2","unstructured":"[n. d.]. The Chapel Parallel Programming Language. http:\/\/chapel.cray.com\/. ([n. d.])."},{"key":"key-10.1145\/3145617.3158212-3","unstructured":"[n. d.]. X10: Performance and Productivity at Scale. http:\/\/x10-lang.org\/. ([n. d.])."},{"key":"key-10.1145\/3145617.3158212-4","unstructured":"B. Alpern, L. Carter, and J. Ferrante. 1993. Modeling parallel computers as memory hierarchies. In Programming Models for Massively Parallel Computers, 1993. Proceedings. 116--123. https:\/\/doi.org\/10.1109\/PMMP.1993.315548","DOI":"10.1109\/PMMP.1993.315548","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158212-5","unstructured":"J. A. Ang, R. F. Barrett, R. E. Benner, D. Burke, C. Chan, J. Cook, D. Donofrio, S. D. Hammond, K. S. Hemmert, S. M. Kelly, H. Le, V. J. Leung, D. R. Resnick, A. F. Rodrigues, J. Shalf, D. Stark, D. Unat, and N. J. Wright. 2014. Abstract Machine Models and Proxy Architectures for Exascale Computing. In Proceedings of the 1st International Workshop on Hardware-Software Co-Design for High Performance Computing (Co-HPC '14). IEEE Press, Piscataway, NJ, USA, 25--32. https:\/\/doi.org\/10.1109\/Co-HPC.2014.4","DOI":"10.1109\/Co-HPC.2014.4","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158212-6","unstructured":"Krste Asanovic, Rastislav Bodik, James Demmel, Tony Keaveny, Kurt Keutzer, John Kubiatowicz, Nelson Morgan, David Patterson, Koushik Sen, John Wawrzynek, David Wessel, and Katherine Yelick. 2009. A View of the Parallel Computing Landscape. Commun. ACM 52, 10 (Oct. 2009), 56--67. https:\/\/doi.org\/10.1145\/1562764.1562783","DOI":"10.1145\/1562764.1562783","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158212-7","unstructured":"Abdel-Hameed Badawy, Aneesh Aggarwal, Donald Yeung, and Chau-Wen Tseng. 2004. The efficacy of software prefetching and locality optimizations on future memory systems. Journal of Instruction-Level Parallelism 6, 7 (2004)."},{"key":"key-10.1145\/3145617.3158212-8","unstructured":"Michael Bauer, Sean Treichler, Elliott Slaughter, and Alex Aiken. 2012. Legion: Expressing Locality and Independence with Logical Regions. In Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis (SC '12). IEEE Computer Society Press, Los Alamitos, CA, USA, Article 66, 11 pages. http:\/\/dl.acm.org\/citation.cfm?id=2388996.2389086","DOI":"10.1109\/SC.2012.71","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158212-9","unstructured":"Douglas C. Burger, James R. Goodman, and Alain K&#195;d'gi. 1995. The Declining Effectiveness of Dynamic Caching for General-Purpose Microprocessors. Technical Report. University of Wisconsin-Madison Computer Sciences."},{"key":"key-10.1145\/3145617.3158212-10","unstructured":"Surendra Byna, Yong Chen, and Xian-He Sun. 2008. A Taxonomy of Data Prefetching Mechanisms. In Proceedings of the The International Symposium on Parallel Architectures, Algorithms, and Networks (ISPAN '08). IEEE Computer Society, Washington, DC, USA, 19--24. https:\/\/doi.org\/10.1109\/I-SPAN.2008.24","DOI":"10.1109\/I-SPAN.2008.24","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158212-11","unstructured":"Laura Carrington, Allan Snavely, and Nicole Wolter. 2006. A Performance Prediction Framework for Scientific Applications. Future Gener. Comput. Syst. 22, 3 (Feb. 2006), 336--346. https:\/\/doi.org\/10.1016\/j.future.2004.11.019","DOI":"10.1016\/j.future.2004.11.019","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158212-12","unstructured":"Francky Catthoor, Nikil D. Dutt, and Christoforos E. Kozyrakis. 2000. How to Solve the Current Memory Access and Data Transfer Bottlenecks: At the Processor Architecture or at the Compiler Level. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE '00). ACM, New York, NY, USA, 426--435. https:\/\/doi.org\/10.1145\/343647.343813","DOI":"10.1145\/343647.343813","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158212-13","unstructured":"Stephan Diehl and Peter Sestoft. 2000. Abstract Machines for Programming Language Implementation. Future Gener. Comput. Syst. 16, 7 (May 2000), 739--751. https:\/\/doi.org\/10.1016\/S0167-739X(99)00088-6","DOI":"10.1016\/S0167-739X(99)00088-6","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158212-14","unstructured":"Lorin Hochstein, Jeff Carver, Forrest Shull, Sima Asgari, Victor Basili, Jeffrey K. Hollingsworth, and Marvin V. Zelkowitz. 2005. Parallel Programmer Productivity: A Case Study of Novice Parallel Programmers. In Proceedings of the 2005 ACM\/IEEE Conference on Supercomputing (SC '05). IEEE Computer Society, Washington, DC, USA, 35--. https:\/\/doi.org\/10.1109\/SC.2005.53","DOI":"10.1109\/SC.2005.53","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158212-15","unstructured":"M. Kara, J. R. Davy, D. Goodeve, and J. Nash (Eds.). 1997. Abstract Machine Models for Parallel and Distributed Computing. IOS Press, Amsterdam, The Netherlands, The Netherlands."},{"key":"key-10.1145\/3145617.3158212-16","unstructured":"Suji Lee, Jongpil Jung, and Chong-Min Kyung. 2012. Hybrid cache architecture replacing SRAM cache with future memory technology. In 2012 IEEE International Symposium on Circuits and Systems. IEEE, 2481--2484.","DOI":"10.1109\/ISCAS.2012.6271803","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158212-17","unstructured":"Gabriel H. Loh. 2008. 3D-Stacked Memory Architectures for Multi-core Processors. In Proceedings of the 35th Annual International Symposium on Computer Architecture (ISCA '08). IEEE Computer Society, Washington, DC, USA, 453--464. https:\/\/doi.org\/10.1109\/ISCA.2008.15","DOI":"10.1109\/ISCA.2008.15","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158212-18","unstructured":"Jagan Singh Meena, Simon Min Sze, Umesh Chand, and Tseung-Yuen Tseng. 2014. Overview of emerging nonvolatile memory technologies. Nanoscale Research Letters 9, 1 (2014), 1--33. https:\/\/doi.org\/10.1186\/1556-276X-9-526","DOI":"10.1186\/1556-276X-9-526","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158212-19","unstructured":"Sparsh Mittal, Jeffrey S Vetter, and Dong Li. 2015. A survey of architectural approaches for managing embedded DRAM and non-volatile on-chip caches. IEEE Transactions on Parallel and Distributed Systems 26, 6 (2015), 1524--1537.","DOI":"10.1109\/TPDS.2014.2324563","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158212-20","unstructured":"Sebastian Nanz, Scott West, and Kaue Soares da Silveira. 2013. Benchmarking Usability and Performance of Multicore Languages. CoRR abs\/1302.2837 (2013). http:\/\/arxiv.org\/abs\/1302.2837"},{"key":"key-10.1145\/3145617.3158212-21","unstructured":"S. S. Nemawarkar and G. R. Gao. 1997. Latency tolerance: a metric for performance analysis of multithreaded architectures. In Parallel Processing Symposium, 1997. Proceedings., 11th International. 227--232. https:\/\/doi.org\/10.1109\/IPPS.1997.580899","DOI":"10.1109\/IPPS.1997.580899","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158212-22","unstructured":"P. Ramm, A. Klumpp, J. Weber, N. Lietaer, M. Taklo, W. De Raedt, T. Fritzsch, and P. Couderc. 2010. 3D Integration technology: Status and application development. In ESSCIRC, 2010 Proceedings of the. 9--16. https:\/\/doi.org\/10.1109\/ESSCIRC.2010.5619857","DOI":"10.1109\/ESSCIRC.2010.5619857","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158212-23","unstructured":"S. Salehian, Jiawen Liu, and Yonghong Yan. 2017. Comparison of Threading Programming Models. In 2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). 766--774. https:\/\/doi.org\/10.1109\/IPDPSW.2017.141","DOI":"10.1109\/IPDPSW.2017.141","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158212-24","unstructured":"Sean Treichler, Michael Bauer, and Alex Aiken. 2013. Language Support for Dynamic, Hierarchical Data Partitioning. In Proceedings of the 2013 ACM SIGPLAN International Conference on Object Oriented Programming Systems Languages &#38; Applications (OOPSLA '13). ACM, New York, NY, USA, 495--514. https:\/\/doi.org\/10.1145\/2509136.2509545","DOI":"10.1145\/2509136.2509545","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158212-25","unstructured":"Yuan Xie. 2011. Modeling, architecture, and applications for emerging memory technologies. IEEE Design & Test of Computers 1 (2011), 44--51.","DOI":"10.1109\/MDT.2011.20","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158212-26","unstructured":"Yonghong Yan, Jiawen Liu, Kirk W. Cameron, and Mariam Umar. 2017. HOMP: Automated Distribution of Parallel Loops and Data in Highly Parallel Accelerator-Based Systems. In 2017 IEEE International Parallel and Distributed Processing Symposium (IPDPS). 788--798. https:\/\/doi.org\/10.1109\/IPDPS.2017.99","DOI":"10.1109\/IPDPS.2017.99","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158212-27","unstructured":"Yonghong Yan, Jisheng Zhao, Yi Guo, and Vivek Sarkar. 2009. Hierarchical Place Trees: A Portable Abstraction for Task Parallelism and Data Movement.. In LCPC'09. 172--187.","DOI":"10.1007\/978-3-642-13374-9_12","doi-asserted-by":"crossref"}],"event":{"name":"the Workshop","location":"Denver, CO, USA","sponsor":["SIGHPC, ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","IEEE CS"],"acronym":"MCHPC'17","start":{"date-parts":[[2017,11,12]]},"end":{"date-parts":[[2017,11,17]]}},"container-title":["Proceedings of the Workshop on Memory Centric Programming for HPC - MCHPC'17"],"original-title":[],"link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=3158212&ftid=1936266&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T19:03:58Z","timestamp":1570561438000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9781450351317"],"references-count":27,"URL":"http:\/\/dx.doi.org\/10.1145\/3145617.3158212","relation":{"cites":[]}}}