#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Wed Apr  3 09:37:27 2024
# Process ID: 484083
# Log file: /users/btech/kushagrasrivastava/simple_processor/planAhead_run_1/planAhead.log
# Journal file: /users/btech/kushagrasrivastava/simple_processor/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source /users/btech/kushagrasrivastava/simple_processor/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin M18 [get_ports LCD_E]
endgroup
startgroup
set_property package_pin L18 [get_ports LCD_RS]
endgroup
startgroup
set_property package_pin L17 [get_ports LCD_W]
endgroup
set_property iostandard LVCMOS33 [get_ports [list LCD_E]]
set_property iostandard LVCMOS33 [get_ports [list LCD_RS]]
set_property iostandard LVCMOS33 [get_ports [list LCD_W]]
set_property drive 4 [get_ports [list LCD_E]]
set_property drive 4 [get_ports [list LCD_RS]]
set_property drive 4 [get_ports [list LCD_W]]
set_property package_pin "" [get_ports [list  PB1]]
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
set_property iostandard LVCMOS33 [get_ports [list clk]]
startgroup
set_property package_pin V4 [get_ports PB1]
endgroup
set_property iostandard LVTTL [get_ports [list PB1]]
set_property pulltype PULLDOWN [get_ports [list PB1]]
startgroup
set_property package_pin K17 [get_ports PB2]
endgroup
set_property iostandard LVTTL [get_ports [list PB2]]
set_property pulltype PULLDOWN [get_ports [list PB2]]
startgroup
set_property package_pin K18 [get_ports ROT_A]
endgroup
set_property iostandard LVTTL [get_ports [list ROT_A]]
set_property pulltype PULLUP [get_ports [list ROT_A]]
set_property pulltype PULLUP [get_ports [list ROT_B]]
set_property iostandard LVTTL [get_ports [list ROT_B]]
startgroup
set_property package_pin G18 [get_ports ROT_B]
endgroup
startgroup
set_property package_pin N17 [get_ports {inp[3]}]
endgroup
startgroup
set_property package_pin H18 [get_ports {inp[2]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {inp[1]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {inp[0]}]
endgroup
set_property iostandard LVTTL [get_ports [list {inp[3]}]]
set_property pulltype PULLUP [get_ports [list {inp[3]} {inp[2]} {inp[1]} {inp[0]}]]
set_property iostandard LVTTL [get_ports [list {inp[2]}]]
set_property iostandard LVTTL [get_ports [list {inp[1]}]]
set_property iostandard LVTTL [get_ports [list {inp[0]}]]
startgroup
set_property package_pin R15 [get_ports {val[0]}]
endgroup
startgroup
set_property package_pin R16 [get_ports {val[1]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {val[2]}]
endgroup
startgroup
set_property package_pin M15 [get_ports {val[3]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {val[3]} {val[2]} {val[1]} {val[0]}]]
set_property drive 4 [get_ports [list {val[3]} {val[2]} {val[1]} {val[0]}]]
save_constraints
