// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "heartbeat,Vivado 2020.1" *)
module design_1_heartbeat_0_0(clk100, resetn, dout);
  input clk100;
  input resetn;
  output [0:0]dout;
endmodule
