// RUN: rm -rf %t
// RUN: mkdir -p %t/bin %t/ot %t/work %t/src
// RUN: printf 'target_name\tfusesoc_core\ttask\tflow\tsub_flow\trel_path\tsource_kind\tsource_cfg_file\troot_cfg_file\nfoo_sec_cm\tlowrisc:fpv:foo_sec_cm\tFpvSecCm\tformal\tfpv\thw/top_earlgrey/formal/sec_cm/foo\tinline\t%t/top.hjson\t%t/top.hjson\n' > %t/manifest.tsv
// RUN: printf 'module foo; endmodule\n' > %t/src/foo.sv
// RUN: printf '#!/usr/bin/env python3\nimport pathlib,sys\ncore = sys.argv[-1]\ntool = sys.argv[sys.argv.index(\"--tool\") + 1]\ntarget = sys.argv[sys.argv.index(\"--target\") + 1]\ncore_token = core.replace(\":\", \"_\").replace(\".\", \"_\")\nout_dir = pathlib.Path.cwd() / \"build\" / core_token / f\"{target}-{tool}\"\nout_dir.mkdir(parents=True, exist_ok=True)\neda = out_dir / f\"{core_token}.eda.yml\"\neda.write_text(\"\"\"toplevel: foo_tb\\nfiles:\\n- core: lowrisc:foo:pkg:0\\n  file_type: systemVerilogSource\\n  name: %t/src/foo.sv\\n\"\"\")\nprint(\"fake fusesoc setup ok\")\n' > %t/bin/fusesoc
// RUN: chmod +x %t/bin/fusesoc
// RUN: python3 %S/../../utils/resolve_opentitan_formal_compile_contracts.py --manifest %t/manifest.tsv --opentitan-root %t/ot --out-contracts %t/contracts.tsv --workdir %t/work --fusesoc-bin %t/bin/fusesoc
// RUN: python3 -c 'import csv,pathlib,sys; lines=pathlib.Path(sys.argv[1]).read_text(encoding="utf-8").splitlines(); row=next(csv.DictReader(lines[1:], delimiter="\t")); assert row["toplevel"]=="foo", row["toplevel"]' %t/contracts.tsv
