Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 19:00:42 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                  Path #1                                                                                                                                                 |       WorstPath from Dst      |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                   25.000 |                        25.000 |
| Path Delay                |                0.572 |                                                                                                                                                                                                                                                                                                   24.578 |                         0.558 |
| Logic Delay               | 0.093(17%)           | 6.484(27%)                                                                                                                                                                                                                                                                                               | 0.488(88%)                    |
| Net Delay                 | 0.479(83%)           | 18.094(73%)                                                                                                                                                                                                                                                                                              | 0.070(12%)                    |
| Clock Skew                |               -0.110 |                                                                                                                                                                                                                                                                                                   -0.111 |                        -0.081 |
| Slack                     |               24.310 |                                                                                                                                                                                                                                                                                                    0.227 |                        24.353 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                          |                               |
| Bounding Box Size         | 0% x 0%              | 8% x 5%                                                                                                                                                                                                                                                                                                  | 0% x 0%                       |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                                                                                                                   | (0, 0)                        |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                      376 |                             1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                             | Safely Timed                  |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                       57 |                             0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                       58 |                             0 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                   |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                      | clk                           |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                      | clk                           |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                     | None                          |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                     | None                          |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                       31 |                             1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                   | SRL16E/CLK                    |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                                                                                                                                                                 | FDRE/D                        |
| Start Point Pin           | sr_p.sr_3[164]/C     | muon_cand_10.pt[0]/C                                                                                                                                                                                                                                                                                     | sr_3_15.roi_3_sr_3_0.pt_1/CLK |
| End Point Pin             | muon_cand_10.pt[0]/D | sr_3_15.roi_3_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                              | sr_p.sr_1[248]/D              |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                    Path #2                                                                                                                                                    |        WorstPath from Dst        |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                        25.000 |                           25.000 |
| Path Delay                |                0.572 |                                                                                                                                                                                                                                                                                                        24.452 |                            0.562 |
| Logic Delay               | 0.093(17%)           | 6.360(27%)                                                                                                                                                                                                                                                                                                    | 0.480(86%)                       |
| Net Delay                 | 0.479(83%)           | 18.092(73%)                                                                                                                                                                                                                                                                                                   | 0.082(14%)                       |
| Clock Skew                |               -0.110 |                                                                                                                                                                                                                                                                                                        -0.111 |                           -0.081 |
| Slack                     |               24.310 |                                                                                                                                                                                                                                                                                                         0.354 |                           24.349 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                               |                                  |
| Bounding Box Size         | 0% x 0%              | 8% x 5%                                                                                                                                                                                                                                                                                                       | 0% x 0%                          |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                                                                                                                        | (0, 0)                           |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                           387 |                                1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                             0 |                                0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                             0 |                                0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                             0 |                                0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                             0 |                                0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                  | Safely Timed                     |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                            58 |                                0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                            59 |                                0 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                      |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                           | clk                              |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                           | clk                              |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                          | None                             |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                          | None                             |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                             0 |                                0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                             0 |                                0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                             0 |                                0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                            31 |                                1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                             0 |                                0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                             0 |                                0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                        | SRL16E/CLK                       |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                                                                                                                                                                      | FDRE/D                           |
| Start Point Pin           | sr_p.sr_3[164]/C     | muon_cand_10.pt[0]/C                                                                                                                                                                                                                                                                                          | sr_3_15.sector_2_sr_3_0.pt_1/CLK |
| End Point Pin             | muon_cand_10.pt[0]/D | sr_3_15.sector_2_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                                | sr_p.sr_1[240]/D                 |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                    Path #3                                                                                                                                                    |       WorstPath from Dst      |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                        25.000 |                        25.000 |
| Path Delay                |                0.572 |                                                                                                                                                                                                                                                                                                        24.413 |                         0.549 |
| Logic Delay               | 0.093(17%)           | 6.449(27%)                                                                                                                                                                                                                                                                                                    | 0.486(89%)                    |
| Net Delay                 | 0.479(83%)           | 17.964(73%)                                                                                                                                                                                                                                                                                                   | 0.063(11%)                    |
| Clock Skew                |               -0.110 |                                                                                                                                                                                                                                                                                                        -0.111 |                        -0.081 |
| Slack                     |               24.310 |                                                                                                                                                                                                                                                                                                         0.393 |                        24.362 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                               |                               |
| Bounding Box Size         | 0% x 0%              | 8% x 5%                                                                                                                                                                                                                                                                                                       | 0% x 0%                       |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                                                                                                                        | (0, 0)                        |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                           387 |                             1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                  | Safely Timed                  |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                            58 |                             0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                            59 |                             0 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                   |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                           | clk                           |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                           | clk                           |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                          | None                          |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                          | None                          |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                            31 |                             1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                        | SRL16E/CLK                    |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                                                                                                                                                                      | FDRE/D                        |
| Start Point Pin           | sr_p.sr_3[164]/C     | muon_cand_10.pt[0]/C                                                                                                                                                                                                                                                                                          | sr_3_15.roi_1_sr_3_0.pt_1/CLK |
| End Point Pin             | muon_cand_10.pt[0]/D | sr_3_15.roi_1_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                                   | sr_p.sr_1[254]/D              |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                    Path #4                                                                                                                                                    |       WorstPath from Dst      |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                        25.000 |                        25.000 |
| Path Delay                |                0.572 |                                                                                                                                                                                                                                                                                                        24.372 |                         0.547 |
| Logic Delay               | 0.093(17%)           | 6.238(26%)                                                                                                                                                                                                                                                                                                    | 0.483(89%)                    |
| Net Delay                 | 0.479(83%)           | 18.134(74%)                                                                                                                                                                                                                                                                                                   | 0.064(11%)                    |
| Clock Skew                |               -0.110 |                                                                                                                                                                                                                                                                                                        -0.111 |                        -0.081 |
| Slack                     |               24.310 |                                                                                                                                                                                                                                                                                                         0.431 |                        24.364 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                               |                               |
| Bounding Box Size         | 0% x 0%              | 8% x 5%                                                                                                                                                                                                                                                                                                       | 0% x 0%                       |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                                                                                                                        | (0, 0)                        |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                           387 |                             1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                  | Safely Timed                  |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                            58 |                             0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                            59 |                             0 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                   |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                           | clk                           |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                           | clk                           |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                          | None                          |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                          | None                          |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                            31 |                             1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                        | SRL16E/CLK                    |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                                                                                                                                                                      | FDRE/D                        |
| Start Point Pin           | sr_p.sr_3[164]/C     | muon_cand_10.pt[0]/C                                                                                                                                                                                                                                                                                          | sr_3_15.roi_6_sr_3_0.pt_1/CLK |
| End Point Pin             | muon_cand_10.pt[0]/D | sr_3_15.roi_6_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                                   | sr_p.sr_1[251]/D              |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                  Path #5                                                                                                                                                 |       WorstPath from Dst      |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                   25.000 |                        25.000 |
| Path Delay                |                0.572 |                                                                                                                                                                                                                                                                                                   24.360 |                         0.565 |
| Logic Delay               | 0.093(17%)           | 6.355(27%)                                                                                                                                                                                                                                                                                               | 0.488(87%)                    |
| Net Delay                 | 0.479(83%)           | 18.005(73%)                                                                                                                                                                                                                                                                                              | 0.077(13%)                    |
| Clock Skew                |               -0.110 |                                                                                                                                                                                                                                                                                                   -0.111 |                        -0.081 |
| Slack                     |               24.310 |                                                                                                                                                                                                                                                                                                    0.446 |                        24.346 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                          |                               |
| Bounding Box Size         | 0% x 0%              | 8% x 5%                                                                                                                                                                                                                                                                                                  | 0% x 0%                       |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                                                                                                                   | (0, 0)                        |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                      380 |                             1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                             | Safely Timed                  |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                       57 |                             0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                       58 |                             0 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                   |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                      | clk                           |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                      | clk                           |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                     | None                          |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                     | None                          |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                       31 |                             1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                   | SRL16E/CLK                    |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                                                                                                                                                                 | FDRE/D                        |
| Start Point Pin           | sr_p.sr_3[164]/C     | muon_cand_10.pt[0]/C                                                                                                                                                                                                                                                                                     | sr_3_15.roi_5_sr_3_0.pt_1/CLK |
| End Point Pin             | muon_cand_10.pt[0]/D | sr_3_15.roi_5_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                              | sr_p.sr_1[250]/D              |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                  Path #6                                                                                                                                                 |       WorstPath from Dst      |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                   25.000 |                        25.000 |
| Path Delay                |                0.572 |                                                                                                                                                                                                                                                                                                   24.346 |                         0.558 |
| Logic Delay               | 0.093(17%)           | 6.371(27%)                                                                                                                                                                                                                                                                                               | 0.488(88%)                    |
| Net Delay                 | 0.479(83%)           | 17.975(73%)                                                                                                                                                                                                                                                                                              | 0.070(12%)                    |
| Clock Skew                |               -0.110 |                                                                                                                                                                                                                                                                                                   -0.120 |                        -0.074 |
| Slack                     |               24.310 |                                                                                                                                                                                                                                                                                                    0.450 |                        24.359 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                          |                               |
| Bounding Box Size         | 0% x 0%              | 8% x 4%                                                                                                                                                                                                                                                                                                  | 0% x 0%                       |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                                                                                                                   | (0, 0)                        |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                      376 |                             1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                             | Safely Timed                  |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                       57 |                             0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                       58 |                             0 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                   |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                      | clk                           |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                      | clk                           |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                     | None                          |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                     | None                          |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                       31 |                             1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                   | SRL16E/CLK                    |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                                                                                                                                                                 | FDRE/D                        |
| Start Point Pin           | sr_p.sr_3[164]/C     | muon_cand_10.pt[0]/C                                                                                                                                                                                                                                                                                     | sr_3_15.roi_4_sr_3_0.pt_1/CLK |
| End Point Pin             | muon_cand_10.pt[0]/D | sr_3_15.roi_4_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                              | sr_p.sr_1[249]/D              |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                  Path #7                                                                                                                                                 |        WorstPath from Dst        |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                   25.000 |                           25.000 |
| Path Delay                |                0.572 |                                                                                                                                                                                                                                                                                                   24.272 |                            0.565 |
| Logic Delay               | 0.093(17%)           | 6.355(27%)                                                                                                                                                                                                                                                                                               | 0.488(87%)                       |
| Net Delay                 | 0.479(83%)           | 17.917(73%)                                                                                                                                                                                                                                                                                              | 0.077(13%)                       |
| Clock Skew                |               -0.110 |                                                                                                                                                                                                                                                                                                   -0.120 |                           -0.074 |
| Slack                     |               24.310 |                                                                                                                                                                                                                                                                                                    0.525 |                           24.352 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                          |                                  |
| Bounding Box Size         | 0% x 0%              | 8% x 4%                                                                                                                                                                                                                                                                                                  | 0% x 0%                          |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                                                                                                                   | (0, 0)                           |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                      380 |                                1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                             | Safely Timed                     |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                       57 |                                0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                       58 |                                0 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                      |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                      | clk                              |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                      | clk                              |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                     | None                             |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                     | None                             |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                       31 |                                1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                   | SRL16E/CLK                       |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                                                                                                                                                                 | FDRE/D                           |
| Start Point Pin           | sr_p.sr_3[164]/C     | muon_cand_10.pt[0]/C                                                                                                                                                                                                                                                                                     | sr_3_15.sector_0_sr_3_0.pt_1/CLK |
| End Point Pin             | muon_cand_10.pt[0]/D | sr_3_15.sector_0_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                           | sr_p.sr_1[242]/D                 |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                  Path #8                                                                                                                                                 |       WorstPath from Dst       |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                   25.000 |                         25.000 |
| Path Delay                |                0.572 |                                                                                                                                                                                                                                                                                                   24.222 |                          0.562 |
| Logic Delay               | 0.093(17%)           | 6.357(27%)                                                                                                                                                                                                                                                                                               | 0.480(86%)                     |
| Net Delay                 | 0.479(83%)           | 17.865(73%)                                                                                                                                                                                                                                                                                              | 0.082(14%)                     |
| Clock Skew                |               -0.110 |                                                                                                                                                                                                                                                                                                   -0.120 |                         -0.074 |
| Slack                     |               24.310 |                                                                                                                                                                                                                                                                                                    0.575 |                         24.355 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                          |                                |
| Bounding Box Size         | 0% x 0%              | 8% x 4%                                                                                                                                                                                                                                                                                                  | 0% x 0%                        |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                                                                                                                   | (0, 0)                         |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                      380 |                              1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                        0 |                              0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                        0 |                              0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                        0 |                              0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                        0 |                              0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                             | Safely Timed                   |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                       57 |                              0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                       58 |                              0 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                    |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                      | clk                            |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                      | clk                            |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                     | None                           |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                     | None                           |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                        0 |                              0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                        0 |                              0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                        0 |                              0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                       31 |                              1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                        0 |                              0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                        0 |                              0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                   | SRL16E/CLK                     |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                                                                                                                                                                 | FDRE/D                         |
| Start Point Pin           | sr_p.sr_3[164]/C     | muon_cand_10.pt[0]/C                                                                                                                                                                                                                                                                                     | sr_3_15.sector_sr_3_0.pt_1/CLK |
| End Point Pin             | muon_cand_10.pt[0]/D | sr_3_15.sector_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                             | sr_p.sr_1[241]/D               |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                    Path #9                                                                                                                                                    |      WorstPath from Dst      |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                        25.000 |                       25.000 |
| Path Delay                |                0.572 |                                                                                                                                                                                                                                                                                                        24.160 |                        0.549 |
| Logic Delay               | 0.093(17%)           | 6.227(26%)                                                                                                                                                                                                                                                                                                    | 0.486(89%)                   |
| Net Delay                 | 0.479(83%)           | 17.933(74%)                                                                                                                                                                                                                                                                                                   | 0.063(11%)                   |
| Clock Skew                |               -0.110 |                                                                                                                                                                                                                                                                                                        -0.120 |                       -0.074 |
| Slack                     |               24.310 |                                                                                                                                                                                                                                                                                                         0.637 |                       24.368 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                               |                              |
| Bounding Box Size         | 0% x 0%              | 8% x 4%                                                                                                                                                                                                                                                                                                       | 0% x 0%                      |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                                                                                                                        | (0, 0)                       |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                           381 |                            1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                             0 |                            0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                             0 |                            0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                             0 |                            0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                             0 |                            0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                  | Safely Timed                 |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                            58 |                            0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                            59 |                            0 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                  |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                           | clk                          |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                           | clk                          |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                          | None                         |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                          | None                         |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                             0 |                            0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                             0 |                            0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                             0 |                            0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                            31 |                            1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                             0 |                            0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                             0 |                            0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                        | SRL16E/CLK                   |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                                                                                                                                                                      | FDRE/D                       |
| Start Point Pin           | sr_p.sr_3[164]/C     | muon_cand_10.pt[0]/C                                                                                                                                                                                                                                                                                          | sr_3_15.pt_1_sr_3_0.pt_1/CLK |
| End Point Pin             | muon_cand_10.pt[0]/D | sr_3_15.pt_1_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                                    | sr_p.sr_1[244]/D             |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                    Path #10                                                                                                                                                   |        WorstPath from Dst        |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                        25.000 |                           25.000 |
| Path Delay                |                0.572 |                                                                                                                                                                                                                                                                                                        24.172 |                            0.549 |
| Logic Delay               | 0.093(17%)           | 6.279(26%)                                                                                                                                                                                                                                                                                                    | 0.486(89%)                       |
| Net Delay                 | 0.479(83%)           | 17.893(74%)                                                                                                                                                                                                                                                                                                   | 0.063(11%)                       |
| Clock Skew                |               -0.110 |                                                                                                                                                                                                                                                                                                        -0.106 |                           -0.068 |
| Slack                     |               24.310 |                                                                                                                                                                                                                                                                                                         0.639 |                           24.375 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                               |                                  |
| Bounding Box Size         | 0% x 0%              | 7% x 4%                                                                                                                                                                                                                                                                                                       | 0% x 0%                          |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                                                                                                                        | (0, 0)                           |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                           387 |                                1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                             0 |                                0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                             0 |                                0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                             0 |                                0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                             0 |                                0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                  | Safely Timed                     |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                            58 |                                0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                            59 |                                0 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                      |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                           | clk                              |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                           | clk                              |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                          | None                             |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                          | None                             |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                             0 |                                0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                             0 |                                0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                             0 |                                0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                            31 |                                1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                             0 |                                0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                             0 |                                0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                        | SRL16E/CLK                       |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                                                                                                                                                                      | FDRE/D                           |
| Start Point Pin           | sr_p.sr_3[164]/C     | muon_cand_10.pt[0]/C                                                                                                                                                                                                                                                                                          | sr_3_15.sector_1_sr_3_0.pt_1/CLK |
| End Point Pin             | muon_cand_10.pt[0]/D | sr_3_15.sector_1_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                                | sr_p.sr_1[243]/D                 |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 6 | 7 | 9 | 10 | 11 | 12 | 14 | 17 | 19 | 20 | 21 | 23 | 24 | 25 | 26 | 27 | 29 | 30 | 32 | 34 | 35 | 36 | 37 | 38 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 51 | 52 | 53 | 55 | 57 | 58 |
+-----------------+-------------+-----+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 25.000ns    | 744 | 8 | 8 | 4 | 12 |  9 |  4 |  3 | 16 | 10 |  4 |  5 |  6 |  8 |  7 |  1 |  7 |  4 |  1 | 12 | 12 |  3 |  1 | 10 |  5 |  5 | 11 |  2 |  7 |  5 |  2 |  5 |  9 |  1 |  4 |  8 |  5 |  3 |  2 | 11 |  9 |  7 |
+-----------------+-------------+-----+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+----------------+---------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
|    Instance    |                          Module                         | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4   |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+----------------+---------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
| (top)          |                                                 wrapper | 0.77 |           3.84 |            7854 | 0(0.0%) | 227(4.4%) | 180(3.5%) | 199(3.8%) | 1879(36.1%) | 2721(52.3%) |        256 |   0 |    0 |    0 |    0 |
|  muon_sorter_1 | muon_sorter_I016_O016_D003_SHORTSR-freq40retfan16_rev_1 | 0.61 |           4.20 |            5375 | 0(0.0%) | 226(4.4%) | 180(3.5%) | 114(2.2%) | 1879(36.7%) | 2721(53.1%) |        256 |   0 |    0 |    0 |    0 |
+----------------+---------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |       106% | (CLEM_X78Y576,CLEM_X78Y576)   | wrapper(100%) |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                3 |       102% | (CLEL_R_X79Y576,CLEM_X83Y583) | wrapper(100%) |            0% |       5.03711 | 92%          | 0%         |   8% |   0% | NA   | NA   | NA  |    0% |  6% |
| South     |                3 |       120% | (CLEL_R_X79Y572,CLEM_X83Y579) | wrapper(100%) |            0% |       5.20313 | 95%          | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  7% |
| West      |                2 |       110% | (CLEL_R_X79Y573,CLEM_X81Y576) | wrapper(100%) |            0% |       5.38281 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                3 |           0.080% | (CLEM_X80Y572,CLEM_X83Y583)   | wrapper(100%) |            0% |       5.03571 | 91%          | 0%         |   7% |   0% | NA   | NA   | NA  |    0% |  7% |
| South     | Global |                0 |           0.000% | (CLEM_X76Y599,CLEM_X76Y599)   |               |            0% |             0 | 0%           | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                2 |           0.037% | (CLEM_X78Y578,CLEM_X82Y584)   | wrapper(100%) |            0% |       5.04337 | 92%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  7% |
| West      | Global |                3 |           0.064% | (CLEM_X78Y572,CLEM_X83Y577)   | wrapper(100%) |            0% |       5.26389 | 96%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  5% |
| North     | Long   |                1 |           0.003% | (CLEM_X83Y578,CLEM_X83Y579)   | wrapper(100%) |            0% |        5.4375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                1 |           0.004% | (CLEM_X76Y554,CLEM_X76Y557)   | wrapper(100%) |            0% |        4.1875 | 71%          | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                2 |           0.016% | (CLEM_X80Y555,CLEM_X82Y558)   | wrapper(100%) |            0% |       4.69375 | 80%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.229% | (CLEL_R_X74Y556,CLEM_X81Y595) | wrapper(100%) |            0% |       4.68906 | 86%          | 0%         |   2% |   0% | NA   | 0%   | 0%  |    0% |  2% |
| South     | Short  |                1 |           0.017% | (CLEM_X80Y595,CLEM_X81Y597)   | wrapper(100%) |            0% |       3.88889 | 76%          | 0%         |  34% |   0% | NA   | NA   | NA  |    0% | 10% |
| East      | Short  |                3 |           0.163% | (CLEM_X76Y572,CLEM_X83Y591)   | wrapper(100%) |            0% |        5.0099 | 91%          | 0%         |   6% |   0% | NA   | 0%   | NA  |    0% |  4% |
| West      | Short  |                4 |           0.197% | (CLEM_X75Y558,CLEM_X82Y581)   | wrapper(100%) |            0% |       5.08523 | 93%          | 0%         |   1% |   0% | NA   | 0%   | 0%  |    0% |  2% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X81Y576   | 502             | 335          | 48%                  | wrapper(100%) | Y                   |
| CLEL_R_X81Y574 | 504             | 337          | 46%                  | wrapper(100%) | Y                   |
| CLEL_R_X81Y576 | 504             | 335          | 46%                  | wrapper(100%) | Y                   |
| CLEM_X81Y575   | 502             | 336          | 46%                  | wrapper(100%) | Y                   |
| CLEL_R_X81Y573 | 504             | 338          | 45%                  | wrapper(100%) | Y                   |
| CLEM_X81Y577   | 502             | 334          | 45%                  | wrapper(100%) | Y                   |
| CLEL_R_X81Y575 | 504             | 336          | 45%                  | wrapper(100%) | Y                   |
| CLEL_R_X80Y576 | 501             | 335          | 44%                  | wrapper(100%) | Y                   |
| CLEM_X81Y574   | 502             | 337          | 44%                  | wrapper(100%) | Y                   |
| CLEL_R_X80Y575 | 501             | 336          | 44%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X79Y559 | 496             | 353          | 46%                  | wrapper(100%) | N                   |
| CLEM_X78Y559   | 490             | 353          | 45%                  | wrapper(100%) | N                   |
| CLEL_R_X79Y560 | 496             | 352          | 44%                  | wrapper(100%) | N                   |
| CLEM_X78Y560   | 490             | 352          | 44%                  | wrapper(100%) | N                   |
| CLEL_R_X77Y560 | 487             | 352          | 43%                  | wrapper(100%) | N                   |
| CLEL_R_X80Y576 | 501             | 335          | 43%                  | wrapper(100%) | Y                   |
| CLEL_R_X79Y561 | 496             | 351          | 43%                  | wrapper(100%) | Y                   |
| CLEL_R_X80Y573 | 501             | 338          | 43%                  | wrapper(100%) | Y                   |
| CLEL_R_X80Y574 | 501             | 337          | 43%                  | wrapper(100%) | Y                   |
| CLEL_R_X77Y559 | 487             | 353          | 43%                  | wrapper(100%) | N                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


