#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c08800 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c08990 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1bf92d0 .functor NOT 1, L_0x1c6b910, C4<0>, C4<0>, C4<0>;
L_0x1c6b6f0 .functor XOR 2, L_0x1c6b590, L_0x1c6b650, C4<00>, C4<00>;
L_0x1c6b800 .functor XOR 2, L_0x1c6b6f0, L_0x1c6b760, C4<00>, C4<00>;
v0x1c61600_0 .net *"_ivl_10", 1 0, L_0x1c6b760;  1 drivers
v0x1c61700_0 .net *"_ivl_12", 1 0, L_0x1c6b800;  1 drivers
v0x1c617e0_0 .net *"_ivl_2", 1 0, L_0x1c64970;  1 drivers
v0x1c618a0_0 .net *"_ivl_4", 1 0, L_0x1c6b590;  1 drivers
v0x1c61980_0 .net *"_ivl_6", 1 0, L_0x1c6b650;  1 drivers
v0x1c61ab0_0 .net *"_ivl_8", 1 0, L_0x1c6b6f0;  1 drivers
v0x1c61b90_0 .net "a", 0 0, v0x1c5b5a0_0;  1 drivers
v0x1c61c30_0 .net "b", 0 0, v0x1c5b640_0;  1 drivers
v0x1c61cd0_0 .net "c", 0 0, v0x1c5b6e0_0;  1 drivers
v0x1c61d70_0 .var "clk", 0 0;
v0x1c61e10_0 .net "d", 0 0, v0x1c5b820_0;  1 drivers
v0x1c61eb0_0 .net "out_pos_dut", 0 0, L_0x1c6b430;  1 drivers
v0x1c61f50_0 .net "out_pos_ref", 0 0, L_0x1c63480;  1 drivers
v0x1c61ff0_0 .net "out_sop_dut", 0 0, L_0x1c68580;  1 drivers
v0x1c62090_0 .net "out_sop_ref", 0 0, L_0x1c35d50;  1 drivers
v0x1c62130_0 .var/2u "stats1", 223 0;
v0x1c621d0_0 .var/2u "strobe", 0 0;
v0x1c62270_0 .net "tb_match", 0 0, L_0x1c6b910;  1 drivers
v0x1c62340_0 .net "tb_mismatch", 0 0, L_0x1bf92d0;  1 drivers
v0x1c623e0_0 .net "wavedrom_enable", 0 0, v0x1c5baf0_0;  1 drivers
v0x1c624b0_0 .net "wavedrom_title", 511 0, v0x1c5bb90_0;  1 drivers
L_0x1c64970 .concat [ 1 1 0 0], L_0x1c63480, L_0x1c35d50;
L_0x1c6b590 .concat [ 1 1 0 0], L_0x1c63480, L_0x1c35d50;
L_0x1c6b650 .concat [ 1 1 0 0], L_0x1c6b430, L_0x1c68580;
L_0x1c6b760 .concat [ 1 1 0 0], L_0x1c63480, L_0x1c35d50;
L_0x1c6b910 .cmp/eeq 2, L_0x1c64970, L_0x1c6b800;
S_0x1c08b20 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1c08990;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1bf96b0 .functor AND 1, v0x1c5b6e0_0, v0x1c5b820_0, C4<1>, C4<1>;
L_0x1bf9a90 .functor NOT 1, v0x1c5b5a0_0, C4<0>, C4<0>, C4<0>;
L_0x1bf9e70 .functor NOT 1, v0x1c5b640_0, C4<0>, C4<0>, C4<0>;
L_0x1bfa0f0 .functor AND 1, L_0x1bf9a90, L_0x1bf9e70, C4<1>, C4<1>;
L_0x1c13410 .functor AND 1, L_0x1bfa0f0, v0x1c5b6e0_0, C4<1>, C4<1>;
L_0x1c35d50 .functor OR 1, L_0x1bf96b0, L_0x1c13410, C4<0>, C4<0>;
L_0x1c62900 .functor NOT 1, v0x1c5b640_0, C4<0>, C4<0>, C4<0>;
L_0x1c62970 .functor OR 1, L_0x1c62900, v0x1c5b820_0, C4<0>, C4<0>;
L_0x1c62a80 .functor AND 1, v0x1c5b6e0_0, L_0x1c62970, C4<1>, C4<1>;
L_0x1c62b40 .functor NOT 1, v0x1c5b5a0_0, C4<0>, C4<0>, C4<0>;
L_0x1c62c10 .functor OR 1, L_0x1c62b40, v0x1c5b640_0, C4<0>, C4<0>;
L_0x1c62c80 .functor AND 1, L_0x1c62a80, L_0x1c62c10, C4<1>, C4<1>;
L_0x1c62e00 .functor NOT 1, v0x1c5b640_0, C4<0>, C4<0>, C4<0>;
L_0x1c62e70 .functor OR 1, L_0x1c62e00, v0x1c5b820_0, C4<0>, C4<0>;
L_0x1c62d90 .functor AND 1, v0x1c5b6e0_0, L_0x1c62e70, C4<1>, C4<1>;
L_0x1c63000 .functor NOT 1, v0x1c5b5a0_0, C4<0>, C4<0>, C4<0>;
L_0x1c63100 .functor OR 1, L_0x1c63000, v0x1c5b820_0, C4<0>, C4<0>;
L_0x1c631c0 .functor AND 1, L_0x1c62d90, L_0x1c63100, C4<1>, C4<1>;
L_0x1c63370 .functor XNOR 1, L_0x1c62c80, L_0x1c631c0, C4<0>, C4<0>;
v0x1bf8c00_0 .net *"_ivl_0", 0 0, L_0x1bf96b0;  1 drivers
v0x1bf9000_0 .net *"_ivl_12", 0 0, L_0x1c62900;  1 drivers
v0x1bf93e0_0 .net *"_ivl_14", 0 0, L_0x1c62970;  1 drivers
v0x1bf97c0_0 .net *"_ivl_16", 0 0, L_0x1c62a80;  1 drivers
v0x1bf9ba0_0 .net *"_ivl_18", 0 0, L_0x1c62b40;  1 drivers
v0x1bf9f80_0 .net *"_ivl_2", 0 0, L_0x1bf9a90;  1 drivers
v0x1bfa200_0 .net *"_ivl_20", 0 0, L_0x1c62c10;  1 drivers
v0x1c59b10_0 .net *"_ivl_24", 0 0, L_0x1c62e00;  1 drivers
v0x1c59bf0_0 .net *"_ivl_26", 0 0, L_0x1c62e70;  1 drivers
v0x1c59cd0_0 .net *"_ivl_28", 0 0, L_0x1c62d90;  1 drivers
v0x1c59db0_0 .net *"_ivl_30", 0 0, L_0x1c63000;  1 drivers
v0x1c59e90_0 .net *"_ivl_32", 0 0, L_0x1c63100;  1 drivers
v0x1c59f70_0 .net *"_ivl_36", 0 0, L_0x1c63370;  1 drivers
L_0x7fc8e7653018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1c5a030_0 .net *"_ivl_38", 0 0, L_0x7fc8e7653018;  1 drivers
v0x1c5a110_0 .net *"_ivl_4", 0 0, L_0x1bf9e70;  1 drivers
v0x1c5a1f0_0 .net *"_ivl_6", 0 0, L_0x1bfa0f0;  1 drivers
v0x1c5a2d0_0 .net *"_ivl_8", 0 0, L_0x1c13410;  1 drivers
v0x1c5a3b0_0 .net "a", 0 0, v0x1c5b5a0_0;  alias, 1 drivers
v0x1c5a470_0 .net "b", 0 0, v0x1c5b640_0;  alias, 1 drivers
v0x1c5a530_0 .net "c", 0 0, v0x1c5b6e0_0;  alias, 1 drivers
v0x1c5a5f0_0 .net "d", 0 0, v0x1c5b820_0;  alias, 1 drivers
v0x1c5a6b0_0 .net "out_pos", 0 0, L_0x1c63480;  alias, 1 drivers
v0x1c5a770_0 .net "out_sop", 0 0, L_0x1c35d50;  alias, 1 drivers
v0x1c5a830_0 .net "pos0", 0 0, L_0x1c62c80;  1 drivers
v0x1c5a8f0_0 .net "pos1", 0 0, L_0x1c631c0;  1 drivers
L_0x1c63480 .functor MUXZ 1, L_0x7fc8e7653018, L_0x1c62c80, L_0x1c63370, C4<>;
S_0x1c5aa70 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1c08990;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1c5b5a0_0 .var "a", 0 0;
v0x1c5b640_0 .var "b", 0 0;
v0x1c5b6e0_0 .var "c", 0 0;
v0x1c5b780_0 .net "clk", 0 0, v0x1c61d70_0;  1 drivers
v0x1c5b820_0 .var "d", 0 0;
v0x1c5b910_0 .var/2u "fail", 0 0;
v0x1c5b9b0_0 .var/2u "fail1", 0 0;
v0x1c5ba50_0 .net "tb_match", 0 0, L_0x1c6b910;  alias, 1 drivers
v0x1c5baf0_0 .var "wavedrom_enable", 0 0;
v0x1c5bb90_0 .var "wavedrom_title", 511 0;
E_0x1c07170/0 .event negedge, v0x1c5b780_0;
E_0x1c07170/1 .event posedge, v0x1c5b780_0;
E_0x1c07170 .event/or E_0x1c07170/0, E_0x1c07170/1;
S_0x1c5ada0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1c5aa70;
 .timescale -12 -12;
v0x1c5afe0_0 .var/2s "i", 31 0;
E_0x1c07010 .event posedge, v0x1c5b780_0;
S_0x1c5b0e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1c5aa70;
 .timescale -12 -12;
v0x1c5b2e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c5b3c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1c5aa70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c5bd70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1c08990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1c63630 .functor NOT 1, v0x1c5b5a0_0, C4<0>, C4<0>, C4<0>;
L_0x1c636c0 .functor NOT 1, v0x1c5b640_0, C4<0>, C4<0>, C4<0>;
L_0x1c63860 .functor AND 1, L_0x1c63630, L_0x1c636c0, C4<1>, C4<1>;
L_0x1c63970 .functor NOT 1, v0x1c5b6e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c63b20 .functor AND 1, L_0x1c63860, L_0x1c63970, C4<1>, C4<1>;
L_0x1c63c30 .functor NOT 1, v0x1c5b820_0, C4<0>, C4<0>, C4<0>;
L_0x1c63df0 .functor AND 1, L_0x1c63b20, L_0x1c63c30, C4<1>, C4<1>;
L_0x1c63f00 .functor NOT 1, v0x1c5b640_0, C4<0>, C4<0>, C4<0>;
L_0x1c63fc0 .functor AND 1, v0x1c5b5a0_0, L_0x1c63f00, C4<1>, C4<1>;
L_0x1c64190 .functor NOT 1, v0x1c5b6e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c64260 .functor AND 1, L_0x1c63fc0, L_0x1c64190, C4<1>, C4<1>;
L_0x1c64320 .functor NOT 1, v0x1c5b820_0, C4<0>, C4<0>, C4<0>;
L_0x1c64400 .functor AND 1, L_0x1c64260, L_0x1c64320, C4<1>, C4<1>;
L_0x1c64510 .functor OR 1, L_0x1c63df0, L_0x1c64400, C4<0>, C4<0>;
L_0x1c64390 .functor NOT 1, v0x1c5b5a0_0, C4<0>, C4<0>, C4<0>;
L_0x1c646a0 .functor AND 1, L_0x1c64390, v0x1c5b640_0, C4<1>, C4<1>;
L_0x1c647f0 .functor NOT 1, v0x1c5b6e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c64860 .functor AND 1, L_0x1c646a0, L_0x1c647f0, C4<1>, C4<1>;
L_0x1c64a10 .functor NOT 1, v0x1c5b820_0, C4<0>, C4<0>, C4<0>;
L_0x1c64a80 .functor AND 1, L_0x1c64860, L_0x1c64a10, C4<1>, C4<1>;
L_0x1c64c40 .functor OR 1, L_0x1c64510, L_0x1c64a80, C4<0>, C4<0>;
L_0x1c64d50 .functor NOT 1, v0x1c5b5a0_0, C4<0>, C4<0>, C4<0>;
L_0x1c64e80 .functor NOT 1, v0x1c5b640_0, C4<0>, C4<0>, C4<0>;
L_0x1c64ef0 .functor AND 1, L_0x1c64d50, L_0x1c64e80, C4<1>, C4<1>;
L_0x1c650d0 .functor AND 1, L_0x1c64ef0, v0x1c5b6e0_0, C4<1>, C4<1>;
L_0x1c65190 .functor NOT 1, v0x1c5b820_0, C4<0>, C4<0>, C4<0>;
L_0x1c652e0 .functor AND 1, L_0x1c650d0, L_0x1c65190, C4<1>, C4<1>;
L_0x1c653f0 .functor OR 1, L_0x1c64c40, L_0x1c652e0, C4<0>, C4<0>;
L_0x1c655f0 .functor NOT 1, v0x1c5b5a0_0, C4<0>, C4<0>, C4<0>;
L_0x1c65660 .functor NOT 1, v0x1c5b640_0, C4<0>, C4<0>, C4<0>;
L_0x1c657d0 .functor AND 1, L_0x1c655f0, L_0x1c65660, C4<1>, C4<1>;
L_0x1c658e0 .functor NOT 1, v0x1c5b6e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c65a60 .functor AND 1, L_0x1c657d0, L_0x1c658e0, C4<1>, C4<1>;
L_0x1c65b70 .functor AND 1, L_0x1c65a60, v0x1c5b820_0, C4<1>, C4<1>;
L_0x1c65d50 .functor OR 1, L_0x1c653f0, L_0x1c65b70, C4<0>, C4<0>;
L_0x1c65e60 .functor AND 1, v0x1c5b5a0_0, v0x1c5b640_0, C4<1>, C4<1>;
L_0x1c66000 .functor AND 1, L_0x1c65e60, v0x1c5b6e0_0, C4<1>, C4<1>;
L_0x1c660c0 .functor NOT 1, v0x1c5b820_0, C4<0>, C4<0>, C4<0>;
L_0x1c65ed0 .functor AND 1, L_0x1c66000, L_0x1c660c0, C4<1>, C4<1>;
L_0x1c66270 .functor OR 1, L_0x1c65d50, L_0x1c65ed0, C4<0>, C4<0>;
L_0x1c664d0 .functor AND 1, v0x1c5b5a0_0, v0x1c5b640_0, C4<1>, C4<1>;
L_0x1c66540 .functor AND 1, L_0x1c664d0, v0x1c5b820_0, C4<1>, C4<1>;
L_0x1c66760 .functor NOT 1, v0x1c5b820_0, C4<0>, C4<0>, C4<0>;
L_0x1c667d0 .functor AND 1, L_0x1c66540, L_0x1c66760, C4<1>, C4<1>;
L_0x1c66a50 .functor OR 1, L_0x1c66270, L_0x1c667d0, C4<0>, C4<0>;
L_0x1c66b60 .functor NOT 1, v0x1c5b640_0, C4<0>, C4<0>, C4<0>;
L_0x1c66d50 .functor AND 1, v0x1c5b5a0_0, L_0x1c66b60, C4<1>, C4<1>;
L_0x1c66e10 .functor AND 1, L_0x1c66d50, v0x1c5b6e0_0, C4<1>, C4<1>;
L_0x1c67060 .functor AND 1, L_0x1c66e10, v0x1c5b820_0, C4<1>, C4<1>;
L_0x1c67120 .functor OR 1, L_0x1c66a50, L_0x1c67060, C4<0>, C4<0>;
L_0x1c673d0 .functor AND 1, v0x1c5b5a0_0, v0x1c5b6e0_0, C4<1>, C4<1>;
L_0x1c67440 .functor AND 1, L_0x1c673d0, v0x1c5b820_0, C4<1>, C4<1>;
L_0x1c676b0 .functor NOT 1, v0x1c5b820_0, C4<0>, C4<0>, C4<0>;
L_0x1c67720 .functor AND 1, L_0x1c67440, L_0x1c676b0, C4<1>, C4<1>;
L_0x1c679f0 .functor OR 1, L_0x1c67120, L_0x1c67720, C4<0>, C4<0>;
L_0x1c67b00 .functor AND 1, v0x1c5b5a0_0, v0x1c5b640_0, C4<1>, C4<1>;
L_0x1c68160 .functor AND 1, L_0x1c67b00, v0x1c5b820_0, C4<1>, C4<1>;
L_0x1c68220 .functor NOT 1, v0x1c5b820_0, C4<0>, C4<0>, C4<0>;
L_0x1c68470 .functor AND 1, L_0x1c68160, L_0x1c68220, C4<1>, C4<1>;
L_0x1c68580 .functor OR 1, L_0x1c679f0, L_0x1c68470, C4<0>, C4<0>;
L_0x1c688d0 .functor NOT 1, v0x1c5b5a0_0, C4<0>, C4<0>, C4<0>;
L_0x1c68940 .functor NOT 1, v0x1c5b640_0, C4<0>, C4<0>, C4<0>;
L_0x1c68bb0 .functor OR 1, L_0x1c688d0, L_0x1c68940, C4<0>, C4<0>;
L_0x1c68cc0 .functor NOT 1, v0x1c5b6e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c69150 .functor OR 1, L_0x1c68bb0, L_0x1c68cc0, C4<0>, C4<0>;
L_0x1c69260 .functor NOT 1, v0x1c5b820_0, C4<0>, C4<0>, C4<0>;
L_0x1c694f0 .functor OR 1, L_0x1c69150, L_0x1c69260, C4<0>, C4<0>;
L_0x1c69600 .functor NOT 1, v0x1c5b640_0, C4<0>, C4<0>, C4<0>;
L_0x1c698a0 .functor OR 1, v0x1c5b5a0_0, L_0x1c69600, C4<0>, C4<0>;
L_0x1c69960 .functor NOT 1, v0x1c5b6e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c69c10 .functor OR 1, L_0x1c698a0, L_0x1c69960, C4<0>, C4<0>;
L_0x1c69d20 .functor OR 1, L_0x1c69c10, v0x1c5b820_0, C4<0>, C4<0>;
L_0x1c6a030 .functor AND 1, L_0x1c694f0, L_0x1c69d20, C4<1>, C4<1>;
L_0x1c6a140 .functor OR 1, v0x1c5b5a0_0, v0x1c5b640_0, C4<0>, C4<0>;
L_0x1c6a410 .functor NOT 1, v0x1c5b6e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c6a480 .functor OR 1, L_0x1c6a140, L_0x1c6a410, C4<0>, C4<0>;
L_0x1c6a800 .functor OR 1, L_0x1c6a480, v0x1c5b820_0, C4<0>, C4<0>;
L_0x1c6a8c0 .functor AND 1, L_0x1c6a030, L_0x1c6a800, C4<1>, C4<1>;
L_0x1c6ac50 .functor OR 1, v0x1c5b5a0_0, v0x1c5b640_0, C4<0>, C4<0>;
L_0x1c6acc0 .functor OR 1, L_0x1c6ac50, v0x1c5b6e0_0, C4<0>, C4<0>;
L_0x1c6b010 .functor NOT 1, v0x1c5b820_0, C4<0>, C4<0>, C4<0>;
L_0x1c6b080 .functor OR 1, L_0x1c6acc0, L_0x1c6b010, C4<0>, C4<0>;
L_0x1c6b430 .functor AND 1, L_0x1c6a8c0, L_0x1c6b080, C4<1>, C4<1>;
v0x1c5bf30_0 .net *"_ivl_0", 0 0, L_0x1c63630;  1 drivers
v0x1c5c010_0 .net *"_ivl_10", 0 0, L_0x1c63c30;  1 drivers
v0x1c5c0f0_0 .net *"_ivl_100", 0 0, L_0x1c673d0;  1 drivers
v0x1c5c1e0_0 .net *"_ivl_102", 0 0, L_0x1c67440;  1 drivers
v0x1c5c2c0_0 .net *"_ivl_104", 0 0, L_0x1c676b0;  1 drivers
v0x1c5c3f0_0 .net *"_ivl_106", 0 0, L_0x1c67720;  1 drivers
v0x1c5c4d0_0 .net *"_ivl_108", 0 0, L_0x1c679f0;  1 drivers
v0x1c5c5b0_0 .net *"_ivl_110", 0 0, L_0x1c67b00;  1 drivers
v0x1c5c690_0 .net *"_ivl_112", 0 0, L_0x1c68160;  1 drivers
v0x1c5c800_0 .net *"_ivl_114", 0 0, L_0x1c68220;  1 drivers
v0x1c5c8e0_0 .net *"_ivl_116", 0 0, L_0x1c68470;  1 drivers
v0x1c5c9c0_0 .net *"_ivl_12", 0 0, L_0x1c63df0;  1 drivers
v0x1c5caa0_0 .net *"_ivl_120", 0 0, L_0x1c688d0;  1 drivers
v0x1c5cb80_0 .net *"_ivl_122", 0 0, L_0x1c68940;  1 drivers
v0x1c5cc60_0 .net *"_ivl_124", 0 0, L_0x1c68bb0;  1 drivers
v0x1c5cd40_0 .net *"_ivl_126", 0 0, L_0x1c68cc0;  1 drivers
v0x1c5ce20_0 .net *"_ivl_128", 0 0, L_0x1c69150;  1 drivers
v0x1c5d010_0 .net *"_ivl_130", 0 0, L_0x1c69260;  1 drivers
v0x1c5d0f0_0 .net *"_ivl_132", 0 0, L_0x1c694f0;  1 drivers
v0x1c5d1d0_0 .net *"_ivl_134", 0 0, L_0x1c69600;  1 drivers
v0x1c5d2b0_0 .net *"_ivl_136", 0 0, L_0x1c698a0;  1 drivers
v0x1c5d390_0 .net *"_ivl_138", 0 0, L_0x1c69960;  1 drivers
v0x1c5d470_0 .net *"_ivl_14", 0 0, L_0x1c63f00;  1 drivers
v0x1c5d550_0 .net *"_ivl_140", 0 0, L_0x1c69c10;  1 drivers
v0x1c5d630_0 .net *"_ivl_142", 0 0, L_0x1c69d20;  1 drivers
v0x1c5d710_0 .net *"_ivl_144", 0 0, L_0x1c6a030;  1 drivers
v0x1c5d7f0_0 .net *"_ivl_146", 0 0, L_0x1c6a140;  1 drivers
v0x1c5d8d0_0 .net *"_ivl_148", 0 0, L_0x1c6a410;  1 drivers
v0x1c5d9b0_0 .net *"_ivl_150", 0 0, L_0x1c6a480;  1 drivers
v0x1c5da90_0 .net *"_ivl_152", 0 0, L_0x1c6a800;  1 drivers
v0x1c5db70_0 .net *"_ivl_154", 0 0, L_0x1c6a8c0;  1 drivers
v0x1c5dc50_0 .net *"_ivl_156", 0 0, L_0x1c6ac50;  1 drivers
v0x1c5dd30_0 .net *"_ivl_158", 0 0, L_0x1c6acc0;  1 drivers
v0x1c5e020_0 .net *"_ivl_16", 0 0, L_0x1c63fc0;  1 drivers
v0x1c5e100_0 .net *"_ivl_160", 0 0, L_0x1c6b010;  1 drivers
v0x1c5e1e0_0 .net *"_ivl_162", 0 0, L_0x1c6b080;  1 drivers
v0x1c5e2c0_0 .net *"_ivl_18", 0 0, L_0x1c64190;  1 drivers
v0x1c5e3a0_0 .net *"_ivl_2", 0 0, L_0x1c636c0;  1 drivers
v0x1c5e480_0 .net *"_ivl_20", 0 0, L_0x1c64260;  1 drivers
v0x1c5e560_0 .net *"_ivl_22", 0 0, L_0x1c64320;  1 drivers
v0x1c5e640_0 .net *"_ivl_24", 0 0, L_0x1c64400;  1 drivers
v0x1c5e720_0 .net *"_ivl_26", 0 0, L_0x1c64510;  1 drivers
v0x1c5e800_0 .net *"_ivl_28", 0 0, L_0x1c64390;  1 drivers
v0x1c5e8e0_0 .net *"_ivl_30", 0 0, L_0x1c646a0;  1 drivers
v0x1c5e9c0_0 .net *"_ivl_32", 0 0, L_0x1c647f0;  1 drivers
v0x1c5eaa0_0 .net *"_ivl_34", 0 0, L_0x1c64860;  1 drivers
v0x1c5eb80_0 .net *"_ivl_36", 0 0, L_0x1c64a10;  1 drivers
v0x1c5ec60_0 .net *"_ivl_38", 0 0, L_0x1c64a80;  1 drivers
v0x1c5ed40_0 .net *"_ivl_4", 0 0, L_0x1c63860;  1 drivers
v0x1c5ee20_0 .net *"_ivl_40", 0 0, L_0x1c64c40;  1 drivers
v0x1c5ef00_0 .net *"_ivl_42", 0 0, L_0x1c64d50;  1 drivers
v0x1c5efe0_0 .net *"_ivl_44", 0 0, L_0x1c64e80;  1 drivers
v0x1c5f0c0_0 .net *"_ivl_46", 0 0, L_0x1c64ef0;  1 drivers
v0x1c5f1a0_0 .net *"_ivl_48", 0 0, L_0x1c650d0;  1 drivers
v0x1c5f280_0 .net *"_ivl_50", 0 0, L_0x1c65190;  1 drivers
v0x1c5f360_0 .net *"_ivl_52", 0 0, L_0x1c652e0;  1 drivers
v0x1c5f440_0 .net *"_ivl_54", 0 0, L_0x1c653f0;  1 drivers
v0x1c5f520_0 .net *"_ivl_56", 0 0, L_0x1c655f0;  1 drivers
v0x1c5f600_0 .net *"_ivl_58", 0 0, L_0x1c65660;  1 drivers
v0x1c5f6e0_0 .net *"_ivl_6", 0 0, L_0x1c63970;  1 drivers
v0x1c5f7c0_0 .net *"_ivl_60", 0 0, L_0x1c657d0;  1 drivers
v0x1c5f8a0_0 .net *"_ivl_62", 0 0, L_0x1c658e0;  1 drivers
v0x1c5f980_0 .net *"_ivl_64", 0 0, L_0x1c65a60;  1 drivers
v0x1c5fa60_0 .net *"_ivl_66", 0 0, L_0x1c65b70;  1 drivers
v0x1c5fb40_0 .net *"_ivl_68", 0 0, L_0x1c65d50;  1 drivers
v0x1c60030_0 .net *"_ivl_70", 0 0, L_0x1c65e60;  1 drivers
v0x1c60110_0 .net *"_ivl_72", 0 0, L_0x1c66000;  1 drivers
v0x1c601f0_0 .net *"_ivl_74", 0 0, L_0x1c660c0;  1 drivers
v0x1c602d0_0 .net *"_ivl_76", 0 0, L_0x1c65ed0;  1 drivers
v0x1c603b0_0 .net *"_ivl_78", 0 0, L_0x1c66270;  1 drivers
v0x1c60490_0 .net *"_ivl_8", 0 0, L_0x1c63b20;  1 drivers
v0x1c60570_0 .net *"_ivl_80", 0 0, L_0x1c664d0;  1 drivers
v0x1c60650_0 .net *"_ivl_82", 0 0, L_0x1c66540;  1 drivers
v0x1c60730_0 .net *"_ivl_84", 0 0, L_0x1c66760;  1 drivers
v0x1c60810_0 .net *"_ivl_86", 0 0, L_0x1c667d0;  1 drivers
v0x1c608f0_0 .net *"_ivl_88", 0 0, L_0x1c66a50;  1 drivers
v0x1c609d0_0 .net *"_ivl_90", 0 0, L_0x1c66b60;  1 drivers
v0x1c60ab0_0 .net *"_ivl_92", 0 0, L_0x1c66d50;  1 drivers
v0x1c60b90_0 .net *"_ivl_94", 0 0, L_0x1c66e10;  1 drivers
v0x1c60c70_0 .net *"_ivl_96", 0 0, L_0x1c67060;  1 drivers
v0x1c60d50_0 .net *"_ivl_98", 0 0, L_0x1c67120;  1 drivers
v0x1c60e30_0 .net "a", 0 0, v0x1c5b5a0_0;  alias, 1 drivers
v0x1c60ed0_0 .net "b", 0 0, v0x1c5b640_0;  alias, 1 drivers
v0x1c60fc0_0 .net "c", 0 0, v0x1c5b6e0_0;  alias, 1 drivers
v0x1c610b0_0 .net "d", 0 0, v0x1c5b820_0;  alias, 1 drivers
v0x1c611a0_0 .net "out_pos", 0 0, L_0x1c6b430;  alias, 1 drivers
v0x1c61260_0 .net "out_sop", 0 0, L_0x1c68580;  alias, 1 drivers
S_0x1c613e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1c08990;
 .timescale -12 -12;
E_0x1bee9f0 .event anyedge, v0x1c621d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c621d0_0;
    %nor/r;
    %assign/vec4 v0x1c621d0_0, 0;
    %wait E_0x1bee9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c5aa70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5b910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5b9b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1c5aa70;
T_4 ;
    %wait E_0x1c07170;
    %load/vec4 v0x1c5ba50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c5b910_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1c5aa70;
T_5 ;
    %wait E_0x1c07010;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c5b820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b640_0, 0;
    %assign/vec4 v0x1c5b5a0_0, 0;
    %wait E_0x1c07010;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c5b820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b640_0, 0;
    %assign/vec4 v0x1c5b5a0_0, 0;
    %wait E_0x1c07010;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c5b820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b640_0, 0;
    %assign/vec4 v0x1c5b5a0_0, 0;
    %wait E_0x1c07010;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c5b820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b640_0, 0;
    %assign/vec4 v0x1c5b5a0_0, 0;
    %wait E_0x1c07010;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c5b820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b640_0, 0;
    %assign/vec4 v0x1c5b5a0_0, 0;
    %wait E_0x1c07010;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c5b820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b640_0, 0;
    %assign/vec4 v0x1c5b5a0_0, 0;
    %wait E_0x1c07010;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c5b820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b640_0, 0;
    %assign/vec4 v0x1c5b5a0_0, 0;
    %wait E_0x1c07010;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c5b820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b640_0, 0;
    %assign/vec4 v0x1c5b5a0_0, 0;
    %wait E_0x1c07010;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c5b820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b640_0, 0;
    %assign/vec4 v0x1c5b5a0_0, 0;
    %wait E_0x1c07010;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c5b820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b640_0, 0;
    %assign/vec4 v0x1c5b5a0_0, 0;
    %wait E_0x1c07010;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c5b820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b640_0, 0;
    %assign/vec4 v0x1c5b5a0_0, 0;
    %wait E_0x1c07010;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c5b820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b640_0, 0;
    %assign/vec4 v0x1c5b5a0_0, 0;
    %wait E_0x1c07010;
    %load/vec4 v0x1c5b910_0;
    %store/vec4 v0x1c5b9b0_0, 0, 1;
    %fork t_1, S_0x1c5ada0;
    %jmp t_0;
    .scope S_0x1c5ada0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c5afe0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1c5afe0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1c07010;
    %load/vec4 v0x1c5afe0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c5b820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b640_0, 0;
    %assign/vec4 v0x1c5b5a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c5afe0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1c5afe0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1c5aa70;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c07170;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c5b820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5b640_0, 0;
    %assign/vec4 v0x1c5b5a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1c5b910_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1c5b9b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1c08990;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c61d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c621d0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1c08990;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c61d70_0;
    %inv;
    %store/vec4 v0x1c61d70_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1c08990;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c5b780_0, v0x1c62340_0, v0x1c61b90_0, v0x1c61c30_0, v0x1c61cd0_0, v0x1c61e10_0, v0x1c62090_0, v0x1c61ff0_0, v0x1c61f50_0, v0x1c61eb0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1c08990;
T_9 ;
    %load/vec4 v0x1c62130_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1c62130_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c62130_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1c62130_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1c62130_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c62130_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1c62130_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c62130_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c62130_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c62130_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1c08990;
T_10 ;
    %wait E_0x1c07170;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c62130_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c62130_0, 4, 32;
    %load/vec4 v0x1c62270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1c62130_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c62130_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c62130_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c62130_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1c62090_0;
    %load/vec4 v0x1c62090_0;
    %load/vec4 v0x1c61ff0_0;
    %xor;
    %load/vec4 v0x1c62090_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1c62130_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c62130_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1c62130_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c62130_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1c61f50_0;
    %load/vec4 v0x1c61f50_0;
    %load/vec4 v0x1c61eb0_0;
    %xor;
    %load/vec4 v0x1c61f50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1c62130_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c62130_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1c62130_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c62130_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth5/human/ece241_2013_q2/iter5/response0/top_module.sv";
