Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,Differential I/O Pairs,uSRAM (64x12),LSRAM (20K),Chip Globals,PLL,Transceiver Lanes,Transceiver PCIe
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/Primitives,0,0,0,0,0,0,0,0,4,1,0,0
CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/Primitives,0,0,0,0,0,0,0,0,1,0,0,0
CLOCKS_AND_RESETS_inst_0/Primitives,3,0,0,0,0,0,0,0,1,0,0,0
CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/Primitives,1,17,0,0,0,0,0,0,1,0,0,0
CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/Primitives,0,16,0,0,0,0,0,0,0,0,0,0
CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/Primitives,0,16,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/Primitives,1091,518,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/Primitives,107,92,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/Primitives,235,8,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_0/ram_dscConCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscConCacheNM_R0C0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_0/ram_dscConCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscConCacheNM_R0C1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C0/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C1/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C2/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C3/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C4/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C0/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C1/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C2/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C3/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C4/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C5/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C6/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C7/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/FPA/Primitives,5,5,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/Primitives,36,6,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/genblk1.PRI_0/Primitives,13,4,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/Primitives,21,9,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/Primitives,10,4,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/Primitives,63,51,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/Primitives,389,102,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/Primitives,87,102,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/Primitives,55,201,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/Primitives,146,95,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/Primitives,61,53,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/Primitives,41,138,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/Primitives,101,41,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrSrcMuxRRA/Primitives,13,7,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/Primitives,269,178,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/Primitives,44,1,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/BYTE_CNT_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd/Primitives,0,0,36,36,0,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/CONFIG_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd/Primitives,0,0,36,36,0,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/DEST_ADDR_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd/Primitives,0,0,36,36,0,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/NEXT_DSCRPTR_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd/Primitives,0,0,36,36,0,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/Primitives,405,287,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/SRC_ADDR_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd/Primitives,0,0,36,36,0,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_controlRegisters/Primitives,10,4,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_ctrlIFMuxCDC/Primitives,3,0,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/Primitives,17,0,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/Primitives,12,7,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C0/Primitives,0,1,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C1/Primitives,0,1,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C2/Primitives,0,1,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C3/Primitives,0,1,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/Primitives,26,55,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/Primitives,97,23,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/genblk1.genblk1.UI_ram_wrapper_cache0/ram_cache/Primitives,0,0,36,36,0,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/genblk1.genblk1.UI_ram_wrapper_cache1/ram_cache/Primitives,0,0,36,36,0,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/Primitives,42,60,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/Primitives,42,52,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.brespCtrl/Primitives,12,4,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/Primitives,20,10,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/Primitives,53,24,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/Primitives,32,33,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/Primitives,41,16,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/DWC_DownConv_Calc_Hold_Reg_Ctrl/Primitives,2,1,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/Primitives,6,15,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/Primitives,20,10,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/genblk1[0].ram/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/genblk1[0].ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/Primitives,2,1,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/Primitives,5,48,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/Primitives,2,1,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/Primitives,5,48,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/Primitives,63,46,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/DWC_UpConv_Hold_Reg_Ctrl/Primitives,2,1,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/Primitives,5,7,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/Primitives,74,0,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/Primitives,47,17,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/Primitives,20,10,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/genblk1[0].ram/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/Primitives,20,10,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/Primitives,61,22,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/Primitives,46,88,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/Primitives,46,88,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/Primitives,69,132,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/Primitives,6,6,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/Primitives,48,90,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/Primitives,48,90,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/Primitives,69,132,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/Primitives,6,6,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/Primitives,5,0,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,93,28,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/Primitives,5,0,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,90,28,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/arst_aclk_sync/Primitives,0,2,0,0,0,0,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/Primitives,68,122,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/Primitives,66,120,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/Primitives,79,152,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/Primitives,0,22,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/Primitives,2,0,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/Primitives,48,66,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/Primitives,44,66,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/Primitives,78,150,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/Primitives,77,146,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/Primitives,8,20,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/Primitives,162,37,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/Primitives,54,31,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/genblk1.DPRam/Primitives,0,0,36,36,0,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/Primitives,53,28,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/genblk1.DPRam/Primitives,0,0,36,36,0,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/Primitives,169,43,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/Primitives,52,31,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/Primitives,0,0,36,36,0,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/Primitives,51,28,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/genblk1.DPRam/Primitives,0,0,36,36,0,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/Primitives,3,1,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/Primitives,182,82,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_Hold_Reg_Ctrl/Primitives,2,1,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/Primitives,51,61,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/Primitives,38,16,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/genblk1[0].ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/genblk1[0].ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/Primitives,424,170,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/Primitives,374,126,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/Primitives,2,1,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/Primitives,206,82,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_Hold_Reg_Ctrl/Primitives,3,1,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/Primitives,27,45,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/Primitives,42,16,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/Primitives,16,11,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/Primitives,231,159,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/Primitives,39,16,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/genblk1[0].ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/genblk1[0].ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/Primitives,409,127,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/Primitives,31,56,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/Primitives,37,68,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/Primitives,12,18,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/Primitives,6,0,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,74,28,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/Primitives,24,0,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/Primitives,6,0,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,74,28,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/Primitives,24,0,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/Primitives,0,2,0,0,0,0,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/Primitives,37,0,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/genblk1[1].u_MstAdrDec/Primitives,2,0,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/Primitives,123,68,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/bs0/Primitives,9,0,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/Primitives,17,41,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/Primitives,32,0,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[0].u_MstAdrDec/Primitives,9,0,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[1].u_MstAdrDec/Primitives,8,0,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/Primitives,129,68,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/bs0/Primitives,9,0,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/Primitives,7,41,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/Primitives,39,44,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/Primitives,31,19,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/Primitives,82,66,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/Primitives,120,8,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/rrArb/Primitives,14,8,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/Primitives,45,9,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/Primitives,6,0,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/Primitives,75,0,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/Primitives,36,19,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/Primitives,0,10,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/Primitives,330,236,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/Primitives,68,0,288,288,0,0,0,8,0,0,0,0
FIC_1_PERIPHERALS_1/AXI_ADDRESS_SHIM_0/Primitives,2,0,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/Primitives,53,100,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/Primitives,56,106,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/Primitives,79,152,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/Primitives,14,22,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/Primitives,56,100,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/Primitives,59,106,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/Primitives,85,152,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/Primitives,80,148,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/Primitives,14,22,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/Primitives,6,0,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,84,28,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/Primitives,24,0,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/Primitives,6,0,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,88,28,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/Primitives,24,0,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/arst_aclk_sync/Primitives,0,2,0,0,0,0,0,0,1,0,0,0
FIC_1_PERIPHERALS_1/PCIE/PF_PCIE_C0_0/Primitives,1,0,0,0,0,0,0,0,0,0,4,1
FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/Primitives,53,88,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/Primitives,53,92,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/Primitives,78,144,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/Primitives,83,148,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/Primitives,13,10,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/Primitives,47,88,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/Primitives,49,92,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/Primitives,75,144,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/Primitives,8,10,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/Primitives,6,0,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,90,28,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/Primitives,16,0,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/Primitives,6,0,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,87,28,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/Primitives,12,0,0,0,0,0,0,0,0,0,0,0
FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/Primitives,0,2,0,0,0,0,0,0,1,0,0,0
FIC_3_PERIPHERALS_1/COREGPIO_C0/GPIO_0/Primitives,5,4,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/Primitives,364,88,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/Primitives,3,8,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/Primitives,0,0,0,0,2,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/Primitives,36,24,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/Primitives,28,24,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/Primitives,33,33,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/ram256x8_g5/Primitives,2,0,36,36,0,0,0,1,0,0,0,0
FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/Primitives,31,33,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/ram256x8_g5/Primitives,2,0,36,36,0,0,0,1,0,0,0,0
FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/Primitives,24,19,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/Primitives,64,39,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/Primitives,29,23,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/Primitives,100,0,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4000_0xxx_0/FIC_3_0x4000_0xxx_0/Primitives,3,0,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4000_0xxx_0/FIC_3_0x4000_0xxx_0/u_mux_p_to_b3/Primitives,3,0,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/Primitives,5,0,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/Primitives,99,0,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/Primitives,173,0,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/Primitives,6,0,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/Primitives,110,78,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,74,128,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,68,128,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,16,22,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/Primitives,6,0,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/Primitives,103,76,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,74,128,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,68,128,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,17,22,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/Primitives,5,0,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/Primitives,103,76,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,74,128,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,68,128,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,16,22,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/Primitives,5,0,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/Primitives,104,76,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,74,128,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,68,128,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,17,22,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/Primitives,4,0,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/Primitives,108,76,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,9,64,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,36,64,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,13,22,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/Primitives,4,0,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/Primitives,106,76,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,7,64,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,12,64,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,12,22,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/Primitives,5,0,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/Primitives,106,76,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,7,64,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,12,64,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,13,22,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/Primitives,4,0,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/Primitives,102,76,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,37,64,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,12,64,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,11,22,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/Primitives,4,0,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/Primitives,113,76,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,26,64,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,12,64,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,13,22,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/Primitives,4,0,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/Primitives,104,76,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,12,64,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,12,64,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,13,22,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/Primitives,26,21,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/Primitives,12,0,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/Primitives,345,0,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/Primitives,12,0,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/Primitives,10,0,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/Primitives,34,21,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/Primitives,33,21,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/Primitives,34,21,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/Primitives,25,21,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/Primitives,47,194,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/Primitives,150,64,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk6.corepwm_pwm_gen/Primitives,56,1,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/Primitives,362,88,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/Primitives,4,8,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/RPi_ID_I2C/Primitives,0,0,0,0,2,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_1/fabric_sd_emmc_demux_select_0/Primitives,4,3,0,0,0,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_A0_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_A1_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_A2_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_A3_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_A4_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_A5_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_CKE0_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_CS0_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DM0_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DM1_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DM2_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DM3_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ0_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ10_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ11_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ12_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ13_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ14_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ15_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ16_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ17_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ18_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ19_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ1_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ20_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ21_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ22_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ23_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ24_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ25_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ26_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ27_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ28_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ29_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ2_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ30_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ31_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ3_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ4_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ5_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ6_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ7_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ8_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ9_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_ODT0_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_RAM_RST_N_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO0_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO10_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO11_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO12_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO13_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO14_IN_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO15_IN_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO16_IN_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO17_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO18_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO19_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO1_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO20_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO21_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO22_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO23_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO24_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO25_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO26_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO27_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO28_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO29_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO2_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO30_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO31_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO32_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO33_IN_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO34_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO35_IN_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO36_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO3_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO4_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO5_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO6_IN_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO7_IN_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO8_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO9_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/Primitives,6,0,0,0,0,10,0,0,0,0,0,0
MSS_WRAPPER_1/Primitives,1,0,0,0,21,0,0,0,0,0,0,0
Primitives/Primitives,7,0,0,0,40,0,0,0,0,0,0,0
