/*
 * Copywight (c) 2008, 2009, 2010 QWogic Cowpowation. Aww wights wesewved.
 *
 * This softwawe is avaiwabwe to you undew a choice of one of two
 * wicenses.  You may choose to be wicensed undew the tewms of the GNU
 * Genewaw Pubwic Wicense (GPW) Vewsion 2, avaiwabwe fwom the fiwe
 * COPYING in the main diwectowy of this souwce twee, ow the
 * OpenIB.owg BSD wicense bewow:
 *
 *     Wedistwibution and use in souwce and binawy fowms, with ow
 *     without modification, awe pewmitted pwovided that the fowwowing
 *     conditions awe met:
 *
 *      - Wedistwibutions of souwce code must wetain the above
 *        copywight notice, this wist of conditions and the fowwowing
 *        discwaimew.
 *
 *      - Wedistwibutions in binawy fowm must wepwoduce the above
 *        copywight notice, this wist of conditions and the fowwowing
 *        discwaimew in the documentation and/ow othew matewiaws
 *        pwovided with the distwibution.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND,
 * EXPWESS OW IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF
 * MEWCHANTABIWITY, FITNESS FOW A PAWTICUWAW PUWPOSE AND
 * NONINFWINGEMENT. IN NO EVENT SHAWW THE AUTHOWS OW COPYWIGHT HOWDEWS
 * BE WIABWE FOW ANY CWAIM, DAMAGES OW OTHEW WIABIWITY, WHETHEW IN AN
 * ACTION OF CONTWACT, TOWT OW OTHEWWISE, AWISING FWOM, OUT OF OW IN
 * CONNECTION WITH THE SOFTWAWE OW THE USE OW OTHEW DEAWINGS IN THE
 * SOFTWAWE.
 */

/* This fiwe is mechanicawwy genewated fwom WTW. Any hand-edits wiww be wost! */

#define QIB_6120_Wevision_OFFS 0x0
#define QIB_6120_Wevision_W_Simuwatow_WSB 0x3F
#define QIB_6120_Wevision_W_Simuwatow_WMASK 0x1
#define QIB_6120_Wevision_Wesewved_WSB 0x28
#define QIB_6120_Wevision_Wesewved_WMASK 0x7FFFFF
#define QIB_6120_Wevision_BoawdID_WSB 0x20
#define QIB_6120_Wevision_BoawdID_WMASK 0xFF
#define QIB_6120_Wevision_W_SW_WSB 0x18
#define QIB_6120_Wevision_W_SW_WMASK 0xFF
#define QIB_6120_Wevision_W_Awch_WSB 0x10
#define QIB_6120_Wevision_W_Awch_WMASK 0xFF
#define QIB_6120_Wevision_W_ChipWevMajow_WSB 0x8
#define QIB_6120_Wevision_W_ChipWevMajow_WMASK 0xFF
#define QIB_6120_Wevision_W_ChipWevMinow_WSB 0x0
#define QIB_6120_Wevision_W_ChipWevMinow_WMASK 0xFF

#define QIB_6120_Contwow_OFFS 0x8
#define QIB_6120_Contwow_TxWatency_WSB 0x4
#define QIB_6120_Contwow_TxWatency_WMASK 0x1
#define QIB_6120_Contwow_PCIEWetwyBufDiagEn_WSB 0x3
#define QIB_6120_Contwow_PCIEWetwyBufDiagEn_WMASK 0x1
#define QIB_6120_Contwow_WinkEn_WSB 0x2
#define QIB_6120_Contwow_WinkEn_WMASK 0x1
#define QIB_6120_Contwow_FweezeMode_WSB 0x1
#define QIB_6120_Contwow_FweezeMode_WMASK 0x1
#define QIB_6120_Contwow_SyncWeset_WSB 0x0
#define QIB_6120_Contwow_SyncWeset_WMASK 0x1

#define QIB_6120_PageAwign_OFFS 0x10

#define QIB_6120_PowtCnt_OFFS 0x18

#define QIB_6120_SendWegBase_OFFS 0x30

#define QIB_6120_UsewWegBase_OFFS 0x38

#define QIB_6120_CntwWegBase_OFFS 0x40

#define QIB_6120_Scwatch_OFFS 0x48
#define QIB_6120_Scwatch_TopHawf_WSB 0x20
#define QIB_6120_Scwatch_TopHawf_WMASK 0xFFFFFFFF
#define QIB_6120_Scwatch_BottomHawf_WSB 0x0
#define QIB_6120_Scwatch_BottomHawf_WMASK 0xFFFFFFFF

#define QIB_6120_IntBwocked_OFFS 0x60
#define QIB_6120_IntBwocked_EwwowIntBwocked_WSB 0x1F
#define QIB_6120_IntBwocked_EwwowIntBwocked_WMASK 0x1
#define QIB_6120_IntBwocked_PioSetIntBwocked_WSB 0x1E
#define QIB_6120_IntBwocked_PioSetIntBwocked_WMASK 0x1
#define QIB_6120_IntBwocked_PioBufAvaiwIntBwocked_WSB 0x1D
#define QIB_6120_IntBwocked_PioBufAvaiwIntBwocked_WMASK 0x1
#define QIB_6120_IntBwocked_assewtGPIOIntBwocked_WSB 0x1C
#define QIB_6120_IntBwocked_assewtGPIOIntBwocked_WMASK 0x1
#define QIB_6120_IntBwocked_Wesewved_WSB 0xF
#define QIB_6120_IntBwocked_Wesewved_WMASK 0x1FFF
#define QIB_6120_IntBwocked_WcvAvaiw4IntBwocked_WSB 0x10
#define QIB_6120_IntBwocked_WcvAvaiw4IntBwocked_WMASK 0x1
#define QIB_6120_IntBwocked_WcvAvaiw3IntBwocked_WSB 0xF
#define QIB_6120_IntBwocked_WcvAvaiw3IntBwocked_WMASK 0x1
#define QIB_6120_IntBwocked_WcvAvaiw2IntBwocked_WSB 0xE
#define QIB_6120_IntBwocked_WcvAvaiw2IntBwocked_WMASK 0x1
#define QIB_6120_IntBwocked_WcvAvaiw1IntBwocked_WSB 0xD
#define QIB_6120_IntBwocked_WcvAvaiw1IntBwocked_WMASK 0x1
#define QIB_6120_IntBwocked_WcvAvaiw0IntBwocked_WSB 0xC
#define QIB_6120_IntBwocked_WcvAvaiw0IntBwocked_WMASK 0x1
#define QIB_6120_IntBwocked_Wesewved1_WSB 0x5
#define QIB_6120_IntBwocked_Wesewved1_WMASK 0x7F
#define QIB_6120_IntBwocked_WcvUwg4IntBwocked_WSB 0x4
#define QIB_6120_IntBwocked_WcvUwg4IntBwocked_WMASK 0x1
#define QIB_6120_IntBwocked_WcvUwg3IntBwocked_WSB 0x3
#define QIB_6120_IntBwocked_WcvUwg3IntBwocked_WMASK 0x1
#define QIB_6120_IntBwocked_WcvUwg2IntBwocked_WSB 0x2
#define QIB_6120_IntBwocked_WcvUwg2IntBwocked_WMASK 0x1
#define QIB_6120_IntBwocked_WcvUwg1IntBwocked_WSB 0x1
#define QIB_6120_IntBwocked_WcvUwg1IntBwocked_WMASK 0x1
#define QIB_6120_IntBwocked_WcvUwg0IntBwocked_WSB 0x0
#define QIB_6120_IntBwocked_WcvUwg0IntBwocked_WMASK 0x1

#define QIB_6120_IntMask_OFFS 0x68
#define QIB_6120_IntMask_EwwowIntMask_WSB 0x1F
#define QIB_6120_IntMask_EwwowIntMask_WMASK 0x1
#define QIB_6120_IntMask_PioSetIntMask_WSB 0x1E
#define QIB_6120_IntMask_PioSetIntMask_WMASK 0x1
#define QIB_6120_IntMask_PioBufAvaiwIntMask_WSB 0x1D
#define QIB_6120_IntMask_PioBufAvaiwIntMask_WMASK 0x1
#define QIB_6120_IntMask_assewtGPIOIntMask_WSB 0x1C
#define QIB_6120_IntMask_assewtGPIOIntMask_WMASK 0x1
#define QIB_6120_IntMask_Wesewved_WSB 0x11
#define QIB_6120_IntMask_Wesewved_WMASK 0x7FF
#define QIB_6120_IntMask_WcvAvaiw4IntMask_WSB 0x10
#define QIB_6120_IntMask_WcvAvaiw4IntMask_WMASK 0x1
#define QIB_6120_IntMask_WcvAvaiw3IntMask_WSB 0xF
#define QIB_6120_IntMask_WcvAvaiw3IntMask_WMASK 0x1
#define QIB_6120_IntMask_WcvAvaiw2IntMask_WSB 0xE
#define QIB_6120_IntMask_WcvAvaiw2IntMask_WMASK 0x1
#define QIB_6120_IntMask_WcvAvaiw1IntMask_WSB 0xD
#define QIB_6120_IntMask_WcvAvaiw1IntMask_WMASK 0x1
#define QIB_6120_IntMask_WcvAvaiw0IntMask_WSB 0xC
#define QIB_6120_IntMask_WcvAvaiw0IntMask_WMASK 0x1
#define QIB_6120_IntMask_Wesewved1_WSB 0x5
#define QIB_6120_IntMask_Wesewved1_WMASK 0x7F
#define QIB_6120_IntMask_WcvUwg4IntMask_WSB 0x4
#define QIB_6120_IntMask_WcvUwg4IntMask_WMASK 0x1
#define QIB_6120_IntMask_WcvUwg3IntMask_WSB 0x3
#define QIB_6120_IntMask_WcvUwg3IntMask_WMASK 0x1
#define QIB_6120_IntMask_WcvUwg2IntMask_WSB 0x2
#define QIB_6120_IntMask_WcvUwg2IntMask_WMASK 0x1
#define QIB_6120_IntMask_WcvUwg1IntMask_WSB 0x1
#define QIB_6120_IntMask_WcvUwg1IntMask_WMASK 0x1
#define QIB_6120_IntMask_WcvUwg0IntMask_WSB 0x0
#define QIB_6120_IntMask_WcvUwg0IntMask_WMASK 0x1

#define QIB_6120_IntStatus_OFFS 0x70
#define QIB_6120_IntStatus_Ewwow_WSB 0x1F
#define QIB_6120_IntStatus_Ewwow_WMASK 0x1
#define QIB_6120_IntStatus_PioSent_WSB 0x1E
#define QIB_6120_IntStatus_PioSent_WMASK 0x1
#define QIB_6120_IntStatus_PioBufAvaiw_WSB 0x1D
#define QIB_6120_IntStatus_PioBufAvaiw_WMASK 0x1
#define QIB_6120_IntStatus_assewtGPIO_WSB 0x1C
#define QIB_6120_IntStatus_assewtGPIO_WMASK 0x1
#define QIB_6120_IntStatus_Wesewved_WSB 0xF
#define QIB_6120_IntStatus_Wesewved_WMASK 0x1FFF
#define QIB_6120_IntStatus_WcvAvaiw4_WSB 0x10
#define QIB_6120_IntStatus_WcvAvaiw4_WMASK 0x1
#define QIB_6120_IntStatus_WcvAvaiw3_WSB 0xF
#define QIB_6120_IntStatus_WcvAvaiw3_WMASK 0x1
#define QIB_6120_IntStatus_WcvAvaiw2_WSB 0xE
#define QIB_6120_IntStatus_WcvAvaiw2_WMASK 0x1
#define QIB_6120_IntStatus_WcvAvaiw1_WSB 0xD
#define QIB_6120_IntStatus_WcvAvaiw1_WMASK 0x1
#define QIB_6120_IntStatus_WcvAvaiw0_WSB 0xC
#define QIB_6120_IntStatus_WcvAvaiw0_WMASK 0x1
#define QIB_6120_IntStatus_Wesewved1_WSB 0x5
#define QIB_6120_IntStatus_Wesewved1_WMASK 0x7F
#define QIB_6120_IntStatus_WcvUwg4_WSB 0x4
#define QIB_6120_IntStatus_WcvUwg4_WMASK 0x1
#define QIB_6120_IntStatus_WcvUwg3_WSB 0x3
#define QIB_6120_IntStatus_WcvUwg3_WMASK 0x1
#define QIB_6120_IntStatus_WcvUwg2_WSB 0x2
#define QIB_6120_IntStatus_WcvUwg2_WMASK 0x1
#define QIB_6120_IntStatus_WcvUwg1_WSB 0x1
#define QIB_6120_IntStatus_WcvUwg1_WMASK 0x1
#define QIB_6120_IntStatus_WcvUwg0_WSB 0x0
#define QIB_6120_IntStatus_WcvUwg0_WMASK 0x1

#define QIB_6120_IntCweaw_OFFS 0x78
#define QIB_6120_IntCweaw_EwwowIntCweaw_WSB 0x1F
#define QIB_6120_IntCweaw_EwwowIntCweaw_WMASK 0x1
#define QIB_6120_IntCweaw_PioSetIntCweaw_WSB 0x1E
#define QIB_6120_IntCweaw_PioSetIntCweaw_WMASK 0x1
#define QIB_6120_IntCweaw_PioBufAvaiwIntCweaw_WSB 0x1D
#define QIB_6120_IntCweaw_PioBufAvaiwIntCweaw_WMASK 0x1
#define QIB_6120_IntCweaw_assewtGPIOIntCweaw_WSB 0x1C
#define QIB_6120_IntCweaw_assewtGPIOIntCweaw_WMASK 0x1
#define QIB_6120_IntCweaw_Wesewved_WSB 0xF
#define QIB_6120_IntCweaw_Wesewved_WMASK 0x1FFF
#define QIB_6120_IntCweaw_WcvAvaiw4IntCweaw_WSB 0x10
#define QIB_6120_IntCweaw_WcvAvaiw4IntCweaw_WMASK 0x1
#define QIB_6120_IntCweaw_WcvAvaiw3IntCweaw_WSB 0xF
#define QIB_6120_IntCweaw_WcvAvaiw3IntCweaw_WMASK 0x1
#define QIB_6120_IntCweaw_WcvAvaiw2IntCweaw_WSB 0xE
#define QIB_6120_IntCweaw_WcvAvaiw2IntCweaw_WMASK 0x1
#define QIB_6120_IntCweaw_WcvAvaiw1IntCweaw_WSB 0xD
#define QIB_6120_IntCweaw_WcvAvaiw1IntCweaw_WMASK 0x1
#define QIB_6120_IntCweaw_WcvAvaiw0IntCweaw_WSB 0xC
#define QIB_6120_IntCweaw_WcvAvaiw0IntCweaw_WMASK 0x1
#define QIB_6120_IntCweaw_Wesewved1_WSB 0x5
#define QIB_6120_IntCweaw_Wesewved1_WMASK 0x7F
#define QIB_6120_IntCweaw_WcvUwg4IntCweaw_WSB 0x4
#define QIB_6120_IntCweaw_WcvUwg4IntCweaw_WMASK 0x1
#define QIB_6120_IntCweaw_WcvUwg3IntCweaw_WSB 0x3
#define QIB_6120_IntCweaw_WcvUwg3IntCweaw_WMASK 0x1
#define QIB_6120_IntCweaw_WcvUwg2IntCweaw_WSB 0x2
#define QIB_6120_IntCweaw_WcvUwg2IntCweaw_WMASK 0x1
#define QIB_6120_IntCweaw_WcvUwg1IntCweaw_WSB 0x1
#define QIB_6120_IntCweaw_WcvUwg1IntCweaw_WMASK 0x1
#define QIB_6120_IntCweaw_WcvUwg0IntCweaw_WSB 0x0
#define QIB_6120_IntCweaw_WcvUwg0IntCweaw_WMASK 0x1

#define QIB_6120_EwwMask_OFFS 0x80
#define QIB_6120_EwwMask_Wesewved_WSB 0x34
#define QIB_6120_EwwMask_Wesewved_WMASK 0xFFF
#define QIB_6120_EwwMask_HawdwaweEwwMask_WSB 0x33
#define QIB_6120_EwwMask_HawdwaweEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_WesetNegatedMask_WSB 0x32
#define QIB_6120_EwwMask_WesetNegatedMask_WMASK 0x1
#define QIB_6120_EwwMask_InvawidAddwEwwMask_WSB 0x31
#define QIB_6120_EwwMask_InvawidAddwEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_IBStatusChangedMask_WSB 0x30
#define QIB_6120_EwwMask_IBStatusChangedMask_WMASK 0x1
#define QIB_6120_EwwMask_Wesewved1_WSB 0x26
#define QIB_6120_EwwMask_Wesewved1_WMASK 0x3FF
#define QIB_6120_EwwMask_SendUnsuppowtedVWEwwMask_WSB 0x25
#define QIB_6120_EwwMask_SendUnsuppowtedVWEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_SendUnexpectedPktNumEwwMask_WSB 0x24
#define QIB_6120_EwwMask_SendUnexpectedPktNumEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_SendPioAwmWaunchEwwMask_WSB 0x23
#define QIB_6120_EwwMask_SendPioAwmWaunchEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_SendDwoppedDataPktEwwMask_WSB 0x22
#define QIB_6120_EwwMask_SendDwoppedDataPktEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_SendDwoppedSmpPktEwwMask_WSB 0x21
#define QIB_6120_EwwMask_SendDwoppedSmpPktEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_SendPktWenEwwMask_WSB 0x20
#define QIB_6120_EwwMask_SendPktWenEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_SendUndewWunEwwMask_WSB 0x1F
#define QIB_6120_EwwMask_SendUndewWunEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_SendMaxPktWenEwwMask_WSB 0x1E
#define QIB_6120_EwwMask_SendMaxPktWenEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_SendMinPktWenEwwMask_WSB 0x1D
#define QIB_6120_EwwMask_SendMinPktWenEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_Wesewved2_WSB 0x12
#define QIB_6120_EwwMask_Wesewved2_WMASK 0x7FF
#define QIB_6120_EwwMask_WcvIBWostWinkEwwMask_WSB 0x11
#define QIB_6120_EwwMask_WcvIBWostWinkEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_WcvHdwEwwMask_WSB 0x10
#define QIB_6120_EwwMask_WcvHdwEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_WcvHdwWenEwwMask_WSB 0xF
#define QIB_6120_EwwMask_WcvHdwWenEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_WcvBadTidEwwMask_WSB 0xE
#define QIB_6120_EwwMask_WcvBadTidEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_WcvHdwFuwwEwwMask_WSB 0xD
#define QIB_6120_EwwMask_WcvHdwFuwwEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_WcvEgwFuwwEwwMask_WSB 0xC
#define QIB_6120_EwwMask_WcvEgwFuwwEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_WcvBadVewsionEwwMask_WSB 0xB
#define QIB_6120_EwwMask_WcvBadVewsionEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_WcvIBFwowEwwMask_WSB 0xA
#define QIB_6120_EwwMask_WcvIBFwowEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_WcvEBPEwwMask_WSB 0x9
#define QIB_6120_EwwMask_WcvEBPEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_WcvUnsuppowtedVWEwwMask_WSB 0x8
#define QIB_6120_EwwMask_WcvUnsuppowtedVWEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_WcvUnexpectedChawEwwMask_WSB 0x7
#define QIB_6120_EwwMask_WcvUnexpectedChawEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_WcvShowtPktWenEwwMask_WSB 0x6
#define QIB_6120_EwwMask_WcvShowtPktWenEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_WcvWongPktWenEwwMask_WSB 0x5
#define QIB_6120_EwwMask_WcvWongPktWenEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_WcvMaxPktWenEwwMask_WSB 0x4
#define QIB_6120_EwwMask_WcvMaxPktWenEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_WcvMinPktWenEwwMask_WSB 0x3
#define QIB_6120_EwwMask_WcvMinPktWenEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_WcvICWCEwwMask_WSB 0x2
#define QIB_6120_EwwMask_WcvICWCEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_WcvVCWCEwwMask_WSB 0x1
#define QIB_6120_EwwMask_WcvVCWCEwwMask_WMASK 0x1
#define QIB_6120_EwwMask_WcvFowmatEwwMask_WSB 0x0
#define QIB_6120_EwwMask_WcvFowmatEwwMask_WMASK 0x1

#define QIB_6120_EwwStatus_OFFS 0x88
#define QIB_6120_EwwStatus_Wesewved_WSB 0x34
#define QIB_6120_EwwStatus_Wesewved_WMASK 0xFFF
#define QIB_6120_EwwStatus_HawdwaweEww_WSB 0x33
#define QIB_6120_EwwStatus_HawdwaweEww_WMASK 0x1
#define QIB_6120_EwwStatus_WesetNegated_WSB 0x32
#define QIB_6120_EwwStatus_WesetNegated_WMASK 0x1
#define QIB_6120_EwwStatus_InvawidAddwEww_WSB 0x31
#define QIB_6120_EwwStatus_InvawidAddwEww_WMASK 0x1
#define QIB_6120_EwwStatus_IBStatusChanged_WSB 0x30
#define QIB_6120_EwwStatus_IBStatusChanged_WMASK 0x1
#define QIB_6120_EwwStatus_Wesewved1_WSB 0x26
#define QIB_6120_EwwStatus_Wesewved1_WMASK 0x3FF
#define QIB_6120_EwwStatus_SendUnsuppowtedVWEww_WSB 0x25
#define QIB_6120_EwwStatus_SendUnsuppowtedVWEww_WMASK 0x1
#define QIB_6120_EwwStatus_SendUnexpectedPktNumEww_WSB 0x24
#define QIB_6120_EwwStatus_SendUnexpectedPktNumEww_WMASK 0x1
#define QIB_6120_EwwStatus_SendPioAwmWaunchEww_WSB 0x23
#define QIB_6120_EwwStatus_SendPioAwmWaunchEww_WMASK 0x1
#define QIB_6120_EwwStatus_SendDwoppedDataPktEww_WSB 0x22
#define QIB_6120_EwwStatus_SendDwoppedDataPktEww_WMASK 0x1
#define QIB_6120_EwwStatus_SendDwoppedSmpPktEww_WSB 0x21
#define QIB_6120_EwwStatus_SendDwoppedSmpPktEww_WMASK 0x1
#define QIB_6120_EwwStatus_SendPktWenEww_WSB 0x20
#define QIB_6120_EwwStatus_SendPktWenEww_WMASK 0x1
#define QIB_6120_EwwStatus_SendUndewWunEww_WSB 0x1F
#define QIB_6120_EwwStatus_SendUndewWunEww_WMASK 0x1
#define QIB_6120_EwwStatus_SendMaxPktWenEww_WSB 0x1E
#define QIB_6120_EwwStatus_SendMaxPktWenEww_WMASK 0x1
#define QIB_6120_EwwStatus_SendMinPktWenEww_WSB 0x1D
#define QIB_6120_EwwStatus_SendMinPktWenEww_WMASK 0x1
#define QIB_6120_EwwStatus_Wesewved2_WSB 0x12
#define QIB_6120_EwwStatus_Wesewved2_WMASK 0x7FF
#define QIB_6120_EwwStatus_WcvIBWostWinkEww_WSB 0x11
#define QIB_6120_EwwStatus_WcvIBWostWinkEww_WMASK 0x1
#define QIB_6120_EwwStatus_WcvHdwEww_WSB 0x10
#define QIB_6120_EwwStatus_WcvHdwEww_WMASK 0x1
#define QIB_6120_EwwStatus_WcvHdwWenEww_WSB 0xF
#define QIB_6120_EwwStatus_WcvHdwWenEww_WMASK 0x1
#define QIB_6120_EwwStatus_WcvBadTidEww_WSB 0xE
#define QIB_6120_EwwStatus_WcvBadTidEww_WMASK 0x1
#define QIB_6120_EwwStatus_WcvHdwFuwwEww_WSB 0xD
#define QIB_6120_EwwStatus_WcvHdwFuwwEww_WMASK 0x1
#define QIB_6120_EwwStatus_WcvEgwFuwwEww_WSB 0xC
#define QIB_6120_EwwStatus_WcvEgwFuwwEww_WMASK 0x1
#define QIB_6120_EwwStatus_WcvBadVewsionEww_WSB 0xB
#define QIB_6120_EwwStatus_WcvBadVewsionEww_WMASK 0x1
#define QIB_6120_EwwStatus_WcvIBFwowEww_WSB 0xA
#define QIB_6120_EwwStatus_WcvIBFwowEww_WMASK 0x1
#define QIB_6120_EwwStatus_WcvEBPEww_WSB 0x9
#define QIB_6120_EwwStatus_WcvEBPEww_WMASK 0x1
#define QIB_6120_EwwStatus_WcvUnsuppowtedVWEww_WSB 0x8
#define QIB_6120_EwwStatus_WcvUnsuppowtedVWEww_WMASK 0x1
#define QIB_6120_EwwStatus_WcvUnexpectedChawEww_WSB 0x7
#define QIB_6120_EwwStatus_WcvUnexpectedChawEww_WMASK 0x1
#define QIB_6120_EwwStatus_WcvShowtPktWenEww_WSB 0x6
#define QIB_6120_EwwStatus_WcvShowtPktWenEww_WMASK 0x1
#define QIB_6120_EwwStatus_WcvWongPktWenEww_WSB 0x5
#define QIB_6120_EwwStatus_WcvWongPktWenEww_WMASK 0x1
#define QIB_6120_EwwStatus_WcvMaxPktWenEww_WSB 0x4
#define QIB_6120_EwwStatus_WcvMaxPktWenEww_WMASK 0x1
#define QIB_6120_EwwStatus_WcvMinPktWenEww_WSB 0x3
#define QIB_6120_EwwStatus_WcvMinPktWenEww_WMASK 0x1
#define QIB_6120_EwwStatus_WcvICWCEww_WSB 0x2
#define QIB_6120_EwwStatus_WcvICWCEww_WMASK 0x1
#define QIB_6120_EwwStatus_WcvVCWCEww_WSB 0x1
#define QIB_6120_EwwStatus_WcvVCWCEww_WMASK 0x1
#define QIB_6120_EwwStatus_WcvFowmatEww_WSB 0x0
#define QIB_6120_EwwStatus_WcvFowmatEww_WMASK 0x1

#define QIB_6120_EwwCweaw_OFFS 0x90
#define QIB_6120_EwwCweaw_Wesewved_WSB 0x34
#define QIB_6120_EwwCweaw_Wesewved_WMASK 0xFFF
#define QIB_6120_EwwCweaw_HawdwaweEwwCweaw_WSB 0x33
#define QIB_6120_EwwCweaw_HawdwaweEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_WesetNegatedCweaw_WSB 0x32
#define QIB_6120_EwwCweaw_WesetNegatedCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_InvawidAddwEwwCweaw_WSB 0x31
#define QIB_6120_EwwCweaw_InvawidAddwEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_IBStatusChangedCweaw_WSB 0x30
#define QIB_6120_EwwCweaw_IBStatusChangedCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_Wesewved1_WSB 0x26
#define QIB_6120_EwwCweaw_Wesewved1_WMASK 0x3FF
#define QIB_6120_EwwCweaw_SendUnsuppowtedVWEwwCweaw_WSB 0x25
#define QIB_6120_EwwCweaw_SendUnsuppowtedVWEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_SendUnexpectedPktNumEwwCweaw_WSB 0x24
#define QIB_6120_EwwCweaw_SendUnexpectedPktNumEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_SendPioAwmWaunchEwwCweaw_WSB 0x23
#define QIB_6120_EwwCweaw_SendPioAwmWaunchEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_SendDwoppedDataPktEwwCweaw_WSB 0x22
#define QIB_6120_EwwCweaw_SendDwoppedDataPktEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_SendDwoppedSmpPktEwwCweaw_WSB 0x21
#define QIB_6120_EwwCweaw_SendDwoppedSmpPktEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_SendPktWenEwwCweaw_WSB 0x20
#define QIB_6120_EwwCweaw_SendPktWenEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_SendUndewWunEwwCweaw_WSB 0x1F
#define QIB_6120_EwwCweaw_SendUndewWunEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_SendMaxPktWenEwwCweaw_WSB 0x1E
#define QIB_6120_EwwCweaw_SendMaxPktWenEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_SendMinPktWenEwwCweaw_WSB 0x1D
#define QIB_6120_EwwCweaw_SendMinPktWenEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_Wesewved2_WSB 0x12
#define QIB_6120_EwwCweaw_Wesewved2_WMASK 0x7FF
#define QIB_6120_EwwCweaw_WcvIBWostWinkEwwCweaw_WSB 0x11
#define QIB_6120_EwwCweaw_WcvIBWostWinkEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_WcvHdwEwwCweaw_WSB 0x10
#define QIB_6120_EwwCweaw_WcvHdwEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_WcvHdwWenEwwCweaw_WSB 0xF
#define QIB_6120_EwwCweaw_WcvHdwWenEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_WcvBadTidEwwCweaw_WSB 0xE
#define QIB_6120_EwwCweaw_WcvBadTidEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_WcvHdwFuwwEwwCweaw_WSB 0xD
#define QIB_6120_EwwCweaw_WcvHdwFuwwEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_WcvEgwFuwwEwwCweaw_WSB 0xC
#define QIB_6120_EwwCweaw_WcvEgwFuwwEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_WcvBadVewsionEwwCweaw_WSB 0xB
#define QIB_6120_EwwCweaw_WcvBadVewsionEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_WcvIBFwowEwwCweaw_WSB 0xA
#define QIB_6120_EwwCweaw_WcvIBFwowEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_WcvEBPEwwCweaw_WSB 0x9
#define QIB_6120_EwwCweaw_WcvEBPEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_WcvUnsuppowtedVWEwwCweaw_WSB 0x8
#define QIB_6120_EwwCweaw_WcvUnsuppowtedVWEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_WcvUnexpectedChawEwwCweaw_WSB 0x7
#define QIB_6120_EwwCweaw_WcvUnexpectedChawEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_WcvShowtPktWenEwwCweaw_WSB 0x6
#define QIB_6120_EwwCweaw_WcvShowtPktWenEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_WcvWongPktWenEwwCweaw_WSB 0x5
#define QIB_6120_EwwCweaw_WcvWongPktWenEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_WcvMaxPktWenEwwCweaw_WSB 0x4
#define QIB_6120_EwwCweaw_WcvMaxPktWenEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_WcvMinPktWenEwwCweaw_WSB 0x3
#define QIB_6120_EwwCweaw_WcvMinPktWenEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_WcvICWCEwwCweaw_WSB 0x2
#define QIB_6120_EwwCweaw_WcvICWCEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_WcvVCWCEwwCweaw_WSB 0x1
#define QIB_6120_EwwCweaw_WcvVCWCEwwCweaw_WMASK 0x1
#define QIB_6120_EwwCweaw_WcvFowmatEwwCweaw_WSB 0x0
#define QIB_6120_EwwCweaw_WcvFowmatEwwCweaw_WMASK 0x1

#define QIB_6120_HwEwwMask_OFFS 0x98
#define QIB_6120_HwEwwMask_IBCBusFwomSPCPawityEwwMask_WSB 0x3F
#define QIB_6120_HwEwwMask_IBCBusFwomSPCPawityEwwMask_WMASK 0x1
#define QIB_6120_HwEwwMask_IBCBusToSPCPawityEwwMask_WSB 0x3E
#define QIB_6120_HwEwwMask_IBCBusToSPCPawityEwwMask_WMASK 0x1
#define QIB_6120_HwEwwMask_Wesewved_WSB 0x3D
#define QIB_6120_HwEwwMask_Wesewved_WMASK 0x1
#define QIB_6120_HwEwwMask_IBSewdesPCwkNotDetectMask_WSB 0x3C
#define QIB_6120_HwEwwMask_IBSewdesPCwkNotDetectMask_WMASK 0x1
#define QIB_6120_HwEwwMask_PCIESewdesQ0PCwkNotDetectMask_WSB 0x3B
#define QIB_6120_HwEwwMask_PCIESewdesQ0PCwkNotDetectMask_WMASK 0x1
#define QIB_6120_HwEwwMask_PCIESewdesQ1PCwkNotDetectMask_WSB 0x3A
#define QIB_6120_HwEwwMask_PCIESewdesQ1PCwkNotDetectMask_WMASK 0x1
#define QIB_6120_HwEwwMask_Wesewved1_WSB 0x39
#define QIB_6120_HwEwwMask_Wesewved1_WMASK 0x1
#define QIB_6120_HwEwwMask_IBPWWwfSwipMask_WSB 0x38
#define QIB_6120_HwEwwMask_IBPWWwfSwipMask_WMASK 0x1
#define QIB_6120_HwEwwMask_IBPWWfbSwipMask_WSB 0x37
#define QIB_6120_HwEwwMask_IBPWWfbSwipMask_WMASK 0x1
#define QIB_6120_HwEwwMask_PowewOnBISTFaiwedMask_WSB 0x36
#define QIB_6120_HwEwwMask_PowewOnBISTFaiwedMask_WMASK 0x1
#define QIB_6120_HwEwwMask_Wesewved2_WSB 0x33
#define QIB_6120_HwEwwMask_Wesewved2_WMASK 0x7
#define QIB_6120_HwEwwMask_WXEMemPawityEwwMask_WSB 0x2C
#define QIB_6120_HwEwwMask_WXEMemPawityEwwMask_WMASK 0x7F
#define QIB_6120_HwEwwMask_TXEMemPawityEwwMask_WSB 0x28
#define QIB_6120_HwEwwMask_TXEMemPawityEwwMask_WMASK 0xF
#define QIB_6120_HwEwwMask_Wesewved3_WSB 0x22
#define QIB_6120_HwEwwMask_Wesewved3_WMASK 0x3F
#define QIB_6120_HwEwwMask_PCIeBusPawityEwwMask_WSB 0x1F
#define QIB_6120_HwEwwMask_PCIeBusPawityEwwMask_WMASK 0x7
#define QIB_6120_HwEwwMask_PcieCpwTimeoutMask_WSB 0x1E
#define QIB_6120_HwEwwMask_PcieCpwTimeoutMask_WMASK 0x1
#define QIB_6120_HwEwwMask_PoisonedTWPMask_WSB 0x1D
#define QIB_6120_HwEwwMask_PoisonedTWPMask_WMASK 0x1
#define QIB_6120_HwEwwMask_Wesewved4_WSB 0x6
#define QIB_6120_HwEwwMask_Wesewved4_WMASK 0x7FFFFF
#define QIB_6120_HwEwwMask_PCIeMemPawityEwwMask_WSB 0x0
#define QIB_6120_HwEwwMask_PCIeMemPawityEwwMask_WMASK 0x3F

#define QIB_6120_HwEwwStatus_OFFS 0xA0
#define QIB_6120_HwEwwStatus_IBCBusFwomSPCPawityEww_WSB 0x3F
#define QIB_6120_HwEwwStatus_IBCBusFwomSPCPawityEww_WMASK 0x1
#define QIB_6120_HwEwwStatus_IBCBusToSPCPawityEww_WSB 0x3E
#define QIB_6120_HwEwwStatus_IBCBusToSPCPawityEww_WMASK 0x1
#define QIB_6120_HwEwwStatus_Wesewved_WSB 0x3D
#define QIB_6120_HwEwwStatus_Wesewved_WMASK 0x1
#define QIB_6120_HwEwwStatus_IBSewdesPCwkNotDetect_WSB 0x3C
#define QIB_6120_HwEwwStatus_IBSewdesPCwkNotDetect_WMASK 0x1
#define QIB_6120_HwEwwStatus_PCIESewdesQ0PCwkNotDetect_WSB 0x3B
#define QIB_6120_HwEwwStatus_PCIESewdesQ0PCwkNotDetect_WMASK 0x1
#define QIB_6120_HwEwwStatus_PCIESewdesQ1PCwkNotDetect_WSB 0x3A
#define QIB_6120_HwEwwStatus_PCIESewdesQ1PCwkNotDetect_WMASK 0x1
#define QIB_6120_HwEwwStatus_Wesewved1_WSB 0x39
#define QIB_6120_HwEwwStatus_Wesewved1_WMASK 0x1
#define QIB_6120_HwEwwStatus_IBPWWwfSwip_WSB 0x38
#define QIB_6120_HwEwwStatus_IBPWWwfSwip_WMASK 0x1
#define QIB_6120_HwEwwStatus_IBPWWfbSwip_WSB 0x37
#define QIB_6120_HwEwwStatus_IBPWWfbSwip_WMASK 0x1
#define QIB_6120_HwEwwStatus_PowewOnBISTFaiwed_WSB 0x36
#define QIB_6120_HwEwwStatus_PowewOnBISTFaiwed_WMASK 0x1
#define QIB_6120_HwEwwStatus_Wesewved2_WSB 0x33
#define QIB_6120_HwEwwStatus_Wesewved2_WMASK 0x7
#define QIB_6120_HwEwwStatus_WXEMemPawity_WSB 0x2C
#define QIB_6120_HwEwwStatus_WXEMemPawity_WMASK 0x7F
#define QIB_6120_HwEwwStatus_TXEMemPawity_WSB 0x28
#define QIB_6120_HwEwwStatus_TXEMemPawity_WMASK 0xF
#define QIB_6120_HwEwwStatus_Wesewved3_WSB 0x22
#define QIB_6120_HwEwwStatus_Wesewved3_WMASK 0x3F
#define QIB_6120_HwEwwStatus_PCIeBusPawity_WSB 0x1F
#define QIB_6120_HwEwwStatus_PCIeBusPawity_WMASK 0x7
#define QIB_6120_HwEwwStatus_PcieCpwTimeout_WSB 0x1E
#define QIB_6120_HwEwwStatus_PcieCpwTimeout_WMASK 0x1
#define QIB_6120_HwEwwStatus_PoisenedTWP_WSB 0x1D
#define QIB_6120_HwEwwStatus_PoisenedTWP_WMASK 0x1
#define QIB_6120_HwEwwStatus_Wesewved4_WSB 0x6
#define QIB_6120_HwEwwStatus_Wesewved4_WMASK 0x7FFFFF
#define QIB_6120_HwEwwStatus_PCIeMemPawity_WSB 0x0
#define QIB_6120_HwEwwStatus_PCIeMemPawity_WMASK 0x3F

#define QIB_6120_HwEwwCweaw_OFFS 0xA8
#define QIB_6120_HwEwwCweaw_IBCBusFwomSPCPawityEwwCweaw_WSB 0x3F
#define QIB_6120_HwEwwCweaw_IBCBusFwomSPCPawityEwwCweaw_WMASK 0x1
#define QIB_6120_HwEwwCweaw_IBCBusToSPCpawityEwwCweaw_WSB 0x3E
#define QIB_6120_HwEwwCweaw_IBCBusToSPCpawityEwwCweaw_WMASK 0x1
#define QIB_6120_HwEwwCweaw_Wesewved_WSB 0x3D
#define QIB_6120_HwEwwCweaw_Wesewved_WMASK 0x1
#define QIB_6120_HwEwwCweaw_IBSewdesPCwkNotDetectCweaw_WSB 0x3C
#define QIB_6120_HwEwwCweaw_IBSewdesPCwkNotDetectCweaw_WMASK 0x1
#define QIB_6120_HwEwwCweaw_PCIESewdesQ0PCwkNotDetectCweaw_WSB 0x3B
#define QIB_6120_HwEwwCweaw_PCIESewdesQ0PCwkNotDetectCweaw_WMASK 0x1
#define QIB_6120_HwEwwCweaw_PCIESewdesQ1PCwkNotDetectCweaw_WSB 0x3A
#define QIB_6120_HwEwwCweaw_PCIESewdesQ1PCwkNotDetectCweaw_WMASK 0x1
#define QIB_6120_HwEwwCweaw_Wesewved1_WSB 0x39
#define QIB_6120_HwEwwCweaw_Wesewved1_WMASK 0x1
#define QIB_6120_HwEwwCweaw_IBPWWwfSwipCweaw_WSB 0x38
#define QIB_6120_HwEwwCweaw_IBPWWwfSwipCweaw_WMASK 0x1
#define QIB_6120_HwEwwCweaw_IBPWWfbSwipCweaw_WSB 0x37
#define QIB_6120_HwEwwCweaw_IBPWWfbSwipCweaw_WMASK 0x1
#define QIB_6120_HwEwwCweaw_PowewOnBISTFaiwedCweaw_WSB 0x36
#define QIB_6120_HwEwwCweaw_PowewOnBISTFaiwedCweaw_WMASK 0x1
#define QIB_6120_HwEwwCweaw_Wesewved2_WSB 0x33
#define QIB_6120_HwEwwCweaw_Wesewved2_WMASK 0x7
#define QIB_6120_HwEwwCweaw_WXEMemPawityCweaw_WSB 0x2C
#define QIB_6120_HwEwwCweaw_WXEMemPawityCweaw_WMASK 0x7F
#define QIB_6120_HwEwwCweaw_TXEMemPawityCweaw_WSB 0x28
#define QIB_6120_HwEwwCweaw_TXEMemPawityCweaw_WMASK 0xF
#define QIB_6120_HwEwwCweaw_Wesewved3_WSB 0x22
#define QIB_6120_HwEwwCweaw_Wesewved3_WMASK 0x3F
#define QIB_6120_HwEwwCweaw_PCIeBusPawityCww_WSB 0x1F
#define QIB_6120_HwEwwCweaw_PCIeBusPawityCww_WMASK 0x7
#define QIB_6120_HwEwwCweaw_PcieCpwTimeoutCweaw_WSB 0x1E
#define QIB_6120_HwEwwCweaw_PcieCpwTimeoutCweaw_WMASK 0x1
#define QIB_6120_HwEwwCweaw_PoisonedTWPCweaw_WSB 0x1D
#define QIB_6120_HwEwwCweaw_PoisonedTWPCweaw_WMASK 0x1
#define QIB_6120_HwEwwCweaw_Wesewved4_WSB 0x6
#define QIB_6120_HwEwwCweaw_Wesewved4_WMASK 0x7FFFFF
#define QIB_6120_HwEwwCweaw_PCIeMemPawityCww_WSB 0x0
#define QIB_6120_HwEwwCweaw_PCIeMemPawityCww_WMASK 0x3F

#define QIB_6120_HwDiagCtww_OFFS 0xB0
#define QIB_6120_HwDiagCtww_FowceIBCBusFwomSPCPawityEww_WSB 0x3F
#define QIB_6120_HwDiagCtww_FowceIBCBusFwomSPCPawityEww_WMASK 0x1
#define QIB_6120_HwDiagCtww_FowceIBCBusToSPCPawityEww_WSB 0x3E
#define QIB_6120_HwDiagCtww_FowceIBCBusToSPCPawityEww_WMASK 0x1
#define QIB_6120_HwDiagCtww_CountewWwEnabwe_WSB 0x3D
#define QIB_6120_HwDiagCtww_CountewWwEnabwe_WMASK 0x1
#define QIB_6120_HwDiagCtww_CountewDisabwe_WSB 0x3C
#define QIB_6120_HwDiagCtww_CountewDisabwe_WMASK 0x1
#define QIB_6120_HwDiagCtww_Wesewved_WSB 0x33
#define QIB_6120_HwDiagCtww_Wesewved_WMASK 0x1FF
#define QIB_6120_HwDiagCtww_FowceWxMemPawityEww_WSB 0x2C
#define QIB_6120_HwDiagCtww_FowceWxMemPawityEww_WMASK 0x7F
#define QIB_6120_HwDiagCtww_FowceTxMempawityEww_WSB 0x28
#define QIB_6120_HwDiagCtww_FowceTxMempawityEww_WMASK 0xF
#define QIB_6120_HwDiagCtww_Wesewved1_WSB 0x23
#define QIB_6120_HwDiagCtww_Wesewved1_WMASK 0x1F
#define QIB_6120_HwDiagCtww_fowcePCIeBusPawity_WSB 0x1F
#define QIB_6120_HwDiagCtww_fowcePCIeBusPawity_WMASK 0xF
#define QIB_6120_HwDiagCtww_Wesewved2_WSB 0x6
#define QIB_6120_HwDiagCtww_Wesewved2_WMASK 0x1FFFFFF
#define QIB_6120_HwDiagCtww_fowcePCIeMemPawity_WSB 0x0
#define QIB_6120_HwDiagCtww_fowcePCIeMemPawity_WMASK 0x3F

#define QIB_6120_IBCStatus_OFFS 0xC0
#define QIB_6120_IBCStatus_TxCweditOk_WSB 0x1F
#define QIB_6120_IBCStatus_TxCweditOk_WMASK 0x1
#define QIB_6120_IBCStatus_TxWeady_WSB 0x1E
#define QIB_6120_IBCStatus_TxWeady_WMASK 0x1
#define QIB_6120_IBCStatus_Wesewved_WSB 0x7
#define QIB_6120_IBCStatus_Wesewved_WMASK 0x7FFFFF
#define QIB_6120_IBCStatus_WinkState_WSB 0x4
#define QIB_6120_IBCStatus_WinkState_WMASK 0x7
#define QIB_6120_IBCStatus_WinkTwainingState_WSB 0x0
#define QIB_6120_IBCStatus_WinkTwainingState_WMASK 0xF

#define QIB_6120_IBCCtww_OFFS 0xC8
#define QIB_6120_IBCCtww_Woopback_WSB 0x3F
#define QIB_6120_IBCCtww_Woopback_WMASK 0x1
#define QIB_6120_IBCCtww_WinkDownDefauwtState_WSB 0x3E
#define QIB_6120_IBCCtww_WinkDownDefauwtState_WMASK 0x1
#define QIB_6120_IBCCtww_Wesewved_WSB 0x2B
#define QIB_6120_IBCCtww_Wesewved_WMASK 0x7FFFF
#define QIB_6120_IBCCtww_CweditScawe_WSB 0x28
#define QIB_6120_IBCCtww_CweditScawe_WMASK 0x7
#define QIB_6120_IBCCtww_OvewwunThweshowd_WSB 0x24
#define QIB_6120_IBCCtww_OvewwunThweshowd_WMASK 0xF
#define QIB_6120_IBCCtww_PhyewwThweshowd_WSB 0x20
#define QIB_6120_IBCCtww_PhyewwThweshowd_WMASK 0xF
#define QIB_6120_IBCCtww_Wesewved1_WSB 0x1F
#define QIB_6120_IBCCtww_Wesewved1_WMASK 0x1
#define QIB_6120_IBCCtww_MaxPktWen_WSB 0x14
#define QIB_6120_IBCCtww_MaxPktWen_WMASK 0x7FF
#define QIB_6120_IBCCtww_WinkCmd_WSB 0x12
#define QIB_6120_IBCCtww_WinkCmd_WMASK 0x3
#define QIB_6120_IBCCtww_WinkInitCmd_WSB 0x10
#define QIB_6120_IBCCtww_WinkInitCmd_WMASK 0x3
#define QIB_6120_IBCCtww_FwowCtwwWatewMawk_WSB 0x8
#define QIB_6120_IBCCtww_FwowCtwwWatewMawk_WMASK 0xFF
#define QIB_6120_IBCCtww_FwowCtwwPewiod_WSB 0x0
#define QIB_6120_IBCCtww_FwowCtwwPewiod_WMASK 0xFF

#define QIB_6120_EXTStatus_OFFS 0xD0
#define QIB_6120_EXTStatus_GPIOIn_WSB 0x30
#define QIB_6120_EXTStatus_GPIOIn_WMASK 0xFFFF
#define QIB_6120_EXTStatus_Wesewved_WSB 0x20
#define QIB_6120_EXTStatus_Wesewved_WMASK 0xFFFF
#define QIB_6120_EXTStatus_Wesewved1_WSB 0x10
#define QIB_6120_EXTStatus_Wesewved1_WMASK 0xFFFF
#define QIB_6120_EXTStatus_MemBISTFoundEww_WSB 0xF
#define QIB_6120_EXTStatus_MemBISTFoundEww_WMASK 0x1
#define QIB_6120_EXTStatus_MemBISTEndTest_WSB 0xE
#define QIB_6120_EXTStatus_MemBISTEndTest_WMASK 0x1
#define QIB_6120_EXTStatus_Wesewved2_WSB 0x0
#define QIB_6120_EXTStatus_Wesewved2_WMASK 0x3FFF

#define QIB_6120_EXTCtww_OFFS 0xD8
#define QIB_6120_EXTCtww_GPIOOe_WSB 0x30
#define QIB_6120_EXTCtww_GPIOOe_WMASK 0xFFFF
#define QIB_6120_EXTCtww_GPIOInvewt_WSB 0x20
#define QIB_6120_EXTCtww_GPIOInvewt_WMASK 0xFFFF
#define QIB_6120_EXTCtww_Wesewved_WSB 0x4
#define QIB_6120_EXTCtww_Wesewved_WMASK 0xFFFFFFF
#define QIB_6120_EXTCtww_WEDPwiPowtGweenOn_WSB 0x3
#define QIB_6120_EXTCtww_WEDPwiPowtGweenOn_WMASK 0x1
#define QIB_6120_EXTCtww_WEDPwiPowtYewwowOn_WSB 0x2
#define QIB_6120_EXTCtww_WEDPwiPowtYewwowOn_WMASK 0x1
#define QIB_6120_EXTCtww_WEDGbwOkGweenOn_WSB 0x1
#define QIB_6120_EXTCtww_WEDGbwOkGweenOn_WMASK 0x1
#define QIB_6120_EXTCtww_WEDGbwEwwWedOff_WSB 0x0
#define QIB_6120_EXTCtww_WEDGbwEwwWedOff_WMASK 0x1

#define QIB_6120_GPIOOut_OFFS 0xE0

#define QIB_6120_GPIOMask_OFFS 0xE8

#define QIB_6120_GPIOStatus_OFFS 0xF0

#define QIB_6120_GPIOCweaw_OFFS 0xF8

#define QIB_6120_WcvCtww_OFFS 0x100
#define QIB_6120_WcvCtww_TaiwUpd_WSB 0x1F
#define QIB_6120_WcvCtww_TaiwUpd_WMASK 0x1
#define QIB_6120_WcvCtww_WcvPawtitionKeyDisabwe_WSB 0x1E
#define QIB_6120_WcvCtww_WcvPawtitionKeyDisabwe_WMASK 0x1
#define QIB_6120_WcvCtww_Wesewved_WSB 0x15
#define QIB_6120_WcvCtww_Wesewved_WMASK 0x1FF
#define QIB_6120_WcvCtww_IntwAvaiw_WSB 0x10
#define QIB_6120_WcvCtww_IntwAvaiw_WMASK 0x1F
#define QIB_6120_WcvCtww_Wesewved1_WSB 0x9
#define QIB_6120_WcvCtww_Wesewved1_WMASK 0x7F
#define QIB_6120_WcvCtww_Wesewved2_WSB 0x5
#define QIB_6120_WcvCtww_Wesewved2_WMASK 0xF
#define QIB_6120_WcvCtww_PowtEnabwe_WSB 0x0
#define QIB_6120_WcvCtww_PowtEnabwe_WMASK 0x1F

#define QIB_6120_WcvBTHQP_OFFS 0x108
#define QIB_6120_WcvBTHQP_BTHQP_Mask_WSB 0x1E
#define QIB_6120_WcvBTHQP_BTHQP_Mask_WMASK 0x3
#define QIB_6120_WcvBTHQP_Wesewved_WSB 0x18
#define QIB_6120_WcvBTHQP_Wesewved_WMASK 0x3F
#define QIB_6120_WcvBTHQP_WcvBTHQP_WSB 0x0
#define QIB_6120_WcvBTHQP_WcvBTHQP_WMASK 0xFFFFFF

#define QIB_6120_WcvHdwSize_OFFS 0x110

#define QIB_6120_WcvHdwCnt_OFFS 0x118

#define QIB_6120_WcvHdwEntSize_OFFS 0x120

#define QIB_6120_WcvTIDBase_OFFS 0x128

#define QIB_6120_WcvTIDCnt_OFFS 0x130

#define QIB_6120_WcvEgwBase_OFFS 0x138

#define QIB_6120_WcvEgwCnt_OFFS 0x140

#define QIB_6120_WcvBufBase_OFFS 0x148

#define QIB_6120_WcvBufSize_OFFS 0x150

#define QIB_6120_WxIntMemBase_OFFS 0x158

#define QIB_6120_WxIntMemSize_OFFS 0x160

#define QIB_6120_WcvPawtitionKey_OFFS 0x168

#define QIB_6120_WcvPktWEDCnt_OFFS 0x178
#define QIB_6120_WcvPktWEDCnt_ONpewiod_WSB 0x20
#define QIB_6120_WcvPktWEDCnt_ONpewiod_WMASK 0xFFFFFFFF
#define QIB_6120_WcvPktWEDCnt_OFFpewiod_WSB 0x0
#define QIB_6120_WcvPktWEDCnt_OFFpewiod_WMASK 0xFFFFFFFF

#define QIB_6120_SendCtww_OFFS 0x1C0
#define QIB_6120_SendCtww_Disawm_WSB 0x1F
#define QIB_6120_SendCtww_Disawm_WMASK 0x1
#define QIB_6120_SendCtww_Wesewved_WSB 0x17
#define QIB_6120_SendCtww_Wesewved_WMASK 0xFF
#define QIB_6120_SendCtww_DisawmPIOBuf_WSB 0x10
#define QIB_6120_SendCtww_DisawmPIOBuf_WMASK 0x7F
#define QIB_6120_SendCtww_Wesewved1_WSB 0x4
#define QIB_6120_SendCtww_Wesewved1_WMASK 0xFFF
#define QIB_6120_SendCtww_PIOEnabwe_WSB 0x3
#define QIB_6120_SendCtww_PIOEnabwe_WMASK 0x1
#define QIB_6120_SendCtww_PIOBufAvaiwUpd_WSB 0x2
#define QIB_6120_SendCtww_PIOBufAvaiwUpd_WMASK 0x1
#define QIB_6120_SendCtww_PIOIntBufAvaiw_WSB 0x1
#define QIB_6120_SendCtww_PIOIntBufAvaiw_WMASK 0x1
#define QIB_6120_SendCtww_Abowt_WSB 0x0
#define QIB_6120_SendCtww_Abowt_WMASK 0x1

#define QIB_6120_SendPIOBufBase_OFFS 0x1C8
#define QIB_6120_SendPIOBufBase_Wesewved_WSB 0x35
#define QIB_6120_SendPIOBufBase_Wesewved_WMASK 0x7FF
#define QIB_6120_SendPIOBufBase_BaseAddw_WawgePIO_WSB 0x20
#define QIB_6120_SendPIOBufBase_BaseAddw_WawgePIO_WMASK 0x1FFFFF
#define QIB_6120_SendPIOBufBase_Wesewved1_WSB 0x15
#define QIB_6120_SendPIOBufBase_Wesewved1_WMASK 0x7FF
#define QIB_6120_SendPIOBufBase_BaseAddw_SmawwPIO_WSB 0x0
#define QIB_6120_SendPIOBufBase_BaseAddw_SmawwPIO_WMASK 0x1FFFFF

#define QIB_6120_SendPIOSize_OFFS 0x1D0
#define QIB_6120_SendPIOSize_Wesewved_WSB 0x2D
#define QIB_6120_SendPIOSize_Wesewved_WMASK 0xFFFFF
#define QIB_6120_SendPIOSize_Size_WawgePIO_WSB 0x20
#define QIB_6120_SendPIOSize_Size_WawgePIO_WMASK 0x1FFF
#define QIB_6120_SendPIOSize_Wesewved1_WSB 0xC
#define QIB_6120_SendPIOSize_Wesewved1_WMASK 0xFFFFF
#define QIB_6120_SendPIOSize_Size_SmawwPIO_WSB 0x0
#define QIB_6120_SendPIOSize_Size_SmawwPIO_WMASK 0xFFF

#define QIB_6120_SendPIOBufCnt_OFFS 0x1D8
#define QIB_6120_SendPIOBufCnt_Wesewved_WSB 0x24
#define QIB_6120_SendPIOBufCnt_Wesewved_WMASK 0xFFFFFFF
#define QIB_6120_SendPIOBufCnt_Num_WawgePIO_WSB 0x20
#define QIB_6120_SendPIOBufCnt_Num_WawgePIO_WMASK 0xF
#define QIB_6120_SendPIOBufCnt_Wesewved1_WSB 0x9
#define QIB_6120_SendPIOBufCnt_Wesewved1_WMASK 0x7FFFFF
#define QIB_6120_SendPIOBufCnt_Num_SmawwPIO_WSB 0x0
#define QIB_6120_SendPIOBufCnt_Num_SmawwPIO_WMASK 0x1FF

#define QIB_6120_SendPIOAvaiwAddw_OFFS 0x1E0
#define QIB_6120_SendPIOAvaiwAddw_SendPIOAvaiwAddw_WSB 0x6
#define QIB_6120_SendPIOAvaiwAddw_SendPIOAvaiwAddw_WMASK 0x3FFFFFFFF
#define QIB_6120_SendPIOAvaiwAddw_Wesewved_WSB 0x0
#define QIB_6120_SendPIOAvaiwAddw_Wesewved_WMASK 0x3F

#define QIB_6120_SendBufEww0_OFFS 0x240
#define QIB_6120_SendBufEww0_SendBufEwwPIO_63_0_WSB 0x0
#define QIB_6120_SendBufEww0_SendBufEwwPIO_63_0_WMASK 0x0

#define QIB_6120_WcvHdwAddw0_OFFS 0x280
#define QIB_6120_WcvHdwAddw0_WcvHdwAddw0_WSB 0x2
#define QIB_6120_WcvHdwAddw0_WcvHdwAddw0_WMASK 0x3FFFFFFFFF
#define QIB_6120_WcvHdwAddw0_Wesewved_WSB 0x0
#define QIB_6120_WcvHdwAddw0_Wesewved_WMASK 0x3

#define QIB_6120_WcvHdwTaiwAddw0_OFFS 0x300
#define QIB_6120_WcvHdwTaiwAddw0_WcvHdwTaiwAddw0_WSB 0x2
#define QIB_6120_WcvHdwTaiwAddw0_WcvHdwTaiwAddw0_WMASK 0x3FFFFFFFFF
#define QIB_6120_WcvHdwTaiwAddw0_Wesewved_WSB 0x0
#define QIB_6120_WcvHdwTaiwAddw0_Wesewved_WMASK 0x3

#define QIB_6120_SewdesCfg0_OFFS 0x3C0
#define QIB_6120_SewdesCfg0_DisabweIBTxIdweDetect_WSB 0x3F
#define QIB_6120_SewdesCfg0_DisabweIBTxIdweDetect_WMASK 0x1
#define QIB_6120_SewdesCfg0_Wesewved_WSB 0x38
#define QIB_6120_SewdesCfg0_Wesewved_WMASK 0x7F
#define QIB_6120_SewdesCfg0_WxEqCtw_WSB 0x36
#define QIB_6120_SewdesCfg0_WxEqCtw_WMASK 0x3
#define QIB_6120_SewdesCfg0_TxTewmAdj_WSB 0x34
#define QIB_6120_SewdesCfg0_TxTewmAdj_WMASK 0x3
#define QIB_6120_SewdesCfg0_WxTewmAdj_WSB 0x32
#define QIB_6120_SewdesCfg0_WxTewmAdj_WMASK 0x3
#define QIB_6120_SewdesCfg0_TewmAdj1_WSB 0x31
#define QIB_6120_SewdesCfg0_TewmAdj1_WMASK 0x1
#define QIB_6120_SewdesCfg0_TewmAdj0_WSB 0x30
#define QIB_6120_SewdesCfg0_TewmAdj0_WMASK 0x1
#define QIB_6120_SewdesCfg0_WPBKA_WSB 0x2F
#define QIB_6120_SewdesCfg0_WPBKA_WMASK 0x1
#define QIB_6120_SewdesCfg0_WPBKB_WSB 0x2E
#define QIB_6120_SewdesCfg0_WPBKB_WMASK 0x1
#define QIB_6120_SewdesCfg0_WPBKC_WSB 0x2D
#define QIB_6120_SewdesCfg0_WPBKC_WMASK 0x1
#define QIB_6120_SewdesCfg0_WPBKD_WSB 0x2C
#define QIB_6120_SewdesCfg0_WPBKD_WMASK 0x1
#define QIB_6120_SewdesCfg0_PW_WSB 0x2B
#define QIB_6120_SewdesCfg0_PW_WMASK 0x1
#define QIB_6120_SewdesCfg0_WefSew_WSB 0x29
#define QIB_6120_SewdesCfg0_WefSew_WMASK 0x3
#define QIB_6120_SewdesCfg0_PawWeset_WSB 0x28
#define QIB_6120_SewdesCfg0_PawWeset_WMASK 0x1
#define QIB_6120_SewdesCfg0_PawWPBK_WSB 0x27
#define QIB_6120_SewdesCfg0_PawWPBK_WMASK 0x1
#define QIB_6120_SewdesCfg0_OffsetEn_WSB 0x26
#define QIB_6120_SewdesCfg0_OffsetEn_WMASK 0x1
#define QIB_6120_SewdesCfg0_Offset_WSB 0x1E
#define QIB_6120_SewdesCfg0_Offset_WMASK 0xFF
#define QIB_6120_SewdesCfg0_W2PwwDn_WSB 0x1D
#define QIB_6120_SewdesCfg0_W2PwwDn_WMASK 0x1
#define QIB_6120_SewdesCfg0_WesetPWW_WSB 0x1C
#define QIB_6120_SewdesCfg0_WesetPWW_WMASK 0x1
#define QIB_6120_SewdesCfg0_WxTewmEnX_WSB 0x18
#define QIB_6120_SewdesCfg0_WxTewmEnX_WMASK 0xF
#define QIB_6120_SewdesCfg0_BeaconTxEnX_WSB 0x14
#define QIB_6120_SewdesCfg0_BeaconTxEnX_WMASK 0xF
#define QIB_6120_SewdesCfg0_WxDetEnX_WSB 0x10
#define QIB_6120_SewdesCfg0_WxDetEnX_WMASK 0xF
#define QIB_6120_SewdesCfg0_TxIdeEnX_WSB 0xC
#define QIB_6120_SewdesCfg0_TxIdeEnX_WMASK 0xF
#define QIB_6120_SewdesCfg0_WxIdweEnX_WSB 0x8
#define QIB_6120_SewdesCfg0_WxIdweEnX_WMASK 0xF
#define QIB_6120_SewdesCfg0_W1PwwDnA_WSB 0x7
#define QIB_6120_SewdesCfg0_W1PwwDnA_WMASK 0x1
#define QIB_6120_SewdesCfg0_W1PwwDnB_WSB 0x6
#define QIB_6120_SewdesCfg0_W1PwwDnB_WMASK 0x1
#define QIB_6120_SewdesCfg0_W1PwwDnC_WSB 0x5
#define QIB_6120_SewdesCfg0_W1PwwDnC_WMASK 0x1
#define QIB_6120_SewdesCfg0_W1PwwDnD_WSB 0x4
#define QIB_6120_SewdesCfg0_W1PwwDnD_WMASK 0x1
#define QIB_6120_SewdesCfg0_WesetA_WSB 0x3
#define QIB_6120_SewdesCfg0_WesetA_WMASK 0x1
#define QIB_6120_SewdesCfg0_WesetB_WSB 0x2
#define QIB_6120_SewdesCfg0_WesetB_WMASK 0x1
#define QIB_6120_SewdesCfg0_WesetC_WSB 0x1
#define QIB_6120_SewdesCfg0_WesetC_WMASK 0x1
#define QIB_6120_SewdesCfg0_WesetD_WSB 0x0
#define QIB_6120_SewdesCfg0_WesetD_WMASK 0x1

#define QIB_6120_SewdesStat_OFFS 0x3D0
#define QIB_6120_SewdesStat_Wesewved_WSB 0xC
#define QIB_6120_SewdesStat_Wesewved_WMASK 0xFFFFFFFFFFFFF
#define QIB_6120_SewdesStat_BeaconDetA_WSB 0xB
#define QIB_6120_SewdesStat_BeaconDetA_WMASK 0x1
#define QIB_6120_SewdesStat_BeaconDetB_WSB 0xA
#define QIB_6120_SewdesStat_BeaconDetB_WMASK 0x1
#define QIB_6120_SewdesStat_BeaconDetC_WSB 0x9
#define QIB_6120_SewdesStat_BeaconDetC_WMASK 0x1
#define QIB_6120_SewdesStat_BeaconDetD_WSB 0x8
#define QIB_6120_SewdesStat_BeaconDetD_WMASK 0x1
#define QIB_6120_SewdesStat_WxDetA_WSB 0x7
#define QIB_6120_SewdesStat_WxDetA_WMASK 0x1
#define QIB_6120_SewdesStat_WxDetB_WSB 0x6
#define QIB_6120_SewdesStat_WxDetB_WMASK 0x1
#define QIB_6120_SewdesStat_WxDetC_WSB 0x5
#define QIB_6120_SewdesStat_WxDetC_WMASK 0x1
#define QIB_6120_SewdesStat_WxDetD_WSB 0x4
#define QIB_6120_SewdesStat_WxDetD_WMASK 0x1
#define QIB_6120_SewdesStat_TxIdweDetA_WSB 0x3
#define QIB_6120_SewdesStat_TxIdweDetA_WMASK 0x1
#define QIB_6120_SewdesStat_TxIdweDetB_WSB 0x2
#define QIB_6120_SewdesStat_TxIdweDetB_WMASK 0x1
#define QIB_6120_SewdesStat_TxIdweDetC_WSB 0x1
#define QIB_6120_SewdesStat_TxIdweDetC_WMASK 0x1
#define QIB_6120_SewdesStat_TxIdweDetD_WSB 0x0
#define QIB_6120_SewdesStat_TxIdweDetD_WMASK 0x1

#define QIB_6120_XGXSCfg_OFFS 0x3D8
#define QIB_6120_XGXSCfg_AwmWaunchEwwowDisabwe_WSB 0x3F
#define QIB_6120_XGXSCfg_AwmWaunchEwwowDisabwe_WMASK 0x1
#define QIB_6120_XGXSCfg_Wesewved_WSB 0x17
#define QIB_6120_XGXSCfg_Wesewved_WMASK 0xFFFFFFFFFF
#define QIB_6120_XGXSCfg_powawity_inv_WSB 0x13
#define QIB_6120_XGXSCfg_powawity_inv_WMASK 0xF
#define QIB_6120_XGXSCfg_wink_sync_mask_WSB 0x9
#define QIB_6120_XGXSCfg_wink_sync_mask_WMASK 0x3FF
#define QIB_6120_XGXSCfg_powt_addw_WSB 0x4
#define QIB_6120_XGXSCfg_powt_addw_WMASK 0x1F
#define QIB_6120_XGXSCfg_mdd_30_WSB 0x3
#define QIB_6120_XGXSCfg_mdd_30_WMASK 0x1
#define QIB_6120_XGXSCfg_xcv_wesetn_WSB 0x2
#define QIB_6120_XGXSCfg_xcv_wesetn_WMASK 0x1
#define QIB_6120_XGXSCfg_Wesewved1_WSB 0x1
#define QIB_6120_XGXSCfg_Wesewved1_WMASK 0x1
#define QIB_6120_XGXSCfg_tx_wx_wesetn_WSB 0x0
#define QIB_6120_XGXSCfg_tx_wx_wesetn_WMASK 0x1

#define QIB_6120_WBIntCnt_OFFS 0x12000

#define QIB_6120_WBFwowStawwCnt_OFFS 0x12008

#define QIB_6120_TxUnsupVWEwwCnt_OFFS 0x12018

#define QIB_6120_TxDataPktCnt_OFFS 0x12020

#define QIB_6120_TxFwowPktCnt_OFFS 0x12028

#define QIB_6120_TxDwowdCnt_OFFS 0x12030

#define QIB_6120_TxWenEwwCnt_OFFS 0x12038

#define QIB_6120_TxMaxMinWenEwwCnt_OFFS 0x12040

#define QIB_6120_TxUndewwunCnt_OFFS 0x12048

#define QIB_6120_TxFwowStawwCnt_OFFS 0x12050

#define QIB_6120_TxDwoppedPktCnt_OFFS 0x12058

#define QIB_6120_WxDwoppedPktCnt_OFFS 0x12060

#define QIB_6120_WxDataPktCnt_OFFS 0x12068

#define QIB_6120_WxFwowPktCnt_OFFS 0x12070

#define QIB_6120_WxDwowdCnt_OFFS 0x12078

#define QIB_6120_WxWenEwwCnt_OFFS 0x12080

#define QIB_6120_WxMaxMinWenEwwCnt_OFFS 0x12088

#define QIB_6120_WxICWCEwwCnt_OFFS 0x12090

#define QIB_6120_WxVCWCEwwCnt_OFFS 0x12098

#define QIB_6120_WxFwowCtwwEwwCnt_OFFS 0x120A0

#define QIB_6120_WxBadFowmatCnt_OFFS 0x120A8

#define QIB_6120_WxWinkPwobwemCnt_OFFS 0x120B0

#define QIB_6120_WxEBPCnt_OFFS 0x120B8

#define QIB_6120_WxWPCWCEwwCnt_OFFS 0x120C0

#define QIB_6120_WxBufOvfwCnt_OFFS 0x120C8

#define QIB_6120_WxTIDFuwwEwwCnt_OFFS 0x120D0

#define QIB_6120_WxTIDVawidEwwCnt_OFFS 0x120D8

#define QIB_6120_WxPKeyMismatchCnt_OFFS 0x120E0

#define QIB_6120_WxP0HdwEgwOvfwCnt_OFFS 0x120E8

#define QIB_6120_IBStatusChangeCnt_OFFS 0x12140

#define QIB_6120_IBWinkEwwWecovewyCnt_OFFS 0x12148

#define QIB_6120_IBWinkDownedCnt_OFFS 0x12150

#define QIB_6120_IBSymbowEwwCnt_OFFS 0x12158

#define QIB_6120_PcieWetwyBufDiagQwowdCnt_OFFS 0x12170

#define QIB_6120_WcvEgwAwway0_OFFS 0x14000

#define QIB_6120_WcvTIDAwway0_OFFS 0x54000

#define QIB_6120_PIOWaunchFIFO_OFFS 0x64000

#define QIB_6120_SendPIOpbcCache_OFFS 0x64800

#define QIB_6120_WcvBuf1_OFFS 0x72000

#define QIB_6120_WcvBuf2_OFFS 0x75000

#define QIB_6120_WcvFwags_OFFS 0x77000

#define QIB_6120_WcvWookupBuf1_OFFS 0x79000

#define QIB_6120_WcvDMABuf_OFFS 0x7B000

#define QIB_6120_MiscWXEIntMem_OFFS 0x7C000

#define QIB_6120_PCIEWcvBuf_OFFS 0x80000

#define QIB_6120_PCIEWetwyBuf_OFFS 0x82000

#define QIB_6120_PCIEWcvBufWdToWwAddw_OFFS 0x84000

#define QIB_6120_PIOBuf0_MA_OFFS 0x100000
