
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 3.14

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: is_xor (input port clocked by clk)
Endpoint: result[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 ^ input external delay
     1    0.07    0.00    0.00    4.00 ^ is_xor (in)
                                         is_xor (net)
                  0.00    0.00    4.00 ^ input8/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    91    1.72    0.20    0.16    4.16 ^ input8/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net8 (net)
                  0.36    0.09    4.25 ^ _2286_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     3    0.06    0.24    0.28    4.53 ^ _2286_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         net357 (net)
                  0.24    0.00    4.53 ^ output357/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.09    0.58    5.11 ^ output357/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         result[4] (net)
                  0.09    0.00    5.11 ^ result[4] (out)
                                  5.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -4.00   -4.00   output external delay
                                 -4.00   data required time
-----------------------------------------------------------------------------
                                 -4.00   data required time
                                 -5.11   data arrival time
-----------------------------------------------------------------------------
                                  9.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: is_xor (input port clocked by clk)
Endpoint: result[122] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.07    0.00    0.00    4.00 v is_xor (in)
                                         is_xor (net)
                  0.00    0.00    4.00 v input8/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    91    1.72    0.11    0.14    4.14 v input8/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net8 (net)
                  1.55    0.63    4.77 v _2174_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
    33    0.58    0.59    0.75    5.52 v _2174_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _1607_ (net)
                  0.71    0.15    5.67 v _3552_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.02    0.29    0.32    6.00 ^ _3552_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0847_ (net)
                  0.29    0.00    6.00 ^ _3553_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.02    0.15    0.12    6.11 v _3553_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _0848_ (net)
                  0.15    0.00    6.11 v _3554_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.12    0.36    6.47 v _3554_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0849_ (net)
                  0.12    0.00    6.47 v _3555_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.05    0.21    0.42    6.89 ^ _3555_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0850_ (net)
                  0.21    0.00    6.89 ^ _3556_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     4    0.10    0.17    0.14    7.03 v _3556_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         net322 (net)
                  0.17    0.00    7.03 v _3569_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     3    0.04    0.51    0.34    7.37 ^ _3569_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _0863_ (net)
                  0.51    0.00    7.37 ^ _3573_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.07    0.27    0.26    7.63 ^ _3573_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0866_ (net)
                  0.27    0.00    7.63 ^ _3622_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
     3    0.15    0.25    0.53    8.16 v _3622_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         net340 (net)
                  0.25    0.00    8.16 v _3630_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     4    0.05    0.31    0.22    8.39 ^ _3630_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _0922_ (net)
                  0.31    0.00    8.39 ^ _3704_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.01    0.18    0.10    8.48 v _3704_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _0993_ (net)
                  0.18    0.00    8.48 v _3705_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.35    8.83 v _3705_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0994_ (net)
                  0.11    0.00    8.83 v _3706_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.24    9.07 v _3706_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0995_ (net)
                  0.09    0.00    9.07 v _3707_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
    14    0.15    0.28    0.58    9.65 ^ _3707_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         net384 (net)
                  0.29    0.01    9.66 ^ _3711_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     3    0.04    0.26    0.17    9.82 v _3711_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _0999_ (net)
                  0.26    0.00    9.82 v _3712_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.19    0.17    9.99 ^ _3712_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _1000_ (net)
                  0.19    0.00    9.99 ^ _3713_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
     4    0.11    0.20    0.46   10.45 v _3713_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         net402 (net)
                  0.21    0.00   10.46 v _3751_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.06    0.25   10.71 ^ _3751_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _1036_ (net)
                  0.06    0.00   10.71 ^ _3753_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.11    0.23   10.94 ^ _3753_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _1038_ (net)
                  0.11    0.00   10.94 ^ _3754_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.07    0.20    0.37   11.31 v _3754_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         net292 (net)
                  0.20    0.00   11.31 v _4217_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.30    0.20   11.51 ^ _4217_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _1457_ (net)
                  0.30    0.00   11.51 ^ _4219_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
    56    0.13    0.31    0.49   12.00 v _4219_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         net310 (net)
                  0.31    0.02   12.02 v output310/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.02    0.21    0.84   12.86 v output310/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         result[122] (net)
                  0.21    0.00   12.86 v result[122] (out)
                                 12.86   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                -12.86   data arrival time
-----------------------------------------------------------------------------
                                  3.14   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: is_xor (input port clocked by clk)
Endpoint: result[122] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.07    0.00    0.00    4.00 v is_xor (in)
                                         is_xor (net)
                  0.00    0.00    4.00 v input8/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    91    1.72    0.11    0.14    4.14 v input8/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net8 (net)
                  1.55    0.63    4.77 v _2174_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
    33    0.58    0.59    0.75    5.52 v _2174_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _1607_ (net)
                  0.71    0.15    5.67 v _3552_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.02    0.29    0.32    6.00 ^ _3552_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0847_ (net)
                  0.29    0.00    6.00 ^ _3553_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.02    0.15    0.12    6.11 v _3553_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _0848_ (net)
                  0.15    0.00    6.11 v _3554_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.12    0.36    6.47 v _3554_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0849_ (net)
                  0.12    0.00    6.47 v _3555_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.05    0.21    0.42    6.89 ^ _3555_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0850_ (net)
                  0.21    0.00    6.89 ^ _3556_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     4    0.10    0.17    0.14    7.03 v _3556_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         net322 (net)
                  0.17    0.00    7.03 v _3569_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     3    0.04    0.51    0.34    7.37 ^ _3569_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _0863_ (net)
                  0.51    0.00    7.37 ^ _3573_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.07    0.27    0.26    7.63 ^ _3573_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0866_ (net)
                  0.27    0.00    7.63 ^ _3622_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
     3    0.15    0.25    0.53    8.16 v _3622_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         net340 (net)
                  0.25    0.00    8.16 v _3630_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     4    0.05    0.31    0.22    8.39 ^ _3630_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _0922_ (net)
                  0.31    0.00    8.39 ^ _3704_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.01    0.18    0.10    8.48 v _3704_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _0993_ (net)
                  0.18    0.00    8.48 v _3705_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.35    8.83 v _3705_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0994_ (net)
                  0.11    0.00    8.83 v _3706_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.24    9.07 v _3706_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0995_ (net)
                  0.09    0.00    9.07 v _3707_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
    14    0.15    0.28    0.58    9.65 ^ _3707_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         net384 (net)
                  0.29    0.01    9.66 ^ _3711_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     3    0.04    0.26    0.17    9.82 v _3711_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _0999_ (net)
                  0.26    0.00    9.82 v _3712_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.19    0.17    9.99 ^ _3712_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _1000_ (net)
                  0.19    0.00    9.99 ^ _3713_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
     4    0.11    0.20    0.46   10.45 v _3713_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         net402 (net)
                  0.21    0.00   10.46 v _3751_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.06    0.25   10.71 ^ _3751_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _1036_ (net)
                  0.06    0.00   10.71 ^ _3753_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.11    0.23   10.94 ^ _3753_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _1038_ (net)
                  0.11    0.00   10.94 ^ _3754_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.07    0.20    0.37   11.31 v _3754_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         net292 (net)
                  0.20    0.00   11.31 v _4217_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.30    0.20   11.51 ^ _4217_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _1457_ (net)
                  0.30    0.00   11.51 ^ _4219_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
    56    0.13    0.31    0.49   12.00 v _4219_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         net310 (net)
                  0.31    0.02   12.02 v output310/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.02    0.21    0.84   12.86 v output310/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         result[122] (net)
                  0.21    0.00   12.86 v result[122] (out)
                                 12.86   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                -12.86   data arrival time
-----------------------------------------------------------------------------
                                  3.14   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.7624716758728027

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2723

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.20439013838768005

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9161

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
12.8565

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
3.1435

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
24.450667

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.91e-02   1.41e-02   6.09e-07   3.32e-02 100.0%
Clock                 -8.45e-08   0.00e+00   1.04e-06   9.52e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.91e-02   1.41e-02   1.64e-06   3.32e-02 100.0%
                          57.6%      42.4%       0.0%
