

================================================================
== Vitis HLS Report for 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2'
================================================================
* Date:           Tue May 13 12:46:05 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        HLS_Convolution
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.840 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                     |
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+
    |   142897|   142897|  1.143 ms|  1.143 ms|  142893|  142893|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_39_1_VITIS_LOOP_40_2  |   142895|   142895|        21|          9|          1|  15876|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    447|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    190|    -|
|Register         |        -|    -|     460|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     460|    701|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln39_1_fu_161_p2       |         +|   0|  0|  17|          14|           1|
    |add_ln39_fu_173_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln40_fu_273_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln47_fu_361_p2         |         +|   0|  0|  10|          10|          10|
    |add_ln51_fu_322_p2         |         +|   0|  0|  14|          14|          14|
    |empty_25_fu_237_p2         |         +|   0|  0|  71|          64|          64|
    |empty_28_fu_258_p2         |         +|   0|  0|  71|          64|          64|
    |empty_fu_216_p2            |         +|   0|  0|  71|          64|          64|
    |sum_2_fu_377_p2            |         +|   0|  0|  12|          11|          11|
    |tmp2_fu_227_p2             |         +|   0|  0|  17|          14|           8|
    |tmp3_fu_248_p2             |         +|   0|  0|  17|          14|           9|
    |sub_ln47_1_fu_367_p2       |         -|   0|  0|  10|          10|          10|
    |sub_ln47_fu_289_p2         |         -|   0|  0|  14|           9|           9|
    |sub_ln51_fu_313_p2         |         -|   0|  0|  14|          14|          14|
    |tmp6_fu_340_p2             |         -|   0|  0|  14|           9|           9|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln39_fu_155_p2        |      icmp|   0|  0|  17|          14|          10|
    |icmp_ln40_fu_179_p2        |      icmp|   0|  0|  14|           7|           3|
    |ap_block_pp0_stage2_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001  |        or|   0|  0|   2|           1|           1|
    |select_ln39_1_fu_193_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln39_fu_185_p3      |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 447|         359|         322|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  53|         10|    1|         10|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_col_load             |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_row_load             |   9|          2|    7|         14|
    |col_fu_70                             |   9|          2|    7|         14|
    |gmem_blk_n_AR                         |   9|          2|    1|          2|
    |gmem_blk_n_R                          |   9|          2|    1|          2|
    |indvar_flatten_fu_78                  |   9|          2|   14|         28|
    |m_axi_gmem_ARADDR                     |  20|          4|   64|        256|
    |row_fu_74                             |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 190|         40|  128|        392|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln51_reg_487                  |  14|   0|   14|          0|
    |ap_CS_fsm                         |   9|   0|    9|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |col_fu_70                         |   7|   0|    7|          0|
    |gmem_addr_1_read_1_reg_467        |   8|   0|    8|          0|
    |gmem_addr_1_read_reg_462          |   8|   0|    8|          0|
    |gmem_addr_1_reg_440               |  64|   0|   64|          0|
    |gmem_addr_2_read_1_reg_477        |   8|   0|    8|          0|
    |gmem_addr_2_read_reg_472          |   8|   0|    8|          0|
    |gmem_addr_2_reg_446               |  64|   0|   64|          0|
    |gmem_addr_read_reg_457            |   8|   0|    8|          0|
    |gmem_addr_reg_434                 |  64|   0|   64|          0|
    |icmp_ln39_reg_415                 |   1|   0|    1|          0|
    |icmp_ln39_reg_415_pp0_iter1_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_78              |  14|   0|   14|          0|
    |row_fu_74                         |   7|   0|    7|          0|
    |select_ln39_1_reg_426             |   7|   0|    7|          0|
    |select_ln39_reg_419               |   7|   0|    7|          0|
    |sub_ln47_reg_482                  |   9|   0|    9|          0|
    |sum_2_reg_492                     |  11|   0|   11|          0|
    |sum_reg_452                       |   8|   0|    8|          0|
    |select_ln39_1_reg_426             |  64|  32|    7|          0|
    |select_ln39_reg_419               |  64|  32|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 460|  64|  346|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2|  return value|
|m_axi_gmem_AWVALID    |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWREADY    |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWADDR     |  out|   64|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWID       |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWLEN      |  out|   32|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWSIZE     |  out|    3|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWBURST    |  out|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWLOCK     |  out|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWCACHE    |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWPROT     |  out|    3|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWQOS      |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWREGION   |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWUSER     |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WVALID     |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WREADY     |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WDATA      |  out|    8|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WSTRB      |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WLAST      |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WID        |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WUSER      |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARVALID    |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARREADY    |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARADDR     |  out|   64|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARID       |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARLEN      |  out|   32|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARSIZE     |  out|    3|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARBURST    |  out|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARLOCK     |  out|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARCACHE    |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARPROT     |  out|    3|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARQOS      |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARREGION   |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARUSER     |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RVALID     |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RREADY     |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RDATA      |   in|    8|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RLAST      |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RID        |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RFIFONUM   |   in|   11|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RUSER      |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RRESP      |   in|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BVALID     |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BREADY     |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BRESP      |   in|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BID        |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BUSER      |   in|    1|       m_axi|                                             gmem|       pointer|
|out_image_x_address0  |  out|   14|   ap_memory|                                      out_image_x|         array|
|out_image_x_ce0       |  out|    1|   ap_memory|                                      out_image_x|         array|
|out_image_x_we0       |  out|    1|   ap_memory|                                      out_image_x|         array|
|out_image_x_d0        |  out|   11|   ap_memory|                                      out_image_x|         array|
|in_image              |   in|   64|     ap_none|                                         in_image|        scalar|
+----------------------+-----+-----+------------+-------------------------------------------------+--------------+

