<stg><name>radix_sort_unified_bucket.1.1_Pipeline_initialization</name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="19" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:3 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %input_r, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:4 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %input_r, void @p_str

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_2, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i19 0, i19 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i32 0, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
for.inc:0 %j_3 = load i19 %j

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc:2 %icmp_ln17 = icmp_eq  i19 %j_3, i19 500000

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 500000, i64 500000, i64 500000

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc:4 %add_ln17 = add i19 %j_3, i19 1

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln17 = br i1 %icmp_ln17, void %for.inc.split, void %bucket_pointer_initialization.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="19">
<![CDATA[
for.inc.split:0 %j_cast = zext i19 %j_3

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:1 %input_r_addr = getelementptr i32 %input_r, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="input_r_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="20">
<![CDATA[
for.inc.split:3 %input_r_load = load i20 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:18 %store_ln17 = store i19 %add_ln17, i19 %j

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="20">
<![CDATA[
for.inc.split:3 %input_r_load = load i20 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="32">
<![CDATA[
for.inc.split:4 %next_ith_radix = trunc i32 %input_r_load

]]></Node>
<StgValue><ssdm name="next_ith_radix"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %sorted_data_addr = getelementptr i32 %sorted_data, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="sorted_data_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
for.inc.split:6 %store_ln18 = store i32 %input_r_load, i19 %sorted_data_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:7 %zext_ln20 = zext i4 %next_ith_radix

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %bucket_sizes_addr = getelementptr i32 %bucket_sizes, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="bucket_sizes_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.split:10 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:11 %bucket_sizes_load = load i4 %bucket_sizes_addr

]]></Node>
<StgValue><ssdm name="bucket_sizes_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:12 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:17 %store_ln20 = store i64 %zext_ln20, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0">
<![CDATA[
bucket_pointer_initialization.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split:9 %reuse_reg_load = load i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:11 %bucket_sizes_load = load i4 %bucket_sizes_addr

]]></Node>
<StgValue><ssdm name="bucket_sizes_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:13 %reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %bucket_sizes_load

]]></Node>
<StgValue><ssdm name="reuse_select"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %add_ln20 = add i32 %reuse_select, i32 1

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.split:15 %store_ln20 = store i32 %add_ln20, i4 %bucket_sizes_addr

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:16 %store_ln20 = store i32 %add_ln20, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:19 %br_ln17 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="56" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="57" name="sorted_data" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sorted_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="bucket_sizes" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="bucket_sizes"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="60" from="StgValue_59" to="reuse_addr_reg" fromId="59" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_59" to="reuse_reg" fromId="59" toId="7">
</dataflow>
<dataflow id="62" from="StgValue_59" to="j" fromId="59" toId="8">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecBindPort" to="specbindport_ln0" fromId="63" toId="9">
</dataflow>
<dataflow id="65" from="input_r" to="specbindport_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="67" from="StgValue_66" to="specbindport_ln0" fromId="66" toId="9">
</dataflow>
<dataflow id="69" from="p_str" to="specbindport_ln0" fromId="68" toId="9">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecShared" to="specshared_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="72" from="input_r" to="specshared_ln0" fromId="56" toId="10">
</dataflow>
<dataflow id="73" from="p_str" to="specshared_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="74" toId="11">
</dataflow>
<dataflow id="76" from="input_r" to="specinterface_ln0" fromId="56" toId="11">
</dataflow>
<dataflow id="78" from="empty_2" to="specinterface_ln0" fromId="77" toId="11">
</dataflow>
<dataflow id="79" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="80" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="82" from="empty_0" to="specinterface_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="11">
</dataflow>
<dataflow id="85" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="86" from="empty_0" to="specinterface_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="87" from="empty_0" to="specinterface_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="88" from="empty_0" to="specinterface_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="89" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="90" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="91" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="92" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="93" from="empty_0" to="specinterface_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="94" from="empty_0" to="specinterface_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="95" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="11">
</dataflow>
<dataflow id="96" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="98" from="StgValue_97" to="store_ln0" fromId="97" toId="12">
</dataflow>
<dataflow id="99" from="j" to="store_ln0" fromId="8" toId="12">
</dataflow>
<dataflow id="100" from="StgValue_66" to="store_ln0" fromId="66" toId="13">
</dataflow>
<dataflow id="101" from="reuse_reg" to="store_ln0" fromId="7" toId="13">
</dataflow>
<dataflow id="103" from="StgValue_102" to="store_ln0" fromId="102" toId="14">
</dataflow>
<dataflow id="104" from="reuse_addr_reg" to="store_ln0" fromId="6" toId="14">
</dataflow>
<dataflow id="105" from="j" to="j_3" fromId="8" toId="16">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="106" toId="17">
</dataflow>
<dataflow id="108" from="StgValue_83" to="specpipeline_ln0" fromId="83" toId="17">
</dataflow>
<dataflow id="109" from="StgValue_66" to="specpipeline_ln0" fromId="66" toId="17">
</dataflow>
<dataflow id="110" from="StgValue_59" to="specpipeline_ln0" fromId="59" toId="17">
</dataflow>
<dataflow id="111" from="StgValue_66" to="specpipeline_ln0" fromId="66" toId="17">
</dataflow>
<dataflow id="112" from="p_str" to="specpipeline_ln0" fromId="68" toId="17">
</dataflow>
<dataflow id="113" from="j_3" to="icmp_ln17" fromId="16" toId="18">
</dataflow>
<dataflow id="115" from="StgValue_114" to="icmp_ln17" fromId="114" toId="18">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="116" toId="19">
</dataflow>
<dataflow id="119" from="StgValue_118" to="empty" fromId="118" toId="19">
</dataflow>
<dataflow id="120" from="StgValue_118" to="empty" fromId="118" toId="19">
</dataflow>
<dataflow id="121" from="StgValue_118" to="empty" fromId="118" toId="19">
</dataflow>
<dataflow id="122" from="j_3" to="add_ln17" fromId="16" toId="20">
</dataflow>
<dataflow id="124" from="StgValue_123" to="add_ln17" fromId="123" toId="20">
</dataflow>
<dataflow id="125" from="icmp_ln17" to="br_ln17" fromId="18" toId="21">
</dataflow>
<dataflow id="126" from="j_3" to="j_cast" fromId="16" toId="22">
</dataflow>
<dataflow id="127" from="input_r" to="input_r_addr" fromId="56" toId="23">
</dataflow>
<dataflow id="129" from="StgValue_128" to="input_r_addr" fromId="128" toId="23">
</dataflow>
<dataflow id="130" from="j_cast" to="input_r_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="131" from="input_r_addr" to="input_r_load" fromId="23" toId="24">
</dataflow>
<dataflow id="132" from="add_ln17" to="store_ln17" fromId="20" toId="25">
</dataflow>
<dataflow id="133" from="j" to="store_ln17" fromId="8" toId="25">
</dataflow>
<dataflow id="134" from="input_r_addr" to="input_r_load" fromId="23" toId="26">
</dataflow>
<dataflow id="135" from="input_r_load" to="next_ith_radix" fromId="26" toId="27">
</dataflow>
<dataflow id="136" from="sorted_data" to="sorted_data_addr" fromId="57" toId="28">
</dataflow>
<dataflow id="137" from="StgValue_128" to="sorted_data_addr" fromId="128" toId="28">
</dataflow>
<dataflow id="138" from="j_cast" to="sorted_data_addr" fromId="22" toId="28">
</dataflow>
<dataflow id="139" from="input_r_load" to="store_ln18" fromId="26" toId="29">
</dataflow>
<dataflow id="140" from="sorted_data_addr" to="store_ln18" fromId="28" toId="29">
</dataflow>
<dataflow id="141" from="next_ith_radix" to="zext_ln20" fromId="27" toId="30">
</dataflow>
<dataflow id="142" from="bucket_sizes" to="bucket_sizes_addr" fromId="58" toId="31">
</dataflow>
<dataflow id="143" from="StgValue_128" to="bucket_sizes_addr" fromId="128" toId="31">
</dataflow>
<dataflow id="144" from="zext_ln20" to="bucket_sizes_addr" fromId="30" toId="31">
</dataflow>
<dataflow id="145" from="reuse_addr_reg" to="reuse_addr_reg_load" fromId="6" toId="32">
</dataflow>
<dataflow id="146" from="bucket_sizes_addr" to="bucket_sizes_load" fromId="31" toId="33">
</dataflow>
<dataflow id="147" from="reuse_addr_reg_load" to="addr_cmp" fromId="32" toId="34">
</dataflow>
<dataflow id="148" from="zext_ln20" to="addr_cmp" fromId="30" toId="34">
</dataflow>
<dataflow id="149" from="zext_ln20" to="store_ln20" fromId="30" toId="35">
</dataflow>
<dataflow id="150" from="reuse_addr_reg" to="store_ln20" fromId="6" toId="35">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecLoopName" to="specloopname_ln17" fromId="151" toId="36">
</dataflow>
<dataflow id="154" from="empty_8" to="specloopname_ln17" fromId="153" toId="36">
</dataflow>
<dataflow id="155" from="reuse_reg" to="reuse_reg_load" fromId="7" toId="37">
</dataflow>
<dataflow id="156" from="bucket_sizes_addr" to="bucket_sizes_load" fromId="31" toId="38">
</dataflow>
<dataflow id="157" from="addr_cmp" to="reuse_select" fromId="34" toId="39">
</dataflow>
<dataflow id="158" from="reuse_reg_load" to="reuse_select" fromId="37" toId="39">
</dataflow>
<dataflow id="159" from="bucket_sizes_load" to="reuse_select" fromId="38" toId="39">
</dataflow>
<dataflow id="160" from="reuse_select" to="add_ln20" fromId="39" toId="40">
</dataflow>
<dataflow id="161" from="StgValue_59" to="add_ln20" fromId="59" toId="40">
</dataflow>
<dataflow id="162" from="add_ln20" to="store_ln20" fromId="40" toId="41">
</dataflow>
<dataflow id="163" from="bucket_sizes_addr" to="store_ln20" fromId="31" toId="41">
</dataflow>
<dataflow id="164" from="add_ln20" to="store_ln20" fromId="40" toId="42">
</dataflow>
<dataflow id="165" from="reuse_reg" to="store_ln20" fromId="7" toId="42">
</dataflow>
<dataflow id="166" from="icmp_ln17" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="167" from="addr_cmp" to="StgValue_4" fromId="34" toId="4">
</dataflow>
<dataflow id="168" from="icmp_ln17" to="StgValue_3" fromId="18" toId="3">
</dataflow>
</dataflows>


</stg>
