verilog xil_defaultlib --include "../../../../test_custom_IP1.gen/sources_1/bd/design_1/ipshared/4e49" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_reset_inv_0_0/sim/design_1_reset_inv_0_0.v" \
"../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \
"../../../bd/design_1/ipshared/5fab/hdl/GPIO_Control_Pat_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/5fab/hdl/GPIO_Control_Pat_v1_0.v" \
"../../../bd/design_1/ip/design_1_GPIO_Control_Pat_0_0/sim/design_1_GPIO_Control_Pat_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
