---
title: Semiconductor
date: 2020-05-27
layout: post
tags: cmos
---

<table width="98%" border="0px">
	<tr><td width="50%"><img src="/px/chips/collaert-5nm-below.png"</td>
		<td width="50%"><img src="/px/chips/power-curve-wlan-system.png"></td></tr>
	<tr><td width="50%"><img src="/px/chips/soft-edge-flipflops.png"></td>
		<td width="50%"><img src="/px/chips/7nm-finfet-cross-section.png"></td></tr>
</table>
<p>Here's a sampling of papers and presentations on cutting-edge (7nm and below) chip design topics.</p>

<div style="column-count: 2;">

<div class="textcard">
	<strong>
		<a href="/pdfs/chips/SEMICON_Taiwan_2016_collaert.pdf">
	Device Architectures, 5nm and beyond (Nadine Collaert, Semicon Taiwan 2016)</a></strong><br>
	<img src="/px/chips/collaert-5nm-below.png" width="98%">
	Intro<br>
	Beyond FinFETs<br>
	High Mobility Materials<br>
	New Switching Mechanisms<br>
	Summary<br>
</div>

<div class="textcard">
	<strong>
		<a href="/pdfs/chips/cmos-power-mgmt-reinf-learning-dac11.pdf">
	Power Management via Reinforcement Learning (DAC 2011)</a></strong><br>
	<img src="/px/chips/power-curve-wlan-system.png" width="98%">
	Intro<br>
	Theory (semi-Markov decision process = SMDP)<br>
	System Model<br>
	Results<br>
	Conclusion<br>
</div>

<div class="textcard">
	<strong>
		<a href="/pdfs/chips/cmos-flipflop-pipeline-vlsi13.pdf">
	Power Management via Reinforcement Learning (DAC 2011)</a></strong><br>
	<img src="/px/chips/soft-edge-flipflops.png" width="98%">
	Intro<br>
	Soft-Edge Flip Flop (SEFF) Pipelines<br>
	Near-Threshold Regime<br>
	Optimization<br>
	Experimental Results<br>
	Conclusion<br>
</div>

<div class="textcard">
	<strong>
		<a href="/pdfs/chips/cmos-7nm-vs-finfet-edited.pdf">
	Performance: 7nm FinFETs vs Conventional Bulk CMOS</a></strong><br>
	<img src="/px/chips/7nm-finfet-cross-section.png" width="98%">
	Intro<br>
	7nm FinFET Technology Description<br>
	Standard Cell Library Characterization<br>
	Power Consumption<br>
	Synthesis Results<br>
	Conclusion<br>
</div>

</div>
