<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="riscv_cpu_behav.wdb" id="1">
         <top_modules>
            <top_module name="\$unit_uart_sv_268663580 " />
            <top_module name="glbl" />
            <top_module name="ipif_pkg" />
            <top_module name="lib_pkg" />
            <top_module name="riscv_cpu" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="1,824.880 ns"></ZoomStartTime>
      <ZoomEndTime time="2,192.652 ns"></ZoomEndTime>
      <Cursor1Time time="1,979.564 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="196"></NameColumnWidth>
      <ValueColumnWidth column_width="98"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="47" />
   <wvobject type="logic" fp_name="/riscv_cpu/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/rst_n">
      <obj_property name="ElementShortName">rst_n</obj_property>
      <obj_property name="ObjectShortName">rst_n</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu/data_memory_multicycle_0/state">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">state[3:0]</obj_property>
      <obj_property name="ObjectShortName">state[3:0]</obj_property>
      <obj_property name="label">data_state[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu/data_memory_multicycle_0/if_inst">
      <obj_property name="ElementShortName">if_inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">if_inst[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu/data_memory_multicycle_0/mem_data_rdata">
      <obj_property name="ElementShortName">mem_data_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_data_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/stall_unit_0/hazard_stall">
      <obj_property name="ElementShortName">hazard_stall</obj_property>
      <obj_property name="ObjectShortName">hazard_stall</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/stall_unit_0/mem_stall">
      <obj_property name="ElementShortName">mem_stall</obj_property>
      <obj_property name="ObjectShortName">mem_stall</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/stall_unit_0/if_stall">
      <obj_property name="ElementShortName">if_stall</obj_property>
      <obj_property name="ObjectShortName">if_stall</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/mem_data_read_data_valid">
      <obj_property name="ElementShortName">mem_data_read_data_valid</obj_property>
      <obj_property name="ObjectShortName">mem_data_read_data_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/mem_data_MemRead">
      <obj_property name="ElementShortName">mem_data_MemRead</obj_property>
      <obj_property name="ObjectShortName">mem_data_MemRead</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/id_MemRead">
      <obj_property name="ElementShortName">id_MemRead</obj_property>
      <obj_property name="ObjectShortName">id_MemRead</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/ex_MemRead">
      <obj_property name="ElementShortName">ex_MemRead</obj_property>
      <obj_property name="ObjectShortName">ex_MemRead</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/mem_MemRead">
      <obj_property name="ElementShortName">mem_MemRead</obj_property>
      <obj_property name="ObjectShortName">mem_MemRead</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu/wb_reg_write_data">
      <obj_property name="ElementShortName">wb_reg_write_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">wb_reg_write_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/PCWrite_final">
      <obj_property name="ElementShortName">PCWrite_final</obj_property>
      <obj_property name="ObjectShortName">PCWrite_final</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/if_id_Write">
      <obj_property name="ElementShortName">if_id_Write</obj_property>
      <obj_property name="ObjectShortName">if_id_Write</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/id_ex_Write">
      <obj_property name="ElementShortName">id_ex_Write</obj_property>
      <obj_property name="ObjectShortName">id_ex_Write</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/ex_mem_Write">
      <obj_property name="ElementShortName">ex_mem_Write</obj_property>
      <obj_property name="ObjectShortName">ex_mem_Write</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/mem_wb_Write">
      <obj_property name="ElementShortName">mem_wb_Write</obj_property>
      <obj_property name="ObjectShortName">mem_wb_Write</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/hazard_control_mux_sel">
      <obj_property name="ElementShortName">hazard_control_mux_sel</obj_property>
      <obj_property name="ObjectShortName">hazard_control_mux_sel</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/id_RegWrite">
      <obj_property name="ElementShortName">id_RegWrite</obj_property>
      <obj_property name="ObjectShortName">id_RegWrite</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/mux_id_RegWrite">
      <obj_property name="ElementShortName">mux_id_RegWrite</obj_property>
      <obj_property name="ObjectShortName">mux_id_RegWrite</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/ex_RegWrite">
      <obj_property name="ElementShortName">ex_RegWrite</obj_property>
      <obj_property name="ObjectShortName">ex_RegWrite</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/mem_RegWrite">
      <obj_property name="ElementShortName">mem_RegWrite</obj_property>
      <obj_property name="ObjectShortName">mem_RegWrite</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/wb_RegWrite">
      <obj_property name="ElementShortName">wb_RegWrite</obj_property>
      <obj_property name="ObjectShortName">wb_RegWrite</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu/mem_alu_out">
      <obj_property name="ElementShortName">mem_alu_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_alu_out[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu/pc_current">
      <obj_property name="ElementShortName">pc_current[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_current[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/branch_unit_0/branch_taken">
      <obj_property name="ElementShortName">branch_taken</obj_property>
      <obj_property name="ObjectShortName">branch_taken</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu/branch_unit_0/pc_branch_target">
      <obj_property name="ElementShortName">pc_branch_target[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_branch_target[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu/pc_next">
      <obj_property name="ElementShortName">pc_next[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_next[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu/if_inst">
      <obj_property name="ElementShortName">if_inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">if_inst[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu/id_inst">
      <obj_property name="ElementShortName">id_inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">id_inst[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu/ex_inst">
      <obj_property name="ElementShortName">ex_inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">ex_inst[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu/mem_inst">
      <obj_property name="ElementShortName">mem_inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_inst[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu/reg_file_0/registers">
      <obj_property name="ElementShortName">registers[0:31][31:0]</obj_property>
      <obj_property name="ObjectShortName">registers[0:31][31:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/if_id_Write">
      <obj_property name="ElementShortName">if_id_Write</obj_property>
      <obj_property name="ObjectShortName">if_id_Write</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/id_ex_Write">
      <obj_property name="ElementShortName">id_ex_Write</obj_property>
      <obj_property name="ObjectShortName">id_ex_Write</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/ex_mem_Write">
      <obj_property name="ElementShortName">ex_mem_Write</obj_property>
      <obj_property name="ObjectShortName">ex_mem_Write</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/mem_wb_Write">
      <obj_property name="ElementShortName">mem_wb_Write</obj_property>
      <obj_property name="ObjectShortName">mem_wb_Write</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/PCWrite">
      <obj_property name="ElementShortName">PCWrite</obj_property>
      <obj_property name="ObjectShortName">PCWrite</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/if_Flush">
      <obj_property name="ElementShortName">if_Flush</obj_property>
      <obj_property name="ObjectShortName">if_Flush</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/id_Flush">
      <obj_property name="ElementShortName">id_Flush</obj_property>
      <obj_property name="ObjectShortName">id_Flush</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/pc_branch_sel">
      <obj_property name="ElementShortName">pc_branch_sel</obj_property>
      <obj_property name="ObjectShortName">pc_branch_sel</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_cpu/pc_branch_target">
      <obj_property name="ElementShortName">pc_branch_target[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_branch_target[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/uart_tx">
      <obj_property name="ElementShortName">uart_tx</obj_property>
      <obj_property name="ObjectShortName">uart_tx</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/uart_rx">
      <obj_property name="ElementShortName">uart_rx</obj_property>
      <obj_property name="ObjectShortName">uart_rx</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_cpu/uart_0/uart_interrupt">
      <obj_property name="ElementShortName">uart_interrupt</obj_property>
      <obj_property name="ObjectShortName">uart_interrupt</obj_property>
   </wvobject>
</wave_config>
