scenario: Basic State Transitions x=0
description: Test all state transitions when x=0: 000->000, 001->001, 010->010, 011->001, 100->011

scenario: Basic State Transitions x=1
description: Test all state transitions when x=1: 000->001, 001->100, 010->001, 011->010, 100->100

scenario: Output Generation
description: Verify output z is 1 only for states 011 and 100, and 0 for states 000, 001, and 010

scenario: Invalid State Handling
description: Test behavior with invalid states (101,110,111) to verify system response

scenario: Multiple Clock Cycles
description: Run sequential transitions over multiple clock cycles to verify sustained operation

scenario: Rapid Input Changes
description: Toggle input x rapidly to verify proper state transitions and no glitches

scenario: State Loops
description: Test circular paths through states to verify proper sequencing and output generation

scenario: Clock Edge Sensitivity
description: Verify state transitions occur only on rising clock edges and maintain stability between edges
