{
   "ActiveEmotionalView":"Reduced Jogs",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port diff_clock_rtl -pg 1 -lvl 0 -x 0 -y 370 -defaultsOSRD
preplace port arduino_a0_a5 -pg 1 -lvl 8 -x 2550 -y 380 -defaultsOSRD
preplace port uart_rtl -pg 1 -lvl 8 -x 2550 -y 520 -defaultsOSRD
preplace port port-id_reset_rtl -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace inst image_pros_0 -pg 1 -lvl 6 -x 2095 -y 90 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 4 -x 1190 -y 500 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -x 1720 -y 504 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 5 -x 1720 -y 214 -defaultsOSRD
preplace inst microblaze_0_axi_intc -pg 1 -lvl 3 -x 800 -y 470 -defaultsOSRD
preplace inst microblaze_0_xlconcat -pg 1 -lvl 2 -x 460 -y 480 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 3 -x 800 -y 680 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -x 140 -y 380 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -x 460 -y 330 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 6 -x 2095 -y 380 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 6 -x 2095 -y 240 -defaultsOSRD
preplace inst axi_uart16550_0 -pg 1 -lvl 6 -x 2095 -y 530 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 7 -x 2395 -y 240 -defaultsOSRD
preplace netloc clk_wiz_1_locked 1 1 1 280 370n
preplace netloc mdm_1_debug_sys_rst 1 0 4 20 450 270 610 NJ 610 930
preplace netloc microblaze_0_Clk 1 1 5 260 550 650 350 940 590 1460 414 1890
preplace netloc microblaze_0_intr 1 2 1 NJ 480
preplace netloc reset_rtl_1 1 0 2 NJ 310 NJ
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 3 N 310 NJ 310 1440J
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 2 660 360 930
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 4 640 600 NJ 600 1480 584 1900
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 N 230
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 6 1 N 250
preplace netloc axi_gpio_0_GPIO 1 6 2 NJ 380 NJ
preplace netloc axi_uart16550_0_UART 1 6 2 NJ 520 NJ
preplace netloc diff_clock_rtl_1 1 0 1 NJ 370
preplace netloc microblaze_0_axi_dp 1 4 1 1430 74n
preplace netloc microblaze_0_axi_periph_M01_AXI 1 5 1 1880 60n
preplace netloc microblaze_0_axi_periph_M02_AXI 1 5 1 1910 214n
preplace netloc microblaze_0_axi_periph_M03_AXI 1 5 1 1880 234n
preplace netloc microblaze_0_axi_periph_M04_AXI 1 5 1 1870 254n
preplace netloc microblaze_0_debug 1 3 1 950 490n
preplace netloc microblaze_0_dlmb_1 1 4 1 1450 474n
preplace netloc microblaze_0_ilmb_1 1 4 1 1470 494n
preplace netloc microblaze_0_intc_axi 1 2 4 670 20 NJ 20 1430J 14 1870
preplace netloc microblaze_0_interrupt 1 3 1 N 470
levelinfo -pg 1 0 140 460 800 1190 1720 2095 2395 2550
pagesize -pg 1 -db -bbox -sgen -140 0 2710 2270
",
   "Color Coded_ScaleFactor":"1.51917",
   "Color Coded_TopLeft":"777,105",
   "Default View_Layers":"/rst_clk_wiz_1_100M_peripheral_aresetn:true|/mdm_1_debug_sys_rst:true|/rst_clk_wiz_1_100M_bus_struct_reset:true|/microblaze_0_Clk:true|/rst_clk_wiz_1_100M_mb_reset:true|/reset_rtl_1:true|",
   "Default View_ScaleFactor":"0.567026",
   "Default View_TopLeft":"-139,-339",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/rst_clk_wiz_1_100M_peripheral_aresetn:false|/mdm_1_debug_sys_rst:false|/rst_clk_wiz_1_100M_bus_struct_reset:false|/microblaze_0_Clk:false|/rst_clk_wiz_1_100M_mb_reset:false|/reset_rtl_1:false|",
   "Interfaces View_ScaleFactor":"0.733077",
   "Interfaces View_TopLeft":"-139,-322",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port diff_clock_rtl -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace port arduino_a0_a5 -pg 1 -lvl 8 -x 2460 -y 440 -defaultsOSRD
preplace port port-id_sys_clk -pg 1 -lvl 0 -x 0 -y 540 -defaultsOSRD
preplace port port-id_sys_reset -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace inst image_pros_0 -pg 1 -lvl 6 -x 2020 -y 100 -swap {18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 0 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40} -defaultsOSRD -pinY s_axi_control 20L -pinY src 0L -pinY dst 0R -pinY ap_clk 40L -pinY ap_rst_n 60L -pinY interrupt 20R
preplace inst microblaze_0 -pg 1 -lvl 4 -x 1260 -y 260 -swap {0 1 2 3 16 5 6 7 8 9 10 11 12 13 14 15 25 17 18 19 20 21 22 23 24 4 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56} -defaultsOSRD -pinY INTERRUPT 0L -pinY DLMB 400R -pinY ILMB 420R -pinY M_AXI_DP 0R -pinY DEBUG 380L -pinY Clk 400L -pinY Reset 420L
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -x 1690 -y 660 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 27 26} -defaultsOSRD -pinY DLMB 0L -pinY ILMB 20L -pinY LMB_Clk 60L -pinY SYS_Rst 40L
preplace inst microblaze_0_axi_periph -pg 1 -lvl 5 -x 1690 -y 100 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 143 137 144 138 145 139 146 140 147 141 148 142 149} -defaultsOSRD -pinY S00_AXI 160L -pinY M00_AXI 0R -pinY M01_AXI 20R -pinY M02_AXI 160R -pinY M03_AXI 300R -pinY M04_AXI 440R -pinY ACLK 180L -pinY ARESETN 320L -pinY S00_ACLK 200L -pinY S00_ARESETN 340L -pinY M00_ACLK 220L -pinY M00_ARESETN 360L -pinY M01_ACLK 240L -pinY M01_ARESETN 380L -pinY M02_ACLK 260L -pinY M02_ARESETN 400L -pinY M03_ACLK 280L -pinY M03_ARESETN 420L -pinY M04_ACLK 300L -pinY M04_ARESETN 440L
preplace inst microblaze_0_axi_intc -pg 1 -lvl 3 -x 830 -y 160 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 25 23 24 26 22} -defaultsOSRD -pinY s_axi 0L -pinY interrupt 100R -pinY s_axi_aclk 320L -pinY s_axi_aresetn 280L -pinBusY intr 300L -pinY processor_clk 340L -pinY processor_rst 20L
preplace inst microblaze_0_xlconcat -pg 1 -lvl 2 -x 460 -y 460 -defaultsOSRD -pinBusY In0 0L -pinBusY In1 20L -pinBusY dout 0R
preplace inst mdm_1 -pg 1 -lvl 3 -x 830 -y 640 -defaultsOSRD -pinY MBDEBUG_0 0R -pinY Debug_SYS_Rst 20R
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -x 460 -y 60 -swap {3 0 2 4 1 6 5 7 8 9} -defaultsOSRD -pinY slowest_sync_clk 280L -pinY ext_reset_in 180L -pinY aux_reset_in 260L -pinY mb_debug_sys_rst 300L -pinY dcm_locked 240L -pinY mb_reset 40R -pinBusY bus_struct_reset 0R -pinBusY peripheral_reset 60R -pinBusY interconnect_aresetn 80R -pinBusY peripheral_aresetn 300R
preplace inst axi_gpio_0 -pg 1 -lvl 6 -x 2020 -y 400 -defaultsOSRD -pinY S_AXI 0L -pinY GPIO 40R -pinY s_axi_aclk 20L -pinY s_axi_aresetn 40L
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 6 -x 2020 -y 260 -defaultsOSRD -pinY S_AXI 0L -pinY BRAM_PORTA 0R -pinY BRAM_PORTB 20R -pinY s_axi_aclk 20L -pinY s_axi_aresetn 40L
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 7 -x 2310 -y 260 -defaultsOSRD -pinY BRAM_PORTA 0L -pinY BRAM_PORTB 20L -pinY rsta_busy 0R -pinY rstb_busy 20R
preplace netloc clk_wiz_1_locked 1 1 1 N 300
preplace netloc mdm_1_debug_sys_rst 1 1 3 180 580 NJ 580 960
preplace netloc microblaze_0_Clk 1 0 6 N 540 160 540 660 80 1020 740 1500 600 1840
preplace netloc microblaze_0_intr 1 2 1 NJ 460
preplace netloc reset_rtl_1 1 0 2 NJ 240 NJ
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 3 NJ 60 NJ 60 1520J
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 2 680 100 1000
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 4 640 560 980J 760 1540 770 1860
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 N 260
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 6 1 N 280
preplace netloc axi_gpio_0_GPIO 1 6 2 NJ 440 NJ
preplace netloc microblaze_0_axi_dp 1 4 1 N 260
preplace netloc microblaze_0_axi_periph_M01_AXI 1 5 1 N 120
preplace netloc microblaze_0_axi_periph_M02_AXI 1 5 1 N 260
preplace netloc microblaze_0_axi_periph_M03_AXI 1 5 1 N 400
preplace netloc microblaze_0_debug 1 3 1 N 640
preplace netloc microblaze_0_dlmb_1 1 4 1 N 660
preplace netloc microblaze_0_ilmb_1 1 4 1 N 680
preplace netloc microblaze_0_intc_axi 1 2 4 700 40 NJ 40 NJ 40 1840
preplace netloc microblaze_0_interrupt 1 3 1 N 260
levelinfo -pg 1 0 140 460 830 1260 1690 2020 2310 2460
pagesize -pg 1 -db -bbox -sgen -140 -20 2620 780
",
   "Reduced Jogs_ScaleFactor":"1.0",
   "Reduced Jogs_TopLeft":"1608,303",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port diff_clock_rtl -pg 1 -lvl 0 -x 0 -y 370 -defaultsOSRD
preplace port arduino_a0_a5 -pg 1 -lvl 8 -x 2400 -y 380 -defaultsOSRD
preplace port uart_rtl -pg 1 -lvl 8 -x 2400 -y 520 -defaultsOSRD
preplace port port-id_reset_rtl -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace inst image_pros_0 -pg 1 -lvl 6 -x 1950 -y 90 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 4 -x 1190 -y 500 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -x 1610 -y 510 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 5 -x 1610 -y 220 -defaultsOSRD
preplace inst microblaze_0_axi_intc -pg 1 -lvl 3 -x 800 -y 470 -defaultsOSRD
preplace inst microblaze_0_xlconcat -pg 1 -lvl 2 -x 460 -y 480 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 3 -x 800 -y 680 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -x 140 -y 380 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -x 460 -y 330 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 6 -x 1950 -y 380 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 6 -x 1950 -y 240 -defaultsOSRD
preplace inst axi_uart16550_0 -pg 1 -lvl 6 -x 1950 -y 530 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 7 -x 2250 -y 240 -defaultsOSRD
preplace netloc clk_wiz_1_locked 1 1 1 280 370n
preplace netloc mdm_1_debug_sys_rst 1 0 4 20 450 270 610 NJ 610 930
preplace netloc microblaze_0_Clk 1 1 5 260 550 650 350 940 590 1450 420 1780
preplace netloc microblaze_0_intr 1 2 1 NJ 480
preplace netloc reset_rtl_1 1 0 2 NJ 310 NJ
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 3 N 310 NJ 310 1440J
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 2 660 360 930
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 4 640 600 NJ 600 1460 590 1790
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 N 230
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 6 1 N 250
preplace netloc axi_gpio_0_GPIO 1 6 2 NJ 380 NJ
preplace netloc axi_uart16550_0_UART 1 6 2 NJ 520 NJ
preplace netloc diff_clock_rtl_1 1 0 1 NJ 370
preplace netloc microblaze_0_axi_dp 1 4 1 1430 80n
preplace netloc microblaze_0_axi_periph_M01_AXI 1 5 1 1770 60n
preplace netloc microblaze_0_axi_periph_M02_AXI 1 5 1 N 220
preplace netloc microblaze_0_axi_periph_M03_AXI 1 5 1 1770 240n
preplace netloc microblaze_0_axi_periph_M04_AXI 1 5 1 1760 260n
preplace netloc microblaze_0_debug 1 3 1 950 490n
preplace netloc microblaze_0_dlmb_1 1 4 1 N 480
preplace netloc microblaze_0_ilmb_1 1 4 1 N 500
preplace netloc microblaze_0_intc_axi 1 2 4 670 20 NJ 20 NJ 20 1760
preplace netloc microblaze_0_interrupt 1 3 1 N 470
levelinfo -pg 1 0 140 460 800 1190 1610 1950 2250 2400
pagesize -pg 1 -db -bbox -sgen -140 0 2560 750
"
}
{
   "da_axi4_cnt":"4",
   "da_board_cnt":"5",
   "da_bram_cntlr_cnt":"2",
   "da_mb_cnt":"1"
}
