$date
	Wed Oct  4 17:14:08 2017
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module Top $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module xo $end
$var wire 1 " a $end
$var wire 1 $ and_1 $end
$var wire 1 % and_2 $end
$var wire 1 # b $end
$var wire 1 & or_1 $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#50
1!
1&
1$
1#
#150
1%
0$
0#
1"
#250
0!
0&
0%
1#
#350
0#
0"
#400
