Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ramController.ngc ...
WARNING:NetListWriters:298 - No output is written to ramController.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Madd__old_addr1_3_cy<16 : 0> on block
   ramController is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file ramController.edif ...
ngc2edif: Total memory usage is 115312 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ramController.ngc ...
WARNING:NetListWriters:298 - No output is written to ramController.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Madd__old_addr1_3_cy<16 : 0> on block
   ramController is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file ramController.edif ...
ngc2edif: Total memory usage is 114760 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ramController.ngc ...
WARNING:NetListWriters:298 - No output is written to ramController.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Madd__old_addr1_3_cy<16 : 0> on block
   ramController is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file ramController.edif ...
ngc2edif: Total memory usage is 114952 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ramController.ngc ...
WARNING:NetListWriters:298 - No output is written to ramController.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Madd__old_addr1_3_cy<16 : 0> on block
   ramController is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file ramController.edif ...
ngc2edif: Total memory usage is 114888 kilobytes

