Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.08 secs
 
--> Reading design: RS_Decoder.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RS_Decoder.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RS_Decoder"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : RS_Decoder
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\my_files\course\projects\RS_decoder\VHDL\RS_Decoder\z_Calculator.vhd" into library work
Parsing entity <z_Calculator>.
Parsing architecture <Behavioral> of entity <z_calculator>.
Parsing VHDL file "D:\my_files\course\projects\RS_decoder\VHDL\RS_Decoder\Syndrom.vhd" into library work
Parsing entity <Syndrom>.
Parsing architecture <Behavioral> of entity <syndrom>.
Parsing VHDL file "D:\my_files\course\projects\RS_decoder\VHDL\RS_Decoder\error_Magnitude.vhd" into library work
Parsing entity <error_Magnitude>.
Parsing architecture <Behavioral> of entity <error_magnitude>.
Parsing VHDL file "D:\my_files\course\projects\RS_decoder\VHDL\RS_Decoder\Error_Locator_Calculator.vhd" into library work
Parsing entity <Error_Locator_Calculator>.
Parsing architecture <Behavioral> of entity <error_locator_calculator>.
Parsing VHDL file "D:\my_files\course\projects\RS_decoder\VHDL\RS_Decoder\Error_Locations.vhd" into library work
Parsing entity <Error_Locations>.
Parsing architecture <Behavioral> of entity <error_locations>.
Parsing VHDL file "D:\my_files\course\projects\RS_decoder\VHDL\RS_Decoder\RS_Decoder.vhd" into library work
Parsing entity <RS_Decoder>.
Parsing architecture <Behavioral> of entity <rs_decoder>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <RS_Decoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <Syndrom> (architecture <Behavioral>) from library <work>.

Elaborating entity <Error_Locator_Calculator> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "D:\my_files\course\projects\RS_decoder\VHDL\RS_Decoder\Error_Locator_Calculator.vhd" Line 206. Case statement is complete. others clause is never selected

Elaborating entity <Error_Locations> (architecture <Behavioral>) from library <work>.

Elaborating entity <z_Calculator> (architecture <Behavioral>) from library <work>.

Elaborating entity <error_Magnitude> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <RS_Decoder>.
    Related source file is "D:\my_files\course\projects\RS_decoder\VHDL\RS_Decoder\RS_Decoder.vhd".
    Found 1024x8-bit single-port RAM <Mram_FIFO> for signal <FIFO>.
    Found 3-bit register for signal <i>.
    Found 1-bit register for signal <reset_all>.
    Found 8-bit register for signal <msg_out>.
    Found 1-bit register for signal <reset_last>.
    Found 8-bit register for signal <S1>.
    Found 8-bit register for signal <S2>.
    Found 8-bit register for signal <S3>.
    Found 8-bit register for signal <S4>.
    Found 8-bit register for signal <S5>.
    Found 8-bit register for signal <S6>.
    Found 8-bit register for signal <S7>.
    Found 8-bit register for signal <S8>.
    Found 8-bit register for signal <S9>.
    Found 8-bit register for signal <S10>.
    Found 8-bit register for signal <S11>.
    Found 8-bit register for signal <S12>.
    Found 8-bit register for signal <S13>.
    Found 8-bit register for signal <S14>.
    Found 8-bit register for signal <S15>.
    Found 8-bit register for signal <S16>.
    Found 8-bit register for signal <S1_1>.
    Found 8-bit register for signal <S2_1>.
    Found 8-bit register for signal <S3_1>.
    Found 8-bit register for signal <S4_1>.
    Found 8-bit register for signal <S5_1>.
    Found 8-bit register for signal <S6_1>.
    Found 8-bit register for signal <S7_1>.
    Found 8-bit register for signal <S8_1>.
    Found 8-bit register for signal <S9_1>.
    Found 8-bit register for signal <S10_1>.
    Found 8-bit register for signal <S11_1>.
    Found 8-bit register for signal <S12_1>.
    Found 8-bit register for signal <S13_1>.
    Found 8-bit register for signal <S14_1>.
    Found 8-bit register for signal <S15_1>.
    Found 8-bit register for signal <S16_1>.
    Found 8-bit register for signal <S1_2>.
    Found 8-bit register for signal <S2_2>.
    Found 8-bit register for signal <S3_2>.
    Found 8-bit register for signal <S4_2>.
    Found 8-bit register for signal <S5_2>.
    Found 8-bit register for signal <S6_2>.
    Found 8-bit register for signal <S7_2>.
    Found 8-bit register for signal <S8_2>.
    Found 8-bit register for signal <S9_2>.
    Found 8-bit register for signal <S10_2>.
    Found 8-bit register for signal <S11_2>.
    Found 8-bit register for signal <S12_2>.
    Found 8-bit register for signal <S13_2>.
    Found 8-bit register for signal <S14_2>.
    Found 8-bit register for signal <S15_2>.
    Found 8-bit register for signal <S16_2>.
    Found 8-bit register for signal <Sigma10>.
    Found 8-bit register for signal <Sigma20>.
    Found 8-bit register for signal <Sigma30>.
    Found 8-bit register for signal <Sigma40>.
    Found 8-bit register for signal <Sigma50>.
    Found 8-bit register for signal <Sigma60>.
    Found 8-bit register for signal <Sigma70>.
    Found 8-bit register for signal <Sigma80>.
    Found 8-bit register for signal <Sigma11>.
    Found 8-bit register for signal <Sigma21>.
    Found 8-bit register for signal <Sigma31>.
    Found 8-bit register for signal <Sigma41>.
    Found 8-bit register for signal <Sigma51>.
    Found 8-bit register for signal <Sigma61>.
    Found 8-bit register for signal <Sigma71>.
    Found 8-bit register for signal <Sigma81>.
    Found 8-bit register for signal <loc11>.
    Found 8-bit register for signal <loc21>.
    Found 8-bit register for signal <loc31>.
    Found 8-bit register for signal <loc41>.
    Found 8-bit register for signal <loc51>.
    Found 8-bit register for signal <loc61>.
    Found 8-bit register for signal <loc71>.
    Found 8-bit register for signal <loc81>.
    Found 8-bit register for signal <el<0>>.
    Found 8-bit register for signal <el<1>>.
    Found 8-bit register for signal <el<2>>.
    Found 8-bit register for signal <el<3>>.
    Found 8-bit register for signal <el<4>>.
    Found 8-bit register for signal <el<5>>.
    Found 8-bit register for signal <el<6>>.
    Found 8-bit register for signal <el<7>>.
    Found 8-bit register for signal <em<0>>.
    Found 8-bit register for signal <em<1>>.
    Found 8-bit register for signal <em<2>>.
    Found 8-bit register for signal <em<3>>.
    Found 8-bit register for signal <em<4>>.
    Found 8-bit register for signal <em<5>>.
    Found 8-bit register for signal <em<6>>.
    Found 8-bit register for signal <em<7>>.
    Found 10-bit register for signal <address>.
    Found 8-bit adder for signal <address[7]_GND_8_o_add_3_OUT> created at line 483.
    Found 3-bit adder for signal <i[2]_GND_8_o_add_9_OUT> created at line 485.
    Found 10-bit adder for signal <address[9]_GND_8_o_add_14_OUT> created at line 491.
    Found 10-bit adder for signal <address[9]_GND_8_o_add_15_OUT> created at line 495.
    Found 8-bit subtractor for signal <GND_8_o_GND_8_o_sub_154_OUT<7:0>> created at line 596.
    Found 8-bit subtractor for signal <GND_8_o_GND_8_o_sub_155_OUT<7:0>> created at line 597.
    Found 8-bit subtractor for signal <GND_8_o_GND_8_o_sub_156_OUT<7:0>> created at line 598.
    Found 8-bit subtractor for signal <GND_8_o_GND_8_o_sub_157_OUT<7:0>> created at line 599.
    Found 8-bit subtractor for signal <GND_8_o_GND_8_o_sub_158_OUT<7:0>> created at line 600.
    Found 8-bit subtractor for signal <GND_8_o_GND_8_o_sub_159_OUT<7:0>> created at line 601.
    Found 8-bit subtractor for signal <GND_8_o_GND_8_o_sub_160_OUT<7:0>> created at line 602.
    Found 8-bit subtractor for signal <GND_8_o_GND_8_o_sub_161_OUT<7:0>> created at line 603.
    Found 8-bit 8-to-1 multiplexer for signal <i[2]_el[7][7]_wide_mux_4_OUT> created at line 483.
    Found 8-bit 8-to-1 multiplexer for signal <i[2]_em[7][7]_wide_mux_7_OUT> created at line 484.
    Found 8-bit comparator equal for signal <address[7]_i[2]_equal_6_o> created at line 483
    Summary:
	inferred   1 RAM(s).
	inferred  11 Adder/Subtractor(s).
	inferred 727 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <RS_Decoder> synthesized.

Synthesizing Unit <Syndrom>.
    Related source file is "D:\my_files\course\projects\RS_decoder\VHDL\RS_Decoder\Syndrom.vhd".
    Found 8-bit register for signal <S<2>>.
    Found 8-bit register for signal <S<3>>.
    Found 8-bit register for signal <S<4>>.
    Found 8-bit register for signal <S<5>>.
    Found 8-bit register for signal <S<6>>.
    Found 8-bit register for signal <S<7>>.
    Found 8-bit register for signal <S<8>>.
    Found 8-bit register for signal <S<9>>.
    Found 8-bit register for signal <S<10>>.
    Found 8-bit register for signal <S<11>>.
    Found 8-bit register for signal <S<12>>.
    Found 8-bit register for signal <S<13>>.
    Found 8-bit register for signal <S<14>>.
    Found 8-bit register for signal <S<15>>.
    Found 8-bit register for signal <S<16>>.
    Found 8-bit register for signal <S<1>>.
    Found 8-bit adder for signal <S[1][7]_GND_9_o_add_5_OUT> created at line 83.
    Found 8-bit adder for signal <n0452> created at line 85.
    Found 8-bit adder for signal <S[2][7]_GND_9_o_add_22_OUT> created at line 83.
    Found 8-bit adder for signal <n0456> created at line 85.
    Found 8-bit adder for signal <S[3][7]_GND_9_o_add_39_OUT> created at line 83.
    Found 8-bit adder for signal <n0460> created at line 85.
    Found 8-bit adder for signal <S[4][7]_GND_9_o_add_56_OUT> created at line 83.
    Found 8-bit adder for signal <n0464> created at line 85.
    Found 8-bit adder for signal <S[5][7]_GND_9_o_add_73_OUT> created at line 83.
    Found 8-bit adder for signal <n0468> created at line 85.
    Found 8-bit adder for signal <S[6][7]_GND_9_o_add_90_OUT> created at line 83.
    Found 8-bit adder for signal <n0472> created at line 85.
    Found 8-bit adder for signal <S[7][7]_GND_9_o_add_107_OUT> created at line 83.
    Found 8-bit adder for signal <n0476> created at line 85.
    Found 8-bit adder for signal <S[8][7]_GND_9_o_add_124_OUT> created at line 83.
    Found 8-bit adder for signal <n0480> created at line 85.
    Found 8-bit adder for signal <S[9][7]_GND_9_o_add_141_OUT> created at line 83.
    Found 8-bit adder for signal <n0484> created at line 85.
    Found 8-bit adder for signal <S[10][7]_GND_9_o_add_158_OUT> created at line 83.
    Found 8-bit adder for signal <n0488> created at line 85.
    Found 8-bit adder for signal <S[11][7]_GND_9_o_add_175_OUT> created at line 83.
    Found 8-bit adder for signal <n0492> created at line 85.
    Found 8-bit adder for signal <S[12][7]_GND_9_o_add_192_OUT> created at line 83.
    Found 8-bit adder for signal <n0496> created at line 85.
    Found 8-bit adder for signal <S[13][7]_GND_9_o_add_209_OUT> created at line 83.
    Found 8-bit adder for signal <n0500> created at line 85.
    Found 8-bit adder for signal <S[14][7]_GND_9_o_add_226_OUT> created at line 83.
    Found 8-bit adder for signal <n0504> created at line 85.
    Found 8-bit adder for signal <S[15][7]_GND_9_o_add_243_OUT> created at line 83.
    Found 8-bit adder for signal <n0508> created at line 85.
    Found 8-bit adder for signal <S[16][7]_GND_9_o_add_260_OUT> created at line 83.
    Found 8-bit adder for signal <n0512> created at line 85.
    Found 256x8-bit Read Only RAM for signal <S[1][7]_GND_9_o_wide_mux_6_OUT>
    Found 256x8-bit Read Only RAM for signal <S[1][7]_PWR_9_o_wide_mux_8_OUT>
    Found 256x8-bit Read Only RAM for signal <S[1][7]_GND_9_o_wide_mux_10_OUT>
    Found 256x8-bit Read Only RAM for signal <S[1][7]_PWR_9_o_wide_mux_12_OUT>
    Found 256x8-bit Read Only RAM for signal <Msg_Rsv[7]_PWR_9_o_wide_mux_19_OUT>
    Found 256x8-bit Read Only RAM for signal <S[2][7]_GND_9_o_wide_mux_23_OUT>
    Found 256x8-bit Read Only RAM for signal <S[2][7]_PWR_9_o_wide_mux_25_OUT>
    Found 256x8-bit Read Only RAM for signal <S[2][7]_GND_9_o_wide_mux_27_OUT>
    Found 256x8-bit Read Only RAM for signal <S[2][7]_PWR_9_o_wide_mux_29_OUT>
    Found 256x8-bit Read Only RAM for signal <S[3][7]_GND_9_o_wide_mux_40_OUT>
    Found 256x8-bit Read Only RAM for signal <S[3][7]_PWR_9_o_wide_mux_42_OUT>
    Found 256x8-bit Read Only RAM for signal <S[3][7]_GND_9_o_wide_mux_44_OUT>
    Found 256x8-bit Read Only RAM for signal <S[3][7]_PWR_9_o_wide_mux_46_OUT>
    Found 256x8-bit Read Only RAM for signal <S[4][7]_GND_9_o_wide_mux_57_OUT>
    Found 256x8-bit Read Only RAM for signal <S[4][7]_PWR_9_o_wide_mux_59_OUT>
    Found 256x8-bit Read Only RAM for signal <S[4][7]_GND_9_o_wide_mux_61_OUT>
    Found 256x8-bit Read Only RAM for signal <S[4][7]_PWR_9_o_wide_mux_63_OUT>
    Found 256x8-bit Read Only RAM for signal <S[5][7]_GND_9_o_wide_mux_74_OUT>
    Found 256x8-bit Read Only RAM for signal <S[5][7]_PWR_9_o_wide_mux_76_OUT>
    Found 256x8-bit Read Only RAM for signal <S[5][7]_GND_9_o_wide_mux_78_OUT>
    Found 256x8-bit Read Only RAM for signal <S[5][7]_PWR_9_o_wide_mux_80_OUT>
    Found 256x8-bit Read Only RAM for signal <S[6][7]_GND_9_o_wide_mux_91_OUT>
    Found 256x8-bit Read Only RAM for signal <S[6][7]_PWR_9_o_wide_mux_93_OUT>
    Found 256x8-bit Read Only RAM for signal <S[6][7]_GND_9_o_wide_mux_95_OUT>
    Found 256x8-bit Read Only RAM for signal <S[6][7]_PWR_9_o_wide_mux_97_OUT>
    Found 256x8-bit Read Only RAM for signal <S[7][7]_GND_9_o_wide_mux_108_OUT>
    Found 256x8-bit Read Only RAM for signal <S[7][7]_PWR_9_o_wide_mux_110_OUT>
    Found 256x8-bit Read Only RAM for signal <S[7][7]_GND_9_o_wide_mux_112_OUT>
    Found 256x8-bit Read Only RAM for signal <S[7][7]_PWR_9_o_wide_mux_114_OUT>
    Found 256x8-bit Read Only RAM for signal <S[8][7]_GND_9_o_wide_mux_125_OUT>
    Found 256x8-bit Read Only RAM for signal <S[8][7]_PWR_9_o_wide_mux_127_OUT>
    Found 256x8-bit Read Only RAM for signal <S[8][7]_GND_9_o_wide_mux_129_OUT>
    Found 256x8-bit Read Only RAM for signal <S[8][7]_PWR_9_o_wide_mux_131_OUT>
    Found 256x8-bit Read Only RAM for signal <S[9][7]_GND_9_o_wide_mux_142_OUT>
    Found 256x8-bit Read Only RAM for signal <S[9][7]_PWR_9_o_wide_mux_144_OUT>
    Found 256x8-bit Read Only RAM for signal <S[9][7]_GND_9_o_wide_mux_146_OUT>
    Found 256x8-bit Read Only RAM for signal <S[9][7]_PWR_9_o_wide_mux_148_OUT>
    Found 256x8-bit Read Only RAM for signal <S[10][7]_GND_9_o_wide_mux_159_OUT>
    Found 256x8-bit Read Only RAM for signal <S[10][7]_PWR_9_o_wide_mux_161_OUT>
    Found 256x8-bit Read Only RAM for signal <S[10][7]_GND_9_o_wide_mux_163_OUT>
    Found 256x8-bit Read Only RAM for signal <S[10][7]_PWR_9_o_wide_mux_165_OUT>
    Found 256x8-bit Read Only RAM for signal <S[11][7]_GND_9_o_wide_mux_176_OUT>
    Found 256x8-bit Read Only RAM for signal <S[11][7]_PWR_9_o_wide_mux_178_OUT>
    Found 256x8-bit Read Only RAM for signal <S[11][7]_GND_9_o_wide_mux_180_OUT>
    Found 256x8-bit Read Only RAM for signal <S[11][7]_PWR_9_o_wide_mux_182_OUT>
    Found 256x8-bit Read Only RAM for signal <S[12][7]_GND_9_o_wide_mux_193_OUT>
    Found 256x8-bit Read Only RAM for signal <S[12][7]_PWR_9_o_wide_mux_195_OUT>
    Found 256x8-bit Read Only RAM for signal <S[12][7]_GND_9_o_wide_mux_197_OUT>
    Found 256x8-bit Read Only RAM for signal <S[12][7]_PWR_9_o_wide_mux_199_OUT>
    Found 256x8-bit Read Only RAM for signal <S[13][7]_GND_9_o_wide_mux_210_OUT>
    Found 256x8-bit Read Only RAM for signal <S[13][7]_PWR_9_o_wide_mux_212_OUT>
    Found 256x8-bit Read Only RAM for signal <S[13][7]_GND_9_o_wide_mux_214_OUT>
    Found 256x8-bit Read Only RAM for signal <S[13][7]_PWR_9_o_wide_mux_216_OUT>
    Found 256x8-bit Read Only RAM for signal <S[14][7]_GND_9_o_wide_mux_227_OUT>
    Found 256x8-bit Read Only RAM for signal <S[14][7]_PWR_9_o_wide_mux_229_OUT>
    Found 256x8-bit Read Only RAM for signal <S[14][7]_GND_9_o_wide_mux_231_OUT>
    Found 256x8-bit Read Only RAM for signal <S[14][7]_PWR_9_o_wide_mux_233_OUT>
    Found 256x8-bit Read Only RAM for signal <S[15][7]_GND_9_o_wide_mux_244_OUT>
    Found 256x8-bit Read Only RAM for signal <S[15][7]_PWR_9_o_wide_mux_246_OUT>
    Found 256x8-bit Read Only RAM for signal <S[15][7]_GND_9_o_wide_mux_248_OUT>
    Found 256x8-bit Read Only RAM for signal <S[15][7]_PWR_9_o_wide_mux_250_OUT>
    Found 256x8-bit Read Only RAM for signal <S[16][7]_GND_9_o_wide_mux_261_OUT>
    Found 256x8-bit Read Only RAM for signal <S[16][7]_PWR_9_o_wide_mux_263_OUT>
    Found 256x8-bit Read Only RAM for signal <S[16][7]_GND_9_o_wide_mux_265_OUT>
    Found 256x8-bit Read Only RAM for signal <S[16][7]_PWR_9_o_wide_mux_267_OUT>
    Found 8-bit comparator greater for signal <PWR_9_o_S[1][7]_LessThan_4_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_9_o_S[2][7]_LessThan_21_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_9_o_S[3][7]_LessThan_38_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_9_o_S[4][7]_LessThan_55_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_9_o_S[5][7]_LessThan_72_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_9_o_S[6][7]_LessThan_89_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_9_o_S[7][7]_LessThan_106_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_9_o_S[8][7]_LessThan_123_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_9_o_S[9][7]_LessThan_140_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_9_o_S[10][7]_LessThan_157_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_9_o_S[11][7]_LessThan_174_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_9_o_S[12][7]_LessThan_191_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_9_o_S[13][7]_LessThan_208_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_9_o_S[14][7]_LessThan_225_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_9_o_S[15][7]_LessThan_242_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_9_o_S[16][7]_LessThan_259_o> created at line 82
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_2> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_3> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_4> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_5> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_6> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_7> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_8> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_9> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_10> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_11> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_12> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_13> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_14> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_15> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_16> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_1> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred  65 RAM(s).
	inferred  32 Adder/Subtractor(s).
	inferred 128 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  48 Multiplexer(s).
Unit <Syndrom> synthesized.

Synthesizing Unit <Error_Locator_Calculator>.
    Related source file is "D:\my_files\course\projects\RS_decoder\VHDL\RS_Decoder\Error_Locator_Calculator.vhd".
    Found 5-bit register for signal <l>.
    Found 5-bit register for signal <i>.
    Found 2-bit register for signal <current_s>.
    Found 8-bit register for signal <d>.
    Found 1-bit register for signal <ready>.
    Found 8-bit register for signal <sig_p<0>>.
    Found 8-bit register for signal <sig_p<1>>.
    Found 8-bit register for signal <sig_p<2>>.
    Found 8-bit register for signal <sig_p<3>>.
    Found 8-bit register for signal <sig_p<4>>.
    Found 8-bit register for signal <sig_p<5>>.
    Found 8-bit register for signal <sig_p<6>>.
    Found 8-bit register for signal <sig_p<7>>.
    Found 8-bit register for signal <sig_p<8>>.
    Found 8-bit register for signal <sig_p<9>>.
    Found 8-bit register for signal <sig_p<10>>.
    Found 8-bit register for signal <sig_p<11>>.
    Found 8-bit register for signal <sig_p<12>>.
    Found 8-bit register for signal <sig_p<13>>.
    Found 8-bit register for signal <sig_p<14>>.
    Found 8-bit register for signal <sig_p<15>>.
    Found 8-bit register for signal <sig<0>>.
    Found 8-bit register for signal <sig<1>>.
    Found 8-bit register for signal <sig<2>>.
    Found 8-bit register for signal <sig<3>>.
    Found 8-bit register for signal <sig<4>>.
    Found 8-bit register for signal <sig<5>>.
    Found 8-bit register for signal <sig<6>>.
    Found 8-bit register for signal <sig<7>>.
    Found 8-bit register for signal <sig<8>>.
    Found 8-bit register for signal <sig<9>>.
    Found 8-bit register for signal <sig<10>>.
    Found 8-bit register for signal <sig<11>>.
    Found 8-bit register for signal <sig<12>>.
    Found 8-bit register for signal <sig<13>>.
    Found 8-bit register for signal <sig<14>>.
    Found 8-bit register for signal <sig<15>>.
    Found 8-bit register for signal <Beta<0>>.
    Found 8-bit register for signal <Beta<1>>.
    Found 8-bit register for signal <Beta<2>>.
    Found 8-bit register for signal <Beta<3>>.
    Found 8-bit register for signal <Beta<4>>.
    Found 8-bit register for signal <Beta<5>>.
    Found 8-bit register for signal <Beta<6>>.
    Found 8-bit register for signal <Beta<7>>.
    Found 8-bit register for signal <Beta<8>>.
    Found 8-bit register for signal <Beta<9>>.
    Found 8-bit register for signal <Beta<10>>.
    Found 8-bit register for signal <Beta<11>>.
    Found 8-bit register for signal <Beta<12>>.
    Found 8-bit register for signal <Beta<13>>.
    Found 8-bit register for signal <Beta<14>>.
    Found 8-bit register for signal <Sigma1>.
    Found 8-bit register for signal <Sigma2>.
    Found 8-bit register for signal <Sigma3>.
    Found 8-bit register for signal <Sigma4>.
    Found 8-bit register for signal <Sigma5>.
    Found 8-bit register for signal <Sigma6>.
    Found 8-bit register for signal <Sigma7>.
    Found 8-bit register for signal <Sigma8>.
    Found 5-bit register for signal <u>.
    Found finite state machine <FSM_32> for signal <current_s>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Reset_INV_52_o (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <GND_10_o_GND_10_o_add_30_OUT> created at line 157.
    Found 8-bit adder for signal <n1128> created at line 159.
    Found 5-bit adder for signal <i[4]_GND_10_o_add_42_OUT> created at line 167.
    Found 5-bit adder for signal <u[4]_GND_10_o_add_64_OUT> created at line 202.
    Found 8-bit adder for signal <Beta[0][7]_GND_10_o_add_92_OUT> created at line 224.
    Found 8-bit adder for signal <n1140> created at line 227.
    Found 8-bit adder for signal <Beta[1][7]_GND_10_o_add_121_OUT> created at line 224.
    Found 8-bit adder for signal <n1145> created at line 227.
    Found 8-bit adder for signal <Beta[2][7]_GND_10_o_add_151_OUT> created at line 224.
    Found 8-bit adder for signal <n1150> created at line 227.
    Found 8-bit adder for signal <Beta[3][7]_GND_10_o_add_181_OUT> created at line 224.
    Found 8-bit adder for signal <n1155> created at line 227.
    Found 8-bit adder for signal <Beta[4][7]_GND_10_o_add_211_OUT> created at line 224.
    Found 8-bit adder for signal <n1160> created at line 227.
    Found 8-bit adder for signal <Beta[5][7]_GND_10_o_add_241_OUT> created at line 224.
    Found 8-bit adder for signal <n1165> created at line 227.
    Found 8-bit adder for signal <Beta[6][7]_GND_10_o_add_271_OUT> created at line 224.
    Found 8-bit adder for signal <n1170> created at line 227.
    Found 8-bit adder for signal <Beta[7][7]_GND_10_o_add_301_OUT> created at line 224.
    Found 8-bit adder for signal <n1175> created at line 227.
    Found 8-bit adder for signal <Beta[8][7]_GND_10_o_add_331_OUT> created at line 224.
    Found 8-bit adder for signal <n1180> created at line 227.
    Found 8-bit adder for signal <Beta[9][7]_GND_10_o_add_361_OUT> created at line 224.
    Found 8-bit adder for signal <n1185> created at line 227.
    Found 8-bit adder for signal <Beta[10][7]_GND_10_o_add_391_OUT> created at line 224.
    Found 8-bit adder for signal <n1190> created at line 227.
    Found 8-bit adder for signal <Beta[11][7]_GND_10_o_add_421_OUT> created at line 224.
    Found 8-bit adder for signal <n1195> created at line 227.
    Found 8-bit adder for signal <Beta[12][7]_GND_10_o_add_451_OUT> created at line 224.
    Found 8-bit adder for signal <n1200> created at line 227.
    Found 8-bit adder for signal <Beta[13][7]_GND_10_o_add_481_OUT> created at line 224.
    Found 8-bit adder for signal <n1205> created at line 227.
    Found 8-bit adder for signal <Beta[14][7]_GND_10_o_add_511_OUT> created at line 224.
    Found 8-bit adder for signal <n1210> created at line 227.
    Found 8-bit adder for signal <sig[0][7]_d[7]_add_647_OUT> created at line 281.
    Found 8-bit adder for signal <sig[1][7]_d[7]_add_657_OUT> created at line 291.
    Found 8-bit adder for signal <sig[2][7]_d[7]_add_686_OUT> created at line 291.
    Found 8-bit adder for signal <sig[3][7]_d[7]_add_716_OUT> created at line 291.
    Found 8-bit adder for signal <sig[4][7]_d[7]_add_746_OUT> created at line 291.
    Found 8-bit adder for signal <sig[5][7]_d[7]_add_776_OUT> created at line 291.
    Found 8-bit adder for signal <sig[6][7]_d[7]_add_806_OUT> created at line 291.
    Found 8-bit adder for signal <sig[7][7]_d[7]_add_836_OUT> created at line 291.
    Found 8-bit adder for signal <sig[8][7]_d[7]_add_866_OUT> created at line 291.
    Found 8-bit adder for signal <sig[9][7]_d[7]_add_896_OUT> created at line 291.
    Found 8-bit adder for signal <sig[10][7]_d[7]_add_926_OUT> created at line 291.
    Found 8-bit adder for signal <sig[11][7]_d[7]_add_956_OUT> created at line 291.
    Found 8-bit adder for signal <sig[12][7]_d[7]_add_986_OUT> created at line 291.
    Found 8-bit adder for signal <sig[13][7]_d[7]_add_1016_OUT> created at line 291.
    Found 8-bit adder for signal <sig[14][7]_d[7]_add_1046_OUT> created at line 291.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_25_OUT<7:0>> created at line 156.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_34_OUT<4:0>> created at line 159.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_49_OUT<4:0>> created at line 174.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_89_OUT<7:0>> created at line 223.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_645_OUT<7:0>> created at line 279.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_655_OUT<7:0>> created at line 289.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_684_OUT<7:0>> created at line 289.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_714_OUT<7:0>> created at line 289.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_744_OUT<7:0>> created at line 289.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_774_OUT<7:0>> created at line 289.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_804_OUT<7:0>> created at line 289.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_834_OUT<7:0>> created at line 289.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_864_OUT<7:0>> created at line 289.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_894_OUT<7:0>> created at line 289.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_924_OUT<7:0>> created at line 289.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_954_OUT<7:0>> created at line 289.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_984_OUT<7:0>> created at line 289.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_1014_OUT<7:0>> created at line 289.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_1044_OUT<7:0>> created at line 289.
    Found 256x8-bit Read Only RAM for signal <GND_10_o_GND_10_o_wide_mux_31_OUT>
    Found 256x8-bit Read Only RAM for signal <GND_10_o_GND_10_o_wide_mux_37_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[0][7]_GND_10_o_wide_mux_93_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[0][7]_PWR_10_o_wide_mux_96_OUT>
    Found 256x8-bit Read Only RAM for signal <n1143>
    Found 256x8-bit Read Only RAM for signal <Beta[0][7]_GND_10_o_wide_mux_99_OUT>
    Found 256x8-bit Read Only RAM for signal <sig[1][7]_GND_10_o_wide_mux_100_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[0][7]_PWR_10_o_wide_mux_102_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[1][7]_GND_10_o_wide_mux_122_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[1][7]_PWR_10_o_wide_mux_125_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[1][7]_GND_10_o_wide_mux_128_OUT>
    Found 256x8-bit Read Only RAM for signal <sig[2][7]_GND_10_o_wide_mux_129_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[1][7]_PWR_10_o_wide_mux_131_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[2][7]_GND_10_o_wide_mux_152_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[2][7]_PWR_10_o_wide_mux_155_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[2][7]_GND_10_o_wide_mux_158_OUT>
    Found 256x8-bit Read Only RAM for signal <sig[3][7]_GND_10_o_wide_mux_159_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[2][7]_PWR_10_o_wide_mux_161_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[3][7]_GND_10_o_wide_mux_182_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[3][7]_PWR_10_o_wide_mux_185_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[3][7]_GND_10_o_wide_mux_188_OUT>
    Found 256x8-bit Read Only RAM for signal <sig[4][7]_GND_10_o_wide_mux_189_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[3][7]_PWR_10_o_wide_mux_191_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[4][7]_GND_10_o_wide_mux_212_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[4][7]_PWR_10_o_wide_mux_215_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[4][7]_GND_10_o_wide_mux_218_OUT>
    Found 256x8-bit Read Only RAM for signal <sig[5][7]_GND_10_o_wide_mux_219_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[4][7]_PWR_10_o_wide_mux_221_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[5][7]_GND_10_o_wide_mux_242_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[5][7]_PWR_10_o_wide_mux_245_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[5][7]_GND_10_o_wide_mux_248_OUT>
    Found 256x8-bit Read Only RAM for signal <sig[6][7]_GND_10_o_wide_mux_249_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[5][7]_PWR_10_o_wide_mux_251_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[6][7]_GND_10_o_wide_mux_272_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[6][7]_PWR_10_o_wide_mux_275_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[6][7]_GND_10_o_wide_mux_278_OUT>
    Found 256x8-bit Read Only RAM for signal <sig[7][7]_GND_10_o_wide_mux_279_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[6][7]_PWR_10_o_wide_mux_281_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[7][7]_GND_10_o_wide_mux_302_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[7][7]_PWR_10_o_wide_mux_305_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[7][7]_GND_10_o_wide_mux_308_OUT>
    Found 256x8-bit Read Only RAM for signal <sig[8][7]_GND_10_o_wide_mux_309_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[7][7]_PWR_10_o_wide_mux_311_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[8][7]_GND_10_o_wide_mux_332_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[8][7]_PWR_10_o_wide_mux_335_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[8][7]_GND_10_o_wide_mux_338_OUT>
    Found 256x8-bit Read Only RAM for signal <sig[9][7]_GND_10_o_wide_mux_339_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[8][7]_PWR_10_o_wide_mux_341_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[9][7]_GND_10_o_wide_mux_362_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[9][7]_PWR_10_o_wide_mux_365_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[9][7]_GND_10_o_wide_mux_368_OUT>
    Found 256x8-bit Read Only RAM for signal <sig[10][7]_GND_10_o_wide_mux_369_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[9][7]_PWR_10_o_wide_mux_371_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[10][7]_GND_10_o_wide_mux_392_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[10][7]_PWR_10_o_wide_mux_395_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[10][7]_GND_10_o_wide_mux_398_OUT>
    Found 256x8-bit Read Only RAM for signal <sig[11][7]_GND_10_o_wide_mux_399_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[10][7]_PWR_10_o_wide_mux_401_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[11][7]_GND_10_o_wide_mux_422_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[11][7]_PWR_10_o_wide_mux_425_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[11][7]_GND_10_o_wide_mux_428_OUT>
    Found 256x8-bit Read Only RAM for signal <sig[12][7]_GND_10_o_wide_mux_429_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[11][7]_PWR_10_o_wide_mux_431_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[12][7]_GND_10_o_wide_mux_452_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[12][7]_PWR_10_o_wide_mux_455_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[12][7]_GND_10_o_wide_mux_458_OUT>
    Found 256x8-bit Read Only RAM for signal <sig[13][7]_GND_10_o_wide_mux_459_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[12][7]_PWR_10_o_wide_mux_461_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[13][7]_GND_10_o_wide_mux_482_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[13][7]_PWR_10_o_wide_mux_485_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[13][7]_GND_10_o_wide_mux_488_OUT>
    Found 256x8-bit Read Only RAM for signal <sig[14][7]_GND_10_o_wide_mux_489_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[13][7]_PWR_10_o_wide_mux_491_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[14][7]_GND_10_o_wide_mux_512_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[14][7]_PWR_10_o_wide_mux_515_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[14][7]_GND_10_o_wide_mux_518_OUT>
    Found 256x8-bit Read Only RAM for signal <sig[15][7]_GND_10_o_wide_mux_519_OUT>
    Found 256x8-bit Read Only RAM for signal <Beta[14][7]_PWR_10_o_wide_mux_521_OUT>
    Found 8-bit 16-to-1 multiplexer for signal <n1131> created at line 159.
    Found 8-bit comparator greater for signal <GND_10_o_GND_10_o_LessThan_26_o> created at line 156
    Found 5-bit comparator equal for signal <i[4]_l[4]_equal_42_o> created at line 163
    Found 5-bit comparator greater for signal <l[4]_u[4]_LessThan_48_o> created at line 173
    Found 8-bit comparator greater for signal <GND_10_o_Beta[0][7]_LessThan_90_o> created at line 223
    Found 8-bit comparator greater for signal <GND_10_o_Beta[1][7]_LessThan_119_o> created at line 223
    Found 8-bit comparator greater for signal <GND_10_o_Beta[2][7]_LessThan_149_o> created at line 223
    Found 8-bit comparator greater for signal <GND_10_o_Beta[3][7]_LessThan_179_o> created at line 223
    Found 8-bit comparator greater for signal <GND_10_o_Beta[4][7]_LessThan_209_o> created at line 223
    Found 8-bit comparator greater for signal <GND_10_o_Beta[5][7]_LessThan_239_o> created at line 223
    Found 8-bit comparator greater for signal <GND_10_o_Beta[6][7]_LessThan_269_o> created at line 223
    Found 8-bit comparator greater for signal <GND_10_o_Beta[7][7]_LessThan_299_o> created at line 223
    Found 8-bit comparator greater for signal <GND_10_o_Beta[8][7]_LessThan_329_o> created at line 223
    Found 8-bit comparator greater for signal <GND_10_o_Beta[9][7]_LessThan_359_o> created at line 223
    Found 8-bit comparator greater for signal <GND_10_o_Beta[10][7]_LessThan_389_o> created at line 223
    Found 8-bit comparator greater for signal <GND_10_o_Beta[11][7]_LessThan_419_o> created at line 223
    Found 8-bit comparator greater for signal <GND_10_o_Beta[12][7]_LessThan_449_o> created at line 223
    Found 8-bit comparator greater for signal <GND_10_o_Beta[13][7]_LessThan_479_o> created at line 223
    Found 8-bit comparator greater for signal <GND_10_o_Beta[14][7]_LessThan_509_o> created at line 223
    Found 8-bit comparator lessequal for signal <n0403> created at line 278
    Found 8-bit comparator lessequal for signal <n0411> created at line 288
    Found 8-bit comparator lessequal for signal <n0424> created at line 288
    Found 8-bit comparator lessequal for signal <n0435> created at line 288
    Found 8-bit comparator lessequal for signal <n0446> created at line 288
    Found 8-bit comparator lessequal for signal <n0457> created at line 288
    Found 8-bit comparator lessequal for signal <n0468> created at line 288
    Found 8-bit comparator lessequal for signal <n0479> created at line 288
    Found 8-bit comparator lessequal for signal <n0490> created at line 288
    Found 8-bit comparator lessequal for signal <n0501> created at line 288
    Found 8-bit comparator lessequal for signal <n0512> created at line 288
    Found 8-bit comparator lessequal for signal <n0523> created at line 288
    Found 8-bit comparator lessequal for signal <n0534> created at line 288
    Found 8-bit comparator lessequal for signal <n0545> created at line 288
    Found 8-bit comparator lessequal for signal <n0556> created at line 288
    Summary:
	inferred  78 RAM(s).
	inferred  53 Adder/Subtractor(s).
	inferred 464 D-type flip-flop(s).
	inferred  33 Comparator(s).
	inferred 110 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Error_Locator_Calculator> synthesized.

Synthesizing Unit <Error_Locations>.
    Related source file is "D:\my_files\course\projects\RS_decoder\VHDL\RS_Decoder\Error_Locations.vhd".
    Found 12-bit register for signal <ax1>.
    Found 12-bit register for signal <ax2>.
    Found 12-bit register for signal <ax3>.
    Found 12-bit register for signal <ax4>.
    Found 12-bit register for signal <ax5>.
    Found 12-bit register for signal <ax6>.
    Found 12-bit register for signal <ax7>.
    Found 12-bit register for signal <ax8>.
    Found 3-bit register for signal <i>.
    Found 8-bit register for signal <L_array<0>>.
    Found 8-bit register for signal <L_array<1>>.
    Found 8-bit register for signal <L_array<2>>.
    Found 8-bit register for signal <L_array<3>>.
    Found 8-bit register for signal <L_array<4>>.
    Found 8-bit register for signal <L_array<5>>.
    Found 8-bit register for signal <L_array<6>>.
    Found 8-bit register for signal <L_array<7>>.
    Found 8-bit register for signal <alpha_counter>.
    Found 12-bit adder for signal <GND_11_o_GND_11_o_add_0_OUT> created at line 94.
    Found 12-bit adder for signal <GND_11_o_GND_11_o_add_1_OUT> created at line 95.
    Found 12-bit adder for signal <GND_11_o_GND_11_o_add_2_OUT> created at line 96.
    Found 12-bit adder for signal <GND_11_o_GND_11_o_add_3_OUT> created at line 97.
    Found 12-bit adder for signal <GND_11_o_GND_11_o_add_4_OUT> created at line 98.
    Found 12-bit adder for signal <GND_11_o_GND_11_o_add_5_OUT> created at line 99.
    Found 12-bit adder for signal <GND_11_o_GND_11_o_add_6_OUT> created at line 100.
    Found 12-bit adder for signal <GND_11_o_GND_11_o_add_7_OUT> created at line 101.
    Found 3-bit adder for signal <i[2]_GND_11_o_add_18_OUT> created at line 106.
    Found 8-bit adder for signal <alpha_counter[7]_GND_11_o_add_29_OUT> created at line 110.
    Found 12-bit adder for signal <GND_11_o_GND_11_o_add_31_OUT> created at line 113.
    Found 12-bit adder for signal <GND_11_o_GND_11_o_add_32_OUT> created at line 114.
    Found 12-bit adder for signal <n0363> created at line 115.
    Found 12-bit adder for signal <GND_11_o_GND_11_o_add_34_OUT> created at line 115.
    Found 12-bit adder for signal <GND_11_o_GND_11_o_add_35_OUT> created at line 116.
    Found 12-bit adder for signal <n0372> created at line 117.
    Found 12-bit adder for signal <GND_11_o_GND_11_o_add_37_OUT> created at line 117.
    Found 12-bit adder for signal <n0378> created at line 118.
    Found 12-bit adder for signal <GND_11_o_GND_11_o_add_39_OUT> created at line 118.
    Found 12-bit adder for signal <n0384> created at line 119.
    Found 12-bit adder for signal <n0387> created at line 119.
    Found 12-bit adder for signal <GND_11_o_GND_11_o_add_42_OUT> created at line 119.
    Found 12-bit adder for signal <GND_11_o_GND_11_o_add_43_OUT> created at line 120.
    Found 8-bit adder for signal <ax1[7]_GND_11_o_add_83_OUT> created at line 128.
    Found 8-bit adder for signal <n0393> created at line 130.
    Found 8-bit adder for signal <ax2[7]_GND_11_o_add_89_OUT> created at line 137.
    Found 8-bit adder for signal <n0398> created at line 139.
    Found 8-bit adder for signal <ax3[7]_GND_11_o_add_95_OUT> created at line 146.
    Found 8-bit adder for signal <n0403> created at line 148.
    Found 8-bit adder for signal <ax4[7]_GND_11_o_add_101_OUT> created at line 155.
    Found 8-bit adder for signal <n0408> created at line 157.
    Found 8-bit adder for signal <ax5[7]_GND_11_o_add_107_OUT> created at line 164.
    Found 8-bit adder for signal <n0413> created at line 166.
    Found 8-bit adder for signal <ax6[7]_GND_11_o_add_113_OUT> created at line 173.
    Found 8-bit adder for signal <n0418> created at line 175.
    Found 8-bit adder for signal <ax7[7]_GND_11_o_add_119_OUT> created at line 182.
    Found 8-bit adder for signal <n0423> created at line 184.
    Found 8-bit adder for signal <ax8[7]_GND_11_o_add_125_OUT> created at line 191.
    Found 8-bit adder for signal <n0428> created at line 193.
    Found 8-bit subtractor for signal <GND_11_o_GND_11_o_sub_81_OUT<7:0>> created at line 127.
    Found 8-bit subtractor for signal <GND_11_o_GND_11_o_sub_87_OUT<7:0>> created at line 136.
    Found 8-bit subtractor for signal <GND_11_o_GND_11_o_sub_93_OUT<7:0>> created at line 145.
    Found 8-bit subtractor for signal <GND_11_o_GND_11_o_sub_99_OUT<7:0>> created at line 154.
    Found 8-bit subtractor for signal <GND_11_o_GND_11_o_sub_105_OUT<7:0>> created at line 163.
    Found 8-bit subtractor for signal <GND_11_o_GND_11_o_sub_111_OUT<7:0>> created at line 172.
    Found 8-bit subtractor for signal <GND_11_o_GND_11_o_sub_117_OUT<7:0>> created at line 181.
    Found 8-bit subtractor for signal <GND_11_o_GND_11_o_sub_123_OUT<7:0>> created at line 190.
    Found 256x8-bit Read Only RAM for signal <x1a[7]_GND_11_o_wide_mux_128_OUT>
    Found 256x8-bit Read Only RAM for signal <x2a[7]_GND_11_o_wide_mux_129_OUT>
    Found 256x8-bit Read Only RAM for signal <x3a[7]_GND_11_o_wide_mux_131_OUT>
    Found 256x8-bit Read Only RAM for signal <x4a[7]_GND_11_o_wide_mux_133_OUT>
    Found 256x8-bit Read Only RAM for signal <x5a[7]_GND_11_o_wide_mux_135_OUT>
    Found 256x8-bit Read Only RAM for signal <x6a[7]_GND_11_o_wide_mux_137_OUT>
    Found 256x8-bit Read Only RAM for signal <x7a[7]_GND_11_o_wide_mux_139_OUT>
    Found 256x8-bit Read Only RAM for signal <x8a[7]_GND_11_o_wide_mux_141_OUT>
    Found 256x8-bit Read Only RAM for signal <root>
    Found 8-bit comparator lessequal for signal <alpha_counter[7]_PWR_13_o_LessThan_29_o> created at line 109
    Found 8-bit comparator greater for signal <GND_11_o_ax1[7]_LessThan_82_o> created at line 127
    Found 8-bit comparator greater for signal <GND_11_o_ax2[7]_LessThan_88_o> created at line 136
    Found 8-bit comparator greater for signal <GND_11_o_ax3[7]_LessThan_94_o> created at line 145
    Found 8-bit comparator greater for signal <GND_11_o_ax4[7]_LessThan_100_o> created at line 154
    Found 8-bit comparator greater for signal <GND_11_o_ax5[7]_LessThan_106_o> created at line 163
    Found 8-bit comparator greater for signal <GND_11_o_ax6[7]_LessThan_112_o> created at line 172
    Found 8-bit comparator greater for signal <GND_11_o_ax7[7]_LessThan_118_o> created at line 181
    Found 8-bit comparator greater for signal <GND_11_o_ax8[7]_LessThan_124_o> created at line 190
    Summary:
	inferred   9 RAM(s).
	inferred  39 Adder/Subtractor(s).
	inferred 171 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred  21 Multiplexer(s).
Unit <Error_Locations> synthesized.

Synthesizing Unit <z_Calculator>.
    Related source file is "D:\my_files\course\projects\RS_decoder\VHDL\RS_Decoder\z_Calculator.vhd".
    Found 8-bit register for signal <zed<3>>.
    Found 8-bit register for signal <zed<4>>.
    Found 8-bit register for signal <zed<5>>.
    Found 8-bit register for signal <zed<6>>.
    Found 8-bit register for signal <zed<7>>.
    Found 8-bit register for signal <zed<8>>.
    Found 8-bit register for signal <zed<9>>.
    Found 4-bit register for signal <i>.
    Found 4-bit register for signal <k>.
    Found 8-bit register for signal <zed<2>>.
    Found 8-bit adder for signal <k[3]_GND_12_o_add_56_OUT> created at line 167.
    Found 8-bit adder for signal <n0303> created at line 176.
    Found 4-bit adder for signal <i[3]_GND_12_o_add_119_OUT> created at line 192.
    Found 4-bit adder for signal <k[3]_GND_12_o_add_122_OUT> created at line 195.
    Found 8-bit subtractor for signal <GND_12_o_GND_12_o_sub_49_OUT<7:0>> created at line 163.
    Found 4-bit subtractor for signal <GND_12_o_GND_12_o_sub_71_OUT<3:0>> created at line 177.
    Found 256x8-bit Read Only RAM for signal <k[3]_GND_12_o_wide_mux_30_OUT>
    Found 256x8-bit Read Only RAM for signal <k[3]_GND_12_o_wide_mux_57_OUT>
    Found 256x8-bit Read Only RAM for signal <k[3]_GND_12_o_wide_mux_73_OUT>
    Found 256x8-bit Read Only RAM for signal <zed1>
    Found 256x8-bit Read Only RAM for signal <zed2>
    Found 256x8-bit Read Only RAM for signal <zed3>
    Found 256x8-bit Read Only RAM for signal <zed4>
    Found 256x8-bit Read Only RAM for signal <zed5>
    Found 256x8-bit Read Only RAM for signal <zed6>
    Found 256x8-bit Read Only RAM for signal <zed7>
    Found 256x8-bit Read Only RAM for signal <zed8>
    Found 8-bit 9-to-1 multiplexer for signal <n0305> created at line 176.
    Found 8-bit 15-to-1 multiplexer for signal <n0306> created at line 177.
    Found 4-bit comparator greater for signal <GND_12_o_GND_12_o_LessThan_28_o> created at line 159
    Found 8-bit comparator greater for signal <GND_12_o_k[3]_LessThan_51_o> created at line 163
    Found 4-bit comparator equal for signal <k[3]_i[3]_equal_118_o> created at line 186
    Summary:
	inferred  11 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  30 Multiplexer(s).
Unit <z_Calculator> synthesized.

Synthesizing Unit <error_Magnitude>.
    Related source file is "D:\my_files\course\projects\RS_decoder\VHDL\RS_Decoder\error_Magnitude.vhd".
    Found 4-bit register for signal <i>.
    Found 4-bit register for signal <j>.
    Found 8-bit register for signal <denum<1>>.
    Found 8-bit register for signal <denum<2>>.
    Found 8-bit register for signal <denum<3>>.
    Found 8-bit register for signal <denum<4>>.
    Found 8-bit register for signal <denum<5>>.
    Found 8-bit register for signal <denum<6>>.
    Found 8-bit register for signal <denum<7>>.
    Found 8-bit register for signal <denum<8>>.
    Found 8-bit register for signal <num<1>>.
    Found 8-bit register for signal <num<2>>.
    Found 8-bit register for signal <num<3>>.
    Found 8-bit register for signal <num<4>>.
    Found 8-bit register for signal <num<5>>.
    Found 8-bit register for signal <num<6>>.
    Found 8-bit register for signal <num<7>>.
    Found 8-bit register for signal <num<8>>.
    Found 1-bit register for signal <ready>.
    Found 4-bit adder for signal <i[3]_GND_13_o_add_18_OUT> created at line 113.
    Found 4-bit adder for signal <j[3]_GND_13_o_add_20_OUT> created at line 117.
    Found 8-bit adder for signal <j[3]_GND_13_o_add_50_OUT> created at line 152.
    Found 8-bit adder for signal <n0539> created at line 155.
    Found 8-bit adder for signal <j[3]_GND_13_o_add_104_OUT> created at line 160.
    Found 8-bit adder for signal <n0544> created at line 163.
    Found 8-bit adder for signal <j[3]_GND_13_o_add_166_OUT> created at line 171.
    Found 8-bit adder for signal <n0549> created at line 174.
    Found 8-bit adder for signal <num[1][7]_denum[1][7]_add_249_OUT> created at line 186.
    Found 8-bit adder for signal <num[2][7]_denum[2][7]_add_256_OUT> created at line 192.
    Found 8-bit adder for signal <num[3][7]_denum[3][7]_add_263_OUT> created at line 198.
    Found 8-bit adder for signal <num[4][7]_denum[4][7]_add_270_OUT> created at line 204.
    Found 8-bit adder for signal <num[5][7]_denum[5][7]_add_277_OUT> created at line 210.
    Found 8-bit adder for signal <num[6][7]_denum[6][7]_add_284_OUT> created at line 216.
    Found 8-bit adder for signal <num[7][7]_denum[7][7]_add_291_OUT> created at line 222.
    Found 8-bit adder for signal <num[8][7]_denum[8][7]_add_298_OUT> created at line 228.
    Found 8-bit subtractor for signal <GND_13_o_GND_13_o_sub_41_OUT<7:0>> created at line 150.
    Found 8-bit subtractor for signal <GND_13_o_GND_13_o_sub_64_OUT<7:0>> created at line 155.
    Found 8-bit subtractor for signal <GND_13_o_GND_13_o_sub_94_OUT<7:0>> created at line 158.
    Found 8-bit subtractor for signal <GND_13_o_GND_13_o_sub_118_OUT<7:0>> created at line 163.
    Found 8-bit subtractor for signal <GND_13_o_GND_13_o_sub_119_OUT<7:0>> created at line 163.
    Found 8-bit subtractor for signal <GND_13_o_GND_13_o_sub_159_OUT<7:0>> created at line 169.
    Found 4-bit subtractor for signal <GND_13_o_GND_13_o_sub_180_OUT<3:0>> created at line 174.
    Found 8-bit subtractor for signal <GND_13_o_GND_13_o_sub_247_OUT<7:0>> created at line 184.
    Found 8-bit subtractor for signal <GND_13_o_GND_13_o_sub_254_OUT<7:0>> created at line 190.
    Found 8-bit subtractor for signal <GND_13_o_GND_13_o_sub_261_OUT<7:0>> created at line 196.
    Found 8-bit subtractor for signal <GND_13_o_GND_13_o_sub_268_OUT<7:0>> created at line 202.
    Found 8-bit subtractor for signal <GND_13_o_GND_13_o_sub_275_OUT<7:0>> created at line 208.
    Found 8-bit subtractor for signal <GND_13_o_GND_13_o_sub_282_OUT<7:0>> created at line 214.
    Found 8-bit subtractor for signal <GND_13_o_GND_13_o_sub_289_OUT<7:0>> created at line 220.
    Found 8-bit subtractor for signal <GND_13_o_GND_13_o_sub_296_OUT<7:0>> created at line 226.
    Found 256x8-bit Read Only RAM for signal <GND_13_o_GND_13_o_wide_mux_64_OUT>
    Found 256x8-bit Read Only RAM for signal <n0542>
    Found 256x8-bit Read Only RAM for signal <GND_13_o_GND_13_o_wide_mux_119_OUT>
    Found 256x8-bit Read Only RAM for signal <n0547>
    Found 256x8-bit Read Only RAM for signal <j[3]_GND_13_o_wide_mux_167_OUT>
    Found 256x8-bit Read Only RAM for signal <GND_13_o_PWR_18_o_wide_mux_169_OUT>
    Found 256x8-bit Read Only RAM for signal <GND_13_o_GND_13_o_wide_mux_181_OUT>
    Found 256x8-bit Read Only RAM for signal <j[3]_GND_13_o_wide_mux_185_OUT>
    Found 256x8-bit Read Only RAM for signal <GND_13_o_PWR_18_o_wide_mux_187_OUT>
    Found 256x8-bit Read Only RAM for signal <GND_13_o_GND_13_o_wide_mux_247_OUT>
    Found 256x8-bit Read Only RAM for signal <num[1][7]_GND_13_o_wide_mux_250_OUT>
    Found 256x8-bit Read Only RAM for signal <GND_13_o_GND_13_o_wide_mux_254_OUT>
    Found 256x8-bit Read Only RAM for signal <num[2][7]_GND_13_o_wide_mux_257_OUT>
    Found 256x8-bit Read Only RAM for signal <GND_13_o_GND_13_o_wide_mux_261_OUT>
    Found 256x8-bit Read Only RAM for signal <num[3][7]_GND_13_o_wide_mux_264_OUT>
    Found 256x8-bit Read Only RAM for signal <GND_13_o_GND_13_o_wide_mux_268_OUT>
    Found 256x8-bit Read Only RAM for signal <num[4][7]_GND_13_o_wide_mux_271_OUT>
    Found 256x8-bit Read Only RAM for signal <GND_13_o_GND_13_o_wide_mux_275_OUT>
    Found 256x8-bit Read Only RAM for signal <num[5][7]_GND_13_o_wide_mux_278_OUT>
    Found 256x8-bit Read Only RAM for signal <GND_13_o_GND_13_o_wide_mux_282_OUT>
    Found 256x8-bit Read Only RAM for signal <num[6][7]_GND_13_o_wide_mux_285_OUT>
    Found 256x8-bit Read Only RAM for signal <GND_13_o_GND_13_o_wide_mux_289_OUT>
    Found 256x8-bit Read Only RAM for signal <num[7][7]_GND_13_o_wide_mux_292_OUT>
    Found 256x8-bit Read Only RAM for signal <GND_13_o_GND_13_o_wide_mux_296_OUT>
    Found 256x8-bit Read Only RAM for signal <num[8][7]_GND_13_o_wide_mux_299_OUT>
    Found 1-bit 9-to-1 multiplexer for signal <GND_13_o_X_13_o_wide_mux_180_OUT<7>> created at line 174.
    Found 1-bit 9-to-1 multiplexer for signal <GND_13_o_X_13_o_wide_mux_180_OUT<6>> created at line 174.
    Found 1-bit 9-to-1 multiplexer for signal <GND_13_o_X_13_o_wide_mux_180_OUT<5>> created at line 174.
    Found 1-bit 9-to-1 multiplexer for signal <GND_13_o_X_13_o_wide_mux_180_OUT<4>> created at line 174.
    Found 1-bit 9-to-1 multiplexer for signal <GND_13_o_X_13_o_wide_mux_180_OUT<3>> created at line 174.
    Found 1-bit 9-to-1 multiplexer for signal <GND_13_o_X_13_o_wide_mux_180_OUT<2>> created at line 174.
    Found 1-bit 9-to-1 multiplexer for signal <GND_13_o_X_13_o_wide_mux_180_OUT<1>> created at line 174.
    Found 1-bit 9-to-1 multiplexer for signal <GND_13_o_X_13_o_wide_mux_180_OUT<0>> created at line 174.
    Found 4-bit comparator greater for signal <n0018> created at line 112
    Found 4-bit comparator greater for signal <n0021> created at line 115
    Found 4-bit comparator equal for signal <n0036> created at line 148
    Found 8-bit comparator greater for signal <i[3]_j[3]_LessThan_33_o> created at line 149
    Found 8-bit comparator greater for signal <GND_13_o_j[3]_LessThan_42_o> created at line 150
    Found 8-bit comparator greater for signal <GND_13_o_j[3]_LessThan_95_o> created at line 158
    Found 8-bit comparator greater for signal <GND_13_o_j[3]_LessThan_160_o> created at line 169
    Found 8-bit comparator greater for signal <denum[1][7]_num[1][7]_LessThan_246_o> created at line 183
    Found 8-bit comparator greater for signal <denum[2][7]_num[2][7]_LessThan_253_o> created at line 189
    Found 8-bit comparator greater for signal <denum[3][7]_num[3][7]_LessThan_260_o> created at line 195
    Found 8-bit comparator greater for signal <denum[4][7]_num[4][7]_LessThan_267_o> created at line 201
    Found 8-bit comparator greater for signal <denum[5][7]_num[5][7]_LessThan_274_o> created at line 207
    Found 8-bit comparator greater for signal <denum[6][7]_num[6][7]_LessThan_281_o> created at line 213
    Found 8-bit comparator greater for signal <denum[7][7]_num[7][7]_LessThan_288_o> created at line 219
    Found 8-bit comparator greater for signal <denum[8][7]_num[8][7]_LessThan_295_o> created at line 225
    Summary:
	inferred  25 RAM(s).
	inferred  31 Adder/Subtractor(s).
	inferred 137 D-type flip-flop(s).
	inferred  15 Comparator(s).
	inferred  59 Multiplexer(s).
Unit <error_Magnitude> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 189
 1024x8-bit single-port RAM                            : 1
 256x8-bit single-port Read Only RAM                   : 188
# Adders/Subtractors                                   : 172
 10-bit adder                                          : 1
 12-bit adder                                          : 13
 3-bit adder                                           : 2
 4-bit adder                                           : 4
 4-bit subtractor                                      : 2
 5-bit adder                                           : 2
 5-bit subtractor                                      : 2
 8-bit adder                                           : 98
 8-bit addsub                                          : 15
 8-bit subtractor                                      : 33
# Registers                                            : 216
 1-bit register                                        : 4
 10-bit register                                       : 1
 12-bit register                                       : 8
 3-bit register                                        : 2
 4-bit register                                        : 4
 5-bit register                                        : 3
 8-bit register                                        : 194
# Comparators                                          : 77
 4-bit comparator equal                                : 2
 4-bit comparator greater                              : 3
 5-bit comparator equal                                : 1
 5-bit comparator greater                              : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 53
 8-bit comparator lessequal                            : 16
# Multiplexers                                         : 272
 1-bit 9-to-1 multiplexer                              : 8
 10-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 12
 4-bit 2-to-1 multiplexer                              : 7
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 15-to-1 multiplexer                             : 1
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 237
 8-bit 8-to-1 multiplexer                              : 2
 8-bit 9-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 73
 8-bit xor2                                            : 72
 8-bit xor9                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Error_Locations>.
The following registers are absorbed into counter <alpha_counter>: 1 register on signal <alpha_counter>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_x1a[7]_GND_11_o_wide_mux_128_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <x1a>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_x2a[7]_GND_11_o_wide_mux_129_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <x2a>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_x3a[7]_GND_11_o_wide_mux_131_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <x3a>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_x4a[7]_GND_11_o_wide_mux_133_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <x4a>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_x5a[7]_GND_11_o_wide_mux_135_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <x5a>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_x6a[7]_GND_11_o_wide_mux_137_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <x6a>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_x7a[7]_GND_11_o_wide_mux_139_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <x7a>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_x8a[7]_GND_11_o_wide_mux_141_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <x8a>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_root> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <x1a[7]_GND_11_o_xor_143_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <root>          |          |
    -----------------------------------------------------------------------
Unit <Error_Locations> synthesized (advanced).

Synthesizing (advanced) Unit <Error_Locator_Calculator>.
The following registers are absorbed into counter <u>: 1 register on signal <u>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <d> prevents it from being combined with the RAM <Mram_n1143> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <sig_1> prevents it from being combined with the RAM <Mram_sig[1][7]_GND_10_o_wide_mux_100_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sig<1>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <sig_2> prevents it from being combined with the RAM <Mram_sig[2][7]_GND_10_o_wide_mux_129_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sig<2>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <sig_3> prevents it from being combined with the RAM <Mram_sig[3][7]_GND_10_o_wide_mux_159_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sig<3>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <sig_4> prevents it from being combined with the RAM <Mram_sig[4][7]_GND_10_o_wide_mux_189_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sig<4>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <sig_5> prevents it from being combined with the RAM <Mram_sig[5][7]_GND_10_o_wide_mux_219_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sig<5>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <sig_6> prevents it from being combined with the RAM <Mram_sig[6][7]_GND_10_o_wide_mux_249_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sig<6>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <sig_7> prevents it from being combined with the RAM <Mram_sig[7][7]_GND_10_o_wide_mux_279_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sig<7>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <sig_8> prevents it from being combined with the RAM <Mram_sig[8][7]_GND_10_o_wide_mux_309_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sig<8>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <sig_9> prevents it from being combined with the RAM <Mram_sig[9][7]_GND_10_o_wide_mux_339_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sig<9>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <sig_10> prevents it from being combined with the RAM <Mram_sig[10][7]_GND_10_o_wide_mux_369_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sig<10>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <sig_11> prevents it from being combined with the RAM <Mram_sig[11][7]_GND_10_o_wide_mux_399_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sig<11>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <sig_12> prevents it from being combined with the RAM <Mram_sig[12][7]_GND_10_o_wide_mux_429_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sig<12>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <sig_13> prevents it from being combined with the RAM <Mram_sig[13][7]_GND_10_o_wide_mux_459_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sig<13>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <sig_14> prevents it from being combined with the RAM <Mram_sig[14][7]_GND_10_o_wide_mux_489_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sig<14>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <sig_15> prevents it from being combined with the RAM <Mram_sig[15][7]_GND_10_o_wide_mux_519_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sig<15>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n1143> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sig[1][7]_GND_10_o_wide_mux_100_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sig[2][7]_GND_10_o_wide_mux_129_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sig[3][7]_GND_10_o_wide_mux_159_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sig[4][7]_GND_10_o_wide_mux_189_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sig[5][7]_GND_10_o_wide_mux_219_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sig[6][7]_GND_10_o_wide_mux_249_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sig[7][7]_GND_10_o_wide_mux_279_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sig[8][7]_GND_10_o_wide_mux_309_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sig[9][7]_GND_10_o_wide_mux_339_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sig[10][7]_GND_10_o_wide_mux_369_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sig[11][7]_GND_10_o_wide_mux_399_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sig[12][7]_GND_10_o_wide_mux_429_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sig[13][7]_GND_10_o_wide_mux_459_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sig[14][7]_GND_10_o_wide_mux_489_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sig[15][7]_GND_10_o_wide_mux_519_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[0][7]_GND_10_o_wide_mux_99_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1140>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[1][7]_GND_10_o_wide_mux_128_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1145>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[2][7]_GND_10_o_wide_mux_158_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1150>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[3][7]_GND_10_o_wide_mux_188_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1155>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[4][7]_GND_10_o_wide_mux_218_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1160>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[5][7]_GND_10_o_wide_mux_248_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1165>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[6][7]_GND_10_o_wide_mux_278_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1170>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[7][7]_GND_10_o_wide_mux_308_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1175>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[8][7]_GND_10_o_wide_mux_338_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1180>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[9][7]_GND_10_o_wide_mux_368_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1185>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[10][7]_GND_10_o_wide_mux_398_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1190>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[11][7]_GND_10_o_wide_mux_428_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1195>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[12][7]_GND_10_o_wide_mux_458_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1200>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[13][7]_GND_10_o_wide_mux_488_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1205>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[14][7]_GND_10_o_wide_mux_518_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1210>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GND_10_o_GND_10_o_wide_mux_37_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1128>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[0][7]_GND_10_o_wide_mux_93_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[0][7]_GND_10_o_add_92_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[1][7]_GND_10_o_wide_mux_122_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[1][7]_GND_10_o_add_121_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[2][7]_GND_10_o_wide_mux_152_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[2][7]_GND_10_o_add_151_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[3][7]_GND_10_o_wide_mux_182_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[3][7]_GND_10_o_add_181_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[4][7]_GND_10_o_wide_mux_212_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[4][7]_GND_10_o_add_211_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[5][7]_GND_10_o_wide_mux_242_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[5][7]_GND_10_o_add_241_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[6][7]_GND_10_o_wide_mux_272_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[6][7]_GND_10_o_add_271_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[7][7]_GND_10_o_wide_mux_302_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[7][7]_GND_10_o_add_301_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[8][7]_GND_10_o_wide_mux_332_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[8][7]_GND_10_o_add_331_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[9][7]_GND_10_o_wide_mux_362_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[9][7]_GND_10_o_add_361_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[10][7]_GND_10_o_wide_mux_392_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[10][7]_GND_10_o_add_391_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[11][7]_GND_10_o_wide_mux_422_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[11][7]_GND_10_o_add_421_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[12][7]_GND_10_o_wide_mux_452_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[12][7]_GND_10_o_add_451_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[13][7]_GND_10_o_wide_mux_482_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[13][7]_GND_10_o_add_481_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[14][7]_GND_10_o_wide_mux_512_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[14][7]_GND_10_o_add_511_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GND_10_o_GND_10_o_wide_mux_31_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_10_o_GND_10_o_add_30_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[0][7]_PWR_10_o_wide_mux_96_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[0][7]_sig[1][7]_xor_95_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[0][7]_PWR_10_o_wide_mux_102_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[0][7]_sig[1][7]_xor_101_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[1][7]_PWR_10_o_wide_mux_125_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[1][7]_sig[2][7]_xor_124_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[1][7]_PWR_10_o_wide_mux_131_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[1][7]_sig[2][7]_xor_130_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[2][7]_PWR_10_o_wide_mux_155_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[2][7]_sig[3][7]_xor_154_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[2][7]_PWR_10_o_wide_mux_161_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[2][7]_sig[3][7]_xor_160_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[3][7]_PWR_10_o_wide_mux_185_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[3][7]_sig[4][7]_xor_184_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[3][7]_PWR_10_o_wide_mux_191_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[3][7]_sig[4][7]_xor_190_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[4][7]_PWR_10_o_wide_mux_215_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[4][7]_sig[5][7]_xor_214_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[4][7]_PWR_10_o_wide_mux_221_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[4][7]_sig[5][7]_xor_220_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[5][7]_PWR_10_o_wide_mux_245_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[5][7]_sig[6][7]_xor_244_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[5][7]_PWR_10_o_wide_mux_251_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[5][7]_sig[6][7]_xor_250_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[6][7]_PWR_10_o_wide_mux_275_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[6][7]_sig[7][7]_xor_274_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[6][7]_PWR_10_o_wide_mux_281_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[6][7]_sig[7][7]_xor_280_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[7][7]_PWR_10_o_wide_mux_305_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[7][7]_sig[8][7]_xor_304_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[7][7]_PWR_10_o_wide_mux_311_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[7][7]_sig[8][7]_xor_310_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[8][7]_PWR_10_o_wide_mux_335_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[8][7]_sig[9][7]_xor_334_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[8][7]_PWR_10_o_wide_mux_341_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[8][7]_sig[9][7]_xor_340_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[9][7]_PWR_10_o_wide_mux_365_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[9][7]_sig[10][7]_xor_364_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[9][7]_PWR_10_o_wide_mux_371_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[9][7]_sig[10][7]_xor_370_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[10][7]_PWR_10_o_wide_mux_395_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[10][7]_sig[11][7]_xor_394_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[10][7]_PWR_10_o_wide_mux_401_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[10][7]_sig[11][7]_xor_400_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[11][7]_PWR_10_o_wide_mux_425_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[11][7]_sig[12][7]_xor_424_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[11][7]_PWR_10_o_wide_mux_431_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[11][7]_sig[12][7]_xor_430_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[12][7]_PWR_10_o_wide_mux_455_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[12][7]_sig[13][7]_xor_454_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[12][7]_PWR_10_o_wide_mux_461_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[12][7]_sig[13][7]_xor_460_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[13][7]_PWR_10_o_wide_mux_485_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[13][7]_sig[14][7]_xor_484_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[13][7]_PWR_10_o_wide_mux_491_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[13][7]_sig[14][7]_xor_490_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[14][7]_PWR_10_o_wide_mux_515_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[14][7]_sig[15][7]_xor_514_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beta[14][7]_PWR_10_o_wide_mux_521_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Beta[14][7]_sig[15][7]_xor_520_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Error_Locator_Calculator> synthesized (advanced).

Synthesizing (advanced) Unit <RS_Decoder>.
The following registers are absorbed into accumulator <address>: 1 register on signal <address>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_FIFO> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <Reset>         | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <msg_in>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RS_Decoder> synthesized (advanced).

Synthesizing (advanced) Unit <Syndrom>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Msg_Rsv[7]_PWR_9_o_wide_mux_19_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Msg_Rsv>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[1][7]_PWR_9_o_wide_mux_8_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[1][7]_Msg_Rsv[7]_xor_7_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[1][7]_PWR_9_o_wide_mux_12_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[1][7]_Msg_Rsv[7]_xor_11_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[2][7]_PWR_9_o_wide_mux_25_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[2][7]_Msg_Rsv[7]_xor_24_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[2][7]_PWR_9_o_wide_mux_29_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[2][7]_Msg_Rsv[7]_xor_28_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[3][7]_PWR_9_o_wide_mux_42_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[3][7]_Msg_Rsv[7]_xor_41_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[3][7]_PWR_9_o_wide_mux_46_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[3][7]_Msg_Rsv[7]_xor_45_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[4][7]_PWR_9_o_wide_mux_59_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[4][7]_Msg_Rsv[7]_xor_58_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[4][7]_PWR_9_o_wide_mux_63_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[4][7]_Msg_Rsv[7]_xor_62_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[5][7]_PWR_9_o_wide_mux_76_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[5][7]_Msg_Rsv[7]_xor_75_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[5][7]_PWR_9_o_wide_mux_80_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[5][7]_Msg_Rsv[7]_xor_79_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[6][7]_PWR_9_o_wide_mux_93_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[6][7]_Msg_Rsv[7]_xor_92_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[6][7]_PWR_9_o_wide_mux_97_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[6][7]_Msg_Rsv[7]_xor_96_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[7][7]_PWR_9_o_wide_mux_110_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[7][7]_Msg_Rsv[7]_xor_109_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[7][7]_PWR_9_o_wide_mux_114_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[7][7]_Msg_Rsv[7]_xor_113_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[8][7]_PWR_9_o_wide_mux_127_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[8][7]_Msg_Rsv[7]_xor_126_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[8][7]_PWR_9_o_wide_mux_131_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[8][7]_Msg_Rsv[7]_xor_130_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[9][7]_PWR_9_o_wide_mux_144_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[9][7]_Msg_Rsv[7]_xor_143_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[9][7]_PWR_9_o_wide_mux_148_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[9][7]_Msg_Rsv[7]_xor_147_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[10][7]_PWR_9_o_wide_mux_161_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[10][7]_Msg_Rsv[7]_xor_160_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[10][7]_PWR_9_o_wide_mux_165_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[10][7]_Msg_Rsv[7]_xor_164_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[11][7]_PWR_9_o_wide_mux_178_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[11][7]_Msg_Rsv[7]_xor_177_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[11][7]_PWR_9_o_wide_mux_182_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[11][7]_Msg_Rsv[7]_xor_181_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[12][7]_PWR_9_o_wide_mux_195_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[12][7]_Msg_Rsv[7]_xor_194_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[12][7]_PWR_9_o_wide_mux_199_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[12][7]_Msg_Rsv[7]_xor_198_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[13][7]_PWR_9_o_wide_mux_212_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[13][7]_Msg_Rsv[7]_xor_211_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[13][7]_PWR_9_o_wide_mux_216_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[13][7]_Msg_Rsv[7]_xor_215_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[14][7]_PWR_9_o_wide_mux_229_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[14][7]_Msg_Rsv[7]_xor_228_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[14][7]_PWR_9_o_wide_mux_233_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[14][7]_Msg_Rsv[7]_xor_232_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[15][7]_PWR_9_o_wide_mux_246_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[15][7]_Msg_Rsv[7]_xor_245_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[15][7]_PWR_9_o_wide_mux_250_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[15][7]_Msg_Rsv[7]_xor_249_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[16][7]_PWR_9_o_wide_mux_263_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[16][7]_Msg_Rsv[7]_xor_262_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[16][7]_PWR_9_o_wide_mux_267_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[16][7]_Msg_Rsv[7]_xor_266_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[2][7]_GND_9_o_wide_mux_27_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0456>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[3][7]_GND_9_o_wide_mux_44_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0460>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[4][7]_GND_9_o_wide_mux_61_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0464>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[5][7]_GND_9_o_wide_mux_78_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0468>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[6][7]_GND_9_o_wide_mux_95_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0472>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[7][7]_GND_9_o_wide_mux_112_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0476>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[8][7]_GND_9_o_wide_mux_129_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0480>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[9][7]_GND_9_o_wide_mux_146_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0484>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[10][7]_GND_9_o_wide_mux_163_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0488>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[11][7]_GND_9_o_wide_mux_180_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0492>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[12][7]_GND_9_o_wide_mux_197_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0496>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[13][7]_GND_9_o_wide_mux_214_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0500>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[14][7]_GND_9_o_wide_mux_231_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0504>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[15][7]_GND_9_o_wide_mux_248_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0508>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[16][7]_GND_9_o_wide_mux_265_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0512>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[1][7]_GND_9_o_wide_mux_10_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0452>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[2][7]_GND_9_o_wide_mux_23_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[2][7]_GND_9_o_add_22_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[3][7]_GND_9_o_wide_mux_40_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[3][7]_GND_9_o_add_39_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[4][7]_GND_9_o_wide_mux_57_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[4][7]_GND_9_o_add_56_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[5][7]_GND_9_o_wide_mux_74_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[5][7]_GND_9_o_add_73_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[6][7]_GND_9_o_wide_mux_91_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[6][7]_GND_9_o_add_90_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[7][7]_GND_9_o_wide_mux_108_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[7][7]_GND_9_o_add_107_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[8][7]_GND_9_o_wide_mux_125_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[8][7]_GND_9_o_add_124_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[9][7]_GND_9_o_wide_mux_142_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[9][7]_GND_9_o_add_141_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[10][7]_GND_9_o_wide_mux_159_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[10][7]_GND_9_o_add_158_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[11][7]_GND_9_o_wide_mux_176_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[11][7]_GND_9_o_add_175_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[12][7]_GND_9_o_wide_mux_193_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[12][7]_GND_9_o_add_192_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[13][7]_GND_9_o_wide_mux_210_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[13][7]_GND_9_o_add_209_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[14][7]_GND_9_o_wide_mux_227_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[14][7]_GND_9_o_add_226_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[15][7]_GND_9_o_wide_mux_244_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[15][7]_GND_9_o_add_243_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[16][7]_GND_9_o_wide_mux_261_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[16][7]_GND_9_o_add_260_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[1][7]_GND_9_o_wide_mux_6_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[1][7]_GND_9_o_add_5_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Syndrom> synthesized (advanced).

Synthesizing (advanced) Unit <error_Magnitude>.
The following registers are absorbed into counter <j>: 1 register on signal <j>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_num[1][7]_GND_13_o_wide_mux_250_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <num[1][7]_denum[1][7]_add_249_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GND_13_o_GND_13_o_wide_mux_247_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_13_o_GND_13_o_sub_247_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_num[2][7]_GND_13_o_wide_mux_257_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <num[2][7]_denum[2][7]_add_256_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GND_13_o_GND_13_o_wide_mux_254_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_13_o_GND_13_o_sub_254_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_num[3][7]_GND_13_o_wide_mux_264_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <num[3][7]_denum[3][7]_add_263_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GND_13_o_GND_13_o_wide_mux_261_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_13_o_GND_13_o_sub_261_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_num[4][7]_GND_13_o_wide_mux_271_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <num[4][7]_denum[4][7]_add_270_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GND_13_o_GND_13_o_wide_mux_268_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_13_o_GND_13_o_sub_268_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_num[5][7]_GND_13_o_wide_mux_278_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <num[5][7]_denum[5][7]_add_277_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GND_13_o_GND_13_o_wide_mux_275_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_13_o_GND_13_o_sub_275_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_num[6][7]_GND_13_o_wide_mux_285_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <num[6][7]_denum[6][7]_add_284_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GND_13_o_GND_13_o_wide_mux_282_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_13_o_GND_13_o_sub_282_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_num[7][7]_GND_13_o_wide_mux_292_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <num[7][7]_denum[7][7]_add_291_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GND_13_o_GND_13_o_wide_mux_289_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_13_o_GND_13_o_sub_289_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_num[8][7]_GND_13_o_wide_mux_299_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <num[8][7]_denum[8][7]_add_298_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GND_13_o_GND_13_o_wide_mux_296_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_13_o_GND_13_o_sub_296_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_j[3]_GND_13_o_wide_mux_185_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0549>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GND_13_o_GND_13_o_wide_mux_64_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_13_o_GND_13_o_sub_64_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GND_13_o_GND_13_o_wide_mux_181_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_13_o_X_13_o_wide_mux_180_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_j[3]_GND_13_o_wide_mux_167_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <j[3]_GND_13_o_add_166_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GND_13_o_GND_13_o_wide_mux_119_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_13_o_GND_13_o_sub_119_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GND_13_o_PWR_18_o_wide_mux_187_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_13_o_j[3]_xor_186_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n0542> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_13_o_GND_13_o_xor_65_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GND_13_o_PWR_18_o_wide_mux_169_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_13_o_j[3]_xor_168_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n0547> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_13_o_GND_13_o_xor_120_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <error_Magnitude> synthesized (advanced).

Synthesizing (advanced) Unit <z_Calculator>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <zed_3> prevents it from being combined with the RAM <Mram_zed2> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <zed<3>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <zed2>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <zed_4> prevents it from being combined with the RAM <Mram_zed3> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <zed<4>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <zed3>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <zed_5> prevents it from being combined with the RAM <Mram_zed4> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <zed<5>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <zed4>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <zed_6> prevents it from being combined with the RAM <Mram_zed5> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <zed<6>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <zed5>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <zed_7> prevents it from being combined with the RAM <Mram_zed6> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <zed<7>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <zed6>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <zed_8> prevents it from being combined with the RAM <Mram_zed7> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <zed<8>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <zed7>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <zed_9> prevents it from being combined with the RAM <Mram_zed8> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <zed<9>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <zed8>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <zed_2> prevents it from being combined with the RAM <Mram_zed1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <zed<2>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <zed1>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_zed2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_zed3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_zed4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_zed5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_zed6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_zed7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_zed8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_zed1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_k[3]_GND_12_o_wide_mux_30_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0305>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_k[3]_GND_12_o_wide_mux_73_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0303>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_k[3]_GND_12_o_wide_mux_57_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <k[3]_GND_12_o_add_56_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <z_Calculator> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 189
 1024x8-bit single-port distributed RAM                : 1
 256x8-bit single-port distributed Read Only RAM       : 188
# Adders/Subtractors                                   : 165
 12-bit adder                                          : 13
 4-bit adder                                           : 3
 4-bit subtractor                                      : 2
 5-bit subtractor                                      : 2
 8-bit adder                                           : 97
 8-bit addsub                                          : 15
 8-bit subtractor                                      : 33
# Counters                                             : 6
 3-bit up counter                                      : 2
 4-bit up counter                                      : 1
 5-bit up counter                                      : 2
 8-bit up counter                                      : 1
# Accumulators                                         : 1
 10-bit up accumulator                                 : 1
# Registers                                            : 1661
 Flip-Flops                                            : 1661
# Comparators                                          : 77
 4-bit comparator equal                                : 2
 4-bit comparator greater                              : 3
 5-bit comparator equal                                : 1
 5-bit comparator greater                              : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 53
 8-bit comparator lessequal                            : 16
# Multiplexers                                         : 281
 1-bit 2-to-1 multiplexer                              : 16
 1-bit 9-to-1 multiplexer                              : 8
 12-bit 2-to-1 multiplexer                             : 12
 4-bit 2-to-1 multiplexer                              : 6
 8-bit 15-to-1 multiplexer                             : 1
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 234
 8-bit 8-to-1 multiplexer                              : 2
 8-bit 9-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 73
 8-bit xor2                                            : 72
 8-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Calculate_Sigma_X/FSM_32> on signal <current_s[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
WARNING:Xst:1293 - FF/Latch <ax1_9> has a constant value of 0 in block <Error_Locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ax1_10> has a constant value of 0 in block <Error_Locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ax1_11> has a constant value of 0 in block <Error_Locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ax2_10> has a constant value of 0 in block <Error_Locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ax2_11> has a constant value of 0 in block <Error_Locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ax4_11> has a constant value of 0 in block <Error_Locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ax3_11> has a constant value of 0 in block <Error_Locations>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <RS_Decoder> ...

Optimizing unit <Syndrom> ...

Optimizing unit <Error_Locator_Calculator> ...

Optimizing unit <Error_Locations> ...

Optimizing unit <z_Calculator> ...

Optimizing unit <error_Magnitude> ...
WARNING:Xst:2677 - Node <S16_1_0> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_1_1> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_1_2> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_1_3> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_1_4> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_1_5> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_1_6> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_1_7> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_2_0> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_2_1> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_2_2> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_2_3> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_2_4> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_2_5> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_2_6> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:2677 - Node <S16_2_7> of sequential type is unconnected in block <RS_Decoder>.
WARNING:Xst:1293 - FF/Latch <The_Error_Loactions/ax7_11> has a constant value of 0 in block <RS_Decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <The_Error_Loactions/ax5_11> has a constant value of 0 in block <RS_Decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <The_Error_Loactions/ax6_11> has a constant value of 0 in block <RS_Decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <The_Error_Loactions/ax3_10> has a constant value of 0 in block <RS_Decoder>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Calculate_Sigma_X/_i000142_7> in Unit <RS_Decoder> is equivalent to the following 7 FFs/Latches, which will be removed : <Calculate_Sigma_X/_i000142_6> <Calculate_Sigma_X/_i000142_5> <Calculate_Sigma_X/_i000142_4> <Calculate_Sigma_X/_i000142_3> <Calculate_Sigma_X/_i000142_2> <Calculate_Sigma_X/_i000142_1> <Calculate_Sigma_X/_i000142_0> 
INFO:Xst:2261 - The FF/Latch <Calculate_Sigma_X/_i000545_7> in Unit <RS_Decoder> is equivalent to the following 7 FFs/Latches, which will be removed : <Calculate_Sigma_X/_i000545_6> <Calculate_Sigma_X/_i000545_5> <Calculate_Sigma_X/_i000545_4> <Calculate_Sigma_X/_i000545_3> <Calculate_Sigma_X/_i000545_2> <Calculate_Sigma_X/_i000545_1> <Calculate_Sigma_X/_i000545_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RS_Decoder, actual ratio is 38.
FlipFlop The_Error_Magnitude/i_0 has been replicated 1 time(s)
FlipFlop The_Error_Magnitude/i_1 has been replicated 1 time(s)
FlipFlop The_Error_Magnitude/i_2 has been replicated 2 time(s)
FlipFlop The_Error_Magnitude/i_3 has been replicated 1 time(s)
FlipFlop The_Error_Magnitude/j_0 has been replicated 2 time(s)
FlipFlop The_Error_Magnitude/j_1 has been replicated 1 time(s)
FlipFlop The_Error_Magnitude/j_2 has been replicated 2 time(s)
FlipFlop The_Error_Magnitude/j_3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <RS_Decoder> :
	Found 2-bit shift register for signal <S2_2_0>.
	Found 2-bit shift register for signal <S2_2_1>.
	Found 2-bit shift register for signal <S2_2_2>.
	Found 2-bit shift register for signal <S2_2_3>.
	Found 2-bit shift register for signal <S2_2_4>.
	Found 2-bit shift register for signal <S2_2_5>.
	Found 2-bit shift register for signal <S2_2_6>.
	Found 2-bit shift register for signal <S2_2_7>.
	Found 2-bit shift register for signal <S1_2_0>.
	Found 2-bit shift register for signal <S1_2_1>.
	Found 2-bit shift register for signal <S1_2_2>.
	Found 2-bit shift register for signal <S1_2_3>.
	Found 2-bit shift register for signal <S1_2_4>.
	Found 2-bit shift register for signal <S1_2_5>.
	Found 2-bit shift register for signal <S1_2_6>.
	Found 2-bit shift register for signal <S1_2_7>.
	Found 2-bit shift register for signal <S3_2_0>.
	Found 2-bit shift register for signal <S3_2_1>.
	Found 2-bit shift register for signal <S3_2_2>.
	Found 2-bit shift register for signal <S3_2_3>.
	Found 2-bit shift register for signal <S3_2_4>.
	Found 2-bit shift register for signal <S3_2_5>.
	Found 2-bit shift register for signal <S3_2_6>.
	Found 2-bit shift register for signal <S3_2_7>.
	Found 2-bit shift register for signal <S4_2_0>.
	Found 2-bit shift register for signal <S4_2_1>.
	Found 2-bit shift register for signal <S4_2_2>.
	Found 2-bit shift register for signal <S4_2_3>.
	Found 2-bit shift register for signal <S4_2_4>.
	Found 2-bit shift register for signal <S4_2_5>.
	Found 2-bit shift register for signal <S4_2_6>.
	Found 2-bit shift register for signal <S4_2_7>.
	Found 2-bit shift register for signal <S5_2_0>.
	Found 2-bit shift register for signal <S5_2_1>.
	Found 2-bit shift register for signal <S5_2_2>.
	Found 2-bit shift register for signal <S5_2_3>.
	Found 2-bit shift register for signal <S5_2_4>.
	Found 2-bit shift register for signal <S5_2_5>.
	Found 2-bit shift register for signal <S5_2_6>.
	Found 2-bit shift register for signal <S5_2_7>.
	Found 2-bit shift register for signal <S6_2_0>.
	Found 2-bit shift register for signal <S6_2_1>.
	Found 2-bit shift register for signal <S6_2_2>.
	Found 2-bit shift register for signal <S6_2_3>.
	Found 2-bit shift register for signal <S6_2_4>.
	Found 2-bit shift register for signal <S6_2_5>.
	Found 2-bit shift register for signal <S6_2_6>.
	Found 2-bit shift register for signal <S6_2_7>.
	Found 2-bit shift register for signal <S9_2_0>.
	Found 2-bit shift register for signal <S9_2_1>.
	Found 2-bit shift register for signal <S9_2_2>.
	Found 2-bit shift register for signal <S9_2_3>.
	Found 2-bit shift register for signal <S9_2_4>.
	Found 2-bit shift register for signal <S9_2_5>.
	Found 2-bit shift register for signal <S9_2_6>.
	Found 2-bit shift register for signal <S9_2_7>.
	Found 2-bit shift register for signal <S7_2_0>.
	Found 2-bit shift register for signal <S7_2_1>.
	Found 2-bit shift register for signal <S7_2_2>.
	Found 2-bit shift register for signal <S7_2_3>.
	Found 2-bit shift register for signal <S7_2_4>.
	Found 2-bit shift register for signal <S7_2_5>.
	Found 2-bit shift register for signal <S7_2_6>.
	Found 2-bit shift register for signal <S7_2_7>.
	Found 2-bit shift register for signal <S8_2_0>.
	Found 2-bit shift register for signal <S8_2_1>.
	Found 2-bit shift register for signal <S8_2_2>.
	Found 2-bit shift register for signal <S8_2_3>.
	Found 2-bit shift register for signal <S8_2_4>.
	Found 2-bit shift register for signal <S8_2_5>.
	Found 2-bit shift register for signal <S8_2_6>.
	Found 2-bit shift register for signal <S8_2_7>.
	Found 2-bit shift register for signal <S10_2_0>.
	Found 2-bit shift register for signal <S10_2_1>.
	Found 2-bit shift register for signal <S10_2_2>.
	Found 2-bit shift register for signal <S10_2_3>.
	Found 2-bit shift register for signal <S10_2_4>.
	Found 2-bit shift register for signal <S10_2_5>.
	Found 2-bit shift register for signal <S10_2_6>.
	Found 2-bit shift register for signal <S10_2_7>.
	Found 2-bit shift register for signal <S11_2_0>.
	Found 2-bit shift register for signal <S11_2_1>.
	Found 2-bit shift register for signal <S11_2_2>.
	Found 2-bit shift register for signal <S11_2_3>.
	Found 2-bit shift register for signal <S11_2_4>.
	Found 2-bit shift register for signal <S11_2_5>.
	Found 2-bit shift register for signal <S11_2_6>.
	Found 2-bit shift register for signal <S11_2_7>.
	Found 2-bit shift register for signal <S12_2_0>.
	Found 2-bit shift register for signal <S12_2_1>.
	Found 2-bit shift register for signal <S12_2_2>.
	Found 2-bit shift register for signal <S12_2_3>.
	Found 2-bit shift register for signal <S12_2_4>.
	Found 2-bit shift register for signal <S12_2_5>.
	Found 2-bit shift register for signal <S12_2_6>.
	Found 2-bit shift register for signal <S12_2_7>.
	Found 2-bit shift register for signal <S13_2_0>.
	Found 2-bit shift register for signal <S13_2_1>.
	Found 2-bit shift register for signal <S13_2_2>.
	Found 2-bit shift register for signal <S13_2_3>.
	Found 2-bit shift register for signal <S13_2_4>.
	Found 2-bit shift register for signal <S13_2_5>.
	Found 2-bit shift register for signal <S13_2_6>.
	Found 2-bit shift register for signal <S13_2_7>.
	Found 2-bit shift register for signal <S14_2_0>.
	Found 2-bit shift register for signal <S14_2_1>.
	Found 2-bit shift register for signal <S14_2_2>.
	Found 2-bit shift register for signal <S14_2_3>.
	Found 2-bit shift register for signal <S14_2_4>.
	Found 2-bit shift register for signal <S14_2_5>.
	Found 2-bit shift register for signal <S14_2_6>.
	Found 2-bit shift register for signal <S14_2_7>.
	Found 2-bit shift register for signal <S15_2_0>.
	Found 2-bit shift register for signal <S15_2_1>.
	Found 2-bit shift register for signal <S15_2_2>.
	Found 2-bit shift register for signal <S15_2_3>.
	Found 2-bit shift register for signal <S15_2_4>.
	Found 2-bit shift register for signal <S15_2_5>.
	Found 2-bit shift register for signal <S15_2_6>.
	Found 2-bit shift register for signal <S15_2_7>.
Unit <RS_Decoder> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1431
 Flip-Flops                                            : 1431
# Shift Registers                                      : 120
 2-bit shift register                                  : 120

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : RS_Decoder.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 15102
#      GND                         : 1
#      INV                         : 72
#      LUT1                        : 56
#      LUT2                        : 1078
#      LUT3                        : 415
#      LUT4                        : 207
#      LUT5                        : 670
#      LUT6                        : 6846
#      MUXCY                       : 537
#      MUXF7                       : 3095
#      MUXF8                       : 1520
#      VCC                         : 1
#      XORCY                       : 604
# FlipFlops/Latches                : 1551
#      FD                          : 298
#      FDE                         : 921
#      FDR                         : 3
#      FDRE                        : 329
# RAMS                             : 32
#      RAM256X1S                   : 32
# Shift Registers                  : 120
#      SRLC16E                     : 120
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 9
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1551  out of  54576     2%  
 Number of Slice LUTs:                 9592  out of  27288    35%  
    Number used as Logic:              9344  out of  27288    34%  
    Number used as Memory:              248  out of   6408     3%  
       Number used as RAM:              128
       Number used as SRL:              120

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  10170
   Number with an unused Flip Flop:    8619  out of  10170    84%  
   Number with an unused LUT:           578  out of  10170     5%  
   Number of fully used LUT-FF pairs:   973  out of  10170     9%  
   Number of unique control sets:        37

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    218     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 1703  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 14.079ns (Maximum Frequency: 71.026MHz)
   Minimum input arrival time before clock: 6.596ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 14.079ns (frequency: 71.026MHz)
  Total number of paths / destination ports: 1068862677 / 3660
-------------------------------------------------------------------------
Delay:               14.079ns (Levels of Logic = 23)
  Source:            The_Error_Magnitude/i_2_1 (FF)
  Destination:       The_Error_Magnitude/denum_1_7 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: The_Error_Magnitude/i_2_1 to The_Error_Magnitude/denum_1_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.447   1.013  The_Error_Magnitude/i_2_1 (The_Error_Magnitude/i_2_1)
     LUT5:I3->O            2   0.203   0.721  The_Error_Magnitude/Mmux_i[3]_X_13_o_wide_mux_115_OUT22 (The_Error_Magnitude/Mmux_i[3]_X_13_o_wide_mux_115_OUT21)
     LUT5:I3->O            2   0.203   0.617  The_Error_Magnitude/Mmux_i[3]_X_13_o_wide_mux_115_OUT23 (The_Error_Magnitude/i[3]_X_13_o_wide_mux_115_OUT<0>)
     LUT6:I5->O            1   0.205   0.000  The_Error_Magnitude/Msub_GND_13_o_GND_13_o_sub_64_OUT<7:0>_lut<0> (The_Error_Magnitude/Msub_GND_13_o_GND_13_o_sub_64_OUT<7:0>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  The_Error_Magnitude/Msub_GND_13_o_GND_13_o_sub_64_OUT<7:0>_cy<0> (The_Error_Magnitude/Msub_GND_13_o_GND_13_o_sub_64_OUT<7:0>_cy<0>)
     XORCY:CI->O          32   0.180   1.636  The_Error_Magnitude/Msub_GND_13_o_GND_13_o_sub_64_OUT<7:0>_xor<1> (The_Error_Magnitude/GND_13_o_GND_13_o_sub_64_OUT<1>)
     LUT6:I1->O            1   0.203   0.000  The_Error_Magnitude_Mram_GND_13_o_GND_13_o_wide_mux_64_OUT1 (The_Error_Magnitude_Mram_GND_13_o_GND_13_o_wide_mux_64_OUT)
     MUXF7:I1->O           1   0.140   0.000  The_Error_Magnitude_Mram_GND_13_o_GND_13_o_wide_mux_64_OUT_f7 (The_Error_Magnitude_Mram_GND_13_o_GND_13_o_wide_mux_64_OUT_f7)
     MUXF8:I1->O           1   0.152   0.579  The_Error_Magnitude_Mram_GND_13_o_GND_13_o_wide_mux_64_OUT_f8 (The_Error_Magnitude/GND_13_o_GND_13_o_wide_mux_64_OUT<0>)
     INV:I->O             32   0.206   1.292  The_Error_Magnitude/Mxor_GND_13_o_GND_13_o_xor_65_OUT_0_xo<0>1_INV_0 (The_Error_Magnitude/GND_13_o_GND_13_o_xor_65_OUT<0>)
     LUT6:I5->O            1   0.205   0.000  The_Error_Magnitude_Mram_n05421 (The_Error_Magnitude_Mram_n0542)
     MUXF7:I1->O           1   0.140   0.000  The_Error_Magnitude_Mram_n0542_f7 (The_Error_Magnitude_Mram_n0542_f7)
     MUXF8:I1->O           2   0.152   0.617  The_Error_Magnitude_Mram_n0542_f8 (The_Error_Magnitude/n0542<0>)
     LUT6:I5->O            1   0.205   0.000  The_Error_Magnitude/Madd_n0539_lut<0> (The_Error_Magnitude/Madd_n0539_lut<0>)
     MUXCY:S->O            1   0.172   0.000  The_Error_Magnitude/Madd_n0539_cy<0> (The_Error_Magnitude/Madd_n0539_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  The_Error_Magnitude/Madd_n0539_cy<1> (The_Error_Magnitude/Madd_n0539_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  The_Error_Magnitude/Madd_n0539_cy<2> (The_Error_Magnitude/Madd_n0539_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  The_Error_Magnitude/Madd_n0539_cy<3> (The_Error_Magnitude/Madd_n0539_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  The_Error_Magnitude/Madd_n0539_cy<4> (The_Error_Magnitude/Madd_n0539_cy<4>)
     XORCY:CI->O          19   0.180   1.072  The_Error_Magnitude/Madd_n0539_xor<5> (The_Error_Magnitude/Madd_j[3]_GND_13_o_add_50_OUT_lut<5>)
     LUT5:I4->O            1   0.205   0.684  The_Error_Magnitude/GND_13_o_j[3]_LessThan_42_o25_SW2 (N184)
     LUT6:I4->O           16   0.203   1.005  The_Error_Magnitude/Mmux__n061983 (The_Error_Magnitude/Mmux__n061982)
     LUT5:I4->O            1   0.205   0.684  The_Error_Magnitude/Mmux__n061984_SW1 (N355)
     LUT6:I4->O            1   0.203   0.000  The_Error_Magnitude/denum_8_7_glue_set (The_Error_Magnitude/denum_8_7_glue_set)
     FD:D                      0.102          The_Error_Magnitude/denum_8_7
    ----------------------------------------
    Total                     14.079ns (4.159ns logic, 9.920ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 11123 / 883
-------------------------------------------------------------------------
Offset:              6.596ns (Levels of Logic = 6)
  Source:            msg_in<4> (PAD)
  Destination:       Caculate_Syndroms/S_16_7 (FF)
  Destination Clock: Clk rising

  Data Path: msg_in<4> to Caculate_Syndroms/S_16_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            68   1.222   1.771  msg_in_4_IBUF (msg_in_4_IBUF)
     LUT2:I0->O           32   0.203   1.656  Caculate_Syndroms/Mxor_S[16][7]_Msg_Rsv[7]_xor_266_OUT_4_xo<0>1 (Caculate_Syndroms/S[16][7]_Msg_Rsv[7]_xor_266_OUT<4>)
     LUT6:I0->O            1   0.203   0.000  Caculate_Syndroms_Mram_S[16][7]_PWR_9_o_wide_mux_267_OUT10 (Caculate_Syndroms_Mram_S[16][7]_PWR_9_o_wide_mux_267_OUT10)
     MUXF7:I1->O           1   0.140   0.000  Caculate_Syndroms_Mram_S[16][7]_PWR_9_o_wide_mux_267_OUT10_f7 (Caculate_Syndroms_Mram_S[16][7]_PWR_9_o_wide_mux_267_OUT10_f7)
     MUXF8:I1->O           1   0.152   0.944  Caculate_Syndroms_Mram_S[16][7]_PWR_9_o_wide_mux_267_OUT10_f8 (Caculate_Syndroms/S[16][7]_PWR_9_o_wide_mux_267_OUT<5>)
     LUT6:I0->O            1   0.203   0.000  Caculate_Syndroms/Mmux_S[16][7]_Msg_Rsv[7]_mux_270_OUT61 (Caculate_Syndroms/S[16][7]_Msg_Rsv[7]_mux_270_OUT<5>)
     FD:D                      0.102          Caculate_Syndroms/S_16_5
    ----------------------------------------
    Total                      6.596ns (2.225ns logic, 4.371ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            msg_out_7 (FF)
  Destination:       msg_out<7> (PAD)
  Source Clock:      Clk rising

  Data Path: msg_out_7 to msg_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  msg_out_7 (msg_out_7)
     OBUF:I->O                 2.571          msg_out_7_OBUF (msg_out<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   14.079|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 877.00 secs
Total CPU time to Xst completion: 876.86 secs
 
--> 

Total memory usage is 6302104 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :  216 (   0 filtered)

