Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto beb728bf2bb74a80a2838ee32ed0b560 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot morse_code_lock_TB_behav xil_defaultlib.morse_code_lock_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.morse_code_lock [morse_code_lock_default]
Compiling architecture behavior of entity xil_defaultlib.morse_code_lock_tb
Built simulation snapshot morse_code_lock_TB_behav
