// Seed: 2283520544
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output tri id_4;
  input wire id_3;
  assign module_1.id_5 = 0;
  output wire id_2;
  input wire id_1;
  assign (highz1, strong0) id_4 = 1;
endmodule
module module_1 #(
    parameter id_8 = 32'd34
) (
    input tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    output supply0 id_3,
    output wand id_4,
    input uwire id_5,
    output supply1 id_6,
    output tri id_7
    , id_10,
    input wire _id_8
);
  wire [id_8 : -1  +  -1] id_11;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_11,
      id_10,
      id_11
  );
  final begin : LABEL_0
    $signed(1);
    ;
  end
  xor primCall (id_4, id_0, id_11, id_1, id_5, id_10, id_2);
  wire id_12[-1 : -1 'd0];
  tri [-1 : ""] id_13;
  assign id_6  = id_13;
  assign id_13 = -1'b0;
endmodule
