{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1435826586589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435826586589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 02 16:43:06 2015 " "Processing started: Thu Jul 02 16:43:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1435826586589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1435826586589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TFTKEYSTM32 -c TFTKEYSTM32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TFTKEYSTM32 -c TFTKEYSTM32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1435826586589 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1435826587058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt16a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt16a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNT16A-one " "Found design unit 1: CNT16A-one" {  } { { "CNT16A.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/CNT16A.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826587933 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNT16A " "Found entity 1: CNT16A" {  } { { "CNT16A.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/CNT16A.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826587933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435826587933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt4a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt4a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNT4A-one " "Found design unit 1: CNT4A-one" {  } { { "CNT4A.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/CNT4A.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826587933 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNT4A " "Found entity 1: CNT4A" {  } { { "CNT4A.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/CNT4A.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826587933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435826587933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODE-one " "Found design unit 1: DECODE-one" {  } { { "DECODE.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/DECODE.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826587948 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODE " "Found entity 1: DECODE" {  } { { "DECODE.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/DECODE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826587948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435826587948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlatch8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dlatch8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DLATCH8-one " "Found design unit 1: DLATCH8-one" {  } { { "DLATCH8.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/DLATCH8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826587948 ""} { "Info" "ISGN_ENTITY_NAME" "1 DLATCH8 " "Found entity 1: DLATCH8" {  } { { "DLATCH8.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/DLATCH8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826587948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435826587948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ENCODE-one " "Found design unit 1: ENCODE-one" {  } { { "ENCODE.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/ENCODE.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826587948 ""} { "Info" "ISGN_ENTITY_NAME" "1 ENCODE " "Found entity 1: ENCODE" {  } { { "ENCODE.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/ENCODE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826587948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435826587948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frediv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frediv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FREDIV-one " "Found design unit 1: FREDIV-one" {  } { { "FREDIV.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/FREDIV.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826587948 ""} { "Info" "ISGN_ENTITY_NAME" "1 FREDIV " "Found entity 1: FREDIV" {  } { { "FREDIV.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/FREDIV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826587948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435826587948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG4-one " "Found design unit 1: REG4-one" {  } { { "REG4.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/REG4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826587964 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG4 " "Found entity 1: REG4" {  } { { "REG4.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/REG4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826587964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435826587964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tftkeystm32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tftkeystm32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TFTKEYSTM32 " "Found entity 1: TFTKEYSTM32" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826587964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435826587964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ts16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ts16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TS16-one " "Found design unit 1: TS16-one" {  } { { "TS16.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826587964 ""} { "Info" "ISGN_ENTITY_NAME" "1 TS16 " "Found entity 1: TS16" {  } { { "TS16.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826587964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435826587964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ts4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ts4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TS4-one " "Found design unit 1: TS4-one" {  } { { "TS4.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826587964 ""} { "Info" "ISGN_ENTITY_NAME" "1 TS4 " "Found entity 1: TS4" {  } { { "TS4.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826587964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435826587964 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "Cmd_Or_Data.v(4) " "Verilog HDL Event Control warning at Cmd_Or_Data.v(4): Event Control contains a complex event expression" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 4 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1435826587980 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Cmd_Or_Data.v(24) " "Verilog HDL warning at Cmd_Or_Data.v(24): extended using \"x\" or \"z\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1435826587980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmd_or_data.v 1 1 " "Found 1 design units, including 1 entities, in source file cmd_or_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMD_DATA_SELECT " "Found entity 1: CMD_DATA_SELECT" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826587980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435826587980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 TEST " "Found entity 1: TEST" {  } { { "test.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826587980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435826587980 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TFTKEYSTM32 " "Elaborating entity \"TFTKEYSTM32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1435826588042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT16A CNT16A:inst7 " "Elaborating entity \"CNT16A\" for hierarchy \"CNT16A:inst7\"" {  } { { "TFTKEYSTM32.bdf" "inst7" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 456 800 896 552 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826588042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FREDIV FREDIV:inst11 " "Elaborating entity \"FREDIV\" for hierarchy \"FREDIV:inst11\"" {  } { { "TFTKEYSTM32.bdf" "inst11" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 328 560 656 424 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826588073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ENCODE ENCODE:inst2 " "Elaborating entity \"ENCODE\" for hierarchy \"ENCODE:inst2\"" {  } { { "TFTKEYSTM32.bdf" "inst2" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 440 560 656 568 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826588073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMD_DATA_SELECT CMD_DATA_SELECT:inst19 " "Elaborating entity \"CMD_DATA_SELECT\" for hierarchy \"CMD_DATA_SELECT:inst19\"" {  } { { "TFTKEYSTM32.bdf" "inst19" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1216 856 1104 1296 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826588073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TEST TEST:inst23 " "Elaborating entity \"TEST\" for hierarchy \"TEST:inst23\"" {  } { { "TFTKEYSTM32.bdf" "inst23" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 848 736 888 960 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826588073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TS16 TS16:inst8 " "Elaborating entity \"TS16\" for hierarchy \"TS16:inst8\"" {  } { { "TFTKEYSTM32.bdf" "inst8" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1280 720 856 1376 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826588089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TS4 TS4:inst17 " "Elaborating entity \"TS4\" for hierarchy \"TS4:inst17\"" {  } { { "TFTKEYSTM32.bdf" "inst17" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 648 832 960 744 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826588089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG4 REG4:inst16 " "Elaborating entity \"REG4\" for hierarchy \"REG4:inst16\"" {  } { { "TFTKEYSTM32.bdf" "inst16" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 656 552 672 752 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826588105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT4A CNT4A:inst13 " "Elaborating entity \"CNT4A\" for hierarchy \"CNT4A:inst13\"" {  } { { "TFTKEYSTM32.bdf" "inst13" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 328 728 824 424 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826588105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODE DECODE:inst14 " "Elaborating entity \"DECODE\" for hierarchy \"DECODE:inst14\"" {  } { { "TFTKEYSTM32.bdf" "inst14" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 328 872 992 424 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826588105 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DB\[15\] " "Inserted always-enabled tri-state buffer between \"DB\[15\]\" and its non-tri-state driver." {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DB\[14\] " "Inserted always-enabled tri-state buffer between \"DB\[14\]\" and its non-tri-state driver." {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DB\[13\] " "Inserted always-enabled tri-state buffer between \"DB\[13\]\" and its non-tri-state driver." {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DB\[12\] " "Inserted always-enabled tri-state buffer between \"DB\[12\]\" and its non-tri-state driver." {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DB\[11\] " "Inserted always-enabled tri-state buffer between \"DB\[11\]\" and its non-tri-state driver." {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DB\[10\] " "Inserted always-enabled tri-state buffer between \"DB\[10\]\" and its non-tri-state driver." {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DB\[9\] " "Inserted always-enabled tri-state buffer between \"DB\[9\]\" and its non-tri-state driver." {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DB\[8\] " "Inserted always-enabled tri-state buffer between \"DB\[8\]\" and its non-tri-state driver." {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DB\[7\] " "Inserted always-enabled tri-state buffer between \"DB\[7\]\" and its non-tri-state driver." {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DB\[6\] " "Inserted always-enabled tri-state buffer between \"DB\[6\]\" and its non-tri-state driver." {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435826588620 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1435826588620 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|RS RS " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|RS\" to the node \"RS\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[15\] DB\[15\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[15\]\" to the node \"DB\[15\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[14\] DB\[14\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[14\]\" to the node \"DB\[14\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[13\] DB\[13\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[13\]\" to the node \"DB\[13\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[12\] DB\[12\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[12\]\" to the node \"DB\[12\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[11\] DB\[11\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[11\]\" to the node \"DB\[11\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[10\] DB\[10\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[10\]\" to the node \"DB\[10\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[9\] DB\[9\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[9\]\" to the node \"DB\[9\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[8\] DB\[8\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[8\]\" to the node \"DB\[8\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[7\] DB\[7\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[7\]\" to the node \"DB\[7\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[6\] DB\[6\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[6\]\" to the node \"DB\[6\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[5\] DB\[5\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[5\]\" to the node \"DB\[5\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[4\] DB\[4\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[4\]\" to the node \"DB\[4\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[3\] DB\[3\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[3\]\" to the node \"DB\[3\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[2\] DB\[2\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[2\]\" to the node \"DB\[2\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[1\] DB\[1\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[1\]\" to the node \"DB\[1\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[0\] DB\[0\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[0\]\" to the node \"DB\[0\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826588620 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1435826588620 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TS16:inst8\|do\[13\] CMD_DATA_SELECT:inst19\|DATA_OUT " "Converted the fan-out from the tri-state buffer \"TS16:inst8\|do\[13\]\" to the node \"CMD_DATA_SELECT:inst19\|DATA_OUT\" into an OR gate" {  } { { "TS16.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS16.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TS16:inst8\|do\[14\] CMD_DATA_SELECT:inst19\|DATA_OUT " "Converted the fan-out from the tri-state buffer \"TS16:inst8\|do\[14\]\" to the node \"CMD_DATA_SELECT:inst19\|DATA_OUT\" into an OR gate" {  } { { "TS16.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS16.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TS16:inst8\|do\[12\] CMD_DATA_SELECT:inst19\|DATA_OUT " "Converted the fan-out from the tri-state buffer \"TS16:inst8\|do\[12\]\" to the node \"CMD_DATA_SELECT:inst19\|DATA_OUT\" into an OR gate" {  } { { "TS16.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS16.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TS16:inst8\|do\[11\] CMD_DATA_SELECT:inst19\|DATA_OUT " "Converted the fan-out from the tri-state buffer \"TS16:inst8\|do\[11\]\" to the node \"CMD_DATA_SELECT:inst19\|DATA_OUT\" into an OR gate" {  } { { "TS16.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS16.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TS16:inst8\|do\[10\] CMD_DATA_SELECT:inst19\|DATA_OUT " "Converted the fan-out from the tri-state buffer \"TS16:inst8\|do\[10\]\" to the node \"CMD_DATA_SELECT:inst19\|DATA_OUT\" into an OR gate" {  } { { "TS16.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS16.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TS16:inst8\|do\[9\] CMD_DATA_SELECT:inst19\|DATA_OUT " "Converted the fan-out from the tri-state buffer \"TS16:inst8\|do\[9\]\" to the node \"CMD_DATA_SELECT:inst19\|DATA_OUT\" into an OR gate" {  } { { "TS16.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS16.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TS16:inst8\|do\[8\] CMD_DATA_SELECT:inst19\|DATA_OUT " "Converted the fan-out from the tri-state buffer \"TS16:inst8\|do\[8\]\" to the node \"CMD_DATA_SELECT:inst19\|DATA_OUT\" into an OR gate" {  } { { "TS16.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS16.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TS16:inst8\|do\[7\] CMD_DATA_SELECT:inst19\|DATA_OUT " "Converted the fan-out from the tri-state buffer \"TS16:inst8\|do\[7\]\" to the node \"CMD_DATA_SELECT:inst19\|DATA_OUT\" into an OR gate" {  } { { "TS16.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS16.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TS16:inst8\|do\[6\] CMD_DATA_SELECT:inst19\|DATA_OUT " "Converted the fan-out from the tri-state buffer \"TS16:inst8\|do\[6\]\" to the node \"CMD_DATA_SELECT:inst19\|DATA_OUT\" into an OR gate" {  } { { "TS16.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS16.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1435826588620 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TS16:inst8\|do\[15\] CMD_DATA_SELECT:inst19\|DATA_OUT " "Converted the fan-out from the tri-state buffer \"TS16:inst8\|do\[15\]\" to the node \"CMD_DATA_SELECT:inst19\|DATA_OUT\" into an OR gate" {  } { { "TS16.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS16.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1435826588620 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1435826588620 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DB\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DB\[15\]\" is moved to its source" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1435826588636 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DB\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DB\[14\]\" is moved to its source" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1435826588636 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DB\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DB\[13\]\" is moved to its source" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1435826588636 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DB\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DB\[12\]\" is moved to its source" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1435826588636 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DB\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DB\[11\]\" is moved to its source" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1435826588636 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DB\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DB\[10\]\" is moved to its source" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1435826588636 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DB\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DB\[9\]\" is moved to its source" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1435826588636 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DB\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DB\[8\]\" is moved to its source" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1435826588636 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DB\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DB\[7\]\" is moved to its source" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1435826588636 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DB\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DB\[6\]\" is moved to its source" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1435826588636 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1435826588636 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "DB~synth " "Node \"DB~synth\"" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435826588683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DB~synth " "Node \"DB~synth\"" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435826588683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DB~synth " "Node \"DB~synth\"" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435826588683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DB~synth " "Node \"DB~synth\"" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435826588683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DB~synth " "Node \"DB~synth\"" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435826588683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DB~synth " "Node \"DB~synth\"" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435826588683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DB~synth " "Node \"DB~synth\"" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435826588683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DB~synth " "Node \"DB~synth\"" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435826588683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DB~synth " "Node \"DB~synth\"" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435826588683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DB~synth " "Node \"DB~synth\"" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435826588683 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1435826588683 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1435826588730 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1435826588730 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1435826588730 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1435826588730 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1435826588730 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.map.smsg " "Generated suppressed messages file E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1435826588823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1435826588886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 02 16:43:08 2015 " "Processing ended: Thu Jul 02 16:43:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1435826588886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1435826588886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1435826588886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1435826588886 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1435826590292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435826590292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 02 16:43:09 2015 " "Processing started: Thu Jul 02 16:43:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1435826590292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1435826590292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TFTKEYSTM32 -c TFTKEYSTM32 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TFTKEYSTM32 -c TFTKEYSTM32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1435826590292 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1435826590417 ""}
{ "Info" "0" "" "Project  = TFTKEYSTM32" {  } {  } 0 0 "Project  = TFTKEYSTM32" 0 0 "Fitter" 0 0 1435826590417 ""}
{ "Info" "0" "" "Revision = TFTKEYSTM32" {  } {  } 0 0 "Revision = TFTKEYSTM32" 0 0 "Fitter" 0 0 1435826590417 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1435826590511 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TFTKEYSTM32 EPM240T100C5 " "Selected device EPM240T100C5 for design \"TFTKEYSTM32\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1435826590527 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1435826590605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1435826590605 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1435826590683 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1435826590855 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1435826590855 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1435826590855 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1435826590855 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1435826590855 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1435826590855 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TFTKEYSTM32.sdc " "Synopsys Design Constraints File file not found: 'TFTKEYSTM32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1435826590980 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1435826590980 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1435826590980 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1435826590980 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1435826590980 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1435826590980 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CNT16A:inst7\|q\[0\] " "   1.000 CNT16A:inst7\|q\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1435826590980 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 FREDIV:inst11\|q\[9\] " "   1.000 FREDIV:inst11\|q\[9\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1435826590980 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          IN1 " "   1.000          IN1" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1435826590980 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         NADV " "   1.000         NADV" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1435826590980 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          NWE " "   1.000          NWE" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1435826590980 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1435826590980 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1435826590980 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1435826590980 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1435826590995 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "FREDIV:inst11\|q\[9\] Global clock " "Automatically promoted some destinations of signal \"FREDIV:inst11\|q\[9\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "FREDIV:inst11\|q\[9\] " "Destination \"FREDIV:inst11\|q\[9\]\" may be non-global or may not use global clock" {  } { { "FREDIV.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/FREDIV.vhd" 16 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1435826590995 ""}  } { { "FREDIV.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/FREDIV.vhd" 16 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1435826590995 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "IN1 Global clock " "Automatically promoted some destinations of signal \"IN1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "OUT1 " "Destination \"OUT1\" may be non-global or may not use global clock" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 288 968 1144 304 "OUT1" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1435826590995 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "OUT2 " "Destination \"OUT2\" may be non-global or may not use global clock" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 264 968 1144 280 "OUT2" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1435826590995 ""}  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 264 296 464 280 "IN1" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1435826590995 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "IN1 " "Pin \"IN1\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN1 } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IN1" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 264 296 464 280 "IN1" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1435826590995 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "rtl~0 Global clock " "Automatically promoted some destinations of signal \"rtl~0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DAV " "Destination \"DAV\" may be non-global or may not use global clock" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 480 1016 1192 496 "DAV" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1435826590995 ""}  } { { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1435826590995 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "NADV Global clock " "Automatically promoted signal \"NADV\" to use Global clock" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 872 368 536 888 "NADV" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1435826590995 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "NADV " "Pin \"NADV\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NADV } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NADV" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 872 368 536 888 "NADV" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1435826590995 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1435826590995 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1435826590995 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1435826591011 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1435826591011 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1435826591042 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1435826591042 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1435826591042 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1435826591042 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1435826591105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1435826591214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1435826591292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1435826591308 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1435826591730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1435826591730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1435826591761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1435826591996 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1435826591996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1435826592105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1435826592105 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1435826592105 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1435826592121 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1435826592121 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "10 " "Following 10 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DB\[15\] a permanently enabled " "Pin DB\[15\] has a permanently enabled output enable" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DB[15] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[15\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1435826592183 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DB\[14\] a permanently enabled " "Pin DB\[14\] has a permanently enabled output enable" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DB[14] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[14\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1435826592183 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DB\[13\] a permanently enabled " "Pin DB\[13\] has a permanently enabled output enable" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DB[13] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[13\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1435826592183 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DB\[12\] a permanently enabled " "Pin DB\[12\] has a permanently enabled output enable" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DB[12] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[12\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1435826592183 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DB\[11\] a permanently enabled " "Pin DB\[11\] has a permanently enabled output enable" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DB[11] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[11\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1435826592183 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DB\[10\] a permanently enabled " "Pin DB\[10\] has a permanently enabled output enable" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DB[10] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[10\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1435826592183 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DB\[9\] a permanently enabled " "Pin DB\[9\] has a permanently enabled output enable" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DB[9] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[9\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1435826592183 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DB\[8\] a permanently enabled " "Pin DB\[8\] has a permanently enabled output enable" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DB[8] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[8\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1435826592183 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DB\[7\] a permanently enabled " "Pin DB\[7\] has a permanently enabled output enable" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DB[7] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[7\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1435826592183 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DB\[6\] a permanently enabled " "Pin DB\[6\] has a permanently enabled output enable" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DB[6] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[6\]" } } } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1435826592183 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1435826592183 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.fit.smsg " "Generated suppressed messages file E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1435826592277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "849 " "Peak virtual memory: 849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1435826592339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 02 16:43:12 2015 " "Processing ended: Thu Jul 02 16:43:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1435826592339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1435826592339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1435826592339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1435826592339 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1435826593558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435826593558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 02 16:43:13 2015 " "Processing started: Thu Jul 02 16:43:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1435826593558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1435826593558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TFTKEYSTM32 -c TFTKEYSTM32 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TFTKEYSTM32 -c TFTKEYSTM32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1435826593558 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1435826593933 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1435826593949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1435826594245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 02 16:43:14 2015 " "Processing ended: Thu Jul 02 16:43:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1435826594245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1435826594245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1435826594245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1435826594245 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1435826594902 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1435826595667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435826595667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 02 16:43:15 2015 " "Processing started: Thu Jul 02 16:43:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1435826595667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1435826595667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TFTKEYSTM32 -c TFTKEYSTM32 " "Command: quartus_sta TFTKEYSTM32 -c TFTKEYSTM32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1435826595667 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1435826595808 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1435826596011 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1435826596089 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1435826596089 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1435826596183 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1435826596402 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TFTKEYSTM32.sdc " "Synopsys Design Constraints File file not found: 'TFTKEYSTM32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1435826596480 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1435826596480 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name NADV NADV " "create_clock -period 1.000 -name NADV NADV" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1435826596480 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name NWE NWE " "create_clock -period 1.000 -name NWE NWE" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1435826596480 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FREDIV:inst11\|q\[9\] FREDIV:inst11\|q\[9\] " "create_clock -period 1.000 -name FREDIV:inst11\|q\[9\] FREDIV:inst11\|q\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1435826596480 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IN1 IN1 " "create_clock -period 1.000 -name IN1 IN1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1435826596480 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CNT16A:inst7\|q\[0\] CNT16A:inst7\|q\[0\] " "create_clock -period 1.000 -name CNT16A:inst7\|q\[0\] CNT16A:inst7\|q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1435826596480 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1435826596480 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1435826596480 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1435826596511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.342 " "Worst-case setup slack is -6.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435826596527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435826596527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.342       -53.454 FREDIV:inst11\|q\[9\]  " "   -6.342       -53.454 FREDIV:inst11\|q\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435826596527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.353       -29.241 IN1  " "   -3.353       -29.241 IN1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435826596527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.031         0.000 CNT16A:inst7\|q\[0\]  " "    1.031         0.000 CNT16A:inst7\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435826596527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1435826596527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.573 " "Worst-case hold slack is -4.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435826596542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435826596542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.573        -4.573 IN1  " "   -4.573        -4.573 IN1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435826596542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.915        -6.424 FREDIV:inst11\|q\[9\]  " "   -1.915        -6.424 FREDIV:inst11\|q\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435826596542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.953        -1.538 CNT16A:inst7\|q\[0\]  " "   -0.953        -1.538 CNT16A:inst7\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435826596542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1435826596542 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1435826596558 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1435826596558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435826596558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435826596558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 IN1  " "   -2.289        -2.289 IN1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435826596558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 NADV  " "   -2.289        -2.289 NADV " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435826596558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 NWE  " "   -2.289        -2.289 NWE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435826596558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234         0.000 CNT16A:inst7\|q\[0\]  " "    0.234         0.000 CNT16A:inst7\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435826596558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234         0.000 FREDIV:inst11\|q\[9\]  " "    0.234         0.000 FREDIV:inst11\|q\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435826596558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1435826596558 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1435826597199 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1435826597230 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1435826597230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "427 " "Peak virtual memory: 427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1435826597371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 02 16:43:17 2015 " "Processing ended: Thu Jul 02 16:43:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1435826597371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1435826597371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1435826597371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1435826597371 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Quartus II Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1435826598058 ""}
