Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Robot.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Robot.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Robot"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : Robot
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "G:\AB\OMID2\OMID2.vhd" into library work
Parsing entity <Robot>.
Parsing architecture <Behavior> of entity <robot>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Robot> (architecture <Behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "G:\AB\OMID2\OMID2.vhd" Line 385: Assignment to send_buffer16 ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 538: l should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 556: l should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 575: l should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 594: l should be on the sensitivity list of the process
WARNING:HDLCompiler:871 - "G:\AB\OMID2\OMID2.vhd" Line 645: Using initial value 4 for freq since it is never assigned
WARNING:HDLCompiler:1127 - "G:\AB\OMID2\OMID2.vhd" Line 673: Assignment to battery_buzzer ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "G:\AB\OMID2\OMID2.vhd" Line 686: Using initial value 1 for freq since it is never assigned
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 717: first_buzz should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 718: buzzer_pwm_4hz should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 720: robot_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 721: ball_f should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 726: ball should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "G:\AB\OMID2\OMID2.vhd" Line 814: Assignment to pause_ch ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 1755: l should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 1761: setallregisterisdone should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 1820: clk_counter should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 1853: battery_bf should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 1862: clkf01 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 1863: clkf02 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 1872: clkf11 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 1873: clkf12 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 1882: clkf21 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 1883: clkf22 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 1892: clkf31 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 1893: clkf32 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2317: pi_data_out0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2323: pi_data_out0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2354: pi_data_out1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2360: pi_data_out1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2391: pi_data_out2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2397: pi_data_out2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2428: pi_data_out3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2434: pi_data_out3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2479: sb_pwm should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2509: setpoint0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2524: lf_direction should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2525: lf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2526: lf_aa should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2527: pwm0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2529: lf_aa should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2539: pwm0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2541: lf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2542: lf_bb should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2543: pwm0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2546: lf_bb should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2552: pwm0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2557: lf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2558: lf_cc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2559: pwm0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2563: lf_cc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2572: pwm0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2573: lf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2574: lf_dd should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2575: pwm0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2580: lf_dd should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2585: pwm0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2589: lf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2590: lf_ee should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2591: pwm0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2597: lf_ee should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2602: pwm0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2605: lf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2606: lf_ff should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2607: pwm0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2614: lf_ff should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2620: pwm0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2621: lf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2628: lf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2637: lf_direction should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2638: lf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2640: lf_aaa should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2641: pwm0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2643: lf_aaa should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2654: pwm0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2656: lf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2657: lf_bbb should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2658: pwm0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2661: lf_bbb should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2671: pwm0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2674: lf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2675: lf_ccc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2676: pwm0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2680: lf_ccc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2686: pwm0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2692: lf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2693: lf_ddd should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2694: pwm0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2699: lf_ddd should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2708: pwm0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2710: lf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2711: lf_eee should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2712: pwm0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2718: lf_eee should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2723: pwm0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2728: lf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2729: lf_fff should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2730: pwm0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2737: lf_fff should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2741: pwm0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2745: lf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2753: lf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2770: setpoint1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2785: lb_direction should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2786: lb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2787: lb_aa should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2788: pwm1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2790: lb_aa should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2800: pwm1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2802: lb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2803: lb_bb should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2804: pwm1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2807: lb_bb should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2813: pwm1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2818: lb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2819: lb_cc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2820: pwm1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2824: lb_cc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2833: pwm1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2834: lb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2835: lb_dd should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2836: pwm1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2841: lb_dd should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2846: pwm1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2850: lb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2851: lb_ee should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2852: pwm1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2858: lb_ee should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2863: pwm1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2866: lb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2867: lb_ff should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2868: pwm1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2875: lb_ff should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2881: pwm1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2882: lb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2889: lb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2898: lb_direction should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2899: lb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2901: lb_aaa should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2902: pwm1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2904: lb_aaa should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2915: pwm1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2917: lb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2918: lb_bbb should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2919: pwm1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2922: lb_bbb should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2932: pwm1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2935: lb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2936: lb_ccc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2937: pwm1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2941: lb_ccc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2947: pwm1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2953: lb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2954: lb_ddd should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2955: pwm1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2960: lb_ddd should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2969: pwm1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2971: lb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2972: lb_eee should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2973: pwm1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2979: lb_eee should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2984: pwm1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2989: lb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2990: lb_fff should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2991: pwm1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 2998: lb_fff should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3002: pwm1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3006: lb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3014: lb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3031: setpoint2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3046: rb_direction should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3047: rb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3048: rb_aa should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3049: pwm2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3051: rb_aa should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3061: pwm2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3063: rb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3064: rb_bb should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3065: pwm2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3068: rb_bb should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3074: pwm2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3079: rb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3080: rb_cc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3081: pwm2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3085: rb_cc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3094: pwm2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3095: rb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3096: rb_dd should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3097: pwm2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3102: rb_dd should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3107: pwm2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3111: rb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3112: rb_ee should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3113: pwm2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3119: rb_ee should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3124: pwm2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3127: rb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3128: rb_ff should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3129: pwm2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3136: rb_ff should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3142: pwm2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3143: rb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3150: rb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3159: rb_direction should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3160: rb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3162: rb_aaa should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3163: pwm2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3165: rb_aaa should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3176: pwm2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3178: rb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3179: rb_bbb should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3180: pwm2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3183: rb_bbb should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3193: pwm2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3196: rb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3197: rb_ccc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3198: pwm2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3202: rb_ccc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3208: pwm2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3214: rb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3215: rb_ddd should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3216: pwm2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3221: rb_ddd should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3230: pwm2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3232: rb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3233: rb_eee should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3234: pwm2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3240: rb_eee should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3245: pwm2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3250: rb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3251: rb_fff should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3252: pwm2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3259: rb_fff should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3263: pwm2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3267: rb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3275: rb_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3292: setpoint3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3307: rf_direction should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3308: rf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3309: rf_aa should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3310: pwm3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3312: rf_aa should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3322: pwm3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3324: rf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3325: rf_bb should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3326: pwm3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3329: rf_bb should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3335: pwm3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3340: rf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3341: rf_cc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3342: pwm3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3346: rf_cc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3355: pwm3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3356: rf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3357: rf_dd should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3358: pwm3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3363: rf_dd should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3368: pwm3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3372: rf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3373: rf_ee should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3374: pwm3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3380: rf_ee should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3385: pwm3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3388: rf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3389: rf_ff should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3390: pwm3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3397: rf_ff should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3403: pwm3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3404: rf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3411: rf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3419: rf_direction should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3420: rf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3421: rf_aaa should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3422: pwm3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3424: rf_aaa should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3435: pwm3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3437: rf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3438: rf_bbb should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3439: pwm3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3442: rf_bbb should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3452: pwm3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3455: rf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3456: rf_ccc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3457: pwm3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3461: rf_ccc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3467: pwm3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3473: rf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3474: rf_ddd should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3475: pwm3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3480: rf_ddd should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3489: pwm3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3491: rf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3492: rf_eee should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3493: pwm3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3499: rf_eee should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3504: pwm3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3509: rf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3510: rf_fff should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3511: pwm3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3518: rf_fff should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3522: pwm3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3526: rf_hall_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\AB\OMID2\OMID2.vhd" Line 3534: rf_hall_i should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Robot>.
    Related source file is "G:\AB\OMID2\OMID2.vhd".
    Register <clkf22<9>> equivalent to <clkf22<0>> has been removed
    Register <clkf22<8>> equivalent to <clkf22<0>> has been removed
    Register <clkf22<7>> equivalent to <clkf22<0>> has been removed
    Register <clkf22<6>> equivalent to <clkf22<0>> has been removed
    Register <clkf22<5>> equivalent to <clkf22<0>> has been removed
    Register <clkf22<4>> equivalent to <clkf22<0>> has been removed
    Register <clkf22<3>> equivalent to <clkf22<0>> has been removed
    Register <clkf22<2>> equivalent to <clkf22<0>> has been removed
    Register <clkf22<1>> equivalent to <clkf22<0>> has been removed
    Register <clkf12<9>> equivalent to <clkf12<0>> has been removed
    Register <clkf12<8>> equivalent to <clkf12<0>> has been removed
    Register <clkf12<7>> equivalent to <clkf12<0>> has been removed
    Register <clkf12<6>> equivalent to <clkf12<0>> has been removed
    Register <clkf12<5>> equivalent to <clkf12<0>> has been removed
    Register <clkf12<4>> equivalent to <clkf12<0>> has been removed
    Register <clkf12<3>> equivalent to <clkf12<0>> has been removed
    Register <clkf12<2>> equivalent to <clkf12<0>> has been removed
    Register <clkf12<1>> equivalent to <clkf12<0>> has been removed
    Register <clkf32<9>> equivalent to <clkf32<0>> has been removed
    Register <clkf32<8>> equivalent to <clkf32<0>> has been removed
    Register <clkf32<7>> equivalent to <clkf32<0>> has been removed
    Register <clkf32<6>> equivalent to <clkf32<0>> has been removed
    Register <clkf32<5>> equivalent to <clkf32<0>> has been removed
    Register <clkf32<4>> equivalent to <clkf32<0>> has been removed
    Register <clkf32<3>> equivalent to <clkf32<0>> has been removed
    Register <clkf32<2>> equivalent to <clkf32<0>> has been removed
    Register <clkf32<1>> equivalent to <clkf32<0>> has been removed
    Register <clkf02<9>> equivalent to <clkf02<0>> has been removed
    Register <clkf02<8>> equivalent to <clkf02<0>> has been removed
    Register <clkf02<7>> equivalent to <clkf02<0>> has been removed
    Register <clkf02<6>> equivalent to <clkf02<0>> has been removed
    Register <clkf02<5>> equivalent to <clkf02<0>> has been removed
    Register <clkf02<4>> equivalent to <clkf02<0>> has been removed
    Register <clkf02<3>> equivalent to <clkf02<0>> has been removed
    Register <clkf02<2>> equivalent to <clkf02<0>> has been removed
    Register <clkf02<1>> equivalent to <clkf02<0>> has been removed
    Register <clkf31<9>> equivalent to <clkf31<0>> has been removed
    Register <clkf31<8>> equivalent to <clkf31<0>> has been removed
    Register <clkf31<7>> equivalent to <clkf31<0>> has been removed
    Register <clkf31<6>> equivalent to <clkf31<0>> has been removed
    Register <clkf31<5>> equivalent to <clkf31<0>> has been removed
    Register <clkf31<4>> equivalent to <clkf31<0>> has been removed
    Register <clkf31<3>> equivalent to <clkf31<0>> has been removed
    Register <clkf31<2>> equivalent to <clkf31<0>> has been removed
    Register <clkf31<1>> equivalent to <clkf31<0>> has been removed
    Register <clkf21<9>> equivalent to <clkf21<0>> has been removed
    Register <clkf21<8>> equivalent to <clkf21<0>> has been removed
    Register <clkf21<7>> equivalent to <clkf21<0>> has been removed
    Register <clkf21<6>> equivalent to <clkf21<0>> has been removed
    Register <clkf21<5>> equivalent to <clkf21<0>> has been removed
    Register <clkf21<4>> equivalent to <clkf21<0>> has been removed
    Register <clkf21<3>> equivalent to <clkf21<0>> has been removed
    Register <clkf21<2>> equivalent to <clkf21<0>> has been removed
    Register <clkf21<1>> equivalent to <clkf21<0>> has been removed
    Register <clkf11<9>> equivalent to <clkf11<0>> has been removed
    Register <clkf11<8>> equivalent to <clkf11<0>> has been removed
    Register <clkf11<7>> equivalent to <clkf11<0>> has been removed
    Register <clkf11<6>> equivalent to <clkf11<0>> has been removed
    Register <clkf11<5>> equivalent to <clkf11<0>> has been removed
    Register <clkf11<4>> equivalent to <clkf11<0>> has been removed
    Register <clkf11<3>> equivalent to <clkf11<0>> has been removed
    Register <clkf11<2>> equivalent to <clkf11<0>> has been removed
    Register <clkf11<1>> equivalent to <clkf11<0>> has been removed
    Register <clkf01<9>> equivalent to <clkf01<0>> has been removed
    Register <clkf01<8>> equivalent to <clkf01<0>> has been removed
    Register <clkf01<7>> equivalent to <clkf01<0>> has been removed
    Register <clkf01<6>> equivalent to <clkf01<0>> has been removed
    Register <clkf01<5>> equivalent to <clkf01<0>> has been removed
    Register <clkf01<4>> equivalent to <clkf01<0>> has been removed
    Register <clkf01<3>> equivalent to <clkf01<0>> has been removed
    Register <clkf01<2>> equivalent to <clkf01<0>> has been removed
    Register <clkf01<1>> equivalent to <clkf01<0>> has been removed
    Found 32-bit register for signal <data01>.
    Found 32-bit register for signal <data02>.
    Found 32-bit register for signal <data11>.
    Found 32-bit register for signal <data12>.
    Found 32-bit register for signal <data21>.
    Found 32-bit register for signal <data22>.
    Found 32-bit register for signal <data31>.
    Found 32-bit register for signal <data32>.
    Found 1-bit register for signal <RX_SET_Format>.
    Found 8-bit register for signal <setpoint0>.
    Found 8-bit register for signal <setpoint1>.
    Found 8-bit register for signal <setpoint2>.
    Found 8-bit register for signal <setpoint3>.
    Found 32-bit register for signal <read_data01>.
    Found 32-bit register for signal <read_data11>.
    Found 32-bit register for signal <read_data21>.
    Found 32-bit register for signal <read_data31>.
    Found 24-bit register for signal <first_count>.
    Found 1-bit register for signal <first_buzz>.
    Found 32-bit register for signal <Duty_4Hz>.
    Found 1-bit register for signal <Buzzer_PWM_4Hz>.
    Found 1-bit register for signal <lastball>.
    Found 32-bit register for signal <cnt_noise>.
    Found 1-bit register for signal <ball_noise>.
    Found 1-bit register for signal <charging>.
    Found 16-bit register for signal <switching_counter>.
    Found 1-bit register for signal <switch_pulse>.
    Found 1-bit register for signal <charge_ok>.
    Found 30-bit register for signal <dis_counter_t>.
    Found 1-bit register for signal <discharge_time>.
    Found 30-bit register for signal <dis_counter_p>.
    Found 1-bit register for signal <discharge_PWM>.
    Found 1-bit register for signal <kick_enable>.
    Found 1-bit register for signal <after_turn_penalty>.
    Found 32-bit register for signal <delay_turn_penalty>.
    Found 25-bit register for signal <kick_counter_t>.
    Found 1-bit register for signal <shoot_zart_time>.
    Found 1-bit register for signal <shooting>.
    Found 24-bit register for signal <kick_pwm>.
    Found 30-bit register for signal <kick_counter_p>.
    Found 1-bit register for signal <shoot_zart_pwm>.
    Found 1-bit register for signal <shoot_zart>.
    Found 1-bit register for signal <chip_zart>.
    Found 1-bit register for signal <chip_enable>.
    Found 30-bit register for signal <chip_counter_t>.
    Found 1-bit register for signal <chip_zart_time>.
    Found 1-bit register for signal <chiping>.
    Found 24-bit register for signal <chip_pwm>.
    Found 30-bit register for signal <chip_counter_p>.
    Found 1-bit register for signal <chip_zart_pwm>.
    Found 1-bit register for signal <ball_f>.
    Found 1-bit register for signal <m>.
    Found 1-bit register for signal <mosi>.
    Found 8-bit register for signal <ConfigRegVal>.
    Found 8-bit register for signal <receive_buffer>.
    Found 240-bit register for signal <RX_DATA>.
    Found 8-bit register for signal <comm_id>.
    Found 8-bit register for signal <RF_MOTOR1>.
    Found 8-bit register for signal <RB_MOTOR1>.
    Found 8-bit register for signal <LB_MOTOR1>.
    Found 8-bit register for signal <LF_MOTOR1>.
    Found 8-bit register for signal <speed3>.
    Found 8-bit register for signal <speed2>.
    Found 8-bit register for signal <speed1>.
    Found 8-bit register for signal <speed0>.
    Found 1-bit register for signal <LED1>.
    Found 3-bit register for signal <kick_power>.
    Found 1-bit register for signal <DirectORchip>.
    Found 2-bit register for signal <penalty_mode>.
    Found 8-bit register for signal <fifo_status>.
    Found 8-bit register for signal <c1>.
    Found 8-bit register for signal <c2>.
    Found 8-bit register for signal <c3>.
    Found 2-bit register for signal <step>.
    Found 8-bit register for signal <c4>.
    Found 8-bit register for signal <c5>.
    Found 1-bit register for signal <IS_PRX>.
    Found 3-bit register for signal <packet_index>.
    Found 32-bit register for signal <Send_Delay_count>.
    Found 1-bit register for signal <is_After_Delay>.
    Found 32-bit register for signal <ErrCount>.
    Found 1-bit register for signal <nRFConectionErr>.
    Found 1-bit register for signal <SetAllRegisterIsDone>.
    Found 10-bit register for signal <l>.
    Found 1-bit register for signal <ChipEN>.
    Found 6-bit register for signal <clk_counter>.
    Found 1-bit register for signal <clkf01<0>>.
    Found 1-bit register for signal <clkf02<0>>.
    Found 1-bit register for signal <clkf11<0>>.
    Found 1-bit register for signal <clkf12<0>>.
    Found 1-bit register for signal <clkf21<0>>.
    Found 1-bit register for signal <clkf22<0>>.
    Found 1-bit register for signal <clkf31<0>>.
    Found 1-bit register for signal <clkf32<0>>.
    Found 17-bit register for signal <idata0>.
    Found 17-bit register for signal <p_data_out0>.
    Found 17-bit register for signal <pi_data_out0>.
    Found 17-bit register for signal <idata1>.
    Found 17-bit register for signal <p_data_out1>.
    Found 17-bit register for signal <pi_data_out1>.
    Found 17-bit register for signal <idata2>.
    Found 17-bit register for signal <p_data_out2>.
    Found 17-bit register for signal <pi_data_out2>.
    Found 17-bit register for signal <idata3>.
    Found 17-bit register for signal <p_data_out3>.
    Found 17-bit register for signal <pi_data_out3>.
    Found 32-bit register for signal <k>.
    Found 1-bit register for signal <pwm_clk>.
    Found 17-bit register for signal <pwm_data>.
    Found 8-bit register for signal <sb_pwm_data>.
    Found 16-bit register for signal <h>.
    Found 1-bit register for signal <period>.
    Found 240-bit register for signal <send_TX_Data>.
    Found 10-bit register for signal <kk>.
    Found finite state machine <FSM_0> for signal <step>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | sck (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <LF_MOTOR1[7]_unary_minus_792_OUT> created at line 1556.
    Found 9-bit subtractor for signal <LB_MOTOR1[7]_unary_minus_793_OUT> created at line 1556.
    Found 9-bit subtractor for signal <RB_MOTOR1[7]_unary_minus_795_OUT> created at line 1556.
    Found 33-bit subtractor for signal <n13505> created at line 1568.
    Found 10-bit adder for signal <n13146> created at line 441.
    Found 10-bit adder for signal <n13149> created at line 442.
    Found 10-bit adder for signal <n13152> created at line 443.
    Found 10-bit adder for signal <n13155> created at line 444.
    Found 10-bit adder for signal <n13157> created at line 440.
    Found 10-bit adder for signal <n13159> created at line 441.
    Found 10-bit adder for signal <n13161> created at line 442.
    Found 10-bit adder for signal <n13163> created at line 443.
    Found 10-bit adder for signal <n13165> created at line 444.
    Found 10-bit adder for signal <n13167> created at line 440.
    Found 10-bit adder for signal <n13169> created at line 441.
    Found 10-bit adder for signal <n13171> created at line 442.
    Found 10-bit adder for signal <n13173> created at line 443.
    Found 10-bit adder for signal <n13175> created at line 444.
    Found 10-bit adder for signal <n13177> created at line 440.
    Found 10-bit adder for signal <n13179> created at line 441.
    Found 10-bit adder for signal <n13181> created at line 442.
    Found 10-bit adder for signal <n13183> created at line 443.
    Found 10-bit adder for signal <n13185> created at line 444.
    Found 10-bit adder for signal <n13187> created at line 440.
    Found 10-bit adder for signal <n13189> created at line 441.
    Found 10-bit adder for signal <n13191> created at line 442.
    Found 10-bit adder for signal <n13193> created at line 443.
    Found 10-bit adder for signal <n13195> created at line 444.
    Found 10-bit adder for signal <n13197> created at line 440.
    Found 10-bit adder for signal <n13199> created at line 441.
    Found 10-bit adder for signal <n13201> created at line 442.
    Found 10-bit adder for signal <n13203> created at line 443.
    Found 10-bit adder for signal <n13205> created at line 444.
    Found 10-bit adder for signal <n13207> created at line 440.
    Found 10-bit adder for signal <n13209> created at line 441.
    Found 10-bit adder for signal <n13211> created at line 442.
    Found 10-bit adder for signal <n13213> created at line 443.
    Found 10-bit adder for signal <n13215> created at line 444.
    Found 10-bit adder for signal <n13217> created at line 440.
    Found 10-bit adder for signal <n13219> created at line 441.
    Found 10-bit adder for signal <n13221> created at line 442.
    Found 10-bit adder for signal <n13223> created at line 443.
    Found 10-bit adder for signal <n13225> created at line 444.
    Found 32-bit adder for signal <read_data01[31]_GND_5_o_add_231_OUT> created at line 543.
    Found 32-bit adder for signal <read_data11[31]_GND_5_o_add_241_OUT> created at line 561.
    Found 32-bit adder for signal <read_data21[31]_GND_5_o_add_251_OUT> created at line 580.
    Found 32-bit adder for signal <read_data31[31]_GND_5_o_add_261_OUT> created at line 599.
    Found 30-bit adder for signal <read_data01[31]_GND_5_o_add_274_OUT> created at line 613.
    Found 30-bit adder for signal <read_data11[31]_GND_5_o_add_280_OUT> created at line 614.
    Found 30-bit adder for signal <read_data21[31]_GND_5_o_add_286_OUT> created at line 615.
    Found 30-bit adder for signal <read_data31[31]_GND_5_o_add_292_OUT> created at line 616.
    Found 32-bit adder for signal <count0> created at line 619.
    Found 32-bit adder for signal <count1> created at line 620.
    Found 32-bit adder for signal <count2> created at line 621.
    Found 32-bit adder for signal <count3> created at line 622.
    Found 24-bit adder for signal <first_count[23]_GND_5_o_add_303_OUT> created at line 635.
    Found 32-bit adder for signal <Duty_4Hz[31]_GND_5_o_add_307_OUT> created at line 649.
    Found 32-bit adder for signal <cnt_noise[31]_GND_5_o_add_325_OUT> created at line 764.
    Found 16-bit adder for signal <switching_counter[15]_GND_5_o_add_330_OUT> created at line 786.
    Found 30-bit adder for signal <dis_counter_t[29]_GND_5_o_add_345_OUT> created at line 834.
    Found 30-bit adder for signal <dis_counter_p[29]_GND_5_o_add_350_OUT> created at line 845.
    Found 32-bit adder for signal <delay_turn_penalty[31]_GND_5_o_add_360_OUT> created at line 875.
    Found 25-bit adder for signal <kick_counter_t[24]_GND_5_o_add_364_OUT> created at line 889.
    Found 30-bit adder for signal <kick_counter_p[29]_GND_5_o_add_386_OUT> created at line 930.
    Found 30-bit adder for signal <chip_counter_t[29]_GND_5_o_add_395_OUT> created at line 978.
    Found 30-bit adder for signal <chip_counter_p[29]_GND_5_o_add_414_OUT> created at line 1015.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_608_OUT> created at line 1489.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_611_OUT> created at line 1489.
    Found 32-bit adder for signal <ie[31]_GND_5_o_add_614_OUT> created at line 1490.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_627_OUT> created at line 1496.
    Found 8-bit adder for signal <RF_MOTOR1[7]_GND_5_o_add_629_OUT> created at line 1497.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_631_OUT> created at line 1498.
    Found 8-bit adder for signal <RF_MOTOR1[7]_GND_5_o_add_633_OUT> created at line 1499.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_635_OUT> created at line 1500.
    Found 8-bit adder for signal <RF_MOTOR1[7]_GND_5_o_add_637_OUT> created at line 1501.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_639_OUT> created at line 1502.
    Found 8-bit adder for signal <RF_MOTOR1[7]_GND_5_o_add_641_OUT> created at line 1503.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_643_OUT> created at line 1504.
    Found 8-bit adder for signal <RF_MOTOR1[7]_GND_5_o_add_645_OUT> created at line 1505.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_647_OUT> created at line 1507.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_651_OUT> created at line 1509.
    Found 8-bit adder for signal <RB_MOTOR1[7]_GND_5_o_add_653_OUT> created at line 1510.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_655_OUT> created at line 1511.
    Found 8-bit adder for signal <RB_MOTOR1[7]_GND_5_o_add_657_OUT> created at line 1512.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_659_OUT> created at line 1513.
    Found 8-bit adder for signal <RB_MOTOR1[7]_GND_5_o_add_661_OUT> created at line 1514.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_663_OUT> created at line 1515.
    Found 8-bit adder for signal <RB_MOTOR1[7]_GND_5_o_add_665_OUT> created at line 1516.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_667_OUT> created at line 1517.
    Found 8-bit adder for signal <RB_MOTOR1[7]_GND_5_o_add_669_OUT> created at line 1518.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_671_OUT> created at line 1520.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_675_OUT> created at line 1522.
    Found 8-bit adder for signal <LB_MOTOR1[7]_GND_5_o_add_677_OUT> created at line 1523.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_679_OUT> created at line 1524.
    Found 8-bit adder for signal <LB_MOTOR1[7]_GND_5_o_add_681_OUT> created at line 1525.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_683_OUT> created at line 1526.
    Found 8-bit adder for signal <LB_MOTOR1[7]_GND_5_o_add_685_OUT> created at line 1527.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_687_OUT> created at line 1528.
    Found 8-bit adder for signal <LB_MOTOR1[7]_GND_5_o_add_689_OUT> created at line 1529.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_691_OUT> created at line 1530.
    Found 8-bit adder for signal <LB_MOTOR1[7]_GND_5_o_add_693_OUT> created at line 1531.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_695_OUT> created at line 1533.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_699_OUT> created at line 1535.
    Found 8-bit adder for signal <LF_MOTOR1[7]_GND_5_o_add_701_OUT> created at line 1536.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_703_OUT> created at line 1537.
    Found 8-bit adder for signal <LF_MOTOR1[7]_GND_5_o_add_705_OUT> created at line 1538.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_707_OUT> created at line 1539.
    Found 8-bit adder for signal <LF_MOTOR1[7]_GND_5_o_add_709_OUT> created at line 1540.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_711_OUT> created at line 1541.
    Found 8-bit adder for signal <LF_MOTOR1[7]_GND_5_o_add_713_OUT> created at line 1542.
    Found 8-bit adder for signal <LF_MOTOR1[7]_GND_5_o_add_717_OUT> created at line 1544.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_779_OUT> created at line 1548.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_782_OUT> created at line 1548.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_785_OUT> created at line 1551.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_805_OUT> created at line 1561.
    Found 32-bit adder for signal <ie[31]_GND_5_o_add_808_OUT> created at line 1562.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_815_OUT> created at line 1563.
    Found 32-bit adder for signal <GND_5_o_ie[31]_add_821_OUT> created at line 1567.
    Found 32-bit adder for signal <ie[31]_GND_5_o_add_824_OUT> created at line 1568.
    Found 32-bit adder for signal <Send_Delay_count[31]_GND_5_o_add_955_OUT> created at line 1696.
    Found 32-bit adder for signal <ErrCount[31]_GND_5_o_add_959_OUT> created at line 1731.
    Found 10-bit adder for signal <kk[9]_GND_5_o_add_971_OUT> created at line 1764.
    Found 10-bit adder for signal <l[9]_GND_5_o_add_975_OUT> created at line 1774.
    Found 6-bit adder for signal <clk_counter[5]_GND_5_o_add_995_OUT> created at line 1815.
    Found 32-bit adder for signal <data01[31]_GND_5_o_add_999_OUT> created at line 1908.
    Found 32-bit adder for signal <data02[31]_GND_5_o_add_1002_OUT> created at line 1915.
    Found 32-bit adder for signal <data11[31]_GND_5_o_add_1008_OUT> created at line 1927.
    Found 32-bit adder for signal <data12[31]_GND_5_o_add_1011_OUT> created at line 1934.
    Found 32-bit adder for signal <data21[31]_GND_5_o_add_1017_OUT> created at line 1946.
    Found 32-bit adder for signal <data22[31]_GND_5_o_add_1020_OUT> created at line 1953.
    Found 32-bit adder for signal <data31[31]_GND_5_o_add_1026_OUT> created at line 1965.
    Found 32-bit adder for signal <data32[31]_GND_5_o_add_1029_OUT> created at line 1972.
    Found 32-bit adder for signal <n13628> created at line 2136.
    Found 18-bit adder for signal <n15176> created at line 2160.
    Found 32-bit adder for signal <n13642> created at line 2177.
    Found 18-bit adder for signal <n15182> created at line 2199.
    Found 32-bit adder for signal <n13656> created at line 2216.
    Found 18-bit adder for signal <n15188> created at line 2237.
    Found 32-bit adder for signal <n13670> created at line 2254.
    Found 18-bit adder for signal <n15194> created at line 2276.
    Found 32-bit adder for signal <k[31]_GND_5_o_add_1199_OUT> created at line 2288.
    Found 17-bit adder for signal <pwm_data[16]_GND_5_o_add_1205_OUT> created at line 2308.
    Found 18-bit adder for signal <n15201[17:0]> created at line 2323.
    Found 18-bit adder for signal <n15204[17:0]> created at line 2360.
    Found 18-bit adder for signal <n15207[17:0]> created at line 2397.
    Found 18-bit adder for signal <n15210[17:0]> created at line 2434.
    Found 8-bit adder for signal <sb_pwm_data[7]_GND_5_o_add_1221_OUT> created at line 2477.
    Found 16-bit adder for signal <h[0]_GND_5_o_add_1224_OUT> created at line 2491.
    Found 2-bit adder for signal <LF_aa[1]_GND_5_o_add_1233_OUT> created at line 2529.
    Found 2-bit adder for signal <LF_bb[1]_GND_5_o_add_1242_OUT> created at line 2546.
    Found 2-bit adder for signal <LF_cc[1]_GND_5_o_add_1251_OUT> created at line 2563.
    Found 2-bit adder for signal <LF_dd[1]_GND_5_o_add_1260_OUT> created at line 2580.
    Found 2-bit adder for signal <LF_ee[1]_GND_5_o_add_1269_OUT> created at line 2597.
    Found 2-bit adder for signal <LF_ff[1]_GND_5_o_add_1278_OUT> created at line 2614.
    Found 2-bit adder for signal <LF_aaa[1]_GND_5_o_add_1333_OUT> created at line 2643.
    Found 2-bit adder for signal <LF_bbb[1]_GND_5_o_add_1342_OUT> created at line 2661.
    Found 2-bit adder for signal <LF_ccc[1]_GND_5_o_add_1351_OUT> created at line 2680.
    Found 2-bit adder for signal <LF_ddd[1]_GND_5_o_add_1360_OUT> created at line 2699.
    Found 2-bit adder for signal <LF_eee[1]_GND_5_o_add_1369_OUT> created at line 2718.
    Found 2-bit adder for signal <LF_fff[1]_GND_5_o_add_1378_OUT> created at line 2737.
    Found 2-bit adder for signal <LB_aa[1]_GND_5_o_add_1467_OUT> created at line 2790.
    Found 2-bit adder for signal <LB_bb[1]_GND_5_o_add_1476_OUT> created at line 2807.
    Found 2-bit adder for signal <LB_cc[1]_GND_5_o_add_1485_OUT> created at line 2824.
    Found 2-bit adder for signal <LB_dd[1]_GND_5_o_add_1494_OUT> created at line 2841.
    Found 2-bit adder for signal <LB_ee[1]_GND_5_o_add_1503_OUT> created at line 2858.
    Found 2-bit adder for signal <LB_ff[1]_GND_5_o_add_1512_OUT> created at line 2875.
    Found 2-bit adder for signal <LB_aaa[1]_GND_5_o_add_1567_OUT> created at line 2904.
    Found 2-bit adder for signal <LB_bbb[1]_GND_5_o_add_1576_OUT> created at line 2922.
    Found 2-bit adder for signal <LB_ccc[1]_GND_5_o_add_1585_OUT> created at line 2941.
    Found 2-bit adder for signal <LB_ddd[1]_GND_5_o_add_1594_OUT> created at line 2960.
    Found 2-bit adder for signal <LB_eee[1]_GND_5_o_add_1603_OUT> created at line 2979.
    Found 2-bit adder for signal <LB_fff[1]_GND_5_o_add_1612_OUT> created at line 2998.
    Found 2-bit adder for signal <RB_aa[1]_GND_5_o_add_1701_OUT> created at line 3051.
    Found 2-bit adder for signal <RB_bb[1]_GND_5_o_add_1710_OUT> created at line 3068.
    Found 2-bit adder for signal <RB_cc[1]_GND_5_o_add_1719_OUT> created at line 3085.
    Found 2-bit adder for signal <RB_dd[1]_GND_5_o_add_1728_OUT> created at line 3102.
    Found 2-bit adder for signal <RB_ee[1]_GND_5_o_add_1737_OUT> created at line 3119.
    Found 2-bit adder for signal <RB_ff[1]_GND_5_o_add_1746_OUT> created at line 3136.
    Found 2-bit adder for signal <RB_aaa[1]_GND_5_o_add_1801_OUT> created at line 3165.
    Found 2-bit adder for signal <RB_bbb[1]_GND_5_o_add_1810_OUT> created at line 3183.
    Found 2-bit adder for signal <RB_ccc[1]_GND_5_o_add_1819_OUT> created at line 3202.
    Found 2-bit adder for signal <RB_ddd[1]_GND_5_o_add_1828_OUT> created at line 3221.
    Found 2-bit adder for signal <RB_eee[1]_GND_5_o_add_1837_OUT> created at line 3240.
    Found 2-bit adder for signal <RB_fff[1]_GND_5_o_add_1846_OUT> created at line 3259.
    Found 2-bit adder for signal <RF_aa[1]_GND_5_o_add_1935_OUT> created at line 3312.
    Found 2-bit adder for signal <RF_bb[1]_GND_5_o_add_1944_OUT> created at line 3329.
    Found 2-bit adder for signal <RF_cc[1]_GND_5_o_add_1953_OUT> created at line 3346.
    Found 2-bit adder for signal <RF_dd[1]_GND_5_o_add_1962_OUT> created at line 3363.
    Found 2-bit adder for signal <RF_ee[1]_GND_5_o_add_1971_OUT> created at line 3380.
    Found 2-bit adder for signal <RF_ff[1]_GND_5_o_add_1980_OUT> created at line 3397.
    Found 2-bit adder for signal <RF_aaa[1]_GND_5_o_add_2035_OUT> created at line 3424.
    Found 2-bit adder for signal <RF_bbb[1]_GND_5_o_add_2044_OUT> created at line 3442.
    Found 2-bit adder for signal <RF_ccc[1]_GND_5_o_add_2053_OUT> created at line 3461.
    Found 2-bit adder for signal <RF_ddd[1]_GND_5_o_add_2062_OUT> created at line 3480.
    Found 2-bit adder for signal <RF_eee[1]_GND_5_o_add_2071_OUT> created at line 3499.
    Found 2-bit adder for signal <RF_fff[1]_GND_5_o_add_2080_OUT> created at line 3518.
    Found 32-bit subtractor for signal <read_data01[31]_GND_5_o_sub_233_OUT<31:0>> created at line 545.
    Found 32-bit subtractor for signal <read_data11[31]_GND_5_o_sub_243_OUT<31:0>> created at line 563.
    Found 32-bit subtractor for signal <read_data21[31]_GND_5_o_sub_253_OUT<31:0>> created at line 582.
    Found 32-bit subtractor for signal <read_data31[31]_GND_5_o_sub_263_OUT<31:0>> created at line 601.
    Found 8-bit subtractor for signal <error0> created at line 183.
    Found 8-bit subtractor for signal <error1> created at line 184.
    Found 8-bit subtractor for signal <error2> created at line 185.
    Found 8-bit subtractor for signal <error3> created at line 186.
    Found 3-bit subtractor for signal <GND_5_o_kk[9]_sub_553_OUT<2:0>> created at line 1335.
    Found 3-bit subtractor for signal <GND_5_o_kk[9]_sub_513_OUT<2:0>> created at line 1301.
    Found 3-bit subtractor for signal <GND_5_o_kk[9]_sub_537_OUT<2:0>> created at line 1320.
    Found 3-bit subtractor for signal <GND_5_o_kk[9]_sub_545_OUT<2:0>> created at line 1327.
    Found 3-bit subtractor for signal <GND_5_o_l[9]_sub_600_OUT<2:0>> created at line 1390.
    Found 3-bit subtractor for signal <GND_5_o_l[9]_sub_570_OUT<2:0>> created at line 1354.
    Found 8-bit subtractor for signal <GND_5_o_l[9]_sub_578_OUT<7:0>> created at line 1362.
    Found 3-bit subtractor for signal <GND_5_o_l[9]_sub_586_OUT<2:0>> created at line 1370.
    Found 3-bit subtractor for signal <GND_5_o_l[9]_sub_871_OUT<2:0>> created at line 1588.
    Found 3-bit subtractor for signal <ie[31]_l[9]_sub_616_OUT<2:0>> created at line 1490.
    Found 8-bit subtractor for signal <RF_MOTOR1[7]_GND_5_o_sub_626_OUT<7:0>> created at line 1495.
    Found 8-bit subtractor for signal <RB_MOTOR1[7]_GND_5_o_sub_650_OUT<7:0>> created at line 1508.
    Found 8-bit subtractor for signal <LB_MOTOR1[7]_GND_5_o_sub_674_OUT<7:0>> created at line 1521.
    Found 8-bit subtractor for signal <LF_MOTOR1[7]_GND_5_o_sub_698_OUT<7:0>> created at line 1534.
    Found 2-bit subtractor for signal <ie[31]_l[9]_sub_810_OUT<1:0>> created at line 1562.
    Found 32-bit subtractor for signal <data01[31]_GND_5_o_sub_1001_OUT<31:0>> created at line 1910.
    Found 32-bit subtractor for signal <data02[31]_GND_5_o_sub_1004_OUT<31:0>> created at line 1917.
    Found 32-bit subtractor for signal <data11[31]_GND_5_o_sub_1010_OUT<31:0>> created at line 1929.
    Found 32-bit subtractor for signal <data12[31]_GND_5_o_sub_1013_OUT<31:0>> created at line 1936.
    Found 32-bit subtractor for signal <data21[31]_GND_5_o_sub_1019_OUT<31:0>> created at line 1948.
    Found 32-bit subtractor for signal <data22[31]_GND_5_o_sub_1022_OUT<31:0>> created at line 1955.
    Found 32-bit subtractor for signal <data31[31]_GND_5_o_sub_1028_OUT<31:0>> created at line 1967.
    Found 32-bit subtractor for signal <data32[31]_GND_5_o_sub_1031_OUT<31:0>> created at line 1974.
    Found 8-bit subtractor for signal <RF_MOTOR1[7]_unary_minus_788_OUT<7:0>> created at line 0.
    Found 3-bit subtractor for signal <GND_5_o_l[9]_sub_595_OUT<2:0>> created at line 1386.
    Found 3x6-bit multiplier for signal <packet_index[2]_GND_5_o_add_46_OUT> created at line 440.
    Found 32x7-bit multiplier for signal <n13487> created at line 1551.
    Found 8x32-bit multiplier for signal <n13629> created at line 2136.
    Found 8x32-bit multiplier for signal <n13632> created at line 2151.
    Found 8x32-bit multiplier for signal <n13643> created at line 2177.
    Found 8x32-bit multiplier for signal <n13646> created at line 2192.
    Found 8x32-bit multiplier for signal <n13657> created at line 2216.
    Found 8x32-bit multiplier for signal <n13660> created at line 2230.
    Found 8x32-bit multiplier for signal <n13671> created at line 2254.
    Found 8x32-bit multiplier for signal <n13674> created at line 2269.
    Found 1-bit 240-to-1 multiplexer for signal <GND_5_o_X_5_o_Mux_578_o> created at line 1362.
    Found 1-bit 8-to-1 multiplexer for signal <LF_aa[1]_LF_aa[1]_MUX_11646_o> created at line 2525.
    Found 1-bit 8-to-1 multiplexer for signal <LF_HALL_I[2]_PWR_5_o_MUX_11648_o> created at line 2525.
    Found 1-bit 8-to-1 multiplexer for signal <LF_aa[1]_LF_aa[1]_MUX_11664_o> created at line 2525.
    Found 1-bit 8-to-1 multiplexer for signal <LF_bb[1]_GND_5_o_MUX_11682_o> created at line 2525.
    Found 1-bit 8-to-1 multiplexer for signal <LF_bb[1]_GND_5_o_MUX_11700_o> created at line 2525.
    Found 1-bit 8-to-1 multiplexer for signal <LF_cc[1]_GND_5_o_MUX_11718_o> created at line 2525.
    Found 1-bit 8-to-1 multiplexer for signal <LF_cc[1]_GND_5_o_MUX_11736_o> created at line 2525.
    Found 1-bit 8-to-1 multiplexer for signal <LF_dd[1]_GND_5_o_MUX_11754_o> created at line 2525.
    Found 1-bit 8-to-1 multiplexer for signal <LF_dd[1]_GND_5_o_MUX_11772_o> created at line 2525.
    Found 1-bit 8-to-1 multiplexer for signal <LF_ee[1]_GND_5_o_MUX_11790_o> created at line 2525.
    Found 1-bit 8-to-1 multiplexer for signal <LF_ee[1]_GND_5_o_MUX_11808_o> created at line 2525.
    Found 1-bit 8-to-1 multiplexer for signal <LF_ff[1]_GND_5_o_MUX_11826_o> created at line 2525.
    Found 1-bit 8-to-1 multiplexer for signal <LF_ff[1]_GND_5_o_MUX_11844_o> created at line 2525.
    Found 1-bit 8-to-1 multiplexer for signal <LF_aaa[1]_LF_aaa[1]_MUX_11862_o> created at line 2638.
    Found 1-bit 8-to-1 multiplexer for signal <LF_HALL_I[2]_PWR_5_o_MUX_11864_o> created at line 2638.
    Found 1-bit 8-to-1 multiplexer for signal <LF_aaa[1]_LF_aaa[1]_MUX_11881_o> created at line 2638.
    Found 1-bit 8-to-1 multiplexer for signal <LF_bbb[1]_GND_5_o_MUX_11900_o> created at line 2638.
    Found 1-bit 8-to-1 multiplexer for signal <LF_bbb[1]_GND_5_o_MUX_11919_o> created at line 2638.
    Found 1-bit 8-to-1 multiplexer for signal <LF_ccc[1]_GND_5_o_MUX_11938_o> created at line 2638.
    Found 1-bit 8-to-1 multiplexer for signal <LF_ccc[1]_GND_5_o_MUX_11957_o> created at line 2638.
    Found 1-bit 8-to-1 multiplexer for signal <LF_ddd[1]_GND_5_o_MUX_11976_o> created at line 2638.
    Found 1-bit 8-to-1 multiplexer for signal <LF_ddd[1]_GND_5_o_MUX_11995_o> created at line 2638.
    Found 1-bit 8-to-1 multiplexer for signal <LF_eee[1]_GND_5_o_MUX_12014_o> created at line 2638.
    Found 1-bit 8-to-1 multiplexer for signal <LF_eee[1]_GND_5_o_MUX_12033_o> created at line 2638.
    Found 1-bit 8-to-1 multiplexer for signal <LF_fff[1]_GND_5_o_MUX_12052_o> created at line 2638.
    Found 1-bit 8-to-1 multiplexer for signal <LF_fff[1]_GND_5_o_MUX_12071_o> created at line 2638.
    Found 1-bit 8-to-1 multiplexer for signal <LB_aa[1]_LB_aa[1]_MUX_12240_o> created at line 2786.
    Found 1-bit 8-to-1 multiplexer for signal <LB_HALL_I[2]_PWR_5_o_MUX_12242_o> created at line 2786.
    Found 1-bit 8-to-1 multiplexer for signal <LB_aa[1]_LB_aa[1]_MUX_12258_o> created at line 2786.
    Found 1-bit 8-to-1 multiplexer for signal <LB_bb[1]_GND_5_o_MUX_12276_o> created at line 2786.
    Found 1-bit 8-to-1 multiplexer for signal <LB_bb[1]_GND_5_o_MUX_12294_o> created at line 2786.
    Found 1-bit 8-to-1 multiplexer for signal <LB_cc[1]_GND_5_o_MUX_12312_o> created at line 2786.
    Found 1-bit 8-to-1 multiplexer for signal <LB_cc[1]_GND_5_o_MUX_12330_o> created at line 2786.
    Found 1-bit 8-to-1 multiplexer for signal <LB_dd[1]_GND_5_o_MUX_12348_o> created at line 2786.
    Found 1-bit 8-to-1 multiplexer for signal <LB_dd[1]_GND_5_o_MUX_12366_o> created at line 2786.
    Found 1-bit 8-to-1 multiplexer for signal <LB_ee[1]_GND_5_o_MUX_12384_o> created at line 2786.
    Found 1-bit 8-to-1 multiplexer for signal <LB_ee[1]_GND_5_o_MUX_12402_o> created at line 2786.
    Found 1-bit 8-to-1 multiplexer for signal <LB_ff[1]_GND_5_o_MUX_12420_o> created at line 2786.
    Found 1-bit 8-to-1 multiplexer for signal <LB_ff[1]_GND_5_o_MUX_12438_o> created at line 2786.
    Found 1-bit 8-to-1 multiplexer for signal <LB_aaa[1]_LB_aaa[1]_MUX_12456_o> created at line 2899.
    Found 1-bit 8-to-1 multiplexer for signal <LB_HALL_I[2]_PWR_5_o_MUX_12458_o> created at line 2899.
    Found 1-bit 8-to-1 multiplexer for signal <LB_aaa[1]_LB_aaa[1]_MUX_12475_o> created at line 2899.
    Found 1-bit 8-to-1 multiplexer for signal <LB_bbb[1]_GND_5_o_MUX_12494_o> created at line 2899.
    Found 1-bit 8-to-1 multiplexer for signal <LB_bbb[1]_GND_5_o_MUX_12513_o> created at line 2899.
    Found 1-bit 8-to-1 multiplexer for signal <LB_ccc[1]_GND_5_o_MUX_12532_o> created at line 2899.
    Found 1-bit 8-to-1 multiplexer for signal <LB_ccc[1]_GND_5_o_MUX_12551_o> created at line 2899.
    Found 1-bit 8-to-1 multiplexer for signal <LB_ddd[1]_GND_5_o_MUX_12570_o> created at line 2899.
    Found 1-bit 8-to-1 multiplexer for signal <LB_ddd[1]_GND_5_o_MUX_12589_o> created at line 2899.
    Found 1-bit 8-to-1 multiplexer for signal <LB_eee[1]_GND_5_o_MUX_12608_o> created at line 2899.
    Found 1-bit 8-to-1 multiplexer for signal <LB_eee[1]_GND_5_o_MUX_12627_o> created at line 2899.
    Found 1-bit 8-to-1 multiplexer for signal <LB_fff[1]_GND_5_o_MUX_12646_o> created at line 2899.
    Found 1-bit 8-to-1 multiplexer for signal <LB_fff[1]_GND_5_o_MUX_12665_o> created at line 2899.
    Found 1-bit 8-to-1 multiplexer for signal <RB_aa[1]_RB_aa[1]_MUX_12834_o> created at line 3047.
    Found 1-bit 8-to-1 multiplexer for signal <RB_HALL_I[2]_PWR_5_o_MUX_12836_o> created at line 3047.
    Found 1-bit 8-to-1 multiplexer for signal <RB_aa[1]_RB_aa[1]_MUX_12852_o> created at line 3047.
    Found 1-bit 8-to-1 multiplexer for signal <RB_bb[1]_GND_5_o_MUX_12870_o> created at line 3047.
    Found 1-bit 8-to-1 multiplexer for signal <RB_bb[1]_GND_5_o_MUX_12888_o> created at line 3047.
    Found 1-bit 8-to-1 multiplexer for signal <RB_cc[1]_GND_5_o_MUX_12906_o> created at line 3047.
    Found 1-bit 8-to-1 multiplexer for signal <RB_cc[1]_GND_5_o_MUX_12924_o> created at line 3047.
    Found 1-bit 8-to-1 multiplexer for signal <RB_dd[1]_GND_5_o_MUX_12942_o> created at line 3047.
    Found 1-bit 8-to-1 multiplexer for signal <RB_dd[1]_GND_5_o_MUX_12960_o> created at line 3047.
    Found 1-bit 8-to-1 multiplexer for signal <RB_ee[1]_GND_5_o_MUX_12978_o> created at line 3047.
    Found 1-bit 8-to-1 multiplexer for signal <RB_ee[1]_GND_5_o_MUX_12996_o> created at line 3047.
    Found 1-bit 8-to-1 multiplexer for signal <RB_ff[1]_GND_5_o_MUX_13014_o> created at line 3047.
    Found 1-bit 8-to-1 multiplexer for signal <RB_ff[1]_GND_5_o_MUX_13032_o> created at line 3047.
    Found 1-bit 8-to-1 multiplexer for signal <RB_aaa[1]_RB_aaa[1]_MUX_13050_o> created at line 3160.
    Found 1-bit 8-to-1 multiplexer for signal <RB_HALL_I[2]_PWR_5_o_MUX_13052_o> created at line 3160.
    Found 1-bit 8-to-1 multiplexer for signal <RB_aaa[1]_RB_aaa[1]_MUX_13069_o> created at line 3160.
    Found 1-bit 8-to-1 multiplexer for signal <RB_bbb[1]_GND_5_o_MUX_13088_o> created at line 3160.
    Found 1-bit 8-to-1 multiplexer for signal <RB_bbb[1]_GND_5_o_MUX_13107_o> created at line 3160.
    Found 1-bit 8-to-1 multiplexer for signal <RB_ccc[1]_GND_5_o_MUX_13126_o> created at line 3160.
    Found 1-bit 8-to-1 multiplexer for signal <RB_ccc[1]_GND_5_o_MUX_13145_o> created at line 3160.
    Found 1-bit 8-to-1 multiplexer for signal <RB_ddd[1]_GND_5_o_MUX_13164_o> created at line 3160.
    Found 1-bit 8-to-1 multiplexer for signal <RB_ddd[1]_GND_5_o_MUX_13183_o> created at line 3160.
    Found 1-bit 8-to-1 multiplexer for signal <RB_eee[1]_GND_5_o_MUX_13202_o> created at line 3160.
    Found 1-bit 8-to-1 multiplexer for signal <RB_eee[1]_GND_5_o_MUX_13221_o> created at line 3160.
    Found 1-bit 8-to-1 multiplexer for signal <RB_fff[1]_GND_5_o_MUX_13240_o> created at line 3160.
    Found 1-bit 8-to-1 multiplexer for signal <RB_fff[1]_GND_5_o_MUX_13259_o> created at line 3160.
    Found 1-bit 8-to-1 multiplexer for signal <RF_aa[1]_RF_aa[1]_MUX_13428_o> created at line 3308.
    Found 1-bit 8-to-1 multiplexer for signal <RF_HALL_I[2]_PWR_5_o_MUX_13430_o> created at line 3308.
    Found 1-bit 8-to-1 multiplexer for signal <RF_aa[1]_RF_aa[1]_MUX_13446_o> created at line 3308.
    Found 1-bit 8-to-1 multiplexer for signal <RF_bb[1]_GND_5_o_MUX_13464_o> created at line 3308.
    Found 1-bit 8-to-1 multiplexer for signal <RF_bb[1]_GND_5_o_MUX_13482_o> created at line 3308.
    Found 1-bit 8-to-1 multiplexer for signal <RF_cc[1]_GND_5_o_MUX_13500_o> created at line 3308.
    Found 1-bit 8-to-1 multiplexer for signal <RF_cc[1]_GND_5_o_MUX_13518_o> created at line 3308.
    Found 1-bit 8-to-1 multiplexer for signal <RF_dd[1]_GND_5_o_MUX_13536_o> created at line 3308.
    Found 1-bit 8-to-1 multiplexer for signal <RF_dd[1]_GND_5_o_MUX_13554_o> created at line 3308.
    Found 1-bit 8-to-1 multiplexer for signal <RF_ee[1]_GND_5_o_MUX_13572_o> created at line 3308.
    Found 1-bit 8-to-1 multiplexer for signal <RF_ee[1]_GND_5_o_MUX_13590_o> created at line 3308.
    Found 1-bit 8-to-1 multiplexer for signal <RF_ff[1]_GND_5_o_MUX_13608_o> created at line 3308.
    Found 1-bit 8-to-1 multiplexer for signal <RF_ff[1]_GND_5_o_MUX_13626_o> created at line 3308.
    Found 1-bit 8-to-1 multiplexer for signal <RF_aaa[1]_RF_aaa[1]_MUX_13644_o> created at line 3420.
    Found 1-bit 8-to-1 multiplexer for signal <RF_HALL_I[2]_PWR_5_o_MUX_13646_o> created at line 3420.
    Found 1-bit 8-to-1 multiplexer for signal <RF_aaa[1]_RF_aaa[1]_MUX_13663_o> created at line 3420.
    Found 1-bit 8-to-1 multiplexer for signal <RF_bbb[1]_GND_5_o_MUX_13682_o> created at line 3420.
    Found 1-bit 8-to-1 multiplexer for signal <RF_bbb[1]_GND_5_o_MUX_13701_o> created at line 3420.
    Found 1-bit 8-to-1 multiplexer for signal <RF_ccc[1]_GND_5_o_MUX_13720_o> created at line 3420.
    Found 1-bit 8-to-1 multiplexer for signal <RF_ccc[1]_GND_5_o_MUX_13739_o> created at line 3420.
    Found 1-bit 8-to-1 multiplexer for signal <RF_ddd[1]_GND_5_o_MUX_13758_o> created at line 3420.
    Found 1-bit 8-to-1 multiplexer for signal <RF_ddd[1]_GND_5_o_MUX_13777_o> created at line 3420.
    Found 1-bit 8-to-1 multiplexer for signal <RF_eee[1]_GND_5_o_MUX_13796_o> created at line 3420.
    Found 1-bit 8-to-1 multiplexer for signal <RF_eee[1]_GND_5_o_MUX_13815_o> created at line 3420.
    Found 1-bit 8-to-1 multiplexer for signal <RF_fff[1]_GND_5_o_MUX_13834_o> created at line 3420.
    Found 1-bit 8-to-1 multiplexer for signal <RF_fff[1]_GND_5_o_MUX_13853_o> created at line 3420.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_MOSFET_O<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_MOSFET_O<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_MOSFET_O<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_MOSFET_O<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_MOSFET_O<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_MOSFET_O<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_aa<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_aa<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_bb<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_bb<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_cc<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_cc<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_dd<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_dd<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_ee<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_ee<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_ff<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_ff<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_aaa<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_aaa<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_bbb<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_bbb<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_ccc<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_ccc<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_ddd<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_ddd<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_eee<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_eee<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_fff<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LF_fff<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_MOSFET_O<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_MOSFET_O<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_MOSFET_O<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_MOSFET_O<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_MOSFET_O<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_MOSFET_O<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_aa<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_aa<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_bb<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_bb<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_cc<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_cc<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_dd<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_dd<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_ee<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_ee<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_ff<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_ff<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_aaa<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_aaa<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_bbb<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_bbb<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_ccc<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_ccc<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_ddd<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_ddd<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_eee<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_eee<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_fff<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LB_fff<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_MOSFET_O<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_MOSFET_O<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_MOSFET_O<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_MOSFET_O<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_MOSFET_O<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_MOSFET_O<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_aa<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_aa<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_bb<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_bb<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_cc<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_cc<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_dd<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_dd<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_ee<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_ee<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_ff<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_ff<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_aaa<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_aaa<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_bbb<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_bbb<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_ccc<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_ccc<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_ddd<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_ddd<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_eee<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_eee<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_fff<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RB_fff<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_MOSFET_O<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_MOSFET_O<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_MOSFET_O<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_MOSFET_O<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_MOSFET_O<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_MOSFET_O<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_aa<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_aa<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_bb<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_bb<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_cc<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_cc<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_dd<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_dd<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_ee<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_ee<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_ff<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_ff<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_aaa<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_aaa<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_bbb<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_bbb<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_ccc<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_ccc<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_ddd<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_ddd<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_eee<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_eee<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_fff<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RF_fff<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator greater for signal <l[9]_GND_5_o_LessThan_251_o> created at line 575
    Found 30-bit comparator lessequal for signal <n9802> created at line 613
    Found 30-bit comparator lessequal for signal <n9808> created at line 614
    Found 30-bit comparator lessequal for signal <n9814> created at line 615
    Found 30-bit comparator lessequal for signal <n9820> created at line 616
    Found 24-bit comparator greater for signal <first_count[23]_PWR_5_o_LessThan_303_o> created at line 634
    Found 32-bit comparator greater for signal <GND_5_o_Duty_4Hz[31]_LessThan_307_o> created at line 648
    Found 32-bit comparator greater for signal <GND_5_o_Duty_4Hz[31]_LessThan_309_o> created at line 650
    Found 32-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_328_o> created at line 770
    Found 16-bit comparator greater for signal <GND_5_o_switching_counter[15]_LessThan_332_o> created at line 787
    Found 30-bit comparator greater for signal <GND_5_o_dis_counter_t[29]_LessThan_347_o> created at line 835
    Found 30-bit comparator greater for signal <GND_5_o_dis_counter_p[29]_LessThan_352_o> created at line 846
    Found 32-bit comparator greater for signal <GND_5_o_delay_turn_penalty[31]_LessThan_360_o> created at line 874
    Found 25-bit comparator greater for signal <kick_counter_t[24]_GND_5_o_LessThan_367_o> created at line 894
    Found 25-bit comparator greater for signal <GND_5_o_kick_counter_t[24]_LessThan_368_o> created at line 894
    Found 30-bit comparator greater for signal <GND_5_o_kick_counter_p[29]_LessThan_388_o> created at line 931
    Found 3-bit comparator greater for signal <GND_5_o_kick_power[2]_LessThan_394_o> created at line 954
    Found 30-bit comparator greater for signal <chip_counter_t[29]_GND_5_o_LessThan_398_o> created at line 983
    Found 30-bit comparator greater for signal <GND_5_o_chip_counter_t[29]_LessThan_399_o> created at line 983
    Found 30-bit comparator greater for signal <GND_5_o_chip_counter_p[29]_LessThan_416_o> created at line 1016
    Found 10-bit comparator lessequal for signal <GND_5_o_kk[9]_LessThan_448_o> created at line 1241
    Found 10-bit comparator greater for signal <GND_5_o_kk[9]_LessThan_451_o> created at line 1244
    Found 10-bit comparator greater for signal <kk[9]_GND_5_o_LessThan_452_o> created at line 1244
    Found 10-bit comparator greater for signal <kk[9]_GND_5_o_LessThan_459_o> created at line 1253
    Found 10-bit comparator greater for signal <GND_5_o_kk[9]_LessThan_460_o> created at line 1253
    Found 10-bit comparator greater for signal <GND_5_o_kk[9]_LessThan_463_o> created at line 1256
    Found 10-bit comparator greater for signal <kk[9]_GND_5_o_LessThan_464_o> created at line 1256
    Found 10-bit comparator greater for signal <kk[9]_GND_5_o_LessThan_467_o> created at line 1261
    Found 10-bit comparator greater for signal <GND_5_o_kk[9]_LessThan_468_o> created at line 1261
    Found 10-bit comparator greater for signal <GND_5_o_kk[9]_LessThan_471_o> created at line 1264
    Found 10-bit comparator greater for signal <kk[9]_GND_5_o_LessThan_472_o> created at line 1264
    Found 10-bit comparator greater for signal <GND_5_o_kk[9]_LessThan_475_o> created at line 1269
    Found 10-bit comparator greater for signal <kk[9]_GND_5_o_LessThan_476_o> created at line 1269
    Found 10-bit comparator greater for signal <kk[9]_GND_5_o_LessThan_479_o> created at line 1272
    Found 10-bit comparator greater for signal <GND_5_o_kk[9]_LessThan_480_o> created at line 1272
    Found 10-bit comparator greater for signal <GND_5_o_kk[9]_LessThan_487_o> created at line 1281
    Found 10-bit comparator greater for signal <kk[9]_GND_5_o_LessThan_488_o> created at line 1281
    Found 10-bit comparator greater for signal <GND_5_o_kk[9]_LessThan_491_o> created at line 1284
    Found 10-bit comparator greater for signal <kk[9]_GND_5_o_LessThan_492_o> created at line 1284
    Found 10-bit comparator greater for signal <GND_5_o_kk[9]_LessThan_495_o> created at line 1288
    Found 10-bit comparator greater for signal <kk[9]_GND_5_o_LessThan_496_o> created at line 1288
    Found 10-bit comparator greater for signal <GND_5_o_kk[9]_LessThan_499_o> created at line 1291
    Found 10-bit comparator greater for signal <kk[9]_GND_5_o_LessThan_500_o> created at line 1291
    Found 10-bit comparator greater for signal <GND_5_o_kk[9]_LessThan_503_o> created at line 1294
    Found 10-bit comparator greater for signal <kk[9]_GND_5_o_LessThan_504_o> created at line 1294
    Found 10-bit comparator greater for signal <GND_5_o_kk[9]_LessThan_507_o> created at line 1297
    Found 10-bit comparator greater for signal <kk[9]_GND_5_o_LessThan_508_o> created at line 1297
    Found 10-bit comparator greater for signal <GND_5_o_kk[9]_LessThan_511_o> created at line 1300
    Found 10-bit comparator greater for signal <kk[9]_GND_5_o_LessThan_512_o> created at line 1300
    Found 10-bit comparator greater for signal <GND_5_o_kk[9]_LessThan_515_o> created at line 1304
    Found 10-bit comparator greater for signal <kk[9]_GND_5_o_LessThan_516_o> created at line 1304
    Found 10-bit comparator greater for signal <GND_5_o_kk[9]_LessThan_519_o> created at line 1307
    Found 10-bit comparator greater for signal <kk[9]_GND_5_o_LessThan_520_o> created at line 1307
    Found 10-bit comparator greater for signal <GND_5_o_kk[9]_LessThan_523_o> created at line 1310
    Found 10-bit comparator greater for signal <kk[9]_GND_5_o_LessThan_524_o> created at line 1310
    Found 10-bit comparator greater for signal <GND_5_o_kk[9]_LessThan_527_o> created at line 1313
    Found 10-bit comparator greater for signal <kk[9]_GND_5_o_LessThan_528_o> created at line 1313
    Found 10-bit comparator greater for signal <GND_5_o_kk[9]_LessThan_531_o> created at line 1316
    Found 10-bit comparator greater for signal <kk[9]_GND_5_o_LessThan_532_o> created at line 1316
    Found 10-bit comparator greater for signal <GND_5_o_kk[9]_LessThan_535_o> created at line 1319
    Found 10-bit comparator greater for signal <kk[9]_GND_5_o_LessThan_536_o> created at line 1319
    Found 10-bit comparator greater for signal <GND_5_o_kk[9]_LessThan_539_o> created at line 1323
    Found 10-bit comparator greater for signal <kk[9]_GND_5_o_LessThan_540_o> created at line 1323
    Found 10-bit comparator greater for signal <GND_5_o_kk[9]_LessThan_543_o> created at line 1326
    Found 10-bit comparator greater for signal <kk[9]_GND_5_o_LessThan_544_o> created at line 1326
    Found 10-bit comparator greater for signal <GND_5_o_kk[9]_LessThan_547_o> created at line 1331
    Found 10-bit comparator greater for signal <kk[9]_GND_5_o_LessThan_548_o> created at line 1331
    Found 10-bit comparator greater for signal <GND_5_o_kk[9]_LessThan_551_o> created at line 1334
    Found 10-bit comparator greater for signal <kk[9]_GND_5_o_LessThan_552_o> created at line 1334
    Found 10-bit comparator greater for signal <l[9]_GND_5_o_LessThan_560_o> created at line 1344
    Found 10-bit comparator greater for signal <GND_5_o_l[9]_LessThan_561_o> created at line 1344
    Found 10-bit comparator greater for signal <l[9]_GND_5_o_LessThan_564_o> created at line 1348
    Found 10-bit comparator greater for signal <GND_5_o_l[9]_LessThan_565_o> created at line 1348
    Found 10-bit comparator greater for signal <l[9]_GND_5_o_LessThan_568_o> created at line 1353
    Found 10-bit comparator greater for signal <GND_5_o_l[9]_LessThan_569_o> created at line 1353
    Found 10-bit comparator greater for signal <l[9]_GND_5_o_LessThan_576_o> created at line 1361
    Found 10-bit comparator greater for signal <GND_5_o_l[9]_LessThan_577_o> created at line 1361
    Found 10-bit comparator greater for signal <l[9]_GND_5_o_LessThan_580_o> created at line 1365
    Found 10-bit comparator greater for signal <GND_5_o_l[9]_LessThan_581_o> created at line 1365
    Found 10-bit comparator greater for signal <l[9]_GND_5_o_LessThan_584_o> created at line 1369
    Found 10-bit comparator greater for signal <GND_5_o_l[9]_LessThan_585_o> created at line 1369
    Found 10-bit comparator greater for signal <l[9]_GND_5_o_LessThan_588_o> created at line 1373
    Found 10-bit comparator greater for signal <GND_5_o_l[9]_LessThan_589_o> created at line 1373
    Found 10-bit comparator greater for signal <l[9]_GND_5_o_LessThan_593_o> created at line 1385
    Found 10-bit comparator greater for signal <GND_5_o_l[9]_LessThan_594_o> created at line 1385
    Found 10-bit comparator greater for signal <l[9]_GND_5_o_LessThan_598_o> created at line 1389
    Found 10-bit comparator greater for signal <GND_5_o_l[9]_LessThan_599_o> created at line 1389
    Found 32-bit comparator greater for signal <l[9]_GND_5_o_LessThan_610_o> created at line 1489
    Found 32-bit comparator greater for signal <GND_5_o_l[9]_LessThan_613_o> created at line 1489
    Found 4-bit comparator equal for signal <comm_id[3]_Robot_ID[3]_equal_619_o> created at line 1492
    Found 10-bit comparator greater for signal <l[9]_GND_5_o_LessThan_621_o> created at line 1492
    Found 10-bit comparator greater for signal <GND_5_o_l[9]_LessThan_622_o> created at line 1492
    Found 32-bit comparator equal for signal <GND_5_o_l[9]_equal_625_o> created at line 1494
    Found 32-bit comparator equal for signal <GND_5_o_l[9]_equal_629_o> created at line 1496
    Found 32-bit comparator equal for signal <GND_5_o_l[9]_equal_633_o> created at line 1498
    Found 32-bit comparator equal for signal <GND_5_o_l[9]_equal_637_o> created at line 1500
    Found 32-bit comparator equal for signal <GND_5_o_l[9]_equal_641_o> created at line 1502
    Found 32-bit comparator equal for signal <GND_5_o_l[9]_equal_645_o> created at line 1504
    Found 32-bit comparator equal for signal <GND_5_o_l[9]_equal_649_o> created at line 1507
    Found 32-bit comparator equal for signal <GND_5_o_l[9]_equal_653_o> created at line 1509
    Found 32-bit comparator equal for signal <GND_5_o_l[9]_equal_657_o> created at line 1511
    Found 32-bit comparator equal for signal <GND_5_o_l[9]_equal_661_o> created at line 1513
    Found 32-bit comparator equal for signal <GND_5_o_l[9]_equal_665_o> created at line 1515
    Found 32-bit comparator equal for signal <GND_5_o_l[9]_equal_669_o> created at line 1517
    Found 32-bit comparator equal for signal <GND_5_o_l[9]_equal_673_o> created at line 1520
    Found 32-bit comparator equal for signal <GND_5_o_l[9]_equal_677_o> created at line 1522
    Found 32-bit comparator equal for signal <GND_5_o_l[9]_equal_681_o> created at line 1524
    Found 32-bit comparator equal for signal <GND_5_o_l[9]_equal_685_o> created at line 1526
    Found 32-bit comparator equal for signal <GND_5_o_l[9]_equal_689_o> created at line 1528
    Found 32-bit comparator equal for signal <GND_5_o_l[9]_equal_693_o> created at line 1530
    Found 32-bit comparator equal for signal <GND_5_o_l[9]_equal_697_o> created at line 1533
    Found 32-bit comparator equal for signal <GND_5_o_l[9]_equal_701_o> created at line 1535
    Found 32-bit comparator equal for signal <GND_5_o_l[9]_equal_705_o> created at line 1537
    Found 32-bit comparator equal for signal <GND_5_o_l[9]_equal_709_o> created at line 1539
    Found 32-bit comparator equal for signal <GND_5_o_l[9]_equal_713_o> created at line 1541
    Found 32-bit comparator equal for signal <GND_5_o_l[9]_equal_717_o> created at line 1543
    Found 32-bit comparator greater for signal <l[9]_GND_5_o_LessThan_781_o> created at line 1548
    Found 32-bit comparator greater for signal <GND_5_o_l[9]_LessThan_784_o> created at line 1548
    Found 32-bit comparator equal for signal <GND_5_o_l[9]_equal_787_o> created at line 1551
    Found 9-bit comparator equal for signal <LB_MOTOR1[7]_LF_MOTOR1[7]_equal_794_o> created at line 1556
    Found 9-bit comparator equal for signal <RB_MOTOR1[7]_LB_MOTOR1[7]_equal_796_o> created at line 1556
    Found 8-bit comparator equal for signal <RB_MOTOR1[7]_RF_MOTOR1[7]_equal_797_o> created at line 1556
    Found 32-bit comparator greater for signal <GND_5_o_l[9]_LessThan_807_o> created at line 1561
    Found 32-bit comparator greater for signal <l[9]_GND_5_o_LessThan_814_o> created at line 1563
    Found 32-bit comparator greater for signal <GND_5_o_l[9]_LessThan_817_o> created at line 1563
    Found 32-bit comparator greater for signal <l[9]_GND_5_o_LessThan_820_o> created at line 1567
    Found 32-bit comparator greater for signal <GND_5_o_l[9]_LessThan_823_o> created at line 1567
    Found 10-bit comparator greater for signal <l[9]_GND_5_o_LessThan_869_o> created at line 1587
    Found 10-bit comparator greater for signal <GND_5_o_l[9]_LessThan_870_o> created at line 1587
    Found 10-bit comparator greater for signal <l[9]_GND_5_o_LessThan_901_o> created at line 1615
    Found 8-bit comparator greater for signal <RX_ID[0][7]_RX_ID[1][7]_LessThan_903_o> created at line 1617
    Found 8-bit comparator greater for signal <RX_ID[2][7]_RX_ID[3][7]_LessThan_905_o> created at line 1623
    Found 8-bit comparator greater for signal <RX_ID[4][7]_RX_ID[5][7]_LessThan_907_o> created at line 1629
    Found 8-bit comparator greater for signal <c1[7]_c2[7]_LessThan_914_o> created at line 1637
    Found 8-bit comparator greater for signal <c4[7]_c3[7]_LessThan_919_o> created at line 1645
    Found 8-bit comparator equal for signal <c5[7]_GND_5_o_equal_924_o> created at line 1654
    Found 8-bit comparator not equal for signal <GND_5_o_RX_ID[0][7]_equal_926_o> created at line 1662
    Found 8-bit comparator equal for signal <GND_5_o_RX_ID[1][7]_equal_928_o> created at line 1665
    Found 8-bit comparator equal for signal <GND_5_o_RX_ID[2][7]_equal_930_o> created at line 1668
    Found 8-bit comparator equal for signal <GND_5_o_RX_ID[3][7]_equal_932_o> created at line 1671
    Found 8-bit comparator equal for signal <GND_5_o_RX_ID[4][7]_equal_934_o> created at line 1674
    Found 8-bit comparator equal for signal <GND_5_o_RX_ID[5][7]_equal_936_o> created at line 1677
    Found 32-bit comparator greater for signal <GND_5_o_Send_Delay_count[31]_LessThan_955_o> created at line 1695
    Found 32-bit comparator greater for signal <ErrCount[31]_GND_5_o_LessThan_963_o> created at line 1735
    Found 10-bit comparator greater for signal <l[9]_GND_5_o_LessThan_965_o> created at line 1739
    Found 10-bit comparator greater for signal <GND_5_o_kk[9]_LessThan_971_o> created at line 1763
    Found 10-bit comparator greater for signal <GND_5_o_l[9]_LessThan_975_o> created at line 1771
    Found 6-bit comparator greater for signal <clk_counter[5]_GND_5_o_LessThan_995_o> created at line 1814
    Found 6-bit comparator greater for signal <sck> created at line 1820
    Found 32-bit comparator greater for signal <GND_5_o_idata0[16]_LessThan_1039_o> created at line 2130
    Found 32-bit comparator greater for signal <idata0[16]_PWR_5_o_LessThan_1042_o> created at line 2130
    Found 32-bit comparator greater for signal <GND_5_o_error0[7]_LessThan_1048_o> created at line 2147
    Found 32-bit comparator greater for signal <error0[7]_PWR_5_o_LessThan_1050_o> created at line 2147
    Found 32-bit comparator greater for signal <error0[7]_GND_5_o_LessThan_1053_o> created at line 2149
    Found 32-bit comparator lessequal for signal <PWR_5_o_error0[7]_LessThan_1055_o> created at line 2151
    Found 18-bit comparator greater for signal <GND_5_o_BUS_0190_LessThan_1060_o> created at line 2156
    Found 18-bit comparator greater for signal <BUS_0191_PWR_5_o_LessThan_1062_o> created at line 2156
    Found 18-bit comparator greater for signal <BUS_0193_GND_5_o_LessThan_1066_o> created at line 2158
    Found 18-bit comparator lessequal for signal <PWR_5_o_BUS_0194_LessThan_1068_o> created at line 2160
    Found 32-bit comparator greater for signal <GND_5_o_idata1[16]_LessThan_1080_o> created at line 2171
    Found 32-bit comparator greater for signal <idata1[16]_PWR_5_o_LessThan_1083_o> created at line 2171
    Found 32-bit comparator greater for signal <GND_5_o_error1[7]_LessThan_1089_o> created at line 2188
    Found 32-bit comparator greater for signal <error1[7]_PWR_5_o_LessThan_1091_o> created at line 2188
    Found 32-bit comparator greater for signal <error1[7]_GND_5_o_LessThan_1094_o> created at line 2190
    Found 32-bit comparator lessequal for signal <PWR_5_o_error1[7]_LessThan_1096_o> created at line 2192
    Found 18-bit comparator greater for signal <GND_5_o_BUS_0198_LessThan_1101_o> created at line 2195
    Found 18-bit comparator greater for signal <BUS_0199_PWR_5_o_LessThan_1103_o> created at line 2195
    Found 18-bit comparator greater for signal <BUS_0201_GND_5_o_LessThan_1107_o> created at line 2197
    Found 18-bit comparator lessequal for signal <PWR_5_o_BUS_0202_LessThan_1109_o> created at line 2199
    Found 32-bit comparator greater for signal <GND_5_o_idata2[16]_LessThan_1121_o> created at line 2210
    Found 32-bit comparator greater for signal <idata2[16]_PWR_5_o_LessThan_1124_o> created at line 2210
    Found 32-bit comparator greater for signal <GND_5_o_error2[7]_LessThan_1130_o> created at line 2226
    Found 32-bit comparator greater for signal <error2[7]_PWR_5_o_LessThan_1132_o> created at line 2226
    Found 32-bit comparator greater for signal <error2[7]_GND_5_o_LessThan_1135_o> created at line 2228
    Found 32-bit comparator lessequal for signal <PWR_5_o_error2[7]_LessThan_1137_o> created at line 2230
    Found 18-bit comparator greater for signal <GND_5_o_BUS_0206_LessThan_1142_o> created at line 2233
    Found 18-bit comparator greater for signal <BUS_0207_PWR_5_o_LessThan_1144_o> created at line 2233
    Found 18-bit comparator greater for signal <BUS_0209_GND_5_o_LessThan_1148_o> created at line 2235
    Found 18-bit comparator lessequal for signal <PWR_5_o_BUS_0210_LessThan_1150_o> created at line 2237
    Found 32-bit comparator greater for signal <GND_5_o_idata3[16]_LessThan_1162_o> created at line 2248
    Found 32-bit comparator greater for signal <idata3[16]_PWR_5_o_LessThan_1165_o> created at line 2248
    Found 32-bit comparator greater for signal <GND_5_o_error3[7]_LessThan_1171_o> created at line 2265
    Found 32-bit comparator greater for signal <error3[7]_PWR_5_o_LessThan_1173_o> created at line 2265
    Found 32-bit comparator greater for signal <error3[7]_GND_5_o_LessThan_1176_o> created at line 2267
    Found 32-bit comparator lessequal for signal <PWR_5_o_error3[7]_LessThan_1178_o> created at line 2269
    Found 18-bit comparator greater for signal <GND_5_o_BUS_0214_LessThan_1183_o> created at line 2272
    Found 18-bit comparator greater for signal <BUS_0215_PWR_5_o_LessThan_1185_o> created at line 2272
    Found 18-bit comparator greater for signal <BUS_0217_GND_5_o_LessThan_1189_o> created at line 2274
    Found 18-bit comparator lessequal for signal <PWR_5_o_BUS_0218_LessThan_1191_o> created at line 2276
    Found 32-bit comparator greater for signal <k[31]_GND_5_o_LessThan_1201_o> created at line 2289
    Found 17-bit comparator greater for signal <pwm_data[16]_GND_5_o_LessThan_1207_o> created at line 2309
    Found 17-bit comparator greater for signal <LF_direction> created at line 2317
    Found 19-bit comparator greater for signal <pwm0> created at line 2323
    Found 17-bit comparator greater for signal <LB_direction> created at line 2354
    Found 19-bit comparator greater for signal <pwm1> created at line 2360
    Found 17-bit comparator greater for signal <RB_direction> created at line 2391
    Found 19-bit comparator greater for signal <pwm2> created at line 2397
    Found 17-bit comparator greater for signal <RF_direction> created at line 2428
    Found 19-bit comparator greater for signal <pwm3> created at line 2434
    Found 8-bit comparator greater for signal <sb> created at line 2479
    Found 16-bit comparator greater for signal <GND_5_o_h[0]_LessThan_1226_o> created at line 2492
    Found 2-bit comparator greater for signal <PWR_5_o_LF_aa[1]_LessThan_1233_o> created at line 2526
    Found 2-bit comparator greater for signal <PWR_5_o_LF_bb[1]_LessThan_1242_o> created at line 2542
    Found 2-bit comparator greater for signal <PWR_5_o_LF_cc[1]_LessThan_1251_o> created at line 2558
    Found 2-bit comparator greater for signal <PWR_5_o_LF_dd[1]_LessThan_1260_o> created at line 2574
    Found 2-bit comparator greater for signal <PWR_5_o_LF_ee[1]_LessThan_1269_o> created at line 2590
    Found 2-bit comparator greater for signal <PWR_5_o_LF_ff[1]_LessThan_1278_o> created at line 2606
    Found 2-bit comparator greater for signal <PWR_5_o_LF_aaa[1]_LessThan_1333_o> created at line 2640
    Found 2-bit comparator greater for signal <PWR_5_o_LF_bbb[1]_LessThan_1342_o> created at line 2657
    Found 2-bit comparator greater for signal <PWR_5_o_LF_ccc[1]_LessThan_1351_o> created at line 2675
    Found 2-bit comparator greater for signal <PWR_5_o_LF_ddd[1]_LessThan_1360_o> created at line 2693
    Found 2-bit comparator greater for signal <PWR_5_o_LF_eee[1]_LessThan_1369_o> created at line 2711
    Found 2-bit comparator greater for signal <PWR_5_o_LF_fff[1]_LessThan_1378_o> created at line 2729
    Found 2-bit comparator greater for signal <PWR_5_o_LB_aa[1]_LessThan_1467_o> created at line 2787
    Found 2-bit comparator greater for signal <PWR_5_o_LB_bb[1]_LessThan_1476_o> created at line 2803
    Found 2-bit comparator greater for signal <PWR_5_o_LB_cc[1]_LessThan_1485_o> created at line 2819
    Found 2-bit comparator greater for signal <PWR_5_o_LB_dd[1]_LessThan_1494_o> created at line 2835
    Found 2-bit comparator greater for signal <PWR_5_o_LB_ee[1]_LessThan_1503_o> created at line 2851
    Found 2-bit comparator greater for signal <PWR_5_o_LB_ff[1]_LessThan_1512_o> created at line 2867
    Found 2-bit comparator greater for signal <PWR_5_o_LB_aaa[1]_LessThan_1567_o> created at line 2901
    Found 2-bit comparator greater for signal <PWR_5_o_LB_bbb[1]_LessThan_1576_o> created at line 2918
    Found 2-bit comparator greater for signal <PWR_5_o_LB_ccc[1]_LessThan_1585_o> created at line 2936
    Found 2-bit comparator greater for signal <PWR_5_o_LB_ddd[1]_LessThan_1594_o> created at line 2954
    Found 2-bit comparator greater for signal <PWR_5_o_LB_eee[1]_LessThan_1603_o> created at line 2972
    Found 2-bit comparator greater for signal <PWR_5_o_LB_fff[1]_LessThan_1612_o> created at line 2990
    Found 2-bit comparator greater for signal <PWR_5_o_RB_aa[1]_LessThan_1701_o> created at line 3048
    Found 2-bit comparator greater for signal <PWR_5_o_RB_bb[1]_LessThan_1710_o> created at line 3064
    Found 2-bit comparator greater for signal <PWR_5_o_RB_cc[1]_LessThan_1719_o> created at line 3080
    Found 2-bit comparator greater for signal <PWR_5_o_RB_dd[1]_LessThan_1728_o> created at line 3096
    Found 2-bit comparator greater for signal <PWR_5_o_RB_ee[1]_LessThan_1737_o> created at line 3112
    Found 2-bit comparator greater for signal <PWR_5_o_RB_ff[1]_LessThan_1746_o> created at line 3128
    Found 2-bit comparator greater for signal <PWR_5_o_RB_aaa[1]_LessThan_1801_o> created at line 3162
    Found 2-bit comparator greater for signal <PWR_5_o_RB_bbb[1]_LessThan_1810_o> created at line 3179
    Found 2-bit comparator greater for signal <PWR_5_o_RB_ccc[1]_LessThan_1819_o> created at line 3197
    Found 2-bit comparator greater for signal <PWR_5_o_RB_ddd[1]_LessThan_1828_o> created at line 3215
    Found 2-bit comparator greater for signal <PWR_5_o_RB_eee[1]_LessThan_1837_o> created at line 3233
    Found 2-bit comparator greater for signal <PWR_5_o_RB_fff[1]_LessThan_1846_o> created at line 3251
    Found 2-bit comparator greater for signal <PWR_5_o_RF_aa[1]_LessThan_1935_o> created at line 3309
    Found 2-bit comparator greater for signal <PWR_5_o_RF_bb[1]_LessThan_1944_o> created at line 3325
    Found 2-bit comparator greater for signal <PWR_5_o_RF_cc[1]_LessThan_1953_o> created at line 3341
    Found 2-bit comparator greater for signal <PWR_5_o_RF_dd[1]_LessThan_1962_o> created at line 3357
    Found 2-bit comparator greater for signal <PWR_5_o_RF_ee[1]_LessThan_1971_o> created at line 3373
    Found 2-bit comparator greater for signal <PWR_5_o_RF_ff[1]_LessThan_1980_o> created at line 3389
    Found 2-bit comparator greater for signal <PWR_5_o_RF_aaa[1]_LessThan_2035_o> created at line 3421
    Found 2-bit comparator greater for signal <PWR_5_o_RF_bbb[1]_LessThan_2044_o> created at line 3438
    Found 2-bit comparator greater for signal <PWR_5_o_RF_ccc[1]_LessThan_2053_o> created at line 3456
    Found 2-bit comparator greater for signal <PWR_5_o_RF_ddd[1]_LessThan_2062_o> created at line 3474
    Found 2-bit comparator greater for signal <PWR_5_o_RF_eee[1]_LessThan_2071_o> created at line 3492
    Found 2-bit comparator greater for signal <PWR_5_o_RF_fff[1]_LessThan_2080_o> created at line 3510
    Summary:
	inferred  10 Multiplier(s).
	inferred 197 Adder/Subtractor(s).
	inferred 1807 D-type flip-flop(s).
	inferred 120 Latch(s).
	inferred 249 Comparator(s).
	inferred 10942 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Robot> synthesized.

Synthesizing Unit <div_18s_10s>.
    Related source file is "".
    Found 18-bit subtractor for signal <a[17]_unary_minus_1_OUT> created at line 0.
    Found 10-bit subtractor for signal <b[9]_unary_minus_3_OUT> created at line 0.
    Found 28-bit adder for signal <n1001> created at line 0.
    Found 28-bit adder for signal <GND_10_o_b[9]_add_5_OUT> created at line 0.
    Found 27-bit adder for signal <n1005> created at line 0.
    Found 27-bit adder for signal <GND_10_o_b[9]_add_7_OUT> created at line 0.
    Found 26-bit adder for signal <n1009> created at line 0.
    Found 26-bit adder for signal <GND_10_o_b[9]_add_9_OUT> created at line 0.
    Found 25-bit adder for signal <n1013> created at line 0.
    Found 25-bit adder for signal <GND_10_o_b[9]_add_11_OUT> created at line 0.
    Found 24-bit adder for signal <n1017> created at line 0.
    Found 24-bit adder for signal <GND_10_o_b[9]_add_13_OUT> created at line 0.
    Found 23-bit adder for signal <n1021> created at line 0.
    Found 23-bit adder for signal <GND_10_o_b[9]_add_15_OUT> created at line 0.
    Found 22-bit adder for signal <n1025> created at line 0.
    Found 22-bit adder for signal <GND_10_o_b[9]_add_17_OUT> created at line 0.
    Found 21-bit adder for signal <n1029> created at line 0.
    Found 21-bit adder for signal <GND_10_o_b[9]_add_19_OUT> created at line 0.
    Found 20-bit adder for signal <n1033> created at line 0.
    Found 20-bit adder for signal <GND_10_o_b[9]_add_21_OUT> created at line 0.
    Found 19-bit adder for signal <n1037> created at line 0.
    Found 19-bit adder for signal <GND_10_o_b[9]_add_23_OUT> created at line 0.
    Found 18-bit adder for signal <n1041> created at line 0.
    Found 18-bit adder for signal <a[17]_b[9]_add_25_OUT> created at line 0.
    Found 18-bit adder for signal <n1045> created at line 0.
    Found 18-bit adder for signal <a[17]_GND_10_o_add_27_OUT> created at line 0.
    Found 18-bit adder for signal <n1049> created at line 0.
    Found 18-bit adder for signal <a[17]_GND_10_o_add_29_OUT> created at line 0.
    Found 18-bit adder for signal <n1053> created at line 0.
    Found 18-bit adder for signal <a[17]_GND_10_o_add_31_OUT> created at line 0.
    Found 18-bit adder for signal <n1057> created at line 0.
    Found 18-bit adder for signal <a[17]_GND_10_o_add_33_OUT> created at line 0.
    Found 18-bit adder for signal <n1061> created at line 0.
    Found 18-bit adder for signal <a[17]_GND_10_o_add_35_OUT[17:0]> created at line 0.
    Found 18-bit adder for signal <n1065> created at line 0.
    Found 18-bit adder for signal <a[17]_GND_10_o_add_37_OUT[17:0]> created at line 0.
    Found 18-bit adder for signal <n1069> created at line 0.
    Found 18-bit adder for signal <a[17]_GND_10_o_add_39_OUT[17:0]> created at line 0.
    Found 19-bit adder for signal <GND_10_o_BUS_0001_add_42_OUT[18:0]> created at line 0.
    Found 28-bit comparator greater for signal <BUS_0001_INV_925_o> created at line 0
    Found 27-bit comparator greater for signal <BUS_0002_INV_924_o> created at line 0
    Found 26-bit comparator greater for signal <BUS_0003_INV_923_o> created at line 0
    Found 25-bit comparator greater for signal <BUS_0004_INV_922_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0005_INV_921_o> created at line 0
    Found 23-bit comparator greater for signal <BUS_0006_INV_920_o> created at line 0
    Found 22-bit comparator greater for signal <BUS_0007_INV_919_o> created at line 0
    Found 21-bit comparator greater for signal <BUS_0008_INV_918_o> created at line 0
    Found 20-bit comparator greater for signal <BUS_0009_INV_917_o> created at line 0
    Found 19-bit comparator greater for signal <BUS_0010_INV_916_o> created at line 0
    Found 18-bit comparator greater for signal <BUS_0011_INV_915_o> created at line 0
    Found 18-bit comparator greater for signal <BUS_0012_INV_914_o> created at line 0
    Found 18-bit comparator greater for signal <BUS_0013_INV_913_o> created at line 0
    Found 18-bit comparator greater for signal <BUS_0014_INV_912_o> created at line 0
    Found 18-bit comparator greater for signal <BUS_0015_INV_911_o> created at line 0
    Found 18-bit comparator greater for signal <BUS_0016_INV_910_o> created at line 0
    Found 18-bit comparator greater for signal <BUS_0017_INV_909_o> created at line 0
    Found 18-bit comparator greater for signal <BUS_0018_INV_908_o> created at line 0
    Found 18-bit comparator greater for signal <BUS_0019_INV_907_o> created at line 0
    Summary:
	inferred  39 Adder/Subtractor(s).
	inferred  19 Comparator(s).
	inferred 276 Multiplexer(s).
Unit <div_18s_10s> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 10
 32x7-bit multiplier                                   : 1
 32x8-bit multiplier                                   : 8
 6x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 353
 10-bit adder                                          : 41
 10-bit subtractor                                     : 4
 16-bit adder                                          : 2
 17-bit adder                                          : 1
 18-bit adder                                          : 72
 18-bit subtractor                                     : 4
 19-bit adder                                          : 12
 2-bit adder                                           : 48
 2-bit subtractor                                      : 1
 20-bit adder                                          : 8
 21-bit adder                                          : 8
 22-bit adder                                          : 8
 23-bit adder                                          : 8
 24-bit adder                                          : 9
 25-bit adder                                          : 9
 26-bit adder                                          : 8
 27-bit adder                                          : 8
 28-bit adder                                          : 8
 3-bit subtractor                                      : 10
 30-bit adder                                          : 9
 32-bit adder                                          : 47
 32-bit addsub                                         : 12
 33-bit subtractor                                     : 1
 6-bit adder                                           : 1
 8-bit adder                                           : 1
 8-bit addsub                                          : 4
 8-bit subtractor                                      : 6
 9-bit subtractor                                      : 3
# Registers                                            : 113
 1-bit register                                        : 41
 10-bit register                                       : 2
 16-bit register                                       : 2
 17-bit register                                       : 13
 2-bit register                                        : 1
 24-bit register                                       : 3
 240-bit register                                      : 2
 25-bit register                                       : 1
 3-bit register                                        : 2
 30-bit register                                       : 5
 32-bit register                                       : 18
 6-bit register                                        : 1
 8-bit register                                        : 22
# Latches                                              : 120
 1-bit latch                                           : 120
# Comparators                                          : 325
 10-bit comparator greater                             : 75
 10-bit comparator lessequal                           : 1
 16-bit comparator greater                             : 2
 17-bit comparator greater                             : 5
 18-bit comparator greater                             : 48
 18-bit comparator lessequal                           : 4
 19-bit comparator greater                             : 8
 2-bit comparator greater                              : 48
 20-bit comparator greater                             : 4
 21-bit comparator greater                             : 4
 22-bit comparator greater                             : 4
 23-bit comparator greater                             : 4
 24-bit comparator greater                             : 5
 25-bit comparator greater                             : 6
 26-bit comparator greater                             : 4
 27-bit comparator greater                             : 4
 28-bit comparator greater                             : 4
 3-bit comparator greater                              : 1
 30-bit comparator greater                             : 6
 30-bit comparator lessequal                           : 4
 32-bit comparator equal                               : 25
 32-bit comparator greater                             : 36
 32-bit comparator lessequal                           : 4
 4-bit comparator equal                                : 1
 6-bit comparator greater                              : 2
 8-bit comparator equal                                : 7
 8-bit comparator greater                              : 6
 8-bit comparator not equal                            : 1
 9-bit comparator equal                                : 2
# Multiplexers                                         : 12046
 1-bit 2-to-1 multiplexer                              : 11785
 1-bit 240-to-1 multiplexer                            : 1
 1-bit 8-to-1 multiplexer                              : 104
 10-bit 2-to-1 multiplexer                             : 26
 17-bit 2-to-1 multiplexer                             : 8
 18-bit 2-to-1 multiplexer                             : 16
 19-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 40
 24-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 3
 30-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 4
 6-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 37
# FSMs                                                 : 1
# Xors                                                 : 76
 1-bit xor2                                            : 76

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Robot>.
The following registers are absorbed into accumulator <RF_MOTOR1>: 1 register on signal <RF_MOTOR1>.
The following registers are absorbed into accumulator <RB_MOTOR1>: 1 register on signal <RB_MOTOR1>.
The following registers are absorbed into accumulator <LF_MOTOR1>: 1 register on signal <LF_MOTOR1>.
The following registers are absorbed into accumulator <LB_MOTOR1>: 1 register on signal <LB_MOTOR1>.
The following registers are absorbed into counter <cnt_noise>: 1 register on signal <cnt_noise>.
The following registers are absorbed into counter <read_data01>: 1 register on signal <read_data01>.
The following registers are absorbed into counter <data01>: 1 register on signal <data01>.
The following registers are absorbed into counter <read_data11>: 1 register on signal <read_data11>.
The following registers are absorbed into counter <data11>: 1 register on signal <data11>.
The following registers are absorbed into counter <read_data21>: 1 register on signal <read_data21>.
The following registers are absorbed into counter <data21>: 1 register on signal <data21>.
The following registers are absorbed into counter <read_data31>: 1 register on signal <read_data31>.
The following registers are absorbed into counter <data31>: 1 register on signal <data31>.
The following registers are absorbed into counter <Duty_4Hz>: 1 register on signal <Duty_4Hz>.
The following registers are absorbed into counter <dis_counter_t>: 1 register on signal <dis_counter_t>.
The following registers are absorbed into counter <dis_counter_p>: 1 register on signal <dis_counter_p>.
The following registers are absorbed into counter <kick_counter_t>: 1 register on signal <kick_counter_t>.
The following registers are absorbed into counter <kick_counter_p>: 1 register on signal <kick_counter_p>.
The following registers are absorbed into counter <chip_counter_t>: 1 register on signal <chip_counter_t>.
The following registers are absorbed into counter <chip_counter_p>: 1 register on signal <chip_counter_p>.
The following registers are absorbed into counter <Send_Delay_count>: 1 register on signal <Send_Delay_count>.
The following registers are absorbed into counter <clk_counter>: 1 register on signal <clk_counter>.
The following registers are absorbed into counter <k>: 1 register on signal <k>.
The following registers are absorbed into counter <first_count>: 1 register on signal <first_count>.
The following registers are absorbed into counter <delay_turn_penalty>: 1 register on signal <delay_turn_penalty>.
The following registers are absorbed into counter <pwm_data>: 1 register on signal <pwm_data>.
The following registers are absorbed into counter <data12>: 1 register on signal <data12>.
The following registers are absorbed into counter <data02>: 1 register on signal <data02>.
The following registers are absorbed into counter <data22>: 1 register on signal <data22>.
The following registers are absorbed into counter <data32>: 1 register on signal <data32>.
The following registers are absorbed into counter <h>: 1 register on signal <h>.
The following registers are absorbed into counter <switching_counter>: 1 register on signal <switching_counter>.
The following registers are absorbed into counter <sb_pwm_data>: 1 register on signal <sb_pwm_data>.
The following registers are absorbed into counter <ErrCount>: 1 register on signal <ErrCount>.
The following registers are absorbed into counter <kk>: 1 register on signal <kk>.
	Multiplier <Mmult_n13671> in block <Robot> and adder/subtractor <Madd_n13670> in block <Robot> are combined into a MAC<Maddsub_n13671>.
	The following registers are also absorbed by the MAC: <idata3> in block <Robot>.
	Multiplier <Mmult_n13657> in block <Robot> and adder/subtractor <Madd_n13656> in block <Robot> are combined into a MAC<Maddsub_n13657>.
	The following registers are also absorbed by the MAC: <idata2> in block <Robot>.
	Multiplier <Mmult_n13629> in block <Robot> and adder/subtractor <Madd_n13628> in block <Robot> are combined into a MAC<Maddsub_n13629>.
	The following registers are also absorbed by the MAC: <idata0> in block <Robot>.
	Multiplier <Mmult_n13643> in block <Robot> and adder/subtractor <Madd_n13642> in block <Robot> are combined into a MAC<Maddsub_n13643>.
	The following registers are also absorbed by the MAC: <idata1> in block <Robot>.
Unit <Robot> synthesized (advanced).
WARNING:Xst:2677 - Node <fifo_status_1> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <fifo_status_2> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <fifo_status_3> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <fifo_status_5> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <fifo_status_6> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <fifo_status_7> of sequential type is unconnected in block <Robot>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 4
 7x8-to-32-bit MAC                                     : 4
# Multipliers                                          : 6
 12x8-bit multiplier                                   : 4
 2x7-bit multiplier                                    : 1
 6x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 243
 1-bit adder                                           : 1
 1-bit subtractor                                      : 1
 10-bit adder                                          : 1
 10-bit subtractor                                     : 4
 18-bit adder                                          : 8
 18-bit adder carry in                                 : 72
 18-bit subtractor                                     : 4
 19-bit adder                                          : 4
 2-bit adder                                           : 48
 2-bit subtractor                                      : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 10
 30-bit adder                                          : 4
 32-bit adder                                          : 32
 8-bit adder                                           : 43
 8-bit subtractor                                      : 6
 9-bit subtractor                                      : 3
# Counters                                             : 31
 10-bit up counter                                     : 1
 16-bit up counter                                     : 2
 17-bit up counter                                     : 1
 24-bit up counter                                     : 1
 25-bit up counter                                     : 1
 30-bit up counter                                     : 5
 32-bit up counter                                     : 6
 32-bit updown counter                                 : 12
 6-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Accumulators                                         : 4
 8-bit updown accumulator                              : 4
# Registers                                            : 921
 Flip-Flops                                            : 921
# Comparators                                          : 325
 10-bit comparator greater                             : 75
 10-bit comparator lessequal                           : 1
 16-bit comparator greater                             : 2
 17-bit comparator greater                             : 5
 18-bit comparator greater                             : 48
 18-bit comparator lessequal                           : 4
 19-bit comparator greater                             : 8
 2-bit comparator greater                              : 48
 20-bit comparator greater                             : 4
 21-bit comparator greater                             : 4
 22-bit comparator greater                             : 4
 23-bit comparator greater                             : 4
 24-bit comparator greater                             : 5
 25-bit comparator greater                             : 6
 26-bit comparator greater                             : 4
 27-bit comparator greater                             : 4
 28-bit comparator greater                             : 4
 3-bit comparator greater                              : 1
 30-bit comparator greater                             : 6
 30-bit comparator lessequal                           : 4
 32-bit comparator equal                               : 25
 32-bit comparator greater                             : 36
 32-bit comparator lessequal                           : 4
 4-bit comparator equal                                : 1
 6-bit comparator greater                              : 2
 8-bit comparator equal                                : 7
 8-bit comparator greater                              : 6
 8-bit comparator not equal                            : 1
 9-bit comparator equal                                : 2
# Multiplexers                                         : 12056
 1-bit 2-to-1 multiplexer                              : 11801
 1-bit 240-to-1 multiplexer                            : 1
 1-bit 8-to-1 multiplexer                              : 104
 10-bit 2-to-1 multiplexer                             : 26
 17-bit 2-to-1 multiplexer                             : 8
 18-bit 2-to-1 multiplexer                             : 16
 19-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 40
 24-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 3
 30-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 34
# FSMs                                                 : 1
# Xors                                                 : 76
 1-bit xor2                                            : 76

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <step[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
WARNING:Xst:1293 - FF/Latch <p_data_out3_1> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <p_data_out3_0> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <p_data_out2_1> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <p_data_out2_0> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <p_data_out1_1> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <p_data_out1_0> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <p_data_out0_1> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <p_data_out0_0> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <kick_pwm_23> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <kick_pwm_22> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <kick_pwm_21> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <kick_pwm_20> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <kick_pwm_19> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <kick_pwm_18> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <kick_pwm_17> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <kick_pwm_16> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <kick_pwm_15> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <kick_pwm_14> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <kick_pwm_0> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <chip_pwm_23> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <chip_pwm_22> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <chip_pwm_21> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <chip_pwm_20> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <chip_pwm_19> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <chip_pwm_18> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <chip_pwm_17> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <chip_pwm_16> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <chip_pwm_15> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <chip_pwm_14> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <chip_pwm_0> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <receive_buffer_0> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <receive_buffer_1> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <receive_buffer_2> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <receive_buffer_3> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <receive_buffer_4> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <receive_buffer_7> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data01_8> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data01_9> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data01_10> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data01_11> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data01_12> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data01_13> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data01_14> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data01_15> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data01_16> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data01_17> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data01_18> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data01_19> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data01_20> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data01_21> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data01_22> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data01_23> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data01_24> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data01_25> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data01_26> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data01_27> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data01_28> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data01_29> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data01_30> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data01_31> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data21_8> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data21_9> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data21_10> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data21_11> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data21_12> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data21_13> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data21_14> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data21_15> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data21_16> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data21_17> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data21_18> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data21_19> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data21_20> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data21_21> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data21_22> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data21_23> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data21_24> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data21_25> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data21_26> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data21_27> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data21_28> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data21_29> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data21_30> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data21_31> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data11_8> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data11_9> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data11_10> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data11_11> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data11_12> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data11_13> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data11_14> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data11_15> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data11_16> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data11_17> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data11_18> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data11_19> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data11_20> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data11_21> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data11_22> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data11_23> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data11_24> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data11_25> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data11_26> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data11_27> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data11_28> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data11_29> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data11_30> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data11_31> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data31_8> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data31_9> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data31_10> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data31_11> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data31_12> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data31_13> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data31_14> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data31_15> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data31_16> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data31_17> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data31_18> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data31_19> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data31_20> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data31_21> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data31_22> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data31_23> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data31_24> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data31_25> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data31_26> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data31_27> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data31_28> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data31_29> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data31_30> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data31_31> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data02_8> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data02_9> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data02_10> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data02_11> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data02_12> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data02_13> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data02_14> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data02_15> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data02_16> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data02_17> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data02_18> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data02_19> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data02_20> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data02_21> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data02_22> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data02_23> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data02_24> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data02_25> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data02_26> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data02_27> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data02_28> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data02_29> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data02_30> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data02_31> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data12_8> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data12_9> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data12_10> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data12_11> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data12_12> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data12_13> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data12_14> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data12_15> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data12_16> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data12_17> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data12_18> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data12_19> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data12_20> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data12_21> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data12_22> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data12_23> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data12_24> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data12_25> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data12_26> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data12_27> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data12_28> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data12_29> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data12_30> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data12_31> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data22_8> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data22_9> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data22_10> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data22_11> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data22_12> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data22_13> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data22_14> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data22_15> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data22_16> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data22_17> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data22_18> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data22_19> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data22_20> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data22_21> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data22_22> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data22_23> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data22_24> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data22_25> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data22_26> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data22_27> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data22_28> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data22_29> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data22_30> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data22_31> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data32_8> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data32_9> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data32_10> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data32_11> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data32_12> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data32_13> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data32_14> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data32_15> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data32_16> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data32_17> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data32_18> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data32_19> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data32_20> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data32_21> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data32_22> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data32_23> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data32_24> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data32_25> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data32_26> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data32_27> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data32_28> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data32_29> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data32_30> of sequential type is unconnected in block <Robot>.
WARNING:Xst:2677 - Node <data32_31> of sequential type is unconnected in block <Robot>.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    kk_9 in unit <Robot>
    kk_8 in unit <Robot>
    kk_7 in unit <Robot>
    kk_6 in unit <Robot>
    kk_5 in unit <Robot>
    kk_4 in unit <Robot>
    kk_3 in unit <Robot>
    kk_2 in unit <Robot>
    kk_1 in unit <Robot>
    kk_0 in unit <Robot>


Optimizing unit <Robot> ...

Optimizing unit <div_18s_10s> ...
WARNING:Xst:1293 - FF/Latch <ErrCount_5> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ErrCount_6> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ErrCount_7> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ErrCount_8> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ErrCount_9> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ErrCount_10> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ErrCount_11> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ErrCount_12> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ErrCount_13> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ErrCount_14> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ErrCount_15> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ErrCount_16> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ErrCount_17> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ErrCount_18> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ErrCount_19> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ErrCount_20> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ErrCount_21> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ErrCount_22> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ErrCount_23> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ErrCount_24> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ErrCount_25> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ErrCount_26> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ErrCount_27> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ErrCount_28> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ErrCount_29> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ErrCount_30> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ErrCount_31> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <l_9> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay_turn_penalty_23> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay_turn_penalty_24> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay_turn_penalty_25> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay_turn_penalty_26> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay_turn_penalty_27> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay_turn_penalty_28> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay_turn_penalty_29> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_noise_31> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_noise_30> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_noise_29> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_noise_28> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_noise_26> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_noise_25> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_noise_27> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_noise_23> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_noise_24> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_31> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_30> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Send_Delay_count_14> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Send_Delay_count_15> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Send_Delay_count_16> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Send_Delay_count_17> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Send_Delay_count_18> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Send_Delay_count_19> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Send_Delay_count_20> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Send_Delay_count_21> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Send_Delay_count_22> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Send_Delay_count_23> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Send_Delay_count_24> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Send_Delay_count_25> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Send_Delay_count_26> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Send_Delay_count_27> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Send_Delay_count_28> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Send_Delay_count_29> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Send_Delay_count_30> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Send_Delay_count_31> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay_turn_penalty_22> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_10> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_9> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_8> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_7> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_6> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_5> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_4> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_counter_5> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Duty_4Hz_31> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Duty_4Hz_30> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Duty_4Hz_29> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Duty_4Hz_28> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Duty_4Hz_27> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Duty_4Hz_26> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Duty_4Hz_25> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Duty_4Hz_24> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Duty_4Hz_23> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay_turn_penalty_31> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay_turn_penalty_30> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_29> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_28> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_27> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_26> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_25> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_24> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_23> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_22> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_21> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_20> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_19> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_18> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_17> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_16> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_15> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_14> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_13> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_12> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_11> has a constant value of 0 in block <Robot>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <shooting> in Unit <Robot> is equivalent to the following FF/Latch, which will be removed : <shoot_zart_time> 
INFO:Xst:2261 - The FF/Latch <kk_8> in Unit <Robot> is equivalent to the following FF/Latch, which will be removed : <kk_9> 
INFO:Xst:2261 - The FF/Latch <chiping> in Unit <Robot> is equivalent to the following FF/Latch, which will be removed : <chip_zart_time> 
INFO:Xst:2261 - The FF/Latch <comm_id_0> in Unit <Robot> is equivalent to the following FF/Latch, which will be removed : <RX_DATA_232> 
INFO:Xst:2261 - The FF/Latch <comm_id_1> in Unit <Robot> is equivalent to the following FF/Latch, which will be removed : <RX_DATA_233> 
INFO:Xst:2261 - The FF/Latch <comm_id_2> in Unit <Robot> is equivalent to the following FF/Latch, which will be removed : <RX_DATA_234> 
INFO:Xst:2261 - The FF/Latch <comm_id_3> in Unit <Robot> is equivalent to the following FF/Latch, which will be removed : <RX_DATA_235> 
INFO:Xst:2261 - The FF/Latch <comm_id_4> in Unit <Robot> is equivalent to the following FF/Latch, which will be removed : <RX_DATA_236> 
INFO:Xst:2261 - The FF/Latch <comm_id_5> in Unit <Robot> is equivalent to the following FF/Latch, which will be removed : <RX_DATA_237> 
INFO:Xst:2261 - The FF/Latch <comm_id_6> in Unit <Robot> is equivalent to the following FF/Latch, which will be removed : <RX_DATA_238> 
INFO:Xst:2261 - The FF/Latch <comm_id_7> in Unit <Robot> is equivalent to the following FF/Latch, which will be removed : <RX_DATA_239> 
INFO:Xst:2261 - The FF/Latch <pi_data_out0_8> in Unit <Robot> is equivalent to the following 8 FFs/Latches, which will be removed : <pi_data_out0_9> <pi_data_out0_10> <pi_data_out0_11> <pi_data_out0_12> <pi_data_out0_13> <pi_data_out0_14> <pi_data_out0_15> <pi_data_out0_16> 
INFO:Xst:2261 - The FF/Latch <pi_data_out1_8> in Unit <Robot> is equivalent to the following 8 FFs/Latches, which will be removed : <pi_data_out1_9> <pi_data_out1_10> <pi_data_out1_11> <pi_data_out1_12> <pi_data_out1_13> <pi_data_out1_14> <pi_data_out1_15> <pi_data_out1_16> 
INFO:Xst:2261 - The FF/Latch <pi_data_out2_9> in Unit <Robot> is equivalent to the following 2 FFs/Latches, which will be removed : <pi_data_out2_10> <pi_data_out2_11> 
INFO:Xst:2261 - The FF/Latch <pi_data_out3_8> in Unit <Robot> is equivalent to the following 8 FFs/Latches, which will be removed : <pi_data_out3_9> <pi_data_out3_10> <pi_data_out3_11> <pi_data_out3_12> <pi_data_out3_13> <pi_data_out3_14> <pi_data_out3_15> <pi_data_out3_16> 
INFO:Xst:2261 - The FF/Latch <clk_counter_1> in Unit <Robot> is equivalent to the following FF/Latch, which will be removed : <h_14> 
INFO:Xst:2261 - The FF/Latch <clk_counter_2> in Unit <Robot> is equivalent to the following FF/Latch, which will be removed : <h_13> 
INFO:Xst:2261 - The FF/Latch <kick_counter_p_0> in Unit <Robot> is equivalent to the following 3 FFs/Latches, which will be removed : <clk_counter_0> <chip_counter_p_0> <h_15> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Robot, actual ratio is 117.
Optimizing block <Robot> to meet ratio 100 (+ 5) of 1430 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <Robot>, final ratio is 117.
WARNING:Xst:1426 - The value init of the FF/Latch kk_0_LD hinder the constant cleaning in the block Robot.
   You should achieve better results by setting this init to 1.
FlipFlop idata0_16 has been replicated 1 time(s)
FlipFlop idata1_16 has been replicated 1 time(s)
FlipFlop idata2_16 has been replicated 2 time(s)
FlipFlop idata3_16 has been replicated 1 time(s)
FlipFlop p_data_out0_16 has been replicated 1 time(s)
FlipFlop p_data_out1_16 has been replicated 1 time(s)
FlipFlop p_data_out2_16 has been replicated 2 time(s)
FlipFlop p_data_out3_16 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1449
 Flip-Flops                                            : 1449

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Robot.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 8754
#      GND                         : 1
#      INV                         : 142
#      LUT1                        : 442
#      LUT2                        : 684
#      LUT3                        : 524
#      LUT4                        : 543
#      LUT5                        : 1443
#      LUT6                        : 1285
#      MUXCY                       : 1965
#      MUXF7                       : 67
#      MUXF8                       : 16
#      VCC                         : 1
#      XORCY                       : 1641
# FlipFlops/Latches                : 1570
#      FD                          : 320
#      FD_1                        : 1
#      FDC                         : 160
#      FDCE                        : 43
#      FDE                         : 417
#      FDPE                        : 9
#      FDR                         : 287
#      FDR_1                       : 1
#      FDRE                        : 210
#      FDS                         : 1
#      LD                          : 1
#      LDC                         : 12
#      LDP                         : 12
#      LDPE                        : 48
#      LDPE_1                      : 48
# Clock Buffers                    : 8
#      BUFG                        : 7
#      BUFGP                       : 1
# IO Buffers                       : 66
#      IBUF                        : 29
#      OBUF                        : 37
# DSPs                             : 4
#      DSP48A1                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1562  out of  11440    13%  
 Number of Slice LUTs:                 5063  out of   5720    88%  
    Number used as Logic:              5063  out of   5720    88%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5201
   Number with an unused Flip Flop:    3639  out of   5201    69%  
   Number with an unused LUT:           138  out of   5201     2%  
   Number of fully used LUT-FF pairs:  1424  out of   5201    27%  
   Number of unique control sets:       118

IO Utilization: 
 Number of IOs:                          69
 Number of bonded IOBs:                  67  out of    102    65%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                8  out of     16    50%  
 Number of DSP48A1s:                      4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                                         | Clock buffer(FF name)  | Load  |
-------------------------------------------------------------------------------------+------------------------+-------+
main_clk                                                                             | BUFGP                  | 646   |
clk_counter_4                                                                        | BUFG                   | 406   |
period                                                                               | BUFG                   | 184   |
pi_data_out0_8                                                                       | NONE(LF_aa_1)          | 12    |
LF_HALL_I[2]_PWR_5_o_MUX_11864_o(Mmux_LF_HALL_I[2]_PWR_5_o_MUX_11864_o12:O)          | NONE(*)(LF_aaa_1)      | 12    |
pi_data_out1_8                                                                       | NONE(LB_aa_1)          | 12    |
LB_HALL_I[2]_PWR_5_o_MUX_12458_o(Mmux_LB_HALL_I[2]_PWR_5_o_MUX_12458_o12:O)          | NONE(*)(LB_aaa_1)      | 12    |
pi_data_out2_16                                                                      | NONE(RB_aa_1)          | 12    |
RB_HALL_I[2]_PWR_5_o_MUX_13052_o(Mmux_RB_HALL_I[2]_PWR_5_o_MUX_13052_o12:O)          | NONE(*)(RB_aaa_1)      | 12    |
pi_data_out3_8                                                                       | NONE(RF_bb_1)          | 12    |
RF_HALL_I[2]_PWR_5_o_MUX_13646_o(Mmux_RF_HALL_I[2]_PWR_5_o_MUX_13646_o12:O)          | NONE(*)(RF_bbb_1)      | 12    |
LF_direction_LF_HALL_I[2]_MUX_11607_o(Mmux_LF_direction_LF_HALL_I[2]_MUX_11607_o11:O)| NONE(*)(LF_MOSFET_O_1) | 1     |
LB_direction_LB_HALL_I[2]_MUX_12201_o(Mmux_LB_direction_LB_HALL_I[2]_MUX_12201_o11:O)| NONE(*)(LB_MOSFET_O_1) | 1     |
LF_direction_LF_HALL_I[2]_MUX_11561_o(Mmux_LF_direction_LF_HALL_I[2]_MUX_11561_o11:O)| NONE(*)(LF_MOSFET_O_3) | 1     |
LB_direction_LB_HALL_I[2]_MUX_12155_o(Mmux_LB_direction_LB_HALL_I[2]_MUX_12155_o11:O)| NONE(*)(LB_MOSFET_O_3) | 1     |
RB_direction_RB_HALL_I[2]_MUX_12795_o(Mmux_RB_direction_RB_HALL_I[2]_MUX_12795_o11:O)| NONE(*)(RB_MOSFET_O_1) | 1     |
RF_direction_RF_HALL_I[2]_MUX_13389_o(Mmux_RF_direction_RF_HALL_I[2]_MUX_13389_o11:O)| NONE(*)(RF_MOSFET_O_1) | 1     |
LF_direction_LF_HALL_I[2]_MUX_11630_o(Mmux_LF_direction_LF_HALL_I[2]_MUX_11630_o11:O)| NONE(*)(LF_MOSFET_O_0) | 1     |
RB_direction_RB_HALL_I[2]_MUX_12749_o(Mmux_RB_direction_RB_HALL_I[2]_MUX_12749_o11:O)| NONE(*)(RB_MOSFET_O_3) | 1     |
RF_direction_RF_HALL_I[2]_MUX_13343_o(Mmux_RF_direction_RF_HALL_I[2]_MUX_13343_o11:O)| NONE(*)(RF_MOSFET_O_3) | 1     |
LF_direction_LF_HALL_I[2]_MUX_11515_o(Mmux_LF_direction_LF_HALL_I[2]_MUX_11515_o11:O)| NONE(*)(LF_MOSFET_O_5) | 1     |
LB_direction_LB_HALL_I[2]_MUX_12109_o(Mmux_LB_direction_LB_HALL_I[2]_MUX_12109_o11:O)| NONE(*)(LB_MOSFET_O_5) | 1     |
LB_direction_LB_HALL_I[2]_MUX_12132_o(Mmux_LB_direction_LB_HALL_I[2]_MUX_12132_o11:O)| NONE(*)(LB_MOSFET_O_4) | 1     |
RB_direction_RB_HALL_I[2]_MUX_12703_o(Mmux_RB_direction_RB_HALL_I[2]_MUX_12703_o11:O)| NONE(*)(RB_MOSFET_O_5) | 1     |
RF_direction_RF_HALL_I[2]_MUX_13297_o(Mmux_RF_direction_RF_HALL_I[2]_MUX_13297_o11:O)| NONE(*)(RF_MOSFET_O_5) | 1     |
LF_direction_LF_HALL_I[2]_MUX_11584_o(Mmux_LF_direction_LF_HALL_I[2]_MUX_11584_o11:O)| NONE(*)(LF_MOSFET_O_2) | 1     |
LB_direction_LB_HALL_I[2]_MUX_12178_o(Mmux_LB_direction_LB_HALL_I[2]_MUX_12178_o11:O)| NONE(*)(LB_MOSFET_O_2) | 1     |
RB_direction_RB_HALL_I[2]_MUX_12726_o(Mmux_RB_direction_RB_HALL_I[2]_MUX_12726_o11:O)| NONE(*)(RB_MOSFET_O_4) | 1     |
RF_direction_RF_HALL_I[2]_MUX_13320_o(Mmux_RF_direction_RF_HALL_I[2]_MUX_13320_o11:O)| NONE(*)(RF_MOSFET_O_4) | 1     |
LF_direction_LF_HALL_I[2]_MUX_11538_o(Mmux_LF_direction_LF_HALL_I[2]_MUX_11538_o11:O)| NONE(*)(LF_MOSFET_O_4) | 1     |
LB_direction_LB_HALL_I[2]_MUX_12224_o(Mmux_LB_direction_LB_HALL_I[2]_MUX_12224_o11:O)| NONE(*)(LB_MOSFET_O_0) | 1     |
RB_direction_RB_HALL_I[2]_MUX_12772_o(Mmux_RB_direction_RB_HALL_I[2]_MUX_12772_o11:O)| NONE(*)(RB_MOSFET_O_2) | 1     |
RF_direction_RF_HALL_I[2]_MUX_13366_o(Mmux_RF_direction_RF_HALL_I[2]_MUX_13366_o11:O)| NONE(*)(RF_MOSFET_O_2) | 1     |
RB_direction_RB_HALL_I[2]_MUX_12818_o(Mmux_RB_direction_RB_HALL_I[2]_MUX_12818_o11:O)| NONE(*)(RB_MOSFET_O_0) | 1     |
RF_direction_RF_HALL_I[2]_MUX_13412_o(Mmux_RF_direction_RF_HALL_I[2]_MUX_13412_o11:O)| NONE(*)(RF_MOSFET_O_0) | 1     |
clkf01_0                                                                             | BUFG                   | 48    |
clkf11_0                                                                             | BUFG                   | 48    |
clkf21_0                                                                             | BUFG                   | 48    |
clkf31_0                                                                             | BUFG                   | 48    |
pwm_clk                                                                              | BUFG                   | 25    |
l[9]_nRFConectionErr_AND_1782_o(l[9]_nRFConectionErr_AND_1782_o1:O)                  | NONE(*)(kk_0_LD)       | 1     |
-------------------------------------------------------------------------------------+------------------------+-------+
(*) These 29 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 37.825ns (Maximum Frequency: 26.438MHz)
   Minimum input arrival time before clock: 9.423ns
   Maximum output required time after clock: 5.668ns
   Maximum combinational path delay: 6.880ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'main_clk'
  Clock period: 6.869ns (frequency: 145.590MHz)
  Total number of paths / destination ports: 42911 / 919
-------------------------------------------------------------------------
Delay:               6.869ns (Levels of Logic = 31)
  Source:            cnt_noise_0 (FF)
  Destination:       cnt_noise_2 (FF)
  Source Clock:      main_clk rising
  Destination Clock: main_clk rising

  Data Path: cnt_noise_0 to cnt_noise_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  cnt_noise_0 (cnt_noise_0)
     INV:I->O              1   0.206   0.000  Madd_cnt_noise[31]_GND_5_o_add_325_OUT_lut<0>_INV_0 (Madd_cnt_noise[31]_GND_5_o_add_325_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<0> (Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<1> (Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<2> (Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<3> (Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<4> (Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<5> (Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<6> (Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<7> (Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<8> (Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<9> (Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<10> (Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<11> (Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<12> (Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<13> (Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<14> (Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<15> (Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<16> (Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<17> (Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<18> (Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<19> (Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<20> (Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<21> (Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<21>)
     MUXCY:CI->O           0   0.019   0.000  Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<22> (Madd_cnt_noise[31]_GND_5_o_add_325_OUT_cy<22>)
     XORCY:CI->O           1   0.180   0.580  Madd_cnt_noise[31]_GND_5_o_add_325_OUT_xor<23> (cnt_noise[31]_GND_5_o_add_325_OUT<23>)
     LUT2:I1->O            2   0.205   0.961  Mmux_GND_5_o_cnt_noise[31]_mux_326_OUT161 (GND_5_o_cnt_noise[31]_mux_326_OUT<23>)
     LUT5:I0->O            1   0.203   0.000  Mcompar_GND_5_o_GND_5_o_LessThan_328_o_lut<4> (Mcompar_GND_5_o_GND_5_o_LessThan_328_o_lut<4>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GND_5_o_GND_5_o_LessThan_328_o_cy<4> (Mcompar_GND_5_o_GND_5_o_LessThan_328_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_5_o_GND_5_o_LessThan_328_o_cy<5> (Mcompar_GND_5_o_GND_5_o_LessThan_328_o_cy<5>)
     MUXCY:CI->O          13   0.213   0.932  Mcompar_GND_5_o_GND_5_o_LessThan_328_o_cy<6> (Mcompar_GND_5_o_GND_5_o_LessThan_328_o_cy<6>)
     INV:I->O             12   0.206   0.908  Mcompar_GND_5_o_GND_5_o_LessThan_328_o_cy<6>_inv1_INV_0 (GND_5_o_GND_5_o_LessThan_328_o)
     FDR:R                     0.430          cnt_noise_2
    ----------------------------------------
    Total                      6.869ns (2.871ns logic, 3.998ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_counter_4'
  Clock period: 24.848ns (frequency: 40.244MHz)
  Total number of paths / destination ports: 30279 / 861
-------------------------------------------------------------------------
Delay:               12.424ns (Levels of Logic = 11)
  Source:            kk_3_C_3 (FF)
  Destination:       mosi (FF)
  Source Clock:      clk_counter_4 rising
  Destination Clock: clk_counter_4 falling

  Data Path: kk_3_C_3 to mosi
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.721  kk_3_C_3 (kk_3_C_3)
     LUT3:I1->O           27   0.203   1.449  kk_31 (kk_3)
     LUT6:I3->O            3   0.205   0.755  kk[9]_GND_5_o_LessThan_464_o21 (kk[9]_GND_5_o_LessThan_464_o2)
     LUT6:I4->O            7   0.203   1.138  GND_5_o_kk[9]_AND_664_o (GND_5_o_kk[9]_AND_664_o)
     LUT6:I0->O            1   0.203   0.924  Mmux_mosi_mosi_MUX_10471_o918 (Mmux_mosi_mosi_MUX_10471_o917)
     LUT6:I1->O            1   0.203   0.827  Mmux_mosi_mosi_MUX_10471_o919_SW0 (N1013)
     LUT6:I2->O            1   0.203   0.827  Mmux_mosi_mosi_MUX_10471_o919 (Mmux_mosi_mosi_MUX_10471_o918)
     LUT6:I2->O            1   0.203   0.808  Mmux_mosi_mosi_MUX_10471_o922 (Mmux_mosi_mosi_MUX_10471_o921)
     LUT5:I2->O            1   0.205   0.924  Mmux_mosi_mosi_MUX_10471_o923 (Mmux_mosi_mosi_MUX_10471_o922)
     LUT6:I1->O            1   0.203   0.684  Mmux_mosi_mosi_MUX_10471_o924 (Mmux_mosi_mosi_MUX_10471_o923)
     LUT4:I2->O            1   0.203   0.580  Mmux_mosi_mosi_MUX_10471_o929 (mosi_mosi_MUX_10471_o)
     LUT6:I5->O            1   0.205   0.000  mosi_glue_set (mosi_glue_set)
     FDR_1:D                   0.102          mosi
    ----------------------------------------
    Total                     12.424ns (2.788ns logic, 9.636ns route)
                                       (22.4% logic, 77.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'period'
  Clock period: 37.825ns (frequency: 26.438MHz)
  Total number of paths / destination ports: 8968759059836086300 / 426
-------------------------------------------------------------------------
Delay:               37.825ns (Levels of Logic = 88)
  Source:            p_data_out2_2 (FF)
  Destination:       pi_data_out2_16 (FF)
  Source Clock:      period rising
  Destination Clock: period rising

  Data Path: p_data_out2_2 to pi_data_out2_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.684  p_data_out2_2 (p_data_out2_2)
     LUT2:I0->O            1   0.203   0.000  Madd_n15188_lut<2> (Madd_n15188_lut<2>)
     MUXCY:S->O            1   0.172   0.000  Madd_n15188_cy<2> (Madd_n15188_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n15188_cy<3> (Madd_n15188_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n15188_cy<4> (Madd_n15188_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n15188_cy<5> (Madd_n15188_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n15188_cy<6> (Madd_n15188_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n15188_cy<7> (Madd_n15188_cy<7>)
     XORCY:CI->O          13   0.180   0.932  Madd_n15188_xor<8> (n15188<8>)
     INV:I->O              1   0.206   0.000  BUS_0208_GND_5_o_div_1145/Msub_a[17]_unary_minus_1_OUT_lut<8>_INV_0 (BUS_0208_GND_5_o_div_1145/Msub_a[17]_unary_minus_1_OUT_lut<8>)
     MUXCY:S->O            1   0.172   0.000  BUS_0208_GND_5_o_div_1145/Msub_a[17]_unary_minus_1_OUT_cy<8> (BUS_0208_GND_5_o_div_1145/Msub_a[17]_unary_minus_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Msub_a[17]_unary_minus_1_OUT_cy<9> (BUS_0208_GND_5_o_div_1145/Msub_a[17]_unary_minus_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Msub_a[17]_unary_minus_1_OUT_cy<10> (BUS_0208_GND_5_o_div_1145/Msub_a[17]_unary_minus_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Msub_a[17]_unary_minus_1_OUT_cy<11> (BUS_0208_GND_5_o_div_1145/Msub_a[17]_unary_minus_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Msub_a[17]_unary_minus_1_OUT_cy<12> (BUS_0208_GND_5_o_div_1145/Msub_a[17]_unary_minus_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Msub_a[17]_unary_minus_1_OUT_cy<13> (BUS_0208_GND_5_o_div_1145/Msub_a[17]_unary_minus_1_OUT_cy<13>)
     XORCY:CI->O           2   0.180   0.617  BUS_0208_GND_5_o_div_1145/Msub_a[17]_unary_minus_1_OUT_xor<14> (BUS_0208_GND_5_o_div_1145/a[17]_unary_minus_1_OUT<14>)
     LUT5:I4->O            8   0.205   1.050  BUS_0208_GND_5_o_div_1145/Mmux_a[17]_a[17]_mux_1_OUT61 (BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_b[9]_add_23_OUT_Madd_Madd_lut<14>)
     LUT4:I0->O            0   0.203   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0010_INV_916_o_lutdi2 (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0010_INV_916_o_lutdi2)
     MUXCY:DI->O           1   0.145   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0010_INV_916_o_cy<2> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0010_INV_916_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0010_INV_916_o_cy<3> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0010_INV_916_o_cy<3>)
     MUXCY:CI->O          38   0.213   1.377  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0010_INV_916_o_cy<4> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0010_INV_916_o_cy<4>)
     LUT5:I4->O            8   0.205   1.050  BUS_0208_GND_5_o_div_1145/Mmux_a[17]_GND_10_o_MUX_11263_o141 (BUS_0208_GND_5_o_div_1145/Madd_a[17]_b[9]_add_25_OUT_Madd_lut<13>)
     LUT4:I0->O            0   0.203   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0011_INV_915_o_lutdi2 (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0011_INV_915_o_lutdi2)
     MUXCY:DI->O           1   0.145   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0011_INV_915_o_cy<2> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0011_INV_915_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0011_INV_915_o_cy<3> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0011_INV_915_o_cy<3>)
     MUXCY:CI->O          43   0.213   1.449  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0011_INV_915_o_cy<4> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0011_INV_915_o_cy<4>)
     LUT5:I4->O            8   0.205   1.050  BUS_0208_GND_5_o_div_1145/Mmux_a[17]_a[17]_MUX_11281_o151 (BUS_0208_GND_5_o_div_1145/Madd_a[17]_GND_10_o_add_27_OUT_Madd_lut<12>)
     LUT4:I0->O            0   0.203   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0012_INV_914_o_lutdi2 (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0012_INV_914_o_lutdi2)
     MUXCY:DI->O           1   0.145   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0012_INV_914_o_cy<2> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0012_INV_914_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0012_INV_914_o_cy<3> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0012_INV_914_o_cy<3>)
     MUXCY:CI->O          45   0.213   1.477  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0012_INV_914_o_cy<4> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0012_INV_914_o_cy<4>)
     LUT5:I4->O            8   0.205   1.050  BUS_0208_GND_5_o_div_1145/Mmux_a[17]_a[17]_MUX_11299_o161 (BUS_0208_GND_5_o_div_1145/Madd_a[17]_GND_10_o_add_29_OUT_Madd_lut<11>)
     LUT4:I0->O            0   0.203   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0013_INV_913_o_lutdi2 (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0013_INV_913_o_lutdi2)
     MUXCY:DI->O           1   0.145   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0013_INV_913_o_cy<2> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0013_INV_913_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0013_INV_913_o_cy<3> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0013_INV_913_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0013_INV_913_o_cy<4> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0013_INV_913_o_cy<4>)
     MUXCY:CI->O          50   0.213   1.548  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0013_INV_913_o_cy<5> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0013_INV_913_o_cy<5>)
     LUT5:I4->O            8   0.205   1.050  BUS_0208_GND_5_o_div_1145/Mmux_a[17]_a[17]_MUX_11317_o171 (BUS_0208_GND_5_o_div_1145/Madd_a[17]_GND_10_o_add_31_OUT_Madd_lut<10>)
     LUT4:I0->O            0   0.203   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0014_INV_912_o_lutdi2 (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0014_INV_912_o_lutdi2)
     MUXCY:DI->O           1   0.145   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0014_INV_912_o_cy<2> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0014_INV_912_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0014_INV_912_o_cy<3> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0014_INV_912_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0014_INV_912_o_cy<4> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0014_INV_912_o_cy<4>)
     MUXCY:CI->O          50   0.213   1.548  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0014_INV_912_o_cy<5> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0014_INV_912_o_cy<5>)
     LUT5:I4->O            8   0.205   1.050  BUS_0208_GND_5_o_div_1145/Mmux_a[17]_a[17]_MUX_11335_o181 (BUS_0208_GND_5_o_div_1145/Madd_a[17]_GND_10_o_add_33_OUT_Madd_lut<9>)
     LUT4:I0->O            0   0.203   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0015_INV_911_o_lutdi2 (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0015_INV_911_o_lutdi2)
     MUXCY:DI->O           1   0.145   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0015_INV_911_o_cy<2> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0015_INV_911_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0015_INV_911_o_cy<3> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0015_INV_911_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0015_INV_911_o_cy<4> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0015_INV_911_o_cy<4>)
     MUXCY:CI->O          58   0.213   1.601  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0015_INV_911_o_cy<5> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0015_INV_911_o_cy<5>)
     LUT5:I4->O            8   0.205   1.050  BUS_0208_GND_5_o_div_1145/Mmux_a[17]_a[17]_MUX_11353_o191 (BUS_0208_GND_5_o_div_1145/Madd_a[17]_GND_10_o_add_35_OUT[17:0]_Madd_lut<8>)
     LUT4:I0->O            0   0.203   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0016_INV_910_o_lutdi2 (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0016_INV_910_o_lutdi2)
     MUXCY:DI->O           1   0.145   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0016_INV_910_o_cy<2> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0016_INV_910_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0016_INV_910_o_cy<3> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0016_INV_910_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0016_INV_910_o_cy<4> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0016_INV_910_o_cy<4>)
     MUXCY:CI->O          64   0.213   1.640  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0016_INV_910_o_cy<5> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0016_INV_910_o_cy<5>)
     LUT5:I4->O            6   0.205   0.992  BUS_0208_GND_5_o_div_1145/Mmux_n1063161 (BUS_0208_GND_5_o_div_1145/Madd_a[17]_GND_10_o_add_37_OUT[17:0]_Madd_lut<7>)
     LUT4:I0->O            0   0.203   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0017_INV_909_o_lutdi2 (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0017_INV_909_o_lutdi2)
     MUXCY:DI->O           1   0.145   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0017_INV_909_o_cy<2> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0017_INV_909_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0017_INV_909_o_cy<3> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0017_INV_909_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0017_INV_909_o_cy<4> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0017_INV_909_o_cy<4>)
     MUXCY:CI->O          52   0.213   1.561  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0017_INV_909_o_cy<5> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0017_INV_909_o_cy<5>)
     LUT5:I4->O            2   0.205   0.961  BUS_0208_GND_5_o_div_1145/Mmux_n106741 (BUS_0208_GND_5_o_div_1145/n1067<12>)
     LUT5:I0->O            1   0.203   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0018_INV_908_o_lut<5> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0018_INV_908_o_lut<5>)
     MUXCY:S->O            1   0.172   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0018_INV_908_o_cy<5> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0018_INV_908_o_cy<5>)
     MUXCY:CI->O          19   0.213   1.072  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0018_INV_908_o_cy<6> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0018_INV_908_o_cy<6>)
     LUT5:I4->O            2   0.205   0.961  BUS_0208_GND_5_o_div_1145/Mmux_n099331 (BUS_0208_GND_5_o_div_1145/n0993<11>)
     LUT5:I0->O            1   0.203   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0019_INV_907_o_lut<5> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0019_INV_907_o_lut<5>)
     MUXCY:S->O            1   0.172   0.000  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0019_INV_907_o_cy<5> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0019_INV_907_o_cy<5>)
     MUXCY:CI->O           2   0.213   0.617  BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0019_INV_907_o_cy<6> (BUS_0208_GND_5_o_div_1145/Mcompar_BUS_0019_INV_907_o_cy<6>)
     LUT1:I0->O            1   0.205   0.000  BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<0>_rt (BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<0>_rt)
     MUXCY:S->O            1   0.172   0.000  BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<0> (BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<1> (BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<2> (BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<3> (BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<4> (BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<5> (BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<6> (BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<7> (BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<8> (BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<9> (BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<10> (BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<11> (BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<12> (BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<13> (BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<14> (BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<14>)
     MUXCY:CI->O           0   0.019   0.000  BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<15> (BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_cy<15>)
     XORCY:CI->O           1   0.180   0.580  BUS_0208_GND_5_o_div_1145/Madd_GND_10_o_BUS_0001_add_42_OUT[18:0]_xor<16> (BUS_0208_GND_5_o_div_1145/GND_10_o_BUS_0001_add_42_OUT[18:0]<16>)
     LUT6:I5->O            1   0.205   0.000  Mmux_pi_data_out2[16]_BUS_0208_mux_1152_OUT81 (pi_data_out2[16]_BUS_0208_mux_1152_OUT<16>)
     FDRE:D                    0.102          pi_data_out2_16
    ----------------------------------------
    Total                     37.825ns (10.860ns logic, 26.965ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pi_data_out0_8'
  Clock period: 4.633ns (frequency: 215.824MHz)
  Total number of paths / destination ports: 273 / 24
-------------------------------------------------------------------------
Delay:               4.633ns (Levels of Logic = 4)
  Source:            LF_dd_1 (LATCH)
  Destination:       LF_ff_1 (LATCH)
  Source Clock:      pi_data_out0_8 rising
  Destination Clock: pi_data_out0_8 rising

  Data Path: LF_dd_1 to LF_ff_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDPE_1:G->Q           9   0.498   0.934  LF_dd_1 (LF_dd_1)
     LUT2:I0->O            8   0.203   1.050  PWR_5_o_LF_dd[1]_LessThan_1260_o1 (PWR_5_o_LF_dd[1]_LessThan_1260_o)
     LUT6:I2->O            2   0.203   0.721  Mmux_LF_bb[1]_GND_5_o_MUX_11700_o11 (Mmux_LF_bb[1]_GND_5_o_MUX_11700_o1)
     LUT6:I4->O            1   0.203   0.580  Mmux_LF_ff[1]_GND_5_o_MUX_11826_o12 (Mmux_LF_ff[1]_GND_5_o_MUX_11826_o11)
     LUT6:I5->O            1   0.205   0.000  Mmux_LF_ff[1]_GND_5_o_MUX_11826_o13 (LF_ff[1]_GND_5_o_MUX_11826_o)
     LDPE_1:D                  0.037          LF_ff_1
    ----------------------------------------
    Total                      4.633ns (1.349ns logic, 3.284ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LF_HALL_I[2]_PWR_5_o_MUX_11864_o'
  Clock period: 4.483ns (frequency: 223.067MHz)
  Total number of paths / destination ports: 129 / 12
-------------------------------------------------------------------------
Delay:               4.483ns (Levels of Logic = 4)
  Source:            LF_bbb_1 (LATCH)
  Destination:       LF_fff_1 (LATCH)
  Source Clock:      LF_HALL_I[2]_PWR_5_o_MUX_11864_o falling
  Destination Clock: LF_HALL_I[2]_PWR_5_o_MUX_11864_o falling

  Data Path: LF_bbb_1 to LF_fff_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDPE:G->Q             5   0.498   0.819  LF_bbb_1 (LF_bbb_1)
     LUT2:I0->O            8   0.203   1.050  PWR_5_o_LF_bbb[1]_LessThan_1342_o1 (PWR_5_o_LF_bbb[1]_LessThan_1342_o)
     LUT6:I2->O            4   0.203   0.684  Mmux_LF_ddd[1]_GND_5_o_MUX_11995_o11 (Mmux_LF_ddd[1]_GND_5_o_MUX_11995_o1)
     LUT6:I5->O            1   0.205   0.580  Mmux_LF_fff[1]_GND_5_o_MUX_12052_o12 (Mmux_LF_fff[1]_GND_5_o_MUX_12052_o11)
     LUT6:I5->O            1   0.205   0.000  Mmux_LF_fff[1]_GND_5_o_MUX_12052_o13 (LF_fff[1]_GND_5_o_MUX_12052_o)
     LDPE:D                    0.037          LF_fff_1
    ----------------------------------------
    Total                      4.483ns (1.351ns logic, 3.132ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pi_data_out1_8'
  Clock period: 4.606ns (frequency: 217.099MHz)
  Total number of paths / destination ports: 274 / 24
-------------------------------------------------------------------------
Delay:               4.606ns (Levels of Logic = 4)
  Source:            LB_dd_1 (LATCH)
  Destination:       LB_ff_1 (LATCH)
  Source Clock:      pi_data_out1_8 rising
  Destination Clock: pi_data_out1_8 rising

  Data Path: LB_dd_1 to LB_ff_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDPE_1:G->Q           8   0.498   0.907  LB_dd_1 (LB_dd_1)
     LUT2:I0->O            8   0.203   1.050  PWR_5_o_LB_dd[1]_LessThan_1494_o1 (PWR_5_o_LB_dd[1]_LessThan_1494_o)
     LUT6:I2->O            2   0.203   0.721  Mmux_LB_bb[1]_GND_5_o_MUX_12294_o11 (Mmux_LB_bb[1]_GND_5_o_MUX_12294_o1)
     LUT6:I4->O            1   0.203   0.580  Mmux_LB_ff[1]_GND_5_o_MUX_12420_o12 (Mmux_LB_ff[1]_GND_5_o_MUX_12420_o11)
     LUT6:I5->O            1   0.205   0.000  Mmux_LB_ff[1]_GND_5_o_MUX_12420_o13 (LB_ff[1]_GND_5_o_MUX_12420_o)
     LDPE_1:D                  0.037          LB_ff_1
    ----------------------------------------
    Total                      4.606ns (1.349ns logic, 3.257ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LB_HALL_I[2]_PWR_5_o_MUX_12458_o'
  Clock period: 4.484ns (frequency: 223.025MHz)
  Total number of paths / destination ports: 130 / 12
-------------------------------------------------------------------------
Delay:               4.484ns (Levels of Logic = 4)
  Source:            LB_bbb_1 (LATCH)
  Destination:       LB_fff_1 (LATCH)
  Source Clock:      LB_HALL_I[2]_PWR_5_o_MUX_12458_o falling
  Destination Clock: LB_HALL_I[2]_PWR_5_o_MUX_12458_o falling

  Data Path: LB_bbb_1 to LB_fff_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDPE:G->Q             6   0.498   0.849  LB_bbb_1 (LB_bbb_1)
     LUT2:I0->O            7   0.203   1.021  PWR_5_o_LB_bbb[1]_LessThan_1576_o1 (PWR_5_o_LB_bbb[1]_LessThan_1576_o)
     LUT6:I2->O            4   0.203   0.684  Mmux_LB_ddd[1]_GND_5_o_MUX_12589_o11 (Mmux_LB_ddd[1]_GND_5_o_MUX_12589_o1)
     LUT6:I5->O            1   0.205   0.580  Mmux_LB_fff[1]_GND_5_o_MUX_12646_o12 (Mmux_LB_fff[1]_GND_5_o_MUX_12646_o11)
     LUT6:I5->O            1   0.205   0.000  Mmux_LB_fff[1]_GND_5_o_MUX_12646_o13 (LB_fff[1]_GND_5_o_MUX_12646_o)
     LDPE:D                    0.037          LB_fff_1
    ----------------------------------------
    Total                      4.484ns (1.351ns logic, 3.133ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pi_data_out2_16'
  Clock period: 4.776ns (frequency: 209.382MHz)
  Total number of paths / destination ports: 273 / 24
-------------------------------------------------------------------------
Delay:               4.776ns (Levels of Logic = 3)
  Source:            RB_bb_1 (LATCH)
  Destination:       RB_aa_1 (LATCH)
  Source Clock:      pi_data_out2_16 rising
  Destination Clock: pi_data_out2_16 rising

  Data Path: RB_bb_1 to RB_aa_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDPE_1:G->Q           7   0.498   0.878  RB_bb_1 (RB_bb_1)
     LUT2:I0->O            7   0.203   0.878  PWR_5_o_RB_bb[1]_LessThan_1710_o1 (PWR_5_o_RB_bb[1]_LessThan_1710_o)
     LUT6:I4->O            1   0.203   0.684  Mmux_RB_HALL_I[2]_PWR_5_o_MUX_12836_o12 (Mmux_RB_HALL_I[2]_PWR_5_o_MUX_12836_o11)
     LUT3:I1->O           12   0.203   0.908  Mmux_RB_HALL_I[2]_PWR_5_o_MUX_12836_o13 (RB_HALL_I[2]_PWR_5_o_MUX_12836_o)
     LDPE_1:GE                 0.322          RB_aa_1
    ----------------------------------------
    Total                      4.776ns (1.429ns logic, 3.347ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RB_HALL_I[2]_PWR_5_o_MUX_13052_o'
  Clock period: 4.483ns (frequency: 223.067MHz)
  Total number of paths / destination ports: 129 / 12
-------------------------------------------------------------------------
Delay:               4.483ns (Levels of Logic = 4)
  Source:            RB_bbb_1 (LATCH)
  Destination:       RB_fff_1 (LATCH)
  Source Clock:      RB_HALL_I[2]_PWR_5_o_MUX_13052_o falling
  Destination Clock: RB_HALL_I[2]_PWR_5_o_MUX_13052_o falling

  Data Path: RB_bbb_1 to RB_fff_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDPE:G->Q             5   0.498   0.819  RB_bbb_1 (RB_bbb_1)
     LUT2:I0->O            8   0.203   1.050  PWR_5_o_RB_bbb[1]_LessThan_1810_o1 (PWR_5_o_RB_bbb[1]_LessThan_1810_o)
     LUT6:I2->O            4   0.203   0.684  Mmux_RB_ddd[1]_GND_5_o_MUX_13183_o11 (Mmux_RB_ddd[1]_GND_5_o_MUX_13183_o1)
     LUT6:I5->O            1   0.205   0.580  Mmux_RB_fff[1]_GND_5_o_MUX_13240_o12 (Mmux_RB_fff[1]_GND_5_o_MUX_13240_o11)
     LUT6:I5->O            1   0.205   0.000  Mmux_RB_fff[1]_GND_5_o_MUX_13240_o13 (RB_fff[1]_GND_5_o_MUX_13240_o)
     LDPE:D                    0.037          RB_fff_1
    ----------------------------------------
    Total                      4.483ns (1.351ns logic, 3.132ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pi_data_out3_8'
  Clock period: 4.776ns (frequency: 209.382MHz)
  Total number of paths / destination ports: 273 / 24
-------------------------------------------------------------------------
Delay:               4.776ns (Levels of Logic = 3)
  Source:            RF_bb_1 (LATCH)
  Destination:       RF_bb_1 (LATCH)
  Source Clock:      pi_data_out3_8 rising
  Destination Clock: pi_data_out3_8 rising

  Data Path: RF_bb_1 to RF_bb_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDPE_1:G->Q           7   0.498   0.878  RF_bb_1 (RF_bb_1)
     LUT2:I0->O            7   0.203   0.878  PWR_5_o_RF_bb[1]_LessThan_1944_o1 (PWR_5_o_RF_bb[1]_LessThan_1944_o)
     LUT6:I4->O            1   0.203   0.684  Mmux_RF_HALL_I[2]_PWR_5_o_MUX_13430_o12 (Mmux_RF_HALL_I[2]_PWR_5_o_MUX_13430_o11)
     LUT3:I1->O           12   0.203   0.908  Mmux_RF_HALL_I[2]_PWR_5_o_MUX_13430_o13 (RF_HALL_I[2]_PWR_5_o_MUX_13430_o)
     LDPE_1:GE                 0.322          RF_bb_1
    ----------------------------------------
    Total                      4.776ns (1.429ns logic, 3.347ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF_HALL_I[2]_PWR_5_o_MUX_13646_o'
  Clock period: 4.483ns (frequency: 223.067MHz)
  Total number of paths / destination ports: 129 / 12
-------------------------------------------------------------------------
Delay:               4.483ns (Levels of Logic = 4)
  Source:            RF_bbb_1 (LATCH)
  Destination:       RF_fff_1 (LATCH)
  Source Clock:      RF_HALL_I[2]_PWR_5_o_MUX_13646_o falling
  Destination Clock: RF_HALL_I[2]_PWR_5_o_MUX_13646_o falling

  Data Path: RF_bbb_1 to RF_fff_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDPE:G->Q             5   0.498   0.819  RF_bbb_1 (RF_bbb_1)
     LUT2:I0->O            8   0.203   1.050  PWR_5_o_RF_bbb[1]_LessThan_2044_o1 (PWR_5_o_RF_bbb[1]_LessThan_2044_o)
     LUT6:I2->O            4   0.203   0.684  Mmux_RF_ddd[1]_GND_5_o_MUX_13777_o11 (Mmux_RF_ddd[1]_GND_5_o_MUX_13777_o1)
     LUT6:I5->O            1   0.205   0.580  Mmux_RF_fff[1]_GND_5_o_MUX_13834_o12 (Mmux_RF_fff[1]_GND_5_o_MUX_13834_o11)
     LUT6:I5->O            1   0.205   0.000  Mmux_RF_fff[1]_GND_5_o_MUX_13834_o13 (RF_fff[1]_GND_5_o_MUX_13834_o)
     LDPE:D                    0.037          RF_fff_1
    ----------------------------------------
    Total                      4.483ns (1.351ns logic, 3.132ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LF_direction_LF_HALL_I[2]_MUX_11607_o'
  Clock period: 2.504ns (frequency: 399.345MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.504ns (Levels of Logic = 2)
  Source:            LF_MOSFET_O_1 (LATCH)
  Destination:       LF_MOSFET_O_1 (LATCH)
  Source Clock:      LF_direction_LF_HALL_I[2]_MUX_11607_o falling
  Destination Clock: LF_direction_LF_HALL_I[2]_MUX_11607_o falling

  Data Path: LF_MOSFET_O_1 to LF_MOSFET_O_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.981  LF_MOSFET_O_1 (LF_MOSFET_O_1)
     LUT6:I0->O            1   0.203   0.580  Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o2101 (Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o210)
     LUT6:I5->O            1   0.205   0.000  Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o2103 (LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11596_o)
     LDC:D                     0.037          LF_MOSFET_O_1
    ----------------------------------------
    Total                      2.504ns (0.943ns logic, 1.561ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LB_direction_LB_HALL_I[2]_MUX_12201_o'
  Clock period: 2.504ns (frequency: 399.345MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.504ns (Levels of Logic = 2)
  Source:            LB_MOSFET_O_1 (LATCH)
  Destination:       LB_MOSFET_O_1 (LATCH)
  Source Clock:      LB_direction_LB_HALL_I[2]_MUX_12201_o falling
  Destination Clock: LB_direction_LB_HALL_I[2]_MUX_12201_o falling

  Data Path: LB_MOSFET_O_1 to LB_MOSFET_O_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.981  LB_MOSFET_O_1 (LB_MOSFET_O_1)
     LUT6:I0->O            1   0.203   0.580  Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o2101 (Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o210)
     LUT6:I5->O            1   0.205   0.000  Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o2103 (LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12190_o)
     LDC:D                     0.037          LB_MOSFET_O_1
    ----------------------------------------
    Total                      2.504ns (0.943ns logic, 1.561ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LF_direction_LF_HALL_I[2]_MUX_11561_o'
  Clock period: 2.244ns (frequency: 445.613MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.244ns (Levels of Logic = 2)
  Source:            LF_MOSFET_O_3 (LATCH)
  Destination:       LF_MOSFET_O_3 (LATCH)
  Source Clock:      LF_direction_LF_HALL_I[2]_MUX_11561_o falling
  Destination Clock: LF_direction_LF_HALL_I[2]_MUX_11561_o falling

  Data Path: LF_MOSFET_O_3 to LF_MOSFET_O_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.721  LF_MOSFET_O_3 (LF_MOSFET_O_3)
     LUT6:I4->O            1   0.203   0.580  Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o251 (Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o25)
     LUT6:I5->O            1   0.205   0.000  Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o253 (LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11550_o)
     LDP:D                     0.037          LF_MOSFET_O_3
    ----------------------------------------
    Total                      2.244ns (0.943ns logic, 1.301ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LB_direction_LB_HALL_I[2]_MUX_12155_o'
  Clock period: 2.244ns (frequency: 445.613MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.244ns (Levels of Logic = 2)
  Source:            LB_MOSFET_O_3 (LATCH)
  Destination:       LB_MOSFET_O_3 (LATCH)
  Source Clock:      LB_direction_LB_HALL_I[2]_MUX_12155_o falling
  Destination Clock: LB_direction_LB_HALL_I[2]_MUX_12155_o falling

  Data Path: LB_MOSFET_O_3 to LB_MOSFET_O_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.721  LB_MOSFET_O_3 (LB_MOSFET_O_3)
     LUT6:I4->O            1   0.203   0.580  Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o251 (Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o25)
     LUT6:I5->O            1   0.205   0.000  Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o253 (LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12144_o)
     LDP:D                     0.037          LB_MOSFET_O_3
    ----------------------------------------
    Total                      2.244ns (0.943ns logic, 1.301ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RB_direction_RB_HALL_I[2]_MUX_12795_o'
  Clock period: 2.504ns (frequency: 399.345MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.504ns (Levels of Logic = 2)
  Source:            RB_MOSFET_O_1 (LATCH)
  Destination:       RB_MOSFET_O_1 (LATCH)
  Source Clock:      RB_direction_RB_HALL_I[2]_MUX_12795_o falling
  Destination Clock: RB_direction_RB_HALL_I[2]_MUX_12795_o falling

  Data Path: RB_MOSFET_O_1 to RB_MOSFET_O_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.981  RB_MOSFET_O_1 (RB_MOSFET_O_1)
     LUT6:I0->O            1   0.203   0.580  Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o2101 (Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o210)
     LUT6:I5->O            1   0.205   0.000  Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o2103 (RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12784_o)
     LDC:D                     0.037          RB_MOSFET_O_1
    ----------------------------------------
    Total                      2.504ns (0.943ns logic, 1.561ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF_direction_RF_HALL_I[2]_MUX_13389_o'
  Clock period: 2.504ns (frequency: 399.345MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.504ns (Levels of Logic = 2)
  Source:            RF_MOSFET_O_1 (LATCH)
  Destination:       RF_MOSFET_O_1 (LATCH)
  Source Clock:      RF_direction_RF_HALL_I[2]_MUX_13389_o falling
  Destination Clock: RF_direction_RF_HALL_I[2]_MUX_13389_o falling

  Data Path: RF_MOSFET_O_1 to RF_MOSFET_O_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.981  RF_MOSFET_O_1 (RF_MOSFET_O_1)
     LUT6:I0->O            1   0.203   0.580  Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o2101 (Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o210)
     LUT6:I5->O            1   0.205   0.000  Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o2103 (RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13378_o)
     LDC:D                     0.037          RF_MOSFET_O_1
    ----------------------------------------
    Total                      2.504ns (0.943ns logic, 1.561ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LF_direction_LF_HALL_I[2]_MUX_11630_o'
  Clock period: 2.504ns (frequency: 399.345MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.504ns (Levels of Logic = 2)
  Source:            LF_MOSFET_O_0 (LATCH)
  Destination:       LF_MOSFET_O_0 (LATCH)
  Source Clock:      LF_direction_LF_HALL_I[2]_MUX_11630_o falling
  Destination Clock: LF_direction_LF_HALL_I[2]_MUX_11630_o falling

  Data Path: LF_MOSFET_O_0 to LF_MOSFET_O_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.981  LF_MOSFET_O_0 (LF_MOSFET_O_0)
     LUT6:I0->O            1   0.203   0.580  Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o2121 (Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o212)
     LUT6:I5->O            1   0.205   0.000  Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o2123 (LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11619_o)
     LDC:D                     0.037          LF_MOSFET_O_0
    ----------------------------------------
    Total                      2.504ns (0.943ns logic, 1.561ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RB_direction_RB_HALL_I[2]_MUX_12749_o'
  Clock period: 2.244ns (frequency: 445.613MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.244ns (Levels of Logic = 2)
  Source:            RB_MOSFET_O_3 (LATCH)
  Destination:       RB_MOSFET_O_3 (LATCH)
  Source Clock:      RB_direction_RB_HALL_I[2]_MUX_12749_o falling
  Destination Clock: RB_direction_RB_HALL_I[2]_MUX_12749_o falling

  Data Path: RB_MOSFET_O_3 to RB_MOSFET_O_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.721  RB_MOSFET_O_3 (RB_MOSFET_O_3)
     LUT6:I4->O            1   0.203   0.580  Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o251 (Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o25)
     LUT6:I5->O            1   0.205   0.000  Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o253 (RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12738_o)
     LDP:D                     0.037          RB_MOSFET_O_3
    ----------------------------------------
    Total                      2.244ns (0.943ns logic, 1.301ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF_direction_RF_HALL_I[2]_MUX_13343_o'
  Clock period: 2.244ns (frequency: 445.613MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.244ns (Levels of Logic = 2)
  Source:            RF_MOSFET_O_3 (LATCH)
  Destination:       RF_MOSFET_O_3 (LATCH)
  Source Clock:      RF_direction_RF_HALL_I[2]_MUX_13343_o falling
  Destination Clock: RF_direction_RF_HALL_I[2]_MUX_13343_o falling

  Data Path: RF_MOSFET_O_3 to RF_MOSFET_O_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.721  RF_MOSFET_O_3 (RF_MOSFET_O_3)
     LUT6:I4->O            1   0.203   0.580  Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o251 (Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o25)
     LUT6:I5->O            1   0.205   0.000  Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o253 (RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13332_o)
     LDP:D                     0.037          RF_MOSFET_O_3
    ----------------------------------------
    Total                      2.244ns (0.943ns logic, 1.301ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LF_direction_LF_HALL_I[2]_MUX_11515_o'
  Clock period: 2.504ns (frequency: 399.345MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.504ns (Levels of Logic = 2)
  Source:            LF_MOSFET_O_5 (LATCH)
  Destination:       LF_MOSFET_O_5 (LATCH)
  Source Clock:      LF_direction_LF_HALL_I[2]_MUX_11515_o falling
  Destination Clock: LF_direction_LF_HALL_I[2]_MUX_11515_o falling

  Data Path: LF_MOSFET_O_5 to LF_MOSFET_O_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.981  LF_MOSFET_O_5 (LF_MOSFET_O_5)
     LUT6:I0->O            1   0.203   0.580  Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o21 (Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o2)
     LUT6:I5->O            1   0.205   0.000  Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o24 (LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o)
     LDP:D                     0.037          LF_MOSFET_O_5
    ----------------------------------------
    Total                      2.504ns (0.943ns logic, 1.561ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LB_direction_LB_HALL_I[2]_MUX_12109_o'
  Clock period: 1.531ns (frequency: 653.061MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               1.531ns (Levels of Logic = 2)
  Source:            LB_MOSFET_O_5 (LATCH)
  Destination:       LB_MOSFET_O_5 (LATCH)
  Source Clock:      LB_direction_LB_HALL_I[2]_MUX_12109_o falling
  Destination Clock: LB_direction_LB_HALL_I[2]_MUX_12109_o falling

  Data Path: LB_MOSFET_O_5 to LB_MOSFET_O_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              3   0.498   0.651  LB_MOSFET_O_5 (LB_MOSFET_O_5)
     LUT6:I5->O            1   0.205   0.000  Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o24_G (N744)
     MUXF7:I1->O           1   0.140   0.000  Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o24 (LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o)
     LDP:D                     0.037          LB_MOSFET_O_5
    ----------------------------------------
    Total                      1.531ns (0.880ns logic, 0.651ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LB_direction_LB_HALL_I[2]_MUX_12132_o'
  Clock period: 2.504ns (frequency: 399.345MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.504ns (Levels of Logic = 2)
  Source:            LB_MOSFET_O_4 (LATCH)
  Destination:       LB_MOSFET_O_4 (LATCH)
  Source Clock:      LB_direction_LB_HALL_I[2]_MUX_12132_o falling
  Destination Clock: LB_direction_LB_HALL_I[2]_MUX_12132_o falling

  Data Path: LB_MOSFET_O_4 to LB_MOSFET_O_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.981  LB_MOSFET_O_4 (LB_MOSFET_O_4)
     LUT6:I0->O            1   0.203   0.580  Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o231 (Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o23)
     LUT6:I5->O            1   0.205   0.000  Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o233 (LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12121_o)
     LDP:D                     0.037          LB_MOSFET_O_4
    ----------------------------------------
    Total                      2.504ns (0.943ns logic, 1.561ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RB_direction_RB_HALL_I[2]_MUX_12703_o'
  Clock period: 2.504ns (frequency: 399.345MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.504ns (Levels of Logic = 2)
  Source:            RB_MOSFET_O_5 (LATCH)
  Destination:       RB_MOSFET_O_5 (LATCH)
  Source Clock:      RB_direction_RB_HALL_I[2]_MUX_12703_o falling
  Destination Clock: RB_direction_RB_HALL_I[2]_MUX_12703_o falling

  Data Path: RB_MOSFET_O_5 to RB_MOSFET_O_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.981  RB_MOSFET_O_5 (RB_MOSFET_O_5)
     LUT6:I0->O            1   0.203   0.580  Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o21 (Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o2)
     LUT6:I5->O            1   0.205   0.000  Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o24 (RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o)
     LDP:D                     0.037          RB_MOSFET_O_5
    ----------------------------------------
    Total                      2.504ns (0.943ns logic, 1.561ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF_direction_RF_HALL_I[2]_MUX_13297_o'
  Clock period: 2.504ns (frequency: 399.345MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.504ns (Levels of Logic = 2)
  Source:            RF_MOSFET_O_5 (LATCH)
  Destination:       RF_MOSFET_O_5 (LATCH)
  Source Clock:      RF_direction_RF_HALL_I[2]_MUX_13297_o falling
  Destination Clock: RF_direction_RF_HALL_I[2]_MUX_13297_o falling

  Data Path: RF_MOSFET_O_5 to RF_MOSFET_O_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.981  RF_MOSFET_O_5 (RF_MOSFET_O_5)
     LUT6:I0->O            1   0.203   0.580  Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o21 (Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o2)
     LUT6:I5->O            1   0.205   0.000  Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o24 (RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o)
     LDP:D                     0.037          RF_MOSFET_O_5
    ----------------------------------------
    Total                      2.504ns (0.943ns logic, 1.561ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LF_direction_LF_HALL_I[2]_MUX_11584_o'
  Clock period: 2.244ns (frequency: 445.613MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.244ns (Levels of Logic = 2)
  Source:            LF_MOSFET_O_2 (LATCH)
  Destination:       LF_MOSFET_O_2 (LATCH)
  Source Clock:      LF_direction_LF_HALL_I[2]_MUX_11584_o falling
  Destination Clock: LF_direction_LF_HALL_I[2]_MUX_11584_o falling

  Data Path: LF_MOSFET_O_2 to LF_MOSFET_O_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.721  LF_MOSFET_O_2 (LF_MOSFET_O_2)
     LUT6:I4->O            1   0.203   0.580  Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o271 (Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o27)
     LUT6:I5->O            1   0.205   0.000  Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o273 (LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11573_o)
     LDC:D                     0.037          LF_MOSFET_O_2
    ----------------------------------------
    Total                      2.244ns (0.943ns logic, 1.301ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LB_direction_LB_HALL_I[2]_MUX_12178_o'
  Clock period: 2.244ns (frequency: 445.613MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.244ns (Levels of Logic = 2)
  Source:            LB_MOSFET_O_2 (LATCH)
  Destination:       LB_MOSFET_O_2 (LATCH)
  Source Clock:      LB_direction_LB_HALL_I[2]_MUX_12178_o falling
  Destination Clock: LB_direction_LB_HALL_I[2]_MUX_12178_o falling

  Data Path: LB_MOSFET_O_2 to LB_MOSFET_O_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.721  LB_MOSFET_O_2 (LB_MOSFET_O_2)
     LUT6:I4->O            1   0.203   0.580  Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o271 (Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o27)
     LUT6:I5->O            1   0.205   0.000  Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o273 (LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12167_o)
     LDC:D                     0.037          LB_MOSFET_O_2
    ----------------------------------------
    Total                      2.244ns (0.943ns logic, 1.301ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RB_direction_RB_HALL_I[2]_MUX_12726_o'
  Clock period: 2.504ns (frequency: 399.345MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.504ns (Levels of Logic = 2)
  Source:            RB_MOSFET_O_4 (LATCH)
  Destination:       RB_MOSFET_O_4 (LATCH)
  Source Clock:      RB_direction_RB_HALL_I[2]_MUX_12726_o falling
  Destination Clock: RB_direction_RB_HALL_I[2]_MUX_12726_o falling

  Data Path: RB_MOSFET_O_4 to RB_MOSFET_O_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.981  RB_MOSFET_O_4 (RB_MOSFET_O_4)
     LUT6:I0->O            1   0.203   0.580  Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o231 (Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o23)
     LUT6:I5->O            1   0.205   0.000  Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o233 (RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12715_o)
     LDP:D                     0.037          RB_MOSFET_O_4
    ----------------------------------------
    Total                      2.504ns (0.943ns logic, 1.561ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF_direction_RF_HALL_I[2]_MUX_13320_o'
  Clock period: 2.504ns (frequency: 399.345MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.504ns (Levels of Logic = 2)
  Source:            RF_MOSFET_O_4 (LATCH)
  Destination:       RF_MOSFET_O_4 (LATCH)
  Source Clock:      RF_direction_RF_HALL_I[2]_MUX_13320_o falling
  Destination Clock: RF_direction_RF_HALL_I[2]_MUX_13320_o falling

  Data Path: RF_MOSFET_O_4 to RF_MOSFET_O_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.981  RF_MOSFET_O_4 (RF_MOSFET_O_4)
     LUT6:I0->O            1   0.203   0.580  Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o231 (Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o23)
     LUT6:I5->O            1   0.205   0.000  Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o233 (RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13309_o)
     LDP:D                     0.037          RF_MOSFET_O_4
    ----------------------------------------
    Total                      2.504ns (0.943ns logic, 1.561ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LF_direction_LF_HALL_I[2]_MUX_11538_o'
  Clock period: 2.504ns (frequency: 399.345MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.504ns (Levels of Logic = 2)
  Source:            LF_MOSFET_O_4 (LATCH)
  Destination:       LF_MOSFET_O_4 (LATCH)
  Source Clock:      LF_direction_LF_HALL_I[2]_MUX_11538_o falling
  Destination Clock: LF_direction_LF_HALL_I[2]_MUX_11538_o falling

  Data Path: LF_MOSFET_O_4 to LF_MOSFET_O_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.981  LF_MOSFET_O_4 (LF_MOSFET_O_4)
     LUT6:I0->O            1   0.203   0.580  Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o231 (Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o23)
     LUT6:I5->O            1   0.205   0.000  Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o233 (LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11527_o)
     LDP:D                     0.037          LF_MOSFET_O_4
    ----------------------------------------
    Total                      2.504ns (0.943ns logic, 1.561ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LB_direction_LB_HALL_I[2]_MUX_12224_o'
  Clock period: 2.504ns (frequency: 399.345MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.504ns (Levels of Logic = 2)
  Source:            LB_MOSFET_O_0 (LATCH)
  Destination:       LB_MOSFET_O_0 (LATCH)
  Source Clock:      LB_direction_LB_HALL_I[2]_MUX_12224_o falling
  Destination Clock: LB_direction_LB_HALL_I[2]_MUX_12224_o falling

  Data Path: LB_MOSFET_O_0 to LB_MOSFET_O_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.981  LB_MOSFET_O_0 (LB_MOSFET_O_0)
     LUT6:I0->O            1   0.203   0.580  Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o2121 (Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o212)
     LUT6:I5->O            1   0.205   0.000  Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o2123 (LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12213_o)
     LDC:D                     0.037          LB_MOSFET_O_0
    ----------------------------------------
    Total                      2.504ns (0.943ns logic, 1.561ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RB_direction_RB_HALL_I[2]_MUX_12772_o'
  Clock period: 2.244ns (frequency: 445.613MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.244ns (Levels of Logic = 2)
  Source:            RB_MOSFET_O_2 (LATCH)
  Destination:       RB_MOSFET_O_2 (LATCH)
  Source Clock:      RB_direction_RB_HALL_I[2]_MUX_12772_o falling
  Destination Clock: RB_direction_RB_HALL_I[2]_MUX_12772_o falling

  Data Path: RB_MOSFET_O_2 to RB_MOSFET_O_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.721  RB_MOSFET_O_2 (RB_MOSFET_O_2)
     LUT6:I4->O            1   0.203   0.580  Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o271 (Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o27)
     LUT6:I5->O            1   0.205   0.000  Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o273 (RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12761_o)
     LDC:D                     0.037          RB_MOSFET_O_2
    ----------------------------------------
    Total                      2.244ns (0.943ns logic, 1.301ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF_direction_RF_HALL_I[2]_MUX_13366_o'
  Clock period: 2.244ns (frequency: 445.613MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.244ns (Levels of Logic = 2)
  Source:            RF_MOSFET_O_2 (LATCH)
  Destination:       RF_MOSFET_O_2 (LATCH)
  Source Clock:      RF_direction_RF_HALL_I[2]_MUX_13366_o falling
  Destination Clock: RF_direction_RF_HALL_I[2]_MUX_13366_o falling

  Data Path: RF_MOSFET_O_2 to RF_MOSFET_O_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.721  RF_MOSFET_O_2 (RF_MOSFET_O_2)
     LUT6:I4->O            1   0.203   0.580  Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o271 (Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o27)
     LUT6:I5->O            1   0.205   0.000  Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o273 (RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13355_o)
     LDC:D                     0.037          RF_MOSFET_O_2
    ----------------------------------------
    Total                      2.244ns (0.943ns logic, 1.301ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RB_direction_RB_HALL_I[2]_MUX_12818_o'
  Clock period: 2.504ns (frequency: 399.345MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.504ns (Levels of Logic = 2)
  Source:            RB_MOSFET_O_0 (LATCH)
  Destination:       RB_MOSFET_O_0 (LATCH)
  Source Clock:      RB_direction_RB_HALL_I[2]_MUX_12818_o falling
  Destination Clock: RB_direction_RB_HALL_I[2]_MUX_12818_o falling

  Data Path: RB_MOSFET_O_0 to RB_MOSFET_O_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.981  RB_MOSFET_O_0 (RB_MOSFET_O_0)
     LUT6:I0->O            1   0.203   0.580  Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o2121 (Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o212)
     LUT6:I5->O            1   0.205   0.000  Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o2123 (RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12807_o)
     LDC:D                     0.037          RB_MOSFET_O_0
    ----------------------------------------
    Total                      2.504ns (0.943ns logic, 1.561ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF_direction_RF_HALL_I[2]_MUX_13412_o'
  Clock period: 2.504ns (frequency: 399.345MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.504ns (Levels of Logic = 2)
  Source:            RF_MOSFET_O_0 (LATCH)
  Destination:       RF_MOSFET_O_0 (LATCH)
  Source Clock:      RF_direction_RF_HALL_I[2]_MUX_13412_o falling
  Destination Clock: RF_direction_RF_HALL_I[2]_MUX_13412_o falling

  Data Path: RF_MOSFET_O_0 to RF_MOSFET_O_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.981  RF_MOSFET_O_0 (RF_MOSFET_O_0)
     LUT6:I0->O            1   0.203   0.580  Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o2121 (Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o212)
     LUT6:I5->O            1   0.205   0.000  Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o2123 (RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13401_o)
     LDC:D                     0.037          RF_MOSFET_O_0
    ----------------------------------------
    Total                      2.504ns (0.943ns logic, 1.561ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkf01_0'
  Clock period: 2.395ns (frequency: 417.493MHz)
  Total number of paths / destination ports: 1152 / 48
-------------------------------------------------------------------------
Delay:               2.395ns (Levels of Logic = 33)
  Source:            read_data01_0 (FF)
  Destination:       read_data01_31 (FF)
  Source Clock:      clkf01_0 rising
  Destination Clock: clkf01_0 rising

  Data Path: read_data01_0 to read_data01_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.721  read_data01_0 (read_data01_0)
     LUT2:I0->O            1   0.203   0.000  Mcount_read_data01_lut<0> (Mcount_read_data01_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_read_data01_cy<0> (Mcount_read_data01_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<1> (Mcount_read_data01_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<2> (Mcount_read_data01_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<3> (Mcount_read_data01_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<4> (Mcount_read_data01_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<5> (Mcount_read_data01_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<6> (Mcount_read_data01_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<7> (Mcount_read_data01_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<8> (Mcount_read_data01_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<9> (Mcount_read_data01_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<10> (Mcount_read_data01_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<11> (Mcount_read_data01_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<12> (Mcount_read_data01_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<13> (Mcount_read_data01_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<14> (Mcount_read_data01_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<15> (Mcount_read_data01_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<16> (Mcount_read_data01_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<17> (Mcount_read_data01_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<18> (Mcount_read_data01_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<19> (Mcount_read_data01_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<20> (Mcount_read_data01_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<21> (Mcount_read_data01_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<22> (Mcount_read_data01_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<23> (Mcount_read_data01_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<24> (Mcount_read_data01_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<25> (Mcount_read_data01_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<26> (Mcount_read_data01_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<27> (Mcount_read_data01_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<28> (Mcount_read_data01_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data01_cy<29> (Mcount_read_data01_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_read_data01_cy<30> (Mcount_read_data01_cy<30>)
     XORCY:CI->O           1   0.180   0.000  Mcount_read_data01_xor<31> (Result<31>)
     FDC:D                     0.102          read_data01_31
    ----------------------------------------
    Total                      2.395ns (1.674ns logic, 0.721ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkf11_0'
  Clock period: 2.395ns (frequency: 417.493MHz)
  Total number of paths / destination ports: 1152 / 48
-------------------------------------------------------------------------
Delay:               2.395ns (Levels of Logic = 33)
  Source:            read_data11_0 (FF)
  Destination:       read_data11_31 (FF)
  Source Clock:      clkf11_0 rising
  Destination Clock: clkf11_0 rising

  Data Path: read_data11_0 to read_data11_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.721  read_data11_0 (read_data11_0)
     LUT2:I0->O            1   0.203   0.000  Mcount_read_data11_lut<0> (Mcount_read_data11_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_read_data11_cy<0> (Mcount_read_data11_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<1> (Mcount_read_data11_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<2> (Mcount_read_data11_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<3> (Mcount_read_data11_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<4> (Mcount_read_data11_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<5> (Mcount_read_data11_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<6> (Mcount_read_data11_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<7> (Mcount_read_data11_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<8> (Mcount_read_data11_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<9> (Mcount_read_data11_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<10> (Mcount_read_data11_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<11> (Mcount_read_data11_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<12> (Mcount_read_data11_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<13> (Mcount_read_data11_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<14> (Mcount_read_data11_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<15> (Mcount_read_data11_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<16> (Mcount_read_data11_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<17> (Mcount_read_data11_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<18> (Mcount_read_data11_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<19> (Mcount_read_data11_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<20> (Mcount_read_data11_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<21> (Mcount_read_data11_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<22> (Mcount_read_data11_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<23> (Mcount_read_data11_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<24> (Mcount_read_data11_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<25> (Mcount_read_data11_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<26> (Mcount_read_data11_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<27> (Mcount_read_data11_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<28> (Mcount_read_data11_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data11_cy<29> (Mcount_read_data11_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_read_data11_cy<30> (Mcount_read_data11_cy<30>)
     XORCY:CI->O           1   0.180   0.000  Mcount_read_data11_xor<31> (Result<31>2)
     FDC:D                     0.102          read_data11_31
    ----------------------------------------
    Total                      2.395ns (1.674ns logic, 0.721ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkf21_0'
  Clock period: 2.395ns (frequency: 417.493MHz)
  Total number of paths / destination ports: 1152 / 48
-------------------------------------------------------------------------
Delay:               2.395ns (Levels of Logic = 33)
  Source:            read_data21_0 (FF)
  Destination:       read_data21_31 (FF)
  Source Clock:      clkf21_0 rising
  Destination Clock: clkf21_0 rising

  Data Path: read_data21_0 to read_data21_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.721  read_data21_0 (read_data21_0)
     LUT2:I0->O            1   0.203   0.000  Mcount_read_data21_lut<0> (Mcount_read_data21_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_read_data21_cy<0> (Mcount_read_data21_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<1> (Mcount_read_data21_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<2> (Mcount_read_data21_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<3> (Mcount_read_data21_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<4> (Mcount_read_data21_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<5> (Mcount_read_data21_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<6> (Mcount_read_data21_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<7> (Mcount_read_data21_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<8> (Mcount_read_data21_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<9> (Mcount_read_data21_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<10> (Mcount_read_data21_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<11> (Mcount_read_data21_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<12> (Mcount_read_data21_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<13> (Mcount_read_data21_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<14> (Mcount_read_data21_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<15> (Mcount_read_data21_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<16> (Mcount_read_data21_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<17> (Mcount_read_data21_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<18> (Mcount_read_data21_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<19> (Mcount_read_data21_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<20> (Mcount_read_data21_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<21> (Mcount_read_data21_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<22> (Mcount_read_data21_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<23> (Mcount_read_data21_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<24> (Mcount_read_data21_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<25> (Mcount_read_data21_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<26> (Mcount_read_data21_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<27> (Mcount_read_data21_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<28> (Mcount_read_data21_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data21_cy<29> (Mcount_read_data21_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_read_data21_cy<30> (Mcount_read_data21_cy<30>)
     XORCY:CI->O           1   0.180   0.000  Mcount_read_data21_xor<31> (Result<31>5)
     FDC:D                     0.102          read_data21_31
    ----------------------------------------
    Total                      2.395ns (1.674ns logic, 0.721ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkf31_0'
  Clock period: 2.395ns (frequency: 417.493MHz)
  Total number of paths / destination ports: 1152 / 48
-------------------------------------------------------------------------
Delay:               2.395ns (Levels of Logic = 33)
  Source:            read_data31_0 (FF)
  Destination:       read_data31_31 (FF)
  Source Clock:      clkf31_0 rising
  Destination Clock: clkf31_0 rising

  Data Path: read_data31_0 to read_data31_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.721  read_data31_0 (read_data31_0)
     LUT2:I0->O            1   0.203   0.000  Mcount_read_data31_lut<0> (Mcount_read_data31_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_read_data31_cy<0> (Mcount_read_data31_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<1> (Mcount_read_data31_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<2> (Mcount_read_data31_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<3> (Mcount_read_data31_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<4> (Mcount_read_data31_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<5> (Mcount_read_data31_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<6> (Mcount_read_data31_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<7> (Mcount_read_data31_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<8> (Mcount_read_data31_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<9> (Mcount_read_data31_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<10> (Mcount_read_data31_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<11> (Mcount_read_data31_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<12> (Mcount_read_data31_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<13> (Mcount_read_data31_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<14> (Mcount_read_data31_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<15> (Mcount_read_data31_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<16> (Mcount_read_data31_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<17> (Mcount_read_data31_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<18> (Mcount_read_data31_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<19> (Mcount_read_data31_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<20> (Mcount_read_data31_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<21> (Mcount_read_data31_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<22> (Mcount_read_data31_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<23> (Mcount_read_data31_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<24> (Mcount_read_data31_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<25> (Mcount_read_data31_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<26> (Mcount_read_data31_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<27> (Mcount_read_data31_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<28> (Mcount_read_data31_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_read_data31_cy<29> (Mcount_read_data31_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_read_data31_cy<30> (Mcount_read_data31_cy<30>)
     XORCY:CI->O           1   0.180   0.000  Mcount_read_data31_xor<31> (Result<31>7)
     FDC:D                     0.102          read_data31_31
    ----------------------------------------
    Total                      2.395ns (1.674ns logic, 0.721ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pwm_clk'
  Clock period: 4.358ns (frequency: 229.484MHz)
  Total number of paths / destination ports: 478 / 42
-------------------------------------------------------------------------
Delay:               4.358ns (Levels of Logic = 2)
  Source:            pwm_data_14 (FF)
  Destination:       pwm_data_0 (FF)
  Source Clock:      pwm_clk rising
  Destination Clock: pwm_clk rising

  Data Path: pwm_data_14 to pwm_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.447   1.221  pwm_data_14 (pwm_data_14)
     LUT6:I0->O            1   0.203   0.827  pwm_data[16]_GND_5_o_LessThan_1207_o21 (pwm_data[16]_GND_5_o_LessThan_1207_o2)
     LUT6:I2->O           17   0.203   1.027  pwm_data[16]_GND_5_o_LessThan_1207_o24 (pwm_data[16]_GND_5_o_LessThan_1207_o)
     FDR:R                     0.430          pwm_data_0
    ----------------------------------------
    Total                      4.358ns (1.283ns logic, 3.075ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'main_clk'
  Total number of paths / destination ports: 157 / 83
-------------------------------------------------------------------------
Offset:              5.545ns (Levels of Logic = 4)
  Source:            adc (PAD)
  Destination:       switching_counter_0 (FF)
  Destination Clock: main_clk rising

  Data Path: adc to switching_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.715  adc_IBUF (adc_IBUF)
     LUT6:I5->O            1   0.205   0.580  _n161531_SW0 (N531)
     LUT6:I5->O            2   0.205   0.981  _n161531 (_n161531)
     LUT6:I0->O           16   0.203   1.004  _n16153 (_n16153)
     FDRE:R                    0.430          switching_counter_0
    ----------------------------------------
    Total                      5.545ns (2.265ns logic, 3.280ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_counter_4'
  Total number of paths / destination ports: 1082 / 403
-------------------------------------------------------------------------
Offset:              9.423ns (Levels of Logic = 6)
  Source:            Robot_ID<3> (PAD)
  Destination:       speed1_0 (FF)
  Destination Clock: clk_counter_4 rising

  Data Path: Robot_ID<3> to speed1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.372  Robot_ID_3_IBUF (Robot_ID_3_IBUF)
     LUT6:I1->O            1   0.203   0.580  comm_id[3]_GND_5_o_AND_1734_o3_SW0 (N567)
     LUT6:I5->O            1   0.205   0.944  comm_id[3]_GND_5_o_AND_1734_o3 (comm_id[3]_GND_5_o_AND_1734_o3)
     LUT6:I0->O            5   0.203   0.962  comm_id[3]_GND_5_o_AND_1734_o4 (comm_id[3]_GND_5_o_AND_1734_o)
     LUT5:I1->O           36   0.203   1.713  _n1622817 (_n162281)
     LUT6:I0->O           32   0.203   1.291  _n16349_inv1 (_n16349_inv)
     FDE:CE                    0.322          speed1_0
    ----------------------------------------
    Total                      9.423ns (2.561ns logic, 6.862ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pi_data_out0_8'
  Total number of paths / destination ports: 142 / 24
-------------------------------------------------------------------------
Offset:              5.169ns (Levels of Logic = 4)
  Source:            LF_HALL_I<1> (PAD)
  Destination:       LF_ff_1 (LATCH)
  Destination Clock: pi_data_out0_8 rising

  Data Path: LF_HALL_I<1> to LF_ff_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   1.222   1.998  LF_HALL_I_1_IBUF (LF_HALL_I_1_IBUF)
     LUT6:I1->O            2   0.203   0.721  Mmux_LF_bb[1]_GND_5_o_MUX_11700_o11 (Mmux_LF_bb[1]_GND_5_o_MUX_11700_o1)
     LUT6:I4->O            1   0.203   0.580  Mmux_LF_ff[1]_GND_5_o_MUX_11826_o12 (Mmux_LF_ff[1]_GND_5_o_MUX_11826_o11)
     LUT6:I5->O            1   0.205   0.000  Mmux_LF_ff[1]_GND_5_o_MUX_11826_o13 (LF_ff[1]_GND_5_o_MUX_11826_o)
     LDPE_1:D                  0.037          LF_ff_1
    ----------------------------------------
    Total                      5.169ns (1.870ns logic, 3.299ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LF_HALL_I[2]_PWR_5_o_MUX_11864_o'
  Total number of paths / destination ports: 83 / 12
-------------------------------------------------------------------------
Offset:              5.480ns (Levels of Logic = 4)
  Source:            LF_HALL_I<1> (PAD)
  Destination:       LF_fff_1 (LATCH)
  Destination Clock: LF_HALL_I[2]_PWR_5_o_MUX_11864_o falling

  Data Path: LF_HALL_I<1> to LF_fff_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   1.222   1.998  LF_HALL_I_1_IBUF (LF_HALL_I_1_IBUF)
     LUT5:I0->O            8   0.203   1.031  Mmux_LF_fff[1]_GND_5_o_MUX_12071_o111 (Mmux_LF_fff[1]_GND_5_o_MUX_12071_o11)
     LUT6:I3->O            1   0.205   0.580  Mmux_LF_fff[1]_GND_5_o_MUX_12052_o12 (Mmux_LF_fff[1]_GND_5_o_MUX_12052_o11)
     LUT6:I5->O            1   0.205   0.000  Mmux_LF_fff[1]_GND_5_o_MUX_12052_o13 (LF_fff[1]_GND_5_o_MUX_12052_o)
     LDPE:D                    0.037          LF_fff_1
    ----------------------------------------
    Total                      5.480ns (1.872ns logic, 3.608ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pi_data_out1_8'
  Total number of paths / destination ports: 142 / 24
-------------------------------------------------------------------------
Offset:              5.182ns (Levels of Logic = 4)
  Source:            LB_HALL_I<1> (PAD)
  Destination:       LB_ff_1 (LATCH)
  Destination Clock: pi_data_out1_8 rising

  Data Path: LB_HALL_I<1> to LB_ff_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            68   1.222   2.011  LB_HALL_I_1_IBUF (LB_HALL_I_1_IBUF)
     LUT6:I1->O            2   0.203   0.721  Mmux_LB_bb[1]_GND_5_o_MUX_12294_o11 (Mmux_LB_bb[1]_GND_5_o_MUX_12294_o1)
     LUT6:I4->O            1   0.203   0.580  Mmux_LB_ff[1]_GND_5_o_MUX_12420_o12 (Mmux_LB_ff[1]_GND_5_o_MUX_12420_o11)
     LUT6:I5->O            1   0.205   0.000  Mmux_LB_ff[1]_GND_5_o_MUX_12420_o13 (LB_ff[1]_GND_5_o_MUX_12420_o)
     LDPE_1:D                  0.037          LB_ff_1
    ----------------------------------------
    Total                      5.182ns (1.870ns logic, 3.312ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LB_HALL_I[2]_PWR_5_o_MUX_12458_o'
  Total number of paths / destination ports: 79 / 12
-------------------------------------------------------------------------
Offset:              5.493ns (Levels of Logic = 4)
  Source:            LB_HALL_I<1> (PAD)
  Destination:       LB_fff_1 (LATCH)
  Destination Clock: LB_HALL_I[2]_PWR_5_o_MUX_12458_o falling

  Data Path: LB_HALL_I<1> to LB_fff_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            68   1.222   2.011  LB_HALL_I_1_IBUF (LB_HALL_I_1_IBUF)
     LUT5:I0->O            8   0.203   1.031  Mmux_LB_fff[1]_GND_5_o_MUX_12665_o111 (Mmux_LB_fff[1]_GND_5_o_MUX_12665_o11)
     LUT6:I3->O            1   0.205   0.580  Mmux_LB_fff[1]_GND_5_o_MUX_12646_o12 (Mmux_LB_fff[1]_GND_5_o_MUX_12646_o11)
     LUT6:I5->O            1   0.205   0.000  Mmux_LB_fff[1]_GND_5_o_MUX_12646_o13 (LB_fff[1]_GND_5_o_MUX_12646_o)
     LDPE:D                    0.037          LB_fff_1
    ----------------------------------------
    Total                      5.493ns (1.872ns logic, 3.621ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pi_data_out2_16'
  Total number of paths / destination ports: 142 / 24
-------------------------------------------------------------------------
Offset:              5.566ns (Levels of Logic = 3)
  Source:            RB_HALL_I<2> (PAD)
  Destination:       RB_aa_1 (LATCH)
  Destination Clock: pi_data_out2_16 rising

  Data Path: RB_HALL_I<2> to RB_aa_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            70   1.222   2.024  RB_HALL_I_2_IBUF (RB_HALL_I_2_IBUF)
     LUT6:I1->O            1   0.203   0.684  Mmux_RB_HALL_I[2]_PWR_5_o_MUX_12836_o12 (Mmux_RB_HALL_I[2]_PWR_5_o_MUX_12836_o11)
     LUT3:I1->O           12   0.203   0.908  Mmux_RB_HALL_I[2]_PWR_5_o_MUX_12836_o13 (RB_HALL_I[2]_PWR_5_o_MUX_12836_o)
     LDPE_1:GE                 0.322          RB_aa_1
    ----------------------------------------
    Total                      5.566ns (1.950ns logic, 3.616ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RB_HALL_I[2]_PWR_5_o_MUX_13052_o'
  Total number of paths / destination ports: 83 / 12
-------------------------------------------------------------------------
Offset:              5.480ns (Levels of Logic = 4)
  Source:            RB_HALL_I<1> (PAD)
  Destination:       RB_fff_1 (LATCH)
  Destination Clock: RB_HALL_I[2]_PWR_5_o_MUX_13052_o falling

  Data Path: RB_HALL_I<1> to RB_fff_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   1.222   1.998  RB_HALL_I_1_IBUF (RB_HALL_I_1_IBUF)
     LUT5:I0->O            8   0.203   1.031  Mmux_RB_fff[1]_GND_5_o_MUX_13259_o111 (Mmux_RB_fff[1]_GND_5_o_MUX_13259_o11)
     LUT6:I3->O            1   0.205   0.580  Mmux_RB_fff[1]_GND_5_o_MUX_13240_o12 (Mmux_RB_fff[1]_GND_5_o_MUX_13240_o11)
     LUT6:I5->O            1   0.205   0.000  Mmux_RB_fff[1]_GND_5_o_MUX_13240_o13 (RB_fff[1]_GND_5_o_MUX_13240_o)
     LDPE:D                    0.037          RB_fff_1
    ----------------------------------------
    Total                      5.480ns (1.872ns logic, 3.608ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pi_data_out3_8'
  Total number of paths / destination ports: 142 / 24
-------------------------------------------------------------------------
Offset:              5.566ns (Levels of Logic = 3)
  Source:            RF_HALL_I<2> (PAD)
  Destination:       RF_bb_1 (LATCH)
  Destination Clock: pi_data_out3_8 rising

  Data Path: RF_HALL_I<2> to RF_bb_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            70   1.222   2.024  RF_HALL_I_2_IBUF (RF_HALL_I_2_IBUF)
     LUT6:I1->O            1   0.203   0.684  Mmux_RF_HALL_I[2]_PWR_5_o_MUX_13430_o12 (Mmux_RF_HALL_I[2]_PWR_5_o_MUX_13430_o11)
     LUT3:I1->O           12   0.203   0.908  Mmux_RF_HALL_I[2]_PWR_5_o_MUX_13430_o13 (RF_HALL_I[2]_PWR_5_o_MUX_13430_o)
     LDPE_1:GE                 0.322          RF_bb_1
    ----------------------------------------
    Total                      5.566ns (1.950ns logic, 3.616ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF_HALL_I[2]_PWR_5_o_MUX_13646_o'
  Total number of paths / destination ports: 83 / 12
-------------------------------------------------------------------------
Offset:              5.480ns (Levels of Logic = 4)
  Source:            RF_HALL_I<1> (PAD)
  Destination:       RF_fff_1 (LATCH)
  Destination Clock: RF_HALL_I[2]_PWR_5_o_MUX_13646_o falling

  Data Path: RF_HALL_I<1> to RF_fff_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   1.222   1.998  RF_HALL_I_1_IBUF (RF_HALL_I_1_IBUF)
     LUT5:I0->O            8   0.203   1.031  Mmux_RF_fff[1]_GND_5_o_MUX_13853_o111 (Mmux_RF_fff[1]_GND_5_o_MUX_13853_o11)
     LUT6:I3->O            1   0.205   0.580  Mmux_RF_fff[1]_GND_5_o_MUX_13834_o12 (Mmux_RF_fff[1]_GND_5_o_MUX_13834_o11)
     LUT6:I5->O            1   0.205   0.000  Mmux_RF_fff[1]_GND_5_o_MUX_13834_o13 (RF_fff[1]_GND_5_o_MUX_13834_o)
     LDPE:D                    0.037          RF_fff_1
    ----------------------------------------
    Total                      5.480ns (1.872ns logic, 3.608ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LF_direction_LF_HALL_I[2]_MUX_11607_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.366ns (Levels of Logic = 3)
  Source:            LF_HALL_I<2> (PAD)
  Destination:       LF_MOSFET_O_1 (LATCH)
  Destination Clock: LF_direction_LF_HALL_I[2]_MUX_11607_o falling

  Data Path: LF_HALL_I<2> to LF_MOSFET_O_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.222   1.777  LF_HALL_I_2_IBUF (LF_HALL_I_2_IBUF)
     LUT3:I1->O            1   0.203   0.924  Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o2103_SW0 (N691)
     LUT6:I1->O            1   0.203   0.000  Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o2103 (LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11596_o)
     LDC:D                     0.037          LF_MOSFET_O_1
    ----------------------------------------
    Total                      4.366ns (1.665ns logic, 2.701ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LB_direction_LB_HALL_I[2]_MUX_12201_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.340ns (Levels of Logic = 3)
  Source:            LB_HALL_I<2> (PAD)
  Destination:       LB_MOSFET_O_1 (LATCH)
  Destination Clock: LB_direction_LB_HALL_I[2]_MUX_12201_o falling

  Data Path: LB_HALL_I<2> to LB_MOSFET_O_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   1.222   1.751  LB_HALL_I_2_IBUF (LB_HALL_I_2_IBUF)
     LUT3:I1->O            1   0.203   0.924  Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o2103_SW0 (N689)
     LUT6:I1->O            1   0.203   0.000  Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o2103 (LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12190_o)
     LDC:D                     0.037          LB_MOSFET_O_1
    ----------------------------------------
    Total                      4.340ns (1.665ns logic, 2.675ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LF_direction_LF_HALL_I[2]_MUX_11561_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.439ns (Levels of Logic = 3)
  Source:            LF_HALL_I<0> (PAD)
  Destination:       LF_MOSFET_O_3 (LATCH)
  Destination Clock: LF_direction_LF_HALL_I[2]_MUX_11561_o falling

  Data Path: LF_HALL_I<0> to LF_MOSFET_O_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            61   1.222   1.849  LF_HALL_I_0_IBUF (LF_HALL_I_0_IBUF)
     LUT3:I0->O            1   0.205   0.924  Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o253_SW0 (N701)
     LUT6:I1->O            1   0.203   0.000  Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o253 (LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11550_o)
     LDP:D                     0.037          LF_MOSFET_O_3
    ----------------------------------------
    Total                      4.439ns (1.667ns logic, 2.772ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LB_direction_LB_HALL_I[2]_MUX_12155_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.426ns (Levels of Logic = 3)
  Source:            LB_HALL_I<0> (PAD)
  Destination:       LB_MOSFET_O_3 (LATCH)
  Destination Clock: LB_direction_LB_HALL_I[2]_MUX_12155_o falling

  Data Path: LB_HALL_I<0> to LB_MOSFET_O_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            59   1.222   1.835  LB_HALL_I_0_IBUF (LB_HALL_I_0_IBUF)
     LUT3:I0->O            1   0.205   0.924  Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o253_SW0 (N697)
     LUT6:I1->O            1   0.203   0.000  Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o253 (LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12144_o)
     LDP:D                     0.037          LB_MOSFET_O_3
    ----------------------------------------
    Total                      4.426ns (1.667ns logic, 2.759ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RB_direction_RB_HALL_I[2]_MUX_12795_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.373ns (Levels of Logic = 3)
  Source:            RB_HALL_I<2> (PAD)
  Destination:       RB_MOSFET_O_1 (LATCH)
  Destination Clock: RB_direction_RB_HALL_I[2]_MUX_12795_o falling

  Data Path: RB_HALL_I<2> to RB_MOSFET_O_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            70   1.222   1.784  RB_HALL_I_2_IBUF (RB_HALL_I_2_IBUF)
     LUT3:I1->O            1   0.203   0.924  Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o2103_SW0 (N693)
     LUT6:I1->O            1   0.203   0.000  Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o2103 (RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12784_o)
     LDC:D                     0.037          RB_MOSFET_O_1
    ----------------------------------------
    Total                      4.373ns (1.665ns logic, 2.708ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF_direction_RF_HALL_I[2]_MUX_13389_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.373ns (Levels of Logic = 3)
  Source:            RF_HALL_I<2> (PAD)
  Destination:       RF_MOSFET_O_1 (LATCH)
  Destination Clock: RF_direction_RF_HALL_I[2]_MUX_13389_o falling

  Data Path: RF_HALL_I<2> to RF_MOSFET_O_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            70   1.222   1.784  RF_HALL_I_2_IBUF (RF_HALL_I_2_IBUF)
     LUT3:I1->O            1   0.203   0.924  Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o2103_SW0 (N695)
     LUT6:I1->O            1   0.203   0.000  Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o2103 (RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13378_o)
     LDC:D                     0.037          RF_MOSFET_O_1
    ----------------------------------------
    Total                      4.373ns (1.665ns logic, 2.708ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LF_direction_LF_HALL_I[2]_MUX_11630_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.346ns (Levels of Logic = 3)
  Source:            LF_HALL_I<1> (PAD)
  Destination:       LF_MOSFET_O_0 (LATCH)
  Destination Clock: LF_direction_LF_HALL_I[2]_MUX_11630_o falling

  Data Path: LF_HALL_I<1> to LF_MOSFET_O_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   1.222   1.758  LF_HALL_I_1_IBUF (LF_HALL_I_1_IBUF)
     LUT3:I1->O            1   0.203   0.924  Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o2123_SW0 (N675)
     LUT6:I1->O            1   0.203   0.000  Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o2123 (LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11619_o)
     LDC:D                     0.037          LF_MOSFET_O_0
    ----------------------------------------
    Total                      4.346ns (1.665ns logic, 2.681ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RB_direction_RB_HALL_I[2]_MUX_12749_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.433ns (Levels of Logic = 3)
  Source:            RB_HALL_I<0> (PAD)
  Destination:       RB_MOSFET_O_3 (LATCH)
  Destination Clock: RB_direction_RB_HALL_I[2]_MUX_12749_o falling

  Data Path: RB_HALL_I<0> to RB_MOSFET_O_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.842  RB_HALL_I_0_IBUF (RB_HALL_I_0_IBUF)
     LUT3:I0->O            1   0.205   0.924  Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o253_SW0 (N705)
     LUT6:I1->O            1   0.203   0.000  Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o253 (RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12738_o)
     LDP:D                     0.037          RB_MOSFET_O_3
    ----------------------------------------
    Total                      4.433ns (1.667ns logic, 2.766ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF_direction_RF_HALL_I[2]_MUX_13343_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.433ns (Levels of Logic = 3)
  Source:            RF_HALL_I<0> (PAD)
  Destination:       RF_MOSFET_O_3 (LATCH)
  Destination Clock: RF_direction_RF_HALL_I[2]_MUX_13343_o falling

  Data Path: RF_HALL_I<0> to RF_MOSFET_O_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.842  RF_HALL_I_0_IBUF (RF_HALL_I_0_IBUF)
     LUT3:I0->O            1   0.205   0.924  Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o253_SW0 (N709)
     LUT6:I1->O            1   0.203   0.000  Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o253 (RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13332_o)
     LDP:D                     0.037          RF_MOSFET_O_3
    ----------------------------------------
    Total                      4.433ns (1.667ns logic, 2.766ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LF_direction_LF_HALL_I[2]_MUX_11515_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              3.971ns (Levels of Logic = 3)
  Source:            LF_HALL_I<0> (PAD)
  Destination:       LF_MOSFET_O_5 (LATCH)
  Destination Clock: LF_direction_LF_HALL_I[2]_MUX_11515_o falling

  Data Path: LF_HALL_I<0> to LF_MOSFET_O_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            61   1.222   1.725  LF_HALL_I_0_IBUF (LF_HALL_I_0_IBUF)
     LUT6:I4->O            1   0.203   0.580  Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o21 (Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o2)
     LUT6:I5->O            1   0.205   0.000  Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o24 (LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o)
     LDP:D                     0.037          LF_MOSFET_O_5
    ----------------------------------------
    Total                      3.971ns (1.667ns logic, 2.304ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LB_direction_LB_HALL_I[2]_MUX_12109_o'
  Total number of paths / destination ports: 6 / 1
-------------------------------------------------------------------------
Offset:              3.633ns (Levels of Logic = 3)
  Source:            LB_HALL_I<1> (PAD)
  Destination:       LB_MOSFET_O_5 (LATCH)
  Destination Clock: LB_direction_LB_HALL_I[2]_MUX_12109_o falling

  Data Path: LB_HALL_I<1> to LB_MOSFET_O_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            68   1.222   2.031  LB_HALL_I_1_IBUF (LB_HALL_I_1_IBUF)
     LUT6:I0->O            1   0.203   0.000  Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o24_G (N744)
     MUXF7:I1->O           1   0.140   0.000  Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o24 (LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o)
     LDP:D                     0.037          LB_MOSFET_O_5
    ----------------------------------------
    Total                      3.633ns (1.602ns logic, 2.031ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LB_direction_LB_HALL_I[2]_MUX_12132_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              3.998ns (Levels of Logic = 3)
  Source:            LB_HALL_I<2> (PAD)
  Destination:       LB_MOSFET_O_4 (LATCH)
  Destination Clock: LB_direction_LB_HALL_I[2]_MUX_12132_o falling

  Data Path: LB_HALL_I<2> to LB_MOSFET_O_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   1.222   1.751  LB_HALL_I_2_IBUF (LB_HALL_I_2_IBUF)
     LUT6:I4->O            1   0.203   0.580  Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o231 (Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o23)
     LUT6:I5->O            1   0.205   0.000  Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o233 (LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12121_o)
     LDP:D                     0.037          LB_MOSFET_O_4
    ----------------------------------------
    Total                      3.998ns (1.667ns logic, 2.331ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RB_direction_RB_HALL_I[2]_MUX_12703_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.307ns (Levels of Logic = 3)
  Source:            RB_HALL_I<0> (PAD)
  Destination:       RB_MOSFET_O_5 (LATCH)
  Destination Clock: RB_direction_RB_HALL_I[2]_MUX_12703_o falling

  Data Path: RB_HALL_I<0> to RB_MOSFET_O_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.718  RB_HALL_I_0_IBUF (RB_HALL_I_0_IBUF)
     LUT3:I1->O            1   0.203   0.924  Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o24_SW0 (N677)
     LUT6:I1->O            1   0.203   0.000  Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o24 (RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o)
     LDP:D                     0.037          RB_MOSFET_O_5
    ----------------------------------------
    Total                      4.307ns (1.665ns logic, 2.642ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF_direction_RF_HALL_I[2]_MUX_13297_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.307ns (Levels of Logic = 3)
  Source:            RF_HALL_I<0> (PAD)
  Destination:       RF_MOSFET_O_5 (LATCH)
  Destination Clock: RF_direction_RF_HALL_I[2]_MUX_13297_o falling

  Data Path: RF_HALL_I<0> to RF_MOSFET_O_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.718  RF_HALL_I_0_IBUF (RF_HALL_I_0_IBUF)
     LUT3:I1->O            1   0.203   0.924  Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o24_SW0 (N683)
     LUT6:I1->O            1   0.203   0.000  Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o24 (RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o)
     LDP:D                     0.037          RF_MOSFET_O_5
    ----------------------------------------
    Total                      4.307ns (1.665ns logic, 2.642ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LF_direction_LF_HALL_I[2]_MUX_11584_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.366ns (Levels of Logic = 3)
  Source:            LF_HALL_I<2> (PAD)
  Destination:       LF_MOSFET_O_2 (LATCH)
  Destination Clock: LF_direction_LF_HALL_I[2]_MUX_11584_o falling

  Data Path: LF_HALL_I<2> to LF_MOSFET_O_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.222   1.777  LF_HALL_I_2_IBUF (LF_HALL_I_2_IBUF)
     LUT3:I1->O            1   0.203   0.924  Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o273_SW0 (N703)
     LUT6:I1->O            1   0.203   0.000  Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o273 (LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11573_o)
     LDC:D                     0.037          LF_MOSFET_O_2
    ----------------------------------------
    Total                      4.366ns (1.665ns logic, 2.701ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LB_direction_LB_HALL_I[2]_MUX_12178_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.340ns (Levels of Logic = 3)
  Source:            LB_HALL_I<2> (PAD)
  Destination:       LB_MOSFET_O_2 (LATCH)
  Destination Clock: LB_direction_LB_HALL_I[2]_MUX_12178_o falling

  Data Path: LB_HALL_I<2> to LB_MOSFET_O_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   1.222   1.751  LB_HALL_I_2_IBUF (LB_HALL_I_2_IBUF)
     LUT3:I1->O            1   0.203   0.924  Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o273_SW0 (N699)
     LUT6:I1->O            1   0.203   0.000  Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o273 (LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12167_o)
     LDC:D                     0.037          LB_MOSFET_O_2
    ----------------------------------------
    Total                      4.340ns (1.665ns logic, 2.675ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RB_direction_RB_HALL_I[2]_MUX_12726_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.373ns (Levels of Logic = 3)
  Source:            RB_HALL_I<2> (PAD)
  Destination:       RB_MOSFET_O_4 (LATCH)
  Destination Clock: RB_direction_RB_HALL_I[2]_MUX_12726_o falling

  Data Path: RB_HALL_I<2> to RB_MOSFET_O_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            70   1.222   1.784  RB_HALL_I_2_IBUF (RB_HALL_I_2_IBUF)
     LUT3:I1->O            1   0.203   0.924  Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o233_SW0 (N681)
     LUT6:I1->O            1   0.203   0.000  Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o233 (RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12715_o)
     LDP:D                     0.037          RB_MOSFET_O_4
    ----------------------------------------
    Total                      4.373ns (1.665ns logic, 2.708ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF_direction_RF_HALL_I[2]_MUX_13320_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.373ns (Levels of Logic = 3)
  Source:            RF_HALL_I<2> (PAD)
  Destination:       RF_MOSFET_O_4 (LATCH)
  Destination Clock: RF_direction_RF_HALL_I[2]_MUX_13320_o falling

  Data Path: RF_HALL_I<2> to RF_MOSFET_O_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            70   1.222   1.784  RF_HALL_I_2_IBUF (RF_HALL_I_2_IBUF)
     LUT3:I1->O            1   0.203   0.924  Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o233_SW0 (N687)
     LUT6:I1->O            1   0.203   0.000  Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o233 (RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13309_o)
     LDP:D                     0.037          RF_MOSFET_O_4
    ----------------------------------------
    Total                      4.373ns (1.665ns logic, 2.708ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LF_direction_LF_HALL_I[2]_MUX_11538_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.024ns (Levels of Logic = 3)
  Source:            LF_HALL_I<2> (PAD)
  Destination:       LF_MOSFET_O_4 (LATCH)
  Destination Clock: LF_direction_LF_HALL_I[2]_MUX_11538_o falling

  Data Path: LF_HALL_I<2> to LF_MOSFET_O_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.222   1.777  LF_HALL_I_2_IBUF (LF_HALL_I_2_IBUF)
     LUT6:I4->O            1   0.203   0.580  Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o231 (Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o23)
     LUT6:I5->O            1   0.205   0.000  Mmux_LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11504_o233 (LF_MOSFET_O[5]_LF_MOSFET_O[5]_MUX_11527_o)
     LDP:D                     0.037          LF_MOSFET_O_4
    ----------------------------------------
    Total                      4.024ns (1.667ns logic, 2.357ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LB_direction_LB_HALL_I[2]_MUX_12224_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.360ns (Levels of Logic = 3)
  Source:            LB_HALL_I<1> (PAD)
  Destination:       LB_MOSFET_O_0 (LATCH)
  Destination Clock: LB_direction_LB_HALL_I[2]_MUX_12224_o falling

  Data Path: LB_HALL_I<1> to LB_MOSFET_O_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            68   1.222   1.771  LB_HALL_I_1_IBUF (LB_HALL_I_1_IBUF)
     LUT3:I1->O            1   0.203   0.924  Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o2123_SW0 (N673)
     LUT6:I1->O            1   0.203   0.000  Mmux_LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12098_o2123 (LB_MOSFET_O[5]_LB_MOSFET_O[5]_MUX_12213_o)
     LDC:D                     0.037          LB_MOSFET_O_0
    ----------------------------------------
    Total                      4.360ns (1.665ns logic, 2.695ns route)
                                       (38.2% logic, 61.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RB_direction_RB_HALL_I[2]_MUX_12772_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.373ns (Levels of Logic = 3)
  Source:            RB_HALL_I<2> (PAD)
  Destination:       RB_MOSFET_O_2 (LATCH)
  Destination Clock: RB_direction_RB_HALL_I[2]_MUX_12772_o falling

  Data Path: RB_HALL_I<2> to RB_MOSFET_O_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            70   1.222   1.784  RB_HALL_I_2_IBUF (RB_HALL_I_2_IBUF)
     LUT3:I1->O            1   0.203   0.924  Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o273_SW0 (N707)
     LUT6:I1->O            1   0.203   0.000  Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o273 (RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12761_o)
     LDC:D                     0.037          RB_MOSFET_O_2
    ----------------------------------------
    Total                      4.373ns (1.665ns logic, 2.708ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF_direction_RF_HALL_I[2]_MUX_13366_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.373ns (Levels of Logic = 3)
  Source:            RF_HALL_I<2> (PAD)
  Destination:       RF_MOSFET_O_2 (LATCH)
  Destination Clock: RF_direction_RF_HALL_I[2]_MUX_13366_o falling

  Data Path: RF_HALL_I<2> to RF_MOSFET_O_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            70   1.222   1.784  RF_HALL_I_2_IBUF (RF_HALL_I_2_IBUF)
     LUT3:I1->O            1   0.203   0.924  Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o273_SW0 (N711)
     LUT6:I1->O            1   0.203   0.000  Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o273 (RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13355_o)
     LDC:D                     0.037          RF_MOSFET_O_2
    ----------------------------------------
    Total                      4.373ns (1.665ns logic, 2.708ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RB_direction_RB_HALL_I[2]_MUX_12818_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.346ns (Levels of Logic = 3)
  Source:            RB_HALL_I<1> (PAD)
  Destination:       RB_MOSFET_O_0 (LATCH)
  Destination Clock: RB_direction_RB_HALL_I[2]_MUX_12818_o falling

  Data Path: RB_HALL_I<1> to RB_MOSFET_O_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   1.222   1.758  RB_HALL_I_1_IBUF (RB_HALL_I_1_IBUF)
     LUT3:I1->O            1   0.203   0.924  Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o2123_SW0 (N679)
     LUT6:I1->O            1   0.203   0.000  Mmux_RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12692_o2123 (RB_MOSFET_O[5]_RB_MOSFET_O[5]_MUX_12807_o)
     LDC:D                     0.037          RB_MOSFET_O_0
    ----------------------------------------
    Total                      4.346ns (1.665ns logic, 2.681ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF_direction_RF_HALL_I[2]_MUX_13412_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.346ns (Levels of Logic = 3)
  Source:            RF_HALL_I<1> (PAD)
  Destination:       RF_MOSFET_O_0 (LATCH)
  Destination Clock: RF_direction_RF_HALL_I[2]_MUX_13412_o falling

  Data Path: RF_HALL_I<1> to RF_MOSFET_O_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   1.222   1.758  RF_HALL_I_1_IBUF (RF_HALL_I_1_IBUF)
     LUT3:I1->O            1   0.203   0.924  Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o2123_SW0 (N685)
     LUT6:I1->O            1   0.203   0.000  Mmux_RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13286_o2123 (RF_MOSFET_O[5]_RF_MOSFET_O[5]_MUX_13401_o)
     LDC:D                     0.037          RF_MOSFET_O_0
    ----------------------------------------
    Total                      4.346ns (1.665ns logic, 2.681ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LF_direction_LF_HALL_I[2]_MUX_11515_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            LF_MOSFET_O_5 (LATCH)
  Destination:       LF_MOSFET_O<5> (PAD)
  Source Clock:      LF_direction_LF_HALL_I[2]_MUX_11515_o falling

  Data Path: LF_MOSFET_O_5 to LF_MOSFET_O<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.616  LF_MOSFET_O_5 (LF_MOSFET_O_5)
     OBUF:I->O                 2.571          LF_MOSFET_O_5_OBUF (LF_MOSFET_O<5>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LF_direction_LF_HALL_I[2]_MUX_11538_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            LF_MOSFET_O_4 (LATCH)
  Destination:       LF_MOSFET_O<4> (PAD)
  Source Clock:      LF_direction_LF_HALL_I[2]_MUX_11538_o falling

  Data Path: LF_MOSFET_O_4 to LF_MOSFET_O<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.616  LF_MOSFET_O_4 (LF_MOSFET_O_4)
     OBUF:I->O                 2.571          LF_MOSFET_O_4_OBUF (LF_MOSFET_O<4>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LF_direction_LF_HALL_I[2]_MUX_11561_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            LF_MOSFET_O_3 (LATCH)
  Destination:       LF_MOSFET_O<3> (PAD)
  Source Clock:      LF_direction_LF_HALL_I[2]_MUX_11561_o falling

  Data Path: LF_MOSFET_O_3 to LF_MOSFET_O<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.616  LF_MOSFET_O_3 (LF_MOSFET_O_3)
     OBUF:I->O                 2.571          LF_MOSFET_O_3_OBUF (LF_MOSFET_O<3>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LF_direction_LF_HALL_I[2]_MUX_11584_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            LF_MOSFET_O_2 (LATCH)
  Destination:       LF_MOSFET_O<2> (PAD)
  Source Clock:      LF_direction_LF_HALL_I[2]_MUX_11584_o falling

  Data Path: LF_MOSFET_O_2 to LF_MOSFET_O<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.616  LF_MOSFET_O_2 (LF_MOSFET_O_2)
     OBUF:I->O                 2.571          LF_MOSFET_O_2_OBUF (LF_MOSFET_O<2>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LF_direction_LF_HALL_I[2]_MUX_11607_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            LF_MOSFET_O_1 (LATCH)
  Destination:       LF_MOSFET_O<1> (PAD)
  Source Clock:      LF_direction_LF_HALL_I[2]_MUX_11607_o falling

  Data Path: LF_MOSFET_O_1 to LF_MOSFET_O<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.616  LF_MOSFET_O_1 (LF_MOSFET_O_1)
     OBUF:I->O                 2.571          LF_MOSFET_O_1_OBUF (LF_MOSFET_O<1>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LF_direction_LF_HALL_I[2]_MUX_11630_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            LF_MOSFET_O_0 (LATCH)
  Destination:       LF_MOSFET_O<0> (PAD)
  Source Clock:      LF_direction_LF_HALL_I[2]_MUX_11630_o falling

  Data Path: LF_MOSFET_O_0 to LF_MOSFET_O<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.616  LF_MOSFET_O_0 (LF_MOSFET_O_0)
     OBUF:I->O                 2.571          LF_MOSFET_O_0_OBUF (LF_MOSFET_O<0>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LB_direction_LB_HALL_I[2]_MUX_12109_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.719ns (Levels of Logic = 1)
  Source:            LB_MOSFET_O_5 (LATCH)
  Destination:       LB_MOSFET_O<5> (PAD)
  Source Clock:      LB_direction_LB_HALL_I[2]_MUX_12109_o falling

  Data Path: LB_MOSFET_O_5 to LB_MOSFET_O<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              3   0.498   0.650  LB_MOSFET_O_5 (LB_MOSFET_O_5)
     OBUF:I->O                 2.571          LB_MOSFET_O_5_OBUF (LB_MOSFET_O<5>)
    ----------------------------------------
    Total                      3.719ns (3.069ns logic, 0.650ns route)
                                       (82.5% logic, 17.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LB_direction_LB_HALL_I[2]_MUX_12132_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            LB_MOSFET_O_4 (LATCH)
  Destination:       LB_MOSFET_O<4> (PAD)
  Source Clock:      LB_direction_LB_HALL_I[2]_MUX_12132_o falling

  Data Path: LB_MOSFET_O_4 to LB_MOSFET_O<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.616  LB_MOSFET_O_4 (LB_MOSFET_O_4)
     OBUF:I->O                 2.571          LB_MOSFET_O_4_OBUF (LB_MOSFET_O<4>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LB_direction_LB_HALL_I[2]_MUX_12155_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            LB_MOSFET_O_3 (LATCH)
  Destination:       LB_MOSFET_O<3> (PAD)
  Source Clock:      LB_direction_LB_HALL_I[2]_MUX_12155_o falling

  Data Path: LB_MOSFET_O_3 to LB_MOSFET_O<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.616  LB_MOSFET_O_3 (LB_MOSFET_O_3)
     OBUF:I->O                 2.571          LB_MOSFET_O_3_OBUF (LB_MOSFET_O<3>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LB_direction_LB_HALL_I[2]_MUX_12178_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            LB_MOSFET_O_2 (LATCH)
  Destination:       LB_MOSFET_O<2> (PAD)
  Source Clock:      LB_direction_LB_HALL_I[2]_MUX_12178_o falling

  Data Path: LB_MOSFET_O_2 to LB_MOSFET_O<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.616  LB_MOSFET_O_2 (LB_MOSFET_O_2)
     OBUF:I->O                 2.571          LB_MOSFET_O_2_OBUF (LB_MOSFET_O<2>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LB_direction_LB_HALL_I[2]_MUX_12201_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            LB_MOSFET_O_1 (LATCH)
  Destination:       LB_MOSFET_O<1> (PAD)
  Source Clock:      LB_direction_LB_HALL_I[2]_MUX_12201_o falling

  Data Path: LB_MOSFET_O_1 to LB_MOSFET_O<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.616  LB_MOSFET_O_1 (LB_MOSFET_O_1)
     OBUF:I->O                 2.571          LB_MOSFET_O_1_OBUF (LB_MOSFET_O<1>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LB_direction_LB_HALL_I[2]_MUX_12224_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            LB_MOSFET_O_0 (LATCH)
  Destination:       LB_MOSFET_O<0> (PAD)
  Source Clock:      LB_direction_LB_HALL_I[2]_MUX_12224_o falling

  Data Path: LB_MOSFET_O_0 to LB_MOSFET_O<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.616  LB_MOSFET_O_0 (LB_MOSFET_O_0)
     OBUF:I->O                 2.571          LB_MOSFET_O_0_OBUF (LB_MOSFET_O<0>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RB_direction_RB_HALL_I[2]_MUX_12703_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            RB_MOSFET_O_5 (LATCH)
  Destination:       RB_MOSFET_O<5> (PAD)
  Source Clock:      RB_direction_RB_HALL_I[2]_MUX_12703_o falling

  Data Path: RB_MOSFET_O_5 to RB_MOSFET_O<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.616  RB_MOSFET_O_5 (RB_MOSFET_O_5)
     OBUF:I->O                 2.571          RB_MOSFET_O_5_OBUF (RB_MOSFET_O<5>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RB_direction_RB_HALL_I[2]_MUX_12726_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            RB_MOSFET_O_4 (LATCH)
  Destination:       RB_MOSFET_O<4> (PAD)
  Source Clock:      RB_direction_RB_HALL_I[2]_MUX_12726_o falling

  Data Path: RB_MOSFET_O_4 to RB_MOSFET_O<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.616  RB_MOSFET_O_4 (RB_MOSFET_O_4)
     OBUF:I->O                 2.571          RB_MOSFET_O_4_OBUF (RB_MOSFET_O<4>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RB_direction_RB_HALL_I[2]_MUX_12749_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            RB_MOSFET_O_3 (LATCH)
  Destination:       RB_MOSFET_O<3> (PAD)
  Source Clock:      RB_direction_RB_HALL_I[2]_MUX_12749_o falling

  Data Path: RB_MOSFET_O_3 to RB_MOSFET_O<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.616  RB_MOSFET_O_3 (RB_MOSFET_O_3)
     OBUF:I->O                 2.571          RB_MOSFET_O_3_OBUF (RB_MOSFET_O<3>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RB_direction_RB_HALL_I[2]_MUX_12772_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            RB_MOSFET_O_2 (LATCH)
  Destination:       RB_MOSFET_O<2> (PAD)
  Source Clock:      RB_direction_RB_HALL_I[2]_MUX_12772_o falling

  Data Path: RB_MOSFET_O_2 to RB_MOSFET_O<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.616  RB_MOSFET_O_2 (RB_MOSFET_O_2)
     OBUF:I->O                 2.571          RB_MOSFET_O_2_OBUF (RB_MOSFET_O<2>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RB_direction_RB_HALL_I[2]_MUX_12795_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            RB_MOSFET_O_1 (LATCH)
  Destination:       RB_MOSFET_O<1> (PAD)
  Source Clock:      RB_direction_RB_HALL_I[2]_MUX_12795_o falling

  Data Path: RB_MOSFET_O_1 to RB_MOSFET_O<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.616  RB_MOSFET_O_1 (RB_MOSFET_O_1)
     OBUF:I->O                 2.571          RB_MOSFET_O_1_OBUF (RB_MOSFET_O<1>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RB_direction_RB_HALL_I[2]_MUX_12818_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            RB_MOSFET_O_0 (LATCH)
  Destination:       RB_MOSFET_O<0> (PAD)
  Source Clock:      RB_direction_RB_HALL_I[2]_MUX_12818_o falling

  Data Path: RB_MOSFET_O_0 to RB_MOSFET_O<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.616  RB_MOSFET_O_0 (RB_MOSFET_O_0)
     OBUF:I->O                 2.571          RB_MOSFET_O_0_OBUF (RB_MOSFET_O<0>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RF_direction_RF_HALL_I[2]_MUX_13297_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            RF_MOSFET_O_5 (LATCH)
  Destination:       RF_MOSFET_O<5> (PAD)
  Source Clock:      RF_direction_RF_HALL_I[2]_MUX_13297_o falling

  Data Path: RF_MOSFET_O_5 to RF_MOSFET_O<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.616  RF_MOSFET_O_5 (RF_MOSFET_O_5)
     OBUF:I->O                 2.571          RF_MOSFET_O_5_OBUF (RF_MOSFET_O<5>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RF_direction_RF_HALL_I[2]_MUX_13320_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            RF_MOSFET_O_4 (LATCH)
  Destination:       RF_MOSFET_O<4> (PAD)
  Source Clock:      RF_direction_RF_HALL_I[2]_MUX_13320_o falling

  Data Path: RF_MOSFET_O_4 to RF_MOSFET_O<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.616  RF_MOSFET_O_4 (RF_MOSFET_O_4)
     OBUF:I->O                 2.571          RF_MOSFET_O_4_OBUF (RF_MOSFET_O<4>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RF_direction_RF_HALL_I[2]_MUX_13343_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            RF_MOSFET_O_3 (LATCH)
  Destination:       RF_MOSFET_O<3> (PAD)
  Source Clock:      RF_direction_RF_HALL_I[2]_MUX_13343_o falling

  Data Path: RF_MOSFET_O_3 to RF_MOSFET_O<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.616  RF_MOSFET_O_3 (RF_MOSFET_O_3)
     OBUF:I->O                 2.571          RF_MOSFET_O_3_OBUF (RF_MOSFET_O<3>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RF_direction_RF_HALL_I[2]_MUX_13366_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            RF_MOSFET_O_2 (LATCH)
  Destination:       RF_MOSFET_O<2> (PAD)
  Source Clock:      RF_direction_RF_HALL_I[2]_MUX_13366_o falling

  Data Path: RF_MOSFET_O_2 to RF_MOSFET_O<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.616  RF_MOSFET_O_2 (RF_MOSFET_O_2)
     OBUF:I->O                 2.571          RF_MOSFET_O_2_OBUF (RF_MOSFET_O<2>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RF_direction_RF_HALL_I[2]_MUX_13389_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            RF_MOSFET_O_1 (LATCH)
  Destination:       RF_MOSFET_O<1> (PAD)
  Source Clock:      RF_direction_RF_HALL_I[2]_MUX_13389_o falling

  Data Path: RF_MOSFET_O_1 to RF_MOSFET_O<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.616  RF_MOSFET_O_1 (RF_MOSFET_O_1)
     OBUF:I->O                 2.571          RF_MOSFET_O_1_OBUF (RF_MOSFET_O<1>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RF_direction_RF_HALL_I[2]_MUX_13412_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            RF_MOSFET_O_0 (LATCH)
  Destination:       RF_MOSFET_O<0> (PAD)
  Source Clock:      RF_direction_RF_HALL_I[2]_MUX_13412_o falling

  Data Path: RF_MOSFET_O_0 to RF_MOSFET_O<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.616  RF_MOSFET_O_0 (RF_MOSFET_O_0)
     OBUF:I->O                 2.571          RF_MOSFET_O_0_OBUF (RF_MOSFET_O<0>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'main_clk'
  Total number of paths / destination ports: 9 / 6
-------------------------------------------------------------------------
Offset:              5.350ns (Levels of Logic = 2)
  Source:            charge_ok (FF)
  Destination:       LED2 (PAD)
  Source Clock:      main_clk rising

  Data Path: charge_ok to LED2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             50   0.447   1.547  charge_ok (charge_ok)
     INV:I->O              1   0.206   0.579  LED21_INV_0 (LED2_OBUF)
     OBUF:I->O                 2.571          LED2_OBUF (LED2)
    ----------------------------------------
    Total                      5.350ns (3.224ns logic, 2.126ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pwm_clk'
  Total number of paths / destination ports: 7 / 1
-------------------------------------------------------------------------
Offset:              5.668ns (Levels of Logic = 3)
  Source:            sb_pwm_data_6 (FF)
  Destination:       sb (PAD)
  Source Clock:      pwm_clk rising

  Data Path: sb_pwm_data_6 to sb
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.721  sb_pwm_data_6 (sb_pwm_data_6)
     LUT2:I0->O            1   0.203   0.944  sb1_SW0 (N233)
     LUT6:I0->O            1   0.203   0.579  sb1 (sb_OBUF)
     OBUF:I->O                 2.571          sb_OBUF (sb)
    ----------------------------------------
    Total                      5.668ns (3.424ns logic, 2.244ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_counter_4'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.706ns (Levels of Logic = 2)
  Source:            nRFConectionErr (FF)
  Destination:       Buzzer (PAD)
  Source Clock:      clk_counter_4 rising

  Data Path: nRFConectionErr to Buzzer
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.447   0.907  nRFConectionErr (nRFConectionErr)
     LUT6:I4->O            1   0.203   0.579  Mmux_Buzzer1 (Buzzer_OBUF)
     OBUF:I->O                 2.571          Buzzer_OBUF (Buzzer)
    ----------------------------------------
    Total                      4.706ns (3.221ns logic, 1.485ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Delay:               6.880ns (Levels of Logic = 4)
  Source:            Robot_ID<3> (PAD)
  Destination:       Buzzer (PAD)

  Data Path: Robot_ID<3> to Buzzer
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.275  Robot_ID_3_IBUF (Robot_ID_3_IBUF)
     LUT4:I0->O            1   0.203   0.827  Mmux_Buzzer1_SW0 (N493)
     LUT6:I2->O            1   0.203   0.579  Mmux_Buzzer1 (Buzzer_OBUF)
     OBUF:I->O                 2.571          Buzzer_OBUF (Buzzer)
    ----------------------------------------
    Total                      6.880ns (4.199ns logic, 2.681ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock LB_HALL_I[2]_PWR_5_o_MUX_12458_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
LB_HALL_I[2]_PWR_5_o_MUX_12458_o|         |         |    4.484|         |
main_clk                        |         |         |    4.346|         |
period                          |         |         |    2.288|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock LB_direction_LB_HALL_I[2]_MUX_12109_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
LB_HALL_I[2]_PWR_5_o_MUX_12458_o     |         |         |    2.933|         |
LB_direction_LB_HALL_I[2]_MUX_12109_o|         |         |    1.531|         |
main_clk                             |         |         |    4.346|         |
period                               |         |         |    5.785|         |
pi_data_out1_8                       |         |         |    2.798|         |
pwm_clk                              |         |         |    3.791|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock LB_direction_LB_HALL_I[2]_MUX_12132_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
LB_HALL_I[2]_PWR_5_o_MUX_12458_o     |         |         |    3.473|         |
LB_direction_LB_HALL_I[2]_MUX_12132_o|         |         |    2.504|         |
main_clk                             |         |         |    4.346|         |
period                               |         |         |    6.429|         |
pi_data_out1_8                       |         |         |    3.636|         |
pwm_clk                              |         |         |    4.436|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock LB_direction_LB_HALL_I[2]_MUX_12155_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
LB_HALL_I[2]_PWR_5_o_MUX_12458_o     |         |         |    3.377|         |
LB_direction_LB_HALL_I[2]_MUX_12155_o|         |         |    2.244|         |
main_clk                             |         |         |    4.346|         |
period                               |         |         |    6.526|         |
pi_data_out1_8                       |         |         |    3.573|         |
pwm_clk                              |         |         |    4.533|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock LB_direction_LB_HALL_I[2]_MUX_12178_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
LB_HALL_I[2]_PWR_5_o_MUX_12458_o     |         |         |    3.134|         |
LB_direction_LB_HALL_I[2]_MUX_12178_o|         |         |    2.244|         |
main_clk                             |         |         |    4.346|         |
period                               |         |         |    6.754|         |
pi_data_out1_8                       |         |         |    3.345|         |
pwm_clk                              |         |         |    4.761|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock LB_direction_LB_HALL_I[2]_MUX_12201_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
LB_HALL_I[2]_PWR_5_o_MUX_12458_o     |         |         |    3.578|         |
LB_direction_LB_HALL_I[2]_MUX_12201_o|         |         |    2.504|         |
main_clk                             |         |         |    4.346|         |
period                               |         |         |    6.754|         |
pi_data_out1_8                       |         |         |    3.481|         |
pwm_clk                              |         |         |    4.761|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock LB_direction_LB_HALL_I[2]_MUX_12224_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
LB_HALL_I[2]_PWR_5_o_MUX_12458_o     |         |         |    3.488|         |
LB_direction_LB_HALL_I[2]_MUX_12224_o|         |         |    2.504|         |
main_clk                             |         |         |    4.346|         |
period                               |         |         |    6.754|         |
pi_data_out1_8                       |         |         |    3.539|         |
pwm_clk                              |         |         |    4.761|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock LF_HALL_I[2]_PWR_5_o_MUX_11864_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
LF_HALL_I[2]_PWR_5_o_MUX_11864_o|         |         |    4.483|         |
main_clk                        |         |         |    4.346|         |
period                          |         |         |    2.288|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock LF_direction_LF_HALL_I[2]_MUX_11515_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
LF_HALL_I[2]_PWR_5_o_MUX_11864_o     |         |         |    3.595|         |
LF_direction_LF_HALL_I[2]_MUX_11515_o|         |         |    2.504|         |
main_clk                             |         |         |    4.346|         |
period                               |         |         |    6.441|         |
pi_data_out0_8                       |         |         |    3.607|         |
pwm_clk                              |         |         |    4.448|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock LF_direction_LF_HALL_I[2]_MUX_11538_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
LF_HALL_I[2]_PWR_5_o_MUX_11864_o     |         |         |    3.475|         |
LF_direction_LF_HALL_I[2]_MUX_11538_o|         |         |    2.504|         |
main_clk                             |         |         |    4.346|         |
period                               |         |         |    6.441|         |
pi_data_out0_8                       |         |         |    3.663|         |
pwm_clk                              |         |         |    4.448|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock LF_direction_LF_HALL_I[2]_MUX_11561_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
LF_HALL_I[2]_PWR_5_o_MUX_11864_o     |         |         |    3.377|         |
LF_direction_LF_HALL_I[2]_MUX_11561_o|         |         |    2.244|         |
main_clk                             |         |         |    4.346|         |
period                               |         |         |    6.501|         |
pi_data_out0_8                       |         |         |    3.578|         |
pwm_clk                              |         |         |    4.507|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock LF_direction_LF_HALL_I[2]_MUX_11584_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
LF_HALL_I[2]_PWR_5_o_MUX_11864_o     |         |         |    3.134|         |
LF_direction_LF_HALL_I[2]_MUX_11584_o|         |         |    2.244|         |
main_clk                             |         |         |    4.346|         |
period                               |         |         |    6.729|         |
pi_data_out0_8                       |         |         |    3.345|         |
pwm_clk                              |         |         |    4.735|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock LF_direction_LF_HALL_I[2]_MUX_11607_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
LF_HALL_I[2]_PWR_5_o_MUX_11864_o     |         |         |    3.577|         |
LF_direction_LF_HALL_I[2]_MUX_11607_o|         |         |    2.504|         |
main_clk                             |         |         |    4.346|         |
period                               |         |         |    6.729|         |
pi_data_out0_8                       |         |         |    3.481|         |
pwm_clk                              |         |         |    4.735|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock LF_direction_LF_HALL_I[2]_MUX_11630_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
LF_HALL_I[2]_PWR_5_o_MUX_11864_o     |         |         |    3.458|         |
LF_direction_LF_HALL_I[2]_MUX_11630_o|         |         |    2.504|         |
main_clk                             |         |         |    4.346|         |
period                               |         |         |    6.729|         |
pi_data_out0_8                       |         |         |    3.566|         |
pwm_clk                              |         |         |    4.735|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RB_HALL_I[2]_PWR_5_o_MUX_13052_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
RB_HALL_I[2]_PWR_5_o_MUX_13052_o|         |         |    4.483|         |
main_clk                        |         |         |    4.358|         |
period                          |         |         |    2.362|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RB_direction_RB_HALL_I[2]_MUX_12703_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
RB_HALL_I[2]_PWR_5_o_MUX_13052_o     |         |         |    3.595|         |
RB_direction_RB_HALL_I[2]_MUX_12703_o|         |         |    2.504|         |
main_clk                             |         |         |    4.358|         |
period                               |         |         |    6.886|         |
pi_data_out2_16                      |         |         |    3.607|         |
pwm_clk                              |         |         |    4.761|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RB_direction_RB_HALL_I[2]_MUX_12726_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
RB_HALL_I[2]_PWR_5_o_MUX_13052_o     |         |         |    3.475|         |
RB_direction_RB_HALL_I[2]_MUX_12726_o|         |         |    2.504|         |
main_clk                             |         |         |    4.358|         |
period                               |         |         |    6.886|         |
pi_data_out2_16                      |         |         |    3.663|         |
pwm_clk                              |         |         |    4.761|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RB_direction_RB_HALL_I[2]_MUX_12749_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
RB_HALL_I[2]_PWR_5_o_MUX_13052_o     |         |         |    3.377|         |
RB_direction_RB_HALL_I[2]_MUX_12749_o|         |         |    2.244|         |
main_clk                             |         |         |    4.358|         |
period                               |         |         |    6.658|         |
pi_data_out2_16                      |         |         |    3.578|         |
pwm_clk                              |         |         |    4.533|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RB_direction_RB_HALL_I[2]_MUX_12772_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
RB_HALL_I[2]_PWR_5_o_MUX_13052_o     |         |         |    3.134|         |
RB_direction_RB_HALL_I[2]_MUX_12772_o|         |         |    2.244|         |
main_clk                             |         |         |    4.358|         |
period                               |         |         |    6.886|         |
pi_data_out2_16                      |         |         |    3.345|         |
pwm_clk                              |         |         |    4.761|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RB_direction_RB_HALL_I[2]_MUX_12795_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
RB_HALL_I[2]_PWR_5_o_MUX_13052_o     |         |         |    3.577|         |
RB_direction_RB_HALL_I[2]_MUX_12795_o|         |         |    2.504|         |
main_clk                             |         |         |    4.358|         |
period                               |         |         |    6.886|         |
pi_data_out2_16                      |         |         |    3.481|         |
pwm_clk                              |         |         |    4.761|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RB_direction_RB_HALL_I[2]_MUX_12818_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
RB_HALL_I[2]_PWR_5_o_MUX_13052_o     |         |         |    3.458|         |
RB_direction_RB_HALL_I[2]_MUX_12818_o|         |         |    2.504|         |
main_clk                             |         |         |    4.358|         |
period                               |         |         |    6.886|         |
pi_data_out2_16                      |         |         |    3.566|         |
pwm_clk                              |         |         |    4.761|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RF_HALL_I[2]_PWR_5_o_MUX_13646_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
RF_HALL_I[2]_PWR_5_o_MUX_13646_o|         |         |    4.483|         |
main_clk                        |         |         |    4.312|         |
period                          |         |         |    2.302|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RF_direction_RF_HALL_I[2]_MUX_13297_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
RF_HALL_I[2]_PWR_5_o_MUX_13646_o     |         |         |    3.595|         |
RF_direction_RF_HALL_I[2]_MUX_13297_o|         |         |    2.504|         |
main_clk                             |         |         |    4.312|         |
period                               |         |         |    6.769|         |
pi_data_out3_8                       |         |         |    3.607|         |
pwm_clk                              |         |         |    4.761|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RF_direction_RF_HALL_I[2]_MUX_13320_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
RF_HALL_I[2]_PWR_5_o_MUX_13646_o     |         |         |    3.475|         |
RF_direction_RF_HALL_I[2]_MUX_13320_o|         |         |    2.504|         |
main_clk                             |         |         |    4.312|         |
period                               |         |         |    6.769|         |
pi_data_out3_8                       |         |         |    3.663|         |
pwm_clk                              |         |         |    4.761|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RF_direction_RF_HALL_I[2]_MUX_13343_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
RF_HALL_I[2]_PWR_5_o_MUX_13646_o     |         |         |    3.377|         |
RF_direction_RF_HALL_I[2]_MUX_13343_o|         |         |    2.244|         |
main_clk                             |         |         |    4.312|         |
period                               |         |         |    6.541|         |
pi_data_out3_8                       |         |         |    3.578|         |
pwm_clk                              |         |         |    4.533|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RF_direction_RF_HALL_I[2]_MUX_13366_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
RF_HALL_I[2]_PWR_5_o_MUX_13646_o     |         |         |    3.134|         |
RF_direction_RF_HALL_I[2]_MUX_13366_o|         |         |    2.244|         |
main_clk                             |         |         |    4.312|         |
period                               |         |         |    6.769|         |
pi_data_out3_8                       |         |         |    3.345|         |
pwm_clk                              |         |         |    4.761|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RF_direction_RF_HALL_I[2]_MUX_13389_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
RF_HALL_I[2]_PWR_5_o_MUX_13646_o     |         |         |    3.577|         |
RF_direction_RF_HALL_I[2]_MUX_13389_o|         |         |    2.504|         |
main_clk                             |         |         |    4.312|         |
period                               |         |         |    6.769|         |
pi_data_out3_8                       |         |         |    3.481|         |
pwm_clk                              |         |         |    4.761|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RF_direction_RF_HALL_I[2]_MUX_13412_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
RF_HALL_I[2]_PWR_5_o_MUX_13646_o     |         |         |    3.458|         |
RF_direction_RF_HALL_I[2]_MUX_13412_o|         |         |    2.504|         |
main_clk                             |         |         |    4.312|         |
period                               |         |         |    6.769|         |
pi_data_out3_8                       |         |         |    3.566|         |
pwm_clk                              |         |         |    4.761|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_counter_4
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk_counter_4                  |   10.316|         |   12.424|         |
l[9]_nRFConectionErr_AND_1782_o|         |    7.113|   13.118|         |
main_clk                       |    2.933|         |    6.498|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkf01_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_counter_4  |    8.036|         |         |         |
clkf01_0       |    2.395|         |    1.939|         |
main_clk       |    3.687|         |    2.768|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkf11_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_counter_4  |    8.036|         |         |         |
clkf11_0       |    2.395|         |    1.939|         |
main_clk       |    3.687|         |    2.768|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkf21_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_counter_4  |    5.773|         |         |         |
clkf21_0       |    2.395|         |    1.939|         |
main_clk       |    3.687|         |    2.768|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkf31_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_counter_4  |    8.036|         |         |         |
clkf31_0       |    2.395|         |    1.939|         |
main_clk       |    3.687|         |    2.768|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock main_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_counter_4  |    8.398|         |         |         |
clkf01_0       |    8.580|         |         |         |
clkf11_0       |    8.577|         |         |         |
clkf21_0       |    8.431|         |         |         |
clkf31_0       |    8.490|         |         |         |
main_clk       |    6.869|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock period
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkf01_0       |   13.302|   13.200|         |         |
clkf11_0       |   13.302|   13.200|         |         |
clkf21_0       |   13.338|   13.236|         |         |
clkf31_0       |   13.302|   13.200|         |         |
main_clk       |   12.254|         |         |         |
period         |   37.825|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pi_data_out0_8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
main_clk       |    4.346|         |         |         |
pi_data_out0_8 |    4.633|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pi_data_out1_8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
main_clk       |    4.346|         |         |         |
pi_data_out1_8 |    4.606|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pi_data_out2_16
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
main_clk       |    4.358|         |         |         |
pi_data_out2_16|    4.776|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pi_data_out3_8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
main_clk       |    4.312|         |         |         |
pi_data_out3_8 |    4.776|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pwm_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pwm_clk        |    4.358|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 66.00 secs
Total CPU time to Xst completion: 66.67 secs
 
--> 

Total memory usage is 639736 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  763 (   0 filtered)
Number of infos    :   20 (   0 filtered)

