INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/ip/axis_data_fifo_0/sim/axis_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/new/Data_Collector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Data_Collector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/new/adc_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adc_interface
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sim_1/new/data_collector_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_collector_sim
