#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Oct 23 15:47:19 2016
# Process ID: 4924
# Current directory: E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11552 E:\Kevin\Documents\GitHub\keving_lsepulveda_ssoumbeyalley_dpgen\circuits\output\Vivado\project_1\project_1.xpr
# Log file: E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_1/vivado.log
# Journal file: E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_1/project_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_1'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
reset_run impl_1
reset_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Circuit1.v" into library work [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Circuit1.v:1]
[Sun Oct 23 15:48:25 2016] Launched synth_1...
Run output will be captured here: E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Oct 23 15:48:40 2016] Launched impl_1...
Run output will be captured here: E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_1/project_1.runs/impl_1/runme.log
remove_files E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/Component_Modules/MUX2x1.v
add_files -norecurse E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/Component_Modules/MUX2x1.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sun Oct 23 15:50:46 2016] Launched synth_1...
Run output will be captured here: E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_1/project_1.runs/synth_1/runme.log
[Sun Oct 23 15:50:46 2016] Launched impl_1...
Run output will be captured here: E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_1/project_1.runs/impl_1/runme.log
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_1/project_1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 23 15:52:24 2016...
create_project project_2 E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_2 -part xc7a100tfgg676-1
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_2'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2016.2/data/ip'.
set_property simulator_language Verilog [current_project]
add_files {E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/Component_Modules E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
remove_files E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_1/project_1.runs/impl_1/Circuit_opt.dcp
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
remove_files E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_1/project_1.runs/synth_1/Circuit.dcp
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 4
[Sun Oct 23 15:52:59 2016] Launched synth_1...
Run output will be captured here: E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_2/project_2.runs/synth_1/runme.log
[Sun Oct 23 15:52:59 2016] Launched impl_1...
Run output will be captured here: E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
remove_files E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/Component_Modules/MUL.v
launch_runs impl_1 -jobs 4
[Sun Oct 23 15:55:02 2016] Launched synth_1...
Run output will be captured here: E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_2/project_2.runs/synth_1/runme.log
[Sun Oct 23 15:55:02 2016] Launched impl_1...
Run output will be captured here: E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Oct 23 15:56:54 2016] Launched synth_1...
Run output will be captured here: E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_2/project_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/Component_Modules/REG.v" into library work [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/Component_Modules/REG.v:1]
[Sun Oct 23 16:00:34 2016] Launched synth_1...
Run output will be captured here: E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Oct 23 16:07:54 2016] Launched impl_1...
Run output will be captured here: E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_2/project_2.runs/impl_1/runme.log
