$date
	Sat Oct 31 11:43:20 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Testbench $end
$var wire 1 ! salidaJK $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ clk $end
$var reg 1 % enable $end
$var reg 1 & reset $end
$scope module FJK $end
$var wire 1 ' A1 $end
$var wire 1 ( A2 $end
$var wire 1 ) A3 $end
$var wire 1 * A4 $end
$var wire 1 + A5 $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 $ clk $end
$var wire 1 % enable $end
$var wire 1 & reset $end
$var wire 1 ! salidaJK $end
$scope module FD $end
$var wire 1 ' D $end
$var wire 1 $ clk $end
$var wire 1 % enable $end
$var wire 1 & reset $end
$var reg 1 ! salida $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
1*
1)
x(
x'
0&
0%
0$
0#
0"
x!
$end
#2
1$
#4
0$
#5
0'
1+
1(
0!
1&
#6
1$
#8
0$
#10
1$
0&
#12
0$
#14
1$
#15
1%
#16
0$
#18
1$
#20
1'
0)
0$
1"
#22
1)
0+
0(
1!
1$
#24
0$
#25
0"
#26
1$
#28
0$
#30
0'
1+
0*
1$
1#
#32
0$
#34
1(
0!
1$
#35
1'
0)
1"
#36
0$
#38
0'
1)
0(
1!
1$
#40
0$
#42
1'
0)
1(
0!
1$
#44
0$
#46
0'
1)
0(
1!
1$
#48
0$
#50
1'
0)
1(
0!
1$
