
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.245394                       # Number of seconds simulated
sim_ticks                                2245394005500                       # Number of ticks simulated
final_tick                               2245394005500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 173004                       # Simulator instruction rate (inst/s)
host_op_rate                                   284892                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              776925081                       # Simulator tick rate (ticks/s)
host_mem_usage                                 835444                       # Number of bytes of host memory used
host_seconds                                  2890.10                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366688                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          190624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       533556224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          533746848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       190624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        190624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    532072512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       532072512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             5957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         16673632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16679589                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      16627266                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           16627266                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              84896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          237622539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             237707434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         84896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            84896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       236961758                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            236961758                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       236961758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             84896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         237622539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            474669193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    16679589                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   16627266                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16679589                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 16627266                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1067489408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534630720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               533746848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            532072512                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     67                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               8273645                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        18954                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1041954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1041634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1041956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1042959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1043269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1042875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1042249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1042469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1041441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1042121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1042578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1043582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1042927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1042581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1042385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1042542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            522354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            522257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            522010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            522199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            522007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           522113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           522160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           522232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           522320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           522094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           522045                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2245381119500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              16679589                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             16627266                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                16679521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 521338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 521409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 521407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 521405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 521406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 521405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 521405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 521406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 521413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 521408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 521427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 521404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 521404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 521404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2002894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    799.902605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   620.326393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   354.228587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       225721     11.27%     11.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        69564      3.47%     14.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        63492      3.17%     17.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        81106      4.05%     21.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        72269      3.61%     25.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        63603      3.18%     28.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        55269      2.76%     31.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        85085      4.25%     35.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1286785     64.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2002894                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       521404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.989628                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.907384                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.287742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        521398    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        521404                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       521404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.021367                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.020131                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.207071                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           515884     98.94%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.00%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5409      1.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              106      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        521404                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 122407681750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            435148719250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                83397610000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7338.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26088.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       475.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       238.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    237.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    236.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.34                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 15330402                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7699831                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.17                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      67414.98                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               7579784520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               4135795125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             65047047000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            27066292560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         146658024240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         610043106195                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         812109209250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1672639258890                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            744.921078                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1339414065000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   74978540000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  830998643750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               7562094120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               4126142625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             65053224600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27065067840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         146658024240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         607085492760                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         814703607000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1672253653185                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            744.749346                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1343715850000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   74978540000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  826696858750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.numCycles                       4490788011                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366688                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415780                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619254                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208851                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415780                       # number of integer instructions
system.cpu.num_fp_insts                      66619254                       # number of float instructions
system.cpu.num_int_register_reads          1637209921                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871071                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766844                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714234                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984020                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673944                       # number of memory refs
system.cpu.num_load_insts                   157213786                       # Number of load instructions
system.cpu.num_store_insts                  114460158                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4490788011                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678398                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202233      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028809     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213786     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460158     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366688                       # Class of executed instruction
system.cpu.dcache.tags.replacements          16719579                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.633490                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           254952933                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16721627                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.246898                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3006010500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.633490                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999821                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999821                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          890                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1008                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2190118107                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2190118107                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    157103112                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       157103112                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     97849821                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       97849821                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     254952933                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        254952933                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    254952933                       # number of overall hits
system.cpu.dcache.overall_hits::total       254952933                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       111278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        111278                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     16610349                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     16610349                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     16721627                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16721627                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     16721627                       # number of overall misses
system.cpu.dcache.overall_misses::total      16721627                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7967937000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7967937000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1299060477000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1299060477000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1307028414000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1307028414000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1307028414000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1307028414000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214390                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214390                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674560                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674560                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674560                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674560                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000708                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000708                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.145119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.145119                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.061550                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061550                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.061550                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061550                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 71603.883966                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71603.883966                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 78207.897799                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78207.897799                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 78163.949836                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78163.949836                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 78163.949836                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78163.949836                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     16687756                       # number of writebacks
system.cpu.dcache.writebacks::total          16687756                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       111278                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       111278                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     16610349                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     16610349                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     16721627                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16721627                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     16721627                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16721627                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   7856659000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7856659000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1282450128000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1282450128000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1290306787000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1290306787000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1290306787000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1290306787000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.145119                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.145119                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.061550                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061550                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.061550                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061550                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 70603.883966                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70603.883966                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77207.897799                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77207.897799                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77163.949836                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77163.949836                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 77163.949836                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77163.949836                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            634874                       # number of replacements
system.cpu.icache.tags.tagsinuse           895.947062                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           674717764                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            635898                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1061.047155                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1441341038500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   895.947062                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.874948                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.874948                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          227                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          168                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          539                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5403465194                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5403465194                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    674717764                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       674717764                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     674717764                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        674717764                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    674717764                       # number of overall hits
system.cpu.icache.overall_hits::total       674717764                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       635898                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        635898                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       635898                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         635898                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       635898                       # number of overall misses
system.cpu.icache.overall_misses::total        635898                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   8695317000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8695317000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   8695317000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8695317000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   8695317000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8695317000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353662                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000942                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000942                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000942                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000942                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000942                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000942                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13674.075088                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13674.075088                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13674.075088                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13674.075088                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13674.075088                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13674.075088                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks       634874                       # number of writebacks
system.cpu.icache.writebacks::total            634874                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       635898                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       635898                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       635898                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       635898                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       635898                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       635898                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   8059419000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8059419000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   8059419000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8059419000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   8059419000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8059419000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000942                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000942                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000942                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000942                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000942                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000942                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12674.075088                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12674.075088                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12674.075088                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12674.075088                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12674.075088                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12674.075088                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  16658741                       # number of replacements
system.l2.tags.tagsinuse                 31161.339601                       # Cycle average of tags in use
system.l2.tags.total_refs                     1403042                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16691117                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.084059                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    24954.672130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        339.557920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       5867.109551                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.761556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.010362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.179050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.950969                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32376                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1033                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31220                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.988037                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  68013444                       # Number of tag accesses
system.l2.tags.data_accesses                 68013444                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     16687756                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         16687756                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       634874                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           634874                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              21070                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 21070                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          629941                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             629941                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          26925                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             26925                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                629941                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 47995                       # number of demand (read+write) hits
system.l2.demand_hits::total                   677936                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               629941                       # number of overall hits
system.l2.overall_hits::cpu.data                47995                       # number of overall hits
system.l2.overall_hits::total                  677936                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data         16589279                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            16589279                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          5957                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5957                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        84353                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           84353                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                5957                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            16673632                       # number of demand (read+write) misses
system.l2.demand_misses::total               16679589                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               5957                       # number of overall misses
system.l2.overall_misses::cpu.data           16673632                       # number of overall misses
system.l2.overall_misses::total              16679589                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 1257313369500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1257313369500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    491191500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    491191500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   7407029000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7407029000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     491191500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1264720398500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1265211590000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    491191500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1264720398500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1265211590000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     16687756                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     16687756                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       634874                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       634874                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data       16610349                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          16610349                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       635898                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         635898                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       111278                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        111278                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            635898                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          16721627                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             17357525                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           635898                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         16721627                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            17357525                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.998732                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998732                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.009368                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009368                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.758038                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.758038                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.009368                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.997130                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.960943                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.009368                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.997130                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.960943                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 75790.718180                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75790.718180                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 82456.186000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82456.186000                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 87809.905990                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87809.905990                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 82456.186000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75851.524041                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75853.882850                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 82456.186000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75851.524041                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75853.882850                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             16627266                       # number of writebacks
system.l2.writebacks::total                  16627266                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         4319                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4319                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data     16589279                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       16589279                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         5957                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5957                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        84353                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        84353                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           5957                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       16673632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          16679589                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          5957                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      16673632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16679589                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 1091420579500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1091420579500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    431621500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    431621500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   6563499000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6563499000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    431621500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1097984078500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1098415700000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    431621500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1097984078500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1098415700000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.998732                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998732                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.009368                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009368                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.758038                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.758038                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.009368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.997130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.960943                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.009368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.997130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.960943                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 65790.718180                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65790.718180                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72456.186000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72456.186000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 77809.905990                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77809.905990                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 72456.186000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 65851.524041                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65853.882850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 72456.186000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 65851.524041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65853.882850                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              90310                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     16627266                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18954                       # Transaction distribution
system.membus.trans_dist::ReadExReq          16589279                       # Transaction distribution
system.membus.trans_dist::ReadExResp         16589279                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         90310                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     50005398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     50005398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               50005398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1065819360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1065819360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1065819360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          33325809                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                33325809    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            33325809                       # Request fanout histogram
system.membus.reqLayer2.occupancy         66580388000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        54462363750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     34711978                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     17354453                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          16840                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        16840                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            747176                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     33315022                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       634874                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           63298                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         16610349                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        16610349                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        635898                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       111278                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1906670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     50162833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              52069503                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     40664704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1069100256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1109764960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16658741                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         34016266                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000495                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022244                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               33999426     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  16840      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           34016266                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        26017304000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         635898000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16721627000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
