# Reading pref.tcl
# do ECEN3002_Lab1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Lab\ 1/Files {C:/Users/sjfre/Documents/FPGADesign/Lab 1/Files/ECEN3002_Lab1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:29:39 on Sep 02,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sjfre/Documents/FPGADesign/Lab 1/Files" C:/Users/sjfre/Documents/FPGADesign/Lab 1/Files/ECEN3002_Lab1.v 
# -- Compiling module ECEN3002_Lab1
# 
# Top level modules:
# 	ECEN3002_Lab1
# End time: 09:29:39 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Lab\ 1/System/../Files {C:/Users/sjfre/Documents/FPGADesign/Lab 1/System/../Files/tb_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:29:39 on Sep 02,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sjfre/Documents/FPGADesign/Lab 1/System/../Files" C:/Users/sjfre/Documents/FPGADesign/Lab 1/System/../Files/tb_counter.v 
# -- Compiling module tb_counter
# 
# Top level modules:
# 	tb_counter
# End time: 09:29:39 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_counter
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_counter 
# Start time: 09:29:39 on Sep 02,2020
# Loading work.tb_counter
# Loading work.ECEN3002_Lab1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Module tb_counter at C:/Users/sjfre/Documents/FPGADesign/Lab 1/System/../Files/tb_counter.v line 19
# End time: 09:36:34 on Sep 02,2020, Elapsed time: 0:06:55
# Errors: 0, Warnings: 0
