INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/ip/tag_ram/sim/tag_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tag_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/ip/bank_ram/sim/bank_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bank_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/DCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCache
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dirty' is not allowed [F:/Cache/ICache.srcs/sources_1/new/DCache.v:179]
WARNING: [VRFC 10-3380] identifier 'current_state' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/DCache.v:67]
WARNING: [VRFC 10-3380] identifier 'current_state' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/DCache.v:118]
WARNING: [VRFC 10-3380] identifier 'hit_way0' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/DCache.v:171]
WARNING: [VRFC 10-3380] identifier 'current_state' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/DCache.v:184]
WARNING: [VRFC 10-3380] identifier 'current_state' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/DCache.v:186]
WARNING: [VRFC 10-3380] identifier 'current_state' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/DCache.v:188]
WARNING: [VRFC 10-3380] identifier 'hit_way1' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/DCache.v:189]
WARNING: [VRFC 10-3380] identifier 'current_state' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/DCache.v:196]
WARNING: [VRFC 10-3380] identifier 'current_state' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/DCache.v:198]
WARNING: [VRFC 10-3380] identifier 'bus_read_success' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/DCache.v:200]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/TLB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TLB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:38]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:40]
WARNING: [VRFC 10-3380] identifier 'write_hit_head' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:57]
WARNING: [VRFC 10-3380] identifier 'write_hit_head' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/DCache_sim_dirty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCache_sim_dirty
