// Seed: 2196005404
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  uwire id_7 = 1;
  uwire id_8;
  assign id_1 = id_8 ? id_1 : id_4 - id_8;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    output supply1 id_2,
    output tri1 id_3
    , id_11,
    input wor id_4,
    input tri id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wand id_8,
    output wire id_9
);
  wire id_12;
  module_0(
      id_11, id_11, id_11, id_12, id_12, id_12
  );
  always #1 force id_11 = ~id_8;
endmodule
