
Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ff0  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a2c  080061d8  080061d8  000161d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c04  08006c04  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08006c04  08006c04  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006c04  08006c04  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c04  08006c04  00016c04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c08  08006c08  00016c08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08006c0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000164  200001dc  08006de8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000340  08006de8  00020340  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000120cb  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026a7  00000000  00000000  000322d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001160  00000000  00000000  00034978  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001080  00000000  00000000  00035ad8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d658  00000000  00000000  00036b58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013bfe  00000000  00000000  000541b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0638  00000000  00000000  00067dae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001083e6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a0c  00000000  00000000  00108438  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001dc 	.word	0x200001dc
 8000204:	00000000 	.word	0x00000000
 8000208:	080061c0 	.word	0x080061c0

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001e0 	.word	0x200001e0
 8000224:	080061c0 	.word	0x080061c0

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <_Z5Delaym>:
void		LCD_FillColor           ( uint32_t ulAmout_Point, uint16_t usColor );
uint16_t	LCD_Read_PixelData      ( void );



void Delay ( __IO uint32_t nCount ){  for ( ; nCount != 0; nCount -- );}
 8000b60:	b480      	push	{r7}
 8000b62:	b083      	sub	sp, #12
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	bf14      	ite	ne
 8000b6e:	2301      	movne	r3, #1
 8000b70:	2300      	moveq	r3, #0
 8000b72:	b2db      	uxtb	r3, r3
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d003      	beq.n	8000b80 <_Z5Delaym+0x20>
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	3b01      	subs	r3, #1
 8000b7c:	607b      	str	r3, [r7, #4]
 8000b7e:	e7f3      	b.n	8000b68 <_Z5Delaym+0x8>
 8000b80:	bf00      	nop
 8000b82:	370c      	adds	r7, #12
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bc80      	pop	{r7}
 8000b88:	4770      	bx	lr

08000b8a <_Z8LCD_INITv>:

void LCD_INIT ( void )
{
 8000b8a:	b580      	push	{r7, lr}
 8000b8c:	b082      	sub	sp, #8
 8000b8e:	af02      	add	r7, sp, #8
	LCD_BackLed_Control(ENABLE);      
 8000b90:	2001      	movs	r0, #1
 8000b92:	f000 f829 	bl	8000be8 <_Z19LCD_BackLed_Control15FunctionalState>
	LCD_Rst();
 8000b96:	f000 f80f 	bl	8000bb8 <_Z7LCD_Rstv>
	LCD_REG_Config();
 8000b9a:	f000 f85f 	bl	8000c5c <_Z14LCD_REG_Configv>
	LCD_Clear (0, 0, 240, 320, BACKGROUND);
 8000b9e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ba2:	9300      	str	r3, [sp, #0]
 8000ba4:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000ba8:	22f0      	movs	r2, #240	; 0xf0
 8000baa:	2100      	movs	r1, #0
 8000bac:	2000      	movs	r0, #0
 8000bae:	f000 f9e5 	bl	8000f7c <_Z9LCD_Clearttttt>
}
 8000bb2:	bf00      	nop
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd80      	pop	{r7, pc}

08000bb8 <_Z7LCD_Rstv>:



void LCD_Rst ( void )
{			
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_RESET);
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	2102      	movs	r1, #2
 8000bc0:	4807      	ldr	r0, [pc, #28]	; (8000be0 <_Z7LCD_Rstv+0x28>)
 8000bc2:	f001 fb3f 	bl	8002244 <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 					   
 8000bc6:	4807      	ldr	r0, [pc, #28]	; (8000be4 <_Z7LCD_Rstv+0x2c>)
 8000bc8:	f7ff ffca 	bl	8000b60 <_Z5Delaym>
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_SET);
 8000bcc:	2201      	movs	r2, #1
 8000bce:	2102      	movs	r1, #2
 8000bd0:	4803      	ldr	r0, [pc, #12]	; (8000be0 <_Z7LCD_Rstv+0x28>)
 8000bd2:	f001 fb37 	bl	8002244 <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 	
 8000bd6:	4803      	ldr	r0, [pc, #12]	; (8000be4 <_Z7LCD_Rstv+0x2c>)
 8000bd8:	f7ff ffc2 	bl	8000b60 <_Z5Delaym>
}
 8000bdc:	bf00      	nop
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	40011800 	.word	0x40011800
 8000be4:	0002bffc 	.word	0x0002bffc

08000be8 <_Z19LCD_BackLed_Control15FunctionalState>:


void LCD_BackLed_Control ( FunctionalState enumState )
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	4603      	mov	r3, r0
 8000bf0:	71fb      	strb	r3, [r7, #7]
	if ( enumState )
 8000bf2:	79fb      	ldrb	r3, [r7, #7]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d006      	beq.n	8000c06 <_Z19LCD_BackLed_Control15FunctionalState+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_RESET);	
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bfe:	4807      	ldr	r0, [pc, #28]	; (8000c1c <_Z19LCD_BackLed_Control15FunctionalState+0x34>)
 8000c00:	f001 fb20 	bl	8002244 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
}
 8000c04:	e005      	b.n	8000c12 <_Z19LCD_BackLed_Control15FunctionalState+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
 8000c06:	2201      	movs	r2, #1
 8000c08:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c0c:	4803      	ldr	r0, [pc, #12]	; (8000c1c <_Z19LCD_BackLed_Control15FunctionalState+0x34>)
 8000c0e:	f001 fb19 	bl	8002244 <HAL_GPIO_WritePin>
}
 8000c12:	bf00      	nop
 8000c14:	3708      	adds	r7, #8
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	40011400 	.word	0x40011400

08000c20 <_Z13LCD_Write_Cmdt>:




void LCD_Write_Cmd ( uint16_t usCmd )
{
 8000c20:	b480      	push	{r7}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	4603      	mov	r3, r0
 8000c28:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 8000c2a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000c2e:	88fb      	ldrh	r3, [r7, #6]
 8000c30:	8013      	strh	r3, [r2, #0]
}
 8000c32:	bf00      	nop
 8000c34:	370c      	adds	r7, #12
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bc80      	pop	{r7}
 8000c3a:	4770      	bx	lr

08000c3c <_Z14LCD_Write_Datat>:




void LCD_Write_Data ( uint16_t usData )
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b083      	sub	sp, #12
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	4603      	mov	r3, r0
 8000c44:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8000c46:	4a04      	ldr	r2, [pc, #16]	; (8000c58 <_Z14LCD_Write_Datat+0x1c>)
 8000c48:	88fb      	ldrh	r3, [r7, #6]
 8000c4a:	8013      	strh	r3, [r2, #0]
}
 8000c4c:	bf00      	nop
 8000c4e:	370c      	adds	r7, #12
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bc80      	pop	{r7}
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	60020000 	.word	0x60020000

08000c5c <_Z14LCD_REG_Configv>:
	return ( * ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) );	
}


void LCD_REG_Config ( void )
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
	/*  Power control B (CFh)  */
	DEBUG_DELAY  ();
	LCD_Write_Cmd ( 0xCF  );
 8000c60:	20cf      	movs	r0, #207	; 0xcf
 8000c62:	f7ff ffdd 	bl	8000c20 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x00  );
 8000c66:	2000      	movs	r0, #0
 8000c68:	f7ff ffe8 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x81  );
 8000c6c:	2081      	movs	r0, #129	; 0x81
 8000c6e:	f7ff ffe5 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x30  );
 8000c72:	2030      	movs	r0, #48	; 0x30
 8000c74:	f7ff ffe2 	bl	8000c3c <_Z14LCD_Write_Datat>
	
	/*  Power on sequence control (EDh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xED );
 8000c78:	20ed      	movs	r0, #237	; 0xed
 8000c7a:	f7ff ffd1 	bl	8000c20 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x64 );
 8000c7e:	2064      	movs	r0, #100	; 0x64
 8000c80:	f7ff ffdc 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x03 );
 8000c84:	2003      	movs	r0, #3
 8000c86:	f7ff ffd9 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x12 );
 8000c8a:	2012      	movs	r0, #18
 8000c8c:	f7ff ffd6 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x81 );
 8000c90:	2081      	movs	r0, #129	; 0x81
 8000c92:	f7ff ffd3 	bl	8000c3c <_Z14LCD_Write_Datat>
	
	/*  Driver timing control A (E8h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xE8 );
 8000c96:	20e8      	movs	r0, #232	; 0xe8
 8000c98:	f7ff ffc2 	bl	8000c20 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x85 );
 8000c9c:	2085      	movs	r0, #133	; 0x85
 8000c9e:	f7ff ffcd 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x10 );
 8000ca2:	2010      	movs	r0, #16
 8000ca4:	f7ff ffca 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x78 );
 8000ca8:	2078      	movs	r0, #120	; 0x78
 8000caa:	f7ff ffc7 	bl	8000c3c <_Z14LCD_Write_Datat>
	
	/*  Power control A (CBh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xCB );
 8000cae:	20cb      	movs	r0, #203	; 0xcb
 8000cb0:	f7ff ffb6 	bl	8000c20 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x39 );
 8000cb4:	2039      	movs	r0, #57	; 0x39
 8000cb6:	f7ff ffc1 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x2C );
 8000cba:	202c      	movs	r0, #44	; 0x2c
 8000cbc:	f7ff ffbe 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x00 );
 8000cc0:	2000      	movs	r0, #0
 8000cc2:	f7ff ffbb 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x34 );
 8000cc6:	2034      	movs	r0, #52	; 0x34
 8000cc8:	f7ff ffb8 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x02 );
 8000ccc:	2002      	movs	r0, #2
 8000cce:	f7ff ffb5 	bl	8000c3c <_Z14LCD_Write_Datat>
	
	/* Pump ratio control (F7h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xF7 );
 8000cd2:	20f7      	movs	r0, #247	; 0xf7
 8000cd4:	f7ff ffa4 	bl	8000c20 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x20 );
 8000cd8:	2020      	movs	r0, #32
 8000cda:	f7ff ffaf 	bl	8000c3c <_Z14LCD_Write_Datat>
	
	/* Driver timing control B */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xEA );
 8000cde:	20ea      	movs	r0, #234	; 0xea
 8000ce0:	f7ff ff9e 	bl	8000c20 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x00 );
 8000ce4:	2000      	movs	r0, #0
 8000ce6:	f7ff ffa9 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x00 );
 8000cea:	2000      	movs	r0, #0
 8000cec:	f7ff ffa6 	bl	8000c3c <_Z14LCD_Write_Datat>
	
	/* Frame Rate Control (In Normal Mode/Full Colors) (B1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB1 );
 8000cf0:	20b1      	movs	r0, #177	; 0xb1
 8000cf2:	f7ff ff95 	bl	8000c20 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x00 );
 8000cf6:	2000      	movs	r0, #0
 8000cf8:	f7ff ffa0 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x1B );
 8000cfc:	201b      	movs	r0, #27
 8000cfe:	f7ff ff9d 	bl	8000c3c <_Z14LCD_Write_Datat>
	
	/*  Display Function Control (B6h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB6 );
 8000d02:	20b6      	movs	r0, #182	; 0xb6
 8000d04:	f7ff ff8c 	bl	8000c20 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x0A );
 8000d08:	200a      	movs	r0, #10
 8000d0a:	f7ff ff97 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0xA2 );
 8000d0e:	20a2      	movs	r0, #162	; 0xa2
 8000d10:	f7ff ff94 	bl	8000c3c <_Z14LCD_Write_Datat>
	
	/* Power Control 1 (C0h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC0 );
 8000d14:	20c0      	movs	r0, #192	; 0xc0
 8000d16:	f7ff ff83 	bl	8000c20 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x35 );
 8000d1a:	2035      	movs	r0, #53	; 0x35
 8000d1c:	f7ff ff8e 	bl	8000c3c <_Z14LCD_Write_Datat>
	
	/* Power Control 2 (C1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC1 );
 8000d20:	20c1      	movs	r0, #193	; 0xc1
 8000d22:	f7ff ff7d 	bl	8000c20 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x11 );
 8000d26:	2011      	movs	r0, #17
 8000d28:	f7ff ff88 	bl	8000c3c <_Z14LCD_Write_Datat>
	
	/* VCOM Control 1 (C5h) */
	LCD_Write_Cmd ( 0xC5 );
 8000d2c:	20c5      	movs	r0, #197	; 0xc5
 8000d2e:	f7ff ff77 	bl	8000c20 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x45 );
 8000d32:	2045      	movs	r0, #69	; 0x45
 8000d34:	f7ff ff82 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x45 );
 8000d38:	2045      	movs	r0, #69	; 0x45
 8000d3a:	f7ff ff7f 	bl	8000c3c <_Z14LCD_Write_Datat>
	
	/*  VCOM Control 2 (C7h)  */
	LCD_Write_Cmd ( 0xC7 );
 8000d3e:	20c7      	movs	r0, #199	; 0xc7
 8000d40:	f7ff ff6e 	bl	8000c20 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0xA2 );
 8000d44:	20a2      	movs	r0, #162	; 0xa2
 8000d46:	f7ff ff79 	bl	8000c3c <_Z14LCD_Write_Datat>
	
	/* Enable 3G (F2h) */
	LCD_Write_Cmd ( 0xF2 );
 8000d4a:	20f2      	movs	r0, #242	; 0xf2
 8000d4c:	f7ff ff68 	bl	8000c20 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x00 );
 8000d50:	2000      	movs	r0, #0
 8000d52:	f7ff ff73 	bl	8000c3c <_Z14LCD_Write_Datat>
	
	/* Gamma Set (26h) */
	LCD_Write_Cmd ( 0x26 );
 8000d56:	2026      	movs	r0, #38	; 0x26
 8000d58:	f7ff ff62 	bl	8000c20 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x01 );
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	f7ff ff6d 	bl	8000c3c <_Z14LCD_Write_Datat>
	DEBUG_DELAY ();
	
	/* Positive Gamma Correction */
	LCD_Write_Cmd ( 0xE0 ); //Set Gamma
 8000d62:	20e0      	movs	r0, #224	; 0xe0
 8000d64:	f7ff ff5c 	bl	8000c20 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x0F );
 8000d68:	200f      	movs	r0, #15
 8000d6a:	f7ff ff67 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x26 );
 8000d6e:	2026      	movs	r0, #38	; 0x26
 8000d70:	f7ff ff64 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x24 );
 8000d74:	2024      	movs	r0, #36	; 0x24
 8000d76:	f7ff ff61 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x0B );
 8000d7a:	200b      	movs	r0, #11
 8000d7c:	f7ff ff5e 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x0E );
 8000d80:	200e      	movs	r0, #14
 8000d82:	f7ff ff5b 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x09 );
 8000d86:	2009      	movs	r0, #9
 8000d88:	f7ff ff58 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x54 );
 8000d8c:	2054      	movs	r0, #84	; 0x54
 8000d8e:	f7ff ff55 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0xA8 );
 8000d92:	20a8      	movs	r0, #168	; 0xa8
 8000d94:	f7ff ff52 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x46 );
 8000d98:	2046      	movs	r0, #70	; 0x46
 8000d9a:	f7ff ff4f 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x0C );
 8000d9e:	200c      	movs	r0, #12
 8000da0:	f7ff ff4c 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x17 );
 8000da4:	2017      	movs	r0, #23
 8000da6:	f7ff ff49 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x09 );
 8000daa:	2009      	movs	r0, #9
 8000dac:	f7ff ff46 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x0F );
 8000db0:	200f      	movs	r0, #15
 8000db2:	f7ff ff43 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x07 );
 8000db6:	2007      	movs	r0, #7
 8000db8:	f7ff ff40 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x00 );
 8000dbc:	2000      	movs	r0, #0
 8000dbe:	f7ff ff3d 	bl	8000c3c <_Z14LCD_Write_Datat>
	
	/* Negative Gamma Correction (E1h) */
	LCD_Write_Cmd ( 0XE1 ); //Set Gamma
 8000dc2:	20e1      	movs	r0, #225	; 0xe1
 8000dc4:	f7ff ff2c 	bl	8000c20 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x00 );
 8000dc8:	2000      	movs	r0, #0
 8000dca:	f7ff ff37 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x19 );
 8000dce:	2019      	movs	r0, #25
 8000dd0:	f7ff ff34 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x1B );
 8000dd4:	201b      	movs	r0, #27
 8000dd6:	f7ff ff31 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x04 );
 8000dda:	2004      	movs	r0, #4
 8000ddc:	f7ff ff2e 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x10 );
 8000de0:	2010      	movs	r0, #16
 8000de2:	f7ff ff2b 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x07 );
 8000de6:	2007      	movs	r0, #7
 8000de8:	f7ff ff28 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x2A );
 8000dec:	202a      	movs	r0, #42	; 0x2a
 8000dee:	f7ff ff25 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x47 );
 8000df2:	2047      	movs	r0, #71	; 0x47
 8000df4:	f7ff ff22 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x39 );
 8000df8:	2039      	movs	r0, #57	; 0x39
 8000dfa:	f7ff ff1f 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x03 );
 8000dfe:	2003      	movs	r0, #3
 8000e00:	f7ff ff1c 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x06 );
 8000e04:	2006      	movs	r0, #6
 8000e06:	f7ff ff19 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x06 );
 8000e0a:	2006      	movs	r0, #6
 8000e0c:	f7ff ff16 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x30 );
 8000e10:	2030      	movs	r0, #48	; 0x30
 8000e12:	f7ff ff13 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x38 );
 8000e16:	2038      	movs	r0, #56	; 0x38
 8000e18:	f7ff ff10 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x0F );
 8000e1c:	200f      	movs	r0, #15
 8000e1e:	f7ff ff0d 	bl	8000c3c <_Z14LCD_Write_Datat>
	
	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x36 ); 	
 8000e22:	2036      	movs	r0, #54	; 0x36
 8000e24:	f7ff fefc 	bl	8000c20 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0xC8 );  // Version 1
 8000e28:	20c8      	movs	r0, #200	; 0xc8
 8000e2a:	f7ff ff07 	bl	8000c3c <_Z14LCD_Write_Datat>
	/* display inversion */
//	LCD_Write_Cmd ( 0x21 );   // Version 2
	DEBUG_DELAY ();
	
	/* column address control set */
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 
 8000e2e:	202a      	movs	r0, #42	; 0x2a
 8000e30:	f7ff fef6 	bl	8000c20 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x00 );
 8000e34:	2000      	movs	r0, #0
 8000e36:	f7ff ff01 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x00 );
 8000e3a:	2000      	movs	r0, #0
 8000e3c:	f7ff fefe 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x00 );
 8000e40:	2000      	movs	r0, #0
 8000e42:	f7ff fefb 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0xEF );
 8000e46:	20ef      	movs	r0, #239	; 0xef
 8000e48:	f7ff fef8 	bl	8000c3c <_Z14LCD_Write_Datat>
	
	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( CMD_Set_PAGE ); 
 8000e4c:	202b      	movs	r0, #43	; 0x2b
 8000e4e:	f7ff fee7 	bl	8000c20 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x00 );
 8000e52:	2000      	movs	r0, #0
 8000e54:	f7ff fef2 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x00 );
 8000e58:	2000      	movs	r0, #0
 8000e5a:	f7ff feef 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x01 );
 8000e5e:	2001      	movs	r0, #1
 8000e60:	f7ff feec 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x3F );
 8000e64:	203f      	movs	r0, #63	; 0x3f
 8000e66:	f7ff fee9 	bl	8000c3c <_Z14LCD_Write_Datat>
	
	/*  Pixel Format Set (3Ah)  */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x3a ); 
 8000e6a:	203a      	movs	r0, #58	; 0x3a
 8000e6c:	f7ff fed8 	bl	8000c20 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x55 );
 8000e70:	2055      	movs	r0, #85	; 0x55
 8000e72:	f7ff fee3 	bl	8000c3c <_Z14LCD_Write_Datat>
	
	/* Sleep Out (11h)  */
	LCD_Write_Cmd ( 0x11 );	
 8000e76:	2011      	movs	r0, #17
 8000e78:	f7ff fed2 	bl	8000c20 <_Z13LCD_Write_Cmdt>
	Delay ( 0xAFFf<<2 );
 8000e7c:	4803      	ldr	r0, [pc, #12]	; (8000e8c <_Z14LCD_REG_Configv+0x230>)
 8000e7e:	f7ff fe6f 	bl	8000b60 <_Z5Delaym>
	DEBUG_DELAY ();
	
	/* Display ON (29h) */
	LCD_Write_Cmd ( 0x29 ); 
 8000e82:	2029      	movs	r0, #41	; 0x29
 8000e84:	f7ff fecc 	bl	8000c20 <_Z13LCD_Write_Cmdt>
	
	
}
 8000e88:	bf00      	nop
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	0002bffc 	.word	0x0002bffc

08000e90 <_Z14LCD_OpenWindowtttt>:



void LCD_OpenWindow ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight )
{	
 8000e90:	b590      	push	{r4, r7, lr}
 8000e92:	b083      	sub	sp, #12
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	4604      	mov	r4, r0
 8000e98:	4608      	mov	r0, r1
 8000e9a:	4611      	mov	r1, r2
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	4623      	mov	r3, r4
 8000ea0:	80fb      	strh	r3, [r7, #6]
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	80bb      	strh	r3, [r7, #4]
 8000ea6:	460b      	mov	r3, r1
 8000ea8:	807b      	strh	r3, [r7, #2]
 8000eaa:	4613      	mov	r3, r2
 8000eac:	803b      	strh	r3, [r7, #0]
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 				
 8000eae:	202a      	movs	r0, #42	; 0x2a
 8000eb0:	f7ff feb6 	bl	8000c20 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( usCOLUMN >> 8  );	 
 8000eb4:	88fb      	ldrh	r3, [r7, #6]
 8000eb6:	0a1b      	lsrs	r3, r3, #8
 8000eb8:	b29b      	uxth	r3, r3
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f7ff febe 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( usCOLUMN & 0xff  );	 
 8000ec0:	88fb      	ldrh	r3, [r7, #6]
 8000ec2:	b2db      	uxtb	r3, r3
 8000ec4:	b29b      	uxth	r3, r3
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f7ff feb8 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) >> 8  );
 8000ecc:	88fa      	ldrh	r2, [r7, #6]
 8000ece:	887b      	ldrh	r3, [r7, #2]
 8000ed0:	4413      	add	r3, r2
 8000ed2:	3b01      	subs	r3, #1
 8000ed4:	121b      	asrs	r3, r3, #8
 8000ed6:	b29b      	uxth	r3, r3
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f7ff feaf 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) & 0xff  );
 8000ede:	88fa      	ldrh	r2, [r7, #6]
 8000ee0:	887b      	ldrh	r3, [r7, #2]
 8000ee2:	4413      	add	r3, r2
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	3b01      	subs	r3, #1
 8000ee8:	b29b      	uxth	r3, r3
 8000eea:	b2db      	uxtb	r3, r3
 8000eec:	b29b      	uxth	r3, r3
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f7ff fea4 	bl	8000c3c <_Z14LCD_Write_Datat>

	LCD_Write_Cmd ( CMD_Set_PAGE ); 			     
 8000ef4:	202b      	movs	r0, #43	; 0x2b
 8000ef6:	f7ff fe93 	bl	8000c20 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( usPAGE >> 8  );
 8000efa:	88bb      	ldrh	r3, [r7, #4]
 8000efc:	0a1b      	lsrs	r3, r3, #8
 8000efe:	b29b      	uxth	r3, r3
 8000f00:	4618      	mov	r0, r3
 8000f02:	f7ff fe9b 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( usPAGE & 0xff  );
 8000f06:	88bb      	ldrh	r3, [r7, #4]
 8000f08:	b2db      	uxtb	r3, r3
 8000f0a:	b29b      	uxth	r3, r3
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f7ff fe95 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( ( usPAGE + usHeight - 1 ) >> 8 );
 8000f12:	88ba      	ldrh	r2, [r7, #4]
 8000f14:	883b      	ldrh	r3, [r7, #0]
 8000f16:	4413      	add	r3, r2
 8000f18:	3b01      	subs	r3, #1
 8000f1a:	121b      	asrs	r3, r3, #8
 8000f1c:	b29b      	uxth	r3, r3
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f7ff fe8c 	bl	8000c3c <_Z14LCD_Write_Datat>
	LCD_Write_Data ( ( usPAGE + usHeight - 1) & 0xff );
 8000f24:	88ba      	ldrh	r2, [r7, #4]
 8000f26:	883b      	ldrh	r3, [r7, #0]
 8000f28:	4413      	add	r3, r2
 8000f2a:	b29b      	uxth	r3, r3
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	b29b      	uxth	r3, r3
 8000f30:	b2db      	uxtb	r3, r3
 8000f32:	b29b      	uxth	r3, r3
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff fe81 	bl	8000c3c <_Z14LCD_Write_Datat>
	
}
 8000f3a:	bf00      	nop
 8000f3c:	370c      	adds	r7, #12
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd90      	pop	{r4, r7, pc}

08000f42 <_Z13LCD_FillColormt>:


void LCD_FillColor ( uint32_t usPoint, uint16_t usColor )
{
 8000f42:	b580      	push	{r7, lr}
 8000f44:	b084      	sub	sp, #16
 8000f46:	af00      	add	r7, sp, #0
 8000f48:	6078      	str	r0, [r7, #4]
 8000f4a:	460b      	mov	r3, r1
 8000f4c:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	60fb      	str	r3, [r7, #12]
	
	/* memory write */
	LCD_Write_Cmd ( CMD_SetPixel );	
 8000f52:	202c      	movs	r0, #44	; 0x2c
 8000f54:	f7ff fe64 	bl	8000c20 <_Z13LCD_Write_Cmdt>
		
	for ( i = 0; i < usPoint; i ++ )
 8000f58:	2300      	movs	r3, #0
 8000f5a:	60fb      	str	r3, [r7, #12]
 8000f5c:	68fa      	ldr	r2, [r7, #12]
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	429a      	cmp	r2, r3
 8000f62:	d207      	bcs.n	8000f74 <_Z13LCD_FillColormt+0x32>
		LCD_Write_Data ( usColor );
 8000f64:	887b      	ldrh	r3, [r7, #2]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f7ff fe68 	bl	8000c3c <_Z14LCD_Write_Datat>
	for ( i = 0; i < usPoint; i ++ )
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	3301      	adds	r3, #1
 8000f70:	60fb      	str	r3, [r7, #12]
 8000f72:	e7f3      	b.n	8000f5c <_Z13LCD_FillColormt+0x1a>
		
}
 8000f74:	bf00      	nop
 8000f76:	3710      	adds	r7, #16
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <_Z9LCD_Clearttttt>:




void LCD_Clear ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor )
{
 8000f7c:	b590      	push	{r4, r7, lr}
 8000f7e:	b083      	sub	sp, #12
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	4604      	mov	r4, r0
 8000f84:	4608      	mov	r0, r1
 8000f86:	4611      	mov	r1, r2
 8000f88:	461a      	mov	r2, r3
 8000f8a:	4623      	mov	r3, r4
 8000f8c:	80fb      	strh	r3, [r7, #6]
 8000f8e:	4603      	mov	r3, r0
 8000f90:	80bb      	strh	r3, [r7, #4]
 8000f92:	460b      	mov	r3, r1
 8000f94:	807b      	strh	r3, [r7, #2]
 8000f96:	4613      	mov	r3, r2
 8000f98:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 8000f9a:	883b      	ldrh	r3, [r7, #0]
 8000f9c:	887a      	ldrh	r2, [r7, #2]
 8000f9e:	88b9      	ldrh	r1, [r7, #4]
 8000fa0:	88f8      	ldrh	r0, [r7, #6]
 8000fa2:	f7ff ff75 	bl	8000e90 <_Z14LCD_OpenWindowtttt>
	LCD_FillColor ( usWidth * usHeight, usColor );		
 8000fa6:	887b      	ldrh	r3, [r7, #2]
 8000fa8:	883a      	ldrh	r2, [r7, #0]
 8000faa:	fb02 f303 	mul.w	r3, r2, r3
 8000fae:	461a      	mov	r2, r3
 8000fb0:	8b3b      	ldrh	r3, [r7, #24]
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	4610      	mov	r0, r2
 8000fb6:	f7ff ffc4 	bl	8000f42 <_Z13LCD_FillColormt>
	
}
 8000fba:	bf00      	nop
 8000fbc:	370c      	adds	r7, #12
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd90      	pop	{r4, r7, pc}
	...

08000fc4 <_Z12LCD_DrawCharttc>:
	
}   


void LCD_DrawChar ( uint16_t usC, uint16_t usP, const char cChar )
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	4603      	mov	r3, r0
 8000fcc:	80fb      	strh	r3, [r7, #6]
 8000fce:	460b      	mov	r3, r1
 8000fd0:	80bb      	strh	r3, [r7, #4]
 8000fd2:	4613      	mov	r3, r2
 8000fd4:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	
	ucRelativePositon = cChar - ' ';
 8000fd6:	78fb      	ldrb	r3, [r7, #3]
 8000fd8:	3b20      	subs	r3, #32
 8000fda:	733b      	strb	r3, [r7, #12]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 8000fdc:	88b9      	ldrh	r1, [r7, #4]
 8000fde:	88f8      	ldrh	r0, [r7, #6]
 8000fe0:	2310      	movs	r3, #16
 8000fe2:	2208      	movs	r2, #8
 8000fe4:	f7ff ff54 	bl	8000e90 <_Z14LCD_OpenWindowtttt>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 8000fe8:	202c      	movs	r0, #44	; 0x2c
 8000fea:	f7ff fe19 	bl	8000c20 <_Z13LCD_Write_Cmdt>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8000fee:	2300      	movs	r3, #0
 8000ff0:	73bb      	strb	r3, [r7, #14]
 8000ff2:	7bbb      	ldrb	r3, [r7, #14]
 8000ff4:	2b0f      	cmp	r3, #15
 8000ff6:	d824      	bhi.n	8001042 <_Z12LCD_DrawCharttc+0x7e>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 8000ff8:	7b3a      	ldrb	r2, [r7, #12]
 8000ffa:	7bbb      	ldrb	r3, [r7, #14]
 8000ffc:	4913      	ldr	r1, [pc, #76]	; (800104c <_Z12LCD_DrawCharttc+0x88>)
 8000ffe:	0112      	lsls	r2, r2, #4
 8001000:	440a      	add	r2, r1
 8001002:	4413      	add	r3, r2
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	73fb      	strb	r3, [r7, #15]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8001008:	2300      	movs	r3, #0
 800100a:	737b      	strb	r3, [r7, #13]
 800100c:	7b7b      	ldrb	r3, [r7, #13]
 800100e:	2b07      	cmp	r3, #7
 8001010:	d813      	bhi.n	800103a <_Z12LCD_DrawCharttc+0x76>
		{
			if ( ucTemp & 0x01 )
 8001012:	7bfb      	ldrb	r3, [r7, #15]
 8001014:	f003 0301 	and.w	r3, r3, #1
 8001018:	2b00      	cmp	r3, #0
 800101a:	d003      	beq.n	8001024 <_Z12LCD_DrawCharttc+0x60>
				LCD_Write_Data ( 0x001F );
 800101c:	201f      	movs	r0, #31
 800101e:	f7ff fe0d 	bl	8000c3c <_Z14LCD_Write_Datat>
 8001022:	e003      	b.n	800102c <_Z12LCD_DrawCharttc+0x68>
			
			else
				LCD_Write_Data (  0xFFFF );								
 8001024:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001028:	f7ff fe08 	bl	8000c3c <_Z14LCD_Write_Datat>
			
			ucTemp >>= 1;		
 800102c:	7bfb      	ldrb	r3, [r7, #15]
 800102e:	085b      	lsrs	r3, r3, #1
 8001030:	73fb      	strb	r3, [r7, #15]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8001032:	7b7b      	ldrb	r3, [r7, #13]
 8001034:	3301      	adds	r3, #1
 8001036:	737b      	strb	r3, [r7, #13]
 8001038:	e7e8      	b.n	800100c <_Z12LCD_DrawCharttc+0x48>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 800103a:	7bbb      	ldrb	r3, [r7, #14]
 800103c:	3301      	adds	r3, #1
 800103e:	73bb      	strb	r3, [r7, #14]
 8001040:	e7d7      	b.n	8000ff2 <_Z12LCD_DrawCharttc+0x2e>
			
		}
		
	}
	
}
 8001042:	bf00      	nop
 8001044:	3710      	adds	r7, #16
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	0800620c 	.word	0x0800620c

08001050 <_Z14LCD_DrawStringttPKc>:




void LCD_DrawString ( uint16_t usC, uint16_t usP, const char * pStr )
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	4603      	mov	r3, r0
 8001058:	603a      	str	r2, [r7, #0]
 800105a:	80fb      	strh	r3, [r7, #6]
 800105c:	460b      	mov	r3, r1
 800105e:	80bb      	strh	r3, [r7, #4]
	while ( * pStr != '\0' )
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d01d      	beq.n	80010a4 <_Z14LCD_DrawStringttPKc+0x54>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 8001068:	88fb      	ldrh	r3, [r7, #6]
 800106a:	2be8      	cmp	r3, #232	; 0xe8
 800106c:	d904      	bls.n	8001078 <_Z14LCD_DrawStringttPKc+0x28>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 800106e:	2300      	movs	r3, #0
 8001070:	80fb      	strh	r3, [r7, #6]
			usP += HEIGHT_EN_CHAR;
 8001072:	88bb      	ldrh	r3, [r7, #4]
 8001074:	3310      	adds	r3, #16
 8001076:	80bb      	strh	r3, [r7, #4]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 8001078:	88bb      	ldrh	r3, [r7, #4]
 800107a:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 800107e:	d903      	bls.n	8001088 <_Z14LCD_DrawStringttPKc+0x38>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8001080:	2300      	movs	r3, #0
 8001082:	80fb      	strh	r3, [r7, #6]
			usP = LCD_DispWindow_Start_PAGE;
 8001084:	2300      	movs	r3, #0
 8001086:	80bb      	strh	r3, [r7, #4]
		}
		
		LCD_DrawChar ( usC, usP, * pStr );
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	781a      	ldrb	r2, [r3, #0]
 800108c:	88b9      	ldrh	r1, [r7, #4]
 800108e:	88fb      	ldrh	r3, [r7, #6]
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff ff97 	bl	8000fc4 <_Z12LCD_DrawCharttc>
		
		pStr ++;
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	3301      	adds	r3, #1
 800109a:	603b      	str	r3, [r7, #0]
		
		usC += WIDTH_EN_CHAR;
 800109c:	88fb      	ldrh	r3, [r7, #6]
 800109e:	3308      	adds	r3, #8
 80010a0:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 80010a2:	e7dd      	b.n	8001060 <_Z14LCD_DrawStringttPKc+0x10>
		
	}
	
}
 80010a4:	bf00      	nop
 80010a6:	3708      	adds	r7, #8
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}

080010ac <_ZN12StepperMotorC1EP12GPIO_TypeDefttttP17TIM_HandleTypeDef>:
 *      Author: ooj
 */

#include "StepperMotor.h"

StepperMotor::StepperMotor(GPIO_TypeDef* GPIO_Port, uint16_t Pin1, uint16_t Pin2, uint16_t Pin3, uint16_t Pin4, TIM_HandleTypeDef* Timer)
 80010ac:	b4b0      	push	{r4, r5, r7}
 80010ae:	b085      	sub	sp, #20
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	60f8      	str	r0, [r7, #12]
 80010b4:	60b9      	str	r1, [r7, #8]
 80010b6:	4611      	mov	r1, r2
 80010b8:	461a      	mov	r2, r3
 80010ba:	460b      	mov	r3, r1
 80010bc:	80fb      	strh	r3, [r7, #6]
 80010be:	4613      	mov	r3, r2
 80010c0:	80bb      	strh	r3, [r7, #4]
    : GPIO_Port(GPIO_Port), Pin1(Pin1), Pin2(Pin2), Pin3(Pin3), Pin4(Pin4), Timer(Timer) {}
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	68ba      	ldr	r2, [r7, #8]
 80010c6:	601a      	str	r2, [r3, #0]
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	88fa      	ldrh	r2, [r7, #6]
 80010cc:	809a      	strh	r2, [r3, #4]
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	88ba      	ldrh	r2, [r7, #4]
 80010d2:	80da      	strh	r2, [r3, #6]
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	8c3a      	ldrh	r2, [r7, #32]
 80010d8:	811a      	strh	r2, [r3, #8]
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80010de:	815a      	strh	r2, [r3, #10]
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80010e4:	60da      	str	r2, [r3, #12]
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	4a07      	ldr	r2, [pc, #28]	; (8001108 <_ZN12StepperMotorC1EP12GPIO_TypeDefttttP17TIM_HandleTypeDef+0x5c>)
 80010ea:	f103 0410 	add.w	r4, r3, #16
 80010ee:	4615      	mov	r5, r2
 80010f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010f4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80010f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	4618      	mov	r0, r3
 8001100:	3714      	adds	r7, #20
 8001102:	46bd      	mov	sp, r7
 8001104:	bcb0      	pop	{r4, r5, r7}
 8001106:	4770      	bx	lr
 8001108:	080061d8 	.word	0x080061d8

0800110c <_ZN12StepperMotor10microDelayEt>:

void StepperMotor::microDelay(uint16_t delay) {
 800110c:	b480      	push	{r7}
 800110e:	b083      	sub	sp, #12
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	460b      	mov	r3, r1
 8001116:	807b      	strh	r3, [r7, #2]
    __HAL_TIM_SET_COUNTER(Timer, 0);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	68db      	ldr	r3, [r3, #12]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	2200      	movs	r2, #0
 8001120:	625a      	str	r2, [r3, #36]	; 0x24
    while (__HAL_TIM_GET_COUNTER(Timer) < delay);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	68db      	ldr	r3, [r3, #12]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800112a:	887b      	ldrh	r3, [r7, #2]
 800112c:	429a      	cmp	r2, r3
 800112e:	bf34      	ite	cc
 8001130:	2301      	movcc	r3, #1
 8001132:	2300      	movcs	r3, #0
 8001134:	b2db      	uxtb	r3, r3
 8001136:	2b00      	cmp	r3, #0
 8001138:	d000      	beq.n	800113c <_ZN12StepperMotor10microDelayEt+0x30>
 800113a:	e7f2      	b.n	8001122 <_ZN12StepperMotor10microDelayEt+0x16>
}
 800113c:	bf00      	nop
 800113e:	370c      	adds	r7, #12
 8001140:	46bd      	mov	sp, r7
 8001142:	bc80      	pop	{r7}
 8001144:	4770      	bx	lr

08001146 <_ZN12StepperMotor10singleStepEi>:

void StepperMotor::singleStep(int index) {
 8001146:	b580      	push	{r7, lr}
 8001148:	b082      	sub	sp, #8
 800114a:	af00      	add	r7, sp, #0
 800114c:	6078      	str	r0, [r7, #4]
 800114e:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(GPIO_Port, Pin1, state[index][0]);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	6818      	ldr	r0, [r3, #0]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	8899      	ldrh	r1, [r3, #4]
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	683a      	ldr	r2, [r7, #0]
 800115c:	3204      	adds	r2, #4
 800115e:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
 8001162:	461a      	mov	r2, r3
 8001164:	f001 f86e 	bl	8002244 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIO_Port, Pin2, state[index][1]);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6818      	ldr	r0, [r3, #0]
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	88d9      	ldrh	r1, [r3, #6]
 8001170:	687a      	ldr	r2, [r7, #4]
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	009b      	lsls	r3, r3, #2
 8001176:	4413      	add	r3, r2
 8001178:	7c5b      	ldrb	r3, [r3, #17]
 800117a:	461a      	mov	r2, r3
 800117c:	f001 f862 	bl	8002244 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIO_Port, Pin3, state[index][2]);
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6818      	ldr	r0, [r3, #0]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	8919      	ldrh	r1, [r3, #8]
 8001188:	687a      	ldr	r2, [r7, #4]
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	009b      	lsls	r3, r3, #2
 800118e:	4413      	add	r3, r2
 8001190:	7c9b      	ldrb	r3, [r3, #18]
 8001192:	461a      	mov	r2, r3
 8001194:	f001 f856 	bl	8002244 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIO_Port, Pin4, state[index][3]);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6818      	ldr	r0, [r3, #0]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	8959      	ldrh	r1, [r3, #10]
 80011a0:	687a      	ldr	r2, [r7, #4]
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	4413      	add	r3, r2
 80011a8:	7cdb      	ldrb	r3, [r3, #19]
 80011aa:	461a      	mov	r2, r3
 80011ac:	f001 f84a 	bl	8002244 <HAL_GPIO_WritePin>
}
 80011b0:	bf00      	nop
 80011b2:	3708      	adds	r7, #8
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <_ZN12StepperMotor9makeStepsEitb>:

void StepperMotor::makeSteps(int steps, uint16_t delay, bool clockwise) {
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b088      	sub	sp, #32
 80011bc:	af00      	add	r7, sp, #0
 80011be:	60f8      	str	r0, [r7, #12]
 80011c0:	60b9      	str	r1, [r7, #8]
 80011c2:	4611      	mov	r1, r2
 80011c4:	461a      	mov	r2, r3
 80011c6:	460b      	mov	r3, r1
 80011c8:	80fb      	strh	r3, [r7, #6]
 80011ca:	4613      	mov	r3, r2
 80011cc:	717b      	strb	r3, [r7, #5]
    for (int x = 0; x < steps; ++x) {
 80011ce:	2300      	movs	r3, #0
 80011d0:	61fb      	str	r3, [r7, #28]
 80011d2:	69fa      	ldr	r2, [r7, #28]
 80011d4:	68bb      	ldr	r3, [r7, #8]
 80011d6:	429a      	cmp	r2, r3
 80011d8:	da1e      	bge.n	8001218 <_ZN12StepperMotor9makeStepsEitb+0x60>
        for (int i = 0; i < STEP_COUNT; ++i) {
 80011da:	2300      	movs	r3, #0
 80011dc:	61bb      	str	r3, [r7, #24]
 80011de:	69bb      	ldr	r3, [r7, #24]
 80011e0:	2b07      	cmp	r3, #7
 80011e2:	dc15      	bgt.n	8001210 <_ZN12StepperMotor9makeStepsEitb+0x58>
            int index = clockwise ? (STEP_COUNT - 1 - i) : i;
 80011e4:	797b      	ldrb	r3, [r7, #5]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d003      	beq.n	80011f2 <_ZN12StepperMotor9makeStepsEitb+0x3a>
 80011ea:	69bb      	ldr	r3, [r7, #24]
 80011ec:	f1c3 0307 	rsb	r3, r3, #7
 80011f0:	e000      	b.n	80011f4 <_ZN12StepperMotor9makeStepsEitb+0x3c>
 80011f2:	69bb      	ldr	r3, [r7, #24]
 80011f4:	617b      	str	r3, [r7, #20]
            singleStep(index);
 80011f6:	6979      	ldr	r1, [r7, #20]
 80011f8:	68f8      	ldr	r0, [r7, #12]
 80011fa:	f7ff ffa4 	bl	8001146 <_ZN12StepperMotor10singleStepEi>
            microDelay(delay);
 80011fe:	88fb      	ldrh	r3, [r7, #6]
 8001200:	4619      	mov	r1, r3
 8001202:	68f8      	ldr	r0, [r7, #12]
 8001204:	f7ff ff82 	bl	800110c <_ZN12StepperMotor10microDelayEt>
        for (int i = 0; i < STEP_COUNT; ++i) {
 8001208:	69bb      	ldr	r3, [r7, #24]
 800120a:	3301      	adds	r3, #1
 800120c:	61bb      	str	r3, [r7, #24]
 800120e:	e7e6      	b.n	80011de <_ZN12StepperMotor9makeStepsEitb+0x26>
    for (int x = 0; x < steps; ++x) {
 8001210:	69fb      	ldr	r3, [r7, #28]
 8001212:	3301      	adds	r3, #1
 8001214:	61fb      	str	r3, [r7, #28]
 8001216:	e7dc      	b.n	80011d2 <_ZN12StepperMotor9makeStepsEitb+0x1a>
        }
    }
}
 8001218:	bf00      	nop
 800121a:	3720      	adds	r7, #32
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}

08001220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b094      	sub	sp, #80	; 0x50
 8001224:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001226:	f000 fce5 	bl	8001bf4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800122a:	f000 f845 	bl	80012b8 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800122e:	f000 f955 	bl	80014dc <_ZL12MX_GPIO_Initv>
  MX_FSMC_Init();
 8001232:	f000 fa0f 	bl	8001654 <_ZL12MX_FSMC_Initv>
  MX_I2C2_Init();
 8001236:	f000 f88f 	bl	8001358 <_ZL12MX_I2C2_Initv>
  MX_USART1_UART_Init();
 800123a:	f000 f921 	bl	8001480 <_ZL19MX_USART1_UART_Initv>
  MX_TIM1_Init();
 800123e:	f000 f8bf 	bl	80013c0 <_ZL12MX_TIM1_Initv>
  /* USER CODE BEGIN 2 */
  LCD_INIT();
 8001242:	f7ff fca2 	bl	8000b8a <_Z8LCD_INITv>

  char name[] = "DAS, Ujaan";
 8001246:	4a19      	ldr	r2, [pc, #100]	; (80012ac <main+0x8c>)
 8001248:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800124c:	ca07      	ldmia	r2, {r0, r1, r2}
 800124e:	c303      	stmia	r3!, {r0, r1}
 8001250:	801a      	strh	r2, [r3, #0]
 8001252:	3302      	adds	r3, #2
 8001254:	0c12      	lsrs	r2, r2, #16
 8001256:	701a      	strb	r2, [r3, #0]
  LCD_DrawString(0, 0, name);
 8001258:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800125c:	461a      	mov	r2, r3
 800125e:	2100      	movs	r1, #0
 8001260:	2000      	movs	r0, #0
 8001262:	f7ff fef5 	bl	8001050 <_Z14LCD_DrawStringttPKc>

  HAL_TIM_Base_Start(&htim1);
 8001266:	4812      	ldr	r0, [pc, #72]	; (80012b0 <main+0x90>)
 8001268:	f001 fe16 	bl	8002e98 <HAL_TIM_Base_Start>
//          .Pin2 = STP_2_Pin,
//          .Pin3 = STP_3_Pin,
//          .Pin4 = STP_4_Pin,
//          .Timer = &htim1
//      };
  StepperMotor stepper(GPIOA, STP_1_Pin, STP_2_Pin, STP_3_Pin, STP_4_Pin, &htim1);
 800126c:	1d38      	adds	r0, r7, #4
 800126e:	4b10      	ldr	r3, [pc, #64]	; (80012b0 <main+0x90>)
 8001270:	9302      	str	r3, [sp, #8]
 8001272:	2380      	movs	r3, #128	; 0x80
 8001274:	9301      	str	r3, [sp, #4]
 8001276:	2340      	movs	r3, #64	; 0x40
 8001278:	9300      	str	r3, [sp, #0]
 800127a:	2320      	movs	r3, #32
 800127c:	2210      	movs	r2, #16
 800127e:	490d      	ldr	r1, [pc, #52]	; (80012b4 <main+0x94>)
 8001280:	f7ff ff14 	bl	80010ac <_ZN12StepperMotorC1EP12GPIO_TypeDefttttP17TIM_HandleTypeDef>
  while (1)
  {
//	  step_motor(&motor, 256, 1000, 1);  // 256 half revolution
//	  HAL_Delay(100);
//	  step_motor(&motor, 128, 1000, 0); // 128 quarter revolution
	  stepper.makeSteps(256, 1000, true);
 8001284:	1d38      	adds	r0, r7, #4
 8001286:	2301      	movs	r3, #1
 8001288:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800128c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001290:	f7ff ff92 	bl	80011b8 <_ZN12StepperMotor9makeStepsEitb>
	  HAL_Delay(100);
 8001294:	2064      	movs	r0, #100	; 0x64
 8001296:	f000 fd0f 	bl	8001cb8 <HAL_Delay>
	  stepper.makeSteps(128, 1000, false);
 800129a:	1d38      	adds	r0, r7, #4
 800129c:	2300      	movs	r3, #0
 800129e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80012a2:	2180      	movs	r1, #128	; 0x80
 80012a4:	f7ff ff88 	bl	80011b8 <_ZN12StepperMotor9makeStepsEitb>
	  stepper.makeSteps(256, 1000, true);
 80012a8:	e7ec      	b.n	8001284 <main+0x64>
 80012aa:	bf00      	nop
 80012ac:	08006200 	.word	0x08006200
 80012b0:	2000024c 	.word	0x2000024c
 80012b4:	40010800 	.word	0x40010800

080012b8 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b090      	sub	sp, #64	; 0x40
 80012bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012be:	f107 0318 	add.w	r3, r7, #24
 80012c2:	2228      	movs	r2, #40	; 0x28
 80012c4:	2100      	movs	r1, #0
 80012c6:	4618      	mov	r0, r3
 80012c8:	f002 fa66 	bl	8003798 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012cc:	1d3b      	adds	r3, r7, #4
 80012ce:	2200      	movs	r2, #0
 80012d0:	601a      	str	r2, [r3, #0]
 80012d2:	605a      	str	r2, [r3, #4]
 80012d4:	609a      	str	r2, [r3, #8]
 80012d6:	60da      	str	r2, [r3, #12]
 80012d8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012da:	2301      	movs	r3, #1
 80012dc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012e2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80012e4:	2300      	movs	r3, #0
 80012e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012e8:	2301      	movs	r3, #1
 80012ea:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012ec:	2302      	movs	r3, #2
 80012ee:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012f4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80012f6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80012fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012fc:	f107 0318 	add.w	r3, r7, #24
 8001300:	4618      	mov	r0, r3
 8001302:	f001 f91d 	bl	8002540 <HAL_RCC_OscConfig>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	bf14      	ite	ne
 800130c:	2301      	movne	r3, #1
 800130e:	2300      	moveq	r3, #0
 8001310:	b2db      	uxtb	r3, r3
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 8001316:	f000 fa07 	bl	8001728 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800131a:	230f      	movs	r3, #15
 800131c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800131e:	2302      	movs	r3, #2
 8001320:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001322:	2300      	movs	r3, #0
 8001324:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001326:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800132a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800132c:	2300      	movs	r3, #0
 800132e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001330:	1d3b      	adds	r3, r7, #4
 8001332:	2102      	movs	r1, #2
 8001334:	4618      	mov	r0, r3
 8001336:	f001 fb85 	bl	8002a44 <HAL_RCC_ClockConfig>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	bf14      	ite	ne
 8001340:	2301      	movne	r3, #1
 8001342:	2300      	moveq	r3, #0
 8001344:	b2db      	uxtb	r3, r3
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 800134a:	f000 f9ed 	bl	8001728 <Error_Handler>
  }
}
 800134e:	bf00      	nop
 8001350:	3740      	adds	r7, #64	; 0x40
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
	...

08001358 <_ZL12MX_I2C2_Initv>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800135c:	4b15      	ldr	r3, [pc, #84]	; (80013b4 <_ZL12MX_I2C2_Initv+0x5c>)
 800135e:	4a16      	ldr	r2, [pc, #88]	; (80013b8 <_ZL12MX_I2C2_Initv+0x60>)
 8001360:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001362:	4b14      	ldr	r3, [pc, #80]	; (80013b4 <_ZL12MX_I2C2_Initv+0x5c>)
 8001364:	4a15      	ldr	r2, [pc, #84]	; (80013bc <_ZL12MX_I2C2_Initv+0x64>)
 8001366:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001368:	4b12      	ldr	r3, [pc, #72]	; (80013b4 <_ZL12MX_I2C2_Initv+0x5c>)
 800136a:	2200      	movs	r2, #0
 800136c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800136e:	4b11      	ldr	r3, [pc, #68]	; (80013b4 <_ZL12MX_I2C2_Initv+0x5c>)
 8001370:	2200      	movs	r2, #0
 8001372:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001374:	4b0f      	ldr	r3, [pc, #60]	; (80013b4 <_ZL12MX_I2C2_Initv+0x5c>)
 8001376:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800137a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800137c:	4b0d      	ldr	r3, [pc, #52]	; (80013b4 <_ZL12MX_I2C2_Initv+0x5c>)
 800137e:	2200      	movs	r2, #0
 8001380:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001382:	4b0c      	ldr	r3, [pc, #48]	; (80013b4 <_ZL12MX_I2C2_Initv+0x5c>)
 8001384:	2200      	movs	r2, #0
 8001386:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001388:	4b0a      	ldr	r3, [pc, #40]	; (80013b4 <_ZL12MX_I2C2_Initv+0x5c>)
 800138a:	2200      	movs	r2, #0
 800138c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800138e:	4b09      	ldr	r3, [pc, #36]	; (80013b4 <_ZL12MX_I2C2_Initv+0x5c>)
 8001390:	2200      	movs	r2, #0
 8001392:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001394:	4807      	ldr	r0, [pc, #28]	; (80013b4 <_ZL12MX_I2C2_Initv+0x5c>)
 8001396:	f000 ff8f 	bl	80022b8 <HAL_I2C_Init>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	bf14      	ite	ne
 80013a0:	2301      	movne	r3, #1
 80013a2:	2300      	moveq	r3, #0
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <_ZL12MX_I2C2_Initv+0x56>
  {
    Error_Handler();
 80013aa:	f000 f9bd 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80013ae:	bf00      	nop
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	200001f8 	.word	0x200001f8
 80013b8:	40005800 	.word	0x40005800
 80013bc:	000186a0 	.word	0x000186a0

080013c0 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b086      	sub	sp, #24
 80013c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013c6:	f107 0308 	add.w	r3, r7, #8
 80013ca:	2200      	movs	r2, #0
 80013cc:	601a      	str	r2, [r3, #0]
 80013ce:	605a      	str	r2, [r3, #4]
 80013d0:	609a      	str	r2, [r3, #8]
 80013d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013d4:	463b      	mov	r3, r7
 80013d6:	2200      	movs	r2, #0
 80013d8:	601a      	str	r2, [r3, #0]
 80013da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80013dc:	4b26      	ldr	r3, [pc, #152]	; (8001478 <_ZL12MX_TIM1_Initv+0xb8>)
 80013de:	4a27      	ldr	r2, [pc, #156]	; (800147c <_ZL12MX_TIM1_Initv+0xbc>)
 80013e0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 80013e2:	4b25      	ldr	r3, [pc, #148]	; (8001478 <_ZL12MX_TIM1_Initv+0xb8>)
 80013e4:	2247      	movs	r2, #71	; 0x47
 80013e6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013e8:	4b23      	ldr	r3, [pc, #140]	; (8001478 <_ZL12MX_TIM1_Initv+0xb8>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80013ee:	4b22      	ldr	r3, [pc, #136]	; (8001478 <_ZL12MX_TIM1_Initv+0xb8>)
 80013f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013f4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013f6:	4b20      	ldr	r3, [pc, #128]	; (8001478 <_ZL12MX_TIM1_Initv+0xb8>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80013fc:	4b1e      	ldr	r3, [pc, #120]	; (8001478 <_ZL12MX_TIM1_Initv+0xb8>)
 80013fe:	2200      	movs	r2, #0
 8001400:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001402:	4b1d      	ldr	r3, [pc, #116]	; (8001478 <_ZL12MX_TIM1_Initv+0xb8>)
 8001404:	2200      	movs	r2, #0
 8001406:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001408:	481b      	ldr	r0, [pc, #108]	; (8001478 <_ZL12MX_TIM1_Initv+0xb8>)
 800140a:	f001 fcf6 	bl	8002dfa <HAL_TIM_Base_Init>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	bf14      	ite	ne
 8001414:	2301      	movne	r3, #1
 8001416:	2300      	moveq	r3, #0
 8001418:	b2db      	uxtb	r3, r3
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <_ZL12MX_TIM1_Initv+0x62>
  {
    Error_Handler();
 800141e:	f000 f983 	bl	8001728 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001422:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001426:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001428:	f107 0308 	add.w	r3, r7, #8
 800142c:	4619      	mov	r1, r3
 800142e:	4812      	ldr	r0, [pc, #72]	; (8001478 <_ZL12MX_TIM1_Initv+0xb8>)
 8001430:	f001 fd8a 	bl	8002f48 <HAL_TIM_ConfigClockSource>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	bf14      	ite	ne
 800143a:	2301      	movne	r3, #1
 800143c:	2300      	moveq	r3, #0
 800143e:	b2db      	uxtb	r3, r3
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <_ZL12MX_TIM1_Initv+0x88>
  {
    Error_Handler();
 8001444:	f000 f970 	bl	8001728 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001448:	2300      	movs	r3, #0
 800144a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800144c:	2300      	movs	r3, #0
 800144e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001450:	463b      	mov	r3, r7
 8001452:	4619      	mov	r1, r3
 8001454:	4808      	ldr	r0, [pc, #32]	; (8001478 <_ZL12MX_TIM1_Initv+0xb8>)
 8001456:	f001 ff5b 	bl	8003310 <HAL_TIMEx_MasterConfigSynchronization>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	bf14      	ite	ne
 8001460:	2301      	movne	r3, #1
 8001462:	2300      	moveq	r3, #0
 8001464:	b2db      	uxtb	r3, r3
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <_ZL12MX_TIM1_Initv+0xae>
  {
    Error_Handler();
 800146a:	f000 f95d 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800146e:	bf00      	nop
 8001470:	3718      	adds	r7, #24
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	2000024c 	.word	0x2000024c
 800147c:	40012c00 	.word	0x40012c00

08001480 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001484:	4b13      	ldr	r3, [pc, #76]	; (80014d4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001486:	4a14      	ldr	r2, [pc, #80]	; (80014d8 <_ZL19MX_USART1_UART_Initv+0x58>)
 8001488:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800148a:	4b12      	ldr	r3, [pc, #72]	; (80014d4 <_ZL19MX_USART1_UART_Initv+0x54>)
 800148c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001490:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001492:	4b10      	ldr	r3, [pc, #64]	; (80014d4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001494:	2200      	movs	r2, #0
 8001496:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001498:	4b0e      	ldr	r3, [pc, #56]	; (80014d4 <_ZL19MX_USART1_UART_Initv+0x54>)
 800149a:	2200      	movs	r2, #0
 800149c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800149e:	4b0d      	ldr	r3, [pc, #52]	; (80014d4 <_ZL19MX_USART1_UART_Initv+0x54>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80014a4:	4b0b      	ldr	r3, [pc, #44]	; (80014d4 <_ZL19MX_USART1_UART_Initv+0x54>)
 80014a6:	220c      	movs	r2, #12
 80014a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014aa:	4b0a      	ldr	r3, [pc, #40]	; (80014d4 <_ZL19MX_USART1_UART_Initv+0x54>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80014b0:	4b08      	ldr	r3, [pc, #32]	; (80014d4 <_ZL19MX_USART1_UART_Initv+0x54>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80014b6:	4807      	ldr	r0, [pc, #28]	; (80014d4 <_ZL19MX_USART1_UART_Initv+0x54>)
 80014b8:	f001 ff96 	bl	80033e8 <HAL_UART_Init>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	bf14      	ite	ne
 80014c2:	2301      	movne	r3, #1
 80014c4:	2300      	moveq	r3, #0
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 80014cc:	f000 f92c 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80014d0:	bf00      	nop
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	20000294 	.word	0x20000294
 80014d8:	40013800 	.word	0x40013800

080014dc <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b08a      	sub	sp, #40	; 0x28
 80014e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e2:	f107 0318 	add.w	r3, r7, #24
 80014e6:	2200      	movs	r2, #0
 80014e8:	601a      	str	r2, [r3, #0]
 80014ea:	605a      	str	r2, [r3, #4]
 80014ec:	609a      	str	r2, [r3, #8]
 80014ee:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014f0:	4b51      	ldr	r3, [pc, #324]	; (8001638 <_ZL12MX_GPIO_Initv+0x15c>)
 80014f2:	699b      	ldr	r3, [r3, #24]
 80014f4:	4a50      	ldr	r2, [pc, #320]	; (8001638 <_ZL12MX_GPIO_Initv+0x15c>)
 80014f6:	f043 0310 	orr.w	r3, r3, #16
 80014fa:	6193      	str	r3, [r2, #24]
 80014fc:	4b4e      	ldr	r3, [pc, #312]	; (8001638 <_ZL12MX_GPIO_Initv+0x15c>)
 80014fe:	699b      	ldr	r3, [r3, #24]
 8001500:	f003 0310 	and.w	r3, r3, #16
 8001504:	617b      	str	r3, [r7, #20]
 8001506:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001508:	4b4b      	ldr	r3, [pc, #300]	; (8001638 <_ZL12MX_GPIO_Initv+0x15c>)
 800150a:	699b      	ldr	r3, [r3, #24]
 800150c:	4a4a      	ldr	r2, [pc, #296]	; (8001638 <_ZL12MX_GPIO_Initv+0x15c>)
 800150e:	f043 0304 	orr.w	r3, r3, #4
 8001512:	6193      	str	r3, [r2, #24]
 8001514:	4b48      	ldr	r3, [pc, #288]	; (8001638 <_ZL12MX_GPIO_Initv+0x15c>)
 8001516:	699b      	ldr	r3, [r3, #24]
 8001518:	f003 0304 	and.w	r3, r3, #4
 800151c:	613b      	str	r3, [r7, #16]
 800151e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001520:	4b45      	ldr	r3, [pc, #276]	; (8001638 <_ZL12MX_GPIO_Initv+0x15c>)
 8001522:	699b      	ldr	r3, [r3, #24]
 8001524:	4a44      	ldr	r2, [pc, #272]	; (8001638 <_ZL12MX_GPIO_Initv+0x15c>)
 8001526:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800152a:	6193      	str	r3, [r2, #24]
 800152c:	4b42      	ldr	r3, [pc, #264]	; (8001638 <_ZL12MX_GPIO_Initv+0x15c>)
 800152e:	699b      	ldr	r3, [r3, #24]
 8001530:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001534:	60fb      	str	r3, [r7, #12]
 8001536:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001538:	4b3f      	ldr	r3, [pc, #252]	; (8001638 <_ZL12MX_GPIO_Initv+0x15c>)
 800153a:	699b      	ldr	r3, [r3, #24]
 800153c:	4a3e      	ldr	r2, [pc, #248]	; (8001638 <_ZL12MX_GPIO_Initv+0x15c>)
 800153e:	f043 0308 	orr.w	r3, r3, #8
 8001542:	6193      	str	r3, [r2, #24]
 8001544:	4b3c      	ldr	r3, [pc, #240]	; (8001638 <_ZL12MX_GPIO_Initv+0x15c>)
 8001546:	699b      	ldr	r3, [r3, #24]
 8001548:	f003 0308 	and.w	r3, r3, #8
 800154c:	60bb      	str	r3, [r7, #8]
 800154e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001550:	4b39      	ldr	r3, [pc, #228]	; (8001638 <_ZL12MX_GPIO_Initv+0x15c>)
 8001552:	699b      	ldr	r3, [r3, #24]
 8001554:	4a38      	ldr	r2, [pc, #224]	; (8001638 <_ZL12MX_GPIO_Initv+0x15c>)
 8001556:	f043 0320 	orr.w	r3, r3, #32
 800155a:	6193      	str	r3, [r2, #24]
 800155c:	4b36      	ldr	r3, [pc, #216]	; (8001638 <_ZL12MX_GPIO_Initv+0x15c>)
 800155e:	699b      	ldr	r3, [r3, #24]
 8001560:	f003 0320 	and.w	r3, r3, #32
 8001564:	607b      	str	r3, [r7, #4]
 8001566:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, STP_1_Pin|STP_2_Pin|STP_3_Pin|STP_4_Pin, GPIO_PIN_SET);
 8001568:	2201      	movs	r2, #1
 800156a:	21f0      	movs	r1, #240	; 0xf0
 800156c:	4833      	ldr	r0, [pc, #204]	; (800163c <_ZL12MX_GPIO_Initv+0x160>)
 800156e:	f000 fe69 	bl	8002244 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_RESET);
 8001572:	2200      	movs	r2, #0
 8001574:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001578:	4831      	ldr	r0, [pc, #196]	; (8001640 <_ZL12MX_GPIO_Initv+0x164>)
 800157a:	f000 fe63 	bl	8002244 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 800157e:	2200      	movs	r2, #0
 8001580:	2102      	movs	r1, #2
 8001582:	4830      	ldr	r0, [pc, #192]	; (8001644 <_ZL12MX_GPIO_Initv+0x168>)
 8001584:	f000 fe5e 	bl	8002244 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : K2_Btn_Pin */
  GPIO_InitStruct.Pin = K2_Btn_Pin;
 8001588:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800158c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800158e:	4b2e      	ldr	r3, [pc, #184]	; (8001648 <_ZL12MX_GPIO_Initv+0x16c>)
 8001590:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	2300      	movs	r3, #0
 8001594:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(K2_Btn_GPIO_Port, &GPIO_InitStruct);
 8001596:	f107 0318 	add.w	r3, r7, #24
 800159a:	4619      	mov	r1, r3
 800159c:	482b      	ldr	r0, [pc, #172]	; (800164c <_ZL12MX_GPIO_Initv+0x170>)
 800159e:	f000 fcbd 	bl	8001f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80015a2:	2308      	movs	r3, #8
 80015a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80015a6:	4b2a      	ldr	r3, [pc, #168]	; (8001650 <_ZL12MX_GPIO_Initv+0x174>)
 80015a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015aa:	2301      	movs	r3, #1
 80015ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ae:	f107 0318 	add.w	r3, r7, #24
 80015b2:	4619      	mov	r1, r3
 80015b4:	4821      	ldr	r0, [pc, #132]	; (800163c <_ZL12MX_GPIO_Initv+0x160>)
 80015b6:	f000 fcb1 	bl	8001f1c <HAL_GPIO_Init>

  /*Configure GPIO pins : STP_1_Pin STP_2_Pin STP_3_Pin STP_4_Pin */
  GPIO_InitStruct.Pin = STP_1_Pin|STP_2_Pin|STP_3_Pin|STP_4_Pin;
 80015ba:	23f0      	movs	r3, #240	; 0xf0
 80015bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015be:	2301      	movs	r3, #1
 80015c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c2:	2300      	movs	r3, #0
 80015c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015c6:	2303      	movs	r3, #3
 80015c8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ca:	f107 0318 	add.w	r3, r7, #24
 80015ce:	4619      	mov	r1, r3
 80015d0:	481a      	ldr	r0, [pc, #104]	; (800163c <_ZL12MX_GPIO_Initv+0x160>)
 80015d2:	f000 fca3 	bl	8001f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_Pin;
 80015d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015dc:	2301      	movs	r3, #1
 80015de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e0:	2300      	movs	r3, #0
 80015e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015e4:	2303      	movs	r3, #3
 80015e6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 80015e8:	f107 0318 	add.w	r3, r7, #24
 80015ec:	4619      	mov	r1, r3
 80015ee:	4814      	ldr	r0, [pc, #80]	; (8001640 <_ZL12MX_GPIO_Initv+0x164>)
 80015f0:	f000 fc94 	bl	8001f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RST_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin;
 80015f4:	2302      	movs	r3, #2
 80015f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f8:	2301      	movs	r3, #1
 80015fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fc:	2300      	movs	r3, #0
 80015fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001600:	2303      	movs	r3, #3
 8001602:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 8001604:	f107 0318 	add.w	r3, r7, #24
 8001608:	4619      	mov	r1, r3
 800160a:	480e      	ldr	r0, [pc, #56]	; (8001644 <_ZL12MX_GPIO_Initv+0x168>)
 800160c:	f000 fc86 	bl	8001f1c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001610:	2200      	movs	r2, #0
 8001612:	2100      	movs	r1, #0
 8001614:	2009      	movs	r0, #9
 8001616:	f000 fc4a 	bl	8001eae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800161a:	2009      	movs	r0, #9
 800161c:	f000 fc63 	bl	8001ee6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001620:	2200      	movs	r2, #0
 8001622:	2100      	movs	r1, #0
 8001624:	2028      	movs	r0, #40	; 0x28
 8001626:	f000 fc42 	bl	8001eae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800162a:	2028      	movs	r0, #40	; 0x28
 800162c:	f000 fc5b 	bl	8001ee6 <HAL_NVIC_EnableIRQ>

}
 8001630:	bf00      	nop
 8001632:	3728      	adds	r7, #40	; 0x28
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	40021000 	.word	0x40021000
 800163c:	40010800 	.word	0x40010800
 8001640:	40011400 	.word	0x40011400
 8001644:	40011800 	.word	0x40011800
 8001648:	10110000 	.word	0x10110000
 800164c:	40011000 	.word	0x40011000
 8001650:	10310000 	.word	0x10310000

08001654 <_ZL12MX_FSMC_Initv>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b088      	sub	sp, #32
 8001658:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800165a:	1d3b      	adds	r3, r7, #4
 800165c:	2200      	movs	r2, #0
 800165e:	601a      	str	r2, [r3, #0]
 8001660:	605a      	str	r2, [r3, #4]
 8001662:	609a      	str	r2, [r3, #8]
 8001664:	60da      	str	r2, [r3, #12]
 8001666:	611a      	str	r2, [r3, #16]
 8001668:	615a      	str	r2, [r3, #20]
 800166a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 800166c:	4b2b      	ldr	r3, [pc, #172]	; (800171c <_ZL12MX_FSMC_Initv+0xc8>)
 800166e:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8001672:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001674:	4b29      	ldr	r3, [pc, #164]	; (800171c <_ZL12MX_FSMC_Initv+0xc8>)
 8001676:	4a2a      	ldr	r2, [pc, #168]	; (8001720 <_ZL12MX_FSMC_Initv+0xcc>)
 8001678:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 800167a:	4b28      	ldr	r3, [pc, #160]	; (800171c <_ZL12MX_FSMC_Initv+0xc8>)
 800167c:	2200      	movs	r2, #0
 800167e:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001680:	4b26      	ldr	r3, [pc, #152]	; (800171c <_ZL12MX_FSMC_Initv+0xc8>)
 8001682:	2200      	movs	r2, #0
 8001684:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8001686:	4b25      	ldr	r3, [pc, #148]	; (800171c <_ZL12MX_FSMC_Initv+0xc8>)
 8001688:	2200      	movs	r2, #0
 800168a:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 800168c:	4b23      	ldr	r3, [pc, #140]	; (800171c <_ZL12MX_FSMC_Initv+0xc8>)
 800168e:	2210      	movs	r2, #16
 8001690:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001692:	4b22      	ldr	r3, [pc, #136]	; (800171c <_ZL12MX_FSMC_Initv+0xc8>)
 8001694:	2200      	movs	r2, #0
 8001696:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001698:	4b20      	ldr	r3, [pc, #128]	; (800171c <_ZL12MX_FSMC_Initv+0xc8>)
 800169a:	2200      	movs	r2, #0
 800169c:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800169e:	4b1f      	ldr	r3, [pc, #124]	; (800171c <_ZL12MX_FSMC_Initv+0xc8>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80016a4:	4b1d      	ldr	r3, [pc, #116]	; (800171c <_ZL12MX_FSMC_Initv+0xc8>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80016aa:	4b1c      	ldr	r3, [pc, #112]	; (800171c <_ZL12MX_FSMC_Initv+0xc8>)
 80016ac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80016b0:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80016b2:	4b1a      	ldr	r3, [pc, #104]	; (800171c <_ZL12MX_FSMC_Initv+0xc8>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 80016b8:	4b18      	ldr	r3, [pc, #96]	; (800171c <_ZL12MX_FSMC_Initv+0xc8>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80016be:	4b17      	ldr	r3, [pc, #92]	; (800171c <_ZL12MX_FSMC_Initv+0xc8>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80016c4:	4b15      	ldr	r3, [pc, #84]	; (800171c <_ZL12MX_FSMC_Initv+0xc8>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 80016ca:	230f      	movs	r3, #15
 80016cc:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 80016ce:	230f      	movs	r3, #15
 80016d0:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 80016d2:	23ff      	movs	r3, #255	; 0xff
 80016d4:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 80016d6:	230f      	movs	r3, #15
 80016d8:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 80016da:	2310      	movs	r3, #16
 80016dc:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 80016de:	2311      	movs	r3, #17
 80016e0:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80016e2:	2300      	movs	r3, #0
 80016e4:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 80016e6:	1d3b      	adds	r3, r7, #4
 80016e8:	2200      	movs	r2, #0
 80016ea:	4619      	mov	r1, r3
 80016ec:	480b      	ldr	r0, [pc, #44]	; (800171c <_ZL12MX_FSMC_Initv+0xc8>)
 80016ee:	f001 fb37 	bl	8002d60 <HAL_SRAM_Init>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	bf14      	ite	ne
 80016f8:	2301      	movne	r3, #1
 80016fa:	2300      	moveq	r3, #0
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <_ZL12MX_FSMC_Initv+0xb2>
  {
    Error_Handler( );
 8001702:	f000 f811 	bl	8001728 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8001706:	4b07      	ldr	r3, [pc, #28]	; (8001724 <_ZL12MX_FSMC_Initv+0xd0>)
 8001708:	69db      	ldr	r3, [r3, #28]
 800170a:	4a06      	ldr	r2, [pc, #24]	; (8001724 <_ZL12MX_FSMC_Initv+0xd0>)
 800170c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001710:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001712:	bf00      	nop
 8001714:	3720      	adds	r7, #32
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	200002dc 	.word	0x200002dc
 8001720:	a0000104 	.word	0xa0000104
 8001724:	40010000 	.word	0x40010000

08001728 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800172c:	b672      	cpsid	i
}
 800172e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001730:	e7fe      	b.n	8001730 <Error_Handler+0x8>
	...

08001734 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001734:	b480      	push	{r7}
 8001736:	b085      	sub	sp, #20
 8001738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800173a:	4b15      	ldr	r3, [pc, #84]	; (8001790 <HAL_MspInit+0x5c>)
 800173c:	699b      	ldr	r3, [r3, #24]
 800173e:	4a14      	ldr	r2, [pc, #80]	; (8001790 <HAL_MspInit+0x5c>)
 8001740:	f043 0301 	orr.w	r3, r3, #1
 8001744:	6193      	str	r3, [r2, #24]
 8001746:	4b12      	ldr	r3, [pc, #72]	; (8001790 <HAL_MspInit+0x5c>)
 8001748:	699b      	ldr	r3, [r3, #24]
 800174a:	f003 0301 	and.w	r3, r3, #1
 800174e:	60bb      	str	r3, [r7, #8]
 8001750:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001752:	4b0f      	ldr	r3, [pc, #60]	; (8001790 <HAL_MspInit+0x5c>)
 8001754:	69db      	ldr	r3, [r3, #28]
 8001756:	4a0e      	ldr	r2, [pc, #56]	; (8001790 <HAL_MspInit+0x5c>)
 8001758:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800175c:	61d3      	str	r3, [r2, #28]
 800175e:	4b0c      	ldr	r3, [pc, #48]	; (8001790 <HAL_MspInit+0x5c>)
 8001760:	69db      	ldr	r3, [r3, #28]
 8001762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001766:	607b      	str	r3, [r7, #4]
 8001768:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800176a:	4b0a      	ldr	r3, [pc, #40]	; (8001794 <HAL_MspInit+0x60>)
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	60fb      	str	r3, [r7, #12]
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001776:	60fb      	str	r3, [r7, #12]
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800177e:	60fb      	str	r3, [r7, #12]
 8001780:	4a04      	ldr	r2, [pc, #16]	; (8001794 <HAL_MspInit+0x60>)
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001786:	bf00      	nop
 8001788:	3714      	adds	r7, #20
 800178a:	46bd      	mov	sp, r7
 800178c:	bc80      	pop	{r7}
 800178e:	4770      	bx	lr
 8001790:	40021000 	.word	0x40021000
 8001794:	40010000 	.word	0x40010000

08001798 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b088      	sub	sp, #32
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a0:	f107 0310 	add.w	r3, r7, #16
 80017a4:	2200      	movs	r2, #0
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	605a      	str	r2, [r3, #4]
 80017aa:	609a      	str	r2, [r3, #8]
 80017ac:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4a16      	ldr	r2, [pc, #88]	; (800180c <HAL_I2C_MspInit+0x74>)
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d124      	bne.n	8001802 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017b8:	4b15      	ldr	r3, [pc, #84]	; (8001810 <HAL_I2C_MspInit+0x78>)
 80017ba:	699b      	ldr	r3, [r3, #24]
 80017bc:	4a14      	ldr	r2, [pc, #80]	; (8001810 <HAL_I2C_MspInit+0x78>)
 80017be:	f043 0308 	orr.w	r3, r3, #8
 80017c2:	6193      	str	r3, [r2, #24]
 80017c4:	4b12      	ldr	r3, [pc, #72]	; (8001810 <HAL_I2C_MspInit+0x78>)
 80017c6:	699b      	ldr	r3, [r3, #24]
 80017c8:	f003 0308 	and.w	r3, r3, #8
 80017cc:	60fb      	str	r3, [r7, #12]
 80017ce:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80017d0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80017d4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017d6:	2312      	movs	r3, #18
 80017d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017da:	2303      	movs	r3, #3
 80017dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017de:	f107 0310 	add.w	r3, r7, #16
 80017e2:	4619      	mov	r1, r3
 80017e4:	480b      	ldr	r0, [pc, #44]	; (8001814 <HAL_I2C_MspInit+0x7c>)
 80017e6:	f000 fb99 	bl	8001f1c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80017ea:	4b09      	ldr	r3, [pc, #36]	; (8001810 <HAL_I2C_MspInit+0x78>)
 80017ec:	69db      	ldr	r3, [r3, #28]
 80017ee:	4a08      	ldr	r2, [pc, #32]	; (8001810 <HAL_I2C_MspInit+0x78>)
 80017f0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80017f4:	61d3      	str	r3, [r2, #28]
 80017f6:	4b06      	ldr	r3, [pc, #24]	; (8001810 <HAL_I2C_MspInit+0x78>)
 80017f8:	69db      	ldr	r3, [r3, #28]
 80017fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017fe:	60bb      	str	r3, [r7, #8]
 8001800:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001802:	bf00      	nop
 8001804:	3720      	adds	r7, #32
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	40005800 	.word	0x40005800
 8001810:	40021000 	.word	0x40021000
 8001814:	40010c00 	.word	0x40010c00

08001818 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001818:	b480      	push	{r7}
 800181a:	b085      	sub	sp, #20
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a09      	ldr	r2, [pc, #36]	; (800184c <HAL_TIM_Base_MspInit+0x34>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d10b      	bne.n	8001842 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800182a:	4b09      	ldr	r3, [pc, #36]	; (8001850 <HAL_TIM_Base_MspInit+0x38>)
 800182c:	699b      	ldr	r3, [r3, #24]
 800182e:	4a08      	ldr	r2, [pc, #32]	; (8001850 <HAL_TIM_Base_MspInit+0x38>)
 8001830:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001834:	6193      	str	r3, [r2, #24]
 8001836:	4b06      	ldr	r3, [pc, #24]	; (8001850 <HAL_TIM_Base_MspInit+0x38>)
 8001838:	699b      	ldr	r3, [r3, #24]
 800183a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800183e:	60fb      	str	r3, [r7, #12]
 8001840:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001842:	bf00      	nop
 8001844:	3714      	adds	r7, #20
 8001846:	46bd      	mov	sp, r7
 8001848:	bc80      	pop	{r7}
 800184a:	4770      	bx	lr
 800184c:	40012c00 	.word	0x40012c00
 8001850:	40021000 	.word	0x40021000

08001854 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b088      	sub	sp, #32
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800185c:	f107 0310 	add.w	r3, r7, #16
 8001860:	2200      	movs	r2, #0
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	605a      	str	r2, [r3, #4]
 8001866:	609a      	str	r2, [r3, #8]
 8001868:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a1c      	ldr	r2, [pc, #112]	; (80018e0 <HAL_UART_MspInit+0x8c>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d131      	bne.n	80018d8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001874:	4b1b      	ldr	r3, [pc, #108]	; (80018e4 <HAL_UART_MspInit+0x90>)
 8001876:	699b      	ldr	r3, [r3, #24]
 8001878:	4a1a      	ldr	r2, [pc, #104]	; (80018e4 <HAL_UART_MspInit+0x90>)
 800187a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800187e:	6193      	str	r3, [r2, #24]
 8001880:	4b18      	ldr	r3, [pc, #96]	; (80018e4 <HAL_UART_MspInit+0x90>)
 8001882:	699b      	ldr	r3, [r3, #24]
 8001884:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001888:	60fb      	str	r3, [r7, #12]
 800188a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800188c:	4b15      	ldr	r3, [pc, #84]	; (80018e4 <HAL_UART_MspInit+0x90>)
 800188e:	699b      	ldr	r3, [r3, #24]
 8001890:	4a14      	ldr	r2, [pc, #80]	; (80018e4 <HAL_UART_MspInit+0x90>)
 8001892:	f043 0304 	orr.w	r3, r3, #4
 8001896:	6193      	str	r3, [r2, #24]
 8001898:	4b12      	ldr	r3, [pc, #72]	; (80018e4 <HAL_UART_MspInit+0x90>)
 800189a:	699b      	ldr	r3, [r3, #24]
 800189c:	f003 0304 	and.w	r3, r3, #4
 80018a0:	60bb      	str	r3, [r7, #8]
 80018a2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80018a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018a8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018aa:	2302      	movs	r3, #2
 80018ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018ae:	2303      	movs	r3, #3
 80018b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018b2:	f107 0310 	add.w	r3, r7, #16
 80018b6:	4619      	mov	r1, r3
 80018b8:	480b      	ldr	r0, [pc, #44]	; (80018e8 <HAL_UART_MspInit+0x94>)
 80018ba:	f000 fb2f 	bl	8001f1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80018be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018c4:	2300      	movs	r3, #0
 80018c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c8:	2300      	movs	r3, #0
 80018ca:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018cc:	f107 0310 	add.w	r3, r7, #16
 80018d0:	4619      	mov	r1, r3
 80018d2:	4805      	ldr	r0, [pc, #20]	; (80018e8 <HAL_UART_MspInit+0x94>)
 80018d4:	f000 fb22 	bl	8001f1c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80018d8:	bf00      	nop
 80018da:	3720      	adds	r7, #32
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	40013800 	.word	0x40013800
 80018e4:	40021000 	.word	0x40021000
 80018e8:	40010800 	.word	0x40010800

080018ec <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b086      	sub	sp, #24
 80018f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80018f2:	f107 0308 	add.w	r3, r7, #8
 80018f6:	2200      	movs	r2, #0
 80018f8:	601a      	str	r2, [r3, #0]
 80018fa:	605a      	str	r2, [r3, #4]
 80018fc:	609a      	str	r2, [r3, #8]
 80018fe:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8001900:	4b18      	ldr	r3, [pc, #96]	; (8001964 <HAL_FSMC_MspInit+0x78>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d129      	bne.n	800195c <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 8001908:	4b16      	ldr	r3, [pc, #88]	; (8001964 <HAL_FSMC_MspInit+0x78>)
 800190a:	2201      	movs	r2, #1
 800190c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800190e:	4b16      	ldr	r3, [pc, #88]	; (8001968 <HAL_FSMC_MspInit+0x7c>)
 8001910:	695b      	ldr	r3, [r3, #20]
 8001912:	4a15      	ldr	r2, [pc, #84]	; (8001968 <HAL_FSMC_MspInit+0x7c>)
 8001914:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001918:	6153      	str	r3, [r2, #20]
 800191a:	4b13      	ldr	r3, [pc, #76]	; (8001968 <HAL_FSMC_MspInit+0x7c>)
 800191c:	695b      	ldr	r3, [r3, #20]
 800191e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001922:	607b      	str	r3, [r7, #4]
 8001924:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001926:	f64f 7380 	movw	r3, #65408	; 0xff80
 800192a:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800192c:	2302      	movs	r3, #2
 800192e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001930:	2303      	movs	r3, #3
 8001932:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001934:	f107 0308 	add.w	r3, r7, #8
 8001938:	4619      	mov	r1, r3
 800193a:	480c      	ldr	r0, [pc, #48]	; (800196c <HAL_FSMC_MspInit+0x80>)
 800193c:	f000 faee 	bl	8001f1c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001940:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 8001944:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001946:	2302      	movs	r3, #2
 8001948:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800194a:	2303      	movs	r3, #3
 800194c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800194e:	f107 0308 	add.w	r3, r7, #8
 8001952:	4619      	mov	r1, r3
 8001954:	4806      	ldr	r0, [pc, #24]	; (8001970 <HAL_FSMC_MspInit+0x84>)
 8001956:	f000 fae1 	bl	8001f1c <HAL_GPIO_Init>
 800195a:	e000      	b.n	800195e <HAL_FSMC_MspInit+0x72>
    return;
 800195c:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800195e:	3718      	adds	r7, #24
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	20000324 	.word	0x20000324
 8001968:	40021000 	.word	0x40021000
 800196c:	40011800 	.word	0x40011800
 8001970:	40011400 	.word	0x40011400

08001974 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 800197c:	f7ff ffb6 	bl	80018ec <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001980:	bf00      	nop
 8001982:	3708      	adds	r7, #8
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}

08001988 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800198c:	e7fe      	b.n	800198c <NMI_Handler+0x4>

0800198e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800198e:	b480      	push	{r7}
 8001990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001992:	e7fe      	b.n	8001992 <HardFault_Handler+0x4>

08001994 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001998:	e7fe      	b.n	8001998 <MemManage_Handler+0x4>

0800199a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800199a:	b480      	push	{r7}
 800199c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800199e:	e7fe      	b.n	800199e <BusFault_Handler+0x4>

080019a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019a4:	e7fe      	b.n	80019a4 <UsageFault_Handler+0x4>

080019a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019a6:	b480      	push	{r7}
 80019a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019aa:	bf00      	nop
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bc80      	pop	{r7}
 80019b0:	4770      	bx	lr

080019b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019b2:	b480      	push	{r7}
 80019b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019b6:	bf00      	nop
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bc80      	pop	{r7}
 80019bc:	4770      	bx	lr

080019be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019be:	b480      	push	{r7}
 80019c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019c2:	bf00      	nop
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bc80      	pop	{r7}
 80019c8:	4770      	bx	lr

080019ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019ca:	b580      	push	{r7, lr}
 80019cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019ce:	f000 f957 	bl	8001c80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019d2:	bf00      	nop
 80019d4:	bd80      	pop	{r7, pc}
	...

080019d8 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */
	int status = __HAL_GPIO_EXTI_GET_IT(GPIO_PIN_3);
 80019de:	4b0a      	ldr	r3, [pc, #40]	; (8001a08 <EXTI3_IRQHandler+0x30>)
 80019e0:	695b      	ldr	r3, [r3, #20]
 80019e2:	f003 0308 	and.w	r3, r3, #8
 80019e6:	607b      	str	r3, [r7, #4]
	if (status != RESET)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d005      	beq.n	80019fa <EXTI3_IRQHandler+0x22>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_3);
 80019ee:	4b06      	ldr	r3, [pc, #24]	; (8001a08 <EXTI3_IRQHandler+0x30>)
 80019f0:	2208      	movs	r2, #8
 80019f2:	615a      	str	r2, [r3, #20]
		HAL_GPIO_EXTI_Callback(GPIO_PIN_3);
 80019f4:	2008      	movs	r0, #8
 80019f6:	f000 fc55 	bl	80022a4 <HAL_GPIO_EXTI_Callback>
	}

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80019fa:	2008      	movs	r0, #8
 80019fc:	f000 fc3a 	bl	8002274 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001a00:	bf00      	nop
 8001a02:	3708      	adds	r7, #8
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	40010400 	.word	0x40010400

08001a0c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(K2_Btn_Pin);
 8001a10:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001a14:	f000 fc2e 	bl	8002274 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001a18:	bf00      	nop
 8001a1a:	bd80      	pop	{r7, pc}

08001a1c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
	return 1;
 8001a20:	2301      	movs	r3, #1
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bc80      	pop	{r7}
 8001a28:	4770      	bx	lr

08001a2a <_kill>:

int _kill(int pid, int sig)
{
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	b082      	sub	sp, #8
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	6078      	str	r0, [r7, #4]
 8001a32:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001a34:	f001 fe86 	bl	8003744 <__errno>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2216      	movs	r2, #22
 8001a3c:	601a      	str	r2, [r3, #0]
	return -1;
 8001a3e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3708      	adds	r7, #8
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}

08001a4a <_exit>:

void _exit (int status)
{
 8001a4a:	b580      	push	{r7, lr}
 8001a4c:	b082      	sub	sp, #8
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001a52:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001a56:	6878      	ldr	r0, [r7, #4]
 8001a58:	f7ff ffe7 	bl	8001a2a <_kill>
	while (1) {}		/* Make sure we hang here */
 8001a5c:	e7fe      	b.n	8001a5c <_exit+0x12>

08001a5e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b086      	sub	sp, #24
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	60f8      	str	r0, [r7, #12]
 8001a66:	60b9      	str	r1, [r7, #8]
 8001a68:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	617b      	str	r3, [r7, #20]
 8001a6e:	e00a      	b.n	8001a86 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001a70:	f3af 8000 	nop.w
 8001a74:	4601      	mov	r1, r0
 8001a76:	68bb      	ldr	r3, [r7, #8]
 8001a78:	1c5a      	adds	r2, r3, #1
 8001a7a:	60ba      	str	r2, [r7, #8]
 8001a7c:	b2ca      	uxtb	r2, r1
 8001a7e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	3301      	adds	r3, #1
 8001a84:	617b      	str	r3, [r7, #20]
 8001a86:	697a      	ldr	r2, [r7, #20]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	429a      	cmp	r2, r3
 8001a8c:	dbf0      	blt.n	8001a70 <_read+0x12>
	}

return len;
 8001a8e:	687b      	ldr	r3, [r7, #4]
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3718      	adds	r7, #24
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b086      	sub	sp, #24
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	60f8      	str	r0, [r7, #12]
 8001aa0:	60b9      	str	r1, [r7, #8]
 8001aa2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	617b      	str	r3, [r7, #20]
 8001aa8:	e009      	b.n	8001abe <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	1c5a      	adds	r2, r3, #1
 8001aae:	60ba      	str	r2, [r7, #8]
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	3301      	adds	r3, #1
 8001abc:	617b      	str	r3, [r7, #20]
 8001abe:	697a      	ldr	r2, [r7, #20]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	429a      	cmp	r2, r3
 8001ac4:	dbf1      	blt.n	8001aaa <_write+0x12>
	}
	return len;
 8001ac6:	687b      	ldr	r3, [r7, #4]
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3718      	adds	r7, #24
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <_close>:

int _close(int file)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
	return -1;
 8001ad8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	370c      	adds	r7, #12
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bc80      	pop	{r7}
 8001ae4:	4770      	bx	lr

08001ae6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ae6:	b480      	push	{r7}
 8001ae8:	b083      	sub	sp, #12
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	6078      	str	r0, [r7, #4]
 8001aee:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001af6:	605a      	str	r2, [r3, #4]
	return 0;
 8001af8:	2300      	movs	r3, #0
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bc80      	pop	{r7}
 8001b02:	4770      	bx	lr

08001b04 <_isatty>:

int _isatty(int file)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
	return 1;
 8001b0c:	2301      	movs	r3, #1
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	370c      	adds	r7, #12
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bc80      	pop	{r7}
 8001b16:	4770      	bx	lr

08001b18 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b085      	sub	sp, #20
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	60f8      	str	r0, [r7, #12]
 8001b20:	60b9      	str	r1, [r7, #8]
 8001b22:	607a      	str	r2, [r7, #4]
	return 0;
 8001b24:	2300      	movs	r3, #0
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3714      	adds	r7, #20
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bc80      	pop	{r7}
 8001b2e:	4770      	bx	lr

08001b30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b086      	sub	sp, #24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b38:	4a14      	ldr	r2, [pc, #80]	; (8001b8c <_sbrk+0x5c>)
 8001b3a:	4b15      	ldr	r3, [pc, #84]	; (8001b90 <_sbrk+0x60>)
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b44:	4b13      	ldr	r3, [pc, #76]	; (8001b94 <_sbrk+0x64>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d102      	bne.n	8001b52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b4c:	4b11      	ldr	r3, [pc, #68]	; (8001b94 <_sbrk+0x64>)
 8001b4e:	4a12      	ldr	r2, [pc, #72]	; (8001b98 <_sbrk+0x68>)
 8001b50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b52:	4b10      	ldr	r3, [pc, #64]	; (8001b94 <_sbrk+0x64>)
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	4413      	add	r3, r2
 8001b5a:	693a      	ldr	r2, [r7, #16]
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d207      	bcs.n	8001b70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b60:	f001 fdf0 	bl	8003744 <__errno>
 8001b64:	4603      	mov	r3, r0
 8001b66:	220c      	movs	r2, #12
 8001b68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b6a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001b6e:	e009      	b.n	8001b84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b70:	4b08      	ldr	r3, [pc, #32]	; (8001b94 <_sbrk+0x64>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b76:	4b07      	ldr	r3, [pc, #28]	; (8001b94 <_sbrk+0x64>)
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	4413      	add	r3, r2
 8001b7e:	4a05      	ldr	r2, [pc, #20]	; (8001b94 <_sbrk+0x64>)
 8001b80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b82:	68fb      	ldr	r3, [r7, #12]
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	3718      	adds	r7, #24
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	20010000 	.word	0x20010000
 8001b90:	00000400 	.word	0x00000400
 8001b94:	20000328 	.word	0x20000328
 8001b98:	20000340 	.word	0x20000340

08001b9c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ba0:	bf00      	nop
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bc80      	pop	{r7}
 8001ba6:	4770      	bx	lr

08001ba8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ba8:	f7ff fff8 	bl	8001b9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bac:	480b      	ldr	r0, [pc, #44]	; (8001bdc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001bae:	490c      	ldr	r1, [pc, #48]	; (8001be0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001bb0:	4a0c      	ldr	r2, [pc, #48]	; (8001be4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001bb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bb4:	e002      	b.n	8001bbc <LoopCopyDataInit>

08001bb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bba:	3304      	adds	r3, #4

08001bbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bc0:	d3f9      	bcc.n	8001bb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bc2:	4a09      	ldr	r2, [pc, #36]	; (8001be8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001bc4:	4c09      	ldr	r4, [pc, #36]	; (8001bec <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001bc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bc8:	e001      	b.n	8001bce <LoopFillZerobss>

08001bca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bcc:	3204      	adds	r2, #4

08001bce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bd0:	d3fb      	bcc.n	8001bca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bd2:	f001 fdbd 	bl	8003750 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001bd6:	f7ff fb23 	bl	8001220 <main>
  bx lr
 8001bda:	4770      	bx	lr
  ldr r0, =_sdata
 8001bdc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001be0:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001be4:	08006c0c 	.word	0x08006c0c
  ldr r2, =_sbss
 8001be8:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001bec:	20000340 	.word	0x20000340

08001bf0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001bf0:	e7fe      	b.n	8001bf0 <ADC1_2_IRQHandler>
	...

08001bf4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bf8:	4b08      	ldr	r3, [pc, #32]	; (8001c1c <HAL_Init+0x28>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a07      	ldr	r2, [pc, #28]	; (8001c1c <HAL_Init+0x28>)
 8001bfe:	f043 0310 	orr.w	r3, r3, #16
 8001c02:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c04:	2003      	movs	r0, #3
 8001c06:	f000 f947 	bl	8001e98 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c0a:	200f      	movs	r0, #15
 8001c0c:	f000 f808 	bl	8001c20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c10:	f7ff fd90 	bl	8001734 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c14:	2300      	movs	r3, #0
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	40022000 	.word	0x40022000

08001c20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c28:	4b12      	ldr	r3, [pc, #72]	; (8001c74 <HAL_InitTick+0x54>)
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	4b12      	ldr	r3, [pc, #72]	; (8001c78 <HAL_InitTick+0x58>)
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	4619      	mov	r1, r3
 8001c32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c36:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f000 f95f 	bl	8001f02 <HAL_SYSTICK_Config>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e00e      	b.n	8001c6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2b0f      	cmp	r3, #15
 8001c52:	d80a      	bhi.n	8001c6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c54:	2200      	movs	r2, #0
 8001c56:	6879      	ldr	r1, [r7, #4]
 8001c58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001c5c:	f000 f927 	bl	8001eae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c60:	4a06      	ldr	r2, [pc, #24]	; (8001c7c <HAL_InitTick+0x5c>)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c66:	2300      	movs	r3, #0
 8001c68:	e000      	b.n	8001c6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3708      	adds	r7, #8
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	20000000 	.word	0x20000000
 8001c78:	20000008 	.word	0x20000008
 8001c7c:	20000004 	.word	0x20000004

08001c80 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c84:	4b05      	ldr	r3, [pc, #20]	; (8001c9c <HAL_IncTick+0x1c>)
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	461a      	mov	r2, r3
 8001c8a:	4b05      	ldr	r3, [pc, #20]	; (8001ca0 <HAL_IncTick+0x20>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4413      	add	r3, r2
 8001c90:	4a03      	ldr	r2, [pc, #12]	; (8001ca0 <HAL_IncTick+0x20>)
 8001c92:	6013      	str	r3, [r2, #0]
}
 8001c94:	bf00      	nop
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bc80      	pop	{r7}
 8001c9a:	4770      	bx	lr
 8001c9c:	20000008 	.word	0x20000008
 8001ca0:	2000032c 	.word	0x2000032c

08001ca4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ca8:	4b02      	ldr	r3, [pc, #8]	; (8001cb4 <HAL_GetTick+0x10>)
 8001caa:	681b      	ldr	r3, [r3, #0]
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bc80      	pop	{r7}
 8001cb2:	4770      	bx	lr
 8001cb4:	2000032c 	.word	0x2000032c

08001cb8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b084      	sub	sp, #16
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cc0:	f7ff fff0 	bl	8001ca4 <HAL_GetTick>
 8001cc4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001cd0:	d005      	beq.n	8001cde <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cd2:	4b0a      	ldr	r3, [pc, #40]	; (8001cfc <HAL_Delay+0x44>)
 8001cd4:	781b      	ldrb	r3, [r3, #0]
 8001cd6:	461a      	mov	r2, r3
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	4413      	add	r3, r2
 8001cdc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cde:	bf00      	nop
 8001ce0:	f7ff ffe0 	bl	8001ca4 <HAL_GetTick>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	68fa      	ldr	r2, [r7, #12]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d8f7      	bhi.n	8001ce0 <HAL_Delay+0x28>
  {
  }
}
 8001cf0:	bf00      	nop
 8001cf2:	bf00      	nop
 8001cf4:	3710      	adds	r7, #16
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	20000008 	.word	0x20000008

08001d00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b085      	sub	sp, #20
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	f003 0307 	and.w	r3, r3, #7
 8001d0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d10:	4b0c      	ldr	r3, [pc, #48]	; (8001d44 <__NVIC_SetPriorityGrouping+0x44>)
 8001d12:	68db      	ldr	r3, [r3, #12]
 8001d14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d16:	68ba      	ldr	r2, [r7, #8]
 8001d18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d32:	4a04      	ldr	r2, [pc, #16]	; (8001d44 <__NVIC_SetPriorityGrouping+0x44>)
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	60d3      	str	r3, [r2, #12]
}
 8001d38:	bf00      	nop
 8001d3a:	3714      	adds	r7, #20
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bc80      	pop	{r7}
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop
 8001d44:	e000ed00 	.word	0xe000ed00

08001d48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d4c:	4b04      	ldr	r3, [pc, #16]	; (8001d60 <__NVIC_GetPriorityGrouping+0x18>)
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	0a1b      	lsrs	r3, r3, #8
 8001d52:	f003 0307 	and.w	r3, r3, #7
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bc80      	pop	{r7}
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop
 8001d60:	e000ed00 	.word	0xe000ed00

08001d64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b083      	sub	sp, #12
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	db0b      	blt.n	8001d8e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d76:	79fb      	ldrb	r3, [r7, #7]
 8001d78:	f003 021f 	and.w	r2, r3, #31
 8001d7c:	4906      	ldr	r1, [pc, #24]	; (8001d98 <__NVIC_EnableIRQ+0x34>)
 8001d7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d82:	095b      	lsrs	r3, r3, #5
 8001d84:	2001      	movs	r0, #1
 8001d86:	fa00 f202 	lsl.w	r2, r0, r2
 8001d8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d8e:	bf00      	nop
 8001d90:	370c      	adds	r7, #12
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bc80      	pop	{r7}
 8001d96:	4770      	bx	lr
 8001d98:	e000e100 	.word	0xe000e100

08001d9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	4603      	mov	r3, r0
 8001da4:	6039      	str	r1, [r7, #0]
 8001da6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001da8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	db0a      	blt.n	8001dc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	b2da      	uxtb	r2, r3
 8001db4:	490c      	ldr	r1, [pc, #48]	; (8001de8 <__NVIC_SetPriority+0x4c>)
 8001db6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dba:	0112      	lsls	r2, r2, #4
 8001dbc:	b2d2      	uxtb	r2, r2
 8001dbe:	440b      	add	r3, r1
 8001dc0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dc4:	e00a      	b.n	8001ddc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	b2da      	uxtb	r2, r3
 8001dca:	4908      	ldr	r1, [pc, #32]	; (8001dec <__NVIC_SetPriority+0x50>)
 8001dcc:	79fb      	ldrb	r3, [r7, #7]
 8001dce:	f003 030f 	and.w	r3, r3, #15
 8001dd2:	3b04      	subs	r3, #4
 8001dd4:	0112      	lsls	r2, r2, #4
 8001dd6:	b2d2      	uxtb	r2, r2
 8001dd8:	440b      	add	r3, r1
 8001dda:	761a      	strb	r2, [r3, #24]
}
 8001ddc:	bf00      	nop
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bc80      	pop	{r7}
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop
 8001de8:	e000e100 	.word	0xe000e100
 8001dec:	e000ed00 	.word	0xe000ed00

08001df0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b089      	sub	sp, #36	; 0x24
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	60f8      	str	r0, [r7, #12]
 8001df8:	60b9      	str	r1, [r7, #8]
 8001dfa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	f003 0307 	and.w	r3, r3, #7
 8001e02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	f1c3 0307 	rsb	r3, r3, #7
 8001e0a:	2b04      	cmp	r3, #4
 8001e0c:	bf28      	it	cs
 8001e0e:	2304      	movcs	r3, #4
 8001e10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	3304      	adds	r3, #4
 8001e16:	2b06      	cmp	r3, #6
 8001e18:	d902      	bls.n	8001e20 <NVIC_EncodePriority+0x30>
 8001e1a:	69fb      	ldr	r3, [r7, #28]
 8001e1c:	3b03      	subs	r3, #3
 8001e1e:	e000      	b.n	8001e22 <NVIC_EncodePriority+0x32>
 8001e20:	2300      	movs	r3, #0
 8001e22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e24:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001e28:	69bb      	ldr	r3, [r7, #24]
 8001e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2e:	43da      	mvns	r2, r3
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	401a      	ands	r2, r3
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e38:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e42:	43d9      	mvns	r1, r3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e48:	4313      	orrs	r3, r2
         );
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3724      	adds	r7, #36	; 0x24
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bc80      	pop	{r7}
 8001e52:	4770      	bx	lr

08001e54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	3b01      	subs	r3, #1
 8001e60:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e64:	d301      	bcc.n	8001e6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e66:	2301      	movs	r3, #1
 8001e68:	e00f      	b.n	8001e8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e6a:	4a0a      	ldr	r2, [pc, #40]	; (8001e94 <SysTick_Config+0x40>)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	3b01      	subs	r3, #1
 8001e70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e72:	210f      	movs	r1, #15
 8001e74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e78:	f7ff ff90 	bl	8001d9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e7c:	4b05      	ldr	r3, [pc, #20]	; (8001e94 <SysTick_Config+0x40>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e82:	4b04      	ldr	r3, [pc, #16]	; (8001e94 <SysTick_Config+0x40>)
 8001e84:	2207      	movs	r2, #7
 8001e86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e88:	2300      	movs	r3, #0
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	3708      	adds	r7, #8
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	e000e010 	.word	0xe000e010

08001e98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ea0:	6878      	ldr	r0, [r7, #4]
 8001ea2:	f7ff ff2d 	bl	8001d00 <__NVIC_SetPriorityGrouping>
}
 8001ea6:	bf00      	nop
 8001ea8:	3708      	adds	r7, #8
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}

08001eae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001eae:	b580      	push	{r7, lr}
 8001eb0:	b086      	sub	sp, #24
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	60b9      	str	r1, [r7, #8]
 8001eb8:	607a      	str	r2, [r7, #4]
 8001eba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ec0:	f7ff ff42 	bl	8001d48 <__NVIC_GetPriorityGrouping>
 8001ec4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	68b9      	ldr	r1, [r7, #8]
 8001eca:	6978      	ldr	r0, [r7, #20]
 8001ecc:	f7ff ff90 	bl	8001df0 <NVIC_EncodePriority>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ed6:	4611      	mov	r1, r2
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7ff ff5f 	bl	8001d9c <__NVIC_SetPriority>
}
 8001ede:	bf00      	nop
 8001ee0:	3718      	adds	r7, #24
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}

08001ee6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ee6:	b580      	push	{r7, lr}
 8001ee8:	b082      	sub	sp, #8
 8001eea:	af00      	add	r7, sp, #0
 8001eec:	4603      	mov	r3, r0
 8001eee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ef0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7ff ff35 	bl	8001d64 <__NVIC_EnableIRQ>
}
 8001efa:	bf00      	nop
 8001efc:	3708      	adds	r7, #8
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}

08001f02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f02:	b580      	push	{r7, lr}
 8001f04:	b082      	sub	sp, #8
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f7ff ffa2 	bl	8001e54 <SysTick_Config>
 8001f10:	4603      	mov	r3, r0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
	...

08001f1c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b08b      	sub	sp, #44	; 0x2c
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
 8001f24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f26:	2300      	movs	r3, #0
 8001f28:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f2e:	e179      	b.n	8002224 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001f30:	2201      	movs	r2, #1
 8001f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f34:	fa02 f303 	lsl.w	r3, r2, r3
 8001f38:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	69fa      	ldr	r2, [r7, #28]
 8001f40:	4013      	ands	r3, r2
 8001f42:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f44:	69ba      	ldr	r2, [r7, #24]
 8001f46:	69fb      	ldr	r3, [r7, #28]
 8001f48:	429a      	cmp	r2, r3
 8001f4a:	f040 8168 	bne.w	800221e <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	4a96      	ldr	r2, [pc, #600]	; (80021ac <HAL_GPIO_Init+0x290>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d05e      	beq.n	8002016 <HAL_GPIO_Init+0xfa>
 8001f58:	4a94      	ldr	r2, [pc, #592]	; (80021ac <HAL_GPIO_Init+0x290>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d875      	bhi.n	800204a <HAL_GPIO_Init+0x12e>
 8001f5e:	4a94      	ldr	r2, [pc, #592]	; (80021b0 <HAL_GPIO_Init+0x294>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d058      	beq.n	8002016 <HAL_GPIO_Init+0xfa>
 8001f64:	4a92      	ldr	r2, [pc, #584]	; (80021b0 <HAL_GPIO_Init+0x294>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d86f      	bhi.n	800204a <HAL_GPIO_Init+0x12e>
 8001f6a:	4a92      	ldr	r2, [pc, #584]	; (80021b4 <HAL_GPIO_Init+0x298>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d052      	beq.n	8002016 <HAL_GPIO_Init+0xfa>
 8001f70:	4a90      	ldr	r2, [pc, #576]	; (80021b4 <HAL_GPIO_Init+0x298>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d869      	bhi.n	800204a <HAL_GPIO_Init+0x12e>
 8001f76:	4a90      	ldr	r2, [pc, #576]	; (80021b8 <HAL_GPIO_Init+0x29c>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d04c      	beq.n	8002016 <HAL_GPIO_Init+0xfa>
 8001f7c:	4a8e      	ldr	r2, [pc, #568]	; (80021b8 <HAL_GPIO_Init+0x29c>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d863      	bhi.n	800204a <HAL_GPIO_Init+0x12e>
 8001f82:	4a8e      	ldr	r2, [pc, #568]	; (80021bc <HAL_GPIO_Init+0x2a0>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d046      	beq.n	8002016 <HAL_GPIO_Init+0xfa>
 8001f88:	4a8c      	ldr	r2, [pc, #560]	; (80021bc <HAL_GPIO_Init+0x2a0>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d85d      	bhi.n	800204a <HAL_GPIO_Init+0x12e>
 8001f8e:	2b12      	cmp	r3, #18
 8001f90:	d82a      	bhi.n	8001fe8 <HAL_GPIO_Init+0xcc>
 8001f92:	2b12      	cmp	r3, #18
 8001f94:	d859      	bhi.n	800204a <HAL_GPIO_Init+0x12e>
 8001f96:	a201      	add	r2, pc, #4	; (adr r2, 8001f9c <HAL_GPIO_Init+0x80>)
 8001f98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f9c:	08002017 	.word	0x08002017
 8001fa0:	08001ff1 	.word	0x08001ff1
 8001fa4:	08002003 	.word	0x08002003
 8001fa8:	08002045 	.word	0x08002045
 8001fac:	0800204b 	.word	0x0800204b
 8001fb0:	0800204b 	.word	0x0800204b
 8001fb4:	0800204b 	.word	0x0800204b
 8001fb8:	0800204b 	.word	0x0800204b
 8001fbc:	0800204b 	.word	0x0800204b
 8001fc0:	0800204b 	.word	0x0800204b
 8001fc4:	0800204b 	.word	0x0800204b
 8001fc8:	0800204b 	.word	0x0800204b
 8001fcc:	0800204b 	.word	0x0800204b
 8001fd0:	0800204b 	.word	0x0800204b
 8001fd4:	0800204b 	.word	0x0800204b
 8001fd8:	0800204b 	.word	0x0800204b
 8001fdc:	0800204b 	.word	0x0800204b
 8001fe0:	08001ff9 	.word	0x08001ff9
 8001fe4:	0800200d 	.word	0x0800200d
 8001fe8:	4a75      	ldr	r2, [pc, #468]	; (80021c0 <HAL_GPIO_Init+0x2a4>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d013      	beq.n	8002016 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001fee:	e02c      	b.n	800204a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	623b      	str	r3, [r7, #32]
          break;
 8001ff6:	e029      	b.n	800204c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	3304      	adds	r3, #4
 8001ffe:	623b      	str	r3, [r7, #32]
          break;
 8002000:	e024      	b.n	800204c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	68db      	ldr	r3, [r3, #12]
 8002006:	3308      	adds	r3, #8
 8002008:	623b      	str	r3, [r7, #32]
          break;
 800200a:	e01f      	b.n	800204c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	68db      	ldr	r3, [r3, #12]
 8002010:	330c      	adds	r3, #12
 8002012:	623b      	str	r3, [r7, #32]
          break;
 8002014:	e01a      	b.n	800204c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	689b      	ldr	r3, [r3, #8]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d102      	bne.n	8002024 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800201e:	2304      	movs	r3, #4
 8002020:	623b      	str	r3, [r7, #32]
          break;
 8002022:	e013      	b.n	800204c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	2b01      	cmp	r3, #1
 800202a:	d105      	bne.n	8002038 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800202c:	2308      	movs	r3, #8
 800202e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	69fa      	ldr	r2, [r7, #28]
 8002034:	611a      	str	r2, [r3, #16]
          break;
 8002036:	e009      	b.n	800204c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002038:	2308      	movs	r3, #8
 800203a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	69fa      	ldr	r2, [r7, #28]
 8002040:	615a      	str	r2, [r3, #20]
          break;
 8002042:	e003      	b.n	800204c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002044:	2300      	movs	r3, #0
 8002046:	623b      	str	r3, [r7, #32]
          break;
 8002048:	e000      	b.n	800204c <HAL_GPIO_Init+0x130>
          break;
 800204a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800204c:	69bb      	ldr	r3, [r7, #24]
 800204e:	2bff      	cmp	r3, #255	; 0xff
 8002050:	d801      	bhi.n	8002056 <HAL_GPIO_Init+0x13a>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	e001      	b.n	800205a <HAL_GPIO_Init+0x13e>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	3304      	adds	r3, #4
 800205a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800205c:	69bb      	ldr	r3, [r7, #24]
 800205e:	2bff      	cmp	r3, #255	; 0xff
 8002060:	d802      	bhi.n	8002068 <HAL_GPIO_Init+0x14c>
 8002062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	e002      	b.n	800206e <HAL_GPIO_Init+0x152>
 8002068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800206a:	3b08      	subs	r3, #8
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	210f      	movs	r1, #15
 8002076:	693b      	ldr	r3, [r7, #16]
 8002078:	fa01 f303 	lsl.w	r3, r1, r3
 800207c:	43db      	mvns	r3, r3
 800207e:	401a      	ands	r2, r3
 8002080:	6a39      	ldr	r1, [r7, #32]
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	fa01 f303 	lsl.w	r3, r1, r3
 8002088:	431a      	orrs	r2, r3
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002096:	2b00      	cmp	r3, #0
 8002098:	f000 80c1 	beq.w	800221e <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800209c:	4b49      	ldr	r3, [pc, #292]	; (80021c4 <HAL_GPIO_Init+0x2a8>)
 800209e:	699b      	ldr	r3, [r3, #24]
 80020a0:	4a48      	ldr	r2, [pc, #288]	; (80021c4 <HAL_GPIO_Init+0x2a8>)
 80020a2:	f043 0301 	orr.w	r3, r3, #1
 80020a6:	6193      	str	r3, [r2, #24]
 80020a8:	4b46      	ldr	r3, [pc, #280]	; (80021c4 <HAL_GPIO_Init+0x2a8>)
 80020aa:	699b      	ldr	r3, [r3, #24]
 80020ac:	f003 0301 	and.w	r3, r3, #1
 80020b0:	60bb      	str	r3, [r7, #8]
 80020b2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80020b4:	4a44      	ldr	r2, [pc, #272]	; (80021c8 <HAL_GPIO_Init+0x2ac>)
 80020b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020b8:	089b      	lsrs	r3, r3, #2
 80020ba:	3302      	adds	r3, #2
 80020bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020c0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80020c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c4:	f003 0303 	and.w	r3, r3, #3
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	220f      	movs	r2, #15
 80020cc:	fa02 f303 	lsl.w	r3, r2, r3
 80020d0:	43db      	mvns	r3, r3
 80020d2:	68fa      	ldr	r2, [r7, #12]
 80020d4:	4013      	ands	r3, r2
 80020d6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	4a3c      	ldr	r2, [pc, #240]	; (80021cc <HAL_GPIO_Init+0x2b0>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d01f      	beq.n	8002120 <HAL_GPIO_Init+0x204>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	4a3b      	ldr	r2, [pc, #236]	; (80021d0 <HAL_GPIO_Init+0x2b4>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d019      	beq.n	800211c <HAL_GPIO_Init+0x200>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	4a3a      	ldr	r2, [pc, #232]	; (80021d4 <HAL_GPIO_Init+0x2b8>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d013      	beq.n	8002118 <HAL_GPIO_Init+0x1fc>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	4a39      	ldr	r2, [pc, #228]	; (80021d8 <HAL_GPIO_Init+0x2bc>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d00d      	beq.n	8002114 <HAL_GPIO_Init+0x1f8>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	4a38      	ldr	r2, [pc, #224]	; (80021dc <HAL_GPIO_Init+0x2c0>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d007      	beq.n	8002110 <HAL_GPIO_Init+0x1f4>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	4a37      	ldr	r2, [pc, #220]	; (80021e0 <HAL_GPIO_Init+0x2c4>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d101      	bne.n	800210c <HAL_GPIO_Init+0x1f0>
 8002108:	2305      	movs	r3, #5
 800210a:	e00a      	b.n	8002122 <HAL_GPIO_Init+0x206>
 800210c:	2306      	movs	r3, #6
 800210e:	e008      	b.n	8002122 <HAL_GPIO_Init+0x206>
 8002110:	2304      	movs	r3, #4
 8002112:	e006      	b.n	8002122 <HAL_GPIO_Init+0x206>
 8002114:	2303      	movs	r3, #3
 8002116:	e004      	b.n	8002122 <HAL_GPIO_Init+0x206>
 8002118:	2302      	movs	r3, #2
 800211a:	e002      	b.n	8002122 <HAL_GPIO_Init+0x206>
 800211c:	2301      	movs	r3, #1
 800211e:	e000      	b.n	8002122 <HAL_GPIO_Init+0x206>
 8002120:	2300      	movs	r3, #0
 8002122:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002124:	f002 0203 	and.w	r2, r2, #3
 8002128:	0092      	lsls	r2, r2, #2
 800212a:	4093      	lsls	r3, r2
 800212c:	68fa      	ldr	r2, [r7, #12]
 800212e:	4313      	orrs	r3, r2
 8002130:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002132:	4925      	ldr	r1, [pc, #148]	; (80021c8 <HAL_GPIO_Init+0x2ac>)
 8002134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002136:	089b      	lsrs	r3, r3, #2
 8002138:	3302      	adds	r3, #2
 800213a:	68fa      	ldr	r2, [r7, #12]
 800213c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002148:	2b00      	cmp	r3, #0
 800214a:	d006      	beq.n	800215a <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800214c:	4b25      	ldr	r3, [pc, #148]	; (80021e4 <HAL_GPIO_Init+0x2c8>)
 800214e:	689a      	ldr	r2, [r3, #8]
 8002150:	4924      	ldr	r1, [pc, #144]	; (80021e4 <HAL_GPIO_Init+0x2c8>)
 8002152:	69bb      	ldr	r3, [r7, #24]
 8002154:	4313      	orrs	r3, r2
 8002156:	608b      	str	r3, [r1, #8]
 8002158:	e006      	b.n	8002168 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800215a:	4b22      	ldr	r3, [pc, #136]	; (80021e4 <HAL_GPIO_Init+0x2c8>)
 800215c:	689a      	ldr	r2, [r3, #8]
 800215e:	69bb      	ldr	r3, [r7, #24]
 8002160:	43db      	mvns	r3, r3
 8002162:	4920      	ldr	r1, [pc, #128]	; (80021e4 <HAL_GPIO_Init+0x2c8>)
 8002164:	4013      	ands	r3, r2
 8002166:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002170:	2b00      	cmp	r3, #0
 8002172:	d006      	beq.n	8002182 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002174:	4b1b      	ldr	r3, [pc, #108]	; (80021e4 <HAL_GPIO_Init+0x2c8>)
 8002176:	68da      	ldr	r2, [r3, #12]
 8002178:	491a      	ldr	r1, [pc, #104]	; (80021e4 <HAL_GPIO_Init+0x2c8>)
 800217a:	69bb      	ldr	r3, [r7, #24]
 800217c:	4313      	orrs	r3, r2
 800217e:	60cb      	str	r3, [r1, #12]
 8002180:	e006      	b.n	8002190 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002182:	4b18      	ldr	r3, [pc, #96]	; (80021e4 <HAL_GPIO_Init+0x2c8>)
 8002184:	68da      	ldr	r2, [r3, #12]
 8002186:	69bb      	ldr	r3, [r7, #24]
 8002188:	43db      	mvns	r3, r3
 800218a:	4916      	ldr	r1, [pc, #88]	; (80021e4 <HAL_GPIO_Init+0x2c8>)
 800218c:	4013      	ands	r3, r2
 800218e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002198:	2b00      	cmp	r3, #0
 800219a:	d025      	beq.n	80021e8 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800219c:	4b11      	ldr	r3, [pc, #68]	; (80021e4 <HAL_GPIO_Init+0x2c8>)
 800219e:	685a      	ldr	r2, [r3, #4]
 80021a0:	4910      	ldr	r1, [pc, #64]	; (80021e4 <HAL_GPIO_Init+0x2c8>)
 80021a2:	69bb      	ldr	r3, [r7, #24]
 80021a4:	4313      	orrs	r3, r2
 80021a6:	604b      	str	r3, [r1, #4]
 80021a8:	e025      	b.n	80021f6 <HAL_GPIO_Init+0x2da>
 80021aa:	bf00      	nop
 80021ac:	10320000 	.word	0x10320000
 80021b0:	10310000 	.word	0x10310000
 80021b4:	10220000 	.word	0x10220000
 80021b8:	10210000 	.word	0x10210000
 80021bc:	10120000 	.word	0x10120000
 80021c0:	10110000 	.word	0x10110000
 80021c4:	40021000 	.word	0x40021000
 80021c8:	40010000 	.word	0x40010000
 80021cc:	40010800 	.word	0x40010800
 80021d0:	40010c00 	.word	0x40010c00
 80021d4:	40011000 	.word	0x40011000
 80021d8:	40011400 	.word	0x40011400
 80021dc:	40011800 	.word	0x40011800
 80021e0:	40011c00 	.word	0x40011c00
 80021e4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80021e8:	4b15      	ldr	r3, [pc, #84]	; (8002240 <HAL_GPIO_Init+0x324>)
 80021ea:	685a      	ldr	r2, [r3, #4]
 80021ec:	69bb      	ldr	r3, [r7, #24]
 80021ee:	43db      	mvns	r3, r3
 80021f0:	4913      	ldr	r1, [pc, #76]	; (8002240 <HAL_GPIO_Init+0x324>)
 80021f2:	4013      	ands	r3, r2
 80021f4:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d006      	beq.n	8002210 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002202:	4b0f      	ldr	r3, [pc, #60]	; (8002240 <HAL_GPIO_Init+0x324>)
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	490e      	ldr	r1, [pc, #56]	; (8002240 <HAL_GPIO_Init+0x324>)
 8002208:	69bb      	ldr	r3, [r7, #24]
 800220a:	4313      	orrs	r3, r2
 800220c:	600b      	str	r3, [r1, #0]
 800220e:	e006      	b.n	800221e <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002210:	4b0b      	ldr	r3, [pc, #44]	; (8002240 <HAL_GPIO_Init+0x324>)
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	69bb      	ldr	r3, [r7, #24]
 8002216:	43db      	mvns	r3, r3
 8002218:	4909      	ldr	r1, [pc, #36]	; (8002240 <HAL_GPIO_Init+0x324>)
 800221a:	4013      	ands	r3, r2
 800221c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800221e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002220:	3301      	adds	r3, #1
 8002222:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800222a:	fa22 f303 	lsr.w	r3, r2, r3
 800222e:	2b00      	cmp	r3, #0
 8002230:	f47f ae7e 	bne.w	8001f30 <HAL_GPIO_Init+0x14>
  }
}
 8002234:	bf00      	nop
 8002236:	bf00      	nop
 8002238:	372c      	adds	r7, #44	; 0x2c
 800223a:	46bd      	mov	sp, r7
 800223c:	bc80      	pop	{r7}
 800223e:	4770      	bx	lr
 8002240:	40010400 	.word	0x40010400

08002244 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	460b      	mov	r3, r1
 800224e:	807b      	strh	r3, [r7, #2]
 8002250:	4613      	mov	r3, r2
 8002252:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002254:	787b      	ldrb	r3, [r7, #1]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d003      	beq.n	8002262 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800225a:	887a      	ldrh	r2, [r7, #2]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002260:	e003      	b.n	800226a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002262:	887b      	ldrh	r3, [r7, #2]
 8002264:	041a      	lsls	r2, r3, #16
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	611a      	str	r2, [r3, #16]
}
 800226a:	bf00      	nop
 800226c:	370c      	adds	r7, #12
 800226e:	46bd      	mov	sp, r7
 8002270:	bc80      	pop	{r7}
 8002272:	4770      	bx	lr

08002274 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b082      	sub	sp, #8
 8002278:	af00      	add	r7, sp, #0
 800227a:	4603      	mov	r3, r0
 800227c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800227e:	4b08      	ldr	r3, [pc, #32]	; (80022a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002280:	695a      	ldr	r2, [r3, #20]
 8002282:	88fb      	ldrh	r3, [r7, #6]
 8002284:	4013      	ands	r3, r2
 8002286:	2b00      	cmp	r3, #0
 8002288:	d006      	beq.n	8002298 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800228a:	4a05      	ldr	r2, [pc, #20]	; (80022a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800228c:	88fb      	ldrh	r3, [r7, #6]
 800228e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002290:	88fb      	ldrh	r3, [r7, #6]
 8002292:	4618      	mov	r0, r3
 8002294:	f000 f806 	bl	80022a4 <HAL_GPIO_EXTI_Callback>
  }
}
 8002298:	bf00      	nop
 800229a:	3708      	adds	r7, #8
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	40010400 	.word	0x40010400

080022a4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	4603      	mov	r3, r0
 80022ac:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80022ae:	bf00      	nop
 80022b0:	370c      	adds	r7, #12
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bc80      	pop	{r7}
 80022b6:	4770      	bx	lr

080022b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d101      	bne.n	80022ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e12b      	b.n	8002522 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d106      	bne.n	80022e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2200      	movs	r2, #0
 80022da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80022de:	6878      	ldr	r0, [r7, #4]
 80022e0:	f7ff fa5a 	bl	8001798 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2224      	movs	r2, #36	; 0x24
 80022e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f022 0201 	bic.w	r2, r2, #1
 80022fa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800230a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800231a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800231c:	f000 fcda 	bl	8002cd4 <HAL_RCC_GetPCLK1Freq>
 8002320:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	4a81      	ldr	r2, [pc, #516]	; (800252c <HAL_I2C_Init+0x274>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d807      	bhi.n	800233c <HAL_I2C_Init+0x84>
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	4a80      	ldr	r2, [pc, #512]	; (8002530 <HAL_I2C_Init+0x278>)
 8002330:	4293      	cmp	r3, r2
 8002332:	bf94      	ite	ls
 8002334:	2301      	movls	r3, #1
 8002336:	2300      	movhi	r3, #0
 8002338:	b2db      	uxtb	r3, r3
 800233a:	e006      	b.n	800234a <HAL_I2C_Init+0x92>
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	4a7d      	ldr	r2, [pc, #500]	; (8002534 <HAL_I2C_Init+0x27c>)
 8002340:	4293      	cmp	r3, r2
 8002342:	bf94      	ite	ls
 8002344:	2301      	movls	r3, #1
 8002346:	2300      	movhi	r3, #0
 8002348:	b2db      	uxtb	r3, r3
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e0e7      	b.n	8002522 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	4a78      	ldr	r2, [pc, #480]	; (8002538 <HAL_I2C_Init+0x280>)
 8002356:	fba2 2303 	umull	r2, r3, r2, r3
 800235a:	0c9b      	lsrs	r3, r3, #18
 800235c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	68ba      	ldr	r2, [r7, #8]
 800236e:	430a      	orrs	r2, r1
 8002370:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	6a1b      	ldr	r3, [r3, #32]
 8002378:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	4a6a      	ldr	r2, [pc, #424]	; (800252c <HAL_I2C_Init+0x274>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d802      	bhi.n	800238c <HAL_I2C_Init+0xd4>
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	3301      	adds	r3, #1
 800238a:	e009      	b.n	80023a0 <HAL_I2C_Init+0xe8>
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002392:	fb02 f303 	mul.w	r3, r2, r3
 8002396:	4a69      	ldr	r2, [pc, #420]	; (800253c <HAL_I2C_Init+0x284>)
 8002398:	fba2 2303 	umull	r2, r3, r2, r3
 800239c:	099b      	lsrs	r3, r3, #6
 800239e:	3301      	adds	r3, #1
 80023a0:	687a      	ldr	r2, [r7, #4]
 80023a2:	6812      	ldr	r2, [r2, #0]
 80023a4:	430b      	orrs	r3, r1
 80023a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	69db      	ldr	r3, [r3, #28]
 80023ae:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80023b2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	495c      	ldr	r1, [pc, #368]	; (800252c <HAL_I2C_Init+0x274>)
 80023bc:	428b      	cmp	r3, r1
 80023be:	d819      	bhi.n	80023f4 <HAL_I2C_Init+0x13c>
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	1e59      	subs	r1, r3, #1
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	005b      	lsls	r3, r3, #1
 80023ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80023ce:	1c59      	adds	r1, r3, #1
 80023d0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80023d4:	400b      	ands	r3, r1
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d00a      	beq.n	80023f0 <HAL_I2C_Init+0x138>
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	1e59      	subs	r1, r3, #1
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	005b      	lsls	r3, r3, #1
 80023e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80023e8:	3301      	adds	r3, #1
 80023ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023ee:	e051      	b.n	8002494 <HAL_I2C_Init+0x1dc>
 80023f0:	2304      	movs	r3, #4
 80023f2:	e04f      	b.n	8002494 <HAL_I2C_Init+0x1dc>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d111      	bne.n	8002420 <HAL_I2C_Init+0x168>
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	1e58      	subs	r0, r3, #1
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6859      	ldr	r1, [r3, #4]
 8002404:	460b      	mov	r3, r1
 8002406:	005b      	lsls	r3, r3, #1
 8002408:	440b      	add	r3, r1
 800240a:	fbb0 f3f3 	udiv	r3, r0, r3
 800240e:	3301      	adds	r3, #1
 8002410:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002414:	2b00      	cmp	r3, #0
 8002416:	bf0c      	ite	eq
 8002418:	2301      	moveq	r3, #1
 800241a:	2300      	movne	r3, #0
 800241c:	b2db      	uxtb	r3, r3
 800241e:	e012      	b.n	8002446 <HAL_I2C_Init+0x18e>
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	1e58      	subs	r0, r3, #1
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6859      	ldr	r1, [r3, #4]
 8002428:	460b      	mov	r3, r1
 800242a:	009b      	lsls	r3, r3, #2
 800242c:	440b      	add	r3, r1
 800242e:	0099      	lsls	r1, r3, #2
 8002430:	440b      	add	r3, r1
 8002432:	fbb0 f3f3 	udiv	r3, r0, r3
 8002436:	3301      	adds	r3, #1
 8002438:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800243c:	2b00      	cmp	r3, #0
 800243e:	bf0c      	ite	eq
 8002440:	2301      	moveq	r3, #1
 8002442:	2300      	movne	r3, #0
 8002444:	b2db      	uxtb	r3, r3
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <HAL_I2C_Init+0x196>
 800244a:	2301      	movs	r3, #1
 800244c:	e022      	b.n	8002494 <HAL_I2C_Init+0x1dc>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d10e      	bne.n	8002474 <HAL_I2C_Init+0x1bc>
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	1e58      	subs	r0, r3, #1
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6859      	ldr	r1, [r3, #4]
 800245e:	460b      	mov	r3, r1
 8002460:	005b      	lsls	r3, r3, #1
 8002462:	440b      	add	r3, r1
 8002464:	fbb0 f3f3 	udiv	r3, r0, r3
 8002468:	3301      	adds	r3, #1
 800246a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800246e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002472:	e00f      	b.n	8002494 <HAL_I2C_Init+0x1dc>
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	1e58      	subs	r0, r3, #1
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6859      	ldr	r1, [r3, #4]
 800247c:	460b      	mov	r3, r1
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	440b      	add	r3, r1
 8002482:	0099      	lsls	r1, r3, #2
 8002484:	440b      	add	r3, r1
 8002486:	fbb0 f3f3 	udiv	r3, r0, r3
 800248a:	3301      	adds	r3, #1
 800248c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002490:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002494:	6879      	ldr	r1, [r7, #4]
 8002496:	6809      	ldr	r1, [r1, #0]
 8002498:	4313      	orrs	r3, r2
 800249a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	69da      	ldr	r2, [r3, #28]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6a1b      	ldr	r3, [r3, #32]
 80024ae:	431a      	orrs	r2, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	430a      	orrs	r2, r1
 80024b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80024c2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80024c6:	687a      	ldr	r2, [r7, #4]
 80024c8:	6911      	ldr	r1, [r2, #16]
 80024ca:	687a      	ldr	r2, [r7, #4]
 80024cc:	68d2      	ldr	r2, [r2, #12]
 80024ce:	4311      	orrs	r1, r2
 80024d0:	687a      	ldr	r2, [r7, #4]
 80024d2:	6812      	ldr	r2, [r2, #0]
 80024d4:	430b      	orrs	r3, r1
 80024d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	68db      	ldr	r3, [r3, #12]
 80024de:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	695a      	ldr	r2, [r3, #20]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	699b      	ldr	r3, [r3, #24]
 80024ea:	431a      	orrs	r2, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	430a      	orrs	r2, r1
 80024f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f042 0201 	orr.w	r2, r2, #1
 8002502:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2200      	movs	r2, #0
 8002508:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2220      	movs	r2, #32
 800250e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2200      	movs	r2, #0
 8002516:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2200      	movs	r2, #0
 800251c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002520:	2300      	movs	r3, #0
}
 8002522:	4618      	mov	r0, r3
 8002524:	3710      	adds	r7, #16
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	000186a0 	.word	0x000186a0
 8002530:	001e847f 	.word	0x001e847f
 8002534:	003d08ff 	.word	0x003d08ff
 8002538:	431bde83 	.word	0x431bde83
 800253c:	10624dd3 	.word	0x10624dd3

08002540 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b086      	sub	sp, #24
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d101      	bne.n	8002552 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e272      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 0301 	and.w	r3, r3, #1
 800255a:	2b00      	cmp	r3, #0
 800255c:	f000 8087 	beq.w	800266e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002560:	4b92      	ldr	r3, [pc, #584]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	f003 030c 	and.w	r3, r3, #12
 8002568:	2b04      	cmp	r3, #4
 800256a:	d00c      	beq.n	8002586 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800256c:	4b8f      	ldr	r3, [pc, #572]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	f003 030c 	and.w	r3, r3, #12
 8002574:	2b08      	cmp	r3, #8
 8002576:	d112      	bne.n	800259e <HAL_RCC_OscConfig+0x5e>
 8002578:	4b8c      	ldr	r3, [pc, #560]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002580:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002584:	d10b      	bne.n	800259e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002586:	4b89      	ldr	r3, [pc, #548]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800258e:	2b00      	cmp	r3, #0
 8002590:	d06c      	beq.n	800266c <HAL_RCC_OscConfig+0x12c>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d168      	bne.n	800266c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e24c      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025a6:	d106      	bne.n	80025b6 <HAL_RCC_OscConfig+0x76>
 80025a8:	4b80      	ldr	r3, [pc, #512]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a7f      	ldr	r2, [pc, #508]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 80025ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025b2:	6013      	str	r3, [r2, #0]
 80025b4:	e02e      	b.n	8002614 <HAL_RCC_OscConfig+0xd4>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d10c      	bne.n	80025d8 <HAL_RCC_OscConfig+0x98>
 80025be:	4b7b      	ldr	r3, [pc, #492]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a7a      	ldr	r2, [pc, #488]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 80025c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025c8:	6013      	str	r3, [r2, #0]
 80025ca:	4b78      	ldr	r3, [pc, #480]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a77      	ldr	r2, [pc, #476]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 80025d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025d4:	6013      	str	r3, [r2, #0]
 80025d6:	e01d      	b.n	8002614 <HAL_RCC_OscConfig+0xd4>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025e0:	d10c      	bne.n	80025fc <HAL_RCC_OscConfig+0xbc>
 80025e2:	4b72      	ldr	r3, [pc, #456]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a71      	ldr	r2, [pc, #452]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 80025e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025ec:	6013      	str	r3, [r2, #0]
 80025ee:	4b6f      	ldr	r3, [pc, #444]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a6e      	ldr	r2, [pc, #440]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 80025f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025f8:	6013      	str	r3, [r2, #0]
 80025fa:	e00b      	b.n	8002614 <HAL_RCC_OscConfig+0xd4>
 80025fc:	4b6b      	ldr	r3, [pc, #428]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a6a      	ldr	r2, [pc, #424]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 8002602:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002606:	6013      	str	r3, [r2, #0]
 8002608:	4b68      	ldr	r3, [pc, #416]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a67      	ldr	r2, [pc, #412]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 800260e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002612:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d013      	beq.n	8002644 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800261c:	f7ff fb42 	bl	8001ca4 <HAL_GetTick>
 8002620:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002622:	e008      	b.n	8002636 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002624:	f7ff fb3e 	bl	8001ca4 <HAL_GetTick>
 8002628:	4602      	mov	r2, r0
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	1ad3      	subs	r3, r2, r3
 800262e:	2b64      	cmp	r3, #100	; 0x64
 8002630:	d901      	bls.n	8002636 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002632:	2303      	movs	r3, #3
 8002634:	e200      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002636:	4b5d      	ldr	r3, [pc, #372]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d0f0      	beq.n	8002624 <HAL_RCC_OscConfig+0xe4>
 8002642:	e014      	b.n	800266e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002644:	f7ff fb2e 	bl	8001ca4 <HAL_GetTick>
 8002648:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800264a:	e008      	b.n	800265e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800264c:	f7ff fb2a 	bl	8001ca4 <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	2b64      	cmp	r3, #100	; 0x64
 8002658:	d901      	bls.n	800265e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800265a:	2303      	movs	r3, #3
 800265c:	e1ec      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800265e:	4b53      	ldr	r3, [pc, #332]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d1f0      	bne.n	800264c <HAL_RCC_OscConfig+0x10c>
 800266a:	e000      	b.n	800266e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800266c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0302 	and.w	r3, r3, #2
 8002676:	2b00      	cmp	r3, #0
 8002678:	d063      	beq.n	8002742 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800267a:	4b4c      	ldr	r3, [pc, #304]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	f003 030c 	and.w	r3, r3, #12
 8002682:	2b00      	cmp	r3, #0
 8002684:	d00b      	beq.n	800269e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002686:	4b49      	ldr	r3, [pc, #292]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	f003 030c 	and.w	r3, r3, #12
 800268e:	2b08      	cmp	r3, #8
 8002690:	d11c      	bne.n	80026cc <HAL_RCC_OscConfig+0x18c>
 8002692:	4b46      	ldr	r3, [pc, #280]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800269a:	2b00      	cmp	r3, #0
 800269c:	d116      	bne.n	80026cc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800269e:	4b43      	ldr	r3, [pc, #268]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0302 	and.w	r3, r3, #2
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d005      	beq.n	80026b6 <HAL_RCC_OscConfig+0x176>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	691b      	ldr	r3, [r3, #16]
 80026ae:	2b01      	cmp	r3, #1
 80026b0:	d001      	beq.n	80026b6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	e1c0      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026b6:	4b3d      	ldr	r3, [pc, #244]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	695b      	ldr	r3, [r3, #20]
 80026c2:	00db      	lsls	r3, r3, #3
 80026c4:	4939      	ldr	r1, [pc, #228]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 80026c6:	4313      	orrs	r3, r2
 80026c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026ca:	e03a      	b.n	8002742 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	691b      	ldr	r3, [r3, #16]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d020      	beq.n	8002716 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026d4:	4b36      	ldr	r3, [pc, #216]	; (80027b0 <HAL_RCC_OscConfig+0x270>)
 80026d6:	2201      	movs	r2, #1
 80026d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026da:	f7ff fae3 	bl	8001ca4 <HAL_GetTick>
 80026de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026e0:	e008      	b.n	80026f4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026e2:	f7ff fadf 	bl	8001ca4 <HAL_GetTick>
 80026e6:	4602      	mov	r2, r0
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d901      	bls.n	80026f4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80026f0:	2303      	movs	r3, #3
 80026f2:	e1a1      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026f4:	4b2d      	ldr	r3, [pc, #180]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f003 0302 	and.w	r3, r3, #2
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d0f0      	beq.n	80026e2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002700:	4b2a      	ldr	r3, [pc, #168]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	695b      	ldr	r3, [r3, #20]
 800270c:	00db      	lsls	r3, r3, #3
 800270e:	4927      	ldr	r1, [pc, #156]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 8002710:	4313      	orrs	r3, r2
 8002712:	600b      	str	r3, [r1, #0]
 8002714:	e015      	b.n	8002742 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002716:	4b26      	ldr	r3, [pc, #152]	; (80027b0 <HAL_RCC_OscConfig+0x270>)
 8002718:	2200      	movs	r2, #0
 800271a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800271c:	f7ff fac2 	bl	8001ca4 <HAL_GetTick>
 8002720:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002722:	e008      	b.n	8002736 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002724:	f7ff fabe 	bl	8001ca4 <HAL_GetTick>
 8002728:	4602      	mov	r2, r0
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	1ad3      	subs	r3, r2, r3
 800272e:	2b02      	cmp	r3, #2
 8002730:	d901      	bls.n	8002736 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002732:	2303      	movs	r3, #3
 8002734:	e180      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002736:	4b1d      	ldr	r3, [pc, #116]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 0302 	and.w	r3, r3, #2
 800273e:	2b00      	cmp	r3, #0
 8002740:	d1f0      	bne.n	8002724 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0308 	and.w	r3, r3, #8
 800274a:	2b00      	cmp	r3, #0
 800274c:	d03a      	beq.n	80027c4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	699b      	ldr	r3, [r3, #24]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d019      	beq.n	800278a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002756:	4b17      	ldr	r3, [pc, #92]	; (80027b4 <HAL_RCC_OscConfig+0x274>)
 8002758:	2201      	movs	r2, #1
 800275a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800275c:	f7ff faa2 	bl	8001ca4 <HAL_GetTick>
 8002760:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002762:	e008      	b.n	8002776 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002764:	f7ff fa9e 	bl	8001ca4 <HAL_GetTick>
 8002768:	4602      	mov	r2, r0
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	1ad3      	subs	r3, r2, r3
 800276e:	2b02      	cmp	r3, #2
 8002770:	d901      	bls.n	8002776 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002772:	2303      	movs	r3, #3
 8002774:	e160      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002776:	4b0d      	ldr	r3, [pc, #52]	; (80027ac <HAL_RCC_OscConfig+0x26c>)
 8002778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800277a:	f003 0302 	and.w	r3, r3, #2
 800277e:	2b00      	cmp	r3, #0
 8002780:	d0f0      	beq.n	8002764 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002782:	2001      	movs	r0, #1
 8002784:	f000 face 	bl	8002d24 <RCC_Delay>
 8002788:	e01c      	b.n	80027c4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800278a:	4b0a      	ldr	r3, [pc, #40]	; (80027b4 <HAL_RCC_OscConfig+0x274>)
 800278c:	2200      	movs	r2, #0
 800278e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002790:	f7ff fa88 	bl	8001ca4 <HAL_GetTick>
 8002794:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002796:	e00f      	b.n	80027b8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002798:	f7ff fa84 	bl	8001ca4 <HAL_GetTick>
 800279c:	4602      	mov	r2, r0
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	2b02      	cmp	r3, #2
 80027a4:	d908      	bls.n	80027b8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80027a6:	2303      	movs	r3, #3
 80027a8:	e146      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
 80027aa:	bf00      	nop
 80027ac:	40021000 	.word	0x40021000
 80027b0:	42420000 	.word	0x42420000
 80027b4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027b8:	4b92      	ldr	r3, [pc, #584]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 80027ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027bc:	f003 0302 	and.w	r3, r3, #2
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d1e9      	bne.n	8002798 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 0304 	and.w	r3, r3, #4
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	f000 80a6 	beq.w	800291e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027d2:	2300      	movs	r3, #0
 80027d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027d6:	4b8b      	ldr	r3, [pc, #556]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 80027d8:	69db      	ldr	r3, [r3, #28]
 80027da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d10d      	bne.n	80027fe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027e2:	4b88      	ldr	r3, [pc, #544]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 80027e4:	69db      	ldr	r3, [r3, #28]
 80027e6:	4a87      	ldr	r2, [pc, #540]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 80027e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027ec:	61d3      	str	r3, [r2, #28]
 80027ee:	4b85      	ldr	r3, [pc, #532]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 80027f0:	69db      	ldr	r3, [r3, #28]
 80027f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027f6:	60bb      	str	r3, [r7, #8]
 80027f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027fa:	2301      	movs	r3, #1
 80027fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027fe:	4b82      	ldr	r3, [pc, #520]	; (8002a08 <HAL_RCC_OscConfig+0x4c8>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002806:	2b00      	cmp	r3, #0
 8002808:	d118      	bne.n	800283c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800280a:	4b7f      	ldr	r3, [pc, #508]	; (8002a08 <HAL_RCC_OscConfig+0x4c8>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a7e      	ldr	r2, [pc, #504]	; (8002a08 <HAL_RCC_OscConfig+0x4c8>)
 8002810:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002814:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002816:	f7ff fa45 	bl	8001ca4 <HAL_GetTick>
 800281a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800281c:	e008      	b.n	8002830 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800281e:	f7ff fa41 	bl	8001ca4 <HAL_GetTick>
 8002822:	4602      	mov	r2, r0
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	1ad3      	subs	r3, r2, r3
 8002828:	2b64      	cmp	r3, #100	; 0x64
 800282a:	d901      	bls.n	8002830 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800282c:	2303      	movs	r3, #3
 800282e:	e103      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002830:	4b75      	ldr	r3, [pc, #468]	; (8002a08 <HAL_RCC_OscConfig+0x4c8>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002838:	2b00      	cmp	r3, #0
 800283a:	d0f0      	beq.n	800281e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	2b01      	cmp	r3, #1
 8002842:	d106      	bne.n	8002852 <HAL_RCC_OscConfig+0x312>
 8002844:	4b6f      	ldr	r3, [pc, #444]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 8002846:	6a1b      	ldr	r3, [r3, #32]
 8002848:	4a6e      	ldr	r2, [pc, #440]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 800284a:	f043 0301 	orr.w	r3, r3, #1
 800284e:	6213      	str	r3, [r2, #32]
 8002850:	e02d      	b.n	80028ae <HAL_RCC_OscConfig+0x36e>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d10c      	bne.n	8002874 <HAL_RCC_OscConfig+0x334>
 800285a:	4b6a      	ldr	r3, [pc, #424]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 800285c:	6a1b      	ldr	r3, [r3, #32]
 800285e:	4a69      	ldr	r2, [pc, #420]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 8002860:	f023 0301 	bic.w	r3, r3, #1
 8002864:	6213      	str	r3, [r2, #32]
 8002866:	4b67      	ldr	r3, [pc, #412]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 8002868:	6a1b      	ldr	r3, [r3, #32]
 800286a:	4a66      	ldr	r2, [pc, #408]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 800286c:	f023 0304 	bic.w	r3, r3, #4
 8002870:	6213      	str	r3, [r2, #32]
 8002872:	e01c      	b.n	80028ae <HAL_RCC_OscConfig+0x36e>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	2b05      	cmp	r3, #5
 800287a:	d10c      	bne.n	8002896 <HAL_RCC_OscConfig+0x356>
 800287c:	4b61      	ldr	r3, [pc, #388]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 800287e:	6a1b      	ldr	r3, [r3, #32]
 8002880:	4a60      	ldr	r2, [pc, #384]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 8002882:	f043 0304 	orr.w	r3, r3, #4
 8002886:	6213      	str	r3, [r2, #32]
 8002888:	4b5e      	ldr	r3, [pc, #376]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 800288a:	6a1b      	ldr	r3, [r3, #32]
 800288c:	4a5d      	ldr	r2, [pc, #372]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 800288e:	f043 0301 	orr.w	r3, r3, #1
 8002892:	6213      	str	r3, [r2, #32]
 8002894:	e00b      	b.n	80028ae <HAL_RCC_OscConfig+0x36e>
 8002896:	4b5b      	ldr	r3, [pc, #364]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 8002898:	6a1b      	ldr	r3, [r3, #32]
 800289a:	4a5a      	ldr	r2, [pc, #360]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 800289c:	f023 0301 	bic.w	r3, r3, #1
 80028a0:	6213      	str	r3, [r2, #32]
 80028a2:	4b58      	ldr	r3, [pc, #352]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 80028a4:	6a1b      	ldr	r3, [r3, #32]
 80028a6:	4a57      	ldr	r2, [pc, #348]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 80028a8:	f023 0304 	bic.w	r3, r3, #4
 80028ac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	68db      	ldr	r3, [r3, #12]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d015      	beq.n	80028e2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028b6:	f7ff f9f5 	bl	8001ca4 <HAL_GetTick>
 80028ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028bc:	e00a      	b.n	80028d4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028be:	f7ff f9f1 	bl	8001ca4 <HAL_GetTick>
 80028c2:	4602      	mov	r2, r0
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d901      	bls.n	80028d4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80028d0:	2303      	movs	r3, #3
 80028d2:	e0b1      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028d4:	4b4b      	ldr	r3, [pc, #300]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 80028d6:	6a1b      	ldr	r3, [r3, #32]
 80028d8:	f003 0302 	and.w	r3, r3, #2
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d0ee      	beq.n	80028be <HAL_RCC_OscConfig+0x37e>
 80028e0:	e014      	b.n	800290c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028e2:	f7ff f9df 	bl	8001ca4 <HAL_GetTick>
 80028e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028e8:	e00a      	b.n	8002900 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028ea:	f7ff f9db 	bl	8001ca4 <HAL_GetTick>
 80028ee:	4602      	mov	r2, r0
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d901      	bls.n	8002900 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80028fc:	2303      	movs	r3, #3
 80028fe:	e09b      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002900:	4b40      	ldr	r3, [pc, #256]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 8002902:	6a1b      	ldr	r3, [r3, #32]
 8002904:	f003 0302 	and.w	r3, r3, #2
 8002908:	2b00      	cmp	r3, #0
 800290a:	d1ee      	bne.n	80028ea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800290c:	7dfb      	ldrb	r3, [r7, #23]
 800290e:	2b01      	cmp	r3, #1
 8002910:	d105      	bne.n	800291e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002912:	4b3c      	ldr	r3, [pc, #240]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 8002914:	69db      	ldr	r3, [r3, #28]
 8002916:	4a3b      	ldr	r2, [pc, #236]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 8002918:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800291c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	69db      	ldr	r3, [r3, #28]
 8002922:	2b00      	cmp	r3, #0
 8002924:	f000 8087 	beq.w	8002a36 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002928:	4b36      	ldr	r3, [pc, #216]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f003 030c 	and.w	r3, r3, #12
 8002930:	2b08      	cmp	r3, #8
 8002932:	d061      	beq.n	80029f8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	69db      	ldr	r3, [r3, #28]
 8002938:	2b02      	cmp	r3, #2
 800293a:	d146      	bne.n	80029ca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800293c:	4b33      	ldr	r3, [pc, #204]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 800293e:	2200      	movs	r2, #0
 8002940:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002942:	f7ff f9af 	bl	8001ca4 <HAL_GetTick>
 8002946:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002948:	e008      	b.n	800295c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800294a:	f7ff f9ab 	bl	8001ca4 <HAL_GetTick>
 800294e:	4602      	mov	r2, r0
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	1ad3      	subs	r3, r2, r3
 8002954:	2b02      	cmp	r3, #2
 8002956:	d901      	bls.n	800295c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002958:	2303      	movs	r3, #3
 800295a:	e06d      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800295c:	4b29      	ldr	r3, [pc, #164]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002964:	2b00      	cmp	r3, #0
 8002966:	d1f0      	bne.n	800294a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6a1b      	ldr	r3, [r3, #32]
 800296c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002970:	d108      	bne.n	8002984 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002972:	4b24      	ldr	r3, [pc, #144]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	4921      	ldr	r1, [pc, #132]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 8002980:	4313      	orrs	r3, r2
 8002982:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002984:	4b1f      	ldr	r3, [pc, #124]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6a19      	ldr	r1, [r3, #32]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002994:	430b      	orrs	r3, r1
 8002996:	491b      	ldr	r1, [pc, #108]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 8002998:	4313      	orrs	r3, r2
 800299a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800299c:	4b1b      	ldr	r3, [pc, #108]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 800299e:	2201      	movs	r2, #1
 80029a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029a2:	f7ff f97f 	bl	8001ca4 <HAL_GetTick>
 80029a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029a8:	e008      	b.n	80029bc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029aa:	f7ff f97b 	bl	8001ca4 <HAL_GetTick>
 80029ae:	4602      	mov	r2, r0
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	1ad3      	subs	r3, r2, r3
 80029b4:	2b02      	cmp	r3, #2
 80029b6:	d901      	bls.n	80029bc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e03d      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029bc:	4b11      	ldr	r3, [pc, #68]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d0f0      	beq.n	80029aa <HAL_RCC_OscConfig+0x46a>
 80029c8:	e035      	b.n	8002a36 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029ca:	4b10      	ldr	r3, [pc, #64]	; (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029d0:	f7ff f968 	bl	8001ca4 <HAL_GetTick>
 80029d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029d6:	e008      	b.n	80029ea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029d8:	f7ff f964 	bl	8001ca4 <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	2b02      	cmp	r3, #2
 80029e4:	d901      	bls.n	80029ea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80029e6:	2303      	movs	r3, #3
 80029e8:	e026      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029ea:	4b06      	ldr	r3, [pc, #24]	; (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d1f0      	bne.n	80029d8 <HAL_RCC_OscConfig+0x498>
 80029f6:	e01e      	b.n	8002a36 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	69db      	ldr	r3, [r3, #28]
 80029fc:	2b01      	cmp	r3, #1
 80029fe:	d107      	bne.n	8002a10 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	e019      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
 8002a04:	40021000 	.word	0x40021000
 8002a08:	40007000 	.word	0x40007000
 8002a0c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002a10:	4b0b      	ldr	r3, [pc, #44]	; (8002a40 <HAL_RCC_OscConfig+0x500>)
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6a1b      	ldr	r3, [r3, #32]
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d106      	bne.n	8002a32 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	d001      	beq.n	8002a36 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e000      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002a36:	2300      	movs	r3, #0
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3718      	adds	r7, #24
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	40021000 	.word	0x40021000

08002a44 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
 8002a4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d101      	bne.n	8002a58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	e0d0      	b.n	8002bfa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a58:	4b6a      	ldr	r3, [pc, #424]	; (8002c04 <HAL_RCC_ClockConfig+0x1c0>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0307 	and.w	r3, r3, #7
 8002a60:	683a      	ldr	r2, [r7, #0]
 8002a62:	429a      	cmp	r2, r3
 8002a64:	d910      	bls.n	8002a88 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a66:	4b67      	ldr	r3, [pc, #412]	; (8002c04 <HAL_RCC_ClockConfig+0x1c0>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f023 0207 	bic.w	r2, r3, #7
 8002a6e:	4965      	ldr	r1, [pc, #404]	; (8002c04 <HAL_RCC_ClockConfig+0x1c0>)
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	4313      	orrs	r3, r2
 8002a74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a76:	4b63      	ldr	r3, [pc, #396]	; (8002c04 <HAL_RCC_ClockConfig+0x1c0>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f003 0307 	and.w	r3, r3, #7
 8002a7e:	683a      	ldr	r2, [r7, #0]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d001      	beq.n	8002a88 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e0b8      	b.n	8002bfa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 0302 	and.w	r3, r3, #2
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d020      	beq.n	8002ad6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 0304 	and.w	r3, r3, #4
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d005      	beq.n	8002aac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002aa0:	4b59      	ldr	r3, [pc, #356]	; (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	4a58      	ldr	r2, [pc, #352]	; (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002aa6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002aaa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f003 0308 	and.w	r3, r3, #8
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d005      	beq.n	8002ac4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ab8:	4b53      	ldr	r3, [pc, #332]	; (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	4a52      	ldr	r2, [pc, #328]	; (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002abe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002ac2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ac4:	4b50      	ldr	r3, [pc, #320]	; (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	494d      	ldr	r1, [pc, #308]	; (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0301 	and.w	r3, r3, #1
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d040      	beq.n	8002b64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d107      	bne.n	8002afa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aea:	4b47      	ldr	r3, [pc, #284]	; (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d115      	bne.n	8002b22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e07f      	b.n	8002bfa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	d107      	bne.n	8002b12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b02:	4b41      	ldr	r3, [pc, #260]	; (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d109      	bne.n	8002b22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e073      	b.n	8002bfa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b12:	4b3d      	ldr	r3, [pc, #244]	; (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0302 	and.w	r3, r3, #2
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d101      	bne.n	8002b22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e06b      	b.n	8002bfa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b22:	4b39      	ldr	r3, [pc, #228]	; (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	f023 0203 	bic.w	r2, r3, #3
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	4936      	ldr	r1, [pc, #216]	; (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002b30:	4313      	orrs	r3, r2
 8002b32:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b34:	f7ff f8b6 	bl	8001ca4 <HAL_GetTick>
 8002b38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b3a:	e00a      	b.n	8002b52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b3c:	f7ff f8b2 	bl	8001ca4 <HAL_GetTick>
 8002b40:	4602      	mov	r2, r0
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d901      	bls.n	8002b52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e053      	b.n	8002bfa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b52:	4b2d      	ldr	r3, [pc, #180]	; (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	f003 020c 	and.w	r2, r3, #12
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d1eb      	bne.n	8002b3c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b64:	4b27      	ldr	r3, [pc, #156]	; (8002c04 <HAL_RCC_ClockConfig+0x1c0>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 0307 	and.w	r3, r3, #7
 8002b6c:	683a      	ldr	r2, [r7, #0]
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	d210      	bcs.n	8002b94 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b72:	4b24      	ldr	r3, [pc, #144]	; (8002c04 <HAL_RCC_ClockConfig+0x1c0>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f023 0207 	bic.w	r2, r3, #7
 8002b7a:	4922      	ldr	r1, [pc, #136]	; (8002c04 <HAL_RCC_ClockConfig+0x1c0>)
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b82:	4b20      	ldr	r3, [pc, #128]	; (8002c04 <HAL_RCC_ClockConfig+0x1c0>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 0307 	and.w	r3, r3, #7
 8002b8a:	683a      	ldr	r2, [r7, #0]
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d001      	beq.n	8002b94 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e032      	b.n	8002bfa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f003 0304 	and.w	r3, r3, #4
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d008      	beq.n	8002bb2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ba0:	4b19      	ldr	r3, [pc, #100]	; (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	68db      	ldr	r3, [r3, #12]
 8002bac:	4916      	ldr	r1, [pc, #88]	; (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 0308 	and.w	r3, r3, #8
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d009      	beq.n	8002bd2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002bbe:	4b12      	ldr	r3, [pc, #72]	; (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	691b      	ldr	r3, [r3, #16]
 8002bca:	00db      	lsls	r3, r3, #3
 8002bcc:	490e      	ldr	r1, [pc, #56]	; (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002bd2:	f000 f821 	bl	8002c18 <HAL_RCC_GetSysClockFreq>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	4b0b      	ldr	r3, [pc, #44]	; (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	091b      	lsrs	r3, r3, #4
 8002bde:	f003 030f 	and.w	r3, r3, #15
 8002be2:	490a      	ldr	r1, [pc, #40]	; (8002c0c <HAL_RCC_ClockConfig+0x1c8>)
 8002be4:	5ccb      	ldrb	r3, [r1, r3]
 8002be6:	fa22 f303 	lsr.w	r3, r2, r3
 8002bea:	4a09      	ldr	r2, [pc, #36]	; (8002c10 <HAL_RCC_ClockConfig+0x1cc>)
 8002bec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002bee:	4b09      	ldr	r3, [pc, #36]	; (8002c14 <HAL_RCC_ClockConfig+0x1d0>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7ff f814 	bl	8001c20 <HAL_InitTick>

  return HAL_OK;
 8002bf8:	2300      	movs	r3, #0
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3710      	adds	r7, #16
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	40022000 	.word	0x40022000
 8002c08:	40021000 	.word	0x40021000
 8002c0c:	080067fc 	.word	0x080067fc
 8002c10:	20000000 	.word	0x20000000
 8002c14:	20000004 	.word	0x20000004

08002c18 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b087      	sub	sp, #28
 8002c1c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	60fb      	str	r3, [r7, #12]
 8002c22:	2300      	movs	r3, #0
 8002c24:	60bb      	str	r3, [r7, #8]
 8002c26:	2300      	movs	r3, #0
 8002c28:	617b      	str	r3, [r7, #20]
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002c32:	4b1e      	ldr	r3, [pc, #120]	; (8002cac <HAL_RCC_GetSysClockFreq+0x94>)
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	f003 030c 	and.w	r3, r3, #12
 8002c3e:	2b04      	cmp	r3, #4
 8002c40:	d002      	beq.n	8002c48 <HAL_RCC_GetSysClockFreq+0x30>
 8002c42:	2b08      	cmp	r3, #8
 8002c44:	d003      	beq.n	8002c4e <HAL_RCC_GetSysClockFreq+0x36>
 8002c46:	e027      	b.n	8002c98 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c48:	4b19      	ldr	r3, [pc, #100]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c4a:	613b      	str	r3, [r7, #16]
      break;
 8002c4c:	e027      	b.n	8002c9e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	0c9b      	lsrs	r3, r3, #18
 8002c52:	f003 030f 	and.w	r3, r3, #15
 8002c56:	4a17      	ldr	r2, [pc, #92]	; (8002cb4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002c58:	5cd3      	ldrb	r3, [r2, r3]
 8002c5a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d010      	beq.n	8002c88 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002c66:	4b11      	ldr	r3, [pc, #68]	; (8002cac <HAL_RCC_GetSysClockFreq+0x94>)
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	0c5b      	lsrs	r3, r3, #17
 8002c6c:	f003 0301 	and.w	r3, r3, #1
 8002c70:	4a11      	ldr	r2, [pc, #68]	; (8002cb8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002c72:	5cd3      	ldrb	r3, [r2, r3]
 8002c74:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4a0d      	ldr	r2, [pc, #52]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c7a:	fb03 f202 	mul.w	r2, r3, r2
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c84:	617b      	str	r3, [r7, #20]
 8002c86:	e004      	b.n	8002c92 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	4a0c      	ldr	r2, [pc, #48]	; (8002cbc <HAL_RCC_GetSysClockFreq+0xa4>)
 8002c8c:	fb02 f303 	mul.w	r3, r2, r3
 8002c90:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	613b      	str	r3, [r7, #16]
      break;
 8002c96:	e002      	b.n	8002c9e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002c98:	4b05      	ldr	r3, [pc, #20]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c9a:	613b      	str	r3, [r7, #16]
      break;
 8002c9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c9e:	693b      	ldr	r3, [r7, #16]
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	371c      	adds	r7, #28
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bc80      	pop	{r7}
 8002ca8:	4770      	bx	lr
 8002caa:	bf00      	nop
 8002cac:	40021000 	.word	0x40021000
 8002cb0:	007a1200 	.word	0x007a1200
 8002cb4:	08006814 	.word	0x08006814
 8002cb8:	08006824 	.word	0x08006824
 8002cbc:	003d0900 	.word	0x003d0900

08002cc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002cc4:	4b02      	ldr	r3, [pc, #8]	; (8002cd0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bc80      	pop	{r7}
 8002cce:	4770      	bx	lr
 8002cd0:	20000000 	.word	0x20000000

08002cd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002cd8:	f7ff fff2 	bl	8002cc0 <HAL_RCC_GetHCLKFreq>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	4b05      	ldr	r3, [pc, #20]	; (8002cf4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	0a1b      	lsrs	r3, r3, #8
 8002ce4:	f003 0307 	and.w	r3, r3, #7
 8002ce8:	4903      	ldr	r1, [pc, #12]	; (8002cf8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002cea:	5ccb      	ldrb	r3, [r1, r3]
 8002cec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	40021000 	.word	0x40021000
 8002cf8:	0800680c 	.word	0x0800680c

08002cfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d00:	f7ff ffde 	bl	8002cc0 <HAL_RCC_GetHCLKFreq>
 8002d04:	4602      	mov	r2, r0
 8002d06:	4b05      	ldr	r3, [pc, #20]	; (8002d1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	0adb      	lsrs	r3, r3, #11
 8002d0c:	f003 0307 	and.w	r3, r3, #7
 8002d10:	4903      	ldr	r1, [pc, #12]	; (8002d20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d12:	5ccb      	ldrb	r3, [r1, r3]
 8002d14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	40021000 	.word	0x40021000
 8002d20:	0800680c 	.word	0x0800680c

08002d24 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b085      	sub	sp, #20
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002d2c:	4b0a      	ldr	r3, [pc, #40]	; (8002d58 <RCC_Delay+0x34>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a0a      	ldr	r2, [pc, #40]	; (8002d5c <RCC_Delay+0x38>)
 8002d32:	fba2 2303 	umull	r2, r3, r2, r3
 8002d36:	0a5b      	lsrs	r3, r3, #9
 8002d38:	687a      	ldr	r2, [r7, #4]
 8002d3a:	fb02 f303 	mul.w	r3, r2, r3
 8002d3e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002d40:	bf00      	nop
  }
  while (Delay --);
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	1e5a      	subs	r2, r3, #1
 8002d46:	60fa      	str	r2, [r7, #12]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d1f9      	bne.n	8002d40 <RCC_Delay+0x1c>
}
 8002d4c:	bf00      	nop
 8002d4e:	bf00      	nop
 8002d50:	3714      	adds	r7, #20
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bc80      	pop	{r7}
 8002d56:	4770      	bx	lr
 8002d58:	20000000 	.word	0x20000000
 8002d5c:	10624dd3 	.word	0x10624dd3

08002d60 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b084      	sub	sp, #16
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	60f8      	str	r0, [r7, #12]
 8002d68:	60b9      	str	r1, [r7, #8]
 8002d6a:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d004      	beq.n	8002d7c <HAL_SRAM_Init+0x1c>
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	699b      	ldr	r3, [r3, #24]
 8002d76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d7a:	d101      	bne.n	8002d80 <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e038      	b.n	8002df2 <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d106      	bne.n	8002d9a <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8002d94:	68f8      	ldr	r0, [r7, #12]
 8002d96:	f7fe fded 	bl	8001974 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	3308      	adds	r3, #8
 8002da2:	4619      	mov	r1, r3
 8002da4:	4610      	mov	r0, r2
 8002da6:	f000 fbfd 	bl	80035a4 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	6818      	ldr	r0, [r3, #0]
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	461a      	mov	r2, r3
 8002db4:	68b9      	ldr	r1, [r7, #8]
 8002db6:	f000 fc5f 	bl	8003678 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	6858      	ldr	r0, [r3, #4]
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	689a      	ldr	r2, [r3, #8]
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc6:	6879      	ldr	r1, [r7, #4]
 8002dc8:	f000 fc84 	bl	80036d4 <FSMC_NORSRAM_Extended_Timing_Init>
                                          hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	68fa      	ldr	r2, [r7, #12]
 8002dd2:	6892      	ldr	r2, [r2, #8]
 8002dd4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	68fa      	ldr	r2, [r7, #12]
 8002dde:	6892      	ldr	r2, [r2, #8]
 8002de0:	f041 0101 	orr.w	r1, r1, #1
 8002de4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2201      	movs	r2, #1
 8002dec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8002df0:	2300      	movs	r3, #0
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3710      	adds	r7, #16
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}

08002dfa <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002dfa:	b580      	push	{r7, lr}
 8002dfc:	b082      	sub	sp, #8
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d101      	bne.n	8002e0c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e041      	b.n	8002e90 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d106      	bne.n	8002e26 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e20:	6878      	ldr	r0, [r7, #4]
 8002e22:	f7fe fcf9 	bl	8001818 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2202      	movs	r2, #2
 8002e2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	3304      	adds	r3, #4
 8002e36:	4619      	mov	r1, r3
 8002e38:	4610      	mov	r0, r2
 8002e3a:	f000 f94d 	bl	80030d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2201      	movs	r2, #1
 8002e42:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2201      	movs	r2, #1
 8002e4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2201      	movs	r2, #1
 8002e52:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2201      	movs	r2, #1
 8002e5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2201      	movs	r2, #1
 8002e62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2201      	movs	r2, #1
 8002e6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2201      	movs	r2, #1
 8002e72:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2201      	movs	r2, #1
 8002e7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2201      	movs	r2, #1
 8002e82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2201      	movs	r2, #1
 8002e8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e8e:	2300      	movs	r3, #0
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3708      	adds	r7, #8
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}

08002e98 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b085      	sub	sp, #20
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ea6:	b2db      	uxtb	r3, r3
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	d001      	beq.n	8002eb0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e03c      	b.n	8002f2a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2202      	movs	r2, #2
 8002eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a1d      	ldr	r2, [pc, #116]	; (8002f34 <HAL_TIM_Base_Start+0x9c>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d018      	beq.n	8002ef4 <HAL_TIM_Base_Start+0x5c>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a1c      	ldr	r2, [pc, #112]	; (8002f38 <HAL_TIM_Base_Start+0xa0>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d013      	beq.n	8002ef4 <HAL_TIM_Base_Start+0x5c>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ed4:	d00e      	beq.n	8002ef4 <HAL_TIM_Base_Start+0x5c>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a18      	ldr	r2, [pc, #96]	; (8002f3c <HAL_TIM_Base_Start+0xa4>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d009      	beq.n	8002ef4 <HAL_TIM_Base_Start+0x5c>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a16      	ldr	r2, [pc, #88]	; (8002f40 <HAL_TIM_Base_Start+0xa8>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d004      	beq.n	8002ef4 <HAL_TIM_Base_Start+0x5c>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a15      	ldr	r2, [pc, #84]	; (8002f44 <HAL_TIM_Base_Start+0xac>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d111      	bne.n	8002f18 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	f003 0307 	and.w	r3, r3, #7
 8002efe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2b06      	cmp	r3, #6
 8002f04:	d010      	beq.n	8002f28 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f042 0201 	orr.w	r2, r2, #1
 8002f14:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f16:	e007      	b.n	8002f28 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f042 0201 	orr.w	r2, r2, #1
 8002f26:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f28:	2300      	movs	r3, #0
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3714      	adds	r7, #20
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bc80      	pop	{r7}
 8002f32:	4770      	bx	lr
 8002f34:	40012c00 	.word	0x40012c00
 8002f38:	40013400 	.word	0x40013400
 8002f3c:	40000400 	.word	0x40000400
 8002f40:	40000800 	.word	0x40000800
 8002f44:	40000c00 	.word	0x40000c00

08002f48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b084      	sub	sp, #16
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f52:	2300      	movs	r3, #0
 8002f54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d101      	bne.n	8002f64 <HAL_TIM_ConfigClockSource+0x1c>
 8002f60:	2302      	movs	r3, #2
 8002f62:	e0b4      	b.n	80030ce <HAL_TIM_ConfigClockSource+0x186>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2201      	movs	r2, #1
 8002f68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2202      	movs	r2, #2
 8002f70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002f82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002f8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	68ba      	ldr	r2, [r7, #8]
 8002f92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f9c:	d03e      	beq.n	800301c <HAL_TIM_ConfigClockSource+0xd4>
 8002f9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002fa2:	f200 8087 	bhi.w	80030b4 <HAL_TIM_ConfigClockSource+0x16c>
 8002fa6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002faa:	f000 8086 	beq.w	80030ba <HAL_TIM_ConfigClockSource+0x172>
 8002fae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fb2:	d87f      	bhi.n	80030b4 <HAL_TIM_ConfigClockSource+0x16c>
 8002fb4:	2b70      	cmp	r3, #112	; 0x70
 8002fb6:	d01a      	beq.n	8002fee <HAL_TIM_ConfigClockSource+0xa6>
 8002fb8:	2b70      	cmp	r3, #112	; 0x70
 8002fba:	d87b      	bhi.n	80030b4 <HAL_TIM_ConfigClockSource+0x16c>
 8002fbc:	2b60      	cmp	r3, #96	; 0x60
 8002fbe:	d050      	beq.n	8003062 <HAL_TIM_ConfigClockSource+0x11a>
 8002fc0:	2b60      	cmp	r3, #96	; 0x60
 8002fc2:	d877      	bhi.n	80030b4 <HAL_TIM_ConfigClockSource+0x16c>
 8002fc4:	2b50      	cmp	r3, #80	; 0x50
 8002fc6:	d03c      	beq.n	8003042 <HAL_TIM_ConfigClockSource+0xfa>
 8002fc8:	2b50      	cmp	r3, #80	; 0x50
 8002fca:	d873      	bhi.n	80030b4 <HAL_TIM_ConfigClockSource+0x16c>
 8002fcc:	2b40      	cmp	r3, #64	; 0x40
 8002fce:	d058      	beq.n	8003082 <HAL_TIM_ConfigClockSource+0x13a>
 8002fd0:	2b40      	cmp	r3, #64	; 0x40
 8002fd2:	d86f      	bhi.n	80030b4 <HAL_TIM_ConfigClockSource+0x16c>
 8002fd4:	2b30      	cmp	r3, #48	; 0x30
 8002fd6:	d064      	beq.n	80030a2 <HAL_TIM_ConfigClockSource+0x15a>
 8002fd8:	2b30      	cmp	r3, #48	; 0x30
 8002fda:	d86b      	bhi.n	80030b4 <HAL_TIM_ConfigClockSource+0x16c>
 8002fdc:	2b20      	cmp	r3, #32
 8002fde:	d060      	beq.n	80030a2 <HAL_TIM_ConfigClockSource+0x15a>
 8002fe0:	2b20      	cmp	r3, #32
 8002fe2:	d867      	bhi.n	80030b4 <HAL_TIM_ConfigClockSource+0x16c>
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d05c      	beq.n	80030a2 <HAL_TIM_ConfigClockSource+0x15a>
 8002fe8:	2b10      	cmp	r3, #16
 8002fea:	d05a      	beq.n	80030a2 <HAL_TIM_ConfigClockSource+0x15a>
 8002fec:	e062      	b.n	80030b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6818      	ldr	r0, [r3, #0]
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	6899      	ldr	r1, [r3, #8]
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	685a      	ldr	r2, [r3, #4]
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	68db      	ldr	r3, [r3, #12]
 8002ffe:	f000 f968 	bl	80032d2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003010:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	68ba      	ldr	r2, [r7, #8]
 8003018:	609a      	str	r2, [r3, #8]
      break;
 800301a:	e04f      	b.n	80030bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6818      	ldr	r0, [r3, #0]
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	6899      	ldr	r1, [r3, #8]
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	685a      	ldr	r2, [r3, #4]
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	f000 f951 	bl	80032d2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	689a      	ldr	r2, [r3, #8]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800303e:	609a      	str	r2, [r3, #8]
      break;
 8003040:	e03c      	b.n	80030bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6818      	ldr	r0, [r3, #0]
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	6859      	ldr	r1, [r3, #4]
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	68db      	ldr	r3, [r3, #12]
 800304e:	461a      	mov	r2, r3
 8003050:	f000 f8c8 	bl	80031e4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	2150      	movs	r1, #80	; 0x50
 800305a:	4618      	mov	r0, r3
 800305c:	f000 f91f 	bl	800329e <TIM_ITRx_SetConfig>
      break;
 8003060:	e02c      	b.n	80030bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6818      	ldr	r0, [r3, #0]
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	6859      	ldr	r1, [r3, #4]
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	68db      	ldr	r3, [r3, #12]
 800306e:	461a      	mov	r2, r3
 8003070:	f000 f8e6 	bl	8003240 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	2160      	movs	r1, #96	; 0x60
 800307a:	4618      	mov	r0, r3
 800307c:	f000 f90f 	bl	800329e <TIM_ITRx_SetConfig>
      break;
 8003080:	e01c      	b.n	80030bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6818      	ldr	r0, [r3, #0]
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	6859      	ldr	r1, [r3, #4]
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	68db      	ldr	r3, [r3, #12]
 800308e:	461a      	mov	r2, r3
 8003090:	f000 f8a8 	bl	80031e4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	2140      	movs	r1, #64	; 0x40
 800309a:	4618      	mov	r0, r3
 800309c:	f000 f8ff 	bl	800329e <TIM_ITRx_SetConfig>
      break;
 80030a0:	e00c      	b.n	80030bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4619      	mov	r1, r3
 80030ac:	4610      	mov	r0, r2
 80030ae:	f000 f8f6 	bl	800329e <TIM_ITRx_SetConfig>
      break;
 80030b2:	e003      	b.n	80030bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	73fb      	strb	r3, [r7, #15]
      break;
 80030b8:	e000      	b.n	80030bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80030ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2201      	movs	r2, #1
 80030c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2200      	movs	r2, #0
 80030c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80030cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3710      	adds	r7, #16
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
	...

080030d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80030d8:	b480      	push	{r7}
 80030da:	b085      	sub	sp, #20
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	4a39      	ldr	r2, [pc, #228]	; (80031d0 <TIM_Base_SetConfig+0xf8>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d013      	beq.n	8003118 <TIM_Base_SetConfig+0x40>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	4a38      	ldr	r2, [pc, #224]	; (80031d4 <TIM_Base_SetConfig+0xfc>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d00f      	beq.n	8003118 <TIM_Base_SetConfig+0x40>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030fe:	d00b      	beq.n	8003118 <TIM_Base_SetConfig+0x40>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	4a35      	ldr	r2, [pc, #212]	; (80031d8 <TIM_Base_SetConfig+0x100>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d007      	beq.n	8003118 <TIM_Base_SetConfig+0x40>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	4a34      	ldr	r2, [pc, #208]	; (80031dc <TIM_Base_SetConfig+0x104>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d003      	beq.n	8003118 <TIM_Base_SetConfig+0x40>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	4a33      	ldr	r2, [pc, #204]	; (80031e0 <TIM_Base_SetConfig+0x108>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d108      	bne.n	800312a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800311e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	68fa      	ldr	r2, [r7, #12]
 8003126:	4313      	orrs	r3, r2
 8003128:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	4a28      	ldr	r2, [pc, #160]	; (80031d0 <TIM_Base_SetConfig+0xf8>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d013      	beq.n	800315a <TIM_Base_SetConfig+0x82>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	4a27      	ldr	r2, [pc, #156]	; (80031d4 <TIM_Base_SetConfig+0xfc>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d00f      	beq.n	800315a <TIM_Base_SetConfig+0x82>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003140:	d00b      	beq.n	800315a <TIM_Base_SetConfig+0x82>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	4a24      	ldr	r2, [pc, #144]	; (80031d8 <TIM_Base_SetConfig+0x100>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d007      	beq.n	800315a <TIM_Base_SetConfig+0x82>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	4a23      	ldr	r2, [pc, #140]	; (80031dc <TIM_Base_SetConfig+0x104>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d003      	beq.n	800315a <TIM_Base_SetConfig+0x82>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4a22      	ldr	r2, [pc, #136]	; (80031e0 <TIM_Base_SetConfig+0x108>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d108      	bne.n	800316c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003160:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	68fa      	ldr	r2, [r7, #12]
 8003168:	4313      	orrs	r3, r2
 800316a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	695b      	ldr	r3, [r3, #20]
 8003176:	4313      	orrs	r3, r2
 8003178:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	68fa      	ldr	r2, [r7, #12]
 800317e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	689a      	ldr	r2, [r3, #8]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	4a0f      	ldr	r2, [pc, #60]	; (80031d0 <TIM_Base_SetConfig+0xf8>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d003      	beq.n	80031a0 <TIM_Base_SetConfig+0xc8>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	4a0e      	ldr	r2, [pc, #56]	; (80031d4 <TIM_Base_SetConfig+0xfc>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d103      	bne.n	80031a8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	691a      	ldr	r2, [r3, #16]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2201      	movs	r2, #1
 80031ac:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	691b      	ldr	r3, [r3, #16]
 80031b2:	f003 0301 	and.w	r3, r3, #1
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d005      	beq.n	80031c6 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	691b      	ldr	r3, [r3, #16]
 80031be:	f023 0201 	bic.w	r2, r3, #1
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	611a      	str	r2, [r3, #16]
  }
}
 80031c6:	bf00      	nop
 80031c8:	3714      	adds	r7, #20
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bc80      	pop	{r7}
 80031ce:	4770      	bx	lr
 80031d0:	40012c00 	.word	0x40012c00
 80031d4:	40013400 	.word	0x40013400
 80031d8:	40000400 	.word	0x40000400
 80031dc:	40000800 	.word	0x40000800
 80031e0:	40000c00 	.word	0x40000c00

080031e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b087      	sub	sp, #28
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	60f8      	str	r0, [r7, #12]
 80031ec:	60b9      	str	r1, [r7, #8]
 80031ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	6a1b      	ldr	r3, [r3, #32]
 80031f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	6a1b      	ldr	r3, [r3, #32]
 80031fa:	f023 0201 	bic.w	r2, r3, #1
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	699b      	ldr	r3, [r3, #24]
 8003206:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800320e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	011b      	lsls	r3, r3, #4
 8003214:	693a      	ldr	r2, [r7, #16]
 8003216:	4313      	orrs	r3, r2
 8003218:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	f023 030a 	bic.w	r3, r3, #10
 8003220:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003222:	697a      	ldr	r2, [r7, #20]
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	4313      	orrs	r3, r2
 8003228:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	693a      	ldr	r2, [r7, #16]
 800322e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	697a      	ldr	r2, [r7, #20]
 8003234:	621a      	str	r2, [r3, #32]
}
 8003236:	bf00      	nop
 8003238:	371c      	adds	r7, #28
 800323a:	46bd      	mov	sp, r7
 800323c:	bc80      	pop	{r7}
 800323e:	4770      	bx	lr

08003240 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003240:	b480      	push	{r7}
 8003242:	b087      	sub	sp, #28
 8003244:	af00      	add	r7, sp, #0
 8003246:	60f8      	str	r0, [r7, #12]
 8003248:	60b9      	str	r1, [r7, #8]
 800324a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6a1b      	ldr	r3, [r3, #32]
 8003250:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	6a1b      	ldr	r3, [r3, #32]
 8003256:	f023 0210 	bic.w	r2, r3, #16
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	699b      	ldr	r3, [r3, #24]
 8003262:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800326a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	031b      	lsls	r3, r3, #12
 8003270:	693a      	ldr	r2, [r7, #16]
 8003272:	4313      	orrs	r3, r2
 8003274:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800327c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	011b      	lsls	r3, r3, #4
 8003282:	697a      	ldr	r2, [r7, #20]
 8003284:	4313      	orrs	r3, r2
 8003286:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	693a      	ldr	r2, [r7, #16]
 800328c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	697a      	ldr	r2, [r7, #20]
 8003292:	621a      	str	r2, [r3, #32]
}
 8003294:	bf00      	nop
 8003296:	371c      	adds	r7, #28
 8003298:	46bd      	mov	sp, r7
 800329a:	bc80      	pop	{r7}
 800329c:	4770      	bx	lr

0800329e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800329e:	b480      	push	{r7}
 80032a0:	b085      	sub	sp, #20
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	6078      	str	r0, [r7, #4]
 80032a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	689b      	ldr	r3, [r3, #8]
 80032ac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032b4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80032b6:	683a      	ldr	r2, [r7, #0]
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	4313      	orrs	r3, r2
 80032bc:	f043 0307 	orr.w	r3, r3, #7
 80032c0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	68fa      	ldr	r2, [r7, #12]
 80032c6:	609a      	str	r2, [r3, #8]
}
 80032c8:	bf00      	nop
 80032ca:	3714      	adds	r7, #20
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bc80      	pop	{r7}
 80032d0:	4770      	bx	lr

080032d2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80032d2:	b480      	push	{r7}
 80032d4:	b087      	sub	sp, #28
 80032d6:	af00      	add	r7, sp, #0
 80032d8:	60f8      	str	r0, [r7, #12]
 80032da:	60b9      	str	r1, [r7, #8]
 80032dc:	607a      	str	r2, [r7, #4]
 80032de:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80032ec:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	021a      	lsls	r2, r3, #8
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	431a      	orrs	r2, r3
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	4313      	orrs	r3, r2
 80032fa:	697a      	ldr	r2, [r7, #20]
 80032fc:	4313      	orrs	r3, r2
 80032fe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	697a      	ldr	r2, [r7, #20]
 8003304:	609a      	str	r2, [r3, #8]
}
 8003306:	bf00      	nop
 8003308:	371c      	adds	r7, #28
 800330a:	46bd      	mov	sp, r7
 800330c:	bc80      	pop	{r7}
 800330e:	4770      	bx	lr

08003310 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003310:	b480      	push	{r7}
 8003312:	b085      	sub	sp, #20
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
 8003318:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003320:	2b01      	cmp	r3, #1
 8003322:	d101      	bne.n	8003328 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003324:	2302      	movs	r3, #2
 8003326:	e050      	b.n	80033ca <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2201      	movs	r2, #1
 800332c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2202      	movs	r2, #2
 8003334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800334e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	68fa      	ldr	r2, [r7, #12]
 8003356:	4313      	orrs	r3, r2
 8003358:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	68fa      	ldr	r2, [r7, #12]
 8003360:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a1b      	ldr	r2, [pc, #108]	; (80033d4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d018      	beq.n	800339e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a19      	ldr	r2, [pc, #100]	; (80033d8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d013      	beq.n	800339e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800337e:	d00e      	beq.n	800339e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a15      	ldr	r2, [pc, #84]	; (80033dc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d009      	beq.n	800339e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a14      	ldr	r2, [pc, #80]	; (80033e0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d004      	beq.n	800339e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a12      	ldr	r2, [pc, #72]	; (80033e4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d10c      	bne.n	80033b8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80033a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	68ba      	ldr	r2, [r7, #8]
 80033ac:	4313      	orrs	r3, r2
 80033ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	68ba      	ldr	r2, [r7, #8]
 80033b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2201      	movs	r2, #1
 80033bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2200      	movs	r2, #0
 80033c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80033c8:	2300      	movs	r3, #0
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3714      	adds	r7, #20
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bc80      	pop	{r7}
 80033d2:	4770      	bx	lr
 80033d4:	40012c00 	.word	0x40012c00
 80033d8:	40013400 	.word	0x40013400
 80033dc:	40000400 	.word	0x40000400
 80033e0:	40000800 	.word	0x40000800
 80033e4:	40000c00 	.word	0x40000c00

080033e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b082      	sub	sp, #8
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d101      	bne.n	80033fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e042      	b.n	8003480 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003400:	b2db      	uxtb	r3, r3
 8003402:	2b00      	cmp	r3, #0
 8003404:	d106      	bne.n	8003414 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2200      	movs	r2, #0
 800340a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	f7fe fa20 	bl	8001854 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2224      	movs	r2, #36	; 0x24
 8003418:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	68da      	ldr	r2, [r3, #12]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800342a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800342c:	6878      	ldr	r0, [r7, #4]
 800342e:	f000 f82b 	bl	8003488 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	691a      	ldr	r2, [r3, #16]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003440:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	695a      	ldr	r2, [r3, #20]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003450:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	68da      	ldr	r2, [r3, #12]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003460:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2200      	movs	r2, #0
 8003466:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2220      	movs	r2, #32
 800346c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2220      	movs	r2, #32
 8003474:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2200      	movs	r2, #0
 800347c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800347e:	2300      	movs	r3, #0
}
 8003480:	4618      	mov	r0, r3
 8003482:	3708      	adds	r7, #8
 8003484:	46bd      	mov	sp, r7
 8003486:	bd80      	pop	{r7, pc}

08003488 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b084      	sub	sp, #16
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	691b      	ldr	r3, [r3, #16]
 8003496:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	68da      	ldr	r2, [r3, #12]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	430a      	orrs	r2, r1
 80034a4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	689a      	ldr	r2, [r3, #8]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	691b      	ldr	r3, [r3, #16]
 80034ae:	431a      	orrs	r2, r3
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	695b      	ldr	r3, [r3, #20]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	68db      	ldr	r3, [r3, #12]
 80034be:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80034c2:	f023 030c 	bic.w	r3, r3, #12
 80034c6:	687a      	ldr	r2, [r7, #4]
 80034c8:	6812      	ldr	r2, [r2, #0]
 80034ca:	68b9      	ldr	r1, [r7, #8]
 80034cc:	430b      	orrs	r3, r1
 80034ce:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	695b      	ldr	r3, [r3, #20]
 80034d6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	699a      	ldr	r2, [r3, #24]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	430a      	orrs	r2, r1
 80034e4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a2c      	ldr	r2, [pc, #176]	; (800359c <UART_SetConfig+0x114>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d103      	bne.n	80034f8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80034f0:	f7ff fc04 	bl	8002cfc <HAL_RCC_GetPCLK2Freq>
 80034f4:	60f8      	str	r0, [r7, #12]
 80034f6:	e002      	b.n	80034fe <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80034f8:	f7ff fbec 	bl	8002cd4 <HAL_RCC_GetPCLK1Freq>
 80034fc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80034fe:	68fa      	ldr	r2, [r7, #12]
 8003500:	4613      	mov	r3, r2
 8003502:	009b      	lsls	r3, r3, #2
 8003504:	4413      	add	r3, r2
 8003506:	009a      	lsls	r2, r3, #2
 8003508:	441a      	add	r2, r3
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	fbb2 f3f3 	udiv	r3, r2, r3
 8003514:	4a22      	ldr	r2, [pc, #136]	; (80035a0 <UART_SetConfig+0x118>)
 8003516:	fba2 2303 	umull	r2, r3, r2, r3
 800351a:	095b      	lsrs	r3, r3, #5
 800351c:	0119      	lsls	r1, r3, #4
 800351e:	68fa      	ldr	r2, [r7, #12]
 8003520:	4613      	mov	r3, r2
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	4413      	add	r3, r2
 8003526:	009a      	lsls	r2, r3, #2
 8003528:	441a      	add	r2, r3
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	fbb2 f2f3 	udiv	r2, r2, r3
 8003534:	4b1a      	ldr	r3, [pc, #104]	; (80035a0 <UART_SetConfig+0x118>)
 8003536:	fba3 0302 	umull	r0, r3, r3, r2
 800353a:	095b      	lsrs	r3, r3, #5
 800353c:	2064      	movs	r0, #100	; 0x64
 800353e:	fb00 f303 	mul.w	r3, r0, r3
 8003542:	1ad3      	subs	r3, r2, r3
 8003544:	011b      	lsls	r3, r3, #4
 8003546:	3332      	adds	r3, #50	; 0x32
 8003548:	4a15      	ldr	r2, [pc, #84]	; (80035a0 <UART_SetConfig+0x118>)
 800354a:	fba2 2303 	umull	r2, r3, r2, r3
 800354e:	095b      	lsrs	r3, r3, #5
 8003550:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003554:	4419      	add	r1, r3
 8003556:	68fa      	ldr	r2, [r7, #12]
 8003558:	4613      	mov	r3, r2
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	4413      	add	r3, r2
 800355e:	009a      	lsls	r2, r3, #2
 8003560:	441a      	add	r2, r3
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	fbb2 f2f3 	udiv	r2, r2, r3
 800356c:	4b0c      	ldr	r3, [pc, #48]	; (80035a0 <UART_SetConfig+0x118>)
 800356e:	fba3 0302 	umull	r0, r3, r3, r2
 8003572:	095b      	lsrs	r3, r3, #5
 8003574:	2064      	movs	r0, #100	; 0x64
 8003576:	fb00 f303 	mul.w	r3, r0, r3
 800357a:	1ad3      	subs	r3, r2, r3
 800357c:	011b      	lsls	r3, r3, #4
 800357e:	3332      	adds	r3, #50	; 0x32
 8003580:	4a07      	ldr	r2, [pc, #28]	; (80035a0 <UART_SetConfig+0x118>)
 8003582:	fba2 2303 	umull	r2, r3, r2, r3
 8003586:	095b      	lsrs	r3, r3, #5
 8003588:	f003 020f 	and.w	r2, r3, #15
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	440a      	add	r2, r1
 8003592:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003594:	bf00      	nop
 8003596:	3710      	adds	r7, #16
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}
 800359c:	40013800 	.word	0x40013800
 80035a0:	51eb851f 	.word	0x51eb851f

080035a4 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                     const FSMC_NORSRAM_InitTypeDef *Init)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b087      	sub	sp, #28
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
 80035ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	681a      	ldr	r2, [r3, #0]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035b8:	683a      	ldr	r2, [r7, #0]
 80035ba:	6812      	ldr	r2, [r2, #0]
 80035bc:	f023 0101 	bic.w	r1, r3, #1
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	2b08      	cmp	r3, #8
 80035cc:	d102      	bne.n	80035d4 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80035ce:	2340      	movs	r3, #64	; 0x40
 80035d0:	617b      	str	r3, [r7, #20]
 80035d2:	e001      	b.n	80035d8 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 80035d4:	2300      	movs	r3, #0
 80035d6:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 80035e4:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 80035ea:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 80035f0:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 80035f6:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 80035fc:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8003602:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 8003608:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 800360e:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 8003614:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 800361a:	4313      	orrs	r3, r2
 800361c:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	699b      	ldr	r3, [r3, #24]
 8003622:	693a      	ldr	r2, [r7, #16]
 8003624:	4313      	orrs	r3, r2
 8003626:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800362c:	693a      	ldr	r2, [r7, #16]
 800362e:	4313      	orrs	r3, r2
 8003630:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 8003632:	4b10      	ldr	r3, [pc, #64]	; (8003674 <FSMC_NORSRAM_Init+0xd0>)
 8003634:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800363c:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8003644:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	43db      	mvns	r3, r3
 8003654:	ea02 0103 	and.w	r1, r2, r3
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	4319      	orrs	r1, r3
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 8003666:	2300      	movs	r3, #0
}
 8003668:	4618      	mov	r0, r3
 800366a:	371c      	adds	r7, #28
 800366c:	46bd      	mov	sp, r7
 800366e:	bc80      	pop	{r7}
 8003670:	4770      	bx	lr
 8003672:	bf00      	nop
 8003674:	0008fb7f 	.word	0x0008fb7f

08003678 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                           const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8003678:	b480      	push	{r7}
 800367a:	b085      	sub	sp, #20
 800367c:	af00      	add	r7, sp, #0
 800367e:	60f8      	str	r0, [r7, #12]
 8003680:	60b9      	str	r1, [r7, #8]
 8003682:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FSMC_BTRx_ADDSET_Pos) |
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FSMC_BTRx_ADDHLD_Pos) |
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FSMC_BTRx_ADDSET_Pos) |
 800368e:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FSMC_BTRx_DATAST_Pos) |
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FSMC_BTRx_ADDHLD_Pos) |
 8003696:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FSMC_BTRx_BUSTURN_Pos) |
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FSMC_BTRx_DATAST_Pos) |
 800369e:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FSMC_BTRx_CLKDIV_Pos) |
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	691b      	ldr	r3, [r3, #16]
 80036a4:	3b01      	subs	r3, #1
 80036a6:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FSMC_BTRx_BUSTURN_Pos) |
 80036a8:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FSMC_BTRx_DATLAT_Pos) |
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	695b      	ldr	r3, [r3, #20]
 80036ae:	3b02      	subs	r3, #2
 80036b0:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FSMC_BTRx_CLKDIV_Pos) |
 80036b2:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FSMC_BTRx_DATLAT_Pos) |
 80036be:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  return HAL_OK;
 80036c6:	2300      	movs	r3, #0
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	3714      	adds	r7, #20
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bc80      	pop	{r7}
 80036d0:	4770      	bx	lr
	...

080036d4 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                    const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                    uint32_t ExtendedMode)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b085      	sub	sp, #20
 80036d8:	af00      	add	r7, sp, #0
 80036da:	60f8      	str	r0, [r7, #12]
 80036dc:	60b9      	str	r1, [r7, #8]
 80036de:	607a      	str	r2, [r7, #4]
 80036e0:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80036e8:	d11d      	bne.n	8003726 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FSMC_BWTRx_BUSTURN)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	687a      	ldr	r2, [r7, #4]
 80036ee:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80036f2:	4b13      	ldr	r3, [pc, #76]	; (8003740 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 80036f4:	4013      	ands	r3, r2
 80036f6:	68ba      	ldr	r2, [r7, #8]
 80036f8:	6811      	ldr	r1, [r2, #0]
 80036fa:	68ba      	ldr	r2, [r7, #8]
 80036fc:	6852      	ldr	r2, [r2, #4]
 80036fe:	0112      	lsls	r2, r2, #4
 8003700:	4311      	orrs	r1, r2
 8003702:	68ba      	ldr	r2, [r7, #8]
 8003704:	6892      	ldr	r2, [r2, #8]
 8003706:	0212      	lsls	r2, r2, #8
 8003708:	4311      	orrs	r1, r2
 800370a:	68ba      	ldr	r2, [r7, #8]
 800370c:	6992      	ldr	r2, [r2, #24]
 800370e:	4311      	orrs	r1, r2
 8003710:	68ba      	ldr	r2, [r7, #8]
 8003712:	68d2      	ldr	r2, [r2, #12]
 8003714:	0412      	lsls	r2, r2, #16
 8003716:	430a      	orrs	r2, r1
 8003718:	ea43 0102 	orr.w	r1, r3, r2
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8003724:	e005      	b.n	8003732 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* FSMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	687a      	ldr	r2, [r7, #4]
 800372a:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800372e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8003732:	2300      	movs	r3, #0
}
 8003734:	4618      	mov	r0, r3
 8003736:	3714      	adds	r7, #20
 8003738:	46bd      	mov	sp, r7
 800373a:	bc80      	pop	{r7}
 800373c:	4770      	bx	lr
 800373e:	bf00      	nop
 8003740:	cff00000 	.word	0xcff00000

08003744 <__errno>:
 8003744:	4b01      	ldr	r3, [pc, #4]	; (800374c <__errno+0x8>)
 8003746:	6818      	ldr	r0, [r3, #0]
 8003748:	4770      	bx	lr
 800374a:	bf00      	nop
 800374c:	2000000c 	.word	0x2000000c

08003750 <__libc_init_array>:
 8003750:	b570      	push	{r4, r5, r6, lr}
 8003752:	2600      	movs	r6, #0
 8003754:	4d0c      	ldr	r5, [pc, #48]	; (8003788 <__libc_init_array+0x38>)
 8003756:	4c0d      	ldr	r4, [pc, #52]	; (800378c <__libc_init_array+0x3c>)
 8003758:	1b64      	subs	r4, r4, r5
 800375a:	10a4      	asrs	r4, r4, #2
 800375c:	42a6      	cmp	r6, r4
 800375e:	d109      	bne.n	8003774 <__libc_init_array+0x24>
 8003760:	f002 fd2e 	bl	80061c0 <_init>
 8003764:	2600      	movs	r6, #0
 8003766:	4d0a      	ldr	r5, [pc, #40]	; (8003790 <__libc_init_array+0x40>)
 8003768:	4c0a      	ldr	r4, [pc, #40]	; (8003794 <__libc_init_array+0x44>)
 800376a:	1b64      	subs	r4, r4, r5
 800376c:	10a4      	asrs	r4, r4, #2
 800376e:	42a6      	cmp	r6, r4
 8003770:	d105      	bne.n	800377e <__libc_init_array+0x2e>
 8003772:	bd70      	pop	{r4, r5, r6, pc}
 8003774:	f855 3b04 	ldr.w	r3, [r5], #4
 8003778:	4798      	blx	r3
 800377a:	3601      	adds	r6, #1
 800377c:	e7ee      	b.n	800375c <__libc_init_array+0xc>
 800377e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003782:	4798      	blx	r3
 8003784:	3601      	adds	r6, #1
 8003786:	e7f2      	b.n	800376e <__libc_init_array+0x1e>
 8003788:	08006c04 	.word	0x08006c04
 800378c:	08006c04 	.word	0x08006c04
 8003790:	08006c04 	.word	0x08006c04
 8003794:	08006c08 	.word	0x08006c08

08003798 <memset>:
 8003798:	4603      	mov	r3, r0
 800379a:	4402      	add	r2, r0
 800379c:	4293      	cmp	r3, r2
 800379e:	d100      	bne.n	80037a2 <memset+0xa>
 80037a0:	4770      	bx	lr
 80037a2:	f803 1b01 	strb.w	r1, [r3], #1
 80037a6:	e7f9      	b.n	800379c <memset+0x4>

080037a8 <__cvt>:
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80037ae:	461f      	mov	r7, r3
 80037b0:	bfbb      	ittet	lt
 80037b2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80037b6:	461f      	movlt	r7, r3
 80037b8:	2300      	movge	r3, #0
 80037ba:	232d      	movlt	r3, #45	; 0x2d
 80037bc:	b088      	sub	sp, #32
 80037be:	4614      	mov	r4, r2
 80037c0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80037c2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80037c4:	7013      	strb	r3, [r2, #0]
 80037c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80037c8:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80037cc:	f023 0820 	bic.w	r8, r3, #32
 80037d0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80037d4:	d005      	beq.n	80037e2 <__cvt+0x3a>
 80037d6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80037da:	d100      	bne.n	80037de <__cvt+0x36>
 80037dc:	3501      	adds	r5, #1
 80037de:	2302      	movs	r3, #2
 80037e0:	e000      	b.n	80037e4 <__cvt+0x3c>
 80037e2:	2303      	movs	r3, #3
 80037e4:	aa07      	add	r2, sp, #28
 80037e6:	9204      	str	r2, [sp, #16]
 80037e8:	aa06      	add	r2, sp, #24
 80037ea:	e9cd a202 	strd	sl, r2, [sp, #8]
 80037ee:	e9cd 3500 	strd	r3, r5, [sp]
 80037f2:	4622      	mov	r2, r4
 80037f4:	463b      	mov	r3, r7
 80037f6:	f000 fcc3 	bl	8004180 <_dtoa_r>
 80037fa:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80037fe:	4606      	mov	r6, r0
 8003800:	d102      	bne.n	8003808 <__cvt+0x60>
 8003802:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003804:	07db      	lsls	r3, r3, #31
 8003806:	d522      	bpl.n	800384e <__cvt+0xa6>
 8003808:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800380c:	eb06 0905 	add.w	r9, r6, r5
 8003810:	d110      	bne.n	8003834 <__cvt+0x8c>
 8003812:	7833      	ldrb	r3, [r6, #0]
 8003814:	2b30      	cmp	r3, #48	; 0x30
 8003816:	d10a      	bne.n	800382e <__cvt+0x86>
 8003818:	2200      	movs	r2, #0
 800381a:	2300      	movs	r3, #0
 800381c:	4620      	mov	r0, r4
 800381e:	4639      	mov	r1, r7
 8003820:	f7fd f92e 	bl	8000a80 <__aeabi_dcmpeq>
 8003824:	b918      	cbnz	r0, 800382e <__cvt+0x86>
 8003826:	f1c5 0501 	rsb	r5, r5, #1
 800382a:	f8ca 5000 	str.w	r5, [sl]
 800382e:	f8da 3000 	ldr.w	r3, [sl]
 8003832:	4499      	add	r9, r3
 8003834:	2200      	movs	r2, #0
 8003836:	2300      	movs	r3, #0
 8003838:	4620      	mov	r0, r4
 800383a:	4639      	mov	r1, r7
 800383c:	f7fd f920 	bl	8000a80 <__aeabi_dcmpeq>
 8003840:	b108      	cbz	r0, 8003846 <__cvt+0x9e>
 8003842:	f8cd 901c 	str.w	r9, [sp, #28]
 8003846:	2230      	movs	r2, #48	; 0x30
 8003848:	9b07      	ldr	r3, [sp, #28]
 800384a:	454b      	cmp	r3, r9
 800384c:	d307      	bcc.n	800385e <__cvt+0xb6>
 800384e:	4630      	mov	r0, r6
 8003850:	9b07      	ldr	r3, [sp, #28]
 8003852:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003854:	1b9b      	subs	r3, r3, r6
 8003856:	6013      	str	r3, [r2, #0]
 8003858:	b008      	add	sp, #32
 800385a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800385e:	1c59      	adds	r1, r3, #1
 8003860:	9107      	str	r1, [sp, #28]
 8003862:	701a      	strb	r2, [r3, #0]
 8003864:	e7f0      	b.n	8003848 <__cvt+0xa0>

08003866 <__exponent>:
 8003866:	4603      	mov	r3, r0
 8003868:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800386a:	2900      	cmp	r1, #0
 800386c:	f803 2b02 	strb.w	r2, [r3], #2
 8003870:	bfb6      	itet	lt
 8003872:	222d      	movlt	r2, #45	; 0x2d
 8003874:	222b      	movge	r2, #43	; 0x2b
 8003876:	4249      	neglt	r1, r1
 8003878:	2909      	cmp	r1, #9
 800387a:	7042      	strb	r2, [r0, #1]
 800387c:	dd2b      	ble.n	80038d6 <__exponent+0x70>
 800387e:	f10d 0407 	add.w	r4, sp, #7
 8003882:	46a4      	mov	ip, r4
 8003884:	270a      	movs	r7, #10
 8003886:	fb91 f6f7 	sdiv	r6, r1, r7
 800388a:	460a      	mov	r2, r1
 800388c:	46a6      	mov	lr, r4
 800388e:	fb07 1516 	mls	r5, r7, r6, r1
 8003892:	2a63      	cmp	r2, #99	; 0x63
 8003894:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8003898:	4631      	mov	r1, r6
 800389a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800389e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80038a2:	dcf0      	bgt.n	8003886 <__exponent+0x20>
 80038a4:	3130      	adds	r1, #48	; 0x30
 80038a6:	f1ae 0502 	sub.w	r5, lr, #2
 80038aa:	f804 1c01 	strb.w	r1, [r4, #-1]
 80038ae:	4629      	mov	r1, r5
 80038b0:	1c44      	adds	r4, r0, #1
 80038b2:	4561      	cmp	r1, ip
 80038b4:	d30a      	bcc.n	80038cc <__exponent+0x66>
 80038b6:	f10d 0209 	add.w	r2, sp, #9
 80038ba:	eba2 020e 	sub.w	r2, r2, lr
 80038be:	4565      	cmp	r5, ip
 80038c0:	bf88      	it	hi
 80038c2:	2200      	movhi	r2, #0
 80038c4:	4413      	add	r3, r2
 80038c6:	1a18      	subs	r0, r3, r0
 80038c8:	b003      	add	sp, #12
 80038ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038cc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80038d0:	f804 2f01 	strb.w	r2, [r4, #1]!
 80038d4:	e7ed      	b.n	80038b2 <__exponent+0x4c>
 80038d6:	2330      	movs	r3, #48	; 0x30
 80038d8:	3130      	adds	r1, #48	; 0x30
 80038da:	7083      	strb	r3, [r0, #2]
 80038dc:	70c1      	strb	r1, [r0, #3]
 80038de:	1d03      	adds	r3, r0, #4
 80038e0:	e7f1      	b.n	80038c6 <__exponent+0x60>
	...

080038e4 <_printf_float>:
 80038e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038e8:	b091      	sub	sp, #68	; 0x44
 80038ea:	460c      	mov	r4, r1
 80038ec:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80038f0:	4616      	mov	r6, r2
 80038f2:	461f      	mov	r7, r3
 80038f4:	4605      	mov	r5, r0
 80038f6:	f001 fa31 	bl	8004d5c <_localeconv_r>
 80038fa:	6803      	ldr	r3, [r0, #0]
 80038fc:	4618      	mov	r0, r3
 80038fe:	9309      	str	r3, [sp, #36]	; 0x24
 8003900:	f7fc fc92 	bl	8000228 <strlen>
 8003904:	2300      	movs	r3, #0
 8003906:	930e      	str	r3, [sp, #56]	; 0x38
 8003908:	f8d8 3000 	ldr.w	r3, [r8]
 800390c:	900a      	str	r0, [sp, #40]	; 0x28
 800390e:	3307      	adds	r3, #7
 8003910:	f023 0307 	bic.w	r3, r3, #7
 8003914:	f103 0208 	add.w	r2, r3, #8
 8003918:	f894 9018 	ldrb.w	r9, [r4, #24]
 800391c:	f8d4 b000 	ldr.w	fp, [r4]
 8003920:	f8c8 2000 	str.w	r2, [r8]
 8003924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003928:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800392c:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8003930:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8003934:	930b      	str	r3, [sp, #44]	; 0x2c
 8003936:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800393a:	4640      	mov	r0, r8
 800393c:	4b9c      	ldr	r3, [pc, #624]	; (8003bb0 <_printf_float+0x2cc>)
 800393e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003940:	f7fd f8d0 	bl	8000ae4 <__aeabi_dcmpun>
 8003944:	bb70      	cbnz	r0, 80039a4 <_printf_float+0xc0>
 8003946:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800394a:	4640      	mov	r0, r8
 800394c:	4b98      	ldr	r3, [pc, #608]	; (8003bb0 <_printf_float+0x2cc>)
 800394e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003950:	f7fd f8aa 	bl	8000aa8 <__aeabi_dcmple>
 8003954:	bb30      	cbnz	r0, 80039a4 <_printf_float+0xc0>
 8003956:	2200      	movs	r2, #0
 8003958:	2300      	movs	r3, #0
 800395a:	4640      	mov	r0, r8
 800395c:	4651      	mov	r1, sl
 800395e:	f7fd f899 	bl	8000a94 <__aeabi_dcmplt>
 8003962:	b110      	cbz	r0, 800396a <_printf_float+0x86>
 8003964:	232d      	movs	r3, #45	; 0x2d
 8003966:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800396a:	4b92      	ldr	r3, [pc, #584]	; (8003bb4 <_printf_float+0x2d0>)
 800396c:	4892      	ldr	r0, [pc, #584]	; (8003bb8 <_printf_float+0x2d4>)
 800396e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8003972:	bf94      	ite	ls
 8003974:	4698      	movls	r8, r3
 8003976:	4680      	movhi	r8, r0
 8003978:	2303      	movs	r3, #3
 800397a:	f04f 0a00 	mov.w	sl, #0
 800397e:	6123      	str	r3, [r4, #16]
 8003980:	f02b 0304 	bic.w	r3, fp, #4
 8003984:	6023      	str	r3, [r4, #0]
 8003986:	4633      	mov	r3, r6
 8003988:	4621      	mov	r1, r4
 800398a:	4628      	mov	r0, r5
 800398c:	9700      	str	r7, [sp, #0]
 800398e:	aa0f      	add	r2, sp, #60	; 0x3c
 8003990:	f000 f9d4 	bl	8003d3c <_printf_common>
 8003994:	3001      	adds	r0, #1
 8003996:	f040 8090 	bne.w	8003aba <_printf_float+0x1d6>
 800399a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800399e:	b011      	add	sp, #68	; 0x44
 80039a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039a4:	4642      	mov	r2, r8
 80039a6:	4653      	mov	r3, sl
 80039a8:	4640      	mov	r0, r8
 80039aa:	4651      	mov	r1, sl
 80039ac:	f7fd f89a 	bl	8000ae4 <__aeabi_dcmpun>
 80039b0:	b148      	cbz	r0, 80039c6 <_printf_float+0xe2>
 80039b2:	f1ba 0f00 	cmp.w	sl, #0
 80039b6:	bfb8      	it	lt
 80039b8:	232d      	movlt	r3, #45	; 0x2d
 80039ba:	4880      	ldr	r0, [pc, #512]	; (8003bbc <_printf_float+0x2d8>)
 80039bc:	bfb8      	it	lt
 80039be:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80039c2:	4b7f      	ldr	r3, [pc, #508]	; (8003bc0 <_printf_float+0x2dc>)
 80039c4:	e7d3      	b.n	800396e <_printf_float+0x8a>
 80039c6:	6863      	ldr	r3, [r4, #4]
 80039c8:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80039cc:	1c5a      	adds	r2, r3, #1
 80039ce:	d142      	bne.n	8003a56 <_printf_float+0x172>
 80039d0:	2306      	movs	r3, #6
 80039d2:	6063      	str	r3, [r4, #4]
 80039d4:	2200      	movs	r2, #0
 80039d6:	9206      	str	r2, [sp, #24]
 80039d8:	aa0e      	add	r2, sp, #56	; 0x38
 80039da:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80039de:	aa0d      	add	r2, sp, #52	; 0x34
 80039e0:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80039e4:	9203      	str	r2, [sp, #12]
 80039e6:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80039ea:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80039ee:	6023      	str	r3, [r4, #0]
 80039f0:	6863      	ldr	r3, [r4, #4]
 80039f2:	4642      	mov	r2, r8
 80039f4:	9300      	str	r3, [sp, #0]
 80039f6:	4628      	mov	r0, r5
 80039f8:	4653      	mov	r3, sl
 80039fa:	910b      	str	r1, [sp, #44]	; 0x2c
 80039fc:	f7ff fed4 	bl	80037a8 <__cvt>
 8003a00:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003a02:	4680      	mov	r8, r0
 8003a04:	2947      	cmp	r1, #71	; 0x47
 8003a06:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003a08:	d108      	bne.n	8003a1c <_printf_float+0x138>
 8003a0a:	1cc8      	adds	r0, r1, #3
 8003a0c:	db02      	blt.n	8003a14 <_printf_float+0x130>
 8003a0e:	6863      	ldr	r3, [r4, #4]
 8003a10:	4299      	cmp	r1, r3
 8003a12:	dd40      	ble.n	8003a96 <_printf_float+0x1b2>
 8003a14:	f1a9 0902 	sub.w	r9, r9, #2
 8003a18:	fa5f f989 	uxtb.w	r9, r9
 8003a1c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003a20:	d81f      	bhi.n	8003a62 <_printf_float+0x17e>
 8003a22:	464a      	mov	r2, r9
 8003a24:	3901      	subs	r1, #1
 8003a26:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003a2a:	910d      	str	r1, [sp, #52]	; 0x34
 8003a2c:	f7ff ff1b 	bl	8003866 <__exponent>
 8003a30:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003a32:	4682      	mov	sl, r0
 8003a34:	1813      	adds	r3, r2, r0
 8003a36:	2a01      	cmp	r2, #1
 8003a38:	6123      	str	r3, [r4, #16]
 8003a3a:	dc02      	bgt.n	8003a42 <_printf_float+0x15e>
 8003a3c:	6822      	ldr	r2, [r4, #0]
 8003a3e:	07d2      	lsls	r2, r2, #31
 8003a40:	d501      	bpl.n	8003a46 <_printf_float+0x162>
 8003a42:	3301      	adds	r3, #1
 8003a44:	6123      	str	r3, [r4, #16]
 8003a46:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d09b      	beq.n	8003986 <_printf_float+0xa2>
 8003a4e:	232d      	movs	r3, #45	; 0x2d
 8003a50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003a54:	e797      	b.n	8003986 <_printf_float+0xa2>
 8003a56:	2947      	cmp	r1, #71	; 0x47
 8003a58:	d1bc      	bne.n	80039d4 <_printf_float+0xf0>
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d1ba      	bne.n	80039d4 <_printf_float+0xf0>
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e7b7      	b.n	80039d2 <_printf_float+0xee>
 8003a62:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8003a66:	d118      	bne.n	8003a9a <_printf_float+0x1b6>
 8003a68:	2900      	cmp	r1, #0
 8003a6a:	6863      	ldr	r3, [r4, #4]
 8003a6c:	dd0b      	ble.n	8003a86 <_printf_float+0x1a2>
 8003a6e:	6121      	str	r1, [r4, #16]
 8003a70:	b913      	cbnz	r3, 8003a78 <_printf_float+0x194>
 8003a72:	6822      	ldr	r2, [r4, #0]
 8003a74:	07d0      	lsls	r0, r2, #31
 8003a76:	d502      	bpl.n	8003a7e <_printf_float+0x19a>
 8003a78:	3301      	adds	r3, #1
 8003a7a:	440b      	add	r3, r1
 8003a7c:	6123      	str	r3, [r4, #16]
 8003a7e:	f04f 0a00 	mov.w	sl, #0
 8003a82:	65a1      	str	r1, [r4, #88]	; 0x58
 8003a84:	e7df      	b.n	8003a46 <_printf_float+0x162>
 8003a86:	b913      	cbnz	r3, 8003a8e <_printf_float+0x1aa>
 8003a88:	6822      	ldr	r2, [r4, #0]
 8003a8a:	07d2      	lsls	r2, r2, #31
 8003a8c:	d501      	bpl.n	8003a92 <_printf_float+0x1ae>
 8003a8e:	3302      	adds	r3, #2
 8003a90:	e7f4      	b.n	8003a7c <_printf_float+0x198>
 8003a92:	2301      	movs	r3, #1
 8003a94:	e7f2      	b.n	8003a7c <_printf_float+0x198>
 8003a96:	f04f 0967 	mov.w	r9, #103	; 0x67
 8003a9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003a9c:	4299      	cmp	r1, r3
 8003a9e:	db05      	blt.n	8003aac <_printf_float+0x1c8>
 8003aa0:	6823      	ldr	r3, [r4, #0]
 8003aa2:	6121      	str	r1, [r4, #16]
 8003aa4:	07d8      	lsls	r0, r3, #31
 8003aa6:	d5ea      	bpl.n	8003a7e <_printf_float+0x19a>
 8003aa8:	1c4b      	adds	r3, r1, #1
 8003aaa:	e7e7      	b.n	8003a7c <_printf_float+0x198>
 8003aac:	2900      	cmp	r1, #0
 8003aae:	bfcc      	ite	gt
 8003ab0:	2201      	movgt	r2, #1
 8003ab2:	f1c1 0202 	rsble	r2, r1, #2
 8003ab6:	4413      	add	r3, r2
 8003ab8:	e7e0      	b.n	8003a7c <_printf_float+0x198>
 8003aba:	6823      	ldr	r3, [r4, #0]
 8003abc:	055a      	lsls	r2, r3, #21
 8003abe:	d407      	bmi.n	8003ad0 <_printf_float+0x1ec>
 8003ac0:	6923      	ldr	r3, [r4, #16]
 8003ac2:	4642      	mov	r2, r8
 8003ac4:	4631      	mov	r1, r6
 8003ac6:	4628      	mov	r0, r5
 8003ac8:	47b8      	blx	r7
 8003aca:	3001      	adds	r0, #1
 8003acc:	d12b      	bne.n	8003b26 <_printf_float+0x242>
 8003ace:	e764      	b.n	800399a <_printf_float+0xb6>
 8003ad0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003ad4:	f240 80dd 	bls.w	8003c92 <_printf_float+0x3ae>
 8003ad8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003adc:	2200      	movs	r2, #0
 8003ade:	2300      	movs	r3, #0
 8003ae0:	f7fc ffce 	bl	8000a80 <__aeabi_dcmpeq>
 8003ae4:	2800      	cmp	r0, #0
 8003ae6:	d033      	beq.n	8003b50 <_printf_float+0x26c>
 8003ae8:	2301      	movs	r3, #1
 8003aea:	4631      	mov	r1, r6
 8003aec:	4628      	mov	r0, r5
 8003aee:	4a35      	ldr	r2, [pc, #212]	; (8003bc4 <_printf_float+0x2e0>)
 8003af0:	47b8      	blx	r7
 8003af2:	3001      	adds	r0, #1
 8003af4:	f43f af51 	beq.w	800399a <_printf_float+0xb6>
 8003af8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003afc:	429a      	cmp	r2, r3
 8003afe:	db02      	blt.n	8003b06 <_printf_float+0x222>
 8003b00:	6823      	ldr	r3, [r4, #0]
 8003b02:	07d8      	lsls	r0, r3, #31
 8003b04:	d50f      	bpl.n	8003b26 <_printf_float+0x242>
 8003b06:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003b0a:	4631      	mov	r1, r6
 8003b0c:	4628      	mov	r0, r5
 8003b0e:	47b8      	blx	r7
 8003b10:	3001      	adds	r0, #1
 8003b12:	f43f af42 	beq.w	800399a <_printf_float+0xb6>
 8003b16:	f04f 0800 	mov.w	r8, #0
 8003b1a:	f104 091a 	add.w	r9, r4, #26
 8003b1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b20:	3b01      	subs	r3, #1
 8003b22:	4543      	cmp	r3, r8
 8003b24:	dc09      	bgt.n	8003b3a <_printf_float+0x256>
 8003b26:	6823      	ldr	r3, [r4, #0]
 8003b28:	079b      	lsls	r3, r3, #30
 8003b2a:	f100 8102 	bmi.w	8003d32 <_printf_float+0x44e>
 8003b2e:	68e0      	ldr	r0, [r4, #12]
 8003b30:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003b32:	4298      	cmp	r0, r3
 8003b34:	bfb8      	it	lt
 8003b36:	4618      	movlt	r0, r3
 8003b38:	e731      	b.n	800399e <_printf_float+0xba>
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	464a      	mov	r2, r9
 8003b3e:	4631      	mov	r1, r6
 8003b40:	4628      	mov	r0, r5
 8003b42:	47b8      	blx	r7
 8003b44:	3001      	adds	r0, #1
 8003b46:	f43f af28 	beq.w	800399a <_printf_float+0xb6>
 8003b4a:	f108 0801 	add.w	r8, r8, #1
 8003b4e:	e7e6      	b.n	8003b1e <_printf_float+0x23a>
 8003b50:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	dc38      	bgt.n	8003bc8 <_printf_float+0x2e4>
 8003b56:	2301      	movs	r3, #1
 8003b58:	4631      	mov	r1, r6
 8003b5a:	4628      	mov	r0, r5
 8003b5c:	4a19      	ldr	r2, [pc, #100]	; (8003bc4 <_printf_float+0x2e0>)
 8003b5e:	47b8      	blx	r7
 8003b60:	3001      	adds	r0, #1
 8003b62:	f43f af1a 	beq.w	800399a <_printf_float+0xb6>
 8003b66:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	d102      	bne.n	8003b74 <_printf_float+0x290>
 8003b6e:	6823      	ldr	r3, [r4, #0]
 8003b70:	07d9      	lsls	r1, r3, #31
 8003b72:	d5d8      	bpl.n	8003b26 <_printf_float+0x242>
 8003b74:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003b78:	4631      	mov	r1, r6
 8003b7a:	4628      	mov	r0, r5
 8003b7c:	47b8      	blx	r7
 8003b7e:	3001      	adds	r0, #1
 8003b80:	f43f af0b 	beq.w	800399a <_printf_float+0xb6>
 8003b84:	f04f 0900 	mov.w	r9, #0
 8003b88:	f104 0a1a 	add.w	sl, r4, #26
 8003b8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003b8e:	425b      	negs	r3, r3
 8003b90:	454b      	cmp	r3, r9
 8003b92:	dc01      	bgt.n	8003b98 <_printf_float+0x2b4>
 8003b94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b96:	e794      	b.n	8003ac2 <_printf_float+0x1de>
 8003b98:	2301      	movs	r3, #1
 8003b9a:	4652      	mov	r2, sl
 8003b9c:	4631      	mov	r1, r6
 8003b9e:	4628      	mov	r0, r5
 8003ba0:	47b8      	blx	r7
 8003ba2:	3001      	adds	r0, #1
 8003ba4:	f43f aef9 	beq.w	800399a <_printf_float+0xb6>
 8003ba8:	f109 0901 	add.w	r9, r9, #1
 8003bac:	e7ee      	b.n	8003b8c <_printf_float+0x2a8>
 8003bae:	bf00      	nop
 8003bb0:	7fefffff 	.word	0x7fefffff
 8003bb4:	0800682c 	.word	0x0800682c
 8003bb8:	08006830 	.word	0x08006830
 8003bbc:	08006838 	.word	0x08006838
 8003bc0:	08006834 	.word	0x08006834
 8003bc4:	0800683c 	.word	0x0800683c
 8003bc8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003bca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003bcc:	429a      	cmp	r2, r3
 8003bce:	bfa8      	it	ge
 8003bd0:	461a      	movge	r2, r3
 8003bd2:	2a00      	cmp	r2, #0
 8003bd4:	4691      	mov	r9, r2
 8003bd6:	dc37      	bgt.n	8003c48 <_printf_float+0x364>
 8003bd8:	f04f 0b00 	mov.w	fp, #0
 8003bdc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003be0:	f104 021a 	add.w	r2, r4, #26
 8003be4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003be8:	ebaa 0309 	sub.w	r3, sl, r9
 8003bec:	455b      	cmp	r3, fp
 8003bee:	dc33      	bgt.n	8003c58 <_printf_float+0x374>
 8003bf0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	db3b      	blt.n	8003c70 <_printf_float+0x38c>
 8003bf8:	6823      	ldr	r3, [r4, #0]
 8003bfa:	07da      	lsls	r2, r3, #31
 8003bfc:	d438      	bmi.n	8003c70 <_printf_float+0x38c>
 8003bfe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003c00:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003c02:	eba3 020a 	sub.w	r2, r3, sl
 8003c06:	eba3 0901 	sub.w	r9, r3, r1
 8003c0a:	4591      	cmp	r9, r2
 8003c0c:	bfa8      	it	ge
 8003c0e:	4691      	movge	r9, r2
 8003c10:	f1b9 0f00 	cmp.w	r9, #0
 8003c14:	dc34      	bgt.n	8003c80 <_printf_float+0x39c>
 8003c16:	f04f 0800 	mov.w	r8, #0
 8003c1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003c1e:	f104 0a1a 	add.w	sl, r4, #26
 8003c22:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003c26:	1a9b      	subs	r3, r3, r2
 8003c28:	eba3 0309 	sub.w	r3, r3, r9
 8003c2c:	4543      	cmp	r3, r8
 8003c2e:	f77f af7a 	ble.w	8003b26 <_printf_float+0x242>
 8003c32:	2301      	movs	r3, #1
 8003c34:	4652      	mov	r2, sl
 8003c36:	4631      	mov	r1, r6
 8003c38:	4628      	mov	r0, r5
 8003c3a:	47b8      	blx	r7
 8003c3c:	3001      	adds	r0, #1
 8003c3e:	f43f aeac 	beq.w	800399a <_printf_float+0xb6>
 8003c42:	f108 0801 	add.w	r8, r8, #1
 8003c46:	e7ec      	b.n	8003c22 <_printf_float+0x33e>
 8003c48:	4613      	mov	r3, r2
 8003c4a:	4631      	mov	r1, r6
 8003c4c:	4642      	mov	r2, r8
 8003c4e:	4628      	mov	r0, r5
 8003c50:	47b8      	blx	r7
 8003c52:	3001      	adds	r0, #1
 8003c54:	d1c0      	bne.n	8003bd8 <_printf_float+0x2f4>
 8003c56:	e6a0      	b.n	800399a <_printf_float+0xb6>
 8003c58:	2301      	movs	r3, #1
 8003c5a:	4631      	mov	r1, r6
 8003c5c:	4628      	mov	r0, r5
 8003c5e:	920b      	str	r2, [sp, #44]	; 0x2c
 8003c60:	47b8      	blx	r7
 8003c62:	3001      	adds	r0, #1
 8003c64:	f43f ae99 	beq.w	800399a <_printf_float+0xb6>
 8003c68:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003c6a:	f10b 0b01 	add.w	fp, fp, #1
 8003c6e:	e7b9      	b.n	8003be4 <_printf_float+0x300>
 8003c70:	4631      	mov	r1, r6
 8003c72:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003c76:	4628      	mov	r0, r5
 8003c78:	47b8      	blx	r7
 8003c7a:	3001      	adds	r0, #1
 8003c7c:	d1bf      	bne.n	8003bfe <_printf_float+0x31a>
 8003c7e:	e68c      	b.n	800399a <_printf_float+0xb6>
 8003c80:	464b      	mov	r3, r9
 8003c82:	4631      	mov	r1, r6
 8003c84:	4628      	mov	r0, r5
 8003c86:	eb08 020a 	add.w	r2, r8, sl
 8003c8a:	47b8      	blx	r7
 8003c8c:	3001      	adds	r0, #1
 8003c8e:	d1c2      	bne.n	8003c16 <_printf_float+0x332>
 8003c90:	e683      	b.n	800399a <_printf_float+0xb6>
 8003c92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003c94:	2a01      	cmp	r2, #1
 8003c96:	dc01      	bgt.n	8003c9c <_printf_float+0x3b8>
 8003c98:	07db      	lsls	r3, r3, #31
 8003c9a:	d537      	bpl.n	8003d0c <_printf_float+0x428>
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	4642      	mov	r2, r8
 8003ca0:	4631      	mov	r1, r6
 8003ca2:	4628      	mov	r0, r5
 8003ca4:	47b8      	blx	r7
 8003ca6:	3001      	adds	r0, #1
 8003ca8:	f43f ae77 	beq.w	800399a <_printf_float+0xb6>
 8003cac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003cb0:	4631      	mov	r1, r6
 8003cb2:	4628      	mov	r0, r5
 8003cb4:	47b8      	blx	r7
 8003cb6:	3001      	adds	r0, #1
 8003cb8:	f43f ae6f 	beq.w	800399a <_printf_float+0xb6>
 8003cbc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	f7fc fedc 	bl	8000a80 <__aeabi_dcmpeq>
 8003cc8:	b9d8      	cbnz	r0, 8003d02 <_printf_float+0x41e>
 8003cca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003ccc:	f108 0201 	add.w	r2, r8, #1
 8003cd0:	3b01      	subs	r3, #1
 8003cd2:	4631      	mov	r1, r6
 8003cd4:	4628      	mov	r0, r5
 8003cd6:	47b8      	blx	r7
 8003cd8:	3001      	adds	r0, #1
 8003cda:	d10e      	bne.n	8003cfa <_printf_float+0x416>
 8003cdc:	e65d      	b.n	800399a <_printf_float+0xb6>
 8003cde:	2301      	movs	r3, #1
 8003ce0:	464a      	mov	r2, r9
 8003ce2:	4631      	mov	r1, r6
 8003ce4:	4628      	mov	r0, r5
 8003ce6:	47b8      	blx	r7
 8003ce8:	3001      	adds	r0, #1
 8003cea:	f43f ae56 	beq.w	800399a <_printf_float+0xb6>
 8003cee:	f108 0801 	add.w	r8, r8, #1
 8003cf2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003cf4:	3b01      	subs	r3, #1
 8003cf6:	4543      	cmp	r3, r8
 8003cf8:	dcf1      	bgt.n	8003cde <_printf_float+0x3fa>
 8003cfa:	4653      	mov	r3, sl
 8003cfc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003d00:	e6e0      	b.n	8003ac4 <_printf_float+0x1e0>
 8003d02:	f04f 0800 	mov.w	r8, #0
 8003d06:	f104 091a 	add.w	r9, r4, #26
 8003d0a:	e7f2      	b.n	8003cf2 <_printf_float+0x40e>
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	4642      	mov	r2, r8
 8003d10:	e7df      	b.n	8003cd2 <_printf_float+0x3ee>
 8003d12:	2301      	movs	r3, #1
 8003d14:	464a      	mov	r2, r9
 8003d16:	4631      	mov	r1, r6
 8003d18:	4628      	mov	r0, r5
 8003d1a:	47b8      	blx	r7
 8003d1c:	3001      	adds	r0, #1
 8003d1e:	f43f ae3c 	beq.w	800399a <_printf_float+0xb6>
 8003d22:	f108 0801 	add.w	r8, r8, #1
 8003d26:	68e3      	ldr	r3, [r4, #12]
 8003d28:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8003d2a:	1a5b      	subs	r3, r3, r1
 8003d2c:	4543      	cmp	r3, r8
 8003d2e:	dcf0      	bgt.n	8003d12 <_printf_float+0x42e>
 8003d30:	e6fd      	b.n	8003b2e <_printf_float+0x24a>
 8003d32:	f04f 0800 	mov.w	r8, #0
 8003d36:	f104 0919 	add.w	r9, r4, #25
 8003d3a:	e7f4      	b.n	8003d26 <_printf_float+0x442>

08003d3c <_printf_common>:
 8003d3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d40:	4616      	mov	r6, r2
 8003d42:	4699      	mov	r9, r3
 8003d44:	688a      	ldr	r2, [r1, #8]
 8003d46:	690b      	ldr	r3, [r1, #16]
 8003d48:	4607      	mov	r7, r0
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	bfb8      	it	lt
 8003d4e:	4613      	movlt	r3, r2
 8003d50:	6033      	str	r3, [r6, #0]
 8003d52:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003d56:	460c      	mov	r4, r1
 8003d58:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003d5c:	b10a      	cbz	r2, 8003d62 <_printf_common+0x26>
 8003d5e:	3301      	adds	r3, #1
 8003d60:	6033      	str	r3, [r6, #0]
 8003d62:	6823      	ldr	r3, [r4, #0]
 8003d64:	0699      	lsls	r1, r3, #26
 8003d66:	bf42      	ittt	mi
 8003d68:	6833      	ldrmi	r3, [r6, #0]
 8003d6a:	3302      	addmi	r3, #2
 8003d6c:	6033      	strmi	r3, [r6, #0]
 8003d6e:	6825      	ldr	r5, [r4, #0]
 8003d70:	f015 0506 	ands.w	r5, r5, #6
 8003d74:	d106      	bne.n	8003d84 <_printf_common+0x48>
 8003d76:	f104 0a19 	add.w	sl, r4, #25
 8003d7a:	68e3      	ldr	r3, [r4, #12]
 8003d7c:	6832      	ldr	r2, [r6, #0]
 8003d7e:	1a9b      	subs	r3, r3, r2
 8003d80:	42ab      	cmp	r3, r5
 8003d82:	dc28      	bgt.n	8003dd6 <_printf_common+0x9a>
 8003d84:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003d88:	1e13      	subs	r3, r2, #0
 8003d8a:	6822      	ldr	r2, [r4, #0]
 8003d8c:	bf18      	it	ne
 8003d8e:	2301      	movne	r3, #1
 8003d90:	0692      	lsls	r2, r2, #26
 8003d92:	d42d      	bmi.n	8003df0 <_printf_common+0xb4>
 8003d94:	4649      	mov	r1, r9
 8003d96:	4638      	mov	r0, r7
 8003d98:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d9c:	47c0      	blx	r8
 8003d9e:	3001      	adds	r0, #1
 8003da0:	d020      	beq.n	8003de4 <_printf_common+0xa8>
 8003da2:	6823      	ldr	r3, [r4, #0]
 8003da4:	68e5      	ldr	r5, [r4, #12]
 8003da6:	f003 0306 	and.w	r3, r3, #6
 8003daa:	2b04      	cmp	r3, #4
 8003dac:	bf18      	it	ne
 8003dae:	2500      	movne	r5, #0
 8003db0:	6832      	ldr	r2, [r6, #0]
 8003db2:	f04f 0600 	mov.w	r6, #0
 8003db6:	68a3      	ldr	r3, [r4, #8]
 8003db8:	bf08      	it	eq
 8003dba:	1aad      	subeq	r5, r5, r2
 8003dbc:	6922      	ldr	r2, [r4, #16]
 8003dbe:	bf08      	it	eq
 8003dc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	bfc4      	itt	gt
 8003dc8:	1a9b      	subgt	r3, r3, r2
 8003dca:	18ed      	addgt	r5, r5, r3
 8003dcc:	341a      	adds	r4, #26
 8003dce:	42b5      	cmp	r5, r6
 8003dd0:	d11a      	bne.n	8003e08 <_printf_common+0xcc>
 8003dd2:	2000      	movs	r0, #0
 8003dd4:	e008      	b.n	8003de8 <_printf_common+0xac>
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	4652      	mov	r2, sl
 8003dda:	4649      	mov	r1, r9
 8003ddc:	4638      	mov	r0, r7
 8003dde:	47c0      	blx	r8
 8003de0:	3001      	adds	r0, #1
 8003de2:	d103      	bne.n	8003dec <_printf_common+0xb0>
 8003de4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003de8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003dec:	3501      	adds	r5, #1
 8003dee:	e7c4      	b.n	8003d7a <_printf_common+0x3e>
 8003df0:	2030      	movs	r0, #48	; 0x30
 8003df2:	18e1      	adds	r1, r4, r3
 8003df4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003df8:	1c5a      	adds	r2, r3, #1
 8003dfa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003dfe:	4422      	add	r2, r4
 8003e00:	3302      	adds	r3, #2
 8003e02:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003e06:	e7c5      	b.n	8003d94 <_printf_common+0x58>
 8003e08:	2301      	movs	r3, #1
 8003e0a:	4622      	mov	r2, r4
 8003e0c:	4649      	mov	r1, r9
 8003e0e:	4638      	mov	r0, r7
 8003e10:	47c0      	blx	r8
 8003e12:	3001      	adds	r0, #1
 8003e14:	d0e6      	beq.n	8003de4 <_printf_common+0xa8>
 8003e16:	3601      	adds	r6, #1
 8003e18:	e7d9      	b.n	8003dce <_printf_common+0x92>
	...

08003e1c <_printf_i>:
 8003e1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e20:	7e0f      	ldrb	r7, [r1, #24]
 8003e22:	4691      	mov	r9, r2
 8003e24:	2f78      	cmp	r7, #120	; 0x78
 8003e26:	4680      	mov	r8, r0
 8003e28:	460c      	mov	r4, r1
 8003e2a:	469a      	mov	sl, r3
 8003e2c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003e2e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003e32:	d807      	bhi.n	8003e44 <_printf_i+0x28>
 8003e34:	2f62      	cmp	r7, #98	; 0x62
 8003e36:	d80a      	bhi.n	8003e4e <_printf_i+0x32>
 8003e38:	2f00      	cmp	r7, #0
 8003e3a:	f000 80d9 	beq.w	8003ff0 <_printf_i+0x1d4>
 8003e3e:	2f58      	cmp	r7, #88	; 0x58
 8003e40:	f000 80a4 	beq.w	8003f8c <_printf_i+0x170>
 8003e44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e48:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003e4c:	e03a      	b.n	8003ec4 <_printf_i+0xa8>
 8003e4e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003e52:	2b15      	cmp	r3, #21
 8003e54:	d8f6      	bhi.n	8003e44 <_printf_i+0x28>
 8003e56:	a101      	add	r1, pc, #4	; (adr r1, 8003e5c <_printf_i+0x40>)
 8003e58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003e5c:	08003eb5 	.word	0x08003eb5
 8003e60:	08003ec9 	.word	0x08003ec9
 8003e64:	08003e45 	.word	0x08003e45
 8003e68:	08003e45 	.word	0x08003e45
 8003e6c:	08003e45 	.word	0x08003e45
 8003e70:	08003e45 	.word	0x08003e45
 8003e74:	08003ec9 	.word	0x08003ec9
 8003e78:	08003e45 	.word	0x08003e45
 8003e7c:	08003e45 	.word	0x08003e45
 8003e80:	08003e45 	.word	0x08003e45
 8003e84:	08003e45 	.word	0x08003e45
 8003e88:	08003fd7 	.word	0x08003fd7
 8003e8c:	08003ef9 	.word	0x08003ef9
 8003e90:	08003fb9 	.word	0x08003fb9
 8003e94:	08003e45 	.word	0x08003e45
 8003e98:	08003e45 	.word	0x08003e45
 8003e9c:	08003ff9 	.word	0x08003ff9
 8003ea0:	08003e45 	.word	0x08003e45
 8003ea4:	08003ef9 	.word	0x08003ef9
 8003ea8:	08003e45 	.word	0x08003e45
 8003eac:	08003e45 	.word	0x08003e45
 8003eb0:	08003fc1 	.word	0x08003fc1
 8003eb4:	682b      	ldr	r3, [r5, #0]
 8003eb6:	1d1a      	adds	r2, r3, #4
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	602a      	str	r2, [r5, #0]
 8003ebc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003ec0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e0a4      	b.n	8004012 <_printf_i+0x1f6>
 8003ec8:	6820      	ldr	r0, [r4, #0]
 8003eca:	6829      	ldr	r1, [r5, #0]
 8003ecc:	0606      	lsls	r6, r0, #24
 8003ece:	f101 0304 	add.w	r3, r1, #4
 8003ed2:	d50a      	bpl.n	8003eea <_printf_i+0xce>
 8003ed4:	680e      	ldr	r6, [r1, #0]
 8003ed6:	602b      	str	r3, [r5, #0]
 8003ed8:	2e00      	cmp	r6, #0
 8003eda:	da03      	bge.n	8003ee4 <_printf_i+0xc8>
 8003edc:	232d      	movs	r3, #45	; 0x2d
 8003ede:	4276      	negs	r6, r6
 8003ee0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ee4:	230a      	movs	r3, #10
 8003ee6:	485e      	ldr	r0, [pc, #376]	; (8004060 <_printf_i+0x244>)
 8003ee8:	e019      	b.n	8003f1e <_printf_i+0x102>
 8003eea:	680e      	ldr	r6, [r1, #0]
 8003eec:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003ef0:	602b      	str	r3, [r5, #0]
 8003ef2:	bf18      	it	ne
 8003ef4:	b236      	sxthne	r6, r6
 8003ef6:	e7ef      	b.n	8003ed8 <_printf_i+0xbc>
 8003ef8:	682b      	ldr	r3, [r5, #0]
 8003efa:	6820      	ldr	r0, [r4, #0]
 8003efc:	1d19      	adds	r1, r3, #4
 8003efe:	6029      	str	r1, [r5, #0]
 8003f00:	0601      	lsls	r1, r0, #24
 8003f02:	d501      	bpl.n	8003f08 <_printf_i+0xec>
 8003f04:	681e      	ldr	r6, [r3, #0]
 8003f06:	e002      	b.n	8003f0e <_printf_i+0xf2>
 8003f08:	0646      	lsls	r6, r0, #25
 8003f0a:	d5fb      	bpl.n	8003f04 <_printf_i+0xe8>
 8003f0c:	881e      	ldrh	r6, [r3, #0]
 8003f0e:	2f6f      	cmp	r7, #111	; 0x6f
 8003f10:	bf0c      	ite	eq
 8003f12:	2308      	moveq	r3, #8
 8003f14:	230a      	movne	r3, #10
 8003f16:	4852      	ldr	r0, [pc, #328]	; (8004060 <_printf_i+0x244>)
 8003f18:	2100      	movs	r1, #0
 8003f1a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003f1e:	6865      	ldr	r5, [r4, #4]
 8003f20:	2d00      	cmp	r5, #0
 8003f22:	bfa8      	it	ge
 8003f24:	6821      	ldrge	r1, [r4, #0]
 8003f26:	60a5      	str	r5, [r4, #8]
 8003f28:	bfa4      	itt	ge
 8003f2a:	f021 0104 	bicge.w	r1, r1, #4
 8003f2e:	6021      	strge	r1, [r4, #0]
 8003f30:	b90e      	cbnz	r6, 8003f36 <_printf_i+0x11a>
 8003f32:	2d00      	cmp	r5, #0
 8003f34:	d04d      	beq.n	8003fd2 <_printf_i+0x1b6>
 8003f36:	4615      	mov	r5, r2
 8003f38:	fbb6 f1f3 	udiv	r1, r6, r3
 8003f3c:	fb03 6711 	mls	r7, r3, r1, r6
 8003f40:	5dc7      	ldrb	r7, [r0, r7]
 8003f42:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003f46:	4637      	mov	r7, r6
 8003f48:	42bb      	cmp	r3, r7
 8003f4a:	460e      	mov	r6, r1
 8003f4c:	d9f4      	bls.n	8003f38 <_printf_i+0x11c>
 8003f4e:	2b08      	cmp	r3, #8
 8003f50:	d10b      	bne.n	8003f6a <_printf_i+0x14e>
 8003f52:	6823      	ldr	r3, [r4, #0]
 8003f54:	07de      	lsls	r6, r3, #31
 8003f56:	d508      	bpl.n	8003f6a <_printf_i+0x14e>
 8003f58:	6923      	ldr	r3, [r4, #16]
 8003f5a:	6861      	ldr	r1, [r4, #4]
 8003f5c:	4299      	cmp	r1, r3
 8003f5e:	bfde      	ittt	le
 8003f60:	2330      	movle	r3, #48	; 0x30
 8003f62:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003f66:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003f6a:	1b52      	subs	r2, r2, r5
 8003f6c:	6122      	str	r2, [r4, #16]
 8003f6e:	464b      	mov	r3, r9
 8003f70:	4621      	mov	r1, r4
 8003f72:	4640      	mov	r0, r8
 8003f74:	f8cd a000 	str.w	sl, [sp]
 8003f78:	aa03      	add	r2, sp, #12
 8003f7a:	f7ff fedf 	bl	8003d3c <_printf_common>
 8003f7e:	3001      	adds	r0, #1
 8003f80:	d14c      	bne.n	800401c <_printf_i+0x200>
 8003f82:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003f86:	b004      	add	sp, #16
 8003f88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f8c:	4834      	ldr	r0, [pc, #208]	; (8004060 <_printf_i+0x244>)
 8003f8e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003f92:	6829      	ldr	r1, [r5, #0]
 8003f94:	6823      	ldr	r3, [r4, #0]
 8003f96:	f851 6b04 	ldr.w	r6, [r1], #4
 8003f9a:	6029      	str	r1, [r5, #0]
 8003f9c:	061d      	lsls	r5, r3, #24
 8003f9e:	d514      	bpl.n	8003fca <_printf_i+0x1ae>
 8003fa0:	07df      	lsls	r7, r3, #31
 8003fa2:	bf44      	itt	mi
 8003fa4:	f043 0320 	orrmi.w	r3, r3, #32
 8003fa8:	6023      	strmi	r3, [r4, #0]
 8003faa:	b91e      	cbnz	r6, 8003fb4 <_printf_i+0x198>
 8003fac:	6823      	ldr	r3, [r4, #0]
 8003fae:	f023 0320 	bic.w	r3, r3, #32
 8003fb2:	6023      	str	r3, [r4, #0]
 8003fb4:	2310      	movs	r3, #16
 8003fb6:	e7af      	b.n	8003f18 <_printf_i+0xfc>
 8003fb8:	6823      	ldr	r3, [r4, #0]
 8003fba:	f043 0320 	orr.w	r3, r3, #32
 8003fbe:	6023      	str	r3, [r4, #0]
 8003fc0:	2378      	movs	r3, #120	; 0x78
 8003fc2:	4828      	ldr	r0, [pc, #160]	; (8004064 <_printf_i+0x248>)
 8003fc4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003fc8:	e7e3      	b.n	8003f92 <_printf_i+0x176>
 8003fca:	0659      	lsls	r1, r3, #25
 8003fcc:	bf48      	it	mi
 8003fce:	b2b6      	uxthmi	r6, r6
 8003fd0:	e7e6      	b.n	8003fa0 <_printf_i+0x184>
 8003fd2:	4615      	mov	r5, r2
 8003fd4:	e7bb      	b.n	8003f4e <_printf_i+0x132>
 8003fd6:	682b      	ldr	r3, [r5, #0]
 8003fd8:	6826      	ldr	r6, [r4, #0]
 8003fda:	1d18      	adds	r0, r3, #4
 8003fdc:	6961      	ldr	r1, [r4, #20]
 8003fde:	6028      	str	r0, [r5, #0]
 8003fe0:	0635      	lsls	r5, r6, #24
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	d501      	bpl.n	8003fea <_printf_i+0x1ce>
 8003fe6:	6019      	str	r1, [r3, #0]
 8003fe8:	e002      	b.n	8003ff0 <_printf_i+0x1d4>
 8003fea:	0670      	lsls	r0, r6, #25
 8003fec:	d5fb      	bpl.n	8003fe6 <_printf_i+0x1ca>
 8003fee:	8019      	strh	r1, [r3, #0]
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	4615      	mov	r5, r2
 8003ff4:	6123      	str	r3, [r4, #16]
 8003ff6:	e7ba      	b.n	8003f6e <_printf_i+0x152>
 8003ff8:	682b      	ldr	r3, [r5, #0]
 8003ffa:	2100      	movs	r1, #0
 8003ffc:	1d1a      	adds	r2, r3, #4
 8003ffe:	602a      	str	r2, [r5, #0]
 8004000:	681d      	ldr	r5, [r3, #0]
 8004002:	6862      	ldr	r2, [r4, #4]
 8004004:	4628      	mov	r0, r5
 8004006:	f000 feb5 	bl	8004d74 <memchr>
 800400a:	b108      	cbz	r0, 8004010 <_printf_i+0x1f4>
 800400c:	1b40      	subs	r0, r0, r5
 800400e:	6060      	str	r0, [r4, #4]
 8004010:	6863      	ldr	r3, [r4, #4]
 8004012:	6123      	str	r3, [r4, #16]
 8004014:	2300      	movs	r3, #0
 8004016:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800401a:	e7a8      	b.n	8003f6e <_printf_i+0x152>
 800401c:	462a      	mov	r2, r5
 800401e:	4649      	mov	r1, r9
 8004020:	4640      	mov	r0, r8
 8004022:	6923      	ldr	r3, [r4, #16]
 8004024:	47d0      	blx	sl
 8004026:	3001      	adds	r0, #1
 8004028:	d0ab      	beq.n	8003f82 <_printf_i+0x166>
 800402a:	6823      	ldr	r3, [r4, #0]
 800402c:	079b      	lsls	r3, r3, #30
 800402e:	d413      	bmi.n	8004058 <_printf_i+0x23c>
 8004030:	68e0      	ldr	r0, [r4, #12]
 8004032:	9b03      	ldr	r3, [sp, #12]
 8004034:	4298      	cmp	r0, r3
 8004036:	bfb8      	it	lt
 8004038:	4618      	movlt	r0, r3
 800403a:	e7a4      	b.n	8003f86 <_printf_i+0x16a>
 800403c:	2301      	movs	r3, #1
 800403e:	4632      	mov	r2, r6
 8004040:	4649      	mov	r1, r9
 8004042:	4640      	mov	r0, r8
 8004044:	47d0      	blx	sl
 8004046:	3001      	adds	r0, #1
 8004048:	d09b      	beq.n	8003f82 <_printf_i+0x166>
 800404a:	3501      	adds	r5, #1
 800404c:	68e3      	ldr	r3, [r4, #12]
 800404e:	9903      	ldr	r1, [sp, #12]
 8004050:	1a5b      	subs	r3, r3, r1
 8004052:	42ab      	cmp	r3, r5
 8004054:	dcf2      	bgt.n	800403c <_printf_i+0x220>
 8004056:	e7eb      	b.n	8004030 <_printf_i+0x214>
 8004058:	2500      	movs	r5, #0
 800405a:	f104 0619 	add.w	r6, r4, #25
 800405e:	e7f5      	b.n	800404c <_printf_i+0x230>
 8004060:	0800683e 	.word	0x0800683e
 8004064:	0800684f 	.word	0x0800684f

08004068 <quorem>:
 8004068:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800406c:	6903      	ldr	r3, [r0, #16]
 800406e:	690c      	ldr	r4, [r1, #16]
 8004070:	4607      	mov	r7, r0
 8004072:	42a3      	cmp	r3, r4
 8004074:	f2c0 8082 	blt.w	800417c <quorem+0x114>
 8004078:	3c01      	subs	r4, #1
 800407a:	f100 0514 	add.w	r5, r0, #20
 800407e:	f101 0814 	add.w	r8, r1, #20
 8004082:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004086:	9301      	str	r3, [sp, #4]
 8004088:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800408c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004090:	3301      	adds	r3, #1
 8004092:	429a      	cmp	r2, r3
 8004094:	fbb2 f6f3 	udiv	r6, r2, r3
 8004098:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800409c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80040a0:	d331      	bcc.n	8004106 <quorem+0x9e>
 80040a2:	f04f 0e00 	mov.w	lr, #0
 80040a6:	4640      	mov	r0, r8
 80040a8:	46ac      	mov	ip, r5
 80040aa:	46f2      	mov	sl, lr
 80040ac:	f850 2b04 	ldr.w	r2, [r0], #4
 80040b0:	b293      	uxth	r3, r2
 80040b2:	fb06 e303 	mla	r3, r6, r3, lr
 80040b6:	0c12      	lsrs	r2, r2, #16
 80040b8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80040bc:	b29b      	uxth	r3, r3
 80040be:	fb06 e202 	mla	r2, r6, r2, lr
 80040c2:	ebaa 0303 	sub.w	r3, sl, r3
 80040c6:	f8dc a000 	ldr.w	sl, [ip]
 80040ca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80040ce:	fa1f fa8a 	uxth.w	sl, sl
 80040d2:	4453      	add	r3, sl
 80040d4:	f8dc a000 	ldr.w	sl, [ip]
 80040d8:	b292      	uxth	r2, r2
 80040da:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80040de:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80040e2:	b29b      	uxth	r3, r3
 80040e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80040e8:	4581      	cmp	r9, r0
 80040ea:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80040ee:	f84c 3b04 	str.w	r3, [ip], #4
 80040f2:	d2db      	bcs.n	80040ac <quorem+0x44>
 80040f4:	f855 300b 	ldr.w	r3, [r5, fp]
 80040f8:	b92b      	cbnz	r3, 8004106 <quorem+0x9e>
 80040fa:	9b01      	ldr	r3, [sp, #4]
 80040fc:	3b04      	subs	r3, #4
 80040fe:	429d      	cmp	r5, r3
 8004100:	461a      	mov	r2, r3
 8004102:	d32f      	bcc.n	8004164 <quorem+0xfc>
 8004104:	613c      	str	r4, [r7, #16]
 8004106:	4638      	mov	r0, r7
 8004108:	f001 f8ce 	bl	80052a8 <__mcmp>
 800410c:	2800      	cmp	r0, #0
 800410e:	db25      	blt.n	800415c <quorem+0xf4>
 8004110:	4628      	mov	r0, r5
 8004112:	f04f 0c00 	mov.w	ip, #0
 8004116:	3601      	adds	r6, #1
 8004118:	f858 1b04 	ldr.w	r1, [r8], #4
 800411c:	f8d0 e000 	ldr.w	lr, [r0]
 8004120:	b28b      	uxth	r3, r1
 8004122:	ebac 0303 	sub.w	r3, ip, r3
 8004126:	fa1f f28e 	uxth.w	r2, lr
 800412a:	4413      	add	r3, r2
 800412c:	0c0a      	lsrs	r2, r1, #16
 800412e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004132:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004136:	b29b      	uxth	r3, r3
 8004138:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800413c:	45c1      	cmp	r9, r8
 800413e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004142:	f840 3b04 	str.w	r3, [r0], #4
 8004146:	d2e7      	bcs.n	8004118 <quorem+0xb0>
 8004148:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800414c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004150:	b922      	cbnz	r2, 800415c <quorem+0xf4>
 8004152:	3b04      	subs	r3, #4
 8004154:	429d      	cmp	r5, r3
 8004156:	461a      	mov	r2, r3
 8004158:	d30a      	bcc.n	8004170 <quorem+0x108>
 800415a:	613c      	str	r4, [r7, #16]
 800415c:	4630      	mov	r0, r6
 800415e:	b003      	add	sp, #12
 8004160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004164:	6812      	ldr	r2, [r2, #0]
 8004166:	3b04      	subs	r3, #4
 8004168:	2a00      	cmp	r2, #0
 800416a:	d1cb      	bne.n	8004104 <quorem+0x9c>
 800416c:	3c01      	subs	r4, #1
 800416e:	e7c6      	b.n	80040fe <quorem+0x96>
 8004170:	6812      	ldr	r2, [r2, #0]
 8004172:	3b04      	subs	r3, #4
 8004174:	2a00      	cmp	r2, #0
 8004176:	d1f0      	bne.n	800415a <quorem+0xf2>
 8004178:	3c01      	subs	r4, #1
 800417a:	e7eb      	b.n	8004154 <quorem+0xec>
 800417c:	2000      	movs	r0, #0
 800417e:	e7ee      	b.n	800415e <quorem+0xf6>

08004180 <_dtoa_r>:
 8004180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004184:	4616      	mov	r6, r2
 8004186:	461f      	mov	r7, r3
 8004188:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800418a:	b099      	sub	sp, #100	; 0x64
 800418c:	4605      	mov	r5, r0
 800418e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004192:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8004196:	b974      	cbnz	r4, 80041b6 <_dtoa_r+0x36>
 8004198:	2010      	movs	r0, #16
 800419a:	f000 fde3 	bl	8004d64 <malloc>
 800419e:	4602      	mov	r2, r0
 80041a0:	6268      	str	r0, [r5, #36]	; 0x24
 80041a2:	b920      	cbnz	r0, 80041ae <_dtoa_r+0x2e>
 80041a4:	21ea      	movs	r1, #234	; 0xea
 80041a6:	4ba8      	ldr	r3, [pc, #672]	; (8004448 <_dtoa_r+0x2c8>)
 80041a8:	48a8      	ldr	r0, [pc, #672]	; (800444c <_dtoa_r+0x2cc>)
 80041aa:	f001 fa81 	bl	80056b0 <__assert_func>
 80041ae:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80041b2:	6004      	str	r4, [r0, #0]
 80041b4:	60c4      	str	r4, [r0, #12]
 80041b6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80041b8:	6819      	ldr	r1, [r3, #0]
 80041ba:	b151      	cbz	r1, 80041d2 <_dtoa_r+0x52>
 80041bc:	685a      	ldr	r2, [r3, #4]
 80041be:	2301      	movs	r3, #1
 80041c0:	4093      	lsls	r3, r2
 80041c2:	604a      	str	r2, [r1, #4]
 80041c4:	608b      	str	r3, [r1, #8]
 80041c6:	4628      	mov	r0, r5
 80041c8:	f000 fe30 	bl	8004e2c <_Bfree>
 80041cc:	2200      	movs	r2, #0
 80041ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80041d0:	601a      	str	r2, [r3, #0]
 80041d2:	1e3b      	subs	r3, r7, #0
 80041d4:	bfaf      	iteee	ge
 80041d6:	2300      	movge	r3, #0
 80041d8:	2201      	movlt	r2, #1
 80041da:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80041de:	9305      	strlt	r3, [sp, #20]
 80041e0:	bfa8      	it	ge
 80041e2:	f8c8 3000 	strge.w	r3, [r8]
 80041e6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80041ea:	4b99      	ldr	r3, [pc, #612]	; (8004450 <_dtoa_r+0x2d0>)
 80041ec:	bfb8      	it	lt
 80041ee:	f8c8 2000 	strlt.w	r2, [r8]
 80041f2:	ea33 0309 	bics.w	r3, r3, r9
 80041f6:	d119      	bne.n	800422c <_dtoa_r+0xac>
 80041f8:	f242 730f 	movw	r3, #9999	; 0x270f
 80041fc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80041fe:	6013      	str	r3, [r2, #0]
 8004200:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004204:	4333      	orrs	r3, r6
 8004206:	f000 857f 	beq.w	8004d08 <_dtoa_r+0xb88>
 800420a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800420c:	b953      	cbnz	r3, 8004224 <_dtoa_r+0xa4>
 800420e:	4b91      	ldr	r3, [pc, #580]	; (8004454 <_dtoa_r+0x2d4>)
 8004210:	e022      	b.n	8004258 <_dtoa_r+0xd8>
 8004212:	4b91      	ldr	r3, [pc, #580]	; (8004458 <_dtoa_r+0x2d8>)
 8004214:	9303      	str	r3, [sp, #12]
 8004216:	3308      	adds	r3, #8
 8004218:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800421a:	6013      	str	r3, [r2, #0]
 800421c:	9803      	ldr	r0, [sp, #12]
 800421e:	b019      	add	sp, #100	; 0x64
 8004220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004224:	4b8b      	ldr	r3, [pc, #556]	; (8004454 <_dtoa_r+0x2d4>)
 8004226:	9303      	str	r3, [sp, #12]
 8004228:	3303      	adds	r3, #3
 800422a:	e7f5      	b.n	8004218 <_dtoa_r+0x98>
 800422c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004230:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8004234:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004238:	2200      	movs	r2, #0
 800423a:	2300      	movs	r3, #0
 800423c:	f7fc fc20 	bl	8000a80 <__aeabi_dcmpeq>
 8004240:	4680      	mov	r8, r0
 8004242:	b158      	cbz	r0, 800425c <_dtoa_r+0xdc>
 8004244:	2301      	movs	r3, #1
 8004246:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004248:	6013      	str	r3, [r2, #0]
 800424a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800424c:	2b00      	cmp	r3, #0
 800424e:	f000 8558 	beq.w	8004d02 <_dtoa_r+0xb82>
 8004252:	4882      	ldr	r0, [pc, #520]	; (800445c <_dtoa_r+0x2dc>)
 8004254:	6018      	str	r0, [r3, #0]
 8004256:	1e43      	subs	r3, r0, #1
 8004258:	9303      	str	r3, [sp, #12]
 800425a:	e7df      	b.n	800421c <_dtoa_r+0x9c>
 800425c:	ab16      	add	r3, sp, #88	; 0x58
 800425e:	9301      	str	r3, [sp, #4]
 8004260:	ab17      	add	r3, sp, #92	; 0x5c
 8004262:	9300      	str	r3, [sp, #0]
 8004264:	4628      	mov	r0, r5
 8004266:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800426a:	f001 f8c5 	bl	80053f8 <__d2b>
 800426e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8004272:	4683      	mov	fp, r0
 8004274:	2c00      	cmp	r4, #0
 8004276:	d07f      	beq.n	8004378 <_dtoa_r+0x1f8>
 8004278:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800427c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800427e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8004282:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004286:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800428a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800428e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8004292:	2200      	movs	r2, #0
 8004294:	4b72      	ldr	r3, [pc, #456]	; (8004460 <_dtoa_r+0x2e0>)
 8004296:	f7fb ffd3 	bl	8000240 <__aeabi_dsub>
 800429a:	a365      	add	r3, pc, #404	; (adr r3, 8004430 <_dtoa_r+0x2b0>)
 800429c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042a0:	f7fc f986 	bl	80005b0 <__aeabi_dmul>
 80042a4:	a364      	add	r3, pc, #400	; (adr r3, 8004438 <_dtoa_r+0x2b8>)
 80042a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042aa:	f7fb ffcb 	bl	8000244 <__adddf3>
 80042ae:	4606      	mov	r6, r0
 80042b0:	4620      	mov	r0, r4
 80042b2:	460f      	mov	r7, r1
 80042b4:	f7fc f912 	bl	80004dc <__aeabi_i2d>
 80042b8:	a361      	add	r3, pc, #388	; (adr r3, 8004440 <_dtoa_r+0x2c0>)
 80042ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042be:	f7fc f977 	bl	80005b0 <__aeabi_dmul>
 80042c2:	4602      	mov	r2, r0
 80042c4:	460b      	mov	r3, r1
 80042c6:	4630      	mov	r0, r6
 80042c8:	4639      	mov	r1, r7
 80042ca:	f7fb ffbb 	bl	8000244 <__adddf3>
 80042ce:	4606      	mov	r6, r0
 80042d0:	460f      	mov	r7, r1
 80042d2:	f7fc fc1d 	bl	8000b10 <__aeabi_d2iz>
 80042d6:	2200      	movs	r2, #0
 80042d8:	4682      	mov	sl, r0
 80042da:	2300      	movs	r3, #0
 80042dc:	4630      	mov	r0, r6
 80042de:	4639      	mov	r1, r7
 80042e0:	f7fc fbd8 	bl	8000a94 <__aeabi_dcmplt>
 80042e4:	b148      	cbz	r0, 80042fa <_dtoa_r+0x17a>
 80042e6:	4650      	mov	r0, sl
 80042e8:	f7fc f8f8 	bl	80004dc <__aeabi_i2d>
 80042ec:	4632      	mov	r2, r6
 80042ee:	463b      	mov	r3, r7
 80042f0:	f7fc fbc6 	bl	8000a80 <__aeabi_dcmpeq>
 80042f4:	b908      	cbnz	r0, 80042fa <_dtoa_r+0x17a>
 80042f6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80042fa:	f1ba 0f16 	cmp.w	sl, #22
 80042fe:	d858      	bhi.n	80043b2 <_dtoa_r+0x232>
 8004300:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004304:	4b57      	ldr	r3, [pc, #348]	; (8004464 <_dtoa_r+0x2e4>)
 8004306:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800430a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800430e:	f7fc fbc1 	bl	8000a94 <__aeabi_dcmplt>
 8004312:	2800      	cmp	r0, #0
 8004314:	d04f      	beq.n	80043b6 <_dtoa_r+0x236>
 8004316:	2300      	movs	r3, #0
 8004318:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800431c:	930f      	str	r3, [sp, #60]	; 0x3c
 800431e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004320:	1b1c      	subs	r4, r3, r4
 8004322:	1e63      	subs	r3, r4, #1
 8004324:	9309      	str	r3, [sp, #36]	; 0x24
 8004326:	bf49      	itett	mi
 8004328:	f1c4 0301 	rsbmi	r3, r4, #1
 800432c:	2300      	movpl	r3, #0
 800432e:	9306      	strmi	r3, [sp, #24]
 8004330:	2300      	movmi	r3, #0
 8004332:	bf54      	ite	pl
 8004334:	9306      	strpl	r3, [sp, #24]
 8004336:	9309      	strmi	r3, [sp, #36]	; 0x24
 8004338:	f1ba 0f00 	cmp.w	sl, #0
 800433c:	db3d      	blt.n	80043ba <_dtoa_r+0x23a>
 800433e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004340:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8004344:	4453      	add	r3, sl
 8004346:	9309      	str	r3, [sp, #36]	; 0x24
 8004348:	2300      	movs	r3, #0
 800434a:	930a      	str	r3, [sp, #40]	; 0x28
 800434c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800434e:	2b09      	cmp	r3, #9
 8004350:	f200 808c 	bhi.w	800446c <_dtoa_r+0x2ec>
 8004354:	2b05      	cmp	r3, #5
 8004356:	bfc4      	itt	gt
 8004358:	3b04      	subgt	r3, #4
 800435a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800435c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800435e:	bfc8      	it	gt
 8004360:	2400      	movgt	r4, #0
 8004362:	f1a3 0302 	sub.w	r3, r3, #2
 8004366:	bfd8      	it	le
 8004368:	2401      	movle	r4, #1
 800436a:	2b03      	cmp	r3, #3
 800436c:	f200 808a 	bhi.w	8004484 <_dtoa_r+0x304>
 8004370:	e8df f003 	tbb	[pc, r3]
 8004374:	5b4d4f2d 	.word	0x5b4d4f2d
 8004378:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800437c:	441c      	add	r4, r3
 800437e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8004382:	2b20      	cmp	r3, #32
 8004384:	bfc3      	ittte	gt
 8004386:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800438a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800438e:	fa09 f303 	lslgt.w	r3, r9, r3
 8004392:	f1c3 0320 	rsble	r3, r3, #32
 8004396:	bfc6      	itte	gt
 8004398:	fa26 f000 	lsrgt.w	r0, r6, r0
 800439c:	4318      	orrgt	r0, r3
 800439e:	fa06 f003 	lslle.w	r0, r6, r3
 80043a2:	f7fc f88b 	bl	80004bc <__aeabi_ui2d>
 80043a6:	2301      	movs	r3, #1
 80043a8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80043ac:	3c01      	subs	r4, #1
 80043ae:	9313      	str	r3, [sp, #76]	; 0x4c
 80043b0:	e76f      	b.n	8004292 <_dtoa_r+0x112>
 80043b2:	2301      	movs	r3, #1
 80043b4:	e7b2      	b.n	800431c <_dtoa_r+0x19c>
 80043b6:	900f      	str	r0, [sp, #60]	; 0x3c
 80043b8:	e7b1      	b.n	800431e <_dtoa_r+0x19e>
 80043ba:	9b06      	ldr	r3, [sp, #24]
 80043bc:	eba3 030a 	sub.w	r3, r3, sl
 80043c0:	9306      	str	r3, [sp, #24]
 80043c2:	f1ca 0300 	rsb	r3, sl, #0
 80043c6:	930a      	str	r3, [sp, #40]	; 0x28
 80043c8:	2300      	movs	r3, #0
 80043ca:	930e      	str	r3, [sp, #56]	; 0x38
 80043cc:	e7be      	b.n	800434c <_dtoa_r+0x1cc>
 80043ce:	2300      	movs	r3, #0
 80043d0:	930b      	str	r3, [sp, #44]	; 0x2c
 80043d2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	dc58      	bgt.n	800448a <_dtoa_r+0x30a>
 80043d8:	f04f 0901 	mov.w	r9, #1
 80043dc:	464b      	mov	r3, r9
 80043de:	f8cd 9020 	str.w	r9, [sp, #32]
 80043e2:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 80043e6:	2200      	movs	r2, #0
 80043e8:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80043ea:	6042      	str	r2, [r0, #4]
 80043ec:	2204      	movs	r2, #4
 80043ee:	f102 0614 	add.w	r6, r2, #20
 80043f2:	429e      	cmp	r6, r3
 80043f4:	6841      	ldr	r1, [r0, #4]
 80043f6:	d94e      	bls.n	8004496 <_dtoa_r+0x316>
 80043f8:	4628      	mov	r0, r5
 80043fa:	f000 fcd7 	bl	8004dac <_Balloc>
 80043fe:	9003      	str	r0, [sp, #12]
 8004400:	2800      	cmp	r0, #0
 8004402:	d14c      	bne.n	800449e <_dtoa_r+0x31e>
 8004404:	4602      	mov	r2, r0
 8004406:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800440a:	4b17      	ldr	r3, [pc, #92]	; (8004468 <_dtoa_r+0x2e8>)
 800440c:	e6cc      	b.n	80041a8 <_dtoa_r+0x28>
 800440e:	2301      	movs	r3, #1
 8004410:	e7de      	b.n	80043d0 <_dtoa_r+0x250>
 8004412:	2300      	movs	r3, #0
 8004414:	930b      	str	r3, [sp, #44]	; 0x2c
 8004416:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004418:	eb0a 0903 	add.w	r9, sl, r3
 800441c:	f109 0301 	add.w	r3, r9, #1
 8004420:	2b01      	cmp	r3, #1
 8004422:	9308      	str	r3, [sp, #32]
 8004424:	bfb8      	it	lt
 8004426:	2301      	movlt	r3, #1
 8004428:	e7dd      	b.n	80043e6 <_dtoa_r+0x266>
 800442a:	2301      	movs	r3, #1
 800442c:	e7f2      	b.n	8004414 <_dtoa_r+0x294>
 800442e:	bf00      	nop
 8004430:	636f4361 	.word	0x636f4361
 8004434:	3fd287a7 	.word	0x3fd287a7
 8004438:	8b60c8b3 	.word	0x8b60c8b3
 800443c:	3fc68a28 	.word	0x3fc68a28
 8004440:	509f79fb 	.word	0x509f79fb
 8004444:	3fd34413 	.word	0x3fd34413
 8004448:	0800686d 	.word	0x0800686d
 800444c:	08006884 	.word	0x08006884
 8004450:	7ff00000 	.word	0x7ff00000
 8004454:	08006869 	.word	0x08006869
 8004458:	08006860 	.word	0x08006860
 800445c:	0800683d 	.word	0x0800683d
 8004460:	3ff80000 	.word	0x3ff80000
 8004464:	08006978 	.word	0x08006978
 8004468:	080068df 	.word	0x080068df
 800446c:	2401      	movs	r4, #1
 800446e:	2300      	movs	r3, #0
 8004470:	940b      	str	r4, [sp, #44]	; 0x2c
 8004472:	9322      	str	r3, [sp, #136]	; 0x88
 8004474:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8004478:	2200      	movs	r2, #0
 800447a:	2312      	movs	r3, #18
 800447c:	f8cd 9020 	str.w	r9, [sp, #32]
 8004480:	9223      	str	r2, [sp, #140]	; 0x8c
 8004482:	e7b0      	b.n	80043e6 <_dtoa_r+0x266>
 8004484:	2301      	movs	r3, #1
 8004486:	930b      	str	r3, [sp, #44]	; 0x2c
 8004488:	e7f4      	b.n	8004474 <_dtoa_r+0x2f4>
 800448a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800448e:	464b      	mov	r3, r9
 8004490:	f8cd 9020 	str.w	r9, [sp, #32]
 8004494:	e7a7      	b.n	80043e6 <_dtoa_r+0x266>
 8004496:	3101      	adds	r1, #1
 8004498:	6041      	str	r1, [r0, #4]
 800449a:	0052      	lsls	r2, r2, #1
 800449c:	e7a7      	b.n	80043ee <_dtoa_r+0x26e>
 800449e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80044a0:	9a03      	ldr	r2, [sp, #12]
 80044a2:	601a      	str	r2, [r3, #0]
 80044a4:	9b08      	ldr	r3, [sp, #32]
 80044a6:	2b0e      	cmp	r3, #14
 80044a8:	f200 80a8 	bhi.w	80045fc <_dtoa_r+0x47c>
 80044ac:	2c00      	cmp	r4, #0
 80044ae:	f000 80a5 	beq.w	80045fc <_dtoa_r+0x47c>
 80044b2:	f1ba 0f00 	cmp.w	sl, #0
 80044b6:	dd34      	ble.n	8004522 <_dtoa_r+0x3a2>
 80044b8:	4a9a      	ldr	r2, [pc, #616]	; (8004724 <_dtoa_r+0x5a4>)
 80044ba:	f00a 030f 	and.w	r3, sl, #15
 80044be:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80044c2:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80044c6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80044ca:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80044ce:	ea4f 142a 	mov.w	r4, sl, asr #4
 80044d2:	d016      	beq.n	8004502 <_dtoa_r+0x382>
 80044d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80044d8:	4b93      	ldr	r3, [pc, #588]	; (8004728 <_dtoa_r+0x5a8>)
 80044da:	2703      	movs	r7, #3
 80044dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80044e0:	f7fc f990 	bl	8000804 <__aeabi_ddiv>
 80044e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80044e8:	f004 040f 	and.w	r4, r4, #15
 80044ec:	4e8e      	ldr	r6, [pc, #568]	; (8004728 <_dtoa_r+0x5a8>)
 80044ee:	b954      	cbnz	r4, 8004506 <_dtoa_r+0x386>
 80044f0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80044f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80044f8:	f7fc f984 	bl	8000804 <__aeabi_ddiv>
 80044fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004500:	e029      	b.n	8004556 <_dtoa_r+0x3d6>
 8004502:	2702      	movs	r7, #2
 8004504:	e7f2      	b.n	80044ec <_dtoa_r+0x36c>
 8004506:	07e1      	lsls	r1, r4, #31
 8004508:	d508      	bpl.n	800451c <_dtoa_r+0x39c>
 800450a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800450e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004512:	f7fc f84d 	bl	80005b0 <__aeabi_dmul>
 8004516:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800451a:	3701      	adds	r7, #1
 800451c:	1064      	asrs	r4, r4, #1
 800451e:	3608      	adds	r6, #8
 8004520:	e7e5      	b.n	80044ee <_dtoa_r+0x36e>
 8004522:	f000 80a5 	beq.w	8004670 <_dtoa_r+0x4f0>
 8004526:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800452a:	f1ca 0400 	rsb	r4, sl, #0
 800452e:	4b7d      	ldr	r3, [pc, #500]	; (8004724 <_dtoa_r+0x5a4>)
 8004530:	f004 020f 	and.w	r2, r4, #15
 8004534:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800453c:	f7fc f838 	bl	80005b0 <__aeabi_dmul>
 8004540:	2702      	movs	r7, #2
 8004542:	2300      	movs	r3, #0
 8004544:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004548:	4e77      	ldr	r6, [pc, #476]	; (8004728 <_dtoa_r+0x5a8>)
 800454a:	1124      	asrs	r4, r4, #4
 800454c:	2c00      	cmp	r4, #0
 800454e:	f040 8084 	bne.w	800465a <_dtoa_r+0x4da>
 8004552:	2b00      	cmp	r3, #0
 8004554:	d1d2      	bne.n	80044fc <_dtoa_r+0x37c>
 8004556:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004558:	2b00      	cmp	r3, #0
 800455a:	f000 808b 	beq.w	8004674 <_dtoa_r+0x4f4>
 800455e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004562:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004566:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800456a:	2200      	movs	r2, #0
 800456c:	4b6f      	ldr	r3, [pc, #444]	; (800472c <_dtoa_r+0x5ac>)
 800456e:	f7fc fa91 	bl	8000a94 <__aeabi_dcmplt>
 8004572:	2800      	cmp	r0, #0
 8004574:	d07e      	beq.n	8004674 <_dtoa_r+0x4f4>
 8004576:	9b08      	ldr	r3, [sp, #32]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d07b      	beq.n	8004674 <_dtoa_r+0x4f4>
 800457c:	f1b9 0f00 	cmp.w	r9, #0
 8004580:	dd38      	ble.n	80045f4 <_dtoa_r+0x474>
 8004582:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004586:	2200      	movs	r2, #0
 8004588:	4b69      	ldr	r3, [pc, #420]	; (8004730 <_dtoa_r+0x5b0>)
 800458a:	f7fc f811 	bl	80005b0 <__aeabi_dmul>
 800458e:	464c      	mov	r4, r9
 8004590:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004594:	f10a 38ff 	add.w	r8, sl, #4294967295	; 0xffffffff
 8004598:	3701      	adds	r7, #1
 800459a:	4638      	mov	r0, r7
 800459c:	f7fb ff9e 	bl	80004dc <__aeabi_i2d>
 80045a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80045a4:	f7fc f804 	bl	80005b0 <__aeabi_dmul>
 80045a8:	2200      	movs	r2, #0
 80045aa:	4b62      	ldr	r3, [pc, #392]	; (8004734 <_dtoa_r+0x5b4>)
 80045ac:	f7fb fe4a 	bl	8000244 <__adddf3>
 80045b0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80045b4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80045b8:	9611      	str	r6, [sp, #68]	; 0x44
 80045ba:	2c00      	cmp	r4, #0
 80045bc:	d15d      	bne.n	800467a <_dtoa_r+0x4fa>
 80045be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80045c2:	2200      	movs	r2, #0
 80045c4:	4b5c      	ldr	r3, [pc, #368]	; (8004738 <_dtoa_r+0x5b8>)
 80045c6:	f7fb fe3b 	bl	8000240 <__aeabi_dsub>
 80045ca:	4602      	mov	r2, r0
 80045cc:	460b      	mov	r3, r1
 80045ce:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80045d2:	4633      	mov	r3, r6
 80045d4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80045d6:	f7fc fa7b 	bl	8000ad0 <__aeabi_dcmpgt>
 80045da:	2800      	cmp	r0, #0
 80045dc:	f040 829c 	bne.w	8004b18 <_dtoa_r+0x998>
 80045e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80045e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80045e6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80045ea:	f7fc fa53 	bl	8000a94 <__aeabi_dcmplt>
 80045ee:	2800      	cmp	r0, #0
 80045f0:	f040 8290 	bne.w	8004b14 <_dtoa_r+0x994>
 80045f4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80045f8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80045fc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80045fe:	2b00      	cmp	r3, #0
 8004600:	f2c0 8152 	blt.w	80048a8 <_dtoa_r+0x728>
 8004604:	f1ba 0f0e 	cmp.w	sl, #14
 8004608:	f300 814e 	bgt.w	80048a8 <_dtoa_r+0x728>
 800460c:	4b45      	ldr	r3, [pc, #276]	; (8004724 <_dtoa_r+0x5a4>)
 800460e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004612:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004616:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800461a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800461c:	2b00      	cmp	r3, #0
 800461e:	f280 80db 	bge.w	80047d8 <_dtoa_r+0x658>
 8004622:	9b08      	ldr	r3, [sp, #32]
 8004624:	2b00      	cmp	r3, #0
 8004626:	f300 80d7 	bgt.w	80047d8 <_dtoa_r+0x658>
 800462a:	f040 8272 	bne.w	8004b12 <_dtoa_r+0x992>
 800462e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004632:	2200      	movs	r2, #0
 8004634:	4b40      	ldr	r3, [pc, #256]	; (8004738 <_dtoa_r+0x5b8>)
 8004636:	f7fb ffbb 	bl	80005b0 <__aeabi_dmul>
 800463a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800463e:	f7fc fa3d 	bl	8000abc <__aeabi_dcmpge>
 8004642:	9c08      	ldr	r4, [sp, #32]
 8004644:	4626      	mov	r6, r4
 8004646:	2800      	cmp	r0, #0
 8004648:	f040 8248 	bne.w	8004adc <_dtoa_r+0x95c>
 800464c:	2331      	movs	r3, #49	; 0x31
 800464e:	9f03      	ldr	r7, [sp, #12]
 8004650:	f10a 0a01 	add.w	sl, sl, #1
 8004654:	f807 3b01 	strb.w	r3, [r7], #1
 8004658:	e244      	b.n	8004ae4 <_dtoa_r+0x964>
 800465a:	07e2      	lsls	r2, r4, #31
 800465c:	d505      	bpl.n	800466a <_dtoa_r+0x4ea>
 800465e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004662:	f7fb ffa5 	bl	80005b0 <__aeabi_dmul>
 8004666:	2301      	movs	r3, #1
 8004668:	3701      	adds	r7, #1
 800466a:	1064      	asrs	r4, r4, #1
 800466c:	3608      	adds	r6, #8
 800466e:	e76d      	b.n	800454c <_dtoa_r+0x3cc>
 8004670:	2702      	movs	r7, #2
 8004672:	e770      	b.n	8004556 <_dtoa_r+0x3d6>
 8004674:	46d0      	mov	r8, sl
 8004676:	9c08      	ldr	r4, [sp, #32]
 8004678:	e78f      	b.n	800459a <_dtoa_r+0x41a>
 800467a:	9903      	ldr	r1, [sp, #12]
 800467c:	4b29      	ldr	r3, [pc, #164]	; (8004724 <_dtoa_r+0x5a4>)
 800467e:	4421      	add	r1, r4
 8004680:	9112      	str	r1, [sp, #72]	; 0x48
 8004682:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004684:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004688:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800468c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004690:	2900      	cmp	r1, #0
 8004692:	d055      	beq.n	8004740 <_dtoa_r+0x5c0>
 8004694:	2000      	movs	r0, #0
 8004696:	4929      	ldr	r1, [pc, #164]	; (800473c <_dtoa_r+0x5bc>)
 8004698:	f7fc f8b4 	bl	8000804 <__aeabi_ddiv>
 800469c:	463b      	mov	r3, r7
 800469e:	4632      	mov	r2, r6
 80046a0:	f7fb fdce 	bl	8000240 <__aeabi_dsub>
 80046a4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80046a8:	9f03      	ldr	r7, [sp, #12]
 80046aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80046ae:	f7fc fa2f 	bl	8000b10 <__aeabi_d2iz>
 80046b2:	4604      	mov	r4, r0
 80046b4:	f7fb ff12 	bl	80004dc <__aeabi_i2d>
 80046b8:	4602      	mov	r2, r0
 80046ba:	460b      	mov	r3, r1
 80046bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80046c0:	f7fb fdbe 	bl	8000240 <__aeabi_dsub>
 80046c4:	4602      	mov	r2, r0
 80046c6:	460b      	mov	r3, r1
 80046c8:	3430      	adds	r4, #48	; 0x30
 80046ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80046ce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80046d2:	f807 4b01 	strb.w	r4, [r7], #1
 80046d6:	f7fc f9dd 	bl	8000a94 <__aeabi_dcmplt>
 80046da:	2800      	cmp	r0, #0
 80046dc:	d174      	bne.n	80047c8 <_dtoa_r+0x648>
 80046de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80046e2:	2000      	movs	r0, #0
 80046e4:	4911      	ldr	r1, [pc, #68]	; (800472c <_dtoa_r+0x5ac>)
 80046e6:	f7fb fdab 	bl	8000240 <__aeabi_dsub>
 80046ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80046ee:	f7fc f9d1 	bl	8000a94 <__aeabi_dcmplt>
 80046f2:	2800      	cmp	r0, #0
 80046f4:	f040 80b7 	bne.w	8004866 <_dtoa_r+0x6e6>
 80046f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80046fa:	429f      	cmp	r7, r3
 80046fc:	f43f af7a 	beq.w	80045f4 <_dtoa_r+0x474>
 8004700:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004704:	2200      	movs	r2, #0
 8004706:	4b0a      	ldr	r3, [pc, #40]	; (8004730 <_dtoa_r+0x5b0>)
 8004708:	f7fb ff52 	bl	80005b0 <__aeabi_dmul>
 800470c:	2200      	movs	r2, #0
 800470e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004712:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004716:	4b06      	ldr	r3, [pc, #24]	; (8004730 <_dtoa_r+0x5b0>)
 8004718:	f7fb ff4a 	bl	80005b0 <__aeabi_dmul>
 800471c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004720:	e7c3      	b.n	80046aa <_dtoa_r+0x52a>
 8004722:	bf00      	nop
 8004724:	08006978 	.word	0x08006978
 8004728:	08006950 	.word	0x08006950
 800472c:	3ff00000 	.word	0x3ff00000
 8004730:	40240000 	.word	0x40240000
 8004734:	401c0000 	.word	0x401c0000
 8004738:	40140000 	.word	0x40140000
 800473c:	3fe00000 	.word	0x3fe00000
 8004740:	4630      	mov	r0, r6
 8004742:	4639      	mov	r1, r7
 8004744:	f7fb ff34 	bl	80005b0 <__aeabi_dmul>
 8004748:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800474a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800474e:	9c03      	ldr	r4, [sp, #12]
 8004750:	9314      	str	r3, [sp, #80]	; 0x50
 8004752:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004756:	f7fc f9db 	bl	8000b10 <__aeabi_d2iz>
 800475a:	9015      	str	r0, [sp, #84]	; 0x54
 800475c:	f7fb febe 	bl	80004dc <__aeabi_i2d>
 8004760:	4602      	mov	r2, r0
 8004762:	460b      	mov	r3, r1
 8004764:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004768:	f7fb fd6a 	bl	8000240 <__aeabi_dsub>
 800476c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800476e:	4606      	mov	r6, r0
 8004770:	3330      	adds	r3, #48	; 0x30
 8004772:	f804 3b01 	strb.w	r3, [r4], #1
 8004776:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004778:	460f      	mov	r7, r1
 800477a:	429c      	cmp	r4, r3
 800477c:	f04f 0200 	mov.w	r2, #0
 8004780:	d124      	bne.n	80047cc <_dtoa_r+0x64c>
 8004782:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004786:	4bb0      	ldr	r3, [pc, #704]	; (8004a48 <_dtoa_r+0x8c8>)
 8004788:	f7fb fd5c 	bl	8000244 <__adddf3>
 800478c:	4602      	mov	r2, r0
 800478e:	460b      	mov	r3, r1
 8004790:	4630      	mov	r0, r6
 8004792:	4639      	mov	r1, r7
 8004794:	f7fc f99c 	bl	8000ad0 <__aeabi_dcmpgt>
 8004798:	2800      	cmp	r0, #0
 800479a:	d163      	bne.n	8004864 <_dtoa_r+0x6e4>
 800479c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80047a0:	2000      	movs	r0, #0
 80047a2:	49a9      	ldr	r1, [pc, #676]	; (8004a48 <_dtoa_r+0x8c8>)
 80047a4:	f7fb fd4c 	bl	8000240 <__aeabi_dsub>
 80047a8:	4602      	mov	r2, r0
 80047aa:	460b      	mov	r3, r1
 80047ac:	4630      	mov	r0, r6
 80047ae:	4639      	mov	r1, r7
 80047b0:	f7fc f970 	bl	8000a94 <__aeabi_dcmplt>
 80047b4:	2800      	cmp	r0, #0
 80047b6:	f43f af1d 	beq.w	80045f4 <_dtoa_r+0x474>
 80047ba:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80047bc:	1e7b      	subs	r3, r7, #1
 80047be:	9314      	str	r3, [sp, #80]	; 0x50
 80047c0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80047c4:	2b30      	cmp	r3, #48	; 0x30
 80047c6:	d0f8      	beq.n	80047ba <_dtoa_r+0x63a>
 80047c8:	46c2      	mov	sl, r8
 80047ca:	e03b      	b.n	8004844 <_dtoa_r+0x6c4>
 80047cc:	4b9f      	ldr	r3, [pc, #636]	; (8004a4c <_dtoa_r+0x8cc>)
 80047ce:	f7fb feef 	bl	80005b0 <__aeabi_dmul>
 80047d2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80047d6:	e7bc      	b.n	8004752 <_dtoa_r+0x5d2>
 80047d8:	9f03      	ldr	r7, [sp, #12]
 80047da:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80047de:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80047e2:	4640      	mov	r0, r8
 80047e4:	4649      	mov	r1, r9
 80047e6:	f7fc f80d 	bl	8000804 <__aeabi_ddiv>
 80047ea:	f7fc f991 	bl	8000b10 <__aeabi_d2iz>
 80047ee:	4604      	mov	r4, r0
 80047f0:	f7fb fe74 	bl	80004dc <__aeabi_i2d>
 80047f4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80047f8:	f7fb feda 	bl	80005b0 <__aeabi_dmul>
 80047fc:	4602      	mov	r2, r0
 80047fe:	460b      	mov	r3, r1
 8004800:	4640      	mov	r0, r8
 8004802:	4649      	mov	r1, r9
 8004804:	f7fb fd1c 	bl	8000240 <__aeabi_dsub>
 8004808:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800480c:	f807 6b01 	strb.w	r6, [r7], #1
 8004810:	9e03      	ldr	r6, [sp, #12]
 8004812:	f8dd c020 	ldr.w	ip, [sp, #32]
 8004816:	1bbe      	subs	r6, r7, r6
 8004818:	45b4      	cmp	ip, r6
 800481a:	4602      	mov	r2, r0
 800481c:	460b      	mov	r3, r1
 800481e:	d136      	bne.n	800488e <_dtoa_r+0x70e>
 8004820:	f7fb fd10 	bl	8000244 <__adddf3>
 8004824:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004828:	4680      	mov	r8, r0
 800482a:	4689      	mov	r9, r1
 800482c:	f7fc f950 	bl	8000ad0 <__aeabi_dcmpgt>
 8004830:	bb58      	cbnz	r0, 800488a <_dtoa_r+0x70a>
 8004832:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004836:	4640      	mov	r0, r8
 8004838:	4649      	mov	r1, r9
 800483a:	f7fc f921 	bl	8000a80 <__aeabi_dcmpeq>
 800483e:	b108      	cbz	r0, 8004844 <_dtoa_r+0x6c4>
 8004840:	07e1      	lsls	r1, r4, #31
 8004842:	d422      	bmi.n	800488a <_dtoa_r+0x70a>
 8004844:	4628      	mov	r0, r5
 8004846:	4659      	mov	r1, fp
 8004848:	f000 faf0 	bl	8004e2c <_Bfree>
 800484c:	2300      	movs	r3, #0
 800484e:	703b      	strb	r3, [r7, #0]
 8004850:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004852:	f10a 0001 	add.w	r0, sl, #1
 8004856:	6018      	str	r0, [r3, #0]
 8004858:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800485a:	2b00      	cmp	r3, #0
 800485c:	f43f acde 	beq.w	800421c <_dtoa_r+0x9c>
 8004860:	601f      	str	r7, [r3, #0]
 8004862:	e4db      	b.n	800421c <_dtoa_r+0x9c>
 8004864:	4627      	mov	r7, r4
 8004866:	463b      	mov	r3, r7
 8004868:	461f      	mov	r7, r3
 800486a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800486e:	2a39      	cmp	r2, #57	; 0x39
 8004870:	d107      	bne.n	8004882 <_dtoa_r+0x702>
 8004872:	9a03      	ldr	r2, [sp, #12]
 8004874:	429a      	cmp	r2, r3
 8004876:	d1f7      	bne.n	8004868 <_dtoa_r+0x6e8>
 8004878:	2230      	movs	r2, #48	; 0x30
 800487a:	9903      	ldr	r1, [sp, #12]
 800487c:	f108 0801 	add.w	r8, r8, #1
 8004880:	700a      	strb	r2, [r1, #0]
 8004882:	781a      	ldrb	r2, [r3, #0]
 8004884:	3201      	adds	r2, #1
 8004886:	701a      	strb	r2, [r3, #0]
 8004888:	e79e      	b.n	80047c8 <_dtoa_r+0x648>
 800488a:	46d0      	mov	r8, sl
 800488c:	e7eb      	b.n	8004866 <_dtoa_r+0x6e6>
 800488e:	2200      	movs	r2, #0
 8004890:	4b6e      	ldr	r3, [pc, #440]	; (8004a4c <_dtoa_r+0x8cc>)
 8004892:	f7fb fe8d 	bl	80005b0 <__aeabi_dmul>
 8004896:	2200      	movs	r2, #0
 8004898:	2300      	movs	r3, #0
 800489a:	4680      	mov	r8, r0
 800489c:	4689      	mov	r9, r1
 800489e:	f7fc f8ef 	bl	8000a80 <__aeabi_dcmpeq>
 80048a2:	2800      	cmp	r0, #0
 80048a4:	d09b      	beq.n	80047de <_dtoa_r+0x65e>
 80048a6:	e7cd      	b.n	8004844 <_dtoa_r+0x6c4>
 80048a8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80048aa:	2a00      	cmp	r2, #0
 80048ac:	f000 80d0 	beq.w	8004a50 <_dtoa_r+0x8d0>
 80048b0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80048b2:	2a01      	cmp	r2, #1
 80048b4:	f300 80ae 	bgt.w	8004a14 <_dtoa_r+0x894>
 80048b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80048ba:	2a00      	cmp	r2, #0
 80048bc:	f000 80a6 	beq.w	8004a0c <_dtoa_r+0x88c>
 80048c0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80048c4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80048c6:	9f06      	ldr	r7, [sp, #24]
 80048c8:	9a06      	ldr	r2, [sp, #24]
 80048ca:	2101      	movs	r1, #1
 80048cc:	441a      	add	r2, r3
 80048ce:	9206      	str	r2, [sp, #24]
 80048d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80048d2:	4628      	mov	r0, r5
 80048d4:	441a      	add	r2, r3
 80048d6:	9209      	str	r2, [sp, #36]	; 0x24
 80048d8:	f000 fb5e 	bl	8004f98 <__i2b>
 80048dc:	4606      	mov	r6, r0
 80048de:	2f00      	cmp	r7, #0
 80048e0:	dd0c      	ble.n	80048fc <_dtoa_r+0x77c>
 80048e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	dd09      	ble.n	80048fc <_dtoa_r+0x77c>
 80048e8:	42bb      	cmp	r3, r7
 80048ea:	bfa8      	it	ge
 80048ec:	463b      	movge	r3, r7
 80048ee:	9a06      	ldr	r2, [sp, #24]
 80048f0:	1aff      	subs	r7, r7, r3
 80048f2:	1ad2      	subs	r2, r2, r3
 80048f4:	9206      	str	r2, [sp, #24]
 80048f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	9309      	str	r3, [sp, #36]	; 0x24
 80048fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80048fe:	b1f3      	cbz	r3, 800493e <_dtoa_r+0x7be>
 8004900:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004902:	2b00      	cmp	r3, #0
 8004904:	f000 80a8 	beq.w	8004a58 <_dtoa_r+0x8d8>
 8004908:	2c00      	cmp	r4, #0
 800490a:	dd10      	ble.n	800492e <_dtoa_r+0x7ae>
 800490c:	4631      	mov	r1, r6
 800490e:	4622      	mov	r2, r4
 8004910:	4628      	mov	r0, r5
 8004912:	f000 fbff 	bl	8005114 <__pow5mult>
 8004916:	465a      	mov	r2, fp
 8004918:	4601      	mov	r1, r0
 800491a:	4606      	mov	r6, r0
 800491c:	4628      	mov	r0, r5
 800491e:	f000 fb51 	bl	8004fc4 <__multiply>
 8004922:	4680      	mov	r8, r0
 8004924:	4659      	mov	r1, fp
 8004926:	4628      	mov	r0, r5
 8004928:	f000 fa80 	bl	8004e2c <_Bfree>
 800492c:	46c3      	mov	fp, r8
 800492e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004930:	1b1a      	subs	r2, r3, r4
 8004932:	d004      	beq.n	800493e <_dtoa_r+0x7be>
 8004934:	4659      	mov	r1, fp
 8004936:	4628      	mov	r0, r5
 8004938:	f000 fbec 	bl	8005114 <__pow5mult>
 800493c:	4683      	mov	fp, r0
 800493e:	2101      	movs	r1, #1
 8004940:	4628      	mov	r0, r5
 8004942:	f000 fb29 	bl	8004f98 <__i2b>
 8004946:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004948:	4604      	mov	r4, r0
 800494a:	2b00      	cmp	r3, #0
 800494c:	f340 8086 	ble.w	8004a5c <_dtoa_r+0x8dc>
 8004950:	461a      	mov	r2, r3
 8004952:	4601      	mov	r1, r0
 8004954:	4628      	mov	r0, r5
 8004956:	f000 fbdd 	bl	8005114 <__pow5mult>
 800495a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800495c:	4604      	mov	r4, r0
 800495e:	2b01      	cmp	r3, #1
 8004960:	dd7f      	ble.n	8004a62 <_dtoa_r+0x8e2>
 8004962:	f04f 0800 	mov.w	r8, #0
 8004966:	6923      	ldr	r3, [r4, #16]
 8004968:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800496c:	6918      	ldr	r0, [r3, #16]
 800496e:	f000 fac5 	bl	8004efc <__hi0bits>
 8004972:	f1c0 0020 	rsb	r0, r0, #32
 8004976:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004978:	4418      	add	r0, r3
 800497a:	f010 001f 	ands.w	r0, r0, #31
 800497e:	f000 8092 	beq.w	8004aa6 <_dtoa_r+0x926>
 8004982:	f1c0 0320 	rsb	r3, r0, #32
 8004986:	2b04      	cmp	r3, #4
 8004988:	f340 808a 	ble.w	8004aa0 <_dtoa_r+0x920>
 800498c:	f1c0 001c 	rsb	r0, r0, #28
 8004990:	9b06      	ldr	r3, [sp, #24]
 8004992:	4407      	add	r7, r0
 8004994:	4403      	add	r3, r0
 8004996:	9306      	str	r3, [sp, #24]
 8004998:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800499a:	4403      	add	r3, r0
 800499c:	9309      	str	r3, [sp, #36]	; 0x24
 800499e:	9b06      	ldr	r3, [sp, #24]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	dd05      	ble.n	80049b0 <_dtoa_r+0x830>
 80049a4:	4659      	mov	r1, fp
 80049a6:	461a      	mov	r2, r3
 80049a8:	4628      	mov	r0, r5
 80049aa:	f000 fc0d 	bl	80051c8 <__lshift>
 80049ae:	4683      	mov	fp, r0
 80049b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	dd05      	ble.n	80049c2 <_dtoa_r+0x842>
 80049b6:	4621      	mov	r1, r4
 80049b8:	461a      	mov	r2, r3
 80049ba:	4628      	mov	r0, r5
 80049bc:	f000 fc04 	bl	80051c8 <__lshift>
 80049c0:	4604      	mov	r4, r0
 80049c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d070      	beq.n	8004aaa <_dtoa_r+0x92a>
 80049c8:	4621      	mov	r1, r4
 80049ca:	4658      	mov	r0, fp
 80049cc:	f000 fc6c 	bl	80052a8 <__mcmp>
 80049d0:	2800      	cmp	r0, #0
 80049d2:	da6a      	bge.n	8004aaa <_dtoa_r+0x92a>
 80049d4:	2300      	movs	r3, #0
 80049d6:	4659      	mov	r1, fp
 80049d8:	220a      	movs	r2, #10
 80049da:	4628      	mov	r0, r5
 80049dc:	f000 fa48 	bl	8004e70 <__multadd>
 80049e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80049e2:	4683      	mov	fp, r0
 80049e4:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	f000 8194 	beq.w	8004d16 <_dtoa_r+0xb96>
 80049ee:	4631      	mov	r1, r6
 80049f0:	2300      	movs	r3, #0
 80049f2:	220a      	movs	r2, #10
 80049f4:	4628      	mov	r0, r5
 80049f6:	f000 fa3b 	bl	8004e70 <__multadd>
 80049fa:	f1b9 0f00 	cmp.w	r9, #0
 80049fe:	4606      	mov	r6, r0
 8004a00:	f300 8093 	bgt.w	8004b2a <_dtoa_r+0x9aa>
 8004a04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004a06:	2b02      	cmp	r3, #2
 8004a08:	dc57      	bgt.n	8004aba <_dtoa_r+0x93a>
 8004a0a:	e08e      	b.n	8004b2a <_dtoa_r+0x9aa>
 8004a0c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004a0e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004a12:	e757      	b.n	80048c4 <_dtoa_r+0x744>
 8004a14:	9b08      	ldr	r3, [sp, #32]
 8004a16:	1e5c      	subs	r4, r3, #1
 8004a18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a1a:	42a3      	cmp	r3, r4
 8004a1c:	bfb7      	itett	lt
 8004a1e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004a20:	1b1c      	subge	r4, r3, r4
 8004a22:	1ae2      	sublt	r2, r4, r3
 8004a24:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8004a26:	bfbe      	ittt	lt
 8004a28:	940a      	strlt	r4, [sp, #40]	; 0x28
 8004a2a:	189b      	addlt	r3, r3, r2
 8004a2c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8004a2e:	9b08      	ldr	r3, [sp, #32]
 8004a30:	bfb8      	it	lt
 8004a32:	2400      	movlt	r4, #0
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	bfbb      	ittet	lt
 8004a38:	9b06      	ldrlt	r3, [sp, #24]
 8004a3a:	9a08      	ldrlt	r2, [sp, #32]
 8004a3c:	9f06      	ldrge	r7, [sp, #24]
 8004a3e:	1a9f      	sublt	r7, r3, r2
 8004a40:	bfac      	ite	ge
 8004a42:	9b08      	ldrge	r3, [sp, #32]
 8004a44:	2300      	movlt	r3, #0
 8004a46:	e73f      	b.n	80048c8 <_dtoa_r+0x748>
 8004a48:	3fe00000 	.word	0x3fe00000
 8004a4c:	40240000 	.word	0x40240000
 8004a50:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004a52:	9f06      	ldr	r7, [sp, #24]
 8004a54:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8004a56:	e742      	b.n	80048de <_dtoa_r+0x75e>
 8004a58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004a5a:	e76b      	b.n	8004934 <_dtoa_r+0x7b4>
 8004a5c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	dc19      	bgt.n	8004a96 <_dtoa_r+0x916>
 8004a62:	9b04      	ldr	r3, [sp, #16]
 8004a64:	b9bb      	cbnz	r3, 8004a96 <_dtoa_r+0x916>
 8004a66:	9b05      	ldr	r3, [sp, #20]
 8004a68:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004a6c:	b99b      	cbnz	r3, 8004a96 <_dtoa_r+0x916>
 8004a6e:	9b05      	ldr	r3, [sp, #20]
 8004a70:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004a74:	0d1b      	lsrs	r3, r3, #20
 8004a76:	051b      	lsls	r3, r3, #20
 8004a78:	b183      	cbz	r3, 8004a9c <_dtoa_r+0x91c>
 8004a7a:	f04f 0801 	mov.w	r8, #1
 8004a7e:	9b06      	ldr	r3, [sp, #24]
 8004a80:	3301      	adds	r3, #1
 8004a82:	9306      	str	r3, [sp, #24]
 8004a84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a86:	3301      	adds	r3, #1
 8004a88:	9309      	str	r3, [sp, #36]	; 0x24
 8004a8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	f47f af6a 	bne.w	8004966 <_dtoa_r+0x7e6>
 8004a92:	2001      	movs	r0, #1
 8004a94:	e76f      	b.n	8004976 <_dtoa_r+0x7f6>
 8004a96:	f04f 0800 	mov.w	r8, #0
 8004a9a:	e7f6      	b.n	8004a8a <_dtoa_r+0x90a>
 8004a9c:	4698      	mov	r8, r3
 8004a9e:	e7f4      	b.n	8004a8a <_dtoa_r+0x90a>
 8004aa0:	f43f af7d 	beq.w	800499e <_dtoa_r+0x81e>
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	301c      	adds	r0, #28
 8004aa8:	e772      	b.n	8004990 <_dtoa_r+0x810>
 8004aaa:	9b08      	ldr	r3, [sp, #32]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	dc36      	bgt.n	8004b1e <_dtoa_r+0x99e>
 8004ab0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004ab2:	2b02      	cmp	r3, #2
 8004ab4:	dd33      	ble.n	8004b1e <_dtoa_r+0x99e>
 8004ab6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004aba:	f1b9 0f00 	cmp.w	r9, #0
 8004abe:	d10d      	bne.n	8004adc <_dtoa_r+0x95c>
 8004ac0:	4621      	mov	r1, r4
 8004ac2:	464b      	mov	r3, r9
 8004ac4:	2205      	movs	r2, #5
 8004ac6:	4628      	mov	r0, r5
 8004ac8:	f000 f9d2 	bl	8004e70 <__multadd>
 8004acc:	4601      	mov	r1, r0
 8004ace:	4604      	mov	r4, r0
 8004ad0:	4658      	mov	r0, fp
 8004ad2:	f000 fbe9 	bl	80052a8 <__mcmp>
 8004ad6:	2800      	cmp	r0, #0
 8004ad8:	f73f adb8 	bgt.w	800464c <_dtoa_r+0x4cc>
 8004adc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004ade:	9f03      	ldr	r7, [sp, #12]
 8004ae0:	ea6f 0a03 	mvn.w	sl, r3
 8004ae4:	f04f 0800 	mov.w	r8, #0
 8004ae8:	4621      	mov	r1, r4
 8004aea:	4628      	mov	r0, r5
 8004aec:	f000 f99e 	bl	8004e2c <_Bfree>
 8004af0:	2e00      	cmp	r6, #0
 8004af2:	f43f aea7 	beq.w	8004844 <_dtoa_r+0x6c4>
 8004af6:	f1b8 0f00 	cmp.w	r8, #0
 8004afa:	d005      	beq.n	8004b08 <_dtoa_r+0x988>
 8004afc:	45b0      	cmp	r8, r6
 8004afe:	d003      	beq.n	8004b08 <_dtoa_r+0x988>
 8004b00:	4641      	mov	r1, r8
 8004b02:	4628      	mov	r0, r5
 8004b04:	f000 f992 	bl	8004e2c <_Bfree>
 8004b08:	4631      	mov	r1, r6
 8004b0a:	4628      	mov	r0, r5
 8004b0c:	f000 f98e 	bl	8004e2c <_Bfree>
 8004b10:	e698      	b.n	8004844 <_dtoa_r+0x6c4>
 8004b12:	2400      	movs	r4, #0
 8004b14:	4626      	mov	r6, r4
 8004b16:	e7e1      	b.n	8004adc <_dtoa_r+0x95c>
 8004b18:	46c2      	mov	sl, r8
 8004b1a:	4626      	mov	r6, r4
 8004b1c:	e596      	b.n	800464c <_dtoa_r+0x4cc>
 8004b1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b20:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	f000 80fd 	beq.w	8004d24 <_dtoa_r+0xba4>
 8004b2a:	2f00      	cmp	r7, #0
 8004b2c:	dd05      	ble.n	8004b3a <_dtoa_r+0x9ba>
 8004b2e:	4631      	mov	r1, r6
 8004b30:	463a      	mov	r2, r7
 8004b32:	4628      	mov	r0, r5
 8004b34:	f000 fb48 	bl	80051c8 <__lshift>
 8004b38:	4606      	mov	r6, r0
 8004b3a:	f1b8 0f00 	cmp.w	r8, #0
 8004b3e:	d05c      	beq.n	8004bfa <_dtoa_r+0xa7a>
 8004b40:	4628      	mov	r0, r5
 8004b42:	6871      	ldr	r1, [r6, #4]
 8004b44:	f000 f932 	bl	8004dac <_Balloc>
 8004b48:	4607      	mov	r7, r0
 8004b4a:	b928      	cbnz	r0, 8004b58 <_dtoa_r+0x9d8>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8004b52:	4b7f      	ldr	r3, [pc, #508]	; (8004d50 <_dtoa_r+0xbd0>)
 8004b54:	f7ff bb28 	b.w	80041a8 <_dtoa_r+0x28>
 8004b58:	6932      	ldr	r2, [r6, #16]
 8004b5a:	f106 010c 	add.w	r1, r6, #12
 8004b5e:	3202      	adds	r2, #2
 8004b60:	0092      	lsls	r2, r2, #2
 8004b62:	300c      	adds	r0, #12
 8004b64:	f000 f914 	bl	8004d90 <memcpy>
 8004b68:	2201      	movs	r2, #1
 8004b6a:	4639      	mov	r1, r7
 8004b6c:	4628      	mov	r0, r5
 8004b6e:	f000 fb2b 	bl	80051c8 <__lshift>
 8004b72:	46b0      	mov	r8, r6
 8004b74:	4606      	mov	r6, r0
 8004b76:	9b03      	ldr	r3, [sp, #12]
 8004b78:	3301      	adds	r3, #1
 8004b7a:	9308      	str	r3, [sp, #32]
 8004b7c:	9b03      	ldr	r3, [sp, #12]
 8004b7e:	444b      	add	r3, r9
 8004b80:	930a      	str	r3, [sp, #40]	; 0x28
 8004b82:	9b04      	ldr	r3, [sp, #16]
 8004b84:	f003 0301 	and.w	r3, r3, #1
 8004b88:	9309      	str	r3, [sp, #36]	; 0x24
 8004b8a:	9b08      	ldr	r3, [sp, #32]
 8004b8c:	4621      	mov	r1, r4
 8004b8e:	3b01      	subs	r3, #1
 8004b90:	4658      	mov	r0, fp
 8004b92:	9304      	str	r3, [sp, #16]
 8004b94:	f7ff fa68 	bl	8004068 <quorem>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	4641      	mov	r1, r8
 8004b9c:	3330      	adds	r3, #48	; 0x30
 8004b9e:	9006      	str	r0, [sp, #24]
 8004ba0:	4658      	mov	r0, fp
 8004ba2:	930b      	str	r3, [sp, #44]	; 0x2c
 8004ba4:	f000 fb80 	bl	80052a8 <__mcmp>
 8004ba8:	4632      	mov	r2, r6
 8004baa:	4681      	mov	r9, r0
 8004bac:	4621      	mov	r1, r4
 8004bae:	4628      	mov	r0, r5
 8004bb0:	f000 fb96 	bl	80052e0 <__mdiff>
 8004bb4:	68c2      	ldr	r2, [r0, #12]
 8004bb6:	4607      	mov	r7, r0
 8004bb8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004bba:	bb02      	cbnz	r2, 8004bfe <_dtoa_r+0xa7e>
 8004bbc:	4601      	mov	r1, r0
 8004bbe:	4658      	mov	r0, fp
 8004bc0:	f000 fb72 	bl	80052a8 <__mcmp>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004bc8:	4639      	mov	r1, r7
 8004bca:	4628      	mov	r0, r5
 8004bcc:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8004bd0:	f000 f92c 	bl	8004e2c <_Bfree>
 8004bd4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004bd6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004bd8:	9f08      	ldr	r7, [sp, #32]
 8004bda:	ea43 0102 	orr.w	r1, r3, r2
 8004bde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004be0:	430b      	orrs	r3, r1
 8004be2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004be4:	d10d      	bne.n	8004c02 <_dtoa_r+0xa82>
 8004be6:	2b39      	cmp	r3, #57	; 0x39
 8004be8:	d029      	beq.n	8004c3e <_dtoa_r+0xabe>
 8004bea:	f1b9 0f00 	cmp.w	r9, #0
 8004bee:	dd01      	ble.n	8004bf4 <_dtoa_r+0xa74>
 8004bf0:	9b06      	ldr	r3, [sp, #24]
 8004bf2:	3331      	adds	r3, #49	; 0x31
 8004bf4:	9a04      	ldr	r2, [sp, #16]
 8004bf6:	7013      	strb	r3, [r2, #0]
 8004bf8:	e776      	b.n	8004ae8 <_dtoa_r+0x968>
 8004bfa:	4630      	mov	r0, r6
 8004bfc:	e7b9      	b.n	8004b72 <_dtoa_r+0x9f2>
 8004bfe:	2201      	movs	r2, #1
 8004c00:	e7e2      	b.n	8004bc8 <_dtoa_r+0xa48>
 8004c02:	f1b9 0f00 	cmp.w	r9, #0
 8004c06:	db06      	blt.n	8004c16 <_dtoa_r+0xa96>
 8004c08:	9922      	ldr	r1, [sp, #136]	; 0x88
 8004c0a:	ea41 0909 	orr.w	r9, r1, r9
 8004c0e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004c10:	ea59 0101 	orrs.w	r1, r9, r1
 8004c14:	d120      	bne.n	8004c58 <_dtoa_r+0xad8>
 8004c16:	2a00      	cmp	r2, #0
 8004c18:	ddec      	ble.n	8004bf4 <_dtoa_r+0xa74>
 8004c1a:	4659      	mov	r1, fp
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	4628      	mov	r0, r5
 8004c20:	9308      	str	r3, [sp, #32]
 8004c22:	f000 fad1 	bl	80051c8 <__lshift>
 8004c26:	4621      	mov	r1, r4
 8004c28:	4683      	mov	fp, r0
 8004c2a:	f000 fb3d 	bl	80052a8 <__mcmp>
 8004c2e:	2800      	cmp	r0, #0
 8004c30:	9b08      	ldr	r3, [sp, #32]
 8004c32:	dc02      	bgt.n	8004c3a <_dtoa_r+0xaba>
 8004c34:	d1de      	bne.n	8004bf4 <_dtoa_r+0xa74>
 8004c36:	07da      	lsls	r2, r3, #31
 8004c38:	d5dc      	bpl.n	8004bf4 <_dtoa_r+0xa74>
 8004c3a:	2b39      	cmp	r3, #57	; 0x39
 8004c3c:	d1d8      	bne.n	8004bf0 <_dtoa_r+0xa70>
 8004c3e:	2339      	movs	r3, #57	; 0x39
 8004c40:	9a04      	ldr	r2, [sp, #16]
 8004c42:	7013      	strb	r3, [r2, #0]
 8004c44:	463b      	mov	r3, r7
 8004c46:	461f      	mov	r7, r3
 8004c48:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8004c4c:	3b01      	subs	r3, #1
 8004c4e:	2a39      	cmp	r2, #57	; 0x39
 8004c50:	d050      	beq.n	8004cf4 <_dtoa_r+0xb74>
 8004c52:	3201      	adds	r2, #1
 8004c54:	701a      	strb	r2, [r3, #0]
 8004c56:	e747      	b.n	8004ae8 <_dtoa_r+0x968>
 8004c58:	2a00      	cmp	r2, #0
 8004c5a:	dd03      	ble.n	8004c64 <_dtoa_r+0xae4>
 8004c5c:	2b39      	cmp	r3, #57	; 0x39
 8004c5e:	d0ee      	beq.n	8004c3e <_dtoa_r+0xabe>
 8004c60:	3301      	adds	r3, #1
 8004c62:	e7c7      	b.n	8004bf4 <_dtoa_r+0xa74>
 8004c64:	9a08      	ldr	r2, [sp, #32]
 8004c66:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004c68:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004c6c:	428a      	cmp	r2, r1
 8004c6e:	d02a      	beq.n	8004cc6 <_dtoa_r+0xb46>
 8004c70:	4659      	mov	r1, fp
 8004c72:	2300      	movs	r3, #0
 8004c74:	220a      	movs	r2, #10
 8004c76:	4628      	mov	r0, r5
 8004c78:	f000 f8fa 	bl	8004e70 <__multadd>
 8004c7c:	45b0      	cmp	r8, r6
 8004c7e:	4683      	mov	fp, r0
 8004c80:	f04f 0300 	mov.w	r3, #0
 8004c84:	f04f 020a 	mov.w	r2, #10
 8004c88:	4641      	mov	r1, r8
 8004c8a:	4628      	mov	r0, r5
 8004c8c:	d107      	bne.n	8004c9e <_dtoa_r+0xb1e>
 8004c8e:	f000 f8ef 	bl	8004e70 <__multadd>
 8004c92:	4680      	mov	r8, r0
 8004c94:	4606      	mov	r6, r0
 8004c96:	9b08      	ldr	r3, [sp, #32]
 8004c98:	3301      	adds	r3, #1
 8004c9a:	9308      	str	r3, [sp, #32]
 8004c9c:	e775      	b.n	8004b8a <_dtoa_r+0xa0a>
 8004c9e:	f000 f8e7 	bl	8004e70 <__multadd>
 8004ca2:	4631      	mov	r1, r6
 8004ca4:	4680      	mov	r8, r0
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	220a      	movs	r2, #10
 8004caa:	4628      	mov	r0, r5
 8004cac:	f000 f8e0 	bl	8004e70 <__multadd>
 8004cb0:	4606      	mov	r6, r0
 8004cb2:	e7f0      	b.n	8004c96 <_dtoa_r+0xb16>
 8004cb4:	f1b9 0f00 	cmp.w	r9, #0
 8004cb8:	bfcc      	ite	gt
 8004cba:	464f      	movgt	r7, r9
 8004cbc:	2701      	movle	r7, #1
 8004cbe:	f04f 0800 	mov.w	r8, #0
 8004cc2:	9a03      	ldr	r2, [sp, #12]
 8004cc4:	4417      	add	r7, r2
 8004cc6:	4659      	mov	r1, fp
 8004cc8:	2201      	movs	r2, #1
 8004cca:	4628      	mov	r0, r5
 8004ccc:	9308      	str	r3, [sp, #32]
 8004cce:	f000 fa7b 	bl	80051c8 <__lshift>
 8004cd2:	4621      	mov	r1, r4
 8004cd4:	4683      	mov	fp, r0
 8004cd6:	f000 fae7 	bl	80052a8 <__mcmp>
 8004cda:	2800      	cmp	r0, #0
 8004cdc:	dcb2      	bgt.n	8004c44 <_dtoa_r+0xac4>
 8004cde:	d102      	bne.n	8004ce6 <_dtoa_r+0xb66>
 8004ce0:	9b08      	ldr	r3, [sp, #32]
 8004ce2:	07db      	lsls	r3, r3, #31
 8004ce4:	d4ae      	bmi.n	8004c44 <_dtoa_r+0xac4>
 8004ce6:	463b      	mov	r3, r7
 8004ce8:	461f      	mov	r7, r3
 8004cea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004cee:	2a30      	cmp	r2, #48	; 0x30
 8004cf0:	d0fa      	beq.n	8004ce8 <_dtoa_r+0xb68>
 8004cf2:	e6f9      	b.n	8004ae8 <_dtoa_r+0x968>
 8004cf4:	9a03      	ldr	r2, [sp, #12]
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	d1a5      	bne.n	8004c46 <_dtoa_r+0xac6>
 8004cfa:	2331      	movs	r3, #49	; 0x31
 8004cfc:	f10a 0a01 	add.w	sl, sl, #1
 8004d00:	e779      	b.n	8004bf6 <_dtoa_r+0xa76>
 8004d02:	4b14      	ldr	r3, [pc, #80]	; (8004d54 <_dtoa_r+0xbd4>)
 8004d04:	f7ff baa8 	b.w	8004258 <_dtoa_r+0xd8>
 8004d08:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	f47f aa81 	bne.w	8004212 <_dtoa_r+0x92>
 8004d10:	4b11      	ldr	r3, [pc, #68]	; (8004d58 <_dtoa_r+0xbd8>)
 8004d12:	f7ff baa1 	b.w	8004258 <_dtoa_r+0xd8>
 8004d16:	f1b9 0f00 	cmp.w	r9, #0
 8004d1a:	dc03      	bgt.n	8004d24 <_dtoa_r+0xba4>
 8004d1c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004d1e:	2b02      	cmp	r3, #2
 8004d20:	f73f aecb 	bgt.w	8004aba <_dtoa_r+0x93a>
 8004d24:	9f03      	ldr	r7, [sp, #12]
 8004d26:	4621      	mov	r1, r4
 8004d28:	4658      	mov	r0, fp
 8004d2a:	f7ff f99d 	bl	8004068 <quorem>
 8004d2e:	9a03      	ldr	r2, [sp, #12]
 8004d30:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8004d34:	f807 3b01 	strb.w	r3, [r7], #1
 8004d38:	1aba      	subs	r2, r7, r2
 8004d3a:	4591      	cmp	r9, r2
 8004d3c:	ddba      	ble.n	8004cb4 <_dtoa_r+0xb34>
 8004d3e:	4659      	mov	r1, fp
 8004d40:	2300      	movs	r3, #0
 8004d42:	220a      	movs	r2, #10
 8004d44:	4628      	mov	r0, r5
 8004d46:	f000 f893 	bl	8004e70 <__multadd>
 8004d4a:	4683      	mov	fp, r0
 8004d4c:	e7eb      	b.n	8004d26 <_dtoa_r+0xba6>
 8004d4e:	bf00      	nop
 8004d50:	080068df 	.word	0x080068df
 8004d54:	0800683c 	.word	0x0800683c
 8004d58:	08006860 	.word	0x08006860

08004d5c <_localeconv_r>:
 8004d5c:	4800      	ldr	r0, [pc, #0]	; (8004d60 <_localeconv_r+0x4>)
 8004d5e:	4770      	bx	lr
 8004d60:	20000160 	.word	0x20000160

08004d64 <malloc>:
 8004d64:	4b02      	ldr	r3, [pc, #8]	; (8004d70 <malloc+0xc>)
 8004d66:	4601      	mov	r1, r0
 8004d68:	6818      	ldr	r0, [r3, #0]
 8004d6a:	f000 bc1d 	b.w	80055a8 <_malloc_r>
 8004d6e:	bf00      	nop
 8004d70:	2000000c 	.word	0x2000000c

08004d74 <memchr>:
 8004d74:	4603      	mov	r3, r0
 8004d76:	b510      	push	{r4, lr}
 8004d78:	b2c9      	uxtb	r1, r1
 8004d7a:	4402      	add	r2, r0
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	4618      	mov	r0, r3
 8004d80:	d101      	bne.n	8004d86 <memchr+0x12>
 8004d82:	2000      	movs	r0, #0
 8004d84:	e003      	b.n	8004d8e <memchr+0x1a>
 8004d86:	7804      	ldrb	r4, [r0, #0]
 8004d88:	3301      	adds	r3, #1
 8004d8a:	428c      	cmp	r4, r1
 8004d8c:	d1f6      	bne.n	8004d7c <memchr+0x8>
 8004d8e:	bd10      	pop	{r4, pc}

08004d90 <memcpy>:
 8004d90:	440a      	add	r2, r1
 8004d92:	4291      	cmp	r1, r2
 8004d94:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004d98:	d100      	bne.n	8004d9c <memcpy+0xc>
 8004d9a:	4770      	bx	lr
 8004d9c:	b510      	push	{r4, lr}
 8004d9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004da2:	4291      	cmp	r1, r2
 8004da4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004da8:	d1f9      	bne.n	8004d9e <memcpy+0xe>
 8004daa:	bd10      	pop	{r4, pc}

08004dac <_Balloc>:
 8004dac:	b570      	push	{r4, r5, r6, lr}
 8004dae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004db0:	4604      	mov	r4, r0
 8004db2:	460d      	mov	r5, r1
 8004db4:	b976      	cbnz	r6, 8004dd4 <_Balloc+0x28>
 8004db6:	2010      	movs	r0, #16
 8004db8:	f7ff ffd4 	bl	8004d64 <malloc>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	6260      	str	r0, [r4, #36]	; 0x24
 8004dc0:	b920      	cbnz	r0, 8004dcc <_Balloc+0x20>
 8004dc2:	2166      	movs	r1, #102	; 0x66
 8004dc4:	4b17      	ldr	r3, [pc, #92]	; (8004e24 <_Balloc+0x78>)
 8004dc6:	4818      	ldr	r0, [pc, #96]	; (8004e28 <_Balloc+0x7c>)
 8004dc8:	f000 fc72 	bl	80056b0 <__assert_func>
 8004dcc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004dd0:	6006      	str	r6, [r0, #0]
 8004dd2:	60c6      	str	r6, [r0, #12]
 8004dd4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004dd6:	68f3      	ldr	r3, [r6, #12]
 8004dd8:	b183      	cbz	r3, 8004dfc <_Balloc+0x50>
 8004dda:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004de2:	b9b8      	cbnz	r0, 8004e14 <_Balloc+0x68>
 8004de4:	2101      	movs	r1, #1
 8004de6:	fa01 f605 	lsl.w	r6, r1, r5
 8004dea:	1d72      	adds	r2, r6, #5
 8004dec:	4620      	mov	r0, r4
 8004dee:	0092      	lsls	r2, r2, #2
 8004df0:	f000 fb5e 	bl	80054b0 <_calloc_r>
 8004df4:	b160      	cbz	r0, 8004e10 <_Balloc+0x64>
 8004df6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004dfa:	e00e      	b.n	8004e1a <_Balloc+0x6e>
 8004dfc:	2221      	movs	r2, #33	; 0x21
 8004dfe:	2104      	movs	r1, #4
 8004e00:	4620      	mov	r0, r4
 8004e02:	f000 fb55 	bl	80054b0 <_calloc_r>
 8004e06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004e08:	60f0      	str	r0, [r6, #12]
 8004e0a:	68db      	ldr	r3, [r3, #12]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d1e4      	bne.n	8004dda <_Balloc+0x2e>
 8004e10:	2000      	movs	r0, #0
 8004e12:	bd70      	pop	{r4, r5, r6, pc}
 8004e14:	6802      	ldr	r2, [r0, #0]
 8004e16:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004e20:	e7f7      	b.n	8004e12 <_Balloc+0x66>
 8004e22:	bf00      	nop
 8004e24:	0800686d 	.word	0x0800686d
 8004e28:	080068f0 	.word	0x080068f0

08004e2c <_Bfree>:
 8004e2c:	b570      	push	{r4, r5, r6, lr}
 8004e2e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004e30:	4605      	mov	r5, r0
 8004e32:	460c      	mov	r4, r1
 8004e34:	b976      	cbnz	r6, 8004e54 <_Bfree+0x28>
 8004e36:	2010      	movs	r0, #16
 8004e38:	f7ff ff94 	bl	8004d64 <malloc>
 8004e3c:	4602      	mov	r2, r0
 8004e3e:	6268      	str	r0, [r5, #36]	; 0x24
 8004e40:	b920      	cbnz	r0, 8004e4c <_Bfree+0x20>
 8004e42:	218a      	movs	r1, #138	; 0x8a
 8004e44:	4b08      	ldr	r3, [pc, #32]	; (8004e68 <_Bfree+0x3c>)
 8004e46:	4809      	ldr	r0, [pc, #36]	; (8004e6c <_Bfree+0x40>)
 8004e48:	f000 fc32 	bl	80056b0 <__assert_func>
 8004e4c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004e50:	6006      	str	r6, [r0, #0]
 8004e52:	60c6      	str	r6, [r0, #12]
 8004e54:	b13c      	cbz	r4, 8004e66 <_Bfree+0x3a>
 8004e56:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004e58:	6862      	ldr	r2, [r4, #4]
 8004e5a:	68db      	ldr	r3, [r3, #12]
 8004e5c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004e60:	6021      	str	r1, [r4, #0]
 8004e62:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004e66:	bd70      	pop	{r4, r5, r6, pc}
 8004e68:	0800686d 	.word	0x0800686d
 8004e6c:	080068f0 	.word	0x080068f0

08004e70 <__multadd>:
 8004e70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e74:	4607      	mov	r7, r0
 8004e76:	460c      	mov	r4, r1
 8004e78:	461e      	mov	r6, r3
 8004e7a:	2000      	movs	r0, #0
 8004e7c:	690d      	ldr	r5, [r1, #16]
 8004e7e:	f101 0c14 	add.w	ip, r1, #20
 8004e82:	f8dc 3000 	ldr.w	r3, [ip]
 8004e86:	3001      	adds	r0, #1
 8004e88:	b299      	uxth	r1, r3
 8004e8a:	fb02 6101 	mla	r1, r2, r1, r6
 8004e8e:	0c1e      	lsrs	r6, r3, #16
 8004e90:	0c0b      	lsrs	r3, r1, #16
 8004e92:	fb02 3306 	mla	r3, r2, r6, r3
 8004e96:	b289      	uxth	r1, r1
 8004e98:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004e9c:	4285      	cmp	r5, r0
 8004e9e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004ea2:	f84c 1b04 	str.w	r1, [ip], #4
 8004ea6:	dcec      	bgt.n	8004e82 <__multadd+0x12>
 8004ea8:	b30e      	cbz	r6, 8004eee <__multadd+0x7e>
 8004eaa:	68a3      	ldr	r3, [r4, #8]
 8004eac:	42ab      	cmp	r3, r5
 8004eae:	dc19      	bgt.n	8004ee4 <__multadd+0x74>
 8004eb0:	6861      	ldr	r1, [r4, #4]
 8004eb2:	4638      	mov	r0, r7
 8004eb4:	3101      	adds	r1, #1
 8004eb6:	f7ff ff79 	bl	8004dac <_Balloc>
 8004eba:	4680      	mov	r8, r0
 8004ebc:	b928      	cbnz	r0, 8004eca <__multadd+0x5a>
 8004ebe:	4602      	mov	r2, r0
 8004ec0:	21b5      	movs	r1, #181	; 0xb5
 8004ec2:	4b0c      	ldr	r3, [pc, #48]	; (8004ef4 <__multadd+0x84>)
 8004ec4:	480c      	ldr	r0, [pc, #48]	; (8004ef8 <__multadd+0x88>)
 8004ec6:	f000 fbf3 	bl	80056b0 <__assert_func>
 8004eca:	6922      	ldr	r2, [r4, #16]
 8004ecc:	f104 010c 	add.w	r1, r4, #12
 8004ed0:	3202      	adds	r2, #2
 8004ed2:	0092      	lsls	r2, r2, #2
 8004ed4:	300c      	adds	r0, #12
 8004ed6:	f7ff ff5b 	bl	8004d90 <memcpy>
 8004eda:	4621      	mov	r1, r4
 8004edc:	4638      	mov	r0, r7
 8004ede:	f7ff ffa5 	bl	8004e2c <_Bfree>
 8004ee2:	4644      	mov	r4, r8
 8004ee4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004ee8:	3501      	adds	r5, #1
 8004eea:	615e      	str	r6, [r3, #20]
 8004eec:	6125      	str	r5, [r4, #16]
 8004eee:	4620      	mov	r0, r4
 8004ef0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ef4:	080068df 	.word	0x080068df
 8004ef8:	080068f0 	.word	0x080068f0

08004efc <__hi0bits>:
 8004efc:	0c02      	lsrs	r2, r0, #16
 8004efe:	0412      	lsls	r2, r2, #16
 8004f00:	4603      	mov	r3, r0
 8004f02:	b9ca      	cbnz	r2, 8004f38 <__hi0bits+0x3c>
 8004f04:	0403      	lsls	r3, r0, #16
 8004f06:	2010      	movs	r0, #16
 8004f08:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004f0c:	bf04      	itt	eq
 8004f0e:	021b      	lsleq	r3, r3, #8
 8004f10:	3008      	addeq	r0, #8
 8004f12:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8004f16:	bf04      	itt	eq
 8004f18:	011b      	lsleq	r3, r3, #4
 8004f1a:	3004      	addeq	r0, #4
 8004f1c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8004f20:	bf04      	itt	eq
 8004f22:	009b      	lsleq	r3, r3, #2
 8004f24:	3002      	addeq	r0, #2
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	db05      	blt.n	8004f36 <__hi0bits+0x3a>
 8004f2a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8004f2e:	f100 0001 	add.w	r0, r0, #1
 8004f32:	bf08      	it	eq
 8004f34:	2020      	moveq	r0, #32
 8004f36:	4770      	bx	lr
 8004f38:	2000      	movs	r0, #0
 8004f3a:	e7e5      	b.n	8004f08 <__hi0bits+0xc>

08004f3c <__lo0bits>:
 8004f3c:	6803      	ldr	r3, [r0, #0]
 8004f3e:	4602      	mov	r2, r0
 8004f40:	f013 0007 	ands.w	r0, r3, #7
 8004f44:	d00b      	beq.n	8004f5e <__lo0bits+0x22>
 8004f46:	07d9      	lsls	r1, r3, #31
 8004f48:	d421      	bmi.n	8004f8e <__lo0bits+0x52>
 8004f4a:	0798      	lsls	r0, r3, #30
 8004f4c:	bf49      	itett	mi
 8004f4e:	085b      	lsrmi	r3, r3, #1
 8004f50:	089b      	lsrpl	r3, r3, #2
 8004f52:	2001      	movmi	r0, #1
 8004f54:	6013      	strmi	r3, [r2, #0]
 8004f56:	bf5c      	itt	pl
 8004f58:	2002      	movpl	r0, #2
 8004f5a:	6013      	strpl	r3, [r2, #0]
 8004f5c:	4770      	bx	lr
 8004f5e:	b299      	uxth	r1, r3
 8004f60:	b909      	cbnz	r1, 8004f66 <__lo0bits+0x2a>
 8004f62:	2010      	movs	r0, #16
 8004f64:	0c1b      	lsrs	r3, r3, #16
 8004f66:	b2d9      	uxtb	r1, r3
 8004f68:	b909      	cbnz	r1, 8004f6e <__lo0bits+0x32>
 8004f6a:	3008      	adds	r0, #8
 8004f6c:	0a1b      	lsrs	r3, r3, #8
 8004f6e:	0719      	lsls	r1, r3, #28
 8004f70:	bf04      	itt	eq
 8004f72:	091b      	lsreq	r3, r3, #4
 8004f74:	3004      	addeq	r0, #4
 8004f76:	0799      	lsls	r1, r3, #30
 8004f78:	bf04      	itt	eq
 8004f7a:	089b      	lsreq	r3, r3, #2
 8004f7c:	3002      	addeq	r0, #2
 8004f7e:	07d9      	lsls	r1, r3, #31
 8004f80:	d403      	bmi.n	8004f8a <__lo0bits+0x4e>
 8004f82:	085b      	lsrs	r3, r3, #1
 8004f84:	f100 0001 	add.w	r0, r0, #1
 8004f88:	d003      	beq.n	8004f92 <__lo0bits+0x56>
 8004f8a:	6013      	str	r3, [r2, #0]
 8004f8c:	4770      	bx	lr
 8004f8e:	2000      	movs	r0, #0
 8004f90:	4770      	bx	lr
 8004f92:	2020      	movs	r0, #32
 8004f94:	4770      	bx	lr
	...

08004f98 <__i2b>:
 8004f98:	b510      	push	{r4, lr}
 8004f9a:	460c      	mov	r4, r1
 8004f9c:	2101      	movs	r1, #1
 8004f9e:	f7ff ff05 	bl	8004dac <_Balloc>
 8004fa2:	4602      	mov	r2, r0
 8004fa4:	b928      	cbnz	r0, 8004fb2 <__i2b+0x1a>
 8004fa6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8004faa:	4b04      	ldr	r3, [pc, #16]	; (8004fbc <__i2b+0x24>)
 8004fac:	4804      	ldr	r0, [pc, #16]	; (8004fc0 <__i2b+0x28>)
 8004fae:	f000 fb7f 	bl	80056b0 <__assert_func>
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	6144      	str	r4, [r0, #20]
 8004fb6:	6103      	str	r3, [r0, #16]
 8004fb8:	bd10      	pop	{r4, pc}
 8004fba:	bf00      	nop
 8004fbc:	080068df 	.word	0x080068df
 8004fc0:	080068f0 	.word	0x080068f0

08004fc4 <__multiply>:
 8004fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fc8:	4691      	mov	r9, r2
 8004fca:	690a      	ldr	r2, [r1, #16]
 8004fcc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004fd0:	460c      	mov	r4, r1
 8004fd2:	429a      	cmp	r2, r3
 8004fd4:	bfbe      	ittt	lt
 8004fd6:	460b      	movlt	r3, r1
 8004fd8:	464c      	movlt	r4, r9
 8004fda:	4699      	movlt	r9, r3
 8004fdc:	6927      	ldr	r7, [r4, #16]
 8004fde:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8004fe2:	68a3      	ldr	r3, [r4, #8]
 8004fe4:	6861      	ldr	r1, [r4, #4]
 8004fe6:	eb07 060a 	add.w	r6, r7, sl
 8004fea:	42b3      	cmp	r3, r6
 8004fec:	b085      	sub	sp, #20
 8004fee:	bfb8      	it	lt
 8004ff0:	3101      	addlt	r1, #1
 8004ff2:	f7ff fedb 	bl	8004dac <_Balloc>
 8004ff6:	b930      	cbnz	r0, 8005006 <__multiply+0x42>
 8004ff8:	4602      	mov	r2, r0
 8004ffa:	f240 115d 	movw	r1, #349	; 0x15d
 8004ffe:	4b43      	ldr	r3, [pc, #268]	; (800510c <__multiply+0x148>)
 8005000:	4843      	ldr	r0, [pc, #268]	; (8005110 <__multiply+0x14c>)
 8005002:	f000 fb55 	bl	80056b0 <__assert_func>
 8005006:	f100 0514 	add.w	r5, r0, #20
 800500a:	462b      	mov	r3, r5
 800500c:	2200      	movs	r2, #0
 800500e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005012:	4543      	cmp	r3, r8
 8005014:	d321      	bcc.n	800505a <__multiply+0x96>
 8005016:	f104 0314 	add.w	r3, r4, #20
 800501a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800501e:	f109 0314 	add.w	r3, r9, #20
 8005022:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005026:	9202      	str	r2, [sp, #8]
 8005028:	1b3a      	subs	r2, r7, r4
 800502a:	3a15      	subs	r2, #21
 800502c:	f022 0203 	bic.w	r2, r2, #3
 8005030:	3204      	adds	r2, #4
 8005032:	f104 0115 	add.w	r1, r4, #21
 8005036:	428f      	cmp	r7, r1
 8005038:	bf38      	it	cc
 800503a:	2204      	movcc	r2, #4
 800503c:	9201      	str	r2, [sp, #4]
 800503e:	9a02      	ldr	r2, [sp, #8]
 8005040:	9303      	str	r3, [sp, #12]
 8005042:	429a      	cmp	r2, r3
 8005044:	d80c      	bhi.n	8005060 <__multiply+0x9c>
 8005046:	2e00      	cmp	r6, #0
 8005048:	dd03      	ble.n	8005052 <__multiply+0x8e>
 800504a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800504e:	2b00      	cmp	r3, #0
 8005050:	d059      	beq.n	8005106 <__multiply+0x142>
 8005052:	6106      	str	r6, [r0, #16]
 8005054:	b005      	add	sp, #20
 8005056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800505a:	f843 2b04 	str.w	r2, [r3], #4
 800505e:	e7d8      	b.n	8005012 <__multiply+0x4e>
 8005060:	f8b3 a000 	ldrh.w	sl, [r3]
 8005064:	f1ba 0f00 	cmp.w	sl, #0
 8005068:	d023      	beq.n	80050b2 <__multiply+0xee>
 800506a:	46a9      	mov	r9, r5
 800506c:	f04f 0c00 	mov.w	ip, #0
 8005070:	f104 0e14 	add.w	lr, r4, #20
 8005074:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005078:	f8d9 1000 	ldr.w	r1, [r9]
 800507c:	fa1f fb82 	uxth.w	fp, r2
 8005080:	b289      	uxth	r1, r1
 8005082:	fb0a 110b 	mla	r1, sl, fp, r1
 8005086:	4461      	add	r1, ip
 8005088:	f8d9 c000 	ldr.w	ip, [r9]
 800508c:	0c12      	lsrs	r2, r2, #16
 800508e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005092:	fb0a c202 	mla	r2, sl, r2, ip
 8005096:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800509a:	b289      	uxth	r1, r1
 800509c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80050a0:	4577      	cmp	r7, lr
 80050a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80050a6:	f849 1b04 	str.w	r1, [r9], #4
 80050aa:	d8e3      	bhi.n	8005074 <__multiply+0xb0>
 80050ac:	9a01      	ldr	r2, [sp, #4]
 80050ae:	f845 c002 	str.w	ip, [r5, r2]
 80050b2:	9a03      	ldr	r2, [sp, #12]
 80050b4:	3304      	adds	r3, #4
 80050b6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80050ba:	f1b9 0f00 	cmp.w	r9, #0
 80050be:	d020      	beq.n	8005102 <__multiply+0x13e>
 80050c0:	46ae      	mov	lr, r5
 80050c2:	f04f 0a00 	mov.w	sl, #0
 80050c6:	6829      	ldr	r1, [r5, #0]
 80050c8:	f104 0c14 	add.w	ip, r4, #20
 80050cc:	f8bc b000 	ldrh.w	fp, [ip]
 80050d0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80050d4:	b289      	uxth	r1, r1
 80050d6:	fb09 220b 	mla	r2, r9, fp, r2
 80050da:	4492      	add	sl, r2
 80050dc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80050e0:	f84e 1b04 	str.w	r1, [lr], #4
 80050e4:	f85c 2b04 	ldr.w	r2, [ip], #4
 80050e8:	f8be 1000 	ldrh.w	r1, [lr]
 80050ec:	0c12      	lsrs	r2, r2, #16
 80050ee:	fb09 1102 	mla	r1, r9, r2, r1
 80050f2:	4567      	cmp	r7, ip
 80050f4:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80050f8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80050fc:	d8e6      	bhi.n	80050cc <__multiply+0x108>
 80050fe:	9a01      	ldr	r2, [sp, #4]
 8005100:	50a9      	str	r1, [r5, r2]
 8005102:	3504      	adds	r5, #4
 8005104:	e79b      	b.n	800503e <__multiply+0x7a>
 8005106:	3e01      	subs	r6, #1
 8005108:	e79d      	b.n	8005046 <__multiply+0x82>
 800510a:	bf00      	nop
 800510c:	080068df 	.word	0x080068df
 8005110:	080068f0 	.word	0x080068f0

08005114 <__pow5mult>:
 8005114:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005118:	4615      	mov	r5, r2
 800511a:	f012 0203 	ands.w	r2, r2, #3
 800511e:	4606      	mov	r6, r0
 8005120:	460f      	mov	r7, r1
 8005122:	d007      	beq.n	8005134 <__pow5mult+0x20>
 8005124:	4c25      	ldr	r4, [pc, #148]	; (80051bc <__pow5mult+0xa8>)
 8005126:	3a01      	subs	r2, #1
 8005128:	2300      	movs	r3, #0
 800512a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800512e:	f7ff fe9f 	bl	8004e70 <__multadd>
 8005132:	4607      	mov	r7, r0
 8005134:	10ad      	asrs	r5, r5, #2
 8005136:	d03d      	beq.n	80051b4 <__pow5mult+0xa0>
 8005138:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800513a:	b97c      	cbnz	r4, 800515c <__pow5mult+0x48>
 800513c:	2010      	movs	r0, #16
 800513e:	f7ff fe11 	bl	8004d64 <malloc>
 8005142:	4602      	mov	r2, r0
 8005144:	6270      	str	r0, [r6, #36]	; 0x24
 8005146:	b928      	cbnz	r0, 8005154 <__pow5mult+0x40>
 8005148:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800514c:	4b1c      	ldr	r3, [pc, #112]	; (80051c0 <__pow5mult+0xac>)
 800514e:	481d      	ldr	r0, [pc, #116]	; (80051c4 <__pow5mult+0xb0>)
 8005150:	f000 faae 	bl	80056b0 <__assert_func>
 8005154:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005158:	6004      	str	r4, [r0, #0]
 800515a:	60c4      	str	r4, [r0, #12]
 800515c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005160:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005164:	b94c      	cbnz	r4, 800517a <__pow5mult+0x66>
 8005166:	f240 2171 	movw	r1, #625	; 0x271
 800516a:	4630      	mov	r0, r6
 800516c:	f7ff ff14 	bl	8004f98 <__i2b>
 8005170:	2300      	movs	r3, #0
 8005172:	4604      	mov	r4, r0
 8005174:	f8c8 0008 	str.w	r0, [r8, #8]
 8005178:	6003      	str	r3, [r0, #0]
 800517a:	f04f 0900 	mov.w	r9, #0
 800517e:	07eb      	lsls	r3, r5, #31
 8005180:	d50a      	bpl.n	8005198 <__pow5mult+0x84>
 8005182:	4639      	mov	r1, r7
 8005184:	4622      	mov	r2, r4
 8005186:	4630      	mov	r0, r6
 8005188:	f7ff ff1c 	bl	8004fc4 <__multiply>
 800518c:	4680      	mov	r8, r0
 800518e:	4639      	mov	r1, r7
 8005190:	4630      	mov	r0, r6
 8005192:	f7ff fe4b 	bl	8004e2c <_Bfree>
 8005196:	4647      	mov	r7, r8
 8005198:	106d      	asrs	r5, r5, #1
 800519a:	d00b      	beq.n	80051b4 <__pow5mult+0xa0>
 800519c:	6820      	ldr	r0, [r4, #0]
 800519e:	b938      	cbnz	r0, 80051b0 <__pow5mult+0x9c>
 80051a0:	4622      	mov	r2, r4
 80051a2:	4621      	mov	r1, r4
 80051a4:	4630      	mov	r0, r6
 80051a6:	f7ff ff0d 	bl	8004fc4 <__multiply>
 80051aa:	6020      	str	r0, [r4, #0]
 80051ac:	f8c0 9000 	str.w	r9, [r0]
 80051b0:	4604      	mov	r4, r0
 80051b2:	e7e4      	b.n	800517e <__pow5mult+0x6a>
 80051b4:	4638      	mov	r0, r7
 80051b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80051ba:	bf00      	nop
 80051bc:	08006a40 	.word	0x08006a40
 80051c0:	0800686d 	.word	0x0800686d
 80051c4:	080068f0 	.word	0x080068f0

080051c8 <__lshift>:
 80051c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051cc:	460c      	mov	r4, r1
 80051ce:	4607      	mov	r7, r0
 80051d0:	4691      	mov	r9, r2
 80051d2:	6923      	ldr	r3, [r4, #16]
 80051d4:	6849      	ldr	r1, [r1, #4]
 80051d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80051da:	68a3      	ldr	r3, [r4, #8]
 80051dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80051e0:	f108 0601 	add.w	r6, r8, #1
 80051e4:	42b3      	cmp	r3, r6
 80051e6:	db0b      	blt.n	8005200 <__lshift+0x38>
 80051e8:	4638      	mov	r0, r7
 80051ea:	f7ff fddf 	bl	8004dac <_Balloc>
 80051ee:	4605      	mov	r5, r0
 80051f0:	b948      	cbnz	r0, 8005206 <__lshift+0x3e>
 80051f2:	4602      	mov	r2, r0
 80051f4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80051f8:	4b29      	ldr	r3, [pc, #164]	; (80052a0 <__lshift+0xd8>)
 80051fa:	482a      	ldr	r0, [pc, #168]	; (80052a4 <__lshift+0xdc>)
 80051fc:	f000 fa58 	bl	80056b0 <__assert_func>
 8005200:	3101      	adds	r1, #1
 8005202:	005b      	lsls	r3, r3, #1
 8005204:	e7ee      	b.n	80051e4 <__lshift+0x1c>
 8005206:	2300      	movs	r3, #0
 8005208:	f100 0114 	add.w	r1, r0, #20
 800520c:	f100 0210 	add.w	r2, r0, #16
 8005210:	4618      	mov	r0, r3
 8005212:	4553      	cmp	r3, sl
 8005214:	db37      	blt.n	8005286 <__lshift+0xbe>
 8005216:	6920      	ldr	r0, [r4, #16]
 8005218:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800521c:	f104 0314 	add.w	r3, r4, #20
 8005220:	f019 091f 	ands.w	r9, r9, #31
 8005224:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005228:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800522c:	d02f      	beq.n	800528e <__lshift+0xc6>
 800522e:	468a      	mov	sl, r1
 8005230:	f04f 0c00 	mov.w	ip, #0
 8005234:	f1c9 0e20 	rsb	lr, r9, #32
 8005238:	681a      	ldr	r2, [r3, #0]
 800523a:	fa02 f209 	lsl.w	r2, r2, r9
 800523e:	ea42 020c 	orr.w	r2, r2, ip
 8005242:	f84a 2b04 	str.w	r2, [sl], #4
 8005246:	f853 2b04 	ldr.w	r2, [r3], #4
 800524a:	4298      	cmp	r0, r3
 800524c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005250:	d8f2      	bhi.n	8005238 <__lshift+0x70>
 8005252:	1b03      	subs	r3, r0, r4
 8005254:	3b15      	subs	r3, #21
 8005256:	f023 0303 	bic.w	r3, r3, #3
 800525a:	3304      	adds	r3, #4
 800525c:	f104 0215 	add.w	r2, r4, #21
 8005260:	4290      	cmp	r0, r2
 8005262:	bf38      	it	cc
 8005264:	2304      	movcc	r3, #4
 8005266:	f841 c003 	str.w	ip, [r1, r3]
 800526a:	f1bc 0f00 	cmp.w	ip, #0
 800526e:	d001      	beq.n	8005274 <__lshift+0xac>
 8005270:	f108 0602 	add.w	r6, r8, #2
 8005274:	3e01      	subs	r6, #1
 8005276:	4638      	mov	r0, r7
 8005278:	4621      	mov	r1, r4
 800527a:	612e      	str	r6, [r5, #16]
 800527c:	f7ff fdd6 	bl	8004e2c <_Bfree>
 8005280:	4628      	mov	r0, r5
 8005282:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005286:	f842 0f04 	str.w	r0, [r2, #4]!
 800528a:	3301      	adds	r3, #1
 800528c:	e7c1      	b.n	8005212 <__lshift+0x4a>
 800528e:	3904      	subs	r1, #4
 8005290:	f853 2b04 	ldr.w	r2, [r3], #4
 8005294:	4298      	cmp	r0, r3
 8005296:	f841 2f04 	str.w	r2, [r1, #4]!
 800529a:	d8f9      	bhi.n	8005290 <__lshift+0xc8>
 800529c:	e7ea      	b.n	8005274 <__lshift+0xac>
 800529e:	bf00      	nop
 80052a0:	080068df 	.word	0x080068df
 80052a4:	080068f0 	.word	0x080068f0

080052a8 <__mcmp>:
 80052a8:	4603      	mov	r3, r0
 80052aa:	690a      	ldr	r2, [r1, #16]
 80052ac:	6900      	ldr	r0, [r0, #16]
 80052ae:	b530      	push	{r4, r5, lr}
 80052b0:	1a80      	subs	r0, r0, r2
 80052b2:	d10d      	bne.n	80052d0 <__mcmp+0x28>
 80052b4:	3314      	adds	r3, #20
 80052b6:	3114      	adds	r1, #20
 80052b8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80052bc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80052c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80052c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80052c8:	4295      	cmp	r5, r2
 80052ca:	d002      	beq.n	80052d2 <__mcmp+0x2a>
 80052cc:	d304      	bcc.n	80052d8 <__mcmp+0x30>
 80052ce:	2001      	movs	r0, #1
 80052d0:	bd30      	pop	{r4, r5, pc}
 80052d2:	42a3      	cmp	r3, r4
 80052d4:	d3f4      	bcc.n	80052c0 <__mcmp+0x18>
 80052d6:	e7fb      	b.n	80052d0 <__mcmp+0x28>
 80052d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80052dc:	e7f8      	b.n	80052d0 <__mcmp+0x28>
	...

080052e0 <__mdiff>:
 80052e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052e4:	460d      	mov	r5, r1
 80052e6:	4607      	mov	r7, r0
 80052e8:	4611      	mov	r1, r2
 80052ea:	4628      	mov	r0, r5
 80052ec:	4614      	mov	r4, r2
 80052ee:	f7ff ffdb 	bl	80052a8 <__mcmp>
 80052f2:	1e06      	subs	r6, r0, #0
 80052f4:	d111      	bne.n	800531a <__mdiff+0x3a>
 80052f6:	4631      	mov	r1, r6
 80052f8:	4638      	mov	r0, r7
 80052fa:	f7ff fd57 	bl	8004dac <_Balloc>
 80052fe:	4602      	mov	r2, r0
 8005300:	b928      	cbnz	r0, 800530e <__mdiff+0x2e>
 8005302:	f240 2132 	movw	r1, #562	; 0x232
 8005306:	4b3a      	ldr	r3, [pc, #232]	; (80053f0 <__mdiff+0x110>)
 8005308:	483a      	ldr	r0, [pc, #232]	; (80053f4 <__mdiff+0x114>)
 800530a:	f000 f9d1 	bl	80056b0 <__assert_func>
 800530e:	2301      	movs	r3, #1
 8005310:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005314:	4610      	mov	r0, r2
 8005316:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800531a:	bfa4      	itt	ge
 800531c:	4623      	movge	r3, r4
 800531e:	462c      	movge	r4, r5
 8005320:	4638      	mov	r0, r7
 8005322:	6861      	ldr	r1, [r4, #4]
 8005324:	bfa6      	itte	ge
 8005326:	461d      	movge	r5, r3
 8005328:	2600      	movge	r6, #0
 800532a:	2601      	movlt	r6, #1
 800532c:	f7ff fd3e 	bl	8004dac <_Balloc>
 8005330:	4602      	mov	r2, r0
 8005332:	b918      	cbnz	r0, 800533c <__mdiff+0x5c>
 8005334:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005338:	4b2d      	ldr	r3, [pc, #180]	; (80053f0 <__mdiff+0x110>)
 800533a:	e7e5      	b.n	8005308 <__mdiff+0x28>
 800533c:	f102 0814 	add.w	r8, r2, #20
 8005340:	46c2      	mov	sl, r8
 8005342:	f04f 0c00 	mov.w	ip, #0
 8005346:	6927      	ldr	r7, [r4, #16]
 8005348:	60c6      	str	r6, [r0, #12]
 800534a:	692e      	ldr	r6, [r5, #16]
 800534c:	f104 0014 	add.w	r0, r4, #20
 8005350:	f105 0914 	add.w	r9, r5, #20
 8005354:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8005358:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800535c:	3410      	adds	r4, #16
 800535e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8005362:	f859 3b04 	ldr.w	r3, [r9], #4
 8005366:	fa1f f18b 	uxth.w	r1, fp
 800536a:	448c      	add	ip, r1
 800536c:	b299      	uxth	r1, r3
 800536e:	0c1b      	lsrs	r3, r3, #16
 8005370:	ebac 0101 	sub.w	r1, ip, r1
 8005374:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005378:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800537c:	b289      	uxth	r1, r1
 800537e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005382:	454e      	cmp	r6, r9
 8005384:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005388:	f84a 3b04 	str.w	r3, [sl], #4
 800538c:	d8e7      	bhi.n	800535e <__mdiff+0x7e>
 800538e:	1b73      	subs	r3, r6, r5
 8005390:	3b15      	subs	r3, #21
 8005392:	f023 0303 	bic.w	r3, r3, #3
 8005396:	3515      	adds	r5, #21
 8005398:	3304      	adds	r3, #4
 800539a:	42ae      	cmp	r6, r5
 800539c:	bf38      	it	cc
 800539e:	2304      	movcc	r3, #4
 80053a0:	4418      	add	r0, r3
 80053a2:	4443      	add	r3, r8
 80053a4:	461e      	mov	r6, r3
 80053a6:	4605      	mov	r5, r0
 80053a8:	4575      	cmp	r5, lr
 80053aa:	d30e      	bcc.n	80053ca <__mdiff+0xea>
 80053ac:	f10e 0103 	add.w	r1, lr, #3
 80053b0:	1a09      	subs	r1, r1, r0
 80053b2:	f021 0103 	bic.w	r1, r1, #3
 80053b6:	3803      	subs	r0, #3
 80053b8:	4586      	cmp	lr, r0
 80053ba:	bf38      	it	cc
 80053bc:	2100      	movcc	r1, #0
 80053be:	4419      	add	r1, r3
 80053c0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80053c4:	b18b      	cbz	r3, 80053ea <__mdiff+0x10a>
 80053c6:	6117      	str	r7, [r2, #16]
 80053c8:	e7a4      	b.n	8005314 <__mdiff+0x34>
 80053ca:	f855 8b04 	ldr.w	r8, [r5], #4
 80053ce:	fa1f f188 	uxth.w	r1, r8
 80053d2:	4461      	add	r1, ip
 80053d4:	140c      	asrs	r4, r1, #16
 80053d6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80053da:	b289      	uxth	r1, r1
 80053dc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80053e0:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80053e4:	f846 1b04 	str.w	r1, [r6], #4
 80053e8:	e7de      	b.n	80053a8 <__mdiff+0xc8>
 80053ea:	3f01      	subs	r7, #1
 80053ec:	e7e8      	b.n	80053c0 <__mdiff+0xe0>
 80053ee:	bf00      	nop
 80053f0:	080068df 	.word	0x080068df
 80053f4:	080068f0 	.word	0x080068f0

080053f8 <__d2b>:
 80053f8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80053fc:	2101      	movs	r1, #1
 80053fe:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8005402:	4690      	mov	r8, r2
 8005404:	461d      	mov	r5, r3
 8005406:	f7ff fcd1 	bl	8004dac <_Balloc>
 800540a:	4604      	mov	r4, r0
 800540c:	b930      	cbnz	r0, 800541c <__d2b+0x24>
 800540e:	4602      	mov	r2, r0
 8005410:	f240 310a 	movw	r1, #778	; 0x30a
 8005414:	4b24      	ldr	r3, [pc, #144]	; (80054a8 <__d2b+0xb0>)
 8005416:	4825      	ldr	r0, [pc, #148]	; (80054ac <__d2b+0xb4>)
 8005418:	f000 f94a 	bl	80056b0 <__assert_func>
 800541c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8005420:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8005424:	bb2d      	cbnz	r5, 8005472 <__d2b+0x7a>
 8005426:	9301      	str	r3, [sp, #4]
 8005428:	f1b8 0300 	subs.w	r3, r8, #0
 800542c:	d026      	beq.n	800547c <__d2b+0x84>
 800542e:	4668      	mov	r0, sp
 8005430:	9300      	str	r3, [sp, #0]
 8005432:	f7ff fd83 	bl	8004f3c <__lo0bits>
 8005436:	9900      	ldr	r1, [sp, #0]
 8005438:	b1f0      	cbz	r0, 8005478 <__d2b+0x80>
 800543a:	9a01      	ldr	r2, [sp, #4]
 800543c:	f1c0 0320 	rsb	r3, r0, #32
 8005440:	fa02 f303 	lsl.w	r3, r2, r3
 8005444:	430b      	orrs	r3, r1
 8005446:	40c2      	lsrs	r2, r0
 8005448:	6163      	str	r3, [r4, #20]
 800544a:	9201      	str	r2, [sp, #4]
 800544c:	9b01      	ldr	r3, [sp, #4]
 800544e:	2b00      	cmp	r3, #0
 8005450:	bf14      	ite	ne
 8005452:	2102      	movne	r1, #2
 8005454:	2101      	moveq	r1, #1
 8005456:	61a3      	str	r3, [r4, #24]
 8005458:	6121      	str	r1, [r4, #16]
 800545a:	b1c5      	cbz	r5, 800548e <__d2b+0x96>
 800545c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005460:	4405      	add	r5, r0
 8005462:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005466:	603d      	str	r5, [r7, #0]
 8005468:	6030      	str	r0, [r6, #0]
 800546a:	4620      	mov	r0, r4
 800546c:	b002      	add	sp, #8
 800546e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005472:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005476:	e7d6      	b.n	8005426 <__d2b+0x2e>
 8005478:	6161      	str	r1, [r4, #20]
 800547a:	e7e7      	b.n	800544c <__d2b+0x54>
 800547c:	a801      	add	r0, sp, #4
 800547e:	f7ff fd5d 	bl	8004f3c <__lo0bits>
 8005482:	2101      	movs	r1, #1
 8005484:	9b01      	ldr	r3, [sp, #4]
 8005486:	6121      	str	r1, [r4, #16]
 8005488:	6163      	str	r3, [r4, #20]
 800548a:	3020      	adds	r0, #32
 800548c:	e7e5      	b.n	800545a <__d2b+0x62>
 800548e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8005492:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005496:	6038      	str	r0, [r7, #0]
 8005498:	6918      	ldr	r0, [r3, #16]
 800549a:	f7ff fd2f 	bl	8004efc <__hi0bits>
 800549e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80054a2:	6031      	str	r1, [r6, #0]
 80054a4:	e7e1      	b.n	800546a <__d2b+0x72>
 80054a6:	bf00      	nop
 80054a8:	080068df 	.word	0x080068df
 80054ac:	080068f0 	.word	0x080068f0

080054b0 <_calloc_r>:
 80054b0:	b570      	push	{r4, r5, r6, lr}
 80054b2:	fba1 5402 	umull	r5, r4, r1, r2
 80054b6:	b934      	cbnz	r4, 80054c6 <_calloc_r+0x16>
 80054b8:	4629      	mov	r1, r5
 80054ba:	f000 f875 	bl	80055a8 <_malloc_r>
 80054be:	4606      	mov	r6, r0
 80054c0:	b928      	cbnz	r0, 80054ce <_calloc_r+0x1e>
 80054c2:	4630      	mov	r0, r6
 80054c4:	bd70      	pop	{r4, r5, r6, pc}
 80054c6:	220c      	movs	r2, #12
 80054c8:	2600      	movs	r6, #0
 80054ca:	6002      	str	r2, [r0, #0]
 80054cc:	e7f9      	b.n	80054c2 <_calloc_r+0x12>
 80054ce:	462a      	mov	r2, r5
 80054d0:	4621      	mov	r1, r4
 80054d2:	f7fe f961 	bl	8003798 <memset>
 80054d6:	e7f4      	b.n	80054c2 <_calloc_r+0x12>

080054d8 <_free_r>:
 80054d8:	b538      	push	{r3, r4, r5, lr}
 80054da:	4605      	mov	r5, r0
 80054dc:	2900      	cmp	r1, #0
 80054de:	d040      	beq.n	8005562 <_free_r+0x8a>
 80054e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80054e4:	1f0c      	subs	r4, r1, #4
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	bfb8      	it	lt
 80054ea:	18e4      	addlt	r4, r4, r3
 80054ec:	f000 f922 	bl	8005734 <__malloc_lock>
 80054f0:	4a1c      	ldr	r2, [pc, #112]	; (8005564 <_free_r+0x8c>)
 80054f2:	6813      	ldr	r3, [r2, #0]
 80054f4:	b933      	cbnz	r3, 8005504 <_free_r+0x2c>
 80054f6:	6063      	str	r3, [r4, #4]
 80054f8:	6014      	str	r4, [r2, #0]
 80054fa:	4628      	mov	r0, r5
 80054fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005500:	f000 b91e 	b.w	8005740 <__malloc_unlock>
 8005504:	42a3      	cmp	r3, r4
 8005506:	d908      	bls.n	800551a <_free_r+0x42>
 8005508:	6820      	ldr	r0, [r4, #0]
 800550a:	1821      	adds	r1, r4, r0
 800550c:	428b      	cmp	r3, r1
 800550e:	bf01      	itttt	eq
 8005510:	6819      	ldreq	r1, [r3, #0]
 8005512:	685b      	ldreq	r3, [r3, #4]
 8005514:	1809      	addeq	r1, r1, r0
 8005516:	6021      	streq	r1, [r4, #0]
 8005518:	e7ed      	b.n	80054f6 <_free_r+0x1e>
 800551a:	461a      	mov	r2, r3
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	b10b      	cbz	r3, 8005524 <_free_r+0x4c>
 8005520:	42a3      	cmp	r3, r4
 8005522:	d9fa      	bls.n	800551a <_free_r+0x42>
 8005524:	6811      	ldr	r1, [r2, #0]
 8005526:	1850      	adds	r0, r2, r1
 8005528:	42a0      	cmp	r0, r4
 800552a:	d10b      	bne.n	8005544 <_free_r+0x6c>
 800552c:	6820      	ldr	r0, [r4, #0]
 800552e:	4401      	add	r1, r0
 8005530:	1850      	adds	r0, r2, r1
 8005532:	4283      	cmp	r3, r0
 8005534:	6011      	str	r1, [r2, #0]
 8005536:	d1e0      	bne.n	80054fa <_free_r+0x22>
 8005538:	6818      	ldr	r0, [r3, #0]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	4401      	add	r1, r0
 800553e:	6011      	str	r1, [r2, #0]
 8005540:	6053      	str	r3, [r2, #4]
 8005542:	e7da      	b.n	80054fa <_free_r+0x22>
 8005544:	d902      	bls.n	800554c <_free_r+0x74>
 8005546:	230c      	movs	r3, #12
 8005548:	602b      	str	r3, [r5, #0]
 800554a:	e7d6      	b.n	80054fa <_free_r+0x22>
 800554c:	6820      	ldr	r0, [r4, #0]
 800554e:	1821      	adds	r1, r4, r0
 8005550:	428b      	cmp	r3, r1
 8005552:	bf01      	itttt	eq
 8005554:	6819      	ldreq	r1, [r3, #0]
 8005556:	685b      	ldreq	r3, [r3, #4]
 8005558:	1809      	addeq	r1, r1, r0
 800555a:	6021      	streq	r1, [r4, #0]
 800555c:	6063      	str	r3, [r4, #4]
 800555e:	6054      	str	r4, [r2, #4]
 8005560:	e7cb      	b.n	80054fa <_free_r+0x22>
 8005562:	bd38      	pop	{r3, r4, r5, pc}
 8005564:	20000330 	.word	0x20000330

08005568 <sbrk_aligned>:
 8005568:	b570      	push	{r4, r5, r6, lr}
 800556a:	4e0e      	ldr	r6, [pc, #56]	; (80055a4 <sbrk_aligned+0x3c>)
 800556c:	460c      	mov	r4, r1
 800556e:	6831      	ldr	r1, [r6, #0]
 8005570:	4605      	mov	r5, r0
 8005572:	b911      	cbnz	r1, 800557a <sbrk_aligned+0x12>
 8005574:	f000 f88c 	bl	8005690 <_sbrk_r>
 8005578:	6030      	str	r0, [r6, #0]
 800557a:	4621      	mov	r1, r4
 800557c:	4628      	mov	r0, r5
 800557e:	f000 f887 	bl	8005690 <_sbrk_r>
 8005582:	1c43      	adds	r3, r0, #1
 8005584:	d00a      	beq.n	800559c <sbrk_aligned+0x34>
 8005586:	1cc4      	adds	r4, r0, #3
 8005588:	f024 0403 	bic.w	r4, r4, #3
 800558c:	42a0      	cmp	r0, r4
 800558e:	d007      	beq.n	80055a0 <sbrk_aligned+0x38>
 8005590:	1a21      	subs	r1, r4, r0
 8005592:	4628      	mov	r0, r5
 8005594:	f000 f87c 	bl	8005690 <_sbrk_r>
 8005598:	3001      	adds	r0, #1
 800559a:	d101      	bne.n	80055a0 <sbrk_aligned+0x38>
 800559c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80055a0:	4620      	mov	r0, r4
 80055a2:	bd70      	pop	{r4, r5, r6, pc}
 80055a4:	20000334 	.word	0x20000334

080055a8 <_malloc_r>:
 80055a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055ac:	1ccd      	adds	r5, r1, #3
 80055ae:	f025 0503 	bic.w	r5, r5, #3
 80055b2:	3508      	adds	r5, #8
 80055b4:	2d0c      	cmp	r5, #12
 80055b6:	bf38      	it	cc
 80055b8:	250c      	movcc	r5, #12
 80055ba:	2d00      	cmp	r5, #0
 80055bc:	4607      	mov	r7, r0
 80055be:	db01      	blt.n	80055c4 <_malloc_r+0x1c>
 80055c0:	42a9      	cmp	r1, r5
 80055c2:	d905      	bls.n	80055d0 <_malloc_r+0x28>
 80055c4:	230c      	movs	r3, #12
 80055c6:	2600      	movs	r6, #0
 80055c8:	603b      	str	r3, [r7, #0]
 80055ca:	4630      	mov	r0, r6
 80055cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055d0:	4e2e      	ldr	r6, [pc, #184]	; (800568c <_malloc_r+0xe4>)
 80055d2:	f000 f8af 	bl	8005734 <__malloc_lock>
 80055d6:	6833      	ldr	r3, [r6, #0]
 80055d8:	461c      	mov	r4, r3
 80055da:	bb34      	cbnz	r4, 800562a <_malloc_r+0x82>
 80055dc:	4629      	mov	r1, r5
 80055de:	4638      	mov	r0, r7
 80055e0:	f7ff ffc2 	bl	8005568 <sbrk_aligned>
 80055e4:	1c43      	adds	r3, r0, #1
 80055e6:	4604      	mov	r4, r0
 80055e8:	d14d      	bne.n	8005686 <_malloc_r+0xde>
 80055ea:	6834      	ldr	r4, [r6, #0]
 80055ec:	4626      	mov	r6, r4
 80055ee:	2e00      	cmp	r6, #0
 80055f0:	d140      	bne.n	8005674 <_malloc_r+0xcc>
 80055f2:	6823      	ldr	r3, [r4, #0]
 80055f4:	4631      	mov	r1, r6
 80055f6:	4638      	mov	r0, r7
 80055f8:	eb04 0803 	add.w	r8, r4, r3
 80055fc:	f000 f848 	bl	8005690 <_sbrk_r>
 8005600:	4580      	cmp	r8, r0
 8005602:	d13a      	bne.n	800567a <_malloc_r+0xd2>
 8005604:	6821      	ldr	r1, [r4, #0]
 8005606:	3503      	adds	r5, #3
 8005608:	1a6d      	subs	r5, r5, r1
 800560a:	f025 0503 	bic.w	r5, r5, #3
 800560e:	3508      	adds	r5, #8
 8005610:	2d0c      	cmp	r5, #12
 8005612:	bf38      	it	cc
 8005614:	250c      	movcc	r5, #12
 8005616:	4638      	mov	r0, r7
 8005618:	4629      	mov	r1, r5
 800561a:	f7ff ffa5 	bl	8005568 <sbrk_aligned>
 800561e:	3001      	adds	r0, #1
 8005620:	d02b      	beq.n	800567a <_malloc_r+0xd2>
 8005622:	6823      	ldr	r3, [r4, #0]
 8005624:	442b      	add	r3, r5
 8005626:	6023      	str	r3, [r4, #0]
 8005628:	e00e      	b.n	8005648 <_malloc_r+0xa0>
 800562a:	6822      	ldr	r2, [r4, #0]
 800562c:	1b52      	subs	r2, r2, r5
 800562e:	d41e      	bmi.n	800566e <_malloc_r+0xc6>
 8005630:	2a0b      	cmp	r2, #11
 8005632:	d916      	bls.n	8005662 <_malloc_r+0xba>
 8005634:	1961      	adds	r1, r4, r5
 8005636:	42a3      	cmp	r3, r4
 8005638:	6025      	str	r5, [r4, #0]
 800563a:	bf18      	it	ne
 800563c:	6059      	strne	r1, [r3, #4]
 800563e:	6863      	ldr	r3, [r4, #4]
 8005640:	bf08      	it	eq
 8005642:	6031      	streq	r1, [r6, #0]
 8005644:	5162      	str	r2, [r4, r5]
 8005646:	604b      	str	r3, [r1, #4]
 8005648:	4638      	mov	r0, r7
 800564a:	f104 060b 	add.w	r6, r4, #11
 800564e:	f000 f877 	bl	8005740 <__malloc_unlock>
 8005652:	f026 0607 	bic.w	r6, r6, #7
 8005656:	1d23      	adds	r3, r4, #4
 8005658:	1af2      	subs	r2, r6, r3
 800565a:	d0b6      	beq.n	80055ca <_malloc_r+0x22>
 800565c:	1b9b      	subs	r3, r3, r6
 800565e:	50a3      	str	r3, [r4, r2]
 8005660:	e7b3      	b.n	80055ca <_malloc_r+0x22>
 8005662:	6862      	ldr	r2, [r4, #4]
 8005664:	42a3      	cmp	r3, r4
 8005666:	bf0c      	ite	eq
 8005668:	6032      	streq	r2, [r6, #0]
 800566a:	605a      	strne	r2, [r3, #4]
 800566c:	e7ec      	b.n	8005648 <_malloc_r+0xa0>
 800566e:	4623      	mov	r3, r4
 8005670:	6864      	ldr	r4, [r4, #4]
 8005672:	e7b2      	b.n	80055da <_malloc_r+0x32>
 8005674:	4634      	mov	r4, r6
 8005676:	6876      	ldr	r6, [r6, #4]
 8005678:	e7b9      	b.n	80055ee <_malloc_r+0x46>
 800567a:	230c      	movs	r3, #12
 800567c:	4638      	mov	r0, r7
 800567e:	603b      	str	r3, [r7, #0]
 8005680:	f000 f85e 	bl	8005740 <__malloc_unlock>
 8005684:	e7a1      	b.n	80055ca <_malloc_r+0x22>
 8005686:	6025      	str	r5, [r4, #0]
 8005688:	e7de      	b.n	8005648 <_malloc_r+0xa0>
 800568a:	bf00      	nop
 800568c:	20000330 	.word	0x20000330

08005690 <_sbrk_r>:
 8005690:	b538      	push	{r3, r4, r5, lr}
 8005692:	2300      	movs	r3, #0
 8005694:	4d05      	ldr	r5, [pc, #20]	; (80056ac <_sbrk_r+0x1c>)
 8005696:	4604      	mov	r4, r0
 8005698:	4608      	mov	r0, r1
 800569a:	602b      	str	r3, [r5, #0]
 800569c:	f7fc fa48 	bl	8001b30 <_sbrk>
 80056a0:	1c43      	adds	r3, r0, #1
 80056a2:	d102      	bne.n	80056aa <_sbrk_r+0x1a>
 80056a4:	682b      	ldr	r3, [r5, #0]
 80056a6:	b103      	cbz	r3, 80056aa <_sbrk_r+0x1a>
 80056a8:	6023      	str	r3, [r4, #0]
 80056aa:	bd38      	pop	{r3, r4, r5, pc}
 80056ac:	20000338 	.word	0x20000338

080056b0 <__assert_func>:
 80056b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80056b2:	4614      	mov	r4, r2
 80056b4:	461a      	mov	r2, r3
 80056b6:	4b09      	ldr	r3, [pc, #36]	; (80056dc <__assert_func+0x2c>)
 80056b8:	4605      	mov	r5, r0
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	68d8      	ldr	r0, [r3, #12]
 80056be:	b14c      	cbz	r4, 80056d4 <__assert_func+0x24>
 80056c0:	4b07      	ldr	r3, [pc, #28]	; (80056e0 <__assert_func+0x30>)
 80056c2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80056c6:	9100      	str	r1, [sp, #0]
 80056c8:	462b      	mov	r3, r5
 80056ca:	4906      	ldr	r1, [pc, #24]	; (80056e4 <__assert_func+0x34>)
 80056cc:	f000 f80e 	bl	80056ec <fiprintf>
 80056d0:	f000 fa62 	bl	8005b98 <abort>
 80056d4:	4b04      	ldr	r3, [pc, #16]	; (80056e8 <__assert_func+0x38>)
 80056d6:	461c      	mov	r4, r3
 80056d8:	e7f3      	b.n	80056c2 <__assert_func+0x12>
 80056da:	bf00      	nop
 80056dc:	2000000c 	.word	0x2000000c
 80056e0:	08006a4c 	.word	0x08006a4c
 80056e4:	08006a59 	.word	0x08006a59
 80056e8:	08006a87 	.word	0x08006a87

080056ec <fiprintf>:
 80056ec:	b40e      	push	{r1, r2, r3}
 80056ee:	b503      	push	{r0, r1, lr}
 80056f0:	4601      	mov	r1, r0
 80056f2:	ab03      	add	r3, sp, #12
 80056f4:	4805      	ldr	r0, [pc, #20]	; (800570c <fiprintf+0x20>)
 80056f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80056fa:	6800      	ldr	r0, [r0, #0]
 80056fc:	9301      	str	r3, [sp, #4]
 80056fe:	f000 f84d 	bl	800579c <_vfiprintf_r>
 8005702:	b002      	add	sp, #8
 8005704:	f85d eb04 	ldr.w	lr, [sp], #4
 8005708:	b003      	add	sp, #12
 800570a:	4770      	bx	lr
 800570c:	2000000c 	.word	0x2000000c

08005710 <__ascii_mbtowc>:
 8005710:	b082      	sub	sp, #8
 8005712:	b901      	cbnz	r1, 8005716 <__ascii_mbtowc+0x6>
 8005714:	a901      	add	r1, sp, #4
 8005716:	b142      	cbz	r2, 800572a <__ascii_mbtowc+0x1a>
 8005718:	b14b      	cbz	r3, 800572e <__ascii_mbtowc+0x1e>
 800571a:	7813      	ldrb	r3, [r2, #0]
 800571c:	600b      	str	r3, [r1, #0]
 800571e:	7812      	ldrb	r2, [r2, #0]
 8005720:	1e10      	subs	r0, r2, #0
 8005722:	bf18      	it	ne
 8005724:	2001      	movne	r0, #1
 8005726:	b002      	add	sp, #8
 8005728:	4770      	bx	lr
 800572a:	4610      	mov	r0, r2
 800572c:	e7fb      	b.n	8005726 <__ascii_mbtowc+0x16>
 800572e:	f06f 0001 	mvn.w	r0, #1
 8005732:	e7f8      	b.n	8005726 <__ascii_mbtowc+0x16>

08005734 <__malloc_lock>:
 8005734:	4801      	ldr	r0, [pc, #4]	; (800573c <__malloc_lock+0x8>)
 8005736:	f000 bbeb 	b.w	8005f10 <__retarget_lock_acquire_recursive>
 800573a:	bf00      	nop
 800573c:	2000033c 	.word	0x2000033c

08005740 <__malloc_unlock>:
 8005740:	4801      	ldr	r0, [pc, #4]	; (8005748 <__malloc_unlock+0x8>)
 8005742:	f000 bbe6 	b.w	8005f12 <__retarget_lock_release_recursive>
 8005746:	bf00      	nop
 8005748:	2000033c 	.word	0x2000033c

0800574c <__sfputc_r>:
 800574c:	6893      	ldr	r3, [r2, #8]
 800574e:	b410      	push	{r4}
 8005750:	3b01      	subs	r3, #1
 8005752:	2b00      	cmp	r3, #0
 8005754:	6093      	str	r3, [r2, #8]
 8005756:	da07      	bge.n	8005768 <__sfputc_r+0x1c>
 8005758:	6994      	ldr	r4, [r2, #24]
 800575a:	42a3      	cmp	r3, r4
 800575c:	db01      	blt.n	8005762 <__sfputc_r+0x16>
 800575e:	290a      	cmp	r1, #10
 8005760:	d102      	bne.n	8005768 <__sfputc_r+0x1c>
 8005762:	bc10      	pop	{r4}
 8005764:	f000 b94a 	b.w	80059fc <__swbuf_r>
 8005768:	6813      	ldr	r3, [r2, #0]
 800576a:	1c58      	adds	r0, r3, #1
 800576c:	6010      	str	r0, [r2, #0]
 800576e:	7019      	strb	r1, [r3, #0]
 8005770:	4608      	mov	r0, r1
 8005772:	bc10      	pop	{r4}
 8005774:	4770      	bx	lr

08005776 <__sfputs_r>:
 8005776:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005778:	4606      	mov	r6, r0
 800577a:	460f      	mov	r7, r1
 800577c:	4614      	mov	r4, r2
 800577e:	18d5      	adds	r5, r2, r3
 8005780:	42ac      	cmp	r4, r5
 8005782:	d101      	bne.n	8005788 <__sfputs_r+0x12>
 8005784:	2000      	movs	r0, #0
 8005786:	e007      	b.n	8005798 <__sfputs_r+0x22>
 8005788:	463a      	mov	r2, r7
 800578a:	4630      	mov	r0, r6
 800578c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005790:	f7ff ffdc 	bl	800574c <__sfputc_r>
 8005794:	1c43      	adds	r3, r0, #1
 8005796:	d1f3      	bne.n	8005780 <__sfputs_r+0xa>
 8005798:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800579c <_vfiprintf_r>:
 800579c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057a0:	460d      	mov	r5, r1
 80057a2:	4614      	mov	r4, r2
 80057a4:	4698      	mov	r8, r3
 80057a6:	4606      	mov	r6, r0
 80057a8:	b09d      	sub	sp, #116	; 0x74
 80057aa:	b118      	cbz	r0, 80057b4 <_vfiprintf_r+0x18>
 80057ac:	6983      	ldr	r3, [r0, #24]
 80057ae:	b90b      	cbnz	r3, 80057b4 <_vfiprintf_r+0x18>
 80057b0:	f000 fb10 	bl	8005dd4 <__sinit>
 80057b4:	4b89      	ldr	r3, [pc, #548]	; (80059dc <_vfiprintf_r+0x240>)
 80057b6:	429d      	cmp	r5, r3
 80057b8:	d11b      	bne.n	80057f2 <_vfiprintf_r+0x56>
 80057ba:	6875      	ldr	r5, [r6, #4]
 80057bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80057be:	07d9      	lsls	r1, r3, #31
 80057c0:	d405      	bmi.n	80057ce <_vfiprintf_r+0x32>
 80057c2:	89ab      	ldrh	r3, [r5, #12]
 80057c4:	059a      	lsls	r2, r3, #22
 80057c6:	d402      	bmi.n	80057ce <_vfiprintf_r+0x32>
 80057c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80057ca:	f000 fba1 	bl	8005f10 <__retarget_lock_acquire_recursive>
 80057ce:	89ab      	ldrh	r3, [r5, #12]
 80057d0:	071b      	lsls	r3, r3, #28
 80057d2:	d501      	bpl.n	80057d8 <_vfiprintf_r+0x3c>
 80057d4:	692b      	ldr	r3, [r5, #16]
 80057d6:	b9eb      	cbnz	r3, 8005814 <_vfiprintf_r+0x78>
 80057d8:	4629      	mov	r1, r5
 80057da:	4630      	mov	r0, r6
 80057dc:	f000 f96e 	bl	8005abc <__swsetup_r>
 80057e0:	b1c0      	cbz	r0, 8005814 <_vfiprintf_r+0x78>
 80057e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80057e4:	07dc      	lsls	r4, r3, #31
 80057e6:	d50e      	bpl.n	8005806 <_vfiprintf_r+0x6a>
 80057e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80057ec:	b01d      	add	sp, #116	; 0x74
 80057ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057f2:	4b7b      	ldr	r3, [pc, #492]	; (80059e0 <_vfiprintf_r+0x244>)
 80057f4:	429d      	cmp	r5, r3
 80057f6:	d101      	bne.n	80057fc <_vfiprintf_r+0x60>
 80057f8:	68b5      	ldr	r5, [r6, #8]
 80057fa:	e7df      	b.n	80057bc <_vfiprintf_r+0x20>
 80057fc:	4b79      	ldr	r3, [pc, #484]	; (80059e4 <_vfiprintf_r+0x248>)
 80057fe:	429d      	cmp	r5, r3
 8005800:	bf08      	it	eq
 8005802:	68f5      	ldreq	r5, [r6, #12]
 8005804:	e7da      	b.n	80057bc <_vfiprintf_r+0x20>
 8005806:	89ab      	ldrh	r3, [r5, #12]
 8005808:	0598      	lsls	r0, r3, #22
 800580a:	d4ed      	bmi.n	80057e8 <_vfiprintf_r+0x4c>
 800580c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800580e:	f000 fb80 	bl	8005f12 <__retarget_lock_release_recursive>
 8005812:	e7e9      	b.n	80057e8 <_vfiprintf_r+0x4c>
 8005814:	2300      	movs	r3, #0
 8005816:	9309      	str	r3, [sp, #36]	; 0x24
 8005818:	2320      	movs	r3, #32
 800581a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800581e:	2330      	movs	r3, #48	; 0x30
 8005820:	f04f 0901 	mov.w	r9, #1
 8005824:	f8cd 800c 	str.w	r8, [sp, #12]
 8005828:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80059e8 <_vfiprintf_r+0x24c>
 800582c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005830:	4623      	mov	r3, r4
 8005832:	469a      	mov	sl, r3
 8005834:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005838:	b10a      	cbz	r2, 800583e <_vfiprintf_r+0xa2>
 800583a:	2a25      	cmp	r2, #37	; 0x25
 800583c:	d1f9      	bne.n	8005832 <_vfiprintf_r+0x96>
 800583e:	ebba 0b04 	subs.w	fp, sl, r4
 8005842:	d00b      	beq.n	800585c <_vfiprintf_r+0xc0>
 8005844:	465b      	mov	r3, fp
 8005846:	4622      	mov	r2, r4
 8005848:	4629      	mov	r1, r5
 800584a:	4630      	mov	r0, r6
 800584c:	f7ff ff93 	bl	8005776 <__sfputs_r>
 8005850:	3001      	adds	r0, #1
 8005852:	f000 80aa 	beq.w	80059aa <_vfiprintf_r+0x20e>
 8005856:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005858:	445a      	add	r2, fp
 800585a:	9209      	str	r2, [sp, #36]	; 0x24
 800585c:	f89a 3000 	ldrb.w	r3, [sl]
 8005860:	2b00      	cmp	r3, #0
 8005862:	f000 80a2 	beq.w	80059aa <_vfiprintf_r+0x20e>
 8005866:	2300      	movs	r3, #0
 8005868:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800586c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005870:	f10a 0a01 	add.w	sl, sl, #1
 8005874:	9304      	str	r3, [sp, #16]
 8005876:	9307      	str	r3, [sp, #28]
 8005878:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800587c:	931a      	str	r3, [sp, #104]	; 0x68
 800587e:	4654      	mov	r4, sl
 8005880:	2205      	movs	r2, #5
 8005882:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005886:	4858      	ldr	r0, [pc, #352]	; (80059e8 <_vfiprintf_r+0x24c>)
 8005888:	f7ff fa74 	bl	8004d74 <memchr>
 800588c:	9a04      	ldr	r2, [sp, #16]
 800588e:	b9d8      	cbnz	r0, 80058c8 <_vfiprintf_r+0x12c>
 8005890:	06d1      	lsls	r1, r2, #27
 8005892:	bf44      	itt	mi
 8005894:	2320      	movmi	r3, #32
 8005896:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800589a:	0713      	lsls	r3, r2, #28
 800589c:	bf44      	itt	mi
 800589e:	232b      	movmi	r3, #43	; 0x2b
 80058a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80058a4:	f89a 3000 	ldrb.w	r3, [sl]
 80058a8:	2b2a      	cmp	r3, #42	; 0x2a
 80058aa:	d015      	beq.n	80058d8 <_vfiprintf_r+0x13c>
 80058ac:	4654      	mov	r4, sl
 80058ae:	2000      	movs	r0, #0
 80058b0:	f04f 0c0a 	mov.w	ip, #10
 80058b4:	9a07      	ldr	r2, [sp, #28]
 80058b6:	4621      	mov	r1, r4
 80058b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80058bc:	3b30      	subs	r3, #48	; 0x30
 80058be:	2b09      	cmp	r3, #9
 80058c0:	d94e      	bls.n	8005960 <_vfiprintf_r+0x1c4>
 80058c2:	b1b0      	cbz	r0, 80058f2 <_vfiprintf_r+0x156>
 80058c4:	9207      	str	r2, [sp, #28]
 80058c6:	e014      	b.n	80058f2 <_vfiprintf_r+0x156>
 80058c8:	eba0 0308 	sub.w	r3, r0, r8
 80058cc:	fa09 f303 	lsl.w	r3, r9, r3
 80058d0:	4313      	orrs	r3, r2
 80058d2:	46a2      	mov	sl, r4
 80058d4:	9304      	str	r3, [sp, #16]
 80058d6:	e7d2      	b.n	800587e <_vfiprintf_r+0xe2>
 80058d8:	9b03      	ldr	r3, [sp, #12]
 80058da:	1d19      	adds	r1, r3, #4
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	9103      	str	r1, [sp, #12]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	bfbb      	ittet	lt
 80058e4:	425b      	neglt	r3, r3
 80058e6:	f042 0202 	orrlt.w	r2, r2, #2
 80058ea:	9307      	strge	r3, [sp, #28]
 80058ec:	9307      	strlt	r3, [sp, #28]
 80058ee:	bfb8      	it	lt
 80058f0:	9204      	strlt	r2, [sp, #16]
 80058f2:	7823      	ldrb	r3, [r4, #0]
 80058f4:	2b2e      	cmp	r3, #46	; 0x2e
 80058f6:	d10c      	bne.n	8005912 <_vfiprintf_r+0x176>
 80058f8:	7863      	ldrb	r3, [r4, #1]
 80058fa:	2b2a      	cmp	r3, #42	; 0x2a
 80058fc:	d135      	bne.n	800596a <_vfiprintf_r+0x1ce>
 80058fe:	9b03      	ldr	r3, [sp, #12]
 8005900:	3402      	adds	r4, #2
 8005902:	1d1a      	adds	r2, r3, #4
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	9203      	str	r2, [sp, #12]
 8005908:	2b00      	cmp	r3, #0
 800590a:	bfb8      	it	lt
 800590c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005910:	9305      	str	r3, [sp, #20]
 8005912:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80059ec <_vfiprintf_r+0x250>
 8005916:	2203      	movs	r2, #3
 8005918:	4650      	mov	r0, sl
 800591a:	7821      	ldrb	r1, [r4, #0]
 800591c:	f7ff fa2a 	bl	8004d74 <memchr>
 8005920:	b140      	cbz	r0, 8005934 <_vfiprintf_r+0x198>
 8005922:	2340      	movs	r3, #64	; 0x40
 8005924:	eba0 000a 	sub.w	r0, r0, sl
 8005928:	fa03 f000 	lsl.w	r0, r3, r0
 800592c:	9b04      	ldr	r3, [sp, #16]
 800592e:	3401      	adds	r4, #1
 8005930:	4303      	orrs	r3, r0
 8005932:	9304      	str	r3, [sp, #16]
 8005934:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005938:	2206      	movs	r2, #6
 800593a:	482d      	ldr	r0, [pc, #180]	; (80059f0 <_vfiprintf_r+0x254>)
 800593c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005940:	f7ff fa18 	bl	8004d74 <memchr>
 8005944:	2800      	cmp	r0, #0
 8005946:	d03f      	beq.n	80059c8 <_vfiprintf_r+0x22c>
 8005948:	4b2a      	ldr	r3, [pc, #168]	; (80059f4 <_vfiprintf_r+0x258>)
 800594a:	bb1b      	cbnz	r3, 8005994 <_vfiprintf_r+0x1f8>
 800594c:	9b03      	ldr	r3, [sp, #12]
 800594e:	3307      	adds	r3, #7
 8005950:	f023 0307 	bic.w	r3, r3, #7
 8005954:	3308      	adds	r3, #8
 8005956:	9303      	str	r3, [sp, #12]
 8005958:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800595a:	443b      	add	r3, r7
 800595c:	9309      	str	r3, [sp, #36]	; 0x24
 800595e:	e767      	b.n	8005830 <_vfiprintf_r+0x94>
 8005960:	460c      	mov	r4, r1
 8005962:	2001      	movs	r0, #1
 8005964:	fb0c 3202 	mla	r2, ip, r2, r3
 8005968:	e7a5      	b.n	80058b6 <_vfiprintf_r+0x11a>
 800596a:	2300      	movs	r3, #0
 800596c:	f04f 0c0a 	mov.w	ip, #10
 8005970:	4619      	mov	r1, r3
 8005972:	3401      	adds	r4, #1
 8005974:	9305      	str	r3, [sp, #20]
 8005976:	4620      	mov	r0, r4
 8005978:	f810 2b01 	ldrb.w	r2, [r0], #1
 800597c:	3a30      	subs	r2, #48	; 0x30
 800597e:	2a09      	cmp	r2, #9
 8005980:	d903      	bls.n	800598a <_vfiprintf_r+0x1ee>
 8005982:	2b00      	cmp	r3, #0
 8005984:	d0c5      	beq.n	8005912 <_vfiprintf_r+0x176>
 8005986:	9105      	str	r1, [sp, #20]
 8005988:	e7c3      	b.n	8005912 <_vfiprintf_r+0x176>
 800598a:	4604      	mov	r4, r0
 800598c:	2301      	movs	r3, #1
 800598e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005992:	e7f0      	b.n	8005976 <_vfiprintf_r+0x1da>
 8005994:	ab03      	add	r3, sp, #12
 8005996:	9300      	str	r3, [sp, #0]
 8005998:	462a      	mov	r2, r5
 800599a:	4630      	mov	r0, r6
 800599c:	4b16      	ldr	r3, [pc, #88]	; (80059f8 <_vfiprintf_r+0x25c>)
 800599e:	a904      	add	r1, sp, #16
 80059a0:	f7fd ffa0 	bl	80038e4 <_printf_float>
 80059a4:	4607      	mov	r7, r0
 80059a6:	1c78      	adds	r0, r7, #1
 80059a8:	d1d6      	bne.n	8005958 <_vfiprintf_r+0x1bc>
 80059aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80059ac:	07d9      	lsls	r1, r3, #31
 80059ae:	d405      	bmi.n	80059bc <_vfiprintf_r+0x220>
 80059b0:	89ab      	ldrh	r3, [r5, #12]
 80059b2:	059a      	lsls	r2, r3, #22
 80059b4:	d402      	bmi.n	80059bc <_vfiprintf_r+0x220>
 80059b6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80059b8:	f000 faab 	bl	8005f12 <__retarget_lock_release_recursive>
 80059bc:	89ab      	ldrh	r3, [r5, #12]
 80059be:	065b      	lsls	r3, r3, #25
 80059c0:	f53f af12 	bmi.w	80057e8 <_vfiprintf_r+0x4c>
 80059c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80059c6:	e711      	b.n	80057ec <_vfiprintf_r+0x50>
 80059c8:	ab03      	add	r3, sp, #12
 80059ca:	9300      	str	r3, [sp, #0]
 80059cc:	462a      	mov	r2, r5
 80059ce:	4630      	mov	r0, r6
 80059d0:	4b09      	ldr	r3, [pc, #36]	; (80059f8 <_vfiprintf_r+0x25c>)
 80059d2:	a904      	add	r1, sp, #16
 80059d4:	f7fe fa22 	bl	8003e1c <_printf_i>
 80059d8:	e7e4      	b.n	80059a4 <_vfiprintf_r+0x208>
 80059da:	bf00      	nop
 80059dc:	08006bc4 	.word	0x08006bc4
 80059e0:	08006be4 	.word	0x08006be4
 80059e4:	08006ba4 	.word	0x08006ba4
 80059e8:	08006a92 	.word	0x08006a92
 80059ec:	08006a98 	.word	0x08006a98
 80059f0:	08006a9c 	.word	0x08006a9c
 80059f4:	080038e5 	.word	0x080038e5
 80059f8:	08005777 	.word	0x08005777

080059fc <__swbuf_r>:
 80059fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059fe:	460e      	mov	r6, r1
 8005a00:	4614      	mov	r4, r2
 8005a02:	4605      	mov	r5, r0
 8005a04:	b118      	cbz	r0, 8005a0e <__swbuf_r+0x12>
 8005a06:	6983      	ldr	r3, [r0, #24]
 8005a08:	b90b      	cbnz	r3, 8005a0e <__swbuf_r+0x12>
 8005a0a:	f000 f9e3 	bl	8005dd4 <__sinit>
 8005a0e:	4b21      	ldr	r3, [pc, #132]	; (8005a94 <__swbuf_r+0x98>)
 8005a10:	429c      	cmp	r4, r3
 8005a12:	d12b      	bne.n	8005a6c <__swbuf_r+0x70>
 8005a14:	686c      	ldr	r4, [r5, #4]
 8005a16:	69a3      	ldr	r3, [r4, #24]
 8005a18:	60a3      	str	r3, [r4, #8]
 8005a1a:	89a3      	ldrh	r3, [r4, #12]
 8005a1c:	071a      	lsls	r2, r3, #28
 8005a1e:	d52f      	bpl.n	8005a80 <__swbuf_r+0x84>
 8005a20:	6923      	ldr	r3, [r4, #16]
 8005a22:	b36b      	cbz	r3, 8005a80 <__swbuf_r+0x84>
 8005a24:	6923      	ldr	r3, [r4, #16]
 8005a26:	6820      	ldr	r0, [r4, #0]
 8005a28:	b2f6      	uxtb	r6, r6
 8005a2a:	1ac0      	subs	r0, r0, r3
 8005a2c:	6963      	ldr	r3, [r4, #20]
 8005a2e:	4637      	mov	r7, r6
 8005a30:	4283      	cmp	r3, r0
 8005a32:	dc04      	bgt.n	8005a3e <__swbuf_r+0x42>
 8005a34:	4621      	mov	r1, r4
 8005a36:	4628      	mov	r0, r5
 8005a38:	f000 f938 	bl	8005cac <_fflush_r>
 8005a3c:	bb30      	cbnz	r0, 8005a8c <__swbuf_r+0x90>
 8005a3e:	68a3      	ldr	r3, [r4, #8]
 8005a40:	3001      	adds	r0, #1
 8005a42:	3b01      	subs	r3, #1
 8005a44:	60a3      	str	r3, [r4, #8]
 8005a46:	6823      	ldr	r3, [r4, #0]
 8005a48:	1c5a      	adds	r2, r3, #1
 8005a4a:	6022      	str	r2, [r4, #0]
 8005a4c:	701e      	strb	r6, [r3, #0]
 8005a4e:	6963      	ldr	r3, [r4, #20]
 8005a50:	4283      	cmp	r3, r0
 8005a52:	d004      	beq.n	8005a5e <__swbuf_r+0x62>
 8005a54:	89a3      	ldrh	r3, [r4, #12]
 8005a56:	07db      	lsls	r3, r3, #31
 8005a58:	d506      	bpl.n	8005a68 <__swbuf_r+0x6c>
 8005a5a:	2e0a      	cmp	r6, #10
 8005a5c:	d104      	bne.n	8005a68 <__swbuf_r+0x6c>
 8005a5e:	4621      	mov	r1, r4
 8005a60:	4628      	mov	r0, r5
 8005a62:	f000 f923 	bl	8005cac <_fflush_r>
 8005a66:	b988      	cbnz	r0, 8005a8c <__swbuf_r+0x90>
 8005a68:	4638      	mov	r0, r7
 8005a6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a6c:	4b0a      	ldr	r3, [pc, #40]	; (8005a98 <__swbuf_r+0x9c>)
 8005a6e:	429c      	cmp	r4, r3
 8005a70:	d101      	bne.n	8005a76 <__swbuf_r+0x7a>
 8005a72:	68ac      	ldr	r4, [r5, #8]
 8005a74:	e7cf      	b.n	8005a16 <__swbuf_r+0x1a>
 8005a76:	4b09      	ldr	r3, [pc, #36]	; (8005a9c <__swbuf_r+0xa0>)
 8005a78:	429c      	cmp	r4, r3
 8005a7a:	bf08      	it	eq
 8005a7c:	68ec      	ldreq	r4, [r5, #12]
 8005a7e:	e7ca      	b.n	8005a16 <__swbuf_r+0x1a>
 8005a80:	4621      	mov	r1, r4
 8005a82:	4628      	mov	r0, r5
 8005a84:	f000 f81a 	bl	8005abc <__swsetup_r>
 8005a88:	2800      	cmp	r0, #0
 8005a8a:	d0cb      	beq.n	8005a24 <__swbuf_r+0x28>
 8005a8c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005a90:	e7ea      	b.n	8005a68 <__swbuf_r+0x6c>
 8005a92:	bf00      	nop
 8005a94:	08006bc4 	.word	0x08006bc4
 8005a98:	08006be4 	.word	0x08006be4
 8005a9c:	08006ba4 	.word	0x08006ba4

08005aa0 <__ascii_wctomb>:
 8005aa0:	4603      	mov	r3, r0
 8005aa2:	4608      	mov	r0, r1
 8005aa4:	b141      	cbz	r1, 8005ab8 <__ascii_wctomb+0x18>
 8005aa6:	2aff      	cmp	r2, #255	; 0xff
 8005aa8:	d904      	bls.n	8005ab4 <__ascii_wctomb+0x14>
 8005aaa:	228a      	movs	r2, #138	; 0x8a
 8005aac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ab0:	601a      	str	r2, [r3, #0]
 8005ab2:	4770      	bx	lr
 8005ab4:	2001      	movs	r0, #1
 8005ab6:	700a      	strb	r2, [r1, #0]
 8005ab8:	4770      	bx	lr
	...

08005abc <__swsetup_r>:
 8005abc:	4b32      	ldr	r3, [pc, #200]	; (8005b88 <__swsetup_r+0xcc>)
 8005abe:	b570      	push	{r4, r5, r6, lr}
 8005ac0:	681d      	ldr	r5, [r3, #0]
 8005ac2:	4606      	mov	r6, r0
 8005ac4:	460c      	mov	r4, r1
 8005ac6:	b125      	cbz	r5, 8005ad2 <__swsetup_r+0x16>
 8005ac8:	69ab      	ldr	r3, [r5, #24]
 8005aca:	b913      	cbnz	r3, 8005ad2 <__swsetup_r+0x16>
 8005acc:	4628      	mov	r0, r5
 8005ace:	f000 f981 	bl	8005dd4 <__sinit>
 8005ad2:	4b2e      	ldr	r3, [pc, #184]	; (8005b8c <__swsetup_r+0xd0>)
 8005ad4:	429c      	cmp	r4, r3
 8005ad6:	d10f      	bne.n	8005af8 <__swsetup_r+0x3c>
 8005ad8:	686c      	ldr	r4, [r5, #4]
 8005ada:	89a3      	ldrh	r3, [r4, #12]
 8005adc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005ae0:	0719      	lsls	r1, r3, #28
 8005ae2:	d42c      	bmi.n	8005b3e <__swsetup_r+0x82>
 8005ae4:	06dd      	lsls	r5, r3, #27
 8005ae6:	d411      	bmi.n	8005b0c <__swsetup_r+0x50>
 8005ae8:	2309      	movs	r3, #9
 8005aea:	6033      	str	r3, [r6, #0]
 8005aec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005af0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005af4:	81a3      	strh	r3, [r4, #12]
 8005af6:	e03e      	b.n	8005b76 <__swsetup_r+0xba>
 8005af8:	4b25      	ldr	r3, [pc, #148]	; (8005b90 <__swsetup_r+0xd4>)
 8005afa:	429c      	cmp	r4, r3
 8005afc:	d101      	bne.n	8005b02 <__swsetup_r+0x46>
 8005afe:	68ac      	ldr	r4, [r5, #8]
 8005b00:	e7eb      	b.n	8005ada <__swsetup_r+0x1e>
 8005b02:	4b24      	ldr	r3, [pc, #144]	; (8005b94 <__swsetup_r+0xd8>)
 8005b04:	429c      	cmp	r4, r3
 8005b06:	bf08      	it	eq
 8005b08:	68ec      	ldreq	r4, [r5, #12]
 8005b0a:	e7e6      	b.n	8005ada <__swsetup_r+0x1e>
 8005b0c:	0758      	lsls	r0, r3, #29
 8005b0e:	d512      	bpl.n	8005b36 <__swsetup_r+0x7a>
 8005b10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005b12:	b141      	cbz	r1, 8005b26 <__swsetup_r+0x6a>
 8005b14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005b18:	4299      	cmp	r1, r3
 8005b1a:	d002      	beq.n	8005b22 <__swsetup_r+0x66>
 8005b1c:	4630      	mov	r0, r6
 8005b1e:	f7ff fcdb 	bl	80054d8 <_free_r>
 8005b22:	2300      	movs	r3, #0
 8005b24:	6363      	str	r3, [r4, #52]	; 0x34
 8005b26:	89a3      	ldrh	r3, [r4, #12]
 8005b28:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005b2c:	81a3      	strh	r3, [r4, #12]
 8005b2e:	2300      	movs	r3, #0
 8005b30:	6063      	str	r3, [r4, #4]
 8005b32:	6923      	ldr	r3, [r4, #16]
 8005b34:	6023      	str	r3, [r4, #0]
 8005b36:	89a3      	ldrh	r3, [r4, #12]
 8005b38:	f043 0308 	orr.w	r3, r3, #8
 8005b3c:	81a3      	strh	r3, [r4, #12]
 8005b3e:	6923      	ldr	r3, [r4, #16]
 8005b40:	b94b      	cbnz	r3, 8005b56 <__swsetup_r+0x9a>
 8005b42:	89a3      	ldrh	r3, [r4, #12]
 8005b44:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005b48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b4c:	d003      	beq.n	8005b56 <__swsetup_r+0x9a>
 8005b4e:	4621      	mov	r1, r4
 8005b50:	4630      	mov	r0, r6
 8005b52:	f000 fa05 	bl	8005f60 <__smakebuf_r>
 8005b56:	89a0      	ldrh	r0, [r4, #12]
 8005b58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005b5c:	f010 0301 	ands.w	r3, r0, #1
 8005b60:	d00a      	beq.n	8005b78 <__swsetup_r+0xbc>
 8005b62:	2300      	movs	r3, #0
 8005b64:	60a3      	str	r3, [r4, #8]
 8005b66:	6963      	ldr	r3, [r4, #20]
 8005b68:	425b      	negs	r3, r3
 8005b6a:	61a3      	str	r3, [r4, #24]
 8005b6c:	6923      	ldr	r3, [r4, #16]
 8005b6e:	b943      	cbnz	r3, 8005b82 <__swsetup_r+0xc6>
 8005b70:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005b74:	d1ba      	bne.n	8005aec <__swsetup_r+0x30>
 8005b76:	bd70      	pop	{r4, r5, r6, pc}
 8005b78:	0781      	lsls	r1, r0, #30
 8005b7a:	bf58      	it	pl
 8005b7c:	6963      	ldrpl	r3, [r4, #20]
 8005b7e:	60a3      	str	r3, [r4, #8]
 8005b80:	e7f4      	b.n	8005b6c <__swsetup_r+0xb0>
 8005b82:	2000      	movs	r0, #0
 8005b84:	e7f7      	b.n	8005b76 <__swsetup_r+0xba>
 8005b86:	bf00      	nop
 8005b88:	2000000c 	.word	0x2000000c
 8005b8c:	08006bc4 	.word	0x08006bc4
 8005b90:	08006be4 	.word	0x08006be4
 8005b94:	08006ba4 	.word	0x08006ba4

08005b98 <abort>:
 8005b98:	2006      	movs	r0, #6
 8005b9a:	b508      	push	{r3, lr}
 8005b9c:	f000 fa48 	bl	8006030 <raise>
 8005ba0:	2001      	movs	r0, #1
 8005ba2:	f7fb ff52 	bl	8001a4a <_exit>
	...

08005ba8 <__sflush_r>:
 8005ba8:	898a      	ldrh	r2, [r1, #12]
 8005baa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bac:	4605      	mov	r5, r0
 8005bae:	0710      	lsls	r0, r2, #28
 8005bb0:	460c      	mov	r4, r1
 8005bb2:	d457      	bmi.n	8005c64 <__sflush_r+0xbc>
 8005bb4:	684b      	ldr	r3, [r1, #4]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	dc04      	bgt.n	8005bc4 <__sflush_r+0x1c>
 8005bba:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	dc01      	bgt.n	8005bc4 <__sflush_r+0x1c>
 8005bc0:	2000      	movs	r0, #0
 8005bc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005bc4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005bc6:	2e00      	cmp	r6, #0
 8005bc8:	d0fa      	beq.n	8005bc0 <__sflush_r+0x18>
 8005bca:	2300      	movs	r3, #0
 8005bcc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005bd0:	682f      	ldr	r7, [r5, #0]
 8005bd2:	602b      	str	r3, [r5, #0]
 8005bd4:	d032      	beq.n	8005c3c <__sflush_r+0x94>
 8005bd6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005bd8:	89a3      	ldrh	r3, [r4, #12]
 8005bda:	075a      	lsls	r2, r3, #29
 8005bdc:	d505      	bpl.n	8005bea <__sflush_r+0x42>
 8005bde:	6863      	ldr	r3, [r4, #4]
 8005be0:	1ac0      	subs	r0, r0, r3
 8005be2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005be4:	b10b      	cbz	r3, 8005bea <__sflush_r+0x42>
 8005be6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005be8:	1ac0      	subs	r0, r0, r3
 8005bea:	2300      	movs	r3, #0
 8005bec:	4602      	mov	r2, r0
 8005bee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005bf0:	4628      	mov	r0, r5
 8005bf2:	6a21      	ldr	r1, [r4, #32]
 8005bf4:	47b0      	blx	r6
 8005bf6:	1c43      	adds	r3, r0, #1
 8005bf8:	89a3      	ldrh	r3, [r4, #12]
 8005bfa:	d106      	bne.n	8005c0a <__sflush_r+0x62>
 8005bfc:	6829      	ldr	r1, [r5, #0]
 8005bfe:	291d      	cmp	r1, #29
 8005c00:	d82c      	bhi.n	8005c5c <__sflush_r+0xb4>
 8005c02:	4a29      	ldr	r2, [pc, #164]	; (8005ca8 <__sflush_r+0x100>)
 8005c04:	40ca      	lsrs	r2, r1
 8005c06:	07d6      	lsls	r6, r2, #31
 8005c08:	d528      	bpl.n	8005c5c <__sflush_r+0xb4>
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	6062      	str	r2, [r4, #4]
 8005c0e:	6922      	ldr	r2, [r4, #16]
 8005c10:	04d9      	lsls	r1, r3, #19
 8005c12:	6022      	str	r2, [r4, #0]
 8005c14:	d504      	bpl.n	8005c20 <__sflush_r+0x78>
 8005c16:	1c42      	adds	r2, r0, #1
 8005c18:	d101      	bne.n	8005c1e <__sflush_r+0x76>
 8005c1a:	682b      	ldr	r3, [r5, #0]
 8005c1c:	b903      	cbnz	r3, 8005c20 <__sflush_r+0x78>
 8005c1e:	6560      	str	r0, [r4, #84]	; 0x54
 8005c20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005c22:	602f      	str	r7, [r5, #0]
 8005c24:	2900      	cmp	r1, #0
 8005c26:	d0cb      	beq.n	8005bc0 <__sflush_r+0x18>
 8005c28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005c2c:	4299      	cmp	r1, r3
 8005c2e:	d002      	beq.n	8005c36 <__sflush_r+0x8e>
 8005c30:	4628      	mov	r0, r5
 8005c32:	f7ff fc51 	bl	80054d8 <_free_r>
 8005c36:	2000      	movs	r0, #0
 8005c38:	6360      	str	r0, [r4, #52]	; 0x34
 8005c3a:	e7c2      	b.n	8005bc2 <__sflush_r+0x1a>
 8005c3c:	6a21      	ldr	r1, [r4, #32]
 8005c3e:	2301      	movs	r3, #1
 8005c40:	4628      	mov	r0, r5
 8005c42:	47b0      	blx	r6
 8005c44:	1c41      	adds	r1, r0, #1
 8005c46:	d1c7      	bne.n	8005bd8 <__sflush_r+0x30>
 8005c48:	682b      	ldr	r3, [r5, #0]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d0c4      	beq.n	8005bd8 <__sflush_r+0x30>
 8005c4e:	2b1d      	cmp	r3, #29
 8005c50:	d001      	beq.n	8005c56 <__sflush_r+0xae>
 8005c52:	2b16      	cmp	r3, #22
 8005c54:	d101      	bne.n	8005c5a <__sflush_r+0xb2>
 8005c56:	602f      	str	r7, [r5, #0]
 8005c58:	e7b2      	b.n	8005bc0 <__sflush_r+0x18>
 8005c5a:	89a3      	ldrh	r3, [r4, #12]
 8005c5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c60:	81a3      	strh	r3, [r4, #12]
 8005c62:	e7ae      	b.n	8005bc2 <__sflush_r+0x1a>
 8005c64:	690f      	ldr	r7, [r1, #16]
 8005c66:	2f00      	cmp	r7, #0
 8005c68:	d0aa      	beq.n	8005bc0 <__sflush_r+0x18>
 8005c6a:	0793      	lsls	r3, r2, #30
 8005c6c:	bf18      	it	ne
 8005c6e:	2300      	movne	r3, #0
 8005c70:	680e      	ldr	r6, [r1, #0]
 8005c72:	bf08      	it	eq
 8005c74:	694b      	ldreq	r3, [r1, #20]
 8005c76:	1bf6      	subs	r6, r6, r7
 8005c78:	600f      	str	r7, [r1, #0]
 8005c7a:	608b      	str	r3, [r1, #8]
 8005c7c:	2e00      	cmp	r6, #0
 8005c7e:	dd9f      	ble.n	8005bc0 <__sflush_r+0x18>
 8005c80:	4633      	mov	r3, r6
 8005c82:	463a      	mov	r2, r7
 8005c84:	4628      	mov	r0, r5
 8005c86:	6a21      	ldr	r1, [r4, #32]
 8005c88:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8005c8c:	47e0      	blx	ip
 8005c8e:	2800      	cmp	r0, #0
 8005c90:	dc06      	bgt.n	8005ca0 <__sflush_r+0xf8>
 8005c92:	89a3      	ldrh	r3, [r4, #12]
 8005c94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c9c:	81a3      	strh	r3, [r4, #12]
 8005c9e:	e790      	b.n	8005bc2 <__sflush_r+0x1a>
 8005ca0:	4407      	add	r7, r0
 8005ca2:	1a36      	subs	r6, r6, r0
 8005ca4:	e7ea      	b.n	8005c7c <__sflush_r+0xd4>
 8005ca6:	bf00      	nop
 8005ca8:	20400001 	.word	0x20400001

08005cac <_fflush_r>:
 8005cac:	b538      	push	{r3, r4, r5, lr}
 8005cae:	690b      	ldr	r3, [r1, #16]
 8005cb0:	4605      	mov	r5, r0
 8005cb2:	460c      	mov	r4, r1
 8005cb4:	b913      	cbnz	r3, 8005cbc <_fflush_r+0x10>
 8005cb6:	2500      	movs	r5, #0
 8005cb8:	4628      	mov	r0, r5
 8005cba:	bd38      	pop	{r3, r4, r5, pc}
 8005cbc:	b118      	cbz	r0, 8005cc6 <_fflush_r+0x1a>
 8005cbe:	6983      	ldr	r3, [r0, #24]
 8005cc0:	b90b      	cbnz	r3, 8005cc6 <_fflush_r+0x1a>
 8005cc2:	f000 f887 	bl	8005dd4 <__sinit>
 8005cc6:	4b14      	ldr	r3, [pc, #80]	; (8005d18 <_fflush_r+0x6c>)
 8005cc8:	429c      	cmp	r4, r3
 8005cca:	d11b      	bne.n	8005d04 <_fflush_r+0x58>
 8005ccc:	686c      	ldr	r4, [r5, #4]
 8005cce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d0ef      	beq.n	8005cb6 <_fflush_r+0xa>
 8005cd6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005cd8:	07d0      	lsls	r0, r2, #31
 8005cda:	d404      	bmi.n	8005ce6 <_fflush_r+0x3a>
 8005cdc:	0599      	lsls	r1, r3, #22
 8005cde:	d402      	bmi.n	8005ce6 <_fflush_r+0x3a>
 8005ce0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005ce2:	f000 f915 	bl	8005f10 <__retarget_lock_acquire_recursive>
 8005ce6:	4628      	mov	r0, r5
 8005ce8:	4621      	mov	r1, r4
 8005cea:	f7ff ff5d 	bl	8005ba8 <__sflush_r>
 8005cee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005cf0:	4605      	mov	r5, r0
 8005cf2:	07da      	lsls	r2, r3, #31
 8005cf4:	d4e0      	bmi.n	8005cb8 <_fflush_r+0xc>
 8005cf6:	89a3      	ldrh	r3, [r4, #12]
 8005cf8:	059b      	lsls	r3, r3, #22
 8005cfa:	d4dd      	bmi.n	8005cb8 <_fflush_r+0xc>
 8005cfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005cfe:	f000 f908 	bl	8005f12 <__retarget_lock_release_recursive>
 8005d02:	e7d9      	b.n	8005cb8 <_fflush_r+0xc>
 8005d04:	4b05      	ldr	r3, [pc, #20]	; (8005d1c <_fflush_r+0x70>)
 8005d06:	429c      	cmp	r4, r3
 8005d08:	d101      	bne.n	8005d0e <_fflush_r+0x62>
 8005d0a:	68ac      	ldr	r4, [r5, #8]
 8005d0c:	e7df      	b.n	8005cce <_fflush_r+0x22>
 8005d0e:	4b04      	ldr	r3, [pc, #16]	; (8005d20 <_fflush_r+0x74>)
 8005d10:	429c      	cmp	r4, r3
 8005d12:	bf08      	it	eq
 8005d14:	68ec      	ldreq	r4, [r5, #12]
 8005d16:	e7da      	b.n	8005cce <_fflush_r+0x22>
 8005d18:	08006bc4 	.word	0x08006bc4
 8005d1c:	08006be4 	.word	0x08006be4
 8005d20:	08006ba4 	.word	0x08006ba4

08005d24 <std>:
 8005d24:	2300      	movs	r3, #0
 8005d26:	b510      	push	{r4, lr}
 8005d28:	4604      	mov	r4, r0
 8005d2a:	e9c0 3300 	strd	r3, r3, [r0]
 8005d2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005d32:	6083      	str	r3, [r0, #8]
 8005d34:	8181      	strh	r1, [r0, #12]
 8005d36:	6643      	str	r3, [r0, #100]	; 0x64
 8005d38:	81c2      	strh	r2, [r0, #14]
 8005d3a:	6183      	str	r3, [r0, #24]
 8005d3c:	4619      	mov	r1, r3
 8005d3e:	2208      	movs	r2, #8
 8005d40:	305c      	adds	r0, #92	; 0x5c
 8005d42:	f7fd fd29 	bl	8003798 <memset>
 8005d46:	4b05      	ldr	r3, [pc, #20]	; (8005d5c <std+0x38>)
 8005d48:	6224      	str	r4, [r4, #32]
 8005d4a:	6263      	str	r3, [r4, #36]	; 0x24
 8005d4c:	4b04      	ldr	r3, [pc, #16]	; (8005d60 <std+0x3c>)
 8005d4e:	62a3      	str	r3, [r4, #40]	; 0x28
 8005d50:	4b04      	ldr	r3, [pc, #16]	; (8005d64 <std+0x40>)
 8005d52:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005d54:	4b04      	ldr	r3, [pc, #16]	; (8005d68 <std+0x44>)
 8005d56:	6323      	str	r3, [r4, #48]	; 0x30
 8005d58:	bd10      	pop	{r4, pc}
 8005d5a:	bf00      	nop
 8005d5c:	08006069 	.word	0x08006069
 8005d60:	0800608b 	.word	0x0800608b
 8005d64:	080060c3 	.word	0x080060c3
 8005d68:	080060e7 	.word	0x080060e7

08005d6c <_cleanup_r>:
 8005d6c:	4901      	ldr	r1, [pc, #4]	; (8005d74 <_cleanup_r+0x8>)
 8005d6e:	f000 b8af 	b.w	8005ed0 <_fwalk_reent>
 8005d72:	bf00      	nop
 8005d74:	08005cad 	.word	0x08005cad

08005d78 <__sfmoreglue>:
 8005d78:	2268      	movs	r2, #104	; 0x68
 8005d7a:	b570      	push	{r4, r5, r6, lr}
 8005d7c:	1e4d      	subs	r5, r1, #1
 8005d7e:	4355      	muls	r5, r2
 8005d80:	460e      	mov	r6, r1
 8005d82:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005d86:	f7ff fc0f 	bl	80055a8 <_malloc_r>
 8005d8a:	4604      	mov	r4, r0
 8005d8c:	b140      	cbz	r0, 8005da0 <__sfmoreglue+0x28>
 8005d8e:	2100      	movs	r1, #0
 8005d90:	e9c0 1600 	strd	r1, r6, [r0]
 8005d94:	300c      	adds	r0, #12
 8005d96:	60a0      	str	r0, [r4, #8]
 8005d98:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005d9c:	f7fd fcfc 	bl	8003798 <memset>
 8005da0:	4620      	mov	r0, r4
 8005da2:	bd70      	pop	{r4, r5, r6, pc}

08005da4 <__sfp_lock_acquire>:
 8005da4:	4801      	ldr	r0, [pc, #4]	; (8005dac <__sfp_lock_acquire+0x8>)
 8005da6:	f000 b8b3 	b.w	8005f10 <__retarget_lock_acquire_recursive>
 8005daa:	bf00      	nop
 8005dac:	2000033d 	.word	0x2000033d

08005db0 <__sfp_lock_release>:
 8005db0:	4801      	ldr	r0, [pc, #4]	; (8005db8 <__sfp_lock_release+0x8>)
 8005db2:	f000 b8ae 	b.w	8005f12 <__retarget_lock_release_recursive>
 8005db6:	bf00      	nop
 8005db8:	2000033d 	.word	0x2000033d

08005dbc <__sinit_lock_acquire>:
 8005dbc:	4801      	ldr	r0, [pc, #4]	; (8005dc4 <__sinit_lock_acquire+0x8>)
 8005dbe:	f000 b8a7 	b.w	8005f10 <__retarget_lock_acquire_recursive>
 8005dc2:	bf00      	nop
 8005dc4:	2000033e 	.word	0x2000033e

08005dc8 <__sinit_lock_release>:
 8005dc8:	4801      	ldr	r0, [pc, #4]	; (8005dd0 <__sinit_lock_release+0x8>)
 8005dca:	f000 b8a2 	b.w	8005f12 <__retarget_lock_release_recursive>
 8005dce:	bf00      	nop
 8005dd0:	2000033e 	.word	0x2000033e

08005dd4 <__sinit>:
 8005dd4:	b510      	push	{r4, lr}
 8005dd6:	4604      	mov	r4, r0
 8005dd8:	f7ff fff0 	bl	8005dbc <__sinit_lock_acquire>
 8005ddc:	69a3      	ldr	r3, [r4, #24]
 8005dde:	b11b      	cbz	r3, 8005de8 <__sinit+0x14>
 8005de0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005de4:	f7ff bff0 	b.w	8005dc8 <__sinit_lock_release>
 8005de8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005dec:	6523      	str	r3, [r4, #80]	; 0x50
 8005dee:	4b13      	ldr	r3, [pc, #76]	; (8005e3c <__sinit+0x68>)
 8005df0:	4a13      	ldr	r2, [pc, #76]	; (8005e40 <__sinit+0x6c>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	62a2      	str	r2, [r4, #40]	; 0x28
 8005df6:	42a3      	cmp	r3, r4
 8005df8:	bf08      	it	eq
 8005dfa:	2301      	moveq	r3, #1
 8005dfc:	4620      	mov	r0, r4
 8005dfe:	bf08      	it	eq
 8005e00:	61a3      	streq	r3, [r4, #24]
 8005e02:	f000 f81f 	bl	8005e44 <__sfp>
 8005e06:	6060      	str	r0, [r4, #4]
 8005e08:	4620      	mov	r0, r4
 8005e0a:	f000 f81b 	bl	8005e44 <__sfp>
 8005e0e:	60a0      	str	r0, [r4, #8]
 8005e10:	4620      	mov	r0, r4
 8005e12:	f000 f817 	bl	8005e44 <__sfp>
 8005e16:	2200      	movs	r2, #0
 8005e18:	2104      	movs	r1, #4
 8005e1a:	60e0      	str	r0, [r4, #12]
 8005e1c:	6860      	ldr	r0, [r4, #4]
 8005e1e:	f7ff ff81 	bl	8005d24 <std>
 8005e22:	2201      	movs	r2, #1
 8005e24:	2109      	movs	r1, #9
 8005e26:	68a0      	ldr	r0, [r4, #8]
 8005e28:	f7ff ff7c 	bl	8005d24 <std>
 8005e2c:	2202      	movs	r2, #2
 8005e2e:	2112      	movs	r1, #18
 8005e30:	68e0      	ldr	r0, [r4, #12]
 8005e32:	f7ff ff77 	bl	8005d24 <std>
 8005e36:	2301      	movs	r3, #1
 8005e38:	61a3      	str	r3, [r4, #24]
 8005e3a:	e7d1      	b.n	8005de0 <__sinit+0xc>
 8005e3c:	08006828 	.word	0x08006828
 8005e40:	08005d6d 	.word	0x08005d6d

08005e44 <__sfp>:
 8005e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e46:	4607      	mov	r7, r0
 8005e48:	f7ff ffac 	bl	8005da4 <__sfp_lock_acquire>
 8005e4c:	4b1e      	ldr	r3, [pc, #120]	; (8005ec8 <__sfp+0x84>)
 8005e4e:	681e      	ldr	r6, [r3, #0]
 8005e50:	69b3      	ldr	r3, [r6, #24]
 8005e52:	b913      	cbnz	r3, 8005e5a <__sfp+0x16>
 8005e54:	4630      	mov	r0, r6
 8005e56:	f7ff ffbd 	bl	8005dd4 <__sinit>
 8005e5a:	3648      	adds	r6, #72	; 0x48
 8005e5c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005e60:	3b01      	subs	r3, #1
 8005e62:	d503      	bpl.n	8005e6c <__sfp+0x28>
 8005e64:	6833      	ldr	r3, [r6, #0]
 8005e66:	b30b      	cbz	r3, 8005eac <__sfp+0x68>
 8005e68:	6836      	ldr	r6, [r6, #0]
 8005e6a:	e7f7      	b.n	8005e5c <__sfp+0x18>
 8005e6c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005e70:	b9d5      	cbnz	r5, 8005ea8 <__sfp+0x64>
 8005e72:	4b16      	ldr	r3, [pc, #88]	; (8005ecc <__sfp+0x88>)
 8005e74:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005e78:	60e3      	str	r3, [r4, #12]
 8005e7a:	6665      	str	r5, [r4, #100]	; 0x64
 8005e7c:	f000 f847 	bl	8005f0e <__retarget_lock_init_recursive>
 8005e80:	f7ff ff96 	bl	8005db0 <__sfp_lock_release>
 8005e84:	2208      	movs	r2, #8
 8005e86:	4629      	mov	r1, r5
 8005e88:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005e8c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005e90:	6025      	str	r5, [r4, #0]
 8005e92:	61a5      	str	r5, [r4, #24]
 8005e94:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005e98:	f7fd fc7e 	bl	8003798 <memset>
 8005e9c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005ea0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005ea4:	4620      	mov	r0, r4
 8005ea6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ea8:	3468      	adds	r4, #104	; 0x68
 8005eaa:	e7d9      	b.n	8005e60 <__sfp+0x1c>
 8005eac:	2104      	movs	r1, #4
 8005eae:	4638      	mov	r0, r7
 8005eb0:	f7ff ff62 	bl	8005d78 <__sfmoreglue>
 8005eb4:	4604      	mov	r4, r0
 8005eb6:	6030      	str	r0, [r6, #0]
 8005eb8:	2800      	cmp	r0, #0
 8005eba:	d1d5      	bne.n	8005e68 <__sfp+0x24>
 8005ebc:	f7ff ff78 	bl	8005db0 <__sfp_lock_release>
 8005ec0:	230c      	movs	r3, #12
 8005ec2:	603b      	str	r3, [r7, #0]
 8005ec4:	e7ee      	b.n	8005ea4 <__sfp+0x60>
 8005ec6:	bf00      	nop
 8005ec8:	08006828 	.word	0x08006828
 8005ecc:	ffff0001 	.word	0xffff0001

08005ed0 <_fwalk_reent>:
 8005ed0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ed4:	4606      	mov	r6, r0
 8005ed6:	4688      	mov	r8, r1
 8005ed8:	2700      	movs	r7, #0
 8005eda:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005ede:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005ee2:	f1b9 0901 	subs.w	r9, r9, #1
 8005ee6:	d505      	bpl.n	8005ef4 <_fwalk_reent+0x24>
 8005ee8:	6824      	ldr	r4, [r4, #0]
 8005eea:	2c00      	cmp	r4, #0
 8005eec:	d1f7      	bne.n	8005ede <_fwalk_reent+0xe>
 8005eee:	4638      	mov	r0, r7
 8005ef0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ef4:	89ab      	ldrh	r3, [r5, #12]
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	d907      	bls.n	8005f0a <_fwalk_reent+0x3a>
 8005efa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005efe:	3301      	adds	r3, #1
 8005f00:	d003      	beq.n	8005f0a <_fwalk_reent+0x3a>
 8005f02:	4629      	mov	r1, r5
 8005f04:	4630      	mov	r0, r6
 8005f06:	47c0      	blx	r8
 8005f08:	4307      	orrs	r7, r0
 8005f0a:	3568      	adds	r5, #104	; 0x68
 8005f0c:	e7e9      	b.n	8005ee2 <_fwalk_reent+0x12>

08005f0e <__retarget_lock_init_recursive>:
 8005f0e:	4770      	bx	lr

08005f10 <__retarget_lock_acquire_recursive>:
 8005f10:	4770      	bx	lr

08005f12 <__retarget_lock_release_recursive>:
 8005f12:	4770      	bx	lr

08005f14 <__swhatbuf_r>:
 8005f14:	b570      	push	{r4, r5, r6, lr}
 8005f16:	460e      	mov	r6, r1
 8005f18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f1c:	4614      	mov	r4, r2
 8005f1e:	2900      	cmp	r1, #0
 8005f20:	461d      	mov	r5, r3
 8005f22:	b096      	sub	sp, #88	; 0x58
 8005f24:	da08      	bge.n	8005f38 <__swhatbuf_r+0x24>
 8005f26:	2200      	movs	r2, #0
 8005f28:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005f2c:	602a      	str	r2, [r5, #0]
 8005f2e:	061a      	lsls	r2, r3, #24
 8005f30:	d410      	bmi.n	8005f54 <__swhatbuf_r+0x40>
 8005f32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005f36:	e00e      	b.n	8005f56 <__swhatbuf_r+0x42>
 8005f38:	466a      	mov	r2, sp
 8005f3a:	f000 f8fb 	bl	8006134 <_fstat_r>
 8005f3e:	2800      	cmp	r0, #0
 8005f40:	dbf1      	blt.n	8005f26 <__swhatbuf_r+0x12>
 8005f42:	9a01      	ldr	r2, [sp, #4]
 8005f44:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005f48:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005f4c:	425a      	negs	r2, r3
 8005f4e:	415a      	adcs	r2, r3
 8005f50:	602a      	str	r2, [r5, #0]
 8005f52:	e7ee      	b.n	8005f32 <__swhatbuf_r+0x1e>
 8005f54:	2340      	movs	r3, #64	; 0x40
 8005f56:	2000      	movs	r0, #0
 8005f58:	6023      	str	r3, [r4, #0]
 8005f5a:	b016      	add	sp, #88	; 0x58
 8005f5c:	bd70      	pop	{r4, r5, r6, pc}
	...

08005f60 <__smakebuf_r>:
 8005f60:	898b      	ldrh	r3, [r1, #12]
 8005f62:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005f64:	079d      	lsls	r5, r3, #30
 8005f66:	4606      	mov	r6, r0
 8005f68:	460c      	mov	r4, r1
 8005f6a:	d507      	bpl.n	8005f7c <__smakebuf_r+0x1c>
 8005f6c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005f70:	6023      	str	r3, [r4, #0]
 8005f72:	6123      	str	r3, [r4, #16]
 8005f74:	2301      	movs	r3, #1
 8005f76:	6163      	str	r3, [r4, #20]
 8005f78:	b002      	add	sp, #8
 8005f7a:	bd70      	pop	{r4, r5, r6, pc}
 8005f7c:	466a      	mov	r2, sp
 8005f7e:	ab01      	add	r3, sp, #4
 8005f80:	f7ff ffc8 	bl	8005f14 <__swhatbuf_r>
 8005f84:	9900      	ldr	r1, [sp, #0]
 8005f86:	4605      	mov	r5, r0
 8005f88:	4630      	mov	r0, r6
 8005f8a:	f7ff fb0d 	bl	80055a8 <_malloc_r>
 8005f8e:	b948      	cbnz	r0, 8005fa4 <__smakebuf_r+0x44>
 8005f90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f94:	059a      	lsls	r2, r3, #22
 8005f96:	d4ef      	bmi.n	8005f78 <__smakebuf_r+0x18>
 8005f98:	f023 0303 	bic.w	r3, r3, #3
 8005f9c:	f043 0302 	orr.w	r3, r3, #2
 8005fa0:	81a3      	strh	r3, [r4, #12]
 8005fa2:	e7e3      	b.n	8005f6c <__smakebuf_r+0xc>
 8005fa4:	4b0d      	ldr	r3, [pc, #52]	; (8005fdc <__smakebuf_r+0x7c>)
 8005fa6:	62b3      	str	r3, [r6, #40]	; 0x28
 8005fa8:	89a3      	ldrh	r3, [r4, #12]
 8005faa:	6020      	str	r0, [r4, #0]
 8005fac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fb0:	81a3      	strh	r3, [r4, #12]
 8005fb2:	9b00      	ldr	r3, [sp, #0]
 8005fb4:	6120      	str	r0, [r4, #16]
 8005fb6:	6163      	str	r3, [r4, #20]
 8005fb8:	9b01      	ldr	r3, [sp, #4]
 8005fba:	b15b      	cbz	r3, 8005fd4 <__smakebuf_r+0x74>
 8005fbc:	4630      	mov	r0, r6
 8005fbe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005fc2:	f000 f8c9 	bl	8006158 <_isatty_r>
 8005fc6:	b128      	cbz	r0, 8005fd4 <__smakebuf_r+0x74>
 8005fc8:	89a3      	ldrh	r3, [r4, #12]
 8005fca:	f023 0303 	bic.w	r3, r3, #3
 8005fce:	f043 0301 	orr.w	r3, r3, #1
 8005fd2:	81a3      	strh	r3, [r4, #12]
 8005fd4:	89a0      	ldrh	r0, [r4, #12]
 8005fd6:	4305      	orrs	r5, r0
 8005fd8:	81a5      	strh	r5, [r4, #12]
 8005fda:	e7cd      	b.n	8005f78 <__smakebuf_r+0x18>
 8005fdc:	08005d6d 	.word	0x08005d6d

08005fe0 <_raise_r>:
 8005fe0:	291f      	cmp	r1, #31
 8005fe2:	b538      	push	{r3, r4, r5, lr}
 8005fe4:	4604      	mov	r4, r0
 8005fe6:	460d      	mov	r5, r1
 8005fe8:	d904      	bls.n	8005ff4 <_raise_r+0x14>
 8005fea:	2316      	movs	r3, #22
 8005fec:	6003      	str	r3, [r0, #0]
 8005fee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ff2:	bd38      	pop	{r3, r4, r5, pc}
 8005ff4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005ff6:	b112      	cbz	r2, 8005ffe <_raise_r+0x1e>
 8005ff8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005ffc:	b94b      	cbnz	r3, 8006012 <_raise_r+0x32>
 8005ffe:	4620      	mov	r0, r4
 8006000:	f000 f830 	bl	8006064 <_getpid_r>
 8006004:	462a      	mov	r2, r5
 8006006:	4601      	mov	r1, r0
 8006008:	4620      	mov	r0, r4
 800600a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800600e:	f000 b817 	b.w	8006040 <_kill_r>
 8006012:	2b01      	cmp	r3, #1
 8006014:	d00a      	beq.n	800602c <_raise_r+0x4c>
 8006016:	1c59      	adds	r1, r3, #1
 8006018:	d103      	bne.n	8006022 <_raise_r+0x42>
 800601a:	2316      	movs	r3, #22
 800601c:	6003      	str	r3, [r0, #0]
 800601e:	2001      	movs	r0, #1
 8006020:	e7e7      	b.n	8005ff2 <_raise_r+0x12>
 8006022:	2400      	movs	r4, #0
 8006024:	4628      	mov	r0, r5
 8006026:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800602a:	4798      	blx	r3
 800602c:	2000      	movs	r0, #0
 800602e:	e7e0      	b.n	8005ff2 <_raise_r+0x12>

08006030 <raise>:
 8006030:	4b02      	ldr	r3, [pc, #8]	; (800603c <raise+0xc>)
 8006032:	4601      	mov	r1, r0
 8006034:	6818      	ldr	r0, [r3, #0]
 8006036:	f7ff bfd3 	b.w	8005fe0 <_raise_r>
 800603a:	bf00      	nop
 800603c:	2000000c 	.word	0x2000000c

08006040 <_kill_r>:
 8006040:	b538      	push	{r3, r4, r5, lr}
 8006042:	2300      	movs	r3, #0
 8006044:	4d06      	ldr	r5, [pc, #24]	; (8006060 <_kill_r+0x20>)
 8006046:	4604      	mov	r4, r0
 8006048:	4608      	mov	r0, r1
 800604a:	4611      	mov	r1, r2
 800604c:	602b      	str	r3, [r5, #0]
 800604e:	f7fb fcec 	bl	8001a2a <_kill>
 8006052:	1c43      	adds	r3, r0, #1
 8006054:	d102      	bne.n	800605c <_kill_r+0x1c>
 8006056:	682b      	ldr	r3, [r5, #0]
 8006058:	b103      	cbz	r3, 800605c <_kill_r+0x1c>
 800605a:	6023      	str	r3, [r4, #0]
 800605c:	bd38      	pop	{r3, r4, r5, pc}
 800605e:	bf00      	nop
 8006060:	20000338 	.word	0x20000338

08006064 <_getpid_r>:
 8006064:	f7fb bcda 	b.w	8001a1c <_getpid>

08006068 <__sread>:
 8006068:	b510      	push	{r4, lr}
 800606a:	460c      	mov	r4, r1
 800606c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006070:	f000 f894 	bl	800619c <_read_r>
 8006074:	2800      	cmp	r0, #0
 8006076:	bfab      	itete	ge
 8006078:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800607a:	89a3      	ldrhlt	r3, [r4, #12]
 800607c:	181b      	addge	r3, r3, r0
 800607e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006082:	bfac      	ite	ge
 8006084:	6563      	strge	r3, [r4, #84]	; 0x54
 8006086:	81a3      	strhlt	r3, [r4, #12]
 8006088:	bd10      	pop	{r4, pc}

0800608a <__swrite>:
 800608a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800608e:	461f      	mov	r7, r3
 8006090:	898b      	ldrh	r3, [r1, #12]
 8006092:	4605      	mov	r5, r0
 8006094:	05db      	lsls	r3, r3, #23
 8006096:	460c      	mov	r4, r1
 8006098:	4616      	mov	r6, r2
 800609a:	d505      	bpl.n	80060a8 <__swrite+0x1e>
 800609c:	2302      	movs	r3, #2
 800609e:	2200      	movs	r2, #0
 80060a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060a4:	f000 f868 	bl	8006178 <_lseek_r>
 80060a8:	89a3      	ldrh	r3, [r4, #12]
 80060aa:	4632      	mov	r2, r6
 80060ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80060b0:	81a3      	strh	r3, [r4, #12]
 80060b2:	4628      	mov	r0, r5
 80060b4:	463b      	mov	r3, r7
 80060b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80060ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80060be:	f000 b817 	b.w	80060f0 <_write_r>

080060c2 <__sseek>:
 80060c2:	b510      	push	{r4, lr}
 80060c4:	460c      	mov	r4, r1
 80060c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060ca:	f000 f855 	bl	8006178 <_lseek_r>
 80060ce:	1c43      	adds	r3, r0, #1
 80060d0:	89a3      	ldrh	r3, [r4, #12]
 80060d2:	bf15      	itete	ne
 80060d4:	6560      	strne	r0, [r4, #84]	; 0x54
 80060d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80060da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80060de:	81a3      	strheq	r3, [r4, #12]
 80060e0:	bf18      	it	ne
 80060e2:	81a3      	strhne	r3, [r4, #12]
 80060e4:	bd10      	pop	{r4, pc}

080060e6 <__sclose>:
 80060e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060ea:	f000 b813 	b.w	8006114 <_close_r>
	...

080060f0 <_write_r>:
 80060f0:	b538      	push	{r3, r4, r5, lr}
 80060f2:	4604      	mov	r4, r0
 80060f4:	4608      	mov	r0, r1
 80060f6:	4611      	mov	r1, r2
 80060f8:	2200      	movs	r2, #0
 80060fa:	4d05      	ldr	r5, [pc, #20]	; (8006110 <_write_r+0x20>)
 80060fc:	602a      	str	r2, [r5, #0]
 80060fe:	461a      	mov	r2, r3
 8006100:	f7fb fcca 	bl	8001a98 <_write>
 8006104:	1c43      	adds	r3, r0, #1
 8006106:	d102      	bne.n	800610e <_write_r+0x1e>
 8006108:	682b      	ldr	r3, [r5, #0]
 800610a:	b103      	cbz	r3, 800610e <_write_r+0x1e>
 800610c:	6023      	str	r3, [r4, #0]
 800610e:	bd38      	pop	{r3, r4, r5, pc}
 8006110:	20000338 	.word	0x20000338

08006114 <_close_r>:
 8006114:	b538      	push	{r3, r4, r5, lr}
 8006116:	2300      	movs	r3, #0
 8006118:	4d05      	ldr	r5, [pc, #20]	; (8006130 <_close_r+0x1c>)
 800611a:	4604      	mov	r4, r0
 800611c:	4608      	mov	r0, r1
 800611e:	602b      	str	r3, [r5, #0]
 8006120:	f7fb fcd6 	bl	8001ad0 <_close>
 8006124:	1c43      	adds	r3, r0, #1
 8006126:	d102      	bne.n	800612e <_close_r+0x1a>
 8006128:	682b      	ldr	r3, [r5, #0]
 800612a:	b103      	cbz	r3, 800612e <_close_r+0x1a>
 800612c:	6023      	str	r3, [r4, #0]
 800612e:	bd38      	pop	{r3, r4, r5, pc}
 8006130:	20000338 	.word	0x20000338

08006134 <_fstat_r>:
 8006134:	b538      	push	{r3, r4, r5, lr}
 8006136:	2300      	movs	r3, #0
 8006138:	4d06      	ldr	r5, [pc, #24]	; (8006154 <_fstat_r+0x20>)
 800613a:	4604      	mov	r4, r0
 800613c:	4608      	mov	r0, r1
 800613e:	4611      	mov	r1, r2
 8006140:	602b      	str	r3, [r5, #0]
 8006142:	f7fb fcd0 	bl	8001ae6 <_fstat>
 8006146:	1c43      	adds	r3, r0, #1
 8006148:	d102      	bne.n	8006150 <_fstat_r+0x1c>
 800614a:	682b      	ldr	r3, [r5, #0]
 800614c:	b103      	cbz	r3, 8006150 <_fstat_r+0x1c>
 800614e:	6023      	str	r3, [r4, #0]
 8006150:	bd38      	pop	{r3, r4, r5, pc}
 8006152:	bf00      	nop
 8006154:	20000338 	.word	0x20000338

08006158 <_isatty_r>:
 8006158:	b538      	push	{r3, r4, r5, lr}
 800615a:	2300      	movs	r3, #0
 800615c:	4d05      	ldr	r5, [pc, #20]	; (8006174 <_isatty_r+0x1c>)
 800615e:	4604      	mov	r4, r0
 8006160:	4608      	mov	r0, r1
 8006162:	602b      	str	r3, [r5, #0]
 8006164:	f7fb fcce 	bl	8001b04 <_isatty>
 8006168:	1c43      	adds	r3, r0, #1
 800616a:	d102      	bne.n	8006172 <_isatty_r+0x1a>
 800616c:	682b      	ldr	r3, [r5, #0]
 800616e:	b103      	cbz	r3, 8006172 <_isatty_r+0x1a>
 8006170:	6023      	str	r3, [r4, #0]
 8006172:	bd38      	pop	{r3, r4, r5, pc}
 8006174:	20000338 	.word	0x20000338

08006178 <_lseek_r>:
 8006178:	b538      	push	{r3, r4, r5, lr}
 800617a:	4604      	mov	r4, r0
 800617c:	4608      	mov	r0, r1
 800617e:	4611      	mov	r1, r2
 8006180:	2200      	movs	r2, #0
 8006182:	4d05      	ldr	r5, [pc, #20]	; (8006198 <_lseek_r+0x20>)
 8006184:	602a      	str	r2, [r5, #0]
 8006186:	461a      	mov	r2, r3
 8006188:	f7fb fcc6 	bl	8001b18 <_lseek>
 800618c:	1c43      	adds	r3, r0, #1
 800618e:	d102      	bne.n	8006196 <_lseek_r+0x1e>
 8006190:	682b      	ldr	r3, [r5, #0]
 8006192:	b103      	cbz	r3, 8006196 <_lseek_r+0x1e>
 8006194:	6023      	str	r3, [r4, #0]
 8006196:	bd38      	pop	{r3, r4, r5, pc}
 8006198:	20000338 	.word	0x20000338

0800619c <_read_r>:
 800619c:	b538      	push	{r3, r4, r5, lr}
 800619e:	4604      	mov	r4, r0
 80061a0:	4608      	mov	r0, r1
 80061a2:	4611      	mov	r1, r2
 80061a4:	2200      	movs	r2, #0
 80061a6:	4d05      	ldr	r5, [pc, #20]	; (80061bc <_read_r+0x20>)
 80061a8:	602a      	str	r2, [r5, #0]
 80061aa:	461a      	mov	r2, r3
 80061ac:	f7fb fc57 	bl	8001a5e <_read>
 80061b0:	1c43      	adds	r3, r0, #1
 80061b2:	d102      	bne.n	80061ba <_read_r+0x1e>
 80061b4:	682b      	ldr	r3, [r5, #0]
 80061b6:	b103      	cbz	r3, 80061ba <_read_r+0x1e>
 80061b8:	6023      	str	r3, [r4, #0]
 80061ba:	bd38      	pop	{r3, r4, r5, pc}
 80061bc:	20000338 	.word	0x20000338

080061c0 <_init>:
 80061c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061c2:	bf00      	nop
 80061c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061c6:	bc08      	pop	{r3}
 80061c8:	469e      	mov	lr, r3
 80061ca:	4770      	bx	lr

080061cc <_fini>:
 80061cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061ce:	bf00      	nop
 80061d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061d2:	bc08      	pop	{r3}
 80061d4:	469e      	mov	lr, r3
 80061d6:	4770      	bx	lr
