# Parity Generator circuit in verilog HDL, simulated in EDA Playground
