/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.11
Build    : 0.9.0
Hash     : 3b11cf5
Date     : Nov 17 2023
Type     : Engineering
Log Time   : Fri Nov 17 07:08:16 2023 GMT

INFO: Created design: accum_output_registered_iverilog. Project type: rtl
INFO: Target device: GEMINI_COMPACT_104x68
INFO: Device version: v1.6.232
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/./rtl/accum_output_registered_iverilog.v 
INFO: Adding SV_2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/./sim/co_sim_tb/co_sim_accum_output_registered_iverilog.v 
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: accum_output_registered_iverilog
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/analysis/accum_output_registered_iverilog_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/analysis/accum_output_registered_iverilog_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 4e5aedd8e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/analysis/accum_output_registered_iverilog_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/./rtl/accum_output_registered_iverilog.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/./rtl/accum_output_registered_iverilog.v' to AST representation.
Generating RTLIL representation for module `\accum_output_registered_iverilog'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top accum_output_registered_iverilog' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \accum_output_registered_iverilog

3.2. Analyzing design hierarchy..
Top module:  \accum_output_registered_iverilog
Removed 0 unused modules.

Dumping file hier_info.json ...
 Process module "RS_DSP_MULTACC_REGOUT"
Dumping file port_info.json ...

End of script. Logfile hash: f4a21f123b, CPU: user 0.03s system 0.01s, MEM: 8.14 MB peak
Yosys 0.18+10 (git sha1 4e5aedd8e, gcc 11.2.1 -fPIC -Os)
Time spent: 95% 4x read_verilog (0 sec), 4% 1x analyze (0 sec), ...
INFO: ANL: Design accum_output_registered_iverilog is analyzed
INFO: ANL: Top Modules: accum_output_registered_iverilog

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: accum_output_registered_iverilog
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/yosys -s accum_output_registered_iverilog.ys -l accum_output_registered_iverilog_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/yosys -s accum_output_registered_iverilog.ys -l accum_output_registered_iverilog_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 4e5aedd8e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `accum_output_registered_iverilog.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/./rtl/accum_output_registered_iverilog.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/./rtl/accum_output_registered_iverilog.v' to AST representation.
Generating RTLIL representation for module `\accum_output_registered_iverilog'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \accum_output_registered_iverilog

3.2. Analyzing design hierarchy..
Top module:  \accum_output_registered_iverilog
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.205

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CARRY.v' to AST representation.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT2.v:10.1-20.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT3.v:10.1-20.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT4.v:11.1-21.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT5.v:10.1-20.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT6.v:10.1-20.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\RS_TDP36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:113.1-641.10.
Generating RTLIL representation for module `\RS_TDP36K'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:642.1-1070.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1072.1-1481.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1483.1-1886.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.16. Executing HIERARCHY pass (managing design hierarchy).

4.16.1. Analyzing design hierarchy..
Top module:  \accum_output_registered_iverilog

4.16.2. Analyzing design hierarchy..
Top module:  \accum_output_registered_iverilog
Removed 0 unused modules.

4.17. Executing PROC pass (convert processes to netlists).

4.17.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.17.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.17.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.17.4. Executing PROC_INIT pass (extract init attributes).

4.17.5. Executing PROC_ARST pass (detect async resets in processes).

4.17.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.17.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.17.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.17.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.17.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.17.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.17.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

4.18. Executing DEMUXMAP pass.

4.19. Executing FLATTEN pass (flatten design).

4.20. Executing DEMUXMAP pass.

4.21. Executing TRIBUF pass.

4.22. Executing TRIBUF pass.

4.23. Executing DEMINOUT pass (demote inout ports to input or output).

4.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

4.25. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.26. Executing CHECK pass (checking for obvious problems).
Checking module accum_output_registered_iverilog...
Found and reported 0 problems.

4.27. Printing statistics.

=== accum_output_registered_iverilog ===

   Number of wires:                  6
   Number of wire bits:            116
   Number of public wires:           6
   Number of public wire bits:     116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     RS_DSP_MULTACC_REGOUT           1

4.28. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

4.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.30. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accum_output_registered_iverilog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.31. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accum_output_registered_iverilog.
Performed a total of 0 changes.

4.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.33. Executing OPT_SHARE pass.

4.34. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

RUN-OPT ITERATIONS DONE : 1

4.37. Executing FSM pass (extract and optimize FSM).

4.37.1. Executing FSM_DETECT pass (finding FSMs in design).

4.37.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.37.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.37.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.37.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.37.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.37.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.37.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.38. Executing WREDUCE pass (reducing word size of cells).

4.39. Executing PEEPOPT pass (run peephole optimizers).

4.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

4.42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accum_output_registered_iverilog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.44. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accum_output_registered_iverilog.
Performed a total of 0 changes.

4.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.46. Executing OPT_SHARE pass.

4.47. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

RUN-OPT ITERATIONS DONE : 1

4.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

4.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accum_output_registered_iverilog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accum_output_registered_iverilog.
Performed a total of 0 changes.

4.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.55. Executing OPT_SHARE pass.

4.56. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

RUN-OPT ITERATIONS DONE : 1

4.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

4.60. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.61. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accum_output_registered_iverilog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.62. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accum_output_registered_iverilog.
Performed a total of 0 changes.

4.63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.64. Executing OPT_SHARE pass.

4.65. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.66. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.67. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

RUN-OPT ITERATIONS DONE : 1

4.69. Executing WREDUCE pass (reducing word size of cells).

4.70. Executing PEEPOPT pass (run peephole optimizers).

4.71. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.72. Executing DEMUXMAP pass.

4.73. Printing statistics.

=== accum_output_registered_iverilog ===

   Number of wires:                  6
   Number of wire bits:            116
   Number of public wires:           6
   Number of public wire bits:     116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     RS_DSP_MULTACC_REGOUT           1

4.74. Executing RS_DSP_MULTADD pass.

4.75. Executing WREDUCE pass (reducing word size of cells).

4.76. Executing RS_DSP_MACC pass.

4.77. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.78. Executing TECHMAP pass (map to technology primitives).

4.78.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.78.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.79. Printing statistics.

=== accum_output_registered_iverilog ===

   Number of wires:                  6
   Number of wire bits:            116
   Number of public wires:           6
   Number of public wire bits:     116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     RS_DSP_MULTACC_REGOUT           1

4.80. Executing TECHMAP pass (map to technology primitives).

4.80.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Successfully finished Verilog frontend.

4.80.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

4.81. Executing TECHMAP pass (map to technology primitives).

4.81.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Successfully finished Verilog frontend.

4.81.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

4.82. Executing rs_pack_dsp_regs pass.

4.83. Executing RS_DSP_IO_REGS pass.

4.84. Printing statistics.

=== accum_output_registered_iverilog ===

   Number of wires:                  6
   Number of wire bits:            116
   Number of public wires:           6
   Number of public wire bits:     116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     RS_DSP_MULTACC_REGOUT           1

4.85. Executing TECHMAP pass (map to technology primitives).

4.85.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.85.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~26 debug messages>

4.86. Printing statistics.

=== accum_output_registered_iverilog ===

   Number of wires:                 20
   Number of wire bits:            227
   Number of public wires:           6
   Number of public wire bits:     116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.87. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module accum_output_registered_iverilog:
  created 0 $alu and 0 $macc cells.

4.88. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

4.89. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.90. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accum_output_registered_iverilog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.91. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accum_output_registered_iverilog.
Performed a total of 0 changes.

4.92. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.93. Executing OPT_SHARE pass.

4.94. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.95. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

4.96. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

RUN-OPT ITERATIONS DONE : 1

4.97. Printing statistics.

=== accum_output_registered_iverilog ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           6
   Number of public wire bits:     116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.98. Executing MEMORY pass.

4.98.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.98.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.98.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.98.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.98.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.98.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.98.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.98.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.98.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.98.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.99. Printing statistics.

=== accum_output_registered_iverilog ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           6
   Number of public wire bits:     116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.100. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.101. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.102. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.103. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.104. Executing Rs_BRAM_Split pass.

4.105. Executing TECHMAP pass (map to technology primitives).

4.105.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.105.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.106. Executing TECHMAP pass (map to technology primitives).

4.106.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.106.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.107. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.108. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

4.109. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.110. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accum_output_registered_iverilog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.111. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accum_output_registered_iverilog.
Performed a total of 0 changes.

4.112. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.113. Executing OPT_SHARE pass.

4.114. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.115. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.116. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

RUN-OPT ITERATIONS DONE : 1

4.117. Executing PMUXTREE pass.

4.118. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.119. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.120. Executing TECHMAP pass (map to technology primitives).

4.120.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.120.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.120.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.121. Printing statistics.

=== accum_output_registered_iverilog ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           6
   Number of public wire bits:     116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.122. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

4.123. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.124. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accum_output_registered_iverilog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.125. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accum_output_registered_iverilog.
Performed a total of 0 changes.

4.126. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.127. Executing OPT_SHARE pass.

4.128. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.129. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.130. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

RUN-OPT ITERATIONS DONE : 1

4.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

4.132. Executing TECHMAP pass (map to technology primitives).

4.132.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.132.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.133. Printing statistics.

=== accum_output_registered_iverilog ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           6
   Number of public wire bits:     116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.134. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

4.135. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.136. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accum_output_registered_iverilog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.137. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accum_output_registered_iverilog.
Performed a total of 0 changes.

4.138. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.139. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.140. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.141. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

RUN-OPT ITERATIONS DONE : 1

4.142. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

4.143. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.144. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accum_output_registered_iverilog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.145. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accum_output_registered_iverilog.
Performed a total of 0 changes.

4.146. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.147. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.148. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.149. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

RUN-OPT ITERATIONS DONE : 1

4.150. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

4.151. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.152. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accum_output_registered_iverilog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.153. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accum_output_registered_iverilog.
Performed a total of 0 changes.

4.154. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.155. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.156. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.157. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

RUN-OPT ITERATIONS DONE : 1

4.159. Printing statistics.

=== accum_output_registered_iverilog ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           6
   Number of public wire bits:     116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

   Number of Generic REGs:          0

ABC-DFF iteration : 1

4.160. Executing ABC pass (technology mapping using ABC).

4.160.1. Summary of detected clock domains:
  1 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.160.2. Extracting gate netlist of module `\accum_output_registered_iverilog' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.

4.161. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

4.162. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.163. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accum_output_registered_iverilog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.164. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accum_output_registered_iverilog.
Performed a total of 0 changes.

4.165. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.166. Executing OPT_SHARE pass.

4.167. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.168. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.169. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.170. Executing ABC pass (technology mapping using ABC).

4.170.1. Summary of detected clock domains:
  1 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.170.2. Extracting gate netlist of module `\accum_output_registered_iverilog' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.

4.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

4.172. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.173. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accum_output_registered_iverilog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.174. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accum_output_registered_iverilog.
Performed a total of 0 changes.

4.175. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.176. Executing OPT_SHARE pass.

4.177. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.178. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.179. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.180. Executing ABC pass (technology mapping using ABC).

4.180.1. Summary of detected clock domains:
  1 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.180.2. Extracting gate netlist of module `\accum_output_registered_iverilog' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.

4.181. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

4.182. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.183. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accum_output_registered_iverilog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.184. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accum_output_registered_iverilog.
Performed a total of 0 changes.

4.185. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.186. Executing OPT_SHARE pass.

4.187. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.188. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.189. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.190. Executing ABC pass (technology mapping using ABC).

4.190.1. Summary of detected clock domains:
  1 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.190.2. Extracting gate netlist of module `\accum_output_registered_iverilog' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.

4.191. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

4.192. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.193. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accum_output_registered_iverilog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.194. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accum_output_registered_iverilog.
Performed a total of 0 changes.

4.195. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.196. Executing OPT_SHARE pass.

4.197. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.198. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.199. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

RUN-OPT ITERATIONS DONE : 1

4.200. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.201. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

4.202. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.203. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accum_output_registered_iverilog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.204. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accum_output_registered_iverilog.
Performed a total of 0 changes.

4.205. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.206. Executing OPT_SHARE pass.

4.207. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.208. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.209. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

RUN-OPT ITERATIONS DONE : 1

4.210. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

4.211. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.212. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accum_output_registered_iverilog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.213. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accum_output_registered_iverilog.
Performed a total of 0 changes.

4.214. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.215. Executing OPT_SHARE pass.

4.216. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.217. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.218. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

RUN-OPT ITERATIONS DONE : 1

4.219. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

4.220. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.221. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accum_output_registered_iverilog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.222. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accum_output_registered_iverilog.
Performed a total of 0 changes.

4.223. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.224. Executing OPT_SHARE pass.

4.225. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.226. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.227. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.228. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

RUN-OPT ITERATIONS DONE : 1

4.229. Executing BMUXMAP pass.

4.230. Executing DEMUXMAP pass.

4.231. Executing ABC pass (technology mapping using ABC).

4.231.1. Extracting gate netlist of module `\accum_output_registered_iverilog' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.

4.232. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

4.233. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.234. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accum_output_registered_iverilog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.235. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accum_output_registered_iverilog.
Performed a total of 0 changes.

4.236. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.237. Executing OPT_SHARE pass.

4.238. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.239. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.240. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

RUN-OPT ITERATIONS DONE : 1

4.241. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.242. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

4.243. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.244. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accum_output_registered_iverilog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.245. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accum_output_registered_iverilog.
Performed a total of 0 changes.

4.246. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.247. Executing OPT_SHARE pass.

4.248. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.249. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.250. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

RUN-OPT ITERATIONS DONE : 1

4.251. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

4.252. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.253. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accum_output_registered_iverilog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.254. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accum_output_registered_iverilog.
Performed a total of 0 changes.

4.255. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.256. Executing OPT_SHARE pass.

4.257. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.258. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.259. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

RUN-OPT ITERATIONS DONE : 1

4.261. Printing statistics.

=== accum_output_registered_iverilog ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           6
   Number of public wire bits:     116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.262. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.263. Executing RS_DFFSR_CONV pass.

4.264. Printing statistics.

=== accum_output_registered_iverilog ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           6
   Number of public wire bits:     116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.265. Executing TECHMAP pass (map to technology primitives).

4.265.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.265.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.265.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~120 debug messages>

4.266. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

4.267. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.268. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

4.269. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.270. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.271. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.272. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

4.273. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.274. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accum_output_registered_iverilog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.275. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accum_output_registered_iverilog.
Performed a total of 0 changes.

4.276. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.277. Executing OPT_SHARE pass.

4.278. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.279. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.280. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

RUN-OPT ITERATIONS DONE : 1

4.281. Executing TECHMAP pass (map to technology primitives).

4.281.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.281.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.282. Executing ABC pass (technology mapping using ABC).

4.282.1. Extracting gate netlist of module `\accum_output_registered_iverilog' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.

4.283. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

4.284. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.285. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accum_output_registered_iverilog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.286. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accum_output_registered_iverilog.
Performed a total of 0 changes.

4.287. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accum_output_registered_iverilog'.
Removed a total of 0 cells.

4.288. Executing OPT_SHARE pass.

4.289. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.290. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..

4.291. Executing OPT_EXPR pass (perform const folding).
Optimizing module accum_output_registered_iverilog.

RUN-OPT ITERATIONS DONE : 1

4.292. Executing HIERARCHY pass (managing design hierarchy).

4.292.1. Analyzing design hierarchy..
Top module:  \accum_output_registered_iverilog

4.292.2. Analyzing design hierarchy..
Top module:  \accum_output_registered_iverilog
Removed 0 unused modules.

4.293. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accum_output_registered_iverilog..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.294. Printing statistics.

=== accum_output_registered_iverilog ===

   Number of wires:                  6
   Number of wire bits:             96
   Number of public wires:           5
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.295. Executing TECHMAP pass (map to technology primitives).

4.295.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.295.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

4.296. Printing statistics.

=== accum_output_registered_iverilog ===

   Number of wires:                  6
   Number of wire bits:             96
   Number of public wires:           5
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

   Number of LUTs:                   0
   Number of REGs:                   0
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\accum_output_registered_iverilog'.

6. Executing BLIF backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 912c905167, CPU: user 0.47s system 0.05s, MEM: 27.05 MB peak
Yosys 0.18+10 (git sha1 4e5aedd8e, gcc 11.2.1 -fPIC -Os)
Time spent: 53% 33x read_verilog (0 sec), 9% 49x opt_expr (0 sec), ...
INFO: SYN: Design accum_output_registered_iverilog is synthesized
INFO: SGT: ##################################################
INFO: SGT: Gate simulation for design: accum_output_registered_iverilog
INFO: SGT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -s co_sim_accum_output_registered_iverilog -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/./rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/./sim/co_sim_tb -g2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/./sim/co_sim_tb/co_sim_accum_output_registered_iverilog.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/synthesis/accum_output_registered_iverilog_post_synth.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/TDP18K_FIFO.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/ufifo_ctl.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/sram1024x18.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/adder_carry.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-241-g999bcb6)

Copyright (c) 1999-2023 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Using language generation: IEEE1800-2012,no-specify,xtypes,icarus-misc
PARSING INPUT
 ... done, ELABORATING DESIGN
0.03 seconds.
 ... done, 0.01 seconds.
RUNNING FUNCTORS
 ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 -F cprop ...
 -F nodangle ...
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 ... 1 iterations deleted 9 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 9 dangling signals and 11 events.
 ... done
CALCULATING ISLANDS
CODE GENERATION
 ... done, 0 seconds.
 ... invoking target_design
 ... done, 0 seconds.
STATISTICS
lex_string: add_count=4489 hit_count=30152
Icarus Verilog version 13.0 (devel) (s20221226-241-g999bcb6)

Copyright (c) 2000-2023 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg261404f98" -f"/tmp/ivrlg61404f98" -p"/tmp/ivrli61404f98" |/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh61404f98" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
FST info: dumpfile tb.vcd opened for output.


***Reset Test is applied***


                  10  Test stimulus is: a=0, b=0
Data Matched. Golden RTL: 0, Expected output: 0, Time: 30000


***Reset Test is ended***




***Directed Functionality Test is applied for z_out = 0 + a*b***


                  40  Test stimulus is: a=524287, b=131071
Data Matched. Golden RTL: 68718821377, Expected output: 68718821377, Time: 70000


***Directed Functionality Test for z_out = 0 + a*b is ended***




*** Random Functionality Tests with random inputs are applied for z_out = 0 + a*b***


                  80  Test stimulus is: a=341284, b=89729
Data Matched. Golden RTL: 30623072036, Expected output: 30623072036, Time: 100000
                 110  Test stimulus is: a=316937, b=22115
Data Matched. Golden RTL: 7009061755, Expected output: 7009061755, Time: 130000
                 140  Test stimulus is: a=621325, b=235917
Data Matched. Golden RTL: 146581130025, Expected output: 146581130025, Time: 160000
                 170  Test stimulus is: a=164965, b=217618
Data Matched. Golden RTL: 35899353370, Expected output: 35899353370, Time: 190000
                 200  Test stimulus is: a=254721, b=249101
Data Matched. Golden RTL: 63451255821, Expected output: 63451255821, Time: 220000
                 230  Test stimulus is: a=258422, b=118077
Data Matched. Golden RTL: 30513694494, Expected output: 30513694494, Time: 250000
                 260  Test stimulus is: a=284653, b=128908
Data Matched. Golden RTL: 36694048924, Expected output: 36694048924, Time: 280000
                 290  Test stimulus is: a=911865, b=206022
Data Matched. Golden RTL: 187864251030, Expected output: 187864251030, Time: 310000
                 320  Test stimulus is: a=492741, b=250538
Data Matched. Golden RTL: 123450344658, Expected output: 123450344658, Time: 340000
                 350  Test stimulus is: a=1046501, b=160375
Data Matched. Golden RTL: 167832597875, Expected output: 167832597875, Time: 370000
                 380  Test stimulus is: a=185874, b=56207
Data Matched. Golden RTL: 10447419918, Expected output: 10447419918, Time: 400000
                 410  Test stimulus is: a=27122, b=169678
Data Matched. Golden RTL: 4602006716, Expected output: 4602006716, Time: 430000
                 440  Test stimulus is: a=31464, b=151237
Data Matched. Golden RTL: 4758520968, Expected output: 4758520968, Time: 460000
                 470  Test stimulus is: a=543068, b=141501
Data Matched. Golden RTL: 76844665068, Expected output: 76844665068, Time: 490000
                 500  Test stimulus is: a=743469, b=206437
Data Matched. Golden RTL: 153479509953, Expected output: 153479509953, Time: 520000
                 530  Test stimulus is: a=1008227, b=231178
Data Matched. Golden RTL: 233079901406, Expected output: 233079901406, Time: 550000
                 560  Test stimulus is: a=729728, b=8480
Data Matched. Golden RTL: 6188093440, Expected output: 6188093440, Time: 580000
                 590  Test stimulus is: a=542122, b=52381
Data Matched. Golden RTL: 28396892482, Expected output: 28396892482, Time: 610000
                 620  Test stimulus is: a=16022, b=243731
Data Matched. Golden RTL: 3905058082, Expected output: 3905058082, Time: 640000
                 650  Test stimulus is: a=800781, b=251475
Data Matched. Golden RTL: 201376401975, Expected output: 201376401975, Time: 670000
                 680  Test stimulus is: a=1039723, b=142037
Data Matched. Golden RTL: 147679135751, Expected output: 147679135751, Time: 700000
                 710  Test stimulus is: a=477698, b=147118
Data Matched. Golden RTL: 70277974364, Expected output: 70277974364, Time: 730000
                 740  Test stimulus is: a=1042717, b=94927
Data Matched. Golden RTL: 98981996659, Expected output: 98981996659, Time: 760000
                 770  Test stimulus is: a=280867, b=91402
Data Matched. Golden RTL: 25671805534, Expected output: 25671805534, Time: 790000
                 800  Test stimulus is: a=199370, b=85052
Data Matched. Golden RTL: 16956817240, Expected output: 16956817240, Time: 820000
                 830  Test stimulus is: a=572914, b=156042
Data Matched. Golden RTL: 89398646388, Expected output: 89398646388, Time: 850000
                 860  Test stimulus is: a=308033, b=210136
Data Matched. Golden RTL: 64728822488, Expected output: 64728822488, Time: 880000
                 890  Test stimulus is: a=62328, b=135817
Data Matched. Golden RTL: 8465201976, Expected output: 8465201976, Time: 910000
                 920  Test stimulus is: a=331243, b=157110
Data Matched. Golden RTL: 52041587730, Expected output: 52041587730, Time: 940000
                 950  Test stimulus is: a=784838, b=70574
Data Matched. Golden RTL: 55389157012, Expected output: 55389157012, Time: 970000
                 980  Test stimulus is: a=328380, b=253226
Data Matched. Golden RTL: 83154353880, Expected output: 83154353880, Time: 1000000
                1010  Test stimulus is: a=498187, b=245361
Data Matched. Golden RTL: 122235660507, Expected output: 122235660507, Time: 1030000
                1040  Test stimulus is: a=147845, b=152911
Data Matched. Golden RTL: 22607126795, Expected output: 22607126795, Time: 1060000
                1070  Test stimulus is: a=811067, b=144186
Data Matched. Golden RTL: 116944506462, Expected output: 116944506462, Time: 1090000
                1100  Test stimulus is: a=209534, b=150293
Data Matched. Golden RTL: 31491493462, Expected output: 31491493462, Time: 1120000
                1130  Test stimulus is: a=629745, b=19417
Data Matched. Golden RTL: 12227758665, Expected output: 12227758665, Time: 1150000
                1160  Test stimulus is: a=198498, b=129868
Data Matched. Golden RTL: 25778538264, Expected output: 25778538264, Time: 1180000
                1190  Test stimulus is: a=87455, b=106895
Data Matched. Golden RTL: 9348502225, Expected output: 9348502225, Time: 1210000
                1220  Test stimulus is: a=895480, b=90295
Data Matched. Golden RTL: 80857366600, Expected output: 80857366600, Time: 1240000
                1250  Test stimulus is: a=284319, b=103516
Data Matched. Golden RTL: 29431565604, Expected output: 29431565604, Time: 1270000
                1280  Test stimulus is: a=770139, b=145289
Data Matched. Golden RTL: 111892725171, Expected output: 111892725171, Time: 1300000
                1310  Test stimulus is: a=930377, b=212688
Data Matched. Golden RTL: 197880023376, Expected output: 197880023376, Time: 1330000
                1340  Test stimulus is: a=966871, b=261201
Data Matched. Golden RTL: 252547672071, Expected output: 252547672071, Time: 1360000
                1370  Test stimulus is: a=77718, b=98060
Data Matched. Golden RTL: 7621027080, Expected output: 7621027080, Time: 1390000
                1400  Test stimulus is: a=839362, b=257480
Data Matched. Golden RTL: 216118927760, Expected output: 216118927760, Time: 1420000
                1430  Test stimulus is: a=154231, b=191805
Data Matched. Golden RTL: 29582276955, Expected output: 29582276955, Time: 1450000
                1460  Test stimulus is: a=842514, b=65662
Data Matched. Golden RTL: 55321154268, Expected output: 55321154268, Time: 1480000
                1490  Test stimulus is: a=360813, b=124729
Data Matched. Golden RTL: 45003844677, Expected output: 45003844677, Time: 1510000
                1520  Test stimulus is: a=167711, b=259795
Data Matched. Golden RTL: 43570479245, Expected output: 43570479245, Time: 1540000
                1550  Test stimulus is: a=601989, b=34936
Data Matched. Golden RTL: 21031087704, Expected output: 21031087704, Time: 1570000
                1580  Test stimulus is: a=678235, b=215881
Data Matched. Golden RTL: 146418050035, Expected output: 146418050035, Time: 1600000
                1610  Test stimulus is: a=175679, b=44842
Data Matched. Golden RTL: 7877797718, Expected output: 7877797718, Time: 1630000
                1640  Test stimulus is: a=353112, b=211078
Data Matched. Golden RTL: 74534174736, Expected output: 74534174736, Time: 1660000
                1670  Test stimulus is: a=658574, b=258716
Data Matched. Golden RTL: 170383630984, Expected output: 170383630984, Time: 1690000
                1700  Test stimulus is: a=367098, b=113702
Data Matched. Golden RTL: 41739776796, Expected output: 41739776796, Time: 1720000
                1730  Test stimulus is: a=399219, b=242851
Data Matched. Golden RTL: 96950733369, Expected output: 96950733369, Time: 1750000
                1760  Test stimulus is: a=632879, b=168627
Data Matched. Golden RTL: 106720487133, Expected output: 106720487133, Time: 1780000
                1790  Test stimulus is: a=546399, b=68932
Data Matched. Golden RTL: 37664375868, Expected output: 37664375868, Time: 1810000
                1820  Test stimulus is: a=589303, b=210635
Data Matched. Golden RTL: 124127837405, Expected output: 124127837405, Time: 1840000
                1850  Test stimulus is: a=596710, b=56154
Data Matched. Golden RTL: 33507653340, Expected output: 33507653340, Time: 1870000
                1880  Test stimulus is: a=1032489, b=189165
Data Matched. Golden RTL: 195310781685, Expected output: 195310781685, Time: 1900000
                1910  Test stimulus is: a=224474, b=243301
Data Matched. Golden RTL: 54614748674, Expected output: 54614748674, Time: 1930000
                1940  Test stimulus is: a=713397, b=169183
Data Matched. Golden RTL: 120694644651, Expected output: 120694644651, Time: 1960000
                1970  Test stimulus is: a=72057, b=130884
Data Matched. Golden RTL: 9431108388, Expected output: 9431108388, Time: 1990000
                2000  Test stimulus is: a=265424, b=68394
Data Matched. Golden RTL: 18153409056, Expected output: 18153409056, Time: 2020000
                2030  Test stimulus is: a=437675, b=249614
Data Matched. Golden RTL: 109249807450, Expected output: 109249807450, Time: 2050000
                2060  Test stimulus is: a=896476, b=179354
Data Matched. Golden RTL: 160786556504, Expected output: 160786556504, Time: 2080000
                2090  Test stimulus is: a=1012477, b=66243
Data Matched. Golden RTL: 67069513911, Expected output: 67069513911, Time: 2110000
                2120  Test stimulus is: a=978262, b=125262
Data Matched. Golden RTL: 122539054644, Expected output: 122539054644, Time: 2140000
                2150  Test stimulus is: a=620135, b=78858
Data Matched. Golden RTL: 48902605830, Expected output: 48902605830, Time: 2170000
                2180  Test stimulus is: a=1030582, b=166456
Data Matched. Golden RTL: 171546557392, Expected output: 171546557392, Time: 2200000
                2210  Test stimulus is: a=100217, b=246968
Data Matched. Golden RTL: 24750392056, Expected output: 24750392056, Time: 2230000
                2240  Test stimulus is: a=311188, b=155027
Data Matched. Golden RTL: 48242542076, Expected output: 48242542076, Time: 2260000
                2270  Test stimulus is: a=994308, b=248409
Data Matched. Golden RTL: 246995055972, Expected output: 246995055972, Time: 2290000
                2300  Test stimulus is: a=747995, b=56909
Data Matched. Golden RTL: 42567647455, Expected output: 42567647455, Time: 2320000
                2330  Test stimulus is: a=47065, b=9837
Data Matched. Golden RTL: 462978405, Expected output: 462978405, Time: 2350000
                2360  Test stimulus is: a=385654, b=215498
Data Matched. Golden RTL: 83107665692, Expected output: 83107665692, Time: 2380000
                2390  Test stimulus is: a=470454, b=225685
Data Matched. Golden RTL: 106174410990, Expected output: 106174410990, Time: 2410000
                2420  Test stimulus is: a=465478, b=39684
Data Matched. Golden RTL: 18472028952, Expected output: 18472028952, Time: 2440000
                2450  Test stimulus is: a=156151, b=1897
Data Matched. Golden RTL: 296218447, Expected output: 296218447, Time: 2470000
                2480  Test stimulus is: a=965300, b=101768
Data Matched. Golden RTL: 98236650400, Expected output: 98236650400, Time: 2500000
                2510  Test stimulus is: a=842024, b=1069
Data Matched. Golden RTL: 900123656, Expected output: 900123656, Time: 2530000
                2540  Test stimulus is: a=340167, b=39982
Data Matched. Golden RTL: 13600556994, Expected output: 13600556994, Time: 2560000
                2570  Test stimulus is: a=517128, b=83228
Data Matched. Golden RTL: 43039529184, Expected output: 43039529184, Time: 2590000
                2600  Test stimulus is: a=501501, b=132905
Data Matched. Golden RTL: 66651990405, Expected output: 66651990405, Time: 2620000
                2630  Test stimulus is: a=495644, b=92038
Data Matched. Golden RTL: 45618082472, Expected output: 45618082472, Time: 2650000
                2660  Test stimulus is: a=264410, b=247357
Data Matched. Golden RTL: 65403664370, Expected output: 65403664370, Time: 2680000
                2690  Test stimulus is: a=960358, b=115824
Data Matched. Golden RTL: 111232504992, Expected output: 111232504992, Time: 2710000
                2720  Test stimulus is: a=328819, b=104890
Data Matched. Golden RTL: 34489824910, Expected output: 34489824910, Time: 2740000
                2750  Test stimulus is: a=701278, b=227834
Data Matched. Golden RTL: 159774971852, Expected output: 159774971852, Time: 2770000
                2780  Test stimulus is: a=918997, b=63002
Data Matched. Golden RTL: 57898648994, Expected output: 57898648994, Time: 2800000
                2810  Test stimulus is: a=185, b=221495
Data Matched. Golden RTL: 40976575, Expected output: 40976575, Time: 2830000
                2840  Test stimulus is: a=472982, b=74176
Data Matched. Golden RTL: 35083912832, Expected output: 35083912832, Time: 2860000
                2870  Test stimulus is: a=368422, b=137910
Data Matched. Golden RTL: 50809078020, Expected output: 50809078020, Time: 2890000
                2900  Test stimulus is: a=623485, b=200668
Data Matched. Golden RTL: 125113487980, Expected output: 125113487980, Time: 2920000
                2930  Test stimulus is: a=87942, b=262008
Data Matched. Golden RTL: 23041507536, Expected output: 23041507536, Time: 2950000
                2960  Test stimulus is: a=695166, b=98523
Data Matched. Golden RTL: 68489839818, Expected output: 68489839818, Time: 2980000
                2990  Test stimulus is: a=243407, b=76665
Data Matched. Golden RTL: 18660797655, Expected output: 18660797655, Time: 3010000
                3020  Test stimulus is: a=582906, b=61025
Data Matched. Golden RTL: 35571838650, Expected output: 35571838650, Time: 3040000
                3050  Test stimulus is: a=264471, b=96417
Data Matched. Golden RTL: 25499500407, Expected output: 25499500407, Time: 3070000
                3080  Test stimulus is: a=496006, b=235088
Data Matched. Golden RTL: 116605058528, Expected output: 116605058528, Time: 3100000
                3110  Test stimulus is: a=809461, b=34869
Data Matched. Golden RTL: 28225095609, Expected output: 28225095609, Time: 3130000
                3140  Test stimulus is: a=690729, b=95681
Data Matched. Golden RTL: 66089641449, Expected output: 66089641449, Time: 3160000
                3170  Test stimulus is: a=357573, b=111768
Data Matched. Golden RTL: 39965219064, Expected output: 39965219064, Time: 3190000
                3200  Test stimulus is: a=162635, b=17011
Data Matched. Golden RTL: 2766583985, Expected output: 2766583985, Time: 3220000
                3230  Test stimulus is: a=190188, b=5770
Data Matched. Golden RTL: 1097384760, Expected output: 1097384760, Time: 3250000
                3260  Test stimulus is: a=577870, b=229544
Data Matched. Golden RTL: 132646591280, Expected output: 132646591280, Time: 3280000
                3290  Test stimulus is: a=982441, b=167073
Data Matched. Golden RTL: 164139365193, Expected output: 164139365193, Time: 3310000
                3320  Test stimulus is: a=768270, b=26342
Data Matched. Golden RTL: 20237768340, Expected output: 20237768340, Time: 3340000
                3350  Test stimulus is: a=442527, b=242986
Data Matched. Golden RTL: 107527865622, Expected output: 107527865622, Time: 3370000
                3380  Test stimulus is: a=662826, b=128141
Data Matched. Golden RTL: 84935186466, Expected output: 84935186466, Time: 3400000
                3410  Test stimulus is: a=393118, b=124472
Data Matched. Golden RTL: 48932183696, Expected output: 48932183696, Time: 3430000
                3440  Test stimulus is: a=1026169, b=58312
Data Matched. Golden RTL: 59837966728, Expected output: 59837966728, Time: 3460000
                3470  Test stimulus is: a=214474, b=213267
Data Matched. Golden RTL: 45740226558, Expected output: 45740226558, Time: 3490000
                3500  Test stimulus is: a=51563, b=241351
Data Matched. Golden RTL: 12444781613, Expected output: 12444781613, Time: 3520000
                3530  Test stimulus is: a=777654, b=105914
Data Matched. Golden RTL: 82364445756, Expected output: 82364445756, Time: 3550000
                3560  Test stimulus is: a=437188, b=169401
Data Matched. Golden RTL: 74060084388, Expected output: 74060084388, Time: 3580000
                3590  Test stimulus is: a=1037202, b=170676
Data Matched. Golden RTL: 177025488552, Expected output: 177025488552, Time: 3610000
                3620  Test stimulus is: a=736127, b=233606
Data Matched. Golden RTL: 171963683962, Expected output: 171963683962, Time: 3640000
                3650  Test stimulus is: a=914938, b=234738
Data Matched. Golden RTL: 214770716244, Expected output: 214770716244, Time: 3670000
                3680  Test stimulus is: a=336178, b=155325
Data Matched. Golden RTL: 52216847850, Expected output: 52216847850, Time: 3700000
                3710  Test stimulus is: a=1035652, b=107748
Data Matched. Golden RTL: 111589431696, Expected output: 111589431696, Time: 3730000
                3740  Test stimulus is: a=249802, b=31145
Data Matched. Golden RTL: 7780083290, Expected output: 7780083290, Time: 3760000
                3770  Test stimulus is: a=370849, b=108942
Data Matched. Golden RTL: 40401031758, Expected output: 40401031758, Time: 3790000
                3800  Test stimulus is: a=748283, b=73227
Data Matched. Golden RTL: 54794519241, Expected output: 54794519241, Time: 3820000
                3830  Test stimulus is: a=168175, b=15817
Data Matched. Golden RTL: 2660023975, Expected output: 2660023975, Time: 3850000
                3860  Test stimulus is: a=58678, b=84085
Data Matched. Golden RTL: 4933939630, Expected output: 4933939630, Time: 3880000
                3890  Test stimulus is: a=546447, b=114539
Data Matched. Golden RTL: 62589492933, Expected output: 62589492933, Time: 3910000
                3920  Test stimulus is: a=386952, b=242862
Data Matched. Golden RTL: 93975936624, Expected output: 93975936624, Time: 3940000
                3950  Test stimulus is: a=229787, b=148882
Data Matched. Golden RTL: 34211148134, Expected output: 34211148134, Time: 3970000
                3980  Test stimulus is: a=319272, b=57389
Data Matched. Golden RTL: 18322700808, Expected output: 18322700808, Time: 4000000
                4010  Test stimulus is: a=483147, b=110786
Data Matched. Golden RTL: 53525923542, Expected output: 53525923542, Time: 4030000
                4040  Test stimulus is: a=849438, b=197901
Data Matched. Golden RTL: 168104629638, Expected output: 168104629638, Time: 4060000
                4070  Test stimulus is: a=654828, b=236824
Data Matched. Golden RTL: 155078986272, Expected output: 155078986272, Time: 4090000
                4100  Test stimulus is: a=924625, b=138374
Data Matched. Golden RTL: 127944059750, Expected output: 127944059750, Time: 4120000
                4130  Test stimulus is: a=9281, b=222267
Data Matched. Golden RTL: 2062860027, Expected output: 2062860027, Time: 4150000
                4160  Test stimulus is: a=326104, b=256339
Data Matched. Golden RTL: 83593173256, Expected output: 83593173256, Time: 4180000
                4190  Test stimulus is: a=614998, b=8795
Data Matched. Golden RTL: 5408907410, Expected output: 5408907410, Time: 4210000
                4220  Test stimulus is: a=457442, b=254468
Data Matched. Golden RTL: 116404350856, Expected output: 116404350856, Time: 4240000
                4250  Test stimulus is: a=787315, b=46296
Data Matched. Golden RTL: 36449535240, Expected output: 36449535240, Time: 4270000
                4280  Test stimulus is: a=937234, b=214200
Data Matched. Golden RTL: 200755522800, Expected output: 200755522800, Time: 4300000
                4310  Test stimulus is: a=70201, b=243429
Data Matched. Golden RTL: 17088959229, Expected output: 17088959229, Time: 4330000
                4340  Test stimulus is: a=384161, b=69419
Data Matched. Golden RTL: 26668072459, Expected output: 26668072459, Time: 4360000
                4370  Test stimulus is: a=23937, b=230856
Data Matched. Golden RTL: 5526000072, Expected output: 5526000072, Time: 4390000
                4400  Test stimulus is: a=349479, b=129441
Data Matched. Golden RTL: 45236911239, Expected output: 45236911239, Time: 4420000
                4430  Test stimulus is: a=814623, b=145924
Data Matched. Golden RTL: 118873046652, Expected output: 118873046652, Time: 4450000
                4460  Test stimulus is: a=861016, b=32918
Data Matched. Golden RTL: 28342924688, Expected output: 28342924688, Time: 4480000
                4490  Test stimulus is: a=955156, b=111634
Data Matched. Golden RTL: 106627884904, Expected output: 106627884904, Time: 4510000
                4520  Test stimulus is: a=159894, b=58033
Data Matched. Golden RTL: 9279128502, Expected output: 9279128502, Time: 4540000
                4550  Test stimulus is: a=185685, b=233197
Data Matched. Golden RTL: 43301184945, Expected output: 43301184945, Time: 4570000
                4580  Test stimulus is: a=731947, b=72693
Data Matched. Golden RTL: 53207423271, Expected output: 53207423271, Time: 4600000
                4610  Test stimulus is: a=263085, b=74279
Data Matched. Golden RTL: 19541690715, Expected output: 19541690715, Time: 4630000
                4640  Test stimulus is: a=655236, b=58535
Data Matched. Golden RTL: 38354239260, Expected output: 38354239260, Time: 4660000
                4670  Test stimulus is: a=501479, b=233657
Data Matched. Golden RTL: 117174078703, Expected output: 117174078703, Time: 4690000
                4700  Test stimulus is: a=677449, b=113627
Data Matched. Golden RTL: 76976497523, Expected output: 76976497523, Time: 4720000
                4730  Test stimulus is: a=659401, b=242001
Data Matched. Golden RTL: 159575701401, Expected output: 159575701401, Time: 4750000
                4760  Test stimulus is: a=810657, b=187690
Data Matched. Golden RTL: 152152212330, Expected output: 152152212330, Time: 4780000
                4790  Test stimulus is: a=673274, b=139333
Data Matched. Golden RTL: 93809286242, Expected output: 93809286242, Time: 4810000
                4820  Test stimulus is: a=66947, b=82556
Data Matched. Golden RTL: 5526876532, Expected output: 5526876532, Time: 4840000
                4850  Test stimulus is: a=398450, b=212222
Data Matched. Golden RTL: 84559855900, Expected output: 84559855900, Time: 4870000
                4880  Test stimulus is: a=389736, b=240239
Data Matched. Golden RTL: 93629786904, Expected output: 93629786904, Time: 4900000
                4910  Test stimulus is: a=396678, b=205296
Data Matched. Golden RTL: 81436406688, Expected output: 81436406688, Time: 4930000
                4940  Test stimulus is: a=104248, b=168256
Data Matched. Golden RTL: 17540351488, Expected output: 17540351488, Time: 4960000
                4970  Test stimulus is: a=620072, b=109046
Data Matched. Golden RTL: 67616371312, Expected output: 67616371312, Time: 4990000
                5000  Test stimulus is: a=989893, b=12736
Data Matched. Golden RTL: 12607277248, Expected output: 12607277248, Time: 5020000
                5030  Test stimulus is: a=155508, b=160057
Data Matched. Golden RTL: 24890143956, Expected output: 24890143956, Time: 5050000
                5060  Test stimulus is: a=682672, b=34620
Data Matched. Golden RTL: 23634104640, Expected output: 23634104640, Time: 5080000
                5090  Test stimulus is: a=103210, b=54114
Data Matched. Golden RTL: 5585105940, Expected output: 5585105940, Time: 5110000
                5120  Test stimulus is: a=800021, b=85729
Data Matched. Golden RTL: 68585000309, Expected output: 68585000309, Time: 5140000
                5150  Test stimulus is: a=171287, b=257603
Data Matched. Golden RTL: 44124045061, Expected output: 44124045061, Time: 5170000
                5180  Test stimulus is: a=385993, b=132230
Data Matched. Golden RTL: 51039854390, Expected output: 51039854390, Time: 5200000
                5210  Test stimulus is: a=510757, b=171457
Data Matched. Golden RTL: 87572862949, Expected output: 87572862949, Time: 5230000
                5240  Test stimulus is: a=893581, b=254554
Data Matched. Golden RTL: 227464617874, Expected output: 227464617874, Time: 5260000
                5270  Test stimulus is: a=403207, b=228140
Data Matched. Golden RTL: 91987644980, Expected output: 91987644980, Time: 5290000
                5300  Test stimulus is: a=679180, b=124529
Data Matched. Golden RTL: 84577606220, Expected output: 84577606220, Time: 5320000
                5330  Test stimulus is: a=97339, b=58806
Data Matched. Golden RTL: 5724117234, Expected output: 5724117234, Time: 5350000
                5360  Test stimulus is: a=1032951, b=52894
Data Matched. Golden RTL: 54636910194, Expected output: 54636910194, Time: 5380000
                5390  Test stimulus is: a=546908, b=63317
Data Matched. Golden RTL: 34628573836, Expected output: 34628573836, Time: 5410000
                5420  Test stimulus is: a=670240, b=201376
Data Matched. Golden RTL: 134970250240, Expected output: 134970250240, Time: 5440000
                5450  Test stimulus is: a=2418, b=101556
Data Matched. Golden RTL: 245562408, Expected output: 245562408, Time: 5470000
                5480  Test stimulus is: a=718301, b=61453
Data Matched. Golden RTL: 44141751353, Expected output: 44141751353, Time: 5500000
                5510  Test stimulus is: a=39243, b=17017
Data Matched. Golden RTL: 667798131, Expected output: 667798131, Time: 5530000
                5540  Test stimulus is: a=252574, b=25853
Data Matched. Golden RTL: 6529795622, Expected output: 6529795622, Time: 5560000
                5570  Test stimulus is: a=53883, b=160655
Data Matched. Golden RTL: 8656573365, Expected output: 8656573365, Time: 5590000
                5600  Test stimulus is: a=236035, b=76259
Data Matched. Golden RTL: 17999793065, Expected output: 17999793065, Time: 5620000
                5630  Test stimulus is: a=148253, b=81329
Data Matched. Golden RTL: 12057268237, Expected output: 12057268237, Time: 5650000
                5660  Test stimulus is: a=106308, b=48277
Data Matched. Golden RTL: 5132231316, Expected output: 5132231316, Time: 5680000
                5690  Test stimulus is: a=865504, b=96493
Data Matched. Golden RTL: 83515077472, Expected output: 83515077472, Time: 5710000
                5720  Test stimulus is: a=660818, b=154616
Data Matched. Golden RTL: 102173035888, Expected output: 102173035888, Time: 5740000
                5750  Test stimulus is: a=833421, b=246866
Data Matched. Golden RTL: 205743308586, Expected output: 205743308586, Time: 5770000
                5780  Test stimulus is: a=649092, b=195910
Data Matched. Golden RTL: 127163613720, Expected output: 127163613720, Time: 5800000
                5810  Test stimulus is: a=692876, b=32144
Data Matched. Golden RTL: 22271806144, Expected output: 22271806144, Time: 5830000
                5840  Test stimulus is: a=704791, b=90474
Data Matched. Golden RTL: 63765260934, Expected output: 63765260934, Time: 5860000
                5870  Test stimulus is: a=743300, b=244906
Data Matched. Golden RTL: 182038629800, Expected output: 182038629800, Time: 5890000
                5900  Test stimulus is: a=987004, b=131680
Data Matched. Golden RTL: 129968686720, Expected output: 129968686720, Time: 5920000
                5930  Test stimulus is: a=675258, b=90251
Data Matched. Golden RTL: 60942709758, Expected output: 60942709758, Time: 5950000
                5960  Test stimulus is: a=917158, b=204325
Data Matched. Golden RTL: 187398308350, Expected output: 187398308350, Time: 5980000
                5990  Test stimulus is: a=361266, b=66722
Data Matched. Golden RTL: 24104390052, Expected output: 24104390052, Time: 6010000
                6020  Test stimulus is: a=1014857, b=45076
Data Matched. Golden RTL: 45745694132, Expected output: 45745694132, Time: 6040000
                6050  Test stimulus is: a=639037, b=131915
Data Matched. Golden RTL: 84298565855, Expected output: 84298565855, Time: 6070000
                6080  Test stimulus is: a=536668, b=30023
Data Matched. Golden RTL: 16112383364, Expected output: 16112383364, Time: 6100000
                6110  Test stimulus is: a=956294, b=227897
Data Matched. Golden RTL: 217936533718, Expected output: 217936533718, Time: 6130000
                6140  Test stimulus is: a=363188, b=124368
Data Matched. Golden RTL: 45168965184, Expected output: 45168965184, Time: 6160000
                6170  Test stimulus is: a=151596, b=17804
Data Matched. Golden RTL: 2699015184, Expected output: 2699015184, Time: 6190000
                6200  Test stimulus is: a=636679, b=147562
Data Matched. Golden RTL: 93949626598, Expected output: 93949626598, Time: 6220000
                6230  Test stimulus is: a=391441, b=196584
Data Matched. Golden RTL: 76951037544, Expected output: 76951037544, Time: 6250000
                6260  Test stimulus is: a=499275, b=33139
Data Matched. Golden RTL: 16545474225, Expected output: 16545474225, Time: 6280000
                6290  Test stimulus is: a=613356, b=132387
Data Matched. Golden RTL: 81200360772, Expected output: 81200360772, Time: 6310000
                6320  Test stimulus is: a=978852, b=91593
Data Matched. Golden RTL: 89655991236, Expected output: 89655991236, Time: 6340000
                6350  Test stimulus is: a=459833, b=226015
Data Matched. Golden RTL: 103929155495, Expected output: 103929155495, Time: 6370000
                6380  Test stimulus is: a=529620, b=222567
Data Matched. Golden RTL: 117875934540, Expected output: 117875934540, Time: 6400000
                6410  Test stimulus is: a=16797, b=75184
Data Matched. Golden RTL: 1262865648, Expected output: 1262865648, Time: 6430000
                6440  Test stimulus is: a=14722, b=180041
Data Matched. Golden RTL: 2650563602, Expected output: 2650563602, Time: 6460000
                6470  Test stimulus is: a=596697, b=46880
Data Matched. Golden RTL: 27973155360, Expected output: 27973155360, Time: 6490000
                6500  Test stimulus is: a=347164, b=94099
Data Matched. Golden RTL: 32667785236, Expected output: 32667785236, Time: 6520000
                6530  Test stimulus is: a=287203, b=229930
Data Matched. Golden RTL: 66036585790, Expected output: 66036585790, Time: 6550000
                6560  Test stimulus is: a=129224, b=208477
Data Matched. Golden RTL: 26940231848, Expected output: 26940231848, Time: 6580000
                6590  Test stimulus is: a=1023290, b=174468
Data Matched. Golden RTL: 178531359720, Expected output: 178531359720, Time: 6610000
                6620  Test stimulus is: a=632875, b=98105
Data Matched. Golden RTL: 62088201875, Expected output: 62088201875, Time: 6640000
                6650  Test stimulus is: a=990226, b=196690
Data Matched. Golden RTL: 194767551940, Expected output: 194767551940, Time: 6670000
                6680  Test stimulus is: a=297305, b=235216
Data Matched. Golden RTL: 69930892880, Expected output: 69930892880, Time: 6700000
                6710  Test stimulus is: a=649838, b=76183
Data Matched. Golden RTL: 49506608354, Expected output: 49506608354, Time: 6730000
                6740  Test stimulus is: a=755675, b=161702
Data Matched. Golden RTL: 122194158850, Expected output: 122194158850, Time: 6760000
                6770  Test stimulus is: a=381883, b=97280
Data Matched. Golden RTL: 37149578240, Expected output: 37149578240, Time: 6790000
                6800  Test stimulus is: a=281615, b=54889
Data Matched. Golden RTL: 15457565735, Expected output: 15457565735, Time: 6820000
                6830  Test stimulus is: a=221708, b=6489
Data Matched. Golden RTL: 1438663212, Expected output: 1438663212, Time: 6850000
                6860  Test stimulus is: a=870853, b=210383
Data Matched. Golden RTL: 183212666699, Expected output: 183212666699, Time: 6880000
                6890  Test stimulus is: a=648592, b=55377
Data Matched. Golden RTL: 35917079184, Expected output: 35917079184, Time: 6910000
                6920  Test stimulus is: a=631913, b=249207
Data Matched. Golden RTL: 157477142991, Expected output: 157477142991, Time: 6940000
                6950  Test stimulus is: a=222538, b=219352
Data Matched. Golden RTL: 48814155376, Expected output: 48814155376, Time: 6970000
                6980  Test stimulus is: a=871835, b=170692
Data Matched. Golden RTL: 148815259820, Expected output: 148815259820, Time: 7000000
                7010  Test stimulus is: a=569784, b=193207
Data Matched. Golden RTL: 110086257288, Expected output: 110086257288, Time: 7030000
                7040  Test stimulus is: a=585350, b=88624
Data Matched. Golden RTL: 51876058400, Expected output: 51876058400, Time: 7060000
                7070  Test stimulus is: a=873335, b=182197
Data Matched. Golden RTL: 159119016995, Expected output: 159119016995, Time: 7090000
                7100  Test stimulus is: a=390612, b=231175
Data Matched. Golden RTL: 90299729100, Expected output: 90299729100, Time: 7120000
                7130  Test stimulus is: a=759670, b=110057
Data Matched. Golden RTL: 83607001190, Expected output: 83607001190, Time: 7150000
                7160  Test stimulus is: a=166795, b=155393
Data Matched. Golden RTL: 25918775435, Expected output: 25918775435, Time: 7180000
                7190  Test stimulus is: a=35803, b=148096
Data Matched. Golden RTL: 5302281088, Expected output: 5302281088, Time: 7210000
                7220  Test stimulus is: a=892866, b=56005
Data Matched. Golden RTL: 50004960330, Expected output: 50004960330, Time: 7240000
                7250  Test stimulus is: a=522800, b=189615
Data Matched. Golden RTL: 99130722000, Expected output: 99130722000, Time: 7270000
                7280  Test stimulus is: a=186982, b=244143
Data Matched. Golden RTL: 45650346426, Expected output: 45650346426, Time: 7300000
                7310  Test stimulus is: a=552681, b=110584
Data Matched. Golden RTL: 61117675704, Expected output: 61117675704, Time: 7330000
                7340  Test stimulus is: a=437254, b=95983
Data Matched. Golden RTL: 41968950682, Expected output: 41968950682, Time: 7360000
                7370  Test stimulus is: a=997345, b=31893
Data Matched. Golden RTL: 31808324085, Expected output: 31808324085, Time: 7390000
                7400  Test stimulus is: a=147182, b=150880
Data Matched. Golden RTL: 22206820160, Expected output: 22206820160, Time: 7420000
                7430  Test stimulus is: a=810725, b=59944
Data Matched. Golden RTL: 48598099400, Expected output: 48598099400, Time: 7450000
                7460  Test stimulus is: a=1015140, b=14121
Data Matched. Golden RTL: 14334791940, Expected output: 14334791940, Time: 7480000
                7490  Test stimulus is: a=962273, b=21111
Data Matched. Golden RTL: 20314545303, Expected output: 20314545303, Time: 7510000
                7520  Test stimulus is: a=333166, b=193921
Data Matched. Golden RTL: 64607883886, Expected output: 64607883886, Time: 7540000
                7550  Test stimulus is: a=1030613, b=251240
Data Matched. Golden RTL: 258931210120, Expected output: 258931210120, Time: 7570000
                7580  Test stimulus is: a=160240, b=170
Data Matched. Golden RTL: 27240800, Expected output: 27240800, Time: 7600000
                7610  Test stimulus is: a=1032975, b=18673
Data Matched. Golden RTL: 19288742175, Expected output: 19288742175, Time: 7630000
                7640  Test stimulus is: a=769149, b=169358
Data Matched. Golden RTL: 130261536342, Expected output: 130261536342, Time: 7660000
                7670  Test stimulus is: a=122082, b=150844
Data Matched. Golden RTL: 18415337208, Expected output: 18415337208, Time: 7690000
                7700  Test stimulus is: a=386729, b=242159
Data Matched. Golden RTL: 93649907911, Expected output: 93649907911, Time: 7720000
                7730  Test stimulus is: a=512091, b=146607
Data Matched. Golden RTL: 75076125237, Expected output: 75076125237, Time: 7750000
                7760  Test stimulus is: a=170826, b=134585
Data Matched. Golden RTL: 22990617210, Expected output: 22990617210, Time: 7780000
                7790  Test stimulus is: a=929043, b=13587
Data Matched. Golden RTL: 12622907241, Expected output: 12622907241, Time: 7810000
                7820  Test stimulus is: a=803173, b=141137
Data Matched. Golden RTL: 113357427701, Expected output: 113357427701, Time: 7840000
                7850  Test stimulus is: a=539319, b=4249
Data Matched. Golden RTL: 2291566431, Expected output: 2291566431, Time: 7870000
                7880  Test stimulus is: a=133178, b=146033
Data Matched. Golden RTL: 19448382874, Expected output: 19448382874, Time: 7900000
                7910  Test stimulus is: a=788322, b=92900
Data Matched. Golden RTL: 73235113800, Expected output: 73235113800, Time: 7930000
                7940  Test stimulus is: a=253226, b=148605
Data Matched. Golden RTL: 37630649730, Expected output: 37630649730, Time: 7960000
                7970  Test stimulus is: a=941913, b=238565
Data Matched. Golden RTL: 224707474845, Expected output: 224707474845, Time: 7990000
                8000  Test stimulus is: a=945133, b=201
Data Matched. Golden RTL: 189971733, Expected output: 189971733, Time: 8020000
                8030  Test stimulus is: a=969793, b=119215
Data Matched. Golden RTL: 115613872495, Expected output: 115613872495, Time: 8050000
                8060  Test stimulus is: a=466139, b=190669
Data Matched. Golden RTL: 88878256991, Expected output: 88878256991, Time: 8080000
                8090  Test stimulus is: a=237424, b=185350
Data Matched. Golden RTL: 44006538400, Expected output: 44006538400, Time: 8110000
                8120  Test stimulus is: a=532642, b=15805
Data Matched. Golden RTL: 8418406810, Expected output: 8418406810, Time: 8140000
                8150  Test stimulus is: a=384618, b=83932
Data Matched. Golden RTL: 32281757976, Expected output: 32281757976, Time: 8170000
                8180  Test stimulus is: a=810576, b=193659
Data Matched. Golden RTL: 156975337584, Expected output: 156975337584, Time: 8200000
                8210  Test stimulus is: a=874533, b=230520
Data Matched. Golden RTL: 201597347160, Expected output: 201597347160, Time: 8230000
                8240  Test stimulus is: a=756214, b=249436
Data Matched. Golden RTL: 188626995304, Expected output: 188626995304, Time: 8260000
                8270  Test stimulus is: a=826147, b=240505
Data Matched. Golden RTL: 198692484235, Expected output: 198692484235, Time: 8290000
                8300  Test stimulus is: a=394696, b=83643
Data Matched. Golden RTL: 33013557528, Expected output: 33013557528, Time: 8320000
                8330  Test stimulus is: a=847374, b=234611
Data Matched. Golden RTL: 198803261514, Expected output: 198803261514, Time: 8350000
                8360  Test stimulus is: a=66316, b=235726
Data Matched. Golden RTL: 15632405416, Expected output: 15632405416, Time: 8380000
                8390  Test stimulus is: a=680404, b=56409
Data Matched. Golden RTL: 38380909236, Expected output: 38380909236, Time: 8410000
                8420  Test stimulus is: a=159673, b=49331
Data Matched. Golden RTL: 7876828763, Expected output: 7876828763, Time: 8440000
                8450  Test stimulus is: a=1032180, b=57973
Data Matched. Golden RTL: 59838571140, Expected output: 59838571140, Time: 8470000
                8480  Test stimulus is: a=848140, b=31289
Data Matched. Golden RTL: 26537452460, Expected output: 26537452460, Time: 8500000
                8510  Test stimulus is: a=168706, b=48661
Data Matched. Golden RTL: 8209402666, Expected output: 8209402666, Time: 8530000
                8540  Test stimulus is: a=784645, b=17230
Data Matched. Golden RTL: 13519433350, Expected output: 13519433350, Time: 8560000
                8570  Test stimulus is: a=993538, b=86456
Data Matched. Golden RTL: 85897321328, Expected output: 85897321328, Time: 8590000
                8600  Test stimulus is: a=1028616, b=217997
Data Matched. Golden RTL: 224235202152, Expected output: 224235202152, Time: 8620000
                8630  Test stimulus is: a=298671, b=209384
Data Matched. Golden RTL: 62536928664, Expected output: 62536928664, Time: 8650000
                8660  Test stimulus is: a=592272, b=175093
Data Matched. Golden RTL: 103702681296, Expected output: 103702681296, Time: 8680000
                8690  Test stimulus is: a=36940, b=179579
Data Matched. Golden RTL: 6633648260, Expected output: 6633648260, Time: 8710000
                8720  Test stimulus is: a=370240, b=66341
Data Matched. Golden RTL: 24562091840, Expected output: 24562091840, Time: 8740000
                8750  Test stimulus is: a=767501, b=4208
Data Matched. Golden RTL: 3229644208, Expected output: 3229644208, Time: 8770000
                8780  Test stimulus is: a=784685, b=186409
Data Matched. Golden RTL: 146272346165, Expected output: 146272346165, Time: 8800000
                8810  Test stimulus is: a=348604, b=198704
Data Matched. Golden RTL: 69269009216, Expected output: 69269009216, Time: 8830000
                8840  Test stimulus is: a=470464, b=158032
Data Matched. Golden RTL: 74348366848, Expected output: 74348366848, Time: 8860000
                8870  Test stimulus is: a=1010337, b=212813
Data Matched. Golden RTL: 215012847981, Expected output: 215012847981, Time: 8890000
                8900  Test stimulus is: a=208629, b=241653
Data Matched. Golden RTL: 50415823737, Expected output: 50415823737, Time: 8920000
                8930  Test stimulus is: a=707677, b=4756
Data Matched. Golden RTL: 3365711812, Expected output: 3365711812, Time: 8950000
                8960  Test stimulus is: a=566890, b=26044
Data Matched. Golden RTL: 14764083160, Expected output: 14764083160, Time: 8980000
                8990  Test stimulus is: a=198840, b=40094
Data Matched. Golden RTL: 7972290960, Expected output: 7972290960, Time: 9010000
                9020  Test stimulus is: a=591610, b=2886
Data Matched. Golden RTL: 1707386460, Expected output: 1707386460, Time: 9040000
                9050  Test stimulus is: a=680967, b=244883
Data Matched. Golden RTL: 166757241861, Expected output: 166757241861, Time: 9070000
                9080  Test stimulus is: a=685141, b=252855
Data Matched. Golden RTL: 173241327555, Expected output: 173241327555, Time: 9100000
                9110  Test stimulus is: a=389445, b=2659
Data Matched. Golden RTL: 1035534255, Expected output: 1035534255, Time: 9130000
                9140  Test stimulus is: a=254041, b=183846
Data Matched. Golden RTL: 46704421686, Expected output: 46704421686, Time: 9160000
                9170  Test stimulus is: a=620136, b=255006
Data Matched. Golden RTL: 158138400816, Expected output: 158138400816, Time: 9190000
                9200  Test stimulus is: a=586896, b=107866
Data Matched. Golden RTL: 63306123936, Expected output: 63306123936, Time: 9220000
                9230  Test stimulus is: a=230684, b=92089
Data Matched. Golden RTL: 21243458876, Expected output: 21243458876, Time: 9250000
                9260  Test stimulus is: a=401323, b=186832
Data Matched. Golden RTL: 74979978736, Expected output: 74979978736, Time: 9280000
                9290  Test stimulus is: a=615791, b=159192
Data Matched. Golden RTL: 98029000872, Expected output: 98029000872, Time: 9310000
                9320  Test stimulus is: a=821317, b=173965
Data Matched. Golden RTL: 142880411905, Expected output: 142880411905, Time: 9340000
                9350  Test stimulus is: a=205707, b=37372
Data Matched. Golden RTL: 7687682004, Expected output: 7687682004, Time: 9370000
                9380  Test stimulus is: a=925660, b=199332
Data Matched. Golden RTL: 184513659120, Expected output: 184513659120, Time: 9400000
                9410  Test stimulus is: a=494873, b=78757
Data Matched. Golden RTL: 38974712861, Expected output: 38974712861, Time: 9430000
                9440  Test stimulus is: a=626238, b=246003
Data Matched. Golden RTL: 154056426714, Expected output: 154056426714, Time: 9460000
                9470  Test stimulus is: a=535640, b=93124
Data Matched. Golden RTL: 49880939360, Expected output: 49880939360, Time: 9490000
                9500  Test stimulus is: a=410460, b=148742
Data Matched. Golden RTL: 61052641320, Expected output: 61052641320, Time: 9520000
                9530  Test stimulus is: a=872602, b=137496
Data Matched. Golden RTL: 119979284592, Expected output: 119979284592, Time: 9550000
                9560  Test stimulus is: a=26309, b=119210
Data Matched. Golden RTL: 3136295890, Expected output: 3136295890, Time: 9580000
                9590  Test stimulus is: a=131866, b=251331
Data Matched. Golden RTL: 33142013646, Expected output: 33142013646, Time: 9610000
                9620  Test stimulus is: a=321970, b=221964
Data Matched. Golden RTL: 71465749080, Expected output: 71465749080, Time: 9640000
                9650  Test stimulus is: a=3817, b=196035
Data Matched. Golden RTL: 748265595, Expected output: 748265595, Time: 9670000
                9680  Test stimulus is: a=881643, b=113144
Data Matched. Golden RTL: 99752615592, Expected output: 99752615592, Time: 9700000
                9710  Test stimulus is: a=787442, b=241033
Data Matched. Golden RTL: 189799507586, Expected output: 189799507586, Time: 9730000
                9740  Test stimulus is: a=815983, b=84763
Data Matched. Golden RTL: 69165167029, Expected output: 69165167029, Time: 9760000
                9770  Test stimulus is: a=75949, b=115048
Data Matched. Golden RTL: 8737780552, Expected output: 8737780552, Time: 9790000
                9800  Test stimulus is: a=594469, b=22479
Data Matched. Golden RTL: 13363068651, Expected output: 13363068651, Time: 9820000
                9830  Test stimulus is: a=888235, b=53787
Data Matched. Golden RTL: 47775495945, Expected output: 47775495945, Time: 9850000
                9860  Test stimulus is: a=736896, b=186717
Data Matched. Golden RTL: 137591010432, Expected output: 137591010432, Time: 9880000
                9890  Test stimulus is: a=916866, b=16900
Data Matched. Golden RTL: 15495035400, Expected output: 15495035400, Time: 9910000
                9920  Test stimulus is: a=501079, b=166710
Data Matched. Golden RTL: 83534880090, Expected output: 83534880090, Time: 9940000
                9950  Test stimulus is: a=656178, b=206969
Data Matched. Golden RTL: 135808504482, Expected output: 135808504482, Time: 9970000
                9980  Test stimulus is: a=765668, b=191510
Data Matched. Golden RTL: 146633078680, Expected output: 146633078680, Time: 10000000
               10010  Test stimulus is: a=1043626, b=26048
Data Matched. Golden RTL: 27184370048, Expected output: 27184370048, Time: 10030000
               10040  Test stimulus is: a=624686, b=79756
Data Matched. Golden RTL: 49822456616, Expected output: 49822456616, Time: 10060000
               10070  Test stimulus is: a=49777, b=167931
Data Matched. Golden RTL: 8359101387, Expected output: 8359101387, Time: 10090000
               10100  Test stimulus is: a=270780, b=26844
Data Matched. Golden RTL: 7268818320, Expected output: 7268818320, Time: 10120000
               10130  Test stimulus is: a=808727, b=1217
Data Matched. Golden RTL: 984220759, Expected output: 984220759, Time: 10150000
               10160  Test stimulus is: a=729579, b=80821
Data Matched. Golden RTL: 58965304359, Expected output: 58965304359, Time: 10180000
               10190  Test stimulus is: a=863881, b=189071
Data Matched. Golden RTL: 163334844551, Expected output: 163334844551, Time: 10210000
               10220  Test stimulus is: a=456383, b=142000
Data Matched. Golden RTL: 64806386000, Expected output: 64806386000, Time: 10240000
               10250  Test stimulus is: a=301779, b=66262
Data Matched. Golden RTL: 19996480098, Expected output: 19996480098, Time: 10270000
               10280  Test stimulus is: a=314498, b=226586
Data Matched. Golden RTL: 71260843828, Expected output: 71260843828, Time: 10300000
               10310  Test stimulus is: a=436081, b=1239
Data Matched. Golden RTL: 540304359, Expected output: 540304359, Time: 10330000
               10340  Test stimulus is: a=167438, b=201969
Data Matched. Golden RTL: 33817285422, Expected output: 33817285422, Time: 10360000
               10370  Test stimulus is: a=400845, b=82693
Data Matched. Golden RTL: 33147075585, Expected output: 33147075585, Time: 10390000
               10400  Test stimulus is: a=715548, b=51096
Data Matched. Golden RTL: 36561640608, Expected output: 36561640608, Time: 10420000
               10430  Test stimulus is: a=35052, b=120362
Data Matched. Golden RTL: 4218928824, Expected output: 4218928824, Time: 10450000
               10460  Test stimulus is: a=84581, b=132407
Data Matched. Golden RTL: 11199116467, Expected output: 11199116467, Time: 10480000
               10490  Test stimulus is: a=669187, b=171774
Data Matched. Golden RTL: 114948927738, Expected output: 114948927738, Time: 10510000
               10520  Test stimulus is: a=908541, b=134718
Data Matched. Golden RTL: 122396826438, Expected output: 122396826438, Time: 10540000
               10550  Test stimulus is: a=668904, b=14452
Data Matched. Golden RTL: 9667000608, Expected output: 9667000608, Time: 10570000
               10580  Test stimulus is: a=625072, b=121862
Data Matched. Golden RTL: 76172524064, Expected output: 76172524064, Time: 10600000
               10610  Test stimulus is: a=412946, b=195688
Data Matched. Golden RTL: 80808576848, Expected output: 80808576848, Time: 10630000
               10640  Test stimulus is: a=655557, b=12030
Data Matched. Golden RTL: 7886350710, Expected output: 7886350710, Time: 10660000
               10670  Test stimulus is: a=986422, b=199155
Data Matched. Golden RTL: 196450873410, Expected output: 196450873410, Time: 10690000
               10700  Test stimulus is: a=895995, b=97387
Data Matched. Golden RTL: 87258265065, Expected output: 87258265065, Time: 10720000
               10730  Test stimulus is: a=769815, b=13839
Data Matched. Golden RTL: 10653469785, Expected output: 10653469785, Time: 10750000
               10760  Test stimulus is: a=505364, b=1322
Data Matched. Golden RTL: 668091208, Expected output: 668091208, Time: 10780000
               10790  Test stimulus is: a=421542, b=141012
Data Matched. Golden RTL: 59442480504, Expected output: 59442480504, Time: 10810000
               10820  Test stimulus is: a=790731, b=246379
Data Matched. Golden RTL: 194819513049, Expected output: 194819513049, Time: 10840000
               10850  Test stimulus is: a=518916, b=13044
Data Matched. Golden RTL: 6768740304, Expected output: 6768740304, Time: 10870000
               10880  Test stimulus is: a=745869, b=159969
Data Matched. Golden RTL: 119315918061, Expected output: 119315918061, Time: 10900000
               10910  Test stimulus is: a=245125, b=95417
Data Matched. Golden RTL: 23389092125, Expected output: 23389092125, Time: 10930000
               10940  Test stimulus is: a=988873, b=233056
Data Matched. Golden RTL: 230462785888, Expected output: 230462785888, Time: 10960000
               10970  Test stimulus is: a=275014, b=52028
Data Matched. Golden RTL: 14308428392, Expected output: 14308428392, Time: 10990000
               11000  Test stimulus is: a=352055, b=21848
Data Matched. Golden RTL: 7691697640, Expected output: 7691697640, Time: 11020000
               11030  Test stimulus is: a=415603, b=53774
Data Matched. Golden RTL: 22348635722, Expected output: 22348635722, Time: 11050000
               11060  Test stimulus is: a=861148, b=246576
Data Matched. Golden RTL: 212338429248, Expected output: 212338429248, Time: 11080000
               11090  Test stimulus is: a=390608, b=255232
Data Matched. Golden RTL: 99695661056, Expected output: 99695661056, Time: 11110000
               11120  Test stimulus is: a=134979, b=168440
Data Matched. Golden RTL: 22735862760, Expected output: 22735862760, Time: 11140000
               11150  Test stimulus is: a=629409, b=8019
Data Matched. Golden RTL: 5047230771, Expected output: 5047230771, Time: 11170000
               11180  Test stimulus is: a=561048, b=212319
Data Matched. Golden RTL: 119121150312, Expected output: 119121150312, Time: 11200000
               11210  Test stimulus is: a=955015, b=219898
Data Matched. Golden RTL: 210005888470, Expected output: 210005888470, Time: 11230000
               11240  Test stimulus is: a=643373, b=131696
Data Matched. Golden RTL: 84729650608, Expected output: 84729650608, Time: 11260000
               11270  Test stimulus is: a=321643, b=210993
Data Matched. Golden RTL: 67864421499, Expected output: 67864421499, Time: 11290000
               11300  Test stimulus is: a=1032210, b=57100
Data Matched. Golden RTL: 58939191000, Expected output: 58939191000, Time: 11320000
               11330  Test stimulus is: a=748301, b=70421
Data Matched. Golden RTL: 52696104721, Expected output: 52696104721, Time: 11350000
               11360  Test stimulus is: a=67392, b=232852
Data Matched. Golden RTL: 15692361984, Expected output: 15692361984, Time: 11380000
               11390  Test stimulus is: a=762708, b=131712
Data Matched. Golden RTL: 100457796096, Expected output: 100457796096, Time: 11410000
               11420  Test stimulus is: a=857363, b=231107
Data Matched. Golden RTL: 198142590841, Expected output: 198142590841, Time: 11440000
               11450  Test stimulus is: a=384749, b=190172
Data Matched. Golden RTL: 73168486828, Expected output: 73168486828, Time: 11470000
               11480  Test stimulus is: a=528504, b=3367
Data Matched. Golden RTL: 1779472968, Expected output: 1779472968, Time: 11500000
               11510  Test stimulus is: a=861791, b=23331
Data Matched. Golden RTL: 20106445821, Expected output: 20106445821, Time: 11530000
               11540  Test stimulus is: a=453547, b=137016
Data Matched. Golden RTL: 62143195752, Expected output: 62143195752, Time: 11560000
               11570  Test stimulus is: a=216354, b=179657
Data Matched. Golden RTL: 38869510578, Expected output: 38869510578, Time: 11590000
               11600  Test stimulus is: a=740551, b=25218
Data Matched. Golden RTL: 18675215118, Expected output: 18675215118, Time: 11620000
               11630  Test stimulus is: a=317390, b=139975
Data Matched. Golden RTL: 44426665250, Expected output: 44426665250, Time: 11650000
               11660  Test stimulus is: a=1025060, b=225243
Data Matched. Golden RTL: 230887589580, Expected output: 230887589580, Time: 11680000
               11690  Test stimulus is: a=332808, b=159605
Data Matched. Golden RTL: 53117820840, Expected output: 53117820840, Time: 11710000
               11720  Test stimulus is: a=204213, b=94746
Data Matched. Golden RTL: 19348364898, Expected output: 19348364898, Time: 11740000
               11750  Test stimulus is: a=660280, b=211586
Data Matched. Golden RTL: 139706004080, Expected output: 139706004080, Time: 11770000
               11780  Test stimulus is: a=368728, b=158288
Data Matched. Golden RTL: 58365217664, Expected output: 58365217664, Time: 11800000
               11810  Test stimulus is: a=563875, b=254884
Data Matched. Golden RTL: 143722715500, Expected output: 143722715500, Time: 11830000
               11840  Test stimulus is: a=253797, b=6122
Data Matched. Golden RTL: 1553745234, Expected output: 1553745234, Time: 11860000
               11870  Test stimulus is: a=14598, b=229460
Data Matched. Golden RTL: 3349657080, Expected output: 3349657080, Time: 11890000
               11900  Test stimulus is: a=213083, b=127176
Data Matched. Golden RTL: 27099043608, Expected output: 27099043608, Time: 11920000
               11930  Test stimulus is: a=473416, b=62007
Data Matched. Golden RTL: 29355105912, Expected output: 29355105912, Time: 11950000
               11960  Test stimulus is: a=914424, b=78517
Data Matched. Golden RTL: 71797829208, Expected output: 71797829208, Time: 11980000
               11990  Test stimulus is: a=436561, b=185731
Data Matched. Golden RTL: 81082911091, Expected output: 81082911091, Time: 12010000
               12020  Test stimulus is: a=975771, b=56629
Data Matched. Golden RTL: 55256935959, Expected output: 55256935959, Time: 12040000
               12050  Test stimulus is: a=414640, b=230139
Data Matched. Golden RTL: 95424834960, Expected output: 95424834960, Time: 12070000
               12080  Test stimulus is: a=899919, b=108080
Data Matched. Golden RTL: 97263245520, Expected output: 97263245520, Time: 12100000
               12110  Test stimulus is: a=574488, b=71901
Data Matched. Golden RTL: 41306261688, Expected output: 41306261688, Time: 12130000
               12140  Test stimulus is: a=714822, b=135009
Data Matched. Golden RTL: 96507403398, Expected output: 96507403398, Time: 12160000
               12170  Test stimulus is: a=477273, b=95061
Data Matched. Golden RTL: 45370048653, Expected output: 45370048653, Time: 12190000
               12200  Test stimulus is: a=759599, b=151563
Data Matched. Golden RTL: 115127103237, Expected output: 115127103237, Time: 12220000
               12230  Test stimulus is: a=912094, b=142547
Data Matched. Golden RTL: 130016263418, Expected output: 130016263418, Time: 12250000
               12260  Test stimulus is: a=373032, b=27113
Data Matched. Golden RTL: 10114016616, Expected output: 10114016616, Time: 12280000
               12290  Test stimulus is: a=489816, b=41429
Data Matched. Golden RTL: 20292587064, Expected output: 20292587064, Time: 12310000
               12320  Test stimulus is: a=779715, b=5076
Data Matched. Golden RTL: 3957833340, Expected output: 3957833340, Time: 12340000
               12350  Test stimulus is: a=621988, b=126846
Data Matched. Golden RTL: 78896689848, Expected output: 78896689848, Time: 12370000
               12380  Test stimulus is: a=630230, b=182287
Data Matched. Golden RTL: 114882736010, Expected output: 114882736010, Time: 12400000
               12410  Test stimulus is: a=17539, b=192416
Data Matched. Golden RTL: 3374784224, Expected output: 3374784224, Time: 12430000
               12440  Test stimulus is: a=984194, b=248767
Data Matched. Golden RTL: 244834988798, Expected output: 244834988798, Time: 12460000
               12470  Test stimulus is: a=711493, b=15991
Data Matched. Golden RTL: 11377484563, Expected output: 11377484563, Time: 12490000
               12500  Test stimulus is: a=854853, b=4213
Data Matched. Golden RTL: 3601495689, Expected output: 3601495689, Time: 12520000
               12530  Test stimulus is: a=461560, b=146374
Data Matched. Golden RTL: 67560383440, Expected output: 67560383440, Time: 12550000
               12560  Test stimulus is: a=88428, b=153680
Data Matched. Golden RTL: 13589615040, Expected output: 13589615040, Time: 12580000
               12590  Test stimulus is: a=877361, b=65180
Data Matched. Golden RTL: 57186389980, Expected output: 57186389980, Time: 12610000
               12620  Test stimulus is: a=154812, b=204463
Data Matched. Golden RTL: 31653325956, Expected output: 31653325956, Time: 12640000
               12650  Test stimulus is: a=863246, b=26217
Data Matched. Golden RTL: 22631720382, Expected output: 22631720382, Time: 12670000
               12680  Test stimulus is: a=737458, b=40670
Data Matched. Golden RTL: 29992416860, Expected output: 29992416860, Time: 12700000
               12710  Test stimulus is: a=554117, b=4010
Data Matched. Golden RTL: 2222009170, Expected output: 2222009170, Time: 12730000
               12740  Test stimulus is: a=520488, b=185794
Data Matched. Golden RTL: 96703547472, Expected output: 96703547472, Time: 12760000
               12770  Test stimulus is: a=2458, b=217555
Data Matched. Golden RTL: 534750190, Expected output: 534750190, Time: 12790000
               12800  Test stimulus is: a=72378, b=228603
Data Matched. Golden RTL: 16545827934, Expected output: 16545827934, Time: 12820000
               12830  Test stimulus is: a=1012363, b=85442
Data Matched. Golden RTL: 86498319446, Expected output: 86498319446, Time: 12850000
               12860  Test stimulus is: a=534732, b=136049
Data Matched. Golden RTL: 72749753868, Expected output: 72749753868, Time: 12880000
               12890  Test stimulus is: a=590238, b=56161
Data Matched. Golden RTL: 33148356318, Expected output: 33148356318, Time: 12910000
               12920  Test stimulus is: a=215163, b=250047
Data Matched. Golden RTL: 53800862661, Expected output: 53800862661, Time: 12940000
               12950  Test stimulus is: a=113809, b=39104
Data Matched. Golden RTL: 4450387136, Expected output: 4450387136, Time: 12970000
               12980  Test stimulus is: a=615257, b=242814
Data Matched. Golden RTL: 149393013198, Expected output: 149393013198, Time: 13000000
               13010  Test stimulus is: a=881492, b=189009
Data Matched. Golden RTL: 166609921428, Expected output: 166609921428, Time: 13030000
               13040  Test stimulus is: a=927817, b=163303
Data Matched. Golden RTL: 151515299551, Expected output: 151515299551, Time: 13060000
               13070  Test stimulus is: a=700196, b=120195
Data Matched. Golden RTL: 84160058220, Expected output: 84160058220, Time: 13090000
               13100  Test stimulus is: a=917595, b=172473
Data Matched. Golden RTL: 158260362435, Expected output: 158260362435, Time: 13120000
               13130  Test stimulus is: a=966549, b=215671
Data Matched. Golden RTL: 208456589379, Expected output: 208456589379, Time: 13150000
               13160  Test stimulus is: a=662257, b=24550
Data Matched. Golden RTL: 16258409350, Expected output: 16258409350, Time: 13180000
               13190  Test stimulus is: a=110255, b=57604
Data Matched. Golden RTL: 6351129020, Expected output: 6351129020, Time: 13210000
               13220  Test stimulus is: a=286738, b=111612
Data Matched. Golden RTL: 32003401656, Expected output: 32003401656, Time: 13240000
               13250  Test stimulus is: a=673963, b=258244
Data Matched. Golden RTL: 174046900972, Expected output: 174046900972, Time: 13270000
               13280  Test stimulus is: a=753983, b=153282
Data Matched. Golden RTL: 115572022206, Expected output: 115572022206, Time: 13300000
               13310  Test stimulus is: a=661875, b=105306
Data Matched. Golden RTL: 69699408750, Expected output: 69699408750, Time: 13330000
               13340  Test stimulus is: a=451744, b=248574
Data Matched. Golden RTL: 112291813056, Expected output: 112291813056, Time: 13360000
               13370  Test stimulus is: a=617332, b=178107
Data Matched. Golden RTL: 109951150524, Expected output: 109951150524, Time: 13390000
               13400  Test stimulus is: a=179170, b=84194
Data Matched. Golden RTL: 15085038980, Expected output: 15085038980, Time: 13420000
               13430  Test stimulus is: a=216287, b=254616
Data Matched. Golden RTL: 55070130792, Expected output: 55070130792, Time: 13450000
               13460  Test stimulus is: a=781727, b=248592
Data Matched. Golden RTL: 194331078384, Expected output: 194331078384, Time: 13480000
               13490  Test stimulus is: a=100850, b=97213
Data Matched. Golden RTL: 9803931050, Expected output: 9803931050, Time: 13510000
               13520  Test stimulus is: a=796587, b=135092
Data Matched. Golden RTL: 107612531004, Expected output: 107612531004, Time: 13540000
               13550  Test stimulus is: a=568404, b=236425
Data Matched. Golden RTL: 134384915700, Expected output: 134384915700, Time: 13570000
               13580  Test stimulus is: a=381971, b=37292
Data Matched. Golden RTL: 14244462532, Expected output: 14244462532, Time: 13600000
               13610  Test stimulus is: a=262965, b=139067
Data Matched. Golden RTL: 36569753655, Expected output: 36569753655, Time: 13630000
               13640  Test stimulus is: a=9269, b=101679
Data Matched. Golden RTL: 942462651, Expected output: 942462651, Time: 13660000
               13670  Test stimulus is: a=104756, b=41557
Data Matched. Golden RTL: 4353345092, Expected output: 4353345092, Time: 13690000
               13700  Test stimulus is: a=197308, b=65266
Data Matched. Golden RTL: 12877503928, Expected output: 12877503928, Time: 13720000
               13730  Test stimulus is: a=931495, b=164033
Data Matched. Golden RTL: 152795919335, Expected output: 152795919335, Time: 13750000
               13760  Test stimulus is: a=202468, b=41537
Data Matched. Golden RTL: 8409913316, Expected output: 8409913316, Time: 13780000
               13790  Test stimulus is: a=93289, b=186618
Data Matched. Golden RTL: 17409406602, Expected output: 17409406602, Time: 13810000
               13820  Test stimulus is: a=905421, b=259071
Data Matched. Golden RTL: 234568323891, Expected output: 234568323891, Time: 13840000
               13850  Test stimulus is: a=624309, b=33512
Data Matched. Golden RTL: 20921843208, Expected output: 20921843208, Time: 13870000
               13880  Test stimulus is: a=351307, b=11794
Data Matched. Golden RTL: 4143314758, Expected output: 4143314758, Time: 13900000
               13910  Test stimulus is: a=495415, b=138670
Data Matched. Golden RTL: 68699198050, Expected output: 68699198050, Time: 13930000
               13940  Test stimulus is: a=828664, b=20000
Data Matched. Golden RTL: 16573280000, Expected output: 16573280000, Time: 13960000
               13970  Test stimulus is: a=741594, b=131618
Data Matched. Golden RTL: 97607119092, Expected output: 97607119092, Time: 13990000
               14000  Test stimulus is: a=218604, b=70186
Data Matched. Golden RTL: 15342940344, Expected output: 15342940344, Time: 14020000
               14030  Test stimulus is: a=1006458, b=151838
Data Matched. Golden RTL: 152818569804, Expected output: 152818569804, Time: 14050000
               14060  Test stimulus is: a=121577, b=62187
Data Matched. Golden RTL: 7560508899, Expected output: 7560508899, Time: 14080000
               14090  Test stimulus is: a=325387, b=57966
Data Matched. Golden RTL: 18861382842, Expected output: 18861382842, Time: 14110000
               14120  Test stimulus is: a=351838, b=11644
Data Matched. Golden RTL: 4096801672, Expected output: 4096801672, Time: 14140000
               14150  Test stimulus is: a=12613, b=218251
Data Matched. Golden RTL: 2752799863, Expected output: 2752799863, Time: 14170000
               14180  Test stimulus is: a=774930, b=48439
Data Matched. Golden RTL: 37536834270, Expected output: 37536834270, Time: 14200000
               14210  Test stimulus is: a=251523, b=196833
Data Matched. Golden RTL: 49508026659, Expected output: 49508026659, Time: 14230000
               14240  Test stimulus is: a=1040334, b=154698
Data Matched. Golden RTL: 160937589132, Expected output: 160937589132, Time: 14260000
               14270  Test stimulus is: a=881621, b=67533
Data Matched. Golden RTL: 59538510993, Expected output: 59538510993, Time: 14290000
               14300  Test stimulus is: a=323300, b=167156
Data Matched. Golden RTL: 54041534800, Expected output: 54041534800, Time: 14320000
               14330  Test stimulus is: a=87020, b=147226
Data Matched. Golden RTL: 12811606520, Expected output: 12811606520, Time: 14350000
               14360  Test stimulus is: a=208611, b=34028
Data Matched. Golden RTL: 7098615108, Expected output: 7098615108, Time: 14380000
               14390  Test stimulus is: a=426483, b=214829
Data Matched. Golden RTL: 91620916407, Expected output: 91620916407, Time: 14410000
               14420  Test stimulus is: a=232796, b=83421
Data Matched. Golden RTL: 19420075116, Expected output: 19420075116, Time: 14440000
               14450  Test stimulus is: a=182508, b=31375
Data Matched. Golden RTL: 5726188500, Expected output: 5726188500, Time: 14470000
               14480  Test stimulus is: a=766975, b=230776
Data Matched. Golden RTL: 176999422600, Expected output: 176999422600, Time: 14500000
               14510  Test stimulus is: a=440747, b=128807
Data Matched. Golden RTL: 56771298829, Expected output: 56771298829, Time: 14530000
               14540  Test stimulus is: a=659451, b=246547
Data Matched. Golden RTL: 162585665697, Expected output: 162585665697, Time: 14560000
               14570  Test stimulus is: a=629516, b=235451
Data Matched. Golden RTL: 148220171716, Expected output: 148220171716, Time: 14590000
               14600  Test stimulus is: a=117478, b=14921
Data Matched. Golden RTL: 1752889238, Expected output: 1752889238, Time: 14620000
               14630  Test stimulus is: a=359274, b=62986
Data Matched. Golden RTL: 22629232164, Expected output: 22629232164, Time: 14650000
               14660  Test stimulus is: a=447000, b=59798
Data Matched. Golden RTL: 26729706000, Expected output: 26729706000, Time: 14680000
               14690  Test stimulus is: a=206345, b=94510
Data Matched. Golden RTL: 19501665950, Expected output: 19501665950, Time: 14710000
               14720  Test stimulus is: a=644285, b=231782
Data Matched. Golden RTL: 149333665870, Expected output: 149333665870, Time: 14740000
               14750  Test stimulus is: a=403574, b=9589
Data Matched. Golden RTL: 3869871086, Expected output: 3869871086, Time: 14770000
               14780  Test stimulus is: a=277135, b=234901
Data Matched. Golden RTL: 65099288635, Expected output: 65099288635, Time: 14800000
               14810  Test stimulus is: a=576891, b=256636
Data Matched. Golden RTL: 148050998676, Expected output: 148050998676, Time: 14830000
               14840  Test stimulus is: a=274543, b=150729
Data Matched. Golden RTL: 41381591847, Expected output: 41381591847, Time: 14860000
               14870  Test stimulus is: a=532681, b=221620
Data Matched. Golden RTL: 118052763220, Expected output: 118052763220, Time: 14890000
               14900  Test stimulus is: a=566746, b=174253
Data Matched. Golden RTL: 98757190738, Expected output: 98757190738, Time: 14920000
               14930  Test stimulus is: a=1044959, b=58125
Data Matched. Golden RTL: 60738241875, Expected output: 60738241875, Time: 14950000
               14960  Test stimulus is: a=868720, b=92035
Data Matched. Golden RTL: 79952645200, Expected output: 79952645200, Time: 14980000
               14990  Test stimulus is: a=443473, b=167172
Data Matched. Golden RTL: 74136268356, Expected output: 74136268356, Time: 15010000
               15020  Test stimulus is: a=422528, b=66809
Data Matched. Golden RTL: 28228673152, Expected output: 28228673152, Time: 15040000
               15050  Test stimulus is: a=650502, b=146122
Data Matched. Golden RTL: 95052653244, Expected output: 95052653244, Time: 15070000
               15080  Test stimulus is: a=877791, b=113609
Data Matched. Golden RTL: 99724957719, Expected output: 99724957719, Time: 15100000
               15110  Test stimulus is: a=619908, b=100528
Data Matched. Golden RTL: 62318111424, Expected output: 62318111424, Time: 15130000
               15140  Test stimulus is: a=787433, b=99600
Data Matched. Golden RTL: 78428326800, Expected output: 78428326800, Time: 15160000
               15170  Test stimulus is: a=271838, b=118956
Data Matched. Golden RTL: 32336761128, Expected output: 32336761128, Time: 15190000
               15200  Test stimulus is: a=588553, b=9175
Data Matched. Golden RTL: 5399973775, Expected output: 5399973775, Time: 15220000
               15230  Test stimulus is: a=233313, b=12813
Data Matched. Golden RTL: 2989439469, Expected output: 2989439469, Time: 15250000
               15260  Test stimulus is: a=243601, b=200403
Data Matched. Golden RTL: 48818371203, Expected output: 48818371203, Time: 15280000
               15290  Test stimulus is: a=522650, b=100143
Data Matched. Golden RTL: 52339738950, Expected output: 52339738950, Time: 15310000
               15320  Test stimulus is: a=25422, b=99255
Data Matched. Golden RTL: 2523260610, Expected output: 2523260610, Time: 15340000
               15350  Test stimulus is: a=291526, b=158557
Data Matched. Golden RTL: 46223487982, Expected output: 46223487982, Time: 15370000
               15380  Test stimulus is: a=257180, b=32559
Data Matched. Golden RTL: 8373523620, Expected output: 8373523620, Time: 15400000
               15410  Test stimulus is: a=706116, b=211611
Data Matched. Golden RTL: 149421912876, Expected output: 149421912876, Time: 15430000
               15440  Test stimulus is: a=98, b=179177
Data Matched. Golden RTL: 17559346, Expected output: 17559346, Time: 15460000
               15470  Test stimulus is: a=492334, b=4749
Data Matched. Golden RTL: 2338094166, Expected output: 2338094166, Time: 15490000
               15500  Test stimulus is: a=985030, b=46250
Data Matched. Golden RTL: 45557637500, Expected output: 45557637500, Time: 15520000
               15530  Test stimulus is: a=913568, b=53047
Data Matched. Golden RTL: 48462041696, Expected output: 48462041696, Time: 15550000
               15560  Test stimulus is: a=12016, b=43240
Data Matched. Golden RTL: 519571840, Expected output: 519571840, Time: 15580000
               15590  Test stimulus is: a=269517, b=68049
Data Matched. Golden RTL: 18340362333, Expected output: 18340362333, Time: 15610000
               15620  Test stimulus is: a=222139, b=168671
Data Matched. Golden RTL: 37468407269, Expected output: 37468407269, Time: 15640000
               15650  Test stimulus is: a=972157, b=8536
Data Matched. Golden RTL: 8298332152, Expected output: 8298332152, Time: 15670000
               15680  Test stimulus is: a=348319, b=12183
Data Matched. Golden RTL: 4243570377, Expected output: 4243570377, Time: 15700000
               15710  Test stimulus is: a=893446, b=77353
Data Matched. Golden RTL: 69110728438, Expected output: 69110728438, Time: 15730000
               15740  Test stimulus is: a=746436, b=63191
Data Matched. Golden RTL: 47168037276, Expected output: 47168037276, Time: 15760000
               15770  Test stimulus is: a=447581, b=201549
Data Matched. Golden RTL: 90209502969, Expected output: 90209502969, Time: 15790000
               15800  Test stimulus is: a=1034099, b=141951
Data Matched. Golden RTL: 146791387149, Expected output: 146791387149, Time: 15820000
               15830  Test stimulus is: a=226382, b=26041
Data Matched. Golden RTL: 5895213662, Expected output: 5895213662, Time: 15850000
               15860  Test stimulus is: a=877792, b=180793
Data Matched. Golden RTL: 158698649056, Expected output: 158698649056, Time: 15880000
               15890  Test stimulus is: a=741249, b=230193
Data Matched. Golden RTL: 170630331057, Expected output: 170630331057, Time: 15910000
               15920  Test stimulus is: a=782223, b=228862
Data Matched. Golden RTL: 179021120226, Expected output: 179021120226, Time: 15940000
               15950  Test stimulus is: a=61533, b=165903
Data Matched. Golden RTL: 10208509299, Expected output: 10208509299, Time: 15970000
               15980  Test stimulus is: a=772915, b=185705
Data Matched. Golden RTL: 143534180075, Expected output: 143534180075, Time: 16000000
               16010  Test stimulus is: a=894294, b=217754
Data Matched. Golden RTL: 194736095676, Expected output: 194736095676, Time: 16030000
               16040  Test stimulus is: a=141660, b=67401
Data Matched. Golden RTL: 9548025660, Expected output: 9548025660, Time: 16060000
               16070  Test stimulus is: a=882643, b=227898
Data Matched. Golden RTL: 201152574414, Expected output: 201152574414, Time: 16090000
               16100  Test stimulus is: a=325080, b=3704
Data Matched. Golden RTL: 1204096320, Expected output: 1204096320, Time: 16120000
               16130  Test stimulus is: a=734521, b=24613
Data Matched. Golden RTL: 18078765373, Expected output: 18078765373, Time: 16150000
               16160  Test stimulus is: a=448009, b=239702
Data Matched. Golden RTL: 107388653318, Expected output: 107388653318, Time: 16180000
               16190  Test stimulus is: a=813100, b=203987
Data Matched. Golden RTL: 165861829700, Expected output: 165861829700, Time: 16210000
               16220  Test stimulus is: a=212762, b=86272
Data Matched. Golden RTL: 18355403264, Expected output: 18355403264, Time: 16240000
               16250  Test stimulus is: a=876460, b=36584
Data Matched. Golden RTL: 32064412640, Expected output: 32064412640, Time: 16270000
               16280  Test stimulus is: a=677996, b=16544
Data Matched. Golden RTL: 11216765824, Expected output: 11216765824, Time: 16300000
               16310  Test stimulus is: a=861469, b=85969
Data Matched. Golden RTL: 74059628461, Expected output: 74059628461, Time: 16330000
               16340  Test stimulus is: a=855808, b=96474
Data Matched. Golden RTL: 82563220992, Expected output: 82563220992, Time: 16360000
               16370  Test stimulus is: a=624600, b=113600
Data Matched. Golden RTL: 70954560000, Expected output: 70954560000, Time: 16390000
               16400  Test stimulus is: a=592972, b=241873
Data Matched. Golden RTL: 143423916556, Expected output: 143423916556, Time: 16420000
               16430  Test stimulus is: a=724049, b=126545
Data Matched. Golden RTL: 91624780705, Expected output: 91624780705, Time: 16450000
               16460  Test stimulus is: a=310853, b=223155
Data Matched. Golden RTL: 69368401215, Expected output: 69368401215, Time: 16480000
               16490  Test stimulus is: a=67198, b=116352
Data Matched. Golden RTL: 7818621696, Expected output: 7818621696, Time: 16510000
               16520  Test stimulus is: a=742396, b=186184
Data Matched. Golden RTL: 138222256864, Expected output: 138222256864, Time: 16540000
               16550  Test stimulus is: a=884865, b=56369
Data Matched. Golden RTL: 49878955185, Expected output: 49878955185, Time: 16570000
               16580  Test stimulus is: a=570791, b=130435
Data Matched. Golden RTL: 74451124085, Expected output: 74451124085, Time: 16600000
               16610  Test stimulus is: a=82495, b=168192
Data Matched. Golden RTL: 13874999040, Expected output: 13874999040, Time: 16630000
               16640  Test stimulus is: a=363620, b=168830
Data Matched. Golden RTL: 61389964600, Expected output: 61389964600, Time: 16660000
               16670  Test stimulus is: a=516081, b=129934
Data Matched. Golden RTL: 67056468654, Expected output: 67056468654, Time: 16690000
               16700  Test stimulus is: a=216478, b=6632
Data Matched. Golden RTL: 1435682096, Expected output: 1435682096, Time: 16720000
               16730  Test stimulus is: a=236361, b=129546
Data Matched. Golden RTL: 30619622106, Expected output: 30619622106, Time: 16750000
               16760  Test stimulus is: a=531295, b=247889
Data Matched. Golden RTL: 131702186255, Expected output: 131702186255, Time: 16780000
               16790  Test stimulus is: a=624201, b=75813
Data Matched. Golden RTL: 47322550413, Expected output: 47322550413, Time: 16810000
               16820  Test stimulus is: a=714348, b=40024
Data Matched. Golden RTL: 28591064352, Expected output: 28591064352, Time: 16840000
               16850  Test stimulus is: a=879710, b=123439
Data Matched. Golden RTL: 108590522690, Expected output: 108590522690, Time: 16870000
               16880  Test stimulus is: a=1006211, b=217895
Data Matched. Golden RTL: 219248345845, Expected output: 219248345845, Time: 16900000
               16910  Test stimulus is: a=908244, b=148628
Data Matched. Golden RTL: 134990489232, Expected output: 134990489232, Time: 16930000
               16940  Test stimulus is: a=124050, b=157500
Data Matched. Golden RTL: 19537875000, Expected output: 19537875000, Time: 16960000
               16970  Test stimulus is: a=6982, b=10863
Data Matched. Golden RTL: 75845466, Expected output: 75845466, Time: 16990000
               17000  Test stimulus is: a=241217, b=136695
Data Matched. Golden RTL: 32973157815, Expected output: 32973157815, Time: 17020000
               17030  Test stimulus is: a=800790, b=77682
Data Matched. Golden RTL: 62206968780, Expected output: 62206968780, Time: 17050000
               17060  Test stimulus is: a=435618, b=23011
Data Matched. Golden RTL: 10024005798, Expected output: 10024005798, Time: 17080000
               17090  Test stimulus is: a=590482, b=176331
Data Matched. Golden RTL: 104120281542, Expected output: 104120281542, Time: 17110000
               17120  Test stimulus is: a=619880, b=60977
Data Matched. Golden RTL: 37798422760, Expected output: 37798422760, Time: 17140000
               17150  Test stimulus is: a=525259, b=116821
Data Matched. Golden RTL: 61361281639, Expected output: 61361281639, Time: 17170000
               17180  Test stimulus is: a=231793, b=86878
Data Matched. Golden RTL: 20137712254, Expected output: 20137712254, Time: 17200000
               17210  Test stimulus is: a=100045, b=218805
Data Matched. Golden RTL: 21890346225, Expected output: 21890346225, Time: 17230000
               17240  Test stimulus is: a=68872, b=48770
Data Matched. Golden RTL: 3358887440, Expected output: 3358887440, Time: 17260000
               17270  Test stimulus is: a=38975, b=258736
Data Matched. Golden RTL: 10084235600, Expected output: 10084235600, Time: 17290000
               17300  Test stimulus is: a=978860, b=12338
Data Matched. Golden RTL: 12077174680, Expected output: 12077174680, Time: 17320000
               17330  Test stimulus is: a=984325, b=260958
Data Matched. Golden RTL: 256867483350, Expected output: 256867483350, Time: 17350000
               17360  Test stimulus is: a=448696, b=157565
Data Matched. Golden RTL: 70698785240, Expected output: 70698785240, Time: 17380000
               17390  Test stimulus is: a=88074, b=232077
Data Matched. Golden RTL: 20439949698, Expected output: 20439949698, Time: 17410000
               17420  Test stimulus is: a=735689, b=252145
Data Matched. Golden RTL: 185500302905, Expected output: 185500302905, Time: 17440000
               17450  Test stimulus is: a=188084, b=163813
Data Matched. Golden RTL: 30810604292, Expected output: 30810604292, Time: 17470000
               17480  Test stimulus is: a=211252, b=181539
Data Matched. Golden RTL: 38350476828, Expected output: 38350476828, Time: 17500000
               17510  Test stimulus is: a=107309, b=28977
Data Matched. Golden RTL: 3109492893, Expected output: 3109492893, Time: 17530000
               17540  Test stimulus is: a=443742, b=206772
Data Matched. Golden RTL: 91753420824, Expected output: 91753420824, Time: 17560000
               17570  Test stimulus is: a=684814, b=49508
Data Matched. Golden RTL: 33903771512, Expected output: 33903771512, Time: 17590000
               17600  Test stimulus is: a=691044, b=178504
Data Matched. Golden RTL: 123354118176, Expected output: 123354118176, Time: 17620000
               17630  Test stimulus is: a=317578, b=165787
Data Matched. Golden RTL: 52650303886, Expected output: 52650303886, Time: 17650000
               17660  Test stimulus is: a=783565, b=64107
Data Matched. Golden RTL: 50232001455, Expected output: 50232001455, Time: 17680000
               17690  Test stimulus is: a=992171, b=41699
Data Matched. Golden RTL: 41372538529, Expected output: 41372538529, Time: 17710000
               17720  Test stimulus is: a=864189, b=206041
Data Matched. Golden RTL: 178058365749, Expected output: 178058365749, Time: 17740000
               17750  Test stimulus is: a=678082, b=109792
Data Matched. Golden RTL: 74447978944, Expected output: 74447978944, Time: 17770000
               17780  Test stimulus is: a=75359, b=13853
Data Matched. Golden RTL: 1043948227, Expected output: 1043948227, Time: 17800000
               17810  Test stimulus is: a=412819, b=806
Data Matched. Golden RTL: 332732114, Expected output: 332732114, Time: 17830000
               17840  Test stimulus is: a=493061, b=59401
Data Matched. Golden RTL: 29288316461, Expected output: 29288316461, Time: 17860000
               17870  Test stimulus is: a=885868, b=114795
Data Matched. Golden RTL: 101693217060, Expected output: 101693217060, Time: 17890000
               17900  Test stimulus is: a=572848, b=243959
Data Matched. Golden RTL: 139751425232, Expected output: 139751425232, Time: 17920000
               17930  Test stimulus is: a=86437, b=49239
Data Matched. Golden RTL: 4256071443, Expected output: 4256071443, Time: 17950000
               17960  Test stimulus is: a=127862, b=58191
Data Matched. Golden RTL: 7440417642, Expected output: 7440417642, Time: 17980000
               17990  Test stimulus is: a=376244, b=172573
Data Matched. Golden RTL: 64929555812, Expected output: 64929555812, Time: 18010000
               18020  Test stimulus is: a=71047, b=156486
Data Matched. Golden RTL: 11117860842, Expected output: 11117860842, Time: 18040000
               18050  Test stimulus is: a=889702, b=49566
Data Matched. Golden RTL: 44098969332, Expected output: 44098969332, Time: 18070000


***Random Functionality Tests with random inputs for z_out = 0 + a*b are ended***



**** All Comparison Matched ***
Simulation Passed
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/./sim/co_sim_tb/co_sim_accum_output_registered_iverilog.v:141: $finish called at 18070000 (1ps)
INFO: SGT: Gate simulation for design: accum_output_registered_iverilog had ended
INFO: PAC: ##################################################
INFO: PAC: Packing for design: accum_output_registered_iverilog
INFO: PAC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/synthesis/accum_output_registered_iverilog_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accum_output_registered_iverilog_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accum_output_registered_iverilog --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/placement/accum_output_registered_iverilog_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/routing/accum_output_registered_iverilog_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/synthesis/accum_output_registered_iverilog_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accum_output_registered_iverilog_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accum_output_registered_iverilog --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/placement/accum_output_registered_iverilog_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/routing/accum_output_registered_iverilog_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml
Circuit name: accum_output_registered_iverilog_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.08 seconds (max_rss 12.5 MiB, delta_rss +2.9 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/placement/accum_output_registered_iverilog_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/routing/accum_output_registered_iverilog_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.05 seconds (max_rss 18.2 MiB, delta_rss +5.7 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/synthesis/accum_output_registered_iverilog_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +1.1 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 81
    .input               :      40
    .output              :      38
    0-LUT                :       2
    RS_DSP_MULTACC_REGOUT:       1
  Nets  : 80
    Avg Fanout:     1.2
    Max Fanout:    11.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 173
  Timing Graph Edges: 174
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 19.6 MiB, delta_rss +0.3 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 1 pins (0.6%), 1 blocks (1.2%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.7 MiB, delta_rss +0.1 MiB)
# Packing
Begin packing '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/synthesis/accum_output_registered_iverilog_post_synth.eblif'.

After removing unused inputs...
	total blocks: 81, total nets: 80, total inputs: 40, total outputs: 38
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
     3/81        3%                            2   106 x 70    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
     6/81        7%                            5   106 x 70    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
     9/81       11%                            8   106 x 70    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    12/81       14%                           11   106 x 70    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    15/81       18%                           14   106 x 70    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    18/81       22%                           17   106 x 70    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    21/81       25%                           20   106 x 70    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    24/81       29%                           23   106 x 70    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    27/81       33%                           26   106 x 70    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    30/81       37%                           29   106 x 70    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    33/81       40%                           32   106 x 70    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    36/81       44%                           35   106 x 70    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    39/81       48%                           38   106 x 70    
Successfully packed Logic Block [0]
Successfully packed Logic Block [1]
    42/81       51%                           40   106 x 70    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    45/81       55%                           43   106 x 70    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    48/81       59%                           46   106 x 70    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    51/81       62%                           49   106 x 70    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    54/81       66%                           52   106 x 70    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    57/81       70%                           55   106 x 70    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    60/81       74%                           58   106 x 70    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    63/81       77%                           61   106 x 70    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    66/81       81%                           64   106 x 70    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    69/81       85%                           67   106 x 70    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    72/81       88%                           70   106 x 70    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    75/81       92%                           73   106 x 70    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    78/81       96%                           76   106 x 70    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    81/81      100%                           79   106 x 70    
Successfully packed Logic Block [0]

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 1
  LEs used for logic and registers    : 0
  LEs used for logic only             : 1
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.000442892 sec
Full Max Req/Worst Slack updates 1 in 1.1605e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000316875 sec
FPGA sized to 106 x 70 (castor104x68_heterogeneous)
Device Utilization: 0.00 (target 1.00)
	Block Utilization: 0.00 Type: io
	Block Utilization: 0.00 Type: clb
	Block Utilization: 0.01 Type: dsp

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         78                               0.487179                     0.512821   
       clb          1                                      0                            2   
       dsp          1                                     48                           38   
      bram          0                                      0                            0   
Absorbed logical nets 0 out of 80 nets, 80 nets not absorbed.

Netlist conversion complete.

# Packing took 0.03 seconds (max_rss 21.7 MiB, delta_rss +1.9 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.06 seconds (max_rss 59.5 MiB, delta_rss +37.8 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 80
Netlist num_blocks: 80
Netlist EMPTY blocks: 0.
Netlist io blocks: 78.
Netlist clb blocks: 1.
Netlist dsp blocks: 1.
Netlist bram blocks: 0.
Netlist inputs pins: 40
Netlist output pins: 38

Pb types usage...
  io                         : 78
   io_output                 : 38
    outpad                   : 38
   io_input                  : 40
    inpad                    : 40
  clb                        : 1
   clb_lr                    : 1
    fle                      : 1
     ble5                    : 2
      lut5                   : 2
       lut                   : 2
  dsp                        : 1
   dsp_lr                    : 1
    RS_DSP_MULTACC_REGOUT    : 1

# Create Device
## Build Device Grid
FPGA sized to 106 x 70: 7420 grid tiles (castor104x68_heterogeneous)

Resource usage...
	Netlist
		78	blocks of type: io
	Architecture
		7344	blocks of type: io_top
		4896	blocks of type: io_right
		7344	blocks of type: io_bottom
		4896	blocks of type: io_left
	Netlist
		1	blocks of type: clb
	Architecture
		5676	blocks of type: clb
	Netlist
		1	blocks of type: dsp
	Architecture
		176	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		176	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.01 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 59.6 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 35.26 seconds (max_rss 1092.6 MiB, delta_rss +1033.1 MiB)
  RR Graph Nodes: 2990612
  RR Graph Edges: 15228438
# Create Device took 36.77 seconds (max_rss 1092.6 MiB, delta_rss +1033.1 MiB)


Flow timing analysis took 0.00300731 seconds (0.00246843 STA, 0.000538873 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 37.87 seconds (max_rss 1092.6 MiB)
INFO: PAC: Design accum_output_registered_iverilog is packed
INFO: Warning: Global placement is disabled
INFO: PLC: ##################################################
INFO: PLC: Placement for design: accum_output_registered_iverilog
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/Gemini_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/synthesis/accum_output_registered_iverilog_post_synth.blif --output accum_output_registered_iverilog_pin_loc.place --assign_unconstrained_pins in_define_order

pin_c WARNING: blif file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/synthesis/accum_output_registered_iverilog_post_synth.blif does not exist

pin_c INFO: using eblif file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/synthesis/accum_output_registered_iverilog_post_synth.eblif
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/synthesis/accum_output_registered_iverilog_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accum_output_registered_iverilog_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accum_output_registered_iverilog --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/placement/accum_output_registered_iverilog_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/routing/accum_output_registered_iverilog_post_synth.route --place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/synthesis/accum_output_registered_iverilog_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accum_output_registered_iverilog_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accum_output_registered_iverilog --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/placement/accum_output_registered_iverilog_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/routing/accum_output_registered_iverilog_post_synth.route --place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml
Circuit name: accum_output_registered_iverilog_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 12.5 MiB, delta_rss +2.9 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/placement/accum_output_registered_iverilog_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/routing/accum_output_registered_iverilog_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: accum_output_registered_iverilog_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +5.7 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/synthesis/accum_output_registered_iverilog_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.4 MiB, delta_rss +1.1 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 81
    .input               :      40
    .output              :      38
    0-LUT                :       2
    RS_DSP_MULTACC_REGOUT:       1
  Nets  : 80
    Avg Fanout:     1.2
    Max Fanout:    11.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 173
  Timing Graph Edges: 174
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 19.6 MiB, delta_rss +0.3 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 1 pins (0.6%), 1 blocks (1.2%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.7 MiB, delta_rss +0.1 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.04 seconds).
# Load packing took 0.05 seconds (max_rss 58.2 MiB, delta_rss +38.5 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 80
Netlist num_blocks: 80
Netlist EMPTY blocks: 0.
Netlist io blocks: 78.
Netlist clb blocks: 1.
Netlist dsp blocks: 1.
Netlist bram blocks: 0.
Netlist inputs pins: 40
Netlist output pins: 38

Pb types usage...
  io                         : 78
   io_output                 : 38
    outpad                   : 38
   io_input                  : 40
    inpad                    : 40
  clb                        : 1
   clb_lr                    : 1
    fle                      : 1
     ble5                    : 2
      lut5                   : 2
       lut                   : 2
  dsp                        : 1
   dsp_lr                    : 1
    RS_DSP_MULTACC_REGOUT    : 1

# Create Device
## Build Device Grid
FPGA sized to 106 x 70: 7420 grid tiles (castor104x68_heterogeneous)

Resource usage...
	Netlist
		78	blocks of type: io
	Architecture
		7344	blocks of type: io_top
		4896	blocks of type: io_right
		7344	blocks of type: io_bottom
		4896	blocks of type: io_left
	Netlist
		1	blocks of type: clb
	Architecture
		5676	blocks of type: clb
	Netlist
		1	blocks of type: dsp
	Architecture
		176	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		176	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.01 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 58.5 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 34.23 seconds (max_rss 1091.8 MiB, delta_rss +1033.3 MiB)
  RR Graph Nodes: 2990612
  RR Graph Edges: 15228438
# Create Device took 35.67 seconds (max_rss 1091.8 MiB, delta_rss +1033.3 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 93.23 seconds (max_rss 1091.8 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.21 seconds (max_rss 1091.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 93.44 seconds (max_rss 1091.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 185: Unable to route between blocks at (1,1) and (1,69) to characterize delay (setting to inf)
Warning 186: Unable to route between blocks at (1,1) and (2,69) to characterize delay (setting to inf)
Warning 187: Unable to route between blocks at (1,1) and (3,69) to characterize delay (setting to inf)
Warning 188: Unable to route between blocks at (1,1) and (4,69) to characterize delay (setting to inf)
Warning 189: Unable to route between blocks at (1,1) and (5,69) to characterize delay (setting to inf)
Warning 190: Unable to route between blocks at (1,1) and (6,69) to characterize delay (setting to inf)
Warning 191: Unable to route between blocks at (1,1) and (7,69) to characterize delay (setting to inf)
Warning 192: Unable to route between blocks at (1,1) and (8,69) to characterize delay (setting to inf)
Warning 193: Unable to route between blocks at (1,1) and (9,69) to characterize delay (setting to inf)
Warning 194: Unable to route between blocks at (1,1) and (10,69) to characterize delay (setting to inf)
Warning 195: Unable to route between blocks at (1,1) and (11,69) to characterize delay (setting to inf)
Warning 196: Unable to route between blocks at (1,1) and (12,69) to characterize delay (setting to inf)
Warning 197: Unable to route between blocks at (1,1) and (13,69) to characterize delay (setting to inf)
Warning 198: Unable to route between blocks at (1,1) and (14,69) to characterize delay (setting to inf)
Warning 199: Unable to route between blocks at (1,1) and (15,69) to characterize delay (setting to inf)
Warning 200: Unable to route between blocks at (1,1) and (16,69) to characterize delay (setting to inf)
Warning 201: Unable to route between blocks at (1,1) and (17,69) to characterize delay (setting to inf)
Warning 202: Unable to route between blocks at (1,1) and (18,69) to characterize delay (setting to inf)
Warning 203: Unable to route between blocks at (1,1) and (19,69) to characterize delay (setting to inf)
Warning 204: Unable to route between blocks at (1,1) and (20,69) to characterize delay (setting to inf)
Warning 205: Unable to route between blocks at (1,1) and (21,69) to characterize delay (setting to inf)
Warning 206: Unable to route between blocks at (1,1) and (22,69) to characterize delay (setting to inf)
Warning 207: Unable to route between blocks at (1,1) and (23,69) to characterize delay (setting to inf)
Warning 208: Unable to route between blocks at (1,1) and (24,69) to characterize delay (setting to inf)
Warning 209: Unable to route between blocks at (1,1) and (25,69) to characterize delay (setting to inf)
Warning 210: Unable to route between blocks at (1,1) and (26,69) to characterize delay (setting to inf)
Warning 211: Unable to route between blocks at (1,1) and (27,69) to characterize delay (setting to inf)
Warning 212: Unable to route between blocks at (1,1) and (28,69) to characterize delay (setting to inf)
Warning 213: Unable to route between blocks at (1,1) and (29,69) to characterize delay (setting to inf)
Warning 214: Unable to route between blocks at (1,1) and (30,69) to characterize delay (setting to inf)
Warning 215: Unable to route between blocks at (1,1) and (31,69) to characterize delay (setting to inf)
Warning 216: Unable to route between blocks at (1,1) and (32,69) to characterize delay (setting to inf)
Warning 217: Unable to route between blocks at (1,1) and (33,69) to characterize delay (setting to inf)
Warning 218: Unable to route between blocks at (1,1) and (34,69) to characterize delay (setting to inf)
Warning 219: Unable to route between blocks at (1,1) and (35,69) to characterize delay (setting to inf)
Warning 220: Unable to route between blocks at (1,1) and (36,69) to characterize delay (setting to inf)
Warning 221: Unable to route between blocks at (1,1) and (37,69) to characterize delay (setting to inf)
Warning 222: Unable to route between blocks at (1,1) and (38,69) to characterize delay (setting to inf)
Warning 223: Unable to route between blocks at (1,1) and (39,69) to characterize delay (setting to inf)
Warning 224: Unable to route between blocks at (1,1) and (40,69) to characterize delay (setting to inf)
Warning 225: Unable to route between blocks at (1,1) and (41,69) to characterize delay (setting to inf)
Warning 226: Unable to route between blocks at (1,1) and (42,69) to characterize delay (setting to inf)
Warning 227: Unable to route between blocks at (1,1) and (43,69) to characterize delay (setting to inf)
Warning 228: Unable to route between blocks at (1,1) and (44,69) to characterize delay (setting to inf)
Warning 229: Unable to route between blocks at (1,1) and (45,69) to characterize delay (setting to inf)
Warning 230: Unable to route between blocks at (1,1) and (46,69) to characterize delay (setting to inf)
Warning 231: Unable to route between blocks at (1,1) and (47,69) to characterize delay (setting to inf)
Warning 232: Unable to route between blocks at (1,1) and (48,69) to characterize delay (setting to inf)
Warning 233: Unable to route between blocks at (1,1) and (49,69) to characterize delay (setting to inf)
Warning 234: Unable to route between blocks at (1,1) and (50,69) to characterize delay (setting to inf)
Warning 235: Unable to route between blocks at (1,1) and (51,69) to characterize delay (setting to inf)
Warning 236: Unable to route between blocks at (1,1) and (52,69) to characterize delay (setting to inf)
Warning 237: Unable to route between blocks at (1,1) and (53,69) to characterize delay (setting to inf)
Warning 238: Unable to route between blocks at (1,1) and (54,69) to characterize delay (setting to inf)
Warning 239: Unable to route between blocks at (1,1) and (55,69) to characterize delay (setting to inf)
Warning 240: Unable to route between blocks at (1,1) and (56,69) to characterize delay (setting to inf)
Warning 241: Unable to route between blocks at (1,1) and (57,69) to characterize delay (setting to inf)
Warning 242: Unable to route between blocks at (1,1) and (58,69) to characterize delay (setting to inf)
Warning 243: Unable to route between blocks at (1,1) and (59,69) to characterize delay (setting to inf)
Warning 244: Unable to route between blocks at (1,1) and (60,69) to characterize delay (setting to inf)
Warning 245: Unable to route between blocks at (1,1) and (61,69) to characterize delay (setting to inf)
Warning 246: Unable to route between blocks at (1,1) and (62,69) to characterize delay (setting to inf)
Warning 247: Unable to route between blocks at (1,1) and (63,69) to characterize delay (setting to inf)
Warning 248: Unable to route between blocks at (1,1) and (64,69) to characterize delay (setting to inf)
Warning 249: Unable to route between blocks at (1,1) and (65,69) to characterize delay (setting to inf)
Warning 250: Unable to route between blocks at (1,1) and (66,69) to characterize delay (setting to inf)
Warning 251: Unable to route between blocks at (1,1) and (67,69) to characterize delay (setting to inf)
Warning 252: Unable to route between blocks at (1,1) and (68,69) to characterize delay (setting to inf)
Warning 253: Unable to route between blocks at (1,1) and (69,69) to characterize delay (setting to inf)
Warning 254: Unable to route between blocks at (1,1) and (70,69) to characterize delay (setting to inf)
Warning 255: Unable to route between blocks at (1,1) and (71,69) to characterize delay (setting to inf)
Warning 256: Unable to route between blocks at (1,1) and (72,69) to characterize delay (setting to inf)
Warning 257: Unable to route between blocks at (1,1) and (73,69) to characterize delay (setting to inf)
Warning 258: Unable to route between blocks at (1,1) and (74,69) to characterize delay (setting to inf)
Warning 259: Unable to route between blocks at (1,1) and (75,69) to characterize delay (setting to inf)
Warning 260: Unable to route between blocks at (1,1) and (76,69) to characterize delay (setting to inf)
Warning 261: Unable to route between blocks at (1,1) and (77,69) to characterize delay (setting to inf)
Warning 262: Unable to route between blocks at (1,1) and (78,69) to characterize delay (setting to inf)
Warning 263: Unable to route between blocks at (1,1) and (79,69) to characterize delay (setting to inf)
Warning 264: Unable to route between blocks at (1,1) and (80,69) to characterize delay (setting to inf)
Warning 265: Unable to route between blocks at (1,1) and (81,69) to characterize delay (setting to inf)
Warning 266: Unable to route between blocks at (1,1) and (82,69) to characterize delay (setting to inf)
Warning 267: Unable to route between blocks at (1,1) and (83,69) to characterize delay (setting to inf)
Warning 268: Unable to route between blocks at (1,1) and (84,69) to characterize delay (setting to inf)
Warning 269: Unable to route between blocks at (1,1) and (85,69) to characterize delay (setting to inf)
Warning 270: Unable to route between blocks at (1,1) and (86,69) to characterize delay (setting to inf)
Warning 271: Unable to route between blocks at (1,1) and (87,69) to characterize delay (setting to inf)
Warning 272: Unable to route between blocks at (1,1) and (88,69) to characterize delay (setting to inf)
Warning 273: Unable to route between blocks at (1,1) and (89,69) to characterize delay (setting to inf)
Warning 274: Unable to route between blocks at (1,1) and (90,69) to characterize delay (setting to inf)
Warning 275: Unable to route between blocks at (1,1) and (91,69) to characterize delay (setting to inf)
Warning 276: Unable to route between blocks at (1,1) and (92,69) to characterize delay (setting to inf)
Warning 277: Unable to route between blocks at (1,1) and (93,69) to characterize delay (setting to inf)
Warning 278: Unable to route between blocks at (1,1) and (94,69) to characterize delay (setting to inf)
Warning 279: Unable to route between blocks at (1,1) and (95,69) to characterize delay (setting to inf)
Warning 280: Unable to route between blocks at (1,1) and (96,69) to characterize delay (setting to inf)
Warning 281: Unable to route between blocks at (1,1) and (97,69) to characterize delay (setting to inf)
Warning 282: Unable to route between blocks at (1,1) and (98,69) to characterize delay (setting to inf)
Warning 283: Unable to route between blocks at (1,1) and (99,69) to characterize delay (setting to inf)
Warning 284: Unable to route between blocks at (1,1) and (100,69) to characterize delay (setting to inf)
Warning 285: Unable to route between blocks at (1,1) and (101,69) to characterize delay (setting to inf)
Warning 286: Unable to route between blocks at (1,1) and (102,69) to characterize delay (setting to inf)
Warning 287: Unable to route between blocks at (1,1) and (103,69) to characterize delay (setting to inf)
Warning 288: Unable to route between blocks at (1,1) and (104,69) to characterize delay (setting to inf)
Warning 289: Unable to route between blocks at (1,1) and (105,1) to characterize delay (setting to inf)
Warning 290: Unable to route between blocks at (1,1) and (105,2) to characterize delay (setting to inf)
Warning 291: Unable to route between blocks at (1,1) and (105,3) to characterize delay (setting to inf)
Warning 292: Unable to route between blocks at (1,1) and (105,4) to characterize delay (setting to inf)
Warning 293: Unable to route between blocks at (1,1) and (105,5) to characterize delay (setting to inf)
Warning 294: Unable to route between blocks at (1,1) and (105,6) to characterize delay (setting to inf)
Warning 295: Unable to route between blocks at (1,1) and (105,7) to characterize delay (setting to inf)
Warning 296: Unable to route between blocks at (1,1) and (105,8) to characterize delay (setting to inf)
Warning 297: Unable to route between blocks at (1,1) and (105,9) to characterize delay (setting to inf)
Warning 298: Unable to route between blocks at (1,1) and (105,10) to characterize delay (setting to inf)
Warning 299: Unable to route between blocks at (1,1) and (105,11) to characterize delay (setting to inf)
Warning 300: Unable to route between blocks at (1,1) and (105,12) to characterize delay (setting to inf)
Warning 301: Unable to route between blocks at (1,1) and (105,13) to characterize delay (setting to inf)
Warning 302: Unable to route between blocks at (1,1) and (105,14) to characterize delay (setting to inf)
Warning 303: Unable to route between blocks at (1,1) and (105,15) to characterize delay (setting to inf)
Warning 304: Unable to route between blocks at (1,1) and (105,16) to characterize delay (setting to inf)
Warning 305: Unable to route between blocks at (1,1) and (105,17) to characterize delay (setting to inf)
Warning 306: Unable to route between blocks at (1,1) and (105,18) to characterize delay (setting to inf)
Warning 307: Unable to route between blocks at (1,1) and (105,19) to characterize delay (setting to inf)
Warning 308: Unable to route between blocks at (1,1) and (105,20) to characterize delay (setting to inf)
Warning 309: Unable to route between blocks at (1,1) and (105,21) to characterize delay (setting to inf)
Warning 310: Unable to route between blocks at (1,1) and (105,22) to characterize delay (setting to inf)
Warning 311: Unable to route between blocks at (1,1) and (105,23) to characterize delay (setting to inf)
Warning 312: Unable to route between blocks at (1,1) and (105,24) to characterize delay (setting to inf)
Warning 313: Unable to route between blocks at (1,1) and (105,25) to characterize delay (setting to inf)
Warning 314: Unable to route between blocks at (1,1) and (105,26) to characterize delay (setting to inf)
Warning 315: Unable to route between blocks at (1,1) and (105,27) to characterize delay (setting to inf)
Warning 316: Unable to route between blocks at (1,1) and (105,28) to characterize delay (setting to inf)
Warning 317: Unable to route between blocks at (1,1) and (105,29) to characterize delay (setting to inf)
Warning 318: Unable to route between blocks at (1,1) and (105,30) to characterize delay (setting to inf)
Warning 319: Unable to route between blocks at (1,1) and (105,31) to characterize delay (setting to inf)
Warning 320: Unable to route between blocks at (1,1) and (105,32) to characterize delay (setting to inf)
Warning 321: Unable to route between blocks at (1,1) and (105,33) to characterize delay (setting to inf)
Warning 322: Unable to route between blocks at (1,1) and (105,34) to characterize delay (setting to inf)
Warning 323: Unable to route between blocks at (1,1) and (105,35) to characterize delay (setting to inf)
Warning 324: Unable to route between blocks at (1,1) and (105,36) to characterize delay (setting to inf)
Warning 325: Unable to route between blocks at (1,1) and (105,37) to characterize delay (setting to inf)
Warning 326: Unable to route between blocks at (1,1) and (105,38) to characterize delay (setting to inf)
Warning 327: Unable to route between blocks at (1,1) and (105,39) to characterize delay (setting to inf)
Warning 328: Unable to route between blocks at (1,1) and (105,40) to characterize delay (setting to inf)
Warning 329: Unable to route between blocks at (1,1) and (105,41) to characterize delay (setting to inf)
Warning 330: Unable to route between blocks at (1,1) and (105,42) to characterize delay (setting to inf)
Warning 331: Unable to route between blocks at (1,1) and (105,43) to characterize delay (setting to inf)
Warning 332: Unable to route between blocks at (1,1) and (105,44) to characterize delay (setting to inf)
Warning 333: Unable to route between blocks at (1,1) and (105,45) to characterize delay (setting to inf)
Warning 334: Unable to route between blocks at (1,1) and (105,46) to characterize delay (setting to inf)
Warning 335: Unable to route between blocks at (1,1) and (105,47) to characterize delay (setting to inf)
Warning 336: Unable to route between blocks at (1,1) and (105,48) to characterize delay (setting to inf)
Warning 337: Unable to route between blocks at (1,1) and (105,49) to characterize delay (setting to inf)
Warning 338: Unable to route between blocks at (1,1) and (105,50) to characterize delay (setting to inf)
Warning 339: Unable to route between blocks at (1,1) and (105,51) to characterize delay (setting to inf)
Warning 340: Unable to route between blocks at (1,1) and (105,52) to characterize delay (setting to inf)
Warning 341: Unable to route between blocks at (1,1) and (105,53) to characterize delay (setting to inf)
Warning 342: Unable to route between blocks at (1,1) and (105,54) to characterize delay (setting to inf)
Warning 343: Unable to route between blocks at (1,1) and (105,55) to characterize delay (setting to inf)
Warning 344: Unable to route between blocks at (1,1) and (105,56) to characterize delay (setting to inf)
Warning 345: Unable to route between blocks at (1,1) and (105,57) to characterize delay (setting to inf)
Warning 346: Unable to route between blocks at (1,1) and (105,58) to characterize delay (setting to inf)
Warning 347: Unable to route between blocks at (1,1) and (105,59) to characterize delay (setting to inf)
Warning 348: Unable to route between blocks at (1,1) and (105,60) to characterize delay (setting to inf)
Warning 349: Unable to route between blocks at (1,1) and (105,61) to characterize delay (setting to inf)
Warning 350: Unable to route between blocks at (1,1) and (105,62) to characterize delay (setting to inf)
Warning 351: Unable to route between blocks at (1,1) and (105,63) to characterize delay (setting to inf)
Warning 352: Unable to route between blocks at (1,1) and (105,64) to characterize delay (setting to inf)
Warning 353: Unable to route between blocks at (1,1) and (105,65) to characterize delay (setting to inf)
Warning 354: Unable to route between blocks at (1,1) and (105,66) to characterize delay (setting to inf)
Warning 355: Unable to route between blocks at (1,1) and (105,67) to characterize delay (setting to inf)
Warning 356: Unable to route between blocks at (1,1) and (105,68) to characterize delay (setting to inf)
Warning 357: Unable to route between blocks at (1,1) and (105,69) to characterize delay (setting to inf)
Warning 358: Unable to route between blocks at (4,4) and (4,69) to characterize delay (setting to inf)
Warning 359: Unable to route between blocks at (4,4) and (5,69) to characterize delay (setting to inf)
Warning 360: Unable to route between blocks at (4,4) and (6,69) to characterize delay (setting to inf)
Warning 361: Unable to route between blocks at (4,4) and (7,69) to characterize delay (setting to inf)
Warning 362: Unable to route between blocks at (4,4) and (8,69) to characterize delay (setting to inf)
Warning 363: Unable to route between blocks at (4,4) and (9,69) to characterize delay (setting to inf)
Warning 364: Unable to route between blocks at (4,4) and (10,69) to characterize delay (setting to inf)
Warning 365: Unable to route between blocks at (4,4) and (11,69) to characterize delay (setting to inf)
Warning 366: Unable to route between blocks at (4,4) and (12,69) to characterize delay (setting to inf)
Warning 367: Unable to route between blocks at (4,4) and (13,69) to characterize delay (setting to inf)
Warning 368: Unable to route between blocks at (4,4) and (14,69) to characterize delay (setting to inf)
Warning 369: Unable to route between blocks at (4,4) and (15,69) to characterize delay (setting to inf)
Warning 370: Unable to route between blocks at (4,4) and (16,69) to characterize delay (setting to inf)
Warning 371: Unable to route between blocks at (4,4) and (17,69) to characterize delay (setting to inf)
Warning 372: Unable to route between blocks at (4,4) and (18,69) to characterize delay (setting to inf)
Warning 373: Unable to route between blocks at (4,4) and (19,69) to characterize delay (setting to inf)
Warning 374: Unable to route between blocks at (4,4) and (20,69) to characterize delay (setting to inf)
Warning 375: Unable to route between blocks at (4,4) and (21,69) to characterize delay (setting to inf)
Warning 376: Unable to route between blocks at (4,4) and (22,69) to characterize delay (setting to inf)
Warning 377: Unable to route between blocks at (4,4) and (23,69) to characterize delay (setting to inf)
Warning 378: Unable to route between blocks at (4,4) and (24,69) to characterize delay (setting to inf)
Warning 379: Unable to route between blocks at (4,4) and (25,69) to characterize delay (setting to inf)
Warning 380: Unable to route between blocks at (4,4) and (26,69) to characterize delay (setting to inf)
Warning 381: Unable to route between blocks at (4,4) and (27,69) to characterize delay (setting to inf)
Warning 382: Unable to route between blocks at (4,4) and (28,69) to characterize delay (setting to inf)
Warning 383: Unable to route between blocks at (4,4) and (29,69) to characterize delay (setting to inf)
Warning 384: Unable to route between blocks at (4,4) and (30,69) to characterize delay (setting to inf)
Warning 385: Unable to route between blocks at (4,4) and (31,69) to characterize delay (setting to inf)
Warning 386: Unable to route between blocks at (4,4) and (32,69) to characterize delay (setting to inf)
Warning 387: Unable to route between blocks at (4,4) and (33,69) to characterize delay (setting to inf)
Warning 388: Unable to route between blocks at (4,4) and (34,69) to characterize delay (setting to inf)
Warning 389: Unable to route between blocks at (4,4) and (35,69) to characterize delay (setting to inf)
Warning 390: Unable to route between blocks at (4,4) and (36,69) to characterize delay (setting to inf)
Warning 391: Unable to route between blocks at (4,4) and (37,69) to characterize delay (setting to inf)
Warning 392: Unable to route between blocks at (4,4) and (38,69) to characterize delay (setting to inf)
Warning 393: Unable to route between blocks at (4,4) and (39,69) to characterize delay (setting to inf)
Warning 394: Unable to route between blocks at (4,4) and (40,69) to characterize delay (setting to inf)
Warning 395: Unable to route between blocks at (4,4) and (41,69) to characterize delay (setting to inf)
Warning 396: Unable to route between blocks at (4,4) and (42,69) to characterize delay (setting to inf)
Warning 397: Unable to route between blocks at (4,4) and (43,69) to characterize delay (setting to inf)
Warning 398: Unable to route between blocks at (4,4) and (44,69) to characterize delay (setting to inf)
Warning 399: Unable to route between blocks at (4,4) and (45,69) to characterize delay (setting to inf)
Warning 400: Unable to route between blocks at (4,4) and (46,69) to characterize delay (setting to inf)
Warning 401: Unable to route between blocks at (4,4) and (47,69) to characterize delay (setting to inf)
Warning 402: Unable to route between blocks at (4,4) and (48,69) to characterize delay (setting to inf)
Warning 403: Unable to route between blocks at (4,4) and (49,69) to characterize delay (setting to inf)
Warning 404: Unable to route between blocks at (4,4) and (50,69) to characterize delay (setting to inf)
Warning 405: Unable to route between blocks at (4,4) and (51,69) to characterize delay (setting to inf)
Warning 406: Unable to route between blocks at (4,4) and (52,69) to characterize delay (setting to inf)
Warning 407: Unable to route between blocks at (4,4) and (53,69) to characterize delay (setting to inf)
Warning 408: Unable to route between blocks at (4,4) and (54,69) to characterize delay (setting to inf)
Warning 409: Unable to route between blocks at (4,4) and (55,69) to characterize delay (setting to inf)
Warning 410: Unable to route between blocks at (4,4) and (56,69) to characterize delay (setting to inf)
Warning 411: Unable to route between blocks at (4,4) and (57,69) to characterize delay (setting to inf)
Warning 412: Unable to route between blocks at (4,4) and (58,69) to characterize delay (setting to inf)
Warning 413: Unable to route between blocks at (4,4) and (59,69) to characterize delay (setting to inf)
Warning 414: Unable to route between blocks at (4,4) and (60,69) to characterize delay (setting to inf)
Warning 415: Unable to route between blocks at (4,4) and (61,69) to characterize delay (setting to inf)
Warning 416: Unable to route between blocks at (4,4) and (62,69) to characterize delay (setting to inf)
Warning 417: Unable to route between blocks at (4,4) and (63,69) to characterize delay (setting to inf)
Warning 418: Unable to route between blocks at (4,4) and (64,69) to characterize delay (setting to inf)
Warning 419: Unable to route between blocks at (4,4) and (65,69) to characterize delay (setting to inf)
Warning 420: Unable to route between blocks at (4,4) and (66,69) to characterize delay (setting to inf)
Warning 421: Unable to route between blocks at (4,4) and (67,69) to characterize delay (setting to inf)
Warning 422: Unable to route between blocks at (4,4) and (68,69) to characterize delay (setting to inf)
Warning 423: Unable to route between blocks at (4,4) and (69,69) to characterize delay (setting to inf)
Warning 424: Unable to route between blocks at (4,4) and (70,69) to characterize delay (setting to inf)
Warning 425: Unable to route between blocks at (4,4) and (71,69) to characterize delay (setting to inf)
Warning 426: Unable to route between blocks at (4,4) and (72,69) to characterize delay (setting to inf)
Warning 427: Unable to route between blocks at (4,4) and (73,69) to characterize delay (setting to inf)
Warning 428: Unable to route between blocks at (4,4) and (74,69) to characterize delay (setting to inf)
Warning 429: Unable to route between blocks at (4,4) and (75,69) to characterize delay (setting to inf)
Warning 430: Unable to route between blocks at (4,4) and (76,69) to characterize delay (setting to inf)
Warning 431: Unable to route between blocks at (4,4) and (77,69) to characterize delay (setting to inf)
Warning 432: Unable to route between blocks at (4,4) and (78,69) to characterize delay (setting to inf)
Warning 433: Unable to route between blocks at (4,4) and (79,69) to characterize delay (setting to inf)
Warning 434: Unable to route between blocks at (4,4) and (80,69) to characterize delay (setting to inf)
Warning 435: Unable to route between blocks at (4,4) and (81,69) to characterize delay (setting to inf)
Warning 436: Unable to route between blocks at (4,4) and (82,69) to characterize delay (setting to inf)
Warning 437: Unable to route between blocks at (4,4) and (83,69) to characterize delay (setting to inf)
Warning 438: Unable to route between blocks at (4,4) and (84,69) to characterize delay (setting to inf)
Warning 439: Unable to route between blocks at (4,4) and (85,69) to characterize delay (setting to inf)
Warning 440: Unable to route between blocks at (4,4) and (86,69) to characterize delay (setting to inf)
Warning 441: Unable to route between blocks at (4,4) and (87,69) to characterize delay (setting to inf)
Warning 442: Unable to route between blocks at (4,4) and (88,69) to characterize delay (setting to inf)
Warning 443: Unable to route between blocks at (4,4) and (89,69) to characterize delay (setting to inf)
Warning 444: Unable to route between blocks at (4,4) and (90,69) to characterize delay (setting to inf)
Warning 445: Unable to route between blocks at (4,4) and (91,69) to characterize delay (setting to inf)
Warning 446: Unable to route between blocks at (4,4) and (92,69) to characterize delay (setting to inf)
Warning 447: Unable to route between blocks at (4,4) and (93,69) to characterize delay (setting to inf)
Warning 448: Unable to route between blocks at (4,4) and (94,69) to characterize delay (setting to inf)
Warning 449: Unable to route between blocks at (4,4) and (95,69) to characterize delay (setting to inf)
Warning 450: Unable to route between blocks at (4,4) and (96,69) to characterize delay (setting to inf)
Warning 451: Unable to route between blocks at (4,4) and (97,69) to characterize delay (setting to inf)
Warning 452: Unable to route between blocks at (4,4) and (98,69) to characterize delay (setting to inf)
Warning 453: Unable to route between blocks at (4,4) and (99,69) to characterize delay (setting to inf)
Warning 454: Unable to route between blocks at (4,4) and (100,69) to characterize delay (setting to inf)
Warning 455: Unable to route between blocks at (4,4) and (101,69) to characterize delay (setting to inf)
Warning 456: Unable to route between blocks at (4,4) and (102,69) to characterize delay (setting to inf)
Warning 457: Unable to route between blocks at (4,4) and (103,69) to characterize delay (setting to inf)
Warning 458: Unable to route between blocks at (4,4) and (104,69) to characterize delay (setting to inf)
Warning 459: Unable to route between blocks at (4,4) and (105,4) to characterize delay (setting to inf)
Warning 460: Unable to route between blocks at (4,4) and (105,5) to characterize delay (setting to inf)
Warning 461: Unable to route between blocks at (4,4) and (105,6) to characterize delay (setting to inf)
Warning 462: Unable to route between blocks at (4,4) and (105,7) to characterize delay (setting to inf)
Warning 463: Unable to route between blocks at (4,4) and (105,8) to characterize delay (setting to inf)
Warning 464: Unable to route between blocks at (4,4) and (105,9) to characterize delay (setting to inf)
Warning 465: Unable to route between blocks at (4,4) and (105,10) to characterize delay (setting to inf)
Warning 466: Unable to route between blocks at (4,4) and (105,11) to characterize delay (setting to inf)
Warning 467: Unable to route between blocks at (4,4) and (105,12) to characterize delay (setting to inf)
Warning 468: Unable to route between blocks at (4,4) and (105,13) to characterize delay (setting to inf)
Warning 469: Unable to route between blocks at (4,4) and (105,14) to characterize delay (setting to inf)
Warning 470: Unable to route between blocks at (4,4) and (105,15) to characterize delay (setting to inf)
Warning 471: Unable to route between blocks at (4,4) and (105,16) to characterize delay (setting to inf)
Warning 472: Unable to route between blocks at (4,4) and (105,17) to characterize delay (setting to inf)
Warning 473: Unable to route between blocks at (4,4) and (105,18) to characterize delay (setting to inf)
Warning 474: Unable to route between blocks at (4,4) and (105,19) to characterize delay (setting to inf)
Warning 475: Unable to route between blocks at (4,4) and (105,20) to characterize delay (setting to inf)
Warning 476: Unable to route between blocks at (4,4) and (105,21) to characterize delay (setting to inf)
Warning 477: Unable to route between blocks at (4,4) and (105,22) to characterize delay (setting to inf)
Warning 478: Unable to route between blocks at (4,4) and (105,23) to characterize delay (setting to inf)
Warning 479: Unable to route between blocks at (4,4) and (105,24) to characterize delay (setting to inf)
Warning 480: Unable to route between blocks at (4,4) and (105,25) to characterize delay (setting to inf)
Warning 481: Unable to route between blocks at (4,4) and (105,26) to characterize delay (setting to inf)
Warning 482: Unable to route between blocks at (4,4) and (105,27) to characterize delay (setting to inf)
Warning 483: Unable to route between blocks at (4,4) and (105,28) to characterize delay (setting to inf)
Warning 484: Unable to route between blocks at (4,4) and (105,29) to characterize delay (setting to inf)
Warning 485: Unable to route between blocks at (4,4) and (105,30) to characterize delay (setting to inf)
Warning 486: Unable to route between blocks at (4,4) and (105,31) to characterize delay (setting to inf)
Warning 487: Unable to route between blocks at (4,4) and (105,32) to characterize delay (setting to inf)
Warning 488: Unable to route between blocks at (4,4) and (105,33) to characterize delay (setting to inf)
Warning 489: Unable to route between blocks at (4,4) and (105,34) to characterize delay (setting to inf)
Warning 490: Unable to route between blocks at (4,4) and (105,35) to characterize delay (setting to inf)
Warning 491: Unable to route between blocks at (4,4) and (105,36) to characterize delay (setting to inf)
Warning 492: Unable to route between blocks at (4,4) and (105,37) to characterize delay (setting to inf)
Warning 493: Unable to route between blocks at (4,4) and (105,38) to characterize delay (setting to inf)
Warning 494: Unable to route between blocks at (4,4) and (105,39) to characterize delay (setting to inf)
Warning 495: Unable to route between blocks at (4,4) and (105,40) to characterize delay (setting to inf)
Warning 496: Unable to route between blocks at (4,4) and (105,41) to characterize delay (setting to inf)
Warning 497: Unable to route between blocks at (4,4) and (105,42) to characterize delay (setting to inf)
Warning 498: Unable to route between blocks at (4,4) and (105,43) to characterize delay (setting to inf)
Warning 499: Unable to route between blocks at (4,4) and (105,44) to characterize delay (setting to inf)
Warning 500: Unable to route between blocks at (4,4) and (105,45) to characterize delay (setting to inf)
Warning 501: Unable to route between blocks at (4,4) and (105,46) to characterize delay (setting to inf)
Warning 502: Unable to route between blocks at (4,4) and (105,47) to characterize delay (setting to inf)
Warning 503: Unable to route between blocks at (4,4) and (105,48) to characterize delay (setting to inf)
Warning 504: Unable to route between blocks at (4,4) and (105,49) to characterize delay (setting to inf)
Warning 505: Unable to route between blocks at (4,4) and (105,50) to characterize delay (setting to inf)
Warning 506: Unable to route between blocks at (4,4) and (105,51) to characterize delay (setting to inf)
Warning 507: Unable to route between blocks at (4,4) and (105,52) to characterize delay (setting to inf)
Warning 508: Unable to route between blocks at (4,4) and (105,53) to characterize delay (setting to inf)
Warning 509: Unable to route between blocks at (4,4) and (105,54) to characterize delay (setting to inf)
Warning 510: Unable to route between blocks at (4,4) and (105,55) to characterize delay (setting to inf)
Warning 511: Unable to route between blocks at (4,4) and (105,56) to characterize delay (setting to inf)
Warning 512: Unable to route between blocks at (4,4) and (105,57) to characterize delay (setting to inf)
Warning 513: Unable to route between blocks at (4,4) and (105,58) to characterize delay (setting to inf)
Warning 514: Unable to route between blocks at (4,4) and (105,59) to characterize delay (setting to inf)
Warning 515: Unable to route between blocks at (4,4) and (105,60) to characterize delay (setting to inf)
Warning 516: Unable to route between blocks at (4,4) and (105,61) to characterize delay (setting to inf)
Warning 517: Unable to route between blocks at (4,4) and (105,62) to characterize delay (setting to inf)
Warning 518: Unable to route between blocks at (4,4) and (105,63) to characterize delay (setting to inf)
Warning 519: Unable to route between blocks at (4,4) and (105,64) to characterize delay (setting to inf)
Warning 520: Unable to route between blocks at (4,4) and (105,65) to characterize delay (setting to inf)
Warning 521: Unable to route between blocks at (4,4) and (105,66) to characterize delay (setting to inf)
Warning 522: Unable to route between blocks at (4,4) and (105,67) to characterize delay (setting to inf)
Warning 523: Unable to route between blocks at (4,4) and (105,68) to characterize delay (setting to inf)
Warning 524: Unable to route between blocks at (4,4) and (105,69) to characterize delay (setting to inf)
Warning 525: Unable to route between blocks at (102,66) and (0,0) to characterize delay (setting to inf)
Warning 526: Unable to route between blocks at (102,66) and (0,1) to characterize delay (setting to inf)
Warning 527: Unable to route between blocks at (102,66) and (0,2) to characterize delay (setting to inf)
Warning 528: Unable to route between blocks at (102,66) and (0,3) to characterize delay (setting to inf)
Warning 529: Unable to route between blocks at (102,66) and (0,4) to characterize delay (setting to inf)
Warning 530: Unable to route between blocks at (102,66) and (0,5) to characterize delay (setting to inf)
Warning 531: Unable to route between blocks at (102,66) and (0,6) to characterize delay (setting to inf)
Warning 532: Unable to route between blocks at (102,66) and (0,7) to characterize delay (setting to inf)
Warning 533: Unable to route between blocks at (102,66) and (0,8) to characterize delay (setting to inf)
Warning 534: Unable to route between blocks at (102,66) and (0,9) to characterize delay (setting to inf)
Warning 535: Unable to route between blocks at (102,66) and (0,10) to characterize delay (setting to inf)
Warning 536: Unable to route between blocks at (102,66) and (0,11) to characterize delay (setting to inf)
Warning 537: Unable to route between blocks at (102,66) and (0,12) to characterize delay (setting to inf)
Warning 538: Unable to route between blocks at (102,66) and (0,13) to characterize delay (setting to inf)
Warning 539: Unable to route between blocks at (102,66) and (0,14) to characterize delay (setting to inf)
Warning 540: Unable to route between blocks at (102,66) and (0,15) to characterize delay (setting to inf)
Warning 541: Unable to route between blocks at (102,66) and (0,16) to characterize delay (setting to inf)
Warning 542: Unable to route between blocks at (102,66) and (0,17) to characterize delay (setting to inf)
Warning 543: Unable to route between blocks at (102,66) and (0,18) to characterize delay (setting to inf)
Warning 544: Unable to route between blocks at (102,66) and (0,19) to characterize delay (setting to inf)
Warning 545: Unable to route between blocks at (102,66) and (0,20) to characterize delay (setting to inf)
Warning 546: Unable to route between blocks at (102,66) and (0,21) to characterize delay (setting to inf)
Warning 547: Unable to route between blocks at (102,66) and (0,22) to characterize delay (setting to inf)
Warning 548: Unable to route between blocks at (102,66) and (0,23) to characterize delay (setting to inf)
Warning 549: Unable to route between blocks at (102,66) and (0,24) to characterize delay (setting to inf)
Warning 550: Unable to route between blocks at (102,66) and (0,25) to characterize delay (setting to inf)
Warning 551: Unable to route between blocks at (102,66) and (0,26) to characterize delay (setting to inf)
Warning 552: Unable to route between blocks at (102,66) and (0,27) to characterize delay (setting to inf)
Warning 553: Unable to route between blocks at (102,66) and (0,28) to characterize delay (setting to inf)
Warning 554: Unable to route between blocks at (102,66) and (0,29) to characterize delay (setting to inf)
Warning 555: Unable to route between blocks at (102,66) and (0,30) to characterize delay (setting to inf)
Warning 556: Unable to route between blocks at (102,66) and (0,31) to characterize delay (setting to inf)
Warning 557: Unable to route between blocks at (102,66) and (0,32) to characterize delay (setting to inf)
Warning 558: Unable to route between blocks at (102,66) and (0,33) to characterize delay (setting to inf)
Warning 559: Unable to route between blocks at (102,66) and (0,34) to characterize delay (setting to inf)
Warning 560: Unable to route between blocks at (102,66) and (0,35) to characterize delay (setting to inf)
Warning 561: Unable to route between blocks at (102,66) and (0,36) to characterize delay (setting to inf)
Warning 562: Unable to route between blocks at (102,66) and (0,37) to characterize delay (setting to inf)
Warning 563: Unable to route between blocks at (102,66) and (0,38) to characterize delay (setting to inf)
Warning 564: Unable to route between blocks at (102,66) and (0,39) to characterize delay (setting to inf)
Warning 565: Unable to route between blocks at (102,66) and (0,40) to characterize delay (setting to inf)
Warning 566: Unable to route between blocks at (102,66) and (0,41) to characterize delay (setting to inf)
Warning 567: Unable to route between blocks at (102,66) and (0,42) to characterize delay (setting to inf)
Warning 568: Unable to route between blocks at (102,66) and (0,43) to characterize delay (setting to inf)
Warning 569: Unable to route between blocks at (102,66) and (0,44) to characterize delay (setting to inf)
Warning 570: Unable to route between blocks at (102,66) and (0,45) to characterize delay (setting to inf)
Warning 571: Unable to route between blocks at (102,66) and (0,46) to characterize delay (setting to inf)
Warning 572: Unable to route between blocks at (102,66) and (0,47) to characterize delay (setting to inf)
Warning 573: Unable to route between blocks at (102,66) and (0,48) to characterize delay (setting to inf)
Warning 574: Unable to route between blocks at (102,66) and (0,49) to characterize delay (setting to inf)
Warning 575: Unable to route between blocks at (102,66) and (0,50) to characterize delay (setting to inf)
Warning 576: Unable to route between blocks at (102,66) and (0,51) to characterize delay (setting to inf)
Warning 577: Unable to route between blocks at (102,66) and (0,52) to characterize delay (setting to inf)
Warning 578: Unable to route between blocks at (102,66) and (0,53) to characterize delay (setting to inf)
Warning 579: Unable to route between blocks at (102,66) and (0,54) to characterize delay (setting to inf)
Warning 580: Unable to route between blocks at (102,66) and (0,55) to characterize delay (setting to inf)
Warning 581: Unable to route between blocks at (102,66) and (0,56) to characterize delay (setting to inf)
Warning 582: Unable to route between blocks at (102,66) and (0,57) to characterize delay (setting to inf)
Warning 583: Unable to route between blocks at (102,66) and (0,58) to characterize delay (setting to inf)
Warning 584: Unable to route between blocks at (102,66) and (0,59) to characterize delay (setting to inf)
Warning 585: Unable to route between blocks at (102,66) and (0,60) to characterize delay (setting to inf)
Warning 586: Unable to route between blocks at (102,66) and (0,61) to characterize delay (setting to inf)
Warning 587: Unable to route between blocks at (102,66) and (0,62) to characterize delay (setting to inf)
Warning 588: Unable to route between blocks at (102,66) and (0,63) to characterize delay (setting to inf)
Warning 589: Unable to route between blocks at (102,66) and (0,64) to characterize delay (setting to inf)
Warning 590: Unable to route between blocks at (102,66) and (0,65) to characterize delay (setting to inf)
Warning 591: Unable to route between blocks at (102,66) and (0,66) to characterize delay (setting to inf)
Warning 592: Unable to route between blocks at (102,66) and (1,0) to characterize delay (setting to inf)
Warning 593: Unable to route between blocks at (102,66) and (2,0) to characterize delay (setting to inf)
Warning 594: Unable to route between blocks at (102,66) and (3,0) to characterize delay (setting to inf)
Warning 595: Unable to route between blocks at (102,66) and (4,0) to characterize delay (setting to inf)
Warning 596: Unable to route between blocks at (102,66) and (5,0) to characterize delay (setting to inf)
Warning 597: Unable to route between blocks at (102,66) and (6,0) to characterize delay (setting to inf)
Warning 598: Unable to route between blocks at (102,66) and (7,0) to characterize delay (setting to inf)
Warning 599: Unable to route between blocks at (102,66) and (8,0) to characterize delay (setting to inf)
Warning 600: Unable to route between blocks at (102,66) and (9,0) to characterize delay (setting to inf)
Warning 601: Unable to route between blocks at (102,66) and (10,0) to characterize delay (setting to inf)
Warning 602: Unable to route between blocks at (102,66) and (11,0) to characterize delay (setting to inf)
Warning 603: Unable to route between blocks at (102,66) and (12,0) to characterize delay (setting to inf)
Warning 604: Unable to route between blocks at (102,66) and (13,0) to characterize delay (setting to inf)
Warning 605: Unable to route between blocks at (102,66) and (14,0) to characterize delay (setting to inf)
Warning 606: Unable to route between blocks at (102,66) and (15,0) to characterize delay (setting to inf)
Warning 607: Unable to route between blocks at (102,66) and (16,0) to characterize delay (setting to inf)
Warning 608: Unable to route between blocks at (102,66) and (17,0) to characterize delay (setting to inf)
Warning 609: Unable to route between blocks at (102,66) and (18,0) to characterize delay (setting to inf)
Warning 610: Unable to route between blocks at (102,66) and (19,0) to characterize delay (setting to inf)
Warning 611: Unable to route between blocks at (102,66) and (20,0) to characterize delay (setting to inf)
Warning 612: Unable to route between blocks at (102,66) and (21,0) to characterize delay (setting to inf)
Warning 613: Unable to route between blocks at (102,66) and (22,0) to characterize delay (setting to inf)
Warning 614: Unable to route between blocks at (102,66) and (23,0) to characterize delay (setting to inf)
Warning 615: Unable to route between blocks at (102,66) and (24,0) to characterize delay (setting to inf)
Warning 616: Unable to route between blocks at (102,66) and (25,0) to characterize delay (setting to inf)
Warning 617: Unable to route between blocks at (102,66) and (26,0) to characterize delay (setting to inf)
Warning 618: Unable to route between blocks at (102,66) and (27,0) to characterize delay (setting to inf)
Warning 619: Unable to route between blocks at (102,66) and (28,0) to characterize delay (setting to inf)
Warning 620: Unable to route between blocks at (102,66) and (29,0) to characterize delay (setting to inf)
Warning 621: Unable to route between blocks at (102,66) and (30,0) to characterize delay (setting to inf)
Warning 622: Unable to route between blocks at (102,66) and (31,0) to characterize delay (setting to inf)
Warning 623: Unable to route between blocks at (102,66) and (32,0) to characterize delay (setting to inf)
Warning 624: Unable to route between blocks at (102,66) and (33,0) to characterize delay (setting to inf)
Warning 625: Unable to route between blocks at (102,66) and (34,0) to characterize delay (setting to inf)
Warning 626: Unable to route between blocks at (102,66) and (35,0) to characterize delay (setting to inf)
Warning 627: Unable to route between blocks at (102,66) and (36,0) to characterize delay (setting to inf)
Warning 628: Unable to route between blocks at (102,66) and (37,0) to characterize delay (setting to inf)
Warning 629: Unable to route between blocks at (102,66) and (38,0) to characterize delay (setting to inf)
Warning 630: Unable to route between blocks at (102,66) and (39,0) to characterize delay (setting to inf)
Warning 631: Unable to route between blocks at (102,66) and (40,0) to characterize delay (setting to inf)
Warning 632: Unable to route between blocks at (102,66) and (41,0) to characterize delay (setting to inf)
Warning 633: Unable to route between blocks at (102,66) and (42,0) to characterize delay (setting to inf)
Warning 634: Unable to route between blocks at (102,66) and (43,0) to characterize delay (setting to inf)
Warning 635: Unable to route between blocks at (102,66) and (44,0) to characterize delay (setting to inf)
Warning 636: Unable to route between blocks at (102,66) and (45,0) to characterize delay (setting to inf)
Warning 637: Unable to route between blocks at (102,66) and (46,0) to characterize delay (setting to inf)
Warning 638: Unable to route between blocks at (102,66) and (47,0) to characterize delay (setting to inf)
Warning 639: Unable to route between blocks at (102,66) and (48,0) to characterize delay (setting to inf)
Warning 640: Unable to route between blocks at (102,66) and (49,0) to characterize delay (setting to inf)
Warning 641: Unable to route between blocks at (102,66) and (50,0) to characterize delay (setting to inf)
Warning 642: Unable to route between blocks at (102,66) and (51,0) to characterize delay (setting to inf)
Warning 643: Unable to route between blocks at (102,66) and (52,0) to characterize delay (setting to inf)
Warning 644: Unable to route between blocks at (102,66) and (53,0) to characterize delay (setting to inf)
Warning 645: Unable to route between blocks at (102,66) and (54,0) to characterize delay (setting to inf)
Warning 646: Unable to route between blocks at (102,66) and (55,0) to characterize delay (setting to inf)
Warning 647: Unable to route between blocks at (102,66) and (56,0) to characterize delay (setting to inf)
Warning 648: Unable to route between blocks at (102,66) and (57,0) to characterize delay (setting to inf)
Warning 649: Unable to route between blocks at (102,66) and (58,0) to characterize delay (setting to inf)
Warning 650: Unable to route between blocks at (102,66) and (59,0) to characterize delay (setting to inf)
Warning 651: Unable to route between blocks at (102,66) and (60,0) to characterize delay (setting to inf)
Warning 652: Unable to route between blocks at (102,66) and (61,0) to characterize delay (setting to inf)
Warning 653: Unable to route between blocks at (102,66) and (62,0) to characterize delay (setting to inf)
Warning 654: Unable to route between blocks at (102,66) and (63,0) to characterize delay (setting to inf)
Warning 655: Unable to route between blocks at (102,66) and (64,0) to characterize delay (setting to inf)
Warning 656: Unable to route between blocks at (102,66) and (65,0) to characterize delay (setting to inf)
Warning 657: Unable to route between blocks at (102,66) and (66,0) to characterize delay (setting to inf)
Warning 658: Unable to route between blocks at (102,66) and (67,0) to characterize delay (setting to inf)
Warning 659: Unable to route between blocks at (102,66) and (68,0) to characterize delay (setting to inf)
Warning 660: Unable to route between blocks at (102,66) and (69,0) to characterize delay (setting to inf)
Warning 661: Unable to route between blocks at (102,66) and (70,0) to characterize delay (setting to inf)
Warning 662: Unable to route between blocks at (102,66) and (71,0) to characterize delay (setting to inf)
Warning 663: Unable to route between blocks at (102,66) and (72,0) to characterize delay (setting to inf)
Warning 664: Unable to route between blocks at (102,66) and (73,0) to characterize delay (setting to inf)
Warning 665: Unable to route between blocks at (102,66) and (74,0) to characterize delay (setting to inf)
Warning 666: Unable to route between blocks at (102,66) and (75,0) to characterize delay (setting to inf)
Warning 667: Unable to route between blocks at (102,66) and (76,0) to characterize delay (setting to inf)
Warning 668: Unable to route between blocks at (102,66) and (77,0) to characterize delay (setting to inf)
Warning 669: Unable to route between blocks at (102,66) and (78,0) to characterize delay (setting to inf)
Warning 670: Unable to route between blocks at (102,66) and (79,0) to characterize delay (setting to inf)
Warning 671: Unable to route between blocks at (102,66) and (80,0) to characterize delay (setting to inf)
Warning 672: Unable to route between blocks at (102,66) and (81,0) to characterize delay (setting to inf)
Warning 673: Unable to route between blocks at (102,66) and (82,0) to characterize delay (setting to inf)
Warning 674: Unable to route between blocks at (102,66) and (83,0) to characterize delay (setting to inf)
Warning 675: Unable to route between blocks at (102,66) and (84,0) to characterize delay (setting to inf)
Warning 676: Unable to route between blocks at (102,66) and (85,0) to characterize delay (setting to inf)
Warning 677: Unable to route between blocks at (102,66) and (86,0) to characterize delay (setting to inf)
Warning 678: Unable to route between blocks at (102,66) and (87,0) to characterize delay (setting to inf)
Warning 679: Unable to route between blocks at (102,66) and (88,0) to characterize delay (setting to inf)
Warning 680: Unable to route between blocks at (102,66) and (89,0) to characterize delay (setting to inf)
Warning 681: Unable to route between blocks at (102,66) and (90,0) to characterize delay (setting to inf)
Warning 682: Unable to route between blocks at (102,66) and (91,0) to characterize delay (setting to inf)
Warning 683: Unable to route between blocks at (102,66) and (92,0) to characterize delay (setting to inf)
Warning 684: Unable to route between blocks at (102,66) and (93,0) to characterize delay (setting to inf)
Warning 685: Unable to route between blocks at (102,66) and (94,0) to characterize delay (setting to inf)
Warning 686: Unable to route between blocks at (102,66) and (95,0) to characterize delay (setting to inf)
Warning 687: Unable to route between blocks at (102,66) and (96,0) to characterize delay (setting to inf)
Warning 688: Unable to route between blocks at (102,66) and (97,0) to characterize delay (setting to inf)
Warning 689: Unable to route between blocks at (102,66) and (98,0) to characterize delay (setting to inf)
Warning 690: Unable to route between blocks at (102,66) and (99,0) to characterize delay (setting to inf)
Warning 691: Unable to route between blocks at (102,66) and (100,0) to characterize delay (setting to inf)
Warning 692: Unable to route between blocks at (102,66) and (101,0) to characterize delay (setting to inf)
Warning 693: Unable to route between blocks at (102,66) and (102,0) to characterize delay (setting to inf)
Warning 694: Unable to route between blocks at (102,4) and (0,4) to characterize delay (setting to inf)
Warning 695: Unable to route between blocks at (102,4) and (0,5) to characterize delay (setting to inf)
Warning 696: Unable to route between blocks at (102,4) and (0,6) to characterize delay (setting to inf)
Warning 697: Unable to route between blocks at (102,4) and (0,7) to characterize delay (setting to inf)
Warning 698: Unable to route between blocks at (102,4) and (0,8) to characterize delay (setting to inf)
Warning 699: Unable to route between blocks at (102,4) and (0,9) to characterize delay (setting to inf)
Warning 700: Unable to route between blocks at (102,4) and (0,10) to characterize delay (setting to inf)
Warning 701: Unable to route between blocks at (102,4) and (0,11) to characterize delay (setting to inf)
Warning 702: Unable to route between blocks at (102,4) and (0,12) to characterize delay (setting to inf)
Warning 703: Unable to route between blocks at (102,4) and (0,13) to characterize delay (setting to inf)
Warning 704: Unable to route between blocks at (102,4) and (0,14) to characterize delay (setting to inf)
Warning 705: Unable to route between blocks at (102,4) and (0,15) to characterize delay (setting to inf)
Warning 706: Unable to route between blocks at (102,4) and (0,16) to characterize delay (setting to inf)
Warning 707: Unable to route between blocks at (102,4) and (0,17) to characterize delay (setting to inf)
Warning 708: Unable to route between blocks at (102,4) and (0,18) to characterize delay (setting to inf)
Warning 709: Unable to route between blocks at (102,4) and (0,19) to characterize delay (setting to inf)
Warning 710: Unable to route between blocks at (102,4) and (0,20) to characterize delay (setting to inf)
Warning 711: Unable to route between blocks at (102,4) and (0,21) to characterize delay (setting to inf)
Warning 712: Unable to route between blocks at (102,4) and (0,22) to characterize delay (setting to inf)
Warning 713: Unable to route between blocks at (102,4) and (0,23) to characterize delay (setting to inf)
Warning 714: Unable to route between blocks at (102,4) and (0,24) to characterize delay (setting to inf)
Warning 715: Unable to route between blocks at (102,4) and (0,25) to characterize delay (setting to inf)
Warning 716: Unable to route between blocks at (102,4) and (0,26) to characterize delay (setting to inf)
Warning 717: Unable to route between blocks at (102,4) and (0,27) to characterize delay (setting to inf)
Warning 718: Unable to route between blocks at (102,4) and (0,28) to characterize delay (setting to inf)
Warning 719: Unable to route between blocks at (102,4) and (0,29) to characterize delay (setting to inf)
Warning 720: Unable to route between blocks at (102,4) and (0,30) to characterize delay (setting to inf)
Warning 721: Unable to route between blocks at (102,4) and (0,31) to characterize delay (setting to inf)
Warning 722: Unable to route between blocks at (102,4) and (0,32) to characterize delay (setting to inf)
Warning 723: Unable to route between blocks at (102,4) and (0,33) to characterize delay (setting to inf)
Warning 724: Unable to route between blocks at (102,4) and (0,34) to characterize delay (setting to inf)
Warning 725: Unable to route between blocks at (102,4) and (0,35) to characterize delay (setting to inf)
Warning 726: Unable to route between blocks at (102,4) and (0,36) to characterize delay (setting to inf)
Warning 727: Unable to route between blocks at (102,4) and (0,37) to characterize delay (setting to inf)
Warning 728: Unable to route between blocks at (102,4) and (0,38) to characterize delay (setting to inf)
Warning 729: Unable to route between blocks at (102,4) and (0,39) to characterize delay (setting to inf)
Warning 730: Unable to route between blocks at (102,4) and (0,40) to characterize delay (setting to inf)
Warning 731: Unable to route between blocks at (102,4) and (0,41) to characterize delay (setting to inf)
Warning 732: Unable to route between blocks at (102,4) and (0,42) to characterize delay (setting to inf)
Warning 733: Unable to route between blocks at (102,4) and (0,43) to characterize delay (setting to inf)
Warning 734: Unable to route between blocks at (102,4) and (0,44) to characterize delay (setting to inf)
Warning 735: Unable to route between blocks at (102,4) and (0,45) to characterize delay (setting to inf)
Warning 736: Unable to route between blocks at (102,4) and (0,46) to characterize delay (setting to inf)
Warning 737: Unable to route between blocks at (102,4) and (0,47) to characterize delay (setting to inf)
Warning 738: Unable to route between blocks at (102,4) and (0,48) to characterize delay (setting to inf)
Warning 739: Unable to route between blocks at (102,4) and (0,49) to characterize delay (setting to inf)
Warning 740: Unable to route between blocks at (102,4) and (0,50) to characterize delay (setting to inf)
Warning 741: Unable to route between blocks at (102,4) and (0,51) to characterize delay (setting to inf)
Warning 742: Unable to route between blocks at (102,4) and (0,52) to characterize delay (setting to inf)
Warning 743: Unable to route between blocks at (102,4) and (0,53) to characterize delay (setting to inf)
Warning 744: Unable to route between blocks at (102,4) and (0,54) to characterize delay (setting to inf)
Warning 745: Unable to route between blocks at (102,4) and (0,55) to characterize delay (setting to inf)
Warning 746: Unable to route between blocks at (102,4) and (0,56) to characterize delay (setting to inf)
Warning 747: Unable to route between blocks at (102,4) and (0,57) to characterize delay (setting to inf)
Warning 748: Unable to route between blocks at (102,4) and (0,58) to characterize delay (setting to inf)
Warning 749: Unable to route between blocks at (102,4) and (0,59) to characterize delay (setting to inf)
Warning 750: Unable to route between blocks at (102,4) and (0,60) to characterize delay (setting to inf)
Warning 751: Unable to route between blocks at (102,4) and (0,61) to characterize delay (setting to inf)
Warning 752: Unable to route between blocks at (102,4) and (0,62) to characterize delay (setting to inf)
Warning 753: Unable to route between blocks at (102,4) and (0,63) to characterize delay (setting to inf)
Warning 754: Unable to route between blocks at (102,4) and (0,64) to characterize delay (setting to inf)
Warning 755: Unable to route between blocks at (102,4) and (0,65) to characterize delay (setting to inf)
Warning 756: Unable to route between blocks at (102,4) and (0,66) to characterize delay (setting to inf)
Warning 757: Unable to route between blocks at (102,4) and (0,67) to characterize delay (setting to inf)
Warning 758: Unable to route between blocks at (102,4) and (0,68) to characterize delay (setting to inf)
Warning 759: Unable to route between blocks at (102,4) and (0,69) to characterize delay (setting to inf)
Warning 760: Unable to route between blocks at (102,4) and (1,69) to characterize delay (setting to inf)
Warning 761: Unable to route between blocks at (102,4) and (2,69) to characterize delay (setting to inf)
Warning 762: Unable to route between blocks at (102,4) and (3,69) to characterize delay (setting to inf)
Warning 763: Unable to route between blocks at (102,4) and (4,69) to characterize delay (setting to inf)
Warning 764: Unable to route between blocks at (102,4) and (5,69) to characterize delay (setting to inf)
Warning 765: Unable to route between blocks at (102,4) and (6,69) to characterize delay (setting to inf)
Warning 766: Unable to route between blocks at (102,4) and (7,69) to characterize delay (setting to inf)
Warning 767: Unable to route between blocks at (102,4) and (8,69) to characterize delay (setting to inf)
Warning 768: Unable to route between blocks at (102,4) and (9,69) to characterize delay (setting to inf)
Warning 769: Unable to route between blocks at (102,4) and (10,69) to characterize delay (setting to inf)
Warning 770: Unable to route between blocks at (102,4) and (11,69) to characterize delay (setting to inf)
Warning 771: Unable to route between blocks at (102,4) and (12,69) to characterize delay (setting to inf)
Warning 772: Unable to route between blocks at (102,4) and (13,69) to characterize delay (setting to inf)
Warning 773: Unable to route between blocks at (102,4) and (14,69) to characterize delay (setting to inf)
Warning 774: Unable to route between blocks at (102,4) and (15,69) to characterize delay (setting to inf)
Warning 775: Unable to route between blocks at (102,4) and (16,69) to characterize delay (setting to inf)
Warning 776: Unable to route between blocks at (102,4) and (17,69) to characterize delay (setting to inf)
Warning 777: Unable to route between blocks at (102,4) and (18,69) to characterize delay (setting to inf)
Warning 778: Unable to route between blocks at (102,4) and (19,69) to characterize delay (setting to inf)
Warning 779: Unable to route between blocks at (102,4) and (20,69) to characterize delay (setting to inf)
Warning 780: Unable to route between blocks at (102,4) and (21,69) to characterize delay (setting to inf)
Warning 781: Unable to route between blocks at (102,4) and (22,69) to characterize delay (setting to inf)
Warning 782: Unable to route between blocks at (102,4) and (23,69) to characterize delay (setting to inf)
Warning 783: Unable to route between blocks at (102,4) and (24,69) to characterize delay (setting to inf)
Warning 784: Unable to route between blocks at (102,4) and (25,69) to characterize delay (setting to inf)
Warning 785: Unable to route between blocks at (102,4) and (26,69) to characterize delay (setting to inf)
Warning 786: Unable to route between blocks at (102,4) and (27,69) to characterize delay (setting to inf)
Warning 787: Unable to route between blocks at (102,4) and (28,69) to characterize delay (setting to inf)
Warning 788: Unable to route between blocks at (102,4) and (29,69) to characterize delay (setting to inf)
Warning 789: Unable to route between blocks at (102,4) and (30,69) to characterize delay (setting to inf)
Warning 790: Unable to route between blocks at (102,4) and (31,69) to characterize delay (setting to inf)
Warning 791: Unable to route between blocks at (102,4) and (32,69) to characterize delay (setting to inf)
Warning 792: Unable to route between blocks at (102,4) and (33,69) to characterize delay (setting to inf)
Warning 793: Unable to route between blocks at (102,4) and (34,69) to characterize delay (setting to inf)
Warning 794: Unable to route between blocks at (102,4) and (35,69) to characterize delay (setting to inf)
Warning 795: Unable to route between blocks at (102,4) and (36,69) to characterize delay (setting to inf)
Warning 796: Unable to route between blocks at (102,4) and (37,69) to characterize delay (setting to inf)
Warning 797: Unable to route between blocks at (102,4) and (38,69) to characterize delay (setting to inf)
Warning 798: Unable to route between blocks at (102,4) and (39,69) to characterize delay (setting to inf)
Warning 799: Unable to route between blocks at (102,4) and (40,69) to characterize delay (setting to inf)
Warning 800: Unable to route between blocks at (102,4) and (41,69) to characterize delay (setting to inf)
Warning 801: Unable to route between blocks at (102,4) and (42,69) to characterize delay (setting to inf)
Warning 802: Unable to route between blocks at (102,4) and (43,69) to characterize delay (setting to inf)
Warning 803: Unable to route between blocks at (102,4) and (44,69) to characterize delay (setting to inf)
Warning 804: Unable to route between blocks at (102,4) and (45,69) to characterize delay (setting to inf)
Warning 805: Unable to route between blocks at (102,4) and (46,69) to characterize delay (setting to inf)
Warning 806: Unable to route between blocks at (102,4) and (47,69) to characterize delay (setting to inf)
Warning 807: Unable to route between blocks at (102,4) and (48,69) to characterize delay (setting to inf)
Warning 808: Unable to route between blocks at (102,4) and (49,69) to characterize delay (setting to inf)
Warning 809: Unable to route between blocks at (102,4) and (50,69) to characterize delay (setting to inf)
Warning 810: Unable to route between blocks at (102,4) and (51,69) to characterize delay (setting to inf)
Warning 811: Unable to route between blocks at (102,4) and (52,69) to characterize delay (setting to inf)
Warning 812: Unable to route between blocks at (102,4) and (53,69) to characterize delay (setting to inf)
Warning 813: Unable to route between blocks at (102,4) and (54,69) to characterize delay (setting to inf)
Warning 814: Unable to route between blocks at (102,4) and (55,69) to characterize delay (setting to inf)
Warning 815: Unable to route between blocks at (102,4) and (56,69) to characterize delay (setting to inf)
Warning 816: Unable to route between blocks at (102,4) and (57,69) to characterize delay (setting to inf)
Warning 817: Unable to route between blocks at (102,4) and (58,69) to characterize delay (setting to inf)
Warning 818: Unable to route between blocks at (102,4) and (59,69) to characterize delay (setting to inf)
Warning 819: Unable to route between blocks at (102,4) and (60,69) to characterize delay (setting to inf)
Warning 820: Unable to route between blocks at (102,4) and (61,69) to characterize delay (setting to inf)
Warning 821: Unable to route between blocks at (102,4) and (62,69) to characterize delay (setting to inf)
Warning 822: Unable to route between blocks at (102,4) and (63,69) to characterize delay (setting to inf)
Warning 823: Unable to route between blocks at (102,4) and (64,69) to characterize delay (setting to inf)
Warning 824: Unable to route between blocks at (102,4) and (65,69) to characterize delay (setting to inf)
Warning 825: Unable to route between blocks at (102,4) and (66,69) to characterize delay (setting to inf)
Warning 826: Unable to route between blocks at (102,4) and (67,69) to characterize delay (setting to inf)
Warning 827: Unable to route between blocks at (102,4) and (68,69) to characterize delay (setting to inf)
Warning 828: Unable to route between blocks at (102,4) and (69,69) to characterize delay (setting to inf)
Warning 829: Unable to route between blocks at (102,4) and (70,69) to characterize delay (setting to inf)
Warning 830: Unable to route between blocks at (102,4) and (71,69) to characterize delay (setting to inf)
Warning 831: Unable to route between blocks at (102,4) and (72,69) to characterize delay (setting to inf)
Warning 832: Unable to route between blocks at (102,4) and (73,69) to characterize delay (setting to inf)
Warning 833: Unable to route between blocks at (102,4) and (74,69) to characterize delay (setting to inf)
Warning 834: Unable to route between blocks at (102,4) and (75,69) to characterize delay (setting to inf)
Warning 835: Unable to route between blocks at (102,4) and (76,69) to characterize delay (setting to inf)
Warning 836: Unable to route between blocks at (102,4) and (77,69) to characterize delay (setting to inf)
Warning 837: Unable to route between blocks at (102,4) and (78,69) to characterize delay (setting to inf)
Warning 838: Unable to route between blocks at (102,4) and (79,69) to characterize delay (setting to inf)
Warning 839: Unable to route between blocks at (102,4) and (80,69) to characterize delay (setting to inf)
Warning 840: Unable to route between blocks at (102,4) and (81,69) to characterize delay (setting to inf)
Warning 841: Unable to route between blocks at (102,4) and (82,69) to characterize delay (setting to inf)
Warning 842: Unable to route between blocks at (102,4) and (83,69) to characterize delay (setting to inf)
Warning 843: Unable to route between blocks at (102,4) and (84,69) to characterize delay (setting to inf)
Warning 844: Unable to route between blocks at (102,4) and (85,69) to characterize delay (setting to inf)
Warning 845: Unable to route between blocks at (102,4) and (86,69) to characterize delay (setting to inf)
Warning 846: Unable to route between blocks at (102,4) and (87,69) to characterize delay (setting to inf)
Warning 847: Unable to route between blocks at (102,4) and (88,69) to characterize delay (setting to inf)
Warning 848: Unable to route between blocks at (102,4) and (89,69) to characterize delay (setting to inf)
Warning 849: Unable to route between blocks at (102,4) and (90,69) to characterize delay (setting to inf)
Warning 850: Unable to route between blocks at (102,4) and (91,69) to characterize delay (setting to inf)
Warning 851: Unable to route between blocks at (102,4) and (92,69) to characterize delay (setting to inf)
Warning 852: Unable to route between blocks at (102,4) and (93,69) to characterize delay (setting to inf)
Warning 853: Unable to route between blocks at (102,4) and (94,69) to characterize delay (setting to inf)
Warning 854: Unable to route between blocks at (102,4) and (95,69) to characterize delay (setting to inf)
Warning 855: Unable to route between blocks at (102,4) and (96,69) to characterize delay (setting to inf)
Warning 856: Unable to route between blocks at (102,4) and (97,69) to characterize delay (setting to inf)
Warning 857: Unable to route between blocks at (102,4) and (98,69) to characterize delay (setting to inf)
Warning 858: Unable to route between blocks at (102,4) and (99,69) to characterize delay (setting to inf)
Warning 859: Unable to route between blocks at (102,4) and (100,69) to characterize delay (setting to inf)
Warning 860: Unable to route between blocks at (102,4) and (101,69) to characterize delay (setting to inf)
Warning 861: Unable to route between blocks at (102,4) and (102,69) to characterize delay (setting to inf)
Warning 862: Unable to route between blocks at (4,66) and (4,0) to characterize delay (setting to inf)
Warning 863: Unable to route between blocks at (4,66) and (5,0) to characterize delay (setting to inf)
Warning 864: Unable to route between blocks at (4,66) and (6,0) to characterize delay (setting to inf)
Warning 865: Unable to route between blocks at (4,66) and (7,0) to characterize delay (setting to inf)
Warning 866: Unable to route between blocks at (4,66) and (8,0) to characterize delay (setting to inf)
Warning 867: Unable to route between blocks at (4,66) and (9,0) to characterize delay (setting to inf)
Warning 868: Unable to route between blocks at (4,66) and (10,0) to characterize delay (setting to inf)
Warning 869: Unable to route between blocks at (4,66) and (11,0) to characterize delay (setting to inf)
Warning 870: Unable to route between blocks at (4,66) and (12,0) to characterize delay (setting to inf)
Warning 871: Unable to route between blocks at (4,66) and (13,0) to characterize delay (setting to inf)
Warning 872: Unable to route between blocks at (4,66) and (14,0) to characterize delay (setting to inf)
Warning 873: Unable to route between blocks at (4,66) and (15,0) to characterize delay (setting to inf)
Warning 874: Unable to route between blocks at (4,66) and (16,0) to characterize delay (setting to inf)
Warning 875: Unable to route between blocks at (4,66) and (17,0) to characterize delay (setting to inf)
Warning 876: Unable to route between blocks at (4,66) and (18,0) to characterize delay (setting to inf)
Warning 877: Unable to route between blocks at (4,66) and (19,0) to characterize delay (setting to inf)
Warning 878: Unable to route between blocks at (4,66) and (20,0) to characterize delay (setting to inf)
Warning 879: Unable to route between blocks at (4,66) and (21,0) to characterize delay (setting to inf)
Warning 880: Unable to route between blocks at (4,66) and (22,0) to characterize delay (setting to inf)
Warning 881: Unable to route between blocks at (4,66) and (23,0) to characterize delay (setting to inf)
Warning 882: Unable to route between blocks at (4,66) and (24,0) to characterize delay (setting to inf)
Warning 883: Unable to route between blocks at (4,66) and (25,0) to characterize delay (setting to inf)
Warning 884: Unable to route between blocks at (4,66) and (26,0) to characterize delay (setting to inf)
Warning 885: Unable to route between blocks at (4,66) and (27,0) to characterize delay (setting to inf)
Warning 886: Unable to route between blocks at (4,66) and (28,0) to characterize delay (setting to inf)
Warning 887: Unable to route between blocks at (4,66) and (29,0) to characterize delay (setting to inf)
Warning 888: Unable to route between blocks at (4,66) and (30,0) to characterize delay (setting to inf)
Warning 889: Unable to route between blocks at (4,66) and (31,0) to characterize delay (setting to inf)
Warning 890: Unable to route between blocks at (4,66) and (32,0) to characterize delay (setting to inf)
Warning 891: Unable to route between blocks at (4,66) and (33,0) to characterize delay (setting to inf)
Warning 892: Unable to route between blocks at (4,66) and (34,0) to characterize delay (setting to inf)
Warning 893: Unable to route between blocks at (4,66) and (35,0) to characterize delay (setting to inf)
Warning 894: Unable to route between blocks at (4,66) and (36,0) to characterize delay (setting to inf)
Warning 895: Unable to route between blocks at (4,66) and (37,0) to characterize delay (setting to inf)
Warning 896: Unable to route between blocks at (4,66) and (38,0) to characterize delay (setting to inf)
Warning 897: Unable to route between blocks at (4,66) and (39,0) to characterize delay (setting to inf)
Warning 898: Unable to route between blocks at (4,66) and (40,0) to characterize delay (setting to inf)
Warning 899: Unable to route between blocks at (4,66) and (41,0) to characterize delay (setting to inf)
Warning 900: Unable to route between blocks at (4,66) and (42,0) to characterize delay (setting to inf)
Warning 901: Unable to route between blocks at (4,66) and (43,0) to characterize delay (setting to inf)
Warning 902: Unable to route between blocks at (4,66) and (44,0) to characterize delay (setting to inf)
Warning 903: Unable to route between blocks at (4,66) and (45,0) to characterize delay (setting to inf)
Warning 904: Unable to route between blocks at (4,66) and (46,0) to characterize delay (setting to inf)
Warning 905: Unable to route between blocks at (4,66) and (47,0) to characterize delay (setting to inf)
Warning 906: Unable to route between blocks at (4,66) and (48,0) to characterize delay (setting to inf)
Warning 907: Unable to route between blocks at (4,66) and (49,0) to characterize delay (setting to inf)
Warning 908: Unable to route between blocks at (4,66) and (50,0) to characterize delay (setting to inf)
Warning 909: Unable to route between blocks at (4,66) and (51,0) to characterize delay (setting to inf)
Warning 910: Unable to route between blocks at (4,66) and (52,0) to characterize delay (setting to inf)
Warning 911: Unable to route between blocks at (4,66) and (53,0) to characterize delay (setting to inf)
Warning 912: Unable to route between blocks at (4,66) and (54,0) to characterize delay (setting to inf)
Warning 913: Unable to route between blocks at (4,66) and (55,0) to characterize delay (setting to inf)
Warning 914: Unable to route between blocks at (4,66) and (56,0) to characterize delay (setting to inf)
Warning 915: Unable to route between blocks at (4,66) and (57,0) to characterize delay (setting to inf)
Warning 916: Unable to route between blocks at (4,66) and (58,0) to characterize delay (setting to inf)
Warning 917: Unable to route between blocks at (4,66) and (59,0) to characterize delay (setting to inf)
Warning 918: Unable to route between blocks at (4,66) and (60,0) to characterize delay (setting to inf)
Warning 919: Unable to route between blocks at (4,66) and (61,0) to characterize delay (setting to inf)
Warning 920: Unable to route between blocks at (4,66) and (62,0) to characterize delay (setting to inf)
Warning 921: Unable to route between blocks at (4,66) and (63,0) to characterize delay (setting to inf)
Warning 922: Unable to route between blocks at (4,66) and (64,0) to characterize delay (setting to inf)
Warning 923: Unable to route between blocks at (4,66) and (65,0) to characterize delay (setting to inf)
Warning 924: Unable to route between blocks at (4,66) and (66,0) to characterize delay (setting to inf)
Warning 925: Unable to route between blocks at (4,66) and (67,0) to characterize delay (setting to inf)
Warning 926: Unable to route between blocks at (4,66) and (68,0) to characterize delay (setting to inf)
Warning 927: Unable to route between blocks at (4,66) and (69,0) to characterize delay (setting to inf)
Warning 928: Unable to route between blocks at (4,66) and (70,0) to characterize delay (setting to inf)
Warning 929: Unable to route between blocks at (4,66) and (71,0) to characterize delay (setting to inf)
Warning 930: Unable to route between blocks at (4,66) and (72,0) to characterize delay (setting to inf)
Warning 931: Unable to route between blocks at (4,66) and (73,0) to characterize delay (setting to inf)
Warning 932: Unable to route between blocks at (4,66) and (74,0) to characterize delay (setting to inf)
Warning 933: Unable to route between blocks at (4,66) and (75,0) to characterize delay (setting to inf)
Warning 934: Unable to route between blocks at (4,66) and (76,0) to characterize delay (setting to inf)
Warning 935: Unable to route between blocks at (4,66) and (77,0) to characterize delay (setting to inf)
Warning 936: Unable to route between blocks at (4,66) and (78,0) to characterize delay (setting to inf)
Warning 937: Unable to route between blocks at (4,66) and (79,0) to characterize delay (setting to inf)
Warning 938: Unable to route between blocks at (4,66) and (80,0) to characterize delay (setting to inf)
Warning 939: Unable to route between blocks at (4,66) and (81,0) to characterize delay (setting to inf)
Warning 940: Unable to route between blocks at (4,66) and (82,0) to characterize delay (setting to inf)
Warning 941: Unable to route between blocks at (4,66) and (83,0) to characterize delay (setting to inf)
Warning 942: Unable to route between blocks at (4,66) and (84,0) to characterize delay (setting to inf)
Warning 943: Unable to route between blocks at (4,66) and (85,0) to characterize delay (setting to inf)
Warning 944: Unable to route between blocks at (4,66) and (86,0) to characterize delay (setting to inf)
Warning 945: Unable to route between blocks at (4,66) and (87,0) to characterize delay (setting to inf)
Warning 946: Unable to route between blocks at (4,66) and (88,0) to characterize delay (setting to inf)
Warning 947: Unable to route between blocks at (4,66) and (89,0) to characterize delay (setting to inf)
Warning 948: Unable to route between blocks at (4,66) and (90,0) to characterize delay (setting to inf)
Warning 949: Unable to route between blocks at (4,66) and (91,0) to characterize delay (setting to inf)
Warning 950: Unable to route between blocks at (4,66) and (92,0) to characterize delay (setting to inf)
Warning 951: Unable to route between blocks at (4,66) and (93,0) to characterize delay (setting to inf)
Warning 952: Unable to route between blocks at (4,66) and (94,0) to characterize delay (setting to inf)
Warning 953: Unable to route between blocks at (4,66) and (95,0) to characterize delay (setting to inf)
Warning 954: Unable to route between blocks at (4,66) and (96,0) to characterize delay (setting to inf)
Warning 955: Unable to route between blocks at (4,66) and (97,0) to characterize delay (setting to inf)
Warning 956: Unable to route between blocks at (4,66) and (98,0) to characterize delay (setting to inf)
Warning 957: Unable to route between blocks at (4,66) and (99,0) to characterize delay (setting to inf)
Warning 958: Unable to route between blocks at (4,66) and (100,0) to characterize delay (setting to inf)
Warning 959: Unable to route between blocks at (4,66) and (101,0) to characterize delay (setting to inf)
Warning 960: Unable to route between blocks at (4,66) and (102,0) to characterize delay (setting to inf)
Warning 961: Unable to route between blocks at (4,66) and (103,0) to characterize delay (setting to inf)
Warning 962: Unable to route between blocks at (4,66) and (104,0) to characterize delay (setting to inf)
Warning 963: Unable to route between blocks at (4,66) and (105,0) to characterize delay (setting to inf)
Warning 964: Unable to route between blocks at (4,66) and (105,1) to characterize delay (setting to inf)
Warning 965: Unable to route between blocks at (4,66) and (105,2) to characterize delay (setting to inf)
Warning 966: Unable to route between blocks at (4,66) and (105,3) to characterize delay (setting to inf)
Warning 967: Unable to route between blocks at (4,66) and (105,4) to characterize delay (setting to inf)
Warning 968: Unable to route between blocks at (4,66) and (105,5) to characterize delay (setting to inf)
Warning 969: Unable to route between blocks at (4,66) and (105,6) to characterize delay (setting to inf)
Warning 970: Unable to route between blocks at (4,66) and (105,7) to characterize delay (setting to inf)
Warning 971: Unable to route between blocks at (4,66) and (105,8) to characterize delay (setting to inf)
Warning 972: Unable to route between blocks at (4,66) and (105,9) to characterize delay (setting to inf)
Warning 973: Unable to route between blocks at (4,66) and (105,10) to characterize delay (setting to inf)
Warning 974: Unable to route between blocks at (4,66) and (105,11) to characterize delay (setting to inf)
Warning 975: Unable to route between blocks at (4,66) and (105,12) to characterize delay (setting to inf)
Warning 976: Unable to route between blocks at (4,66) and (105,13) to characterize delay (setting to inf)
Warning 977: Unable to route between blocks at (4,66) and (105,14) to characterize delay (setting to inf)
Warning 978: Unable to route between blocks at (4,66) and (105,15) to characterize delay (setting to inf)
Warning 979: Unable to route between blocks at (4,66) and (105,16) to characterize delay (setting to inf)
Warning 980: Unable to route between blocks at (4,66) and (105,17) to characterize delay (setting to inf)
Warning 981: Unable to route between blocks at (4,66) and (105,18) to characterize delay (setting to inf)
Warning 982: Unable to route between blocks at (4,66) and (105,19) to characterize delay (setting to inf)
Warning 983: Unable to route between blocks at (4,66) and (105,20) to characterize delay (setting to inf)
Warning 984: Unable to route between blocks at (4,66) and (105,21) to characterize delay (setting to inf)
Warning 985: Unable to route between blocks at (4,66) and (105,22) to characterize delay (setting to inf)
Warning 986: Unable to route between blocks at (4,66) and (105,23) to characterize delay (setting to inf)
Warning 987: Unable to route between blocks at (4,66) and (105,24) to characterize delay (setting to inf)
Warning 988: Unable to route between blocks at (4,66) and (105,25) to characterize delay (setting to inf)
Warning 989: Unable to route between blocks at (4,66) and (105,26) to characterize delay (setting to inf)
Warning 990: Unable to route between blocks at (4,66) and (105,27) to characterize delay (setting to inf)
Warning 991: Unable to route between blocks at (4,66) and (105,28) to characterize delay (setting to inf)
Warning 992: Unable to route between blocks at (4,66) and (105,29) to characterize delay (setting to inf)
Warning 993: Unable to route between blocks at (4,66) and (105,30) to characterize delay (setting to inf)
Warning 994: Unable to route between blocks at (4,66) and (105,31) to characterize delay (setting to inf)
Warning 995: Unable to route between blocks at (4,66) and (105,32) to characterize delay (setting to inf)
Warning 996: Unable to route between blocks at (4,66) and (105,33) to characterize delay (setting to inf)
Warning 997: Unable to route between blocks at (4,66) and (105,34) to characterize delay (setting to inf)
Warning 998: Unable to route between blocks at (4,66) and (105,35) to characterize delay (setting to inf)
Warning 999: Unable to route between blocks at (4,66) and (105,36) to characterize delay (setting to inf)
Warning 1000: Unable to route between blocks at (4,66) and (105,37) to characterize delay (setting to inf)
Warning 1001: Unable to route between blocks at (4,66) and (105,38) to characterize delay (setting to inf)
Warning 1002: Unable to route between blocks at (4,66) and (105,39) to characterize delay (setting to inf)
Warning 1003: Unable to route between blocks at (4,66) and (105,40) to characterize delay (setting to inf)
Warning 1004: Unable to route between blocks at (4,66) and (105,41) to characterize delay (setting to inf)
Warning 1005: Unable to route between blocks at (4,66) and (105,42) to characterize delay (setting to inf)
Warning 1006: Unable to route between blocks at (4,66) and (105,43) to characterize delay (setting to inf)
Warning 1007: Unable to route between blocks at (4,66) and (105,44) to characterize delay (setting to inf)
Warning 1008: Unable to route between blocks at (4,66) and (105,45) to characterize delay (setting to inf)
Warning 1009: Unable to route between blocks at (4,66) and (105,46) to characterize delay (setting to inf)
Warning 1010: Unable to route between blocks at (4,66) and (105,47) to characterize delay (setting to inf)
Warning 1011: Unable to route between blocks at (4,66) and (105,48) to characterize delay (setting to inf)
Warning 1012: Unable to route between blocks at (4,66) and (105,49) to characterize delay (setting to inf)
Warning 1013: Unable to route between blocks at (4,66) and (105,50) to characterize delay (setting to inf)
Warning 1014: Unable to route between blocks at (4,66) and (105,51) to characterize delay (setting to inf)
Warning 1015: Unable to route between blocks at (4,66) and (105,52) to characterize delay (setting to inf)
Warning 1016: Unable to route between blocks at (4,66) and (105,53) to characterize delay (setting to inf)
Warning 1017: Unable to route between blocks at (4,66) and (105,54) to characterize delay (setting to inf)
Warning 1018: Unable to route between blocks at (4,66) and (105,55) to characterize delay (setting to inf)
Warning 1019: Unable to route between blocks at (4,66) and (105,56) to characterize delay (setting to inf)
Warning 1020: Unable to route between blocks at (4,66) and (105,57) to characterize delay (setting to inf)
Warning 1021: Unable to route between blocks at (4,66) and (105,58) to characterize delay (setting to inf)
Warning 1022: Unable to route between blocks at (4,66) and (105,59) to characterize delay (setting to inf)
Warning 1023: Unable to route between blocks at (4,66) and (105,60) to characterize delay (setting to inf)
Warning 1024: Unable to route between blocks at (4,66) and (105,61) to characterize delay (setting to inf)
Warning 1025: Unable to route between blocks at (4,66) and (105,62) to characterize delay (setting to inf)
Warning 1026: Unable to route between blocks at (4,66) and (105,63) to characterize delay (setting to inf)
Warning 1027: Unable to route between blocks at (4,66) and (105,64) to characterize delay (setting to inf)
Warning 1028: Unable to route between blocks at (4,66) and (105,65) to characterize delay (setting to inf)
Warning 1029: Unable to route between blocks at (4,66) and (105,66) to characterize delay (setting to inf)
## Computing delta delays took 152.63 seconds (max_rss 1091.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 152.69 seconds (max_rss 1091.8 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 1091.8 MiB, delta_rss +0.0 MiB)

There are 85 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 4006

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 25.0376 td_cost: 8.46732e-08
Initial placement estimated Critical Path Delay (CPD): 5.86362 ns
Initial placement estimated setup Total Negative Slack (sTNS): -213.287 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -5.86362 ns

Initial placement estimated setup slack histogram:
[ -5.9e-09: -5.4e-09)  4 (  5.3%) |***********
[ -5.4e-09: -4.9e-09)  0 (  0.0%) |
[ -4.9e-09: -4.5e-09)  1 (  1.3%) |***
[ -4.5e-09:   -4e-09)  3 (  3.9%) |********
[   -4e-09: -3.6e-09) 15 ( 19.7%) |******************************************
[ -3.6e-09: -3.1e-09)  2 (  2.6%) |******
[ -3.1e-09: -2.6e-09) 16 ( 21.1%) |*********************************************
[ -2.6e-09: -2.2e-09)  8 ( 10.5%) |***********************
[ -2.2e-09: -1.7e-09) 10 ( 13.2%) |****************************
[ -1.7e-09: -1.2e-09) 17 ( 22.4%) |************************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 172
Warning 1030: Starting t: 33 of 80 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha  congestion_cost
      (sec)                                          (ns)       (ns)     (ns)                                                                  
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
   1    0.0 7.5e-04   0.902      18.43 6.7925e-08   4.851       -191   -4.851   0.442  0.0482  105.0     1.00 0.000       172  0.200
   2    0.0 7.1e-04   0.912      14.68 6.3384e-08   3.973       -172   -3.973   0.360  0.0429  105.0     1.00 0.000       344  0.950
   3    0.0 6.8e-04   0.989      13.69 4.7501e-08   3.973       -163   -3.973   0.273  0.0073   96.6     1.56 0.000       516  0.950
   4    0.0 6.4e-04   0.973      13.17 3.1183e-08   3.973       -161   -3.973   0.285  0.0160   80.5     2.65 0.000       688  0.950
   5    0.0 6.1e-04   0.975      12.75 2.5794e-08   3.784       -159   -3.784   0.285  0.0056   68.0     3.49 0.000       860  0.950
   6    0.0 5.8e-04   0.995      12.69 2.6142e-08   3.544       -158   -3.544   0.285  0.0078   57.5     4.20 0.000      1032  0.950
   7    0.0 5.5e-04   0.999      12.57 4.511e-08    2.952       -157   -2.952   0.291  0.0010   48.6     4.80 0.000      1204  0.950
   8    0.0 5.2e-04   0.998      12.63 4.3966e-08   2.952       -157   -2.952   0.250  0.0015   41.3     5.29 0.000      1376  0.950
   9    0.0 5.0e-04   1.001      12.61 4.3163e-08   2.952       -157   -2.952   0.262  0.0008   33.5     5.81 0.000      1548  0.950
  10    0.0 4.7e-04   0.414       5.02 1.8457e-08   2.952       -157   -2.952   0.459  0.2970   27.5     6.22 0.000      1720  0.950
  11    0.0 4.5e-04   0.955       2.61 1.1824e-08   2.120      -95.3   -2.120   0.337  0.0350   28.0     6.18 0.000      1892  0.950
  12    0.0 4.3e-04   0.977       2.28 1.1477e-08   2.120      -94.7   -2.120   0.215  0.0132   25.1     6.37 0.000      2064  0.950
  13    0.0 4.1e-04   0.991       2.20 1.1e-08      2.120      -94.4   -2.120   0.151  0.0052   19.5     6.76 0.000      2236  0.950
  14    0.0 3.9e-04   0.977       2.13 1.05e-08     2.120      -94.1   -2.120   0.233  0.0112   13.9     7.13 0.000      2408  0.950
  15    0.0 3.7e-04   0.996       2.07 1.0091e-08   2.120      -93.6   -2.120   0.157  0.0019   11.0     7.33 0.000      2580  0.950
  16    0.0 3.5e-04   0.989       2.05 9.8476e-09   2.120      -93.5   -2.120   0.145  0.0067    7.9     7.54 0.000      2752  0.950
  17    0.0 3.3e-04   0.995       2.02 9.5304e-09   2.120      -93.2   -2.120   0.122  0.0027    5.6     7.69 0.000      2924  0.950
  18    0.0 3.1e-04   0.997       2.00 9.4054e-09   2.120      -93.1   -2.120   0.151  0.0024    3.8     7.81 0.000      3096  0.950
  19    0.0 3.0e-04   0.997       1.98 9.3302e-09   2.120      -92.9   -2.120   0.116  0.0009    2.7     7.89 0.000      3268  0.950
  20    0.0 2.8e-04   0.999       1.97 9.3259e-09   2.120      -92.7   -2.120   0.052  0.0008    1.8     7.94 0.000      3440  0.950
  21    0.0 2.7e-04   0.997       1.97 9.2719e-09   2.120      -92.7   -2.120   0.105  0.0020    1.1     7.99 0.000      3612  0.950
  22    0.0 2.6e-04   0.997       1.95 1.0788e-08   2.062      -92.6   -2.062   0.064  0.0011    1.0     8.00 0.000      3784  0.950
  23    0.0 2.0e-04   1.000       1.95 1.0787e-08   2.062      -92.5   -2.062   0.058  0.0000    1.0     8.00 0.000      3956  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=1.94632, TD costs=1.07873e-08, CPD=  2.062 (ns) 
  24    0.0 1.6e-04   1.000       1.95 1.0787e-08   2.062      -92.4   -2.062   0.023  0.0000    1.0     8.00 0.000      4128  0.800
  25    0.0 1.3e-04   1.000       1.95 1.0787e-08   2.062      -92.5   -2.062   0.029  0.0000    1.0     8.00 0.000      4300  0.800
  26    0.0 1.0e-04   0.999       1.94 1.0787e-08   2.062      -92.5   -2.062   0.041  0.0008    1.0     8.00 0.000      4472  0.800
  27    0.0 8.4e-05   1.000       1.94 1.0787e-08   2.062      -92.4   -2.062   0.058  0.0007    1.0     8.00 0.000      4644  0.800
  28    0.0 6.7e-05   1.000       1.93 1.0787e-08   2.062      -92.4   -2.062   0.035  0.0000    1.0     8.00 0.000      4816  0.800
  29    0.0 0.0e+00   1.000       1.93 1.0787e-08   2.062      -92.4   -2.062   0.017  0.0000    1.0     8.00 0.000      4988  0.800
## Placement Quench took 0.00 seconds (max_rss 1091.8 MiB)
post-quench CPD = 2.06184 (ns) 

BB estimate of min-dist (placement) wire length: 309

Completed placement consistency check successfully.

Swaps called: 5068

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 2.06184 ns, Fmax: 485.003 MHz
Placement estimated setup Worst Negative Slack (sWNS): -2.06184 ns
Placement estimated setup Total Negative Slack (sTNS): -92.3832 ns

Placement estimated setup slack histogram:
[ -2.1e-09: -1.9e-09) 38 ( 50.0%) |************************************************
[ -1.9e-09: -1.7e-09)  0 (  0.0%) |
[ -1.7e-09: -1.5e-09)  0 (  0.0%) |
[ -1.5e-09: -1.4e-09)  0 (  0.0%) |
[ -1.4e-09: -1.2e-09)  0 (  0.0%) |
[ -1.2e-09:   -1e-09)  0 (  0.0%) |
[   -1e-09: -8.7e-10)  0 (  0.0%) |
[ -8.7e-10: -6.9e-10)  0 (  0.0%) |
[ -6.9e-10: -5.2e-10)  0 (  0.0%) |
[ -5.2e-10: -3.5e-10) 38 ( 50.0%) |************************************************

Placement estimated geomean non-virtual intra-domain period: 2.06184 ns (485.003 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 2.06184 ns (485.003 MHz)

Placement cost: 0.999998, bb_cost: 1.93382, td_cost: 1.07871e-08, 

Placement resource usage:
  io  implemented as io_bottom: 78
  clb implemented as clb      : 1
  dsp implemented as dsp      : 1

Placement number of temperatures: 29
Placement total # of swap attempts: 5068
	Swaps accepted:  945 (18.6 %)
	Swaps rejected: 3387 (66.8 %)
	Swaps aborted :  736 (14.5 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                23.26            9.16            90.84          0.00         
                   Median                 21.25            24.51           59.24          16.25        
                   W. Centroid            21.69            23.38           63.51          13.10        
                   Centroid               22.67            26.46           60.23          13.32        
                   W. Median              2.70             2.92            40.15          56.93        

clb                Uniform                0.28             0.00            100.00         0.00         
                   Median                 0.28             14.29           85.71          0.00         
                   W. Centroid            0.20             40.00           60.00          0.00         
                   Centroid               0.16             12.50           87.50          0.00         
                   W. Median              0.02             0.00            0.00           100.00       

dsp                Uniform                0.24             0.00            100.00         0.00         
                   Median                 0.14             0.00            71.43          28.57        
                   W. Centroid            1.20             1.64            47.54          50.82        
                   Centroid               0.16             0.00            37.50          62.50        
                   W. Median              0.10             0.00            0.00           100.00       
                   Crit. Uniform          2.86             0.00            100.00         0.00         
                   Feasible Region        2.80             0.00            0.00           100.00       


Placement Quench timing analysis took 0.000236946 seconds (0.000154328 STA, 8.2618e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.021403 seconds (0.0177619 STA, 0.00364109 slack) (31 full updates: 31 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.07 seconds (max_rss 1091.8 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.021403 seconds (0.0177619 STA, 0.00364109 slack) (31 full updates: 31 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 282.76 seconds (max_rss 1091.8 MiB)
Incr Slack updates 31 in 0.00221885 sec
Full Max Req/Worst Slack updates 13 in 0.000621879 sec
Incr Max Req/Worst Slack updates 18 in 0.000755181 sec
Incr Criticality updates 23 in 0.00126463 sec
Full Criticality updates 8 in 0.000356457 sec
INFO: PLC: Design accum_output_registered_iverilog is placed
INFO: RTE: ##################################################
INFO: RTE: Routing for design: accum_output_registered_iverilog
INFO: RTE: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/synthesis/accum_output_registered_iverilog_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accum_output_registered_iverilog_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accum_output_registered_iverilog --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/placement/accum_output_registered_iverilog_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/routing/accum_output_registered_iverilog_post_synth.route --route
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/synthesis/accum_output_registered_iverilog_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accum_output_registered_iverilog_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accum_output_registered_iverilog --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/placement/accum_output_registered_iverilog_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/routing/accum_output_registered_iverilog_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml
Circuit name: accum_output_registered_iverilog_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.09 seconds (max_rss 12.5 MiB, delta_rss +2.9 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/placement/accum_output_registered_iverilog_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/routing/accum_output_registered_iverilog_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: accum_output_registered_iverilog_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +5.7 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/synthesis/accum_output_registered_iverilog_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +1.1 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 81
    .input               :      40
    .output              :      38
    0-LUT                :       2
    RS_DSP_MULTACC_REGOUT:       1
  Nets  : 80
    Avg Fanout:     1.2
    Max Fanout:    11.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 173
  Timing Graph Edges: 174
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 19.6 MiB, delta_rss +0.3 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 1 pins (0.6%), 1 blocks (1.2%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.7 MiB, delta_rss +0.1 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.05 seconds (max_rss 58.2 MiB, delta_rss +38.4 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 80
Netlist num_blocks: 80
Netlist EMPTY blocks: 0.
Netlist io blocks: 78.
Netlist clb blocks: 1.
Netlist dsp blocks: 1.
Netlist bram blocks: 0.
Netlist inputs pins: 40
Netlist output pins: 38

Pb types usage...
  io                         : 78
   io_output                 : 38
    outpad                   : 38
   io_input                  : 40
    inpad                    : 40
  clb                        : 1
   clb_lr                    : 1
    fle                      : 1
     ble5                    : 2
      lut5                   : 2
       lut                   : 2
  dsp                        : 1
   dsp_lr                    : 1
    RS_DSP_MULTACC_REGOUT    : 1

# Create Device
## Build Device Grid
FPGA sized to 106 x 70: 7420 grid tiles (castor104x68_heterogeneous)

Resource usage...
	Netlist
		78	blocks of type: io
	Architecture
		7344	blocks of type: io_top
		4896	blocks of type: io_right
		7344	blocks of type: io_bottom
		4896	blocks of type: io_left
	Netlist
		1	blocks of type: clb
	Architecture
		5676	blocks of type: clb
	Netlist
		1	blocks of type: dsp
	Architecture
		176	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		176	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.01 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 58.5 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 34.14 seconds (max_rss 1091.8 MiB, delta_rss +1033.3 MiB)
  RR Graph Nodes: 2990612
  RR Graph Edges: 15228438
# Create Device took 35.90 seconds (max_rss 1091.8 MiB, delta_rss +1033.3 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/placement/accum_output_registered_iverilog_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/placement/accum_output_registered_iverilog_post_synth.place.

# Load Placement took 0.35 seconds (max_rss 1091.8 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 92.98 seconds (max_rss 1091.8 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.21 seconds (max_rss 1091.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 93.20 seconds (max_rss 1091.8 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 10 ( 11.6%) |*************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4) 28 ( 32.6%) |***********************************
[      0.4:      0.5) 10 ( 11.6%) |*************
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.9:        1) 38 ( 44.2%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 1091.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0   31608      79      85      52 ( 0.002%)     639 ( 0.0%)    2.419     -101.5     -2.419      0.000      0.000      N/A
   2    0.0     0.5    5   22523      57      63      40 ( 0.001%)     631 ( 0.0%)    2.419     -101.8     -2.419      0.000      0.000      N/A
   3    0.0     0.6    0   25716      50      56      19 ( 0.001%)     689 ( 0.0%)    2.419     -103.4     -2.419      0.000      0.000      N/A
   4    0.0     0.8    1   15151      28      34      18 ( 0.001%)     703 ( 0.0%)    2.419     -103.6     -2.419      0.000      0.000      N/A
   5    0.0     1.1    0   14658      26      32      14 ( 0.000%)     719 ( 0.0%)    2.419     -104.5     -2.419      0.000      0.000      N/A
   6    0.0     1.4    1   10449      17      22       9 ( 0.000%)     727 ( 0.0%)    2.419     -104.9     -2.419      0.000      0.000      N/A
   7    0.0     1.9    1    7328      15      20       8 ( 0.000%)     726 ( 0.0%)    2.419     -104.7     -2.419      0.000      0.000      N/A
   8    0.0     2.4    0    7133      12      17       5 ( 0.000%)     719 ( 0.0%)    2.419     -104.7     -2.419      0.000      0.000      N/A
   9    0.0     3.1    0    4281       8      13       3 ( 0.000%)     737 ( 0.0%)    2.419     -105.1     -2.419      0.000      0.000      N/A
  10    0.0     4.1    0    1305       6       6       3 ( 0.000%)     732 ( 0.0%)    2.419     -105.0     -2.419      0.000      0.000       12
  11    0.0     5.3    0    1790       3       3       2 ( 0.000%)     733 ( 0.0%)    2.419     -105.0     -2.419      0.000      0.000       13
  12    0.0     6.9    0    2398       3       3       1 ( 0.000%)     730 ( 0.0%)    2.419     -105.0     -2.419      0.000      0.000       13
  13    0.0     9.0    0    1647       1       1       0 ( 0.000%)     728 ( 0.0%)    2.419     -104.9     -2.419      0.000      0.000       12
Restoring best routing
Critical path: 2.41854 ns
Successfully routed after 13 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 10 ( 11.6%) |*************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4) 11 ( 12.8%) |***************
[      0.4:      0.5) 27 ( 31.4%) |************************************
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.8:      0.9)  2 (  2.3%) |***
[      0.9:        1) 36 ( 41.9%) |************************************************
Router Stats: total_nets_routed: 305 total_connections_routed: 355 total_heap_pushes: 145987 total_heap_pops: 51022 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 145987 total_external_heap_pops: 51022 total_external_SOURCE_pushes: 355 total_external_SOURCE_pops: 343 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 355 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 355 total_external_SINK_pushes: 8510 total_external_SINK_pops: 8281 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 13342 total_external_IPIN_pops: 12814 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 355 total_external_OPIN_pops: 343 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 50 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 50 total_external_CHANX_pushes: 59021 total_external_CHANX_pops: 15151 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 93 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 93 total_external_CHANY_pushes: 64404 total_external_CHANY_pops: 14090 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 75 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 75 total_number_of_adding_all_rt: 853 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.38 seconds (max_rss 1091.8 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.08 seconds (max_rss 1091.8 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 174510315
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 1091.8 MiB, delta_rss +0.0 MiB)
Found 75 mismatches between routing and packing results.
Fixed 43 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 1091.8 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         78                               0.487179                     0.512821   
       clb          1                                      0                            2   
       dsp          1                                     48                           38   
      bram          0                                      0                            0   
Absorbed logical nets 0 out of 80 nets, 80 nets not absorbed.


Average number of bends per net: 2.68354  Maximum # of bends: 6

Number of global nets: 1
Number of routed nets (nonglobal): 79
Wire length results (in units of 1 clb segments)...
	Total wirelength: 728, average net length: 9.21519
	Maximum net length: 18

Wire length results in terms of physical segments...
	Total wiring segments used: 305, average wire segments per net: 3.86076
	Maximum segments used by a net: 7
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)     0 (  0.0%) |
[      0.9:        1)     0 (  0.0%) |
[      0.8:      0.9)     0 (  0.0%) |
[      0.7:      0.8)     0 (  0.0%) |
[      0.5:      0.6)     0 (  0.0%) |
[      0.4:      0.5)     2 (  0.0%) |
[      0.3:      0.4)     0 (  0.0%) |
[      0.2:      0.3)     2 (  0.0%) |
[      0.1:      0.2)    12 (  0.1%) |
[        0:      0.1) 14474 ( 99.9%) |*********************************************
Maximum routing channel utilization:      0.41 at (91,1)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      11   0.311      160
                         1      65   1.915      160
                         2      24   0.783      160
                         3      22   0.632      160
                         4      14   0.434      160
                         5       1   0.009      160
                         6       0   0.000      160
                         7       0   0.000      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       0   0.000      160
                        11       0   0.000      160
                        12       0   0.000      160
                        13       0   0.000      160
                        14       0   0.000      160
                        15       0   0.000      160
                        16       0   0.000      160
                        17       0   0.000      160
                        18       0   0.000      160
                        19       0   0.000      160
                        20       0   0.000      160
                        21       0   0.000      160
                        22       0   0.000      160
                        23       0   0.000      160
                        24       0   0.000      160
                        25       0   0.000      160
                        26       0   0.000      160
                        27       0   0.000      160
                        28       0   0.000      160
                        29       0   0.000      160
                        30       0   0.000      160
                        31       0   0.000      160
                        32       0   0.000      160
                        33       0   0.000      160
                        34       0   0.000      160
                        35       0   0.000      160
                        36       0   0.000      160
                        37       0   0.000      160
                        38       0   0.000      160
                        39       0   0.000      160
                        40       0   0.000      160
                        41       0   0.000      160
                        42       0   0.000      160
                        43       0   0.000      160
                        44       0   0.000      160
                        45       0   0.000      160
                        46       0   0.000      160
                        47       0   0.000      160
                        48       0   0.000      160
                        49       0   0.000      160
                        50       0   0.000      160
                        51       0   0.000      160
                        52       0   0.000      160
                        53       0   0.000      160
                        54       0   0.000      160
                        55       0   0.000      160
                        56       0   0.000      160
                        57       0   0.000      160
                        58       0   0.000      160
                        59       0   0.000      160
                        60       0   0.000      160
                        61       0   0.000      160
                        62       0   0.000      160
                        63       0   0.000      160
                        64       0   0.000      160
                        65       0   0.000      160
                        66       0   0.000      160
                        67       0   0.000      160
                        68       0   0.000      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       0   0.000      160
                         4       0   0.000      160
                         5       0   0.000      160
                         6       0   0.000      160
                         7       0   0.000      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       0   0.000      160
                        11       0   0.000      160
                        12       0   0.000      160
                        13       0   0.000      160
                        14       0   0.000      160
                        15       0   0.000      160
                        16       0   0.000      160
                        17       0   0.000      160
                        18       0   0.000      160
                        19       0   0.000      160
                        20       0   0.000      160
                        21       0   0.000      160
                        22       0   0.000      160
                        23       0   0.000      160
                        24       0   0.000      160
                        25       0   0.000      160
                        26       0   0.000      160
                        27       0   0.000      160
                        28       0   0.000      160
                        29       0   0.000      160
                        30       0   0.000      160
                        31       0   0.000      160
                        32       0   0.000      160
                        33       0   0.000      160
                        34       0   0.000      160
                        35       0   0.000      160
                        36       0   0.000      160
                        37       0   0.000      160
                        38       0   0.000      160
                        39       0   0.000      160
                        40       0   0.000      160
                        41       0   0.000      160
                        42       0   0.000      160
                        43       0   0.000      160
                        44       0   0.000      160
                        45       0   0.000      160
                        46       0   0.000      160
                        47       0   0.000      160
                        48       0   0.000      160
                        49       0   0.000      160
                        50       0   0.000      160
                        51       0   0.000      160
                        52       0   0.000      160
                        53       0   0.000      160
                        54       0   0.000      160
                        55       0   0.000      160
                        56       0   0.000      160
                        57       0   0.000      160
                        58       0   0.000      160
                        59       0   0.000      160
                        60       0   0.000      160
                        61       0   0.000      160
                        62       0   0.000      160
                        63       0   0.000      160
                        64       0   0.000      160
                        65       0   0.000      160
                        66       0   0.000      160
                        67       0   0.000      160
                        68       0   0.000      160
                        69       0   0.000      160
                        70       0   0.000      160
                        71       0   0.000      160
                        72       0   0.000      160
                        73       0   0.000      160
                        74       0   0.000      160
                        75       0   0.000      160
                        76       0   0.000      160
                        77       0   0.000      160
                        78       0   0.000      160
                        79       0   0.000      160
                        80       0   0.000      160
                        81       0   0.000      160
                        82       0   0.000      160
                        83       0   0.000      160
                        84       0   0.000      160
                        85       0   0.000      160
                        86       0   0.000      160
                        87       2   0.114      160
                        88       4   0.171      160
                        89       7   0.300      160
                        90      22   0.871      160
                        91      42   1.929      160
                        92      13   0.586      160
                        93       4   0.129      160
                        94       3   0.114      160
                        95       0   0.000      160
                        96       0   0.000      160
                        97       0   0.000      160
                        98       0   0.000      160
                        99       0   0.000      160
                       100       0   0.000      160
                       101       0   0.000      160
                       102       0   0.000      160
                       103       0   0.000      160
                       104       0   0.000      160

Total tracks in x-direction: 11040, in y-direction: 16800

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.98776e+08
	Total used logic block area: 601894

Routing area (in minimum width transistor areas)...
	Total routing area: 9.40852e+07, per logic tile: 12679.9

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1 229632
                                                      Y      1 228480
                                                      X      4 236256
                                                      Y      4 238560

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            1    0.000353
                                            4    0.000372

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            1    0.000267
                                            4    0.000314

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L1    0     0.00031
                                 L4    1    0.000343

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.1e-10:  3.9e-10) 24 ( 31.6%) |********************************************
[  3.9e-10:  5.8e-10) 14 ( 18.4%) |**************************
[  5.8e-10:  7.7e-10)  0 (  0.0%) |
[  7.7e-10:  9.6e-10)  0 (  0.0%) |
[  9.6e-10:  1.1e-09)  0 (  0.0%) |
[  1.1e-09:  1.3e-09)  0 (  0.0%) |
[  1.3e-09:  1.5e-09)  0 (  0.0%) |
[  1.5e-09:  1.7e-09)  1 (  1.3%) |**
[  1.7e-09:  1.9e-09) 11 ( 14.5%) |********************
[  1.9e-09:  2.1e-09) 26 ( 34.2%) |************************************************

Final critical path delay (least slack): 2.41854 ns, Fmax: 413.472 MHz
Final setup Worst Negative Slack (sWNS): -2.41854 ns
Final setup Total Negative Slack (sTNS): -104.921 ns

Final setup slack histogram:
[ -2.4e-09: -2.2e-09) 26 ( 34.2%) |************************************************
[ -2.2e-09:   -2e-09) 11 ( 14.5%) |********************
[   -2e-09: -1.8e-09)  1 (  1.3%) |**
[ -1.8e-09: -1.6e-09)  0 (  0.0%) |
[ -1.6e-09: -1.4e-09)  0 (  0.0%) |
[ -1.4e-09: -1.2e-09)  0 (  0.0%) |
[ -1.2e-09: -9.7e-10)  0 (  0.0%) |
[ -9.7e-10: -7.6e-10)  0 (  0.0%) |
[ -7.6e-10: -5.6e-10) 14 ( 18.4%) |**************************
[ -5.6e-10: -3.5e-10) 24 ( 31.6%) |********************************************

Final geomean non-virtual intra-domain period: 2.41854 ns (413.472 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 2.41854 ns (413.472 MHz)

Writing Implementation Netlist: accum_output_registered_iverilog_post_synthesis.v
Writing Implementation Netlist: accum_output_registered_iverilog_post_synthesis.blif
Writing Implementation SDF    : accum_output_registered_iverilog_post_synthesis.sdf
Incr Slack updates 1 in 9.7146e-05 sec
Full Max Req/Worst Slack updates 1 in 5.5139e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.8872e-05 sec
Flow timing analysis took 0.011212 seconds (0.00919032 STA, 0.00202171 slack) (15 full updates: 0 setup, 0 hold, 15 combined).
VPR succeeded
The entire flow of VPR took 131.04 seconds (max_rss 1091.8 MiB)
Incr Slack updates 14 in 0.00103691 sec
Full Max Req/Worst Slack updates 1 in 2.4243e-05 sec
Incr Max Req/Worst Slack updates 13 in 0.000584685 sec
Incr Criticality updates 12 in 0.000542988 sec
Full Criticality updates 2 in 8.6983e-05 sec
INFO: RTE: Design accum_output_registered_iverilog is routed
INFO: SPR: ##################################################
INFO: SPR: Post-PnR simulation for design: accum_output_registered_iverilog
INFO: SPR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -DPNR=1 -s co_sim_accum_output_registered_iverilog -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/./rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/./sim/co_sim_tb -g2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/./sim/co_sim_tb/co_sim_accum_output_registered_iverilog.v  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/routing/accum_output_registered_iverilog_post_route.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/TDP18K_FIFO.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/ufifo_ctl.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/sram1024x18.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/adder_carry.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-241-g999bcb6)

Copyright (c) 1999-2023 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Using language generation: IEEE1800-2012,no-specify,xtypes,icarus-misc
PARSING INPUT
/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:229: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:230: warning: Timing checks are not supported.
 ... done, ELABORATING DESIGN
0.02 seconds.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/routing/accum_output_registered_iverilog_post_route.v:808: error: Unknown module type: RS_DSP_MULTACC_REGOUT
2 error(s) during elaboration.
*** These modules were missing:
        RS_DSP_MULTACC_REGOUT referenced 1 times.
***
Icarus Verilog version 13.0 (devel) (s20221226-241-g999bcb6)

Copyright (c) 2000-2023 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg260b2ce0d" -f"/tmp/ivrlg60b2ce0d" -p"/tmp/ivrli60b2ce0d" |/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh60b2ce0d" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
ERROR: SPR: Design accum_output_registered_iverilog simulation compilation failed!

ERROR: SPR: Design accum_output_registered_iverilog Post-PnR simulation failed!

Design accum_output_registered_iverilog simulation compilation failed!
Design accum_output_registered_iverilog Post-PnR simulation failed!

    while executing
"simulate pnr icarus"
    (file "raptor_tcl.tcl" line 16)
