
---------- Begin Simulation Statistics ----------
final_tick                                93960738000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70283                       # Simulator instruction rate (inst/s)
host_mem_usage                                 677692                       # Number of bytes of host memory used
host_op_rate                                    70455                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1422.83                       # Real time elapsed on the host
host_tick_rate                               66037998                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100245691                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.093961                       # Number of seconds simulated
sim_ticks                                 93960738000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100245691                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.879215                       # CPI: cycles per instruction
system.cpu.discardedOps                        536602                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        56354951                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.532137                       # IPC: instructions per cycle
system.cpu.numCycles                        187921476                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                39795210     39.70%     39.70% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20704      0.02%     39.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       7      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc              102      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::MemRead               47464384     47.35%     87.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12965284     12.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100245691                       # Class of committed instruction
system.cpu.tickCycles                       131566525                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       306662                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        679486                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           59                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       896562                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1032                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1796042                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1032                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6039009                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4450684                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            188267                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4566575                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4564694                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.958809                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  136031                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                116                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             499                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                273                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              226                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          145                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     57328233                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57328233                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     57328246                       # number of overall hits
system.cpu.dcache.overall_hits::total        57328246                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1019695                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1019695                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1019712                       # number of overall misses
system.cpu.dcache.overall_misses::total       1019712                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  44195946500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  44195946500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  44195946500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  44195946500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     58347928                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58347928                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     58347958                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58347958                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017476                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017476                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017476                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017476                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43342.319517                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43342.319517                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43341.596941                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43341.596941                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       738604                       # number of writebacks
system.cpu.dcache.writebacks::total            738604                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       121663                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       121663                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       121663                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       121663                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       898032                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       898032                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       898049                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       898049                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  37536018500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  37536018500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  37537432000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  37537432000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015391                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015391                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015391                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015391                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41798.085703                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41798.085703                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41798.868436                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41798.868436                       # average overall mshr miss latency
system.cpu.dcache.replacements                 896000                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     44867869                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44867869                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       523831                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        523831                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15287815000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15287815000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45391700                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45391700                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011540                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011540                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29184.632066                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29184.632066                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           82                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       523749                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       523749                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14757121000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14757121000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011538                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011538                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28175.941147                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28175.941147                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12460364                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12460364                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       495864                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       495864                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  28908131500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  28908131500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12956228                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12956228                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.038272                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.038272                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58298.508260                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58298.508260                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       121581                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       121581                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       374283                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       374283                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22778897500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22778897500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028888                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028888                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60860.091161                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60860.091161                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           13                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            13                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.566667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.566667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1413500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1413500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.566667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.566667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83147.058824                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83147.058824                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           61                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           61                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        73000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        73000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.016129                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.016129                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        73000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        73000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        72000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        72000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.016129                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016129                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        72000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        72000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           62                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           62                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           62                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           62                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  93960738000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2015.490897                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58226417                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            898048                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.836642                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2015.490897                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984126                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984126                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          347                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          586                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1082                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117594212                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117594212                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  93960738000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  93960738000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  93960738000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            35306453                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           48995594                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13264662                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     23467342                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         23467342                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     23467342                       # number of overall hits
system.cpu.icache.overall_hits::total        23467342                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1431                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1431                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1431                       # number of overall misses
system.cpu.icache.overall_misses::total          1431                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    109744000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    109744000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    109744000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    109744000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     23468773                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     23468773                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     23468773                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     23468773                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000061                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000061                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000061                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000061                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76690.426275                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76690.426275                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76690.426275                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76690.426275                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          562                       # number of writebacks
system.cpu.icache.writebacks::total               562                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1431                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1431                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1431                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1431                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    108313000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    108313000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    108313000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    108313000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000061                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000061                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000061                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000061                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75690.426275                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75690.426275                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75690.426275                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75690.426275                       # average overall mshr miss latency
system.cpu.icache.replacements                    562                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     23467342                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        23467342                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1431                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1431                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    109744000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    109744000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     23468773                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     23468773                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76690.426275                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76690.426275                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1431                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1431                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    108313000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    108313000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75690.426275                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75690.426275                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  93960738000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           764.874562                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            23468773                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1431                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          16400.260657                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   764.874562                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.746948                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.746948                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          869                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          869                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.848633                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          46938977                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         46938977                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  93960738000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  93960738000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  93960738000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  93960738000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100245691                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   59                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               526589                       # number of demand (read+write) hits
system.l2.demand_hits::total                   526648                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  59                       # number of overall hits
system.l2.overall_hits::.cpu.data              526589                       # number of overall hits
system.l2.overall_hits::total                  526648                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1372                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             371460                       # number of demand (read+write) misses
system.l2.demand_misses::total                 372832                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1372                       # number of overall misses
system.l2.overall_misses::.cpu.data            371460                       # number of overall misses
system.l2.overall_misses::total                372832                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    105534000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30655692500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30761226500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    105534000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30655692500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30761226500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1431                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           898049                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               899480                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1431                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          898049                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              899480                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.958770                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.413630                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.414497                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.958770                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.413630                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.414497                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76919.825073                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82527.573628                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82506.937441                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76919.825073                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82527.573628                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82506.937441                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              200894                       # number of writebacks
system.l2.writebacks::total                    200894                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1371                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        371455                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            372826                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1371                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       371455                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           372826                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     91761000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  26940876000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  27032637000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     91761000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  26940876000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  27032637000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.958071                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.413624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.414491                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.958071                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.413624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.414491                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66929.978118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72527.967048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72507.381459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66929.978118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72527.967048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72507.381459                       # average overall mshr miss latency
system.l2.replacements                         307692                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       738604                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           738604                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       738604                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       738604                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          549                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              549                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          549                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          549                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            128078                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                128078                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          246204                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              246204                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  20870510000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20870510000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        374282                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            374282                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.657803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.657803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84769.175156                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84769.175156                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       246204                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         246204                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  18408480000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18408480000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.657803                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.657803                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74769.215772                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74769.215772                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             59                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 59                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1372                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1372                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    105534000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    105534000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1431                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1431                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.958770                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.958770                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76919.825073                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76919.825073                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1371                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1371                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     91761000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     91761000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.958071                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.958071                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66929.978118                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66929.978118                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        398511                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            398511                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       125256                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          125256                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9785182500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9785182500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       523767                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        523767                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.239145                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.239145                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78121.467235                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78121.467235                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       125251                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       125251                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8532396000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8532396000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.239135                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.239135                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68122.378264                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68122.378264                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  93960738000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63133.110530                       # Cycle average of tags in use
system.l2.tags.total_refs                     1795976                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    373228                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.812008                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     113.474735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       227.544224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     62792.091571                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001731                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.958131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.963335                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          999                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        13645                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        50733                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14741092                       # Number of tag accesses
system.l2.tags.data_accesses                 14741092                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  93960738000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    166791.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    371424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003150770500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9942                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9942                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              957140                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             157063                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      372826                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     200894                       # Number of write requests accepted
system.mem_ctrls.readBursts                    372826                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   200894                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     31                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 34103                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                372826                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               200894                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  306372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9942                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.496580                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.652034                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     89.088965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          9804     98.61%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           13      0.13%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          123      1.24%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9942                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9942                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.774291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.742106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.055330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6308     63.45%     63.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              135      1.36%     64.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2965     29.82%     94.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              510      5.13%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.17%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9942                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                11930432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6428608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    126.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     68.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   93960652000                       # Total gap between requests
system.mem_ctrls.avgGap                     163774.41                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43872                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     11885568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      5336640                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 466918.427141344931                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 126495047.324979498982                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 56796488.763210862875                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1371                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       371455                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       200894                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     35715750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  11626481000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2223555540750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26050.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31299.84                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  11068302.39                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     11886560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      11930432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43872                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43872                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6428608                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6428608                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1371                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       371455                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         372826                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       200894                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        200894                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       466918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    126505605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        126972523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       466918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       466918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     68418024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        68418024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     68418024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       466918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    126505605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       195390547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               372795                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              166770                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        23243                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        23734                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        24055                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        23855                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        23556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        23528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23779                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        23369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        23391                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        23083                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        22891                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        23023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        23098                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        22299                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        22746                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        10200                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10641                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10652                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10633                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10467                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10657                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10506                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10542                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10524                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        10523                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        10300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9654                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9968                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4672290500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1863975000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        11662196750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12533.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31283.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              256242                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              87000                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.74                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           52.17                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       196312                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   175.900892                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   103.580205                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   253.772195                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       137061     69.82%     69.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        26880     13.69%     83.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5954      3.03%     86.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2610      1.33%     87.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9080      4.63%     92.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1059      0.54%     93.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          745      0.38%     93.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1324      0.67%     94.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11599      5.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       196312                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              23858880                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10673280                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              253.923932                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              113.592978                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.87                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               63.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  93960738000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       703347120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       373811295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1350309660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     438949800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7416860880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  27182788140                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13190154720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   50656221615                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   539.121155                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  33983799000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3137420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  56839519000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       698399100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       371192745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1311446640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     431589600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7416860880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26173159680                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14040368160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   50443016805                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   536.852071                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  36207495500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3137420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  54615822500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  93960738000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             126622                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       200894                       # Transaction distribution
system.membus.trans_dist::CleanEvict           105766                       # Transaction distribution
system.membus.trans_dist::ReadExReq            246204                       # Transaction distribution
system.membus.trans_dist::ReadExResp           246203                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        126622                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1052311                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1052311                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     18359008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                18359008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            372826                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  372826    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              372826                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  93960738000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1177930500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1257873500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            525198                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       939498                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          562                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          264194                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           374282                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          374281                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1431                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       523767                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3424                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2692097                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2695521                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        63776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     52372864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               52436640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          307692                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6428608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1207172                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000904                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030049                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1206081     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1091      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1207172                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  93960738000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1267604000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1431499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         898050495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
