# Digilent Arty-A7 Playground

A playground with various modules, written in SystemVerilog, with a project setup to simplify working routines.

## Installation

### FPGA
1) Install Vivado 2024.2.1

### Utilities
1) Install Rust:
   ```bash
   curl --proto '=https' --tlsv1.2 -sSf https://sh.rustup.rs | sh
   ```
2) Install Verilator:
   ```bash
   brew install verilator
   ```

### Tooling
1) Install VS Code:
   ```bash
   brew install --cask visual-studio-code
   ```
2) Install [Slang](https://github.com/MikePopoloski/slang.git)
3) Install [verible_verilog_ls](https://github.com/chipsalliance/verible?tab=readme-ov-file):
   ```bash
   brew tap chipsalliance/verible
   brew install verible
   ```
4) Install the [Verilog/SystemVerilog Tools](https://marketplace.visualstudio.com/items?itemName=AndrewNolte.vscode-system-verilog) plugin for VS Code and specify paths to Slang and Verible Verilog LS.
<img width="490" alt="Screenshot 2025-03-11 at 22 50 42" src="https://github.com/user-attachments/assets/d51137a8-2f04-45b1-82f4-b4f29875591b" />
<img width="475" alt="Screenshot 2025-03-11 at 22 51 50" src="https://github.com/user-attachments/assets/18a74d79-0bcc-41cb-88eb-114fccf2467b" />

## Folder Structure

### A typical top-level directory layout:
```
.
├── arty_a7.srcs            # Constraints and specific Vivado files
├── hosts/arty-a7-tests     # Rust project to run tests
├── vsrc                    # Module source files in SystemVerilog
├── .gitignore              # Ignore files generated by Vivado
├── arty_a7.xpr             # Vivado project file
└── README.md
```

## Running Tests
To run tests, execute the following command from the `/hosts/arty-a7-tests` directory:
   ```bash
   cargo test
   ```

