<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,   574, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,   507, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   423, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   431, user inline pragmas are applied</column>
            <column name="">(4) simplification,   419, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,   414, user array partition pragmas are applied</column>
            <column name="">(2) simplification,   414, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,   414, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,   414, apply array reshape pragmas</column>
            <column name="">(5) access patterns,   463, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,   461, loop and instruction simplification</column>
            <column name="">(2) parallelization,   497, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 1315, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 1145, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 1187, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 1194, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="conv_via_tiling" col1="merged_conv_top.cpp:45" col2="574" col3="419" col4="463" col5="1145" col6="1194">
                    <row id="4" col0="out_dim" col1="common.h:28" col2="12" col2_disp=" 12 (2 calls)" col3="" col4="" col5="" col6=""/>
                    <row id="1" col0="ceil_div" col1="common.h:32" col2="16" col2_disp=" 16 (4 calls)" col3="" col4="" col5="" col6=""/>
                    <row id="3" col0="min_value" col1="common.h:36" col2="12" col2_disp=" 12 (2 calls)" col3="" col4="" col5="" col6=""/>
                    <row id="2" col0="conv_kernel" col1="merged_conv_top.cpp:14" col2="88" col3="56" col4="61" col5="283" col6="304"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

