// Seed: 1963137574
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    inout id_1,
    output logic id_2,
    input id_3,
    output id_4
);
  type_11 id_5 (
      .id_0(1),
      .id_1(id_0[1 : 1])
  );
  logic id_6;
  assign id_2 = id_6;
  logic id_7;
  defparam id_8.id_9 = id_7;
endmodule
