{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import torch\n",
    "from torchvision import datasets\n",
    "from torchvision.transforms import ToTensor\n",
    "test_data = datasets.MNIST(\n",
    "    root=\"data\",\n",
    "    train=False,\n",
    "    download=True,\n",
    "    transform=ToTensor(),\n",
    ")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "model = torch.load( \"model.pth\")\n",
    "for ele in model:#turn to numpy\n",
    "    model[ele]=model[ele].cpu().numpy()\n",
    "#turn float to int\n",
    "for layers in model:\n",
    "    try:\n",
    "        model[layers].shape[1]## if parameter is 2D\n",
    "        row,col=model[layers].shape\n",
    "        for row in range(model[layers].shape[0]):\n",
    "            for col in range(model[layers].shape[1]):\n",
    "                model[layers][row][col]=int((model[layers][row][col]+1)/2*255-127)\n",
    "    except:\n",
    "        #model[layers].shape #1D\n",
    "        # print(model[layers].shape[0])\n",
    "        for i in range(model[layers].shape[0]):\n",
    "            model[layers][i]=int((model[layers][i]+1)/2*255-127)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "['in_buf_weight0', 'weight0_bias0', 'bias0_relu0', 'relu0_weight2', 'weight2_bias2', 'bias2_relu2', 'relu2_weight4', 'weight4_bias4']\n",
      "[(64, 784), (64,), (32, 64), (32,), (10, 32), (10,)]\n",
      "['linear_relu_stack.0.weight', 'linear_relu_stack.0.bias', 'linear_relu_stack.2.weight', 'linear_relu_stack.2.bias', 'linear_relu_stack.4.weight', 'linear_relu_stack.4.bias']\n"
     ]
    }
   ],
   "source": [
    "model_declared_name_list=[\"in_buf_weight0\",\"weight0_bias0\",\"bias0_relu0\",\n",
    "                            \"relu0_weight2\",\"weight2_bias2\",\"bias2_relu2\",\n",
    "                            \"relu2_weight4\",\"weight4_bias4\"]\n",
    "model_layer_name_list=[]\n",
    "model_size_list=[]\n",
    "img_size=784\n",
    "\n",
    "for layers in model:\n",
    "    model_layer_name_list.append(layers)\n",
    "    model_size_list.append(model[layers].shape)\n",
    "\n",
    "print(model_declared_name_list)\n",
    "print(model_size_list)\n",
    "print(model_layer_name_list)\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "f=open(\"verilog/wire_connection.v\",\"w\")\n",
    "#input buffer to weight0\n",
    "parameter_idx=0\n",
    "model_name_idx=0\n",
    "wire_cnt=model_size_list[parameter_idx][0]\n",
    "current_model_name=model_declared_name_list[model_name_idx]\n",
    "current_layer_parameter=model[model_layer_name_list[parameter_idx]]\n",
    "f.write(\"\\n\")\n",
    "\n",
    "#naming wire\n",
    "for naming_idx in range(wire_cnt): \n",
    "    f.write(\"wire [DATAWIDTH-1:0]   \")   \n",
    "    f.write(current_model_name+str(naming_idx)+\";\\n\")\n",
    "    \n",
    "for naming_idx in range(wire_cnt):\n",
    "    f.write(\"assign \"+current_model_name+str(naming_idx)+\"=\")\n",
    "    for in_buf_idx in range(img_size):\n",
    "        if(in_buf_idx==img_size-1):\n",
    "            f.write(\"in_buf[\"+str(in_buf_idx)+\"]*(\"+str(int(current_layer_parameter[naming_idx][in_buf_idx]))+\")\")\n",
    "        else:\n",
    "            f.write(\"in_buf[\"+str(in_buf_idx)+\"]*(\"+str(int(current_layer_parameter[naming_idx][in_buf_idx]))+\")+\")\n",
    "\n",
    "    f.write(\";\\n\")\n",
    "#weight0 to bias0\n",
    "parameter_idx+=1\n",
    "model_name_idx+=1\n",
    "wire_cnt=model_size_list[parameter_idx][0]\n",
    "current_model_name=model_declared_name_list[model_name_idx]\n",
    "current_layer_parameter=model[model_layer_name_list[parameter_idx]]\n",
    "previous_layer_name=model_declared_name_list[model_name_idx-1]\n",
    "#naming wire\n",
    "for naming_idx in range(wire_cnt): \n",
    "    f.write(\"wire [DATAWIDTH-1:0]   \")   \n",
    "    f.write(current_model_name+str(naming_idx)+\";\\n\")\n",
    "for naming_idx in range(wire_cnt):\n",
    "    f.write(\"assign \"+current_model_name+str(naming_idx)+\"=\")\n",
    "    f.write(previous_layer_name+str(naming_idx))\n",
    "    f.write(\"+(\")\n",
    "    f.write(str(int(current_layer_parameter[naming_idx])))\n",
    "\n",
    "    f.write(\");\\n\")\n",
    "#bias0 to relu0\n",
    "model_name_idx+=1\n",
    "#parameter_idx does not change, Relu does not have parameter\n",
    "wire_cnt=model_size_list[parameter_idx][0]\n",
    "current_model_name=model_declared_name_list[model_name_idx]\n",
    "previous_layer_name=model_declared_name_list[model_name_idx-1]\n",
    "#naming wire\n",
    "for naming_idx in range(wire_cnt): \n",
    "    f.write(\"wire [DATAWIDTH-1:0]   \")   \n",
    "    f.write(current_model_name+str(naming_idx)+\";\\n\")\n",
    "for naming_idx in range(wire_cnt):\n",
    "    f.write(\"assign \"+current_model_name+str(naming_idx)+\"=(\")\n",
    "    f.write(previous_layer_name+str(naming_idx))\n",
    "    f.write(\"[DATAWIDTH-1]==1'b1)   ?   \")\n",
    "    f.write(\"{DATAWIDTH{1'b0}}:\")\n",
    "    f.write(previous_layer_name+str(naming_idx))\n",
    "    f.write(\";\\n\")\n",
    "\n",
    "#relu0 to weight2\n",
    "parameter_idx+=1\n",
    "model_name_idx+=1\n",
    "\n",
    "wire_cnt=model_size_list[parameter_idx][0]\n",
    "current_model_name=model_declared_name_list[model_name_idx]\n",
    "current_layer_parameter=model[model_layer_name_list[parameter_idx]]\n",
    "previous_layer_name=model_declared_name_list[model_name_idx-1]\n",
    "previous_layer_sz=model_size_list[parameter_idx-1][0]\n",
    "f.write(\"\\n\")\n",
    "#naming wire\n",
    "for naming_idx in range(wire_cnt): \n",
    "    f.write(\"wire [DATAWIDTH-1:0]   \")   \n",
    "    f.write(current_model_name+str(naming_idx)+\";\\n\")\n",
    "for naming_idx in range(wire_cnt):\n",
    "    f.write(\"assign \"+current_model_name+str(naming_idx)+\"=\")\n",
    "    for previoud_layer_idx in range(previous_layer_sz):\n",
    "        if(previoud_layer_idx==previous_layer_sz-1):\n",
    "            f.write(previous_layer_name+str(previoud_layer_idx))\n",
    "            f.write(\"*(\"+str(int(current_layer_parameter[naming_idx][previoud_layer_idx]))+\")\")\n",
    "        else:\n",
    "            f.write(previous_layer_name+str(previoud_layer_idx))\n",
    "            f.write(\"*(\"+str(int(current_layer_parameter[naming_idx][previoud_layer_idx]))+\")+\")\n",
    "    f.write(\";\\n\")\n",
    "#weight2 to bias2\n",
    "parameter_idx+=1\n",
    "model_name_idx+=1\n",
    "wire_cnt=model_size_list[parameter_idx][0]\n",
    "current_model_name=model_declared_name_list[model_name_idx]\n",
    "current_layer_parameter=model[model_layer_name_list[parameter_idx]]\n",
    "previous_layer_name=model_declared_name_list[model_name_idx-1]\n",
    "#naming wire\n",
    "for naming_idx in range(wire_cnt): \n",
    "    f.write(\"wire [DATAWIDTH-1:0]   \")   \n",
    "    f.write(current_model_name+str(naming_idx)+\";\\n\")\n",
    "for naming_idx in range(wire_cnt):\n",
    "    f.write(\"assign \"+current_model_name+str(naming_idx)+\"=\")\n",
    "    f.write(previous_layer_name+str(naming_idx))\n",
    "    f.write(\"+(\")\n",
    "    f.write(str(int(current_layer_parameter[naming_idx])))\n",
    "\n",
    "    f.write(\");\\n\")\n",
    "#bias2 to relu2\n",
    "model_name_idx+=1\n",
    "#parameter_idx does not change, Relu does not have parameter\n",
    "wire_cnt=model_size_list[parameter_idx][0]\n",
    "current_model_name=model_declared_name_list[model_name_idx]\n",
    "previous_layer_name=model_declared_name_list[model_name_idx-1]\n",
    "#naming wire\n",
    "for naming_idx in range(wire_cnt): \n",
    "    f.write(\"wire [DATAWIDTH-1:0]   \")   \n",
    "    f.write(current_model_name+str(naming_idx)+\";\\n\")\n",
    "for naming_idx in range(wire_cnt):\n",
    "    f.write(\"assign \"+current_model_name+str(naming_idx)+\"=(\")\n",
    "    f.write(previous_layer_name+str(naming_idx))\n",
    "    f.write(\"[DATAWIDTH-1]==1'b1)   ?   \")\n",
    "    f.write(\"{DATAWIDTH{1'b0}}:\")\n",
    "    f.write(previous_layer_name+str(naming_idx))\n",
    "    f.write(\";\\n\")\n",
    "#relu2 to weight4\n",
    "parameter_idx+=1\n",
    "model_name_idx+=1\n",
    "\n",
    "wire_cnt=model_size_list[parameter_idx][0]\n",
    "current_model_name=model_declared_name_list[model_name_idx]\n",
    "current_layer_parameter=model[model_layer_name_list[parameter_idx]]\n",
    "previous_layer_name=model_declared_name_list[model_name_idx-1]\n",
    "previous_layer_sz=model_size_list[parameter_idx-1][0]\n",
    "f.write(\"\\n\")\n",
    "#naming wire\n",
    "for naming_idx in range(wire_cnt): \n",
    "    f.write(\"wire [DATAWIDTH-1:0]   \")   \n",
    "    f.write(current_model_name+str(naming_idx)+\";\\n\")\n",
    "for naming_idx in range(wire_cnt):\n",
    "    f.write(\"assign \"+current_model_name+str(naming_idx)+\"=\")\n",
    "    for previoud_layer_idx in range(previous_layer_sz):\n",
    "        if(previoud_layer_idx==previous_layer_sz-1):\n",
    "            f.write(previous_layer_name+str(previoud_layer_idx))\n",
    "            f.write(\"*(\"+str(int(current_layer_parameter[naming_idx][previoud_layer_idx]))+\")\")\n",
    "        else:\n",
    "            f.write(previous_layer_name+str(previoud_layer_idx))\n",
    "            f.write(\"*(\"+str(int(current_layer_parameter[naming_idx][previoud_layer_idx]))+\")+\")\n",
    "    f.write(\";\\n\")\n",
    "# weight4 to bias4 \n",
    "parameter_idx+=1\n",
    "model_name_idx+=1\n",
    "wire_cnt=model_size_list[parameter_idx][0]\n",
    "current_model_name=model_declared_name_list[model_name_idx]\n",
    "current_layer_parameter=model[model_layer_name_list[parameter_idx]]\n",
    "previous_layer_name=model_declared_name_list[model_name_idx-1]\n",
    "#naming wire\n",
    "for naming_idx in range(wire_cnt): \n",
    "    f.write(\"wire [DATAWIDTH-1:0]   \")   \n",
    "    f.write(current_model_name+str(naming_idx)+\";\\n\")\n",
    "for naming_idx in range(wire_cnt):\n",
    "    f.write(\"assign \"+current_model_name+str(naming_idx)+\"=\")\n",
    "    f.write(previous_layer_name+str(naming_idx))\n",
    "    f.write(\"+(\")\n",
    "    f.write(str(int(current_layer_parameter[naming_idx])))\n",
    "\n",
    "    f.write(\");\\n\")\n",
    "f.close()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "#in_buf assignment\n",
    "img_size=784\n",
    "f=open(\"verilog/in_buff.v\",\"w\")\n",
    "\n",
    "for i in range(img_size):\n",
    "    if(i==img_size-1):\n",
    "        f.write(\"in_buf[\"+str(i)+\"]<=img\"+str(i)+\";\\n\")\n",
    "    else:\n",
    "        f.write(\"in_buf[\"+str(i)+\"]<=img\"+str(i)+\";\")\n",
    "f.close()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "data_width=64\n",
    "buffer_cnt=2\n",
    "input_data_width=8\n",
    "output_node=10\n",
    "img_size=784\n",
    "\n",
    "#get_bin = lambda x: format(x, 'b').zfill(fsm_bit)\n",
    "\n",
    "f=open(\"verilog/TCB_net.v\",\"w\")\n",
    "f.write(\"`timescale 1ns / 1ps\\n\")\n",
    "f.write(\"module net\\n\")\n",
    "f.write(\"#(\\n\")\n",
    "f.write(\"DATAWIDTH=\"+str(data_width)+\",\\n\")\n",
    "f.write(\"BUFFCNT=\"+str(buffer_cnt)+\",\\n\")\n",
    "f.write(\"IMG_SZ=\"+str(img_size)+\"\\n\")\n",
    "f.write(\")\\n\")\n",
    "f.write(\"(\\n\")\n",
    "f.write(\"input clk,\\n\")\n",
    "f.write(\"input rst,\\n\")\n",
    "##input\n",
    "f.write(\"input  [\"+str(input_data_width-1)+\":0] \")\n",
    "for i in range(img_size):\n",
    "    if(i==img_size-1):\n",
    "        f.write(\"img\"+str(i)+\",\\n\")\n",
    "    else:\n",
    "        f.write(\"img\"+str(i)+\",\")\n",
    "f.write(\"\\n\")\n",
    "##output \n",
    "f.write(\"output    reg [4-1:0]predict\\n\")\n",
    "\n",
    "f.write(\"\\n\")\n",
    "f.write(\");\\n\")\n",
    "#port declaration end\n",
    "f.write(\"reg    [DATAWIDTH-1:0] in_buf  [0:\"+str(img_size-1)+\"];\\n\")\n",
    "\n",
    "f.write(\"reg    [DATAWIDTH-1:0] result[0:\"+str(output_node-1)+\"];\\n\")\n",
    "\n",
    "f.write(\"/////Start Declatation////////\\n\")\n",
    "\n",
    "f.write(\"\\n\")\n",
    "f.write(\"/////Eed Declatation////////\\n\")\n",
    "\n",
    "f.write(\"integer i;\\n\")\n",
    "f.write(\"always@(posedge clk or posedge rst)\\n\")\n",
    "f.write(\"   begin\\n\")\n",
    "f.write(\"       if(rst)\\n\")\n",
    "f.write(\"           begin\\n\")\n",
    "f.write(\"           for(i=0;i<\"+str(img_size)+\";i=i+1)\\n\")\n",
    "f.write(\"               begin\\n\")\n",
    "f.write(\"                   in_buf[i]<=0;\\n\")\n",
    "f.write(\"               end\\n\")\n",
    "f.write(\"           for(i=0;i<\"+str(output_node)+\";i=i+1)\\n\")\n",
    "f.write(\"               begin\\n\")\n",
    "f.write(\"                   result[i]<=0;\\n\")\n",
    "f.write(\"               end\\n\")\n",
    "f.write(\"           end\\n\")\n",
    "f.write(\"       else\\n\")\n",
    "f.write(\"       begin\\n           \")\n",
    "\n",
    "f.write(\"`include \")\n",
    "f.write(\"\\\"\")\n",
    "f.write(\"in_buff.v\")\n",
    "f.write(\"\\\"\")\n",
    "f.write(\"\\n\")\n",
    "\n",
    "#output reg assignment \n",
    "last_layer_name =model_declared_name_list[-1]\n",
    "for out_idx in range(output_node):\n",
    "    f.write(\"            result[\"+str(out_idx)+\"]<=\"+last_layer_name+str(out_idx)+\";\\n\")\n",
    "\n",
    "f.write(\"           predict <=com_re01234567_89[4+DATAWIDTH-1:4+DATAWIDTH-1-3];\")\n",
    "f.write(\"       end\\n\")\n",
    "f.write(\"end\\n\")\n",
    "f.write(\"\\n\")\n",
    "f.write(\"\\n\")\n",
    "f.write(\"//wire declaration \\n\")\n",
    "\n",
    "f.write(\"\\n\")\n",
    "f.write(\"endmodule\")\n",
    "f.close()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "ename": "SyntaxError",
     "evalue": "invalid syntax (1822985077.py, line 1)",
     "output_type": "error",
     "traceback": [
      "\u001b[0;36m  Input \u001b[0;32mIn [8]\u001b[0;36m\u001b[0m\n\u001b[0;31m    //module\u001b[0m\n\u001b[0m    ^\u001b[0m\n\u001b[0;31mSyntaxError\u001b[0m\u001b[0;31m:\u001b[0m invalid syntax\n"
     ]
    }
   ],
   "source": [
    "//module\n",
    "wire [4+DATAWIDTH-1:0] com_re01,com_re23,com_re45,com_re67,com_re89;\n",
    "//check positive or negtive\n",
    "assign com_re01=(result[0][DATAWIDTH-1]^result[1][DATAWIDTH-1]) ? \n",
    "                                                        ((result[0][DATAWIDTH-1]==1'b0)   ?   {4'd0,result[0]}:{4'd1,result[1]}):\n",
    "                                                        ((result[0]>result[1]) ? {4'd0,result[0]}:{4'd1,result[1]});\n",
    "assign com_re23=(result[2][DATAWIDTH-1]^result[3][DATAWIDTH-1]) ? \n",
    "                                                        ((result[2][DATAWIDTH-1]==1'b0)   ?   {4'd2,result[2]}:{4'd3,result[3]}):\n",
    "                                                        ((result[2]>result[3]) ? {4'd2,result[2]}:{4'd3,result[3]});\n",
    "assign com_re45=(result[4][DATAWIDTH-1]^result[5][DATAWIDTH-1]) ? \n",
    "                                                        ((result[4][DATAWIDTH-1]==1'b0)   ?   {4'd4,result[4]}:{4'd5,result[5]}):\n",
    "                                                        ((result[4]>result[5]) ? {4'd4,result[4]}:{4'd5,result[5]});                                                        \n",
    "assign com_re67=(result[6][DATAWIDTH-1]^result[7][DATAWIDTH-1]) ? \n",
    "                                                        ((result[6][DATAWIDTH-1]==1'b0)   ?   {4'd6,result[6]}:{4'd7,result[7]}):\n",
    "                                                        ((result[6]>result[7]) ? {4'd6,result[6]}:{4'd7,result[7]});\n",
    "assign com_re89=(result[8][DATAWIDTH-1]^result[9][DATAWIDTH-1]) ? \n",
    "                                                        ((result[8][DATAWIDTH-1]==1'b0)   ?   {4'd8,result[8]}:{4'd9,result[9]}):\n",
    "                                                        ((result[8]>result[9]) ? {4'd8,result[8]}:{4'd9,result[9]});\n",
    "\n",
    "wire [4+DATAWIDTH-1:0] com_re01_23,com_re45_67,com_re0123_4567,com_re01234567_89;\n",
    "assign com_re01_23=(com_re01[DATAWIDTH-1]^com_re23[DATAWIDTH-1])   ?\n",
    "                                                        ((com_re01[DATAWIDTH-1]==1'b0)  ?   com_re01:com_re23):\n",
    "                                                        ((com_re01[DATAWIDTH-1:0]>com_re23[DATAWIDTH-1:0]) ?   com_re01:com_re23);\n",
    "assign com_re45_67=(com_re45[DATAWIDTH-1]^com_re67[DATAWIDTH-1])   ?\n",
    "                                                        ((com_re45[DATAWIDTH-1]==1'b0)  ?   com_re45:com_re67):\n",
    "                                                        ((com_re45[DATAWIDTH-1:0]>com_re67[DATAWIDTH-1:0]) ?   com_re45:com_re67);\n",
    "assign com_re0123_4567=(com_re01_23[DATAWIDTH-1]^com_re45_67[DATAWIDTH-1])   ?\n",
    "                                                        ((com_re01_23[DATAWIDTH-1]==1'b0)  ?   com_re01_23:com_re45_67):\n",
    "                                                        ((com_re01_23[DATAWIDTH-1:0]>com_re45_67[DATAWIDTH-1:0]) ?   com_re01_23:com_re45_67);\n",
    "assign com_re01234567_89=(com_re0123_4567[DATAWIDTH-1]^com_re89[DATAWIDTH-1])   ?\n",
    "                                                        ((com_re0123_4567[DATAWIDTH-1]==1'b0)  ?   com_re0123_4567:com_re89):\n",
    "                                                        ((com_re0123_4567[DATAWIDTH-1:0]>com_re89[DATAWIDTH-1:0]) ?   com_re0123_4567:com_re89);\n",
    "\n",
    "\n",
    "\n",
    "//assign predict =com_re01234567_89[4+DATAWIDTH-1:4+DATAWIDTH-1-3];"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "s="
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "#turn img from float to int\n",
    "def int_conver(np_a):\n",
    "    for idx,ele in enumerate(np_a):\n",
    "        np_a[idx]=int((ele+1)/2*255-127)\n",
    "\n",
    "    return np_a"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "test_size=100\n",
    "f=open(\"verilog/tb.v\",\"w\")\n",
    "f.write(\"`timescale 1ns / 1ps\\n\")\n",
    "\n",
    "f.write(\"module tb;\\n\")\n",
    "f.write(\"parameter DATAWIDTH =64;\\n\")\n",
    "f.write(\"reg rst,clk;\\n\")\n",
    "for i in range(img_size):\n",
    "    f.write(\"reg [7:0]  img\"+str(i)+\";\")\n",
    "f.write(\"\\n\")\n",
    "f.write(\"wire [3:0] predict;\\n\")\n",
    "\n",
    "f.write(\"       net #(64,2,784) \\n\")\n",
    "f.write(\"       UDT\\n\")\n",
    "f.write(\"      (.clk(clk),\\n\")\n",
    "f.write(\"       .rst(rst),\\n        \")\n",
    "\n",
    "for i in range(img_size):\n",
    "    f.write(\".img\"+str(i)+\"(img\"+str(i)+\"),\")\n",
    "f.write(\"\\n\")\n",
    "f.write(\"       .predict(predict)\\n\")\n",
    "f.write(\"       );\\n\")\n",
    "#port end\n",
    "\n",
    "\n",
    "\n",
    "f.write(\"always #5 clk=~clk;\\n\")\n",
    "\n",
    "#read label for test acc\n",
    "f.write(\"reg[3:0] read_data [0:\"+str(test_size)+\"];\\n\")\n",
    "f.write(\"integer i,hit;\\n\")\n",
    "f.write(\"\\n\")\n",
    "f.write(\"initial \\n\")\n",
    "f.write(\"   begin\\n\")\n",
    "f.write(\"       i=-4;hit=0;\\n\")\n",
    "f.write(\"       $display(\\\"begin read label file... \\\");\\n\")\n",
    "f.write(\"       $readmemh(\\\"label.mem\\\",read_data);\\n\")\n",
    "f.write(\"   end\\n\")\n",
    "\n",
    "f.write(\"always@(posedge clk)\\n\")\n",
    "f.write(\"   begin\\n\")\n",
    "f.write(\"       $display(\\\"data     :%d predict    :%d\\\",read_data[i],predict); \\n\")\n",
    "f.write(\"           if(predict==read_data[i])\\n\")\n",
    "f.write(\"               begin\\n\")\n",
    "f.write(\"                   hit=hit+1;\\n\")\n",
    "f.write(\"               end\\n\")\n",
    "f.write(\"       i=i+1'b1;\\n\")\n",
    "f.write(\"   end\\n\")\n",
    "f.write(\"initial \\n\")\n",
    "f.write(\"begin\\n\")\n",
    "f.write(\"rst=1'b1;clk=1'b0;\\n\")\n",
    "# for i in range(img_size):\n",
    "#     f.write(\"img\"+str(i)+\"=1'b1;\")\n",
    "f.write(\"\\n\")\n",
    "f.write(\"#10 rst=1'b0;\\n\")\n",
    "\n",
    "for i in range(test_size):\n",
    "    img,label=test_data[i]\n",
    "    img=img.reshape(-1)\n",
    "    img=int_conver(img)\n",
    "    img=img.cpu().numpy()\n",
    "    idx=0\n",
    "    f.write(\"@(negedge clk)#(10/4) \")\n",
    "    for ele in img:\n",
    "        f.write(\"img\")\n",
    "        f.write(str(idx))\n",
    "        f.write(\"=8'd\")\n",
    "        f.write(str(int(ele)))\n",
    "        f.write(\";\")\n",
    "        idx+=1\n",
    "    f.write(\"\\n\")\n",
    "\n",
    "f.write(\"$display(\\\"hit: %d :\\\",hit);\\n\")\n",
    "f.write(\"#100 $finish;\\n\")\n",
    "f.write(\"end\\n\")\n",
    "f.write(\"\\n\")\n",
    "\n",
    "f.write(\"endmodule \\n\")\n",
    "f.close()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "f=open(\"verilog/label.mem\",\"w\")\n",
    "for i in range(test_size):\n",
    "    img,label=test_data[i]\n",
    "    f.write(str(label))\n",
    "    f.write(\"\\n\")\n",
    "f.close()"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3.8.10 64-bit",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.10"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "916dbcbb3f70747c44a77c7bcd40155683ae19c65e1c03b4aa3499c5328201f1"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
