
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 30000000
Simulation Instructions: 30000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs gap_traces/cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2549815 heartbeat IPC: 3.92185 cumulative IPC: 3.92185 (Simulation time: 0 hr 0 min 14 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5242320 heartbeat IPC: 3.71401 cumulative IPC: 3.81511 (Simulation time: 0 hr 0 min 30 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8005844 heartbeat IPC: 3.61857 cumulative IPC: 3.74726 (Simulation time: 0 hr 0 min 48 sec) 

Warmup complete CPU 0 instructions: 30000004 cycles: 8005844 (Simulation time: 0 hr 0 min 48 sec) 

Heartbeat CPU 0 instructions: 40000000 cycles: 49610222 heartbeat IPC: 0.240359 cumulative IPC: 0.240359 (Simulation time: 0 hr 1 min 25 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 91410670 heartbeat IPC: 0.239232 cumulative IPC: 0.239794 (Simulation time: 0 hr 2 min 3 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 133876606 heartbeat IPC: 0.235483 cumulative IPC: 0.23834 (Simulation time: 0 hr 2 min 43 sec) 
Finished CPU 0 instructions: 30000004 cycles: 125870763 cumulative IPC: 0.23834 (Simulation time: 0 hr 2 min 43 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.23834 instructions: 30000004 cycles: 125870763
cpu0_DTLB TOTAL     ACCESS:    7881334  HIT:    6303597  MISS:    1577737
cpu0_DTLB LOAD      ACCESS:    7774720  HIT:    6196983  MISS:    1577737
cpu0_DTLB RFO       ACCESS:     106614  HIT:     106614  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.74771 cycles
cpu0_ITLB TOTAL     ACCESS:    3251755  HIT:    3251755  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3251755  HIT:    3251755  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1577737  HIT:    1575399  MISS:       2338
cpu0_STLB LOAD      ACCESS:    1577737  HIT:    1575399  MISS:       2338
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 219.2 cycles
cpu0_L1D TOTAL     ACCESS:    7167879  HIT:    4780843  MISS:    2387036
cpu0_L1D LOAD      ACCESS:    6309257  HIT:    3924400  MISS:    2384857
cpu0_L1D RFO       ACCESS:     106932  HIT:     106932  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:     749352  HIT:     749352  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2338  HIT:        159  MISS:       2179
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 52.2065 cycles
cpu0_L2C TOTAL     ACCESS:    6226429  HIT:    2202008  MISS:    4024421
cpu0_L2C LOAD      ACCESS:    2384775  HIT:     747282  MISS:    1637493
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    3839478  HIT:    1452656  MISS:    2386822
cpu0_L2C TRANSLATION ACCESS:       2176  HIT:       2070  MISS:        106
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 24.2932 cycles
LLC TOTAL     ACCESS:    4024428  HIT:    2200966  MISS:    1823462
LLC LOAD      ACCESS:    1637472  HIT:    1452331  MISS:     185141
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2386850  HIT:     748529  MISS:    1638321
LLC TRANSLATION ACCESS:        106  HIT:        106  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 34.7564 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        593  ROW_BUFFER_MISS:     184523
 DBUS AVG_CONGESTED_CYCLE:    4.00392
 WQ ROW_BUFFER_HIT:       6016  ROW_BUFFER_MISS:    1456936  FULL:      87609


CPU 0 Branch Prediction Accuracy: 84.6764% MPKI: 31.4387 Average ROB Occupancy at Mispredict: 14.6315
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.4387
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

