<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/stage2_mmu.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stage2_mmu.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stage2__mmu_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2012-2013, 2015 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Thomas Grocutt</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stage2__mmu_8hh.html">arch/arm/stage2_mmu.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2faults_8hh.html">arch/arm/faults.hh</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2system_8hh.html">arch/arm/system.hh</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="table__walker_8hh.html">arch/arm/table_walker.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2tlb_8hh.html">arch/arm/tlb.hh</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespaceArmISA.html">ArmISA</a>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classArmISA_1_1Stage2MMU.html#a1ee02cde7e5cd387c2b1f8459a1e38ed">   51</a></span>&#160;<a class="code" href="classArmISA_1_1Stage2MMU.html#a1ee02cde7e5cd387c2b1f8459a1e38ed">Stage2MMU::Stage2MMU</a>(<span class="keyword">const</span> <a class="code" href="classArmISA_1_1Stage2MMU.html#a75498d91041c61b00444b99d3331c1b2">Params</a> *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>)</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    : <a class="code" href="classSimObject.html">SimObject</a>(p), _stage1Tlb(p-&gt;<a class="code" href="namespaceArmISA.html#af99b9a9cf2253406a36163bb6492680d">tlb</a>), _stage2Tlb(p-&gt;stage2_tlb),</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;      port(_stage1Tlb-&gt;getTableWalker(), p-&gt;sys),</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;      masterId(p-&gt;sys-&gt;getMasterId(_stage1Tlb-&gt;getTableWalker()))</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;{</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="comment">// we use the stage-one table walker as the parent of the port,</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="comment">// and to get our master id, this is done to keep things</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="comment">// symmetrical with other ISAs in terms of naming and stats</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <a class="code" href="classArmISA_1_1Stage2MMU.html#ae4645dfe2e76d1971967386607dd3255">stage1Tlb</a>()-&gt;<a class="code" href="classArmISA_1_1TLB.html#a8b1b779e7ad9164503afa65f537b67d6">setMMU</a>(<span class="keyword">this</span>, <a class="code" href="classArmISA_1_1Stage2MMU.html#ac4e9c309ddc4eb24cdf9dbb7f31014bf">masterId</a>);</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <a class="code" href="classArmISA_1_1Stage2MMU.html#a8d317ba017a57a191eb74020ba267114">stage2Tlb</a>()-&gt;<a class="code" href="classArmISA_1_1TLB.html#a8b1b779e7ad9164503afa65f537b67d6">setMMU</a>(<span class="keyword">this</span>, <a class="code" href="classArmISA_1_1Stage2MMU.html#ac4e9c309ddc4eb24cdf9dbb7f31014bf">masterId</a>);</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;}</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classArmISA_1_1Stage2MMU.html#abbe978408e3b1941c64ed4ca83e36a82">   64</a></span>&#160;<a class="code" href="classArmISA_1_1Stage2MMU.html#abbe978408e3b1941c64ed4ca83e36a82">Stage2MMU::readDataUntimed</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> oVAddr, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> descAddr,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    uint8_t *<a class="code" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a>, <span class="keywordtype">int</span> numBytes, <a class="code" href="classFlags.html">Request::Flags</a> flags, <span class="keywordtype">bool</span> isFunctional)</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;{</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="comment">// translate to physical address using the second stage MMU</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="keyword">auto</span> req = std::make_shared&lt;Request&gt;();</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    req-&gt;setVirt(0, descAddr, numBytes, flags | <a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27ae5674ace944afaebb2aa5d83652771a1">Request::PT_WALK</a>, <a class="code" href="classArmISA_1_1Stage2MMU.html#ac4e9c309ddc4eb24cdf9dbb7f31014bf">masterId</a>, 0);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keywordflow">if</span> (isFunctional) {</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        fault = <a class="code" href="classArmISA_1_1Stage2MMU.html#a8d317ba017a57a191eb74020ba267114">stage2Tlb</a>()-&gt;<a class="code" href="classArmISA_1_1TLB.html#a693297f6f1f044fdbfa0a2eca885c215">translateFunctional</a>(req, tc, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">BaseTLB::Read</a>);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        fault = <a class="code" href="classArmISA_1_1Stage2MMU.html#a8d317ba017a57a191eb74020ba267114">stage2Tlb</a>()-&gt;<a class="code" href="classArmISA_1_1TLB.html#addd775a3d6ebc85a119006391e3ff2b0">translateAtomic</a>(req, tc, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">BaseTLB::Read</a>);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    }</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="comment">// Now do the access.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordflow">if</span> (fault == <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a> &amp;&amp; !req-&gt;getFlags().isSet(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27afd8af49add26e6c8c006832269eb9985">Request::NO_ACCESS</a>)) {</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        <a class="code" href="classPacket.html">Packet</a> pkt = <a class="code" href="namespaceProbePoints.html#ad737652905dacb8536adf3c5c4051bc4">Packet</a>(req, <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102aa21449f51bc9023b2dc730a7cd2cbf16">MemCmd::ReadReq</a>);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        pkt.<a class="code" href="classPacket.html#afe77e06caa81808b679abf9291dfc44f">dataStatic</a>(data);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        <span class="keywordflow">if</span> (isFunctional) {</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;            <a class="code" href="classArmISA_1_1Stage2MMU.html#a07ac2e0376f55d1b1565804d5dab9f60">port</a>.<a class="code" href="classMasterPort.html#a84190aa477270de3be5e87506f7103eb">sendFunctional</a>(&amp;pkt);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;            <a class="code" href="classArmISA_1_1Stage2MMU.html#a07ac2e0376f55d1b1565804d5dab9f60">port</a>.<a class="code" href="classMasterPort.html#a444096e9902c823aa36ce5b3fa847fe5">sendAtomic</a>(&amp;pkt);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        }</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        assert(!pkt.<a class="code" href="classPacket.html#a58f5ba118cd03b6948424973cfe46154">isError</a>());</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    }</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="comment">// If there was a fault annotate it with the flag saying the foult occured</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="comment">// while doing a translation for a stage 1 page table walk.</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keywordflow">if</span> (fault != <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>) {</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <a class="code" href="classArmISA_1_1ArmFault.html">ArmFault</a> *armFault = <span class="keyword">reinterpret_cast&lt;</span><a class="code" href="classArmISA_1_1ArmFault.html">ArmFault</a> *<span class="keyword">&gt;</span>(fault.get());</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        armFault-&gt;<a class="code" href="classArmISA_1_1ArmFault.html#a71a314be8fa2bcbcf7c2c0e8f1646cb2">annotate</a>(<a class="code" href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984a1bbffb23e587ed481e447a5ecc9d1e61">ArmFault::S1PTW</a>, <span class="keyword">true</span>);</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        armFault-&gt;<a class="code" href="classArmISA_1_1ArmFault.html#a71a314be8fa2bcbcf7c2c0e8f1646cb2">annotate</a>(<a class="code" href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984a815fccb247136d28886f2d82805d7bcb">ArmFault::OVA</a>, oVAddr);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    }</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">return</span> fault;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;}</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="classArmISA_1_1Stage2MMU.html#ab188297b6aa1d915203931bcca17c040">  101</a></span>&#160;<a class="code" href="classArmISA_1_1Stage2MMU.html#ab188297b6aa1d915203931bcca17c040">Stage2MMU::readDataTimed</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> descAddr,</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                         <a class="code" href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html">Stage2Translation</a> *translation, <span class="keywordtype">int</span> numBytes,</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                         <a class="code" href="classFlags.html">Request::Flags</a> flags)</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;{</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="comment">// translate to physical address using the second stage MMU</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    translation-&gt;<a class="code" href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#a65b361b263c980f36122af6f92e4f97e">setVirt</a>(</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;            descAddr, numBytes, flags | <a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27ae5674ace944afaebb2aa5d83652771a1">Request::PT_WALK</a>, <a class="code" href="classArmISA_1_1Stage2MMU.html#ac4e9c309ddc4eb24cdf9dbb7f31014bf">masterId</a>);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    translation-&gt;<a class="code" href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#acf424468ec8ac29883add28cac41b0fa">translateTiming</a>(tc);</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;}</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#afc5e43cb5cac082398171c5cbdbff7b7">  111</a></span>&#160;<a class="code" href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#afc5e43cb5cac082398171c5cbdbff7b7">Stage2MMU::Stage2Translation::Stage2Translation</a>(<a class="code" href="classArmISA_1_1Stage2MMU.html">Stage2MMU</a> &amp;_parent,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        uint8_t *_data, <a class="code" href="classEvent.html">Event</a> *_event, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> _oVAddr)</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    : <a class="code" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a>(_data), numBytes(0), <a class="code" href="namespaceMipsISA.html#a1bee0cb39cfa9e82b8bd806fc42b6ef0">event</a>(_event), parent(_parent), oVAddr(_oVAddr),</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    fault(<a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>)</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;{</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <a class="code" href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#a4eeea355090ea473862fa78dddfb8bc9">req</a> = std::make_shared&lt;Request&gt;();</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;}</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#a35553d16e994645cc570d45424007e02">  120</a></span>&#160;<a class="code" href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#a35553d16e994645cc570d45424007e02">Stage2MMU::Stage2Translation::finish</a>(<span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> &amp;_fault,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;<a class="code" href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#a4eeea355090ea473862fa78dddfb8bc9">req</a>,</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                     <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">BaseTLB::Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;{</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <a class="code" href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#adefd9b8dc25cd11040bced79ba585922">fault</a> = _fault;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="comment">// If there was a fault annotate it with the flag saying the foult occured</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="comment">// while doing a translation for a stage 1 page table walk.</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#adefd9b8dc25cd11040bced79ba585922">fault</a> != <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>) {</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        <a class="code" href="classArmISA_1_1ArmFault.html">ArmFault</a> *armFault = <span class="keyword">reinterpret_cast&lt;</span><a class="code" href="classArmISA_1_1ArmFault.html">ArmFault</a> *<span class="keyword">&gt;</span>(<a class="code" href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#adefd9b8dc25cd11040bced79ba585922">fault</a>.get());</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        armFault-&gt;<a class="code" href="classArmISA_1_1ArmFault.html#a71a314be8fa2bcbcf7c2c0e8f1646cb2">annotate</a>(<a class="code" href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984a1bbffb23e587ed481e447a5ecc9d1e61">ArmFault::S1PTW</a>, <span class="keyword">true</span>);</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        armFault-&gt;<a class="code" href="classArmISA_1_1ArmFault.html#a71a314be8fa2bcbcf7c2c0e8f1646cb2">annotate</a>(<a class="code" href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984a815fccb247136d28886f2d82805d7bcb">ArmFault::OVA</a>, <a class="code" href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#a2f2eea53a7652d46ef838826c6235afa">oVAddr</a>);</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    }</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="keywordflow">if</span> (_fault == <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a> &amp;&amp; !req-&gt;getFlags().isSet(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27afd8af49add26e6c8c006832269eb9985">Request::NO_ACCESS</a>)) {</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        <a class="code" href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#a58f184d448efcb9d8d0db5d013ca7fbf">parent</a>.<a class="code" href="classArmISA_1_1Stage2MMU.html#aae0f57a034381f881d2fd03d8830fb7a">getDMAPort</a>().<a class="code" href="classDmaPort.html#a7958618461b4379816e5337c73153236">dmaAction</a>(</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;            <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102aa21449f51bc9023b2dc730a7cd2cbf16">MemCmd::ReadReq</a>, req-&gt;getPaddr(), <a class="code" href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#a1e6dcb35d6bc344da446790feb54f697">numBytes</a>, <a class="code" href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#abe72cdc7ca98482dfb63f78d9ab2fafd">event</a>, <a class="code" href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#a07cd259ac2d120d8ce5199d47a3aecd3">data</a>,</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classClocked.html#aa7fa265550d8232e766522699ca8fa38">clockPeriod</a>(), req-&gt;getFlags());</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        <span class="comment">// We can&#39;t do the DMA access as there&#39;s been a problem, so tell the</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        <span class="comment">// event we&#39;re done</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        <span class="keyword">event</span>-&gt;process();</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    }</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;}</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<a class="code" href="classArmISA_1_1Stage2MMU.html">ArmISA::Stage2MMU</a> *</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;ArmStage2MMUParams::create()</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;{</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmISA_1_1Stage2MMU.html">ArmISA::Stage2MMU</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;}</div><div class="ttc" id="base_2types_8hh_html_a9a8e39bac375fb9c112b3741e3928fb8"><div class="ttname"><a href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a></div><div class="ttdeci">decltype(nullptr) constexpr NoFault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00245">types.hh:245</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2MMU_html_aae0f57a034381f881d2fd03d8830fb7a"><div class="ttname"><a href="classArmISA_1_1Stage2MMU.html#aae0f57a034381f881d2fd03d8830fb7a">ArmISA::Stage2MMU::getDMAPort</a></div><div class="ttdeci">DmaPort &amp; getDMAPort()</div><div class="ttdoc">Get the port that ultimately belongs to the stage-two MMU, but is used by the two table walkers...</div><div class="ttdef"><b>Definition:</b> <a href="stage2__mmu_8hh_source.html#l00113">stage2_mmu.hh:113</a></div></div>
<div class="ttc" id="request_8hh_html_a7b4f6e20c8b9ccdc4518bb61c20fc81c"><div class="ttname"><a href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a></div><div class="ttdeci">std::shared_ptr&lt; Request &gt; RequestPtr</div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00082">request.hh:82</a></div></div>
<div class="ttc" id="arm_2tlb_8hh_html"><div class="ttname"><a href="arm_2tlb_8hh.html">tlb.hh</a></div></div>
<div class="ttc" id="cpu_2base_8hh_html"><div class="ttname"><a href="cpu_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html"><div class="ttname"><a href="classArmISA_1_1ArmFault.html">ArmISA::ArmFault</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00065">faults.hh:65</a></div></div>
<div class="ttc" id="classThreadContext_html_add24ea69a3c1a7862d25bec95f9bdc95"><div class="ttname"><a href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">ThreadContext::getCpuPtr</a></div><div class="ttdeci">virtual BaseCPU * getCpuPtr()=0</div></div>
<div class="ttc" id="namespaceArmISA_html"><div class="ttname"><a href="namespaceArmISA.html">ArmISA</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00042">ccregs.hh:42</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae6dafc1e97284429cc25565e1f683984a1bbffb23e587ed481e447a5ecc9d1e61"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984a1bbffb23e587ed481e447a5ecc9d1e61">ArmISA::ArmFault::S1PTW</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00134">faults.hh:134</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2MMU_1_1Stage2Translation_html_abe72cdc7ca98482dfb63f78d9ab2fafd"><div class="ttname"><a href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#abe72cdc7ca98482dfb63f78d9ab2fafd">ArmISA::Stage2MMU::Stage2Translation::event</a></div><div class="ttdeci">Event * event</div><div class="ttdef"><b>Definition:</b> <a href="stage2__mmu_8hh_source.html#l00076">stage2_mmu.hh:76</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aab42c0db74065d35a4e8809e56f72f97"><div class="ttname"><a href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">ArmISA::mode</a></div><div class="ttdeci">Bitfield&lt; 4, 0 &gt; mode</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00073">miscregs_types.hh:73</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2MMU_html_a07ac2e0376f55d1b1565804d5dab9f60"><div class="ttname"><a href="classArmISA_1_1Stage2MMU.html#a07ac2e0376f55d1b1565804d5dab9f60">ArmISA::Stage2MMU::port</a></div><div class="ttdeci">DmaPort port</div><div class="ttdoc">Port to issue translation requests from. </div><div class="ttdef"><b>Definition:</b> <a href="stage2__mmu_8hh_source.html#l00062">stage2_mmu.hh:62</a></div></div>
<div class="ttc" id="classClocked_html_aa7fa265550d8232e766522699ca8fa38"><div class="ttname"><a href="classClocked.html#aa7fa265550d8232e766522699ca8fa38">Clocked::clockPeriod</a></div><div class="ttdeci">Tick clockPeriod() const</div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00220">clocked_object.hh:220</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classPacket_html_afe77e06caa81808b679abf9291dfc44f"><div class="ttname"><a href="classPacket.html#afe77e06caa81808b679abf9291dfc44f">Packet::dataStatic</a></div><div class="ttdeci">void dataStatic(T *p)</div><div class="ttdoc">Set the data pointer to the following value that should not be freed. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l01040">packet.hh:1040</a></div></div>
<div class="ttc" id="arch_2arm_2faults_8hh_html"><div class="ttname"><a href="arch_2arm_2faults_8hh.html">faults.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2MMU_1_1Stage2Translation_html_a07cd259ac2d120d8ce5199d47a3aecd3"><div class="ttname"><a href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#a07cd259ac2d120d8ce5199d47a3aecd3">ArmISA::Stage2MMU::Stage2Translation::data</a></div><div class="ttdeci">uint8_t * data</div><div class="ttdef"><b>Definition:</b> <a href="stage2__mmu_8hh_source.html#l00073">stage2_mmu.hh:73</a></div></div>
<div class="ttc" id="classBaseTLB_html_a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f"><div class="ttname"><a href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">BaseTLB::Read</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00059">tlb.hh:59</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2MMU_1_1Stage2Translation_html_a58f184d448efcb9d8d0db5d013ca7fbf"><div class="ttname"><a href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#a58f184d448efcb9d8d0db5d013ca7fbf">ArmISA::Stage2MMU::Stage2Translation::parent</a></div><div class="ttdeci">Stage2MMU &amp; parent</div><div class="ttdef"><b>Definition:</b> <a href="stage2__mmu_8hh_source.html#l00077">stage2_mmu.hh:77</a></div></div>
<div class="ttc" id="classPacket_html_a58f5ba118cd03b6948424973cfe46154"><div class="ttname"><a href="classPacket.html#a58f5ba118cd03b6948424973cfe46154">Packet::isError</a></div><div class="ttdeci">bool isError() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00555">packet.hh:555</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2MMU_1_1Stage2Translation_html_a1e6dcb35d6bc344da446790feb54f697"><div class="ttname"><a href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#a1e6dcb35d6bc344da446790feb54f697">ArmISA::Stage2MMU::Stage2Translation::numBytes</a></div><div class="ttdeci">int numBytes</div><div class="ttdef"><b>Definition:</b> <a href="stage2__mmu_8hh_source.html#l00074">stage2_mmu.hh:74</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2MMU_1_1Stage2Translation_html_a2f2eea53a7652d46ef838826c6235afa"><div class="ttname"><a href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#a2f2eea53a7652d46ef838826c6235afa">ArmISA::Stage2MMU::Stage2Translation::oVAddr</a></div><div class="ttdeci">Addr oVAddr</div><div class="ttdef"><b>Definition:</b> <a href="stage2__mmu_8hh_source.html#l00078">stage2_mmu.hh:78</a></div></div>
<div class="ttc" id="classFlags_html"><div class="ttname"><a href="classFlags.html">Flags&lt; FlagsType &gt;</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_a71a314be8fa2bcbcf7c2c0e8f1646cb2"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#a71a314be8fa2bcbcf7c2c0e8f1646cb2">ArmISA::ArmFault::annotate</a></div><div class="ttdeci">virtual void annotate(AnnotationIDs id, uint64_t val)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00225">faults.hh:225</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2MMU_1_1Stage2Translation_html_acf424468ec8ac29883add28cac41b0fa"><div class="ttname"><a href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#acf424468ec8ac29883add28cac41b0fa">ArmISA::Stage2MMU::Stage2Translation::translateTiming</a></div><div class="ttdeci">void translateTiming(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="stage2__mmu_8hh_source.html#l00099">stage2_mmu.hh:99</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2MMU_1_1Stage2Translation_html_a4eeea355090ea473862fa78dddfb8bc9"><div class="ttname"><a href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#a4eeea355090ea473862fa78dddfb8bc9">ArmISA::Stage2MMU::Stage2Translation::req</a></div><div class="ttdeci">RequestPtr req</div><div class="ttdef"><b>Definition:</b> <a href="stage2__mmu_8hh_source.html#l00075">stage2_mmu.hh:75</a></div></div>
<div class="ttc" id="stage2__mmu_8hh_html"><div class="ttname"><a href="stage2__mmu_8hh.html">stage2_mmu.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2MMU_html_abbe978408e3b1941c64ed4ca83e36a82"><div class="ttname"><a href="classArmISA_1_1Stage2MMU.html#abbe978408e3b1941c64ed4ca83e36a82">ArmISA::Stage2MMU::readDataUntimed</a></div><div class="ttdeci">Fault readDataUntimed(ThreadContext *tc, Addr oVAddr, Addr descAddr, uint8_t *data, int numBytes, Request::Flags flags, bool isFunctional)</div><div class="ttdef"><b>Definition:</b> <a href="stage2__mmu_8cc_source.html#l00064">stage2_mmu.cc:64</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2MMU_html"><div class="ttname"><a href="classArmISA_1_1Stage2MMU.html">ArmISA::Stage2MMU</a></div><div class="ttdef"><b>Definition:</b> <a href="stage2__mmu_8hh_source.html#l00052">stage2_mmu.hh:52</a></div></div>
<div class="ttc" id="namespaceArmISA_html_af99b9a9cf2253406a36163bb6492680d"><div class="ttname"><a href="namespaceArmISA.html#af99b9a9cf2253406a36163bb6492680d">ArmISA::tlb</a></div><div class="ttdeci">Bitfield&lt; 59, 56 &gt; tlb</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00091">miscregs_types.hh:91</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a693297f6f1f044fdbfa0a2eca885c215"><div class="ttname"><a href="classArmISA_1_1TLB.html#a693297f6f1f044fdbfa0a2eca885c215">ArmISA::TLB::translateFunctional</a></div><div class="ttdeci">bool translateFunctional(ThreadContext *tc, Addr vaddr, Addr &amp;paddr)</div><div class="ttdoc">Do a functional lookup on the TLB (for debugging) and don&amp;#39;t modify any internal state. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00118">tlb.cc:118</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2MMU_html_a1ee02cde7e5cd387c2b1f8459a1e38ed"><div class="ttname"><a href="classArmISA_1_1Stage2MMU.html#a1ee02cde7e5cd387c2b1f8459a1e38ed">ArmISA::Stage2MMU::Stage2MMU</a></div><div class="ttdeci">Stage2MMU(const Params *p)</div><div class="ttdef"><b>Definition:</b> <a href="stage2__mmu_8cc_source.html#l00051">stage2_mmu.cc:51</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2MMU_1_1Stage2Translation_html_adefd9b8dc25cd11040bced79ba585922"><div class="ttname"><a href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#adefd9b8dc25cd11040bced79ba585922">ArmISA::Stage2MMU::Stage2Translation::fault</a></div><div class="ttdeci">Fault fault</div><div class="ttdef"><b>Definition:</b> <a href="stage2__mmu_8hh_source.html#l00081">stage2_mmu.hh:81</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a1bee0cb39cfa9e82b8bd806fc42b6ef0"><div class="ttname"><a href="namespaceMipsISA.html#a1bee0cb39cfa9e82b8bd806fc42b6ef0">MipsISA::event</a></div><div class="ttdeci">Bitfield&lt; 10, 5 &gt; event</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00299">pra_constants.hh:299</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2MMU_html_a75498d91041c61b00444b99d3331c1b2"><div class="ttname"><a href="classArmISA_1_1Stage2MMU.html#a75498d91041c61b00444b99d3331c1b2">ArmISA::Stage2MMU::Params</a></div><div class="ttdeci">ArmStage2MMUParams Params</div><div class="ttdef"><b>Definition:</b> <a href="stage2__mmu_8hh_source.html#l00105">stage2_mmu.hh:105</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae6dafc1e97284429cc25565e1f683984a815fccb247136d28886f2d82805d7bcb"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984a815fccb247136d28886f2d82805d7bcb">ArmISA::ArmFault::OVA</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00135">faults.hh:135</a></div></div>
<div class="ttc" id="classDmaPort_html_a7958618461b4379816e5337c73153236"><div class="ttname"><a href="classDmaPort.html#a7958618461b4379816e5337c73153236">DmaPort::dmaAction</a></div><div class="ttdeci">RequestPtr dmaAction(Packet::Command cmd, Addr addr, int size, Event *event, uint8_t *data, Tick delay, Request::Flags flag=0)</div><div class="ttdef"><b>Definition:</b> <a href="dma__device_8cc_source.html#l00202">dma_device.cc:202</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2MMU_1_1Stage2Translation_html"><div class="ttname"><a href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html">ArmISA::Stage2MMU::Stage2Translation</a></div><div class="ttdoc">This translation class is used to trigger the data fetch once a timing translation returns the transl...</div><div class="ttdef"><b>Definition:</b> <a href="stage2__mmu_8hh_source.html#l00070">stage2_mmu.hh:70</a></div></div>
<div class="ttc" id="classBaseTLB_html_a26b67ef35b9f92e337acf48571c7585e"><div class="ttname"><a href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">BaseTLB::Mode</a></div><div class="ttdeci">Mode</div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00059">tlb.hh:59</a></div></div>
<div class="ttc" id="classRequest_html_aea466660c14a3a08f1d06ff7cedefd27afd8af49add26e6c8c006832269eb9985"><div class="ttname"><a href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27afd8af49add26e6c8c006832269eb9985">Request::NO_ACCESS</a></div><div class="ttdoc">The request should not cause a memory access. </div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00137">request.hh:137</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2MMU_html_ae4645dfe2e76d1971967386607dd3255"><div class="ttname"><a href="classArmISA_1_1Stage2MMU.html#ae4645dfe2e76d1971967386607dd3255">ArmISA::Stage2MMU::stage1Tlb</a></div><div class="ttdeci">TLB * stage1Tlb() const</div><div class="ttdef"><b>Definition:</b> <a href="stage2__mmu_8hh_source.html#l00121">stage2_mmu.hh:121</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2MMU_1_1Stage2Translation_html_afc5e43cb5cac082398171c5cbdbff7b7"><div class="ttname"><a href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#afc5e43cb5cac082398171c5cbdbff7b7">ArmISA::Stage2MMU::Stage2Translation::Stage2Translation</a></div><div class="ttdeci">Stage2Translation(Stage2MMU &amp;_parent, uint8_t *_data, Event *_event, Addr _oVAddr)</div><div class="ttdef"><b>Definition:</b> <a href="stage2__mmu_8cc_source.html#l00111">stage2_mmu.cc:111</a></div></div>
<div class="ttc" id="arch_2arm_2system_8hh_html"><div class="ttname"><a href="arch_2arm_2system_8hh.html">system.hh</a></div></div>
<div class="ttc" id="classMemCmd_html_ae5c39c2de0ad998b5176bc519b358102aa21449f51bc9023b2dc730a7cd2cbf16"><div class="ttname"><a href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102aa21449f51bc9023b2dc730a7cd2cbf16">MemCmd::ReadReq</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00087">packet.hh:87</a></div></div>
<div class="ttc" id="classEvent_html"><div class="ttname"><a href="classEvent.html">Event</a></div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00189">eventq.hh:189</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a8b1b779e7ad9164503afa65f537b67d6"><div class="ttname"><a href="classArmISA_1_1TLB.html#a8b1b779e7ad9164503afa65f537b67d6">ArmISA::TLB::setMMU</a></div><div class="ttdeci">void setMMU(Stage2MMU *m, MasterID master_id)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00111">tlb.cc:111</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2MMU_1_1Stage2Translation_html_a35553d16e994645cc570d45424007e02"><div class="ttname"><a href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#a35553d16e994645cc570d45424007e02">ArmISA::Stage2MMU::Stage2Translation::finish</a></div><div class="ttdeci">void finish(const Fault &amp;fault, const RequestPtr &amp;req, ThreadContext *tc, BaseTLB::Mode mode)</div><div class="ttdef"><b>Definition:</b> <a href="stage2__mmu_8cc_source.html#l00120">stage2_mmu.cc:120</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2MMU_1_1Stage2Translation_html_a65b361b263c980f36122af6f92e4f97e"><div class="ttname"><a href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#a65b361b263c980f36122af6f92e4f97e">ArmISA::Stage2MMU::Stage2Translation::setVirt</a></div><div class="ttdeci">void setVirt(Addr vaddr, int size, Request::Flags flags, int masterId)</div><div class="ttdef"><b>Definition:</b> <a href="stage2__mmu_8hh_source.html#l00093">stage2_mmu.hh:93</a></div></div>
<div class="ttc" id="classRequest_html_aea466660c14a3a08f1d06ff7cedefd27ae5674ace944afaebb2aa5d83652771a1"><div class="ttname"><a href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27ae5674ace944afaebb2aa5d83652771a1">Request::PT_WALK</a></div><div class="ttdoc">The request is a page table walk. </div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00183">request.hh:183</a></div></div>
<div class="ttc" id="classMasterPort_html_a84190aa477270de3be5e87506f7103eb"><div class="ttname"><a href="classMasterPort.html#a84190aa477270de3be5e87506f7103eb">MasterPort::sendFunctional</a></div><div class="ttdeci">void sendFunctional(PacketPtr pkt) const</div><div class="ttdoc">Send a functional request packet, where the data is instantly updated everywhere in the memory system...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00439">port.hh:439</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2MMU_html_ab188297b6aa1d915203931bcca17c040"><div class="ttname"><a href="classArmISA_1_1Stage2MMU.html#ab188297b6aa1d915203931bcca17c040">ArmISA::Stage2MMU::readDataTimed</a></div><div class="ttdeci">void readDataTimed(ThreadContext *tc, Addr descAddr, Stage2Translation *translation, int numBytes, Request::Flags flags)</div><div class="ttdef"><b>Definition:</b> <a href="stage2__mmu_8cc_source.html#l00101">stage2_mmu.cc:101</a></div></div>
<div class="ttc" id="classMasterPort_html_a444096e9902c823aa36ce5b3fa847fe5"><div class="ttname"><a href="classMasterPort.html#a444096e9902c823aa36ce5b3fa847fe5">MasterPort::sendAtomic</a></div><div class="ttdeci">Tick sendAtomic(PacketPtr pkt)</div><div class="ttdoc">Send an atomic request packet, where the data is moved and the state is updated in zero time...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00427">port.hh:427</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ae12ae9e12fab22594609e2fefce7f7c2"><div class="ttname"><a href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">MipsISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="circlebuf_8test_8cc_html_ac89b5786f65419c30c7a97e2d5c40fe9"><div class="ttname"><a href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a></div><div class="ttdeci">const char data[]</div><div class="ttdef"><b>Definition:</b> <a href="circlebuf_8test_8cc_source.html#l00044">circlebuf.test.cc:44</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="table__walker_8hh_html"><div class="ttname"><a href="table__walker_8hh.html">table_walker.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_addd775a3d6ebc85a119006391e3ff2b0"><div class="ttname"><a href="classArmISA_1_1TLB.html#addd775a3d6ebc85a119006391e3ff2b0">ArmISA::TLB::translateAtomic</a></div><div class="ttdeci">Fault translateAtomic(const RequestPtr &amp;req, ThreadContext *tc, Mode mode, ArmTranslationType tranType)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l01200">tlb.cc:1200</a></div></div>
<div class="ttc" id="classSimObject_html"><div class="ttname"><a href="classSimObject.html">SimObject</a></div><div class="ttdoc">Abstract superclass for simulation objects. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00096">sim_object.hh:96</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2MMU_html_a8d317ba017a57a191eb74020ba267114"><div class="ttname"><a href="classArmISA_1_1Stage2MMU.html#a8d317ba017a57a191eb74020ba267114">ArmISA::Stage2MMU::stage2Tlb</a></div><div class="ttdeci">TLB * stage2Tlb() const</div><div class="ttdef"><b>Definition:</b> <a href="stage2__mmu_8hh_source.html#l00122">stage2_mmu.hh:122</a></div></div>
<div class="ttc" id="namespaceProbePoints_html_ad737652905dacb8536adf3c5c4051bc4"><div class="ttname"><a href="namespaceProbePoints.html#ad737652905dacb8536adf3c5c4051bc4">ProbePoints::Packet</a></div><div class="ttdeci">ProbePointArg&lt; PacketInfo &gt; Packet</div><div class="ttdoc">Packet probe point. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2probe_2mem_8hh_source.html#l00104">mem.hh:104</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2MMU_html_ac4e9c309ddc4eb24cdf9dbb7f31014bf"><div class="ttname"><a href="classArmISA_1_1Stage2MMU.html#ac4e9c309ddc4eb24cdf9dbb7f31014bf">ArmISA::Stage2MMU::masterId</a></div><div class="ttdeci">MasterID masterId</div><div class="ttdoc">Request id for requests generated by this MMU. </div><div class="ttdef"><b>Definition:</b> <a href="stage2__mmu_8hh_source.html#l00065">stage2_mmu.hh:65</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
