[INF:CM0023] Creating log file ../../build/tests/ClockingBlock/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<90> s<89> l<1:1>
n<> u<1> t<Module_keyword> p<10> s<2> l<1:1> el<1:7>
n<top> u<2> t<StringConst> p<10> s<9> l<1:8> el<1:11>
n<> u<3> t<PortDir_Inp> p<6> s<5> l<2:2> el<2:7>
n<> u<4> t<Data_type_or_implicit> p<5> l<2:8> el<2:8>
n<> u<5> t<Net_port_type> p<6> c<4> l<2:8> el<2:8>
n<> u<6> t<Net_port_header> p<8> c<3> s<7> l<2:2> el<2:7>
n<clk> u<7> t<StringConst> p<8> l<2:8> el<2:11>
n<> u<8> t<Ansi_port_declaration> p<9> c<6> l<2:2> el<2:11>
n<> u<9> t<List_of_port_declarations> p<10> c<8> l<1:12> el<3:2>
n<> u<10> t<Module_ansi_header> p<87> c<1> s<32> l<1:1> el<3:3>
n<> u<11> t<Edge_Posedge> p<16> s<15> l<5:22> el<5:29>
n<clk> u<12> t<StringConst> p<13> l<5:30> el<5:33>
n<> u<13> t<Primary_literal> p<14> c<12> l<5:30> el<5:33>
n<> u<14> t<Primary> p<15> c<13> l<5:30> el<5:33>
n<> u<15> t<Expression> p<16> c<14> l<5:30> el<5:33>
n<> u<16> t<Event_expression> p<17> c<11> l<5:22> el<5:33>
n<> u<17> t<Clocking_event> p<28> c<16> s<25> l<5:20> el<5:34>
n<> u<18> t<Time_unit> p<19> l<6:21> el<6:25>
n<#1> u<19> t<IntConst> p<20> c<18> l<6:19> el<6:25>
n<> u<20> t<Delay_control> p<21> c<19> l<6:19> el<6:25>
n<> u<21> t<Clocking_skew> p<24> c<20> s<23> l<6:19> el<6:25>
n<> u<22> t<Edge_Negedge> p<23> l<6:33> el<6:40>
n<> u<23> t<Clocking_skew> p<24> c<22> l<6:33> el<6:40>
n<> u<24> t<DefaultSkew_IntputOutput> p<25> c<21> l<6:13> el<6:40>
n<> u<25> t<Clocking_item> p<28> c<24> s<27> l<6:5> el<6:41>
n<> u<26> t<Default> p<28> s<17> l<5:3> el<5:10>
n<> u<27> t<Endclocking> p<28> l<7:3> el<7:14>
n<> u<28> t<Clocking_declaration> p<29> c<26> l<5:3> el<7:14>
n<> u<29> t<Module_or_generate_item_declaration> p<30> c<28> l<5:3> el<7:14>
n<> u<30> t<Module_common_item> p<31> c<29> l<5:3> el<7:14>
n<> u<31> t<Module_or_generate_item> p<32> c<30> l<5:3> el<7:14>
n<> u<32> t<Non_port_module_item> p<87> c<31> s<47> l<5:3> el<7:14>
n<cb> u<33> t<StringConst> p<43> s<40> l<9:19> el<9:21>
n<> u<34> t<Edge_Posedge> p<39> s<38> l<9:24> el<9:31>
n<clk> u<35> t<StringConst> p<36> l<9:32> el<9:35>
n<> u<36> t<Primary_literal> p<37> c<35> l<9:32> el<9:35>
n<> u<37> t<Primary> p<38> c<36> l<9:32> el<9:35>
n<> u<38> t<Expression> p<39> c<37> l<9:32> el<9:35>
n<> u<39> t<Event_expression> p<40> c<34> l<9:24> el<9:35>
n<> u<40> t<Clocking_event> p<43> c<39> s<42> l<9:22> el<9:36>
n<> u<41> t<Global> p<43> s<33> l<9:3> el<9:9>
n<> u<42> t<Endclocking> p<43> l<9:38> el<9:49>
n<> u<43> t<Clocking_declaration> p<44> c<41> l<9:3> el<9:49>
n<> u<44> t<Module_or_generate_item_declaration> p<45> c<43> l<9:3> el<9:49>
n<> u<45> t<Module_common_item> p<46> c<44> l<9:3> el<9:49>
n<> u<46> t<Module_or_generate_item> p<47> c<45> l<9:3> el<9:49>
n<> u<47> t<Non_port_module_item> p<87> c<46> s<86> l<9:3> el<9:49>
n<cb1> u<48> t<StringConst> p<82> s<55> l<11:12> el<11:15>
n<> u<49> t<Edge_Posedge> p<54> s<53> l<11:18> el<11:25>
n<clk> u<50> t<StringConst> p<51> l<11:26> el<11:29>
n<> u<51> t<Primary_literal> p<52> c<50> l<11:26> el<11:29>
n<> u<52> t<Primary> p<53> c<51> l<11:26> el<11:29>
n<> u<53> t<Expression> p<54> c<52> l<11:26> el<11:29>
n<> u<54> t<Event_expression> p<55> c<49> l<11:18> el<11:29>
n<> u<55> t<Clocking_event> p<82> c<54> s<63> l<11:16> el<11:30>
n<#1> u<56> t<IntConst> p<57> l<12:19> el<12:21>
n<> u<57> t<Delay_control> p<58> c<56> l<12:19> el<12:21>
n<> u<58> t<Clocking_skew> p<62> c<57> s<61> l<12:19> el<12:21>
n<#2> u<59> t<IntConst> p<60> l<12:29> el<12:31>
n<> u<60> t<Delay_control> p<61> c<59> l<12:29> el<12:31>
n<> u<61> t<Clocking_skew> p<62> c<60> l<12:29> el<12:31>
n<> u<62> t<DefaultSkew_IntputOutput> p<63> c<58> l<12:13> el<12:31>
n<> u<63> t<Clocking_item> p<82> c<62> s<71> l<12:5> el<12:32>
n<#1> u<64> t<IntConst> p<65> l<13:11> el<13:13>
n<> u<65> t<Delay_control> p<66> c<64> l<13:11> el<13:13>
n<> u<66> t<Clocking_skew> p<67> c<65> l<13:11> el<13:13>
n<> u<67> t<ClockingDir_Input> p<71> c<66> s<70> l<13:5> el<13:13>
n<from_Dut> u<68> t<StringConst> p<69> l<13:14> el<13:22>
n<> u<69> t<Clocking_decl_assign> p<70> c<68> l<13:14> el<13:22>
n<> u<70> t<List_of_clocking_decl_assign> p<71> c<69> l<13:14> el<13:22>
n<> u<71> t<Clocking_item> p<82> c<67> s<80> l<13:5> el<13:23>
n<> u<72> t<Edge_Posedge> p<73> l<14:12> el<14:19>
n<> u<73> t<Clocking_skew> p<74> c<72> l<14:12> el<14:19>
n<> u<74> t<ClockingDir_Output> p<80> c<73> s<79> l<14:5> el<14:19>
n<to_Dut> u<75> t<StringConst> p<78> s<76> l<14:20> el<14:26>
n<top> u<76> t<StringConst> p<78> s<77> l<14:29> el<14:32>
n<to> u<77> t<StringConst> p<78> l<14:33> el<14:35>
n<> u<78> t<Clocking_decl_assign> p<79> c<75> l<14:20> el<14:35>
n<> u<79> t<List_of_clocking_decl_assign> p<80> c<78> l<14:20> el<14:35>
n<> u<80> t<Clocking_item> p<82> c<74> s<81> l<14:5> el<14:36>
n<> u<81> t<Endclocking> p<82> l<15:3> el<15:14>
n<> u<82> t<Clocking_declaration> p<83> c<48> l<11:3> el<15:14>
n<> u<83> t<Module_or_generate_item_declaration> p<84> c<82> l<11:3> el<15:14>
n<> u<84> t<Module_common_item> p<85> c<83> l<11:3> el<15:14>
n<> u<85> t<Module_or_generate_item> p<86> c<84> l<11:3> el<15:14>
n<> u<86> t<Non_port_module_item> p<87> c<85> l<11:3> el<15:14>
n<> u<87> t<Module_declaration> p<88> c<10> l<1:1> el<17:10>
n<> u<88> t<Description> p<89> c<87> l<1:1> el<17:10>
n<> u<89> t<Source_text> p<90> c<88> l<1:1> el<17:10>
n<> u<90> t<Top_level_rule> l<1:1> el<19:1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/ClockingBlock/slpp_unit//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/ClockingBlock/slpp_unit//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/ClockingBlock/slpp_unit//surelog.uhdm...

[INF:UH0711] Decompling UHDM...

====== UHDM =======
design: (work@top)
|vpiName:work@top
|vpiElaborated:1
|uhdmallPackages:
\_package: builtin (builtin::), parent:work@top
  |vpiDefName:builtin
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiClassDefn:
  \_class_defn: (builtin::array), parent:builtin::
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), parent:builtin::
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), parent:builtin::
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), parent:builtin::
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4:1: , endln:30:9, parent:work@top
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:6:3, endln:7:14, parent:work@mailbox
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4:1: , endln:30:9, parent:work@top
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiName:bound
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:6:17, endln:6:20
      |vpiExpr:
      \_constant: , line:6:29, endln:6:30
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiMethod:
  \_function: (work@mailbox::num), line:9:3, endln:10:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiReturn:
    \_int_var: , line:9:12, endln:9:15
  |vpiMethod:
  \_task: (work@mailbox::put), line:12:3, endln:13:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::put
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:15:3, endln:16:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiReturn:
    \_logic_var: 
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_task: (work@mailbox::get), line:18:3, endln:19:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:21:3, endln:22:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiReturn:
    \_int_var: , line:21:12, endln:21:15
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_task: (work@mailbox::peek), line:24:3, endln:25:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::peek
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:27:3, endln:28:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiReturn:
    \_int_var: , line:27:12, endln:27:15
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
|uhdmallClasses:
\_class_defn: (work@process) ${SURELOG_DIR}/build/bin/sv/builtin.sv:33:1: , endln:55:9, parent:work@top
  |vpiName:work@process
  |vpiMethod:
  \_function: (work@process::self), line:37:3, endln:37:9, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiReturn:
    \_logic_var: 
  |vpiMethod:
  \_function: (work@process::status), line:40:3, endln:41:14, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiReturn:
    \_int_var: , line:40:12, endln:40:17
      |vpiTypespec:
      \_enum_typespec: (state), line:35:66, endln:35:71
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:35:18, endln:35:26
          |vpiName:FINISHED
          |vpiDecompile:0
          |INT:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:35:28, endln:35:35
          |vpiName:RUNNING
          |vpiDecompile:1
          |INT:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), line:35:37, endln:35:44
          |vpiName:WAITING
          |vpiDecompile:2
          |INT:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:35:46, endln:35:55
          |vpiName:SUSPENDED
          |vpiDecompile:3
          |INT:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), line:35:57, endln:35:63
          |vpiName:KILLED
          |vpiDecompile:4
          |INT:4
          |vpiSize:64
  |vpiMethod:
  \_task: (work@process::kill), line:43:3, endln:44:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiStmt:
    \_begin: (work@process::kill), parent:work@process::kill
      |vpiFullName:work@process::kill
  |vpiMethod:
  \_task: (work@process::await), line:46:3, endln:47:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiStmt:
    \_begin: (work@process::await), parent:work@process::await
      |vpiFullName:work@process::await
  |vpiMethod:
  \_task: (work@process::suspend), line:49:3, endln:50:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiStmt:
    \_begin: (work@process::suspend), parent:work@process::suspend
      |vpiFullName:work@process::suspend
  |vpiMethod:
  \_task: (work@process::resume), line:52:3, endln:53:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiStmt:
    \_begin: (work@process::resume), parent:work@process::resume
      |vpiFullName:work@process::resume
  |vpiTypedef:
  \_enum_typespec: (state), line:35:66, endln:35:71, parent:work@process
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:35:18, endln:35:26, parent:state
      |vpiName:FINISHED
      |vpiDecompile:0
      |INT:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:35:28, endln:35:35, parent:state
      |vpiName:RUNNING
      |vpiDecompile:1
      |INT:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:35:37, endln:35:44, parent:state
      |vpiName:WAITING
      |vpiDecompile:2
      |INT:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:35:46, endln:35:55, parent:state
      |vpiName:SUSPENDED
      |vpiDecompile:3
      |INT:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:35:57, endln:35:63, parent:state
      |vpiName:KILLED
      |vpiDecompile:4
      |INT:4
      |vpiSize:64
|uhdmallClasses:
\_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58:1: , endln:72:9, parent:work@top
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:60:3, endln:61:14, parent:work@semaphore
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58:1: , endln:72:9, parent:work@top
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:60:16, endln:60:19
      |vpiExpr:
      \_constant: , line:60:31, endln:60:32
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiMethod:
  \_task: (work@semaphore::put), line:63:3, endln:64:10, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::put
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:63:12, endln:63:15
      |vpiExpr:
      \_constant: , line:63:27, endln:63:28
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
  |vpiMethod:
  \_task: (work@semaphore::get), line:66:3, endln:67:10, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::get
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:66:12, endln:66:15
      |vpiExpr:
      \_constant: , line:66:27, endln:66:28
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:69:3, endln:70:14, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiReturn:
    \_int_var: , line:69:12, endln:69:15
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:69:24, endln:69:27
      |vpiExpr:
      \_constant: , line:69:39, endln:69:40
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:17:10, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiGlobalClocking:
  \_clocking_block: (cb), line:9:3, endln:9:49
    |vpiName:cb
    |vpiClockingEvent:
    \_event_control: 
      |vpiCondition:
      \_operation: , line:9:24, endln:9:31
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (clk), line:9:32, endln:9:35
          |vpiName:clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:2:8, endln:2:11, parent:work@top
            |vpiName:clk
            |vpiFullName:work@top.clk
  |vpiDefaultClocking:
  \_clocking_block: (unnamed_clocking_block), line:5:3, endln:7:14
    |vpiOutputEdge:50
    |vpiName:unnamed_clocking_block
    |vpiInputSkew:
    \_delay_control: 
      |#1
    |vpiClockingEvent:
    \_event_control: 
      |vpiCondition:
      \_operation: , line:5:22, endln:5:29
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (clk), line:5:30, endln:5:33
          |vpiName:clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:2:8, endln:2:11, parent:work@top
  |vpiPort:
  \_port: (clk), line:2:8, parent:work@top
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.clk), line:2:8, parent:work@top
        |vpiName:clk
        |vpiFullName:work@top.clk
  |vpiClockingBlock:
  \_clocking_block: (cb1), line:11:3, endln:15:14
    |vpiName:cb1
    |vpiInputSkew:
    \_delay_control: 
      |#1
    |vpiOutputSkew:
    \_delay_control: 
      |#2
    |vpiClockingEvent:
    \_event_control: 
      |vpiCondition:
      \_operation: , line:11:18, endln:11:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (clk), line:11:26, endln:11:29
          |vpiName:clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:2:8, endln:2:11, parent:work@top
    |vpiClockingIODecl:
    \_clocking_io_decl: (from_Dut)
      |vpiName:from_Dut
      |vpiDirection:1
      |vpiInputSkew:
      \_delay_control: 
        |#1
    |vpiClockingIODecl:
    \_clocking_io_decl: (to_Dut)
      |vpiName:to_Dut
      |vpiDirection:2
      |vpiOutputEdge:13
      |vpiExpr:
      \_hier_path: (top.to), line:14:29, endln:14:32
        |vpiName:top.to
        |vpiActual:
        \_ref_obj: (top)
          |vpiName:top
        |vpiActual:
        \_ref_obj: (to)
          |vpiName:to
  |vpiNet:
  \_logic_net: (work@top.clk), line:2:8, parent:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:17:10
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiGlobalClocking:
  \_clocking_block: (work@top.cb), line:9:3, endln:9:49, parent:work@top
    |vpiName:cb
    |vpiFullName:work@top.cb
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:17:10, parent:work@top
      |vpiDefName:work@top
      |vpiFullName:work@top
      |vpiGlobalClocking:
      \_clocking_block: (cb), line:9:3, endln:9:49
        |vpiName:cb
        |vpiClockingEvent:
        \_event_control: 
          |vpiCondition:
          \_operation: , line:9:24, endln:9:31
            |vpiOpType:39
            |vpiOperand:
            \_ref_obj: (clk), line:9:32, endln:9:35
              |vpiName:clk
              |vpiActual:
              \_logic_net: (work@top.clk), line:2:8, endln:2:11, parent:work@top
                |vpiName:clk
                |vpiFullName:work@top.clk
      |vpiDefaultClocking:
      \_clocking_block: (unnamed_clocking_block), line:5:3, endln:7:14
        |vpiOutputEdge:50
        |vpiName:unnamed_clocking_block
        |vpiInputSkew:
        \_delay_control: 
          |#1
        |vpiClockingEvent:
        \_event_control: 
          |vpiCondition:
          \_operation: , line:5:22, endln:5:29
            |vpiOpType:39
            |vpiOperand:
            \_ref_obj: (clk), line:5:30, endln:5:33
              |vpiName:clk
              |vpiActual:
              \_logic_net: (work@top.clk), line:2:8, endln:2:11, parent:work@top
      |vpiPort:
      \_port: (clk), line:2:8, parent:work@top
        |vpiName:clk
        |vpiDirection:1
        |vpiLowConn:
        \_ref_obj: 
          |vpiActual:
          \_logic_net: (work@top.clk), line:2:8, parent:work@top
            |vpiName:clk
            |vpiFullName:work@top.clk
      |vpiClockingBlock:
      \_clocking_block: (cb1), line:11:3, endln:15:14
        |vpiName:cb1
        |vpiInputSkew:
        \_delay_control: 
          |#1
        |vpiOutputSkew:
        \_delay_control: 
          |#2
        |vpiClockingEvent:
        \_event_control: 
          |vpiCondition:
          \_operation: , line:11:18, endln:11:25
            |vpiOpType:39
            |vpiOperand:
            \_ref_obj: (clk), line:11:26, endln:11:29
              |vpiName:clk
              |vpiActual:
              \_logic_net: (work@top.clk), line:2:8, endln:2:11, parent:work@top
        |vpiClockingIODecl:
        \_clocking_io_decl: (from_Dut)
          |vpiName:from_Dut
          |vpiDirection:1
          |vpiInputSkew:
          \_delay_control: 
            |#1
        |vpiClockingIODecl:
        \_clocking_io_decl: (to_Dut)
          |vpiName:to_Dut
          |vpiDirection:2
          |vpiOutputEdge:13
          |vpiExpr:
          \_hier_path: (top.to), line:14:29, endln:14:32
            |vpiName:top.to
            |vpiActual:
            \_ref_obj: (top)
              |vpiName:top
            |vpiActual:
            \_ref_obj: (to)
              |vpiName:to
      |vpiNet:
      \_logic_net: (work@top.clk), line:2:8, parent:work@top
    |vpiClockingEvent:
    \_event_control: , parent:work@top.cb
      |vpiCondition:
      \_operation: , line:9:24, endln:9:31
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.cb.clk), line:9:32, endln:9:35
          |vpiName:clk
          |vpiFullName:work@top.cb.clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:2:8, endln:2:11, parent:work@top
  |vpiDefaultClocking:
  \_clocking_block: (work@top.unnamed_clocking_block), line:5:3, endln:7:14, parent:work@top
    |vpiOutputEdge:50
    |vpiName:unnamed_clocking_block
    |vpiFullName:work@top.unnamed_clocking_block
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:17:10, parent:work@top
    |vpiInputSkew:
    \_delay_control: , parent:work@top.unnamed_clocking_block
      |#1
    |vpiClockingEvent:
    \_event_control: , parent:work@top.unnamed_clocking_block
      |vpiCondition:
      \_operation: , line:5:22, endln:5:29
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.unnamed_clocking_block.clk), line:5:30, endln:5:33
          |vpiName:clk
          |vpiFullName:work@top.unnamed_clocking_block.clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:2:8, endln:2:11, parent:work@top
  |vpiPort:
  \_port: (clk), line:2:8, endln:2:11, parent:work@top
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.clk), line:2:8, endln:2:11, parent:work@top
  |vpiClockingBlock:
  \_clocking_block: (work@top.cb1), line:11:3, endln:15:14, parent:work@top
    |vpiName:cb1
    |vpiFullName:work@top.cb1
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:17:10
    |vpiInputSkew:
    \_delay_control: , parent:work@top.cb1
      |#1
    |vpiOutputSkew:
    \_delay_control: , parent:work@top.cb1
      |#2
    |vpiClockingEvent:
    \_event_control: , parent:work@top.cb1
      |vpiCondition:
      \_operation: , line:11:18, endln:11:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.cb1.clk), line:11:26, endln:11:29
          |vpiName:clk
          |vpiFullName:work@top.cb1.clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:2:8, endln:2:11, parent:work@top
    |vpiClockingIODecl:
    \_clocking_io_decl: (from_Dut), parent:work@top.cb1
      |vpiName:from_Dut
      |vpiDirection:1
      |vpiInputSkew:
      \_delay_control: , parent:from_Dut
        |#1
    |vpiClockingIODecl:
    \_clocking_io_decl: (to_Dut), parent:work@top.cb1
      |vpiName:to_Dut
      |vpiDirection:2
      |vpiOutputEdge:13
      |vpiExpr:
      \_hier_path: (top.to), line:14:29, endln:14:32, parent:to_Dut
        |vpiName:top.to
        |vpiActual:
        \_ref_obj: (top), parent:top.to
          |vpiName:top
        |vpiActual:
        \_ref_obj: (to), parent:top.to
          |vpiName:to
  |vpiNet:
  \_logic_net: (work@top.clk), line:2:8, endln:2:11, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

