

================================================================
== Vitis HLS Report for 'bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2'
================================================================
* Date:           Sun Feb 15 20:08:59 2026

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bgn_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.627 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     5130|     5130|  51.300 us|  51.300 us|  5124|  5124|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LAYER2_VITIS_LOOP_64_2  |     5128|     5128|        13|          4|          1|  1280|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    272|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     143|    322|    -|
|Memory           |       32|    -|      32|      5|    -|
|Multiplexer      |        -|    -|       0|    160|    -|
|Register         |        -|    -|     499|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       32|    3|     674|    823|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       11|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U19  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  322|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                              |                               |        0|   3|  143|  322|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+-----------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |   Memory   |                                 Module                                | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------+-----------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |layer2_b_U  |bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_b_ROM_AUTO_1R     |        0|  32|   5|    0|     10|   32|     1|          320|
    |layer2_w_U  |bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_w_ROM_1P_BRAM_1R  |       32|   0|   0|    0|  12800|   32|     1|       409600|
    +------------+-----------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total       |                                                                       |       32|  32|   5|    0|  12810|   64|     2|       409920|
    +------------+-----------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln61_1_fu_248_p2     |         +|   0|  0|   6|           4|           1|
    |add_ln61_fu_195_p2       |         +|   0|  0|  11|          11|           1|
    |add_ln64_fu_229_p2       |         +|   0|  0|   8|           8|           1|
    |add_ln66_fu_272_p2       |         +|   0|  0|  11|          11|          11|
    |and_ln69_1_fu_413_p2     |       and|   0|  0|   1|           1|           1|
    |and_ln69_fu_407_p2       |       and|   0|  0|   1|           1|           1|
    |first_iter_1_fu_218_p2   |      icmp|   0|  0|   8|           8|           1|
    |icmp_ln61_fu_189_p2      |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln64_fu_204_p2      |      icmp|   0|  0|   9|           8|           9|
    |icmp_ln69_1_fu_377_p2    |      icmp|   0|  0|  23|          23|           1|
    |icmp_ln69_2_fu_389_p2    |      icmp|   0|  0|   8|           8|           2|
    |icmp_ln69_3_fu_395_p2    |      icmp|   0|  0|  23|          23|           1|
    |icmp_ln69_fu_371_p2      |      icmp|   0|  0|   8|           8|           2|
    |or_ln69_1_fu_401_p2      |        or|   0|  0|   1|           1|           1|
    |or_ln69_fu_383_p2        |        or|   0|  0|   1|           1|           1|
    |class_idx_2_fu_422_p3    |    select|   0|  0|  32|           1|          32|
    |max_val_1_fu_430_p3      |    select|   0|  0|  32|           1|          32|
    |select_ln59_fu_210_p3    |    select|   0|  0|   8|           1|           1|
    |select_ln61_1_fu_311_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln61_2_fu_330_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln61_fu_254_p3    |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 272|         134|         180|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  21|          5|    1|          5|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg       |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten9_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load                |   9|          2|    8|         16|
    |ap_sig_allocacmp_sum_1_load            |  13|          3|   32|         96|
    |class_idx_1_fu_90                      |   9|          2|    4|          8|
    |class_idx_fu_82                        |   9|          2|   32|         64|
    |indvar_flatten9_fu_94                  |   9|          2|   11|         22|
    |j_fu_70                                |   9|          2|    8|         16|
    |max_val_fu_86                          |   9|          2|   32|         64|
    |sum_1_fu_98                            |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 160|         36|  177|        389|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   4|   0|    4|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |class_idx_1_fu_90                   |   4|   0|    4|          0|
    |class_idx_23_fu_78                  |  32|   0|   32|          0|
    |class_idx_fu_82                     |  32|   0|   32|          0|
    |first_iter_1_reg_526                |   1|   0|    1|          0|
    |first_iter_1_reg_526_pp0_iter1_reg  |   1|   0|    1|          0|
    |hidden_out_load_reg_541             |  32|   0|   32|          0|
    |icmp_ln61_reg_510                   |   1|   0|    1|          0|
    |icmp_ln61_reg_510_pp0_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln64_reg_514                   |   1|   0|    1|          0|
    |indvar_flatten9_fu_94               |  11|   0|   11|          0|
    |j_fu_70                             |   8|   0|    8|          0|
    |max_val_12_fu_74                    |  32|   0|   32|          0|
    |max_val_fu_86                       |  32|   0|   32|          0|
    |mul_reg_566                         |  32|   0|   32|          0|
    |select_ln59_reg_521                 |   8|   0|    8|          0|
    |select_ln61_1_reg_583               |  32|   0|   32|          0|
    |select_ln61_reg_535                 |   4|   0|    4|          0|
    |sum_1_fu_98                         |  32|   0|   32|          0|
    |sum_2_reg_576                       |  32|   0|   32|          0|
    |sum_reg_561                         |  32|   0|   32|          0|
    |icmp_ln64_reg_514                   |  64|  32|    1|          0|
    |select_ln61_reg_535                 |  64|  32|    4|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 499|  64|  376|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|grp_fu_113_p_din0        |  out|   32|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|grp_fu_113_p_din1        |  out|   32|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|grp_fu_113_p_opcode      |  out|    2|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|grp_fu_113_p_dout0       |   in|   32|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|grp_fu_113_p_ce          |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|grp_fu_117_p_din0        |  out|   32|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|grp_fu_117_p_din1        |  out|   32|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|grp_fu_117_p_opcode      |  out|    5|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|grp_fu_117_p_dout0       |   in|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|grp_fu_117_p_ce          |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|hidden_out_address0      |  out|    7|   ap_memory|                                     hidden_out|         array|
|hidden_out_ce0           |  out|    1|   ap_memory|                                     hidden_out|         array|
|hidden_out_q0            |   in|   32|   ap_memory|                                     hidden_out|         array|
|class_idx_23_out         |  out|   32|      ap_vld|                               class_idx_23_out|       pointer|
|class_idx_23_out_ap_vld  |  out|    1|      ap_vld|                               class_idx_23_out|       pointer|
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+

