[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ConvFunc02/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 214
LIB: work
FILE: ${SURELOG_DIR}/tests/ConvFunc02/dut.sv
n<> u<213> t<Top_level_rule> c<1> l<1:1> el<22:1>
  n<> u<1> t<Null_rule> p<213> s<212> l<1:1>
  n<> u<212> t<Source_text> p<213> c<211> l<1:1> el<20:10>
    n<> u<211> t<Description> p<212> c<210> l<1:1> el<20:10>
      n<> u<210> t<Module_declaration> p<211> c<5> l<1:1> el<20:10>
        n<> u<5> t<Module_ansi_header> p<210> c<2> s<17> l<1:1> el<1:11>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<tb> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:10>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:10> el<1:10>
        n<> u<17> t<Non_port_module_item> p<210> c<16> s<29> l<3:3> el<3:10>
          n<> u<16> t<Module_or_generate_item> p<17> c<15> l<3:3> el<3:10>
            n<> u<15> t<Module_common_item> p<16> c<14> l<3:3> el<3:10>
              n<> u<14> t<Module_or_generate_item_declaration> p<15> c<13> l<3:3> el<3:10>
                n<> u<13> t<Package_or_generate_item_declaration> p<14> c<12> l<3:3> el<3:10>
                  n<> u<12> t<Data_declaration> p<13> c<11> l<3:3> el<3:10>
                    n<> u<11> t<Variable_declaration> p<12> c<7> l<3:3> el<3:10>
                      n<> u<7> t<Data_type> p<11> c<6> s<10> l<3:3> el<3:7>
                        n<> u<6> t<NonIntType_Real> p<7> l<3:3> el<3:7>
                      n<> u<10> t<Variable_decl_assignment_list> p<11> c<9> l<3:8> el<3:9>
                        n<> u<9> t<Variable_decl_assignment> p<10> c<8> l<3:8> el<3:9>
                          n<r> u<8> t<STRING_CONST> p<9> l<3:8> el<3:9>
        n<> u<29> t<Non_port_module_item> p<210> c<28> s<51> l<4:3> el<4:16>
          n<> u<28> t<Module_or_generate_item> p<29> c<27> l<4:3> el<4:16>
            n<> u<27> t<Module_common_item> p<28> c<26> l<4:3> el<4:16>
              n<> u<26> t<Module_or_generate_item_declaration> p<27> c<25> l<4:3> el<4:16>
                n<> u<25> t<Package_or_generate_item_declaration> p<26> c<24> l<4:3> el<4:16>
                  n<> u<24> t<Data_declaration> p<25> c<23> l<4:3> el<4:16>
                    n<> u<23> t<Variable_declaration> p<24> c<19> l<4:3> el<4:16>
                      n<> u<19> t<Data_type> p<23> c<18> s<22> l<4:3> el<4:12>
                        n<> u<18> t<NonIntType_ShortReal> p<19> l<4:3> el<4:12>
                      n<> u<22> t<Variable_decl_assignment_list> p<23> c<21> l<4:13> el<4:15>
                        n<> u<21> t<Variable_decl_assignment> p<22> c<20> l<4:13> el<4:15>
                          n<sr> u<20> t<STRING_CONST> p<21> l<4:13> el<4:15>
        n<> u<51> t<Non_port_module_item> p<210> c<50> s<73> l<5:3> el<5:20>
          n<> u<50> t<Module_or_generate_item> p<51> c<49> l<5:3> el<5:20>
            n<> u<49> t<Module_common_item> p<50> c<48> l<5:3> el<5:20>
              n<> u<48> t<Module_or_generate_item_declaration> p<49> c<47> l<5:3> el<5:20>
                n<> u<47> t<Package_or_generate_item_declaration> p<48> c<46> l<5:3> el<5:20>
                  n<> u<46> t<Data_declaration> p<47> c<45> l<5:3> el<5:20>
                    n<> u<45> t<Variable_declaration> p<46> c<41> l<5:3> el<5:20>
                      n<> u<41> t<Data_type> p<45> c<30> s<44> l<5:3> el<5:15>
                        n<> u<30> t<IntVec_TypeLogic> p<41> s<40> l<5:3> el<5:8>
                        n<> u<40> t<Packed_dimension> p<41> c<39> l<5:9> el<5:15>
                          n<> u<39> t<Constant_range> p<40> c<34> l<5:10> el<5:14>
                            n<> u<34> t<Constant_expression> p<39> c<33> s<38> l<5:10> el<5:12>
                              n<> u<33> t<Constant_primary> p<34> c<32> l<5:10> el<5:12>
                                n<> u<32> t<Primary_literal> p<33> c<31> l<5:10> el<5:12>
                                  n<63> u<31> t<INT_CONST> p<32> l<5:10> el<5:12>
                            n<> u<38> t<Constant_expression> p<39> c<37> l<5:13> el<5:14>
                              n<> u<37> t<Constant_primary> p<38> c<36> l<5:13> el<5:14>
                                n<> u<36> t<Primary_literal> p<37> c<35> l<5:13> el<5:14>
                                  n<0> u<35> t<INT_CONST> p<36> l<5:13> el<5:14>
                      n<> u<44> t<Variable_decl_assignment_list> p<45> c<43> l<5:16> el<5:19>
                        n<> u<43> t<Variable_decl_assignment> p<44> c<42> l<5:16> el<5:19>
                          n<l64> u<42> t<STRING_CONST> p<43> l<5:16> el<5:19>
        n<> u<73> t<Non_port_module_item> p<210> c<72> s<208> l<6:3> el<6:20>
          n<> u<72> t<Module_or_generate_item> p<73> c<71> l<6:3> el<6:20>
            n<> u<71> t<Module_common_item> p<72> c<70> l<6:3> el<6:20>
              n<> u<70> t<Module_or_generate_item_declaration> p<71> c<69> l<6:3> el<6:20>
                n<> u<69> t<Package_or_generate_item_declaration> p<70> c<68> l<6:3> el<6:20>
                  n<> u<68> t<Data_declaration> p<69> c<67> l<6:3> el<6:20>
                    n<> u<67> t<Variable_declaration> p<68> c<63> l<6:3> el<6:20>
                      n<> u<63> t<Data_type> p<67> c<52> s<66> l<6:3> el<6:15>
                        n<> u<52> t<IntVec_TypeLogic> p<63> s<62> l<6:3> el<6:8>
                        n<> u<62> t<Packed_dimension> p<63> c<61> l<6:9> el<6:15>
                          n<> u<61> t<Constant_range> p<62> c<56> l<6:10> el<6:14>
                            n<> u<56> t<Constant_expression> p<61> c<55> s<60> l<6:10> el<6:12>
                              n<> u<55> t<Constant_primary> p<56> c<54> l<6:10> el<6:12>
                                n<> u<54> t<Primary_literal> p<55> c<53> l<6:10> el<6:12>
                                  n<31> u<53> t<INT_CONST> p<54> l<6:10> el<6:12>
                            n<> u<60> t<Constant_expression> p<61> c<59> l<6:13> el<6:14>
                              n<> u<59> t<Constant_primary> p<60> c<58> l<6:13> el<6:14>
                                n<> u<58> t<Primary_literal> p<59> c<57> l<6:13> el<6:14>
                                  n<0> u<57> t<INT_CONST> p<58> l<6:13> el<6:14>
                      n<> u<66> t<Variable_decl_assignment_list> p<67> c<65> l<6:16> el<6:19>
                        n<> u<65> t<Variable_decl_assignment> p<66> c<64> l<6:16> el<6:19>
                          n<l32> u<64> t<STRING_CONST> p<65> l<6:16> el<6:19>
        n<> u<208> t<Non_port_module_item> p<210> c<207> s<209> l<8:3> el<18:6>
          n<> u<207> t<Module_or_generate_item> p<208> c<206> l<8:3> el<18:6>
            n<> u<206> t<Module_common_item> p<207> c<205> l<8:3> el<18:6>
              n<> u<205> t<Initial_construct> p<206> c<204> l<8:3> el<18:6>
                n<> u<204> t<Statement_or_null> p<205> c<203> l<8:11> el<18:6>
                  n<> u<203> t<Statement> p<204> c<202> l<8:11> el<18:6>
                    n<> u<202> t<Statement_item> p<203> c<74> l<8:11> el<18:6>
                      n<// 64-bit conversions (Double Precision)> u<74> t<LINE_COMMENT> p<202> s<201> l<9:5> el<9:45>
                      n<> u<201> t<Seq_block> p<202> c<89> l<8:11> el<18:6>
                        n<> u<89> t<Statement_or_null> p<201> c<88> s<110> l<10:5> el<10:32>
                          n<> u<88> t<Statement> p<89> c<87> l<10:5> el<10:32>
                            n<> u<87> t<Statement_item> p<88> c<86> l<10:5> el<10:32>
                              n<> u<86> t<Blocking_assignment> p<87> c<85> l<10:5> el<10:31>
                                n<> u<85> t<Operator_assignment> p<86> c<79> l<10:5> el<10:31>
                                  n<> u<79> t<Variable_lvalue> p<85> c<76> s<80> l<10:5> el<10:8>
                                    n<> u<76> t<Ps_or_hierarchical_identifier> p<79> c<75> s<78> l<10:5> el<10:8>
                                      n<l64> u<75> t<STRING_CONST> p<76> l<10:5> el<10:8>
                                    n<> u<78> t<Select> p<79> c<77> l<10:9> el<10:9>
                                      n<> u<77> t<Bit_select> p<78> l<10:9> el<10:9>
                                  n<> u<80> t<AssignOp_Assign> p<85> s<84> l<10:9> el<10:10>
                                  n<> u<84> t<Expression> p<85> c<83> l<10:11> el<10:31>
                                    n<> u<83> t<Primary> p<84> c<82> l<10:11> el<10:31>
                                      n<> u<82> t<Primary_literal> p<83> c<81> l<10:11> el<10:31>
                                        n<64'h3FF0000000000000> u<81> t<INT_CONST> p<82> l<10:11> el<10:31>
                        n<> u<110> t<Statement_or_null> p<201> c<109> s<111> l<11:5> el<11:28>
                          n<> u<109> t<Statement> p<110> c<108> l<11:5> el<11:28>
                            n<> u<108> t<Statement_item> p<109> c<107> l<11:5> el<11:28>
                              n<> u<107> t<Blocking_assignment> p<108> c<106> l<11:5> el<11:27>
                                n<> u<106> t<Operator_assignment> p<107> c<94> l<11:5> el<11:27>
                                  n<> u<94> t<Variable_lvalue> p<106> c<91> s<95> l<11:5> el<11:6>
                                    n<> u<91> t<Ps_or_hierarchical_identifier> p<94> c<90> s<93> l<11:5> el<11:6>
                                      n<r> u<90> t<STRING_CONST> p<91> l<11:5> el<11:6>
                                    n<> u<93> t<Select> p<94> c<92> l<11:9> el<11:9>
                                      n<> u<92> t<Bit_select> p<93> l<11:9> el<11:9>
                                  n<> u<95> t<AssignOp_Assign> p<106> s<105> l<11:9> el<11:10>
                                  n<> u<105> t<Expression> p<106> c<104> l<11:11> el<11:27>
                                    n<> u<104> t<Primary> p<105> c<103> l<11:11> el<11:27>
                                      n<> u<103> t<Complex_func_call> p<104> c<96> l<11:11> el<11:27>
                                        n<> u<96> t<Dollar_keyword> p<103> s<97> l<11:11> el<11:12>
                                        n<bitstoreal> u<97> t<STRING_CONST> p<103> s<102> l<11:12> el<11:22>
                                        n<> u<102> t<Argument_list> p<103> c<101> l<11:23> el<11:26>
                                          n<> u<101> t<Expression> p<102> c<100> l<11:23> el<11:26>
                                            n<> u<100> t<Primary> p<101> c<99> l<11:23> el<11:26>
                                              n<> u<99> t<Primary_literal> p<100> c<98> l<11:23> el<11:26>
                                                n<l64> u<98> t<STRING_CONST> p<99> l<11:23> el<11:26>
                        n<// Bit pattern to real> u<111> t<LINE_COMMENT> p<201> s<132> l<11:32> el<11:54>
                        n<> u<132> t<Statement_or_null> p<201> c<131> s<133> l<12:5> el<12:28>
                          n<> u<131> t<Statement> p<132> c<130> l<12:5> el<12:28>
                            n<> u<130> t<Statement_item> p<131> c<129> l<12:5> el<12:28>
                              n<> u<129> t<Blocking_assignment> p<130> c<128> l<12:5> el<12:27>
                                n<> u<128> t<Operator_assignment> p<129> c<116> l<12:5> el<12:27>
                                  n<> u<116> t<Variable_lvalue> p<128> c<113> s<117> l<12:5> el<12:8>
                                    n<> u<113> t<Ps_or_hierarchical_identifier> p<116> c<112> s<115> l<12:5> el<12:8>
                                      n<l64> u<112> t<STRING_CONST> p<113> l<12:5> el<12:8>
                                    n<> u<115> t<Select> p<116> c<114> l<12:9> el<12:9>
                                      n<> u<114> t<Bit_select> p<115> l<12:9> el<12:9>
                                  n<> u<117> t<AssignOp_Assign> p<128> s<127> l<12:9> el<12:10>
                                  n<> u<127> t<Expression> p<128> c<126> l<12:11> el<12:27>
                                    n<> u<126> t<Primary> p<127> c<125> l<12:11> el<12:27>
                                      n<> u<125> t<Complex_func_call> p<126> c<118> l<12:11> el<12:27>
                                        n<> u<118> t<Dollar_keyword> p<125> s<119> l<12:11> el<12:12>
                                        n<realtobits> u<119> t<STRING_CONST> p<125> s<124> l<12:12> el<12:22>
                                        n<> u<124> t<Argument_list> p<125> c<123> l<12:23> el<12:26>
                                          n<> u<123> t<Expression> p<124> c<122> l<12:23> el<12:26>
                                            n<> u<122> t<Primary> p<123> c<121> l<12:23> el<12:26>
                                              n<> u<121> t<Primary_literal> p<122> c<120> l<12:23> el<12:26>
                                                n<2.0> u<120> t<REAL_CONST> p<121> l<12:23> el<12:26>
                        n<// Real to bit pattern> u<133> t<LINE_COMMENT> p<201> s<134> l<12:32> el<12:54>
                        n<// 32-bit conversions (Single Precision)> u<134> t<LINE_COMMENT> p<201> s<149> l<14:5> el<14:45>
                        n<> u<149> t<Statement_or_null> p<201> c<148> s<170> l<15:5> el<15:24>
                          n<> u<148> t<Statement> p<149> c<147> l<15:5> el<15:24>
                            n<> u<147> t<Statement_item> p<148> c<146> l<15:5> el<15:24>
                              n<> u<146> t<Blocking_assignment> p<147> c<145> l<15:5> el<15:23>
                                n<> u<145> t<Operator_assignment> p<146> c<139> l<15:5> el<15:23>
                                  n<> u<139> t<Variable_lvalue> p<145> c<136> s<140> l<15:5> el<15:8>
                                    n<> u<136> t<Ps_or_hierarchical_identifier> p<139> c<135> s<138> l<15:5> el<15:8>
                                      n<l32> u<135> t<STRING_CONST> p<136> l<15:5> el<15:8>
                                    n<> u<138> t<Select> p<139> c<137> l<15:9> el<15:9>
                                      n<> u<137> t<Bit_select> p<138> l<15:9> el<15:9>
                                  n<> u<140> t<AssignOp_Assign> p<145> s<144> l<15:9> el<15:10>
                                  n<> u<144> t<Expression> p<145> c<143> l<15:11> el<15:23>
                                    n<> u<143> t<Primary> p<144> c<142> l<15:11> el<15:23>
                                      n<> u<142> t<Primary_literal> p<143> c<141> l<15:11> el<15:23>
                                        n<32'h3F800000> u<141> t<INT_CONST> p<142> l<15:11> el<15:23>
                        n<> u<170> t<Statement_or_null> p<201> c<169> s<171> l<16:5> el<16:33>
                          n<> u<169> t<Statement> p<170> c<168> l<16:5> el<16:33>
                            n<> u<168> t<Statement_item> p<169> c<167> l<16:5> el<16:33>
                              n<> u<167> t<Blocking_assignment> p<168> c<166> l<16:5> el<16:32>
                                n<> u<166> t<Operator_assignment> p<167> c<154> l<16:5> el<16:32>
                                  n<> u<154> t<Variable_lvalue> p<166> c<151> s<155> l<16:5> el<16:7>
                                    n<> u<151> t<Ps_or_hierarchical_identifier> p<154> c<150> s<153> l<16:5> el<16:7>
                                      n<sr> u<150> t<STRING_CONST> p<151> l<16:5> el<16:7>
                                    n<> u<153> t<Select> p<154> c<152> l<16:9> el<16:9>
                                      n<> u<152> t<Bit_select> p<153> l<16:9> el<16:9>
                                  n<> u<155> t<AssignOp_Assign> p<166> s<165> l<16:9> el<16:10>
                                  n<> u<165> t<Expression> p<166> c<164> l<16:11> el<16:32>
                                    n<> u<164> t<Primary> p<165> c<163> l<16:11> el<16:32>
                                      n<> u<163> t<Complex_func_call> p<164> c<156> l<16:11> el<16:32>
                                        n<> u<156> t<Dollar_keyword> p<163> s<157> l<16:11> el<16:12>
                                        n<bitstoshortreal> u<157> t<STRING_CONST> p<163> s<162> l<16:12> el<16:27>
                                        n<> u<162> t<Argument_list> p<163> c<161> l<16:28> el<16:31>
                                          n<> u<161> t<Expression> p<162> c<160> l<16:28> el<16:31>
                                            n<> u<160> t<Primary> p<161> c<159> l<16:28> el<16:31>
                                              n<> u<159> t<Primary_literal> p<160> c<158> l<16:28> el<16:31>
                                                n<l32> u<158> t<STRING_CONST> p<159> l<16:28> el<16:31>
                        n<// Bit pattern to shortreal> u<171> t<LINE_COMMENT> p<201> s<198> l<16:40> el<16:67>
                        n<> u<198> t<Statement_or_null> p<201> c<197> s<199> l<17:5> el<17:45>
                          n<> u<197> t<Statement> p<198> c<196> l<17:5> el<17:45>
                            n<> u<196> t<Statement_item> p<197> c<195> l<17:5> el<17:45>
                              n<> u<195> t<Blocking_assignment> p<196> c<194> l<17:5> el<17:44>
                                n<> u<194> t<Operator_assignment> p<195> c<176> l<17:5> el<17:44>
                                  n<> u<176> t<Variable_lvalue> p<194> c<173> s<177> l<17:5> el<17:8>
                                    n<> u<173> t<Ps_or_hierarchical_identifier> p<176> c<172> s<175> l<17:5> el<17:8>
                                      n<l32> u<172> t<STRING_CONST> p<173> l<17:5> el<17:8>
                                    n<> u<175> t<Select> p<176> c<174> l<17:9> el<17:9>
                                      n<> u<174> t<Bit_select> p<175> l<17:9> el<17:9>
                                  n<> u<177> t<AssignOp_Assign> p<194> s<193> l<17:9> el<17:10>
                                  n<> u<193> t<Expression> p<194> c<192> l<17:11> el<17:44>
                                    n<> u<192> t<Primary> p<193> c<191> l<17:11> el<17:44>
                                      n<> u<191> t<Complex_func_call> p<192> c<178> l<17:11> el<17:44>
                                        n<> u<178> t<Dollar_keyword> p<191> s<179> l<17:11> el<17:12>
                                        n<shortrealtobits> u<179> t<STRING_CONST> p<191> s<190> l<17:12> el<17:27>
                                        n<> u<190> t<Argument_list> p<191> c<189> l<17:28> el<17:43>
                                          n<> u<189> t<Expression> p<190> c<188> l<17:28> el<17:43>
                                            n<> u<188> t<Primary> p<189> c<187> l<17:28> el<17:43>
                                              n<> u<187> t<Cast> p<188> c<182> l<17:28> el<17:43>
                                                n<> u<182> t<Casting_type> p<187> c<181> s<186> l<17:28> el<17:37>
                                                  n<shortreal> u<181> t<Simple_type> p<182> c<180> l<17:28> el<17:37>
                                                    n<> u<180> t<NonIntType_ShortReal> p<181> l<17:28> el<17:37>
                                                n<> u<186> t<Expression> p<187> c<185> l<17:39> el<17:42>
                                                  n<> u<185> t<Primary> p<186> c<184> l<17:39> el<17:42>
                                                    n<> u<184> t<Primary_literal> p<185> c<183> l<17:39> el<17:42>
                                                      n<1.0> u<183> t<REAL_CONST> p<184> l<17:39> el<17:42>
                        n<// Shortreal to bit pattern> u<199> t<LINE_COMMENT> p<201> s<200> l<17:46> el<17:73>
                        n<> u<200> t<END> p<201> l<18:3> el<18:6>
        n<> u<209> t<ENDMODULE> p<210> l<20:1> el<20:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ConvFunc02/dut.sv:1:1: No timescale set for "tb".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ConvFunc02/dut.sv:1:1: Compile module "work@tb".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             6
Begin                                                  1
Constant                                               8
Design                                                 1
Identifier                                             5
Initial                                                1
IntTypespec                                            6
LogicTypespec                                          2
Module                                                 1
ModuleTypespec                                         1
Net                                                    2
Operation                                              1
Range                                                  2
RealTypespec                                           3
RefObj                                                 8
RefTypespec                                           13
ShortRealTypespec                                      2
SourceFile                                             1
SysFuncCall                                            4
Variable                                               2
------------------------------------------------------------
Total:                                                70
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ConvFunc02/slpp_all/surelog.uhdm ...
[ERR:IG0814] ${SURELOG_DIR}/tests/ConvFunc02/dut.sv:17:28: Invalid Name id:44, type:RefTypespec, name:shortreal.
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/ConvFunc02/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/ConvFunc02/dut.sv, line:1:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@tb), line:1:8, endln:1:10
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/ConvFunc02/dut.sv, line:1:1, endln:20:10
    |vpiName:work@tb
  |vpiVariable:
  \_Variable: (work@tb.r), line:3:8, endln:3:9
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/ConvFunc02/dut.sv, line:1:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@tb.r), line:3:3, endln:3:7
      |vpiParent:
      \_Variable: (work@tb.r), line:3:8, endln:3:9
      |vpiFullName:work@tb.r
      |vpiActual:
      \_RealTypespec: , line:3:3, endln:3:7
    |vpiName:r
    |vpiFullName:work@tb.r
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariable:
  \_Variable: (work@tb.sr), line:4:13, endln:4:15
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/ConvFunc02/dut.sv, line:1:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@tb.sr), line:4:3, endln:4:12
      |vpiParent:
      \_Variable: (work@tb.sr), line:4:13, endln:4:15
      |vpiFullName:work@tb.sr
      |vpiActual:
      \_ShortRealTypespec: , line:4:3, endln:4:12
    |vpiName:sr
    |vpiFullName:work@tb.sr
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypespec:
  \_RealTypespec: , line:3:3, endln:3:7
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/ConvFunc02/dut.sv, line:1:1, endln:20:10
  |vpiTypespec:
  \_ShortRealTypespec: , line:4:3, endln:4:12
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/ConvFunc02/dut.sv, line:1:1, endln:20:10
  |vpiTypespec:
  \_LogicTypespec: , line:5:3, endln:5:8
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/ConvFunc02/dut.sv, line:1:1, endln:20:10
    |vpiRange:
    \_Range: , line:5:9, endln:5:15
      |vpiParent:
      \_LogicTypespec: , line:5:3, endln:5:8
      |vpiLeftRange:
      \_Constant: , line:5:10, endln:5:12
        |vpiParent:
        \_Range: , line:5:9, endln:5:15
        |vpiTypespec:
        \_RefTypespec: (work@tb), line:5:10, endln:5:12
          |vpiParent:
          \_Constant: , line:5:10, endln:5:12
          |vpiFullName:work@tb
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:63
        |vpiValue:63
      |vpiRightRange:
      \_Constant: , line:5:13, endln:5:14
        |vpiParent:
        \_Range: , line:5:9, endln:5:15
        |vpiTypespec:
        \_RefTypespec: (work@tb), line:5:13, endln:5:14
          |vpiParent:
          \_Constant: , line:5:13, endln:5:14
          |vpiFullName:work@tb
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:0
        |vpiValue:0
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/ConvFunc02/dut.sv, line:1:1, endln:20:10
  |vpiTypespec:
  \_LogicTypespec: , line:6:3, endln:6:8
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/ConvFunc02/dut.sv, line:1:1, endln:20:10
    |vpiRange:
    \_Range: , line:6:9, endln:6:15
      |vpiParent:
      \_LogicTypespec: , line:6:3, endln:6:8
      |vpiLeftRange:
      \_Constant: , line:6:10, endln:6:12
        |vpiParent:
        \_Range: , line:6:9, endln:6:15
        |vpiTypespec:
        \_RefTypespec: (work@tb), line:6:10, endln:6:12
          |vpiParent:
          \_Constant: , line:6:10, endln:6:12
          |vpiFullName:work@tb
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:31
        |vpiValue:31
      |vpiRightRange:
      \_Constant: , line:6:13, endln:6:14
        |vpiParent:
        \_Range: , line:6:9, endln:6:15
        |vpiTypespec:
        \_RefTypespec: (work@tb), line:6:13, endln:6:14
          |vpiParent:
          \_Constant: , line:6:13, endln:6:14
          |vpiFullName:work@tb
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:0
        |vpiValue:0
  |vpiImportTypespec:
  \_RealTypespec: , line:3:3, endln:3:7
  |vpiImportTypespec:
  \_Variable: (work@tb.r), line:3:8, endln:3:9
  |vpiImportTypespec:
  \_ShortRealTypespec: , line:4:3, endln:4:12
  |vpiImportTypespec:
  \_Variable: (work@tb.sr), line:4:13, endln:4:15
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:3, endln:5:8
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_Net: (work@tb.l64), line:5:16, endln:5:19
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/ConvFunc02/dut.sv, line:1:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@tb.l64), line:5:3, endln:5:15
      |vpiParent:
      \_Net: (work@tb.l64), line:5:16, endln:5:19
      |vpiFullName:work@tb.l64
      |vpiActual:
      \_LogicTypespec: , line:5:3, endln:5:8
    |vpiName:l64
    |vpiFullName:work@tb.l64
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:3, endln:6:8
  |vpiImportTypespec:
  \_Net: (work@tb.l32), line:6:16, endln:6:19
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/ConvFunc02/dut.sv, line:1:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@tb.l32), line:6:3, endln:6:15
      |vpiParent:
      \_Net: (work@tb.l32), line:6:16, endln:6:19
      |vpiFullName:work@tb.l32
      |vpiActual:
      \_LogicTypespec: , line:6:3, endln:6:8
    |vpiName:l32
    |vpiFullName:work@tb.l32
    |vpiNetType:36
  |vpiDefName:work@tb
  |vpiNet:
  \_Net: (work@tb.l64), line:5:16, endln:5:19
  |vpiNet:
  \_Net: (work@tb.l32), line:6:16, endln:6:19
  |vpiProcess:
  \_Initial: , line:8:3, endln:18:6
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/ConvFunc02/dut.sv, line:1:1, endln:20:10
    |vpiStmt:
    \_Begin: (work@tb), line:8:11, endln:18:6
      |vpiParent:
      \_Initial: , line:8:3, endln:18:6
      |vpiFullName:work@tb
      |vpiTypespec:
      \_IntTypespec: 
        |vpiParent:
        \_Begin: (work@tb), line:8:11, endln:18:6
      |vpiTypespec:
      \_RealTypespec: 
        |vpiParent:
        \_Begin: (work@tb), line:8:11, endln:18:6
      |vpiTypespec:
      \_ShortRealTypespec: , line:17:28, endln:17:37
        |vpiParent:
        \_Begin: (work@tb), line:8:11, endln:18:6
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiImportTypespec:
      \_RealTypespec: 
      |vpiImportTypespec:
      \_ShortRealTypespec: , line:17:28, endln:17:37
      |vpiStmt:
      \_Assignment: , line:10:5, endln:10:31
        |vpiParent:
        \_Begin: (work@tb), line:8:11, endln:18:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_RefObj: (work@tb.l64), line:10:5, endln:10:8
          |vpiParent:
          \_Assignment: , line:10:5, endln:10:31
          |vpiName:l64
          |vpiFullName:work@tb.l64
          |vpiActual:
          \_Net: (work@tb.l64), line:5:16, endln:5:19
        |vpiRhs:
        \_Constant: , line:10:11, endln:10:31
          |vpiParent:
          \_Assignment: , line:10:5, endln:10:31
          |vpiTypespec:
          \_RefTypespec: (work@tb), line:10:11, endln:10:31
            |vpiParent:
            \_Constant: , line:10:11, endln:10:31
            |vpiFullName:work@tb
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:5
          |vpiSize:64
          |vpiDecompile:64'h3FF0000000000000
          |vpiValue:3FF0000000000000
      |vpiStmt:
      \_Assignment: , line:11:5, endln:11:27
        |vpiParent:
        \_Begin: (work@tb), line:8:11, endln:18:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_RefObj: (work@tb.r), line:11:5, endln:11:6
          |vpiParent:
          \_Assignment: , line:11:5, endln:11:27
          |vpiName:r
          |vpiFullName:work@tb.r
          |vpiActual:
          \_Variable: (work@tb.r), line:3:8, endln:3:9
        |vpiRhs:
        \_SysFuncCall: ($bitstoreal), line:11:11, endln:11:27
          |vpiParent:
          \_Assignment: , line:11:5, endln:11:27
          |vpiName:
          \_Identifier: ($bitstoreal), line:11:12, endln:11:22
            |vpiParent:
            \_SysFuncCall: ($bitstoreal), line:11:11, endln:11:27
            |vpiName:$bitstoreal
          |vpiArgument:
          \_RefObj: (work@tb.l64), line:11:23, endln:11:26
            |vpiParent:
            \_SysFuncCall: ($bitstoreal), line:11:11, endln:11:27
            |vpiName:l64
            |vpiFullName:work@tb.l64
            |vpiActual:
            \_Net: (work@tb.l64), line:5:16, endln:5:19
      |vpiStmt:
      \_Assignment: , line:12:5, endln:12:27
        |vpiParent:
        \_Begin: (work@tb), line:8:11, endln:18:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_RefObj: (work@tb.l64), line:12:5, endln:12:8
          |vpiParent:
          \_Assignment: , line:12:5, endln:12:27
          |vpiName:l64
          |vpiFullName:work@tb.l64
          |vpiActual:
          \_Net: (work@tb.l64), line:5:16, endln:5:19
        |vpiRhs:
        \_SysFuncCall: ($realtobits), line:12:11, endln:12:27
          |vpiParent:
          \_Assignment: , line:12:5, endln:12:27
          |vpiName:
          \_Identifier: ($realtobits), line:12:12, endln:12:22
            |vpiParent:
            \_SysFuncCall: ($realtobits), line:12:11, endln:12:27
            |vpiName:$realtobits
          |vpiArgument:
          \_Constant: , line:12:23, endln:12:26
            |vpiParent:
            \_SysFuncCall: ($realtobits), line:12:11, endln:12:27
            |vpiTypespec:
            \_RefTypespec: (work@tb), line:12:23, endln:12:26
              |vpiParent:
              \_Constant: , line:12:23, endln:12:26
              |vpiFullName:work@tb
              |vpiActual:
              \_RealTypespec: 
            |vpiConstType:2
            |vpiSize:64
            |vpiDecompile:2.0
            |vpiValue:2
      |vpiStmt:
      \_Assignment: , line:15:5, endln:15:23
        |vpiParent:
        \_Begin: (work@tb), line:8:11, endln:18:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_RefObj: (work@tb.l32), line:15:5, endln:15:8
          |vpiParent:
          \_Assignment: , line:15:5, endln:15:23
          |vpiName:l32
          |vpiFullName:work@tb.l32
          |vpiActual:
          \_Net: (work@tb.l32), line:6:16, endln:6:19
        |vpiRhs:
        \_Constant: , line:15:11, endln:15:23
          |vpiParent:
          \_Assignment: , line:15:5, endln:15:23
          |vpiTypespec:
          \_RefTypespec: (work@tb), line:15:11, endln:15:23
            |vpiParent:
            \_Constant: , line:15:11, endln:15:23
            |vpiFullName:work@tb
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:5
          |vpiSize:32
          |vpiDecompile:32'h3F800000
          |vpiValue:3F800000
      |vpiStmt:
      \_Assignment: , line:16:5, endln:16:32
        |vpiParent:
        \_Begin: (work@tb), line:8:11, endln:18:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_RefObj: (work@tb.sr), line:16:5, endln:16:7
          |vpiParent:
          \_Assignment: , line:16:5, endln:16:32
          |vpiName:sr
          |vpiFullName:work@tb.sr
          |vpiActual:
          \_Variable: (work@tb.sr), line:4:13, endln:4:15
        |vpiRhs:
        \_SysFuncCall: ($bitstoshortreal), line:16:11, endln:16:32
          |vpiParent:
          \_Assignment: , line:16:5, endln:16:32
          |vpiName:
          \_Identifier: ($bitstoshortreal), line:16:12, endln:16:27
            |vpiParent:
            \_SysFuncCall: ($bitstoshortreal), line:16:11, endln:16:32
            |vpiName:$bitstoshortreal
          |vpiArgument:
          \_RefObj: (work@tb.l32), line:16:28, endln:16:31
            |vpiParent:
            \_SysFuncCall: ($bitstoshortreal), line:16:11, endln:16:32
            |vpiName:l32
            |vpiFullName:work@tb.l32
            |vpiActual:
            \_Net: (work@tb.l32), line:6:16, endln:6:19
      |vpiStmt:
      \_Assignment: , line:17:5, endln:17:44
        |vpiParent:
        \_Begin: (work@tb), line:8:11, endln:18:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_RefObj: (work@tb.l32), line:17:5, endln:17:8
          |vpiParent:
          \_Assignment: , line:17:5, endln:17:44
          |vpiName:l32
          |vpiFullName:work@tb.l32
          |vpiActual:
          \_Net: (work@tb.l32), line:6:16, endln:6:19
        |vpiRhs:
        \_SysFuncCall: ($shortrealtobits), line:17:11, endln:17:44
          |vpiParent:
          \_Assignment: , line:17:5, endln:17:44
          |vpiName:
          \_Identifier: ($shortrealtobits), line:17:12, endln:17:27
            |vpiParent:
            \_SysFuncCall: ($shortrealtobits), line:17:11, endln:17:44
            |vpiName:$shortrealtobits
          |vpiArgument:
          \_Operation: , line:17:28, endln:17:43
            |vpiParent:
            \_SysFuncCall: ($shortrealtobits), line:17:11, endln:17:44
            |vpiTypespec:
            \_RefTypespec: (work@tb.shortreal), line:17:28, endln:17:37
              |vpiParent:
              \_Operation: , line:17:28, endln:17:43
              |vpiName:shortreal
              |vpiFullName:work@tb.shortreal
              |vpiActual:
              \_ShortRealTypespec: , line:17:28, endln:17:37
            |vpiOpType:67
            |vpiOperand:
            \_Constant: , line:17:39, endln:17:42
              |vpiParent:
              \_Operation: , line:17:28, endln:17:43
              |vpiTypespec:
              \_RefTypespec: (work@tb), line:17:39, endln:17:42
                |vpiParent:
                \_Constant: , line:17:39, endln:17:42
                |vpiFullName:work@tb
                |vpiActual:
                \_RealTypespec: 
              |vpiConstType:2
              |vpiSize:64
              |vpiDecompile:1.0
              |vpiValue:1
|vpiTypespec:
\_ModuleTypespec: (work@tb)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@tb
  |vpiModule:
  \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/ConvFunc02/dut.sv, line:1:1, endln:20:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 1
[   NOTE] : 0

#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**

COMMAND: ${SURELOG_DIR}/regression/ConvFunc02/slpp_all/surelog.uhdm ${SURELOG_DIR}/regression/ConvFunc02/slpp_all/reduced.uhdm

==================== BEGIN REDUCTION RESULT ====================
Name                            Before   After   Added   Removed
----------------------------------------------------------------
Constant                             8       8       2         2
Identifier                           5       3       0         2
Operation                            1       0       0         1
RefTypespec                         13      10       0         3
SysFuncCall                          4       2       0         2
----------------------------------------------------------------
Others                              34      34       0         0
----------------------------------------------------------------
                                    65      57       2        10
===================== END REDUCTION RESULT =====================
