<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="your_instance_name"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="DATA_FOR_ANALYSIS[15]"/>
        <net name="DATA_FOR_ANALYSIS[14]"/>
        <net name="DATA_FOR_ANALYSIS[13]"/>
        <net name="DATA_FOR_ANALYSIS[12]"/>
        <net name="DATA_FOR_ANALYSIS[11]"/>
        <net name="DATA_FOR_ANALYSIS[10]"/>
        <net name="DATA_FOR_ANALYSIS[9]"/>
        <net name="DATA_FOR_ANALYSIS[8]"/>
        <net name="DATA_FOR_ANALYSIS[7]"/>
        <net name="DATA_FOR_ANALYSIS[6]"/>
        <net name="DATA_FOR_ANALYSIS[5]"/>
        <net name="DATA_FOR_ANALYSIS[4]"/>
        <net name="DATA_FOR_ANALYSIS[3]"/>
        <net name="DATA_FOR_ANALYSIS[2]"/>
        <net name="DATA_FOR_ANALYSIS[1]"/>
        <net name="DATA_FOR_ANALYSIS[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="DATA_FOR_ANALYSIS_1[15]"/>
        <net name="DATA_FOR_ANALYSIS_1[14]"/>
        <net name="DATA_FOR_ANALYSIS_1[13]"/>
        <net name="DATA_FOR_ANALYSIS_1[12]"/>
        <net name="DATA_FOR_ANALYSIS_1[11]"/>
        <net name="DATA_FOR_ANALYSIS_1[10]"/>
        <net name="DATA_FOR_ANALYSIS_1[9]"/>
        <net name="DATA_FOR_ANALYSIS_1[8]"/>
        <net name="DATA_FOR_ANALYSIS_1[7]"/>
        <net name="DATA_FOR_ANALYSIS_1[6]"/>
        <net name="DATA_FOR_ANALYSIS_1[5]"/>
        <net name="DATA_FOR_ANALYSIS_1[4]"/>
        <net name="DATA_FOR_ANALYSIS_1[3]"/>
        <net name="DATA_FOR_ANALYSIS_1[2]"/>
        <net name="DATA_FOR_ANALYSIS_1[1]"/>
        <net name="DATA_FOR_ANALYSIS_1[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
