#include "Exu.h"
#include "config.h"

Exu::Exu(SimContext *ctx, FTQ *ftq) : ctx(ctx), ftq(ftq) {
  // å¯ä»¥åœ¨è¿™é‡Œæˆ– init åˆ›å»º backend
}

Exu::~Exu() {
  for (auto fu : units) {
    delete fu;
  }
}

void Exu::init() {
  int alu_cnt = 0;
  int agu_cnt = 0;
  int sdu_cnt = 0;

  port_mappings.resize(ISSUE_WIDTH);

  for (int i = 0; i < ISSUE_WIDTH; i++) {
    uint64_t mask = GLOBAL_ISSUE_PORT_CONFIG[i].support_mask;

    // 1. MUL (Priority for writeback)
    if (mask & OP_MASK_MUL) {
      auto mul = new MulUnit("MUL", i, MUL_MAX_LATENCY);
      units.push_back(mul);
      port_mappings[i].entries.push_back({mul, OP_MASK_MUL});
    }

    // 2. DIV
    if (mask & OP_MASK_DIV) {
      auto div = new DivUnit("DIV", i, DIV_MAX_LATENCY);
      units.push_back(div);
      port_mappings[i].entries.push_back({div, OP_MASK_DIV});
    }

    // 3. AGU (Load)
    if (mask & OP_MASK_LD) {
      auto ldu = new AguUnit("AGU_LD", i, out.exe2lsu, agu_cnt++);
      units.push_back(ldu);
      port_mappings[i].entries.push_back({ldu, OP_MASK_LD});
    }

    // 4. AGU (STA)
    if (mask & OP_MASK_STA) {
      auto sta = new AguUnit("AGU_STA", i, out.exe2lsu, agu_cnt++);
      units.push_back(sta);
      port_mappings[i].entries.push_back({sta, OP_MASK_STA});
    }

    // 5. SDU (STD)
    if (mask & OP_MASK_STD) {
      auto sdu = new SduUnit("SDU", i, out.exe2lsu, sdu_cnt++);
      units.push_back(sdu);
      port_mappings[i].entries.push_back({sdu, OP_MASK_STD});
    }

    // 6. BRU
    if (mask & OP_MASK_BR) {
      auto bru = new BruUnit("BRU", i, ftq);
      units.push_back(bru);
      port_mappings[i].entries.push_back({bru, OP_MASK_BR});
    }

    // 7. ALU
    if (mask & OP_MASK_ALU) {
      std::string alu_name = "ALU" + std::to_string(alu_cnt++);
      auto alu = new AluUnit(alu_name, i);
      units.push_back(alu);
      port_mappings[i].entries.push_back({alu, OP_MASK_ALU});
    }

    // 8. CSR
    if (mask & OP_MASK_CSR) {
      auto csr = new CsrUnit("CSR", i, out.exe2csr, in.csr2exe);
      units.push_back(csr);
      port_mappings[i].entries.push_back({csr, OP_MASK_CSR});
    }
  }

  // åˆå§‹åŒ–æµæ°´çº¿å¯„å­˜å™¨
  for (int i = 0; i < ISSUE_WIDTH; i++) {
    inst_r[i].valid = false;
    inst_r_1[i].valid = false;
  }
}

// ==========================================
// 1. ç»„åˆé€»è¾‘ï¼šç”Ÿæˆåå‹ä¸ Ready ä¿¡å·
// ==========================================
//
void Exu::comb_ready() {
  // å¼‚å¸¸çŠ¶æ€ä¸‹ï¼ˆFlush/Mispredï¼‰ï¼ŒExu åœæ­¢æ¥æ”¶æ–°æŒ‡ä»¤ï¼Œé˜²æ­¢è„æ•°æ®è¿›å…¥
  if (in.rob_bcast->flush) {
    for (int i = 0; i < ISSUE_WIDTH; i++) {
      out.exe2iss->ready[i] = false;
      out.exe2iss->fu_ready_mask[i] = 0;
    }
    return;
  }

  for (int i = 0; i < ISSUE_WIDTH; i++) {

    bool is_killed = false;
    if (inst_r[i].valid && in.dec_bcast->mispred &&
        ((1ULL << inst_r[i].uop.tag) & in.dec_bcast->br_mask)) {
      is_killed = true;
    }

    out.exe2iss->ready[i] = !inst_r[i].valid || is_killed || (!issue_stall[i]);

    // B. æ£€æŸ¥ FU è¯¦ç»†çŠ¶æ€ (Credit)
    uint64_t mask = 0;
    for (auto &entry : port_mappings[i].entries) {
      // æ— å‚ can_accept: åªéœ€è¦çœ‹ FU å†…éƒ¨æ˜¯å¦æ»¡/å¿™
      if (entry.fu->can_accept()) {
        mask |= entry.support_mask;
      }
    }

    out.exe2iss->fu_ready_mask[i] = mask;
  }
}

void Exu::comb_to_csr() {
  out.exe2csr->we = false;
  out.exe2csr->re = false;

  if (inst_r[0].valid && inst_r[0].uop.op == UOP_CSR && !in.rob_bcast->flush) {
    out.exe2csr->we = inst_r[0].uop.func3 == 1 || inst_r[0].uop.src1_areg != 0;
    out.exe2csr->re = inst_r[0].uop.func3 != 1 || inst_r[0].uop.dest_areg != 0;

    out.exe2csr->idx = inst_r[0].uop.csr_idx;
    out.exe2csr->wcmd = inst_r[0].uop.func3 & 0b11;
    if (inst_r[0].uop.src2_is_imm) {
      out.exe2csr->wdata = inst_r[0].uop.imm;
    } else {
      out.exe2csr->wdata = inst_r[0].uop.src1_rdata;
    }
  }
}

// ==========================================
// 2. ç»„åˆé€»è¾‘ï¼šæµæ°´çº¿æ§åˆ¶ (Flush + Latch + Filter)
// ==========================================

void Exu::comb_pipeline() {
  // 1. å…¨å±€ Flush (æœ€é«˜ä¼˜å…ˆçº§)
  // å¦‚æœ Flushï¼Œæ‰€æœ‰ä¸œè¥¿éƒ½æ¸…ç©ºï¼Œæ²¡å•†é‡
  if (in.rob_bcast->flush) {
    for (int i = 0; i < ISSUE_WIDTH; i++) {
      inst_r_1[i].valid = false;
    }
    for (auto fu : units)
      fu->flush((mask_t)-1);
    return;
  }

  // 2. åˆ†æ”¯è¯¯é¢„æµ‹ (Selective Flush)
  // è¿™é‡Œå¿…é¡»åšä¸¤ä»¶äº‹ï¼š
  // A. Flush FU å†…éƒ¨ (æ‚¨å·²ç»åšäº†)
  // B. Flush inst_r æœ¬èº«ï¼(æ‚¨æ¼äº†)

  if (in.dec_bcast->mispred) {
    mask_t mask = in.dec_bcast->br_mask;

    // A. Flush FU
    for (auto fu : units)
      fu->flush(mask);

    // æ­¥éª¤ Bï¼šæ˜ç¡®æ£€æŸ¥å¹¶æ¸…é™¤ inst_r ä¸­çš„å¾…å†²åˆ·æŒ‡ä»¤
    // æ³¨æ„ï¼šæˆ‘ä»¬åœ¨è®¡ç®— Next State (inst_r_1) æ—¶ï¼Œ
    // éœ€è¦åŸºäºâ€œè¿‡æ»¤åâ€çš„ inst_r çŠ¶æ€æ¥å†³å®šæ˜¯ Hold è¿˜æ˜¯ Accept Newã€‚
    // ä¸ºäº†ç®€å•ï¼Œæˆ‘ä»¬å¯ä»¥ç›´æ¥åœ¨ä¸‹é¢çš„ä¸»å¾ªç¯ä¸­è¿›è¡Œåˆ¤æ–­ã€‚
  }

  // 3. ä¸»å¾ªç¯ï¼šè®¡ç®— Next State (inst_r_1)
  for (int i = 0; i < ISSUE_WIDTH; i++) {

    // ğŸ” Step 1: æ£€æŸ¥å½“å‰ inst_r æ˜¯å¦è¢« Kill (Mispred)
    bool current_killed = false;
    if (inst_r[i].valid && in.dec_bcast->mispred) {
      if ((1ULL << inst_r[i].uop.tag) & in.dec_bcast->br_mask) {
        current_killed = true;
      }
    }

    // ğŸš¦ Step 2: å†³å®š Next State

    if (current_killed) {
      // ğŸ’€ å¦‚æœå½“å‰æŒ‡ä»¤è¢«æ€æ­»äº†
      // é‚£ä¹ˆä¸ç®¡æ˜¯å¦åœé¡¿ (Stall)ï¼Œå®ƒéƒ½ä¸èƒ½ç•™åˆ°ä¸‹ä¸€æ‹ï¼
      // æ­¤æ—¶ inst_r_1 åº”è¯¥ç½®ç©º (æˆ–è€…æŸ¥çœ‹å‘å°„é˜¶æ®µæ˜¯å¦æœ‰æ–°æŒ‡ä»¤è¡¥ä½)
      // é€šå¸¸è¯¯é¢„æµ‹å‘ç”Ÿçš„é‚£ä¸€æ‹ï¼Œå‘å°„é˜¶æ®µä¹Ÿä¼šè¢«å†²åˆ· (Flush)ï¼Œæ‰€ä»¥å¤§æ¦‚ç‡æ— æ–°æŒ‡ä»¤
      inst_r_1[i].valid = false;

      // æ³¨æ„ï¼šå¦‚æœè¢«æ€äº†ï¼Œissue_stall[i] åº”è¯¥è¢«å¿½ç•¥
      continue;
    }

    // --- ä¸‹é¢æ˜¯æœªè¢«å†²åˆ·æŒ‡ä»¤çš„é€»è¾‘ ---
    if (inst_r[i].valid && issue_stall[i]) {
      inst_r_1[i] = inst_r[i]; // ä¿æŒä¸å˜ (Hold)
    } else if (in.prf2exe->iss_entry[i].valid) {
      inst_r_1[i] = in.prf2exe->iss_entry[i];
    } else {
      inst_r_1[i].valid = false;
    }

    if (inst_r_1[i].valid) {
      // debug removed
    }
  }
}

// ==========================================
// 3. ç»„åˆé€»è¾‘ï¼šæ‰§è¡Œä¸å†™å›
// ==========================================
void Exu::comb_exec() {

  for (int i = 0; i < ISSUE_WIDTH; i++)
    issue_stall[i] = false;

  for (int i = 0; i < ISSUE_WIDTH; i++) {
    if (inst_r[i].valid) {

      bool is_killed = false;
      if (in.rob_bcast->flush)
        is_killed = true;
      if (in.dec_bcast->mispred &&
          ((1ULL << inst_r[i].uop.tag) & in.dec_bcast->br_mask)) {
        is_killed = true;
      }

      if (is_killed) {
        continue;
      }

      AbstractFU *target_fu = nullptr;
      uint64_t req_bit = (1ULL << inst_r[i].uop.op);

      // æŸ¥è¡¨è·¯ç”±ï¼šæ‰¾åˆ°æ”¯æŒè¯¥ OpCode çš„ FU
      for (auto &entry : port_mappings[i].entries) {
        if (entry.support_mask & req_bit) {
          target_fu = entry.fu;
          break;
        }
      }

      if (target_fu && target_fu->can_accept()) {
        target_fu->accept(inst_r[i].uop);
      } else {
        issue_stall[i] = true;
      }
    }
  }

  //  valid ä¿¡å·æ¸…ç©º
  for (int i = 0; i < TOTAL_FU_COUNT; i++) {
    out.exe2prf->bypass[i].valid = false;
  }

  for (int i = 0; i < ISSUE_WIDTH; i++) {
    out.exe2prf->entry[i].valid = false;
    out.exu2rob->entry[i].valid = false;
  }

  for (int i = 0; i < LSU_AGU_COUNT; i++) {
    out.exe2lsu->agu_req[i].valid = false;
  }

  for (int i = 0; i < LSU_SDU_COUNT; i++) {
    out.exe2lsu->sdu_req[i].valid = false;
  }

  // æ—è·¯é€»è¾‘
  int fu_global_idx = 0; // ç”¨äºç»™æ¯ä¸ª FU ç¼–å·
  // éå†æ‰€æœ‰ FU å•å…ƒ
  for (auto fu : units) {
    MicroOp *res = fu->get_finished_uop(); // çœ‹çœ‹è¿™ä¸ª FU ç®—å®Œæ²¡

    if (res) {
      // âœ… æ— è®ºæ˜¯å¦èƒ½å†™å›ï¼Œå…ˆå¹¿æ’­å‡ºå»ç»™ Bypass ç”¨ï¼
      out.exe2prf->bypass[fu_global_idx].uop = *res;
      out.exe2prf->bypass[fu_global_idx].valid = true;
    }

    fu_global_idx++;
  }

  // ==========================================
  // äºŒã€å†™å›é€»è¾‘ (Writeback) - ç»ˆæè§£è€¦é‡æ„
  // ==========================================

  // ç»“æœæ”¶é›†å®¹å™¨ (åˆ©ç”¨ç°æœ‰ UopEntry é™æ€æ•°ç»„)
  UopEntry int_res[ALU_NUM];
  UopEntry br_res[BRU_NUM];

  // 1. å…¨å±€ç«¯å£æ‰«æä¸ç«‹å³åˆ†å‘ (Total Port Scan)
  for (int p_idx = 0; p_idx < ISSUE_WIDTH; p_idx++) {
    AbstractFU *winner_fu = nullptr;
    MicroOp *u = nullptr;

    // ä»²è£ï¼šé€‰æ‹©è¯¥ç«¯å£çš„èƒœå‡º FU
    for (auto &map_entry : port_mappings[p_idx].entries) {
      if (MicroOp *res = map_entry.fu->get_finished_uop()) {
        u = res;
        winner_fu = map_entry.fu;
        break;
      }
    }
    if (!u) continue;

    bool flushed = in.rob_bcast->flush || 
                  (in.dec_bcast->mispred && ((1ULL << u->tag) & in.dec_bcast->br_mask));

    // A. ç«‹å³é©±åŠ¨ ROB (éè®¿å­˜æŒ‡ä»¤åœ¨æ­¤å®Œæˆ)
    // æ³¨æ„ï¼šLOAD/STA çš„å®Œæˆé€šæŠ¥ç”± LSU å›è°ƒé˜¶æ®µå¤„ç†
    if (u->op != UOP_LOAD && u->op != UOP_STA) {
      out.exu2rob->entry[p_idx].valid = true;
      out.exu2rob->entry[p_idx].uop = *u;
    }

    // B. ç«‹å³å¤–å‘ LSU è¯·æ±‚
    if (!flushed) {
      int lsu_idx = winner_fu->get_lsu_port_id();
      if (u->op == UOP_STA || u->op == UOP_LOAD) {
        out.exe2lsu->agu_req[lsu_idx].valid = true;
        out.exe2lsu->agu_req[lsu_idx].uop = *u;
      } else if (u->op == UOP_STD) {
        out.exe2lsu->sdu_req[lsu_idx].valid = true;
        out.exe2lsu->sdu_req[lsu_idx].uop = *u;
      }
    }

    // C. æ”¶é›†åˆ†ç±»ç»“æœ
    // æ”¶é›† INT å†™å›ä¿¡æ¯ (ä»…é™éœ€è¦å†™å›ç›®çš„å¯„å­˜å™¨çš„ ALU æŒ‡ä»¤)
    if (p_idx >= IQ_ALU_PORT_BASE && p_idx < IQ_ALU_PORT_BASE + ALU_NUM && u->dest_en) {
      int idx = p_idx - IQ_ALU_PORT_BASE;
      int_res[idx].uop = *u;
      int_res[idx].valid = true;
    }
    // æ”¶é›† BR ä¿¡æ¯ (ç”¨äºåˆ†æ”¯ä»²è£)
    if (p_idx >= IQ_BR_PORT_BASE && p_idx < IQ_BR_PORT_BASE + BRU_NUM) {
      int idx = p_idx - IQ_BR_PORT_BASE;
      br_res[idx].uop = *u;
      br_res[idx].valid = true;
    }

    winner_fu->pop_finished();
  }

  // 2. é€‰æ‹©æ€§å†™å›åˆ†å‘ (Writeback Distribution)
  
  // A. å¤„ç†å¸¸è§„è®¡ç®—å†™å› (ä»…æ‰«æ INT ç»“æœ)
  for (int i = 0; i < ALU_NUM; i++) {
    if (int_res[i].valid) {
      int p_idx = IQ_ALU_PORT_BASE + i;
      out.exe2prf->entry[p_idx].valid = true;
      out.exe2prf->entry[p_idx].uop = int_res[i].uop;
    }
  }

  // B. å¤„ç† LSU å›è°ƒå†™å› (LOAD/STA æ•°æ®å›æµ)
  // æ­¤å¤„åŒæ—¶é©±åŠ¨ PRF å’Œ ROB
  for (int i = 0; i < LSU_LOAD_WB_WIDTH; i++) {
    if (in.lsu2exe->wb_req[i].valid) {
      int p_idx = IQ_LD_PORT_BASE + i;
      MicroOp &u = in.lsu2exe->wb_req[i].uop;
      Assert(!out.exe2prf->entry[p_idx].valid);
      out.exe2prf->entry[p_idx].valid = true;
      out.exe2prf->entry[p_idx].uop = u;
      out.exu2rob->entry[p_idx].valid = true;
      out.exu2rob->entry[p_idx].uop = u;
    }
  }

  for (int i = 0; i < LSU_STA_COUNT; i++) {
    if (in.lsu2exe->sta_wb_req[i].valid) {
      int p_idx = IQ_STA_PORT_BASE + i;
      MicroOp &u = in.lsu2exe->sta_wb_req[i].uop;
      Assert(!out.exe2prf->entry[p_idx].valid);
      out.exe2prf->entry[p_idx].valid = true;
      out.exe2prf->entry[p_idx].uop = u;
      out.exu2rob->entry[p_idx].valid = true;
      out.exu2rob->entry[p_idx].uop = u;
    }
  }

  // ==========================================
  // ä¸‰ã€åˆ†æ”¯è¯¯é¢„æµ‹ä»²è£ (Early Recovery)
  // ==========================================
  bool mispred = false;
  MicroOp *mispred_uop = nullptr;

  for (int i = 0; i < BRU_NUM; i++) {
    if (br_res[i].valid && br_res[i].uop.mispred) {
      if (!mispred) {
        mispred = true;
        mispred_uop = &br_res[i].uop;
      } else if (cmp_inst_age(*mispred_uop, br_res[i].uop)) {
        mispred_uop = &br_res[i].uop;
      }
    }
  }

  out.exu2id->mispred = mispred;
  if (mispred) {
    out.exu2id->redirect_pc = mispred_uop->diag_val;
    out.exu2id->redirect_rob_idx = mispred_uop->rob_idx;
    out.exu2id->br_tag = mispred_uop->tag;
    out.exu2id->ftq_idx = mispred_uop->ftq_idx;
  } else {
    out.exu2id->redirect_pc = 0;
    out.exu2id->redirect_rob_idx = 0;
    out.exu2id->br_tag = 0;
    out.exu2id->ftq_idx = 0;
  }
}

// ==========================================
// æ—¶åºé€»è¾‘
// ==========================================
void Exu::seq() {
  for (int i = 0; i < ISSUE_WIDTH; i++) {
    inst_r[i] = inst_r_1[i];
  }

  for (auto fu : units) {
    fu->tick();
  }
}

ExuIO Exu::get_hardware_io() {
  ExuIO hardware;

  // --- Inputs ---
  for (int i = 0; i < ISSUE_WIDTH; i++) {
    hardware.from_iss.valid[i] = in.prf2exe->iss_entry[i].valid;
    hardware.from_iss.uop[i]   = IssExeUop::filter(in.prf2exe->iss_entry[i].uop);
    hardware.from_iss.src1_data[i] = in.prf2exe->iss_entry[i].uop.src1_rdata;
    hardware.from_iss.src2_data[i] = in.prf2exe->iss_entry[i].uop.src2_rdata;
  }
  hardware.from_back.flush = in.rob_bcast->flush;

  // --- Outputs ---
  for (int i = 0; i < ISSUE_WIDTH; i++) {
    hardware.to_back.valid[i] = out.exe2prf->entry[i].valid;
    hardware.to_back.uop[i]   = ExeWbUop::filter(out.exe2prf->entry[i].uop);
  }

  return hardware;
}
