.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* UART_1_SCBCLK */
.set UART_1_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set UART_1_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_B00
.set UART_1_SCBCLK__ENABLE_MASK, 0x80000000
.set UART_1_SCBCLK__MASK, 0x80000000
.set UART_1_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_B00

/* SPI_miso_m */
.set SPI_miso_m__0__DM__MASK, 0x38
.set SPI_miso_m__0__DM__SHIFT, 3
.set SPI_miso_m__0__DR, CYREG_PRT3_DR
.set SPI_miso_m__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set SPI_miso_m__0__HSIOM_MASK, 0x000000F0
.set SPI_miso_m__0__HSIOM_SHIFT, 4
.set SPI_miso_m__0__INTCFG, CYREG_PRT3_INTCFG
.set SPI_miso_m__0__INTSTAT, CYREG_PRT3_INTSTAT
.set SPI_miso_m__0__MASK, 0x02
.set SPI_miso_m__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SPI_miso_m__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SPI_miso_m__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SPI_miso_m__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SPI_miso_m__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SPI_miso_m__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SPI_miso_m__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SPI_miso_m__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SPI_miso_m__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SPI_miso_m__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SPI_miso_m__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SPI_miso_m__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SPI_miso_m__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SPI_miso_m__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SPI_miso_m__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SPI_miso_m__0__PC, CYREG_PRT3_PC
.set SPI_miso_m__0__PC2, CYREG_PRT3_PC2
.set SPI_miso_m__0__PORT, 3
.set SPI_miso_m__0__PS, CYREG_PRT3_PS
.set SPI_miso_m__0__SHIFT, 1
.set SPI_miso_m__DR, CYREG_PRT3_DR
.set SPI_miso_m__INTCFG, CYREG_PRT3_INTCFG
.set SPI_miso_m__INTSTAT, CYREG_PRT3_INTSTAT
.set SPI_miso_m__MASK, 0x02
.set SPI_miso_m__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SPI_miso_m__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SPI_miso_m__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SPI_miso_m__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SPI_miso_m__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SPI_miso_m__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SPI_miso_m__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SPI_miso_m__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SPI_miso_m__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SPI_miso_m__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SPI_miso_m__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SPI_miso_m__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SPI_miso_m__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SPI_miso_m__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SPI_miso_m__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SPI_miso_m__PC, CYREG_PRT3_PC
.set SPI_miso_m__PC2, CYREG_PRT3_PC2
.set SPI_miso_m__PORT, 3
.set SPI_miso_m__PS, CYREG_PRT3_PS
.set SPI_miso_m__SHIFT, 1

/* SPI_mosi_m */
.set SPI_mosi_m__0__DM__MASK, 0x07
.set SPI_mosi_m__0__DM__SHIFT, 0
.set SPI_mosi_m__0__DR, CYREG_PRT3_DR
.set SPI_mosi_m__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set SPI_mosi_m__0__HSIOM_MASK, 0x0000000F
.set SPI_mosi_m__0__HSIOM_SHIFT, 0
.set SPI_mosi_m__0__INTCFG, CYREG_PRT3_INTCFG
.set SPI_mosi_m__0__INTSTAT, CYREG_PRT3_INTSTAT
.set SPI_mosi_m__0__MASK, 0x01
.set SPI_mosi_m__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set SPI_mosi_m__0__OUT_SEL_SHIFT, 0
.set SPI_mosi_m__0__OUT_SEL_VAL, -1
.set SPI_mosi_m__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SPI_mosi_m__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SPI_mosi_m__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SPI_mosi_m__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SPI_mosi_m__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SPI_mosi_m__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SPI_mosi_m__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SPI_mosi_m__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SPI_mosi_m__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SPI_mosi_m__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SPI_mosi_m__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SPI_mosi_m__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SPI_mosi_m__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SPI_mosi_m__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SPI_mosi_m__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SPI_mosi_m__0__PC, CYREG_PRT3_PC
.set SPI_mosi_m__0__PC2, CYREG_PRT3_PC2
.set SPI_mosi_m__0__PORT, 3
.set SPI_mosi_m__0__PS, CYREG_PRT3_PS
.set SPI_mosi_m__0__SHIFT, 0
.set SPI_mosi_m__DR, CYREG_PRT3_DR
.set SPI_mosi_m__INTCFG, CYREG_PRT3_INTCFG
.set SPI_mosi_m__INTSTAT, CYREG_PRT3_INTSTAT
.set SPI_mosi_m__MASK, 0x01
.set SPI_mosi_m__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SPI_mosi_m__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SPI_mosi_m__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SPI_mosi_m__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SPI_mosi_m__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SPI_mosi_m__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SPI_mosi_m__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SPI_mosi_m__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SPI_mosi_m__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SPI_mosi_m__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SPI_mosi_m__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SPI_mosi_m__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SPI_mosi_m__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SPI_mosi_m__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SPI_mosi_m__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SPI_mosi_m__PC, CYREG_PRT3_PC
.set SPI_mosi_m__PC2, CYREG_PRT3_PC2
.set SPI_mosi_m__PORT, 3
.set SPI_mosi_m__PS, CYREG_PRT3_PS
.set SPI_mosi_m__SHIFT, 0

/* SPI_SCBCLK */
.set SPI_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set SPI_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_A00
.set SPI_SCBCLK__ENABLE_MASK, 0x80000000
.set SPI_SCBCLK__MASK, 0x80000000
.set SPI_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_A00

/* SPI_sclk_m */
.set SPI_sclk_m__0__DM__MASK, 0x1C0000
.set SPI_sclk_m__0__DM__SHIFT, 18
.set SPI_sclk_m__0__DR, CYREG_PRT0_DR
.set SPI_sclk_m__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SPI_sclk_m__0__HSIOM_MASK, 0x0F000000
.set SPI_sclk_m__0__HSIOM_SHIFT, 24
.set SPI_sclk_m__0__INTCFG, CYREG_PRT0_INTCFG
.set SPI_sclk_m__0__INTSTAT, CYREG_PRT0_INTSTAT
.set SPI_sclk_m__0__MASK, 0x40
.set SPI_sclk_m__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set SPI_sclk_m__0__OUT_SEL_SHIFT, 12
.set SPI_sclk_m__0__OUT_SEL_VAL, -1
.set SPI_sclk_m__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SPI_sclk_m__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SPI_sclk_m__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SPI_sclk_m__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SPI_sclk_m__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SPI_sclk_m__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SPI_sclk_m__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SPI_sclk_m__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SPI_sclk_m__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SPI_sclk_m__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SPI_sclk_m__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SPI_sclk_m__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SPI_sclk_m__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SPI_sclk_m__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SPI_sclk_m__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SPI_sclk_m__0__PC, CYREG_PRT0_PC
.set SPI_sclk_m__0__PC2, CYREG_PRT0_PC2
.set SPI_sclk_m__0__PORT, 0
.set SPI_sclk_m__0__PS, CYREG_PRT0_PS
.set SPI_sclk_m__0__SHIFT, 6
.set SPI_sclk_m__DR, CYREG_PRT0_DR
.set SPI_sclk_m__INTCFG, CYREG_PRT0_INTCFG
.set SPI_sclk_m__INTSTAT, CYREG_PRT0_INTSTAT
.set SPI_sclk_m__MASK, 0x40
.set SPI_sclk_m__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SPI_sclk_m__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SPI_sclk_m__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SPI_sclk_m__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SPI_sclk_m__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SPI_sclk_m__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SPI_sclk_m__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SPI_sclk_m__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SPI_sclk_m__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SPI_sclk_m__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SPI_sclk_m__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SPI_sclk_m__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SPI_sclk_m__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SPI_sclk_m__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SPI_sclk_m__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SPI_sclk_m__PC, CYREG_PRT0_PC
.set SPI_sclk_m__PC2, CYREG_PRT0_PC2
.set SPI_sclk_m__PORT, 0
.set SPI_sclk_m__PS, CYREG_PRT0_PS
.set SPI_sclk_m__SHIFT, 6

/* UART_1_SCB */
.set UART_1_SCB__BIST_CONTROL, CYREG_SCB0_BIST_CONTROL
.set UART_1_SCB__BIST_DATA, CYREG_SCB0_BIST_DATA
.set UART_1_SCB__CTRL, CYREG_SCB0_CTRL
.set UART_1_SCB__EZ_DATA00, CYREG_SCB0_EZ_DATA00
.set UART_1_SCB__EZ_DATA01, CYREG_SCB0_EZ_DATA01
.set UART_1_SCB__EZ_DATA02, CYREG_SCB0_EZ_DATA02
.set UART_1_SCB__EZ_DATA03, CYREG_SCB0_EZ_DATA03
.set UART_1_SCB__EZ_DATA04, CYREG_SCB0_EZ_DATA04
.set UART_1_SCB__EZ_DATA05, CYREG_SCB0_EZ_DATA05
.set UART_1_SCB__EZ_DATA06, CYREG_SCB0_EZ_DATA06
.set UART_1_SCB__EZ_DATA07, CYREG_SCB0_EZ_DATA07
.set UART_1_SCB__EZ_DATA08, CYREG_SCB0_EZ_DATA08
.set UART_1_SCB__EZ_DATA09, CYREG_SCB0_EZ_DATA09
.set UART_1_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set UART_1_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set UART_1_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set UART_1_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set UART_1_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set UART_1_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set UART_1_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set UART_1_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set UART_1_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set UART_1_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set UART_1_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set UART_1_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set UART_1_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set UART_1_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set UART_1_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set UART_1_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set UART_1_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set UART_1_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set UART_1_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set UART_1_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set UART_1_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set UART_1_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set UART_1_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set UART_1_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set UART_1_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set UART_1_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set UART_1_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set UART_1_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set UART_1_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set UART_1_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set UART_1_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set UART_1_SCB__INTR_M, CYREG_SCB0_INTR_M
.set UART_1_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set UART_1_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set UART_1_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set UART_1_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set UART_1_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set UART_1_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set UART_1_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set UART_1_SCB__INTR_S, CYREG_SCB0_INTR_S
.set UART_1_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set UART_1_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set UART_1_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set UART_1_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set UART_1_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set UART_1_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set UART_1_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set UART_1_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set UART_1_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set UART_1_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set UART_1_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set UART_1_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set UART_1_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set UART_1_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set UART_1_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set UART_1_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set UART_1_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set UART_1_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set UART_1_SCB__STATUS, CYREG_SCB0_STATUS
.set UART_1_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set UART_1_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set UART_1_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set UART_1_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set UART_1_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set UART_1_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set UART_1_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set UART_1_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* SPI_ss0_m */
.set SPI_ss0_m__0__DM__MASK, 0xE00000
.set SPI_ss0_m__0__DM__SHIFT, 21
.set SPI_ss0_m__0__DR, CYREG_PRT0_DR
.set SPI_ss0_m__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SPI_ss0_m__0__HSIOM_MASK, 0xF0000000
.set SPI_ss0_m__0__HSIOM_SHIFT, 28
.set SPI_ss0_m__0__INTCFG, CYREG_PRT0_INTCFG
.set SPI_ss0_m__0__INTSTAT, CYREG_PRT0_INTSTAT
.set SPI_ss0_m__0__MASK, 0x80
.set SPI_ss0_m__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set SPI_ss0_m__0__OUT_SEL_SHIFT, 14
.set SPI_ss0_m__0__OUT_SEL_VAL, -1
.set SPI_ss0_m__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SPI_ss0_m__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SPI_ss0_m__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SPI_ss0_m__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SPI_ss0_m__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SPI_ss0_m__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SPI_ss0_m__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SPI_ss0_m__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SPI_ss0_m__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SPI_ss0_m__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SPI_ss0_m__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SPI_ss0_m__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SPI_ss0_m__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SPI_ss0_m__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SPI_ss0_m__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SPI_ss0_m__0__PC, CYREG_PRT0_PC
.set SPI_ss0_m__0__PC2, CYREG_PRT0_PC2
.set SPI_ss0_m__0__PORT, 0
.set SPI_ss0_m__0__PS, CYREG_PRT0_PS
.set SPI_ss0_m__0__SHIFT, 7
.set SPI_ss0_m__DR, CYREG_PRT0_DR
.set SPI_ss0_m__INTCFG, CYREG_PRT0_INTCFG
.set SPI_ss0_m__INTSTAT, CYREG_PRT0_INTSTAT
.set SPI_ss0_m__MASK, 0x80
.set SPI_ss0_m__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SPI_ss0_m__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SPI_ss0_m__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SPI_ss0_m__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SPI_ss0_m__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SPI_ss0_m__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SPI_ss0_m__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SPI_ss0_m__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SPI_ss0_m__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SPI_ss0_m__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SPI_ss0_m__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SPI_ss0_m__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SPI_ss0_m__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SPI_ss0_m__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SPI_ss0_m__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SPI_ss0_m__PC, CYREG_PRT0_PC
.set SPI_ss0_m__PC2, CYREG_PRT0_PC2
.set SPI_ss0_m__PORT, 0
.set SPI_ss0_m__PS, CYREG_PRT0_PS
.set SPI_ss0_m__SHIFT, 7

/* UART_1_rx */
.set UART_1_rx__0__DM__MASK, 0x07
.set UART_1_rx__0__DM__SHIFT, 0
.set UART_1_rx__0__DR, CYREG_PRT4_DR
.set UART_1_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set UART_1_rx__0__HSIOM_MASK, 0x0000000F
.set UART_1_rx__0__HSIOM_SHIFT, 0
.set UART_1_rx__0__INTCFG, CYREG_PRT4_INTCFG
.set UART_1_rx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_1_rx__0__MASK, 0x01
.set UART_1_rx__0__PC, CYREG_PRT4_PC
.set UART_1_rx__0__PC2, CYREG_PRT4_PC2
.set UART_1_rx__0__PORT, 4
.set UART_1_rx__0__PS, CYREG_PRT4_PS
.set UART_1_rx__0__SHIFT, 0
.set UART_1_rx__DR, CYREG_PRT4_DR
.set UART_1_rx__INTCFG, CYREG_PRT4_INTCFG
.set UART_1_rx__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_1_rx__MASK, 0x01
.set UART_1_rx__PC, CYREG_PRT4_PC
.set UART_1_rx__PC2, CYREG_PRT4_PC2
.set UART_1_rx__PORT, 4
.set UART_1_rx__PS, CYREG_PRT4_PS
.set UART_1_rx__SHIFT, 0

/* UART_1_tx */
.set UART_1_tx__0__DM__MASK, 0x38
.set UART_1_tx__0__DM__SHIFT, 3
.set UART_1_tx__0__DR, CYREG_PRT4_DR
.set UART_1_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set UART_1_tx__0__HSIOM_MASK, 0x000000F0
.set UART_1_tx__0__HSIOM_SHIFT, 4
.set UART_1_tx__0__INTCFG, CYREG_PRT4_INTCFG
.set UART_1_tx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_1_tx__0__MASK, 0x02
.set UART_1_tx__0__PC, CYREG_PRT4_PC
.set UART_1_tx__0__PC2, CYREG_PRT4_PC2
.set UART_1_tx__0__PORT, 4
.set UART_1_tx__0__PS, CYREG_PRT4_PS
.set UART_1_tx__0__SHIFT, 1
.set UART_1_tx__DR, CYREG_PRT4_DR
.set UART_1_tx__INTCFG, CYREG_PRT4_INTCFG
.set UART_1_tx__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_1_tx__MASK, 0x02
.set UART_1_tx__PC, CYREG_PRT4_PC
.set UART_1_tx__PC2, CYREG_PRT4_PC2
.set UART_1_tx__PORT, 4
.set UART_1_tx__PS, CYREG_PRT4_PS
.set UART_1_tx__SHIFT, 1

/* SPI_SCB */
.set SPI_SCB__BIST_CONTROL, CYREG_SCB1_BIST_CONTROL
.set SPI_SCB__BIST_DATA, CYREG_SCB1_BIST_DATA
.set SPI_SCB__CTRL, CYREG_SCB1_CTRL
.set SPI_SCB__EZ_DATA00, CYREG_SCB1_EZ_DATA00
.set SPI_SCB__EZ_DATA01, CYREG_SCB1_EZ_DATA01
.set SPI_SCB__EZ_DATA02, CYREG_SCB1_EZ_DATA02
.set SPI_SCB__EZ_DATA03, CYREG_SCB1_EZ_DATA03
.set SPI_SCB__EZ_DATA04, CYREG_SCB1_EZ_DATA04
.set SPI_SCB__EZ_DATA05, CYREG_SCB1_EZ_DATA05
.set SPI_SCB__EZ_DATA06, CYREG_SCB1_EZ_DATA06
.set SPI_SCB__EZ_DATA07, CYREG_SCB1_EZ_DATA07
.set SPI_SCB__EZ_DATA08, CYREG_SCB1_EZ_DATA08
.set SPI_SCB__EZ_DATA09, CYREG_SCB1_EZ_DATA09
.set SPI_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set SPI_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set SPI_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set SPI_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set SPI_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set SPI_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set SPI_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set SPI_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set SPI_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set SPI_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set SPI_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set SPI_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set SPI_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set SPI_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set SPI_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set SPI_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set SPI_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set SPI_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set SPI_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set SPI_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set SPI_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set SPI_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set SPI_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set SPI_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set SPI_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set SPI_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set SPI_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set SPI_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set SPI_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set SPI_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set SPI_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set SPI_SCB__INTR_M, CYREG_SCB1_INTR_M
.set SPI_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set SPI_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set SPI_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set SPI_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set SPI_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set SPI_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set SPI_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set SPI_SCB__INTR_S, CYREG_SCB1_INTR_S
.set SPI_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set SPI_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set SPI_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set SPI_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set SPI_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set SPI_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set SPI_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set SPI_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set SPI_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set SPI_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set SPI_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set SPI_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set SPI_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set SPI_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set SPI_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set SPI_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set SPI_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set SPI_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set SPI_SCB__STATUS, CYREG_SCB1_STATUS
.set SPI_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set SPI_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set SPI_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set SPI_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set SPI_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set SPI_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set SPI_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set SPI_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL

/* SPI_CS */
.set SPI_CS__0__DM__MASK, 0x7000
.set SPI_CS__0__DM__SHIFT, 12
.set SPI_CS__0__DR, CYREG_PRT3_DR
.set SPI_CS__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set SPI_CS__0__HSIOM_MASK, 0x000F0000
.set SPI_CS__0__HSIOM_SHIFT, 16
.set SPI_CS__0__INTCFG, CYREG_PRT3_INTCFG
.set SPI_CS__0__INTSTAT, CYREG_PRT3_INTSTAT
.set SPI_CS__0__MASK, 0x10
.set SPI_CS__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SPI_CS__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SPI_CS__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SPI_CS__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SPI_CS__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SPI_CS__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SPI_CS__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SPI_CS__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SPI_CS__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SPI_CS__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SPI_CS__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SPI_CS__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SPI_CS__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SPI_CS__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SPI_CS__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SPI_CS__0__PC, CYREG_PRT3_PC
.set SPI_CS__0__PC2, CYREG_PRT3_PC2
.set SPI_CS__0__PORT, 3
.set SPI_CS__0__PS, CYREG_PRT3_PS
.set SPI_CS__0__SHIFT, 4
.set SPI_CS__DR, CYREG_PRT3_DR
.set SPI_CS__INTCFG, CYREG_PRT3_INTCFG
.set SPI_CS__INTSTAT, CYREG_PRT3_INTSTAT
.set SPI_CS__MASK, 0x10
.set SPI_CS__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SPI_CS__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SPI_CS__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SPI_CS__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SPI_CS__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SPI_CS__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SPI_CS__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SPI_CS__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SPI_CS__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SPI_CS__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SPI_CS__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SPI_CS__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SPI_CS__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SPI_CS__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SPI_CS__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SPI_CS__PC, CYREG_PRT3_PC
.set SPI_CS__PC2, CYREG_PRT3_PC2
.set SPI_CS__PORT, 3
.set SPI_CS__PS, CYREG_PRT3_PS
.set SPI_CS__SHIFT, 4

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PSOC4A
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 4
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PSOC4A_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
