{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758572585445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758572585448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 22 16:23:05 2025 " "Processing started: Mon Sep 22 16:23:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758572585448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758572585448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off blink -c blink " "Command: quartus_map --read_settings_files=on --write_settings_files=off blink -c blink" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758572585448 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758572585842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758572585842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a9284/documents/github/cpet-343/lab3/lab3/bcd simulation/src/seven_seg_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/a9284/documents/github/cpet-343/lab3/lab3/bcd simulation/src/seven_seg_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_top-top " "Found design unit 1: seven_seg_top-top" {  } { { "../../../BCD Simulation/src/seven_seg_top.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab3/lab3/BCD Simulation/src/seven_seg_top.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758572592735 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_top " "Found entity 1: seven_seg_top" {  } { { "../../../BCD Simulation/src/seven_seg_top.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab3/lab3/BCD Simulation/src/seven_seg_top.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758572592735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758572592735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a9284/documents/github/cpet-343/lab3/lab3/bcd simulation/src/seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/a9284/documents/github/cpet-343/lab3/lab3/bcd simulation/src/seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-behavioral " "Found design unit 1: seven_seg-behavioral" {  } { { "../../../BCD Simulation/src/seven_seg.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab3/lab3/BCD Simulation/src/seven_seg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758572592736 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "../../../BCD Simulation/src/seven_seg.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab3/lab3/BCD Simulation/src/seven_seg.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758572592736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758572592736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a9284/documents/github/cpet-343/lab3/lab3/bcd simulation/src/generic_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/a9284/documents/github/cpet-343/lab3/lab3/bcd simulation/src/generic_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_counter-beh " "Found design unit 1: generic_counter-beh" {  } { { "../../../BCD Simulation/src/generic_counter.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab3/lab3/BCD Simulation/src/generic_counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758572592738 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_counter " "Found entity 1: generic_counter" {  } { { "../../../BCD Simulation/src/generic_counter.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab3/lab3/BCD Simulation/src/generic_counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758572592738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758572592738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a9284/documents/github/cpet-343/lab3/lab3/bcd simulation/src/generic_adder_beh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/a9284/documents/github/cpet-343/lab3/lab3/bcd simulation/src/generic_adder_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_adder_beh-beh " "Found design unit 1: generic_adder_beh-beh" {  } { { "../../../BCD Simulation/src/generic_adder_beh.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab3/lab3/BCD Simulation/src/generic_adder_beh.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758572592740 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_adder_beh " "Found entity 1: generic_adder_beh" {  } { { "../../../BCD Simulation/src/generic_adder_beh.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab3/lab3/BCD Simulation/src/generic_adder_beh.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758572592740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758572592740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a9284/documents/github/cpet-343/lab3/lab3/blink/src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/a9284/documents/github/cpet-343/lab3/lab3/blink/src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-beh " "Found design unit 1: top-beh" {  } { { "../../src/top.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab3/lab3/blink/src/top.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758572592743 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../src/top.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab3/lab3/blink/src/top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758572592743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758572592743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a9284/documents/github/cpet-343/lab3/lab3/blink/src/blink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/a9284/documents/github/cpet-343/lab3/lab3/blink/src/blink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blink-beh " "Found design unit 1: blink-beh" {  } { { "../../src/blink.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab3/lab3/blink/src/blink.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758572592744 ""} { "Info" "ISGN_ENTITY_NAME" "1 blink " "Found entity 1: blink" {  } { { "../../src/blink.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab3/lab3/blink/src/blink.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758572592744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758572592744 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seven_seg_top " "Elaborating entity \"seven_seg_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1758572592766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_adder_beh generic_adder_beh:adder " "Elaborating entity \"generic_adder_beh\" for hierarchy \"generic_adder_beh:adder\"" {  } { { "../../../BCD Simulation/src/seven_seg_top.vhd" "adder" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab3/lab3/BCD Simulation/src/seven_seg_top.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758572592776 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cin_guard generic_adder_beh.vhd(25) " "VHDL Signal Declaration warning at generic_adder_beh.vhd(25): used explicit default value for signal \"cin_guard\" because signal was never assigned a value" {  } { { "../../../BCD Simulation/src/generic_adder_beh.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab3/lab3/BCD Simulation/src/generic_adder_beh.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1758572592777 "|seven_seg_top|generic_adder_beh:adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_counter generic_counter:counter " "Elaborating entity \"generic_counter\" for hierarchy \"generic_counter:counter\"" {  } { { "../../../BCD Simulation/src/seven_seg_top.vhd" "counter" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab3/lab3/BCD Simulation/src/seven_seg_top.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758572592777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:seg_display " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:seg_display\"" {  } { { "../../../BCD Simulation/src/seven_seg_top.vhd" "seg_display" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab3/lab3/BCD Simulation/src/seven_seg_top.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758572592787 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1758572593174 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1758572593408 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758572593408 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1758572593429 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1758572593429 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1758572593429 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1758572593429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4918 " "Peak virtual memory: 4918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758572593439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 22 16:23:13 2025 " "Processing ended: Mon Sep 22 16:23:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758572593439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758572593439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758572593439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758572593439 ""}
