// Seed: 3126659374
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_6(
      .id_0(id_7)
  );
  assign module_1.type_4 = 0;
  tri1 id_8 = -1'b0;
  wire id_9, id_10;
  assign id_7 = -1;
  always begin : LABEL_0
    id_6 = id_6;
  end
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  wire id_2;
  wor  id_3;
  always @(posedge 1, negedge id_3);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_3
  );
endmodule
