Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Sep 25 21:56:27 2023
| Host         : rocksmashgood running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adder_toplevel_timing_summary_routed.rpt -pb adder_toplevel_timing_summary_routed.pb -rpx adder_toplevel_timing_summary_routed.rpx
| Design       : adder_toplevel
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  43          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.496        0.000                      0                  102        0.237        0.000                      0                  102        4.500        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 5.496        0.000                      0                  102        0.237        0.000                      0                  102        4.500        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        Clk                         
(none)                      Clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        5.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 reg_unit/Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/Data_Out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.916ns (21.768%)  route 3.292ns (78.232%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.613     5.121    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  reg_unit/Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  reg_unit/Data_Out_reg[7]/Q
                         net (fo=11, routed)          1.767     7.406    reg_unit/Out[7]
    SLICE_X60Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.530 r  reg_unit/Data_Out[16]_i_5/O
                         net (fo=1, routed)           0.568     8.098    reg_unit/S4
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     8.222 r  reg_unit/Data_Out[16]_i_3/O
                         net (fo=5, routed)           0.621     8.843    reg_unit/adders/c3
    SLICE_X60Y82         LUT5 (Prop_lut5_I0_O)        0.150     8.993 r  reg_unit/Data_Out[13]_i_1/O
                         net (fo=1, routed)           0.336     9.329    reg_unit/Data_Out[13]_i_1_n_0
    SLICE_X60Y82         FDRE                                         r  reg_unit/Data_Out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.500    14.829    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y82         FDRE                                         r  reg_unit/Data_Out_reg[13]/C
                         clock pessimism              0.271    15.100    
                         clock uncertainty           -0.035    15.064    
    SLICE_X60Y82         FDRE (Setup_fdre_C_D)       -0.240    14.824    reg_unit/Data_Out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 reg_unit/Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/Data_Out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.890ns (21.920%)  route 3.170ns (78.080%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.613     5.121    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  reg_unit/Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  reg_unit/Data_Out_reg[7]/Q
                         net (fo=11, routed)          1.767     7.406    reg_unit/Out[7]
    SLICE_X60Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.530 r  reg_unit/Data_Out[16]_i_5/O
                         net (fo=1, routed)           0.568     8.098    reg_unit/S4
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     8.222 r  reg_unit/Data_Out[16]_i_3/O
                         net (fo=5, routed)           0.835     9.057    reg_unit/adders/c3
    SLICE_X60Y83         LUT3 (Prop_lut3_I0_O)        0.124     9.181 r  reg_unit/Data_Out[12]_i_1/O
                         net (fo=1, routed)           0.000     9.181    reg_unit/Data_Out[12]_i_1_n_0
    SLICE_X60Y83         FDRE                                         r  reg_unit/Data_Out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.501    14.830    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  reg_unit/Data_Out_reg[12]/C
                         clock pessimism              0.271    15.101    
                         clock uncertainty           -0.035    15.065    
    SLICE_X60Y83         FDRE (Setup_fdre_C_D)        0.077    15.142    reg_unit/Data_Out_reg[12]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 reg_unit/Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/Data_Out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.890ns (21.948%)  route 3.165ns (78.051%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.613     5.121    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  reg_unit/Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  reg_unit/Data_Out_reg[7]/Q
                         net (fo=11, routed)          1.767     7.406    reg_unit/Out[7]
    SLICE_X60Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.530 r  reg_unit/Data_Out[16]_i_5/O
                         net (fo=1, routed)           0.568     8.098    reg_unit/S4
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     8.222 r  reg_unit/Data_Out[16]_i_3/O
                         net (fo=5, routed)           0.830     9.052    reg_unit/adders/c3
    SLICE_X60Y83         LUT5 (Prop_lut5_I1_O)        0.124     9.176 r  reg_unit/Data_Out[15]_i_1/O
                         net (fo=1, routed)           0.000     9.176    reg_unit/Data_Out[15]_i_1_n_0
    SLICE_X60Y83         FDRE                                         r  reg_unit/Data_Out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.501    14.830    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  reg_unit/Data_Out_reg[15]/C
                         clock pessimism              0.271    15.101    
                         clock uncertainty           -0.035    15.065    
    SLICE_X60Y83         FDRE (Setup_fdre_C_D)        0.081    15.146    reg_unit/Data_Out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 reg_unit/Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/Data_Out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.916ns (22.446%)  route 3.165ns (77.554%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.613     5.121    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  reg_unit/Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  reg_unit/Data_Out_reg[7]/Q
                         net (fo=11, routed)          1.767     7.406    reg_unit/Out[7]
    SLICE_X60Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.530 r  reg_unit/Data_Out[16]_i_5/O
                         net (fo=1, routed)           0.568     8.098    reg_unit/S4
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     8.222 r  reg_unit/Data_Out[16]_i_3/O
                         net (fo=5, routed)           0.830     9.052    reg_unit/adders/c3
    SLICE_X60Y83         LUT5 (Prop_lut5_I3_O)        0.150     9.202 r  reg_unit/Data_Out[16]_i_1/O
                         net (fo=1, routed)           0.000     9.202    reg_unit/Data_Out[16]_i_1_n_0
    SLICE_X60Y83         FDRE                                         r  reg_unit/Data_Out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.501    14.830    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  reg_unit/Data_Out_reg[16]/C
                         clock pessimism              0.271    15.101    
                         clock uncertainty           -0.035    15.065    
    SLICE_X60Y83         FDRE (Setup_fdre_C_D)        0.118    15.183    reg_unit/Data_Out_reg[16]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                  5.982    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 reg_unit/Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/Data_Out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 1.118ns (28.505%)  route 2.804ns (71.495%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.608     5.116    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  reg_unit/Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.518     5.634 r  reg_unit/Data_Out_reg[5]/Q
                         net (fo=12, routed)          0.992     6.625    reg_unit/Out[5]
    SLICE_X60Y80         LUT6 (Prop_lut6_I4_O)        0.124     6.749 r  reg_unit/Data_Out[7]_i_2/O
                         net (fo=3, routed)           0.949     7.698    reg_unit/adders/F4B1/c3
    SLICE_X60Y80         LUT5 (Prop_lut5_I0_O)        0.148     7.846 r  reg_unit/Data_Out[11]_i_3/O
                         net (fo=4, routed)           0.864     8.710    reg_unit/adders/c2
    SLICE_X60Y79         LUT3 (Prop_lut3_I0_O)        0.328     9.038 r  reg_unit/Data_Out[8]_i_1/O
                         net (fo=1, routed)           0.000     9.038    reg_unit/Data_Out[8]_i_1_n_0
    SLICE_X60Y79         FDRE                                         r  reg_unit/Data_Out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.497    14.826    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  reg_unit/Data_Out_reg[8]/C
                         clock pessimism              0.271    15.097    
                         clock uncertainty           -0.035    15.061    
    SLICE_X60Y79         FDRE (Setup_fdre_C_D)        0.081    15.142    reg_unit/Data_Out_reg[8]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 reg_unit/Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/Data_Out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 1.118ns (29.974%)  route 2.612ns (70.026%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.608     5.116    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  reg_unit/Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.518     5.634 r  reg_unit/Data_Out_reg[5]/Q
                         net (fo=12, routed)          0.992     6.625    reg_unit/Out[5]
    SLICE_X60Y80         LUT6 (Prop_lut6_I4_O)        0.124     6.749 r  reg_unit/Data_Out[7]_i_2/O
                         net (fo=3, routed)           0.949     7.698    reg_unit/adders/F4B1/c3
    SLICE_X60Y80         LUT5 (Prop_lut5_I0_O)        0.148     7.846 r  reg_unit/Data_Out[11]_i_3/O
                         net (fo=4, routed)           0.672     8.518    reg_unit/adders/c2
    SLICE_X60Y79         LUT5 (Prop_lut5_I1_O)        0.328     8.846 r  reg_unit/Data_Out[10]_i_1/O
                         net (fo=1, routed)           0.000     8.846    reg_unit/Data_Out[10]_i_1_n_0
    SLICE_X60Y79         FDRE                                         r  reg_unit/Data_Out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.497    14.826    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  reg_unit/Data_Out_reg[10]/C
                         clock pessimism              0.271    15.097    
                         clock uncertainty           -0.035    15.061    
    SLICE_X60Y79         FDRE (Setup_fdre_C_D)        0.079    15.140    reg_unit/Data_Out_reg[10]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 reg_unit/Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/Data_Out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 0.890ns (24.987%)  route 2.672ns (75.013%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.613     5.121    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  reg_unit/Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  reg_unit/Data_Out_reg[7]/Q
                         net (fo=11, routed)          1.767     7.406    reg_unit/Out[7]
    SLICE_X60Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.530 r  reg_unit/Data_Out[16]_i_5/O
                         net (fo=1, routed)           0.568     8.098    reg_unit/S4
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     8.222 r  reg_unit/Data_Out[16]_i_3/O
                         net (fo=5, routed)           0.337     8.559    reg_unit/adders/c3
    SLICE_X60Y82         LUT5 (Prop_lut5_I1_O)        0.124     8.683 r  reg_unit/Data_Out[14]_i_1/O
                         net (fo=1, routed)           0.000     8.683    reg_unit/Data_Out[14]_i_1_n_0
    SLICE_X60Y82         FDRE                                         r  reg_unit/Data_Out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.500    14.829    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y82         FDRE                                         r  reg_unit/Data_Out_reg[14]/C
                         clock pessimism              0.271    15.100    
                         clock uncertainty           -0.035    15.064    
    SLICE_X60Y82         FDRE (Setup_fdre_C_D)        0.077    15.141    reg_unit/Data_Out_reg[14]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  6.459    

Slack (MET) :             6.491ns  (required time - arrival time)
  Source:                 reg_unit/Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/Data_Out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 1.118ns (31.635%)  route 2.416ns (68.365%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.608     5.116    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  reg_unit/Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.518     5.634 r  reg_unit/Data_Out_reg[5]/Q
                         net (fo=12, routed)          0.992     6.625    reg_unit/Out[5]
    SLICE_X60Y80         LUT6 (Prop_lut6_I4_O)        0.124     6.749 r  reg_unit/Data_Out[7]_i_2/O
                         net (fo=3, routed)           0.949     7.698    reg_unit/adders/F4B1/c3
    SLICE_X60Y80         LUT5 (Prop_lut5_I0_O)        0.148     7.846 r  reg_unit/Data_Out[11]_i_3/O
                         net (fo=4, routed)           0.476     8.322    reg_unit/adders/c2
    SLICE_X60Y79         LUT5 (Prop_lut5_I0_O)        0.328     8.650 r  reg_unit/Data_Out[9]_i_1/O
                         net (fo=1, routed)           0.000     8.650    reg_unit/Data_Out[9]_i_1_n_0
    SLICE_X60Y79         FDRE                                         r  reg_unit/Data_Out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.497    14.826    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  reg_unit/Data_Out_reg[9]/C
                         clock pessimism              0.271    15.097    
                         clock uncertainty           -0.035    15.061    
    SLICE_X60Y79         FDRE (Setup_fdre_C_D)        0.079    15.140    reg_unit/Data_Out_reg[9]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  6.491    

Slack (MET) :             6.557ns  (required time - arrival time)
  Source:                 run_once/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_once/FSM_onehot_curr_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 1.180ns (34.197%)  route 2.271ns (65.803%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.605     5.113    run_once/Clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  run_once/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDRE (Prop_fdre_C_Q)         0.456     5.569 r  run_once/counter_reg[4]/Q
                         net (fo=2, routed)           0.839     6.407    run_once/counter[4]
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.531 r  run_once/FSM_onehot_curr_state[2]_i_5/O
                         net (fo=1, routed)           0.433     6.964    run_once/FSM_onehot_curr_state[2]_i_5_n_0
    SLICE_X59Y75         LUT5 (Prop_lut5_I4_O)        0.150     7.114 f  run_once/FSM_onehot_curr_state[2]_i_4/O
                         net (fo=1, routed)           0.405     7.519    run_once/FSM_onehot_curr_state[2]_i_4_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I5_O)        0.326     7.845 r  run_once/FSM_onehot_curr_state[2]_i_2/O
                         net (fo=3, routed)           0.594     8.439    run_once/next_state1__14
    SLICE_X60Y76         LUT5 (Prop_lut5_I2_O)        0.124     8.563 r  run_once/FSM_onehot_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.563    run_once/FSM_onehot_curr_state[1]_i_1_n_0
    SLICE_X60Y76         FDCE                                         r  run_once/FSM_onehot_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.493    14.822    run_once/Clk_IBUF_BUFG
    SLICE_X60Y76         FDCE                                         r  run_once/FSM_onehot_curr_state_reg[1]/C
                         clock pessimism              0.257    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X60Y76         FDCE (Setup_fdce_C_D)        0.077    15.120    run_once/FSM_onehot_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  6.557    

Slack (MET) :             6.572ns  (required time - arrival time)
  Source:                 run_once/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_once/FSM_onehot_curr_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 1.206ns (34.689%)  route 2.271ns (65.311%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.605     5.113    run_once/Clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  run_once/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDRE (Prop_fdre_C_Q)         0.456     5.569 f  run_once/counter_reg[4]/Q
                         net (fo=2, routed)           0.839     6.407    run_once/counter[4]
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.531 f  run_once/FSM_onehot_curr_state[2]_i_5/O
                         net (fo=1, routed)           0.433     6.964    run_once/FSM_onehot_curr_state[2]_i_5_n_0
    SLICE_X59Y75         LUT5 (Prop_lut5_I4_O)        0.150     7.114 r  run_once/FSM_onehot_curr_state[2]_i_4/O
                         net (fo=1, routed)           0.405     7.519    run_once/FSM_onehot_curr_state[2]_i_4_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I5_O)        0.326     7.845 f  run_once/FSM_onehot_curr_state[2]_i_2/O
                         net (fo=3, routed)           0.594     8.439    run_once/next_state1__14
    SLICE_X60Y76         LUT5 (Prop_lut5_I2_O)        0.150     8.589 r  run_once/FSM_onehot_curr_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.589    run_once/FSM_onehot_curr_state[2]_i_1_n_0
    SLICE_X60Y76         FDCE                                         r  run_once/FSM_onehot_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.493    14.822    run_once/Clk_IBUF_BUFG
    SLICE_X60Y76         FDCE                                         r  run_once/FSM_onehot_curr_state_reg[2]/C
                         clock pessimism              0.257    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X60Y76         FDCE (Setup_fdce_C_D)        0.118    15.161    run_once/FSM_onehot_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  6.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 reg_unit/Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/Data_Out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.482%)  route 0.155ns (45.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.452    reg_unit/Clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  reg_unit/Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  reg_unit/Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.155     1.749    reg_unit/Out[0]
    SLICE_X63Y79         LUT6 (Prop_lut6_I1_O)        0.045     1.794 r  reg_unit/Data_Out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.794    reg_unit/Data_Out[2]_i_1_n_0
    SLICE_X63Y79         FDRE                                         r  reg_unit/Data_Out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.852     1.966    reg_unit/Clk_IBUF_BUFG
    SLICE_X63Y79         FDRE                                         r  reg_unit/Data_Out_reg[2]/C
                         clock pessimism             -0.501     1.465    
    SLICE_X63Y79         FDRE (Hold_fdre_C_D)         0.091     1.556    reg_unit/Data_Out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 run_once/FSM_onehot_curr_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_once/FSM_onehot_curr_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.212ns (55.448%)  route 0.170ns (44.552%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.580     1.448    run_once/Clk_IBUF_BUFG
    SLICE_X60Y76         FDPE                                         r  run_once/FSM_onehot_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDPE (Prop_fdpe_C_Q)         0.164     1.612 f  run_once/FSM_onehot_curr_state_reg[0]/Q
                         net (fo=5, routed)           0.170     1.783    run_once/curr_state[0]
    SLICE_X60Y76         LUT5 (Prop_lut5_I4_O)        0.048     1.831 r  run_once/FSM_onehot_curr_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.831    run_once/FSM_onehot_curr_state[2]_i_1_n_0
    SLICE_X60Y76         FDCE                                         r  run_once/FSM_onehot_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.846     1.960    run_once/Clk_IBUF_BUFG
    SLICE_X60Y76         FDCE                                         r  run_once/FSM_onehot_curr_state_reg[2]/C
                         clock pessimism             -0.512     1.448    
    SLICE_X60Y76         FDCE (Hold_fdce_C_D)         0.131     1.579    run_once/FSM_onehot_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 run_once/FSM_onehot_curr_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_once/FSM_onehot_curr_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.095%)  route 0.170ns (44.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.580     1.448    run_once/Clk_IBUF_BUFG
    SLICE_X60Y76         FDPE                                         r  run_once/FSM_onehot_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDPE (Prop_fdpe_C_Q)         0.164     1.612 r  run_once/FSM_onehot_curr_state_reg[0]/Q
                         net (fo=5, routed)           0.170     1.783    run_once/curr_state[0]
    SLICE_X60Y76         LUT5 (Prop_lut5_I4_O)        0.045     1.828 r  run_once/FSM_onehot_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.828    run_once/FSM_onehot_curr_state[1]_i_1_n_0
    SLICE_X60Y76         FDCE                                         r  run_once/FSM_onehot_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.846     1.960    run_once/Clk_IBUF_BUFG
    SLICE_X60Y76         FDCE                                         r  run_once/FSM_onehot_curr_state_reg[1]/C
                         clock pessimism             -0.512     1.448    
    SLICE_X60Y76         FDCE (Hold_fdce_C_D)         0.120     1.568    run_once/FSM_onehot_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 reg_unit/Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/Data_Out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.583     1.451    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  reg_unit/Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.164     1.615 r  reg_unit/Data_Out_reg[3]/Q
                         net (fo=10, routed)          0.187     1.803    reg_unit/Out[3]
    SLICE_X60Y79         LUT3 (Prop_lut3_I0_O)        0.043     1.846 r  reg_unit/Data_Out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.846    reg_unit/Data_Out[3]_i_1_n_0
    SLICE_X60Y79         FDRE                                         r  reg_unit/Data_Out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.850     1.964    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  reg_unit/Data_Out_reg[3]/C
                         clock pessimism             -0.513     1.451    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.133     1.584    reg_unit/Data_Out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reg_unit/Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/Data_Out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.639%)  route 0.174ns (45.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.583     1.451    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  reg_unit/Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.164     1.615 r  reg_unit/Data_Out_reg[10]/Q
                         net (fo=10, routed)          0.174     1.789    reg_unit/Out[10]
    SLICE_X60Y79         LUT5 (Prop_lut5_I2_O)        0.045     1.834 r  reg_unit/Data_Out[10]_i_1/O
                         net (fo=1, routed)           0.000     1.834    reg_unit/Data_Out[10]_i_1_n_0
    SLICE_X60Y79         FDRE                                         r  reg_unit/Data_Out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.850     1.964    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  reg_unit/Data_Out_reg[10]/C
                         clock pessimism             -0.513     1.451    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.121     1.572    reg_unit/Data_Out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 run_once/FSM_onehot_curr_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_once/FSM_onehot_curr_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.520%)  route 0.174ns (45.480%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.580     1.448    run_once/Clk_IBUF_BUFG
    SLICE_X60Y76         FDPE                                         r  run_once/FSM_onehot_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDPE (Prop_fdpe_C_Q)         0.164     1.612 r  run_once/FSM_onehot_curr_state_reg[0]/Q
                         net (fo=5, routed)           0.174     1.787    run_once/curr_state[0]
    SLICE_X60Y76         LUT5 (Prop_lut5_I4_O)        0.045     1.832 r  run_once/FSM_onehot_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    run_once/FSM_onehot_curr_state[0]_i_1_n_0
    SLICE_X60Y76         FDPE                                         r  run_once/FSM_onehot_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.846     1.960    run_once/Clk_IBUF_BUFG
    SLICE_X60Y76         FDPE                                         r  run_once/FSM_onehot_curr_state_reg[0]/C
                         clock pessimism             -0.512     1.448    
    SLICE_X60Y76         FDPE (Hold_fdpe_C_D)         0.121     1.569    run_once/FSM_onehot_curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 HexA/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.580     1.448    HexA/Clk_IBUF_BUFG
    SLICE_X62Y75         FDRE                                         r  HexA/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  HexA/counter_reg[10]/Q
                         net (fo=1, routed)           0.121     1.711    HexA/counter_reg_n_0_[10]
    SLICE_X62Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  HexA/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    HexA/counter_reg[8]_i_1_n_5
    SLICE_X62Y75         FDRE                                         r  HexA/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.847     1.961    HexA/Clk_IBUF_BUFG
    SLICE_X62Y75         FDRE                                         r  HexA/counter_reg[10]/C
                         clock pessimism             -0.513     1.448    
    SLICE_X62Y75         FDRE (Hold_fdre_C_D)         0.105     1.553    HexA/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 HexA/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.580     1.448    HexA/Clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  HexA/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  HexA/counter_reg[6]/Q
                         net (fo=1, routed)           0.121     1.711    HexA/counter_reg_n_0_[6]
    SLICE_X62Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  HexA/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    HexA/counter_reg[4]_i_1_n_5
    SLICE_X62Y74         FDRE                                         r  HexA/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.847     1.961    HexA/Clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  HexA/counter_reg[6]/C
                         clock pessimism             -0.513     1.448    
    SLICE_X62Y74         FDRE (Hold_fdre_C_D)         0.105     1.553    HexA/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 HexA/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.581     1.449    HexA/Clk_IBUF_BUFG
    SLICE_X62Y76         FDRE                                         r  HexA/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  HexA/counter_reg[14]/Q
                         net (fo=1, routed)           0.121     1.712    HexA/counter_reg_n_0_[14]
    SLICE_X62Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.823 r  HexA/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.823    HexA/counter_reg[12]_i_1_n_5
    SLICE_X62Y76         FDRE                                         r  HexA/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.848     1.962    HexA/Clk_IBUF_BUFG
    SLICE_X62Y76         FDRE                                         r  HexA/counter_reg[14]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X62Y76         FDRE (Hold_fdre_C_D)         0.105     1.554    HexA/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 reg_unit/Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/Data_Out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.450    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  reg_unit/Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  reg_unit/Data_Out_reg[4]/Q
                         net (fo=13, routed)          0.186     1.801    reg_unit/Out[4]
    SLICE_X60Y77         LUT5 (Prop_lut5_I3_O)        0.045     1.846 r  reg_unit/Data_Out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.846    reg_unit/Data_Out[5]_i_1_n_0
    SLICE_X60Y77         FDRE                                         r  reg_unit/Data_Out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.849     1.962    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  reg_unit/Data_Out_reg[5]/C
                         clock pessimism             -0.512     1.450    
    SLICE_X60Y77         FDRE (Hold_fdre_C_D)         0.121     1.571    reg_unit/Data_Out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y73   HexA/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y75   HexA/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y75   HexA/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y76   HexA/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y76   HexA/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y76   HexA/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y76   HexA/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y77   HexA/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y73   HexA/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   HexA/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   HexA/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y75   HexA/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y75   HexA/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y75   HexA/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y75   HexA/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   HexA/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   HexA/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   HexA/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   HexA/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   HexA/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   HexA/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y75   HexA/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y75   HexA/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y75   HexA/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y75   HexA/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   HexA/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   HexA/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   HexA/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   HexA/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset_Clear
                            (input port)
  Destination:            hex_gridB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.960ns  (logic 5.096ns (42.606%)  route 6.864ns (57.394%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Reset_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Clear
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  Reset_Clear_IBUF_inst/O
                         net (fo=55, routed)          4.258     5.720    HexA/Reset_Clear_IBUF
    SLICE_X64Y82         LUT3 (Prop_lut3_I2_O)        0.124     5.844 r  HexA/hex_gridA_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.606     8.450    hex_gridB_OBUF[2]
    F5                   OBUF (Prop_obuf_I_O)         3.510    11.960 r  hex_gridB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.960    hex_gridB[2]
    F5                                                                r  hex_gridB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Clear
                            (input port)
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.495ns  (logic 5.325ns (46.326%)  route 6.170ns (53.674%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Reset_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Clear
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  Reset_Clear_IBUF_inst/O
                         net (fo=55, routed)          4.258     5.720    HexA/Reset_Clear_IBUF
    SLICE_X64Y82         LUT4 (Prop_lut4_I0_O)        0.150     5.870 r  HexA/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.912     7.782    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.714    11.495 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.495    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Clear
                            (input port)
  Destination:            hex_gridA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.345ns  (logic 5.331ns (46.986%)  route 6.015ns (53.014%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Reset_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Clear
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  Reset_Clear_IBUF_inst/O
                         net (fo=55, routed)          3.003     4.464    HexA/Reset_Clear_IBUF
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.150     4.614 r  HexA/hex_gridA_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           3.012     7.626    hex_gridB_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.719    11.345 r  hex_gridA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.345    hex_gridA[0]
    G6                                                                r  hex_gridA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Clear
                            (input port)
  Destination:            hex_gridA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.189ns  (logic 5.107ns (45.641%)  route 6.082ns (54.359%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Reset_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Clear
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  Reset_Clear_IBUF_inst/O
                         net (fo=55, routed)          4.258     5.720    HexA/Reset_Clear_IBUF
    SLICE_X64Y82         LUT3 (Prop_lut3_I2_O)        0.124     5.844 r  HexA/hex_gridA_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.824     7.668    hex_gridB_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         3.521    11.189 r  hex_gridA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.189    hex_gridA[2]
    C3                                                                r  hex_gridA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Clear
                            (input port)
  Destination:            hex_gridB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.092ns  (logic 5.095ns (45.934%)  route 5.997ns (54.066%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Reset_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Clear
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  Reset_Clear_IBUF_inst/O
                         net (fo=55, routed)          3.322     4.783    HexA/Reset_Clear_IBUF
    SLICE_X62Y81         LUT3 (Prop_lut3_I0_O)        0.124     4.907 r  HexA/hex_gridA_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.675     7.582    hex_gridB_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         3.509    11.092 r  hex_gridB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.092    hex_gridB[3]
    H5                                                                r  hex_gridB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.020ns  (logic 5.369ns (48.725%)  route 5.650ns (51.275%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    A8                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[15]_inst/O
                         net (fo=9, routed)           1.846     3.326    SW_IBUF[15]
    SLICE_X65Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.450 f  hex_segA_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.933     4.383    HexA/hex_segA_OBUF[3]_inst_i_1_1
    SLICE_X64Y81         LUT6 (Prop_lut6_I5_O)        0.124     4.507 r  HexA/hex_segA_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.811     5.318    HexA/hex_segA_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y82         LUT4 (Prop_lut4_I1_O)        0.124     5.442 r  HexA/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.060     7.502    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         3.518    11.020 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.020    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.952ns  (logic 5.830ns (53.233%)  route 5.122ns (46.767%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    B2                   IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[8]_inst/O
                         net (fo=13, routed)          1.564     3.042    SW_IBUF[8]
    SLICE_X64Y80         LUT4 (Prop_lut4_I3_O)        0.146     3.188 f  hex_segA_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.811     3.999    HexA/hex_segA_OBUF[4]_inst_i_1_1
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.328     4.327 r  HexA/hex_segA_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.647     4.974    HexA/hex_segA_OBUF[4]_inst_i_3_n_0
    SLICE_X62Y81         LUT4 (Prop_lut4_I3_O)        0.150     5.124 r  HexA/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.100     7.224    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         3.728    10.952 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.952    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Clear
                            (input port)
  Destination:            hex_gridA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.905ns  (logic 5.096ns (46.730%)  route 5.809ns (53.270%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Reset_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Clear
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  Reset_Clear_IBUF_inst/O
                         net (fo=55, routed)          3.093     4.554    HexA/Reset_Clear_IBUF
    SLICE_X64Y81         LUT3 (Prop_lut3_I1_O)        0.124     4.678 r  HexA/hex_gridA_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.716     7.395    hex_gridB_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         3.510    10.905 r  hex_gridA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.905    hex_gridA[1]
    H6                                                                r  hex_gridA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Clear
                            (input port)
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.595ns  (logic 5.097ns (48.106%)  route 5.498ns (51.894%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Reset_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Clear
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  Reset_Clear_IBUF_inst/O
                         net (fo=55, routed)          3.048     4.509    reg_unit/Reset_Clear_IBUF
    SLICE_X63Y79         LUT4 (Prop_lut4_I0_O)        0.124     4.633 r  reg_unit/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.450     7.084    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         3.511    10.595 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.595    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.480ns  (logic 5.602ns (53.454%)  route 4.878ns (46.546%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    A8                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[15]_inst/O
                         net (fo=9, routed)           1.846     3.326    SW_IBUF[15]
    SLICE_X65Y81         LUT4 (Prop_lut4_I0_O)        0.152     3.478 f  hex_segA_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.812     4.290    HexA/hex_segA_OBUF[5]_inst_i_1_1
    SLICE_X65Y80         LUT6 (Prop_lut6_I5_O)        0.332     4.622 r  HexA/hex_segA_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.154     4.776    HexA/hex_segA_OBUF[5]_inst_i_2_n_0
    SLICE_X65Y80         LUT4 (Prop_lut4_I1_O)        0.124     4.900 r  HexA/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.066     6.966    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.515    10.480 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.480    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.550ns (61.770%)  route 0.959ns (38.230%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  SW_IBUF[7]_inst/O
                         net (fo=11, routed)          0.405     0.649    HexA/SW_IBUF[7]
    SLICE_X65Y80         LUT6 (Prop_lut6_I3_O)        0.045     0.694 r  HexA/hex_segA_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.052     0.746    HexA/hex_segA_OBUF[5]_inst_i_2_n_0
    SLICE_X65Y80         LUT4 (Prop_lut4_I1_O)        0.045     0.791 r  HexA/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.502     1.293    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         1.216     2.509 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.509    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.605ns  (logic 1.554ns (59.656%)  route 1.051ns (40.344%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  SW_IBUF[7]_inst/O
                         net (fo=11, routed)          0.442     0.686    HexA/SW_IBUF[7]
    SLICE_X65Y79         LUT6 (Prop_lut6_I3_O)        0.045     0.731 r  HexA/hex_segA_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.135     0.866    HexA/hex_segA_OBUF[2]_inst_i_2_n_0
    SLICE_X65Y79         LUT4 (Prop_lut4_I1_O)        0.045     0.911 r  HexA/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.474     1.385    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         1.220     2.605 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.605    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.718ns  (logic 1.551ns (57.054%)  route 1.167ns (42.946%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    F1                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  SW_IBUF[2]_inst/O
                         net (fo=9, routed)           0.705     0.941    HexA/SW_IBUF[2]
    SLICE_X64Y79         LUT6 (Prop_lut6_I1_O)        0.045     0.986 r  HexA/hex_segA_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.054     1.040    HexA/hex_segA_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I3_O)        0.045     1.085 r  HexA/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.409     1.493    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         1.225     2.718 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.718    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.739ns  (logic 1.612ns (58.851%)  route 1.127ns (41.149%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  SW_IBUF[7]_inst/O
                         net (fo=11, routed)          0.490     0.734    HexA/SW_IBUF[7]
    SLICE_X64Y81         LUT6 (Prop_lut6_I3_O)        0.045     0.779 r  HexA/hex_segA_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.196     0.975    HexA/hex_segA_OBUF[0]_inst_i_2_n_0
    SLICE_X64Y82         LUT4 (Prop_lut4_I1_O)        0.046     1.021 r  HexA/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.441     1.462    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         1.277     2.739 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.739    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.806ns  (logic 1.610ns (57.376%)  route 1.196ns (42.624%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    A5                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  SW_IBUF[10]_inst/O
                         net (fo=10, routed)          0.461     0.717    SW_IBUF[10]
    SLICE_X65Y80         LUT4 (Prop_lut4_I1_O)        0.045     0.762 f  hex_segA_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.114     0.876    HexA/hex_segA_OBUF[3]_inst_i_1_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I5_O)        0.045     0.921 r  HexA/hex_segA_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.114     1.035    HexA/hex_segA_OBUF[3]_inst_i_3_n_0
    SLICE_X64Y82         LUT4 (Prop_lut4_I3_O)        0.045     1.080 r  HexA/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.507     1.587    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         1.219     2.806 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.806    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.843ns  (logic 1.627ns (57.238%)  route 1.216ns (42.762%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  SW_IBUF[7]_inst/O
                         net (fo=11, routed)          0.574     0.818    HexA/SW_IBUF[7]
    SLICE_X64Y81         LUT6 (Prop_lut6_I3_O)        0.045     0.863 r  HexA/hex_segA_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.283     1.146    HexA/hex_segA_OBUF[1]_inst_i_2_n_0
    SLICE_X64Y81         LUT4 (Prop_lut4_I1_O)        0.044     1.190 r  HexA/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.358     1.549    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.294     2.843 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.843    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.886ns  (logic 1.612ns (55.856%)  route 1.274ns (44.144%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  SW_IBUF[4]_inst/O
                         net (fo=13, routed)          0.610     0.843    HexA/SW_IBUF[4]
    SLICE_X62Y81         LUT6 (Prop_lut6_I0_O)        0.045     0.888 r  HexA/hex_segA_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.146     1.034    HexA/hex_segA_OBUF[4]_inst_i_2_n_0
    SLICE_X62Y81         LUT4 (Prop_lut4_I1_O)        0.046     1.080 r  HexA/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.518     1.598    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         1.289     2.886 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.886    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Clear
                            (input port)
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.192ns  (logic 1.500ns (46.994%)  route 1.692ns (53.006%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Reset_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Clear
    J1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  Reset_Clear_IBUF_inst/O
                         net (fo=55, routed)          1.194     1.424    reg_unit/Reset_Clear_IBUF
    SLICE_X61Y79         LUT4 (Prop_lut4_I0_O)        0.045     1.469 r  reg_unit/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.498     1.967    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         1.226     3.192 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.192    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Clear
                            (input port)
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.254ns  (logic 1.483ns (45.584%)  route 1.771ns (54.416%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Reset_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Clear
    J1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  Reset_Clear_IBUF_inst/O
                         net (fo=55, routed)          1.020     1.250    reg_unit/Reset_Clear_IBUF
    SLICE_X61Y79         LUT4 (Prop_lut4_I0_O)        0.045     1.295 r  reg_unit/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.750     2.045    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         1.209     3.254 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.254    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Clear
                            (input port)
  Destination:            hex_gridB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.303ns  (logic 1.557ns (47.141%)  route 1.746ns (52.859%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Reset_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Clear
    J1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  Reset_Clear_IBUF_inst/O
                         net (fo=55, routed)          1.279     1.508    HexA/Reset_Clear_IBUF
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.042     1.550 r  HexA/hex_gridA_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.467     2.018    hex_gridB_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         1.286     3.303 r  hex_gridB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.303    hex_gridB[0]
    E4                                                                r  hex_gridB[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_unit/Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.355ns  (logic 4.636ns (49.551%)  route 4.720ns (50.449%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.616     5.124    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y82         FDRE                                         r  reg_unit/Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.518     5.642 r  reg_unit/Data_Out_reg[14]/Q
                         net (fo=10, routed)          0.934     6.576    reg_unit/Out[14]
    SLICE_X60Y82         LUT4 (Prop_lut4_I3_O)        0.153     6.729 f  reg_unit/hex_segB_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.848     7.577    reg_unit/hex_segB_OBUF[1]_inst_i_4_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I5_O)        0.331     7.908 r  reg_unit/hex_segB_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.783     8.692    reg_unit/hex_segB_OBUF[1]_inst_i_2_n_0
    SLICE_X63Y80         LUT4 (Prop_lut4_I1_O)        0.124     8.816 r  reg_unit/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.154    10.969    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         3.510    14.479 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.479    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.328ns  (logic 4.759ns (51.013%)  route 4.570ns (48.987%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.616     5.124    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y82         FDRE                                         r  reg_unit/Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.478     5.602 r  reg_unit/Data_Out_reg[13]/Q
                         net (fo=12, routed)          0.933     6.535    reg_unit/Out[13]
    SLICE_X61Y82         LUT4 (Prop_lut4_I2_O)        0.323     6.858 f  reg_unit/hex_segB_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.436     7.294    reg_unit/hex_segB_OBUF[3]_inst_i_4_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I5_O)        0.326     7.620 r  reg_unit/hex_segB_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.545     8.165    reg_unit/hex_segB_OBUF[3]_inst_i_2_n_0
    SLICE_X61Y79         LUT4 (Prop_lut4_I1_O)        0.124     8.289 r  reg_unit/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.655    10.944    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         3.508    14.452 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.452    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.228ns  (logic 4.509ns (48.865%)  route 4.719ns (51.135%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.616     5.124    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y82         FDRE                                         r  reg_unit/Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.478     5.602 r  reg_unit/Data_Out_reg[13]/Q
                         net (fo=12, routed)          0.933     6.535    reg_unit/Out[13]
    SLICE_X61Y82         LUT4 (Prop_lut4_I2_O)        0.295     6.830 f  reg_unit/hex_segB_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.592     7.422    reg_unit/hex_segB_OBUF[2]_inst_i_4_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I5_O)        0.124     7.546 r  reg_unit/hex_segB_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.715     8.261    reg_unit/hex_segB_OBUF[2]_inst_i_2_n_0
    SLICE_X62Y80         LUT4 (Prop_lut4_I1_O)        0.124     8.385 r  reg_unit/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.478    10.864    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.488    14.352 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.352    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.015ns  (logic 4.215ns (46.756%)  route 4.800ns (53.244%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.609     5.117    HexA/Clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  HexA/counter_reg[16]/Q
                         net (fo=33, routed)          1.868     7.441    reg_unit/p_0_in[1]
    SLICE_X61Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.565 r  reg_unit/hex_segB_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.482     8.047    reg_unit/hex_segB_OBUF[5]_inst_i_2_n_0
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     8.171 r  reg_unit/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.450    10.621    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         3.511    14.132 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.132    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.777ns  (logic 4.327ns (49.300%)  route 4.450ns (50.700%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.609     5.117    HexA/Clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  HexA/counter_reg[16]/Q
                         net (fo=33, routed)          1.438     7.011    HexA/p_0_in[1]
    SLICE_X65Y79         LUT3 (Prop_lut3_I0_O)        0.152     7.163 r  HexA/hex_gridA_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           3.012    10.175    hex_gridB_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.719    13.894 r  hex_gridA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.894    hex_gridA[0]
    G6                                                                r  hex_gridA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.668ns  (logic 4.418ns (50.973%)  route 4.250ns (49.027%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.616     5.124    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y82         FDRE                                         r  reg_unit/Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.518     5.642 r  reg_unit/Data_Out_reg[14]/Q
                         net (fo=10, routed)          0.934     6.576    reg_unit/Out[14]
    SLICE_X60Y82         LUT4 (Prop_lut4_I1_O)        0.124     6.700 f  reg_unit/hex_segB_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.648     7.348    reg_unit/hex_segB_OBUF[0]_inst_i_4_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I5_O)        0.124     7.472 r  reg_unit/hex_segB_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.725     8.197    reg_unit/hex_segB_OBUF[0]_inst_i_2_n_0
    SLICE_X62Y80         LUT4 (Prop_lut4_I1_O)        0.124     8.321 r  reg_unit/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.943    10.264    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         3.528    13.792 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.792    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.663ns  (logic 4.440ns (51.251%)  route 4.223ns (48.749%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.609     5.117    HexA/Clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  HexA/counter_reg[16]/Q
                         net (fo=33, routed)          1.508     7.081    HexA/p_0_in[1]
    SLICE_X64Y80         LUT6 (Prop_lut6_I4_O)        0.124     7.205 r  HexA/hex_segA_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.803     8.008    HexA/hex_segA_OBUF[0]_inst_i_3_n_0
    SLICE_X64Y82         LUT4 (Prop_lut4_I3_O)        0.146     8.154 r  HexA/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.912    10.066    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.714    13.780 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.780    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.636ns  (logic 4.459ns (51.635%)  route 4.177ns (48.365%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.609     5.117    HexA/Clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  HexA/counter_reg[16]/Q
                         net (fo=33, routed)          1.658     7.230    HexA/p_0_in[1]
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.354 r  HexA/hex_segA_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.803     8.157    HexA/hex_segA_OBUF[1]_inst_i_3_n_0
    SLICE_X64Y81         LUT4 (Prop_lut4_I3_O)        0.148     8.305 r  HexA/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.716    10.022    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.731    13.753 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.753    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.607ns  (logic 4.291ns (49.848%)  route 4.317ns (50.152%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.608     5.116    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  reg_unit/Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.518     5.634 r  reg_unit/Data_Out_reg[6]/Q
                         net (fo=10, routed)          1.594     7.228    reg_unit/Out[6]
    SLICE_X61Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.352 r  reg_unit/hex_segB_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.697     8.049    reg_unit/hex_segB_OBUF[4]_inst_i_2_n_0
    SLICE_X61Y79         LUT4 (Prop_lut4_I1_O)        0.124     8.173 r  reg_unit/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.026    10.199    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         3.525    13.723 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.723    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.590ns  (logic 4.228ns (49.227%)  route 4.361ns (50.773%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.609     5.117    HexA/Clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  HexA/counter_reg[16]/Q
                         net (fo=33, routed)          1.820     7.393    HexA/p_0_in[1]
    SLICE_X64Y79         LUT6 (Prop_lut6_I4_O)        0.124     7.517 r  HexA/hex_segA_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.670     8.187    HexA/hex_segA_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I1_O)        0.124     8.311 r  HexA/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.871    10.182    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         3.524    13.706 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.706    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.411ns (64.249%)  route 0.785ns (35.751%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.581     1.449    HexA/Clk_IBUF_BUFG
    SLICE_X62Y76         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  HexA/counter_reg[15]/Q
                         net (fo=19, routed)          0.377     1.967    HexA/p_0_in[0]
    SLICE_X64Y79         LUT4 (Prop_lut4_I2_O)        0.045     2.012 r  HexA/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.409     2.421    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         1.225     3.646 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.646    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.194ns  (logic 1.457ns (66.388%)  route 0.737ns (33.612%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.452    reg_unit/Clk_IBUF_BUFG
    SLICE_X63Y79         FDRE                                         r  reg_unit/Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  reg_unit/Data_Out_reg[2]/Q
                         net (fo=9, routed)           0.188     1.781    reg_unit/Out[2]
    SLICE_X61Y79         LUT6 (Prop_lut6_I1_O)        0.045     1.826 r  reg_unit/hex_segB_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.878    reg_unit/hex_segB_OBUF[4]_inst_i_3_n_0
    SLICE_X61Y79         LUT4 (Prop_lut4_I3_O)        0.045     1.923 r  reg_unit/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.498     2.421    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         1.226     3.646 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.646    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.413ns (63.587%)  route 0.809ns (36.413%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.581     1.449    HexA/Clk_IBUF_BUFG
    SLICE_X62Y76         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.141     1.590 f  HexA/counter_reg[15]/Q
                         net (fo=19, routed)          0.387     1.977    HexA/p_0_in[0]
    SLICE_X62Y81         LUT3 (Prop_lut3_I1_O)        0.045     2.022 r  HexA/hex_gridA_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.422     2.445    hex_gridB_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         1.227     3.672 r  hex_gridA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.672    hex_gridA[3]
    B3                                                                r  hex_gridA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.227ns  (logic 1.460ns (65.564%)  route 0.767ns (34.436%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.452    reg_unit/Clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  reg_unit/Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  reg_unit/Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.244     1.838    reg_unit/Out[0]
    SLICE_X62Y80         LUT6 (Prop_lut6_I0_O)        0.045     1.883 r  reg_unit/hex_segB_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.058     1.941    reg_unit/hex_segB_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y80         LUT4 (Prop_lut4_I3_O)        0.045     1.986 r  reg_unit/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.465     2.450    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.229     3.680 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.680    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.408ns (62.190%)  route 0.856ns (37.810%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.581     1.449    HexA/Clk_IBUF_BUFG
    SLICE_X62Y76         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  HexA/counter_reg[15]/Q
                         net (fo=19, routed)          0.447     2.038    HexA/p_0_in[0]
    SLICE_X64Y82         LUT3 (Prop_lut3_I1_O)        0.045     2.083 r  HexA/hex_gridA_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.409     2.492    hex_gridB_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         1.222     3.714 r  hex_gridA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.714    hex_gridA[2]
    C3                                                                r  hex_gridA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.403ns (61.204%)  route 0.889ns (38.796%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.581     1.449    HexA/Clk_IBUF_BUFG
    SLICE_X62Y76         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  HexA/counter_reg[15]/Q
                         net (fo=19, routed)          0.479     2.069    reg_unit/p_0_in[0]
    SLICE_X62Y82         LUT4 (Prop_lut4_I2_O)        0.045     2.114 r  reg_unit/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.524    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         1.217     3.741 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.741    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.406ns (60.477%)  route 0.919ns (39.523%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.581     1.449    HexA/Clk_IBUF_BUFG
    SLICE_X62Y76         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  HexA/counter_reg[15]/Q
                         net (fo=19, routed)          0.445     2.035    HexA/p_0_in[0]
    SLICE_X65Y79         LUT4 (Prop_lut4_I2_O)        0.045     2.080 r  HexA/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.474     2.554    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         1.220     3.774 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.774    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.466ns (62.277%)  route 0.888ns (37.723%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.581     1.449    HexA/Clk_IBUF_BUFG
    SLICE_X62Y76         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  HexA/counter_reg[15]/Q
                         net (fo=19, routed)          0.447     2.038    HexA/p_0_in[0]
    SLICE_X64Y82         LUT4 (Prop_lut4_I2_O)        0.048     2.086 r  HexA/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.441     2.526    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         1.277     3.803 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.803    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.359ns  (logic 1.402ns (59.424%)  route 0.957ns (40.576%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.581     1.449    HexA/Clk_IBUF_BUFG
    SLICE_X62Y76         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  HexA/counter_reg[15]/Q
                         net (fo=19, routed)          0.455     2.046    HexA/p_0_in[0]
    SLICE_X65Y80         LUT4 (Prop_lut4_I2_O)        0.045     2.091 r  HexA/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.502     2.592    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         1.216     3.808 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.808    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.405ns (59.455%)  route 0.958ns (40.545%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.581     1.449    HexA/Clk_IBUF_BUFG
    SLICE_X62Y76         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  HexA/counter_reg[15]/Q
                         net (fo=19, routed)          0.451     2.042    HexA/p_0_in[0]
    SLICE_X64Y82         LUT4 (Prop_lut4_I2_O)        0.045     2.087 r  HexA/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.507     2.593    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         1.219     3.812 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.812    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.999ns  (logic 2.157ns (30.823%)  route 4.842ns (69.177%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  SW_IBUF[0]_inst/O
                         net (fo=11, routed)          2.727     4.192    reg_unit/SW_IBUF[0]
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124     4.316 r  reg_unit/Data_Out[3]_i_2/O
                         net (fo=3, routed)           0.821     5.137    reg_unit/adders/F4A/c3
    SLICE_X60Y79         LUT3 (Prop_lut3_I1_O)        0.124     5.261 r  reg_unit/Data_Out[7]_i_3/O
                         net (fo=5, routed)           0.430     5.691    reg_unit/adders/ca
    SLICE_X60Y80         LUT5 (Prop_lut5_I1_O)        0.116     5.807 r  reg_unit/Data_Out[11]_i_3/O
                         net (fo=4, routed)           0.864     6.671    reg_unit/adders/c2
    SLICE_X60Y79         LUT3 (Prop_lut3_I0_O)        0.328     6.999 r  reg_unit/Data_Out[8]_i_1/O
                         net (fo=1, routed)           0.000     6.999    reg_unit/Data_Out[8]_i_1_n_0
    SLICE_X60Y79         FDRE                                         r  reg_unit/Data_Out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.497     4.826    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  reg_unit/Data_Out_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.933ns  (logic 1.987ns (28.666%)  route 4.946ns (71.334%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  SW_IBUF[0]_inst/O
                         net (fo=11, routed)          2.727     4.192    reg_unit/SW_IBUF[0]
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124     4.316 r  reg_unit/Data_Out[3]_i_2/O
                         net (fo=3, routed)           0.694     5.010    reg_unit/adders/F4A/c3
    SLICE_X60Y80         LUT6 (Prop_lut6_I1_O)        0.124     5.134 r  reg_unit/Data_Out[16]_i_5/O
                         net (fo=1, routed)           0.568     5.702    reg_unit/S4
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     5.826 r  reg_unit/Data_Out[16]_i_3/O
                         net (fo=5, routed)           0.621     6.447    reg_unit/adders/c3
    SLICE_X60Y82         LUT5 (Prop_lut5_I0_O)        0.150     6.597 r  reg_unit/Data_Out[13]_i_1/O
                         net (fo=1, routed)           0.336     6.933    reg_unit/Data_Out[13]_i_1_n_0
    SLICE_X60Y82         FDRE                                         r  reg_unit/Data_Out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.500     4.829    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y82         FDRE                                         r  reg_unit/Data_Out_reg[13]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.807ns  (logic 2.157ns (31.693%)  route 4.650ns (68.307%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  SW_IBUF[0]_inst/O
                         net (fo=11, routed)          2.727     4.192    reg_unit/SW_IBUF[0]
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124     4.316 r  reg_unit/Data_Out[3]_i_2/O
                         net (fo=3, routed)           0.821     5.137    reg_unit/adders/F4A/c3
    SLICE_X60Y79         LUT3 (Prop_lut3_I1_O)        0.124     5.261 r  reg_unit/Data_Out[7]_i_3/O
                         net (fo=5, routed)           0.430     5.691    reg_unit/adders/ca
    SLICE_X60Y80         LUT5 (Prop_lut5_I1_O)        0.116     5.807 r  reg_unit/Data_Out[11]_i_3/O
                         net (fo=4, routed)           0.672     6.479    reg_unit/adders/c2
    SLICE_X60Y79         LUT5 (Prop_lut5_I1_O)        0.328     6.807 r  reg_unit/Data_Out[10]_i_1/O
                         net (fo=1, routed)           0.000     6.807    reg_unit/Data_Out[10]_i_1_n_0
    SLICE_X60Y79         FDRE                                         r  reg_unit/Data_Out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.497     4.826    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  reg_unit/Data_Out_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.806ns  (logic 1.987ns (29.201%)  route 4.819ns (70.799%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  SW_IBUF[0]_inst/O
                         net (fo=11, routed)          2.727     4.192    reg_unit/SW_IBUF[0]
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124     4.316 r  reg_unit/Data_Out[3]_i_2/O
                         net (fo=3, routed)           0.694     5.010    reg_unit/adders/F4A/c3
    SLICE_X60Y80         LUT6 (Prop_lut6_I1_O)        0.124     5.134 r  reg_unit/Data_Out[16]_i_5/O
                         net (fo=1, routed)           0.568     5.702    reg_unit/S4
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     5.826 r  reg_unit/Data_Out[16]_i_3/O
                         net (fo=5, routed)           0.830     6.656    reg_unit/adders/c3
    SLICE_X60Y83         LUT5 (Prop_lut5_I3_O)        0.150     6.806 r  reg_unit/Data_Out[16]_i_1/O
                         net (fo=1, routed)           0.000     6.806    reg_unit/Data_Out[16]_i_1_n_0
    SLICE_X60Y83         FDRE                                         r  reg_unit/Data_Out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.501     4.830    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  reg_unit/Data_Out_reg[16]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.785ns  (logic 1.961ns (28.907%)  route 4.824ns (71.093%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  SW_IBUF[0]_inst/O
                         net (fo=11, routed)          2.727     4.192    reg_unit/SW_IBUF[0]
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124     4.316 r  reg_unit/Data_Out[3]_i_2/O
                         net (fo=3, routed)           0.694     5.010    reg_unit/adders/F4A/c3
    SLICE_X60Y80         LUT6 (Prop_lut6_I1_O)        0.124     5.134 r  reg_unit/Data_Out[16]_i_5/O
                         net (fo=1, routed)           0.568     5.702    reg_unit/S4
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     5.826 r  reg_unit/Data_Out[16]_i_3/O
                         net (fo=5, routed)           0.835     6.661    reg_unit/adders/c3
    SLICE_X60Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.785 r  reg_unit/Data_Out[12]_i_1/O
                         net (fo=1, routed)           0.000     6.785    reg_unit/Data_Out[12]_i_1_n_0
    SLICE_X60Y83         FDRE                                         r  reg_unit/Data_Out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.501     4.830    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  reg_unit/Data_Out_reg[12]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.780ns  (logic 1.961ns (28.929%)  route 4.819ns (71.071%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  SW_IBUF[0]_inst/O
                         net (fo=11, routed)          2.727     4.192    reg_unit/SW_IBUF[0]
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124     4.316 r  reg_unit/Data_Out[3]_i_2/O
                         net (fo=3, routed)           0.694     5.010    reg_unit/adders/F4A/c3
    SLICE_X60Y80         LUT6 (Prop_lut6_I1_O)        0.124     5.134 r  reg_unit/Data_Out[16]_i_5/O
                         net (fo=1, routed)           0.568     5.702    reg_unit/S4
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     5.826 r  reg_unit/Data_Out[16]_i_3/O
                         net (fo=5, routed)           0.830     6.656    reg_unit/adders/c3
    SLICE_X60Y83         LUT5 (Prop_lut5_I1_O)        0.124     6.780 r  reg_unit/Data_Out[15]_i_1/O
                         net (fo=1, routed)           0.000     6.780    reg_unit/Data_Out[15]_i_1_n_0
    SLICE_X60Y83         FDRE                                         r  reg_unit/Data_Out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.501     4.830    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  reg_unit/Data_Out_reg[15]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.611ns  (logic 2.157ns (32.632%)  route 4.454ns (67.368%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  SW_IBUF[0]_inst/O
                         net (fo=11, routed)          2.727     4.192    reg_unit/SW_IBUF[0]
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124     4.316 r  reg_unit/Data_Out[3]_i_2/O
                         net (fo=3, routed)           0.821     5.137    reg_unit/adders/F4A/c3
    SLICE_X60Y79         LUT3 (Prop_lut3_I1_O)        0.124     5.261 r  reg_unit/Data_Out[7]_i_3/O
                         net (fo=5, routed)           0.430     5.691    reg_unit/adders/ca
    SLICE_X60Y80         LUT5 (Prop_lut5_I1_O)        0.116     5.807 r  reg_unit/Data_Out[11]_i_3/O
                         net (fo=4, routed)           0.476     6.283    reg_unit/adders/c2
    SLICE_X60Y79         LUT5 (Prop_lut5_I0_O)        0.328     6.611 r  reg_unit/Data_Out[9]_i_1/O
                         net (fo=1, routed)           0.000     6.611    reg_unit/Data_Out[9]_i_1_n_0
    SLICE_X60Y79         FDRE                                         r  reg_unit/Data_Out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.497     4.826    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  reg_unit/Data_Out_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.476ns  (logic 2.157ns (33.312%)  route 4.319ns (66.688%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  SW_IBUF[0]_inst/O
                         net (fo=11, routed)          2.727     4.192    reg_unit/SW_IBUF[0]
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124     4.316 r  reg_unit/Data_Out[3]_i_2/O
                         net (fo=3, routed)           0.821     5.137    reg_unit/adders/F4A/c3
    SLICE_X60Y79         LUT3 (Prop_lut3_I1_O)        0.124     5.261 r  reg_unit/Data_Out[7]_i_3/O
                         net (fo=5, routed)           0.430     5.691    reg_unit/adders/ca
    SLICE_X60Y80         LUT5 (Prop_lut5_I1_O)        0.116     5.807 r  reg_unit/Data_Out[11]_i_3/O
                         net (fo=4, routed)           0.341     6.148    reg_unit/adders/c2
    SLICE_X60Y81         LUT5 (Prop_lut5_I1_O)        0.328     6.476 r  reg_unit/Data_Out[11]_i_1/O
                         net (fo=1, routed)           0.000     6.476    reg_unit/Data_Out[11]_i_1_n_0
    SLICE_X60Y81         FDRE                                         r  reg_unit/Data_Out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.498     4.827    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y81         FDRE                                         r  reg_unit/Data_Out_reg[11]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.287ns  (logic 1.961ns (31.198%)  route 4.326ns (68.802%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  SW_IBUF[0]_inst/O
                         net (fo=11, routed)          2.727     4.192    reg_unit/SW_IBUF[0]
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124     4.316 r  reg_unit/Data_Out[3]_i_2/O
                         net (fo=3, routed)           0.694     5.010    reg_unit/adders/F4A/c3
    SLICE_X60Y80         LUT6 (Prop_lut6_I1_O)        0.124     5.134 r  reg_unit/Data_Out[16]_i_5/O
                         net (fo=1, routed)           0.568     5.702    reg_unit/S4
    SLICE_X60Y81         LUT6 (Prop_lut6_I1_O)        0.124     5.826 r  reg_unit/Data_Out[16]_i_3/O
                         net (fo=5, routed)           0.337     6.163    reg_unit/adders/c3
    SLICE_X60Y82         LUT5 (Prop_lut5_I1_O)        0.124     6.287 r  reg_unit/Data_Out[14]_i_1/O
                         net (fo=1, routed)           0.000     6.287    reg_unit/Data_Out[14]_i_1_n_0
    SLICE_X60Y82         FDRE                                         r  reg_unit/Data_Out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.500     4.829    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y82         FDRE                                         r  reg_unit/Data_Out_reg[14]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.231ns  (logic 1.837ns (29.488%)  route 4.394ns (70.512%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  SW_IBUF[0]_inst/O
                         net (fo=11, routed)          2.727     4.192    reg_unit/SW_IBUF[0]
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124     4.316 r  reg_unit/Data_Out[3]_i_2/O
                         net (fo=3, routed)           0.821     5.137    reg_unit/adders/F4A/c3
    SLICE_X60Y79         LUT3 (Prop_lut3_I1_O)        0.124     5.261 r  reg_unit/Data_Out[7]_i_3/O
                         net (fo=5, routed)           0.846     6.107    reg_unit/adders/ca
    SLICE_X60Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.231 r  reg_unit/Data_Out[6]_i_1/O
                         net (fo=1, routed)           0.000     6.231    reg_unit/Data_Out[6]_i_1_n_0
    SLICE_X60Y77         FDRE                                         r  reg_unit/Data_Out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.494     4.823    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  reg_unit/Data_Out_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.279ns (34.023%)  route 0.540ns (65.977%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    D1                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  SW_IBUF[6]_inst/O
                         net (fo=10, routed)          0.540     0.774    reg_unit/SW_IBUF[6]
    SLICE_X60Y77         LUT5 (Prop_lut5_I4_O)        0.045     0.819 r  reg_unit/Data_Out[6]_i_1/O
                         net (fo=1, routed)           0.000     0.819    reg_unit/Data_Out[6]_i_1_n_0
    SLICE_X60Y77         FDRE                                         r  reg_unit/Data_Out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.849     1.962    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  reg_unit/Data_Out_reg[6]/C

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.291ns (34.718%)  route 0.548ns (65.282%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    B2                   IBUF (Prop_ibuf_I_O)         0.246     0.246 r  SW_IBUF[8]_inst/O
                         net (fo=13, routed)          0.548     0.794    reg_unit/SW_IBUF[8]
    SLICE_X60Y79         LUT3 (Prop_lut3_I2_O)        0.045     0.839 r  reg_unit/Data_Out[8]_i_1/O
                         net (fo=1, routed)           0.000     0.839    reg_unit/Data_Out[8]_i_1_n_0
    SLICE_X60Y79         FDRE                                         r  reg_unit/Data_Out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.850     1.964    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  reg_unit/Data_Out_reg[8]/C

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.301ns (35.147%)  route 0.555ns (64.853%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    A5                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  SW_IBUF[10]_inst/O
                         net (fo=10, routed)          0.555     0.811    reg_unit/SW_IBUF[10]
    SLICE_X60Y79         LUT5 (Prop_lut5_I4_O)        0.045     0.856 r  reg_unit/Data_Out[10]_i_1/O
                         net (fo=1, routed)           0.000     0.856    reg_unit/Data_Out[10]_i_1_n_0
    SLICE_X60Y79         FDRE                                         r  reg_unit/Data_Out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.850     1.964    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  reg_unit/Data_Out_reg[10]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.955ns  (logic 0.296ns (31.031%)  route 0.658ns (68.969%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    A6                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  SW_IBUF[11]_inst/O
                         net (fo=9, routed)           0.658     0.910    reg_unit/SW_IBUF[11]
    SLICE_X60Y81         LUT5 (Prop_lut5_I4_O)        0.045     0.955 r  reg_unit/Data_Out[11]_i_1/O
                         net (fo=1, routed)           0.000     0.955    reg_unit/Data_Out[11]_i_1_n_0
    SLICE_X60Y81         FDRE                                         r  reg_unit/Data_Out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.853     1.966    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y81         FDRE                                         r  reg_unit/Data_Out_reg[11]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.298ns (30.797%)  route 0.670ns (69.203%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    B7                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[14]_inst/O
                         net (fo=10, routed)          0.670     0.922    reg_unit/SW_IBUF[14]
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.045     0.967 r  reg_unit/Data_Out[14]_i_1/O
                         net (fo=1, routed)           0.000     0.967    reg_unit/Data_Out[14]_i_1_n_0
    SLICE_X60Y82         FDRE                                         r  reg_unit/Data_Out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.854     1.967    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y82         FDRE                                         r  reg_unit/Data_Out_reg[14]/C

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.291ns (29.936%)  route 0.682ns (70.064%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    B2                   IBUF (Prop_ibuf_I_O)         0.246     0.246 r  SW_IBUF[8]_inst/O
                         net (fo=13, routed)          0.682     0.928    reg_unit/SW_IBUF[8]
    SLICE_X60Y79         LUT5 (Prop_lut5_I2_O)        0.045     0.973 r  reg_unit/Data_Out[9]_i_1/O
                         net (fo=1, routed)           0.000     0.973    reg_unit/Data_Out[9]_i_1_n_0
    SLICE_X60Y79         FDRE                                         r  reg_unit/Data_Out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.850     1.964    reg_unit/Clk_IBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  reg_unit/Data_Out_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            reg_unit/Data_Out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.278ns (27.807%)  route 0.723ns (72.193%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  SW_IBUF[0]_inst/O
                         net (fo=11, routed)          0.723     0.956    reg_unit/SW_IBUF[0]
    SLICE_X63Y79         LUT6 (Prop_lut6_I2_O)        0.045     1.001 r  reg_unit/Data_Out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.001    reg_unit/Data_Out[2]_i_1_n_0
    SLICE_X63Y79         FDRE                                         r  reg_unit/Data_Out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.852     1.966    reg_unit/Clk_IBUF_BUFG
    SLICE_X63Y79         FDRE                                         r  reg_unit/Data_Out_reg[2]/C

Slack:                    inf
  Source:                 Reset_Clear
                            (input port)
  Destination:            HexA/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.230ns (22.918%)  route 0.772ns (77.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Reset_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Clear
    J1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  Reset_Clear_IBUF_inst/O
                         net (fo=55, routed)          0.772     1.002    HexA/Reset_Clear_IBUF
    SLICE_X62Y75         FDRE                                         r  HexA/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.847     1.961    HexA/Clk_IBUF_BUFG
    SLICE_X62Y75         FDRE                                         r  HexA/counter_reg[10]/C

Slack:                    inf
  Source:                 Reset_Clear
                            (input port)
  Destination:            HexA/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.230ns (22.918%)  route 0.772ns (77.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Reset_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Clear
    J1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  Reset_Clear_IBUF_inst/O
                         net (fo=55, routed)          0.772     1.002    HexA/Reset_Clear_IBUF
    SLICE_X62Y75         FDRE                                         r  HexA/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.847     1.961    HexA/Clk_IBUF_BUFG
    SLICE_X62Y75         FDRE                                         r  HexA/counter_reg[11]/C

Slack:                    inf
  Source:                 Reset_Clear
                            (input port)
  Destination:            HexA/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.230ns (22.918%)  route 0.772ns (77.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Reset_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Clear
    J1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  Reset_Clear_IBUF_inst/O
                         net (fo=55, routed)          0.772     1.002    HexA/Reset_Clear_IBUF
    SLICE_X62Y75         FDRE                                         r  HexA/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.847     1.961    HexA/Clk_IBUF_BUFG
    SLICE_X62Y75         FDRE                                         r  HexA/counter_reg[8]/C





