###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Nov 25 23:45:16 2022
#  Design:            Integrator
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: MET Setup Check with Pin Delay2_reg_reg[0][21]/CN 
Endpoint:   Delay2_reg_reg[0][21]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.947
- Setup                         0.991
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.956
- Arrival Time                 49.133
= Slack Time                   24.823
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   49.823 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   49.825 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.496 |  25.497 |   50.320 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.501 |   50.324 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.987 |   50.810 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.990 |   50.813 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.471 |  27.461 |   52.284 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.462 |   52.285 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.733 |  28.195 |   53.018 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  28.196 |   53.019 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.558 |  28.753 |   53.576 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.754 |   53.577 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.441 |   54.265 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.442 |   54.265 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.042 |  30.484 |   55.307 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.484 |   55.308 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.886 |  31.370 |   56.194 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.371 |   56.194 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.884 |  32.254 |   57.078 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.255 |   57.078 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.155 |   57.978 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.155 |   57.979 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.035 |   58.858 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.036 |   58.859 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 1.003 |  35.038 |   59.862 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  35.038 |   59.862 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.930 |   60.754 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.931 |   60.754 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.902 |  36.833 |   61.657 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.834 |   61.657 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.957 |  37.791 |   62.614 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.791 |   62.615 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.105 |  38.897 |   63.720 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.899 |   63.722 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.937 |  39.836 |   64.659 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.836 |   64.659 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.896 |  40.732 |   65.555 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.732 |   65.556 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.887 |  41.620 |   66.443 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.620 |   66.443 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.911 |  42.531 |   67.354 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.001 |  42.532 |   67.355 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.883 |  43.415 |   68.238 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  43.416 |   68.239 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.868 |  44.283 |   69.107 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.000 |  44.284 |   69.107 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.837 |  45.121 |   69.944 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  45.122 |   69.945 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.851 |  45.973 |   70.796 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.000 |  45.973 |   70.797 | 
     | add_151_40/g513/CO                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.900 |  46.873 |   71.696 | 
     | add_151_40/g512/CI                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.000 |  46.873 |   71.696 | 
     | add_151_40/g512/CO                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.854 |  47.728 |   72.551 | 
     | add_151_40/g511/CI                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.000 |  47.728 |   72.551 | 
     | add_151_40/g511/CO                 |   v   | add_151_40/n_40                  | FA_5VX1     | 0.798 |  48.526 |   73.349 | 
     | add_151_40/g510/A                  |   v   | add_151_40/n_40                  | EO3_5VX1    | 0.000 |  48.526 |   73.349 | 
     | add_151_40/g510/Q                  |   v   | Out[21]                          | EO3_5VX1    | 0.607 |  49.133 |   73.956 | 
     | Delay2_reg_reg[0][21]/SD           |   v   | Out[21]                          | SDFFRQ_5VX1 | 0.000 |  49.133 |   73.956 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |    0.177 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |    0.177 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |    0.655 | 
     | clk__L2_I0/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |    0.658 | 
     | clk__L2_I0/Q             |   v   | clk__L2_N0 | IN_5VX16    | 0.464 |  25.945 |    1.122 | 
     | Delay2_reg_reg[0][21]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.947 |    1.124 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Delay2_reg_reg[0][20]/CN 
Endpoint:   Delay2_reg_reg[0][20]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.947
- Setup                         0.778
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.169
- Arrival Time                 48.835
= Slack Time                   25.333
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   50.334 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   50.335 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.496 |  25.497 |   50.830 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.501 |   50.834 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.987 |   51.320 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.990 |   51.323 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.471 |  27.461 |   52.794 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.462 |   52.795 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.733 |  28.195 |   53.529 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  28.196 |   53.529 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.558 |  28.753 |   54.087 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.754 |   54.087 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.441 |   54.775 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.442 |   54.775 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.042 |  30.484 |   55.817 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.484 |   55.818 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.886 |  31.370 |   56.704 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.371 |   56.704 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.884 |  32.254 |   57.588 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.255 |   57.588 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.155 |   58.488 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.155 |   58.489 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.035 |   59.369 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.036 |   59.369 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 1.003 |  35.038 |   60.372 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  35.038 |   60.372 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.930 |   61.264 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.931 |   61.264 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.902 |  36.833 |   62.167 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.834 |   62.167 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.957 |  37.791 |   63.124 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.791 |   63.125 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.105 |  38.897 |   64.230 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.899 |   64.232 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.937 |  39.836 |   65.169 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.836 |   65.170 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.896 |  40.732 |   66.065 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.732 |   66.066 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.887 |  41.620 |   66.953 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.620 |   66.954 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.911 |  42.531 |   67.864 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.001 |  42.532 |   67.865 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.883 |  43.415 |   68.748 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  43.416 |   68.749 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.868 |  44.283 |   69.617 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.000 |  44.284 |   69.617 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.837 |  45.121 |   70.454 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  45.121 |   70.455 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.851 |  45.973 |   71.306 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.000 |  45.973 |   71.307 | 
     | add_151_40/g513/CO                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.900 |  46.873 |   72.207 | 
     | add_151_40/g512/CI                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.000 |  46.873 |   72.207 | 
     | add_151_40/g512/CO                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.854 |  47.728 |   73.061 | 
     | add_151_40/g511/CI                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.000 |  47.728 |   73.061 | 
     | add_151_40/g511/S                  |   ^   | Out[20]                          | FA_5VX1     | 1.107 |  48.835 |   74.168 | 
     | Delay2_reg_reg[0][20]/SD           |   ^   | Out[20]                          | SDFFRQ_5VX1 | 0.000 |  48.835 |   74.169 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -0.333 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   -0.333 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |    0.145 | 
     | clk__L2_I0/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |    0.148 | 
     | clk__L2_I0/Q             |   v   | clk__L2_N0 | IN_5VX16    | 0.464 |  25.945 |    0.612 | 
     | Delay2_reg_reg[0][20]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.947 |    0.614 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Delay2_reg_reg[0][19]/CN 
Endpoint:   Delay2_reg_reg[0][19]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.954
- Setup                         0.776
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.178
- Arrival Time                 47.997
= Slack Time                   26.181
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   51.182 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   51.183 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.496 |  25.497 |   51.678 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.501 |   51.682 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.987 |   52.168 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.990 |   52.171 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.471 |  27.461 |   53.642 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.462 |   53.643 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.733 |  28.195 |   54.377 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  28.196 |   54.377 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.558 |  28.753 |   54.935 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.754 |   54.935 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.441 |   55.623 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.442 |   55.623 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.042 |  30.484 |   56.665 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.484 |   56.666 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.886 |  31.370 |   57.552 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.371 |   57.552 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.884 |  32.254 |   58.436 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.255 |   58.436 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.155 |   59.336 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.155 |   59.337 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.035 |   60.217 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.036 |   60.217 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 1.003 |  35.038 |   61.220 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  35.038 |   61.220 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.930 |   62.112 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.931 |   62.112 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.902 |  36.833 |   63.015 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.834 |   63.015 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.957 |  37.791 |   63.972 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.791 |   63.973 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.105 |  38.897 |   65.078 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.899 |   65.080 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.937 |  39.836 |   66.017 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.836 |   66.018 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.896 |  40.732 |   66.913 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.732 |   66.914 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.887 |  41.620 |   67.801 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.620 |   67.801 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.911 |  42.531 |   68.712 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.001 |  42.532 |   68.713 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.883 |  43.415 |   69.596 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  43.416 |   69.597 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.868 |  44.283 |   70.465 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.000 |  44.284 |   70.465 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.837 |  45.121 |   71.302 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  45.121 |   71.303 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.851 |  45.973 |   72.154 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.000 |  45.973 |   72.155 | 
     | add_151_40/g513/CO                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.900 |  46.873 |   73.055 | 
     | add_151_40/g512/CI                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.000 |  46.873 |   73.055 | 
     | add_151_40/g512/S                  |   ^   | Out[19]                          | FA_5VX1     | 1.124 |  47.997 |   74.178 | 
     | Delay2_reg_reg[0][19]/SD           |   ^   | Out[19]                          | SDFFRQ_5VX1 | 0.000 |  47.997 |   74.178 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -1.181 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   -1.181 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |   -0.703 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |   -0.700 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.470 |  25.951 |   -0.231 | 
     | Delay2_reg_reg[0][19]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.003 |  25.954 |   -0.227 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Delay2_reg_reg[0][18]/CN 
Endpoint:   Delay2_reg_reg[0][18]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.954
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.174
- Arrival Time                 47.120
= Slack Time                   27.054
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   52.054 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   52.055 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.496 |  25.497 |   52.551 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.501 |   52.555 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.987 |   53.041 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.990 |   53.043 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.471 |  27.461 |   54.515 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.462 |   54.516 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.733 |  28.195 |   55.249 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  28.196 |   55.250 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.558 |  28.753 |   55.807 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.754 |   55.808 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.441 |   56.495 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.442 |   56.496 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.042 |  30.484 |   57.538 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.484 |   57.538 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.886 |  31.370 |   58.424 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.371 |   58.424 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.884 |  32.254 |   59.308 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.255 |   59.309 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.155 |   60.209 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.155 |   60.209 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.035 |   61.089 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.036 |   61.089 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 1.003 |  35.038 |   62.092 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  35.038 |   62.092 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.930 |   62.984 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.931 |   62.985 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.902 |  36.833 |   63.887 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.834 |   63.888 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.957 |  37.791 |   64.844 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.791 |   64.845 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.105 |  38.897 |   65.951 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.899 |   65.953 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.937 |  39.836 |   66.890 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.836 |   66.890 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.896 |  40.732 |   67.786 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.732 |   67.786 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.887 |  41.620 |   68.674 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.620 |   68.674 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.911 |  42.531 |   69.585 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.001 |  42.532 |   69.585 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.883 |  43.415 |   70.469 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  43.416 |   70.469 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.868 |  44.283 |   71.337 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.000 |  44.284 |   71.338 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.837 |  45.121 |   72.175 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  45.122 |   72.175 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.851 |  45.973 |   73.027 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.000 |  45.973 |   73.027 | 
     | add_151_40/g513/S                  |   ^   | Out[18]                          | FA_5VX1     | 1.147 |  47.120 |   74.174 | 
     | Delay2_reg_reg[0][18]/SD           |   ^   | Out[18]                          | SDFFRQ_5VX1 | 0.000 |  47.120 |   74.174 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -2.054 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   -2.054 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |   -1.576 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |   -1.573 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.470 |  25.951 |   -1.103 | 
     | Delay2_reg_reg[0][18]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.954 |   -1.100 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Delay2_reg_reg[0][17]/CN 
Endpoint:   Delay2_reg_reg[0][17]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.954
- Setup                         0.777
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.177
- Arrival Time                 46.239
= Slack Time                   27.938
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   52.938 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   52.939 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.496 |  25.497 |   53.435 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.501 |   53.439 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.987 |   53.925 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.990 |   53.927 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.471 |  27.461 |   55.399 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.462 |   55.400 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.733 |  28.195 |   56.133 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  28.196 |   56.134 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.558 |  28.753 |   56.691 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.754 |   56.692 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.441 |   57.379 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.442 |   57.380 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.042 |  30.484 |   58.422 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.484 |   58.422 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.886 |  31.370 |   59.308 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.371 |   59.308 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.884 |  32.254 |   60.192 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.255 |   60.193 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.155 |   61.093 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.155 |   61.093 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.035 |   61.973 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.036 |   61.973 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 1.003 |  35.038 |   62.976 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  35.038 |   62.976 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.930 |   63.868 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.931 |   63.869 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.902 |  36.833 |   64.771 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.834 |   64.772 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.957 |  37.791 |   65.728 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.791 |   65.729 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.105 |  38.897 |   66.835 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.899 |   66.837 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.937 |  39.836 |   67.774 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.836 |   67.774 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.896 |  40.732 |   68.670 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.732 |   68.670 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.887 |  41.620 |   69.558 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.620 |   69.558 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.911 |  42.531 |   70.469 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.001 |  42.532 |   70.469 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.883 |  43.415 |   71.353 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  43.416 |   71.353 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.868 |  44.283 |   72.221 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.000 |  44.284 |   72.222 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.837 |  45.121 |   73.059 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  45.122 |   73.059 | 
     | add_151_40/g514/S                  |   ^   | Out[17]                          | FA_5VX1     | 1.118 |  46.239 |   74.177 | 
     | Delay2_reg_reg[0][17]/SD           |   ^   | Out[17]                          | SDFFRQ_5VX1 | 0.000 |  46.239 |   74.177 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -2.938 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   -2.938 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |   -2.460 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |   -2.457 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.470 |  25.951 |   -1.987 | 
     | Delay2_reg_reg[0][17]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.003 |  25.954 |   -1.984 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Delay2_reg_reg[0][16]/CN 
Endpoint:   Delay2_reg_reg[0][16]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.954
- Setup                         0.777
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.177
- Arrival Time                 45.408
= Slack Time                   28.769
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   53.770 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   53.771 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.496 |  25.497 |   54.266 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.501 |   54.270 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.987 |   54.756 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.990 |   54.759 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.471 |  27.461 |   56.230 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.462 |   56.231 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.733 |  28.195 |   56.965 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  28.196 |   56.965 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.558 |  28.753 |   57.523 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.754 |   57.523 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.441 |   58.211 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.442 |   58.211 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.042 |  30.484 |   59.253 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.484 |   59.254 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.886 |  31.370 |   60.140 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.371 |   60.140 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.884 |  32.254 |   61.024 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.255 |   61.024 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.155 |   61.924 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.155 |   61.925 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.035 |   62.805 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.036 |   62.805 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 1.003 |  35.038 |   63.808 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  35.038 |   63.808 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.930 |   64.700 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.931 |   64.700 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.902 |  36.833 |   65.603 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.834 |   65.603 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.957 |  37.791 |   66.560 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.791 |   66.561 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.105 |  38.897 |   67.666 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.899 |   67.668 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.937 |  39.836 |   68.605 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.836 |   68.606 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.896 |  40.732 |   69.501 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.732 |   69.502 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.887 |  41.620 |   70.389 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.620 |   70.390 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.911 |  42.531 |   71.300 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.001 |  42.532 |   71.301 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.883 |  43.415 |   72.184 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  43.416 |   72.185 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.868 |  44.283 |   73.053 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.000 |  44.284 |   73.053 | 
     | add_151_40/g515/S                  |   ^   | Out[16]                          | FA_5VX1     | 1.123 |  45.407 |   74.177 | 
     | Delay2_reg_reg[0][16]/SD           |   ^   | Out[16]                          | SDFFRQ_5VX1 | 0.000 |  45.408 |   74.177 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -3.769 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   -3.769 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |   -3.291 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |   -3.289 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.470 |  25.951 |   -2.819 | 
     | Delay2_reg_reg[0][16]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.003 |  25.954 |   -2.816 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Delay2_reg_reg[0][15]/CN 
Endpoint:   Delay2_reg_reg[0][15]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.954
- Setup                         0.774
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.180
- Arrival Time                 44.528
= Slack Time                   29.652
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   54.652 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   54.653 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.496 |  25.497 |   55.148 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.501 |   55.152 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.987 |   55.638 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.990 |   55.641 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.471 |  27.461 |   57.112 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.462 |   57.113 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.733 |  28.195 |   57.847 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  28.196 |   57.847 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.558 |  28.753 |   58.405 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.754 |   58.405 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.441 |   59.093 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.442 |   59.093 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.042 |  30.484 |   60.135 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.484 |   60.136 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.886 |  31.370 |   61.022 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.371 |   61.022 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.884 |  32.254 |   61.906 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.255 |   61.906 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.155 |   62.806 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.155 |   62.807 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.035 |   63.687 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.036 |   63.687 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 1.003 |  35.038 |   64.690 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  35.038 |   64.690 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.930 |   65.582 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.931 |   65.582 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.902 |  36.833 |   66.485 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.834 |   66.485 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.957 |  37.791 |   67.442 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.791 |   67.443 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.105 |  38.897 |   68.548 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.899 |   68.550 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.937 |  39.836 |   69.487 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.836 |   69.488 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.896 |  40.732 |   70.383 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.732 |   70.384 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.887 |  41.620 |   71.271 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.620 |   71.272 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.911 |  42.531 |   72.182 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.001 |  42.532 |   72.183 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.883 |  43.415 |   73.066 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  43.416 |   73.067 | 
     | add_151_40/g516/S                  |   ^   | Out[15]                          | FA_5VX1     | 1.113 |  44.528 |   74.180 | 
     | Delay2_reg_reg[0][15]/SD           |   ^   | Out[15]                          | SDFFRQ_5VX1 | 0.000 |  44.528 |   74.180 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -4.652 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   -4.652 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |   -4.173 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |   -4.171 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.470 |  25.951 |   -3.701 | 
     | Delay2_reg_reg[0][15]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.954 |   -3.697 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Delay2_reg_reg[0][14]/CN 
Endpoint:   Delay2_reg_reg[0][14]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.955
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.175
- Arrival Time                 43.681
= Slack Time                   30.494
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   55.494 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   55.495 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.496 |  25.497 |   55.991 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.501 |   55.995 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.987 |   56.481 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.990 |   56.483 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.471 |  27.461 |   57.955 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.462 |   57.956 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.733 |  28.195 |   58.689 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  28.196 |   58.690 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.558 |  28.753 |   59.247 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.754 |   59.248 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.441 |   59.935 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.442 |   59.936 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.042 |  30.484 |   60.978 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.484 |   60.978 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.886 |  31.370 |   61.864 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.371 |   61.864 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.884 |  32.254 |   62.748 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.255 |   62.749 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.155 |   63.649 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.155 |   63.649 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.035 |   64.529 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.036 |   64.529 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 1.003 |  35.038 |   65.532 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  35.038 |   65.532 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.930 |   66.424 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.931 |   66.425 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.902 |  36.833 |   67.327 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.834 |   67.328 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.957 |  37.791 |   68.284 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.791 |   68.285 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.105 |  38.897 |   69.391 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.899 |   69.393 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.937 |  39.836 |   70.330 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.836 |   70.330 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.896 |  40.732 |   71.226 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.732 |   71.226 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.887 |  41.620 |   72.114 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.620 |   72.114 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.911 |  42.531 |   73.025 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.001 |  42.532 |   73.025 | 
     | add_151_40/g517/S                  |   ^   | Out[14]                          | FA_5VX1     | 1.149 |  43.681 |   74.174 | 
     | Delay2_reg_reg[0][14]/SD           |   ^   | Out[14]                          | SDFFRQ_5VX1 | 0.000 |  43.681 |   74.175 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -5.494 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   -5.494 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |   -5.016 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |   -5.013 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.470 |  25.951 |   -4.543 | 
     | Delay2_reg_reg[0][14]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.955 |   -4.539 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Delay2_reg_reg[0][13]/CN 
Endpoint:   Delay2_reg_reg[0][13]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.955
- Setup                         0.775
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.180
- Arrival Time                 42.762
= Slack Time                   31.418
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   56.418 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   56.419 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.496 |  25.497 |   56.915 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.501 |   56.919 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.987 |   57.405 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.990 |   57.407 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.471 |  27.461 |   58.879 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.462 |   58.880 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.733 |  28.195 |   59.613 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  28.196 |   59.613 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.558 |  28.753 |   60.171 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.754 |   60.171 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.441 |   60.859 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.442 |   60.860 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.042 |  30.484 |   61.902 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.484 |   61.902 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.886 |  31.370 |   62.788 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.371 |   62.788 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.884 |  32.254 |   63.672 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.255 |   63.673 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.155 |   64.573 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.155 |   64.573 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.035 |   65.453 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.036 |   65.453 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 1.003 |  35.038 |   66.456 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  35.038 |   66.456 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.930 |   67.348 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.931 |   67.349 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.902 |  36.833 |   68.251 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.834 |   68.252 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.957 |  37.791 |   69.208 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.791 |   69.209 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.105 |  38.897 |   70.315 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.899 |   70.317 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.937 |  39.836 |   71.254 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.836 |   71.254 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.896 |  40.732 |   72.150 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.732 |   72.150 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.887 |  41.620 |   73.038 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.620 |   73.038 | 
     | add_151_40/g518/S                  |   ^   | Out[13]                          | FA_5VX1     | 1.142 |  42.762 |   74.180 | 
     | Delay2_reg_reg[0][13]/SD           |   ^   | Out[13]                          | SDFFRQ_5VX1 | 0.000 |  42.762 |   74.180 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -6.418 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   -6.418 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |   -5.940 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |   -5.937 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.470 |  25.951 |   -5.467 | 
     | Delay2_reg_reg[0][13]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.955 |   -5.463 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Delay2_reg_reg[0][12]/CN 
Endpoint:   Delay2_reg_reg[0][12]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.955
- Setup                         0.776
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.179
- Arrival Time                 41.898
= Slack Time                   32.281
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   57.281 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   57.282 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.496 |  25.497 |   57.777 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.501 |   57.781 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.987 |   58.267 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.989 |   58.270 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.471 |  27.461 |   59.742 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.462 |   59.742 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.733 |  28.195 |   60.476 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  28.196 |   60.476 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.558 |  28.753 |   61.034 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.754 |   61.034 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.441 |   61.722 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.442 |   61.722 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.042 |  30.484 |   62.764 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.484 |   62.765 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.886 |  31.370 |   63.651 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.370 |   63.651 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.884 |  32.254 |   64.535 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.255 |   64.535 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.155 |   65.436 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.155 |   65.436 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.035 |   66.316 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.035 |   66.316 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 1.003 |  35.038 |   67.319 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  35.038 |   67.319 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.930 |   68.211 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.931 |   68.211 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.902 |  36.833 |   69.114 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.834 |   69.114 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.957 |  37.790 |   70.071 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.791 |   70.072 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.105 |  38.897 |   71.177 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.899 |   71.179 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.937 |  39.836 |   72.116 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.836 |   72.117 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.896 |  40.732 |   73.012 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.732 |   73.013 | 
     | add_151_40/g519/S                  |   ^   | Out[12]                          | FA_5VX1     | 1.166 |  41.898 |   74.179 | 
     | Delay2_reg_reg[0][12]/SD           |   ^   | Out[12]                          | SDFFRQ_5VX1 | 0.000 |  41.898 |   74.179 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -7.281 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   -7.281 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |   -6.803 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |   -6.800 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.470 |  25.951 |   -6.330 | 
     | Delay2_reg_reg[0][12]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.955 |   -6.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Delay2_reg_reg[0][11]/CN 
Endpoint:   Delay2_reg_reg[0][11]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.955
- Setup                         0.779
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.176
- Arrival Time                 41.024
= Slack Time                   33.152
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   58.152 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   58.153 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.496 |  25.497 |   58.649 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.501 |   58.653 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.987 |   59.139 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.990 |   59.141 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.471 |  27.461 |   60.613 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.462 |   60.614 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.733 |  28.195 |   61.347 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  28.196 |   61.347 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.558 |  28.753 |   61.905 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.754 |   61.905 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.441 |   62.593 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.442 |   62.594 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.042 |  30.484 |   63.636 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.484 |   63.636 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.886 |  31.370 |   64.522 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.370 |   64.522 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.884 |  32.254 |   65.406 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.255 |   65.407 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.155 |   66.307 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.155 |   66.307 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.035 |   67.187 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.035 |   67.187 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 1.003 |  35.038 |   68.190 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  35.038 |   68.190 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.930 |   69.082 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.931 |   69.083 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.902 |  36.833 |   69.985 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.834 |   69.986 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.957 |  37.791 |   70.942 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.791 |   70.943 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.105 |  38.897 |   72.049 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.899 |   72.051 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.937 |  39.836 |   72.988 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.836 |   72.988 | 
     | add_151_40/g520/S                  |   ^   | Out[11]                          | FA_5VX1     | 1.188 |  41.024 |   74.176 | 
     | Delay2_reg_reg[0][11]/SD           |   ^   | Out[11]                          | SDFFRQ_5VX1 | 0.000 |  41.024 |   74.176 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -8.152 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   -8.152 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |   -7.674 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |   -7.671 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.470 |  25.951 |   -7.201 | 
     | Delay2_reg_reg[0][11]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.955 |   -7.197 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Delay2_reg_reg[0][10]/CN 
Endpoint:   Delay2_reg_reg[0][10]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.954
- Setup                         0.783
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.171
- Arrival Time                 40.146
= Slack Time                   34.025
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   59.025 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   59.026 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.496 |  25.497 |   59.521 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.501 |   59.525 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.987 |   60.011 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.990 |   60.014 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.471 |  27.461 |   61.486 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.462 |   61.486 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.733 |  28.195 |   62.220 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  28.196 |   62.220 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.558 |  28.753 |   62.778 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.754 |   62.778 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.441 |   63.466 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.442 |   63.466 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.042 |  30.484 |   64.508 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.484 |   64.509 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.886 |  31.370 |   65.395 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.370 |   65.395 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.884 |  32.254 |   66.279 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.255 |   66.280 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.155 |   67.180 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.155 |   67.180 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.035 |   68.060 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.035 |   68.060 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 1.003 |  35.038 |   69.063 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  35.038 |   69.063 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.930 |   69.955 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.931 |   69.955 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.902 |  36.833 |   70.858 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.834 |   70.858 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.957 |  37.790 |   71.815 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.791 |   71.816 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.105 |  38.897 |   72.921 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.899 |   72.923 | 
     | add_151_40/g521/S                  |   ^   | Out[10]                          | FA_5VX1     | 1.247 |  40.146 |   74.171 | 
     | Delay2_reg_reg[0][10]/SD           |   ^   | Out[10]                          | SDFFRQ_5VX1 | 0.000 |  40.146 |   74.171 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -9.025 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   -9.025 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |   -8.546 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |   -8.544 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.470 |  25.951 |   -8.074 | 
     | Delay2_reg_reg[0][10]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.003 |  25.954 |   -8.070 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Delay2_reg_reg[0][9]/CN 
Endpoint:   Delay2_reg_reg[0][9]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.947
- Setup                         0.798
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.149
- Arrival Time                 39.094
= Slack Time                   35.055
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   60.055 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   60.056 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.496 |  25.497 |   60.552 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.501 |   60.556 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.987 |   61.042 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.989 |   61.045 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.471 |  27.461 |   62.516 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.462 |   62.517 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.733 |  28.195 |   63.250 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  28.196 |   63.251 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.558 |  28.753 |   63.808 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.754 |   63.809 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.441 |   64.496 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.442 |   64.497 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.042 |  30.484 |   65.539 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.484 |   65.539 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.886 |  31.370 |   66.425 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.370 |   66.426 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.884 |  32.254 |   67.310 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.255 |   67.310 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.155 |   68.210 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.155 |   68.210 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.035 |   69.090 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.035 |   69.091 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 1.003 |  35.038 |   70.093 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  35.038 |   70.093 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.930 |   70.986 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.931 |   70.986 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.902 |  36.833 |   71.888 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.834 |   71.889 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.957 |  37.790 |   72.846 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.791 |   72.847 | 
     | add_151_40/g522/S                  |   ^   | Out[9]                           | FA_5VX1     | 1.302 |  39.093 |   74.149 | 
     | Delay2_reg_reg[0][9]/SD            |   ^   | Out[9]                           | SDFFRQ_5VX1 | 0.000 |  39.094 |   74.149 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -10.055 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -10.055 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |   -9.577 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |   -9.574 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.464 |  25.945 |   -9.110 | 
     | Delay2_reg_reg[0][9]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.001 |  25.947 |   -9.109 | 
     +-----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Delay2_reg_reg[0][8]/CN 
Endpoint:   Delay2_reg_reg[0][8]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.948
- Setup                         0.787
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.160
- Arrival Time                 38.094
= Slack Time                   36.066
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   61.066 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   61.067 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.496 |  25.497 |   61.563 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.501 |   61.567 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.987 |   62.053 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.990 |   62.056 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.471 |  27.461 |   63.527 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.462 |   63.528 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.733 |  28.195 |   64.261 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  28.196 |   64.262 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.558 |  28.753 |   64.819 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.754 |   64.820 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.441 |   65.507 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.442 |   65.508 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.042 |  30.484 |   66.550 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.484 |   66.550 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.886 |  31.370 |   67.436 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.371 |   67.437 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.884 |  32.254 |   68.321 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.255 |   68.321 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.155 |   69.221 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.155 |   69.221 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.035 |   70.101 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.036 |   70.102 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 1.003 |  35.038 |   71.104 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  35.038 |   71.104 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.930 |   71.997 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.931 |   71.997 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.902 |  36.833 |   72.899 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.834 |   72.900 | 
     | add_151_40/g523/S                  |   ^   | Out[8]                           | FA_5VX1     | 1.260 |  38.094 |   74.160 | 
     | Delay2_reg_reg[0][8]/SD            |   ^   | Out[8]                           | SDFFRQ_5VX1 | 0.000 |  38.094 |   74.160 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -11.066 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -11.066 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -10.588 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |  -10.585 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.465 |  25.946 |  -10.120 | 
     | Delay2_reg_reg[0][8]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.001 |  25.948 |  -10.118 | 
     +-----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Delay2_reg_reg[0][7]/CN 
Endpoint:   Delay2_reg_reg[0][7]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.948
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.168
- Arrival Time                 37.101
= Slack Time                   37.067
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   62.067 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   62.068 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.496 |  25.497 |   62.564 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.501 |   62.568 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.987 |   63.054 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.989 |   63.057 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.471 |  27.461 |   64.528 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.462 |   64.529 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.733 |  28.195 |   65.262 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  28.196 |   65.263 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.558 |  28.753 |   65.820 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.754 |   65.821 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.441 |   66.508 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.442 |   66.509 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.042 |  30.484 |   67.551 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.484 |   67.551 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.886 |  31.370 |   68.437 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.370 |   68.438 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.884 |  32.254 |   69.322 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.255 |   69.322 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.155 |   70.222 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.155 |   70.223 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.035 |   71.102 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.035 |   71.103 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 1.003 |  35.038 |   72.105 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  35.038 |   72.105 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.930 |   72.998 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.931 |   72.998 | 
     | add_151_40/g524/S                  |   ^   | Out[7]                           | FA_5VX1     | 1.170 |  37.101 |   74.168 | 
     | Delay2_reg_reg[0][7]/SD            |   ^   | Out[7]                           | SDFFRQ_5VX1 | 0.000 |  37.101 |   74.168 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -12.067 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -12.067 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -11.589 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |  -11.586 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.465 |  25.946 |  -11.121 | 
     | Delay2_reg_reg[0][7]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.002 |  25.948 |  -11.119 | 
     +-----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Delay2_reg_reg[0][6]/CN 
Endpoint:   Delay2_reg_reg[0][6]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.948
- Setup                         0.776
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.172
- Arrival Time                 36.188
= Slack Time                   37.984
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   62.984 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   62.985 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.496 |  25.497 |   63.480 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.501 |   63.484 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.987 |   63.970 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.989 |   63.973 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.471 |  27.461 |   65.445 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.462 |   65.445 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.733 |  28.195 |   66.179 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  28.196 |   66.179 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.558 |  28.753 |   66.737 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.754 |   66.737 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.441 |   67.425 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.442 |   67.425 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.042 |  30.484 |   68.467 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.484 |   68.468 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.886 |  31.370 |   69.354 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.370 |   69.354 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.884 |  32.254 |   70.238 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.255 |   70.239 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.155 |   71.139 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.155 |   71.139 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.035 |   72.019 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.035 |   72.019 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 1.003 |  35.038 |   73.022 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  35.038 |   73.022 | 
     | add_151_40/g525/S                  |   ^   | Out[6]                           | FA_5VX1     | 1.150 |  36.188 |   74.172 | 
     | Delay2_reg_reg[0][6]/SD            |   ^   | Out[6]                           | SDFFRQ_5VX1 | 0.000 |  36.188 |   74.172 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -12.984 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -12.984 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -12.506 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |  -12.503 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.465 |  25.946 |  -12.037 | 
     | Delay2_reg_reg[0][6]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.002 |  25.948 |  -12.036 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Delay2_reg_reg[0][5]/CN 
Endpoint:   Delay2_reg_reg[0][5]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.947
- Setup                         0.787
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.160
- Arrival Time                 35.268
= Slack Time                   38.893
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   63.893 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   63.894 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.496 |  25.497 |   64.390 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.501 |   64.393 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.987 |   64.879 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.989 |   64.882 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.471 |  27.461 |   66.354 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.462 |   66.354 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.733 |  28.195 |   67.088 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  28.196 |   67.088 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.558 |  28.753 |   67.646 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.754 |   67.646 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.441 |   68.334 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.442 |   68.335 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.042 |  30.484 |   69.376 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.484 |   69.377 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.886 |  31.370 |   70.263 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.370 |   70.263 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.884 |  32.254 |   71.147 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.255 |   71.148 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.155 |   72.048 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.155 |   72.048 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.035 |   72.928 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.035 |   72.928 | 
     | add_151_40/g526/S                  |   ^   | Out[5]                           | FA_5VX1     | 1.232 |  35.268 |   74.160 | 
     | Delay2_reg_reg[0][5]/SD            |   ^   | Out[5]                           | SDFFRQ_5VX1 | 0.000 |  35.268 |   74.160 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -13.893 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -13.893 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -13.415 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |  -13.412 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.465 |  25.946 |  -12.946 | 
     | Delay2_reg_reg[0][5]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.001 |  25.947 |  -12.945 | 
     +-----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Delay2_reg_reg[0][4]/CN 
Endpoint:   Delay2_reg_reg[0][4]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.946
- Setup                         0.776
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.170
- Arrival Time                 34.292
= Slack Time                   39.878
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   64.878 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   64.879 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.496 |  25.497 |   65.374 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.501 |   65.378 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.987 |   65.864 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.989 |   65.867 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.471 |  27.461 |   67.338 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.462 |   67.339 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.733 |  28.195 |   68.073 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  28.196 |   68.073 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.558 |  28.753 |   68.631 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.754 |   68.631 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.441 |   69.319 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.442 |   69.319 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.042 |  30.484 |   70.361 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.484 |   70.362 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.886 |  31.370 |   71.248 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.370 |   71.248 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.884 |  32.254 |   72.132 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.255 |   72.132 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.900 |  33.155 |   73.032 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.155 |   73.033 | 
     | add_151_40/g527/S                  |   ^   | Out[4]                           | FA_5VX1     | 1.137 |  34.292 |   74.170 | 
     | Delay2_reg_reg[0][4]/SD            |   ^   | Out[4]                           | SDFFRQ_5VX1 | 0.000 |  34.292 |   74.170 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -14.878 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -14.878 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -14.399 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |  -14.397 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.464 |  25.945 |  -13.932 | 
     | Delay2_reg_reg[0][4]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.001 |  25.946 |  -13.931 | 
     +-----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Delay2_reg_reg[0][3]/CN 
Endpoint:   Delay2_reg_reg[0][3]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.947
- Setup                         0.776
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.170
- Arrival Time                 33.386
= Slack Time                   40.785
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   65.785 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   65.786 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.496 |  25.497 |   66.281 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.501 |   66.285 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.987 |   66.771 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.989 |   66.774 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.471 |  27.461 |   68.245 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.462 |   68.246 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.733 |  28.195 |   68.980 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  28.196 |   68.980 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.558 |  28.753 |   69.538 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.754 |   69.538 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.441 |   70.226 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.442 |   70.226 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.042 |  30.484 |   71.268 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.484 |   71.269 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.886 |  31.370 |   72.155 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.371 |   72.155 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.884 |  32.254 |   73.039 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.255 |   73.039 | 
     | add_151_40/g528/S                  |   ^   | Out[3]                           | FA_5VX1     | 1.131 |  33.386 |   74.170 | 
     | Delay2_reg_reg[0][3]/SD            |   ^   | Out[3]                           | SDFFRQ_5VX1 | 0.000 |  33.386 |   74.170 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -15.785 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -15.785 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -15.306 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |  -15.304 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.464 |  25.945 |  -14.839 | 
     | Delay2_reg_reg[0][3]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.001 |  25.947 |  -14.838 | 
     +-----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Delay2_reg_reg[0][2]/CN 
Endpoint:   Delay2_reg_reg[0][2]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.947
- Setup                         0.776
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.171
- Arrival Time                 32.527
= Slack Time                   41.644
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   66.644 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   66.645 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.496 |  25.497 |   67.141 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.501 |   67.145 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.987 |   67.631 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.989 |   67.634 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.471 |  27.461 |   69.105 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.462 |   69.106 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.733 |  28.195 |   69.839 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  28.195 |   69.840 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.558 |  28.753 |   70.397 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.754 |   70.398 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.441 |   71.085 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.442 |   71.086 | 
     | csa_tree_add_125_31_groupi/g505/S  |   ^   | Sum1_add_cast[1]                 | FA_5VX1     | 1.267 |  30.708 |   72.353 | 
     | add_151_40/g530/A                  |   ^   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.709 |   72.353 | 
     | add_151_40/g530/CO                 |   ^   | add_151_40/n_2                   | FA_5VX1     | 0.704 |  31.412 |   73.057 | 
     | add_151_40/g529/A                  |   ^   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.413 |   73.057 | 
     | add_151_40/g529/S                  |   ^   | Out[2]                           | FA_5VX1     | 1.114 |  32.527 |   74.171 | 
     | Delay2_reg_reg[0][2]/SD            |   ^   | Out[2]                           | SDFFRQ_5VX1 | 0.000 |  32.527 |   74.171 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -16.644 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -16.644 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -16.166 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |  -16.163 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.464 |  25.945 |  -15.699 | 
     | Delay2_reg_reg[0][2]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.947 |  -15.697 | 
     +-----------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Delay2_reg_reg[0][1]/CN 
Endpoint:   Delay2_reg_reg[0][1]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.947
- Setup                         0.776
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.171
- Arrival Time                 31.811
= Slack Time                   42.360
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   67.359 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   67.361 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.496 |  25.497 |   67.856 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.501 |   67.860 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.987 |   68.346 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.989 |   68.349 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.471 |  27.461 |   69.820 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.462 |   69.821 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.733 |  28.195 |   70.554 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  28.195 |   70.555 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.558 |  28.753 |   71.112 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.753 |   71.113 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.688 |  29.441 |   71.801 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.442 |   71.801 | 
     | csa_tree_add_125_31_groupi/g505/S  |   ^   | Sum1_add_cast[1]                 | FA_5VX1     | 1.267 |  30.708 |   73.068 | 
     | add_151_40/g530/A                  |   ^   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.709 |   73.068 | 
     | add_151_40/g530/S                  |   ^   | Out[1]                           | FA_5VX1     | 1.102 |  31.811 |   74.171 | 
     | Delay2_reg_reg[0][1]/SD            |   ^   | Out[1]                           | SDFFRQ_5VX1 | 0.000 |  31.811 |   74.171 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -17.360 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -17.360 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -16.881 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |  -16.879 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.464 |  25.945 |  -16.414 | 
     | Delay2_reg_reg[0][1]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.947 |  -16.413 | 
     +-----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin Delay2_reg_reg[0][0]/CN 
Endpoint:   Delay2_reg_reg[0][0]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[0]/Q    (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.964
- Setup                         0.918
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.046
- Arrival Time                 29.751
= Slack Time                   44.295
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                |             |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                            |             |       |  25.000 |   69.295 | 
     | clk__L1_I0/A                       |   v   | clk                            | IN_5VX16    | 0.001 |  25.001 |   69.297 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                     | IN_5VX16    | 0.496 |  25.497 |   69.792 | 
     | clk__L2_I5/A                       |   ^   | clk__L1_N0                     | IN_5VX16    | 0.003 |  25.500 |   69.795 | 
     | clk__L2_I5/Q                       |   v   | clk__L2_N5                     | IN_5VX16    | 0.500 |  26.000 |   70.295 | 
     | Delay1_out1_reg[0]/CN              |   v   | clk__L2_N5                     | SDFFRQ_5VX1 | 0.002 |  26.002 |   70.297 | 
     | Delay1_out1_reg[0]/Q               |   ^   | Delay1_out1[0]                 | SDFFRQ_5VX1 | 1.420 |  27.422 |   71.717 | 
     | csa_tree_add_125_31_groupi/g7523/A |   ^   | Delay1_out1[0]                 | IN_5VX1     | 0.002 |  27.424 |   71.719 | 
     | csa_tree_add_125_31_groupi/g7523/Q |   v   | csa_tree_add_125_31_groupi/n_2 | IN_5VX1     | 0.709 |  28.133 |   72.428 | 
     | csa_tree_add_125_31_groupi/g506/A  |   v   | csa_tree_add_125_31_groupi/n_2 | HA_5VX1     | 0.000 |  28.134 |   72.429 | 
     | csa_tree_add_125_31_groupi/g506/S  |   v   | Sum1_add_cast[0]               | HA_5VX1     | 0.831 |  28.965 |   73.260 | 
     | add_151_40/g531/B                  |   v   | Sum1_add_cast[0]               | HA_5VX1     | 0.000 |  28.965 |   73.260 | 
     | add_151_40/g531/S                  |   v   | Out[0]                         | HA_5VX1     | 0.785 |  29.751 |   74.046 | 
     | Delay2_reg_reg[0][0]/SD            |   v   | Out[0]                         | SDFFRQ_5VX1 | 0.000 |  29.751 |   74.046 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -19.295 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -19.295 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -18.817 | 
     | clk__L2_I5/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.480 |  -18.815 | 
     | clk__L2_I5/Q            |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.963 |  -18.333 | 
     | Delay2_reg_reg[0][0]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.964 |  -18.331 | 
     +-----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin Delay1_out1_reg[5]/CN 
Endpoint:   Delay1_out1_reg[5]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[5]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.954
- Setup                         1.061
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.893
- Arrival Time                 28.054
= Slack Time                   45.839
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   70.839 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   70.841 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.496 |  25.497 |   71.336 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.500 |   71.340 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1     | IN_5VX16    | 0.486 |  25.987 |   71.826 | 
     | Delay1_out1_reg[5]/CN |   v   | clk__L2_N1     | SDFFRQ_5VX1 | 0.004 |  25.991 |   71.830 | 
     | Delay1_out1_reg[5]/Q  |   v   | Delay1_out1[5] | SDFFRQ_5VX1 | 2.062 |  28.053 |   73.892 | 
     | Delay1_out1_reg[5]/D  |   v   | Delay1_out1[5] | SDFFRQ_5VX1 | 0.001 |  28.054 |   73.893 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -20.839 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -20.839 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.361 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |  -20.359 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1 | IN_5VX16    | 0.470 |  25.951 |  -19.889 | 
     | Delay1_out1_reg[5]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.003 |  25.954 |  -19.885 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin Delay1_out1_reg[5]/CN 
Endpoint:   Delay1_out1_reg[5]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[5]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.954
- Setup                         1.061
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.894
- Arrival Time                 27.994
= Slack Time                   45.899
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   70.900 | 
     | clk__L1_I0/A          |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   70.901 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0    | IN_5VX16    | 0.496 |  25.497 |   71.396 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0    | IN_5VX16    | 0.004 |  25.501 |   71.400 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4    | IN_5VX16    | 0.489 |  25.990 |   71.889 | 
     | Delay_out1_reg[5]/CN  |   v   | clk__L2_N4    | SDFFRQ_5VX1 | 0.004 |  25.993 |   71.893 | 
     | Delay_out1_reg[5]/Q   |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 1.998 |  27.992 |   73.891 | 
     | Delay1_out1_reg[5]/SD |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 0.003 |  27.994 |   73.894 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -20.899 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -20.899 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.421 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |  -20.419 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1 | IN_5VX16    | 0.470 |  25.951 |  -19.949 | 
     | Delay1_out1_reg[5]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.003 |  25.954 |  -19.945 | 
     +---------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin Delay_out1_reg[5]/CN 
Endpoint:   Delay_out1_reg[5]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[5]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.957
- Setup                         1.045
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.911
- Arrival Time                 27.993
= Slack Time                   45.919
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   70.919 | 
     | clk__L1_I0/A         |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   70.920 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0    | IN_5VX16    | 0.496 |  25.497 |   71.415 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0    | IN_5VX16    | 0.004 |  25.501 |   71.419 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4    | IN_5VX16    | 0.489 |  25.990 |   71.908 | 
     | Delay_out1_reg[5]/CN |   v   | clk__L2_N4    | SDFFRQ_5VX1 | 0.004 |  25.993 |   71.912 | 
     | Delay_out1_reg[5]/Q  |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 1.998 |  27.992 |   73.910 | 
     | Delay_out1_reg[5]/D  |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 0.001 |  27.993 |   73.911 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |  -20.919 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -20.919 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.440 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |  -20.438 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.473 |  25.954 |  -19.965 | 
     | Delay_out1_reg[5]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.957 |  -19.962 | 
     +--------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin Delay1_out1_reg[6]/CN 
Endpoint:   Delay1_out1_reg[6]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[6]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.954
- Setup                         1.041
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.913
- Arrival Time                 27.916
= Slack Time                   45.996
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   70.996 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   70.998 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.496 |  25.497 |   71.493 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.500 |   71.497 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1     | IN_5VX16    | 0.486 |  25.987 |   71.983 | 
     | Delay1_out1_reg[6]/CN |   v   | clk__L2_N1     | SDFFRQ_5VX1 | 0.004 |  25.990 |   71.987 | 
     | Delay1_out1_reg[6]/Q  |   v   | Delay1_out1[6] | SDFFRQ_5VX1 | 1.926 |  27.916 |   73.912 | 
     | Delay1_out1_reg[6]/D  |   v   | Delay1_out1[6] | SDFFRQ_5VX1 | 0.001 |  27.916 |   73.913 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -20.996 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -20.996 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.518 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |  -20.516 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1 | IN_5VX16    | 0.470 |  25.951 |  -20.046 | 
     | Delay1_out1_reg[6]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.003 |  25.954 |  -20.043 | 
     +---------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin Delay1_out1_reg[11]/CN 
Endpoint:   Delay1_out1_reg[11]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[11]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.948
- Setup                         1.051
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.896
- Arrival Time                 27.897
= Slack Time                   46.000
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.000 | 
     | clk__L1_I0/A           |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.001 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0     | IN_5VX16    | 0.496 |  25.497 |   71.496 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.501 |   71.500 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4     | IN_5VX16    | 0.489 |  25.990 |   71.989 | 
     | Delay_out1_reg[11]/CN  |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.994 |   71.994 | 
     | Delay_out1_reg[11]/Q   |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 1.898 |  27.892 |   73.891 | 
     | Delay1_out1_reg[11]/SD |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 0.005 |  27.897 |   73.896 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.000 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.000 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.522 | 
     | clk__L2_I3/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |  -20.519 | 
     | clk__L2_I3/Q           |   v   | clk__L2_N3 | IN_5VX16    | 0.465 |  25.946 |  -20.053 | 
     | Delay1_out1_reg[11]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.001 |  25.948 |  -20.052 | 
     +----------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin Delay_out1_reg[11]/CN 
Endpoint:   Delay_out1_reg[11]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[11]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.957
- Setup                         1.035
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.922
- Arrival Time                 27.893
= Slack Time                   46.030
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.030 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.031 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.496 |  25.497 |   71.527 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.501 |   71.530 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4     | IN_5VX16    | 0.489 |  25.990 |   72.020 | 
     | Delay_out1_reg[11]/CN |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.994 |   72.024 | 
     | Delay_out1_reg[11]/Q  |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 1.898 |  27.892 |   73.921 | 
     | Delay_out1_reg[11]/D  |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 0.001 |  27.893 |   73.922 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.030 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.030 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.552 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |  -20.549 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.473 |  25.954 |  -20.076 | 
     | Delay_out1_reg[11]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.957 |  -20.072 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin Delay1_out1_reg[2]/CN 
Endpoint:   Delay1_out1_reg[2]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[2]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.955
- Setup                         1.031
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.924
- Arrival Time                 27.833
= Slack Time                   46.091
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.091 | 
     | clk__L1_I0/A          |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.092 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0    | IN_5VX16    | 0.496 |  25.497 |   71.588 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0    | IN_5VX16    | 0.003 |  25.500 |   71.591 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1    | IN_5VX16    | 0.486 |  25.987 |   72.078 | 
     | Delay_out1_reg[2]/CN  |   v   | clk__L2_N1    | SDFFRQ_5VX1 | 0.004 |  25.991 |   72.082 | 
     | Delay_out1_reg[2]/Q   |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 1.840 |  27.831 |   73.922 | 
     | Delay1_out1_reg[2]/SD |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 0.002 |  27.833 |   73.924 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.091 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.091 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.613 | 
     | clk__L2_I2/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |  -20.610 | 
     | clk__L2_I2/Q          |   v   | clk__L2_N2 | IN_5VX16    | 0.470 |  25.951 |  -20.140 | 
     | Delay1_out1_reg[2]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.955 |  -20.137 | 
     +---------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin Delay_out1_reg[2]/CN 
Endpoint:   Delay_out1_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[2]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.954
- Setup                         1.016
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.938
- Arrival Time                 27.831
= Slack Time                   46.107
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.107 | 
     | clk__L1_I0/A         |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.108 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0    | IN_5VX16    | 0.496 |  25.497 |   71.603 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0    | IN_5VX16    | 0.003 |  25.500 |   71.607 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1    | IN_5VX16    | 0.486 |  25.987 |   72.093 | 
     | Delay_out1_reg[2]/CN |   v   | clk__L2_N1    | SDFFRQ_5VX1 | 0.004 |  25.991 |   72.097 | 
     | Delay_out1_reg[2]/Q  |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 1.840 |  27.831 |   73.937 | 
     | Delay_out1_reg[2]/D  |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 0.001 |  27.831 |   73.938 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |  -21.107 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.107 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.628 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |  -20.626 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1 | IN_5VX16    | 0.470 |  25.951 |  -20.156 | 
     | Delay_out1_reg[2]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.003 |  25.954 |  -20.152 | 
     +--------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin Delay1_out1_reg[12]/CN 
Endpoint:   Delay1_out1_reg[12]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[12]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.957
- Setup                         1.019
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.938
- Arrival Time                 27.823
= Slack Time                   46.116
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                 |             |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk             |             |       |  25.000 |   71.116 | 
     | clk__L1_I0/A           |   v   | clk             | IN_5VX16    | 0.001 |  25.001 |   71.117 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0      | IN_5VX16    | 0.496 |  25.497 |   71.612 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0      | IN_5VX16    | 0.004 |  25.501 |   71.616 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4      | IN_5VX16    | 0.489 |  25.990 |   72.105 | 
     | Delay1_out1_reg[12]/CN |   v   | clk__L2_N4      | SDFFRQ_5VX1 | 0.004 |  25.994 |   72.110 | 
     | Delay1_out1_reg[12]/Q  |   v   | Delay1_out1[12] | SDFFRQ_5VX1 | 1.828 |  27.822 |   73.938 | 
     | Delay1_out1_reg[12]/D  |   v   | Delay1_out1[12] | SDFFRQ_5VX1 | 0.001 |  27.823 |   73.938 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.116 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.116 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.638 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |  -20.635 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4 | IN_5VX16    | 0.473 |  25.954 |  -20.162 | 
     | Delay1_out1_reg[12]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.957 |  -20.158 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin Delay1_out1_reg[12]/CN 
Endpoint:   Delay1_out1_reg[12]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[12]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.957
- Setup                         1.014
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.943
- Arrival Time                 27.736
= Slack Time                   46.208
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.208 | 
     | clk__L1_I0/A           |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.209 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0     | IN_5VX16    | 0.496 |  25.497 |   71.704 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.501 |   71.708 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4     | IN_5VX16    | 0.489 |  25.990 |   72.197 | 
     | Delay_out1_reg[12]/CN  |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.994 |   72.201 | 
     | Delay_out1_reg[12]/Q   |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 1.741 |  27.735 |   73.943 | 
     | Delay1_out1_reg[12]/SD |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 0.001 |  27.736 |   73.943 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.208 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.208 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.729 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |  -20.727 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4 | IN_5VX16    | 0.473 |  25.954 |  -20.254 | 
     | Delay1_out1_reg[12]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.957 |  -20.250 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin Delay_out1_reg[12]/CN 
Endpoint:   Delay_out1_reg[12]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[12]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.957
- Setup                         1.000
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.957
- Arrival Time                 27.736
= Slack Time                   46.221
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.221 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.222 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.496 |  25.497 |   71.718 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.501 |   71.722 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4     | IN_5VX16    | 0.489 |  25.990 |   72.211 | 
     | Delay_out1_reg[12]/CN |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.994 |   72.215 | 
     | Delay_out1_reg[12]/Q  |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 1.741 |  27.735 |   73.956 | 
     | Delay_out1_reg[12]/D  |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 0.001 |  27.736 |   73.957 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.221 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.221 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.743 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |  -20.740 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.473 |  25.954 |  -20.267 | 
     | Delay_out1_reg[12]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.957 |  -20.264 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin Delay1_out1_reg[7]/CN 
Endpoint:   Delay1_out1_reg[7]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[7]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.957
- Setup                         1.011
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.946
- Arrival Time                 27.723
= Slack Time                   46.222
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.222 | 
     | clk__L1_I0/A          |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.223 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0    | IN_5VX16    | 0.496 |  25.497 |   71.719 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0    | IN_5VX16    | 0.004 |  25.501 |   71.723 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4    | IN_5VX16    | 0.489 |  25.990 |   72.212 | 
     | Delay_out1_reg[7]/CN  |   v   | clk__L2_N4    | SDFFRQ_5VX1 | 0.004 |  25.993 |   72.216 | 
     | Delay_out1_reg[7]/Q   |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 1.729 |  27.723 |   73.945 | 
     | Delay1_out1_reg[7]/SD |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 0.001 |  27.723 |   73.946 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.222 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.222 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.744 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |  -20.741 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.473 |  25.954 |  -20.268 | 
     | Delay1_out1_reg[7]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.957 |  -20.265 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin Delay1_out1_reg[7]/CN 
Endpoint:   Delay1_out1_reg[7]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[7]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.957
- Setup                         0.999
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.958
- Arrival Time                 27.732
= Slack Time                   46.225
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.225 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.226 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.496 |  25.497 |   71.722 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.501 |   71.726 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4     | IN_5VX16    | 0.489 |  25.990 |   72.215 | 
     | Delay1_out1_reg[7]/CN |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.994 |   72.219 | 
     | Delay1_out1_reg[7]/Q  |   v   | Delay1_out1[7] | SDFFRQ_5VX1 | 1.738 |  27.732 |   73.957 | 
     | Delay1_out1_reg[7]/D  |   v   | Delay1_out1[7] | SDFFRQ_5VX1 | 0.000 |  27.732 |   73.958 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.225 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.225 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.747 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |  -20.744 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.473 |  25.954 |  -20.271 | 
     | Delay1_out1_reg[7]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.957 |  -20.268 | 
     +---------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin Delay1_out1_reg[4]/CN 
Endpoint:   Delay1_out1_reg[4]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[4]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.957
- Setup                         1.010
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.947
- Arrival Time                 27.716
= Slack Time                   46.230
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.230 | 
     | clk__L1_I0/A          |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.232 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0    | IN_5VX16    | 0.496 |  25.497 |   71.727 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0    | IN_5VX16    | 0.004 |  25.501 |   71.731 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4    | IN_5VX16    | 0.489 |  25.990 |   72.220 | 
     | Delay_out1_reg[4]/CN  |   v   | clk__L2_N4    | SDFFRQ_5VX1 | 0.003 |  25.993 |   72.223 | 
     | Delay_out1_reg[4]/Q   |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 1.722 |  27.715 |   73.945 | 
     | Delay1_out1_reg[4]/SD |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 0.001 |  27.716 |   73.947 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.230 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.230 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.752 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |  -20.749 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.473 |  25.954 |  -20.276 | 
     | Delay1_out1_reg[4]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.957 |  -20.274 | 
     +---------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin Delay_out1_reg[7]/CN 
Endpoint:   Delay_out1_reg[7]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[7]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.957
- Setup                         0.997
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.960
- Arrival Time                 27.723
= Slack Time                   46.236
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.236 | 
     | clk__L1_I0/A         |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.237 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0    | IN_5VX16    | 0.496 |  25.497 |   71.733 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0    | IN_5VX16    | 0.004 |  25.501 |   71.737 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4    | IN_5VX16    | 0.489 |  25.990 |   72.226 | 
     | Delay_out1_reg[7]/CN |   v   | clk__L2_N4    | SDFFRQ_5VX1 | 0.004 |  25.993 |   72.230 | 
     | Delay_out1_reg[7]/Q  |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 1.729 |  27.723 |   73.959 | 
     | Delay_out1_reg[7]/D  |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 0.001 |  27.723 |   73.960 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |  -21.236 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.236 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.758 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |  -20.755 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.473 |  25.954 |  -20.282 | 
     | Delay_out1_reg[7]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.957 |  -20.279 | 
     +--------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin Delay_out1_reg[4]/CN 
Endpoint:   Delay_out1_reg[4]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[4]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.956
- Setup                         0.996
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.960
- Arrival Time                 27.716
= Slack Time                   46.245
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.245 | 
     | clk__L1_I0/A         |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.246 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0    | IN_5VX16    | 0.496 |  25.497 |   71.741 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0    | IN_5VX16    | 0.004 |  25.501 |   71.745 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4    | IN_5VX16    | 0.489 |  25.990 |   72.234 | 
     | Delay_out1_reg[4]/CN |   v   | clk__L2_N4    | SDFFRQ_5VX1 | 0.003 |  25.993 |   72.237 | 
     | Delay_out1_reg[4]/Q  |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 1.722 |  27.715 |   73.960 | 
     | Delay_out1_reg[4]/D  |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 0.001 |  27.716 |   73.960 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |  -21.245 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.245 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.766 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |  -20.764 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.473 |  25.954 |  -20.291 | 
     | Delay_out1_reg[4]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.002 |  25.956 |  -20.288 | 
     +--------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin Delay1_out1_reg[4]/CN 
Endpoint:   Delay1_out1_reg[4]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[4]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.957
- Setup                         0.996
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.961
- Arrival Time                 27.714
= Slack Time                   46.247
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.247 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.248 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.496 |  25.497 |   71.743 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.501 |   71.747 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4     | IN_5VX16    | 0.489 |  25.990 |   72.236 | 
     | Delay1_out1_reg[4]/CN |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.003 |  25.993 |   72.240 | 
     | Delay1_out1_reg[4]/Q  |   v   | Delay1_out1[4] | SDFFRQ_5VX1 | 1.720 |  27.713 |   73.960 | 
     | Delay1_out1_reg[4]/D  |   v   | Delay1_out1[4] | SDFFRQ_5VX1 | 0.001 |  27.714 |   73.961 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.247 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.247 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.769 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |  -20.766 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.473 |  25.954 |  -20.293 | 
     | Delay1_out1_reg[4]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.957 |  -20.290 | 
     +---------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin Delay1_out1_reg[10]/CN 
Endpoint:   Delay1_out1_reg[10]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[10]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.965
- Setup                         0.994
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.971
- Arrival Time                 27.724
= Slack Time                   46.247
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                 |             |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk             |             |       |  25.000 |   71.247 | 
     | clk__L1_I0/A           |   v   | clk             | IN_5VX16    | 0.001 |  25.001 |   71.248 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0      | IN_5VX16    | 0.496 |  25.497 |   71.744 | 
     | clk__L2_I5/A           |   ^   | clk__L1_N0      | IN_5VX16    | 0.003 |  25.499 |   71.746 | 
     | clk__L2_I5/Q           |   v   | clk__L2_N5      | IN_5VX16    | 0.500 |  25.999 |   72.246 | 
     | Delay1_out1_reg[10]/CN |   v   | clk__L2_N5      | SDFFRQ_5VX1 | 0.002 |  26.002 |   72.249 | 
     | Delay1_out1_reg[10]/Q  |   v   | Delay1_out1[10] | SDFFRQ_5VX1 | 1.721 |  27.723 |   73.970 | 
     | Delay1_out1_reg[10]/D  |   v   | Delay1_out1[10] | SDFFRQ_5VX1 | 0.001 |  27.724 |   73.971 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.247 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.247 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.769 | 
     | clk__L2_I5/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.480 |  -20.767 | 
     | clk__L2_I5/Q           |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.963 |  -20.284 | 
     | Delay1_out1_reg[10]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.965 |  -20.282 | 
     +----------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin Delay1_out1_reg[3]/CN 
Endpoint:   Delay1_out1_reg[3]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[3]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.954
- Setup                         0.994
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.960
- Arrival Time                 27.701
= Slack Time                   46.259
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.259 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.260 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.496 |  25.497 |   71.755 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.500 |   71.759 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1     | IN_5VX16    | 0.486 |  25.987 |   72.245 | 
     | Delay1_out1_reg[3]/CN |   v   | clk__L2_N1     | SDFFRQ_5VX1 | 0.004 |  25.990 |   72.249 | 
     | Delay1_out1_reg[3]/Q  |   v   | Delay1_out1[3] | SDFFRQ_5VX1 | 1.710 |  27.700 |   73.959 | 
     | Delay1_out1_reg[3]/D  |   v   | Delay1_out1[3] | SDFFRQ_5VX1 | 0.001 |  27.701 |   73.960 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.259 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.259 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.781 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |  -20.778 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1 | IN_5VX16    | 0.470 |  25.951 |  -20.308 | 
     | Delay1_out1_reg[3]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.003 |  25.954 |  -20.305 | 
     +---------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin Delay1_out1_reg[6]/CN 
Endpoint:   Delay1_out1_reg[6]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[6]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.954
- Setup                         1.003
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.951
- Arrival Time                 27.677
= Slack Time                   46.274
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.274 | 
     | clk__L1_I0/A          |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.275 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0    | IN_5VX16    | 0.496 |  25.497 |   71.771 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0    | IN_5VX16    | 0.003 |  25.500 |   71.774 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1    | IN_5VX16    | 0.486 |  25.987 |   72.261 | 
     | Delay_out1_reg[6]/CN  |   v   | clk__L2_N1    | SDFFRQ_5VX1 | 0.003 |  25.989 |   72.264 | 
     | Delay_out1_reg[6]/Q   |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 1.686 |  27.676 |   73.950 | 
     | Delay1_out1_reg[6]/SD |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 0.001 |  27.677 |   73.951 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.274 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.274 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.796 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |  -20.794 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1 | IN_5VX16    | 0.470 |  25.951 |  -20.323 | 
     | Delay1_out1_reg[6]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.003 |  25.954 |  -20.320 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin Delay_out1_reg[6]/CN 
Endpoint:   Delay_out1_reg[6]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[6]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.953
- Setup                         0.989
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.964
- Arrival Time                 27.677
= Slack Time                   46.287
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.287 | 
     | clk__L1_I0/A         |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.288 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0    | IN_5VX16    | 0.496 |  25.497 |   71.784 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0    | IN_5VX16    | 0.003 |  25.500 |   71.787 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1    | IN_5VX16    | 0.486 |  25.987 |   72.274 | 
     | Delay_out1_reg[6]/CN |   v   | clk__L2_N1    | SDFFRQ_5VX1 | 0.003 |  25.989 |   72.277 | 
     | Delay_out1_reg[6]/Q  |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 1.686 |  27.676 |   73.963 | 
     | Delay_out1_reg[6]/D  |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 0.001 |  27.677 |   73.964 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |  -21.287 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.287 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.809 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |  -20.807 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1 | IN_5VX16    | 0.470 |  25.951 |  -20.336 | 
     | Delay_out1_reg[6]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.002 |  25.953 |  -20.334 | 
     +--------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin Delay1_out1_reg[13]/CN 
Endpoint:   Delay1_out1_reg[13]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[13]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.957
- Setup                         0.981
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.977
- Arrival Time                 27.689
= Slack Time                   46.288
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                 |             |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk             |             |       |  25.000 |   71.288 | 
     | clk__L1_I0/A           |   v   | clk             | IN_5VX16    | 0.001 |  25.001 |   71.289 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0      | IN_5VX16    | 0.496 |  25.497 |   71.784 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0      | IN_5VX16    | 0.004 |  25.501 |   71.788 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4      | IN_5VX16    | 0.489 |  25.990 |   72.277 | 
     | Delay1_out1_reg[13]/CN |   v   | clk__L2_N4      | SDFFRQ_5VX1 | 0.004 |  25.994 |   72.282 | 
     | Delay1_out1_reg[13]/Q  |   v   | Delay1_out1[13] | SDFFRQ_5VX1 | 1.694 |  27.688 |   73.976 | 
     | Delay1_out1_reg[13]/D  |   v   | Delay1_out1[13] | SDFFRQ_5VX1 | 0.001 |  27.689 |   73.977 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.288 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.288 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.809 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |  -20.807 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4 | IN_5VX16    | 0.473 |  25.954 |  -20.334 | 
     | Delay1_out1_reg[13]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.957 |  -20.330 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin Delay1_out1_reg[10]/CN 
Endpoint:   Delay1_out1_reg[10]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[10]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.965
- Setup                         0.998
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.967
- Arrival Time                 27.666
= Slack Time                   46.301
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.301 | 
     | clk__L1_I0/A           |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.302 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0     | IN_5VX16    | 0.496 |  25.497 |   71.798 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.501 |   71.802 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4     | IN_5VX16    | 0.489 |  25.990 |   72.291 | 
     | Delay_out1_reg[10]/CN  |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.994 |   72.295 | 
     | Delay_out1_reg[10]/Q   |   v   | Delay_out1[10] | SDFFRQ_5VX1 | 1.670 |  27.664 |   73.965 | 
     | Delay1_out1_reg[10]/SD |   v   | Delay_out1[10] | SDFFRQ_5VX1 | 0.002 |  27.666 |   73.967 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.301 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.301 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.823 | 
     | clk__L2_I5/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.480 |  -20.821 | 
     | clk__L2_I5/Q           |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.963 |  -20.339 | 
     | Delay1_out1_reg[10]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.965 |  -20.337 | 
     +----------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin Delay1_out1_reg[9]/CN 
Endpoint:   Delay1_out1_reg[9]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[9]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.965
- Setup                         0.984
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.980
- Arrival Time                 27.676
= Slack Time                   46.305
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.305 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.306 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.496 |  25.497 |   71.801 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.499 |   71.804 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5     | IN_5VX16    | 0.500 |  26.000 |   72.304 | 
     | Delay1_out1_reg[9]/CN |   v   | clk__L2_N5     | SDFFRQ_5VX1 | 0.003 |  26.002 |   72.307 | 
     | Delay1_out1_reg[9]/Q  |   v   | Delay1_out1[9] | SDFFRQ_5VX1 | 1.673 |  27.676 |   73.980 | 
     | Delay1_out1_reg[9]/D  |   v   | Delay1_out1[9] | SDFFRQ_5VX1 | 0.000 |  27.676 |   73.980 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.305 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.305 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.826 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.480 |  -20.824 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.963 |  -20.342 | 
     | Delay1_out1_reg[9]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.965 |  -20.340 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin Delay_out1_reg[10]/CN 
Endpoint:   Delay_out1_reg[10]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[10]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.957
- Setup                         0.985
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.972
- Arrival Time                 27.664
= Slack Time                   46.308
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.308 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.309 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.496 |  25.497 |   71.804 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.501 |   71.808 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4     | IN_5VX16    | 0.489 |  25.990 |   72.297 | 
     | Delay_out1_reg[10]/CN |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.994 |   72.302 | 
     | Delay_out1_reg[10]/Q  |   v   | Delay_out1[10] | SDFFRQ_5VX1 | 1.670 |  27.664 |   73.971 | 
     | Delay_out1_reg[10]/D  |   v   | Delay_out1[10] | SDFFRQ_5VX1 | 0.001 |  27.664 |   73.972 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.308 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.308 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.829 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |  -20.827 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.473 |  25.954 |  -20.354 | 
     | Delay_out1_reg[10]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.957 |  -20.350 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin Delay1_out1_reg[13]/CN 
Endpoint:   Delay1_out1_reg[13]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[13]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.957
- Setup                         0.989
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.968
- Arrival Time                 27.623
= Slack Time                   46.345
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.345 | 
     | clk__L1_I0/A           |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.346 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0     | IN_5VX16    | 0.496 |  25.497 |   71.842 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.501 |   71.846 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4     | IN_5VX16    | 0.489 |  25.990 |   72.335 | 
     | Delay_out1_reg[13]/CN  |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.994 |   72.339 | 
     | Delay_out1_reg[13]/Q   |   v   | Delay_out1[13] | SDFFRQ_5VX1 | 1.628 |  27.622 |   73.968 | 
     | Delay1_out1_reg[13]/SD |   v   | Delay_out1[13] | SDFFRQ_5VX1 | 0.001 |  27.623 |   73.968 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.345 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.345 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.867 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.481 |  -20.864 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4 | IN_5VX16    | 0.473 |  25.954 |  -20.391 | 
     | Delay1_out1_reg[13]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.957 |  -20.388 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin Delay1_out1_reg[15]/CN 
Endpoint:   Delay1_out1_reg[15]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[15]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.965
- Setup                         0.988
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.977
- Arrival Time                 27.624
= Slack Time                   46.353
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.353 | 
     | clk__L1_I0/A           |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.354 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0     | IN_5VX16    | 0.496 |  25.497 |   71.850 | 
     | clk__L2_I5/A           |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.499 |   71.853 | 
     | clk__L2_I5/Q           |   v   | clk__L2_N5     | IN_5VX16    | 0.500 |  26.000 |   72.353 | 
     | Delay_out1_reg[15]/CN  |   v   | clk__L2_N5     | SDFFRQ_5VX1 | 0.003 |  26.002 |   72.356 | 
     | Delay_out1_reg[15]/Q   |   v   | Delay_out1[15] | SDFFRQ_5VX1 | 1.621 |  27.624 |   73.977 | 
     | Delay1_out1_reg[15]/SD |   v   | Delay_out1[15] | SDFFRQ_5VX1 | 0.000 |  27.624 |   73.977 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.353 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.353 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.875 | 
     | clk__L2_I5/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.480 |  -20.873 | 
     | clk__L2_I5/Q           |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.963 |  -20.391 | 
     | Delay1_out1_reg[15]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.965 |  -20.389 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Delay1_out1_reg[0]/CN 
Endpoint:   Delay1_out1_reg[0]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[0]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.964
- Setup                         0.976
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.988
- Arrival Time                 27.634
= Slack Time                   46.354
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.354 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.356 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.496 |  25.497 |   71.851 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.499 |   71.854 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5     | IN_5VX16    | 0.500 |  26.000 |   72.354 | 
     | Delay1_out1_reg[0]/CN |   v   | clk__L2_N5     | SDFFRQ_5VX1 | 0.002 |  26.001 |   72.356 | 
     | Delay1_out1_reg[0]/Q  |   v   | Delay1_out1[0] | SDFFRQ_5VX1 | 1.631 |  27.633 |   73.987 | 
     | Delay1_out1_reg[0]/D  |   v   | Delay1_out1[0] | SDFFRQ_5VX1 | 0.001 |  27.634 |   73.988 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.354 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |  -21.354 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.478 |  25.478 |  -20.876 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.480 |  -20.874 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.963 |  -20.392 | 
     | Delay1_out1_reg[0]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.964 |  -20.390 | 
     +---------------------------------------------------------------------------------------+ 

