// Seed: 300172174
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = 1'd0;
  always @(posedge id_1) id_3 = 1;
  reg id_4;
  task id_5();
    input id_6;
    #1 id_4 <= (id_1) % 1;
  endtask
  wire id_7;
  final begin : LABEL_0
    id_3 <= id_4;
  end
  assign id_5 = 1;
  logic [7:0] id_8;
  assign module_1.id_2 = 0;
  wor id_9 = 1;
  assign id_8[1'd0] = "" - (1);
endmodule
module module_1 (
    input wor   id_0,
    input wor   id_1,
    input uwire id_2,
    input uwire id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  id_6(
      .id_0(1), .id_1(1)
  );
endmodule
