/**
  ******************************************************************************
  * @file    stm32_hal_legacy.h
  * @author  MCD Application Team
  * @brief   This file contains aliases definition for the STM32Cube HAL constants
  *          macros and functions maintained for legacy purpose.
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */

/* Define to prevent recursive inclusion -------------------------------------*/
#ifndef __STM32_HAL_LEGACY
#define __STM32_HAL_LEGACY

#ifdef __cplusplus
 extern "C" {
#endif

/* Includes ------------------------------------------------------------------*/
/* Exported types ------------------------------------------------------------*/
/* Exported constants --------------------------------------------------------*/

/** @defgroup HAL_AES_Aliased_Defines HAL CRYP Aliased Defines maintained for legacy purpose
  * @{
  */
#define AES_FLAG_RDERR                  CRYP_FLAG_RDERR
#define AES_FLAG_WRERR                  CRYP_FLAG_WRERR
#define AES_CLEARFLAG_CCF               CRYP_CLEARFLAG_CCF
#define AES_CLEARFLAG_RDERR             CRYP_CLEARFLAG_RDERR
#define AES_CLEARFLAG_WRERR             CRYP_CLEARFLAG_WRERR

/**
  * @}
  */

/** @defgroup HAL_ADC_Aliased_Defines HAL ADC Aliased Defines maintained for legacy purpose
  * @{
  */
#define ADC_RESOLUTION12b               ADC_RESOLUTION_12B
#define ADC_RESOLUTION10b               ADC_RESOLUTION_10B
#define ADC_RESOLUTION8b                ADC_RESOLUTION_8B
#define ADC_RESOLUTION6b                ADC_RESOLUTION_6B
#define OVR_DATA_OVERWRITTEN            ADC_OVR_DATA_OVERWRITTEN
#define OVR_DATA_PRESERVED              ADC_OVR_DATA_PRESERVED
#define EOC_SINGLE_CONV                 ADC_EOC_SINGLE_CONV
#define EOC_SEQ_CONV                    ADC_EOC_SEQ_CONV
#define EOC_SINGLE_SEQ_CONV             ADC_EOC_SINGLE_SEQ_CONV
#define REGULAR_GROUP                   ADC_REGULAR_GROUP
#define INJECTED_GROUP                  ADC_INJECTED_GROUP
#define REGULAR_INJECTED_GROUP          ADC_REGULAR_INJECTED_GROUP
#define AWD_EVENT                       ADC_AWD_EVENT
#define AWD1_EVENT                      ADC_AWD1_EVENT
#define AWD2_EVENT                      ADC_AWD2_EVENT
#define AWD3_EVENT                      ADC_AWD3_EVENT
#define OVR_EVENT                       ADC_OVR_EVENT
#define JQOVF_EVENT                     ADC_JQOVF_EVENT
#define ALL_CHANNELS                    ADC_ALL_CHANNELS
#define REGULAR_CHANNELS                ADC_REGULAR_CHANNELS
#define INJECTED_CHANNELS               ADC_INJECTED_CHANNELS
#define SYSCFG_FLAG_SENSOR_ADC          ADC_FLAG_SENSOR
#define SYSCFG_FLAG_VREF_ADC            ADC_FLAG_VREFINT
#define ADC_CLOCKPRESCALER_PCLK_DIV1    ADC_CLOCK_SYNC_PCLK_DIV1
#define ADC_CLOCKPRESCALER_PCLK_DIV2    ADC_CLOCK_SYNC_PCLK_DIV2
#define ADC_CLOCKPRESCALER_PCLK_DIV4    ADC_CLOCK_SYNC_PCLK_DIV4
#define ADC_CLOCKPRESCALER_PCLK_DIV6    ADC_CLOCK_SYNC_PCLK_DIV6
#define ADC_CLOCKPRESCALER_PCLK_DIV8    ADC_CLOCK_SYNC_PCLK_DIV8
#define ADC_EXTERNALTRIG0_T6_TRGO       ADC_EXTERNALTRIGCONV_T6_TRGO
#define ADC_EXTERNALTRIG1_T21_CC2       ADC_EXTERNALTRIGCONV_T21_CC2
#define ADC_EXTERNALTRIG2_T2_TRGO       ADC_EXTERNALTRIGCONV_T2_TRGO
#define ADC_EXTERNALTRIG3_T2_CC4        ADC_EXTERNALTRIGCONV_T2_CC4
#define ADC_EXTERNALTRIG4_T22_TRGO      ADC_EXTERNALTRIGCONV_T22_TRGO
#define ADC_EXTERNALTRIG7_EXT_IT11      ADC_EXTERNALTRIGCONV_EXT_IT11
#define ADC_CLOCK_ASYNC                 ADC_CLOCK_ASYNC_DIV1
#define ADC_EXTERNALTRIG_EDGE_NONE      ADC_EXTERNALTRIGCONVEDGE_NONE
#define ADC_EXTERNALTRIG_EDGE_RISING    ADC_EXTERNALTRIGCONVEDGE_RISING
#define ADC_EXTERNALTRIG_EDGE_FALLING   ADC_EXTERNALTRIGCONVEDGE_FALLING
#define ADC_EXTERNALTRIG_EDGE_RISINGFALLING ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING
#define ADC_SAMPLETIME_2CYCLE_5         ADC_SAMPLETIME_2CYCLES_5

#define HAL_ADC_STATE_BUSY_REG          HAL_ADC_STATE_REG_BUSY
#define HAL_ADC_STATE_BUSY_INJ          HAL_ADC_STATE_INJ_BUSY
#define HAL_ADC_STATE_EOC_REG           HAL_ADC_STATE_REG_EOC
#define HAL_ADC_STATE_EOC_INJ           HAL_ADC_STATE_INJ_EOC
#define HAL_ADC_STATE_ERROR             HAL_ADC_STATE_ERROR_INTERNAL
#define HAL_ADC_STATE_BUSY              HAL_ADC_STATE_BUSY_INTERNAL
#define HAL_ADC_STATE_AWD               HAL_ADC_STATE_AWD1
/**
  * @}
  */

/** @defgroup HAL_CEC_Aliased_Defines HAL CEC Aliased Defines maintained for legacy purpose
  * @{
  */

#define __HAL_CEC_GET_IT __HAL_CEC_GET_FLAG

/**
  * @}
  */

/** @defgroup HAL_COMP_Aliased_Defines HAL COMP Aliased Defines maintained for legacy purpose
  * @{
  */
#define COMP_WINDOWMODE_DISABLED       COMP_WINDOWMODE_DISABLE
#define COMP_WINDOWMODE_ENABLED        COMP_WINDOWMODE_ENABLE
#define COMP_EXTI_LINE_COMP1_EVENT     COMP_EXTI_LINE_COMP1
#define COMP_EXTI_LINE_COMP2_EVENT     COMP_EXTI_LINE_COMP2
#define COMP_EXTI_LINE_COMP3_EVENT     COMP_EXTI_LINE_COMP3
#define COMP_EXTI_LINE_COMP4_EVENT     COMP_EXTI_LINE_COMP4
#define COMP_EXTI_LINE_COMP5_EVENT     COMP_EXTI_LINE_COMP5
#define COMP_EXTI_LINE_COMP6_EVENT     COMP_EXTI_LINE_COMP6
#define COMP_EXTI_LINE_COMP7_EVENT     COMP_EXTI_LINE_COMP7
#if defined(STM32L0)
#define COMP_LPTIMCONNECTION_ENABLED   ((uint32_t)0x00000003U)    /*!< COMPX output generic naming: connected to LPTIM input 1 for COMP1, LPTIM input 2 for COMP2 */
#endif
#define COMP_OUTPUT_COMP6TIM2OCREFCLR  COMP_OUTPUT_COMP6_TIM2OCREFCLR
#if defined(STM32F373xC) || defined(STM32F378xx)
#define COMP_OUTPUT_TIM3IC1            COMP_OUTPUT_COMP1_TIM3IC1
#define COMP_OUTPUT_TIM3OCREFCLR       COMP_OUTPUT_COMP1_TIM3OCREFCLR
#endif /* STM32F373xC || STM32F378xx */

#if defined(STM32L0) || defined(STM32L4)
#define COMP_WINDOWMODE_ENABLE         COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON

#define COMP_NONINVERTINGINPUT_IO1      COMP_INPUT_PLUS_IO1
#define COMP_NONINVERTINGINPUT_IO2      COMP_INPUT_PLUS_IO2
#define COMP_NONINVERTINGINPUT_IO3      COMP_INPUT_PLUS_IO3
#define COMP_NONINVERTINGINPUT_IO4      COMP_INPUT_PLUS_IO4
#define COMP_NONINVERTINGINPUT_IO5      COMP_INPUT_PLUS_IO5
#define COMP_NONINVERTINGINPUT_IO6      COMP_INPUT_PLUS_IO6

#define COMP_INVERTINGINPUT_1_4VREFINT  COMP_INPUT_MINUS_1_4VREFINT
#define COMP_INVERTINGINPUT_1_2VREFINT  COMP_INPUT_MINUS_1_2VREFINT
#define COMP_INVERTINGINPUT_3_4VREFINT  COMP_INPUT_MINUS_3_4VREFINT
#define COMP_INVERTINGINPUT_VREFINT     COMP_INPUT_MINUS_VREFINT
#define COMP_INVERTINGINPUT_DAC1_CH1    COMP_INPUT_MINUS_DAC1_CH1
#define COMP_INVERTINGINPUT_DAC1_CH2    COMP_INPUT_MINUS_DAC1_CH2
#define COMP_INVERTINGINPUT_DAC1        COMP_INPUT_MINUS_DAC1_CH1
#define COMP_INVERTINGINPUT_DAC2        COMP_INPUT_MINUS_DAC1_CH2
#define COMP_INVERTINGINPUT_IO1         COMP_INPUT_MINUS_IO1
#if defined(STM32L0)
/* Issue fixed on STM32L0 COMP driver: only 2 dedicated IO (IO1 and IO2),     */
/* IO2 was wrongly assigned to IO shared with DAC and IO3 was corresponding   */
/* to the second dedicated IO (only for COMP2).                               */
#define COMP_INVERTINGINPUT_IO2         COMP_INPUT_MINUS_DAC1_CH2
#define COMP_INVERTINGINPUT_IO3         COMP_INPUT_MINUS_IO2
#else
#define COMP_INVERTINGINPUT_IO2         COMP_INPUT_MINUS_IO2
#define COMP_INVERTINGINPUT_IO3         COMP_INPUT_MINUS_IO3
#endif
#define COMP_INVERTINGINPUT_IO4         COMP_INPUT_MINUS_IO4
#define COMP_INVERTINGINPUT_IO5         COMP_INPUT_MINUS_IO5

#define COMP_OUTPUTLEVEL_LOW            COMP_OUTPUT_LEVEL_LOW
#define COMP_OUTPUTLEVEL_HIGH           COMP_OUTPUT_LEVEL_HIGH

/* Note: Literal "COMP_FLAG_LOCK" kept for legacy purpose.                    */
/*       To check COMP lock state, use macro "__HAL_COMP_IS_LOCKED()".        */
#if defined(COMP_CSR_LOCK)
#define COMP_FLAG_LOCK                 COMP_CSR_LOCK
#elif defined(COMP_CSR_COMP1LOCK)
#define COMP_FLAG_LOCK                 COMP_CSR_COMP1LOCK
#elif defined(COMP_CSR_COMPxLOCK)
#define COMP_FLAG_LOCK                 COMP_CSR_COMPxLOCK
#endif

#if defined(STM32L4)
#define COMP_BLANKINGSRCE_TIM1OC5        COMP_BLANKINGSRC_TIM1_OC5_COMP1
#define COMP_BLANKINGSRCE_TIM2OC3        COMP_BLANKINGSRC_TIM2_OC3_COMP1
#define COMP_BLANKINGSRCE_TIM3OC3        COMP_BLANKINGSRC_TIM3_OC3_COMP1
#define COMP_BLANKINGSRCE_TIM3OC4        COMP_BLANKINGSRC_TIM3_OC4_COMP2
#define COMP_BLANKINGSRCE_TIM8OC5        COMP_BLANKINGSRC_TIM8_OC5_COMP2
#define COMP_BLANKINGSRCE_TIM15OC1       COMP_BLANKINGSRC_TIM15_OC1_COMP2
#define COMP_BLANKINGSRCE_NONE           COMP_BLANKINGSRC_NONE
#endif

#if defined(STM32L0)
#define COMP_MODE_HIGHSPEED              COMP_POWERMODE_MEDIUMSPEED
#define COMP_MODE_LOWSPEED               COMP_POWERMODE_ULTRALOWPOWER
#else
#define COMP_MODE_HIGHSPEED              COMP_POWERMODE_HIGHSPEED
#define COMP_MODE_MEDIUMSPEED            COMP_POWERMODE_MEDIUMSPEED
#define COMP_MODE_LOWPOWER               COMP_POWERMODE_LOWPOWER
#define COMP_MODE_ULTRALOWPOWER          COMP_POWERMODE_ULTRALOWPOWER
#endif

#endif
/**
  * @}
  */

/** @defgroup HAL_CORTEX_Aliased_Defines HAL CORTEX Aliased Defines maintained for legacy purpose
  * @{
  */
#define __HAL_CORTEX_SYSTICKCLK_CONFIG HAL_SYSTICK_CLKSourceConfig
/**
  * @}
  */

/** @defgroup HAL_CRC_Aliased_Defines HAL CRC Aliased Defines maintained for legacy purpose
  * @{
  */

#define CRC_OUTPUTDATA_INVERSION_DISABLED    CRC_OUTPUTDATA_INVERSION_DISABLE
#define CRC_OUTPUTDATA_INVERSION_ENABLED     CRC_OUTPUTDATA_INVERSION_ENABLE

/**
  * @}
  */

/** @defgroup HAL_DAC_Aliased_Defines HAL DAC Aliased Defines maintained for legacy purpose
  * @{
  */

#define DAC1_CHANNEL_1                                  DAC_CHANNEL_1
#define DAC1_CHANNEL_2                                  DAC_CHANNEL_2
#define DAC2_CHANNEL_1                                  DAC_CHANNEL_1
#define DAC_WAVE_NONE                                   0x00000000U
#define DAC_WAVE_NOISE                                  DAC_CR_WAVE1_0
#define DAC_WAVE_TRIANGLE                               DAC_CR_WAVE1_1
#define DAC_WAVEGENERATION_NONE                         DAC_WAVE_NONE
#define DAC_WAVEGENERATION_NOISE                        DAC_WAVE_NOISE
#define DAC_WAVEGENERATION_TRIANGLE                     DAC_WAVE_TRIANGLE

/**
  * @}
  */

/** @defgroup HAL_DMA_Aliased_Defines HAL DMA Aliased Defines maintained for legacy purpose
  * @{
  */
#define HAL_REMAPDMA_ADC_DMA_CH2                DMA_REMAP_ADC_DMA_CH2
#define HAL_REMAPDMA_USART1_TX_DMA_CH4          DMA_REMAP_USART1_TX_DMA_CH4
#define HAL_REMAPDMA_USART1_RX_DMA_CH5          DMA_REMAP_USART1_RX_DMA_CH5
#define HAL_REMAPDMA_TIM16_DMA_CH4              DMA_REMAP_TIM16_DMA_CH4
#define HAL_REMAPDMA_TIM17_DMA_CH2              DMA_REMAP_TIM17_DMA_CH2
#define HAL_REMAPDMA_USART3_DMA_CH32            DMA_REMAP_USART3_DMA_CH32
#define HAL_REMAPDMA_TIM16_DMA_CH6              DMA_REMAP_TIM16_DMA_CH6
#define HAL_REMAPDMA_TIM17_DMA_CH7              DMA_REMAP_TIM17_DMA_CH7
#define HAL_REMAPDMA_SPI2_DMA_CH67              DMA_REMAP_SPI2_DMA_CH67
#define HAL_REMAPDMA_USART2_DMA_CH67            DMA_REMAP_USART2_DMA_CH67
#define HAL_REMAPDMA_I2C1_DMA_CH76              DMA_REMAP_I2C1_DMA_CH76
#define HAL_REMAPDMA_TIM1_DMA_CH6               DMA_REMAP_TIM1_DMA_CH6
#define HAL_REMAPDMA_TIM2_DMA_CH7               DMA_REMAP_TIM2_DMA_CH7
#define HAL_REMAPDMA_TIM3_DMA_CH6               DMA_REMAP_TIM3_DMA_CH6

#define IS_HAL_REMAPDMA                          IS_DMA_REMAP
#define __HAL_REMAPDMA_CHANNEL_ENABLE            __HAL_DMA_REMAP_CHANNEL_ENABLE
#define __HAL_REMAPDMA_CHANNEL_DISABLE           __HAL_DMA_REMAP_CHANNEL_DISABLE



/**
  * @}
  */

/** @defgroup HAL_FLASH_Aliased_Defines HAL FLASH Aliased Defines maintained for legacy purpose
  * @{
  */

#define TYPEPROGRAM_BYTE              FLASH_TYPEPROGRAM_BYTE
#define TYPEPROGRAM_HALFWORD          FLASH_TYPEPROGRAM_HALFWORD
#define TYPEPROGRAM_WORD              FLASH_TYPEPROGRAM_WORD
#define TYPEPROGRAM_DOUBLEWORD        FLASH_TYPEPROGRAM_DOUBLEWORD
#define TYPEERASE_SECTORS             FLASH_TYPEERASE_SECTORS
#define TYPEERASE_PAGES               FLASH_TYPEERASE_PAGES
#define TYPEERASE_PAGEERASE           FLASH_TYPEERASE_PAGES
#define TYPEERASE_MASSERASE           FLASH_TYPEERASE_MASSERASE
#define WRPSTATE_DISABLE              OB_WRPSTATE_DISABLE
#define WRPSTATE_ENABLE               OB_WRPSTATE_ENABLE
#define HAL_FLASH_TIMEOUT_VALUE       FLASH_TIMEOUT_VALUE
#define OBEX_PCROP                    OPTIONBYTE_PCROP
#define OBEX_BOOTCONFIG               OPTIONBYTE_BOOTCONFIG
#define PCROPSTATE_DISABLE            OB_PCROP_STATE_DISABLE
#define PCROPSTATE_ENABLE             OB_PCROP_STATE_ENABLE
#define TYPEERASEDATA_BYTE            FLASH_TYPEERASEDATA_BYTE
#define TYPEERASEDATA_HALFWORD        FLASH_TYPEERASEDATA_HALFWORD
#define TYPEERASEDATA_WORD            FLASH_TYPEERASEDATA_WORD
#define TYPEPROGRAMDATA_BYTE          FLASH_TYPEPROGRAMDATA_BYTE
#define TYPEPROGRAMDATA_HALFWORD      FLASH_TYPEPROGRAMDATA_HALFWORD
#define TYPEPROGRAMDATA_WORD          FLASH_TYPEPROGRAMDATA_WORD
#define TYPEPROGRAMDATA_FASTBYTE      FLASH_TYPEPROGRAMDATA_FASTBYTE
#define TYPEPROGRAMDATA_FASTHALFWORD  FLASH_TYPEPROGRAMDATA_FASTHALFWORD
#define TYPEPROGRAMDATA_FASTWORD      FLASH_TYPEPROGRAMDATA_FASTWORD
#define PAGESIZE                      FLASH_PAGE_SIZE
#define TYPEPROGRAM_FASTBYTE          FLASH_TYPEPROGRAM_BYTE
#define TYPEPROGRAM_FASTHALFWORD      FLASH_TYPEPROGRAM_HALFWORD
#define TYPEPROGRAM_FASTWORD          FLASH_TYPEPROGRAM_WORD
#define VOLTAGE_RANGE_1               FLASH_VOLTAGE_RANGE_1
#define VOLTAGE_RANGE_2               FLASH_VOLTAGE_RANGE_2
#define VOLTAGE_RANGE_3               FLASH_VOLTAGE_RANGE_3
#define VOLTAGE_RANGE_4               FLASH_VOLTAGE_RANGE_4
#define TYPEPROGRAM_FAST              FLASH_TYPEPROGRAM_FAST
#define TYPEPROGRAM_FAST_AND_LAST     FLASH_TYPEPROGRAM_FAST_AND_LAST
#define WRPAREA_BANK1_AREAA           OB_WRPAREA_BANK1_AREAA
#define WRPAREA_BANK1_AREAB           OB_WRPAREA_BANK1_AREAB
#define WRPAREA_BANK2_AREAA           OB_WRPAREA_BANK2_AREAA
#define WRPAREA_BANK2_AREAB           OB_WRPAREA_BANK2_AREAB
#define IWDG_STDBY_FREEZE             OB_IWDG_STDBY_FREEZE
#define IWDG_STDBY_ACTIVE             OB_IWDG_STDBY_RUN
#define IWDG_STOP_FREEZE              OB_IWDG_STOP_FREEZE
#define IWDG_STOP_ACTIVE              OB_IWDG_STOP_RUN
#define FLASH_ERROR_NONE              HAL_FLASH_ERROR_NONE
#define FLASH_ERROR_RD                HAL_FLASH_ERROR_RD
#define FLASH_ERROR_PG                HAL_FLASH_ERROR_PROG
#define FLASH_ERROR_PGP               HAL_FLASH_ERROR_PGS
#define FLASH_ERROR_WRP               HAL_FLASH_ERROR_WRP
#define FLASH_ERROR_OPTV              HAL_FLASH_ERROR_OPTV
#define FLASH_ERROR_OPTVUSR           HAL_FLASH_ERROR_OPTVUSR
#define FLASH_ERROR_PROG              HAL_FLASH_ERROR_PROG
#define FLASH_ERROR_OP                HAL_FLASH_ERROR_OPERATION
#define FLASH_ERROR_PGA               HAL_FLASH_ERROR_PGA
#define FLASH_ERROR_SIZE              HAL_FLASH_ERROR_SIZE
#define FLASH_ERROR_SIZ               HAL_FLASH_ERROR_SIZE
#define FLASH_ERROR_PGS               HAL_FLASH_ERROR_PGS
#define FLASH_ERROR_MIS               HAL_FLASH_ERROR_MIS
#define FLASH_ERROR_FAST              HAL_FLASH_ERROR_FAST
#define FLASH_ERROR_FWWERR            HAL_FLASH_ERROR_FWWERR
#define FLASH_ERROR_NOTZERO           HAL_FLASH_ERROR_NOTZERO
#define FLASH_ERROR_OPERATION         HAL_FLASH_ERROR_OPERATION
#define FLASH_ERROR_ERS               HAL_FLASH_ERROR_ERS
#define OB_WDG_SW                     OB_IWDG_SW
#define OB_WDG_HW                     OB_IWDG_HW
#define OB_SDADC12_VDD_MONITOR_SET    OB_SDACD_VDD_MONITOR_SET
#define OB_SDADC12_VDD_MONITOR_RESET  OB_SDACD_VDD_MONITOR_RESET
#define OB_RAM_PARITY_CHECK_SET       OB_SRAM_PARITY_SET
#define OB_RAM_PARITY_CHECK_RESET     OB_SRAM_PARITY_RESET
#define IS_OB_SDADC12_VDD_MONITOR     IS_OB_SDACD_VDD_MONITOR
#define OB_RDP_LEVEL0                 OB_RDP_LEVEL_0
#define OB_RDP_LEVEL1                 OB_RDP_LEVEL_1
#define OB_RDP_LEVEL2                 OB_RDP_LEVEL_2

/**
  * @}
  */

/** @defgroup HAL_SYSCFG_Aliased_Defines HAL SYSCFG Aliased Defines maintained for legacy purpose
  * @{
  */

#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA9    I2C_FASTMODEPLUS_PA9
#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA10   I2C_FASTMODEPLUS_PA10
#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB6    I2C_FASTMODEPLUS_PB6
#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB7    I2C_FASTMODEPLUS_PB7
#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB8    I2C_FASTMODEPLUS_PB8
#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB9    I2C_FASTMODEPLUS_PB9
#define HAL_SYSCFG_FASTMODEPLUS_I2C1       I2C_FASTMODEPLUS_I2C1
#define HAL_SYSCFG_FASTMODEPLUS_I2C2       I2C_FASTMODEPLUS_I2C2
#define HAL_SYSCFG_FASTMODEPLUS_I2C3       I2C_FASTMODEPLUS_I2C3
/**
  * @}
  */


/** @defgroup LL_FMC_Aliased_Defines LL FMC Aliased Defines maintained for compatibility purpose
  * @{
  */
#if defined(STM32L4) || defined(STM32F7) || defined(STM32H7) || defined(STM32G4)
#define FMC_NAND_PCC_WAIT_FEATURE_DISABLE       FMC_NAND_WAIT_FEATURE_DISABLE
#define FMC_NAND_PCC_WAIT_FEATURE_ENABLE        FMC_NAND_WAIT_FEATURE_ENABLE
#define FMC_NAND_PCC_MEM_BUS_WIDTH_8            FMC_NAND_MEM_BUS_WIDTH_8
#define FMC_NAND_PCC_MEM_BUS_WIDTH_16           FMC_NAND_MEM_BUS_WIDTH_16
#else
#define FMC_NAND_WAIT_FEATURE_DISABLE           FMC_NAND_PCC_WAIT_FEATURE_DISABLE
#define FMC_NAND_WAIT_FEATURE_ENABLE            FMC_NAND_PCC_WAIT_FEATURE_ENABLE
#define FMC_NAND_MEM_BUS_WIDTH_8                FMC_NAND_PCC_MEM_BUS_WIDTH_8
#define FMC_NAND_MEM_BUS_WIDTH_16               FMC_NAND_PCC_MEM_BUS_WIDTH_16
#endif
/**
  * @}
  */

/** @defgroup LL_FSMC_Aliased_Defines LL FSMC Aliased Defines maintained for legacy purpose
  * @{
  */

#define FSMC_NORSRAM_TYPEDEF                      FSMC_NORSRAM_TypeDef
#define FSMC_NORSRAM_EXTENDED_TYPEDEF             FSMC_NORSRAM_EXTENDED_TypeDef
/**
  * @}
  */

/** @defgroup HAL_GPIO_Aliased_Macros HAL GPIO Aliased Macros maintained for legacy purpose
  * @{
  */
#define GET_GPIO_SOURCE                           GPIO_GET_INDEX
#define GET_GPIO_INDEX                            GPIO_GET_INDEX

#if defined(STM32F4)
#define GPIO_AF12_SDMMC                           GPIO_AF12_SDIO
#define GPIO_AF12_SDMMC1                          GPIO_AF12_SDIO
#endif

#if defined(STM32F7)
#define GPIO_AF12_SDIO                            GPIO_AF12_SDMMC1
#define GPIO_AF12_SDMMC                           GPIO_AF12_SDMMC1
#endif

#if defined(STM32L4)
#define GPIO_AF12_SDIO                            GPIO_AF12_SDMMC1
#define GPIO_AF12_SDMMC                           GPIO_AF12_SDMMC1
#endif

#define GPIO_AF0_LPTIM                            GPIO_AF0_LPTIM1
#define GPIO_AF1_LPTIM                            GPIO_AF1_LPTIM1
#define GPIO_AF2_LPTIM                            GPIO_AF2_LPTIM1

#if defined(STM32L0) || defined(STM32L4) || defined(STM32F4) || defined(STM32F2) || defined(STM32F7) || defined(STM32G4)
#define  GPIO_SPEED_LOW                           GPIO_SPEED_FREQ_LOW
#define  GPIO_SPEED_MEDIUM                        GPIO_SPEED_FREQ_MEDIUM
#define  GPIO_SPEED_FAST                          GPIO_SPEED_FREQ_HIGH
#define  GPIO_SPEED_HIGH                          GPIO_SPEED_FREQ_VERY_HIGH
#endif /* STM32L0 || STM32L4 || STM32F4 || STM32F2 || STM32F7 || STM32G4 */

#if defined(STM32L1)
 #define  GPIO_SPEED_VERY_LOW    GPIO_SPEED_FREQ_LOW
 #define  GPIO_SPEED_LOW         GPIO_SPEED_FREQ_MEDIUM
 #define  GPIO_SPEED_MEDIUM      GPIO_SPEED_FREQ_HIGH
 #define  GPIO_SPEED_HIGH        GPIO_SPEED_FREQ_VERY_HIGH
#endif /* STM32L1 */

#if defined(STM32F0) || defined(STM32F3) || defined(STM32F1)
 #define  GPIO_SPEED_LOW    GPIO_SPEED_FREQ_LOW
 #define  GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUM
 #define  GPIO_SPEED_HIGH   GPIO_SPEED_FREQ_HIGH
#endif /* STM32F0 || STM32F3 || STM32F1 */

#define GPIO_AF6_DFSDM                            GPIO_AF6_DFSDM1
/**
  * @}
  */

/** @defgroup HAL_JPEG_Aliased_Macros HAL JPEG Aliased Macros maintained for legacy purpose
  * @{
  */

#if defined(STM32H7)
 #define __HAL_RCC_JPEG_CLK_ENABLE               __HAL_RCC_JPGDECEN_CLK_ENABLE
 #define __HAL_RCC_JPEG_CLK_DISABLE              __HAL_RCC_JPGDECEN_CLK_DISABLE
 #define __HAL_RCC_JPEG_FORCE_RESET              __HAL_RCC_JPGDECRST_FORCE_RESET
 #define __HAL_RCC_JPEG_RELEASE_RESET            __HAL_RCC_JPGDECRST_RELEASE_RESET
 #define __HAL_RCC_JPEG_CLK_SLEEP_ENABLE         __HAL_RCC_JPGDEC_CLK_SLEEP_ENABLE
 #define __HAL_RCC_JPEG_CLK_SLEEP_DISABLE        __HAL_RCC_JPGDEC_CLK_SLEEP_DISABLE

  #define DMA_REQUEST_DAC1 DMA_REQUEST_DAC1_CH1
  #define DMA_REQUEST_DAC2 DMA_REQUEST_DAC1_CH2

 #define BDMA_REQUEST_LP_UART1_RX BDMA_REQUEST_LPUART1_RX
 #define BDMA_REQUEST_LP_UART1_TX BDMA_REQUEST_LPUART1_TX

 #define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT    HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT
 #define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT    HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT
 #define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT    HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT
 #define HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT         HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT
 #define HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT         HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT
 #define HAL_DMAMUX1_REQUEST_GEN_LPTIM3_OUT         HAL_DMAMUX1_REQ_GEN_LPTIM3_OUT
 #define HAL_DMAMUX1_REQUEST_GEN_EXTI0              HAL_DMAMUX1_REQ_GEN_EXTI0
 #define HAL_DMAMUX1_REQUEST_GEN_TIM12_TRGO         HAL_DMAMUX1_REQ_GEN_TIM12_TRGO

 #define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH0_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH0_EVT
 #define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH1_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH1_EVT
 #define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH2_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH2_EVT
 #define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH3_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH3_EVT
 #define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH4_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH4_EVT
 #define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH5_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH5_EVT
 #define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH6_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH6_EVT
 #define HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_WKUP    HAL_DMAMUX2_REQ_GEN_LPUART1_RX_WKUP
 #define HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_WKUP    HAL_DMAMUX2_REQ_GEN_LPUART1_TX_WKUP
 #define HAL_DMAMUX2_REQUEST_GEN_LPTIM2_WKUP        HAL_DMAMUX2_REQ_GEN_LPTIM2_WKUP
 #define HAL_DMAMUX2_REQUEST_GEN_LPTIM2_OUT         HAL_DMAMUX2_REQ_GEN_LPTIM2_OUT
 #define HAL_DMAMUX2_REQUEST_GEN_LPTIM3_WKUP        HAL_DMAMUX2_REQ_GEN_LPTIM3_WKUP
 #define HAL_DMAMUX2_REQUEST_GEN_LPTIM3_OUT         HAL_DMAMUX2_REQ_GEN_LPTIM3_OUT
 #define HAL_DMAMUX2_REQUEST_GEN_LPTIM4_WKUP        HAL_DMAMUX2_REQ_GEN_LPTIM4_WKUP
 #define HAL_DMAMUX2_REQUEST_GEN_LPTIM5_WKUP        HAL_DMAMUX2_REQ_GEN_LPTIM5_WKUP
 #define HAL_DMAMUX2_REQUEST_GEN_I2C4_WKUP          HAL_DMAMUX2_REQ_GEN_I2C4_WKUP
 #define HAL_DMAMUX2_REQUEST_GEN_SPI6_WKUP          HAL_DMAMUX2_REQ_GEN_SPI6_WKUP
 #define HAL_DMAMUX2_REQUEST_GEN_COMP1_OUT          HAL_DMAMUX2_REQ_GEN_COMP1_OUT
 #define HAL_DMAMUX2_REQUEST_GEN_COMP2_OUT          HAL_DMAMUX2_REQ_GEN_COMP2_OUT
 #define HAL_DMAMUX2_REQUEST_GEN_RTC_WKUP           HAL_DMAMUX2_REQ_GEN_RTC_WKUP
 #define HAL_DMAMUX2_REQUEST_GEN_EXTI0              HAL_DMAMUX2_REQ_GEN_EXTI0
 #define HAL_DMAMUX2_REQUEST_GEN_EXTI2              HAL_DMAMUX2_REQ_GEN_EXTI2
 #define HAL_DMAMUX2_REQUEST_GEN_I2C4_IT_EVT        HAL_DMAMUX2_REQ_GEN_I2C4_IT_EVT
 #define HAL_DMAMUX2_REQUEST_GEN_SPI6_IT            HAL_DMAMUX2_REQ_GEN_SPI6_IT
 #define HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_IT      HAL_DMAMUX2_REQ_GEN_LPUART1_TX_IT
 #define HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_IT      HAL_DMAMUX2_REQ_GEN_LPUART1_RX_IT
 #define HAL_DMAMUX2_REQUEST_GEN_ADC3_IT            HAL_DMAMUX2_REQ_GEN_ADC3_IT
 #define HAL_DMAMUX2_REQUEST_GEN_ADC3_AWD1_OUT      HAL_DMAMUX2_REQ_GEN_ADC3_AWD1_OUT
 #define HAL_DMAMUX2_REQUEST_GEN_BDMA_CH0_IT        HAL_DMAMUX2_REQ_GEN_BDMA_CH0_IT
 #define HAL_DMAMUX2_REQUEST_GEN_BDMA_CH1_IT        HAL_DMAMUX2_REQ_GEN_BDMA_CH1_IT

 #define HAL_DMAMUX_REQUEST_GEN_NO_EVENT            HAL_DMAMUX_REQ_GEN_NO_EVENT
 #define HAL_DMAMUX_REQUEST_GEN_RISING              HAL_DMAMUX_REQ_GEN_RISING
 #define HAL_DMAMUX_REQUEST_GEN_FALLING             HAL_DMAMUX_REQ_GEN_FALLING
 #define HAL_DMAMUX_REQUEST_GEN_RISING_FALLING      HAL_DMAMUX_REQ_GEN_RISING_FALLING


#endif /* STM32H7  */


/**
  * @}
  */


/** @defgroup HAL_HRTIM_Aliased_Macros HAL HRTIM Aliased Macros maintained for legacy purpose
  * @{
  */
#define HRTIM_TIMDELAYEDPROTECTION_DISABLED           HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED
#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6
#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6
#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6
#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68     HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6
#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7
#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7
#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7
#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79     HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7

#define __HAL_HRTIM_SetCounter        __HAL_HRTIM_SETCOUNTER
#define __HAL_HRTIM_GetCounter        __HAL_HRTIM_GETCOUNTER
#define __HAL_HRTIM_SetPeriod         __HAL_HRTIM_SETPERIOD
#define __HAL_HRTIM_GetPeriod         __HAL_HRTIM_GETPERIOD
#define __HAL_HRTIM_SetClockPrescaler __HAL_HRTIM_SETCLOCKPRESCALER
#define __HAL_HRTIM_GetClockPrescaler __HAL_HRTIM_GETCLOCKPRESCALER
#define __HAL_HRTIM_SetCompare        __HAL_HRTIM_SETCOMPARE
#define __HAL_HRTIM_GetCompare        __HAL_HRTIM_GETCOMPARE
/**
  * @}
  */

/** @defgroup HAL_I2C_Aliased_Defines HAL I2C Aliased Defines maintained for legacy purpose
  * @{
  */
#define I2C_DUALADDRESS_DISABLED                I2C_DUALADDRESS_DISABLE
#define I2C_DUALADDRESS_ENABLED                 I2C_DUALADDRESS_ENABLE
#define I2C_GENERALCALL_DISABLED                I2C_GENERALCALL_DISABLE
#define I2C_GENERALCALL_ENABLED                 I2C_GENERALCALL_ENABLE
#define I2C_NOSTRETCH_DISABLED                  I2C_NOSTRETCH_DISABLE
#define I2C_NOSTRETCH_ENABLED                   I2C_NOSTRETCH_ENABLE
#define I2C_ANALOGFILTER_ENABLED                I2C_ANALOGFILTER_ENABLE
#define I2C_ANALOGFILTER_DISABLED               I2C_ANALOGFILTER_DISABLE
#if defined(STM32F0) || defined(STM32F1) || defined(STM32F3) || defined(STM32G0) || defined(STM32L4) || defined(STM32L1) || defined(STM32F7)
#define HAL_I2C_STATE_MEM_BUSY_TX               HAL_I2C_STATE_BUSY_TX
#define HAL_I2C_STATE_MEM_BUSY_RX               HAL_I2C_STATE_BUSY_RX
#define HAL_I2C_STATE_MASTER_BUSY_TX            HAL_I2C_STATE_BUSY_TX
#define HAL_I2C_STATE_MASTER_BUSY_RX            HAL_I2C_STATE_BUSY_RX
#define HAL_I2C_STATE_SLAVE_BUSY_TX             HAL_I2C_STATE_BUSY_TX
#define HAL_I2C_STATE_SLAVE_BUSY_RX             HAL_I2C_STATE_BUSY_RX
#endif
/**
  * @}
  */

/** @defgroup HAL_IRDA_Aliased_Defines HAL IRDA Aliased Defines maintained for legacy purpose
  * @{
  */
#define IRDA_ONE_BIT_SAMPLE_DISABLED            IRDA_ONE_BIT_SAMPLE_DISABLE
#define IRDA_ONE_BIT_SAMPLE_ENABLED             IRDA_ONE_BIT_SAMPLE_ENABLE

/**
  * @}
  */

/** @defgroup HAL_IWDG_Aliased_Defines HAL IWDG Aliased Defines maintained for legacy purpose
  * @{
  */
#define KR_KEY_RELOAD                   IWDG_KEY_RELOAD
#define KR_KEY_ENABLE                   IWDG_KEY_ENABLE
#define KR_KEY_EWA                      IWDG_KEY_WRITE_ACCESS_ENABLE
#define KR_KEY_DWA                      IWDG_KEY_WRITE_ACCESS_DISABLE
/**
  * @}
  */

/** @defgroup HAL_LPTIM_Aliased_Defines HAL LPTIM Aliased Defines maintained for legacy purpose
  * @{
  */

#define LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION
#define LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS     LPTIM_CLOCKSAMPLETIME_2TRANSITIONS
#define LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS     LPTIM_CLOCKSAMPLETIME_4TRANSITIONS
#define LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS     LPTIM_CLOCKSAMPLETIME_8TRANSITIONS

#define LPTIM_CLOCKPOLARITY_RISINGEDGE          LPTIM_CLOCKPOLARITY_RISING
#define LPTIM_CLOCKPOLARITY_FALLINGEDGE         LPTIM_CLOCKPOLARITY_FALLING
#define LPTIM_CLOCKPOLARITY_BOTHEDGES           LPTIM_CLOCKPOLARITY_RISING_FALLING

#define LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION  LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION
#define LPTIM_TRIGSAMPLETIME_2TRANSISTIONS      LPTIM_TRIGSAMPLETIME_2TRANSITIONS
#define LPTIM_TRIGSAMPLETIME_4TRANSISTIONS      LPTIM_TRIGSAMPLETIME_4TRANSITIONS
#define LPTIM_TRIGSAMPLETIME_8TRANSISTIONS      LPTIM_TRIGSAMPLETIME_8TRANSITIONS

/* The following 3 definition have also been present in a temporary version of lptim.h */
/* They need to be renamed also to the right name, just in case */
#define LPTIM_TRIGSAMPLETIME_2TRANSITION        LPTIM_TRIGSAMPLETIME_2TRANSITIONS
#define LPTIM_TRIGSAMPLETIME_4TRANSITION        LPTIM_TRIGSAMPLETIME_4TRANSITIONS
#define LPTIM_TRIGSAMPLETIME_8TRANSITION        LPTIM_TRIGSAMPLETIME_8TRANSITIONS

/**
  * @}
  */

/** @defgroup HAL_NAND_Aliased_Defines HAL NAND Aliased Defines maintained for legacy purpose
  * @{
  */
#define HAL_NAND_Read_Page              HAL_NAND_Read_Page_8b
#define HAL_NAND_Write_Page             HAL_NAND_Write_Page_8b
#define HAL_NAND_Read_SpareArea         HAL_NAND_Read_SpareArea_8b
#define HAL_NAND_Write_SpareArea        HAL_NAND_Write_SpareArea_8b

#define NAND_AddressTypedef             NAND_AddressTypeDef

#define __ARRAY_ADDRESS                 ARRAY_ADDRESS
#define __ADDR_1st_CYCLE                ADDR_1ST_CYCLE
#define __ADDR_2nd_CYCLE                ADDR_2ND_CYCLE
#define __ADDR_3rd_CYCLE                ADDR_3RD_CYCLE
#define __ADDR_4th_CYCLE                ADDR_4TH_CYCLE
/**
  * @}
  */

/** @defgroup HAL_NOR_Aliased_Defines HAL NOR Aliased Defines maintained for legacy purpose
  * @{
  */
#define NOR_StatusTypedef              HAL_NOR_StatusTypeDef
#define NOR_SUCCESS                    HAL_NOR_STATUS_SUCCESS
#define NOR_ONGOING                    HAL_NOR_STATUS_ONGOING
#define NOR_ERROR                      HAL_NOR_STATUS_ERROR
#define NOR_TIMEOUT                    HAL_NOR_STATUS_TIMEOUT

#define __NOR_WRITE                    NOR_WRITE
#define __NOR_ADDR_SHIFT               NOR_ADDR_SHIFT
/**
  * @}
  */

/** @defgroup HAL_OPAMP_Aliased_Defines HAL OPAMP Aliased Defines maintained for legacy purpose
  * @{
  */

#define OPAMP_NONINVERTINGINPUT_VP0           OPAMP_NONINVERTINGINPUT_IO0
#define OPAMP_NONINVERTINGINPUT_VP1           OPAMP_NONINVERTINGINPUT_IO1
#define OPAMP_NONINVERTINGINPUT_VP2           OPAMP_NONINVERTINGINPUT_IO2
#define OPAMP_NONINVERTINGINPUT_VP3           OPAMP_NONINVERTINGINPUT_IO3

#define OPAMP_SEC_NONINVERTINGINPUT_VP0       OPAMP_SEC_NONINVERTINGINPUT_IO0
#define OPAMP_SEC_NONINVERTINGINPUT_VP1       OPAMP_SEC_NONINVERTINGINPUT_IO1
#define OPAMP_SEC_NONINVERTINGINPUT_VP2       OPAMP_SEC_NONINVERTINGINPUT_IO2
#define OPAMP_SEC_NONINVERTINGINPUT_VP3       OPAMP_SEC_NONINVERTINGINPUT_IO3

#define OPAMP_INVERTINGINPUT_VM0              OPAMP_INVERTINGINPUT_IO0
#define OPAMP_INVERTINGINPUT_VM1              OPAMP_INVERTINGINPUT_IO1

#define IOPAMP_INVERTINGINPUT_VM0             OPAMP_INVERTINGINPUT_IO0
#define IOPAMP_INVERTINGINPUT_VM1             OPAMP_INVERTINGINPUT_IO1

#define OPAMP_SEC_INVERTINGINPUT_VM0          OPAMP_SEC_INVERTINGINPUT_IO0
#define OPAMP_SEC_INVERTINGINPUT_VM1          OPAMP_SEC_INVERTINGINPUT_IO1

#define OPAMP_INVERTINGINPUT_VINM             OPAMP_SEC_INVERTINGINPUT_IO1

#define OPAMP_PGACONNECT_NO                   OPAMP_PGA_CONNECT_INVERTINGINPUT_NO
#define OPAMP_PGACONNECT_VM0                  OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0
#define OPAMP_PGACONNECT_VM1                  OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1

/**
  * @}
  */

/** @defgroup HAL_I2S_Aliased_Defines HAL I2S Aliased Defines maintained for legacy purpose
  * @{
  */
#define I2S_STANDARD_PHILLIPS      I2S_STANDARD_PHILIPS
#if defined(STM32F7)
  #define I2S_CLOCK_SYSCLK           I2S_CLOCK_PLL
#endif
/**
  * @}
  */

/** @defgroup HAL_PCCARD_Aliased_Defines HAL PCCARD Aliased Defines maintained for legacy purpose
  * @{
  */

/* Compact Flash-ATA registers description */
#define CF_DATA                       ATA_DATA
#define CF_SECTOR_COUNT               ATA_SECTOR_COUNT
#define CF_SECTOR_NUMBER              ATA_SECTOR_NUMBER
#define CF_CYLINDER_LOW               ATA_CYLINDER_LOW
#define CF_CYLINDER_HIGH              ATA_CYLINDER_HIGH
#define CF_CARD_HEAD                  ATA_CARD_HEAD
#define CF_STATUS_CMD                 ATA_STATUS_CMD
#define CF_STATUS_CMD_ALTERNATE       ATA_STATUS_CMD_ALTERNATE
#define CF_COMMON_DATA_AREA           ATA_COMMON_DATA_AREA

/* Compact Flash-ATA commands */
#define CF_READ_SECTOR_CMD            ATA_READ_SECTOR_CMD
#define CF_WRITE_SECTOR_CMD           ATA_WRITE_SECTOR_CMD
#define CF_ERASE_SECTOR_CMD           ATA_ERASE_SECTOR_CMD
#define CF_IDENTIFY_CMD               ATA_IDENTIFY_CMD

#define PCCARD_StatusTypedef          HAL_PCCARD_StatusTypeDef
#define PCCARD_SUCCESS                HAL_PCCARD_STATUS_SUCCESS
#define PCCARD_ONGOING                HAL_PCCARD_STATUS_ONGOING
#define PCCARD_ERROR                  HAL_PCCARD_STATUS_ERROR
#define PCCARD_TIMEOUT                HAL_PCCARD_STATUS_TIMEOUT
/**
  * @}
  */

/** @defgroup HAL_RTC_Aliased_Defines HAL RTC Aliased Defines maintained for legacy purpose
  * @{
  */

#define FORMAT_BIN                  RTC_FORMAT_BIN
#define FORMAT_BCD                  RTC_FORMAT_BCD

#define RTC_ALARMSUBSECONDMASK_None     RTC_ALARMSUBSECONDMASK_NONE
#define RTC_TAMPERERASEBACKUP_DISABLED  RTC_TAMPER_ERASE_BACKUP_DISABLE
#define RTC_TAMPERMASK_FLAG_DISABLED    RTC_TAMPERMASK_FLAG_DISABLE
#define RTC_TAMPERMASK_FLAG_ENABLED     RTC_TAMPERMASK_FLAG_ENABLE

#define RTC_MASKTAMPERFLAG_DISABLED     RTC_TAMPERMASK_FLAG_DISABLE
#define RTC_MASKTAMPERFLAG_ENABLED      RTC_TAMPERMASK_FLAG_ENABLE
#define RTC_TAMPERERASEBACKUP_ENABLED   RTC_TAMPER_ERASE_BACKUP_ENABLE
#define RTC_TAMPER1_2_INTERRUPT         RTC_ALL_TAMPER_INTERRUPT
#define RTC_TAMPER1_2_3_INTERRUPT       RTC_ALL_TAMPER_INTERRUPT

#define RTC_TIMESTAMPPIN_PC13  RTC_TIMESTAMPPIN_DEFAULT
#define RTC_TIMESTAMPPIN_PA0 RTC_TIMESTAMPPIN_POS1
#define RTC_TIMESTAMPPIN_PI8 RTC_TIMESTAMPPIN_POS1
#define RTC_TIMESTAMPPIN_PC1   RTC_TIMESTAMPPIN_POS2

#define RTC_OUTPUT_REMAP_PC13  RTC_OUTPUT_REMAP_NONE
#define RTC_OUTPUT_REMAP_PB14  RTC_OUTPUT_REMAP_POS1
#define RTC_OUTPUT_REMAP_PB2   RTC_OUTPUT_REMAP_POS1

#define RTC_TAMPERPIN_PC13 RTC_TAMPERPIN_DEFAULT
#define RTC_TAMPERPIN_PA0  RTC_TAMPERPIN_POS1
#define RTC_TAMPERPIN_PI8  RTC_TAMPERPIN_POS1

/**
  * @}
  */


/** @defgroup HAL_SMARTCARD_Aliased_Defines HAL SMARTCARD Aliased Defines maintained for legacy purpose
  * @{
  */
#define SMARTCARD_NACK_ENABLED                  SMARTCARD_NACK_ENABLE
#define SMARTCARD_NACK_DISABLED                 SMARTCARD_NACK_DISABLE

#define SMARTCARD_ONEBIT_SAMPLING_DISABLED      SMARTCARD_ONE_BIT_SAMPLE_DISABLE
#define SMARTCARD_ONEBIT_SAMPLING_ENABLED       SMARTCARD_ONE_BIT_SAMPLE_ENABLE
#define SMARTCARD_ONEBIT_SAMPLING_DISABLE       SMARTCARD_ONE_BIT_SAMPLE_DISABLE
#define SMARTCARD_ONEBIT_SAMPLING_ENABLE        SMARTCARD_ONE_BIT_SAMPLE_ENABLE

#define SMARTCARD_TIMEOUT_DISABLED              SMARTCARD_TIMEOUT_DISABLE
#define SMARTCARD_TIMEOUT_ENABLED               SMARTCARD_TIMEOUT_ENABLE

#define SMARTCARD_LASTBIT_DISABLED              SMARTCARD_LASTBIT_DISABLE
#define SMARTCARD_LASTBIT_ENABLED               SMARTCARD_LASTBIT_ENABLE
/**
  * @}
  */


/** @defgroup HAL_SMBUS_Aliased_Defines HAL SMBUS Aliased Defines maintained for legacy purpose
  * @{
  */
#define SMBUS_DUALADDRESS_DISABLED      SMBUS_DUALADDRESS_DISABLE
#define SMBUS_DUALADDRESS_ENABLED       SMBUS_DUALADDRESS_ENABLE
#define SMBUS_GENERALCALL_DISABLED      SMBUS_GENERALCALL_DISABLE
#define SMBUS_GENERALCALL_ENABLED       SMBUS_GENERALCALL_ENABLE
#define SMBUS_NOSTRETCH_DISABLED        SMBUS_NOSTRETCH_DISABLE
#define SMBUS_NOSTRETCH_ENABLED         SMBUS_NOSTRETCH_ENABLE
#define SMBUS_ANALOGFILTER_ENABLED      SMBUS_ANALOGFILTER_ENABLE
#define SMBUS_ANALOGFILTER_DISABLED     SMBUS_ANALOGFILTER_DISABLE
#define SMBUS_PEC_DISABLED              SMBUS_PEC_DISABLE
#define SMBUS_PEC_ENABLED               SMBUS_PEC_ENABLE
#define HAL_SMBUS_STATE_SLAVE_LISTEN    HAL_SMBUS_STATE_LISTEN
/**
  * @}
  */

/** @defgroup HAL_SPI_Aliased_Defines HAL SPI Aliased Defines maintained for legacy purpose
  * @{
  */
#define SPI_TIMODE_DISABLED             SPI_TIMODE_DISABLE
#define SPI_TIMODE_ENABLED              SPI_TIMODE_ENABLE

#define SPI_CRCCALCULATION_DISABLED     SPI_CRCCALCULATION_DISABLE
#define SPI_CRCCALCULATION_ENABLED      SPI_CRCCALCULATION_ENABLE

#define SPI_NSS_PULSE_DISABLED          SPI_NSS_PULSE_DISABLE
#define SPI_NSS_PULSE_ENABLED           SPI_NSS_PULSE_ENABLE

/**
  * @}
  */

/** @defgroup HAL_TIM_Aliased_Defines HAL TIM Aliased Defines maintained for legacy purpose
  * @{
  */
#define CCER_CCxE_MASK                   TIM_CCER_CCxE_MASK
#define CCER_CCxNE_MASK                  TIM_CCER_CCxNE_MASK

#define TIM_DMABase_CR1                  TIM_DMABASE_CR1
#define TIM_DMABase_CR2                  TIM_DMABASE_CR2
#define TIM_DMABase_SMCR                 TIM_DMABASE_SMCR
#define TIM_DMABase_DIER                 TIM_DMABASE_DIER
#define TIM_DMABase_SR                   TIM_DMABASE_SR
#define TIM_DMABase_EGR                  TIM_DMABASE_EGR
#define TIM_DMABase_CCMR1                TIM_DMABASE_CCMR1
#define TIM_DMABase_CCMR2                TIM_DMABASE_CCMR2
#define TIM_DMABase_CCER                 TIM_DMABASE_CCER
#define TIM_DMABase_CNT                  TIM_DMABASE_CNT
#define TIM_DMABase_PSC                  TIM_DMABASE_PSC
#define TIM_DMABase_ARR                  TIM_DMABASE_ARR
#define TIM_DMABase_RCR                  TIM_DMABASE_RCR
#define TIM_DMABase_CCR1                 TIM_DMABASE_CCR1
#define TIM_DMABase_CCR2                 TIM_DMABASE_CCR2
#define TIM_DMABase_CCR3                 TIM_DMABASE_CCR3
#define TIM_DMABase_CCR4                 TIM_DMABASE_CCR4
#define TIM_DMABase_BDTR                 TIM_DMABASE_BDTR
#define TIM_DMABase_DCR                  TIM_DMABASE_DCR
#define TIM_DMABase_DMAR                 TIM_DMABASE_DMAR
#define TIM_DMABase_OR1                  TIM_DMABASE_OR1
#define TIM_DMABase_CCMR3                TIM_DMABASE_CCMR3
#define TIM_DMABase_CCR5                 TIM_DMABASE_CCR5
#define TIM_DMABase_CCR6                 TIM_DMABASE_CCR6
#define TIM_DMABase_OR2                  TIM_DMABASE_OR2
#define TIM_DMABase_OR3                  TIM_DMABASE_OR3
#define TIM_DMABase_OR                   TIM_DMABASE_OR

#define TIM_EventSource_Update           TIM_EVENTSOURCE_UPDATE
#define TIM_EventSource_CC1              TIM_EVENTSOURCE_CC1
#define TIM_EventSource_CC2              TIM_EVENTSOURCE_CC2
#define TIM_EventSource_CC3              TIM_EVENTSOURCE_CC3
#define TIM_EventSource_CC4              TIM_EVENTSOURCE_CC4
#define TIM_EventSource_COM              TIM_EVENTSOURCE_COM
#define TIM_EventSource_Trigger          TIM_EVENTSOURCE_TRIGGER
#define TIM_EventSource_Break            TIM_EVENTSOURCE_BREAK
#define TIM_EventSource_Break2           TIM_EVENTSOURCE_BREAK2

#define TIM_DMABurstLength_1Transfer     TIM_DMABURSTLENGTH_1TRANSFER
#define TIM_DMABurstLength_2Transfers    TIM_DMABURSTLENGTH_2TRANSFERS
#define TIM_DMABurstLength_3Transfers    TIM_DMABURSTLENGTH_3TRANSFERS
#define TIM_DMABurstLength_4Transfers    TIM_DMABURSTLENGTH_4TRANSFERS
#define TIM_DMABurstLength_5Transfers    TIM_DMABURSTLENGTH_5TRANSFERS
#define TIM_DMABurstLength_6Transfers    TIM_DMABURSTLENGTH_6TRANSFERS
#define TIM_DMABurstLength_7Transfers    TIM_DMABURSTLENGTH_7TRANSFERS
#define TIM_DMABurstLength_8Transfers    TIM_DMABURSTLENGTH_8TRANSFERS
#define TIM_DMABurstLength_9Transfers    TIM_DMABURSTLENGTH_9TRANSFERS
#define TIM_DMABurstLength_10Transfers   TIM_DMABURSTLENGTH_10TRANSFERS
#define TIM_DMABurstLength_11Transfers   TIM_DMABURSTLENGTH_11TRANSFERS
#define TIM_DMABurstLength_12Transfers   TIM_DMABURSTLENGTH_12TRANSFERS
#define TIM_DMABurstLength_13Transfers   TIM_DMABURSTLENGTH_13TRANSFERS
#define TIM_DMABurstLength_14Transfers   TIM_DMABURSTLENGTH_14TRANSFERS
#define TIM_DMABurstLength_15Transfers   TIM_DMABURSTLENGTH_15TRANSFERS
#define TIM_DMABurstLength_16Transfers   TIM_DMABURSTLENGTH_16TRANSFERS
#define TIM_DMABurstLength_17Transfers   TIM_DMABURSTLENGTH_17TRANSFERS
#define TIM_DMABurstLength_18Transfers   TIM_DMABURSTLENGTH_18TRANSFERS

/**
  * @}
  */

/** @defgroup HAL_TSC_Aliased_Defines HAL TSC Aliased Defines maintained for legacy purpose
  * @{
  */
#define TSC_SYNC_POL_FALL        TSC_SYNC_POLARITY_FALLING
#define TSC_SYNC_POL_RISE_HIGH   TSC_SYNC_POLARITY_RISING
/**
  * @}
  */

/** @defgroup HAL_UART_Aliased_Defines HAL UART Aliased Defines maintained for legacy purpose
  * @{
  */
#define UART_ONEBIT_SAMPLING_DISABLED   UART_ONE_BIT_SAMPLE_DISABLE
#define UART_ONEBIT_SAMPLING_ENABLED    UART_ONE_BIT_SAMPLE_ENABLE
#define UART_ONE_BIT_SAMPLE_DISABLED    UART_ONE_BIT_SAMPLE_DISABLE
#define UART_ONE_BIT_SAMPLE_ENABLED     UART_ONE_BIT_SAMPLE_ENABLE

#define __HAL_UART_ONEBIT_ENABLE        __HAL_UART_ONE_BIT_SAMPLE_ENABLE
#define __HAL_UART_ONEBIT_DISABLE       __HAL_UART_ONE_BIT_SAMPLE_DISABLE

#define __DIV_SAMPLING16                UART_DIV_SAMPLING16
#define __DIVMANT_SAMPLING16            UART_DIVMANT_SAMPLING16
#define __DIVFRAQ_SAMPLING16            UART_DIVFRAQ_SAMPLING16
#define __UART_BRR_SAMPLING16           UART_BRR_SAMPLING16

#define __DIV_SAMPLING8                 UART_DIV_SAMPLING8
#define __DIVMANT_SAMPLING8             UART_DIVMANT_SAMPLING8
#define __DIVFRAQ_SAMPLING8             UART_DIVFRAQ_SAMPLING8
#define __UART_BRR_SAMPLING8            UART_BRR_SAMPLING8

#define __DIV_LPUART                    UART_DIV_LPUART

#define UART_WAKEUPMETHODE_IDLELINE     UART_WAKEUPMETHOD_IDLELINE
#define UART_WAKEUPMETHODE_ADDRESSMARK  UART_WAKEUPMETHOD_ADDRESSMARK

/**
  * @}
  */


/** @defgroup HAL_USART_Aliased_Defines HAL USART Aliased Defines maintained for legacy purpose
  * @{
  */

#define USART_CLOCK_DISABLED            USART_CLOCK_DISABLE
#define USART_CLOCK_ENABLED             USART_CLOCK_ENABLE

#define USARTNACK_ENABLED               USART_NACK_ENABLE
#define USARTNACK_DISABLED              USART_NACK_DISABLE
/**
  * @}
  */

/** @defgroup HAL_WWDG_Aliased_Defines HAL WWDG Aliased Defines maintained for legacy purpose
  * @{
  */
#define CFR_BASE                    WWDG_CFR_BASE

/**
  * @}
  */

/** @defgroup HAL_CAN_Aliased_Defines HAL CAN Aliased Defines maintained for legacy purpose
  * @{
  */
#define CAN_FilterFIFO0             CAN_FILTER_FIFO0
#define CAN_FilterFIFO1             CAN_FILTER_FIFO1
#define CAN_IT_RQCP0                CAN_IT_TME
#define CAN_IT_RQCP1                CAN_IT_TME
#define CAN_IT_RQCP2                CAN_IT_TME
#define INAK_TIMEOUT                CAN_TIMEOUT_VALUE
#define SLAK_TIMEOUT                CAN_TIMEOUT_VALUE
#define CAN_TXSTATUS_FAILED         ((uint8_t)0x00U)
#define CAN_TXSTATUS_OK             ((uint8_t)0x01U)
#define CAN_TXSTATUS_PENDING        ((uint8_t)0x02U)

/**
  * @}
  */

/** @defgroup HAL_ETH_Aliased_Defines HAL ETH Aliased Defines maintained for legacy purpose
  * @{
  */

#define VLAN_TAG                ETH_VLAN_TAG
#define MIN_ETH_PAYLOAD         ETH_MIN_ETH_PAYLOAD
#define MAX_ETH_PAYLOAD         ETH_MAX_ETH_PAYLOAD
#define JUMBO_FRAME_PAYLOAD     ETH_JUMBO_FRAME_PAYLOAD
#define MACMIIAR_CR_MASK        ETH_MACMIIAR_CR_MASK
#define MACCR_CLEAR_MASK        ETH_MACCR_CLEAR_MASK
#define MACFCR_CLEAR_MASK       ETH_MACFCR_CLEAR_MASK
#define DMAOMR_CLEAR_MASK       ETH_DMAOMR_CLEAR_MASK

#define ETH_MMCCR              0x00000100U
#define ETH_MMCRIR             0x00000104U
#define ETH_MMCTIR             0x00000108U
#define ETH_MMCRIMR            0x0000010CU
#define ETH_MMCTIMR            0x00000110U
#define ETH_MMCTGFSCCR         0x0000014CU
#define ETH_MMCTGFMSCCR        0x00000150U
#define ETH_MMCTGFCR           0x00000168U
#define ETH_MMCRFCECR          0x00000194U
#define ETH_MMCRFAECR          0x00000198U
#define ETH_MMCRGUFCR          0x000001C4U

#define ETH_MAC_TXFIFO_FULL                             0x02000000U  /* Tx FIFO full */
#define ETH_MAC_TXFIFONOT_EMPTY                         0x01000000U  /* Tx FIFO not empty */
#define ETH_MAC_TXFIFO_WRITE_ACTIVE                     0x00400000U  /* Tx FIFO write active */
#define ETH_MAC_TXFIFO_IDLE                             0x00000000U  /* Tx FIFO read status: Idle */
#define ETH_MAC_TXFIFO_READ                             0x00100000U  /* Tx FIFO read status: Read (transferring data to the MAC transmitter) */
#define ETH_MAC_TXFIFO_WAITING                          0x00200000U  /* Tx FIFO read status: Waiting for TxStatus from MAC transmitter */
#define ETH_MAC_TXFIFO_WRITING                          0x00300000U  /* Tx FIFO read status: Writing the received TxStatus or flushing the TxFIFO */
#define ETH_MAC_TRANSMISSION_PAUSE                      0x00080000U  /* MAC transmitter in pause */
#define ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE            0x00000000U  /* MAC transmit frame controller: Idle */
#define ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING         0x00020000U  /* MAC transmit frame controller: Waiting for Status of previous frame or IFG/backoff period to be over */
#define ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF   0x00040000U  /* MAC transmit frame controller: Generating and transmitting a Pause control frame (in full duplex mode) */
#define ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING    0x00060000U  /* MAC transmit frame controller: Transferring input frame for transmission */
#define ETH_MAC_MII_TRANSMIT_ACTIVE           0x00010000U  /* MAC MII transmit engine active */
#define ETH_MAC_RXFIFO_EMPTY                  0x00000000U  /* Rx FIFO fill level: empty */
#define ETH_MAC_RXFIFO_BELOW_THRESHOLD        0x00000100U  /* Rx FIFO fill level: fill-level below flow-control de-activate threshold */
#define ETH_MAC_RXFIFO_ABOVE_THRESHOLD        0x00000200U  /* Rx FIFO fill level: fill-level above flow-control activate threshold */
#define ETH_MAC_RXFIFO_FULL                   0x00000300U  /* Rx FIFO fill level: full */
#if defined(STM32F1)
#else
#define ETH_MAC_READCONTROLLER_IDLE           0x00000000U  /* Rx FIFO read controller IDLE state */
#define ETH_MAC_READCONTROLLER_READING_DATA   0x00000020U  /* Rx FIFO read controller Reading frame data */
#define ETH_MAC_READCONTROLLER_READING_STATUS 0x00000040U  /* Rx FIFO read controller Reading frame status (or time-stamp) */
#endif
#define ETH_MAC_READCONTROLLER_FLUSHING       0x00000060U  /* Rx FIFO read controller Flushing the frame data and status */
#define ETH_MAC_RXFIFO_WRITE_ACTIVE           0x00000010U  /* Rx FIFO write controller active */
#define ETH_MAC_SMALL_FIFO_NOTACTIVE          0x00000000U  /* MAC small FIFO read / write controllers not active */
#define ETH_MAC_SMALL_FIFO_READ_ACTIVE        0x00000002U  /* MAC small FIFO read controller active */
#define ETH_MAC_SMALL_FIFO_WRITE_ACTIVE       0x00000004U  /* MAC small FIFO write controller active */
#define ETH_MAC_SMALL_FIFO_RW_ACTIVE          0x00000006U  /* MAC small FIFO read / write controllers active */
#define ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE   0x00000001U  /* MAC MII receive protocol engine active */

/**
  * @}
  */

/** @defgroup HAL_DCMI_Aliased_Defines HAL DCMI Aliased Defines maintained for legacy purpose
  * @{
  */
#define HAL_DCMI_ERROR_OVF      HAL_DCMI_ERROR_OVR
#define DCMI_IT_OVF             DCMI_IT_OVR
#define DCMI_FLAG_OVFRI         DCMI_FLAG_OVRRI
#define DCMI_FLAG_OVFMI         DCMI_FLAG_OVRMI

#define HAL_DCMI_ConfigCROP     HAL_DCMI_ConfigCrop
#define HAL_DCMI_EnableCROP     HAL_DCMI_EnableCrop
#define HAL_DCMI_DisableCROP    HAL_DCMI_DisableCrop

/**
  * @}
  */

#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) ||\
    defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
/** @defgroup HAL_DMA2D_Aliased_Defines HAL DMA2D Aliased Defines maintained for legacy purpose
  * @{
  */
#define DMA2D_ARGB8888          DMA2D_OUTPUT_ARGB8888
#define DMA2D_RGB888            DMA2D_OUTPUT_RGB888
#define DMA2D_RGB565            DMA2D_OUTPUT_RGB565
#define DMA2D_ARGB1555          DMA2D_OUTPUT_ARGB1555
#define DMA2D_ARGB4444          DMA2D_OUTPUT_ARGB4444

#define CM_ARGB8888             DMA2D_INPUT_ARGB8888
#define CM_RGB888               DMA2D_INPUT_RGB888
#define CM_RGB565               DMA2D_INPUT_RGB565
#define CM_ARGB1555             DMA2D_INPUT_ARGB1555
#define CM_ARGB4444             DMA2D_INPUT_ARGB4444
#define CM_L8                   DMA2D_INPUT_L8
#define CM_AL44                 DMA2D_INPUT_AL44
#define CM_AL88                 DMA2D_INPUT_AL88
#define CM_L4                   DMA2D_INPUT_L4
#define CM_A8                   DMA2D_INPUT_A8
#define CM_A4                   DMA2D_INPUT_A4
/**
  * @}
  */
#endif  /* STM32L4 ||  STM32F7*/

/** @defgroup HAL_PPP_Aliased_Defines HAL PPP Aliased Defines maintained for legacy purpose
  * @{
  */

/**
  * @}
  */

/* Exported functions --------------------------------------------------------*/

/** @defgroup HAL_CRYP_Aliased_Functions HAL CRYP Aliased Functions maintained for legacy purpose
  * @{
  */
#define HAL_CRYP_ComputationCpltCallback     HAL_CRYPEx_ComputationCpltCallback
/**
  * @}
  */

/** @defgroup HAL_HASH_Aliased_Functions HAL HASH Aliased Functions maintained for legacy purpose
  * @{
  */
#define HAL_HASH_STATETypeDef        HAL_HASH_StateTypeDef
#define HAL_HASHPhaseTypeDef         HAL_HASH_PhaseTypeDef
#define HAL_HMAC_MD5_Finish          HAL_HASH_MD5_Finish
#define HAL_HMAC_SHA1_Finish         HAL_HASH_SHA1_Finish
#define HAL_HMAC_SHA224_Finish       HAL_HASH_SHA224_Finish
#define HAL_HMAC_SHA256_Finish       HAL_HASH_SHA256_Finish

/*HASH Algorithm Selection*/

#define HASH_AlgoSelection_SHA1      HASH_ALGOSELECTION_SHA1
#define HASH_AlgoSelection_SHA224    HASH_ALGOSELECTION_SHA224
#define HASH_AlgoSelection_SHA256    HASH_ALGOSELECTION_SHA256
#define HASH_AlgoSelection_MD5       HASH_ALGOSELECTION_MD5

#define HASH_AlgoMode_HASH         HASH_ALGOMODE_HASH
#define HASH_AlgoMode_HMAC         HASH_ALGOMODE_HMAC

#define HASH_HMACKeyType_ShortKey  HASH_HMAC_KEYTYPE_SHORTKEY
#define HASH_HMACKeyType_LongKey   HASH_HMAC_KEYTYPE_LONGKEY
/**
  * @}
  */

/** @defgroup HAL_Aliased_Functions HAL Generic Aliased Functions maintained for legacy purpose
  * @{
  */
#define HAL_EnableDBGSleepMode HAL_DBGMCU_EnableDBGSleepMode
#define HAL_DisableDBGSleepMode HAL_DBGMCU_DisableDBGSleepMode
#define HAL_EnableDBGStopMode HAL_DBGMCU_EnableDBGStopMode
#define HAL_DisableDBGStopMode HAL_DBGMCU_DisableDBGStopMode
#define HAL_EnableDBGStandbyMode HAL_DBGMCU_EnableDBGStandbyMode
#define HAL_DisableDBGStandbyMode HAL_DBGMCU_DisableDBGStandbyMode
#define HAL_DBG_LowPowerConfig(Periph, cmd) (((cmd)==ENABLE)? HAL_DBGMCU_DBG_EnableLowPowerConfig(Periph) : HAL_DBGMCU_DBG_DisableLowPowerConfig(Periph))
#define HAL_VREFINT_OutputSelect  HAL_SYSCFG_VREFINT_OutputSelect
#define HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_Lock_VREFINT())
#if defined(STM32L0)
#else
#define HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFINT())
#endif
#define HAL_ADC_EnableBuffer_Cmd(cmd)  (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINT() : HAL_ADCEx_DisableVREFINT())
#define HAL_ADC_EnableBufferSensor_Cmd(cmd) (((cmd)==ENABLE) ?  HAL_ADCEx_EnableVREFINTTempSensor() : HAL_ADCEx_DisableVREFINTTempSensor())
/**
  * @}
  */

/** @defgroup HAL_FLASH_Aliased_Functions HAL FLASH Aliased Functions maintained for legacy purpose
  * @{
  */
#define FLASH_HalfPageProgram      HAL_FLASHEx_HalfPageProgram
#define FLASH_EnableRunPowerDown   HAL_FLASHEx_EnableRunPowerDown
#define FLASH_DisableRunPowerDown  HAL_FLASHEx_DisableRunPowerDown
#define HAL_DATA_EEPROMEx_Unlock   HAL_FLASHEx_DATAEEPROM_Unlock
#define HAL_DATA_EEPROMEx_Lock     HAL_FLASHEx_DATAEEPROM_Lock
#define HAL_DATA_EEPROMEx_Erase    HAL_FLASHEx_DATAEEPROM_Erase
#define HAL_DATA_EEPROMEx_Program  HAL_FLASHEx_DATAEEPROM_Program

 /**
  * @}
  */

/** @defgroup HAL_I2C_Aliased_Functions HAL I2C Aliased Functions maintained for legacy purpose
  * @{
  */
#define HAL_I2CEx_AnalogFilter_Config         HAL_I2CEx_ConfigAnalogFilter
#define HAL_I2CEx_DigitalFilter_Config        HAL_I2CEx_ConfigDigitalFilter
#define HAL_FMPI2CEx_AnalogFilter_Config      HAL_FMPI2CEx_ConfigAnalogFilter
#define HAL_FMPI2CEx_DigitalFilter_Config     HAL_FMPI2CEx_ConfigDigitalFilter

#define HAL_I2CFastModePlusConfig(SYSCFG_I2CFastModePlus, cmd) (((cmd)==ENABLE)? HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus): HAL_I2CEx_DisableFastModePlus(SYSCFG_I2CFastModePlus))
 /**
  * @}
  */

/** @defgroup HAL_PWR_Aliased HAL PWR Aliased maintained for legacy purpose
  * @{
  */
#define HAL_PWR_PVDConfig                             HAL_PWR_ConfigPVD
#define HAL_PWR_DisableBkUpReg                        HAL_PWREx_DisableBkUpReg
#define HAL_PWR_DisableFlashPowerDown                 HAL_PWREx_DisableFlashPowerDown
#define HAL_PWR_DisableVddio2Monitor                  HAL_PWREx_DisableVddio2Monitor
#define HAL_PWR_EnableBkUpReg                         HAL_PWREx_EnableBkUpReg
#define HAL_PWR_EnableFlashPowerDown                  HAL_PWREx_EnableFlashPowerDown
#define HAL_PWR_EnableVddio2Monitor                   HAL_PWREx_EnableVddio2Monitor
#define HAL_PWR_PVD_PVM_IRQHandler                    HAL_PWREx_PVD_PVM_IRQHandler
#define HAL_PWR_PVDLevelConfig                        HAL_PWR_ConfigPVD
#define HAL_PWR_Vddio2Monitor_IRQHandler              HAL_PWREx_Vddio2Monitor_IRQHandler
#define HAL_PWR_Vddio2MonitorCallback                 HAL_PWREx_Vddio2MonitorCallback
#define HAL_PWREx_ActivateOverDrive                   HAL_PWREx_EnableOverDrive
#define HAL_PWREx_DeactivateOverDrive                 HAL_PWREx_DisableOverDrive
#define HAL_PWREx_DisableSDADCAnalog                  HAL_PWREx_DisableSDADC
#define HAL_PWREx_EnableSDADCAnalog                   HAL_PWREx_EnableSDADC
#define HAL_PWREx_PVMConfig                           HAL_PWREx_ConfigPVM

#define PWR_MODE_NORMAL                               PWR_PVD_MODE_NORMAL
#define PWR_MODE_IT_RISING                            PWR_PVD_MODE_IT_RISING
#define PWR_MODE_IT_FALLING                           PWR_PVD_MODE_IT_FALLING
#define PWR_MODE_IT_RISING_FALLING                    PWR_PVD_MODE_IT_RISING_FALLING
#define PWR_MODE_EVENT_RISING                         PWR_PVD_MODE_EVENT_RISING
#define PWR_MODE_EVENT_FALLING                        PWR_PVD_MODE_EVENT_FALLING
#define PWR_MODE_EVENT_RISING_FALLING                 PWR_PVD_MODE_EVENT_RISING_FALLING

#define CR_OFFSET_BB                                  PWR_CR_OFFSET_BB
#define CSR_OFFSET_BB                                 PWR_CSR_OFFSET_BB
#define PMODE_BIT_NUMBER                              VOS_BIT_NUMBER
#define CR_PMODE_BB                                   CR_VOS_BB

#define DBP_BitNumber                                 DBP_BIT_NUMBER
#define PVDE_BitNumber                                PVDE_BIT_NUMBER
#define PMODE_BitNumber                               PMODE_BIT_NUMBER
#define EWUP_BitNumber                                EWUP_BIT_NUMBER
#define FPDS_BitNumber                                FPDS_BIT_NUMBER
#define ODEN_BitNumber                                ODEN_BIT_NUMBER
#define ODSWEN_BitNumber                              ODSWEN_BIT_NUMBER
#define MRLVDS_BitNumber                              MRLVDS_BIT_NUMBER
#define LPLVDS_BitNumber                              LPLVDS_BIT_NUMBER
#define BRE_BitNumber                                 BRE_BIT_NUMBER

#define PWR_MODE_EVT                                  PWR_PVD_MODE_NORMAL

 /**
  * @}
  */

/** @defgroup HAL_SMBUS_Aliased_Functions HAL SMBUS Aliased Functions maintained for legacy purpose
  * @{
  */
#define HAL_SMBUS_Slave_Listen_IT          HAL_SMBUS_EnableListen_IT
#define HAL_SMBUS_SlaveAddrCallback        HAL_SMBUS_AddrCallback
#define HAL_SMBUS_SlaveListenCpltCallback  HAL_SMBUS_ListenCpltCallback
/**
  * @}
  */

/** @defgroup HAL_SPI_Aliased_Functions HAL SPI Aliased Functions maintained for legacy purpose
  * @{
  */
#define HAL_SPI_FlushRxFifo                HAL_SPIEx_FlushRxFifo
/**
  * @}
  */

/** @defgroup HAL_TIM_Aliased_Functions HAL TIM Aliased Functions maintained for legacy purpose
  * @{
  */
#define HAL_TIM_DMADelayPulseCplt                       TIM_DMADelayPulseCplt
#define HAL_TIM_DMAError                                TIM_DMAError
#define HAL_TIM_DMACaptureCplt                          TIM_DMACaptureCplt
#define HAL_TIMEx_DMACommutationCplt                    TIMEx_DMACommutationCplt
/**
  * @}
  */

/** @defgroup HAL_UART_Aliased_Functions HAL UART Aliased Functions maintained for legacy purpose
  * @{
  */
#define HAL_UART_WakeupCallback HAL_UARTEx_WakeupCallback
/**
  * @}
  */

/** @defgroup HAL_LTDC_Aliased_Functions HAL LTDC Aliased Functions maintained for legacy purpose
  * @{
  */
#define HAL_LTDC_LineEvenCallback HAL_LTDC_LineEventCallback
#define HAL_LTDC_Relaod           HAL_LTDC_Reload
#define HAL_LTDC_StructInitFromVideoConfig  HAL_LTDCEx_StructInitFromVideoConfig
#define HAL_LTDC_StructInitFromAdaptedCommandConfig  HAL_LTDCEx_StructInitFromAdaptedCommandConfig
/**
  * @}
  */


/** @defgroup HAL_PPP_Aliased_Functions HAL PPP Aliased Functions maintained for legacy purpose
  * @{
  */

/**
  * @}
  */

/* Exported macros ------------------------------------------------------------*/

/** @defgroup HAL_AES_Aliased_Macros HAL CRYP Aliased Macros maintained for legacy purpose
  * @{
  */
#define AES_IT_CC                      CRYP_IT_CC
#define AES_IT_ERR                     CRYP_IT_ERR
#define AES_FLAG_CCF                   CRYP_FLAG_CCF
/**
  * @}
  */

/** @defgroup HAL_Aliased_Macros HAL Generic Aliased Macros maintained for legacy purpose
  * @{
  */
#define __HAL_GET_BOOT_MODE                   __HAL_SYSCFG_GET_BOOT_MODE
#define __HAL_REMAPMEMORY_FLASH               __HAL_SYSCFG_REMAPMEMORY_FLASH
#define __HAL_REMAPMEMORY_SYSTEMFLASH         __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH
#define __HAL_REMAPMEMORY_SRAM                __HAL_SYSCFG_REMAPMEMORY_SRAM
#define __HAL_REMAPMEMORY_FMC                 __HAL_SYSCFG_REMAPMEMORY_FMC
#define __HAL_REMAPMEMORY_FMC_SDRAM           __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM
#define __HAL_REMAPMEMORY_FSMC                __HAL_SYSCFG_REMAPMEMORY_FSMC
#define __HAL_REMAPMEMORY_QUADSPI             __HAL_SYSCFG_REMAPMEMORY_QUADSPI
#define __HAL_FMC_BANK                        __HAL_SYSCFG_FMC_BANK
#define __HAL_GET_FLAG                        __HAL_SYSCFG_GET_FLAG
#define __HAL_CLEAR_FLAG                      __HAL_SYSCFG_CLEAR_FLAG
#define __HAL_VREFINT_OUT_ENABLE              __HAL_SYSCFG_VREFINT_OUT_ENABLE
#define __HAL_VREFINT_OUT_DISABLE             __HAL_SYSCFG_VREFINT_OUT_DISABLE
#define __HAL_SYSCFG_SRAM2_WRP_ENABLE         __HAL_SYSCFG_SRAM2_WRP_0_31_ENABLE

#define SYSCFG_FLAG_VREF_READY                SYSCFG_FLAG_VREFINT_READY
#define SYSCFG_FLAG_RC48                      RCC_FLAG_HSI48
#define IS_SYSCFG_FASTMODEPLUS_CONFIG         IS_I2C_FASTMODEPLUS
#define UFB_MODE_BitNumber                    UFB_MODE_BIT_NUMBER
#define CMP_PD_BitNumber                      CMP_PD_BIT_NUMBER

/**
  * @}
  */


/** @defgroup HAL_ADC_Aliased_Macros HAL ADC Aliased Macros maintained for legacy purpose
  * @{
  */
#define __ADC_ENABLE                                     __HAL_ADC_ENABLE
#define __ADC_DISABLE                                    __HAL_ADC_DISABLE
#define __HAL_ADC_ENABLING_CONDITIONS                    ADC_ENABLING_CONDITIONS
#define __HAL_ADC_DISABLING_CONDITIONS                   ADC_DISABLING_CONDITIONS
#define __HAL_ADC_IS_ENABLED                             ADC_IS_ENABLE
#define __ADC_IS_ENABLED                                 ADC_IS_ENABLE
#define __HAL_ADC_IS_SOFTWARE_START_REGULAR              ADC_IS_SOFTWARE_START_REGULAR
#define __HAL_ADC_IS_SOFTWARE_START_INJECTED             ADC_IS_SOFTWARE_START_INJECTED
#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED
#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR          ADC_IS_CONVERSION_ONGOING_REGULAR
#define __HAL_ADC_IS_CONVERSION_ONGOING_INJECTED         ADC_IS_CONVERSION_ONGOING_INJECTED
#define __HAL_ADC_IS_CONVERSION_ONGOING                  ADC_IS_CONVERSION_ONGOING
#define __HAL_ADC_CLEAR_ERRORCODE                        ADC_CLEAR_ERRORCODE

#define __HAL_ADC_GET_RESOLUTION                         ADC_GET_RESOLUTION
#define __HAL_ADC_JSQR_RK                                ADC_JSQR_RK
#define __HAL_ADC_CFGR_AWD1CH                            ADC_CFGR_AWD1CH_SHIFT
#define __HAL_ADC_CFGR_AWD23CR                           ADC_CFGR_AWD23CR
#define __HAL_ADC_CFGR_INJECT_AUTO_CONVERSION            ADC_CFGR_INJECT_AUTO_CONVERSION
#define __HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE              ADC_CFGR_INJECT_CONTEXT_QUEUE
#define __HAL_ADC_CFGR_INJECT_DISCCONTINUOUS             ADC_CFGR_INJECT_DISCCONTINUOUS
#define __HAL_ADC_CFGR_REG_DISCCONTINUOUS                ADC_CFGR_REG_DISCCONTINUOUS
#define __HAL_ADC_CFGR_DISCONTINUOUS_NUM                 ADC_CFGR_DISCONTINUOUS_NUM
#define __HAL_ADC_CFGR_AUTOWAIT                          ADC_CFGR_AUTOWAIT
#define __HAL_ADC_CFGR_CONTINUOUS                        ADC_CFGR_CONTINUOUS
#define __HAL_ADC_CFGR_OVERRUN                           ADC_CFGR_OVERRUN
#define __HAL_ADC_CFGR_DMACONTREQ                        ADC_CFGR_DMACONTREQ
#define __HAL_ADC_CFGR_EXTSEL                            ADC_CFGR_EXTSEL_SET
#define __HAL_ADC_JSQR_JEXTSEL                           ADC_JSQR_JEXTSEL_SET
#define __HAL_ADC_OFR_CHANNEL                            ADC_OFR_CHANNEL
#define __HAL_ADC_DIFSEL_CHANNEL                         ADC_DIFSEL_CHANNEL
#define __HAL_ADC_CALFACT_DIFF_SET                       ADC_CALFACT_DIFF_SET
#define __HAL_ADC_CALFACT_DIFF_GET                       ADC_CALFACT_DIFF_GET
#define __HAL_ADC_TRX_HIGHTHRESHOLD                      ADC_TRX_HIGHTHRESHOLD

#define __HAL_ADC_OFFSET_SHIFT_RESOLUTION                ADC_OFFSET_SHIFT_RESOLUTION
#define __HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION         ADC_AWD1THRESHOLD_SHIFT_RESOLUTION
#define __HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION        ADC_AWD23THRESHOLD_SHIFT_RESOLUTION
#define __HAL_ADC_COMMON_REGISTER                        ADC_COMMON_REGISTER
#define __HAL_ADC_COMMON_CCR_MULTI                       ADC_COMMON_CCR_MULTI
#define __HAL_ADC_MULTIMODE_IS_ENABLED                   ADC_MULTIMODE_IS_ENABLE
#define __ADC_MULTIMODE_IS_ENABLED                       ADC_MULTIMODE_IS_ENABLE
#define __HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER        ADC_NONMULTIMODE_OR_MULTIMODEMASTER
#define __HAL_ADC_COMMON_ADC_OTHER                       ADC_COMMON_ADC_OTHER
#define __HAL_ADC_MULTI_SLAVE                            ADC_MULTI_SLAVE

#define __HAL_ADC_SQR1_L                                 ADC_SQR1_L_SHIFT
#define __HAL_ADC_JSQR_JL                                ADC_JSQR_JL_SHIFT
#define __HAL_ADC_JSQR_RK_JL                             ADC_JSQR_RK_JL
#define __HAL_ADC_CR1_DISCONTINUOUS_NUM                  ADC_CR1_DISCONTINUOUS_NUM
#define __HAL_ADC_CR1_SCAN                               ADC_CR1_SCAN_SET
#define __HAL_ADC_CONVCYCLES_MAX_RANGE                   ADC_CONVCYCLES_MAX_RANGE
#define __HAL_ADC_CLOCK_PRESCALER_RANGE                  ADC_CLOCK_PRESCALER_RANGE
#define __HAL_ADC_GET_CLOCK_PRESCALER                    ADC_GET_CLOCK_PRESCALER

#define __HAL_ADC_SQR1                                   ADC_SQR1
#define __HAL_ADC_SMPR1                                  ADC_SMPR1
#define __HAL_ADC_SMPR2                                  ADC_SMPR2
#define __HAL_ADC_SQR3_RK                                ADC_SQR3_RK
#define __HAL_ADC_SQR2_RK                                ADC_SQR2_RK
#define __HAL_ADC_SQR1_RK                                ADC_SQR1_RK
#define __HAL_ADC_CR2_CONTINUOUS                         ADC_CR2_CONTINUOUS
#define __HAL_ADC_CR1_DISCONTINUOUS                      ADC_CR1_DISCONTINUOUS
#define __HAL_ADC_CR1_SCANCONV                           ADC_CR1_SCANCONV
#define __HAL_ADC_CR2_EOCSelection                       ADC_CR2_EOCSelection
#define __HAL_ADC_CR2_DMAContReq                         ADC_CR2_DMAContReq
#define __HAL_ADC_JSQR                                   ADC_JSQR

#define __HAL_ADC_CHSELR_CHANNEL                         ADC_CHSELR_CHANNEL
#define __HAL_ADC_CFGR1_REG_DISCCONTINUOUS               ADC_CFGR1_REG_DISCCONTINUOUS
#define __HAL_ADC_CFGR1_AUTOOFF                          ADC_CFGR1_AUTOOFF
#define __HAL_ADC_CFGR1_AUTOWAIT                         ADC_CFGR1_AUTOWAIT
#define __HAL_ADC_CFGR1_CONTINUOUS                       ADC_CFGR1_CONTINUOUS
#define __HAL_ADC_CFGR1_OVERRUN                          ADC_CFGR1_OVERRUN
#define __HAL_ADC_CFGR1_SCANDIR                          ADC_CFGR1_SCANDIR
#define __HAL_ADC_CFGR1_DMACONTREQ                       ADC_CFGR1_DMACONTREQ

/**
  * @}
  */

/** @defgroup HAL_DAC_Aliased_Macros HAL DAC Aliased Macros maintained for legacy purpose
  * @{
  */
#define __HAL_DHR12R1_ALIGNEMENT                        DAC_DHR12R1_ALIGNMENT
#define __HAL_DHR12R2_ALIGNEMENT                        DAC_DHR12R2_ALIGNMENT
#define __HAL_DHR12RD_ALIGNEMENT                        DAC_DHR12RD_ALIGNMENT
#define IS_DAC_GENERATE_WAVE                            IS_DAC_WAVE

/**
  * @}
  */

/** @defgroup HAL_DBGMCU_Aliased_Macros HAL DBGMCU Aliased Macros maintained for legacy purpose
  * @{
  */
#define __HAL_FREEZE_TIM1_DBGMCU __HAL_DBGMCU_FREEZE_TIM1
#define __HAL_UNFREEZE_TIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM1
#define __HAL_FREEZE_TIM2_DBGMCU __HAL_DBGMCU_FREEZE_TIM2
#define __HAL_UNFREEZE_TIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM2
#define __HAL_FREEZE_TIM3_DBGMCU __HAL_DBGMCU_FREEZE_TIM3
#define __HAL_UNFREEZE_TIM3_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM3
#define __HAL_FREEZE_TIM4_DBGMCU __HAL_DBGMCU_FREEZE_TIM4
#define __HAL_UNFREEZE_TIM4_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM4
#define __HAL_FREEZE_TIM5_DBGMCU __HAL_DBGMCU_FREEZE_TIM5
#define __HAL_UNFREEZE_TIM5_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM5
#define __HAL_FREEZE_TIM6_DBGMCU __HAL_DBGMCU_FREEZE_TIM6
#define __HAL_UNFREEZE_TIM6_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM6
#define __HAL_FREEZE_TIM7_DBGMCU __HAL_DBGMCU_FREEZE_TIM7
#define __HAL_UNFREEZE_TIM7_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM7
#define __HAL_FREEZE_TIM8_DBGMCU __HAL_DBGMCU_FREEZE_TIM8
#define __HAL_UNFREEZE_TIM8_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM8

#define __HAL_FREEZE_TIM9_DBGMCU __HAL_DBGMCU_FREEZE_TIM9
#define __HAL_UNFREEZE_TIM9_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM9
#define __HAL_FREEZE_TIM10_DBGMCU __HAL_DBGMCU_FREEZE_TIM10
#define __HAL_UNFREEZE_TIM10_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM10
#define __HAL_FREEZE_TIM11_DBGMCU __HAL_DBGMCU_FREEZE_TIM11
#define __HAL_UNFREEZE_TIM11_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM11
#define __HAL_FREEZE_TIM12_DBGMCU __HAL_DBGMCU_FREEZE_TIM12
#define __HAL_UNFREEZE_TIM12_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM12
#define __HAL_FREEZE_TIM13_DBGMCU __HAL_DBGMCU_FREEZE_TIM13
#define __HAL_UNFREEZE_TIM13_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM13
#define __HAL_FREEZE_TIM14_DBGMCU __HAL_DBGMCU_FREEZE_TIM14
#define __HAL_UNFREEZE_TIM14_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM14
#define __HAL_FREEZE_CAN2_DBGMCU __HAL_DBGMCU_FREEZE_CAN2
#define __HAL_UNFREEZE_CAN2_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN2


#define __HAL_FREEZE_TIM15_DBGMCU __HAL_DBGMCU_FREEZE_TIM15
#define __HAL_UNFREEZE_TIM15_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM15
#define __HAL_FREEZE_TIM16_DBGMCU __HAL_DBGMCU_FREEZE_TIM16
#define __HAL_UNFREEZE_TIM16_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM16
#define __HAL_FREEZE_TIM17_DBGMCU __HAL_DBGMCU_FREEZE_TIM17
#define __HAL_UNFREEZE_TIM17_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM17
#define __HAL_FREEZE_RTC_DBGMCU __HAL_DBGMCU_FREEZE_RTC
#define __HAL_UNFREEZE_RTC_DBGMCU __HAL_DBGMCU_UNFREEZE_RTC
#define __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG
#define __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_WWDG
#define __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG
#define __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_IWDG
#define __HAL_FREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT
#define __HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT
#define __HAL_FREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT
#define __HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT
#define __HAL_FREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT
#define __HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT
#define __HAL_FREEZE_CAN1_DBGMCU __HAL_DBGMCU_FREEZE_CAN1
#define __HAL_UNFREEZE_CAN1_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN1
#define __HAL_FREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM1
#define __HAL_UNFREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM1
#define __HAL_FREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM2
#define __HAL_UNFREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM2

/**
  * @}
  */

/** @defgroup HAL_COMP_Aliased_Macros HAL COMP Aliased Macros maintained for legacy purpose
  * @{
  */
#if defined(STM32F3)
#define COMP_START                                       __HAL_COMP_ENABLE
#define COMP_STOP                                        __HAL_COMP_DISABLE
#define COMP_LOCK                                        __HAL_COMP_LOCK

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx) || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \
                                                          __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE())
#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \
                                                          __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE())
#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \
                                                          __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE())
#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \
                                                          __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE())
#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \
                                                          __HAL_COMP_COMP6_EXTI_ENABLE_IT())
#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \
                                                          __HAL_COMP_COMP6_EXTI_DISABLE_IT())
#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \
                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \
                                                          __HAL_COMP_COMP6_EXTI_GET_FLAG())
#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \
                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \
                                                          __HAL_COMP_COMP6_EXTI_CLEAR_FLAG())
# endif
# if defined(STM32F302xE) || defined(STM32F302xC)
#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \
                                                          __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE())
#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \
                                                          __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE())
#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \
                                                          __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE())
#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \
                                                          __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE())
#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \
                                                          __HAL_COMP_COMP6_EXTI_ENABLE_IT())
#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \
                                                          __HAL_COMP_COMP6_EXTI_DISABLE_IT())
#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \
                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \
                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \
                                                          __HAL_COMP_COMP6_EXTI_GET_FLAG())
#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \
                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \
                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \
                                                          __HAL_COMP_COMP6_EXTI_CLEAR_FLAG())
# endif
# if defined(STM32F303xE) || defined(STM32F398xx) || defined(STM32F303xC) || defined(STM32F358xx)
#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_RISING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_RISING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE() : \
                                                          __HAL_COMP_COMP7_EXTI_ENABLE_RISING_EDGE())
#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_RISING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_RISING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE() : \
                                                          __HAL_COMP_COMP7_EXTI_DISABLE_RISING_EDGE())
#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_FALLING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_FALLING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE() : \
                                                          __HAL_COMP_COMP7_EXTI_ENABLE_FALLING_EDGE())
#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_FALLING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_FALLING_EDGE() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE() : \
                                                          __HAL_COMP_COMP7_EXTI_DISABLE_FALLING_EDGE())
#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_IT() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_IT() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_IT() : \
                                                          __HAL_COMP_COMP7_EXTI_ENABLE_IT())
#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_IT() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_IT() : \
                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_IT() : \
                                                          __HAL_COMP_COMP7_EXTI_DISABLE_IT())
#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \
                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \
                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_GET_FLAG() : \
                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \
                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_GET_FLAG() : \
                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_GET_FLAG() : \
                                                          __HAL_COMP_COMP7_EXTI_GET_FLAG())
#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \
                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \
                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_CLEAR_FLAG() : \
                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \
                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_CLEAR_FLAG() : \
                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_CLEAR_FLAG() : \
                                                          __HAL_COMP_COMP7_EXTI_CLEAR_FLAG())
# endif
# if defined(STM32F373xC) ||defined(STM32F378xx)
#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
                                                          __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())
#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \
                                                          __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE())
#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \
                                                          __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE())
#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \
                                                          __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE())
#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \
                                                          __HAL_COMP_COMP2_EXTI_ENABLE_IT())
#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \
                                                          __HAL_COMP_COMP2_EXTI_DISABLE_IT())
#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \
                                                          __HAL_COMP_COMP2_EXTI_GET_FLAG())
#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \
                                                          __HAL_COMP_COMP2_EXTI_CLEAR_FLAG())
# endif
#else
#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
                                                          __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())
#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \
                                                          __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE())
#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \
                                                          __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE())
#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \
                                                          __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE())
#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \
                                                          __HAL_COMP_COMP2_EXTI_ENABLE_IT())
#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \
                                                          __HAL_COMP_COMP2_EXTI_DISABLE_IT())
#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \
                                                          __HAL_COMP_COMP2_EXTI_GET_FLAG())
#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \
                                                          __HAL_COMP_COMP2_EXTI_CLEAR_FLAG())
#endif

#define __HAL_COMP_GET_EXTI_LINE  COMP_GET_EXTI_LINE

#if defined(STM32L0) || defined(STM32L4)
/* Note: On these STM32 families, the only argument of this macro             */
/*       is COMP_FLAG_LOCK.                                                   */
/*       This macro is replaced by __HAL_COMP_IS_LOCKED with only HAL handle  */
/*       argument.                                                            */
#define __HAL_COMP_GET_FLAG(__HANDLE__, __FLAG__)  (__HAL_COMP_IS_LOCKED(__HANDLE__))
#endif
/**
  * @}
  */

#if defined(STM32L0) || defined(STM32L4)
/** @defgroup HAL_COMP_Aliased_Functions HAL COMP Aliased Functions maintained for legacy purpose
  * @{
  */
#define HAL_COMP_Start_IT       HAL_COMP_Start /* Function considered as legacy as EXTI event or IT configuration is done into HAL_COMP_Init() */
#define HAL_COMP_Stop_IT        HAL_COMP_Stop  /* Function considered as legacy as EXTI event or IT configuration is done into HAL_COMP_Init() */
/**
  * @}
  */
#endif

/** @defgroup HAL_DAC_Aliased_Macros HAL DAC Aliased Macros maintained for legacy purpose
  * @{
  */

#define IS_DAC_WAVE(WAVE) (((WAVE) == DAC_WAVE_NONE) || \
                          ((WAVE) == DAC_WAVE_NOISE)|| \
                          ((WAVE) == DAC_WAVE_TRIANGLE))

/**
  * @}
  */

/** @defgroup HAL_FLASH_Aliased_Macros HAL FLASH Aliased Macros maintained for legacy purpose
  * @{
  */

#define IS_WRPAREA          IS_OB_WRPAREA
#define IS_TYPEPROGRAM      IS_FLASH_TYPEPROGRAM
#define IS_TYPEPROGRAMFLASH IS_FLASH_TYPEPROGRAM
#define IS_TYPEERASE        IS_FLASH_TYPEERASE
#define IS_NBSECTORS        IS_FLASH_NBSECTORS
#define IS_OB_WDG_SOURCE    IS_OB_IWDG_SOURCE

/**
  * @}
  */

/** @defgroup HAL_I2C_Aliased_Macros HAL I2C Aliased Macros maintained for legacy purpose
  * @{
  */

#define __HAL_I2C_RESET_CR2             I2C_RESET_CR2
#define __HAL_I2C_GENERATE_START        I2C_GENERATE_START
#if defined(STM32F1)
#define __HAL_I2C_FREQ_RANGE            I2C_FREQRANGE
#else
#define __HAL_I2C_FREQ_RANGE            I2C_FREQ_RANGE
#endif /* STM32F1 */
#define __HAL_I2C_RISE_TIME             I2C_RISE_TIME
#define __HAL_I2C_SPEED_STANDARD        I2C_SPEED_STANDARD
#define __HAL_I2C_SPEED_FAST            I2C_SPEED_FAST
#define __HAL_I2C_SPEED                 I2C_SPEED
#define __HAL_I2C_7BIT_ADD_WRITE        I2C_7BIT_ADD_WRITE
#define __HAL_I2C_7BIT_ADD_READ         I2C_7BIT_ADD_READ
#define __HAL_I2C_10BIT_ADDRESS         I2C_10BIT_ADDRESS
#define __HAL_I2C_10BIT_HEADER_WRITE    I2C_10BIT_HEADER_WRITE
#define __HAL_I2C_10BIT_HEADER_READ     I2C_10BIT_HEADER_READ
#define __HAL_I2C_MEM_ADD_MSB           I2C_MEM_ADD_MSB
#define __HAL_I2C_MEM_ADD_LSB           I2C_MEM_ADD_LSB
#define __HAL_I2C_FREQRANGE             I2C_FREQRANGE
/**
  * @}
  */

/** @defgroup HAL_I2S_Aliased_Macros HAL I2S Aliased Macros maintained for legacy purpose
  * @{
  */

#define IS_I2S_INSTANCE                 IS_I2S_ALL_INSTANCE
#define IS_I2S_INSTANCE_EXT             IS_I2S_ALL_INSTANCE_EXT

/**
  * @}
  */

/** @defgroup HAL_IRDA_Aliased_Macros HAL IRDA Aliased Macros maintained for legacy purpose
  * @{
  */

#define __IRDA_DISABLE                  __HAL_IRDA_DISABLE
#define __IRDA_ENABLE                   __HAL_IRDA_ENABLE

#define __HAL_IRDA_GETCLOCKSOURCE       IRDA_GETCLOCKSOURCE
#define __HAL_IRDA_MASK_COMPUTATION     IRDA_MASK_COMPUTATION
#define __IRDA_GETCLOCKSOURCE           IRDA_GETCLOCKSOURCE
#define __IRDA_MASK_COMPUTATION         IRDA_MASK_COMPUTATION

#define IS_IRDA_ONEBIT_SAMPLE           IS_IRDA_ONE_BIT_SAMPLE


/**
  * @}
  */


/** @defgroup HAL_IWDG_Aliased_Macros HAL IWDG Aliased Macros maintained for legacy purpose
  * @{
  */
#define __HAL_IWDG_ENABLE_WRITE_ACCESS  IWDG_ENABLE_WRITE_ACCESS
#define __HAL_IWDG_DISABLE_WRITE_ACCESS IWDG_DISABLE_WRITE_ACCESS
/**
  * @}
  */


/** @defgroup HAL_LPTIM_Aliased_Macros HAL LPTIM Aliased Macros maintained for legacy purpose
  * @{
  */

#define __HAL_LPTIM_ENABLE_INTERRUPT    __HAL_LPTIM_ENABLE_IT
#define __HAL_LPTIM_DISABLE_INTERRUPT   __HAL_LPTIM_DISABLE_IT
#define __HAL_LPTIM_GET_ITSTATUS        __HAL_LPTIM_GET_IT_SOURCE

/**
  * @}
  */


/** @defgroup HAL_OPAMP_Aliased_Macros HAL OPAMP Aliased Macros maintained for legacy purpose
  * @{
  */
#define __OPAMP_CSR_OPAXPD                OPAMP_CSR_OPAXPD
#define __OPAMP_CSR_S3SELX                OPAMP_CSR_S3SELX
#define __OPAMP_CSR_S4SELX                OPAMP_CSR_S4SELX
#define __OPAMP_CSR_S5SELX                OPAMP_CSR_S5SELX
#define __OPAMP_CSR_S6SELX                OPAMP_CSR_S6SELX
#define __OPAMP_CSR_OPAXCAL_L             OPAMP_CSR_OPAXCAL_L
#define __OPAMP_CSR_OPAXCAL_H             OPAMP_CSR_OPAXCAL_H
#define __OPAMP_CSR_OPAXLPM               OPAMP_CSR_OPAXLPM
#define __OPAMP_CSR_ALL_SWITCHES          OPAMP_CSR_ALL_SWITCHES
#define __OPAMP_CSR_ANAWSELX              OPAMP_CSR_ANAWSELX
#define __OPAMP_CSR_OPAXCALOUT            OPAMP_CSR_OPAXCALOUT
#define __OPAMP_OFFSET_TRIM_BITSPOSITION  OPAMP_OFFSET_TRIM_BITSPOSITION
#define __OPAMP_OFFSET_TRIM_SET           OPAMP_OFFSET_TRIM_SET

/**
  * @}
  */


/** @defgroup HAL_PWR_Aliased_Macros HAL PWR Aliased Macros maintained for legacy purpose
  * @{
  */
#define __HAL_PVD_EVENT_DISABLE                                  __HAL_PWR_PVD_EXTI_DISABLE_EVENT
#define __HAL_PVD_EVENT_ENABLE                                   __HAL_PWR_PVD_EXTI_ENABLE_EVENT
#define __HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE                    __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
#define __HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE                     __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
#define __HAL_PVD_EXTI_RISINGTRIGGER_DISABLE                     __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
#define __HAL_PVD_EXTI_RISINGTRIGGER_ENABLE                      __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
#define __HAL_PVM_EVENT_DISABLE                                  __HAL_PWR_PVM_EVENT_DISABLE
#define __HAL_PVM_EVENT_ENABLE                                   __HAL_PWR_PVM_EVENT_ENABLE
#define __HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE                    __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE
#define __HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE                     __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE
#define __HAL_PVM_EXTI_RISINGTRIGGER_DISABLE                     __HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE
#define __HAL_PVM_EXTI_RISINGTRIGGER_ENABLE                      __HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE
#define __HAL_PWR_INTERNALWAKEUP_DISABLE                         HAL_PWREx_DisableInternalWakeUpLine
#define __HAL_PWR_INTERNALWAKEUP_ENABLE                          HAL_PWREx_EnableInternalWakeUpLine
#define __HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE                    HAL_PWREx_DisablePullUpPullDownConfig
#define __HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE                     HAL_PWREx_EnablePullUpPullDownConfig
#define __HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER()                  do { __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); } while(0)
#define __HAL_PWR_PVD_EXTI_EVENT_DISABLE                         __HAL_PWR_PVD_EXTI_DISABLE_EVENT
#define __HAL_PWR_PVD_EXTI_EVENT_ENABLE                          __HAL_PWR_PVD_EXTI_ENABLE_EVENT
#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE                __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE                 __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE                 __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE                  __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
#define __HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER              __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
#define __HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER               __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
#define __HAL_PWR_PVM_DISABLE()                                  do { HAL_PWREx_DisablePVM1();HAL_PWREx_DisablePVM2();HAL_PWREx_DisablePVM3();HAL_PWREx_DisablePVM4(); } while(0)
#define __HAL_PWR_PVM_ENABLE()                                   do { HAL_PWREx_EnablePVM1();HAL_PWREx_EnablePVM2();HAL_PWREx_EnablePVM3();HAL_PWREx_EnablePVM4(); } while(0)
#define __HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE                  HAL_PWREx_DisableSRAM2ContentRetention
#define __HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE                   HAL_PWREx_EnableSRAM2ContentRetention
#define __HAL_PWR_VDDIO2_DISABLE                                 HAL_PWREx_DisableVddIO2
#define __HAL_PWR_VDDIO2_ENABLE                                  HAL_PWREx_EnableVddIO2
#define __HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER                 __HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE
#define __HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER           __HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE
#define __HAL_PWR_VDDUSB_DISABLE                                 HAL_PWREx_DisableVddUSB
#define __HAL_PWR_VDDUSB_ENABLE                                  HAL_PWREx_EnableVddUSB

#if defined (STM32F4)
#define __HAL_PVD_EXTI_ENABLE_IT(PWR_EXTI_LINE_PVD)         __HAL_PWR_PVD_EXTI_ENABLE_IT()
#define __HAL_PVD_EXTI_DISABLE_IT(PWR_EXTI_LINE_PVD)        __HAL_PWR_PVD_EXTI_DISABLE_IT()
#define __HAL_PVD_EXTI_GET_FLAG(PWR_EXTI_LINE_PVD)          __HAL_PWR_PVD_EXTI_GET_FLAG()
#define __HAL_PVD_EXTI_CLEAR_FLAG(PWR_EXTI_LINE_PVD)        __HAL_PWR_PVD_EXTI_CLEAR_FLAG()
#define __HAL_PVD_EXTI_GENERATE_SWIT(PWR_EXTI_LINE_PVD)     __HAL_PWR_PVD_EXTI_GENERATE_SWIT()
#else
#define __HAL_PVD_EXTI_CLEAR_FLAG                                __HAL_PWR_PVD_EXTI_CLEAR_FLAG
#define __HAL_PVD_EXTI_DISABLE_IT                                __HAL_PWR_PVD_EXTI_DISABLE_IT
#define __HAL_PVD_EXTI_ENABLE_IT                                 __HAL_PWR_PVD_EXTI_ENABLE_IT
#define __HAL_PVD_EXTI_GENERATE_SWIT                             __HAL_PWR_PVD_EXTI_GENERATE_SWIT
#define __HAL_PVD_EXTI_GET_FLAG                                  __HAL_PWR_PVD_EXTI_GET_FLAG
#endif /* STM32F4 */
/**
  * @}
  */


/** @defgroup HAL_RCC_Aliased HAL RCC Aliased maintained for legacy purpose
  * @{
  */

#define RCC_StopWakeUpClock_MSI     RCC_STOP_WAKEUPCLOCK_MSI
#define RCC_StopWakeUpClock_HSI     RCC_STOP_WAKEUPCLOCK_HSI

#define HAL_RCC_CCSCallback HAL_RCC_CSSCallback
#define HAL_RC48_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCCEx_DisableHSI48_VREFINT())

#define __ADC_CLK_DISABLE          __HAL_RCC_ADC_CLK_DISABLE
#define __ADC_CLK_ENABLE           __HAL_RCC_ADC_CLK_ENABLE
#define __ADC_CLK_SLEEP_DISABLE    __HAL_RCC_ADC_CLK_SLEEP_DISABLE
#define __ADC_CLK_SLEEP_ENABLE     __HAL_RCC_ADC_CLK_SLEEP_ENABLE
#define __ADC_FORCE_RESET          __HAL_RCC_ADC_FORCE_RESET
#define __ADC_RELEASE_RESET        __HAL_RCC_ADC_RELEASE_RESET
#define __ADC1_CLK_DISABLE         __HAL_RCC_ADC1_CLK_DISABLE
#define __ADC1_CLK_ENABLE          __HAL_RCC_ADC1_CLK_ENABLE
#define __ADC1_FORCE_RESET         __HAL_RCC_ADC1_FORCE_RESET
#define __ADC1_RELEASE_RESET       __HAL_RCC_ADC1_RELEASE_RESET
#define __ADC1_CLK_SLEEP_ENABLE    __HAL_RCC_ADC1_CLK_SLEEP_ENABLE
#define __ADC1_CLK_SLEEP_DISABLE   __HAL_RCC_ADC1_CLK_SLEEP_DISABLE
#define __ADC2_CLK_DISABLE         __HAL_RCC_ADC2_CLK_DISABLE
#define __ADC2_CLK_ENABLE          __HAL_RCC_ADC2_CLK_ENABLE
#define __ADC2_FORCE_RESET __HAL_RCC_ADC2_FORCE_RESET
#define __ADC2_RELEASE_RESET __HAL_RCC_ADC2_RELEASE_RESET
#define __ADC3_CLK_DISABLE __HAL_RCC_ADC3_CLK_DISABLE
#define __ADC3_CLK_ENABLE __HAL_RCC_ADC3_CLK_ENABLE
#define __ADC3_FORCE_RESET __HAL_RCC_ADC3_FORCE_RESET
#define __ADC3_RELEASE_RESET __HAL_RCC_ADC3_RELEASE_RESET
#define __AES_CLK_DISABLE __HAL_RCC_AES_CLK_DISABLE
#define __AES_CLK_ENABLE __HAL_RCC_AES_CLK_ENABLE
#define __AES_CLK_SLEEP_DISABLE __HAL_RCC_AES_CLK_SLEEP_DISABLE
#define __AES_CLK_SLEEP_ENABLE __HAL_RCC_AES_CLK_SLEEP_ENABLE
#define __AES_FORCE_RESET __HAL_RCC_AES_FORCE_RESET
#define __AES_RELEASE_RESET __HAL_RCC_AES_RELEASE_RESET
#define __CRYP_CLK_SLEEP_ENABLE      __HAL_RCC_CRYP_CLK_SLEEP_ENABLE
#define __CRYP_CLK_SLEEP_DISABLE  __HAL_RCC_CRYP_CLK_SLEEP_DISABLE
#define __CRYP_CLK_ENABLE  __HAL_RCC_CRYP_CLK_ENABLE
#define __CRYP_CLK_DISABLE  __HAL_RCC_CRYP_CLK_DISABLE
#define __CRYP_FORCE_RESET       __HAL_RCC_CRYP_FORCE_RESET
#define __CRYP_RELEASE_RESET  __HAL_RCC_CRYP_RELEASE_RESET
#define __AFIO_CLK_DISABLE __HAL_RCC_AFIO_CLK_DISABLE
#define __AFIO_CLK_ENABLE __HAL_RCC_AFIO_CLK_ENABLE
#define __AFIO_FORCE_RESET __HAL_RCC_AFIO_FORCE_RESET
#define __AFIO_RELEASE_RESET __HAL_RCC_AFIO_RELEASE_RESET
#define __AHB_FORCE_RESET __HAL_RCC_AHB_FORCE_RESET
#define __AHB_RELEASE_RESET __HAL_RCC_AHB_RELEASE_RESET
#define __AHB1_FORCE_RESET __HAL_RCC_AHB1_FORCE_RESET
#define __AHB1_RELEASE_RESET __HAL_RCC_AHB1_RELEASE_RESET
#define __AHB2_FORCE_RESET __HAL_RCC_AHB2_FORCE_RESET
#define __AHB2_RELEASE_RESET __HAL_RCC_AHB2_RELEASE_RESET
#define __AHB3_FORCE_RESET __HAL_RCC_AHB3_FORCE_RESET
#define __AHB3_RELEASE_RESET __HAL_RCC_AHB3_RELEASE_RESET
#define __APB1_FORCE_RESET __HAL_RCC_APB1_FORCE_RESET
#define __APB1_RELEASE_RESET __HAL_RCC_APB1_RELEASE_RESET
#define __APB2_FORCE_RESET __HAL_RCC_APB2_FORCE_RESET
#define __APB2_RELEASE_RESET __HAL_RCC_APB2_RELEASE_RESET
#define __BKP_CLK_DISABLE __HAL_RCC_BKP_CLK_DISABLE
#define __BKP_CLK_ENABLE __HAL_RCC_BKP_CLK_ENABLE
#define __BKP_FORCE_RESET __HAL_RCC_BKP_FORCE_RESET
#define __BKP_RELEASE_RESET __HAL_RCC_BKP_RELEASE_RESET
#define __CAN1_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE
#define __CAN1_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE
#define __CAN1_CLK_SLEEP_DISABLE __HAL_RCC_CAN1_CLK_SLEEP_DISABLE
#define __CAN1_CLK_SLEEP_ENABLE __HAL_RCC_CAN1_CLK_SLEEP_ENABLE
#define __CAN1_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET
#define __CAN1_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET
#define __CAN_CLK_DISABLE         __HAL_RCC_CAN1_CLK_DISABLE
#define __CAN_CLK_ENABLE          __HAL_RCC_CAN1_CLK_ENABLE
#define __CAN_FORCE_RESET         __HAL_RCC_CAN1_FORCE_RESET
#define __CAN_RELEASE_RESET       __HAL_RCC_CAN1_RELEASE_RESET
#define __CAN2_CLK_DISABLE __HAL_RCC_CAN2_CLK_DISABLE
#define __CAN2_CLK_ENABLE __HAL_RCC_CAN2_CLK_ENABLE
#define __CAN2_FORCE_RESET __HAL_RCC_CAN2_FORCE_RESET
#define __CAN2_RELEASE_RESET __HAL_RCC_CAN2_RELEASE_RESET
#define __CEC_CLK_DISABLE __HAL_RCC_CEC_CLK_DISABLE
#define __CEC_CLK_ENABLE __HAL_RCC_CEC_CLK_ENABLE
#define __COMP_CLK_DISABLE        __HAL_RCC_COMP_CLK_DISABLE
#define __COMP_CLK_ENABLE         __HAL_RCC_COMP_CLK_ENABLE
#define __COMP_FORCE_RESET        __HAL_RCC_COMP_FORCE_RESET
#define __COMP_RELEASE_RESET      __HAL_RCC_COMP_RELEASE_RESET
#define __COMP_CLK_SLEEP_ENABLE   __HAL_RCC_COMP_CLK_SLEEP_ENABLE
#define __COMP_CLK_SLEEP_DISABLE  __HAL_RCC_COMP_CLK_SLEEP_DISABLE
#define __CEC_FORCE_RESET __HAL_RCC_CEC_FORCE_RESET
#define __CEC_RELEASE_RESET __HAL_RCC_CEC_RELEASE_RESET
#define __CRC_CLK_DISABLE __HAL_RCC_CRC_CLK_DISABLE
#define __CRC_CLK_ENABLE __HAL_RCC_CRC_CLK_ENABLE
#define __CRC_CLK_SLEEP_DISABLE __HAL_RCC_CRC_CLK_SLEEP_DISABLE
#define __CRC_CLK_SLEEP_ENABLE __HAL_RCC_CRC_CLK_SLEEP_ENABLE
#define __CRC_FORCE_RESET __HAL_RCC_CRC_FORCE_RESET
#define __CRC_RELEASE_RESET __HAL_RCC_CRC_RELEASE_RESET
#define __DAC_CLK_DISABLE __HAL_RCC_DAC_CLK_DISABLE
#define __DAC_CLK_ENABLE __HAL_RCC_DAC_CLK_ENABLE
#define __DAC_FORCE_RESET __HAL_RCC_DAC_FORCE_RESET
#define __DAC_RELEASE_RESET __HAL_RCC_DAC_RELEASE_RESET
#define __DAC1_CLK_DISABLE __HAL_RCC_DAC1_CLK_DISABLE
#define __DAC1_CLK_ENABLE __HAL_RCC_DAC1_CLK_ENABLE
#define __DAC1_CLK_SLEEP_DISABLE __HAL_RCC_DAC1_CLK_SLEEP_DISABLE
#define __DAC1_CLK_SLEEP_ENABLE __HAL_RCC_DAC1_CLK_SLEEP_ENABLE
#define __DAC1_FORCE_RESET __HAL_RCC_DAC1_FORCE_RESET
#define __DAC1_RELEASE_RESET __HAL_RCC_DAC1_RELEASE_RESET
#define __DBGMCU_CLK_ENABLE     __HAL_RCC_DBGMCU_CLK_ENABLE
#define __DBGMCU_CLK_DISABLE     __HAL_RCC_DBGMCU_CLK_DISABLE
#define __DBGMCU_FORCE_RESET    __HAL_RCC_DBGMCU_FORCE_RESET
#define __DBGMCU_RELEASE_RESET  __HAL_RCC_DBGMCU_RELEASE_RESET
#define __DFSDM_CLK_DISABLE __HAL_RCC_DFSDM_CLK_DISABLE
#define __DFSDM_CLK_ENABLE __HAL_RCC_DFSDM_CLK_ENABLE
#define __DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE
#define __DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE
#define __DFSDM_FORCE_RESET __HAL_RCC_DFSDM_FORCE_RESET
#define __DFSDM_RELEASE_RESET __HAL_RCC_DFSDM_RELEASE_RESET
#define __DMA1_CLK_DISABLE __HAL_RCC_DMA1_CLK_DISABLE
#define __DMA1_CLK_ENABLE __HAL_RCC_DMA1_CLK_ENABLE
#define __DMA1_CLK_SLEEP_DISABLE __HAL_RCC_DMA1_CLK_SLEEP_DISABLE
#define __DMA1_CLK_SLEEP_ENABLE __HAL_RCC_DMA1_CLK_SLEEP_ENABLE
#define __DMA1_FORCE_RESET __HAL_RCC_DMA1_FORCE_RESET
#define __DMA1_RELEASE_RESET __HAL_RCC_DMA1_RELEASE_RESET
#define __DMA2_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE
#define __DMA2_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE
#define __DMA2_CLK_SLEEP_DISABLE __HAL_RCC_DMA2_CLK_SLEEP_DISABLE
#define __DMA2_CLK_SLEEP_ENABLE __HAL_RCC_DMA2_CLK_SLEEP_ENABLE
#define __DMA2_FORCE_RESET __HAL_RCC_DMA2_FORCE_RESET
#define __DMA2_RELEASE_RESET __HAL_RCC_DMA2_RELEASE_RESET
#define __ETHMAC_CLK_DISABLE __HAL_RCC_ETHMAC_CLK_DISABLE
#define __ETHMAC_CLK_ENABLE __HAL_RCC_ETHMAC_CLK_ENABLE
#define __ETHMAC_FORCE_RESET __HAL_RCC_ETHMAC_FORCE_RESET
#define __ETHMAC_RELEASE_RESET __HAL_RCC_ETHMAC_RELEASE_RESET
#define __ETHMACRX_CLK_DISABLE __HAL_RCC_ETHMACRX_CLK_DISABLE
#define __ETHMACRX_CLK_ENABLE __HAL_RCC_ETHMACRX_CLK_ENABLE
#define __ETHMACTX_CLK_DISABLE __HAL_RCC_ETHMACTX_CLK_DISABLE
#define __ETHMACTX_CLK_ENABLE __HAL_RCC_ETHMACTX_CLK_ENABLE
#define __FIREWALL_CLK_DISABLE __HAL_RCC_FIREWALL_CLK_DISABLE
#define __FIREWALL_CLK_ENABLE __HAL_RCC_FIREWALL_CLK_ENABLE
#define __FLASH_CLK_DISABLE __HAL_RCC_FLASH_CLK_DISABLE
#define __FLASH_CLK_ENABLE __HAL_RCC_FLASH_CLK_ENABLE
#define __FLASH_CLK_SLEEP_DISABLE __HAL_RCC_FLASH_CLK_SLEEP_DISABLE
#define __FLASH_CLK_SLEEP_ENABLE __HAL_RCC_FLASH_CLK_SLEEP_ENABLE
#define __FLASH_FORCE_RESET __HAL_RCC_FLASH_FORCE_RESET
#define __FLASH_RELEASE_RESET __HAL_RCC_FLASH_RELEASE_RESET
#define __FLITF_CLK_DISABLE       __HAL_RCC_FLITF_CLK_DISABLE
#define __FLITF_CLK_ENABLE        __HAL_RCC_FLITF_CLK_ENABLE
#define __FLITF_FORCE_RESET       __HAL_RCC_FLITF_FORCE_RESET
#define __FLITF_RELEASE_RESET     __HAL_RCC_FLITF_RELEASE_RESET
#define __FLITF_CLK_SLEEP_ENABLE  __HAL_RCC_FLITF_CLK_SLEEP_ENABLE
#define __FLITF_CLK_SLEEP_DISABLE __HAL_RCC_FLITF_CLK_SLEEP_DISABLE
#define __FMC_CLK_DISABLE __HAL_RCC_FMC_CLK_DISABLE
#define __FMC_CLK_ENABLE __HAL_RCC_FMC_CLK_ENABLE
#define __FMC_CLK_SLEEP_DISABLE __HAL_RCC_FMC_CLK_SLEEP_DISABLE
#define __FMC_CLK_SLEEP_ENABLE __HAL_RCC_FMC_CLK_SLEEP_ENABLE
#define __FMC_FORCE_RESET __HAL_RCC_FMC_FORCE_RESET
#define __FMC_RELEASE_RESET __HAL_RCC_FMC_RELEASE_RESET
#define __FSMC_CLK_DISABLE __HAL_RCC_FSMC_CLK_DISABLE
#define __FSMC_CLK_ENABLE __HAL_RCC_FSMC_CLK_ENABLE
#define __GPIOA_CLK_DISABLE __HAL_RCC_GPIOA_CLK_DISABLE
#define __GPIOA_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE
#define __GPIOA_CLK_SLEEP_DISABLE __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE
#define __GPIOA_CLK_SLEEP_ENABLE __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE
#define __GPIOA_FORCE_RESET __HAL_RCC_GPIOA_FORCE_RESET
#define __GPIOA_RELEASE_RESET __HAL_RCC_GPIOA_RELEASE_RESET
#define __GPIOB_CLK_DISABLE __HAL_RCC_GPIOB_CLK_DISABLE
#define __GPIOB_CLK_ENABLE __HAL_RCC_GPIOB_CLK_ENABLE
#define __GPIOB_CLK_SLEEP_DISABLE __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE
#define __GPIOB_CLK_SLEEP_ENABLE __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE
#define __GPIOB_FORCE_RESET __HAL_RCC_GPIOB_FORCE_RESET
#define __GPIOB_RELEASE_RESET __HAL_RCC_GPIOB_RELEASE_RESET
#define __GPIOC_CLK_DISABLE __HAL_RCC_GPIOC_CLK_DISABLE
#define __GPIOC_CLK_ENABLE __HAL_RCC_GPIOC_CLK_ENABLE
#define __GPIOC_CLK_SLEEP_DISABLE __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE
#define __GPIOC_CLK_SLEEP_ENABLE __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE
#define __GPIOC_FORCE_RESET __HAL_RCC_GPIOC_FORCE_RESET
#define __GPIOC_RELEASE_RESET __HAL_RCC_GPIOC_RELEASE_RESET
#define __GPIOD_CLK_DISABLE __HAL_RCC_GPIOD_CLK_DISABLE
#define __GPIOD_CLK_ENABLE __HAL_RCC_GPIOD_CLK_ENABLE
#define __GPIOD_CLK_SLEEP_DISABLE __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
#define __GPIOD_CLK_SLEEP_ENABLE __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
#define __GPIOD_FORCE_RESET __HAL_RCC_GPIOD_FORCE_RESET
#define __GPIOD_RELEASE_RESET __HAL_RCC_GPIOD_RELEASE_RESET
#define __GPIOE_CLK_DISABLE __HAL_RCC_GPIOE_CLK_DISABLE
#define __GPIOE_CLK_ENABLE __HAL_RCC_GPIOE_CLK_ENABLE
#define __GPIOE_CLK_SLEEP_DISABLE __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
#define __GPIOE_CLK_SLEEP_ENABLE __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
#define __GPIOE_FORCE_RESET __HAL_RCC_GPIOE_FORCE_RESET
#define __GPIOE_RELEASE_RESET __HAL_RCC_GPIOE_RELEASE_RESET
#define __GPIOF_CLK_DISABLE __HAL_RCC_GPIOF_CLK_DISABLE
#define __GPIOF_CLK_ENABLE __HAL_RCC_GPIOF_CLK_ENABLE
#define __GPIOF_CLK_SLEEP_DISABLE __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
#define __GPIOF_CLK_SLEEP_ENABLE __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
#define __GPIOF_FORCE_RESET __HAL_RCC_GPIOF_FORCE_RESET
#define __GPIOF_RELEASE_RESET __HAL_RCC_GPIOF_RELEASE_RESET
#define __GPIOG_CLK_DISABLE __HAL_RCC_GPIOG_CLK_DISABLE
#define __GPIOG_CLK_ENABLE __HAL_RCC_GPIOG_CLK_ENABLE
#define __GPIOG_CLK_SLEEP_DISABLE __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
#define __GPIOG_CLK_SLEEP_ENABLE __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
#define __GPIOG_FORCE_RESET __HAL_RCC_GPIOG_FORCE_RESET
#define __GPIOG_RELEASE_RESET __HAL_RCC_GPIOG_RELEASE_RESET
#define __GPIOH_CLK_DISABLE __HAL_RCC_GPIOH_CLK_DISABLE
#define __GPIOH_CLK_ENABLE __HAL_RCC_GPIOH_CLK_ENABLE
#define __GPIOH_CLK_SLEEP_DISABLE __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE
#define __GPIOH_CLK_SLEEP_ENABLE __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE
#define __GPIOH_FORCE_RESET __HAL_RCC_GPIOH_FORCE_RESET
#define __GPIOH_RELEASE_RESET __HAL_RCC_GPIOH_RELEASE_RESET
#define __I2C1_CLK_DISABLE __HAL_RCC_I2C1_CLK_DISABLE
#define __I2C1_CLK_ENABLE __HAL_RCC_I2C1_CLK_ENABLE
#define __I2C1_CLK_SLEEP_DISABLE __HAL_RCC_I2C1_CLK_SLEEP_DISABLE
#define __I2C1_CLK_SLEEP_ENABLE __HAL_RCC_I2C1_CLK_SLEEP_ENABLE
#define __I2C1_FORCE_RESET __HAL_RCC_I2C1_FORCE_RESET
#define __I2C1_RELEASE_RESET __HAL_RCC_I2C1_RELEASE_RESET
#define __I2C2_CLK_DISABLE __HAL_RCC_I2C2_CLK_DISABLE
#define __I2C2_CLK_ENABLE __HAL_RCC_I2C2_CLK_ENABLE
#define __I2C2_CLK_SLEEP_DISABLE __HAL_RCC_I2C2_CLK_SLEEP_DISABLE
#define __I2C2_CLK_SLEEP_ENABLE __HAL_RCC_I2C2_CLK_SLEEP_ENABLE
#define __I2C2_FORCE_RESET __HAL_RCC_I2C2_FORCE_RESET
#define __I2C2_RELEASE_RESET __HAL_RCC_I2C2_RELEASE_RESET
#define __I2C3_CLK_DISABLE __HAL_RCC_I2C3_CLK_DISABLE
#define __I2C3_CLK_ENABLE __HAL_RCC_I2C3_CLK_ENABLE
#define __I2C3_CLK_SLEEP_DISABLE __HAL_RCC_I2C3_CLK_SLEEP_DISABLE
#define __I2C3_CLK_SLEEP_ENABLE __HAL_RCC_I2C3_CLK_SLEEP_ENABLE
#define __I2C3_FORCE_RESET __HAL_RCC_I2C3_FORCE_RESET
#define __I2C3_RELEASE_RESET __HAL_RCC_I2C3_RELEASE_RESET
#define __LCD_CLK_DISABLE __HAL_RCC_LCD_CLK_DISABLE
#define __LCD_CLK_ENABLE __HAL_RCC_LCD_CLK_ENABLE
#define __LCD_CLK_SLEEP_DISABLE __HAL_RCC_LCD_CLK_SLEEP_DISABLE
#define __LCD_CLK_SLEEP_ENABLE __HAL_RCC_LCD_CLK_SLEEP_ENABLE
#define __LCD_FORCE_RESET __HAL_RCC_LCD_FORCE_RESET
#define __LCD_RELEASE_RESET __HAL_RCC_LCD_RELEASE_RESET
#define __LPTIM1_CLK_DISABLE __HAL_RCC_LPTIM1_CLK_DISABLE
#define __LPTIM1_CLK_ENABLE __HAL_RCC_LPTIM1_CLK_ENABLE
#define __LPTIM1_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE
#define __LPTIM1_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE
#define __LPTIM1_FORCE_RESET __HAL_RCC_LPTIM1_FORCE_RESET
#define __LPTIM1_RELEASE_RESET __HAL_RCC_LPTIM1_RELEASE_RESET
#define __LPTIM2_CLK_DISABLE __HAL_RCC_LPTIM2_CLK_DISABLE
#define __LPTIM2_CLK_ENABLE __HAL_RCC_LPTIM2_CLK_ENABLE
#define __LPTIM2_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE
#define __LPTIM2_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE
#define __LPTIM2_FORCE_RESET __HAL_RCC_LPTIM2_FORCE_RESET
#define __LPTIM2_RELEASE_RESET __HAL_RCC_LPTIM2_RELEASE_RESET
#define __LPUART1_CLK_DISABLE __HAL_RCC_LPUART1_CLK_DISABLE
#define __LPUART1_CLK_ENABLE __HAL_RCC_LPUART1_CLK_ENABLE
#define __LPUART1_CLK_SLEEP_DISABLE __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE
#define __LPUART1_CLK_SLEEP_ENABLE __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE
#define __LPUART1_FORCE_RESET __HAL_RCC_LPUART1_FORCE_RESET
#define __LPUART1_RELEASE_RESET __HAL_RCC_LPUART1_RELEASE_RESET
#define __OPAMP_CLK_DISABLE __HAL_RCC_OPAMP_CLK_DISABLE
#define __OPAMP_CLK_ENABLE __HAL_RCC_OPAMP_CLK_ENABLE
#define __OPAMP_CLK_SLEEP_DISABLE __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE
#define __OPAMP_CLK_SLEEP_ENABLE __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE
#define __OPAMP_FORCE_RESET __HAL_RCC_OPAMP_FORCE_RESET
#define __OPAMP_RELEASE_RESET __HAL_RCC_OPAMP_RELEASE_RESET
#define __OTGFS_CLK_DISABLE __HAL_RCC_OTGFS_CLK_DISABLE
#define __OTGFS_CLK_ENABLE __HAL_RCC_OTGFS_CLK_ENABLE
#define __OTGFS_CLK_SLEEP_DISABLE __HAL_RCC_OTGFS_CLK_SLEEP_DISABLE
#define __OTGFS_CLK_SLEEP_ENABLE __HAL_RCC_OTGFS_CLK_SLEEP_ENABLE
#define __OTGFS_FORCE_RESET __HAL_RCC_OTGFS_FORCE_RESET
#define __OTGFS_RELEASE_RESET __HAL_RCC_OTGFS_RELEASE_RESET
#define __PWR_CLK_DISABLE __HAL_RCC_PWR_CLK_DISABLE
#define __PWR_CLK_ENABLE __HAL_RCC_PWR_CLK_ENABLE
#define __PWR_CLK_SLEEP_DISABLE __HAL_RCC_PWR_CLK_SLEEP_DISABLE
#define __PWR_CLK_SLEEP_ENABLE __HAL_RCC_PWR_CLK_SLEEP_ENABLE
#define __PWR_FORCE_RESET __HAL_RCC_PWR_FORCE_RESET
#define __PWR_RELEASE_RESET __HAL_RCC_PWR_RELEASE_RESET
#define __QSPI_CLK_DISABLE __HAL_RCC_QSPI_CLK_DISABLE
#define __QSPI_CLK_ENABLE __HAL_RCC_QSPI_CLK_ENABLE
#define __QSPI_CLK_SLEEP_DISABLE __HAL_RCC_QSPI_CLK_SLEEP_DISABLE
#define __QSPI_CLK_SLEEP_ENABLE __HAL_RCC_QSPI_CLK_SLEEP_ENABLE
#define __QSPI_FORCE_RESET __HAL_RCC_QSPI_FORCE_RESET
#define __QSPI_RELEASE_RESET __HAL_RCC_QSPI_RELEASE_RESET

#if defined(STM32WB)
#define __HAL_RCC_QSPI_CLK_DISABLE            __HAL_RCC_QUADSPI_CLK_DISABLE
#define __HAL_RCC_QSPI_CLK_ENABLE             __HAL_RCC_QUADSPI_CLK_ENABLE
#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE      __HAL_RCC_QUADSPI_CLK_SLEEP_DISABLE
#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE       __HAL_RCC_QUADSPI_CLK_SLEEP_ENABLE
#define __HAL_RCC_QSPI_FORCE_RESET            __HAL_RCC_QUADSPI_FORCE_RESET
#define __HAL_RCC_QSPI_RELEASE_RESET          __HAL_RCC_QUADSPI_RELEASE_RESET
#define __HAL_RCC_QSPI_IS_CLK_ENABLED         __HAL_RCC_QUADSPI_IS_CLK_ENABLED
#define __HAL_RCC_QSPI_IS_CLK_DISABLED        __HAL_RCC_QUADSPI_IS_CLK_DISABLED
#define __HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED   __HAL_RCC_QUADSPI_IS_CLK_SLEEP_ENABLED
#define __HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED  __HAL_RCC_QUADSPI_IS_CLK_SLEEP_DISABLED
#define QSPI_IRQHandler QUADSPI_IRQHandler
#endif /* __HAL_RCC_QUADSPI_CLK_ENABLE */

#define __RNG_CLK_DISABLE __HAL_RCC_RNG_CLK_DISABLE
#define __RNG_CLK_ENABLE __HAL_RCC_RNG_CLK_ENABLE
#define __RNG_CLK_SLEEP_DISABLE __HAL_RCC_RNG_CLK_SLEEP_DISABLE
#define __RNG_CLK_SLEEP_ENABLE __HAL_RCC_RNG_CLK_SLEEP_ENABLE
#define __RNG_FORCE_RESET __HAL_RCC_RNG_FORCE_RESET
#define __RNG_RELEASE_RESET __HAL_RCC_RNG_RELEASE_RESET
#define __SAI1_CLK_DISABLE __HAL_RCC_SAI1_CLK_DISABLE
#define __SAI1_CLK_ENABLE __HAL_RCC_SAI1_CLK_ENABLE
#define __SAI1_CLK_SLEEP_DISABLE __HAL_RCC_SAI1_CLK_SLEEP_DISABLE
#define __SAI1_CLK_SLEEP_ENABLE __HAL_RCC_SAI1_CLK_SLEEP_ENABLE
#define __SAI1_FORCE_RESET __HAL_RCC_SAI1_FORCE_RESET
#define __SAI1_RELEASE_RESET __HAL_RCC_SAI1_RELEASE_RESET
#define __SAI2_CLK_DISABLE __HAL_RCC_SAI2_CLK_DISABLE
#define __SAI2_CLK_ENABLE __HAL_RCC_SAI2_CLK_ENABLE
#define __SAI2_CLK_SLEEP_DISABLE __HAL_RCC_SAI2_CLK_SLEEP_DISABLE
#define __SAI2_CLK_SLEEP_ENABLE __HAL_RCC_SAI2_CLK_SLEEP_ENABLE
#define __SAI2_FORCE_RESET __HAL_RCC_SAI2_FORCE_RESET
#define __SAI2_RELEASE_RESET __HAL_RCC_SAI2_RELEASE_RESET
#define __SDIO_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE
#define __SDIO_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE
#define __SDMMC_CLK_DISABLE __HAL_RCC_SDMMC_CLK_DISABLE
#define __SDMMC_CLK_ENABLE __HAL_RCC_SDMMC_CLK_ENABLE
#define __SDMMC_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC_CLK_SLEEP_DISABLE
#define __SDMMC_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC_CLK_SLEEP_ENABLE
#define __SDMMC_FORCE_RESET __HAL_RCC_SDMMC_FORCE_RESET
#define __SDMMC_RELEASE_RESET __HAL_RCC_SDMMC_RELEASE_RESET
#define __SPI1_CLK_DISABLE __HAL_RCC_SPI1_CLK_DISABLE
#define __SPI1_CLK_ENABLE __HAL_RCC_SPI1_CLK_ENABLE
#define __SPI1_CLK_SLEEP_DISABLE __HAL_RCC_SPI1_CLK_SLEEP_DISABLE
#define __SPI1_CLK_SLEEP_ENABLE __HAL_RCC_SPI1_CLK_SLEEP_ENABLE
#define __SPI1_FORCE_RESET __HAL_RCC_SPI1_FORCE_RESET
#define __SPI1_RELEASE_RESET __HAL_RCC_SPI1_RELEASE_RESET
#define __SPI2_CLK_DISABLE __HAL_RCC_SPI2_CLK_DISABLE
#define __SPI2_CLK_ENABLE __HAL_RCC_SPI2_CLK_ENABLE
#define __SPI2_CLK_SLEEP_DISABLE __HAL_RCC_SPI2_CLK_SLEEP_DISABLE
#define __SPI2_CLK_SLEEP_ENABLE __HAL_RCC_SPI2_CLK_SLEEP_ENABLE
#define __SPI2_FORCE_RESET __HAL_RCC_SPI2_FORCE_RESET
#define __SPI2_RELEASE_RESET __HAL_RCC_SPI2_RELEASE_RESET
#define __SPI3_CLK_DISABLE __HAL_RCC_SPI3_CLK_DISABLE
#define __SPI3_CLK_ENABLE __HAL_RCC_SPI3_CLK_ENABLE
#define __SPI3_CLK_SLEEP_DISABLE __HAL_RCC_SPI3_CLK_SLEEP_DISABLE
#define __SPI3_CLK_SLEEP_ENABLE __HAL_RCC_SPI3_CLK_SLEEP_ENABLE
#define __SPI3_FORCE_RESET __HAL_RCC_SPI3_FORCE_RESET
#define __SPI3_RELEASE_RESET __HAL_RCC_SPI3_RELEASE_RESET
#define __SRAM_CLK_DISABLE __HAL_RCC_SRAM_CLK_DISABLE
#define __SRAM_CLK_ENABLE __HAL_RCC_SRAM_CLK_ENABLE
#define __SRAM1_CLK_SLEEP_DISABLE __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
#define __SRAM1_CLK_SLEEP_ENABLE __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
#define __SRAM2_CLK_SLEEP_DISABLE __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
#define __SRAM2_CLK_SLEEP_ENABLE __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
#define __SWPMI1_CLK_DISABLE __HAL_RCC_SWPMI1_CLK_DISABLE
#define __SWPMI1_CLK_ENABLE __HAL_RCC_SWPMI1_CLK_ENABLE
#define __SWPMI1_CLK_SLEEP_DISABLE __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE
#define __SWPMI1_CLK_SLEEP_ENABLE __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE
#define __SWPMI1_FORCE_RESET __HAL_RCC_SWPMI1_FORCE_RESET
#define __SWPMI1_RELEASE_RESET __HAL_RCC_SWPMI1_RELEASE_RESET
#define __SYSCFG_CLK_DISABLE __HAL_RCC_SYSCFG_CLK_DISABLE
#define __SYSCFG_CLK_ENABLE __HAL_RCC_SYSCFG_CLK_ENABLE
#define __SYSCFG_CLK_SLEEP_DISABLE __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE
#define __SYSCFG_CLK_SLEEP_ENABLE __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE
#define __SYSCFG_FORCE_RESET __HAL_RCC_SYSCFG_FORCE_RESET
#define __SYSCFG_RELEASE_RESET __HAL_RCC_SYSCFG_RELEASE_RESET
#define __TIM1_CLK_DISABLE __HAL_RCC_TIM1_CLK_DISABLE
#define __TIM1_CLK_ENABLE __HAL_RCC_TIM1_CLK_ENABLE
#define __TIM1_CLK_SLEEP_DISABLE __HAL_RCC_TIM1_CLK_SLEEP_DISABLE
#define __TIM1_CLK_SLEEP_ENABLE __HAL_RCC_TIM1_CLK_SLEEP_ENABLE
#define __TIM1_FORCE_RESET __HAL_RCC_TIM1_FORCE_RESET
#define __TIM1_RELEASE_RESET __HAL_RCC_TIM1_RELEASE_RESET
#define __TIM10_CLK_DISABLE __HAL_RCC_TIM10_CLK_DISABLE
#define __TIM10_CLK_ENABLE __HAL_RCC_TIM10_CLK_ENABLE
#define __TIM10_FORCE_RESET __HAL_RCC_TIM10_FORCE_RESET
#define __TIM10_RELEASE_RESET __HAL_RCC_TIM10_RELEASE_RESET
#define __TIM11_CLK_DISABLE __HAL_RCC_TIM11_CLK_DISABLE
#define __TIM11_CLK_ENABLE __HAL_RCC_TIM11_CLK_ENABLE
#define __TIM11_FORCE_RESET __HAL_RCC_TIM11_FORCE_RESET
#define __TIM11_RELEASE_RESET __HAL_RCC_TIM11_RELEASE_RESET
#define __TIM12_CLK_DISABLE __HAL_RCC_TIM12_CLK_DISABLE
#define __TIM12_CLK_ENABLE __HAL_RCC_TIM12_CLK_ENABLE
#define __TIM12_FORCE_RESET __HAL_RCC_TIM12_FORCE_RESET
#define __TIM12_RELEASE_RESET __HAL_RCC_TIM12_RELEASE_RESET
#define __TIM13_CLK_DISABLE __HAL_RCC_TIM13_CLK_DISABLE
#define __TIM13_CLK_ENABLE __HAL_RCC_TIM13_CLK_ENABLE
#define __TIM13_FORCE_RESET __HAL_RCC_TIM13_FORCE_RESET
#define __TIM13_RELEASE_RESET __HAL_RCC_TIM13_RELEASE_RESET
#define __TIM14_CLK_DISABLE __HAL_RCC_TIM14_CLK_DISABLE
#define __TIM14_CLK_ENABLE __HAL_RCC_TIM14_CLK_ENABLE
#define __TIM14_FORCE_RESET __HAL_RCC_TIM14_FORCE_RESET
#define __TIM14_RELEASE_RESET __HAL_RCC_TIM14_RELEASE_RESET
#define __TIM15_CLK_DISABLE __HAL_RCC_TIM15_CLK_DISABLE
#define __TIM15_CLK_ENABLE __HAL_RCC_TIM15_CLK_ENABLE
#define __TIM15_CLK_SLEEP_DISABLE __HAL_RCC_TIM15_CLK_SLEEP_DISABLE
#define __TIM15_CLK_SLEEP_ENABLE __HAL_RCC_TIM15_CLK_SLEEP_ENABLE
#define __TIM15_FORCE_RESET __HAL_RCC_TIM15_FORCE_RESET
#define __TIM15_RELEASE_RESET __HAL_RCC_TIM15_RELEASE_RESET
#define __TIM16_CLK_DISABLE __HAL_RCC_TIM16_CLK_DISABLE
#define __TIM16_CLK_ENABLE __HAL_RCC_TIM16_CLK_ENABLE
#define __TIM16_CLK_SLEEP_DISABLE __HAL_RCC_TIM16_CLK_SLEEP_DISABLE
#define __TIM16_CLK_SLEEP_ENABLE __HAL_RCC_TIM16_CLK_SLEEP_ENABLE
#define __TIM16_FORCE_RESET __HAL_RCC_TIM16_FORCE_RESET
#define __TIM16_RELEASE_RESET __HAL_RCC_TIM16_RELEASE_RESET
#define __TIM17_CLK_DISABLE __HAL_RCC_TIM17_CLK_DISABLE
#define __TIM17_CLK_ENABLE __HAL_RCC_TIM17_CLK_ENABLE
#define __TIM17_CLK_SLEEP_DISABLE __HAL_RCC_TIM17_CLK_SLEEP_DISABLE
#define __TIM17_CLK_SLEEP_ENABLE __HAL_RCC_TIM17_CLK_SLEEP_ENABLE
#define __TIM17_FORCE_RESET __HAL_RCC_TIM17_FORCE_RESET
#define __TIM17_RELEASE_RESET __HAL_RCC_TIM17_RELEASE_RESET
#define __TIM2_CLK_DISABLE __HAL_RCC_TIM2_CLK_DISABLE
#define __TIM2_CLK_ENABLE __HAL_RCC_TIM2_CLK_ENABLE
#define __TIM2_CLK_SLEEP_DISABLE __HAL_RCC_TIM2_CLK_SLEEP_DISABLE
#define __TIM2_CLK_SLEEP_ENABLE __HAL_RCC_TIM2_CLK_SLEEP_ENABLE
#define __TIM2_FORCE_RESET __HAL_RCC_TIM2_FORCE_RESET
#define __TIM2_RELEASE_RESET __HAL_RCC_TIM2_RELEASE_RESET
#define __TIM3_CLK_DISABLE __HAL_RCC_TIM3_CLK_DISABLE
#define __TIM3_CLK_ENABLE __HAL_RCC_TIM3_CLK_ENABLE
#define __TIM3_CLK_SLEEP_DISABLE __HAL_RCC_TIM3_CLK_SLEEP_DISABLE
#define __TIM3_CLK_SLEEP_ENABLE __HAL_RCC_TIM3_CLK_SLEEP_ENABLE
#define __TIM3_FORCE_RESET __HAL_RCC_TIM3_FORCE_RESET
#define __TIM3_RELEASE_RESET __HAL_RCC_TIM3_RELEASE_RESET
#define __TIM4_CLK_DISABLE __HAL_RCC_TIM4_CLK_DISABLE
#define __TIM4_CLK_ENABLE __HAL_RCC_TIM4_CLK_ENABLE
#define __TIM4_CLK_SLEEP_DISABLE __HAL_RCC_TIM4_CLK_SLEEP_DISABLE
#define __TIM4_CLK_SLEEP_ENABLE __HAL_RCC_TIM4_CLK_SLEEP_ENABLE
#define __TIM4_FORCE_RESET __HAL_RCC_TIM4_FORCE_RESET
#define __TIM4_RELEASE_RESET __HAL_RCC_TIM4_RELEASE_RESET
#define __TIM5_CLK_DISABLE __HAL_RCC_TIM5_CLK_DISABLE
#define __TIM5_CLK_ENABLE __HAL_RCC_TIM5_CLK_ENABLE
#define __TIM5_CLK_SLEEP_DISABLE __HAL_RCC_TIM5_CLK_SLEEP_DISABLE
#define __TIM5_CLK_SLEEP_ENABLE __HAL_RCC_TIM5_CLK_SLEEP_ENABLE
#define __TIM5_FORCE_RESET __HAL_RCC_TIM5_FORCE_RESET
#define __TIM5_RELEASE_RESET __HAL_RCC_TIM5_RELEASE_RESET
#define __TIM6_CLK_DISABLE __HAL_RCC_TIM6_CLK_DISABLE
#define __TIM6_CLK_ENABLE __HAL_RCC_TIM6_CLK_ENABLE
#define __TIM6_CLK_SLEEP_DISABLE __HAL_RCC_TIM6_CLK_SLEEP_DISABLE
#define __TIM6_CLK_SLEEP_ENABLE __HAL_RCC_TIM6_CLK_SLEEP_ENABLE
#define __TIM6_FORCE_RESET __HAL_RCC_TIM6_FORCE_RESET
#define __TIM6_RELEASE_RESET __HAL_RCC_TIM6_RELEASE_RESET
#define __TIM7_CLK_DISABLE __HAL_RCC_TIM7_CLK_DISABLE
#define __TIM7_CLK_ENABLE __HAL_RCC_TIM7_CLK_ENABLE
#define __TIM7_CLK_SLEEP_DISABLE __HAL_RCC_TIM7_CLK_SLEEP_DISABLE
#define __TIM7_CLK_SLEEP_ENABLE __HAL_RCC_TIM7_CLK_SLEEP_ENABLE
#define __TIM7_FORCE_RESET __HAL_RCC_TIM7_FORCE_RESET
#define __TIM7_RELEASE_RESET __HAL_RCC_TIM7_RELEASE_RESET
#define __TIM8_CLK_DISABLE __HAL_RCC_TIM8_CLK_DISABLE
#define __TIM8_CLK_ENABLE __HAL_RCC_TIM8_CLK_ENABLE
#define __TIM8_CLK_SLEEP_DISABLE __HAL_RCC_TIM8_CLK_SLEEP_DISABLE
#define __TIM8_CLK_SLEEP_ENABLE __HAL_RCC_TIM8_CLK_SLEEP_ENABLE
#define __TIM8_FORCE_RESET __HAL_RCC_TIM8_FORCE_RESET
#define __TIM8_RELEASE_RESET __HAL_RCC_TIM8_RELEASE_RESET
#define __TIM9_CLK_DISABLE __HAL_RCC_TIM9_CLK_DISABLE
#define __TIM9_CLK_ENABLE __HAL_RCC_TIM9_CLK_ENABLE
#define __TIM9_FORCE_RESET __HAL_RCC_TIM9_FORCE_RESET
#define __TIM9_RELEASE_RESET __HAL_RCC_TIM9_RELEASE_RESET
#define __TSC_CLK_DISABLE __HAL_RCC_TSC_CLK_DISABLE
#define __TSC_CLK_ENABLE __HAL_RCC_TSC_CLK_ENABLE
#define __TSC_CLK_SLEEP_DISABLE __HAL_RCC_TSC_CLK_SLEEP_DISABLE
#define __TSC_CLK_SLEEP_ENABLE __HAL_RCC_TSC_CLK_SLEEP_ENABLE
#define __TSC_FORCE_RESET __HAL_RCC_TSC_FORCE_RESET
#define __TSC_RELEASE_RESET __HAL_RCC_TSC_RELEASE_RESET
#define __UART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE
#define __UART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE
#define __UART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE
#define __UART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE
#define __UART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET
#define __UART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET
#define __UART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE
#define __UART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE
#define __UART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE
#define __UART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE
#define __UART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET
#define __UART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET
#define __USART1_CLK_DISABLE __HAL_RCC_USART1_CLK_DISABLE
#define __USART1_CLK_ENABLE __HAL_RCC_USART1_CLK_ENABLE
#define __USART1_CLK_SLEEP_DISABLE __HAL_RCC_USART1_CLK_SLEEP_DISABLE
#define __USART1_CLK_SLEEP_ENABLE __HAL_RCC_USART1_CLK_SLEEP_ENABLE
#define __USART1_FORCE_RESET __HAL_RCC_USART1_FORCE_RESET
#define __USART1_RELEASE_RESET __HAL_RCC_USART1_RELEASE_RESET
#define __USART2_CLK_DISABLE __HAL_RCC_USART2_CLK_DISABLE
#define __USART2_CLK_ENABLE __HAL_RCC_USART2_CLK_ENABLE
#define __USART2_CLK_SLEEP_DISABLE __HAL_RCC_USART2_CLK_SLEEP_DISABLE
#define __USART2_CLK_SLEEP_ENABLE __HAL_RCC_USART2_CLK_SLEEP_ENABLE
#define __USART2_FORCE_RESET __HAL_RCC_USART2_FORCE_RESET
#define __USART2_RELEASE_RESET __HAL_RCC_USART2_RELEASE_RESET
#define __USART3_CLK_DISABLE __HAL_RCC_USART3_CLK_DISABLE
#define __USART3_CLK_ENABLE __HAL_RCC_USART3_CLK_ENABLE
#define __USART3_CLK_SLEEP_DISABLE __HAL_RCC_USART3_CLK_SLEEP_DISABLE
#define __USART3_CLK_SLEEP_ENABLE __HAL_RCC_USART3_CLK_SLEEP_ENABLE
#define __USART3_FORCE_RESET __HAL_RCC_USART3_FORCE_RESET
#define __USART3_RELEASE_RESET __HAL_RCC_USART3_RELEASE_RESET
#define __USART4_CLK_DISABLE        __HAL_RCC_UART4_CLK_DISABLE
#define __USART4_CLK_ENABLE         __HAL_RCC_UART4_CLK_ENABLE
#define __USART4_CLK_SLEEP_ENABLE   __HAL_RCC_UART4_CLK_SLEEP_ENABLE
#define __USART4_CLK_SLEEP_DISABLE  __HAL_RCC_UART4_CLK_SLEEP_DISABLE
#define __USART4_FORCE_RESET        __HAL_RCC_UART4_FORCE_RESET
#define __USART4_RELEASE_RESET      __HAL_RCC_UART4_RELEASE_RESET
#define __USART5_CLK_DISABLE        __HAL_RCC_UART5_CLK_DISABLE
#define __USART5_CLK_ENABLE         __HAL_RCC_UART5_CLK_ENABLE
#define __USART5_CLK_SLEEP_ENABLE   __HAL_RCC_UART5_CLK_SLEEP_ENABLE
#define __USART5_CLK_SLEEP_DISABLE  __HAL_RCC_UART5_CLK_SLEEP_DISABLE
#define __USART5_FORCE_RESET        __HAL_RCC_UART5_FORCE_RESET
#define __USART5_RELEASE_RESET      __HAL_RCC_UART5_RELEASE_RESET
#define __USART7_CLK_DISABLE        __HAL_RCC_UART7_CLK_DISABLE
#define __USART7_CLK_ENABLE         __HAL_RCC_UART7_CLK_ENABLE
#define __USART7_FORCE_RESET        __HAL_RCC_UART7_FORCE_RESET
#define __USART7_RELEASE_RESET      __HAL_RCC_UART7_RELEASE_RESET
#define __USART8_CLK_DISABLE        __HAL_RCC_UART8_CLK_DISABLE
#define __USART8_CLK_ENABLE         __HAL_RCC_UART8_CLK_ENABLE
#define __USART8_FORCE_RESET        __HAL_RCC_UART8_FORCE_RESET
#define __USART8_RELEASE_RESET      __HAL_RCC_UART8_RELEASE_RESET
#define __USB_CLK_DISABLE         __HAL_RCC_USB_CLK_DISABLE
#define __USB_CLK_ENABLE          __HAL_RCC_USB_CLK_ENABLE
#define __USB_FORCE_RESET         __HAL_RCC_USB_FORCE_RESET
#define __USB_CLK_SLEEP_ENABLE    __HAL_RCC_USB_CLK_SLEEP_ENABLE
#define __USB_CLK_SLEEP_DISABLE   __HAL_RCC_USB_CLK_SLEEP_DISABLE
#define __USB_OTG_FS_CLK_DISABLE __HAL_RCC_USB_OTG_FS_CLK_DISABLE
#define __USB_OTG_FS_CLK_ENABLE __HAL_RCC_USB_OTG_FS_CLK_ENABLE
#define __USB_RELEASE_RESET __HAL_RCC_USB_RELEASE_RESET
#define __WWDG_CLK_DISABLE __HAL_RCC_WWDG_CLK_DISABLE
#define __WWDG_CLK_ENABLE __HAL_RCC_WWDG_CLK_ENABLE
#define __WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG_CLK_SLEEP_DISABLE
#define __WWDG_CLK_SLEEP_ENABLE __HAL_RCC_WWDG_CLK_SLEEP_ENABLE
#define __WWDG_FORCE_RESET __HAL_RCC_WWDG_FORCE_RESET
#define __WWDG_RELEASE_RESET __HAL_RCC_WWDG_RELEASE_RESET
#define __TIM21_CLK_ENABLE   __HAL_RCC_TIM21_CLK_ENABLE
#define __TIM21_CLK_DISABLE   __HAL_RCC_TIM21_CLK_DISABLE
#define __TIM21_FORCE_RESET   __HAL_RCC_TIM21_FORCE_RESET
#define __TIM21_RELEASE_RESET  __HAL_RCC_TIM21_RELEASE_RESET
#define __TIM21_CLK_SLEEP_ENABLE   __HAL_RCC_TIM21_CLK_SLEEP_ENABLE
#define __TIM21_CLK_SLEEP_DISABLE   __HAL_RCC_TIM21_CLK_SLEEP_DISABLE
#define __TIM22_CLK_ENABLE   __HAL_RCC_TIM22_CLK_ENABLE
#define __TIM22_CLK_DISABLE   __HAL_RCC_TIM22_CLK_DISABLE
#define __TIM22_FORCE_RESET   __HAL_RCC_TIM22_FORCE_RESET
#define __TIM22_RELEASE_RESET  __HAL_RCC_TIM22_RELEASE_RESET
#define __TIM22_CLK_SLEEP_ENABLE   __HAL_RCC_TIM22_CLK_SLEEP_ENABLE
#define __TIM22_CLK_SLEEP_DISABLE   __HAL_RCC_TIM22_CLK_SLEEP_DISABLE
#define __CRS_CLK_DISABLE __HAL_RCC_CRS_CLK_DISABLE
#define __CRS_CLK_ENABLE __HAL_RCC_CRS_CLK_ENABLE
#define __CRS_CLK_SLEEP_DISABLE __HAL_RCC_CRS_CLK_SLEEP_DISABLE
#define __CRS_CLK_SLEEP_ENABLE __HAL_RCC_CRS_CLK_SLEEP_ENABLE
#define __CRS_FORCE_RESET __HAL_RCC_CRS_FORCE_RESET
#define __CRS_RELEASE_RESET __HAL_RCC_CRS_RELEASE_RESET
#define __RCC_BACKUPRESET_FORCE __HAL_RCC_BACKUPRESET_FORCE
#define __RCC_BACKUPRESET_RELEASE __HAL_RCC_BACKUPRESET_RELEASE

#define __USB_OTG_FS_FORCE_RESET  __HAL_RCC_USB_OTG_FS_FORCE_RESET
#define __USB_OTG_FS_RELEASE_RESET  __HAL_RCC_USB_OTG_FS_RELEASE_RESET
#define __USB_OTG_FS_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
#define __USB_OTG_FS_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
#define __USB_OTG_HS_CLK_DISABLE  __HAL_RCC_USB_OTG_HS_CLK_DISABLE
#define __USB_OTG_HS_CLK_ENABLE          __HAL_RCC_USB_OTG_HS_CLK_ENABLE
#define __USB_OTG_HS_ULPI_CLK_ENABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE
#define __USB_OTG_HS_ULPI_CLK_DISABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE
#define __TIM9_CLK_SLEEP_ENABLE          __HAL_RCC_TIM9_CLK_SLEEP_ENABLE
#define __TIM9_CLK_SLEEP_DISABLE  __HAL_RCC_TIM9_CLK_SLEEP_DISABLE
#define __TIM10_CLK_SLEEP_ENABLE  __HAL_RCC_TIM10_CLK_SLEEP_ENABLE
#define __TIM10_CLK_SLEEP_DISABLE  __HAL_RCC_TIM10_CLK_SLEEP_DISABLE
#define __TIM11_CLK_SLEEP_ENABLE  __HAL_RCC_TIM11_CLK_SLEEP_ENABLE
#define __TIM11_CLK_SLEEP_DISABLE  __HAL_RCC_TIM11_CLK_SLEEP_DISABLE
#define __ETHMACPTP_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE
#define __ETHMACPTP_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE
#define __ETHMACPTP_CLK_ENABLE          __HAL_RCC_ETHMACPTP_CLK_ENABLE
#define __ETHMACPTP_CLK_DISABLE          __HAL_RCC_ETHMACPTP_CLK_DISABLE
#define __HASH_CLK_ENABLE          __HAL_RCC_HASH_CLK_ENABLE
#define __HASH_FORCE_RESET          __HAL_RCC_HASH_FORCE_RESET
#define __HASH_RELEASE_RESET          __HAL_RCC_HASH_RELEASE_RESET
#define __HASH_CLK_SLEEP_ENABLE          __HAL_RCC_HASH_CLK_SLEEP_ENABLE
#define __HASH_CLK_SLEEP_DISABLE  __HAL_RCC_HASH_CLK_SLEEP_DISABLE
#define __HASH_CLK_DISABLE            __HAL_RCC_HASH_CLK_DISABLE
#define __SPI5_CLK_ENABLE          __HAL_RCC_SPI5_CLK_ENABLE
#define __SPI5_CLK_DISABLE              __HAL_RCC_SPI5_CLK_DISABLE
#define __SPI5_FORCE_RESET          __HAL_RCC_SPI5_FORCE_RESET
#define __SPI5_RELEASE_RESET          __HAL_RCC_SPI5_RELEASE_RESET
#define __SPI5_CLK_SLEEP_ENABLE          __HAL_RCC_SPI5_CLK_SLEEP_ENABLE
#define __SPI5_CLK_SLEEP_DISABLE  __HAL_RCC_SPI5_CLK_SLEEP_DISABLE
#define __SPI6_CLK_ENABLE          __HAL_RCC_SPI6_CLK_ENABLE
#define __SPI6_CLK_DISABLE          __HAL_RCC_SPI6_CLK_DISABLE
#define __SPI6_FORCE_RESET          __HAL_RCC_SPI6_FORCE_RESET
#define __SPI6_RELEASE_RESET         __HAL_RCC_SPI6_RELEASE_RESET
#define __SPI6_CLK_SLEEP_ENABLE          __HAL_RCC_SPI6_CLK_SLEEP_ENABLE
#define __SPI6_CLK_SLEEP_DISABLE  __HAL_RCC_SPI6_CLK_SLEEP_DISABLE
#define __LTDC_CLK_ENABLE          __HAL_RCC_LTDC_CLK_ENABLE
#define __LTDC_CLK_DISABLE          __HAL_RCC_LTDC_CLK_DISABLE
#define __LTDC_FORCE_RESET          __HAL_RCC_LTDC_FORCE_RESET
#define __LTDC_RELEASE_RESET          __HAL_RCC_LTDC_RELEASE_RESET
#define __LTDC_CLK_SLEEP_ENABLE          __HAL_RCC_LTDC_CLK_SLEEP_ENABLE
#define __ETHMAC_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE
#define __ETHMAC_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE
#define __ETHMACTX_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE
#define __ETHMACTX_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE
#define __ETHMACRX_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE
#define __ETHMACRX_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE
#define __TIM12_CLK_SLEEP_ENABLE  __HAL_RCC_TIM12_CLK_SLEEP_ENABLE
#define __TIM12_CLK_SLEEP_DISABLE  __HAL_RCC_TIM12_CLK_SLEEP_DISABLE
#define __TIM13_CLK_SLEEP_ENABLE  __HAL_RCC_TIM13_CLK_SLEEP_ENABLE
#define __TIM13_CLK_SLEEP_DISABLE  __HAL_RCC_TIM13_CLK_SLEEP_DISABLE
#define __TIM14_CLK_SLEEP_ENABLE  __HAL_RCC_TIM14_CLK_SLEEP_ENABLE
#define __TIM14_CLK_SLEEP_DISABLE  __HAL_RCC_TIM14_CLK_SLEEP_DISABLE
#define __BKPSRAM_CLK_ENABLE          __HAL_RCC_BKPSRAM_CLK_ENABLE
#define __BKPSRAM_CLK_DISABLE          __HAL_RCC_BKPSRAM_CLK_DISABLE
#define __BKPSRAM_CLK_SLEEP_ENABLE  __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE
#define __BKPSRAM_CLK_SLEEP_DISABLE  __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE
#define __CCMDATARAMEN_CLK_ENABLE  __HAL_RCC_CCMDATARAMEN_CLK_ENABLE
#define __CCMDATARAMEN_CLK_DISABLE  __HAL_RCC_CCMDATARAMEN_CLK_DISABLE
#define __USART6_CLK_ENABLE          __HAL_RCC_USART6_CLK_ENABLE
#define __USART6_CLK_DISABLE          __HAL_RCC_USART6_CLK_DISABLE
#define __USART6_FORCE_RESET        __HAL_RCC_USART6_FORCE_RESET
#define __USART6_RELEASE_RESET        __HAL_RCC_USART6_RELEASE_RESET
#define __USART6_CLK_SLEEP_ENABLE  __HAL_RCC_USART6_CLK_SLEEP_ENABLE
#define __USART6_CLK_SLEEP_DISABLE  __HAL_RCC_USART6_CLK_SLEEP_DISABLE
#define __SPI4_CLK_ENABLE          __HAL_RCC_SPI4_CLK_ENABLE
#define __SPI4_CLK_DISABLE          __HAL_RCC_SPI4_CLK_DISABLE
#define __SPI4_FORCE_RESET          __HAL_RCC_SPI4_FORCE_RESET
#define __SPI4_RELEASE_RESET        __HAL_RCC_SPI4_RELEASE_RESET
#define __SPI4_CLK_SLEEP_ENABLE   __HAL_RCC_SPI4_CLK_SLEEP_ENABLE
#define __SPI4_CLK_SLEEP_DISABLE  __HAL_RCC_SPI4_CLK_SLEEP_DISABLE
#define __GPIOI_CLK_ENABLE          __HAL_RCC_GPIOI_CLK_ENABLE
#define __GPIOI_CLK_DISABLE          __HAL_RCC_GPIOI_CLK_DISABLE
#define __GPIOI_FORCE_RESET          __HAL_RCC_GPIOI_FORCE_RESET
#define __GPIOI_RELEASE_RESET          __HAL_RCC_GPIOI_RELEASE_RESET
#define __GPIOI_CLK_SLEEP_ENABLE  __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE
#define __GPIOI_CLK_SLEEP_DISABLE  __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE
#define __GPIOJ_CLK_ENABLE          __HAL_RCC_GPIOJ_CLK_ENABLE
#define __GPIOJ_CLK_DISABLE          __HAL_RCC_GPIOJ_CLK_DISABLE
#define __GPIOJ_FORCE_RESET         __HAL_RCC_GPIOJ_FORCE_RESET
#define __GPIOJ_RELEASE_RESET          __HAL_RCC_GPIOJ_RELEASE_RESET
#define __GPIOJ_CLK_SLEEP_ENABLE  __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE
#define __GPIOJ_CLK_SLEEP_DISABLE  __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE
#define __GPIOK_CLK_ENABLE          __HAL_RCC_GPIOK_CLK_ENABLE
#define __GPIOK_CLK_DISABLE          __HAL_RCC_GPIOK_CLK_DISABLE
#define __GPIOK_RELEASE_RESET          __HAL_RCC_GPIOK_RELEASE_RESET
#define __GPIOK_CLK_SLEEP_ENABLE  __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE
#define __GPIOK_CLK_SLEEP_DISABLE  __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE
#define __ETH_CLK_ENABLE          __HAL_RCC_ETH_CLK_ENABLE
#define __ETH_CLK_DISABLE          __HAL_RCC_ETH_CLK_DISABLE
#define __DCMI_CLK_ENABLE          __HAL_RCC_DCMI_CLK_ENABLE
#define __DCMI_CLK_DISABLE          __HAL_RCC_DCMI_CLK_DISABLE
#define __DCMI_FORCE_RESET          __HAL_RCC_DCMI_FORCE_RESET
#define __DCMI_RELEASE_RESET          __HAL_RCC_DCMI_RELEASE_RESET
#define __DCMI_CLK_SLEEP_ENABLE   __HAL_RCC_DCMI_CLK_SLEEP_ENABLE
#define __DCMI_CLK_SLEEP_DISABLE  __HAL_RCC_DCMI_CLK_SLEEP_DISABLE
#define __UART7_CLK_ENABLE          __HAL_RCC_UART7_CLK_ENABLE
#define __UART7_CLK_DISABLE          __HAL_RCC_UART7_CLK_DISABLE
#define __UART7_RELEASE_RESET       __HAL_RCC_UART7_RELEASE_RESET
#define __UART7_FORCE_RESET       __HAL_RCC_UART7_FORCE_RESET
#define __UART7_CLK_SLEEP_ENABLE  __HAL_RCC_UART7_CLK_SLEEP_ENABLE
#define __UART7_CLK_SLEEP_DISABLE  __HAL_RCC_UART7_CLK_SLEEP_DISABLE
#define __UART8_CLK_ENABLE          __HAL_RCC_UART8_CLK_ENABLE
#define __UART8_CLK_DISABLE          __HAL_RCC_UART8_CLK_DISABLE
#define __UART8_FORCE_RESET          __HAL_RCC_UART8_FORCE_RESET
#define __UART8_RELEASE_RESET          __HAL_RCC_UART8_RELEASE_RESET
#define __UART8_CLK_SLEEP_ENABLE  __HAL_RCC_UART8_CLK_SLEEP_ENABLE
#define __UART8_CLK_SLEEP_DISABLE  __HAL_RCC_UART8_CLK_SLEEP_DISABLE
#define __OTGHS_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
#define __OTGHS_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
#define __OTGHS_FORCE_RESET          __HAL_RCC_USB_OTG_HS_FORCE_RESET
#define __OTGHS_RELEASE_RESET          __HAL_RCC_USB_OTG_HS_RELEASE_RESET
#define __OTGHSULPI_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
#define __OTGHSULPI_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
#define __HAL_RCC_OTGHS_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
#define __HAL_RCC_OTGHS_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED
#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED
#define __HAL_RCC_OTGHS_FORCE_RESET          __HAL_RCC_USB_OTG_HS_FORCE_RESET
#define __HAL_RCC_OTGHS_RELEASE_RESET          __HAL_RCC_USB_OTG_HS_RELEASE_RESET
#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE      __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE     __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED  __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED
#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED
#define __SRAM3_CLK_SLEEP_ENABLE       __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE
#define __CAN2_CLK_SLEEP_ENABLE        __HAL_RCC_CAN2_CLK_SLEEP_ENABLE
#define __CAN2_CLK_SLEEP_DISABLE       __HAL_RCC_CAN2_CLK_SLEEP_DISABLE
#define __DAC_CLK_SLEEP_ENABLE         __HAL_RCC_DAC_CLK_SLEEP_ENABLE
#define __DAC_CLK_SLEEP_DISABLE        __HAL_RCC_DAC_CLK_SLEEP_DISABLE
#define __ADC2_CLK_SLEEP_ENABLE        __HAL_RCC_ADC2_CLK_SLEEP_ENABLE
#define __ADC2_CLK_SLEEP_DISABLE       __HAL_RCC_ADC2_CLK_SLEEP_DISABLE
#define __ADC3_CLK_SLEEP_ENABLE        __HAL_RCC_ADC3_CLK_SLEEP_ENABLE
#define __ADC3_CLK_SLEEP_DISABLE       __HAL_RCC_ADC3_CLK_SLEEP_DISABLE
#define __FSMC_FORCE_RESET             __HAL_RCC_FSMC_FORCE_RESET
#define __FSMC_RELEASE_RESET           __HAL_RCC_FSMC_RELEASE_RESET
#define __FSMC_CLK_SLEEP_ENABLE        __HAL_RCC_FSMC_CLK_SLEEP_ENABLE
#define __FSMC_CLK_SLEEP_DISABLE       __HAL_RCC_FSMC_CLK_SLEEP_DISABLE
#define __SDIO_FORCE_RESET             __HAL_RCC_SDIO_FORCE_RESET
#define __SDIO_RELEASE_RESET           __HAL_RCC_SDIO_RELEASE_RESET
#define __SDIO_CLK_SLEEP_DISABLE       __HAL_RCC_SDIO_CLK_SLEEP_DISABLE
#define __SDIO_CLK_SLEEP_ENABLE        __HAL_RCC_SDIO_CLK_SLEEP_ENABLE
#define __DMA2D_CLK_ENABLE             __HAL_RCC_DMA2D_CLK_ENABLE
#define __DMA2D_CLK_DISABLE            __HAL_RCC_DMA2D_CLK_DISABLE
#define __DMA2D_FORCE_RESET            __HAL_RCC_DMA2D_FORCE_RESET
#define __DMA2D_RELEASE_RESET          __HAL_RCC_DMA2D_RELEASE_RESET
#define __DMA2D_CLK_SLEEP_ENABLE       __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE
#define __DMA2D_CLK_SLEEP_DISABLE      __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE

/* alias define maintained for legacy */
#define __HAL_RCC_OTGFS_FORCE_RESET    __HAL_RCC_USB_OTG_FS_FORCE_RESET
#define __HAL_RCC_OTGFS_RELEASE_RESET  __HAL_RCC_USB_OTG_FS_RELEASE_RESET

#define __ADC12_CLK_ENABLE          __HAL_RCC_ADC12_CLK_ENABLE
#define __ADC12_CLK_DISABLE         __HAL_RCC_ADC12_CLK_DISABLE
#define __ADC34_CLK_ENABLE          __HAL_RCC_ADC34_CLK_ENABLE
#define __ADC34_CLK_DISABLE         __HAL_RCC_ADC34_CLK_DISABLE
#define __DAC2_CLK_ENABLE           __HAL_RCC_DAC2_CLK_ENABLE
#define __DAC2_CLK_DISABLE          __HAL_RCC_DAC2_CLK_DISABLE
#define __TIM18_CLK_ENABLE          __HAL_RCC_TIM18_CLK_ENABLE
#define __TIM18_CLK_DISABLE         __HAL_RCC_TIM18_CLK_DISABLE
#define __TIM19_CLK_ENABLE          __HAL_RCC_TIM19_CLK_ENABLE
#define __TIM19_CLK_DISABLE         __HAL_RCC_TIM19_CLK_DISABLE
#define __TIM20_CLK_ENABLE          __HAL_RCC_TIM20_CLK_ENABLE
#define __TIM20_CLK_DISABLE         __HAL_RCC_TIM20_CLK_DISABLE
#define __HRTIM1_CLK_ENABLE         __HAL_RCC_HRTIM1_CLK_ENABLE
#define __HRTIM1_CLK_DISABLE        __HAL_RCC_HRTIM1_CLK_DISABLE
#define __SDADC1_CLK_ENABLE         __HAL_RCC_SDADC1_CLK_ENABLE
#define __SDADC2_CLK_ENABLE         __HAL_RCC_SDADC2_CLK_ENABLE
#define __SDADC3_CLK_ENABLE         __HAL_RCC_SDADC3_CLK_ENABLE
#define __SDADC1_CLK_DISABLE        __HAL_RCC_SDADC1_CLK_DISABLE
#define __SDADC2_CLK_DISABLE        __HAL_RCC_SDADC2_CLK_DISABLE
#define __SDADC3_CLK_DISABLE        __HAL_RCC_SDADC3_CLK_DISABLE

#define __ADC12_FORCE_RESET         __HAL_RCC_ADC12_FORCE_RESET
#define __ADC12_RELEASE_RESET       __HAL_RCC_ADC12_RELEASE_RESET
#define __ADC34_FORCE_RESET         __HAL_RCC_ADC34_FORCE_RESET
#define __ADC34_RELEASE_RESET       __HAL_RCC_ADC34_RELEASE_RESET
#define __DAC2_FORCE_RESET          __HAL_RCC_DAC2_FORCE_RESET
#define __DAC2_RELEASE_RESET        __HAL_RCC_DAC2_RELEASE_RESET
#define __TIM18_FORCE_RESET         __HAL_RCC_TIM18_FORCE_RESET
#define __TIM18_RELEASE_RESET       __HAL_RCC_TIM18_RELEASE_RESET
#define __TIM19_FORCE_RESET         __HAL_RCC_TIM19_FORCE_RESET
#define __TIM19_RELEASE_RESET       __HAL_RCC_TIM19_RELEASE_RESET
#define __TIM20_FORCE_RESET         __HAL_RCC_TIM20_FORCE_RESET
#define __TIM20_RELEASE_RESET       __HAL_RCC_TIM20_RELEASE_RESET
#define __HRTIM1_FORCE_RESET        __HAL_RCC_HRTIM1_FORCE_RESET
#define __HRTIM1_RELEASE_RESET      __HAL_RCC_HRTIM1_RELEASE_RESET
#define __SDADC1_FORCE_RESET        __HAL_RCC_SDADC1_FORCE_RESET
#define __SDADC2_FORCE_RESET        __HAL_RCC_SDADC2_FORCE_RESET
#define __SDADC3_FORCE_RESET        __HAL_RCC_SDADC3_FORCE_RESET
#define __SDADC1_RELEASE_RESET      __HAL_RCC_SDADC1_RELEASE_RESET
#define __SDADC2_RELEASE_RESET      __HAL_RCC_SDADC2_RELEASE_RESET
#define __SDADC3_RELEASE_RESET      __HAL_RCC_SDADC3_RELEASE_RESET

#define __ADC1_IS_CLK_ENABLED       __HAL_RCC_ADC1_IS_CLK_ENABLED
#define __ADC1_IS_CLK_DISABLED      __HAL_RCC_ADC1_IS_CLK_DISABLED
#define __ADC12_IS_CLK_ENABLED      __HAL_RCC_ADC12_IS_CLK_ENABLED
#define __ADC12_IS_CLK_DISABLED     __HAL_RCC_ADC12_IS_CLK_DISABLED
#define __ADC34_IS_CLK_ENABLED      __HAL_RCC_ADC34_IS_CLK_ENABLED
#define __ADC34_IS_CLK_DISABLED     __HAL_RCC_ADC34_IS_CLK_DISABLED
#define __CEC_IS_CLK_ENABLED        __HAL_RCC_CEC_IS_CLK_ENABLED
#define __CEC_IS_CLK_DISABLED       __HAL_RCC_CEC_IS_CLK_DISABLED
#define __CRC_IS_CLK_ENABLED        __HAL_RCC_CRC_IS_CLK_ENABLED
#define __CRC_IS_CLK_DISABLED       __HAL_RCC_CRC_IS_CLK_DISABLED
#define __DAC1_IS_CLK_ENABLED       __HAL_RCC_DAC1_IS_CLK_ENABLED
#define __DAC1_IS_CLK_DISABLED      __HAL_RCC_DAC1_IS_CLK_DISABLED
#define __DAC2_IS_CLK_ENABLED       __HAL_RCC_DAC2_IS_CLK_ENABLED
#define __DAC2_IS_CLK_DISABLED      __HAL_RCC_DAC2_IS_CLK_DISABLED
#define __DMA1_IS_CLK_ENABLED       __HAL_RCC_DMA1_IS_CLK_ENABLED
#define __DMA1_IS_CLK_DISABLED      __HAL_RCC_DMA1_IS_CLK_DISABLED
#define __DMA2_IS_CLK_ENABLED       __HAL_RCC_DMA2_IS_CLK_ENABLED
#define __DMA2_IS_CLK_DISABLED      __HAL_RCC_DMA2_IS_CLK_DISABLED
#define __FLITF_IS_CLK_ENABLED      __HAL_RCC_FLITF_IS_CLK_ENABLED
#define __FLITF_IS_CLK_DISABLED     __HAL_RCC_FLITF_IS_CLK_DISABLED
#define __FMC_IS_CLK_ENABLED        __HAL_RCC_FMC_IS_CLK_ENABLED
#define __FMC_IS_CLK_DISABLED       __HAL_RCC_FMC_IS_CLK_DISABLED
#define __GPIOA_IS_CLK_ENABLED      __HAL_RCC_GPIOA_IS_CLK_ENABLED
#define __GPIOA_IS_CLK_DISABLED     __HAL_RCC_GPIOA_IS_CLK_DISABLED
#define __GPIOB_IS_CLK_ENABLED      __HAL_RCC_GPIOB_IS_CLK_ENABLED
#define __GPIOB_IS_CLK_DISABLED     __HAL_RCC_GPIOB_IS_CLK_DISABLED
#define __GPIOC_IS_CLK_ENABLED      __HAL_RCC_GPIOC_IS_CLK_ENABLED
#define __GPIOC_IS_CLK_DISABLED     __HAL_RCC_GPIOC_IS_CLK_DISABLED
#define __GPIOD_IS_CLK_ENABLED      __HAL_RCC_GPIOD_IS_CLK_ENABLED
#define __GPIOD_IS_CLK_DISABLED     __HAL_RCC_GPIOD_IS_CLK_DISABLED
#define __GPIOE_IS_CLK_ENABLED      __HAL_RCC_GPIOE_IS_CLK_ENABLED
#define __GPIOE_IS_CLK_DISABLED     __HAL_RCC_GPIOE_IS_CLK_DISABLED
#define __GPIOF_IS_CLK_ENABLED      __HAL_RCC_GPIOF_IS_CLK_ENABLED
#define __GPIOF_IS_CLK_DISABLED     __HAL_RCC_GPIOF_IS_CLK_DISABLED
#define __GPIOG_IS_CLK_ENABLED      __HAL_RCC_GPIOG_IS_CLK_ENABLED
#define __GPIOG_IS_CLK_DISABLED     __HAL_RCC_GPIOG_IS_CLK_DISABLED
#define __GPIOH_IS_CLK_ENABLED      __HAL_RCC_GPIOH_IS_CLK_ENABLED
#define __GPIOH_IS_CLK_DISABLED     __HAL_RCC_GPIOH_IS_CLK_DISABLED
#define __HRTIM1_IS_CLK_ENABLED     __HAL_RCC_HRTIM1_IS_CLK_ENABLED
#define __HRTIM1_IS_CLK_DISABLED    __HAL_RCC_HRTIM1_IS_CLK_DISABLED
#define __I2C1_IS_CLK_ENABLED       __HAL_RCC_I2C1_IS_CLK_ENABLED
#define __I2C1_IS_CLK_DISABLED      __HAL_RCC_I2C1_IS_CLK_DISABLED
#define __I2C2_IS_CLK_ENABLED       __HAL_RCC_I2C2_IS_CLK_ENABLED
#define __I2C2_IS_CLK_DISABLED      __HAL_RCC_I2C2_IS_CLK_DISABLED
#define __I2C3_IS_CLK_ENABLED       __HAL_RCC_I2C3_IS_CLK_ENABLED
#define __I2C3_IS_CLK_DISABLED      __HAL_RCC_I2C3_IS_CLK_DISABLED
#define __PWR_IS_CLK_ENABLED        __HAL_RCC_PWR_IS_CLK_ENABLED
#define __PWR_IS_CLK_DISABLED       __HAL_RCC_PWR_IS_CLK_DISABLED
#define __SYSCFG_IS_CLK_ENABLED     __HAL_RCC_SYSCFG_IS_CLK_ENABLED
#define __SYSCFG_IS_CLK_DISABLED    __HAL_RCC_SYSCFG_IS_CLK_DISABLED
#define __SPI1_IS_CLK_ENABLED       __HAL_RCC_SPI1_IS_CLK_ENABLED
#define __SPI1_IS_CLK_DISABLED      __HAL_RCC_SPI1_IS_CLK_DISABLED
#define __SPI2_IS_CLK_ENABLED       __HAL_RCC_SPI2_IS_CLK_ENABLED
#define __SPI2_IS_CLK_DISABLED      __HAL_RCC_SPI2_IS_CLK_DISABLED
#define __SPI3_IS_CLK_ENABLED       __HAL_RCC_SPI3_IS_CLK_ENABLED
#define __SPI3_IS_CLK_DISABLED      __HAL_RCC_SPI3_IS_CLK_DISABLED
#define __SPI4_IS_CLK_ENABLED       __HAL_RCC_SPI4_IS_CLK_ENABLED
#define __SPI4_IS_CLK_DISABLED      __HAL_RCC_SPI4_IS_CLK_DISABLED
#define __SDADC1_IS_CLK_ENABLED     __HAL_RCC_SDADC1_IS_CLK_ENABLED
#define __SDADC1_IS_CLK_DISABLED    __HAL_RCC_SDADC1_IS_CLK_DISABLED
#define __SDADC2_IS_CLK_ENABLED     __HAL_RCC_SDADC2_IS_CLK_ENABLED
#define __SDADC2_IS_CLK_DISABLED    __HAL_RCC_SDADC2_IS_CLK_DISABLED
#define __SDADC3_IS_CLK_ENABLED     __HAL_RCC_SDADC3_IS_CLK_ENABLED
#define __SDADC3_IS_CLK_DISABLED    __HAL_RCC_SDADC3_IS_CLK_DISABLED
#define __SRAM_IS_CLK_ENABLED       __HAL_RCC_SRAM_IS_CLK_ENABLED
#define __SRAM_IS_CLK_DISABLED      __HAL_RCC_SRAM_IS_CLK_DISABLED
#define __TIM1_IS_CLK_ENABLED       __HAL_RCC_TIM1_IS_CLK_ENABLED
#define __TIM1_IS_CLK_DISABLED      __HAL_RCC_TIM1_IS_CLK_DISABLED
#define __TIM2_IS_CLK_ENABLED       __HAL_RCC_TIM2_IS_CLK_ENABLED
#define __TIM2_IS_CLK_DISABLED      __HAL_RCC_TIM2_IS_CLK_DISABLED
#define __TIM3_IS_CLK_ENABLED       __HAL_RCC_TIM3_IS_CLK_ENABLED
#define __TIM3_IS_CLK_DISABLED      __HAL_RCC_TIM3_IS_CLK_DISABLED
#define __TIM4_IS_CLK_ENABLED       __HAL_RCC_TIM4_IS_CLK_ENABLED
#define __TIM4_IS_CLK_DISABLED      __HAL_RCC_TIM4_IS_CLK_DISABLED
#define __TIM5_IS_CLK_ENABLED       __HAL_RCC_TIM5_IS_CLK_ENABLED
#define __TIM5_IS_CLK_DISABLED      __HAL_RCC_TIM5_IS_CLK_DISABLED
#define __TIM6_IS_CLK_ENABLED       __HAL_RCC_TIM6_IS_CLK_ENABLED
#define __TIM6_IS_CLK_DISABLED      __HAL_RCC_TIM6_IS_CLK_DISABLED
#define __TIM7_IS_CLK_ENABLED       __HAL_RCC_TIM7_IS_CLK_ENABLED
#define __TIM7_IS_CLK_DISABLED      __HAL_RCC_TIM7_IS_CLK_DISABLED
#define __TIM8_IS_CLK_ENABLED       __HAL_RCC_TIM8_IS_CLK_ENABLED
#define __TIM8_IS_CLK_DISABLED      __HAL_RCC_TIM8_IS_CLK_DISABLED
#define __TIM12_IS_CLK_ENABLED      __HAL_RCC_TIM12_IS_CLK_ENABLED
#define __TIM12_IS_CLK_DISABLED     __HAL_RCC_TIM12_IS_CLK_DISABLED
#define __TIM13_IS_CLK_ENABLED      __HAL_RCC_TIM13_IS_CLK_ENABLED
#define __TIM13_IS_CLK_DISABLED     __HAL_RCC_TIM13_IS_CLK_DISABLED
#define __TIM14_IS_CLK_ENABLED      __HAL_RCC_TIM14_IS_CLK_ENABLED
#define __TIM14_IS_CLK_DISABLED     __HAL_RCC_TIM14_IS_CLK_DISABLED
#define __TIM15_IS_CLK_ENABLED      __HAL_RCC_TIM15_IS_CLK_ENABLED
#define __TIM15_IS_CLK_DISABLED     __HAL_RCC_TIM15_IS_CLK_DISABLED
#define __TIM16_IS_CLK_ENABLED      __HAL_RCC_TIM16_IS_CLK_ENABLED
#define __TIM16_IS_CLK_DISABLED     __HAL_RCC_TIM16_IS_CLK_DISABLED
#define __TIM17_IS_CLK_ENABLED      __HAL_RCC_TIM17_IS_CLK_ENABLED
#define __TIM17_IS_CLK_DISABLED     __HAL_RCC_TIM17_IS_CLK_DISABLED
#define __TIM18_IS_CLK_ENABLED      __HAL_RCC_TIM18_IS_CLK_ENABLED
#define __TIM18_IS_CLK_DISABLED     __HAL_RCC_TIM18_IS_CLK_DISABLED
#define __TIM19_IS_CLK_ENABLED      __HAL_RCC_TIM19_IS_CLK_ENABLED
#define __TIM19_IS_CLK_DISABLED     __HAL_RCC_TIM19_IS_CLK_DISABLED
#define __TIM20_IS_CLK_ENABLED      __HAL_RCC_TIM20_IS_CLK_ENABLED
#define __TIM20_IS_CLK_DISABLED     __HAL_RCC_TIM20_IS_CLK_DISABLED
#define __TSC_IS_CLK_ENABLED        __HAL_RCC_TSC_IS_CLK_ENABLED
#define __TSC_IS_CLK_DISABLED       __HAL_RCC_TSC_IS_CLK_DISABLED
#define __UART4_IS_CLK_ENABLED      __HAL_RCC_UART4_IS_CLK_ENABLED
#define __UART4_IS_CLK_DISABLED     __HAL_RCC_UART4_IS_CLK_DISABLED
#define __UART5_IS_CLK_ENABLED      __HAL_RCC_UART5_IS_CLK_ENABLED
#define __UART5_IS_CLK_DISABLED     __HAL_RCC_UART5_IS_CLK_DISABLED
#define __USART1_IS_CLK_ENABLED     __HAL_RCC_USART1_IS_CLK_ENABLED
#define __USART1_IS_CLK_DISABLED    __HAL_RCC_USART1_IS_CLK_DISABLED
#define __USART2_IS_CLK_ENABLED     __HAL_RCC_USART2_IS_CLK_ENABLED
#define __USART2_IS_CLK_DISABLED    __HAL_RCC_USART2_IS_CLK_DISABLED
#define __USART3_IS_CLK_ENABLED     __HAL_RCC_USART3_IS_CLK_ENABLED
#define __USART3_IS_CLK_DISABLED    __HAL_RCC_USART3_IS_CLK_DISABLED
#define __USB_IS_CLK_ENABLED        __HAL_RCC_USB_IS_CLK_ENABLED
#define __USB_IS_CLK_DISABLED       __HAL_RCC_USB_IS_CLK_DISABLED
#define __WWDG_IS_CLK_ENABLED       __HAL_RCC_WWDG_IS_CLK_ENABLED
#define __WWDG_IS_CLK_DISABLED      __HAL_RCC_WWDG_IS_CLK_DISABLED

#if defined(STM32F4)
#define __HAL_RCC_SDMMC1_FORCE_RESET       __HAL_RCC_SDIO_FORCE_RESET
#define __HAL_RCC_SDMMC1_RELEASE_RESET     __HAL_RCC_SDIO_RELEASE_RESET
#define __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE  __HAL_RCC_SDIO_CLK_SLEEP_ENABLE
#define __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE
#define __HAL_RCC_SDMMC1_CLK_ENABLE        __HAL_RCC_SDIO_CLK_ENABLE
#define __HAL_RCC_SDMMC1_CLK_DISABLE       __HAL_RCC_SDIO_CLK_DISABLE
#define __HAL_RCC_SDMMC1_IS_CLK_ENABLED    __HAL_RCC_SDIO_IS_CLK_ENABLED
#define __HAL_RCC_SDMMC1_IS_CLK_DISABLED   __HAL_RCC_SDIO_IS_CLK_DISABLED
#define Sdmmc1ClockSelection               SdioClockSelection
#define RCC_PERIPHCLK_SDMMC1               RCC_PERIPHCLK_SDIO
#define RCC_SDMMC1CLKSOURCE_CLK48          RCC_SDIOCLKSOURCE_CK48
#define RCC_SDMMC1CLKSOURCE_SYSCLK         RCC_SDIOCLKSOURCE_SYSCLK
#define __HAL_RCC_SDMMC1_CONFIG            __HAL_RCC_SDIO_CONFIG
#define __HAL_RCC_GET_SDMMC1_SOURCE        __HAL_RCC_GET_SDIO_SOURCE
#endif

#if defined(STM32F7) || defined(STM32L4)
#define __HAL_RCC_SDIO_FORCE_RESET         __HAL_RCC_SDMMC1_FORCE_RESET
#define __HAL_RCC_SDIO_RELEASE_RESET       __HAL_RCC_SDMMC1_RELEASE_RESET
#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE    __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE
#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE   __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE
#define __HAL_RCC_SDIO_CLK_ENABLE          __HAL_RCC_SDMMC1_CLK_ENABLE
#define __HAL_RCC_SDIO_CLK_DISABLE         __HAL_RCC_SDMMC1_CLK_DISABLE
#define __HAL_RCC_SDIO_IS_CLK_ENABLED      __HAL_RCC_SDMMC1_IS_CLK_ENABLED
#define __HAL_RCC_SDIO_IS_CLK_DISABLED     __HAL_RCC_SDMMC1_IS_CLK_DISABLED
#define SdioClockSelection                 Sdmmc1ClockSelection
#define RCC_PERIPHCLK_SDIO                 RCC_PERIPHCLK_SDMMC1
#define __HAL_RCC_SDIO_CONFIG              __HAL_RCC_SDMMC1_CONFIG
#define __HAL_RCC_GET_SDIO_SOURCE          __HAL_RCC_GET_SDMMC1_SOURCE
#endif

#if defined(STM32F7)
#define RCC_SDIOCLKSOURCE_CLK48             RCC_SDMMC1CLKSOURCE_CLK48
#define RCC_SDIOCLKSOURCE_SYSCLK           RCC_SDMMC1CLKSOURCE_SYSCLK
#endif

#if defined(STM32H7)
#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE()              __HAL_RCC_USB1_OTG_HS_CLK_ENABLE()
#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE()         __HAL_RCC_USB1_OTG_HS_ULPI_CLK_ENABLE()
#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE()             __HAL_RCC_USB1_OTG_HS_CLK_DISABLE()
#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE()        __HAL_RCC_USB1_OTG_HS_ULPI_CLK_DISABLE()
#define __HAL_RCC_USB_OTG_HS_FORCE_RESET()             __HAL_RCC_USB1_OTG_HS_FORCE_RESET()
#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET()           __HAL_RCC_USB1_OTG_HS_RELEASE_RESET()
#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE()        __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_ENABLE()
#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE()   __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_ENABLE()
#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE()       __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_DISABLE()
#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE()  __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_DISABLE()

#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()             __HAL_RCC_USB2_OTG_FS_CLK_ENABLE()
#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_ENABLE()        __HAL_RCC_USB2_OTG_FS_ULPI_CLK_ENABLE()
#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE()            __HAL_RCC_USB2_OTG_FS_CLK_DISABLE()
#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_DISABLE()       __HAL_RCC_USB2_OTG_FS_ULPI_CLK_DISABLE()
#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()            __HAL_RCC_USB2_OTG_FS_FORCE_RESET()
#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET()          __HAL_RCC_USB2_OTG_FS_RELEASE_RESET()
#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()       __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_ENABLE()
#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_ENABLE()  __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_ENABLE()
#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE()      __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_DISABLE()
#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_DISABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_DISABLE()
#endif

#define __HAL_RCC_I2SCLK            __HAL_RCC_I2S_CONFIG
#define __HAL_RCC_I2SCLK_CONFIG     __HAL_RCC_I2S_CONFIG

#define __RCC_PLLSRC                RCC_GET_PLL_OSCSOURCE

#define IS_RCC_MSIRANGE             IS_RCC_MSI_CLOCK_RANGE
#define IS_RCC_RTCCLK_SOURCE        IS_RCC_RTCCLKSOURCE
#define IS_RCC_SYSCLK_DIV           IS_RCC_HCLK
#define IS_RCC_HCLK_DIV             IS_RCC_PCLK
#define IS_RCC_PERIPHCLK            IS_RCC_PERIPHCLOCK

#define RCC_IT_HSI14                RCC_IT_HSI14RDY

#define RCC_IT_CSSLSE               RCC_IT_LSECSS
#define RCC_IT_CSSHSE               RCC_IT_CSS

#define RCC_PLLMUL_3                RCC_PLL_MUL3
#define RCC_PLLMUL_4                RCC_PLL_MUL4
#define RCC_PLLMUL_6                RCC_PLL_MUL6
#define RCC_PLLMUL_8                RCC_PLL_MUL8
#define RCC_PLLMUL_12               RCC_PLL_MUL12
#define RCC_PLLMUL_16               RCC_PLL_MUL16
#define RCC_PLLMUL_24               RCC_PLL_MUL24
#define RCC_PLLMUL_32               RCC_PLL_MUL32
#define RCC_PLLMUL_48               RCC_PLL_MUL48

#define RCC_PLLDIV_2                RCC_PLL_DIV2
#define RCC_PLLDIV_3                RCC_PLL_DIV3
#define RCC_PLLDIV_4                RCC_PLL_DIV4

#define IS_RCC_MCOSOURCE            IS_RCC_MCO1SOURCE
#define __HAL_RCC_MCO_CONFIG        __HAL_RCC_MCO1_CONFIG
#define RCC_MCO_NODIV               RCC_MCODIV_1
#define RCC_MCO_DIV1                RCC_MCODIV_1
#define RCC_MCO_DIV2                RCC_MCODIV_2
#define RCC_MCO_DIV4                RCC_MCODIV_4
#define RCC_MCO_DIV8                RCC_MCODIV_8
#define RCC_MCO_DIV16               RCC_MCODIV_16
#define RCC_MCO_DIV32               RCC_MCODIV_32
#define RCC_MCO_DIV64               RCC_MCODIV_64
#define RCC_MCO_DIV128              RCC_MCODIV_128
#define RCC_MCOSOURCE_NONE          RCC_MCO1SOURCE_NOCLOCK
#define RCC_MCOSOURCE_LSI           RCC_MCO1SOURCE_LSI
#define RCC_MCOSOURCE_LSE           RCC_MCO1SOURCE_LSE
#define RCC_MCOSOURCE_SYSCLK        RCC_MCO1SOURCE_SYSCLK
#define RCC_MCOSOURCE_HSI           RCC_MCO1SOURCE_HSI
#define RCC_MCOSOURCE_HSI14         RCC_MCO1SOURCE_HSI14
#define RCC_MCOSOURCE_HSI48         RCC_MCO1SOURCE_HSI48
#define RCC_MCOSOURCE_HSE           RCC_MCO1SOURCE_HSE
#define RCC_MCOSOURCE_PLLCLK_DIV1   RCC_MCO1SOURCE_PLLCLK
#define RCC_MCOSOURCE_PLLCLK_NODIV  RCC_MCO1SOURCE_PLLCLK
#define RCC_MCOSOURCE_PLLCLK_DIV2   RCC_MCO1SOURCE_PLLCLK_DIV2

#if defined(STM32L4)
#define RCC_RTCCLKSOURCE_NO_CLK     RCC_RTCCLKSOURCE_NONE
#elif defined(STM32WB) || defined(STM32G0)
#else
#define RCC_RTCCLKSOURCE_NONE       RCC_RTCCLKSOURCE_NO_CLK
#endif

#define RCC_USBCLK_PLLSAI1          RCC_USBCLKSOURCE_PLLSAI1
#define RCC_USBCLK_PLL              RCC_USBCLKSOURCE_PLL
#define RCC_USBCLK_MSI              RCC_USBCLKSOURCE_MSI
#define RCC_USBCLKSOURCE_PLLCLK     RCC_USBCLKSOURCE_PLL
#define RCC_USBPLLCLK_DIV1          RCC_USBCLKSOURCE_PLL
#define RCC_USBPLLCLK_DIV1_5        RCC_USBCLKSOURCE_PLL_DIV1_5
#define RCC_USBPLLCLK_DIV2          RCC_USBCLKSOURCE_PLL_DIV2
#define RCC_USBPLLCLK_DIV3          RCC_USBCLKSOURCE_PLL_DIV3

#define HSION_BitNumber        RCC_HSION_BIT_NUMBER
#define HSION_BITNUMBER        RCC_HSION_BIT_NUMBER
#define HSEON_BitNumber        RCC_HSEON_BIT_NUMBER
#define HSEON_BITNUMBER        RCC_HSEON_BIT_NUMBER
#define MSION_BITNUMBER        RCC_MSION_BIT_NUMBER
#define CSSON_BitNumber        RCC_CSSON_BIT_NUMBER
#define CSSON_BITNUMBER        RCC_CSSON_BIT_NUMBER
#define PLLON_BitNumber        RCC_PLLON_BIT_NUMBER
#define PLLON_BITNUMBER        RCC_PLLON_BIT_NUMBER
#define PLLI2SON_BitNumber     RCC_PLLI2SON_BIT_NUMBER
#define I2SSRC_BitNumber       RCC_I2SSRC_BIT_NUMBER
#define RTCEN_BitNumber        RCC_RTCEN_BIT_NUMBER
#define RTCEN_BITNUMBER        RCC_RTCEN_BIT_NUMBER
#define BDRST_BitNumber        RCC_BDRST_BIT_NUMBER
#define BDRST_BITNUMBER        RCC_BDRST_BIT_NUMBER
#define RTCRST_BITNUMBER       RCC_RTCRST_BIT_NUMBER
#define LSION_BitNumber        RCC_LSION_BIT_NUMBER
#define LSION_BITNUMBER        RCC_LSION_BIT_NUMBER
#define LSEON_BitNumber        RCC_LSEON_BIT_NUMBER
#define LSEON_BITNUMBER        RCC_LSEON_BIT_NUMBER
#define LSEBYP_BITNUMBER       RCC_LSEBYP_BIT_NUMBER
#define PLLSAION_BitNumber     RCC_PLLSAION_BIT_NUMBER
#define TIMPRE_BitNumber       RCC_TIMPRE_BIT_NUMBER
#define RMVF_BitNumber         RCC_RMVF_BIT_NUMBER
#define RMVF_BITNUMBER         RCC_RMVF_BIT_NUMBER
#define RCC_CR2_HSI14TRIM_BitNumber RCC_HSI14TRIM_BIT_NUMBER
#define CR_BYTE2_ADDRESS       RCC_CR_BYTE2_ADDRESS
#define CIR_BYTE1_ADDRESS      RCC_CIR_BYTE1_ADDRESS
#define CIR_BYTE2_ADDRESS      RCC_CIR_BYTE2_ADDRESS
#define BDCR_BYTE0_ADDRESS     RCC_BDCR_BYTE0_ADDRESS
#define DBP_TIMEOUT_VALUE      RCC_DBP_TIMEOUT_VALUE
#define LSE_TIMEOUT_VALUE      RCC_LSE_TIMEOUT_VALUE

#define CR_HSION_BB            RCC_CR_HSION_BB
#define CR_CSSON_BB            RCC_CR_CSSON_BB
#define CR_PLLON_BB            RCC_CR_PLLON_BB
#define CR_PLLI2SON_BB         RCC_CR_PLLI2SON_BB
#define CR_MSION_BB            RCC_CR_MSION_BB
#define CSR_LSION_BB           RCC_CSR_LSION_BB
#define CSR_LSEON_BB           RCC_CSR_LSEON_BB
#define CSR_LSEBYP_BB          RCC_CSR_LSEBYP_BB
#define CSR_RTCEN_BB           RCC_CSR_RTCEN_BB
#define CSR_RTCRST_BB          RCC_CSR_RTCRST_BB
#define CFGR_I2SSRC_BB         RCC_CFGR_I2SSRC_BB
#define BDCR_RTCEN_BB          RCC_BDCR_RTCEN_BB
#define BDCR_BDRST_BB          RCC_BDCR_BDRST_BB
#define CR_HSEON_BB            RCC_CR_HSEON_BB
#define CSR_RMVF_BB            RCC_CSR_RMVF_BB
#define CR_PLLSAION_BB         RCC_CR_PLLSAION_BB
#define DCKCFGR_TIMPRE_BB      RCC_DCKCFGR_TIMPRE_BB

#define __HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER     __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE
#define __HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER    __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE
#define __HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB        __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE
#define __HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB       __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE
#define __HAL_RCC_CRS_CALCULATE_RELOADVALUE         __HAL_RCC_CRS_RELOADVALUE_CALCULATE

#define __HAL_RCC_GET_IT_SOURCE                     __HAL_RCC_GET_IT

#define RCC_CRS_SYNCWARM       RCC_CRS_SYNCWARN
#define RCC_CRS_TRIMOV         RCC_CRS_TRIMOVF

#define RCC_PERIPHCLK_CK48               RCC_PERIPHCLK_CLK48
#define RCC_CK48CLKSOURCE_PLLQ           RCC_CLK48CLKSOURCE_PLLQ
#define RCC_CK48CLKSOURCE_PLLSAIP        RCC_CLK48CLKSOURCE_PLLSAIP
#define RCC_CK48CLKSOURCE_PLLI2SQ        RCC_CLK48CLKSOURCE_PLLI2SQ
#define IS_RCC_CK48CLKSOURCE             IS_RCC_CLK48CLKSOURCE
#define RCC_SDIOCLKSOURCE_CK48           RCC_SDIOCLKSOURCE_CLK48

#define __HAL_RCC_DFSDM_CLK_ENABLE             __HAL_RCC_DFSDM1_CLK_ENABLE
#define __HAL_RCC_DFSDM_CLK_DISABLE            __HAL_RCC_DFSDM1_CLK_DISABLE
#define __HAL_RCC_DFSDM_IS_CLK_ENABLED         __HAL_RCC_DFSDM1_IS_CLK_ENABLED
#define __HAL_RCC_DFSDM_IS_CLK_DISABLED        __HAL_RCC_DFSDM1_IS_CLK_DISABLED
#define __HAL_RCC_DFSDM_FORCE_RESET            __HAL_RCC_DFSDM1_FORCE_RESET
#define __HAL_RCC_DFSDM_RELEASE_RESET          __HAL_RCC_DFSDM1_RELEASE_RESET
#define __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE       __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE
#define __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE      __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE
#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED   __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED
#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED  __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED
#define DfsdmClockSelection         Dfsdm1ClockSelection
#define RCC_PERIPHCLK_DFSDM         RCC_PERIPHCLK_DFSDM1
#define RCC_DFSDMCLKSOURCE_PCLK     RCC_DFSDM1CLKSOURCE_PCLK2
#define RCC_DFSDMCLKSOURCE_SYSCLK   RCC_DFSDM1CLKSOURCE_SYSCLK
#define __HAL_RCC_DFSDM_CONFIG      __HAL_RCC_DFSDM1_CONFIG
#define __HAL_RCC_GET_DFSDM_SOURCE  __HAL_RCC_GET_DFSDM1_SOURCE
#define RCC_DFSDM1CLKSOURCE_PCLK    RCC_DFSDM1CLKSOURCE_PCLK2
#define RCC_SWPMI1CLKSOURCE_PCLK    RCC_SWPMI1CLKSOURCE_PCLK1
#define RCC_LPTIM1CLKSOURCE_PCLK    RCC_LPTIM1CLKSOURCE_PCLK1
#define RCC_LPTIM2CLKSOURCE_PCLK    RCC_LPTIM2CLKSOURCE_PCLK1

#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1    RCC_DFSDM1AUDIOCLKSOURCE_I2S1
#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2    RCC_DFSDM1AUDIOCLKSOURCE_I2S2
#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1    RCC_DFSDM2AUDIOCLKSOURCE_I2S1
#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2    RCC_DFSDM2AUDIOCLKSOURCE_I2S2
#define RCC_DFSDM1CLKSOURCE_APB2            RCC_DFSDM1CLKSOURCE_PCLK2
#define RCC_DFSDM2CLKSOURCE_APB2            RCC_DFSDM2CLKSOURCE_PCLK2
#define RCC_FMPI2C1CLKSOURCE_APB            RCC_FMPI2C1CLKSOURCE_PCLK1

/**
  * @}
  */

/** @defgroup HAL_RNG_Aliased_Macros HAL RNG Aliased Macros maintained for legacy purpose
  * @{
  */
#define  HAL_RNG_ReadyCallback(__HANDLE__)  HAL_RNG_ReadyDataCallback((__HANDLE__), uint32_t random32bit)

/**
  * @}
  */

/** @defgroup HAL_RTC_Aliased_Macros HAL RTC Aliased Macros maintained for legacy purpose
  * @{
  */
#if defined (STM32G0)
#else
#define __HAL_RTC_CLEAR_FLAG                      __HAL_RTC_EXTI_CLEAR_FLAG
#endif
#define __HAL_RTC_DISABLE_IT                      __HAL_RTC_EXTI_DISABLE_IT
#define __HAL_RTC_ENABLE_IT                       __HAL_RTC_EXTI_ENABLE_IT

#if defined (STM32F1)
#define __HAL_RTC_EXTI_CLEAR_FLAG(RTC_EXTI_LINE_ALARM_EVENT)  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG()

#define __HAL_RTC_EXTI_ENABLE_IT(RTC_EXTI_LINE_ALARM_EVENT)   __HAL_RTC_ALARM_EXTI_ENABLE_IT()

#define __HAL_RTC_EXTI_DISABLE_IT(RTC_EXTI_LINE_ALARM_EVENT)  __HAL_RTC_ALARM_EXTI_DISABLE_IT()

#define __HAL_RTC_EXTI_GET_FLAG(RTC_EXTI_LINE_ALARM_EVENT)    __HAL_RTC_ALARM_EXTI_GET_FLAG()

#define __HAL_RTC_EXTI_GENERATE_SWIT(RTC_EXTI_LINE_ALARM_EVENT)   __HAL_RTC_ALARM_EXTI_GENERATE_SWIT()
#else
#define __HAL_RTC_EXTI_CLEAR_FLAG(__EXTI_LINE__)  (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() : \
                                                   (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG() : \
                                                      __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG()))
#define __HAL_RTC_EXTI_ENABLE_IT(__EXTI_LINE__)   (((__EXTI_LINE__)  == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_ENABLE_IT() : \
                                                  (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() : \
                                                      __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT()))
#define __HAL_RTC_EXTI_DISABLE_IT(__EXTI_LINE__)  (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_DISABLE_IT() : \
                                                  (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT() : \
                                                      __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT()))
#define __HAL_RTC_EXTI_GET_FLAG(__EXTI_LINE__)    (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GET_FLAG() : \
                                                  (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG() : \
                                                      __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG()))
#define __HAL_RTC_EXTI_GENERATE_SWIT(__EXTI_LINE__)   (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() : \
                                                      (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT() :  \
                                                          __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT()))
#endif   /* STM32F1 */

#define IS_ALARM                                  IS_RTC_ALARM
#define IS_ALARM_MASK                             IS_RTC_ALARM_MASK
#define IS_TAMPER                                 IS_RTC_TAMPER
#define IS_TAMPER_ERASE_MODE                      IS_RTC_TAMPER_ERASE_MODE
#define IS_TAMPER_FILTER                          IS_RTC_TAMPER_FILTER
#define IS_TAMPER_INTERRUPT                       IS_RTC_TAMPER_INTERRUPT
#define IS_TAMPER_MASKFLAG_STATE                  IS_RTC_TAMPER_MASKFLAG_STATE
#define IS_TAMPER_PRECHARGE_DURATION              IS_RTC_TAMPER_PRECHARGE_DURATION
#define IS_TAMPER_PULLUP_STATE                    IS_RTC_TAMPER_PULLUP_STATE
#define IS_TAMPER_SAMPLING_FREQ                   IS_RTC_TAMPER_SAMPLING_FREQ
#define IS_TAMPER_TIMESTAMPONTAMPER_DETECTION     IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION
#define IS_TAMPER_TRIGGER                         IS_RTC_TAMPER_TRIGGER
#define IS_WAKEUP_CLOCK                           IS_RTC_WAKEUP_CLOCK
#define IS_WAKEUP_COUNTER                         IS_RTC_WAKEUP_COUNTER

#define __RTC_WRITEPROTECTION_ENABLE  __HAL_RTC_WRITEPROTECTION_ENABLE
#define __RTC_WRITEPROTECTION_DISABLE  __HAL_RTC_WRITEPROTECTION_DISABLE

/**
  * @}
  */

/** @defgroup HAL_SD_Aliased_Macros HAL SD Aliased Macros maintained for legacy purpose
  * @{
  */

#define SD_OCR_CID_CSD_OVERWRIETE   SD_OCR_CID_CSD_OVERWRITE
#define SD_CMD_SD_APP_STAUS         SD_CMD_SD_APP_STATUS

#if defined(STM32F4) || defined(STM32F2)
#define  SD_SDMMC_DISABLED          SD_SDIO_DISABLED
#define  SD_SDMMC_FUNCTION_BUSY     SD_SDIO_FUNCTION_BUSY
#define  SD_SDMMC_FUNCTION_FAILED   SD_SDIO_FUNCTION_FAILED
#define  SD_SDMMC_UNKNOWN_FUNCTION  SD_SDIO_UNKNOWN_FUNCTION
#define  SD_CMD_SDMMC_SEN_OP_COND   SD_CMD_SDIO_SEN_OP_COND
#define  SD_CMD_SDMMC_RW_DIRECT     SD_CMD_SDIO_RW_DIRECT
#define  SD_CMD_SDMMC_RW_EXTENDED   SD_CMD_SDIO_RW_EXTENDED
#define  __HAL_SD_SDMMC_ENABLE      __HAL_SD_SDIO_ENABLE
#define  __HAL_SD_SDMMC_DISABLE     __HAL_SD_SDIO_DISABLE
#define  __HAL_SD_SDMMC_DMA_ENABLE  __HAL_SD_SDIO_DMA_ENABLE
#define  __HAL_SD_SDMMC_DMA_DISABLE __HAL_SD_SDIO_DMA_DISABL
#define  __HAL_SD_SDMMC_ENABLE_IT   __HAL_SD_SDIO_ENABLE_IT
#define  __HAL_SD_SDMMC_DISABLE_IT  __HAL_SD_SDIO_DISABLE_IT
#define  __HAL_SD_SDMMC_GET_FLAG    __HAL_SD_SDIO_GET_FLAG
#define  __HAL_SD_SDMMC_CLEAR_FLAG  __HAL_SD_SDIO_CLEAR_FLAG
#define  __HAL_SD_SDMMC_GET_IT      __HAL_SD_SDIO_GET_IT
#define  __HAL_SD_SDMMC_CLEAR_IT    __HAL_SD_SDIO_CLEAR_IT
#define  SDMMC_STATIC_FLAGS         SDIO_STATIC_FLAGS
#define  SDMMC_CMD0TIMEOUT          SDIO_CMD0TIMEOUT
#define  SD_SDMMC_SEND_IF_COND      SD_SDIO_SEND_IF_COND
/* alias CMSIS */
#define  SDMMC1_IRQn                SDIO_IRQn
#define  SDMMC1_IRQHandler          SDIO_IRQHandler
#endif

#if defined(STM32F7) || defined(STM32L4)
#define  SD_SDIO_DISABLED           SD_SDMMC_DISABLED
#define  SD_SDIO_FUNCTION_BUSY      SD_SDMMC_FUNCTION_BUSY
#define  SD_SDIO_FUNCTION_FAILED    SD_SDMMC_FUNCTION_FAILED
#define  SD_SDIO_UNKNOWN_FUNCTION   SD_SDMMC_UNKNOWN_FUNCTION
#define  SD_CMD_SDIO_SEN_OP_COND    SD_CMD_SDMMC_SEN_OP_COND
#define  SD_CMD_SDIO_RW_DIRECT      SD_CMD_SDMMC_RW_DIRECT
#define  SD_CMD_SDIO_RW_EXTENDED    SD_CMD_SDMMC_RW_EXTENDED
#define  __HAL_SD_SDIO_ENABLE       __HAL_SD_SDMMC_ENABLE
#define  __HAL_SD_SDIO_DISABLE      __HAL_SD_SDMMC_DISABLE
#define  __HAL_SD_SDIO_DMA_ENABLE   __HAL_SD_SDMMC_DMA_ENABLE
#define  __HAL_SD_SDIO_DMA_DISABL   __HAL_SD_SDMMC_DMA_DISABLE
#define  __HAL_SD_SDIO_ENABLE_IT    __HAL_SD_SDMMC_ENABLE_IT
#define  __HAL_SD_SDIO_DISABLE_IT   __HAL_SD_SDMMC_DISABLE_IT
#define  __HAL_SD_SDIO_GET_FLAG     __HAL_SD_SDMMC_GET_FLAG
#define  __HAL_SD_SDIO_CLEAR_FLAG   __HAL_SD_SDMMC_CLEAR_FLAG
#define  __HAL_SD_SDIO_GET_IT       __HAL_SD_SDMMC_GET_IT
#define  __HAL_SD_SDIO_CLEAR_IT     __HAL_SD_SDMMC_CLEAR_IT
#define  SDIO_STATIC_FLAGS	        SDMMC_STATIC_FLAGS
#define  SDIO_CMD0TIMEOUT	          SDMMC_CMD0TIMEOUT
#define  SD_SDIO_SEND_IF_COND	      SD_SDMMC_SEND_IF_COND
/* alias CMSIS for compatibilities */
#define  SDIO_IRQn                  SDMMC1_IRQn
#define  SDIO_IRQHandler            SDMMC1_IRQHandler
#endif

#if defined(STM32F7) || defined(STM32F4) || defined(STM32F2)
#define  HAL_SD_CardCIDTypedef       HAL_SD_CardCIDTypeDef
#define  HAL_SD_CardCSDTypedef       HAL_SD_CardCSDTypeDef
#define  HAL_SD_CardStatusTypedef    HAL_SD_CardStatusTypeDef
#define  HAL_SD_CardStateTypedef     HAL_SD_CardStateTypeDef
#endif

#if defined(STM32H7)
#define HAL_MMCEx_Read_DMADoubleBuffer0CpltCallback   HAL_MMCEx_Read_DMADoubleBuf0CpltCallback
#define HAL_MMCEx_Read_DMADoubleBuffer1CpltCallback   HAL_MMCEx_Read_DMADoubleBuf1CpltCallback
#define HAL_MMCEx_Write_DMADoubleBuffer0CpltCallback  HAL_MMCEx_Write_DMADoubleBuf0CpltCallback
#define HAL_MMCEx_Write_DMADoubleBuffer1CpltCallback  HAL_MMCEx_Write_DMADoubleBuf1CpltCallback
#define HAL_SDEx_Read_DMADoubleBuffer0CpltCallback    HAL_SDEx_Read_DMADoubleBuf0CpltCallback
#define HAL_SDEx_Read_DMADoubleBuffer1CpltCallback    HAL_SDEx_Read_DMADoubleBuf1CpltCallback
#define HAL_SDEx_Write_DMADoubleBuffer0CpltCallback   HAL_SDEx_Write_DMADoubleBuf0CpltCallback
#define HAL_SDEx_Write_DMADoubleBuffer1CpltCallback   HAL_SDEx_Write_DMADoubleBuf1CpltCallback
#endif
/**
  * @}
  */

/** @defgroup HAL_SMARTCARD_Aliased_Macros HAL SMARTCARD Aliased Macros maintained for legacy purpose
  * @{
  */

#define __SMARTCARD_ENABLE_IT           __HAL_SMARTCARD_ENABLE_IT
#define __SMARTCARD_DISABLE_IT          __HAL_SMARTCARD_DISABLE_IT
#define __SMARTCARD_ENABLE              __HAL_SMARTCARD_ENABLE
#define __SMARTCARD_DISABLE             __HAL_SMARTCARD_DISABLE
#define __SMARTCARD_DMA_REQUEST_ENABLE  __HAL_SMARTCARD_DMA_REQUEST_ENABLE
#define __SMARTCARD_DMA_REQUEST_DISABLE __HAL_SMARTCARD_DMA_REQUEST_DISABLE

#define __HAL_SMARTCARD_GETCLOCKSOURCE  SMARTCARD_GETCLOCKSOURCE
#define __SMARTCARD_GETCLOCKSOURCE      SMARTCARD_GETCLOCKSOURCE

#define IS_SMARTCARD_ONEBIT_SAMPLING    IS_SMARTCARD_ONE_BIT_SAMPLE

/**
  * @}
  */

/** @defgroup HAL_SMBUS_Aliased_Macros HAL SMBUS Aliased Macros maintained for legacy purpose
  * @{
  */
#define __HAL_SMBUS_RESET_CR1           SMBUS_RESET_CR1
#define __HAL_SMBUS_RESET_CR2           SMBUS_RESET_CR2
#define __HAL_SMBUS_GENERATE_START      SMBUS_GENERATE_START
#define __HAL_SMBUS_GET_ADDR_MATCH      SMBUS_GET_ADDR_MATCH
#define __HAL_SMBUS_GET_DIR             SMBUS_GET_DIR
#define __HAL_SMBUS_GET_STOP_MODE       SMBUS_GET_STOP_MODE
#define __HAL_SMBUS_GET_PEC_MODE        SMBUS_GET_PEC_MODE
#define __HAL_SMBUS_GET_ALERT_ENABLED   SMBUS_GET_ALERT_ENABLED
/**
  * @}
  */

/** @defgroup HAL_SPI_Aliased_Macros HAL SPI Aliased Macros maintained for legacy purpose
  * @{
  */

#define __HAL_SPI_1LINE_TX              SPI_1LINE_TX
#define __HAL_SPI_1LINE_RX              SPI_1LINE_RX
#define __HAL_SPI_RESET_CRC             SPI_RESET_CRC

/**
  * @}
  */

/** @defgroup HAL_UART_Aliased_Macros HAL UART Aliased Macros maintained for legacy purpose
  * @{
  */

#define __HAL_UART_GETCLOCKSOURCE       UART_GETCLOCKSOURCE
#define __HAL_UART_MASK_COMPUTATION     UART_MASK_COMPUTATION
#define __UART_GETCLOCKSOURCE           UART_GETCLOCKSOURCE
#define __UART_MASK_COMPUTATION         UART_MASK_COMPUTATION

#define IS_UART_WAKEUPMETHODE           IS_UART_WAKEUPMETHOD

#define IS_UART_ONEBIT_SAMPLE           IS_UART_ONE_BIT_SAMPLE
#define IS_UART_ONEBIT_SAMPLING         IS_UART_ONE_BIT_SAMPLE

/**
  * @}
  */


/** @defgroup HAL_USART_Aliased_Macros HAL USART Aliased Macros maintained for legacy purpose
  * @{
  */

#define __USART_ENABLE_IT               __HAL_USART_ENABLE_IT
#define __USART_DISABLE_IT              __HAL_USART_DISABLE_IT
#define __USART_ENABLE                  __HAL_USART_ENABLE
#define __USART_DISABLE                 __HAL_USART_DISABLE

#define __HAL_USART_GETCLOCKSOURCE      USART_GETCLOCKSOURCE
#define __USART_GETCLOCKSOURCE          USART_GETCLOCKSOURCE

/**
  * @}
  */

/** @defgroup HAL_USB_Aliased_Macros HAL USB Aliased Macros maintained for legacy purpose
  * @{
  */
#define USB_EXTI_LINE_WAKEUP                               USB_WAKEUP_EXTI_LINE

#define USB_FS_EXTI_TRIGGER_RISING_EDGE                    USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE
#define USB_FS_EXTI_TRIGGER_FALLING_EDGE                   USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE
#define USB_FS_EXTI_TRIGGER_BOTH_EDGE                      USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE
#define USB_FS_EXTI_LINE_WAKEUP                            USB_OTG_FS_WAKEUP_EXTI_LINE

#define USB_HS_EXTI_TRIGGER_RISING_EDGE                    USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE
#define USB_HS_EXTI_TRIGGER_FALLING_EDGE                   USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE
#define USB_HS_EXTI_TRIGGER_BOTH_EDGE                      USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE
#define USB_HS_EXTI_LINE_WAKEUP                            USB_OTG_HS_WAKEUP_EXTI_LINE

#define __HAL_USB_EXTI_ENABLE_IT                           __HAL_USB_WAKEUP_EXTI_ENABLE_IT
#define __HAL_USB_EXTI_DISABLE_IT                          __HAL_USB_WAKEUP_EXTI_DISABLE_IT
#define __HAL_USB_EXTI_GET_FLAG                            __HAL_USB_WAKEUP_EXTI_GET_FLAG
#define __HAL_USB_EXTI_CLEAR_FLAG                          __HAL_USB_WAKEUP_EXTI_CLEAR_FLAG
#define __HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER             __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE
#define __HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER            __HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE
#define __HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER           __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE

#define __HAL_USB_FS_EXTI_ENABLE_IT                        __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT
#define __HAL_USB_FS_EXTI_DISABLE_IT                       __HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT
#define __HAL_USB_FS_EXTI_GET_FLAG                         __HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG
#define __HAL_USB_FS_EXTI_CLEAR_FLAG                       __HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG
#define __HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER          __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE
#define __HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER         __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE
#define __HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER        __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
#define __HAL_USB_FS_EXTI_GENERATE_SWIT                    __HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT

#define __HAL_USB_HS_EXTI_ENABLE_IT                        __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT
#define __HAL_USB_HS_EXTI_DISABLE_IT                       __HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT
#define __HAL_USB_HS_EXTI_GET_FLAG                         __HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG
#define __HAL_USB_HS_EXTI_CLEAR_FLAG                       __HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG
#define __HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER          __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE
#define __HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER         __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE
#define __HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER        __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
#define __HAL_USB_HS_EXTI_GENERATE_SWIT                    __HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT

#define HAL_PCD_ActiveRemoteWakeup                         HAL_PCD_ActivateRemoteWakeup
#define HAL_PCD_DeActiveRemoteWakeup                       HAL_PCD_DeActivateRemoteWakeup

#define HAL_PCD_SetTxFiFo                                  HAL_PCDEx_SetTxFiFo
#define HAL_PCD_SetRxFiFo                                  HAL_PCDEx_SetRxFiFo
/**
  * @}
  */

/** @defgroup HAL_TIM_Aliased_Macros HAL TIM Aliased Macros maintained for legacy purpose
  * @{
  */
#define __HAL_TIM_SetICPrescalerValue   TIM_SET_ICPRESCALERVALUE
#define __HAL_TIM_ResetICPrescalerValue TIM_RESET_ICPRESCALERVALUE

#define TIM_GET_ITSTATUS                __HAL_TIM_GET_IT_SOURCE
#define TIM_GET_CLEAR_IT                __HAL_TIM_CLEAR_IT

#define __HAL_TIM_GET_ITSTATUS          __HAL_TIM_GET_IT_SOURCE

#define __HAL_TIM_DIRECTION_STATUS      __HAL_TIM_IS_TIM_COUNTING_DOWN
#define __HAL_TIM_PRESCALER             __HAL_TIM_SET_PRESCALER
#define __HAL_TIM_SetCounter            __HAL_TIM_SET_COUNTER
#define __HAL_TIM_GetCounter            __HAL_TIM_GET_COUNTER
#define __HAL_TIM_SetAutoreload         __HAL_TIM_SET_AUTORELOAD
#define __HAL_TIM_GetAutoreload         __HAL_TIM_GET_AUTORELOAD
#define __HAL_TIM_SetClockDivision      __HAL_TIM_SET_CLOCKDIVISION
#define __HAL_TIM_GetClockDivision      __HAL_TIM_GET_CLOCKDIVISION
#define __HAL_TIM_SetICPrescaler        __HAL_TIM_SET_ICPRESCALER
#define __HAL_TIM_GetICPrescaler        __HAL_TIM_GET_ICPRESCALER
#define __HAL_TIM_SetCompare            __HAL_TIM_SET_COMPARE
#define __HAL_TIM_GetCompare            __HAL_TIM_GET_COMPARE

#define TIM_BREAKINPUTSOURCE_DFSDM  TIM_BREAKINPUTSOURCE_DFSDM1
/**
  * @}
  */

/** @defgroup HAL_ETH_Aliased_Macros HAL ETH Aliased Macros maintained for legacy purpose
  * @{
  */

#define __HAL_ETH_EXTI_ENABLE_IT                   __HAL_ETH_WAKEUP_EXTI_ENABLE_IT
#define __HAL_ETH_EXTI_DISABLE_IT                  __HAL_ETH_WAKEUP_EXTI_DISABLE_IT
#define __HAL_ETH_EXTI_GET_FLAG                    __HAL_ETH_WAKEUP_EXTI_GET_FLAG
#define __HAL_ETH_EXTI_CLEAR_FLAG                  __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG
#define __HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER     __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER
#define __HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER    __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER
#define __HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER   __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER

#define ETH_PROMISCIOUSMODE_ENABLE   ETH_PROMISCUOUS_MODE_ENABLE
#define ETH_PROMISCIOUSMODE_DISABLE  ETH_PROMISCUOUS_MODE_DISABLE
#define IS_ETH_PROMISCIOUS_MODE      IS_ETH_PROMISCUOUS_MODE
/**
  * @}
  */

/** @defgroup HAL_LTDC_Aliased_Macros HAL LTDC Aliased Macros maintained for legacy purpose
  * @{
  */
#define __HAL_LTDC_LAYER LTDC_LAYER
#define __HAL_LTDC_RELOAD_CONFIG  __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG
/**
  * @}
  */

/** @defgroup HAL_SAI_Aliased_Macros HAL SAI Aliased Macros maintained for legacy purpose
  * @{
  */
#define SAI_OUTPUTDRIVE_DISABLED          SAI_OUTPUTDRIVE_DISABLE
#define SAI_OUTPUTDRIVE_ENABLED           SAI_OUTPUTDRIVE_ENABLE
#define SAI_MASTERDIVIDER_ENABLED         SAI_MASTERDIVIDER_ENABLE
#define SAI_MASTERDIVIDER_DISABLED        SAI_MASTERDIVIDER_DISABLE
#define SAI_STREOMODE                     SAI_STEREOMODE
#define SAI_FIFOStatus_Empty              SAI_FIFOSTATUS_EMPTY
#define SAI_FIFOStatus_Less1QuarterFull   SAI_FIFOSTATUS_LESS1QUARTERFULL
#define SAI_FIFOStatus_1QuarterFull       SAI_FIFOSTATUS_1QUARTERFULL
#define SAI_FIFOStatus_HalfFull           SAI_FIFOSTATUS_HALFFULL
#define SAI_FIFOStatus_3QuartersFull      SAI_FIFOSTATUS_3QUARTERFULL
#define SAI_FIFOStatus_Full               SAI_FIFOSTATUS_FULL
#define IS_SAI_BLOCK_MONO_STREO_MODE      IS_SAI_BLOCK_MONO_STEREO_MODE
#define SAI_SYNCHRONOUS_EXT               SAI_SYNCHRONOUS_EXT_SAI1
#define SAI_SYNCEXT_IN_ENABLE             SAI_SYNCEXT_OUTBLOCKA_ENABLE
/**
  * @}
  */

/** @defgroup HAL_SPDIFRX_Aliased_Macros HAL SPDIFRX Aliased Macros maintained for legacy purpose
  * @{
  */
#if defined(STM32H7)
#define HAL_SPDIFRX_ReceiveControlFlow      HAL_SPDIFRX_ReceiveCtrlFlow
#define HAL_SPDIFRX_ReceiveControlFlow_IT   HAL_SPDIFRX_ReceiveCtrlFlow_IT
#define HAL_SPDIFRX_ReceiveControlFlow_DMA  HAL_SPDIFRX_ReceiveCtrlFlow_DMA
#endif
/**
  * @}
  */

/** @defgroup HAL_PPP_Aliased_Macros HAL PPP Aliased Macros maintained for legacy purpose
  * @{
  */

/**
  * @}
  */

#ifdef __cplusplus
}
#endif

#endif /* ___STM32_HAL_LEGACY */

/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/

                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                _HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP)) : ((__HANDLE__)->Instance->CCER &= (uint16_t)~TIM_CCER_CC4P)) __HAL_RCC_GPIOH_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOHEN)) == RESET) DMA_HISR_TEIF6_Msk (0x1U << DMA_HISR_TEIF6_Pos) __HAL_RCC_RNG_IS_CLK_ENABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) != RESET) EXTI_IMR_MR13_Pos (13U) hdma_adc1 __HAL_LTDC_RELOAD_CONFIG __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG USB_OTG_GUSBCFG_PHYSEL USB_OTG_GUSBCFG_PHYSEL_Msk CAN_F6R2_FB2 CAN_F6R2_FB2_Msk PRIi16 __PRI16(i) __returns_twice __attribute__((__returns_twice__)) FMC_BCR2_MWID_Msk (0x3U << FMC_BCR2_MWID_Pos) FLASH_CR_PSIZE_0 (0x1U << FLASH_CR_PSIZE_Pos) ADC_SQR3_SQ5_Pos (20U) I2C_CR2_FREQ_3 (0x08U << I2C_CR2_FREQ_Pos) __FLT_MANT_DIG__ 24 DMA_HISR_FEIF7 DMA_HISR_FEIF7_Msk SDIO_CMD_CPSMEN_Pos (10U) DMA_HISR_TCIF5_Msk (0x1U << DMA_HISR_TCIF5_Pos) CAN_F8R2_FB20_Pos (20U) USB_OTG_DOEPINT_XFRC_Msk (0x1U << USB_OTG_DOEPINT_XFRC_Pos) _BSD_PTRDIFF_T_  MPU_REGION_SIZE_128MB ((uint8_t)0x1A) CAN_F9R2_FB0_Pos (0U) __SRAM_CLK_ENABLE __HAL_RCC_SRAM_CLK_ENABLE __SDADC3_IS_CLK_ENABLED __HAL_RCC_SDADC3_IS_CLK_ENABLED CAN_F0R1_FB10_Pos (10U) Speed ADC_SMPR1_SMP14_2 (0x4U << ADC_SMPR1_SMP14_Pos) CAN_F10R1_FB7_Pos (7U) CAN_F0R1_FB11_Msk (0x1U << CAN_F0R1_FB11_Pos) __DEC64_MAX__ 9.999999999999999E384DD CoreDebug_DEMCR_VC_NOCPERR_Pos 5U GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk RTC_ALRMAR_MNT_1 (0x2U << RTC_ALRMAR_MNT_Pos) CAN_F10R2_FB9 CAN_F10R2_FB9_Msk GPIO_AFRL_AFRL0_2 GPIO_AFRL_AFSEL0_2 ADC_SR_EOC ADC_SR_EOC_Msk RCC_APB1LPENR_TIM6LPEN RCC_APB1LPENR_TIM6LPEN_Msk __LPTIM1_RELEASE_RESET __HAL_RCC_LPTIM1_RELEASE_RESET __FMC_CLK_DISABLE __HAL_RCC_FMC_CLK_DISABLE IS_GPIO_AF(AF) (((AF) == GPIO_AF0_RTC_50Hz) || ((AF) == GPIO_AF9_TIM14) || ((AF) == GPIO_AF0_MCO) || ((AF) == GPIO_AF0_TAMPER) || ((AF) == GPIO_AF0_SWJ) || ((AF) == GPIO_AF0_TRACE) || ((AF) == GPIO_AF1_TIM1) || ((AF) == GPIO_AF1_TIM2) || ((AF) == GPIO_AF2_TIM3) || ((AF) == GPIO_AF2_TIM4) || ((AF) == GPIO_AF2_TIM5) || ((AF) == GPIO_AF3_TIM8) || ((AF) == GPIO_AF4_I2C1) || ((AF) == GPIO_AF4_I2C2) || ((AF) == GPIO_AF4_I2C3) || ((AF) == GPIO_AF5_SPI1) || ((AF) == GPIO_AF5_SPI2) || ((AF) == GPIO_AF9_TIM13) || ((AF) == GPIO_AF6_SPI3) || ((AF) == GPIO_AF9_TIM12) || ((AF) == GPIO_AF7_USART1) || ((AF) == GPIO_AF7_USART2) || ((AF) == GPIO_AF7_USART3) || ((AF) == GPIO_AF8_UART4) || ((AF) == GPIO_AF8_UART5) || ((AF) == GPIO_AF8_USART6) || ((AF) == GPIO_AF9_CAN1) || ((AF) == GPIO_AF9_CAN2) || ((AF) == GPIO_AF10_OTG_FS) || ((AF) == GPIO_AF10_OTG_HS) || ((AF) == GPIO_AF11_ETH) || ((AF) == GPIO_AF12_OTG_HS_FS) || ((AF) == GPIO_AF12_SDIO) || ((AF) == GPIO_AF13_DCMI) || ((AF) == GPIO_AF15_EVENTOUT) || ((AF) == GPIO_AF5_SPI4) || ((AF) == GPIO_AF12_FMC) || ((AF) == GPIO_AF6_SAI1) || ((AF) == GPIO_AF3_CEC) || ((AF) == GPIO_AF4_CEC) || ((AF) == GPIO_AF5_SPI3) || ((AF) == GPIO_AF6_SPI2) || ((AF) == GPIO_AF6_SPI4) || ((AF) == GPIO_AF7_UART5) || ((AF) == GPIO_AF7_SPI2) || ((AF) == GPIO_AF7_SPI3) || ((AF) == GPIO_AF7_SPDIFRX) || ((AF) == GPIO_AF8_SPDIFRX) || ((AF) == GPIO_AF8_SAI2) || ((AF) == GPIO_AF9_QSPI) || ((AF) == GPIO_AF10_SAI2) || ((AF) == GPIO_AF10_QSPI)) DAC_CR_MAMP1_Msk (0xFU << DAC_CR_MAMP1_Pos) __PWR_IS_CLK_ENABLED __HAL_RCC_PWR_IS_CLK_ENABLED PWR_PVDLEVEL_1 PWR_CR_PLS_LEV1 RCC_PLLMUL_32 RCC_PLL_MUL32 CAN_F12R2_FB23_Msk (0x1U << CAN_F12R2_FB23_Pos) DMA_HISR_DMEIF6_Msk (0x1U << DMA_HISR_DMEIF6_Pos) __HAL_RCC_ADC1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC1LPEN)) MACMIIAR_CR_MASK ETH_MACMIIAR_CR_MASK USB_OTG_GOTGCTL_AVALOVAL_Msk (0x1U << USB_OTG_GOTGCTL_AVALOVAL_Pos) CAN_FM1R_FBM22 CAN_FM1R_FBM22_Msk FMC_SDTR1_TRC_Pos (12U) UART_FLAG_IDLE ((uint32_t)USART_SR_IDLE) CF_COMMON_DATA_AREA ATA_COMMON_DATA_AREA DMAContinuousRequests CAN_F10R1_FB26 CAN_F10R1_FB26_Msk CAN_IT_RX_FIFO1_FULL ((uint32_t)CAN_IER_FFIE1) FMC_BCR2_ASYNCWAIT FMC_BCR2_ASYNCWAIT_Msk HAL_ADC_MspDeInit DAC_CR_WAVE1_1 (0x2U << DAC_CR_WAVE1_Pos) CAN_F3R2_FB13_Msk (0x1U << CAN_F3R2_FB13_Pos) FMC_BTR4_DATLAT_3 (0x8U << FMC_BTR4_DATLAT_Pos) ADC_CR2_EOCS ADC_CR2_EOCS_Msk RCC_CIR_HSIRDYF_Pos (2U) IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_DIV1) || ((PCLK) == RCC_HCLK_DIV2) || ((PCLK) == RCC_HCLK_DIV4) || ((PCLK) == RCC_HCLK_DIV8) || ((PCLK) == RCC_HCLK_DIV16)) QUADSPI_CR_PRESCALER_3 (0x08U << QUADSPI_CR_PRESCALER_Pos) __HAL_RCC_GPIOE_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST)) __HAL_DBGMCU_UNFREEZE_RTC() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_RTC_STOP)) EXTI_RTSR_TR15_Pos (15U) FMPI2C_OAR2_OA2MSK_Pos (8U) CAN_F13R1_FB6_Pos (6U) CAN_RDT0R_TIME CAN_RDT0R_TIME_Msk DWT_CTRL_EXCEVTENA_Pos 18U USB_OTG_DOEPMSK_B2BSTUP USB_OTG_DOEPMSK_B2BSTUP_Msk SPI_CR1_BIDIMODE_Pos (15U) DCMI_DR_BYTE3_Pos (24U) HAL_LTDC_Relaod HAL_LTDC_Reload CAN_F12R1_FB10_Msk (0x1U << CAN_F12R1_FB10_Pos) __HAL_SD_SDMMC_DMA_DISABLE __HAL_SD_SDIO_DMA_DISABL TIM_SMCR_SMS_2 (0x4U << TIM_SMCR_SMS_Pos) ADC_SQR1_SQ16_Pos (15U) CAN_F2R1_FB20_Pos (20U) SAI_xFRCR_FSALL_5 (0x20U << SAI_xFRCR_FSALL_Pos) PHY_BCR ((uint16_t)0x0000U) CAN_F1R1_FB26 CAN_F1R1_FB26_Msk CAN_IT_RQCP0 CAN_IT_TME DMA_HISR_HTIF4 DMA_HISR_HTIF4_Msk __HAL_RCC_SPI3_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN); UNUSED(tmpreg); } while(0U) __ELF__ 1 RCC_APB1ENR_DACEN_Msk (0x1U << RCC_APB1ENR_DACEN_Pos) RCC_AHB1ENR_GPIOGEN_Msk (0x1U << RCC_AHB1ENR_GPIOGEN_Pos) CAN_MODE_NORMAL (0x00000000U) ADC_SMPR2_SMP7_Msk (0x7U << ADC_SMPR2_SMP7_Pos) RTC_ALRMBR_DT_Msk (0x3U << RTC_ALRMBR_DT_Pos) SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) __HAL_FLASH_DISABLE_IT(__INTERRUPT__) (FLASH->CR &= ~(uint32_t)(__INTERRUPT__)) DCMI_IER_FRAME_IE DCMI_IER_FRAME_IE_Msk CAN_F8R2_FB11_Msk (0x1U << CAN_F8R2_FB11_Pos) USB_OTG_PCGCR_PHYSUSP_Msk (0x1U << USB_OTG_PCGCR_PHYSUSP_Pos) PWR_PVDLEVEL_7 PWR_CR_PLS_LEV7 FMPI2C_TIMINGR_SCLL_Pos (0U) GPIO_PIN_4 ((uint16_t)0x0010) USART_GTPR_GT USART_GTPR_GT_Msk EXTI_IMR_MR5_Pos (5U) SDIO_RESP4_CARDSTATUS4_Pos (0U) __USART1_CLK_SLEEP_ENABLE __HAL_RCC_USART1_CLK_SLEEP_ENABLE TPI_DEVID_NrTraceInput_Msk (0x1FUL ) CAN_F1R2_FB6 CAN_F1R2_FB6_Msk __HAL_UNFREEZE_CAN1_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN1 __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOALPEN)) CAN_FS1R_FSC3 CAN_FS1R_FSC3_Msk DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) __SCN32(x) __INT32 __STRINGIFY(x) CAN_F0R2_FB18_Msk (0x1U << CAN_F0R2_FB18_Pos) SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) FMPI2C_TIMEOUTR_TEXTEN FMPI2C_TIMEOUTR_TEXTEN_Msk _LITTLE_ENDIAN 1234 CAN_F2R1_FB14_Pos (14U) SCNoFAST64 __SCN64FAST(o) CAN_FM1R_FBM20_Pos (20U) GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk RCC_SSCGR_SSCGEN_Pos (31U) RTC_MASKTAMPERFLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE CAN_F1R2_FB29_Pos (29U) CAN_F3R1_FB2 CAN_F3R1_FB2_Msk CEC_CFGR_RXTOL_Pos (3U) CAN_F12R1_FB15 CAN_F12R1_FB15_Msk CAN_F13R1_FB4_Msk (0x1U << CAN_F13R1_FB4_Pos) __HAL_FLASH_INSTRUCTION_CACHE_ENABLE() (FLASH->ACR |= FLASH_ACR_ICEN) CEC_CFGR_RXTOL_Msk (0x1U << CEC_CFGR_RXTOL_Pos) MPU_REGION_SIZE_64KB ((uint8_t)0x0F) RCC_AHB1ENR_GPIOCEN_Msk (0x1U << RCC_AHB1ENR_GPIOCEN_Pos) CAN_F4R1_FB30_Pos (30U) SDIO_CLKCR_CLKEN_Pos (8U) RCC_APB2ENR_USART6EN_Pos (5U) SCNxMAX __SCNMAX(x) ADC_SMPR1_SMP18_Pos (24U) __HAL_HRTIM_GetClockPrescaler __HAL_HRTIM_GETCLOCKPRESCALER __HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN)) == RESET) USB_OTG_HPRT_PSPD_Msk (0x3U << USB_OTG_HPRT_PSPD_Pos) HAL_HMAC_MD5_Finish HAL_HASH_MD5_Finish FMC_SDCR2_NR_Msk (0x3U << FMC_SDCR2_NR_Pos) HAL_ADC_STATE_BUSY_INTERNAL 0x00000002U TIM_SR_CC2OF_Pos (10U) CAN_F3R1_FB12 CAN_F3R1_FB12_Msk CAN_F7R2_FB24_Msk (0x1U << CAN_F7R2_FB24_Pos) __ARM_SIZEOF_MINIMAL_ENUM 1 SCB_HFSR_VECTTBL_Pos 1U DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL ) GPIO_LCKR_LCK1_Msk (0x1U << GPIO_LCKR_LCK1_Pos) CAN_F5R2_FB16_Msk (0x1U << CAN_F5R2_FB16_Pos) USB_OTG_HCCHAR_EPTYP_Msk (0x3U << USB_OTG_HCCHAR_EPTYP_Pos) GPIO_AFRL_AFSEL3_Msk (0xFU << GPIO_AFRL_AFSEL3_Pos) CAN_F2R1_FB4_Pos (4U) FMC_PATT_ATTWAIT2_5 (0x20U << FMC_PATT_ATTWAIT2_Pos) _SYS__TYPES_H  FLASH_SR_PGSERR_Pos (7U) OPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1 PWR_CR_DBP_Pos (8U) TPI_SPPR_TXMODE_Msk (0x3UL ) CAN_TI1R_RTR_Msk (0x1U << CAN_TI1R_RTR_Pos) __HAL_USB_FS_EXTI_ENABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT CAN_FFA1R_FFA22_Pos (22U) TIM_BDTR_DTG_Pos (0U) CAN_FFA1R_FFA18_Msk (0x1U << CAN_FFA1R_FFA18_Pos) AES_FLAG_RDERR CRYP_FLAG_RDERR CAN_FA1R_FACT7 CAN_FA1R_FACT7_Msk I2C_CR1_ENGC_Pos (6U) CAN_F8R2_FB21 CAN_F8R2_FB21_Msk SYSCFG_MEMRMP_MEM_MODE_1 (0x2U << SYSCFG_MEMRMP_MEM_MODE_Pos) CAN_F4R1_FB24_Pos (24U) CAN_FM1R_FBM21_Msk (0x1U << CAN_FM1R_FBM21_Pos) __UART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET __UTA_FBIT__ 64 GPIO_MODER_MODER8_1 (0x2U << GPIO_MODER_MODER8_Pos) CAN_F1R2_FB4 CAN_F1R2_FB4_Msk _lock CAN_F11R1_FB25_Msk (0x1U << CAN_F11R1_FB25_Pos) __BKPSRAM_CLK_ENABLE __HAL_RCC_BKPSRAM_CLK_ENABLE SPI_CR2_ERRIE_Msk (0x1U << SPI_CR2_ERRIE_Pos) HAL_NVIC_SetPriorityGrouping I2C_SR2_BUSY I2C_SR2_BUSY_Msk EXTI_IMR_IM10 EXTI_IMR_MR10 __CAN2_CLK_DISABLE __HAL_RCC_CAN2_CLK_DISABLE CAN_F2R1_FB31_Msk (0x1U << CAN_F2R1_FB31_Pos) IS_OB_IWDG_SOURCE(SOURCE) (((SOURCE) == OB_IWDG_SW) || ((SOURCE) == OB_IWDG_HW)) __PKHBT(ARG1,ARG2,ARG3) ({ uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); __RES; }) RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk CAN_BTR_SJW_1 (0x2U << CAN_BTR_SJW_Pos) USB_OTG_DOEPEACHMSK1_BERRM_Pos (12U) CAN_F11R1_FB10 CAN_F11R1_FB10_Msk FLASH_ERROR_SIZE HAL_FLASH_ERROR_SIZE SAI_xCR1_SYNCEN_Pos (10U) __HAL_DMA_ENABLE_IT(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR |= (__INTERRUPT__))) DMA_HIFCR_CTCIF4_Pos (5U) ADC_JOFR4_JOFFSET4_Msk (0xFFFU << ADC_JOFR4_JOFFSET4_Pos) TIM_DMABURSTLENGTH_16TRANSFERS 0x00000F00U ADC_CCR_MULTI_1 (0x02U << ADC_CCR_MULTI_Pos) GPIO_PIN_10 ((uint16_t)0x0400) TIM_DMA_COM (TIM_DIER_COMDE) __PWR_CLK_ENABLE __HAL_RCC_PWR_CLK_ENABLE CAN_TDT0R_TGT_Msk (0x1U << CAN_TDT0R_TGT_Pos) __COPYRIGHT(s) struct __hack TIM_DIER_COMIE_Pos (5U) USB_OTG_HCCHAR_MPSIZ_Pos (0U) CAN_F10R2_FB6_Msk (0x1U << CAN_F10R2_FB6_Pos) DMA_LISR_HTIF2_Msk (0x1U << DMA_LISR_HTIF2_Pos) __DIVFRAQ_SAMPLING8 UART_DIVFRAQ_SAMPLING8 USB_OTG_DTHRCTL_RXTHREN USB_OTG_DTHRCTL_RXTHREN_Msk SPI_NSS_PULSE_DISABLED SPI_NSS_PULSE_DISABLE __TIM12_IS_CLK_DISABLED __HAL_RCC_TIM12_IS_CLK_DISABLED FMC_BCR1_WREN_Msk (0x1U << FMC_BCR1_WREN_Pos) CAN_F1R1_FB6 CAN_F1R1_FB6_Msk GPIO_IDR_IDR_12 GPIO_IDR_ID12 GPIO_IDR_ID9_Pos (9U) RCC_CFGR_HPRE_2 (0x4U << RCC_CFGR_HPRE_Pos) RCC_APB2ENR_USART6EN_Msk (0x1U << RCC_APB2ENR_USART6EN_Pos) CAN_F0R2_FB6 CAN_F0R2_FB6_Msk EXTI_IMR_IM14 EXTI_IMR_MR14 TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk CAN_F6R2_FB5_Msk (0x1U << CAN_F6R2_FB5_Pos) RCC_CKGATENR_RCC_CKEN RCC_CKGATENR_RCC_CKEN_Msk OPTIONBYTE_USER 0x00000004U GPIO_AFRH_AFSEL9_0 (0x1U << GPIO_AFRH_AFSEL9_Pos) RCC_PLLI2SCFGR_PLLI2SN_Pos (6U) DAC_DHR12R2_DACC2DHR_Msk (0xFFFU << DAC_DHR12R2_DACC2DHR_Pos) DBGMCU_CR_DBG_STOP_Msk (0x1U << DBGMCU_CR_DBG_STOP_Pos) SYSCFG_EXTICR2_EXTI4_PF 0x0005U ADC_STATE_CLR_SET MODIFY_REG USB_OTG_DTHRCTL_TXTHRLEN_3 (0x008U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) SPI_CR2_SSOE_Pos (2U) RTC_PRER_PREDIV_S_Msk (0x7FFFU << RTC_PRER_PREDIV_S_Pos) RTC_DR_WDU_0 (0x1U << RTC_DR_WDU_Pos) RTC_TSDR_WDU_Msk (0x7U << RTC_TSDR_WDU_Pos) TIM_TRGO_RESET 0x00000000U TIM_IT_TRIGGER (TIM_DIER_TIE) __HAL_RCC_USART6_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_USART6EN)) RCC_APB1RSTR_I2C2RST RCC_APB1RSTR_I2C2RST_Msk USB_OTG_GRSTCTL_AHBIDL USB_OTG_GRSTCTL_AHBIDL_Msk USB_OTG_DCFG_NZLSOHSK_Pos (2U) CAN_F11R1_FB30_Msk (0x1U << CAN_F11R1_FB30_Pos) __HAL_TIM_SetICPrescaler __HAL_TIM_SET_ICPRESCALER CAN_TSR_ALST0 CAN_TSR_ALST0_Msk APSR_Q_Msk (1UL << APSR_Q_Pos) NVIC ((NVIC_Type *) NVIC_BASE ) ADC_TRIPLEMODE_INJECSIMULT ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_0)) USB_OTG_DOEPCTL_SODDFRM_Pos (29U) GPIO_AFRL_AFSEL1_1 (0x2U << GPIO_AFRL_AFSEL1_Pos) CAN_F8R1_FB4_Pos (4U) CEC_ISR_BRE_Pos (3U) HAL_REMAPDMA_TIM16_DMA_CH6 DMA_REMAP_TIM16_DMA_CH6 SDMMC1_IRQHandler SDIO_IRQHandler _MODE_T_DECLARED  GPIO_BRR_BR7_Pos (7U) CEC_ISR_RXBR_Pos (0U) CEC_IER_ARBLSTIE_Pos (7U) __DEQUALIFY(type,var) ((type)(__uintptr_t)(const volatile void *)(var)) TIM_DMABase_CCR4 TIM_DMABASE_CCR4 __SSAT16(ARG1,ARG2) ({ int32_t __RES, __ARG1 = (ARG1); __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; }) RCC_APB1RSTR_SPDIFRXRST_Pos (16U) EXTI_PR_PR9 EXTI_PR_PR9_Msk IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM12)) FMC_BCR2_MWID FMC_BCR2_MWID_Msk __LCD_FORCE_RESET __HAL_RCC_LCD_FORCE_RESET CAN_F11R2_FB6_Pos (6U) USB_OTG_HOST_PORT_BASE 0x440U RCC_PLLCFGR_PLLSRC_HSI 0x00000000U CAN_FLAG_ALST2 (0x00000512U) RCC_CLOCKTYPE_PCLK2 0x00000008U GPIO_AFRL_AFSEL1_Pos (4U) SAI_FIFOStatus_1QuarterFull SAI_FIFOSTATUS_1QUARTERFULL __UINT_LEAST32_MAX__ 0xffffffffUL TIM_DMABURSTLENGTH_6TRANSFERS 0x00000500U GPIO_AFRH_AFSEL13_0 (0x1U << GPIO_AFRH_AFSEL13_Pos) CAN_F8R1_FB20 CAN_F8R1_FB20_Msk FMC_BWTR3_DATAST_6 (0x40U << FMC_BWTR3_DATAST_Pos) DAC_DHR8R2_DACC2DHR_Msk (0xFFU << DAC_DHR8R2_DACC2DHR_Pos) CAN_F2R1_FB25 CAN_F2R1_FB25_Msk CAN_F5R2_FB20_Pos (20U) PWR_CR_MRUDS PWR_CR_MRLVDS DWT_LSUCNT_LSUCNT_Pos 0U RTC_TSTR_SU RTC_TSTR_SU_Msk IS_ALARM_MASK IS_RTC_ALARM_MASK CAN_F5R2_FB2_Msk (0x1U << CAN_F5R2_FB2_Pos) RTC_TAMPERERASEBACKUP_DISABLED RTC_TAMPER_ERASE_BACKUP_DISABLE USB_OTG_HCSPLT_COMPLSPLT USB_OTG_HCSPLT_COMPLSPLT_Msk __STM32F4xx_HAL_TIM_EX_H  __HAL_UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE WWDG_CR_T_Pos (0U) CAN_F0R2_FB21 CAN_F0R2_FB21_Msk RCC_PLLSAICFGR_PLLSAIM_3 (0x08U << RCC_PLLSAICFGR_PLLSAIM_Pos) DMA_HISR_DMEIF4 DMA_HISR_DMEIF4_Msk USB_OTG_GLPMCFG_BESLTHRS_Msk (0xFU << USB_OTG_GLPMCFG_BESLTHRS_Pos) CAN_FS1R_FSC4_Msk (0x1U << CAN_FS1R_FSC4_Pos) __HAL_RCC_UART5_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART5LPEN)) FLASH_OPTCR1_nWRP_11 (0x800U << FLASH_OPTCR1_nWRP_Pos) CAN_F1R2_FB8_Msk (0x1U << CAN_F1R2_FB8_Pos) USB_OTG_NPTXFD_Pos (16U) SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) RCC_APB2RSTR_TIM1RST_Pos (0U) TIM_OR_TI4_RMP_Msk (0x3U << TIM_OR_TI4_RMP_Pos) __HAL_RCC_SDMMC1_IS_CLK_DISABLED __HAL_RCC_SDIO_IS_CLK_DISABLED CEC_CR_TXSOM CEC_CR_TXSOM_Msk __HAL_USB_HS_EXTI_GENERATE_SWIT __HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT __SRAM1_CLK_SLEEP_DISABLE __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE RCC_CKGATENR_SPARE_CKEN_Msk (0x1U << RCC_CKGATENR_SPARE_CKEN_Pos) RCC_AHB1LPENR_GPIOCLPEN RCC_AHB1LPENR_GPIOCLPEN_Msk CAN_TDL1R_DATA1 CAN_TDL1R_DATA1_Msk __HAL_UNLOCK(__HANDLE__) do{ (__HANDLE__)->Lock = HAL_UNLOCKED; }while (0U) PWR_MODE_EVENT_RISING PWR_PVD_MODE_EVENT_RISING RCC_BDCR_RTCEN RCC_BDCR_RTCEN_Msk __HAL_RCC_CRC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN); UNUSED(tmpreg); } while(0U) CAN_SJW_4TQ ((uint32_t)CAN_BTR_SJW) ETH_TX_BUF_SIZE ETH_MAX_PACKET_SIZE CEC_IER_SBPEIE_Msk (0x1U << CEC_IER_SBPEIE_Pos) RCC_PLLI2SCFGR_PLLI2SM_2 (0x04U << RCC_PLLI2SCFGR_PLLI2SM_Pos) CAN_F5R2_FB14_Pos (14U) CAN_F3R1_FB21_Msk (0x1U << CAN_F3R1_FB21_Pos) CAN_FFA1R_FFA5_Msk (0x1U << CAN_FFA1R_FFA5_Pos) _HAVE_STDC  RCC_MCOSOURCE_HSI RCC_MCO1SOURCE_HSI _POINTER_INT long __GPIOH_IS_CLK_ENABLED __HAL_RCC_GPIOH_IS_CLK_ENABLED __SIG_ATOMIC_MAX__ 0x7fffffff I2C_CR2_ITERREN I2C_CR2_ITERREN_Msk I2C_SR2_TRA_Msk (0x1U << I2C_SR2_TRA_Pos) __int_fast16_t_defined 1 FMC_BCR3_EXTMOD_Pos (14U) FMC_BTR3_ADDHLD FMC_BTR3_ADDHLD_Msk FMC_BCR2_EXTMOD FMC_BCR2_EXTMOD_Msk SPI_CR1_CRCEN_Pos (13U) FMC_BTR1_DATAST_1 (0x02U << FMC_BTR1_DATAST_Pos) CEC_CFGR_BREGEN_Pos (5U) FMPI2C_ICR_NACKCF FMPI2C_ICR_NACKCF_Msk PeriphInc DAC_DHR8R1_DACC1DHR DAC_DHR8R1_DACC1DHR_Msk DAC_DOR1_DACC1DOR_Msk (0xFFFU << DAC_DOR1_DACC1DOR_Pos) DMA_LISR_TEIF2 DMA_LISR_TEIF2_Msk CAN_F4R1_FB11 CAN_F4R1_FB11_Msk SMBUS_GENERALCALL_DISABLED SMBUS_GENERALCALL_DISABLE CAN_F11R1_FB31_Pos (31U) RTC_CR_ALRBIE_Msk (0x1U << RTC_CR_ALRBIE_Pos) CAN_FFA1R_FFA15_Pos (15U) USB_OTG_DOEPCTL_EPTYP_Msk (0x3U << USB_OTG_DOEPCTL_EPTYP_Pos) ITM_TCR_ITMENA_Msk (1UL ) I2C_CR2_ITEVTEN_Pos (9U) __DEC128_MAX__ 9.999999999999999999999999999999999E6144DL USB_OTG_GOTGCTL_SRQ_Msk (0x1U << USB_OTG_GOTGCTL_SRQ_Pos) PWR_REGULATOR_VOLTAGE_SCALE3 PWR_CR_VOS_0 DAC_CR_BOFF2 DAC_CR_BOFF2_Msk CAN_F0R2_FB4_Pos (4U) __HAL_RCC_I2C3_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN); UNUSED(tmpreg); } while(0U) SCB_CPUID_REVISION_Msk (0xFUL ) USART_CR1_M_Pos (12U) SPDIFRX_IMR_IFEIE_Pos (6U) RCC_APB1RSTR_TIM3RST RCC_APB1RSTR_TIM3RST_Msk RCC_CFGR_MCO1PRE_1 (0x2U << RCC_CFGR_MCO1PRE_Pos) __HAL_RCC_QSPI_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_QSPILPEN)) CAN_F10R1_FB8 CAN_F10R1_FB8_Msk _REENT_RAND_NEXT(ptr) ((ptr)->_new._reent._rand_next) CAN_F2R2_FB4 CAN_F2R2_FB4_Msk CAN_F0R2_FB5_Msk (0x1U << CAN_F0R2_FB5_Pos) _UINT64_T_DECLARED  ADC_EXTERNALTRIGINJECCONV_T8_CC4 ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1)) ADC_JSQR_JL_0 (0x1U << ADC_JSQR_JL_Pos) GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk __LARGEFILE_VISIBLE 0 __UART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE RCC_APB1LPENR_TIM13LPEN_Msk (0x1U << RCC_APB1LPENR_TIM13LPEN_Pos) GPIO_AFRH_AFRH3_2 GPIO_AFRH_AFSEL11_2 CAN_F7R2_FB24_Pos (24U) RCC_CFGR_SWS_HSI 0x00000000U SPI_I2SCFGR_I2SMOD_Pos (11U) __STM32F4xx_HAL_DMA_H  __HAL_RCC_PLL_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLON_BB = ENABLE) CEC_IER_LBPEIE CEC_IER_LBPEIE_Msk CAN_F13R1_FB18_Pos (18U) ADC_SR_JEOC_Pos (2U) RTC_DR_WDU RTC_DR_WDU_Msk GPIO_OSPEEDR_OSPEED7_0 (0x1U << GPIO_OSPEEDR_OSPEED7_Pos) CAN_RTR_REMOTE (0x00000002U) INT32_C(x) __INT32_C(x) CAN_F3R2_FB30 CAN_F3R2_FB30_Msk RCC_PLLI2SCFGR_PLLI2SP_Msk (0x3U << RCC_PLLI2SCFGR_PLLI2SP_Pos) SPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk SPI_CR2_FRF_Pos (4U) USB_OTG_DTHRCTL_RXTHRLEN_1 (0x002U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) QUADSPI_CR_SMIE_Msk (0x1U << QUADSPI_CR_SMIE_Pos) GPIO_PUPDR_PUPDR1 GPIO_PUPDR_PUPD1 CAN_IER_FMPIE0 CAN_IER_FMPIE0_Msk I2C_SR1_ADD10 I2C_SR1_ADD10_Msk TIM_CCER_CC1NP_Pos (3U) QUADSPI_CR_PMM_Msk (0x1U << QUADSPI_CR_PMM_Pos) FMC_SDCMR_NRFS_2 (0x4U << FMC_SDCMR_NRFS_Pos) TIM_OCPOLARITY_LOW (TIM_CCER_CC1P) ETH_MAC_RXFIFO_EMPTY 0x00000000U IS_SPDIFRX_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SPDIFRX) __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__,__MCODIV__) MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), ((__MCOCLKSOURCE__) | (__MCODIV__))) CAN_F3R2_FB28_Msk (0x1U << CAN_F3R2_FB28_Pos) CAN_FFA1R_FFA11 CAN_FFA1R_FFA11_Msk EXTI_EMR_EM4 EXTI_EMR_MR4 GPIO_OTYPER_OT1_Pos (1U) _SYS__TIMEVAL_H_  FLASH_LATENCY_6 FLASH_ACR_LATENCY_6WS __DIVMANT_SAMPLING16 UART_DIVMANT_SAMPLING16 CoreDebug_DHCSR_C_DEBUGEN_Pos 0U USB_OTG_GAHBCFG_TXFELVL_Msk (0x1U << USB_OTG_GAHBCFG_TXFELVL_Pos) __HAL_ADC_CHSELR_CHANNEL ADC_CHSELR_CHANNEL __HAL_DBGMCU_FREEZE_CAN2() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_CAN2_STOP)) __HAL_RCC_AHB1_RELEASE_RESET() (RCC->AHB1RSTR = 0x00U) RCC_RTCCLKSOURCE_HSE_DIV2 0x00020300U RTC_TSTR_ST_Pos (4U) __ETHMAC_FORCE_RESET __HAL_RCC_ETHMAC_FORCE_RESET SAI_xCR1_DS_Pos (5U) __HAL_RCC_HSE_CONFIG(__STATE__) do { if ((__STATE__) == RCC_HSE_ON) { SET_BIT(RCC->CR, RCC_CR_HSEON); } else if ((__STATE__) == RCC_HSE_BYPASS) { SET_BIT(RCC->CR, RCC_CR_HSEBYP); SET_BIT(RCC->CR, RCC_CR_HSEON); } else { CLEAR_BIT(RCC->CR, RCC_CR_HSEON); CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); } } while(0U) USB_OTG_DCFG_NZLSOHSK_Msk (0x1U << USB_OTG_DCFG_NZLSOHSK_Pos) xPSR_Z_Msk (1UL << xPSR_Z_Pos) PWR_CSR_WUF_Pos (0U) FMC_SDTR1_TXSR_0 (0x1U << FMC_SDTR1_TXSR_Pos) __HAL_RCC_CAN1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN1RST)) EXTI_SWIER_SWIER0 EXTI_SWIER_SWIER0_Msk FMC_BCR2_EXTMOD_Msk (0x1U << FMC_BCR2_EXTMOD_Pos) ADC_SQR1_L_2 (0x4U << ADC_SQR1_L_Pos) RCC_AHB1LPENR_DMA1LPEN_Msk (0x1U << RCC_AHB1LPENR_DMA1LPEN_Pos) xPSR_Q_Msk (1UL << xPSR_Q_Pos) CAN_F1R1_FB24_Pos (24U) USB_OTG_FRMNUM_3 (0x8U << USB_OTG_FRMNUM_Pos) DMA_LISR_HTIF2_Pos (20U) __HAL_RCC_TIM6_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM6RST)) _MB_LEN_MAX 1 RTC_WPR_KEY_Msk (0xFFU << RTC_WPR_KEY_Pos) APSR_V_Pos 28U FMC_BTR1_DATAST_0 (0x01U << FMC_BTR1_DATAST_Pos) GPIO_OSPEEDER_OSPEEDR13_0 GPIO_OSPEEDR_OSPEED13_0 CAN_F10R2_FB11_Pos (11U) SPDIFRX_CR_CUMSK_Msk (0x1U << SPDIFRX_CR_CUMSK_Pos) RCC_CFGR_PPRE1_Pos (10U) RTC_CR_REFCKON RTC_CR_REFCKON_Msk _SYS_SIZE_T_H  DMA1_Stream1_BASE (DMA1_BASE + 0x028U) __HAL_USB_FS_EXTI_DISABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT PRIdLEAST64 __PRI64LEAST(d) FMC_BTR4_DATAST_Msk (0xFFU << FMC_BTR4_DATAST_Pos) UART_PARITY_ODD ((uint32_t)(USART_CR1_PCE | USART_CR1_PS)) ADC_SMPR2_SMP0 ADC_SMPR2_SMP0_Msk USB_OTG_DTHRCTL_TXTHRLEN_Msk (0x1FFU << USB_OTG_DTHRCTL_TXTHRLEN_Pos) RCC_PLLI2SCFGR_PLLI2SP_0 (0x1U << RCC_PLLI2SCFGR_PLLI2SP_Pos) USB_OTG_GRXSTSP_DPID_Pos (15U) CAN_F4R1_FB11_Msk (0x1U << CAN_F4R1_FB11_Pos) ADC_SQR1_SQ16_1 (0x02U << ADC_SQR1_SQ16_Pos) MPU_REGION_SIZE_1GB ((uint8_t)0x1D) TIM11 ((TIM_TypeDef *) TIM11_BASE) EXTI_FTSR_TR2_Msk (0x1U << EXTI_FTSR_TR2_Pos) __HAL_RCC_TIM6_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN)) RCC_CR_HSICAL_2 (0x04U << RCC_CR_HSICAL_Pos) GPIO_AFRL_AFSEL4_3 (0x8U << GPIO_AFRL_AFSEL4_Pos) GPIO_AF7_SPI2 ((uint8_t)0x07) CAN_F9R2_FB28_Pos (28U) I2C_OAR2_ENDUAL I2C_OAR2_ENDUAL_Msk __HAL_RCC_SPI2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI2RST)) FMC_Bank3_R_BASE (FMC_R_BASE + 0x0080U) RCC_CIR_PLLI2SRDYF RCC_CIR_PLLI2SRDYF_Msk GPIO_BSRR_BS_7 GPIO_BSRR_BS7 SDIO_DLEN_DATALENGTH_Pos (0U) RTC_TSDR_DU_2 (0x4U << RTC_TSDR_DU_Pos) CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) FMPI2C_CR2_HEAD10R FMPI2C_CR2_HEAD10R_Msk HAL_FLASH_ERROR_NONE 0x00000000U USB_OTG_DIEPINT_ITTXFE USB_OTG_DIEPINT_ITTXFE_Msk CAN_BTR_SJW CAN_BTR_SJW_Msk __ADC2_FORCE_RESET __HAL_RCC_ADC2_FORCE_RESET CAN_TSR_CODE_Msk (0x3U << CAN_TSR_CODE_Pos) CAN_F0R2_FB29_Msk (0x1U << CAN_F0R2_FB29_Pos) FMC_PATT_ATTWAIT2_3 (0x08U << FMC_PATT_ATTWAIT2_Pos) SPI_CR1_SSM_Pos (9U) FMPI2C_ISR_TC_Msk (0x1U << FMPI2C_ISR_TC_Pos) CAN_F11R1_FB21_Pos (21U) FMC_BWTR1_DATAST_1 (0x02U << FMC_BWTR1_DATAST_Pos) IS_WAKEUP_COUNTER IS_RTC_WAKEUP_COUNTER IS_CAN_BS2(BS2) (((BS2) == CAN_BS2_1TQ) || ((BS2) == CAN_BS2_2TQ) || ((BS2) == CAN_BS2_3TQ) || ((BS2) == CAN_BS2_4TQ) || ((BS2) == CAN_BS2_5TQ) || ((BS2) == CAN_BS2_6TQ) || ((BS2) == CAN_BS2_7TQ) || ((BS2) == CAN_BS2_8TQ)) CAN_TDH0R_DATA6_Msk (0xFFU << CAN_TDH0R_DATA6_Pos) USB_OTG_FRMNUM USB_OTG_FRMNUM_Msk __FRACT_MIN__ (-0.5R-0.5R) RTC_ALRMAR_MSK3_Msk (0x1U << RTC_ALRMAR_MSK3_Pos) SPDIFRX_CR_VMSK_Msk (0x1U << SPDIFRX_CR_VMSK_Pos) CAN_MSR_TXM_Msk (0x1U << CAN_MSR_TXM_Pos) CAN_F11R1_FB7_Pos (7U) CRC_DR_DR CRC_DR_DR_Msk RCC_APB1LPENR_UART4LPEN RCC_APB1LPENR_UART4LPEN_Msk SDIO_STA_CMDREND_Pos (6U) SYSCFG_EXTICR3_EXTI10_PE 0x0400U DBGMCU_APB1_FZ_DBG_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk HAL_REMAPDMA_USART2_DMA_CH67 DMA_REMAP_USART2_DMA_CH67 CAN_F7R2_FB9 CAN_F7R2_FB9_Msk CAN_F4R2_FB2_Msk (0x1U << CAN_F4R2_FB2_Pos) GPIO_MODER_MODER0_Pos (0U) __HAL_RCC_ADC3_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) == RESET) RCC_PLLSAIDIVR_8 0x00020000U RCC_PLLI2SCFGR_PLLI2SP RCC_PLLI2SCFGR_PLLI2SP_Msk FMC_PMEM_MEMWAIT2_3 (0x08U << FMC_PMEM_MEMWAIT2_Pos) DCMI_ESCR_FSC_Msk (0xFFU << DCMI_ESCR_FSC_Pos) CAN_F1R1_FB16_Msk (0x1U << CAN_F1R1_FB16_Pos) RCC_SPDIFRXCLKSOURCE_PLLR 0x00000000U USB_OTG_GRXSTSP_PKTSTS USB_OTG_GRXSTSP_PKTSTS_Msk USB_OTG_NPTXFD_Msk (0xFFFFU << USB_OTG_NPTXFD_Pos) CAN_F2R2_FB17 CAN_F2R2_FB17_Msk EXTI4_IRQn RTC_DR_MT RTC_DR_MT_Msk SPDIFRX_SR_SYNCD SPDIFRX_SR_SYNCD_Msk GPIO_ODR_OD12 GPIO_ODR_OD12_Msk CAN_FS1R_FSC27_Msk (0x1U << CAN_FS1R_FSC27_Pos) GPIO_AFRL_AFSEL7_Msk (0xFU << GPIO_AFRL_AFSEL7_Pos) FLASH_ACR_DCRST FLASH_ACR_DCRST_Msk __HAL_RCC_FMC_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_FMCLPEN)) SYSCFG_EXTICR1_EXTI3_PH 0x7000U TIM11_BASE (APB2PERIPH_BASE + 0x4800U) RCC_HCLK_DIV16 RCC_CFGR_PPRE1_DIV16 CAN_F3R1_FB28_Pos (28U) HAL_REMAPDMA_USART3_DMA_CH32 DMA_REMAP_USART3_DMA_CH32 GPIO_MODER_MODE5_1 (0x2U << GPIO_MODER_MODE5_Pos) CAN_TI0R_STID CAN_TI0R_STID_Msk CAN_F11R1_FB6_Msk (0x1U << CAN_F11R1_FB6_Pos) ADC_AWD_EVENT ((uint32_t)ADC_FLAG_AWD) FLASH_FLAG_PGPERR FLASH_SR_PGPERR IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) __AHB_FORCE_RESET __HAL_RCC_AHB_FORCE_RESET SPDIFRX_DR1_DRNL1_Pos (16U) CAN_F10R2_FB24_Msk (0x1U << CAN_F10R2_FB24_Pos) CAN_F4R2_FB18_Msk (0x1U << CAN_F4R2_FB18_Pos) SQR1 SQR2 SQR3 CAN_F13R2_FB16_Msk (0x1U << CAN_F13R2_FB16_Pos) ADC_DR_ADC2DATA ADC_DR_ADC2DATA_Msk CAN_F6R1_FB14_Msk (0x1U << CAN_F6R1_FB14_Pos) ADC_EXTERNALTRIG_EDGE_NONE ADC_EXTERNALTRIGCONVEDGE_NONE CAN_F9R1_FB10_Pos (10U) WWDG_CFR_W_Pos (0U) RTC_ALRMAR_MNU_3 (0x8U << RTC_ALRMAR_MNU_Pos) __has_builtin(x) 0 SDIO_STA_RXOVERR_Msk (0x1U << SDIO_STA_RXOVERR_Pos) GPIO_OSPEEDR_OSPEED9_0 (0x1U << GPIO_OSPEEDR_OSPEED9_Pos) SCNdMAX __SCNMAX(d) USB_OTG_GINTSTS_WKUINT USB_OTG_GINTSTS_WKUINT_Msk __GPIOB_IS_CLK_DISABLED __HAL_RCC_GPIOB_IS_CLK_DISABLED IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM6) || ((INSTANCE) == TIM7) || ((INSTANCE) == TIM8)) __HAL_CAN_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->IER) & (__INTERRUPT__)) USB_OTG_DCFG_DAD_5 (0x20U << USB_OTG_DCFG_DAD_Pos) USB_OTG_GINTSTS_SRQINT_Msk (0x1U << USB_OTG_GINTSTS_SRQINT_Pos) USB_OTG_HCCHAR_DAD_Msk (0x7FU << USB_OTG_HCCHAR_DAD_Pos) INJECTED_GROUP ADC_INJECTED_GROUP RCC_APB1LPENR_TIM7LPEN_Pos (5U) MPU_RBAR_REGION_Pos 0U __INTMAX_C(c) c ## LL __ADC2_CLK_DISABLE __HAL_RCC_ADC2_CLK_DISABLE GPIO_MODER_MODER6_0 (0x1U << GPIO_MODER_MODER6_Pos) RTC_CR_DCE_Msk (0x1U << RTC_CR_DCE_Pos) CAN_F10R1_FB11_Msk (0x1U << CAN_F10R1_FB11_Pos) FLASH_OPTCR1_nWRP_2 (0x004U << FLASH_OPTCR1_nWRP_Pos) ADC_CCR_ADCPRE_1 (0x2U << ADC_CCR_ADCPRE_Pos) signed +0 CAN_F9R2_FB16_Msk (0x1U << CAN_F9R2_FB16_Pos) _TIME_T_ long RCC_APB1LPENR_UART5LPEN_Msk (0x1U << RCC_APB1LPENR_UART5LPEN_Pos) __HAL_RCC_DCMI_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_DCMIEN)) CAN_F2R2_FB14_Pos (14U) IS_OB_WRP_SECTOR(SECTOR) ((((SECTOR) & 0xFFFFF000U) == 0x00000000U) && ((SECTOR) != 0x00000000U)) CAN_F11R2_FB2_Msk (0x1U << CAN_F11R2_FB2_Pos) IS_CAN_FILTER_ID_HALFWORD(HALFWORD) ((HALFWORD) <= 0xFFFFU) RCC_AHB1LPENR_FLITFLPEN_Pos (15U) RTC_WPR_KEY_Pos (0U) RTC_ALRMBR_HU_Msk (0xFU << RTC_ALRMBR_HU_Pos) CAN_FFA1R_FFA8_Pos (8U) DMA_LIFCR_CTCIF1 DMA_LIFCR_CTCIF1_Msk CFGR_I2SSRC_BB RCC_CFGR_I2SSRC_BB FMC_BCR3_BURSTEN_Pos (8U) FLASH_OPT_KEY2 0x4C5D6E7FU __UINTPTR_TYPE__ unsigned int NOR_StatusTypedef HAL_NOR_StatusTypeDef FLASH_LATENCY_8 FLASH_ACR_LATENCY_8WS SAI_xCR1_PRTCFG_1 (0x2U << SAI_xCR1_PRTCFG_Pos) FMC_SDTR1_TRP_Msk (0xFU << FMC_SDTR1_TRP_Pos) FMPI2C_CR1_STOPIE_Msk (0x1U << FMPI2C_CR1_STOPIE_Pos) TIM_CCMR2_IC3F_0 (0x1U << TIM_CCMR2_IC3F_Pos) USB_OTG_DIEPTXF_INEPTXFD_Msk (0xFFFFU << USB_OTG_DIEPTXF_INEPTXFD_Pos) FMPI2C_ISR_PECERR FMPI2C_ISR_PECERR_Msk CAN_FM1R_FBM26 CAN_FM1R_FBM26_Msk RCC_APB1LPENR_TIM14LPEN_Pos (8U) __HAL_RCC_SYSCFG_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SYSCFGRST)) DMA_PRIORITY_HIGH ((uint32_t)DMA_SxCR_PL_1) CAN_F9R2_FB5_Msk (0x1U << CAN_F9R2_FB5_Pos) TIM_SMCR_SMS_1 (0x2U << TIM_SMCR_SMS_Pos) SDIO_ICR_RXOVERRC_Pos (5U) RCC_CR_PLLSAION_Pos (28U) CAN_F6R1_FB31_Msk (0x1U << CAN_F6R1_FB31_Pos) GPIO_PUPDR_PUPD14_0 (0x1U << GPIO_PUPDR_PUPD14_Pos) GPIO_AFRL_AFSEL0_3 (0x8U << GPIO_AFRL_AFSEL0_Pos) SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk TIM_CLEARINPUTPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 GPIO_AFRL_AFSEL2_1 (0x2U << GPIO_AFRL_AFSEL2_Pos) USB_OTG_PCGCCTL_PHYSUSP_Pos (4U) SPDIFRX_CR_CBDMAEN SPDIFRX_CR_CBDMAEN_Msk USB_OTG_DEVICE_BASE 0x800U SPI_I2SCFGR_CKPOL_Pos (3U) USART_SR_TXE USART_SR_TXE_Msk CAN_FA1R_FACT1_Pos (1U) CAN_F6R1_FB12_Msk (0x1U << CAN_F6R1_FB12_Pos) __HAL_RCC_I2C3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C3RST)) PWR_CR_ADCDC1_Msk (0x1U << PWR_CR_ADCDC1_Pos) SAI_xCLRFR_CLFSDET_Msk (0x1U << SAI_xCLRFR_CLFSDET_Pos) ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk __HAL_DHR12R1_ALIGNEMENT DAC_DHR12R1_ALIGNMENT __HAL_RCC_GPIOF_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) == RESET) ADC_CHANNEL_2 ((uint32_t)ADC_CR1_AWDCH_1) CAN_F4R2_FB24_Pos (24U) DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) CAN_F2R2_FB31_Pos (31U) QUADSPI_SR_TOF_Msk (0x1U << QUADSPI_SR_TOF_Pos) RTC_TR_HU_Msk (0xFU << RTC_TR_HU_Pos) SPI_I2SCFGR_I2SE_Pos (10U) I2C_CR1_START_Msk (0x1U << I2C_CR1_START_Pos) RCC_CFGR_OFFSET (RCC_OFFSET + 0x08U) GPIO_OSPEEDR_OSPEED6_1 (0x2U << GPIO_OSPEEDR_OSPEED6_Pos) CAN_FA1R_FACT20_Pos (20U) USART_CR1_PS USART_CR1_PS_Msk I2C_OAR1_ADD0 I2C_OAR1_ADD0_Msk ADC_TWOSAMPLINGDELAY_16CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0)) SAI_xCLRFR_CFREQ SAI_xCLRFR_CFREQ_Msk FMC_BCR1_MTYP_Msk (0x3U << FMC_BCR1_MTYP_Pos) AHB1ENR __ARM_ASM_SYNTAX_UNIFIED__ 1 __UINT_FAST32_TYPE__ unsigned int DCMI_CR_OUTEN_Msk (0x1U << DCMI_CR_OUTEN_Pos) TIM_CCMR2_OC4M_0 (0x1U << TIM_CCMR2_OC4M_Pos) DAC_CR_DMAUDRIE1 DAC_CR_DMAUDRIE1_Msk USB_OTG_DAINTMSK_IEPM_Msk (0xFFFFU << USB_OTG_DAINTMSK_IEPM_Pos) FMC_BCR2_FACCEN_Msk (0x1U << FMC_BCR2_FACCEN_Pos) HAL_EnableDBGStopMode HAL_DBGMCU_EnableDBGStopMode USB_OTG_GOTGCTL_AVALOEN_Msk (0x1U << USB_OTG_GOTGCTL_AVALOEN_Pos) USART_GTPR_PSC_7 (0x80U << USART_GTPR_PSC_Pos) EXTI_PR_PR0 EXTI_PR_PR0_Msk __HAL_RCC_GET_SAI1_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_SAI1SRC)) USB_OTG_FS_MAX_IN_ENDPOINTS 5U SDIO_MASK_CTIMEOUTIE SDIO_MASK_CTIMEOUTIE_Msk USART_CR1_RWU_Msk (0x1U << USART_CR1_RWU_Pos) CAN_F8R2_FB2_Msk (0x1U << CAN_F8R2_FB2_Pos) FLASH_SCALE2_LATENCY1_FREQ 30000000U DMA_HIFCR_CTEIF4_Msk (0x1U << DMA_HIFCR_CTEIF4_Pos) CAN_FM1R_FBM14 CAN_FM1R_FBM14_Msk CAN_F7R1_FB2_Pos (2U) CAN_FS1R_FSC3_Pos (3U) CAN_F4R2_FB18_Pos (18U) FMC_SDCR1_RPIPE_0 (0x1U << FMC_SDCR1_RPIPE_Pos) GPIO_OSPEEDR_OSPEED10_Msk (0x3U << GPIO_OSPEEDR_OSPEED10_Pos) SPI_CR1_CRCEN_Msk (0x1U << SPI_CR1_CRCEN_Pos) CAN_F12R1_FB18_Msk (0x1U << CAN_F12R1_FB18_Pos) DCMI_RIS_OVR_RIS_Pos (1U) __LPTIM1_FORCE_RESET __HAL_RCC_LPTIM1_FORCE_RESET RCC_PLLON_BIT_NUMBER 0x18U DBGMCU_CR_TRACE_MODE_1 (0x2U << DBGMCU_CR_TRACE_MODE_Pos) RCC_APB1LPENR_FMPI2C1LPEN_Msk (0x1U << RCC_APB1LPENR_FMPI2C1LPEN_Pos) __GNUC_PATCHLEVEL__ 1 GPIO_OSPEEDR_OSPEED3_Msk (0x3U << GPIO_OSPEEDR_OSPEED3_Pos) CAN_TDH1R_DATA6 CAN_TDH1R_DATA6_Msk SYSCFG_EXTICR1_EXTI0_PJ 0x0009U MPU_REGION_SIZE_32B ((uint8_t)0x04) SDIO_MASK_DCRCFAILIE_Pos (1U) CAN_F11R2_FB29_Pos (29U) __SPI6_RELEASE_RESET __HAL_RCC_SPI6_RELEASE_RESET _mult __USQ_FBIT__ 32 ADC_SMPR1_SMP10_0 (0x1U << ADC_SMPR1_SMP10_Pos) ADC_DUALMODE_REGSIMULT_ALTERTRIG ((uint32_t)ADC_CCR_MULTI_1) IS_TIM_IC_FILTER(ICFILTER) ((ICFILTER) <= 0x0FU) DMA_IT_DME ((uint32_t)DMA_SxCR_DMEIE) __TA_FBIT__ 63 __RNG_CLK_SLEEP_ENABLE __HAL_RCC_RNG_CLK_SLEEP_ENABLE SYSCFG_EXTICR4_EXTI12_Msk (0xFU << SYSCFG_EXTICR4_EXTI12_Pos) CAN_TI2R_IDE_Pos (2U) TIM_ICPSC_DIV8 (TIM_CCMR1_IC1PSC) __HAL_RCC_TIM1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM1RST)) MPU_REGION_SIZE_256B ((uint8_t)0x07) SPI_SR_RXNE_Msk (0x1U << SPI_SR_RXNE_Pos) FLASH_ACR_BYTE2_ADDRESS FLASH_ACR_BYTE2_ADDRESS_Msk CAN1_TX_IRQn RCC_CIR_LSIRDYC_Pos (16U) SYSCFG_EXTICR1_EXTI1_PC 0x0020U CAN_IER_FOVIE0_Pos (3U) USART_CR2_LBCL_Pos (8U) ADC_CCR_DELAY ADC_CCR_DELAY_Msk CEC_RXDR_RXD_Pos (0U) CAN_F3R2_FB16 CAN_F3R2_FB16_Msk TimeTriggeredMode CAN_F9R1_FB9 CAN_F9R1_FB9_Msk __UART_MASK_COMPUTATION UART_MASK_COMPUTATION OB_PCROP_STATE_ENABLE 0x00000001U __INT32_TYPE__ long int __HAL_RCC_WWDG_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_WWDGEN)) USB_OTG_GUSBCFG_ULPIIPD_Msk (0x1U << USB_OTG_GUSBCFG_ULPIIPD_Pos) RCC_SSCGR_SPREADSEL RCC_SSCGR_SPREADSEL_Msk GPIO_OTYPER_OT1_Msk (0x1U << GPIO_OTYPER_OT1_Pos) EXTI_IMR_IM6 EXTI_IMR_MR6 I2C_OAR1_ADD7_Pos (7U) PWR_MODE_IT_RISING PWR_PVD_MODE_IT_RISING __BKP_CLK_DISABLE __HAL_RCC_BKP_CLK_DISABLE RTC_CR_POL_Pos (20U) __HAL_RCC_TIM8_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN)) CAN_F6R1_FB28_Pos (28U) CAN_F10R2_FB25 CAN_F10R2_FB25_Msk CAN_F6R2_FB28_Pos (28U) MPU_REGION_SIZE_16MB ((uint8_t)0x17) ADC_CR1_JEOCIE_Msk (0x1U << ADC_CR1_JEOCIE_Pos) USB_OTG_HCCHAR_ODDFRM_Pos (29U) QUADSPI_CR_FSEL_Pos (7U) __HAL_DBGMCU_FREEZE_TIM2() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM2_STOP)) USB_OTG_PKTSTS_Pos (17U) PWR_CSR_EWUP1_Pos (8U) USART_CR3_DMAT_Msk (0x1U << USART_CR3_DMAT_Pos) SPDIFRX_IMR_CSRNEIE_Msk (0x1U << SPDIFRX_IMR_CSRNEIE_Pos) EXTI_FTSR_TR10 EXTI_FTSR_TR10_Msk GPIO_BSRR_BR_14 GPIO_BSRR_BR14 RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk CAN_RF0R_FOVR0 CAN_RF0R_FOVR0_Msk TIM_MASTERSLAVEMODE_DISABLE 0x00000000U USB_OTG_HCCHAR_EPTYP USB_OTG_HCCHAR_EPTYP_Msk SYSCFG_EXTICR2_EXTI5_PD 0x0030U CAN_FA1R_FACT16 CAN_FA1R_FACT16_Msk CAN_F0R2_FB20_Msk (0x1U << CAN_F0R2_FB20_Pos) TIM_DMABASE_EGR 0x00000005U PWR_CR_PLS_LEV4 0x00000080U GPIO_ODR_ODR_1 GPIO_ODR_OD1 RCC_PLLSAICFGR_PLLSAIM_5 (0x20U << RCC_PLLSAICFGR_PLLSAIM_Pos) CAN_F3R2_FB5_Msk (0x1U << CAN_F3R2_FB5_Pos) USART_SR_NE USART_SR_NE_Msk __HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER __SDADC2_IS_CLK_ENABLED __HAL_RCC_SDADC2_IS_CLK_ENABLED DBGMCU_APB1_FZ_DBG_TIM12_STOP DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk FLASH_ACR_PRFTEN_Pos (8U) IS_TAMPER_ERASE_MODE IS_RTC_TAMPER_ERASE_MODE __NEWLIB_PATCHLEVEL__ 0 CAN_F3R1_FB9_Pos (9U) __HAL_RCC_I2C2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN); UNUSED(tmpreg); } while(0U) INTPTR_MIN (-__INTPTR_MAX__ - 1) DBGMCU_APB1_FZ_DBG_IWDEG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP TIM_TS_ITR1 0x00000010U CAN_MSR_RXM_Pos (9U) TIM_CR1_DIR_Pos (4U) __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR, PWR_EXTI_LINE_PVD) FMC_BTR2_DATLAT_Pos (24U) FMC_BTR3_CLKDIV_2 (0x4U << FMC_BTR3_CLKDIV_Pos) SAI_xCR1_SYNCEN_Msk (0x3U << SAI_xCR1_SYNCEN_Pos) FMPI2C_ICR_TIMOUTCF_Pos (12U) __LFRACT_FBIT__ 31 SysTick_LOAD_RELOAD_Pos 0U RTC_BKP12R RTC_BKP12R_Msk CAN_F3R1_FB31 CAN_F3R1_FB31_Msk CAN_F9R1_FB23_Pos (23U) UART_STATE_DISABLE 0x00000000U RCC_APB1LPENR_TIM3LPEN_Pos (1U) EXTI_IMR_MR1_Msk (0x1U << EXTI_IMR_MR1_Pos) CoreDebug_DHCSR_C_MASKINTS_Pos 3U TIM_CCMR2_OC3PE_Pos (3U) ADC_SMPR1_SMP13_Pos (9U) ADC_CR2_ALIGN ADC_CR2_ALIGN_Msk TIM_DMABASE_CCER 0x00000008U DMA_LISR_DMEIF0_Msk (0x1U << DMA_LISR_DMEIF0_Pos) USART_SR_IDLE_Msk (0x1U << USART_SR_IDLE_Pos) DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk RTC_ALRMAR_MNU_Msk (0xFU << RTC_ALRMAR_MNU_Pos) CAN_BTR_TS2_Msk (0x7U << CAN_BTR_TS2_Pos) __HAL_FREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM2 EXTI_EMR_MR7_Msk (0x1U << EXTI_EMR_MR7_Pos) OB_WRP_SECTOR_1 0x00000002U __TIM7_IS_CLK_ENABLED __HAL_RCC_TIM7_IS_CLK_ENABLED CAN_F12R2_FB27_Msk (0x1U << CAN_F12R2_FB27_Pos) USB_OTG_HCINTMSK_AHBERR_Pos (2U) ADC_SMPR2_SMP3_0 (0x1U << ADC_SMPR2_SMP3_Pos) CAN_F4R1_FB26_Msk (0x1U << CAN_F4R1_FB26_Pos) CAN_F12R2_FB14 CAN_F12R2_FB14_Msk __HQ_FBIT__ 15 QUADSPI_CCR_DCYC_4 (0x10U << QUADSPI_CCR_DCYC_Pos) RCC_PLLSAICFGR_PLLSAIM_1 (0x02U << RCC_PLLSAICFGR_PLLSAIM_Pos) CAN_F8R1_FB24 CAN_F8R1_FB24_Msk __OTGFS_RELEASE_RESET __HAL_RCC_OTGFS_RELEASE_RESET TIM_CR1_CMS_1 (0x2U << TIM_CR1_CMS_Pos) OB_WRP_SECTOR_2 0x00000004U RCC_PLLCFGR_PLLN_3 (0x008U << RCC_PLLCFGR_PLLN_Pos) DAC_DHR8RD_DACC1DHR_Pos (0U) __Long long __WCHAR_T__  TIM_EGR_UG TIM_EGR_UG_Msk CAN_F12R2_FB4 CAN_F12R2_FB4_Msk __ADC2_CLK_SLEEP_DISABLE __HAL_RCC_ADC2_CLK_SLEEP_DISABLE FMPI2C_CR1_SMBDEN FMPI2C_CR1_SMBDEN_Msk ADC_SMPR1_SMP14_1 (0x2U << ADC_SMPR1_SMP14_Pos) _unspecified_locale_info TIM_DCR_DBA_Msk (0x1FU << TIM_DCR_DBA_Pos) __USACCUM_IBIT__ 8 GPIO_BSRR_BR_2 GPIO_BSRR_BR2 USART_CR1_RWU USART_CR1_RWU_Msk __SDIO_FORCE_RESET __HAL_RCC_SDIO_FORCE_RESET USART_SR_NE_Pos (2U) FPU_FPDSCR_DN_Pos 25U CAN_F12R1_FB14_Msk (0x1U << CAN_F12R1_FB14_Pos) RCC_APB2LPENR_ADC3LPEN RCC_APB2LPENR_ADC3LPEN_Msk FMPI2C_TIMEOUTR_TIMEOUTB_Pos (16U) USB_OTG_DIEPMSK_BIM USB_OTG_DIEPMSK_BIM_Msk CAN_F6R1_FB27 CAN_F6R1_FB27_Msk RCC_CIR_CSSC_Msk (0x1U << RCC_CIR_CSSC_Pos) _SYS__TIMESPEC_H_  __scanflike(fmtarg,firstvararg) __attribute__((__format__ (__scanf__, fmtarg, firstvararg))) HAL_CAN_ERROR_EWG (0x00000001U) CAN_F9R1_FB24_Msk (0x1U << CAN_F9R1_FB24_Pos) FMC_SDCMR_CTB2_Pos (3U) PRIoFAST16 __PRI16FAST(o) SDIO_STA_RXFIFOE SDIO_STA_RXFIFOE_Msk CAN_RDT1R_FMI CAN_RDT1R_FMI_Msk SAI_MASTERDIVIDER_ENABLED SAI_MASTERDIVIDER_ENABLE __INT64_MAX__ 0x7fffffffffffffffLL RDHR EXTI_EMR_MR22 EXTI_EMR_MR22_Msk USB_OTG_GINTSTS_ENUMDNE USB_OTG_GINTSTS_ENUMDNE_Msk FLASH_ERROR_FWWERR HAL_FLASH_ERROR_FWWERR SDIO_DCTRL_DBLOCKSIZE_2 (0x4U << SDIO_DCTRL_DBLOCKSIZE_Pos) CAN_F10R1_FB14_Pos (14U) RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk CAN_F11R2_FB25_Pos (25U) IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM12)) CAN_F2R2_FB29 CAN_F2R2_FB29_Msk USB_OTG_GINTSTS_ESUSP_Pos (10U) SCB_CPUID_PARTNO_Pos 4U CAN_RF1R_FMP1_Msk (0x3U << CAN_RF1R_FMP1_Pos) USART_CR1_TCIE_Pos (6U) FMC_BTR3_DATAST_7 (0x80U << FMC_BTR3_DATAST_Pos) DMA_HIFCR_CTEIF6_Msk (0x1U << DMA_HIFCR_CTEIF6_Pos) _REENT_CHECK_MP(ptr)  __TIM21_CLK_ENABLE __HAL_RCC_TIM21_CLK_ENABLE IS_I2S_APB1_INSTANCE(INSTANCE) (((INSTANCE) == SPI2) || ((INSTANCE) == SPI3)) SAI_xIMR_OVRUDRIE_Pos (0U) FMC_BTR4_DATAST FMC_BTR4_DATAST_Msk __SRAM3_CLK_SLEEP_ENABLE __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE TICK_INT_PRIORITY ((uint32_t)0U) FMC_BWTR4_BUSTURN_Pos (16U) UART5_IRQn __thumb2__ 1 FLASH_OPTCR_nRST_STDBY_Pos (7U) DAC_CR_MAMP1_Pos (8U) USB_OTG_GINTMSK_PTXFEM USB_OTG_GINTMSK_PTXFEM_Msk RCC_PLLSAICFGR_PLLSAIN_3 (0x008U << RCC_PLLSAICFGR_PLLSAIN_Pos) CAN_F10R2_FB31_Pos (31U) FMC_BWTR2_ADDSET_2 (0x4U << FMC_BWTR2_ADDSET_Pos) __OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE TIM_LOCKLEVEL_3 (TIM_BDTR_LOCK) __FLITF_CLK_SLEEP_DISABLE __HAL_RCC_FLITF_CLK_SLEEP_DISABLE _LONG_DOUBLE long double CAN_F5R2_FB2_Pos (2U) __HAL_ADC_CFGR_DISCONTINUOUS_NUM ADC_CFGR_DISCONTINUOUS_NUM RCC_AHB1ENR_DMA1EN_Msk (0x1U << RCC_AHB1ENR_DMA1EN_Pos) PWR_PVDLEVEL_6 PWR_CR_PLS_LEV6 CAN_F1R2_FB10_Msk (0x1U << CAN_F1R2_FB10_Pos) ADC_JSQR_JSQ2_1 (0x02U << ADC_JSQR_JSQ2_Pos) FMC_SDTR2_TRP_Pos (20U) USB_OTG_PCGCCTL_GATECLK USB_OTG_PCGCCTL_GATECLK_Msk SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk PRIoFAST8 __PRI8FAST(o) FMC_SDTR1_TRC_Msk (0xFU << FMC_SDTR1_TRC_Pos) CAN_F11R2_FB19_Pos (19U) CAN_F7R1_FB8_Pos (8U) __UINT_FAST8_MAX__ 0xffffffffU TIM_CLEARINPUTPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 CAN_TSR_ALST1_Pos (10U) FMC_BTR1_DATLAT_0 (0x1U << FMC_BTR1_DATLAT_Pos) CAN_TDT2R_TIME_Pos (16U) CAN_F8R1_FB13 CAN_F8R1_FB13_Msk USB_OTG_DOEPEACHMSK1_INEPNEM_Pos (6U) CAN_FILTER_FIFO0 (0x00000000U) TIM_DIER_COMIE_Msk (0x1U << TIM_DIER_COMIE_Pos) FMC_BTR3_ADDSET FMC_BTR3_ADDSET_Msk CAN_F2R1_FB18 CAN_F2R1_FB18_Msk RCC_APB2RSTR_TIM11RST RCC_APB2RSTR_TIM11RST_Msk USB_OTG_HCSPLT_HUBADDR_4 (0x10U << USB_OTG_HCSPLT_HUBADDR_Pos) FMPI2C_CR1_RXIE_Msk (0x1U << FMPI2C_CR1_RXIE_Pos) __int20 GPIO_LCKR_LCK5_Msk (0x1U << GPIO_LCKR_LCK5_Pos) TIM_CCMR1_OC2M_1 (0x2U << TIM_CCMR1_OC2M_Pos) GPIO_ODR_OD6_Pos (6U) __UHA_IBIT__ 8 CAN_F12R1_FB2_Msk (0x1U << CAN_F12R1_FB2_Pos) CAN_F7R1_FB2 CAN_F7R1_FB2_Msk ADC_EXTERNALTRIG2_T2_TRGO ADC_EXTERNALTRIGCONV_T2_TRGO __UART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE GPIO_PUPDR_PUPD13_Pos (26U) CAN_TSR_TXOK0_Pos (1U) SPI_CR2_SSOE_Msk (0x1U << SPI_CR2_SSOE_Pos) CAN_IER_EWGIE_Msk (0x1U << CAN_IER_EWGIE_Pos) CAN_F8R2_FB1_Pos (1U) RCC_APB1RSTR_CAN2RST_Msk (0x1U << RCC_APB1RSTR_CAN2RST_Pos) __HAL_RCC_TIM14_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM14LPEN)) TPI_ITCTRL_Mode_Pos 0U __int16_t_defined 1 __HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE CAN_F13R1_FB25 CAN_F13R1_FB25_Msk FMC_SDTR1_TRCD_2 (0x4U << FMC_SDTR1_TRCD_Pos) CAN_FM1R_FBM25_Msk (0x1U << CAN_FM1R_FBM25_Pos) _RAND48_SEED_0 (0x330e) SDIO_MASK_RXOVERRIE_Msk (0x1U << SDIO_MASK_RXOVERRIE_Pos) __HAL_UNFREEZE_TIM14_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM14 FMC_SDRTR_COUNT FMC_SDRTR_COUNT_Msk CAN_F11R1_FB29_Msk (0x1U << CAN_F11R1_FB29_Pos) CAN_F5R1_FB16_Msk (0x1U << CAN_F5R1_FB16_Pos) SPDIFRX_DR1_DR_Msk (0xFFFFFFU << SPDIFRX_DR1_DR_Pos) __ADC1_IS_CLK_ENABLED __HAL_RCC_ADC1_IS_CLK_ENABLED EXTI_RTSR_TR21_Pos (21U) ADC_CCR_TSVREFE_Pos (23U) SDIO_MASK_RXDAVLIE_Msk (0x1U << SDIO_MASK_RXDAVLIE_Pos) EXTI_PR_PR13_Pos (13U) FMPI2C_CR1_GCEN FMPI2C_CR1_GCEN_Msk CAN_F13R2_FB29_Pos (29U) __HAL_RCC_TIM10_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM10RST)) FMC_PATT_ATTSET2_6 (0x40U << FMC_PATT_ATTSET2_Pos) RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk __HAL_RCC_SDIO_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN); UNUSED(tmpreg); } while(0U) DAC_CR_TEN2_Pos (18U) ADC_DUALMODE_REGSIMULT_INJECSIMULT ((uint32_t)ADC_CCR_MULTI_0) CAN_F4R2_FB14_Pos (14U) TIM_DIER_CC4DE_Msk (0x1U << TIM_DIER_CC4DE_Pos) UINT16_C(x) __UINT16_C(x) __HAL_DMA_GET_FS(__HANDLE__) (((__HANDLE__)->Instance->FCR & (DMA_SxFCR_FS))) GPIO_InitStruct USB_OTG_GUSBCFG_PHYSEL_Msk (0x1U << USB_OTG_GUSBCFG_PHYSEL_Pos) EXTI_EMR_MR7_Pos (7U) CAN_F6R1_FB4 CAN_F6R1_FB4_Msk CEC_CFGR_OAR_Msk (0x7FFFU << CEC_CFGR_OAR_Pos) EXTI_BASE (APB2PERIPH_BASE + 0x3C00U) IWDG_KR_KEY_Pos (0U) FMPI2C_ISR_TXIS_Msk (0x1U << FMPI2C_ISR_TXIS_Pos) RCC_FLAG_HSERDY ((uint8_t)0x31) FMC_SDCR2_MWID_1 (0x2U << FMC_SDCR2_MWID_Pos) CAN_F5R2_FB4 CAN_F5R2_FB4_Msk RCC_CFGR_MCO2_Pos (30U) ADC_EXTERNALTRIGINJECCONVEDGE_FALLING ((uint32_t)ADC_CR2_JEXTEN_1) RTC_DR_YT_3 (0x8U << RTC_DR_YT_Pos) ETH_TXBUFNB ((uint32_t)4U) ferror(p) __sferror(p) TIM_CR2_CCUS TIM_CR2_CCUS_Msk SPI_CR1_RXONLY_Pos (10U) TYPEPROGRAM_BYTE FLASH_TYPEPROGRAM_BYTE CAN_RI1R_EXID_Msk (0x3FFFFU << CAN_RI1R_EXID_Pos) CAN_FFA1R_FFA11_Pos (11U) GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk RTC_ALRMAR_SU_Msk (0xFU << RTC_ALRMAR_SU_Pos) GPIO_IDR_ID13_Pos (13U) I2C_CR2_DMAEN_Msk (0x1U << I2C_CR2_DMAEN_Pos) IS_DMA_FIFO_THRESHOLD(THRESHOLD) (((THRESHOLD) == DMA_FIFO_THRESHOLD_1QUARTERFULL ) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_HALFFULL) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_3QUARTERSFULL) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_FULL)) USB_OTG_DEACHINTMSK_IEP1INTM_Pos (1U) CAN_FA1R_FACT21_Msk (0x1U << CAN_FA1R_FACT21_Pos) CAN_F4R1_FB13_Pos (13U) PRIu64 __PRI64(u) PWR_CSR_EWUP2_Msk (0x1U << PWR_CSR_EWUP2_Pos) FMPI2C_CR1_ANFOFF_Pos (12U) __HAL_REMAPMEMORY_SYSTEMFLASH __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH USART_CR2_CPHA_Msk (0x1U << USART_CR2_CPHA_Pos) SYSCFG_EXTICR1_EXTI2_PI 0x0800U ADC_SMPR2_SMP4_1 (0x2U << ADC_SMPR2_SMP4_Pos) RCC_AHB1ENR_BKPSRAMEN RCC_AHB1ENR_BKPSRAMEN_Msk WRITE_REG(REG,VAL) ((REG) = (VAL)) CAN_TI1R_STID_Msk (0x7FFU << CAN_TI1R_STID_Pos) DMA_CHANNEL_4 0x08000000U CAN_F4R1_FB25_Msk (0x1U << CAN_F4R1_FB25_Pos) SYSCFG_EXTICR4_EXTI15_Pos (12U) __SPI5_CLK_SLEEP_DISABLE __HAL_RCC_SPI5_CLK_SLEEP_DISABLE GPIO_BRR_BR13 GPIO_BRR_BR13_Msk USB_OTG_DIEPMSK_XFRCM_Pos (0U) RCC_AHB1ENR_DMA2EN RCC_AHB1ENR_DMA2EN_Msk CAN_F5R1_FB18_Msk (0x1U << CAN_F5R1_FB18_Pos) ADC_CSR_STRT3_Msk (0x1U << ADC_CSR_STRT3_Pos) RCC_CSR_OFFSET (RCC_OFFSET + 0x74U) CEC_ISR_RXEND_Pos (1U) __HAL_RCC_SDIO_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SDIOLPEN)) CAN_F3R2_FB23 CAN_F3R2_FB23_Msk SAI_xCLRFR_CWCKCFG_Msk (0x1U << SAI_xCLRFR_CWCKCFG_Pos) FMC_PMEM_MEMSET2_Msk (0xFFU << FMC_PMEM_MEMSET2_Pos) ADC_CHANNEL_3 ((uint32_t)(ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)) _next RCC_PLLI2SCFGR_PLLI2SR_Pos (28U) CAN_F4R2_FB6 CAN_F4R2_FB6_Msk ADC_TWOSAMPLINGDELAY_12CYCLES ((uint32_t)(ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0)) USB_OTG_GOTGCTL_HSHNPEN USB_OTG_GOTGCTL_HSHNPEN_Msk GPIO_PUPDR_PUPDR9_1 GPIO_PUPDR_PUPD9_1 RDLR GPIO_OSPEEDR_OSPEED13_Pos (26U) USB_OTG_GOTGCTL_BVALOEN_Pos (6U) EXTI_SWIER_SWIER8_Msk (0x1U << EXTI_SWIER_SWIER8_Pos) SDIO_ICR_CTIMEOUTC_Pos (2U) RCC_APB2RSTR_TIM10RST_Pos (17U) CAN_RTR_DATA (0x00000000U) PRIxMAX __PRIMAX(x) SPI2_BASE (APB1PERIPH_BASE + 0x3800U) CAN_F7R1_FB19_Msk (0x1U << CAN_F7R1_FB19_Pos) GPIO_IDR_ID13 GPIO_IDR_ID13_Msk SAI_xSLOTR_SLOTSZ SAI_xSLOTR_SLOTSZ_Msk HAL_PCD_SetTxFiFo HAL_PCDEx_SetTxFiFo CAN_FM1R_FBM1 CAN_FM1R_FBM1_Msk TIM_CCMR2_OC3CE_Msk (0x1U << TIM_CCMR2_OC3CE_Pos) RTC_TSDR_MU_1 (0x2U << RTC_TSDR_MU_Pos) CEC_CFGR_LSTN_Pos (31U) TIM_DMABase_SR TIM_DMABASE_SR CAN_RI0R_EXID_Msk (0x3FFFFU << CAN_RI0R_EXID_Pos) CAN_F7R1_FB26 CAN_F7R1_FB26_Msk __BKPT(value) __ASM volatile ("bkpt "#value) DAC1_CHANNEL_1 DAC_CHANNEL_1 GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk __min_size(x) static (x) GPIO_AFRH_AFSEL10_1 (0x2U << GPIO_AFRH_AFSEL10_Pos) CAN_F3R2_FB30_Msk (0x1U << CAN_F3R2_FB30_Pos) CAN_TDH1R_DATA5_Pos (8U) CAN_F6R1_FB23_Pos (23U) FMC_BTR4_ADDHLD_3 (0x8U << FMC_BTR4_ADDHLD_Pos) GPIO_PUPDR_PUPD1_0 (0x1U << GPIO_PUPDR_PUPD1_Pos) TIM2_BASE (APB1PERIPH_BASE + 0x0000U) FMC_BTR4_BUSTURN_0 (0x1U << FMC_BTR4_BUSTURN_Pos) SAI_xCR2_MUTECNT SAI_xCR2_MUTECNT_Msk CAN_BS1_14TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_2 | CAN_BTR_TS1_0)) CAN_F12R2_FB29 CAN_F12R2_FB29_Msk TIM_CLOCKSOURCE_TI1ED (TIM_SMCR_TS_2) TIM_CCMR2_IC3PSC_0 (0x1U << TIM_CCMR2_IC3PSC_Pos) FMC_SR_IFEN_Msk (0x1U << FMC_SR_IFEN_Pos) EXTI_IMR_MR11_Msk (0x1U << EXTI_IMR_MR11_Pos) CAN_FILTERMODE_IDLIST (0x00000001U) CAN_F13R2_FB7_Msk (0x1U << CAN_F13R2_FB7_Pos) __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : __HAL_COMP_COMP2_EXTI_CLEAR_FLAG()) TIM_CCER_CC1P_Pos (1U) RCC_FLAG_PINRST ((uint8_t)0x7A) __UINT16_C(c) c SYSCFG_CFGR_FMPI2C1_SCL_Msk (0x1U << SYSCFG_CFGR_FMPI2C1_SCL_Pos) CAN_TXSTATUS_OK ((uint8_t)0x01U) __TIM11_RELEASE_RESET __HAL_RCC_TIM11_RELEASE_RESET SPDIFRX_DR1_DRNL2_Msk (0xFFFFU << SPDIFRX_DR1_DRNL2_Pos) CAN_F3R2_FB26 CAN_F3R2_FB26_Msk CAN_F1R2_FB6_Msk (0x1U << CAN_F1R2_FB6_Pos) DCMI_CR_VSPOL_Pos (7U) ADC_SQR3_SQ1 ADC_SQR3_SQ1_Msk GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk USB_OTG_HCINT_TXERR_Msk (0x1U << USB_OTG_HCINT_TXERR_Pos) CAN_FS1R_FSC8 CAN_FS1R_FSC8_Msk RCC_APB1LPENR_I2C3LPEN_Pos (23U) __ADC_CLK_ENABLE __HAL_RCC_ADC_CLK_ENABLE __TIM1_RELEASE_RESET __HAL_RCC_TIM1_RELEASE_RESET HAL_DMA_ERROR_NONE 0x00000000U FORMAT_BIN RTC_FORMAT_BIN CAN_F6R1_FB17_Pos (17U) RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk ADC_CSR_OVR3_Pos (21U) CAN_FFA1R_FFA9_Msk (0x1U << CAN_FFA1R_FFA9_Pos) USB_OTG_HCTSIZ_PKTCNT USB_OTG_HCTSIZ_PKTCNT_Msk USB_OTG_HCCHAR_EPNUM_Pos (11U) ADC_FLAG_AWD ((uint32_t)ADC_SR_AWD) __has_extension __has_feature IWDG_PR_PR IWDG_PR_PR_Msk TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk FMC_PMEM_MEMWAIT2_5 (0x20U << FMC_PMEM_MEMWAIT2_Pos) __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT)) TIM_CCMR2_IC4PSC_1 (0x2U << TIM_CCMR2_IC4PSC_Pos) DWT_CTRL_SYNCTAP_Pos 10U TIM_OR_TI1_RMP_0 (0x1U << TIM_OR_TI1_RMP_Pos) ADC_SMPR1_SMP11_1 (0x2U << ADC_SMPR1_SMP11_Pos) GPIO_LCKR_LCK1_Pos (1U) CAN_F9R1_FB12 CAN_F9R1_FB12_Msk RCC_PLLP_DIV8 0x00000008U GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk CAN_F9R2_FB16_Pos (16U) RCC_PLLCFGR_PLLR_1 (0x2U << RCC_PLLCFGR_PLLR_Pos) IS_HAL_REMAPDMA IS_DMA_REMAP USB_OTG_HCCHAR_MC_Msk (0x3U << USB_OTG_HCCHAR_MC_Pos) SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) CAN_TDL1R_DATA3_Msk (0xFFU << CAN_TDL1R_DATA3_Pos) FLASH_OPTCR_BFB2_Msk (0x1U << FLASH_OPTCR_BFB2_Pos) RTC_ALRMBR_DU_3 (0x8U << RTC_ALRMBR_DU_Pos) EXTI_IMR_MR17 EXTI_IMR_MR17_Msk DMA_LIFCR_CTEIF1_Msk (0x1U << DMA_LIFCR_CTEIF1_Pos) TIM_OPMODE_SINGLE (TIM_CR1_OPM) TIM_CR2_CCUS_Msk (0x1U << TIM_CR2_CCUS_Pos) CAN_F1R2_FB24_Pos (24U) CAN_F12R2_FB15_Pos (15U) CAN_F11R2_FB12_Msk (0x1U << CAN_F11R2_FB12_Pos) USB_OTG_DOEPINT_OTEPDIS_Pos (4U) GPIO_OTYPER_OT4_Pos (4U) __UART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET RCC_APB2ENR_TIM8EN_Pos (1U) DMA_SxNDT_3 (0x0008U << DMA_SxNDT_Pos) SAI_xCR1_MODE_Pos (0U) RCC_SSCGR_SPREADSEL_Pos (30U) FMC_SDCR1_SDCLK_Pos (10U) DCMI_DR_BYTE0_Msk (0xFFU << DCMI_DR_BYTE0_Pos) FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk DMA_LISR_FEIF0_Pos (0U) USB_OTG_DIEPMSK_BIM_Msk (0x1U << USB_OTG_DIEPMSK_BIM_Pos) IWDG_SR_PVU_Msk (0x1U << IWDG_SR_PVU_Pos) GPIO_AFRH_AFSEL12_Msk (0xFU << GPIO_AFRH_AFSEL12_Pos) DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos (1U) GPIO_AFRL_AFSEL3_1 (0x2U << GPIO_AFRL_AFSEL3_Pos) ODEN_BIT_NUMBER PWR_CR_ODEN_Pos EXTI_SWIER_SWIER7 EXTI_SWIER_SWIER7_Msk CAN_F8R1_FB27_Pos (27U) RTC_BKP1R_Msk (0xFFFFFFFFU << RTC_BKP1R_Pos) __HAL_RCC_TIM11_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN); UNUSED(tmpreg); } while(0U) CAN_F8R1_FB15 CAN_F8R1_FB15_Msk CEC_ISR_TXACKE_Msk (0x1U << CEC_ISR_TXACKE_Pos) int +2 ADC_CLOCKPRESCALER_PCLK_DIV2 ADC_CLOCK_SYNC_PCLK_DIV2 __OPAMP_OFFSET_TRIM_SET OPAMP_OFFSET_TRIM_SET RCC_MCO_DIV64 RCC_MCODIV_64 __HAL_RCC_DMA2_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DMA2LPEN)) CAN_F8R2_FB31 CAN_F8R2_FB31_Msk DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos (22U) CAN_F8R1_FB2_Pos (2U) __UINT16_TYPE__ short unsigned int SDIO_MASK_CTIMEOUTIE_Msk (0x1U << SDIO_MASK_CTIMEOUTIE_Pos) __ADC12_CLK_ENABLE __HAL_RCC_ADC12_CLK_ENABLE __CRC_CLK_ENABLE __HAL_RCC_CRC_CLK_ENABLE CAN_MCR_TXFP_Pos (2U) SCB_SHCSR_PENDSVACT_Pos 10U SYSCFG_EXTICR3_EXTI8_PF 0x0005U __HAL_RCC_SAI1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN); UNUSED(tmpreg); } while(0U) CAN_F11R1_FB20_Pos (20U) TYPEPROGRAM_FASTBYTE FLASH_TYPEPROGRAM_BYTE __GPIOG_CLK_ENABLE __HAL_RCC_GPIOG_CLK_ENABLE FLASH_OPTCR1_nWRP_10 (0x400U << FLASH_OPTCR1_nWRP_Pos) __HAL_RCC_SAI2_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_SAI2SRC, (__SOURCE__))) SYSCFG_EXTICR4_EXTI14_PJ 0x0900U __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR, PWR_EXTI_LINE_PVD) _REENT_L64A_BUF(ptr) ((ptr)->_new._reent._l64a_buf) CAN_BTR_TS1 CAN_BTR_TS1_Msk SPI_SR_RXNE SPI_SR_RXNE_Msk CAN_F0R1_FB8 CAN_F0R1_FB8_Msk EXTI_SWIER_SWIER17_Pos (17U) CAN_F4R2_FB20_Msk (0x1U << CAN_F4R2_FB20_Pos) __TIM12_FORCE_RESET __HAL_RCC_TIM12_FORCE_RESET GPIO_BRR_BR12 GPIO_BRR_BR12_Msk USB_OTG_DTHRCTL_NONISOTHREN_Pos (0U) CAN_F7R1_FB0_Pos (0U) CAN_F7R2_FB8_Msk (0x1U << CAN_F7R2_FB8_Pos) FMC_BTR3_DATLAT_Msk (0xFU << FMC_BTR3_DATLAT_Pos) GPIO_PULLDOWN 0x00000002U DWT_CTRL_PCSAMPLENA_Pos 12U I2C_SR1_SB I2C_SR1_SB_Msk RCC_PERIPHCLK_SDIO 0x00000200U RTC_TIMESTAMPPIN_PA0 RTC_TIMESTAMPPIN_POS1 __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE()) __USFRACT_FBIT__ 8 EXTI_RTSR_TR10 EXTI_RTSR_TR10_Msk CAN_F7R2_FB13_Pos (13U) CAN_F1R1_FB3_Msk (0x1U << CAN_F1R1_FB3_Pos) DMA_HIFCR_CFEIF5_Msk (0x1U << DMA_HIFCR_CFEIF5_Pos) UINT32_C(x) __UINT32_C(x) EXTI ((EXTI_TypeDef *) EXTI_BASE) CAN_RF0R_RFOM0_Msk (0x1U << CAN_RF0R_RFOM0_Pos) CAN_F11R1_FB14_Pos (14U) FMC_PATT_ATTSET2_Pos (0U) TIM_TIM2_TIM8_TRGO 0x00000000U FMC_SDCR1_SDCLK_0 (0x1U << FMC_SDCR1_SDCLK_Pos) ETH_MAC_TRANSMISSION_PAUSE 0x00080000U GPIO_MODER_MODER14_0 (0x1U << GPIO_MODER_MODER14_Pos) SAI_xCR2_MUTE SAI_xCR2_MUTE_Msk CAN_F4R2_FB22 CAN_F4R2_FB22_Msk __STM32F4xx_HAL_UART_H  FMPI2C_CR2_ADD10_Pos (11U) SAI_xSR_FLVL_Pos (16U) RCC_CR_HSICAL RCC_CR_HSICAL_Msk FMC_BWTR1_DATAST_0 (0x01U << FMC_BWTR1_DATAST_Pos) RCC_PLLI2SP_DIV2 0x00000002U MPU_RBAR_REGION_Msk (0xFUL ) CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) CAN_F13R1_FB30_Pos (30U) IWDG_SR_RVU IWDG_SR_RVU_Msk SDIO_ARG_CMDARG_Msk (0xFFFFFFFFU << SDIO_ARG_CMDARG_Pos) CR_ODSWEN_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (ODSWEN_BIT_NUMBER * 4U)) __LTDC_RELEASE_RESET __HAL_RCC_LTDC_RELEASE_RESET RCC_PLLN_MIN_VALUE 50U __SQ_FBIT__ 31 IS_ADC_RANGE(RESOLUTION,ADC_VALUE) ((((RESOLUTION) == ADC_RESOLUTION_12B) && ((ADC_VALUE) <= 0x0FFFU)) || (((RESOLUTION) == ADC_RESOLUTION_10B) && ((ADC_VALUE) <= 0x03FFU)) || (((RESOLUTION) == ADC_RESOLUTION_8B) && ((ADC_VALUE) <= 0x00FFU)) || (((RESOLUTION) == ADC_RESOLUTION_6B) && ((ADC_VALUE) <= 0x003FU))) DCMI_ICR_FRAME_ISC_Msk (0x1U << DCMI_ICR_FRAME_ISC_Pos) CAN_F1R2_FB25_Msk (0x1U << CAN_F1R2_FB25_Pos) SYSCFG_EXTICR3_EXTI11_Msk (0xFU << SYSCFG_EXTICR3_EXTI11_Pos) USB_OTG_HCINT_TXERR USB_OTG_HCINT_TXERR_Msk CAN_F8R1_FB26_Msk (0x1U << CAN_F8R1_FB26_Pos) __INT8 "hh" OPTIONBYTE_RDP 0x00000002U SAI_xSLOTR_NBSLOT_1 (0x2U << SAI_xSLOTR_NBSLOT_Pos) FMC_BTR1_ADDSET_2 (0x4U << FMC_BTR1_ADDSET_Pos) __HAL_DBGMCU_UNFREEZE_WWDG() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_WWDG_STOP)) USB_OTG_GNPTXSTS_NPTQXSAV_4 (0x10U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) SCB_SHCSR_SVCALLPENDED_Pos 15U CAN_FFA1R_FFA0 CAN_FFA1R_FFA0_Msk __TIM1_CLK_ENABLE __HAL_RCC_TIM1_CLK_ENABLE __CC_SUPPORTS_DYNAMIC_ARRAY_INIT 1 CAN_F11R2_FB27 CAN_F11R2_FB27_Msk CAN_F6R1_FB3 CAN_F6R1_FB3_Msk IS_RCC_PLLI2SN_VALUE(VALUE) ((50U <= (VALUE)) && ((VALUE) <= 432U)) ADC_CSR_JEOC1_Pos (2U) FPU_MVFR0_A_SIMD_registers_Msk (0xFUL ) CAN_F13R1_FB24_Pos (24U) CAN_F1R2_FB1 CAN_F1R2_FB1_Msk DBGMCU_CR_TRACE_IOEN_Pos (5U) CAN_F0R1_FB0_Msk (0x1U << CAN_F0R1_FB0_Pos) CAN_FA1R_FACT0_Msk (0x1U << CAN_FA1R_FACT0_Pos) USB_OTG_DAINT_IEPINT_Msk (0xFFFFU << USB_OTG_DAINT_IEPINT_Pos) USART_GTPR_PSC_1 (0x02U << USART_GTPR_PSC_Pos) __ULFRACT_MIN__ 0.0ULR unsigned signed __USAT(ARG1,ARG2) ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; }) GPIO_MODER_MODER12 GPIO_MODER_MODER12_Msk CAN_F7R2_FB18 CAN_F7R2_FB18_Msk RTC_CR_FMT RTC_CR_FMT_Msk _LOCK_T SDIO_ICR_RXOVERRC SDIO_ICR_RXOVERRC_Msk _WANT_IO_LONG_LONG 1 CAN_F0R2_FB13 CAN_F0R2_FB13_Msk USB_OTG_DOEPTSIZ_STUPCNT_0 (0x1U << USB_OTG_DOEPTSIZ_STUPCNT_Pos) GPIO_BSRR_BS5_Msk (0x1U << GPIO_BSRR_BS5_Pos) DMA_SxCR_CHSEL_Pos (25U) ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk RCC_CR_HSICAL_7 (0x80U << RCC_CR_HSICAL_Pos) SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) RTC_TSTR_MNU_0 (0x1U << RTC_TSTR_MNU_Pos) SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) PWR_PVD_MODE_EVENT_RISING 0x00020001U CAN_F9R2_FB17_Pos (17U) SPDIFRX_SR_CSRNE SPDIFRX_SR_CSRNE_Msk GPIO_IDR_ID11_Msk (0x1U << GPIO_IDR_ID11_Pos) CAN_TDL1R_DATA2_Pos (16U) DMA_FLAG_HTIF0_4 0x00000010U GPIO_MODER_MODE9_1 (0x2U << GPIO_MODER_MODE9_Pos) SYSCFG_PMC_ADC3DC2 SYSCFG_PMC_ADC3DC2_Msk ADC_SQR1_L_1 (0x2U << ADC_SQR1_L_Pos) __HAL_RCC_SPDIFRX_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_SPDIFRXRST)) DMA_LIFCR_CTEIF3_Msk (0x1U << DMA_LIFCR_CTEIF3_Pos) USB_OTG_GOTGCTL_AVALOEN_Pos (4U) USB_OTG_GINTSTS_IISOIXFR_Pos (20U) DAC_CR_TSEL1_Pos (3U) TIM_CCMR2_OC3M_Pos (4U) CAN_F10R2_FB28_Msk (0x1U << CAN_F10R2_FB28_Pos) I2C2_EV_IRQn TIM_SR_UIF TIM_SR_UIF_Msk __HAL_RCC_TIM2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN)) EXTI_EMR_MR11_Msk (0x1U << EXTI_EMR_MR11_Pos) FPU_FPCCR_LSPACT_Msk (1UL ) RCC_BDCR_BDRST_Pos (16U) CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) CAN_F9R1_FB0 CAN_F9R1_FB0_Msk CAN_F1R1_FB30_Pos (30U) RCC_RTCCLKSOURCE_HSE_DIVX 0x00000300U RTC_TR_SU_2 (0x4U << RTC_TR_SU_Pos) USB_OTG_GINTMSK_IISOIXFRM_Msk (0x1U << USB_OTG_GINTMSK_IISOIXFRM_Pos) CAN_F5R2_FB10_Msk (0x1U << CAN_F5R2_FB10_Pos) SCNxPTR __SCNPTR(x) SPI1_IRQn TIM_EVENTSOURCE_CC3 TIM_EGR_CC3G CAN_F12R2_FB10_Pos (10U) IS_MPU_INSTRUCTION_ACCESS(STATE) (((STATE) == MPU_INSTRUCTION_ACCESS_ENABLE) || ((STATE) == MPU_INSTRUCTION_ACCESS_DISABLE)) GPIO_AFRH_AFSEL14_Pos (24U) GPIO_BSRR_BR_13 GPIO_BSRR_BR13 FMC_BWTR2_BUSTURN_Pos (16U) USB_OTG_DPID USB_OTG_DPID_Msk RCC_APB1RSTR_I2C3RST_Msk (0x1U << RCC_APB1RSTR_I2C3RST_Pos) CAN_F13R2_FB16 CAN_F13R2_FB16_Msk RCC_CFGR_PPRE2_0 (0x1U << RCC_CFGR_PPRE2_Pos) CAN_F0R1_FB18_Pos (18U) FMC_BCR1_WFDIS_Msk (0x1U << FMC_BCR1_WFDIS_Pos) LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS LPTIM_CLOCKSAMPLETIME_8TRANSITIONS CAN_IER_FFIE1_Msk (0x1U << CAN_IER_FFIE1_Pos) GPIO_PUPDR_PUPDR4_0 GPIO_PUPDR_PUPD4_0 CAN_F10R1_FB15_Msk (0x1U << CAN_F10R1_FB15_Pos) APB1RSTR SYSCFG_EXTICR1_EXTI2_PJ 0x0900U TIM2_IRQn FMPI2C_CR1_SMBHEN FMPI2C_CR1_SMBHEN_Msk __ADDR_3rd_CYCLE ADDR_3RD_CYCLE DMA_HIFCR_CDMEIF7_Pos (24U) GPIO_BSRR_BR14_Pos (30U) __HAL_LTDC_LAYER LTDC_LAYER CAN_FMR_FINIT_Pos (0U) CAN_F9R2_FB30 CAN_F9R2_FB30_Msk CAN_F3R1_FB17_Pos (17U) IS_UART_MODE(MODE) ((((MODE) & 0x0000FFF3U) == 0x00U) && ((MODE) != 0x00U)) RCC_USBPLLCLK_DIV3 RCC_USBCLKSOURCE_PLL_DIV3 SDIO_STA_TXDAVL_Msk (0x1U << SDIO_STA_TXDAVL_Pos) CAN_F6R2_FB2_Pos (2U) USB_OTG_DAINTMSK_OEPM USB_OTG_DAINTMSK_OEPM_Msk UART_MODE_RX ((uint32_t)USART_CR1_RE) FMPI2C1_EV_IRQn USB_OTG_DCFG_PFIVL_Pos (11U) CEC_IER_TXUDRIE_Pos (10U) RTC_CALIBR_DCS RTC_CALIBR_DCS_Msk RDTR RTC_ALRMBR_MNT_1 (0x2U << RTC_ALRMBR_MNT_Pos) __UDA_FBIT__ 32 CAN_F10R2_FB17 CAN_F10R2_FB17_Msk SPI_I2SPR_I2SDIV_Pos (0U) ADC_EXTERNALTRIGINJECCONV_T5_TRGO ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0)) __USES_INITFINI__ 1 __always_inline __attribute__((__always_inline__)) _REENT_CHECK_RAND48(ptr)  CAN_F8R1_FB2 CAN_F8R1_FB2_Msk SAI_xIMR_WCKCFGIE_Pos (2U) CAN_F2R2_FB15_Msk (0x1U << CAN_F2R2_FB15_Pos) USB_OTG_GOTGINT_HNGDET_Msk (0x1U << USB_OTG_GOTGINT_HNGDET_Pos) TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) HAL_UART_STATE_READY CAN_RDT0R_TIME_Pos (16U) FMC_BTR4_BUSTURN FMC_BTR4_BUSTURN_Msk CAN_F10R2_FB0_Msk (0x1U << CAN_F10R2_FB0_Pos) __HAL_ADC_MULTI_SLAVE ADC_MULTI_SLAVE USB_OTG_DIEPINT_BNA USB_OTG_DIEPINT_BNA_Msk UINTPTR_MAX (__UINTPTR_MAX__) FMC_SDTR1_TRC_1 (0x2U << FMC_SDTR1_TRC_Pos) I2C_SR1_SB_Pos (0U) RTC_TSTR_MNU_1 (0x2U << RTC_TSTR_MNU_Pos) __SYSCFG_CLK_ENABLE __HAL_RCC_SYSCFG_CLK_ENABLE USART_CR2_STOP_0 (0x1U << USART_CR2_STOP_Pos) RTC_CALR_CALW16 RTC_CALR_CALW16_Msk DMA_HIFCR_CFEIF7_Msk (0x1U << DMA_HIFCR_CFEIF7_Pos) DCMI_MIS_LINE_MIS DCMI_MIS_LINE_MIS_Msk QUADSPI_CCR_DCYC_2 (0x04U << QUADSPI_CCR_DCYC_Pos) CAN_RF0R_RFOM0_Pos (5U) CAN_IER_EPVIE CAN_IER_EPVIE_Msk GPIO_AFRH_AFRH1 GPIO_AFRH_AFSEL9 DMA_SxCR_PSIZE_0 (0x1U << DMA_SxCR_PSIZE_Pos) DMA_CHANNEL_7 0x0E000000U SD_SDMMC_FUNCTION_FAILED SD_SDIO_FUNCTION_FAILED USB_OTG_GNPTXSTS_NPTXFSAV_Pos (0U) ETH_MAC_RXFIFO_FULL 0x00000300U DMA_PINC_ENABLE ((uint32_t)DMA_SxCR_PINC) TIM_ETRPRESCALER_DIV1 0x00000000U RCC_PERIPHCLK_I2S_APB1 0x00000001U CAN_F3R1_FB24 CAN_F3R1_FB24_Msk __need_size_t CAN_F10R1_FB20_Msk (0x1U << CAN_F10R1_FB20_Pos) RCC_DCKCFGR_PLLSAIDIVQ_Msk (0x1FU << RCC_DCKCFGR_PLLSAIDIVQ_Pos) TIM_DIER_BIE TIM_DIER_BIE_Msk CAN_FS1R_FSC25 CAN_FS1R_FSC25_Msk CAN_F7R2_FB13_Msk (0x1U << CAN_F7R2_FB13_Pos) USB_OTG_HCSPLT_PRTADDR_0 (0x01U << USB_OTG_HCSPLT_PRTADDR_Pos) FMC_PCR_TCLR_Pos (9U) TIM_CR1_DIR_Msk (0x1U << TIM_CR1_DIR_Pos) CAN_F12R1_FB16_Msk (0x1U << CAN_F12R1_FB16_Pos) CAN_F0R2_FB10_Pos (10U) SAI_xCR2_MUTECNT_4 (0x10U << SAI_xCR2_MUTECNT_Pos) HwFlowCtl RCC_PLLI2SCFGR_PLLI2SR RCC_PLLI2SCFGR_PLLI2SR_Msk ADC_EXTERNALTRIGINJECCONV_T4_CC2 ((uint32_t)(ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0)) RTC_CR_BKP_Msk (0x1U << RTC_CR_BKP_Pos) __NULLABILITY_PRAGMA_POP  USART_CR1_PCE_Msk (0x1U << USART_CR1_PCE_Pos) EXTI_IMR_MR19 EXTI_IMR_MR19_Msk __STRING(x) #x OB_PCROP_STATE_DISABLE 0x00000000U FMC_SDTR2_TMRD_2 (0x4U << FMC_SDTR2_TMRD_Pos) _CLOCK_T_ unsigned long __LTDC_CLK_ENABLE __HAL_RCC_LTDC_CLK_ENABLE ___int_least16_t_defined 1 ADC_CSR_JSTRT3 ADC_CSR_JSTRT3_Msk USB_OTG_GOTGINT_HNSSCHG_Msk (0x1U << USB_OTG_GOTGINT_HNSSCHG_Pos) __HAL_RCC_TIM7_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) != RESET) CAN_TDT0R_DLC CAN_TDT0R_DLC_Msk DMA_LIFCR_CHTIF2_Pos (20U) TIM_CR2_OIS1_Pos (8U) USB_OTG_DTHRCTL_RXTHRLEN USB_OTG_DTHRCTL_RXTHRLEN_Msk ADC_CR1_DISCEN_Msk (0x1U << ADC_CR1_DISCEN_Pos) __HAL_USB_FS_EXTI_GENERATE_SWIT __HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT IS_TIM_CCX_INSTANCE(INSTANCE,CHANNEL) ((((INSTANCE) == TIM1) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM2) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM3) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM4) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM5) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM8) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM9) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2))) || (((INSTANCE) == TIM10) && (((CHANNEL) == TIM_CHANNEL_1))) || (((INSTANCE) == TIM11) && (((CHANNEL) == TIM_CHANNEL_1))) || (((INSTANCE) == TIM12) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2))) || (((INSTANCE) == TIM13) && (((CHANNEL) == TIM_CHANNEL_1))) || (((INSTANCE) == TIM14) && (((CHANNEL) == TIM_CHANNEL_1)))) CAN_F9R2_FB7_Msk (0x1U << CAN_F9R2_FB7_Pos) USART_CR1_TXEIE_Msk (0x1U << USART_CR1_TXEIE_Pos) DMA2_Stream1_IRQn HAL_ADC_STATE_ERROR_DMA 0x00000040U SYSCFG_EXTICR4_EXTI12_PJ 0x0009U __DCMI_CLK_SLEEP_ENABLE __HAL_RCC_DCMI_CLK_SLEEP_ENABLE __HAL_RCC_CAN2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) == RESET) TPI_FIFO1_ITM_ATVALID_Pos 29U SYSCFG_EXTICR4_EXTI12_PA 0x0000U GPIO_AFRL_AFRL0_1 GPIO_AFRL_AFSEL0_1 TIM_DMABase_CCR1 TIM_DMABASE_CCR1 APB2ENR FMC_SDCR2_RBURST_Msk (0x1U << FMC_SDCR2_RBURST_Pos) FMC_PATT_ATTSET2 FMC_PATT_ATTSET2_Msk SCB_ICSR_VECTACTIVE_Msk (0x1FFUL ) PRIdMAX __PRIMAX(d) DMA_LIFCR_CFEIF0_Msk (0x1U << DMA_LIFCR_CFEIF0_Pos) FMC_PATT_ATTSET2_7 (0x80U << FMC_PATT_ATTSET2_Pos) RCC_AHB1RSTR_GPIOARST RCC_AHB1RSTR_GPIOARST_Msk FMC_BCR1_CPSIZE_0 (0x1U << FMC_BCR1_CPSIZE_Pos) __SDADC1_FORCE_RESET __HAL_RCC_SDADC1_FORCE_RESET SAI_GCR_SYNCOUT_0 (0x1U << SAI_GCR_SYNCOUT_Pos) CAN_F6R1_FB9_Msk (0x1U << CAN_F6R1_FB9_Pos) FMC_BCR4_WAITCFG_Msk (0x1U << FMC_BCR4_WAITCFG_Pos) FLASH_OPTCR1_nWRP_4 (0x010U << FLASH_OPTCR1_nWRP_Pos) USB_OTG_HCTSIZ_DOPING_Msk (0x1U << USB_OTG_HCTSIZ_DOPING_Pos) SYSCFG_EXTICR4_EXTI13_PC 0x0020U TIM_SR_COMIF_Pos (5U) CAN_F5R1_FB10 CAN_F5R1_FB10_Msk TIM_CCER_CC1NP_Msk (0x1U << TIM_CCER_CC1NP_Pos) RCC_APB1RSTR_CECRST_Msk (0x1U << RCC_APB1RSTR_CECRST_Pos) CAN_F2R2_FB20_Pos (20U) GPIO_AF6_SAI1 ((uint8_t)0x06) RCC_CFGR_HPRE_DIV256 0x000000E0U SAI_GCR_SYNCIN SAI_GCR_SYNCIN_Msk TIM_DIER_CC3DE_Pos (11U) GPIO_LCKR_LCK12_Pos (12U) SDIO_STA_TXUNDERR_Pos (4U) RCC_PLLCFGR_PLLQ_3 (0x8U << RCC_PLLCFGR_PLLQ_Pos) FPU_FPCCR_BFRDY_Pos 6U GPIO_AFRH_AFRH4 GPIO_AFRH_AFSEL12 CAN_F8R2_FB17 CAN_F8R2_FB17_Msk CAN_F7R2_FB30_Msk (0x1U << CAN_F7R2_FB30_Pos) FMC_BCR3_MTYP_Msk (0x3U << FMC_BCR3_MTYP_Pos) USB_OTG_GINTMSK_LPMINTM USB_OTG_GINTMSK_LPMINTM_Msk WCHAR_MAX (__WCHAR_MAX__) CAN_F0R2_FB17_Pos (17U) FMC_BCR3_WAITEN_Msk (0x1U << FMC_BCR3_WAITEN_Pos) DMA1_Stream0_IRQn CAN_F11R1_FB28 CAN_F11R1_FB28_Msk __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSULPILPEN)) ADC_CR2_EXTSEL_3 (0x8U << ADC_CR2_EXTSEL_Pos) CAN_TI2R_RTR_Msk (0x1U << CAN_TI2R_RTR_Pos) DMA_Stream_TypeDef HAL_FLASH_TIMEOUT_VALUE FLASH_TIMEOUT_VALUE FMC_BTR3_ADDSET_1 (0x2U << FMC_BTR3_ADDSET_Pos) SDIO_STA_RXFIFOF SDIO_STA_RXFIFOF_Msk SDIO_ICR_DCRCFAILC SDIO_ICR_DCRCFAILC_Msk __LPTIM1_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE QUADSPI_CCR_DDRM_Pos (31U) __HAL_DMA_GET_FE_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_FEIF2_6 : DMA_FLAG_FEIF3_7) SAI_SYNCEXT_IN_ENABLE SAI_SYNCEXT_OUTBLOCKA_ENABLE CAN_RDH1R_DATA5_Pos (8U) RCC_SAI1CLKSOURCE_PLLI2S ((uint32_t)RCC_DCKCFGR_SAI1SRC_0) SDIO_CLKCR_BYPASS SDIO_CLKCR_BYPASS_Msk USB_OTG_DOEPEACHMSK1_NYETM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_NYETM_Pos) EXTI_RTSR_TR8_Msk (0x1U << EXTI_RTSR_TR8_Pos) __locks_shared(...) __lock_annotate(shared_lock_function(__VA_ARGS__)) CAN_F4R2_FB10 CAN_F4R2_FB10_Msk EXTI_EMR_MR18_Msk (0x1U << EXTI_EMR_MR18_Pos) CAN_F9R1_FB0_Msk (0x1U << CAN_F9R1_FB0_Pos) PWR_CR_PVDE PWR_CR_PVDE_Msk RCC_CR_PLLRDY_Pos (25U) __HAL_UNFREEZE_TIM9_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM9 __HAL_RCC_PLLI2S_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = ENABLE) SAI_xCR1_MODE_Msk (0x3U << SAI_xCR1_MODE_Pos) RTC_ALRMBR_ST_2 (0x4U << RTC_ALRMBR_ST_Pos) USB_OTG_GINTMSK_WUIM_Pos (31U) DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) RCC_APB2LPENR_TIM11LPEN RCC_APB2LPENR_TIM11LPEN_Msk CAN_F4R2_FB30_Pos (30U) IS_CAN_IT(IT) ((IT) <= (CAN_IT_TX_MAILBOX_EMPTY | CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO0_FULL | CAN_IT_RX_FIFO0_OVERRUN | CAN_IT_RX_FIFO1_MSG_PENDING | CAN_IT_RX_FIFO1_FULL | CAN_IT_RX_FIFO1_OVERRUN | CAN_IT_WAKEUP | CAN_IT_SLEEP_ACK | CAN_IT_ERROR_WARNING | CAN_IT_ERROR_PASSIVE | CAN_IT_BUSOFF | CAN_IT_LAST_ERROR_CODE | CAN_IT_ERROR)) __HAL_RCC_SYSCFG_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SYSCFGEN)) == RESET) CAN_F5R1_FB6_Msk (0x1U << CAN_F5R1_FB6_Pos) __HAL_RCC_SPI3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI3RST)) RCC_MCO2SOURCE_PLLCLK RCC_CFGR_MCO2 SDIO_DLEN_DATALENGTH SDIO_DLEN_DATALENGTH_Msk CAN_F10R1_FB24_Pos (24U) Mode HAL_DMA_ERROR_NOT_SUPPORTED 0x00000100U __HAL_RCC_PLLSAI_GET_IT() ((RCC->CIR & (RCC_CIR_PLLSAIRDYIE)) == (RCC_CIR_PLLSAIRDYIE)) CAN_F13R2_FB21_Msk (0x1U << CAN_F13R2_FB21_Pos) RCC_CR_CSSON RCC_CR_CSSON_Msk TIM_CR2_OIS1_Msk (0x1U << TIM_CR2_OIS1_Pos) __LLACCUM_IBIT__ 32 TIM_DMABase_DCR TIM_DMABASE_DCR ADC_ANALOGWATCHDOG_SINGLE_REGINJEC ((uint32_t)(ADC_CR1_AWDSGL | ADC_CR1_AWDEN | ADC_CR1_JAWDEN)) RCC_APB1RSTR_PWRRST_Pos (28U) USB_OTG_DIEPEACHMSK1_INEPNMM_Pos (5U) __LLACCUM_EPSILON__ 0x1P-31LLK USB_OTG_HCINT_BBERR_Pos (8U) __HAL_FREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT RCC_APB1ENR_TIM4EN_Msk (0x1U << RCC_APB1ENR_TIM4EN_Pos) CAN_F3R1_FB4_Pos (4U) USB_OTG_DIEPCTL_SODDFRM_Pos (29U) ADC1 ((ADC_TypeDef *) ADC1_BASE) EXTI_EMR_MR17_Pos (17U) SCNoLEAST64 __SCN64LEAST(o) CAN_F0R1_FB20_Msk (0x1U << CAN_F0R1_FB20_Pos) SYSCFG_PMC_ADC3DC2_Msk (0x1U << SYSCFG_PMC_ADC3DC2_Pos) HAL_ADC_MspInit USB_OTG_GUSBCFG_TOCAL_1 (0x2U << USB_OTG_GUSBCFG_TOCAL_Pos) xPSR_T_Pos 24U __HAL_RCC_FLITF_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_FLITFLPEN)) CAN_F7R2_FB6 CAN_F7R2_FB6_Msk CAN_F10R1_FB23 CAN_F10R1_FB23_Msk __SDIO_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE RCC_DCKCFGR2_CK48MSEL RCC_DCKCFGR2_CK48MSEL_Msk SPDIFRX_DR1_DRNL1 SPDIFRX_DR1_DRNL1_Msk SYSCFG_EXTICR4_EXTI15_PF 0x5000U CAN_F6R2_FB17_Pos (17U) USB_OTG_DOEPMSK_XFRCM_Pos (0U) CAN_RDT0R_DLC_Msk (0xFU << CAN_RDT0R_DLC_Pos) __HAL_DBGMCU_FREEZE_TIM1() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM1_STOP)) FSMC_NORSRAM_TYPEDEF FSMC_NORSRAM_TypeDef __HAL_RCC_GET_SDMMC1_SOURCE __HAL_RCC_GET_SDIO_SOURCE ADC3 ((ADC_TypeDef *) ADC3_BASE) CAN_F13R1_FB17 CAN_F13R1_FB17_Msk DMA_SxCR_MBURST DMA_SxCR_MBURST_Msk __HAL_RCC_UART5_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET) __TIM12_RELEASE_RESET __HAL_RCC_TIM12_RELEASE_RESET FMC_SDTR2_TRP_1 (0x2U << FMC_SDTR2_TRP_Pos) __TIM8_RELEASE_RESET __HAL_RCC_TIM8_RELEASE_RESET __SYSCFG_CLK_SLEEP_DISABLE __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE PWR_CSR_BRE_Pos (9U) COMP_EXTI_LINE_COMP2_EVENT COMP_EXTI_LINE_COMP2 __SPI4_RELEASE_RESET __HAL_RCC_SPI4_RELEASE_RESET CAN_F0R2_FB20 CAN_F0R2_FB20_Msk __HAL_TIM_MOE_DISABLE(__HANDLE__) do { if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0U) { if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0U) { (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE); } } } while(0U) TIM_DIER_UIE TIM_DIER_UIE_Msk TIM_CR1_CMS TIM_CR1_CMS_Msk SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) __HAL_RCC_APB2_FORCE_RESET() (RCC->APB2RSTR = 0xFFFFFFFFU) USB_OTG_DOEPCTL_SNPM USB_OTG_DOEPCTL_SNPM_Msk CAN_F6R1_FB3_Pos (3U) GPIO_AFRH_AFSEL15_Pos (28U) IS_RCC_PLLR_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 7U)) USB_OTG_GINTMSK_DISCINT USB_OTG_GINTMSK_DISCINT_Msk _T_SIZE  __lock RTC_TSTR_SU_1 (0x2U << RTC_TSTR_SU_Pos) CAN_F4R1_FB3_Msk (0x1U << CAN_F4R1_FB3_Pos) _write HAL_ADC_STATE_AWD HAL_ADC_STATE_AWD1 USB_OTG_DOEPMSK_OTEPSPRM_Pos (5U) FPU_MVFR1_FP_fused_MAC_Pos 28U SYSCFG_EXTICR3_EXTI11_PH 0x7000U QUADSPI_CCR_IMODE_Pos (8U) CAN_F0R2_FB23 CAN_F0R2_FB23_Msk GPIO_OSPEEDER_OSPEEDR15 GPIO_OSPEEDR_OSPEED15 ADC_REGULAR_CHANNELS 0x00000002U __INT16_C(c) c IS_NVIC_SUB_PRIORITY(PRIORITY) ((PRIORITY) < 0x10U) FM1R FMC_BTR2_CLKDIV_1 (0x2U << FMC_BTR2_CLKDIV_Pos) __HAL_ADC_IS_SOFTWARE_START_REGULAR ADC_IS_SOFTWARE_START_REGULAR RCC_SYSCLKSOURCE_STATUS_PLLRCLK ((uint32_t)(RCC_CFGR_SWS_0 | RCC_CFGR_SWS_1)) USART_CR3_CTSIE_Pos (10U) SAI_xFRCR_FSALL_3 (0x08U << SAI_xFRCR_FSALL_Pos) CAN_F0R1_FB9_Msk (0x1U << CAN_F0R1_FB9_Pos) MPU_REGION_SIZE_1KB ((uint8_t)0x09) CAN_F9R1_FB12_Pos (12U) CAN_F10R2_FB30 CAN_F10R2_FB30_Msk CAN_F12R1_FB0 CAN_F12R1_FB0_Msk DMA_SxFCR_DMDIS_Pos (2U) GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk FLASH_SCALE1_LATENCY3_FREQ 90000000U SCNuFAST32 __SCN32FAST(u) SAI_xCR1_CKSTR SAI_xCR1_CKSTR_Msk CAN_F8R2_FB27_Pos (27U) RCC_AHB1ENR_GPIOFEN_Pos (5U) GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUM CAN_F8R2_FB20_Msk (0x1U << CAN_F8R2_FB20_Pos) EXTI_IMR_IM20 EXTI_IMR_MR20 USB_OTG_GLPMCFG_L1SSEN_Pos (7U) GPIO_BSRR_BS4_Pos (4U) IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW ) || ((PRIORITY) == DMA_PRIORITY_MEDIUM) || ((PRIORITY) == DMA_PRIORITY_HIGH) || ((PRIORITY) == DMA_PRIORITY_VERY_HIGH)) DMA_SxCR_PBURST_1 (0x2U << DMA_SxCR_PBURST_Pos) GPIO_MODER_MODER9_0 (0x1U << GPIO_MODER_MODER9_Pos) CAN_F12R1_FB28_Pos (28U) HAL_CAN_ERROR_NOT_READY (0x00080000U) RCC_PLLI2SCFGR_PLLI2SN_3 (0x008U << RCC_PLLI2SCFGR_PLLI2SN_Pos) __POSIX_VISIBLE 200809 TIM_EventSource_Break2 TIM_EVENTSOURCE_BREAK2 EXTI_FTSR_TR10_Msk (0x1U << EXTI_FTSR_TR10_Pos) __HAL_RCC_FMPI2C1_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_FMPI2C1RST)) RTC_TSTR_SU_Msk (0xFU << RTC_TSTR_SU_Pos) CAN_F12R1_FB12 CAN_F12R1_FB12_Msk CAN_F0R2_FB27_Msk (0x1U << CAN_F0R2_FB27_Pos) DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos (23U) USB_OTG_HAINTMSK_HAINTM_Pos (0U) DAC_DHR12L1_DACC1DHR DAC_DHR12L1_DACC1DHR_Msk CAN_F2R1_FB23_Msk (0x1U << CAN_F2R1_FB23_Pos) FMC_IRQn CAN_TDH1R_DATA5_Msk (0xFFU << CAN_TDH1R_DATA5_Pos) CAN_F3R1_FB10 CAN_F3R1_FB10_Msk FMC_BWTR1_ADDHLD_1 (0x2U << FMC_BWTR1_ADDHLD_Pos) RTC_TSDR_DU_1 (0x2U << RTC_TSDR_DU_Pos) CAN_TSR_TERR0_Msk (0x1U << CAN_TSR_TERR0_Pos) RCC_SYSCLKSOURCE_STATUS_HSI RCC_CFGR_SWS_HSI FMC_BCR1_CBURSTRW FMC_BCR1_CBURSTRW_Msk TIM_CR2_CCPC_Msk (0x1U << TIM_CR2_CCPC_Pos) USB_OTG_GOTGCTL_OTGVER_Msk (0x1U << USB_OTG_GOTGCTL_OTGVER_Pos) ADC_CCR_DDS_Msk (0x1U << ADC_CCR_DDS_Pos) __USART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET CAN_F3R1_FB0_Msk (0x1U << CAN_F3R1_FB0_Pos) GPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) RTC_ISR_INIT_Pos (7U) USB_OTG_GLPMCFG_LPMRCNTSTS USB_OTG_GLPMCFG_LPMRCNTSTS_Msk __HAL_RCC_TIM14_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM14RST)) USB_OTG_DOEPINT_XFRC_Pos (0U) CAN_F12R2_FB6_Pos (6U) MPU_REGION_SIZE_4MB ((uint8_t)0x15) __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE USB_OTG_GRSTCTL_TXFNUM_0 (0x01U << USB_OTG_GRSTCTL_TXFNUM_Pos) CAN_F7R1_FB19 CAN_F7R1_FB19_Msk CAN_F0R1_FB24 CAN_F0R1_FB24_Msk CAN_F5R2_FB25_Msk (0x1U << CAN_F5R2_FB25_Pos) PWR_CR_LPLVDS PWR_CR_LPLVDS_Msk CAN_F12R1_FB23_Msk (0x1U << CAN_F12R1_FB23_Pos) CAN_F0R1_FB14 CAN_F0R1_FB14_Msk TPI_ITATBCTR2_ATREADY_Msk (0x1UL ) USB_OTG_CHNUM USB_OTG_CHNUM_Msk GPIO_AFRL_AFRL0_0 GPIO_AFRL_AFSEL0_0 RCC_PLLI2SCFGR_PLLI2SQ_Pos (24U) __STM32F4xx_HAL_DEF  GPIO_LCKR_LCK9_Msk (0x1U << GPIO_LCKR_LCK9_Pos) RCC_APB2ENR_SDIOEN_Pos (11U) CAN_F11R2_FB14_Pos (14U) EXTI_SWIER_SWIER4_Pos (4U) GPIO_SPEED_FREQ_VERY_HIGH 0x00000003U SysTick ((SysTick_Type *) SysTick_BASE ) SYSCFG_EXTICR3_EXTI9_PD 0x0030U SyncJumpWidth CAN_FA1R_FACT14 CAN_FA1R_FACT14_Msk FMC_BCR4_WAITEN_Pos (13U) __SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk GPIO_BSRR_BR11_Msk (0x1U << GPIO_BSRR_BR11_Pos) RCC_PLLSAICFGR_RST_VALUE 0x04003010U FD_SETSIZE 64 RCC_APB1ENR_SPI2EN_Msk (0x1U << RCC_APB1ENR_SPI2EN_Pos) RTC_ALRMBR_ST_0 (0x1U << RTC_ALRMBR_ST_Pos) FMC_BTR2_BUSTURN_Msk (0xFU << FMC_BTR2_BUSTURN_Pos) CAN_F2R1_FB5_Pos (5U) TIM_CCMR1_CC1S_0 (0x1U << TIM_CCMR1_CC1S_Pos) EXTI_FTSR_TR6_Pos (6U) __GCC_ATOMIC_INT_LOCK_FREE 2 __INT8_C(c) c __P(protos) protos ADC_SQR3_SQ4_Pos (15U) CONTROL_nPRIV_Msk (1UL ) USART1 ((USART_TypeDef *) USART1_BASE) FMC_BCR4_BURSTEN FMC_BCR4_BURSTEN_Msk FLASH_OPTCR_RDP_Msk (0xFFU << FLASH_OPTCR_RDP_Pos) ADC_CSR_AWD3 ADC_CSR_AWD3_Msk TIM_DMABASE_SMCR 0x00000002U CAN_F0R1_FB28_Pos (28U) I2C_SR2_PEC I2C_SR2_PEC_Msk RCC_APB2RSTR_SPI4RST_Pos (13U) _INT64_T_DECLARED  __HAL_UART_CLEAR_IDLEFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__) DMA_LIFCR_CTCIF0_Msk (0x1U << DMA_LIFCR_CTCIF0_Pos) __HAL_RCC_PLLSAI_GET_FLAG() ((RCC->CR & (RCC_CR_PLLSAIRDY)) == (RCC_CR_PLLSAIRDY)) RCC_APB2ENR_SYSCFGEN_Msk (0x1U << RCC_APB2ENR_SYSCFGEN_Pos) FMC_BCR1_MWID_Msk (0x3U << FMC_BCR1_MWID_Pos) RCC_LSE_BYPASS ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON)) RTC_CALR_CALP RTC_CALR_CALP_Msk CAN_TDH2R_DATA4_Pos (0U) FLASH_ACR_DCRST_Pos (12U) DCMI_ICR_OVR_ISC_Pos (1U) _PTR void * __TIM19_FORCE_RESET __HAL_RCC_TIM19_FORCE_RESET RCC_APB1RSTR_TIM13RST_Msk (0x1U << RCC_APB1RSTR_TIM13RST_Pos) CLOCKSWITCH_TIMEOUT_VALUE 5000U EXTI_RTSR_TR1 EXTI_RTSR_TR1_Msk SAI_xCR2_FTH_1 (0x2U << SAI_xCR2_FTH_Pos) CAN_F13R2_FB24_Pos (24U) CAN_F5R2_FB12_Msk (0x1U << CAN_F5R2_FB12_Pos) CAN_F11R2_FB31_Pos (31U) FMPI2C_CR2_STOP FMPI2C_CR2_STOP_Msk CEC_ISR_ARBLST CEC_ISR_ARBLST_Msk ADC_CR2_EXTSEL ADC_CR2_EXTSEL_Msk __GPIOA_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE RCC_AHB1ENR_CRCEN RCC_AHB1ENR_CRCEN_Msk SCNdPTR __SCNPTR(d) PWR_CSR_BRE_Msk (0x1U << PWR_CSR_BRE_Pos) RCC_PLLSAICFGR_PLLSAIM_0 (0x01U << RCC_PLLSAICFGR_PLLSAIM_Pos) SAI_xFRCR_FSALL_Msk (0x7FU << SAI_xFRCR_FSALL_Pos) CAN_F1R2_FB4_Pos (4U) DAC_CHANNEL2_SUPPORT  __TIM19_IS_CLK_DISABLED __HAL_RCC_TIM19_IS_CLK_DISABLED FMC_PATT_ATTHIZ2_0 (0x01U << FMC_PATT_ATTHIZ2_Pos) USB_OTG_GINTMSK_SRQIM_Msk (0x1U << USB_OTG_GINTMSK_SRQIM_Pos) EXTI_RTSR_TR14_Msk (0x1U << EXTI_RTSR_TR14_Pos) RCC_APB2RSTR_TIM9RST RCC_APB2RSTR_TIM9RST_Msk __USART2_CLK_DISABLE __HAL_RCC_USART2_CLK_DISABLE FMC_SDTR2_TWR_1 (0x2U << FMC_SDTR2_TWR_Pos) __TIM5_CLK_SLEEP_ENABLE __HAL_RCC_TIM5_CLK_SLEEP_ENABLE FMC_PMEM_MEMWAIT2_Pos (8U) ADC_EXTERNALTRIGCONV_T1_CC2 ((uint32_t)ADC_CR2_EXTSEL_0) __SAI2_CLK_DISABLE __HAL_RCC_SAI2_CLK_DISABLE ADC_CHANNEL_7 ((uint32_t)(ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)) DAC_DHR12RD_DACC2DHR_Pos (16U) FMC_SDTR2_TXSR_0 (0x1U << FMC_SDTR2_TXSR_Pos) DCMI_CR_CAPTURE DCMI_CR_CAPTURE_Msk GPIO_PUPDR_PUPDR9_0 GPIO_PUPDR_PUPD9_0 GPIO_IDR_ID1_Pos (1U) DMA_LIFCR_CTCIF0_Pos (5U) CAN_FA1R_FACT22 CAN_FA1R_FACT22_Msk EXTI_RTSR_TR10_Pos (10U) TIM_BDTR_LOCK_Pos (8U) CAN_F3R1_FB13_Msk (0x1U << CAN_F3R1_FB13_Pos) CAN_F8R2_FB24 CAN_F8R2_FB24_Msk DWT_CTRL_CYCTAP_Pos 9U GPIO_OTYPER_OT4_Msk (0x1U << GPIO_OTYPER_OT4_Pos) EOC_SINGLE_SEQ_CONV ADC_EOC_SINGLE_SEQ_CONV FMC_BTR2_DATAST_1 (0x02U << FMC_BTR2_DATAST_Pos) SDIO_STA_RXACT SDIO_STA_RXACT_Msk NOR_ERROR HAL_NOR_STATUS_ERROR __HQ_IBIT__ 0 CAN_RF0R_FOVR0_Msk (0x1U << CAN_RF0R_FOVR0_Pos) SPI_CRCPR_CRCPOLY_Msk (0xFFFFU << SPI_CRCPR_CRCPOLY_Pos) USB_OTG_GLPMCFG_BESLTHRS USB_OTG_GLPMCFG_BESLTHRS_Msk FMC_BTR4_CLKDIV_2 (0x4U << FMC_BTR4_CLKDIV_Pos) __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED USB_OTG_DTHRCTL_TXTHRLEN_6 (0x040U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) CAN_F4R2_FB3_Pos (3U) SDIO_CMD_WAITPEND SDIO_CMD_WAITPEND_Msk ENABLE __GPIOF_CLK_SLEEP_ENABLE __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE FLASH_OPTCR_nWRP_Msk (0xFFFU << FLASH_OPTCR_nWRP_Pos) __HAL_RCC_ADC1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) != RESET) SPDIFRX_DR0_PT_Msk (0x3U << SPDIFRX_DR0_PT_Pos) SDIO_MASK_TXFIFOFIE_Pos (16U) HAL_TIM_Base_MspDeInit CAN_TDT2R_TIME CAN_TDT2R_TIME_Msk RTC_ALRMBSSR_MASKSS_1 (0x2U << RTC_ALRMBSSR_MASKSS_Pos) CAN_F6R2_FB15_Msk (0x1U << CAN_F6R2_FB15_Pos) _GCC_WCHAR_T  DAC_DHR12LD_DACC1DHR_Pos (4U) OB_PCROP_SECTOR_2 0x00000004U EXTI_PR_PR15_Msk (0x1U << EXTI_PR_PR15_Pos) CAN_F13R1_FB30 CAN_F13R1_FB30_Msk RCC_APB1RSTR_WWDGRST_Msk (0x1U << RCC_APB1RSTR_WWDGRST_Pos) CAN_F8R1_FB11_Msk (0x1U << CAN_F8R1_FB11_Pos) IS_SMBUS_ALL_INSTANCE IS_I2C_ALL_INSTANCE RCC_APB2LPENR_USART1LPEN_Pos (4U) I2C_CR2_LAST_Pos (12U) CAN_F8R2_FB6 CAN_F8R2_FB6_Msk RCC_AHB2RSTR_OTGFSRST_Msk (0x1U << RCC_AHB2RSTR_OTGFSRST_Pos) ADC_CDR_DATA1 ADC_CDR_DATA1_Msk __HAL_CEC_GET_IT __HAL_CEC_GET_FLAG __UFRACT_EPSILON__ 0x1P-16UR FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) USB_OTG_DIEPCTL_TXFNUM_3 (0x8U << USB_OTG_DIEPCTL_TXFNUM_Pos) RCC_PLLI2SCFGR_PLLI2SN_4 (0x010U << RCC_PLLI2SCFGR_PLLI2SN_Pos) __GNUC_PREREQ(maj,min) ((__GNUC__ << 16) + __GNUC_MINOR__ >= ((maj) << 16) + (min)) RCC_AHB3RSTR_QSPIRST RCC_AHB3RSTR_QSPIRST_Msk __HAL_RCC_TIM8_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) != RESET) SCB_SHCSR_BUSFAULTENA_Pos 17U DCMI_ESUR_FEU_Msk (0xFFU << DCMI_ESUR_FEU_Pos) __HAL_RCC_I2S_APB2_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_I2S2SRC, (__SOURCE__))) CAN_TDH1R_DATA7_Msk (0xFFU << CAN_TDH1R_DATA7_Pos) DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE) RTC_ALRMAR_ST_1 (0x2U << RTC_ALRMAR_ST_Pos) RCC_AHB1LPENR_GPIOHLPEN_Pos (7U) __HAL_DBGMCU_FREEZE_WWDG() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_WWDG_STOP)) __SRAM_CLK_DISABLE __HAL_RCC_SRAM_CLK_DISABLE USB_OTG_GRSTCTL_AHBIDL_Pos (31U) USB_OTG_GINTMSK_MMISM_Msk (0x1U << USB_OTG_GINTMSK_MMISM_Pos) USB_OTG_GINTMSK_PTXFEM_Msk (0x1U << USB_OTG_GINTMSK_PTXFEM_Pos) TIM_OR_ITR1_RMP_Msk (0x3U << TIM_OR_ITR1_RMP_Pos) USB_OTG_DOEPINT_STUP_Pos (3U) DMA_SxCR_DIR DMA_SxCR_DIR_Msk CAN_F4R2_FB15 CAN_F4R2_FB15_Msk __HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER() do { __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); } while(0) GPIO_IDR_IDR_2 GPIO_IDR_ID2 CAN_F3R1_FB30_Msk (0x1U << CAN_F3R1_FB30_Pos) BDCR __DEC_EVAL_METHOD__ 2 OB_BOR_LEVEL1 ((uint8_t)0x08) TPI_ITATBCTR0_ATREADY_Pos 0U PMODE_BitNumber PMODE_BIT_NUMBER __CRYP_FORCE_RESET __HAL_RCC_CRYP_FORCE_RESET __DAC_RELEASE_RESET __HAL_RCC_DAC_RELEASE_RESET USB_OTG_GOTGCTL_BSESVLD USB_OTG_GOTGCTL_BSESVLD_Msk CAN_F9R1_FB9_Msk (0x1U << CAN_F9R1_FB9_Pos) xPSR_Q_Pos 27U CoreDebug_DCRSR_REGWnR_Pos 16U GPIO_BSRR_BR0_Msk (0x1U << GPIO_BSRR_BR0_Pos) CAN_F12R2_FB5_Msk (0x1U << CAN_F12R2_FB5_Pos) __SDADC2_FORCE_RESET __HAL_RCC_SDADC2_FORCE_RESET CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) OB_RAM_PARITY_CHECK_RESET OB_SRAM_PARITY_RESET __CRC_CLK_SLEEP_DISABLE __HAL_RCC_CRC_CLK_SLEEP_DISABLE TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk SDIO_CMD_CMDINDEX_Pos (0U) CAN_F1R2_FB18_Pos (18U) GPIO_MODER_MODE15_Pos (30U) SDIO_CMD_WAITPEND_Pos (9U) CAN_F8R1_FB18 CAN_F8R1_FB18_Msk __I2C1_CLK_ENABLE __HAL_RCC_I2C1_CLK_ENABLE __lock_annotate(x)  CAN_F6R1_FB12_Pos (12U) TIM_CLOCKDIVISION_DIV4 (TIM_CR1_CKD_1) CAN_FM1R_FBM20_Msk (0x1U << CAN_FM1R_FBM20_Pos) FMC_SDTR2_TRC_2 (0x4U << FMC_SDTR2_TRC_Pos) EXTI_FTSR_TR15_Pos (15U) TIM_CCMR1_CC1S_Pos (0U) BUFSIZ 1024 SYSCFG_EXTICR4_EXTI15_PH 0x7000U FLASH_OPTCR_nRST_STDBY FLASH_OPTCR_nRST_STDBY_Msk USB_OTG_HOST_BASE 0x400U SDIO_DCTRL_RWSTART_Msk (0x1U << SDIO_DCTRL_RWSTART_Pos) DAC_DOR1_DACC1DOR DAC_DOR1_DACC1DOR_Msk __TIM4_IS_CLK_DISABLED __HAL_RCC_TIM4_IS_CLK_DISABLED GPIOB ((GPIO_TypeDef *) GPIOB_BASE) CAN_F11R2_FB19 CAN_F11R2_FB19_Msk __HAL_RCC_GET_RTC_HSE_PRESCALER() (READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) | RCC_BDCR_RTCSEL) EXTI_EMR_MR7 EXTI_EMR_MR7_Msk FMC_BTR1_ADDHLD_0 (0x1U << FMC_BTR1_ADDHLD_Pos) CAN_F12R1_FB7_Pos (7U) __lock_try_acquire_recursive(lock) __retarget_lock_try_acquire_recursive(lock) DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE) SAI_xIMR_WCKCFGIE SAI_xIMR_WCKCFGIE_Msk DMA_SxCR_PL_Pos (16U) RCC_SAI2CLKSOURCE_PLLSAI 0x00000000U CAN_F8R2_FB18_Msk (0x1U << CAN_F8R2_FB18_Pos) __DA_FBIT__ 31 DAC_CR_MAMP2_1 (0x2U << DAC_CR_MAMP2_Pos) RTC_TAFCR_TAMPTS_Msk (0x1U << RTC_TAFCR_TAMPTS_Pos) I2C_OAR1_ADD9_Msk (0x1U << I2C_OAR1_ADD9_Pos) USB_OTG_DIEPEACHMSK1_XFRCM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_XFRCM_Pos) CAN_F4R1_FB30 CAN_F4R1_FB30_Msk FMC_SDSR_RE_Msk (0x1U << FMC_SDSR_RE_Pos) _SIGNED signed DCMI_RIS_FRAME_RIS DCMI_RIS_FRAME_RIS_Msk __HAL_RCC_SDMMC1_FORCE_RESET __HAL_RCC_SDIO_FORCE_RESET SYSCFG_EXTICR1_EXTI1_Msk (0xFU << SYSCFG_EXTICR1_EXTI1_Pos) RCC_PLLSAICFGR_PLLSAIP_1 (0x2U << RCC_PLLSAICFGR_PLLSAIP_Pos) DMA_LIFCR_CTCIF2_Msk (0x1U << DMA_LIFCR_CTCIF2_Pos) CAN_FS1R_FSC23_Pos (23U) CAN_RX_FIFO0 (0x00000000U) EXTI_RTSR_TR10_Msk (0x1U << EXTI_RTSR_TR10_Pos) I2C_OAR1_ADD1 I2C_OAR1_ADD1_Msk USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos (21U) SET_BIT(REG,BIT) ((REG) |= (BIT)) I2C_CR2_FREQ_4 (0x10U << I2C_CR2_FREQ_Pos) RCC_CFGR_SW_HSI 0x00000000U CAN_F8R1_FB6_Msk (0x1U << CAN_F8R1_FB6_Pos) DCMI_SR_HSYNC_Pos (0U) __warn_references(sym,msg) __asm__(".section .gnu.warning." #sym); __asm__(".asciz \"" msg "\""); __asm__(".previous") USB_OTG_DCTL_RWUSIG_Msk (0x1U << USB_OTG_DCTL_RWUSIG_Pos) DAC_DHR12R1_DACC1DHR_Pos (0U) CAN_F3R2_FB28_Pos (28U) GPIO_AF5_SPI1 ((uint8_t)0x05) TIM_RCR_REP_Msk (0xFFU << TIM_RCR_REP_Pos) CAN_TDL0R_DATA3_Pos (24U) SDIO_STA_RXOVERR SDIO_STA_RXOVERR_Msk NbrOfDiscConversion TIM_CR1_CKD_Msk (0x3U << TIM_CR1_CKD_Pos) CAN_F8R1_FB22_Pos (22U) TIM_OCNIDLESTATE_RESET 0x00000000U RTC_ALRMAR_HU_0 (0x1U << RTC_ALRMAR_HU_Pos) RTC_TSTR_MNT_2 (0x4U << RTC_TSTR_MNT_Pos) __SMARTCARD_DISABLE __HAL_SMARTCARD_DISABLE __HAL_RCC_SPDIFRX_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL, (uint32_t)(__SOURCE__))) ADC_CHANNEL_5 ((uint32_t)(ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_0)) __AHB1_RELEASE_RESET __HAL_RCC_AHB1_RELEASE_RESET XferErrorCallback __HRTIM1_CLK_ENABLE __HAL_RCC_HRTIM1_CLK_ENABLE __HAL_RCC_UART5_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET) HAL_PWR_Vddio2MonitorCallback HAL_PWREx_Vddio2MonitorCallback ADC_SQR2_SQ8_3 (0x08U << ADC_SQR2_SQ8_Pos) SPI_CR1_CPHA SPI_CR1_CPHA_Msk __HAL_UART_HWCONTROL_CTS_DISABLE(__HANDLE__) do{ CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_CTSE); } while(0U) SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) CAN_FS1R_FSC17_Pos (17U) __PRI16LEAST(x) __LEAST16 __STRINGIFY(x) CAN_RDL1R_DATA3 CAN_RDL1R_DATA3_Msk CAN_F2R2_FB10_Pos (10U) FMC_BTR2_DATAST_4 (0x10U << FMC_BTR2_DATAST_Pos) RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk FMPI2C_CR1_TXIE_Msk (0x1U << FMPI2C_CR1_TXIE_Pos) CAN_F5R2_FB9_Msk (0x1U << CAN_F5R2_FB9_Pos) FMC_BCR1_WAITPOL_Msk (0x1U << FMC_BCR1_WAITPOL_Pos) FMC_BCR1_WAITEN_Pos (13U) TIM_SLAVEMODE_RESET 0x00000004U USB_OTG_HCDMA_DMAADDR_Pos (0U) RCC_APB2RSTR_SAI1RST_Pos (22U) FMC_PCR_TAR_2 (0x4U << FMC_PCR_TAR_Pos) __TQ_IBIT__ 0 __HAL_RCC_SDIO_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) == RESET) __HAL_RCC_FMPI2C1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_FMPI2C1RST)) RTC_ALRMAR_PM_Pos (22U) CAN_F8R1_FB16_Pos (16U) I2C_CR2_ITBUFEN_Msk (0x1U << I2C_CR2_ITBUFEN_Pos) CAN_F11R2_FB17_Msk (0x1U << CAN_F11R2_FB17_Pos) CAN_F0R1_FB21 CAN_F0R1_FB21_Msk DMA_LIFCR_CFEIF3 DMA_LIFCR_CFEIF3_Msk RTC_ALRMAR_PM_Msk (0x1U << RTC_ALRMAR_PM_Pos) USB_OTG_DOEPMSK_EPDM_Pos (1U) TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk I2C_SR1_AF_Pos (10U) IS_CAN_IDTYPE(IDTYPE) (((IDTYPE) == CAN_ID_STD) || ((IDTYPE) == CAN_ID_EXT)) __HAL_ADC_CR1_DISCONTINUOUS_NUM ADC_CR1_DISCONTINUOUS_NUM CAN_F1R1_FB5_Pos (5U) RTC_ALRMAR_DU_0 (0x1U << RTC_ALRMAR_DU_Pos) CAN_F7R1_FB3_Msk (0x1U << CAN_F7R1_FB3_Pos) SAI_xFRCR_FSALL SAI_xFRCR_FSALL_Msk CAN_F3R2_FB28 CAN_F3R2_FB28_Msk FMC_SDTR2_TRAS_1 (0x2U << FMC_SDTR2_TRAS_Pos) CAN_F0R1_FB7_Pos (7U) GPIO_AFRH_AFSEL13_Pos (20U) ADC_SMPR1_SMP18_1 (0x2U << ADC_SMPR1_SMP18_Pos) MPU_REGION_SIZE_64B ((uint8_t)0x05) RTC_ALRMBR_HU_3 (0x8U << RTC_ALRMBR_HU_Pos) FLASH_OPTCR_nWRP_2 0x00040000U DMA_CHANNEL_1 0x02000000U FMPI2C_CR1_SMBDEN_Msk (0x1U << FMPI2C_CR1_SMBDEN_Pos) FMPI2C_ISR_ALERT_Pos (13U) __GPIOC_IS_CLK_ENABLED __HAL_RCC_GPIOC_IS_CLK_ENABLED GPIO_BSRR_BS_9 GPIO_BSRR_BS9 CAN_F3R1_FB9_Msk (0x1U << CAN_F3R1_FB9_Pos) CAN_TXSTATUS_FAILED ((uint8_t)0x00U) DMA_SxFCR_FEIE_Pos (7U) FMC_BTR1_DATAST_2 (0x04U << FMC_BTR1_DATAST_Pos) USB_OTG_DCFG_PERSCHIVL_1 (0x2U << USB_OTG_DCFG_PERSCHIVL_Pos) CAN_F3R1_FB14_Msk (0x1U << CAN_F3R1_FB14_Pos) CAN_F6R2_FB4_Pos (4U) SAI_xCR2_MUTECNT_2 (0x04U << SAI_xCR2_MUTECNT_Pos) __PTRDIFF_T  I2C_SR1_TXE I2C_SR1_TXE_Msk TPI_FIFO1_ITM_bytecount_Pos 27U ADC_SMPR2_SMP7_Pos (21U) _NULL 0 PRIiFAST8 __PRI8FAST(i) RTCEN_BitNumber RCC_RTCEN_BIT_NUMBER __LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLR IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x01U) && ((SIZE) < 0x10000U)) RDP_KEY ((uint16_t)0x00A5) RCC_AHB1ENR_GPIOCEN_Pos (2U) _IN_ADDR_T_DECLARED  RCC_AHB3ENR_FMCEN_Pos (0U) PVD_IRQn RCC_CIR_LSERDYC_Pos (17U) ADC_SQR3_SQ5_3 (0x08U << ADC_SQR3_SQ5_Pos) USB_OTG_HCCHAR_EPTYP_1 (0x2U << USB_OTG_HCCHAR_EPTYP_Pos) __HAL_RCC_GPIOA_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOARST)) USB_OTG_PCGCCTL_STOPCLK_Msk (0x1U << USB_OTG_PCGCCTL_STOPCLK_Pos) __HAL_UNFREEZE_TIM15_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM15 DCMI_CR_ESS DCMI_CR_ESS_Msk USB_OTG_EPNUM USB_OTG_EPNUM_Msk CAN_F4R1_FB4_Pos (4U) SYSCFG_EXTICR4_EXTI14_PI 0x0800U QUADSPI_CCR_ABSIZE QUADSPI_CCR_ABSIZE_Msk CAN_TSR_TXOK2_Msk (0x1U << CAN_TSR_TXOK2_Pos) _REENT_INIT_PTR(var) { memset((var), 0, sizeof(*(var))); _REENT_INIT_PTR_ZEROED(var); } IS_RCC_PLLI2SQ_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 15U)) USB_OTG_GINTSTS_NPTXFE_Pos (5U) FLASH_OPTCR_OPTLOCK_Msk (0x1U << FLASH_OPTCR_OPTLOCK_Pos) TIM_TRGO_OC2REF ((TIM_CR2_MMS_2 | TIM_CR2_MMS_0)) DMA_LISR_TEIF3_Msk (0x1U << DMA_LISR_TEIF3_Pos) FMC_SDTR2_TWR_Msk (0xFU << FMC_SDTR2_TWR_Pos) CAN_F7R2_FB19_Pos (19U) USB_OTG_GUSBCFG_TOCAL_Pos (0U) GPIO_AFRL_AFRL4_2 GPIO_AFRL_AFSEL4_2 CAN_FA1R_FACT4_Msk (0x1U << CAN_FA1R_FACT4_Pos) CAN_BS1_8TQ ((uint32_t)(CAN_BTR_TS1_2 | CAN_BTR_TS1_1 | CAN_BTR_TS1_0)) DMA_SxCR_PFCTRL_Pos (5U) CAN_F1R1_FB25_Msk (0x1U << CAN_F1R1_FB25_Pos) CAN_TSR_CODE_Pos (24U) CAN_F11R2_FB22_Msk (0x1U << CAN_F11R2_FB22_Pos) USB_OTG_DCFG_DAD_4 (0x10U << USB_OTG_DCFG_DAD_Pos) __TIM16_CLK_SLEEP_ENABLE __HAL_RCC_TIM16_CLK_SLEEP_ENABLE FMC_BTR2_ACCMOD_0 (0x1U << FMC_BTR2_ACCMOD_Pos) TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) CRC ((CRC_TypeDef *) CRC_BASE) CAN_F10R2_FB18_Pos (18U) CAN_F6R1_FB0_Msk (0x1U << CAN_F6R1_FB0_Pos) CAN_FA1R_FACT24_Msk (0x1U << CAN_FA1R_FACT24_Pos) DMA_LISR_TCIF2_Msk (0x1U << DMA_LISR_TCIF2_Pos) _unused_rand CAN_F9R2_FB11 CAN_F9R2_FB11_Msk FMC_BWTR3_ADDSET_0 (0x1U << FMC_BWTR3_ADDSET_Pos) TIM_SMCR_MSM TIM_SMCR_MSM_Msk TIM_CCMR1_IC2F_Msk (0xFU << TIM_CCMR1_IC2F_Pos) ETH_MMCRGUFCR 0x000001C4U GPIO_AFRL_AFRL5_2 GPIO_AFRL_AFSEL5_2 USB_OTG_GINTMSK_EPMISM_Msk (0x1U << USB_OTG_GINTMSK_EPMISM_Pos) __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR, PWR_EXTI_LINE_PVD) TIM_SR_TIF_Msk (0x1U << TIM_SR_TIF_Pos) __HAL_RCC_WWDG_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN); UNUSED(tmpreg); } while(0U) USB_OTG_DOEPCTL_SODDFRM USB_OTG_DOEPCTL_SODDFRM_Msk FLASH_SECTOR_2 2U __SPI4_IS_CLK_ENABLED __HAL_RCC_SPI4_IS_CLK_ENABLED RCC_USBPLLCLK_DIV1 RCC_USBCLKSOURCE_PLL I2C_CR1_SMBTYPE I2C_CR1_SMBTYPE_Msk UINT_LEAST16_MAX (__UINT_LEAST16_MAX__) CAN_F2R1_FB6_Msk (0x1U << CAN_F2R1_FB6_Pos) RCC_CIR_LSIRDYF_Pos (0U) CAN_F5R2_FB1 CAN_F5R2_FB1_Msk DMA_SxCR_PSIZE_Pos (11U) SCNxFAST16 __SCN16FAST(x) QUADSPI_CR_DFM_Msk (0x1U << QUADSPI_CR_DFM_Pos) __HAL_PVD_EXTI_GENERATE_SWIT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_GENERATE_SWIT() USB_OTG_GUSBCFG_CTXPKT_Msk (0x1U << USB_OTG_GUSBCFG_CTXPKT_Pos) CAN_F6R1_FB23_Msk (0x1U << CAN_F6R1_FB23_Pos) CAN_F2R2_FB8 CAN_F2R2_FB8_Msk SCNdFAST32 __SCN32FAST(d) RTC_SHIFTR_ADD1S_Msk (0x1U << RTC_SHIFTR_ADD1S_Pos) CAN_TDL2R_DATA0_Msk (0xFFU << CAN_TDL2R_DATA0_Pos) FMPI2C_CR2_PECBYTE_Msk (0x1U << FMPI2C_CR2_PECBYTE_Pos) INT_LEAST32_MAX (__INT_LEAST32_MAX__) MPU_REGION_SIZE_2MB ((uint8_t)0x14) _IOLBF 1 TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) CAN_F9R2_FB12_Pos (12U) UART_FLAG_NE ((uint32_t)USART_SR_NE) USB_OTG_GUSBCFG_PTCI_Msk (0x1U << USB_OTG_GUSBCFG_PTCI_Pos) __DMA2_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE __PKHTB(ARG1,ARG2,ARG3) ({ uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); if (ARG3 == 0) __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2) ); else __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); __RES; }) GPIO_SPEED_FREQ_LOW 0x00000000U RCC_AHB1ENR_OTGHSEN_Msk (0x1U << RCC_AHB1ENR_OTGHSEN_Pos) IS_TIM_LOCK_LEVEL(LEVEL) (((LEVEL) == TIM_LOCKLEVEL_OFF) || ((LEVEL) == TIM_LOCKLEVEL_1) || ((LEVEL) == TIM_LOCKLEVEL_2) || ((LEVEL) == TIM_LOCKLEVEL_3)) CAN_F13R1_FB13_Pos (13U) ADC_CR1_AWDEN_Msk (0x1U << ADC_CR1_AWDEN_Pos) FMC_BTR3_BUSTURN_3 (0x8U << FMC_BTR3_BUSTURN_Pos) TIM_FLAG_CC2 (TIM_SR_CC2IF) __HAL_REMAPMEMORY_FLASH __HAL_SYSCFG_REMAPMEMORY_FLASH RCC_APB2LPENR_SPI1LPEN_Msk (0x1U << RCC_APB2LPENR_SPI1LPEN_Pos) TIM_BDTR_BKP_Msk (0x1U << TIM_BDTR_BKP_Pos) GPIO_AFRH_AFSEL13_1 (0x2U << GPIO_AFRH_AFSEL13_Pos) CAN_F10R2_FB7_Pos (7U) __APB1_FORCE_RESET __HAL_RCC_APB1_FORCE_RESET IS_UART_WAKEUPMETHODE IS_UART_WAKEUPMETHOD USB_OTG_HCINT_NYET_Pos (6U) CAN_F9R2_FB25_Msk (0x1U << CAN_F9R2_FB25_Pos) NVIC_PRIORITYGROUP_0 0x00000007U FMC_PCR_PBKEN FMC_PCR_PBKEN_Msk GPIO_AF5_SPI3 ((uint8_t)0x05) _file CAN_F10R1_FB19_Msk (0x1U << CAN_F10R1_FB19_Pos) USB_OTG_DOEPEACHMSK1_XFRCM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_XFRCM_Pos) GPIO_BSRR_BR7_Pos (23U) TIM_CCMR1_OC1M_1 (0x2U << TIM_CCMR1_OC1M_Pos) SCB_SCR_SLEEPDEEP_Pos 2U __TIM16_CLK_ENABLE __HAL_RCC_TIM16_CLK_ENABLE __QSPI_CLK_ENABLE __HAL_RCC_QSPI_CLK_ENABLE GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk CAN_F0R2_FB9_Msk (0x1U << CAN_F0R2_FB9_Pos) FMPI2C_CR1_ERRIE_Pos (7U) CAN_F3R1_FB28_Msk (0x1U << CAN_F3R1_FB28_Pos) CAN_BTR_SILM_Msk (0x1U << CAN_BTR_SILM_Pos) EXTI_SWIER_SWIER9_Msk (0x1U << EXTI_SWIER_SWIER9_Pos) __HAL_RCC_SYSCFG_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SYSCFGRST)) READ_REG(REG) ((REG)) ADC_SMPR2_SMP2_2 (0x4U << ADC_SMPR2_SMP2_Pos) USB_OTG_DIEPEACHMSK1_TOM_Pos (3U) SPI1 ((SPI_TypeDef *) SPI1_BASE) ADC_SQR3_SQ1_4 (0x10U << ADC_SQR3_SQ1_Pos) FMC_BWTR1_ACCMOD FMC_BWTR1_ACCMOD_Msk FMC_PCR_PTYP_Msk (0x1U << FMC_PCR_PTYP_Pos) __DFSDM_RELEASE_RESET __HAL_RCC_DFSDM_RELEASE_RESET SAI_xCR1_DMAEN SAI_xCR1_DMAEN_Msk TIM_OR_TI4_RMP_1 (0x2U << TIM_OR_TI4_RMP_Pos) CAN_F3R2_FB7 CAN_F3R2_FB7_Msk CAN_RF1R_FOVR1_Pos (4U) CAN_FFA1R_FFA0_Pos (0U) EXTI_SWIER_SWIER15 EXTI_SWIER_SWIER15_Msk USART_SR_LBD_Pos (8U) DCMI_FLAG_OVFMI DCMI_FLAG_OVRMI TPI_ITATBCTR0_ATREADY_Msk (0x1UL ) ADC_SQR2_SQ10_3 (0x08U << ADC_SQR2_SQ10_Pos) EXTI_EMR_MR20_Msk (0x1U << EXTI_EMR_MR20_Pos) CAN_TSR_TME0_Msk (0x1U << CAN_TSR_TME0_Pos) __HAL_ADC_SQR1_L ADC_SQR1_L_SHIFT GPIO_OSPEEDER_OSPEEDR6_1 GPIO_OSPEEDR_OSPEED6_1 RCC_PLLCFGR_RST_VALUE 0x24003010U IS_CAN_RX_FIFO(FIFO) (((FIFO) == CAN_RX_FIFO0) || ((FIFO) == CAN_RX_FIFO1)) USB_OTG_HCSPLT_HUBADDR_Pos (7U) FLASH_OPTCR_nWRP_0 0x00010000U ADC_JSQR_JSQ2_Msk (0x1FU << ADC_JSQR_JSQ2_Pos) HAL_CAN_ERROR_TX_ALST2 (0x00008000U) TIM_DMABurstLength_15Transfers TIM_DMABURSTLENGTH_15TRANSFERS CAN_F8R1_FB25 CAN_F8R1_FB25_Msk IS_MPU_ACCESS_SHAREABLE(STATE) (((STATE) == MPU_ACCESS_SHAREABLE) || ((STATE) == MPU_ACCESS_NOT_SHAREABLE)) DMA_SxCR_HTIE_Pos (3U) CAN_F5R2_FB10 CAN_F5R2_FB10_Msk SDIO_CLKCR_HWFC_EN_Pos (14U) CAN_F1R1_FB20 CAN_F1R1_FB20_Msk PWR_CR_OFFSET 0x00U CAN_F10R1_FB24_Msk (0x1U << CAN_F10R1_FB24_Pos) ADC_CR2_JEXTSEL_0 (0x1U << ADC_CR2_JEXTSEL_Pos) GPIO_BSRR_BS_3 GPIO_BSRR_BS3 USB_OTG_DIEPMSK_ITTXFEMSK USB_OTG_DIEPMSK_ITTXFEMSK_Msk GPIO_BRR_BR6_Pos (6U) CAN_F2R1_FB1 CAN_F2R1_FB1_Msk RCC_CLOCKTYPE_HCLK 0x00000002U FMC_PATT_ATTHIZ2_3 (0x08U << FMC_PATT_ATTHIZ2_Pos) CAN_F1R1_FB13_Pos (13U) ADC_SMPR2_SMP6_1 (0x2U << ADC_SMPR2_SMP6_Pos) CAN_F4R2_FB27 CAN_F4R2_FB27_Msk GPIO_ODR_OD8 GPIO_ODR_OD8_Msk CAN_FM1R_FBM11 CAN_FM1R_FBM11_Msk RTC_DR_YT_0 (0x1U << RTC_DR_YT_Pos) __cleanup ADC_JSQR_JSQ3_0 (0x01U << ADC_JSQR_JSQ3_Pos) CAN_F0R2_FB28_Pos (28U) CAN_F10R1_FB15 CAN_F10R1_FB15_Msk DMA_LIFCR_CTEIF0_Pos (3U) RTC_TAFCR_TAMP1TRG_Msk (0x1U << RTC_TAFCR_TAMP1TRG_Pos) TIM5 ((TIM_TypeDef *) TIM5_BASE) QUADSPI_PSMAR_MATCH_Msk (0xFFFFFFFFU << QUADSPI_PSMAR_MATCH_Pos) CAN_F12R2_FB1 CAN_F12R2_FB1_Msk PWR_CR_FPDS_Msk (0x1U << PWR_CR_FPDS_Pos) CAN_F7R1_FB28_Msk (0x1U << CAN_F7R1_FB28_Pos) WRPAREA_BANK1_AREAA OB_WRPAREA_BANK1_AREAA RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) GPIO_MODER_MODE12_Pos (24U) TIM_CR2_OIS3_Msk (0x1U << TIM_CR2_OIS3_Pos) CAN_F0R2_FB12_Msk (0x1U << CAN_F0R2_FB12_Pos) TPI_FIFO0_ETM_bytecount_Pos 24U CAN_F13R2_FB21 CAN_F13R2_FB21_Msk __HAL_RCC_UART5_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_UART5LPEN)) DMA_LIFCR_CHTIF0_Pos (4U) __HAL_ADC_IS_CONVERSION_ONGOING_INJECTED ADC_IS_CONVERSION_ONGOING_INJECTED PWR_MODE_NORMAL PWR_PVD_MODE_NORMAL HAL_CAN_ERROR_TIMEOUT (0x00020000U) GPIO_AF8_SAI2 ((uint8_t)0x08) EXTI_PR_PR18 EXTI_PR_PR18_Msk USB_OTG_GINTSTS_ISOODRP_Pos (14U) EXTI_RTSR_TR2_Pos (2U) TIM_CCER_CC3E_Pos (8U) PRIxPTR __PRIPTR(x) ADC_CR2_EOCS_Msk (0x1U << ADC_CR2_EOCS_Pos) EXTI_EMR_MR8_Msk (0x1U << EXTI_EMR_MR8_Pos) USB_OTG_GOTGCTL_DHNPEN_Pos (11U) MemInc CAN_F2R2_FB4_Pos (4U) CAN_F1R1_FB3 CAN_F1R1_FB3_Msk TIM12_BASE (APB1PERIPH_BASE + 0x1800U) TIM_CCMR1_IC1F_0 (0x1U << TIM_CCMR1_IC1F_Pos) SAI_xFRCR_FSALL_2 (0x04U << SAI_xFRCR_FSALL_Pos) TPI_FIFO1_ETM_ATVALID_Pos 26U CAN_F0R2_FB3 CAN_F0R2_FB3_Msk SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk DWT_FUNCTION_DATAVADDR0_Pos 12U FMPI2C_CR1_RXDMAEN_Pos (15U) long double CAN_F3R1_FB23_Pos (23U) CAN_F13R2_FB1_Msk (0x1U << CAN_F13R2_FB1_Pos) ADC_IS_SOFTWARE_START_INJECTED(__HANDLE__) (((__HANDLE__)->Instance->CR2 & ADC_CR2_JEXTEN) == RESET) __I2C1_CLK_DISABLE __HAL_RCC_I2C1_CLK_DISABLE FMPI2C_CR1_SMBHEN_Pos (20U) SPDIFRX_IMR_CSRNEIE_Pos (1U) CAN_F10R2_FB22 CAN_F10R2_FB22_Msk DCMI_DR_BYTE0_Pos (0U) CAN_TI0R_EXID_Pos (3U) CAN_TI0R_TXRQ CAN_TI0R_TXRQ_Msk HAL_PWR_DisableBkUpReg HAL_PWREx_DisableBkUpReg CAN_F10R1_FB4_Msk (0x1U << CAN_F10R1_FB4_Pos) FMPI2C_ICR_TIMOUTCF_Msk (0x1U << FMPI2C_ICR_TIMOUTCF_Pos) DMA_LISR_HTIF3_Msk (0x1U << DMA_LISR_HTIF3_Pos) FMC_BCR4_WAITPOL FMC_BCR4_WAITPOL_Msk CAN_F0R2_FB18 CAN_F0R2_FB18_Msk CAN_ID_EXT (0x00000004U) __HAL_RCC_CAN1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN); UNUSED(tmpreg); } while(0U) CAN_FA1R_FACT27_Pos (27U) __HAL_RCC_GPIOA_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOAEN)) != RESET) __FMC_RELEASE_RESET __HAL_RCC_FMC_RELEASE_RESET CAN_TSR_LOW2_Msk (0x1U << CAN_TSR_LOW2_Pos) FPU_MVFR0_A_SIMD_registers_Pos 0U uint32_t ADC_TWOSAMPLINGDELAY_15CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_1)) __SPI5_FORCE_RESET __HAL_RCC_SPI5_FORCE_RESET FLASH_ERROR_OPTVUSR HAL_FLASH_ERROR_OPTVUSR CAN_F4R1_FB18_Msk (0x1U << CAN_F4R1_FB18_Pos) CAN_TDL2R_DATA2_Msk (0xFFU << CAN_TDL2R_DATA2_Pos) SDIO_CLKCR_NEGEDGE_Msk (0x1U << SDIO_CLKCR_NEGEDGE_Pos) QUADSPI_CCR_DCYC_Pos (18U) FMC_BWTR2_ADDHLD_0 (0x1U << FMC_BWTR2_ADDHLD_Pos) USB_OTG_GLPMCFG_LPMCHIDX_Pos (17U) OPAMP_SEC_NONINVERTINGINPUT_VP0 OPAMP_SEC_NONINVERTINGINPUT_IO0 EXTI_FTSR_TR9_Msk (0x1U << EXTI_FTSR_TR9_Pos) FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) __TIM17_CLK_SLEEP_ENABLE __HAL_RCC_TIM17_CLK_SLEEP_ENABLE USB_OTG_PCGCR_PHYSUSP USB_OTG_PCGCR_PHYSUSP_Msk FMC_SDTR2_TRCD_2 (0x4U << FMC_SDTR2_TRCD_Pos) FPU_IRQn RCC_CFGR_PPRE1_0 (0x1U << RCC_CFGR_PPRE1_Pos) USB_OTG_HPTXSTS_PTXQTOP_0 (0x01U << USB_OTG_HPTXSTS_PTXQTOP_Pos) GPIO_AFRL_AFRL5_1 GPIO_AFRL_AFSEL5_1 CAN_BTR_SILM CAN_BTR_SILM_Msk CAN_TX_MAILBOX0 (0x00000001U) SYSCFG_EXTICR2_EXTI6_PJ 0x0900U USB_OTG_GINTMSK_SOFM_Pos (3U) __UACCUM_MAX__ 0XFFFFFFFFP-16UK PWR_CR_PLS_2 (0x4U << PWR_CR_PLS_Pos) RCC_APB2LPENR_SAI2LPEN RCC_APB2LPENR_SAI2LPEN_Msk __HAL_SMBUS_RESET_CR2 SMBUS_RESET_CR2 GPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk __CAN2_CLK_SLEEP_DISABLE __HAL_RCC_CAN2_CLK_SLEEP_DISABLE RCC_CR_PLLON_BB (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_PLLON_BIT_NUMBER * 4U)) USB_OTG_DIEPEACHMSK1_INEPNEM_Pos (6U) SDMMC_CMD0TIMEOUT SDIO_CMD0TIMEOUT USB_OTG_HCINT_STALL_Pos (3U) ADC_DR_DATA_Msk (0xFFFFU << ADC_DR_DATA_Pos) RCC_APB2ENR_SPI4EN_Pos (13U) CAN_F9R1_FB16_Msk (0x1U << CAN_F9R1_FB16_Pos) TIM_SMCR_TS_1 (0x2U << TIM_SMCR_TS_Pos) TIM_EGR_CC1G_Msk (0x1U << TIM_EGR_CC1G_Pos) CAN_F13R2_FB25_Msk (0x1U << CAN_F13R2_FB25_Pos) DMA_LISR_FEIF3 DMA_LISR_FEIF3_Msk TIM_CR2_CCPC TIM_CR2_CCPC_Msk RCC_DCKCFGR2_CK48MSEL_Pos (27U) SDIO_FIFO_FIFODATA SDIO_FIFO_FIFODATA_Msk DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos (21U) LPLVDS_BitNumber LPLVDS_BIT_NUMBER __TIM22_CLK_SLEEP_ENABLE __HAL_RCC_TIM22_CLK_SLEEP_ENABLE CAN_F2R1_FB11 CAN_F2R1_FB11_Msk __HRTIM1_FORCE_RESET __HAL_RCC_HRTIM1_FORCE_RESET GPIO_OSPEEDER_OSPEEDR7_0 GPIO_OSPEEDR_OSPEED7_0 CAN_ESR_LEC_2 (0x4U << CAN_ESR_LEC_Pos) USB_OTG_GINTSTS_OTGINT_Msk (0x1U << USB_OTG_GINTSTS_OTGINT_Pos) SPI_TIMODE_ENABLED SPI_TIMODE_ENABLE CAN_IT_RX_FIFO0_FULL ((uint32_t)CAN_IER_FFIE0) CAN_TSR_ABRQ2 CAN_TSR_ABRQ2_Msk CAN_F12R2_FB11 CAN_F12R2_FB11_Msk __CRS_RELEASE_RESET __HAL_RCC_CRS_RELEASE_RESET SDIO_CMD_WAITRESP_0 (0x1U << SDIO_CMD_WAITRESP_Pos) HAL_PWR_DisableFlashPowerDown HAL_PWREx_DisableFlashPowerDown CAN_RDT1R_TIME CAN_RDT1R_TIME_Msk CAN_F9R2_FB1_Pos (1U) __UINTPTR_MAX__ 0xffffffffU USB_OTG_GINTMSK_OEPINT_Pos (19U) IS_OB_RDP_LEVEL(LEVEL) (((LEVEL) == OB_RDP_LEVEL_0) || ((LEVEL) == OB_RDP_LEVEL_1) || ((LEVEL) == OB_RDP_LEVEL_2)) USB_OTG_HCCHAR_DAD_1 (0x02U << USB_OTG_HCCHAR_DAD_Pos) DWT_CTRL_EXCTRCENA_Pos 16U CAN_F10R1_FB8_Pos (8U) __HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE HAL_PWREx_DisablePullUpPullDownConfig SysTick_VAL_CURRENT_Msk (0xFFFFFFUL ) RCC_APB1RSTR_I2C1RST_Pos (21U) FMC_SDTR1_TXSR_3 (0x8U << FMC_SDTR1_TXSR_Pos) USB_OTG_DCTL_RWUSIG_Pos (0U) RCC_LPTIM2CLKSOURCE_PCLK RCC_LPTIM2CLKSOURCE_PCLK1 DBP_TIMEOUT_VALUE RCC_DBP_TIMEOUT_VALUE LPTIM_CLOCKPOLARITY_FALLINGEDGE LPTIM_CLOCKPOLARITY_FALLING CAN_F13R1_FB12_Msk (0x1U << CAN_F13R1_FB12_Pos) CAN_MCR_ABOM_Pos (6U) ADC_CCR_DMA ADC_CCR_DMA_Msk SPDIFRX_CR_RXDMAEN_Msk (0x1U << SPDIFRX_CR_RXDMAEN_Pos) CAN_F5R2_FB21 CAN_F5R2_FB21_Msk __SPI3_CLK_SLEEP_ENABLE __HAL_RCC_SPI3_CLK_SLEEP_ENABLE IWDG_PR_PR_Pos (0U) RTC_ALRMBSSR_MASKSS_Msk (0xFU << RTC_ALRMBSSR_MASKSS_Pos) FLASH_FLAG_BSY FLASH_SR_BSY __HAL_RCC_GPIOF_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST)) RTC_BKP4R_Pos (0U) DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos (8U) FMC_BWTR2_ADDSET_1 (0x2U << FMC_BWTR2_ADDSET_Pos) FMC_BWTR1_BUSTURN_3 (0x8U << FMC_BWTR1_BUSTURN_Pos) TIM_EGR_CC3G_Pos (3U) CEC_IER_RXACKEIE_Msk (0x1U << CEC_IER_RXACKEIE_Pos) EXTI_PR_PR21_Msk (0x1U << EXTI_PR_PR21_Pos) stdout (_REENT->_stdout) ADC_DMAACCESSMODE_1 ((uint32_t)ADC_CCR_DMA_0) SAI_xCR1_MCKDIV_0 (0x1U << SAI_xCR1_MCKDIV_Pos) CAN_F10R1_FB13_Pos (13U) SPDIFRX_DR1_C_Pos (3U) OBEX_BOOTCONFIG OPTIONBYTE_BOOTCONFIG __UART5_IS_CLK_DISABLED __HAL_RCC_UART5_IS_CLK_DISABLED HAL_PWREx_DeactivateOverDrive HAL_PWREx_DisableOverDrive GPIO_ODR_OD1_Msk (0x1U << GPIO_ODR_OD1_Pos) RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk CAN_F13R1_FB7_Pos (7U) RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM2AUDIOCLKSOURCE_I2S1 RCC_DCKCFGR_PLLSAIDIVQ_Pos (8U) ADC_CSR_OVR3_Msk (0x1U << ADC_CSR_OVR3_Pos) CAN_F9R1_FB24 CAN_F9R1_FB24_Msk UINT64_MAX (__UINT64_MAX__) TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk DMA_LISR_HTIF0 DMA_LISR_HTIF0_Msk RCC_APB1ENR_I2C1EN_Pos (21U) CAN_F3R1_FB29 CAN_F3R1_FB29_Msk FLASH_SECTOR_3 3U SDIO_STA_TXUNDERR SDIO_STA_TXUNDERR_Msk __AES_CLK_DISABLE __HAL_RCC_AES_CLK_DISABLE CAN_TSR_TXOK1_Pos (9U) USB_OTG_HPRT_PSUSP_Msk (0x1U << USB_OTG_HPRT_PSUSP_Pos) __USART2_IS_CLK_ENABLED __HAL_RCC_USART2_IS_CLK_ENABLED CAN_IT_RX_FIFO0_MSG_PENDING ((uint32_t)CAN_IER_FMPIE0) WWDG_CFR_W_2 (0x04U << WWDG_CFR_W_Pos) ADC_CSR_EOC1 ADC_CSR_EOC1_Msk SPI_SR_OVR_Pos (6U) FMC_BCR3_ASYNCWAIT FMC_BCR3_ASYNCWAIT_Msk CAN_F4R2_FB13_Pos (13U) __DEC128_SUBNORMAL_MIN__ 0.000000000000000000000000000000001E-6143DL APB2LPENR DMA_HIFCR_CTCIF5_Msk (0x1U << DMA_HIFCR_CTCIF5_Pos) CAN_F10R2_FB16_Pos (16U) USB_OTG_GLOBAL_BASE 0x000U GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk EXTI_FTSR_TR14_Msk (0x1U << EXTI_FTSR_TR14_Pos) RTC_ALRMBR_DT_Pos (28U) I2C3_ER_IRQn CEC_ISR_RXACKE_Pos (6U) FMPI2C_TXDR_TXDATA_Msk (0xFFU << FMPI2C_TXDR_TXDATA_Pos) CAN_RF0R_RFOM0 CAN_RF0R_RFOM0_Msk CAN_TSR_TERR2_Pos (19U) CAN_IER_BOFIE CAN_IER_BOFIE_Msk ADC_CDR_DATA2_Msk (0xFFFFU << ADC_CDR_DATA2_Pos) __HAL_RCC_ADC2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN); UNUSED(tmpreg); } while(0U) RTC_BKP16R_Pos (0U) GPIO_IDR_ID7_Msk (0x1U << GPIO_IDR_ID7_Pos) __HAL_RCC_CEC_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_CECLPEN)) __HAL_RCC_SDIO_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) != RESET) GPIO_OTYPER_OT_14 GPIO_OTYPER_OT14 CAN_FS1R_FSC11_Msk (0x1U << CAN_FS1R_FSC11_Pos) CAN_F10R1_FB30_Pos (30U) SCNu64 __SCN64(u) TIM_CLOCKPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED DWT_FUNCTION_MATCHED_Pos 24U GPIO_OTYPER_OT11_Pos (11U) IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == USART6)) FMPI2C_ICR_ALERTCF_Msk (0x1U << FMPI2C_ICR_ALERTCF_Pos) TIM_FLAG_CC4 (TIM_SR_CC4IF) CAN_F5R2_FB23_Msk (0x1U << CAN_F5R2_FB23_Pos) CAN_MSR_RX_Msk (0x1U << CAN_MSR_RX_Pos) IS_RCC_PLLI2SP_VALUE(VALUE) (((VALUE) == RCC_PLLI2SP_DIV2) || ((VALUE) == RCC_PLLI2SP_DIV4) || ((VALUE) == RCC_PLLI2SP_DIV6) || ((VALUE) == RCC_PLLI2SP_DIV8)) CAN_FS1R_FSC_Msk (0xFFFFFFFU << CAN_FS1R_FSC_Pos) GPIO_OSPEEDR_OSPEED6_0 (0x1U << GPIO_OSPEEDR_OSPEED6_Pos) CAN_IER_WKUIE_Pos (16U) CAN_F8R2_FB6_Msk (0x1U << CAN_F8R2_FB6_Pos) LPTIM_CLOCKPOLARITY_RISINGEDGE LPTIM_CLOCKPOLARITY_RISING CAN_F5R1_FB15 CAN_F5R1_FB15_Msk FMC_BCR1_WAITCFG_Pos (11U) IS_CAN_FILTER_FIFO(FIFO) (((FIFO) == CAN_FILTER_FIFO0) || ((FIFO) == CAN_FILTER_FIFO1)) HASH_AlgoMode_HASH HASH_ALGOMODE_HASH CAN_F12R1_FB27_Msk (0x1U << CAN_F12R1_FB27_Pos) DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk RCC_CRS_TRIMOV RCC_CRS_TRIMOVF CAN_F13R1_FB22 CAN_F13R1_FB22_Msk CAN_F6R2_FB23_Pos (23U) __HAL_PWR_VDDUSB_DISABLE HAL_PWREx_DisableVddUSB DAC_CR_MAMP1_2 (0x4U << DAC_CR_MAMP1_Pos) WCHAR_MIN (__WCHAR_MIN__) ADC_SQR1_SQ13_4 (0x10U << ADC_SQR1_SQ13_Pos) USB_OTG_PCGCCTL_GATECLK_Pos (1U) FMC_BCR3_BURSTEN_Msk (0x1U << FMC_BCR3_BURSTEN_Pos) CAN_F12R1_FB17_Pos (17U) DCMI_DR_BYTE3 DCMI_DR_BYTE3_Msk __HAL_TIM_SET_COUNTER(__HANDLE__,__COUNTER__) ((__HANDLE__)->Instance->CNT = (__COUNTER__)) __HAL_SMBUS_GENERATE_START SMBUS_GENERATE_START FMC_PATT_ATTHIZ2_1 (0x02U << FMC_PATT_ATTHIZ2_Pos) SDIO_STA_DATAEND SDIO_STA_DATAEND_Msk MPU_RASR_TEX_Pos 19U __STM32F4xx_HAL_GPIO_EX_H  RTC_CR_ALRAIE_Msk (0x1U << RTC_CR_ALRAIE_Pos) RTC_ISR_ALRBWF_Msk (0x1U << RTC_ISR_ALRBWF_Pos) GPIO_BSRR_BR15_Msk (0x1U << GPIO_BSRR_BR15_Pos) GPIO_AFRL_AFSEL2_2 (0x4U << GPIO_AFRL_AFSEL2_Pos) __HAL_RCC_TIM1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); UNUSED(tmpreg); } while(0U) __CC_SUPPORTS___INLINE__ 1 ADC_IT_AWD ((uint32_t)ADC_CR1_AWDIE) __HAL_RCC_UART4_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART4LPEN)) RTC_ALRMAR_MSK2_Pos (15U) EXTI_PR_PR1_Pos (1U) RCC_USBCLK_PLL RCC_USBCLKSOURCE_PLL FMC_BCR1_MTYP FMC_BCR1_MTYP_Msk USB_OTG_DIEPEACHMSK1_ITTXFEMSK USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk CAN_F5R2_FB3 CAN_F5R2_FB3_Msk SPDIFRX_CR_CHSEL_Msk (0x1U << SPDIFRX_CR_CHSEL_Pos) FMC_BWTR2_ADDSET FMC_BWTR2_ADDSET_Msk __HAL_I2C_SPEED_FAST I2C_SPEED_FAST RCC_CR_PLLSAIRDY_Msk (0x1U << RCC_CR_PLLSAIRDY_Pos) __FLT_MIN__ 1.1754943508222875e-38F GPIO_OSPEEDER_OSPEEDR2_0 GPIO_OSPEEDR_OSPEED2_0 SPDIFRX_IMR_PERRIE SPDIFRX_IMR_PERRIE_Msk USB_OTG_GLPMCFG_BESLTHRS_Pos (8U) GPIO_MODE_OUTPUT_OD 0x00000011U __ADC1_CLK_ENABLE __HAL_RCC_ADC1_CLK_ENABLE PRIiLEAST64 __PRI64LEAST(i) EXTI_EMR_EM5 EXTI_EMR_MR5 USB_OTG_HCINTMSK_FRMORM_Pos (9U) hadc RTC_ISR_ALRBWF_Pos (1U) RTC_CR_REFCKON_Pos (4U) RTC_TSDR_DT_Msk (0x3U << RTC_TSDR_DT_Pos) GPIO_BRR_BR7 GPIO_BRR_BR7_Msk SAI_xCR2_CPL_Msk (0x1U << SAI_xCR2_CPL_Pos) USB_OTG_DIEPCTL_TXFNUM_1 (0x2U << USB_OTG_DIEPCTL_TXFNUM_Pos) CAN_F7R2_FB3_Msk (0x1U << CAN_F7R2_FB3_Pos) RCC_DCKCFGR2_SDIOSEL_Pos (28U) GPIO_AFRH_AFSEL11_0 (0x1U << GPIO_AFRH_AFSEL11_Pos) CAN_F0R1_FB5_Msk (0x1U << CAN_F0R1_FB5_Pos) SAI_xSLOTR_NBSLOT SAI_xSLOTR_NBSLOT_Msk USB_OTG_DOEPMSK_BOIM USB_OTG_DOEPMSK_BOIM_Msk TIM_SR_CC2IF TIM_SR_CC2IF_Msk CAN_F3R2_FB22_Msk (0x1U << CAN_F3R2_FB22_Pos) ADC_SMPR1_SMP17_0 (0x1U << ADC_SMPR1_SMP17_Pos) CAN_F0R1_FB23_Pos (23U) FMC_PATT_ATTWAIT2_Msk (0xFFU << FMC_PATT_ATTWAIT2_Pos) SDIO_STA_SDIOIT SDIO_STA_SDIOIT_Msk GPIO_AFRL_AFRL5_0 GPIO_AFRL_AFSEL5_0 RTC_TAFCR_TAMPFREQ_1 (0x2U << RTC_TAFCR_TAMPFREQ_Pos) TIM_DIER_CC4IE_Pos (4U) __result_use_check __attribute__((__warn_unused_result__)) SAI_xCR1_PRTCFG SAI_xCR1_PRTCFG_Msk CAN_F3R2_FB9_Msk (0x1U << CAN_F3R2_FB9_Pos) TIM_SR_CC4OF_Msk (0x1U << TIM_SR_CC4OF_Pos) RCC_AHB1RSTR_OTGHRST_Msk (0x1U << RCC_AHB1RSTR_OTGHRST_Pos) __UINTMAX_TYPE__ long long unsigned int ADC_DUALMODE_REGSIMULT ((uint32_t)(ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1)) __lock_close_recursive(lock) __retarget_lock_close_recursive(lock) EXTI_RTSR_TR18_Msk (0x1U << EXTI_RTSR_TR18_Pos) __TIM2_CLK_DISABLE __HAL_RCC_TIM2_CLK_DISABLE DBGMCU_CR_DBG_STOP_Pos (1U) GPIO_MODER_MODER2 GPIO_MODER_MODER2_Msk TIM_ENCODERMODE_TI12 (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) __GCC_ATOMIC_WCHAR_T_LOCK_FREE 2 CAN_RDL1R_DATA3_Pos (24U) IS_CAN_TX_MAILBOX_LIST(TRANSMITMAILBOX) ((TRANSMITMAILBOX) <= (CAN_TX_MAILBOX0 | CAN_TX_MAILBOX1 | CAN_TX_MAILBOX2)) SYSCFG_EXTICR1_EXTI1_PB 0x0010U TYPEERASE_SECTORS FLASH_TYPEERASE_SECTORS CAN_F1R2_FB13 CAN_F1R2_FB13_Msk _PTRDIFF_T  SPI_CR1_SSI_Msk (0x1U << SPI_CR1_SSI_Pos) GPIO_MODER_MODER12_Pos (24U) RCC_PLLVCO_INPUT_MAX 2100000U GPIO_BSRR_BR5_Pos (21U) CAN_F6R2_FB20 CAN_F6R2_FB20_Msk RTC_BKP16R_Msk (0xFFFFFFFFU << RTC_BKP16R_Pos) ADC_JSQR_JSQ4_2 (0x04U << ADC_JSQR_JSQ4_Pos) TIM_DMABASE_CNT 0x00000009U TIM_DMABASE_OR 0x00000013U CAN_F0R2_FB25 CAN_F0R2_FB25_Msk CAN_F9R1_FB2_Pos (2U) DAC_CR_WAVE1 DAC_CR_WAVE1_Msk ETH_MMCRFAECR 0x00000198U FMPI2C_ISR_PECERR_Msk (0x1U << FMPI2C_ISR_PECERR_Pos) FMC_SDSR_RE FMC_SDSR_RE_Msk CAN_TDH1R_DATA4 CAN_TDH1R_DATA4_Msk SYSCFG_EXTICR2_EXTI4_PA 0x0000U FMC_SDCR2_NB FMC_SDCR2_NB_Msk RCC_APB1RSTR_TIM6RST RCC_APB1RSTR_TIM6RST_Msk GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk WWDG_CFR_W0 WWDG_CFR_W_0 SDIO_DCOUNT_DATACOUNT_Pos (0U) QUADSPI_CCR_ABMODE_0 (0x1U << QUADSPI_CCR_ABMODE_Pos) CAN_F6R2_FB0_Msk (0x1U << CAN_F6R2_FB0_Pos) SAI_xCR2_FTH_0 (0x1U << SAI_xCR2_FTH_Pos) TIM_EventSource_Break TIM_EVENTSOURCE_BREAK GPIO_BRR_BR8_Pos (8U) __CAN1_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET HAL_DMA_DeInit CAN_F13R2_FB13_Pos (13U) CAN_F11R2_FB20_Pos (20U) RTC_TSDR_MU_Pos (8U) __USACCUM_FBIT__ 8 NOR_SUCCESS HAL_NOR_STATUS_SUCCESS SYSCFG_EXTICR2_EXTI5_PC 0x0020U SCB_CCR_UNALIGN_TRP_Pos 3U BDTR CAN_F2R2_FB6_Msk (0x1U << CAN_F2R2_FB6_Pos) SDIO_STA_TXFIFOF SDIO_STA_TXFIFOF_Msk ADC_CLOCKPRESCALER_PCLK_DIV1 ADC_CLOCK_SYNC_PCLK_DIV1 USB_OTG_GUSBCFG_TOCAL_0 (0x1U << USB_OTG_GUSBCFG_TOCAL_Pos) RCC_APB2LPENR_SAI1LPEN_Msk (0x1U << RCC_APB2LPENR_SAI1LPEN_Pos) ADC_CR2_DDS_Pos (9U) DMA_HIFCR_CTCIF7_Msk (0x1U << DMA_HIFCR_CTCIF7_Pos) __GXX_ABI_VERSION 1010 APSR_C_Msk (1UL << APSR_C_Pos) __HAL_RCC_ADC2_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) != RESET) I2C_CR1_SMBUS_Pos (1U) __HAL_UART_HWCONTROL_CTS_ENABLE(__HANDLE__) do{ SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_CTSE; } while(0U) RCC_CSR_LSION_Msk (0x1U << RCC_CSR_LSION_Pos) EXTI_IMR_MR20_Msk (0x1U << EXTI_IMR_MR20_Pos) GPIO_PUPDR_PUPD9_0 (0x1U << GPIO_PUPDR_PUPD9_Pos) RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM2AUDIOCLKSOURCE_I2S2 __HAL_RCC_GPIOG_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) != RESET) RTC_TSDR_WDU RTC_TSDR_WDU_Msk __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN)) HAL_BUSY __NOINLINE __attribute__ ( (noinline) ) RCC_PLLDIV_4 RCC_PLL_DIV4 __LPUART1_RELEASE_RESET __HAL_RCC_LPUART1_RELEASE_RESET RTC_TAFCR_TAMPPUDIS_Pos (15U) GPIOH ((GPIO_TypeDef *) GPIOH_BASE) CAN_F2R1_FB27_Pos (27U) _REENT_RAND48_ADD(ptr) ((ptr)->_new._reent._r48._add) __OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET FLASH_SR_WRPERR_Pos (4U) USB_OTG_GINTSTS_CMOD USB_OTG_GINTSTS_CMOD_Msk USB_OTG_DIEPINT_XFRC USB_OTG_DIEPINT_XFRC_Msk CAN_F1R1_FB10_Msk (0x1U << CAN_F1R1_FB10_Pos) RCC_CFGR_MCO1PRE_Msk (0x7U << RCC_CFGR_MCO1PRE_Pos) GPIO_MODER_MODER9_Msk (0x3U << GPIO_MODER_MODER9_Pos) CAN_F2R2_FB11 CAN_F2R2_FB11_Msk FMC_Bank1 ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE) RCC_CIR_HSERDYIE_Msk (0x1U << RCC_CIR_HSERDYIE_Pos) CAN_IER_TMEIE CAN_IER_TMEIE_Msk __htonl(_x) __bswap32(_x) SYSCFG_EXTICR1_EXTI0_Msk (0xFU << SYSCFG_EXTICR1_EXTI0_Pos) TIM_CR2_MMS TIM_CR2_MMS_Msk TIM_INPUTCHANNELPOLARITY_RISING 0x00000000U CAN_RDH1R_DATA7_Msk (0xFFU << CAN_RDH1R_DATA7_Pos) RTC_CR_ADD1H_Pos (16U) ADC_CR1_AWDCH_4 (0x10U << ADC_CR1_AWDCH_Pos) RCC_CIR_PLLSAIRDYIE_Msk (0x1U << RCC_CIR_PLLSAIRDYIE_Pos) DMA_SxNDT_10 (0x0400U << DMA_SxNDT_Pos) CAN_F11R2_FB2 CAN_F11R2_FB2_Msk RCC_CIR_LSIRDYF RCC_CIR_LSIRDYF_Msk CAN_F13R2_FB30_Pos (30U) __HAL_RCC_RNG_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_RNGLPEN)) RCC_APB1ENR_TIM6EN_Pos (4U) SRAM2_BASE 0x2001C000U IWDG_PR_PR_0 (0x1U << IWDG_PR_PR_Pos) DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) GPIO_OSPEEDR_OSPEED1_1 (0x2U << GPIO_OSPEEDR_OSPEED1_Pos) __HAL_RCC_UART5_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN)) USB_OTG_EPNUM_2 (0x4U << USB_OTG_EPNUM_Pos) RCC_SSCGR_INCSTEP_Pos (13U) _REENT_CHECK_EMERGENCY(ptr)  OB_WRP_SECTOR_0 0x00000001U FMPI2C_CR1_ADDRIE FMPI2C_CR1_ADDRIE_Msk CAN_F11R1_FB0_Msk (0x1U << CAN_F11R1_FB0_Pos) USB_OTG_DOEPCTL_SD0PID_SEVNFRM USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk USB_OTG_DAINT_OEPINT_Msk (0xFFFFU << USB_OTG_DAINT_OEPINT_Pos) CR_FPDS_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (FPDS_BIT_NUMBER * 4U)) xPSR_IT_Msk (3UL << xPSR_IT_Pos) CAN_FM1R_FBM27_Pos (27U) GPIO_OTYPER_OT_3 GPIO_OTYPER_OT3 SAI_xCR1_MODE SAI_xCR1_MODE_Msk FMC_BTR3_ADDSET_Msk (0xFU << FMC_BTR3_ADDSET_Pos) __HAL_ADC_CFGR_AUTOWAIT ADC_CFGR_AUTOWAIT FMC_SDSR_BUSY_Msk (0x1U << FMC_SDSR_BUSY_Pos) __TIM4_IS_CLK_ENABLED __HAL_RCC_TIM4_IS_CLK_ENABLED CAN_TSR_LOW1 CAN_TSR_LOW1_Msk PRIdPTR __PRIPTR(d) PRIX32 __PRI32(X) __TIM7_CLK_DISABLE __HAL_RCC_TIM7_CLK_DISABLE GPIO_OSPEEDR_OSPEED0_Msk (0x3U << GPIO_OSPEEDR_OSPEED0_Pos) ADC_SQR2_SQ7_1 (0x02U << ADC_SQR2_SQ7_Pos) GPIO_AFRL_AFRL7 GPIO_AFRL_AFSEL7 HAL_PWR_PVDConfig HAL_PWR_ConfigPVD TPI_TRIGGER_TRIGGER_Msk (0x1UL ) RCC_APB1LPENR_TIM12LPEN_Msk (0x1U << RCC_APB1LPENR_TIM12LPEN_Pos) RCC_CFGR_PPRE1_2 (0x4U << RCC_CFGR_PPRE1_Pos) CAN_F1R2_FB13_Pos (13U) CAN_F0R2_FB5_Pos (5U) __DBL_MIN_EXP__ (-1021) USART_CR3_HDSEL USART_CR3_HDSEL_Msk USB_OTG_DOEPINT_STUP_Msk (0x1U << USB_OTG_DOEPINT_STUP_Pos) __LONG_MAX__ 0x7fffffffL SYSCFG_EXTICR2_EXTI7_PF 0x5000U CAN_F9R1_FB31 CAN_F9R1_FB31_Msk USB_OTG_DSTS_EERR_Msk (0x1U << USB_OTG_DSTS_EERR_Pos) USART_SR_IDLE USART_SR_IDLE_Msk SPI_CR1_SPE_Msk (0x1U << SPI_CR1_SPE_Pos) TIM_CCER_CC3P_Pos (9U) CAN_F9R2_FB10_Msk (0x1U << CAN_F9R2_FB10_Pos) USB_OTG_HCCHAR_MPSIZ USB_OTG_HCCHAR_MPSIZ_Msk RCC_PLLSAIDIVR_16 0x00030000U RCC_APB1ENR_TIM2EN RCC_APB1ENR_TIM2EN_Msk TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk RCC_CR_HSITRIM RCC_CR_HSITRIM_Msk TIM_CCMR1_OC2M_Msk (0x7U << TIM_CCMR1_OC2M_Pos) QUADSPI_DR_DATA_Pos (0U) RCC_AHB1RSTR_GPIOBRST_Pos (1U) RCC_APB1RSTR_TIM7RST_Msk (0x1U << RCC_APB1RSTR_TIM7RST_Pos) __HAL_RCC_I2C1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN); UNUSED(tmpreg); } while(0U) USB_OTG_GINTSTS_EOPF USB_OTG_GINTSTS_EOPF_Msk ADC_SAMPLETIME_480CYCLES ((uint32_t)ADC_SMPR1_SMP10) GPIO_OSPEEDR_OSPEED11_1 (0x2U << GPIO_OSPEEDR_OSPEED11_Pos) IS_TIM_REMAP(TIM_REMAP) (((TIM_REMAP) == TIM_TIM2_TIM8_TRGO)|| ((TIM_REMAP) == TIM_TIM2_ETH_PTP)|| ((TIM_REMAP) == TIM_TIM2_USBFS_SOF)|| ((TIM_REMAP) == TIM_TIM2_USBHS_SOF)|| ((TIM_REMAP) == TIM_TIM5_GPIO)|| ((TIM_REMAP) == TIM_TIM5_LSI)|| ((TIM_REMAP) == TIM_TIM5_LSE)|| ((TIM_REMAP) == TIM_TIM5_RTC)|| ((TIM_REMAP) == TIM_TIM11_GPIO)|| ((TIM_REMAP) == TIM_TIM11_SPDIFRX)|| ((TIM_REMAP) == TIM_TIM11_HSE)) IS_TIM_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4) || ((CHANNEL) == TIM_CHANNEL_ALL)) EXTI_IMR_MR7 EXTI_IMR_MR7_Msk I2C_CR2_FREQ_Msk (0x3FU << I2C_CR2_FREQ_Pos) USB_OTG_HPTXSTS_PTXQSAV_3 (0x08U << USB_OTG_HPTXSTS_PTXQSAV_Pos) CAN_F1R2_FB17_Msk (0x1U << CAN_F1R2_FB17_Pos) CAN_IER_ERRIE_Pos (15U) RCC_CIR_LSIRDYC_Msk (0x1U << RCC_CIR_LSIRDYC_Pos) SRAM_BB_BASE SRAM1_BB_BASE CAN_F8R1_FB18_Msk (0x1U << CAN_F8R1_FB18_Pos) __DMA1_RELEASE_RESET __HAL_RCC_DMA1_RELEASE_RESET CAN_F12R2_FB11_Msk (0x1U << CAN_F12R2_FB11_Pos) FMC_SDSR_RE_Pos (0U) SAI1_Block_A_BASE (SAI1_BASE + 0x004U) CAN_F0R2_FB0_Msk (0x1U << CAN_F0R2_FB0_Pos) QUADSPI_SR_TEF_Msk (0x1U << QUADSPI_SR_TEF_Pos) EXTI_RTSR_TR6 EXTI_RTSR_TR6_Msk TIM_CCER_CC3E TIM_CCER_CC3E_Msk long unsigned int _BSDTYPES_DEFINED  RTC_ALRMBR_MSK2_Msk (0x1U << RTC_ALRMBR_MSK2_Pos) CAN_F3R2_FB23_Pos (23U) USB_OTG_DOEPEACHMSK1_INEPNEM USB_OTG_DOEPEACHMSK1_INEPNEM_Msk SYSCFG_PMC_ADC1DC2_Pos (16U) TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk ___int32_t_defined 1 USB_OTG_DCFG_PERSCHIVL USB_OTG_DCFG_PERSCHIVL_Msk DMA_SxCR_HTIE_Msk (0x1U << DMA_SxCR_HTIE_Pos) HAL_TIM_DMADelayPulseCplt TIM_DMADelayPulseCplt CAN_TI1R_EXID_Pos (3U) USART_SR_TC_Pos (6U) FMPI2C_TIMINGR_PRESC_Pos (28U) ADC_SQR3_SQ4_1 (0x02U << ADC_SQR3_SQ4_Pos) DAC_CR_MAMP2_0 (0x1U << DAC_CR_MAMP2_Pos) OB_STDBY_NO_RST ((uint8_t)0x80) TIM_DMAR_DMAB_Msk (0xFFFFU << TIM_DMAR_DMAB_Pos) __HAL_RCC_APB1_RELEASE_RESET() (RCC->APB1RSTR = 0x00U) ADC_CSR_JEOC1_Msk (0x1U << ADC_CSR_JEOC1_Pos) RTC_ISR_TAMP1F_Pos (13U) GPIO_AF10_OTG_FS ((uint8_t)0x0A) HSION_BitNumber RCC_HSION_BIT_NUMBER CAN_F9R1_FB6 CAN_F9R1_FB6_Msk CAN_F5R1_FB22 CAN_F5R1_FB22_Msk QUADSPI_DCR_CKMODE_Msk (0x1U << QUADSPI_DCR_CKMODE_Pos) __QQ_IBIT__ 0 RCC_CR_HSITRIM_Msk (0x1FU << RCC_CR_HSITRIM_Pos) CEC_IER_ARBLSTIE CEC_IER_ARBLSTIE_Msk CAN_FS1R_FSC12_Pos (12U) GPIO_BSRR_BR7_Msk (0x1U << GPIO_BSRR_BR7_Pos) I2C_CR2_ITERREN_Pos (8U) SAI1_Block_A ((SAI_Block_TypeDef *)SAI1_Block_A_BASE) DCMI_SR_FNE DCMI_SR_FNE_Msk PWR_REGULATOR_VOLTAGE_SCALE2 PWR_CR_VOS_1 IOPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0 CAN_F5R1_FB14_Msk (0x1U << CAN_F5R1_FB14_Pos) CAN_F8R2_FB29 CAN_F8R2_FB29_Msk SPDIFRX_DR1_PT_Pos (4U) TIM_CCER_CC4E_Msk (0x1U << TIM_CCER_CC4E_Pos) FLASH_SR_PGSERR_Msk (0x1U << FLASH_SR_PGSERR_Pos) CAN_F3R2_FB17_Pos (17U) CAN_F1R2_FB24 CAN_F1R2_FB24_Msk DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk ADC_SMPR1_SMP17 ADC_SMPR1_SMP17_Msk CAN_FFA1R_FFA17_Msk (0x1U << CAN_FFA1R_FFA17_Pos) CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U RCC_APB2ENR_TIM1EN RCC_APB2ENR_TIM1EN_Msk DCMI_IER_LINE_IE_Pos (4U) RTC_BKP2R_Pos (0U) GPIO_OSPEEDR_OSPEED12_1 (0x2U << GPIO_OSPEEDR_OSPEED12_Pos) USART_CR3_CTSE_Msk (0x1U << USART_CR3_CTSE_Pos) htim_base __INT_LEAST32_TYPE__ long int FMC_SDCR2_NC_0 (0x1U << FMC_SDCR2_NC_Pos) FMC_BWTR1_BUSTURN_2 (0x4U << FMC_BWTR1_BUSTURN_Pos) CAN_F11R2_FB24 CAN_F11R2_FB24_Msk SDIO_MASK_TXUNDERRIE_Pos (4U) SAI_xCR1_MONO_Msk (0x1U << SAI_xCR1_MONO_Pos) USB_OTG_DOEPEACHMSK1_TXFURM_Pos (8U) xPSR_C_Msk (1UL << xPSR_C_Pos) CoreDebug_DHCSR_S_REGRDY_Pos 16U RCC_AHB1LPENR_GPIOGLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOGLPEN_Pos) SDIO_RESP4_CARDSTATUS4_Msk (0xFFFFFFFFU << SDIO_RESP4_CARDSTATUS4_Pos) CAN_F8R2_FB4_Msk (0x1U << CAN_F8R2_FB4_Pos) FLASH_OPTCR1_nWRP_8 (0x100U << FLASH_OPTCR1_nWRP_Pos) USB_OTG_GRSTCTL_FCRST_Pos (2U) CAN_InitTypeDef FLASH_SR_BSY_Pos (16U) ADC_CCR_VBATE_Pos (22U) CAN_F8R1_FB8 CAN_F8R1_FB8_Msk SDIO_STA_DBCKEND SDIO_STA_DBCKEND_Msk BDRST_BITNUMBER RCC_BDRST_BIT_NUMBER GPIO_PUPDR_PUPDR7_0 GPIO_PUPDR_PUPD7_0 CAN_F7R2_FB8 CAN_F7R2_FB8_Msk CAN_F0R1_FB1_Msk (0x1U << CAN_F0R1_FB1_Pos) FMC_BCR2_WAITCFG FMC_BCR2_WAITCFG_Msk TIM_CCER_CC1NE_Pos (2U) CAN_TDH2R_DATA4_Msk (0xFFU << CAN_TDH2R_DATA4_Pos) __GNUCLIKE_MATH_BUILTIN_RELOPS  GPIO_BRR_BR11_Msk (0x1U << GPIO_BRR_BR11_Pos) USB_OTG_HCINT_BBERR_Msk (0x1U << USB_OTG_HCINT_BBERR_Pos) FMC_BTR2_ADDSET_3 (0x8U << FMC_BTR2_ADDSET_Pos) DMA_LIFCR_CDMEIF3 DMA_LIFCR_CDMEIF3_Msk CAN_F1R1_FB13 CAN_F1R1_FB13_Msk MODIFY_REG(REG,CLEARMASK,SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK))) CAN_F11R1_FB8_Pos (8U) CAN_FA1R_FACT8_Msk (0x1U << CAN_FA1R_FACT8_Pos) DCMI_MIS_ERR_MIS DCMI_MIS_ERR_MIS_Msk OB_BOR_LEVEL3 ((uint8_t)0x00) EXTI_IMR_IM7 EXTI_IMR_MR7 RCC_APB1ENR_SPI2EN RCC_APB1ENR_SPI2EN_Msk GPIO_OSPEEDR_OSPEED2_Msk (0x3U << GPIO_OSPEEDR_OSPEED2_Pos) RCC_PLLI2SCFGR_PLLI2SM_1 (0x02U << RCC_PLLI2SCFGR_PLLI2SM_Pos) ADC_SMPR1_SMP12 ADC_SMPR1_SMP12_Msk __I2C2_IS_CLK_DISABLED __HAL_RCC_I2C2_IS_CLK_DISABLED RTC_TSDR_DT_Pos (4U) CAN_TSR_ABRQ2_Pos (23U) FMC_SDCR1_CAS_Msk (0x3U << FMC_SDCR1_CAS_Pos) PWR_CR_MRLVDS_Pos (11U) OB_WDG_SW OB_IWDG_SW GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk CAN_F10R2_FB25_Msk (0x1U << CAN_F10R2_FB25_Pos) TIM_CCMR1_OC2M_Pos (12U) __HAL_RCC_BACKUPRESET_RELEASE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = DISABLE) DCMI_CR_FCRC_0 0x00000100U UART_HandleTypeDef RCC_CFGR_PPRE1_DIV2 0x00001000U CAN_F9R2_FB0_Msk (0x1U << CAN_F9R2_FB0_Pos) AES_IT_CC CRYP_IT_CC USB_OTG_DIEPINT_INEPNE_Pos (6U) __SAI1_RELEASE_RESET __HAL_RCC_SAI1_RELEASE_RESET GPIO_IDR_ID15_Msk (0x1U << GPIO_IDR_ID15_Pos) HAL_FLASH_ERROR_WRP 0x00000010U GPIO_ODR_ODR_2 GPIO_ODR_OD2 GPIO_OTYPER_OT7_Msk (0x1U << GPIO_OTYPER_OT7_Pos) __HAL_USB_EXTI_ENABLE_IT __HAL_USB_WAKEUP_EXTI_ENABLE_IT ADC_CR2_JEXTSEL ADC_CR2_JEXTSEL_Msk FMC_SDCR1_RBURST_Pos (12U) USB_OTG_GNPTXSTS_NPTXQTOP_3 (0x08U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) SDIO_MASK_DBCKENDIE SDIO_MASK_DBCKENDIE_Msk CAN_FM1R_FBM25 CAN_FM1R_FBM25_Msk CAN_F11R1_FB13_Msk (0x1U << CAN_F11R1_FB13_Pos) SDIO_ICR_CTIMEOUTC SDIO_ICR_CTIMEOUTC_Msk HAL_UART_MspInit SDIO_RESP3_CARDSTATUS3_Pos (0U) TIM_CCMR2_IC3F_1 (0x2U << TIM_CCMR2_IC3F_Pos) IS_TAMPER_INTERRUPT IS_RTC_TAMPER_INTERRUPT CAN_F13R2_FB5_Pos (5U) CAN_RDL1R_DATA1 CAN_RDL1R_DATA1_Msk USART_CR3_CTSE USART_CR3_CTSE_Msk TIM_DIER_UDE TIM_DIER_UDE_Msk FMC_BTR2_BUSTURN_Pos (16U) __IRDA_DISABLE __HAL_IRDA_DISABLE USB_OTG_DTHRCTL_ISOTHREN_Msk (0x1U << USB_OTG_DTHRCTL_ISOTHREN_Pos) USB_OTG_PCGCR_GATEHCLK USB_OTG_PCGCR_GATEHCLK_Msk __SYSCFG_IS_CLK_DISABLED __HAL_RCC_SYSCFG_IS_CLK_DISABLED CAN_F4R2_FB16_Msk (0x1U << CAN_F4R2_FB16_Pos) FMC_SDCR2_NC_1 (0x2U << FMC_SDCR2_NC_Pos) RCC_APB1ENR_UART5EN_Pos (20U) CAN_RDH0R_DATA6 CAN_RDH0R_DATA6_Msk __TIM6_CLK_SLEEP_ENABLE __HAL_RCC_TIM6_CLK_SLEEP_ENABLE SYSCFG_EXTICR4_EXTI14_PH 0x0700U TIM_SR_CC3OF TIM_SR_CC3OF_Msk EXTI_IMR_MR18_Msk (0x1U << EXTI_IMR_MR18_Pos) CAN_RI1R_RTR CAN_RI1R_RTR_Msk DMA_LISR_DMEIF3_Msk (0x1U << DMA_LISR_DMEIF3_Pos) RCC_PLLI2SCFGR_PLLI2SN_7 (0x080U << RCC_PLLI2SCFGR_PLLI2SN_Pos) EXTI_FTSR_TR0 EXTI_FTSR_TR0_Msk USB_OTG_GOTGCTL_HNGSCS_Msk (0x1U << USB_OTG_GOTGCTL_HNGSCS_Pos) DMA_HIFCR_CHTIF6 DMA_HIFCR_CHTIF6_Msk GPIO_AFRL_AFSEL0_0 (0x1U << GPIO_AFRL_AFSEL0_Pos) __CMSIS_GCC_USE_REG(r) "r" (r) I2C_FLTR_DNF_Msk (0xFU << I2C_FLTR_DNF_Pos) QUADSPI_SR_FLEVEL QUADSPI_SR_FLEVEL_Msk PWR_CR_FISSR_Pos (21U) CAN_F10R2_FB14 CAN_F10R2_FB14_Msk EXTI_EMR_MR19 EXTI_EMR_MR19_Msk __USART1_IS_CLK_ENABLED __HAL_RCC_USART1_IS_CLK_ENABLED SYSCFG_EXTICR3_EXTI10_Pos (8U) RCC_APB1RSTR_CECRST_Pos (27U) RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(__PLLI2SDivQ__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_PLLI2SDIVQ, (__PLLI2SDivQ__)-1U)) ADC_SQR3_SQ3_Msk (0x1FU << ADC_SQR3_SQ3_Pos) RCC_APB2LPENR_SDIOLPEN RCC_APB2LPENR_SDIOLPEN_Msk CAN_F0R1_FB6_Pos (6U) RCC_MCOSOURCE_HSI14 RCC_MCO1SOURCE_HSI14 CAN_F10R2_FB30_Pos (30U) DMA_SxCR_CIRC DMA_SxCR_CIRC_Msk __SPI4_FORCE_RESET __HAL_RCC_SPI4_FORCE_RESET RCC_CIR_PLLI2SRDYF_Pos (5U) RCC_CR_CSSON_Pos (19U) CAN_BS1_15TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_2 | CAN_BTR_TS1_1)) IS_OB_STOP_SOURCE(SOURCE) (((SOURCE) == OB_STOP_NO_RST) || ((SOURCE) == OB_STOP_RST)) CAN_FFA1R_FFA9_Pos (9U) __USFRACT_IBIT__ 0 TYPEPROGRAM_FAST_AND_LAST FLASH_TYPEPROGRAM_FAST_AND_LAST HAL_CAN_STATE_READY CAN_F2R2_FB24_Msk (0x1U << CAN_F2R2_FB24_Pos) CAN_F6R2_FB9_Msk (0x1U << CAN_F6R2_FB9_Pos) FMC_BTR4_DATAST_4 (0x10U << FMC_BTR4_DATAST_Pos) SDIO_MASK_SDIOITIE_Pos (22U) FMC_BTR1_CLKDIV_3 (0x8U << FMC_BTR1_CLKDIV_Pos) __HAL_RCC_SPI1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) != RESET) CAN_F4R1_FB20_Msk (0x1U << CAN_F4R1_FB20_Pos) TIM_TRGO_ENABLE (TIM_CR2_MMS_0) GPIO_ODR_OD6_Msk (0x1U << GPIO_ODR_OD6_Pos) IS_FMPI2C_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == FMPI2C1) FMC_PCR_ECCEN FMC_PCR_ECCEN_Msk CAN_F7R2_FB22_Msk (0x1U << CAN_F7R2_FB22_Pos) SDIO_CLKCR_CLKDIV_Pos (0U) __HAL_RCC_ADC1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC1EN)) USB_OTG_GOTGINT_HNGDET USB_OTG_GOTGINT_HNGDET_Msk MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) RCC_DCKCFGR2_FMPI2C1SEL_Pos (22U) CAN_FS1R_FSC22 CAN_FS1R_FSC22_Msk USB_OTG_GNPTXSTS_NPTXQTOP_4 (0x10U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) WWDG_CR_T1 WWDG_CR_T_1 __HAL_RCC_PLLSAI_CONFIG(__PLLSAIM__,__PLLSAIN__,__PLLSAIP__,__PLLSAIQ__,__PLLSAIR__) (RCC->PLLSAICFGR = ((__PLLSAIM__) | ((__PLLSAIN__) << RCC_PLLSAICFGR_PLLSAIN_Pos) | ((((__PLLSAIP__) >> 1U) -1U) << RCC_PLLSAICFGR_PLLSAIP_Pos) | ((__PLLSAIQ__) << RCC_PLLSAICFGR_PLLSAIQ_Pos))) HAL_FLASH_MODULE_ENABLED  __FPU_PRESENT 1U CAN_F10R2_FB24_Pos (24U) CEC_IER_RXOVRIE_Msk (0x1U << CEC_IER_RXOVRIE_Pos) __TIM19_IS_CLK_ENABLED __HAL_RCC_TIM19_IS_CLK_ENABLED __ACCUM_MIN__ (-0X1P15K-0X1P15K) CAN_FM1R_FBM6 CAN_FM1R_FBM6_Msk USB_OTG_GRXSTSP_DPID_Msk (0x3U << USB_OTG_GRXSTSP_DPID_Pos) SCnSCB ((SCnSCB_Type *) SCS_BASE ) _USECONDS_T_DECLARED  __HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE FLASH_CR_SNB_Msk (0x1FU << FLASH_CR_SNB_Pos) CAN_FA1R_FACT2_Pos (2U) APSR_Q_Pos 27U CAN_F6R1_FB21 CAN_F6R1_FB21_Msk RTC_TSDR_MT_Pos (12U) CAN_F0R1_FB26 CAN_F0R1_FB26_Msk CEC_CFGR_BRESTP CEC_CFGR_BRESTP_Msk FMPI2C_RXDR_RXDATA FMPI2C_RXDR_RXDATA_Msk CAN_F10R1_FB28_Msk (0x1U << CAN_F10R1_FB28_Pos) PLLON_BITNUMBER RCC_PLLON_BIT_NUMBER SCB_SHCSR_USGFAULTPENDED_Pos 12U RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk CAN_F9R2_FB28 CAN_F9R2_FB28_Msk RCC_PLLSAICFGR_PLLSAIN_Pos (6U) TIM_MASTERSLAVEMODE_ENABLE 0x00000080U __HAL_RCC_DCMI_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST)) RCC_AHB1LPENR_OTGHSLPEN RCC_AHB1LPENR_OTGHSLPEN_Msk quad quad_t __sfeof(p) ((int)(((p)->_flags & __SEOF) != 0)) GPIO_BSRR_BR_8 GPIO_BSRR_BR8 __CHAR_UNSIGNED__ 1 ADC_SR_AWD_Msk (0x1U << ADC_SR_AWD_Pos) CAN_F0R2_FB10 CAN_F0R2_FB10_Msk CAN_F5R2_FB6_Msk (0x1U << CAN_F5R2_FB6_Pos) DMA_SxCR_PBURST_Pos (21U) CAN_FFA1R_FFA11_Msk (0x1U << CAN_FFA1R_FFA11_Pos) CAN_FM1R_FBM21 CAN_FM1R_FBM21_Msk __OPTIMIZE__ 1 ETH_PROMISCIOUSMODE_ENABLE ETH_PROMISCUOUS_MODE_ENABLE CAN_TSR_CODE CAN_TSR_CODE_Msk FLASH_CR_STRT_Pos (16U) FMC_PMEM_MEMHIZ2_6 (0x40U << FMC_PMEM_MEMHIZ2_Pos) ETH_MAC_SMALL_FIFO_WRITE_ACTIVE 0x00000004U ADC_SMPR2_SMP7 ADC_SMPR2_SMP7_Msk RTC_PRER_PREDIV_A_Msk (0x7FU << RTC_PRER_PREDIV_A_Pos) CAN_F6R1_FB1 CAN_F6R1_FB1_Msk CAN_TDH2R_DATA6_Msk (0xFFU << CAN_TDH2R_DATA6_Pos) USB_OTG_DIEPDMA_DMAADDR USB_OTG_DIEPDMA_DMAADDR_Msk RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM1AUDIOCLKSOURCE_I2S1 CAN_F7R1_FB3_Pos (3U) CAN_FS1R_FSC4_Pos (4U) CAN_F3R1_FB10_Pos (10U) _atexit DMA_LISR_FEIF1_Msk (0x1U << DMA_LISR_FEIF1_Pos) IS_TIM_OPM_MODE(MODE) (((MODE) == TIM_OPMODE_SINGLE) || ((MODE) == TIM_OPMODE_REPETITIVE)) CAN_F4R2_FB27_Msk (0x1U << CAN_F4R2_FB27_Pos) CAN_FFA1R_FFA21_Pos (21U) FMC_BWTR4_ADDHLD FMC_BWTR4_ADDHLD_Msk DMA_SxCR_CT_Msk (0x1U << DMA_SxCR_CT_Pos) I2C_SR1_BTF I2C_SR1_BTF_Msk __TIM13_RELEASE_RESET __HAL_RCC_TIM13_RELEASE_RESET QUADSPI_CCR_DCYC QUADSPI_CCR_DCYC_Msk USART_CR3_HDSEL_Pos (3U) CAN_F9R1_FB17 CAN_F9R1_FB17_Msk IS_TAMPER_PRECHARGE_DURATION IS_RTC_TAMPER_PRECHARGE_DURATION IRDA_ONE_BIT_SAMPLE_ENABLED IRDA_ONE_BIT_SAMPLE_ENABLE USB_OTG_HCCHAR_MC_0 (0x1U << USB_OTG_HCCHAR_MC_Pos) CAN_F2R1_FB12 CAN_F2R1_FB12_Msk ADC_SMPR1_SMP15_2 (0x4U << ADC_SMPR1_SMP15_Pos) RTC_CR_BKP_Pos (18U) HAL_HASH_STATETypeDef HAL_HASH_StateTypeDef CAN_F0R1_FB12_Msk (0x1U << CAN_F0R1_FB12_Pos) DMA_HISR_DMEIF5_Pos (8U) RCC_PLLP_DIV6 0x00000006U DAC_CR_BOFF1 DAC_CR_BOFF1_Msk FMPI2C_TIMINGR_SCLL FMPI2C_TIMINGR_SCLL_Msk RCC_CSR_RMVF RCC_CSR_RMVF_Msk GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk RCC_PERIPHCLK_CK48 RCC_PERIPHCLK_CLK48 __HAL_ADC_CLEAR_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->SR) = ~(__FLAG__)) __ARM_NEON_FP CAN_F5R2_FB19 CAN_F5R2_FB19_Msk SCNiFAST32 __SCN32FAST(i) SYSCFG_EXTICR1_EXTI0_PE 0x0004U RCC_APB1ENR_TIM3EN_Pos (1U) GPIO_BSRR_BR_12 GPIO_BSRR_BR12 CAN_F12R2_FB28_Pos (28U) DMA1_Stream6_IRQn RCC_AHB1ENR_OTGHSULPIEN RCC_AHB1ENR_OTGHSULPIEN_Msk SPDIFRX_IMR_IFEIE_Msk (0x1U << SPDIFRX_IMR_IFEIE_Pos) TIM_CCMR2_OC3FE_Msk (0x1U << TIM_CCMR2_OC3FE_Pos) __CAN1_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE USB_OTG_CID_PRODUCT_ID_Msk (0xFFFFFFFFU << USB_OTG_CID_PRODUCT_ID_Pos) __HAL_RCC_DMA2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN); UNUSED(tmpreg); } while(0U) CAN_F5R1_FB3 CAN_F5R1_FB3_Msk __HAL_RCC_RNG_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) == RESET) SPDIFRX_IMR_SBLKIE_Msk (0x1U << SPDIFRX_IMR_SBLKIE_Pos) CAN_F4R2_FB3_Msk (0x1U << CAN_F4R2_FB3_Pos) DMA_SxNDT_13 (0x2000U << DMA_SxNDT_Pos) CAN_F4R2_FB3 CAN_F4R2_FB3_Msk DCMI_ESUR_FSU DCMI_ESUR_FSU_Msk USB_OTG_GINTSTS_MMIS_Msk (0x1U << USB_OTG_GINTSTS_MMIS_Pos) SYSCFG_EXTICR1_EXTI2_PH 0x0700U RTC_CR_WUTIE_Msk (0x1U << RTC_CR_WUTIE_Pos) SYSCFG_EXTICR3_EXTI10_PB 0x0100U FMC_Bank5_6_R_BASE (FMC_R_BASE + 0x0140U) CEC_CR_TXEOM_Pos (2U) UART_BRR_SAMPLING16(_PCLK_,_BAUD_) (((UART_DIVMANT_SAMPLING16((_PCLK_), (_BAUD_)) << 4U) + (UART_DIVFRAQ_SAMPLING16((_PCLK_), (_BAUD_)) & 0xF0U)) + (UART_DIVFRAQ_SAMPLING16((_PCLK_), (_BAUD_)) & 0x0FU)) CAN_F5R1_FB10_Msk (0x1U << CAN_F5R1_FB10_Pos) __HAL_RCC_USB_OTG_HS_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSEN)) DIER RCC_APB2RSTR_ADCRST_Pos (8U) CAN_F10R2_FB3 CAN_F10R2_FB3_Msk RTC_TAFCR_TAMPTS RTC_TAFCR_TAMPTS_Msk HAL_PWREx_DisableSDADCAnalog HAL_PWREx_DisableSDADC CAN_F1R2_FB31 CAN_F1R2_FB31_Msk __ETHMACTX_CLK_ENABLE __HAL_RCC_ETHMACTX_CLK_ENABLE HAL_ADC_STATE_ERROR_INTERNAL 0x00000010U GPIO_OSPEEDR_OSPEED13_Msk (0x3U << GPIO_OSPEEDR_OSPEED13_Pos) __I2C3_IS_CLK_ENABLED __HAL_RCC_I2C3_IS_CLK_ENABLED TIM_CLOCKSOURCE_ITR1 (TIM_SMCR_TS_0) DMA_IT_FE 0x00000080U TIM_DMA_CC1 (TIM_DIER_CC1DE) IS_TIM_DMA_LENGTH(LENGTH) (((LENGTH) == TIM_DMABURSTLENGTH_1TRANSFER) || ((LENGTH) == TIM_DMABURSTLENGTH_2TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_3TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_4TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_5TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_6TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_7TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_8TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_9TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_10TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_11TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_12TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_13TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_14TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_15TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_16TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_17TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_18TRANSFERS)) PWR_CSR_ODRDY_Pos (16U) ADC_SR_STRT_Pos (4U) USB_OTG_GNPTXSTS_NPTQXSAV_7 (0x80U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) CAN_F13R2_FB6_Pos (6U) DCMI_RIS_LINE_RIS DCMI_RIS_LINE_RIS_Msk CAN_F3R1_FB12_Pos (12U) QUADSPI_CCR_ABSIZE_0 (0x1U << QUADSPI_CCR_ABSIZE_Pos) CAN_F10R1_FB20 CAN_F10R1_FB20_Msk RTC_DR_YU_1 (0x2U << RTC_DR_YU_Pos) CAN_F13R2_FB29_Msk (0x1U << CAN_F13R2_FB29_Pos) FMPI2C1_BASE (APB1PERIPH_BASE + 0x6000U) USB_OTG_DOEPCTL_EPTYP_1 (0x2U << USB_OTG_DOEPCTL_EPTYP_Pos) PRIuLEAST32 __PRI32LEAST(u) QUADSPI_SR_FTF_Pos (2U) FMPI2C_CR2_RELOAD_Pos (24U) CAN_F13R1_FB14 CAN_F13R1_FB14_Msk CAN_F13R1_FB4 CAN_F13R1_FB4_Msk TIM_CR2_CCUS_Pos (2U) __CORE_CMINSTR_H  ADC_SQR1_L_Msk (0xFU << ADC_SQR1_L_Pos) CAN_FA1R_FACT16_Pos (16U) __SPI6_CLK_DISABLE __HAL_RCC_SPI6_CLK_DISABLE GPIO_LCKR_LCK11_Msk (0x1U << GPIO_LCKR_LCK11_Pos) FMPI2C_OAR1_OA1MODE FMPI2C_OAR1_OA1MODE_Msk __STM32F4xx_HAL_TIM_H  CAN_MCR_RFLM CAN_MCR_RFLM_Msk TIM_BDTR_DTG_1 (0x02U << TIM_BDTR_DTG_Pos) __asserts_shared(...) __lock_annotate(assert_shared_lock(__VA_ARGS__)) USB_OTG_GINTMSK_ENUMDNEM_Pos (13U) CAN_F0R2_FB19_Msk (0x1U << CAN_F0R2_FB19_Pos) __HAL_RCC_USART1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); UNUSED(tmpreg); } while(0U) CAN_F2R1_FB15_Msk (0x1U << CAN_F2R1_FB15_Pos) __GPIOJ_CLK_ENABLE __HAL_RCC_GPIOJ_CLK_ENABLE CAN_FA1R_FACT27_Msk (0x1U << CAN_FA1R_FACT27_Pos) RTC_ISR_ALRAF_Pos (8U) SCNdLEAST64 __SCN64LEAST(d) SDIO_DCTRL_DTMODE_Pos (2U) CAN_F13R1_FB16_Msk (0x1U << CAN_F13R1_FB16_Pos) fd_set _types_fd_set ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk ADC_SQR1_SQ15 ADC_SQR1_SQ15_Msk CAN_F13R1_FB5_Msk (0x1U << CAN_F13R1_FB5_Pos) USB_OTG_OUT_ENDPOINT_BASE 0xB00U REGULAR_GROUP ADC_REGULAR_GROUP GPIO_MODE_AF_OD 0x00000012U USB_OTG_DOEPINT_B2BSTUP USB_OTG_DOEPINT_B2BSTUP_Msk RCC_MCOSOURCE_HSE RCC_MCO1SOURCE_HSE ADC_HandleTypeDef TIM_ICPSC_DIV4 (TIM_CCMR1_IC1PSC_1) PWR_CSR_ODSWRDY_Pos (17U) ___int64_t_defined 1 __BKPSRAM_CLK_SLEEP_ENABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE CAN_F1R2_FB0_Msk (0x1U << CAN_F1R2_FB0_Pos) TYPEPROGRAMDATA_HALFWORD FLASH_TYPEPROGRAMDATA_HALFWORD CAN_F5R1_FB22_Pos (22U) GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk TIMESPEC_TO_TIMEVAL(tv,ts) do { (tv)->tv_sec = (ts)->tv_sec; (tv)->tv_usec = (ts)->tv_nsec / 1000; } while (0) ADC_RESOLUTION_12B 0x00000000U __HAL_FLASH_SET_LATENCY(__LATENCY__) (*(__IO uint8_t *)ACR_BYTE0_ADDRESS = (uint8_t)(__LATENCY__)) CAN_F5R2_FB17_Msk (0x1U << CAN_F5R2_FB17_Pos) TIM_DMABASE_CR1 0x00000000U HAL_CORTEX_MODULE_ENABLED  DMA_LIFCR_CHTIF0_Msk (0x1U << DMA_LIFCR_CHTIF0_Pos) TIM_CR2_OIS2N_Msk (0x1U << TIM_CR2_OIS2N_Pos) __USA_IBIT__ 16 FMC_BCR4_WAITEN FMC_BCR4_WAITEN_Msk ADC_SQR3_SQ6_Pos (25U) __HAL_RCC_USART2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN); UNUSED(tmpreg); } while(0U) FLASH_ERROR_NOTZERO HAL_FLASH_ERROR_NOTZERO EXTI_EMR_MR2_Msk (0x1U << EXTI_EMR_MR2_Pos) RCC_IT_HSERDY ((uint8_t)0x08) PWR_CR_FPDS PWR_CR_FPDS_Msk DMA_FLAG_TCIF0_4 0x00000020U SDIO_STA_RXFIFOHF SDIO_STA_RXFIFOHF_Msk USART_CR1_PEIE USART_CR1_PEIE_Msk RCC_APB1RSTR_TIM6RST_Pos (4U) DMA_PDATAALIGN_WORD ((uint32_t)DMA_SxCR_PSIZE_1) TIM_DMABase_BDTR TIM_DMABASE_BDTR USB_OTG_DOEPMSK_OTEPSPRM_Msk (0x1U << USB_OTG_DOEPMSK_OTEPSPRM_Pos) PWR_CR_PLS_1 (0x2U << PWR_CR_PLS_Pos) CAN_F5R1_FB16_Pos (16U) FLASH_OPTCR_BOR_LEV_Msk (0x3U << FLASH_OPTCR_BOR_LEV_Pos) __HAL_PWR_PVD_EXTI_GENERATE_SWIT() (EXTI->SWIER |= (PWR_EXTI_LINE_PVD)) RTC_CALR_CALM_1 (0x002U << RTC_CALR_CALM_Pos) EXTI_FTSR_TR18_Msk (0x1U << EXTI_FTSR_TR18_Pos) RCC_AHB1LPENR_FLITFLPEN RCC_AHB1LPENR_FLITFLPEN_Msk SPI_CRCPR_CRCPOLY_Pos (0U) __SACCUM_MAX__ 0X7FFFP-7HK FLASH_CR_MER2_Msk (0x1U << FLASH_CR_MER2_Pos) CAN_F4R1_FB8 CAN_F4R1_FB8_Msk CAN_F6R2_FB13 CAN_F6R2_FB13_Msk SAI_xFRCR_FRL_0 (0x01U << SAI_xFRCR_FRL_Pos) FMPI2C_CR1_ALERTEN_Msk (0x1U << FMPI2C_CR1_ALERTEN_Pos) USB_OTG_HCSPLT_HUBADDR_0 (0x01U << USB_OTG_HCSPLT_HUBADDR_Pos) USB_OTG_DOEPCTL_SODDFRM_Msk (0x1U << USB_OTG_DOEPCTL_SODDFRM_Pos) __HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN); UNUSED(tmpreg); } while(0U) CAN_FA1R_FACT1 CAN_FA1R_FACT1_Msk CAN_FS1R_FSC15_Msk (0x1U << CAN_FS1R_FSC15_Pos) RCC_LSE_OFF 0x00000000U TIM_TS_ITR3 0x00000030U CAN_F13R2_FB5_Msk (0x1U << CAN_F13R2_FB5_Pos) TIM_TI1SELECTION_XORCOMBINATION (TIM_CR2_TI1S) CAN_F10R2_FB7_Msk (0x1U << CAN_F10R2_FB7_Pos) DMA_MDATAALIGN_BYTE 0x00000000U CAN_F5R2_FB3_Pos (3U) FMC_PATT_ATTHIZ2_Pos (24U) RCC_I2SAPB2CLKSOURCE_PLLR ((uint32_t)RCC_DCKCFGR_I2S2SRC_1) USB_OTG_GNPTXSTS_NPTXQTOP_1 (0x02U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) CCER_CCxNE_MASK TIM_CCER_CCxNE_MASK USB_OTG_DIEPEACHMSK1_NAKM USB_OTG_DIEPEACHMSK1_NAKM_Msk BKPSRAM_BB_BASE 0x42480000U USB_OTG_DSTS_SUSPSTS_Pos (0U) GPIO_BSRR_BR_15 GPIO_BSRR_BR15 GPIO_OSPEEDER_OSPEEDR10_1 GPIO_OSPEEDR_OSPEED10_1 USART_GTPR_GT_Msk (0xFFU << USART_GTPR_GT_Pos) __DBL_HAS_INFINITY__ 1 CAN_F8R1_FB9_Msk (0x1U << CAN_F8R1_FB9_Pos) CAN_F7R1_FB30_Msk (0x1U << CAN_F7R1_FB30_Pos) GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk CAN_F10R2_FB12_Msk (0x1U << CAN_F10R2_FB12_Pos) SPI_CR2_RXNEIE_Msk (0x1U << SPI_CR2_RXNEIE_Pos) _sig_func USB_OTG_HCINTMSK_NAKM_Msk (0x1U << USB_OTG_HCINTMSK_NAKM_Pos) char __HAL_RCC_TIM3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) != RESET) SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk EXTI_IMR_MR11 EXTI_IMR_MR11_Msk RCC_APB1RSTR_TIM6RST_Msk (0x1U << RCC_APB1RSTR_TIM6RST_Pos) ADC_SQR3_SQ2_2 (0x04U << ADC_SQR3_SQ2_Pos) _UINT16_T_DECLARED  CSR_BRE_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CSR_OFFSET_BB * 32U) + (BRE_BIT_NUMBER * 4U)) DMA_SxCR_MSIZE_1 (0x2U << DMA_SxCR_MSIZE_Pos) ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE 0x00000001U RTC_ALRMAR_DU_Msk (0xFU << RTC_ALRMAR_DU_Pos) GPIO_ODR_OD7_Pos (7U) ADC_CR2_JSWSTART_Msk (0x1U << ADC_CR2_JSWSTART_Pos) RCC_PLLCFGR_PLLN_Pos (6U) FMC_SDCMR_MODE_1 (0x2U << FMC_SDCMR_MODE_Pos) CONTROL_FPCA_Pos 2U RCC_PLLVCO_INPUT_MIN 950000U CRC_CR_RESET CRC_CR_RESET_Msk CAN_RDH1R_DATA6 CAN_RDH1R_DATA6_Msk USB_OTG_HPTXSTS_PTXFSAVL_Msk (0xFFFFU << USB_OTG_HPTXSTS_PTXFSAVL_Pos) IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG) RCC_APB2RSTR_TIM10RST RCC_APB2RSTR_TIM10RST_Msk GPIO_AFRL_AFSEL6_2 (0x4U << GPIO_AFRL_AFSEL6_Pos) MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) FMC_SDTR2_TRCD_Msk (0xFU << FMC_SDTR2_TRCD_Pos) __HAL_RCC_TIM14_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN)) USB_OTG_DTHRCTL_RXTHRLEN_0 (0x001U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) CAN_MCR_ABOM CAN_MCR_ABOM_Msk USB_OTG_HCSPLT_SPLITEN_Pos (31U) SCNu32 __SCN32(u) __TSC_IS_CLK_ENABLED __HAL_RCC_TSC_IS_CLK_ENABLED UART_IT_PE ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_PEIE)) USB_OTG_GINTSTS_IEPINT USB_OTG_GINTSTS_IEPINT_Msk FMC_PMEM_MEMSET2_2 (0x04U << FMC_PMEM_MEMSET2_Pos) PWR_CR_ADCDC1 PWR_CR_ADCDC1_Msk CAN_F2R2_FB30 CAN_F2R2_FB30_Msk CAN_F9R1_FB5_Msk (0x1U << CAN_F9R1_FB5_Pos) ADC_CR2_EXTSEL_Msk (0xFU << ADC_CR2_EXTSEL_Pos) SCB_AIRCR_VECTKEYSTAT_Pos 16U GPIO_AF4_I2C3 ((uint8_t)0x04) RCC_DCKCFGR_SAI2SRC_Msk (0x3U << RCC_DCKCFGR_SAI2SRC_Pos) RCC_TIMPRE_BIT_NUMBER 0x18U CAN_BTR_BRP_Msk (0x3FFU << CAN_BTR_BRP_Pos) SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk USB_OTG_GRSTCTL_TXFNUM_4 (0x10U << USB_OTG_GRSTCTL_TXFNUM_Pos) USB_OTG_GINTMSK_MMISM USB_OTG_GINTMSK_MMISM_Msk SDIO_MASK_DBCKENDIE_Msk (0x1U << SDIO_MASK_DBCKENDIE_Pos) GPIO_BSRR_BS6_Msk (0x1U << GPIO_BSRR_BS6_Pos) RTC_ALRMASSR_SS_Msk (0x7FFFU << RTC_ALRMASSR_SS_Pos) GPIO_BSRR_BS15_Msk (0x1U << GPIO_BSRR_BS15_Pos) FMC_BWTR3_DATAST_5 (0x20U << FMC_BWTR3_DATAST_Pos) EXTI_EMR_MR8_Pos (8U) __DAC1_CLK_SLEEP_DISABLE __HAL_RCC_DAC1_CLK_SLEEP_DISABLE __need___va_list  RTC_TR_MNU RTC_TR_MNU_Msk QUADSPI_CR_DMAEN QUADSPI_CR_DMAEN_Msk RCC_APB1LPENR_CAN1LPEN_Msk (0x1U << RCC_APB1LPENR_CAN1LPEN_Pos) QUADSPI_CR_TCIE QUADSPI_CR_TCIE_Msk USB_OTG_FS_PERIPH_BASE 0x50000000U ADC_CSR_OVR1 ADC_CSR_OVR1_Msk CR_MSION_BB RCC_CR_MSION_BB CAN_FS1R_FSC5_Msk (0x1U << CAN_FS1R_FSC5_Pos) INT8_MAX (__INT8_MAX__) DMA_CHANNEL_6 0x0C000000U CAN1_RX0_IRQn TIM_CCER_CCxE_MASK ((uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E)) FMC_PCR_TAR_0 (0x1U << FMC_PCR_TAR_Pos) FLASH_ACR_BYTE0_ADDRESS FLASH_ACR_BYTE0_ADDRESS_Msk RTC_DR_DT_Pos (4U) SYSCFG_EXTICR4_EXTI13_PB 0x0010U HAL_CAN_ERROR_TX_ALST0 (0x00000800U) CAN_F9R2_FB9_Msk (0x1U << CAN_F9R2_FB9_Pos) CAN_ESR_BOFF_Pos (2U) CAN_F13R2_FB30_Msk (0x1U << CAN_F13R2_FB30_Pos) RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk EXTI_PR_PR7 EXTI_PR_PR7_Msk WWDG_CFR_W_0 (0x01U << WWDG_CFR_W_Pos) RCC_APB2ENR_ADC3EN RCC_APB2ENR_ADC3EN_Msk DMA_SxCR_CIRC_Pos (8U) GPIO_PIN_1 ((uint16_t)0x0002) __UINT64_TYPE__ long long unsigned int DWT_FUNCTION_FUNCTION_Msk (0xFUL ) __HAL_FLASH_CLEAR_FLAG(__FLAG__) (FLASH->SR = (__FLAG__)) CAN_F3R1_FB22_Msk (0x1U << CAN_F3R1_FB22_Pos) FMC_SDSR_MODES2_1 (0x2U << FMC_SDSR_MODES2_Pos) RTC_BKP14R RTC_BKP14R_Msk MACFCR_CLEAR_MASK ETH_MACFCR_CLEAR_MASK CSR_LSION_BB RCC_CSR_LSION_BB GPIO_MODER_MODE0_0 (0x1U << GPIO_MODER_MODE0_Pos) TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk EXTI_IMR_MR15_Pos (15U) TIM_CCMR1_OC2FE_Pos (10U) SYSCFG_EXTICR2_EXTI5_PE 0x0040U FMC_BTR4_BUSTURN_Pos (16U) ADC_EXTERNALTRIGINJECCONV_T2_TRGO ((uint32_t)(ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0)) __HAL_RCC_TIM4_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN); UNUSED(tmpreg); } while(0U) IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE) || ((SIZE) == DMA_PDATAALIGN_HALFWORD) || ((SIZE) == DMA_PDATAALIGN_WORD)) USB_OTG_DAINTMSK_OEPM_Pos (16U) GPIO_MODER_MODER3_Pos (6U) SPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk SDIO_DCTRL_SDIOEN SDIO_DCTRL_SDIOEN_Msk CAN_F0R2_FB0 CAN_F0R2_FB0_Msk RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk CAN_F8R2_FB22_Pos (22U) __HAL_ADC_ENABLING_CONDITIONS ADC_ENABLING_CONDITIONS DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos) FMC_BWTR4_BUSTURN FMC_BWTR4_BUSTURN_Msk __CRC_CLK_SLEEP_ENABLE __HAL_RCC_CRC_CLK_SLEEP_ENABLE CAN_F0R1_FB12_Pos (12U) CAN_F12R1_FB23_Pos (23U) __DEVOLATILE(type,var) ((type)(__uintptr_t)(volatile void *)(var)) CAN_F9R2_FB26 CAN_F9R2_FB26_Msk CAN_F8R1_FB20_Msk (0x1U << CAN_F8R1_FB20_Pos) DMA_SxCR_CHSEL_0 0x02000000U FMC_BTR4_DATAST_6 (0x40U << FMC_BTR4_DATAST_Pos) USB_OTG_HPRT_PENCHNG_Msk (0x1U << USB_OTG_HPRT_PENCHNG_Pos) FMPI2C_ISR_PECERR_Pos (11U) FMC_BCR2_MTYP_1 (0x2U << FMC_BCR2_MTYP_Pos) USB_OTG_DIEPMSK_EPDM_Pos (1U) __HAL_RCC_ADC1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN); UNUSED(tmpreg); } while(0U) CAN_F5R1_FB21_Msk (0x1U << CAN_F5R1_FB21_Pos) TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) ADC_SQR1_SQ13_Msk (0x1FU << ADC_SQR1_SQ13_Pos) RCC_APB1RSTR_TIM4RST_Msk (0x1U << RCC_APB1RSTR_TIM4RST_Pos) FMC_BTR2_DATAST_Msk (0xFFU << FMC_BTR2_DATAST_Pos) __GPIOA_CLK_DISABLE __HAL_RCC_GPIOA_CLK_DISABLE FMC_BWTR3_ADDHLD_2 (0x4U << FMC_BWTR3_ADDHLD_Pos) __ADC_CLK_DISABLE __HAL_RCC_ADC_CLK_DISABLE CEC_CFGR_BREGEN_Msk (0x1U << CEC_CFGR_BREGEN_Pos) CAN_F0R1_FB27_Msk (0x1U << CAN_F0R1_FB27_Pos) RCC_AHB1LPENR_GPIOALPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOALPEN_Pos) RTC_TSDR_DT_1 (0x2U << RTC_TSDR_DT_Pos) RCC_BASE (AHB1PERIPH_BASE + 0x3800U) ADC_CR1_RES ADC_CR1_RES_Msk DMA_HISR_HTIF6_Msk (0x1U << DMA_HISR_HTIF6_Pos) Prescaler USB_OTG_GAHBCFG_HBSTLEN_2 (0x3U << USB_OTG_GAHBCFG_HBSTLEN_Pos) CAN_F8R2_FB16_Pos (16U) I2C_SR1_BERR_Msk (0x1U << I2C_SR1_BERR_Pos) __HAL_CAN_ENABLE_IT(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->IER) |= (__INTERRUPT__)) __TIM17_FORCE_RESET __HAL_RCC_TIM17_FORCE_RESET DMA_PBURST_SINGLE 0x00000000U GET_GPIO_SOURCE GPIO_GET_INDEX USART_GTPR_PSC_2 (0x04U << USART_GTPR_PSC_Pos) TIM_SMCR_ETPS_1 (0x2U << TIM_SMCR_ETPS_Pos) SPDIFRX_IMR_OVRIE_Pos (3U) SDIO_MASK_DCRCFAILIE_Msk (0x1U << SDIO_MASK_DCRCFAILIE_Pos) ETH_MMCRIMR 0x0000010CU CAN_F7R2_FB12 CAN_F7R2_FB12_Msk __HAL_RCC_DAC_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_DACLPEN)) __SWPMI1_CLK_SLEEP_DISABLE __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) MPU_REGION_SIZE_128B ((uint8_t)0x06) _ANSI_STDDEF_H  USART_CR3_EIE USART_CR3_EIE_Msk USB_OTG_GUSBCFG_ULPIEVBUSD_Pos (20U) CAN_F10R1_FB2 CAN_F10R1_FB2_Msk GPIO_AFRH_AFRH7_2 GPIO_AFRH_AFSEL15_2 RCC_SAI1CLKSOURCE_PLLSAI 0x00000000U __HAL_CAN_GET_FLAG(__HANDLE__,__FLAG__) ((((__FLAG__) >> 8U) == 5U)? ((((__HANDLE__)->Instance->TSR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): (((__FLAG__) >> 8U) == 2U)? ((((__HANDLE__)->Instance->RF0R) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): (((__FLAG__) >> 8U) == 4U)? ((((__HANDLE__)->Instance->RF1R) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): (((__FLAG__) >> 8U) == 1U)? ((((__HANDLE__)->Instance->MSR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): (((__FLAG__) >> 8U) == 3U)? ((((__HANDLE__)->Instance->ESR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): 0U) CAN_F3R2_FB29_Msk (0x1U << CAN_F3R2_FB29_Pos) __BKPSRAM_CLK_DISABLE __HAL_RCC_BKPSRAM_CLK_DISABLE GPIO_PUPDR_PUPD4_Msk (0x3U << GPIO_PUPDR_PUPD4_Pos) HAL_SYSCFG_FASTMODEPLUS_I2C3 I2C_FASTMODEPLUS_I2C3 CAN_F5R1_FB25_Msk (0x1U << CAN_F5R1_FB25_Pos) GPIO_AF12_OTG_HS_FS ((uint8_t)0x0C) _REENT_SIGNAL_SIZE 24 FPU_FPCCR_HFRDY_Pos 4U __HAL_PWR_OVERDRIVE_ENABLE() (*(__IO uint32_t *) CR_ODEN_BB = ENABLE) SPDIFRX_SR_RXNE SPDIFRX_SR_RXNE_Msk DAC_SWTRIGR_SWTRIG2 DAC_SWTRIGR_SWTRIG2_Msk __tm_hour ETH_MAC_TXFIFONOT_EMPTY 0x01000000U HAL_PWR_PVD_PVM_IRQHandler HAL_PWREx_PVD_PVM_IRQHandler SYSCFG_EXTICR3_EXTI9_PC 0x0020U QUADSPI_CCR_IMODE_0 (0x1U << QUADSPI_CCR_IMODE_Pos) GPIO_LCKR_LCK2_Pos (2U) PWR_FLAG_PVDO PWR_CSR_PVDO CAN_TSR_ALST0_Pos (2U) CAN_FIFOMailBox_TypeDef TIM_COMMUTATION_SOFTWARE 0x00000000U CAN_F5R1_FB4_Pos (4U) DMA_LISR_DMEIF1_Pos (8U) TIM_BDTR_LOCK_1 (0x2U << TIM_BDTR_LOCK_Pos) IS_MPU_ACCESS_BUFFERABLE(STATE) (((STATE) == MPU_ACCESS_BUFFERABLE) || ((STATE) == MPU_ACCESS_NOT_BUFFERABLE)) OTG_FS_WKUP_IRQn _REENT_INIT(var) { 0, &(var).__sf[0], &(var).__sf[1], &(var).__sf[2], 0, "", 0, _NULL, 0, _NULL, _NULL, 0, _NULL, _NULL, 0, _NULL, { { 0, _NULL, "", {0, 0, 0, 0, 0, 0, 0, 0, 0}, 0, 1, { {_RAND48_SEED_0, _RAND48_SEED_1, _RAND48_SEED_2}, {_RAND48_MULT_0, _RAND48_MULT_1, _RAND48_MULT_2}, _RAND48_ADD }, {0, {0}}, {0, {0}}, {0, {0}}, "", "", 0, {0, {0}}, {0, {0}}, {0, {0}}, {0, {0}}, {0, {0}} } }, _REENT_INIT_ATEXIT _NULL, {_NULL, 0, _NULL} } FLASH_IRQn CAN_F8R2_FB27_Msk (0x1U << CAN_F8R2_FB27_Pos) CAN_F2R1_FB16_Pos (16U) CAN_FM1R_FBM22_Pos (22U) GPIO_OTYPER_OT5_Pos (5U) FLASH_CR_PSIZE_Pos (8U) TIM_OCIDLESTATE_SET (TIM_CR2_OIS1) RTC_CR_TSEDGE_Msk (0x1U << RTC_CR_TSEDGE_Pos) CAN_F2R2_FB0 CAN_F2R2_FB0_Msk __HAL_ADC_OFR_CHANNEL ADC_OFR_CHANNEL CR_PVDE_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (PVDE_BIT_NUMBER * 4U)) RTC_ISR_RSF_Msk (0x1U << RTC_ISR_RSF_Pos) GPIO_OSPEEDR_OSPEED9_1 (0x2U << GPIO_OSPEEDR_OSPEED9_Pos) DWT_CPICNT_CPICNT_Msk (0xFFUL ) USB_OTG_DSTS_EERR USB_OTG_DSTS_EERR_Msk __SDADC1_IS_CLK_DISABLED __HAL_RCC_SDADC1_IS_CLK_DISABLED CF_SECTOR_NUMBER ATA_SECTOR_NUMBER GPIO_MODER_MODE10_1 (0x2U << GPIO_MODER_MODE10_Pos) __flexarr [0] TIM_EVENTSOURCE_CC4 TIM_EGR_CC4G sFIFOMailBox FMC_PCR_PWID FMC_PCR_PWID_Msk FMPI2C_ISR_TIMEOUT FMPI2C_ISR_TIMEOUT_Msk CCR1 CCR2 CCR3 CAN_F9R1_FB13 CAN_F9R1_FB13_Msk __UINT64_MAX__ 0xffffffffffffffffULL RCC_CR_HSITRIM_3 (0x08U << RCC_CR_HSITRIM_Pos) __FMC_FORCE_RESET __HAL_RCC_FMC_FORCE_RESET __INT_FAST64_TYPE__ long long int SPDIFRX_CR_CHSEL SPDIFRX_CR_CHSEL_Msk USB_OTG_DCTL_CGONAK USB_OTG_DCTL_CGONAK_Msk CAN_F8R1_FB3_Pos (3U) __FLT_MAX_10_EXP__ 38 __HAL_DBGMCU_FREEZE_TIM13() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM13_STOP)) HAL_DMA_ERROR_NO_XFER 0x00000080U CAN_F4R1_FB13 CAN_F4R1_FB13_Msk CAN_FM1R_FBM16_Pos (16U) EXTI_IMR_MR5_Msk (0x1U << EXTI_IMR_MR5_Pos) CAN_F12R2_FB15_Msk (0x1U << CAN_F12R2_FB15_Pos) CAN_FFA1R_FFA24_Pos (24U) __HAL_PVM_EVENT_DISABLE __HAL_PWR_PVM_EVENT_DISABLE __HAL_RCC_SAI2_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SAI2EN)) == RESET) CAN_F9R1_FB10_Msk (0x1U << CAN_F9R1_FB10_Pos) QUADSPI_CCR_FMODE_1 (0x2U << QUADSPI_CCR_FMODE_Pos) FMC_SDTR1_TRC_2 (0x4U << FMC_SDTR1_TRC_Pos) BDCR_BDRST_BB RCC_BDCR_BDRST_BB CAN_TSR_RQCP0_Msk (0x1U << CAN_TSR_RQCP0_Pos) CAN_F4R1_FB26_Pos (26U) SCB_CFSR_BUSFAULTSR_Pos 8U USB_OTG_DOEPINT_EPDISD_Msk (0x1U << USB_OTG_DOEPINT_EPDISD_Pos) RCC_APB1RSTR_TIM2RST_Msk (0x1U << RCC_APB1RSTR_TIM2RST_Pos) ADC_SMPR2_SMP7_0 (0x1U << ADC_SMPR2_SMP7_Pos) OB_WRPSTATE_ENABLE 0x00000001U USB_OTG_GOTGINT_DBCDNE USB_OTG_GOTGINT_DBCDNE_Msk ADC_JDR1_JDATA_Pos (0U) DCMI_MIS_OVR_MIS_Pos (1U) RCC_MCO1SOURCE_PLLCLK RCC_CFGR_MCO1 CAN_F1R1_FB17_Msk (0x1U << CAN_F1R1_FB17_Pos) ADC_SQR1_SQ14_3 (0x08U << ADC_SQR1_SQ14_Pos) GPIO_BSRR_BR0_Pos (16U) TIM_DMABURSTLENGTH_15TRANSFERS 0x00000E00U __WWDG_IS_CLK_DISABLED __HAL_RCC_WWDG_IS_CLK_DISABLED __HAL_IWDG_DISABLE_WRITE_ACCESS IWDG_DISABLE_WRITE_ACCESS CAN_F11R2_FB7_Pos (7U) GPIO_AFRH_AFRH5_2 GPIO_AFRH_AFSEL13_2 __HAL_RCC_SDMMC1_RELEASE_RESET __HAL_RCC_SDIO_RELEASE_RESET CAN_F4R1_FB28 CAN_F4R1_FB28_Msk CRC_CR_RESET_Msk (0x1U << CRC_CR_RESET_Pos) CAN_F12R1_FB5 CAN_F12R1_FB5_Msk I2C_FLTR_DNF I2C_FLTR_DNF_Msk FMPI2C_CR1_TXIE FMPI2C_CR1_TXIE_Msk __HAL_RCC_AHB2_RELEASE_RESET() (RCC->AHB2RSTR = 0x00U) __TIM14_IS_CLK_DISABLED __HAL_RCC_TIM14_IS_CLK_DISABLED FMC_SR_IRS FMC_SR_IRS_Msk CAN_FFA1R_FFA18_Pos (18U) DataAlign QUADSPI_CR_ABORT QUADSPI_CR_ABORT_Msk CAN_F13R2_FB15_Msk (0x1U << CAN_F13R2_FB15_Pos) CAN_F6R2_FB25 CAN_F6R2_FB25_Msk FMC_BCR4_WAITEN_Msk (0x1U << FMC_BCR4_WAITEN_Pos) RTC_ALRMAR_DU_3 (0x8U << RTC_ALRMAR_DU_Pos) FMC_PCR_PWAITEN_Pos (1U) SYSCFG_CMPCR_READY_Pos (8U) __HAL_UART_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((((__INTERRUPT__) >> 28U) == 1U)? ((__HANDLE__)->Instance->CR1 &= ~((__INTERRUPT__) & UART_IT_MASK)): (((__INTERRUPT__) >> 28U) == 2U)? ((__HANDLE__)->Instance->CR2 &= ~((__INTERRUPT__) & UART_IT_MASK)): ((__HANDLE__)->Instance->CR3 &= ~ ((__INTERRUPT__) & UART_IT_MASK))) OB_PCROP_SECTOR_6 0x00000040U FMC_SDCR1_NR_Msk (0x3U << FMC_SDCR1_NR_Pos) USB_OTG_DIEPTSIZ_MULCNT_Msk (0x3U << USB_OTG_DIEPTSIZ_MULCNT_Pos) CAN_F6R1_FB15_Msk (0x1U << CAN_F6R1_FB15_Pos) RCC_AHB1RSTR_CRCRST RCC_AHB1RSTR_CRCRST_Msk IS_SYSCFG_FASTMODEPLUS_CONFIG IS_I2C_FASTMODEPLUS __LPTIM1_CLK_DISABLE __HAL_RCC_LPTIM1_CLK_DISABLE CAN_F5R1_FB26 CAN_F5R1_FB26_Msk ADC_CR2_JSWSTART_Pos (22U) RCC_SDMMC1CLKSOURCE_CLK48 RCC_SDIOCLKSOURCE_CK48 __HAL_RCC_GPIOE_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOERST)) USB_OTG_GRSTCTL_CSRST_Msk (0x1U << USB_OTG_GRSTCTL_CSRST_Pos) FMPI2C_CR2_NBYTES_Msk (0xFFU << FMPI2C_CR2_NBYTES_Pos) DMA_HIFCR_CTCIF6_Pos (21U) CAN_F3R2_FB12_Pos (12U) RTC_ALRMASSR_MASKSS_Msk (0xFU << RTC_ALRMASSR_MASKSS_Pos) DCMI_CR_LSM_Pos (19U) GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk TIM_CCMR2_OC4FE_Msk (0x1U << TIM_CCMR2_OC4FE_Pos) SDIO_MASK_RXFIFOFIE_Msk (0x1U << SDIO_MASK_RXFIFOFIE_Pos) ADC_CR1_JEOCIE ADC_CR1_JEOCIE_Msk FMC_SDCR2_SDCLK_Msk (0x3U << FMC_SDCR2_SDCLK_Pos) SDIO_DCTRL_DTEN SDIO_DCTRL_DTEN_Msk IS_RCC_PLLI2SR_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 7U)) CAN_FA1R_FACT12 CAN_FA1R_FACT12_Msk GPIO_AFRH_AFSEL14_0 (0x1U << GPIO_AFRH_AFSEL14_Pos) CAN_FS1R_FSC14 CAN_FS1R_FSC14_Msk __QQ_FBIT__ 7 MPU_ACCESS_NOT_SHAREABLE ((uint8_t)0x00) CAN_TSR_TME2 CAN_TSR_TME2_Msk _RAND48_SEED_2 (0x1234) CAN_F9R2_FB17_Msk (0x1U << CAN_F9R2_FB17_Pos) SDIO_MASK_TXFIFOEIE SDIO_MASK_TXFIFOEIE_Msk DAC_CR_TEN2_Msk (0x1U << DAC_CR_TEN2_Pos) SPI1_BASE (APB2PERIPH_BASE + 0x3000U) TIM3_BASE (APB1PERIPH_BASE + 0x0400U) _SUSECONDS_T_DECLARED  FMC_BWTR1_ADDSET_Pos (0U) USB_OTG_DIEPEACHMSK1_TXFURM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_TXFURM_Pos) EXTI_PR_PR19_Msk (0x1U << EXTI_PR_PR19_Pos) __FLASH_RELEASE_RESET __HAL_RCC_FLASH_RELEASE_RESET CAN_F11R2_FB3_Msk (0x1U << CAN_F11R2_FB3_Pos) DMA_LIFCR_CFEIF0_Pos (0U) DWT_FUNCTION_EMITRANGE_Pos 5U ITM_TCR_TSENA_Pos 1U GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk CEC_IER_TXENDIE CEC_IER_TXENDIE_Msk RCC_MCOSOURCE_LSI RCC_MCO1SOURCE_LSI CAN_F2R2_FB16 CAN_F2R2_FB16_Msk GPIO_OSPEEDR_OSPEED11_Msk (0x3U << GPIO_OSPEEDR_OSPEED11_Pos) __HAL_LPTIM_ENABLE_INTERRUPT __HAL_LPTIM_ENABLE_IT DAC_DOR2_DACC2DOR DAC_DOR2_DACC2DOR_Msk FMC_BTR2_ACCMOD FMC_BTR2_ACCMOD_Msk FMC_BWTR1_BUSTURN_Msk (0xFU << FMC_BWTR1_BUSTURN_Pos) GPIO_BRR_BR4 GPIO_BRR_BR4_Msk __HAL_RCC_I2C3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C3EN)) _fpos_t SAI_xSLOTR_FBOFF_0 (0x01U << SAI_xSLOTR_FBOFF_Pos) CAN_FLAG_FF0 (0x00000203U) __TIM4_CLK_SLEEP_DISABLE __HAL_RCC_TIM4_CLK_SLEEP_DISABLE EXTI_FTSR_TR10_Pos (10U) _SYS__SIGSET_H_  SAI_xFRCR_FSPOL_Msk (0x1U << SAI_xFRCR_FSPOL_Pos) FMC_BTR2_ADDHLD_1 (0x2U << FMC_BTR2_ADDHLD_Pos) USB_OTG_HCINT_CHH_Msk (0x1U << USB_OTG_HCINT_CHH_Pos) FMPI2C_ISR_STOPF_Pos (5U) SDIO_POWER_PWRCTRL_Msk (0x3U << SDIO_POWER_PWRCTRL_Pos) CAN_F5R1_FB28_Pos (28U) RCC_CR_HSICAL_3 (0x08U << RCC_CR_HSICAL_Pos) CAN_F2R1_FB26 CAN_F2R1_FB26_Msk GPIO_OTYPER_OT_11 GPIO_OTYPER_OT11 OPTIONBYTE_BOR 0x00000008U PRIu32 __PRI32(u) USB_OTG_DIEPMSK_EPDM_Msk (0x1U << USB_OTG_DIEPMSK_EPDM_Pos) EXTI_EMR_MR1_Msk (0x1U << EXTI_EMR_MR1_Pos) DCMI_RISR_LINE_RIS DCMI_RIS_LINE_RIS __TIM5_FORCE_RESET __HAL_RCC_TIM5_FORCE_RESET CAN_F11R1_FB17_Msk (0x1U << CAN_F11R1_FB17_Pos) _asctime_buf EXTI_EMR_MR12_Msk (0x1U << EXTI_EMR_MR12_Pos) __SDMMC_CLK_ENABLE __HAL_RCC_SDMMC_CLK_ENABLE SPDIFRX_DR1_V SPDIFRX_DR1_V_Msk __HAL_RCC_BACKUPRESET_FORCE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = ENABLE) RCC_APB2LPENR_TIM11LPEN_Pos (18U) USART_CR2_STOP_Msk (0x3U << USART_CR2_STOP_Pos) I2S_APB1_APB2_FEATURE  IS_TIM_DMA_SOURCE(SOURCE) ((((SOURCE) & 0xFFFF80FFU) == 0x00000000U) && ((SOURCE) != 0x00000000U)) I2C_SR1_ADDR I2C_SR1_ADDR_Msk RTC_TAFCR_TAMPFREQ_Pos (8U) IS_UART_ONEBIT_SAMPLE IS_UART_ONE_BIT_SAMPLE I2C_OAR1_ADDMODE_Msk (0x1U << I2C_OAR1_ADDMODE_Pos) CAN_F3R2_FB4_Pos (4U) _IN_PORT_T_DECLARED  RTC_TR_HU_2 (0x4U << RTC_TR_HU_Pos) FMC_Bank1_R_BASE (FMC_R_BASE + 0x0000U) AHB2LPENR FMC_BWTR4_DATAST_4 (0x10U << FMC_BWTR4_DATAST_Pos) RCC_APB1RSTR_TIM4RST RCC_APB1RSTR_TIM4RST_Msk RCC_APB2RSTR_SDIORST_Pos (11U) FMPI2C_CR2_STOP_Pos (14U) CAN_F5R2_FB16_Pos (16U) CAN_FA1R_FACT20 CAN_FA1R_FACT20_Msk __HAL_RCC_QSPI_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN)) __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOHLPEN)) CAN_F11R1_FB17 CAN_F11R1_FB17_Msk CAN_ESR_LEC_0 (0x1U << CAN_ESR_LEC_Pos) IS_ADC_EXT_INJEC_TRIG_EDGE(EDGE) (((EDGE) == ADC_EXTERNALTRIGINJECCONVEDGE_NONE) || ((EDGE) == ADC_EXTERNALTRIGINJECCONVEDGE_RISING) || ((EDGE) == ADC_EXTERNALTRIGINJECCONVEDGE_FALLING) || ((EDGE) == ADC_EXTERNALTRIGINJECCONVEDGE_RISINGFALLING)) I2C_SR2_SMBHOST_Pos (6U) GPIO_AFRL_AFSEL4_0 (0x1U << GPIO_AFRL_AFSEL4_Pos) RCC_CR_HSEON_Pos (16U) CAN_F2R1_FB31 CAN_F2R1_FB31_Msk CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) SPDIFRX_CSR_CS_Msk (0xFFU << SPDIFRX_CSR_CS_Pos) HAL_UART_STATE_BUSY_TX_RX __USART3_IS_CLK_ENABLED __HAL_RCC_USART3_IS_CLK_ENABLED RCC_CKGATENR_AHB2APB2_CKEN RCC_CKGATENR_AHB2APB2_CKEN_Msk CAN_RDH1R_DATA4_Pos (0U) ADC_SMPR1_SMP17_Pos (21U) ADC_GET_RESOLUTION(__HANDLE__) (((__HANDLE__)->Instance->CR1) & ADC_CR1_RES) USB_OTG_GINTSTS_USBRST_Pos (12U) FPU_FPCCR_USER_Pos 1U BSRR __TIM18_CLK_DISABLE __HAL_RCC_TIM18_CLK_DISABLE CAN_F6R2_FB3_Pos (3U) FMC_SDTR2_TRP_2 (0x4U << FMC_SDTR2_TRP_Pos) __SA_IBIT__ 16 UART_STOPBITS_2 ((uint32_t)USART_CR2_STOP_1) TIM_CCMR2_IC3F_Pos (4U) __DEC32_SUBNORMAL_MIN__ 0.000001E-95DF SPI_SR_MODF_Pos (5U) FMC_SDTR2_TXSR_3 (0x8U << FMC_SDTR2_TXSR_Pos) IS_GPIO_MODE(MODE) (((MODE) == GPIO_MODE_INPUT) || ((MODE) == GPIO_MODE_OUTPUT_PP) || ((MODE) == GPIO_MODE_OUTPUT_OD) || ((MODE) == GPIO_MODE_AF_PP) || ((MODE) == GPIO_MODE_AF_OD) || ((MODE) == GPIO_MODE_IT_RISING) || ((MODE) == GPIO_MODE_IT_FALLING) || ((MODE) == GPIO_MODE_IT_RISING_FALLING) || ((MODE) == GPIO_MODE_EVT_RISING) || ((MODE) == GPIO_MODE_EVT_FALLING) || ((MODE) == GPIO_MODE_EVT_RISING_FALLING) || ((MODE) == GPIO_MODE_ANALOG)) __CAN1_CLK_SLEEP_DISABLE __HAL_RCC_CAN1_CLK_SLEEP_DISABLE IS_TIM_FAST_STATE(STATE) (((STATE) == TIM_OCFAST_DISABLE) || ((STATE) == TIM_OCFAST_ENABLE)) SAI_xIMR_LFSDETIE_Pos (6U) ADC_SR_JSTRT_Pos (3U) __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__ PWR_CR_PLS_LEV1 0x00000020U ADC_SMPR1_SMP11_0 (0x1U << ADC_SMPR1_SMP11_Pos) ADC_JSQR_JL_Msk (0x3U << ADC_JSQR_JL_Pos) CAN_TDL2R_DATA0_Pos (0U) CAN_F7R2_FB26_Pos (26U) RCC_PERIPHCLK_CLK48 0x00000100U DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos) SAI_xSR_OVRUDR SAI_xSR_OVRUDR_Msk CAN_TDT0R_TIME CAN_TDT0R_TIME_Msk RTC_ALRMASSR_MASKSS_Pos (24U) FMC_BWTR3_ADDSET FMC_BWTR3_ADDSET_Msk USB_OTG_DSTS_FNSOF USB_OTG_DSTS_FNSOF_Msk _NOTHROW  CAN_F11R1_FB27_Pos (27U) GPIO_AF11_ETH ((uint8_t)0x0B) DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) CAN_MCR_SLEEP CAN_MCR_SLEEP_Msk LPTIM_CLOCKPOLARITY_BOTHEDGES LPTIM_CLOCKPOLARITY_RISING_FALLING CAN_F10R1_FB12 CAN_F10R1_FB12_Msk DCMI_DR_BYTE1_Pos (8U) HAL_DMA_STATE_ABORT __LACCUM_MIN__ (-0X1P31LK-0X1P31LK) USART_CR2_LBDIE_Msk (0x1U << USART_CR2_LBDIE_Pos) RTC_CR_WUTE_Pos (10U) __GPIOJ_CLK_DISABLE __HAL_RCC_GPIOJ_CLK_DISABLE FMC_BWTR1_ADDHLD FMC_BWTR1_ADDHLD_Msk ClockDivision SYSCFG_EXTICR4_EXTI14_PG 0x0600U QUADSPI_DLR_DL_Pos (0U) WWDG_CR_T4 WWDG_CR_T_4 DCMI_ESUR_FEU DCMI_ESUR_FEU_Msk GPIO_OSPEEDR_OSPEED11_0 (0x1U << GPIO_OSPEEDR_OSPEED11_Pos) FMC_BTR2_ADDHLD_Msk (0xFU << FMC_BTR2_ADDHLD_Pos) USB_OTG_GINTMSK_USBRST_Pos (12U) GPIO_IDR_ID8 GPIO_IDR_ID8_Msk TIM_CCER_CC2E_Pos (4U) USART_BRR_DIV_Fraction_Msk (0xFU << USART_BRR_DIV_Fraction_Pos) TPI_ITATBCTR2_ATREADY_Pos 0U GPIO_MODER_MODER0_1 (0x2U << GPIO_MODER_MODER0_Pos) EXTI_SWIER_SWIER3 EXTI_SWIER_SWIER3_Msk RCC_AHB1LPENR_GPIOELPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOELPEN_Pos) PRIuLEAST16 __PRI16LEAST(u) SAI_xFRCR_FSDEF_Msk (0x1U << SAI_xFRCR_FSDEF_Pos) GPIO_AF9_TIM14 ((uint8_t)0x09) USB_OTG_EPNUM_1 (0x2U << USB_OTG_EPNUM_Pos) FMPI2C_CR2_START_Msk (0x1U << FMPI2C_CR2_START_Pos) IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM6) || ((INSTANCE) == TIM7) || ((INSTANCE) == TIM8)) SCNuFAST16 __SCN16FAST(u) SCB_SHCSR_USGFAULTACT_Pos 3U RCC_AHB3LPENR_FMCLPEN RCC_AHB3LPENR_FMCLPEN_Msk TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk UART_DIVFRAQ_SAMPLING16(_PCLK_,_BAUD_) (((UART_DIV_SAMPLING16((_PCLK_), (_BAUD_)) - (UART_DIVMANT_SAMPLING16((_PCLK_), (_BAUD_)) * 100U)) * 16U + 50U) / 100U) CAN_F0R2_FB21_Msk (0x1U << CAN_F0R2_FB21_Pos) UART_CR1_REG_INDEX 1U __HAL_ADC_CFGR_DMACONTREQ ADC_CFGR_DMACONTREQ ITM_LSR_Access_Pos 1U CAN_F3R2_FB10 CAN_F3R2_FB10_Msk SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) CAN_F7R1_FB7_Msk (0x1U << CAN_F7R1_FB7_Pos) CF_CYLINDER_LOW ATA_CYLINDER_LOW ADC_SMPR2_SMP0_Msk (0x7U << ADC_SMPR2_SMP0_Pos) DMA_HISR_TCIF6 DMA_HISR_TCIF6_Msk CR_HSION_BB RCC_CR_HSION_BB ___int_ptrdiff_t_h  USB_OTG_HPRT_PRES_Pos (6U) fwopen(__cookie,__fn) funopen(__cookie, (int (*)())0, __fn, (fpos_t (*)())0, (int (*)())0) RCC_CIR_LSIRDYF_Msk (0x1U << RCC_CIR_LSIRDYF_Pos) TIM_FLAG_CC2OF (TIM_SR_CC2OF) FLASH_OPTCR_nWRP_3 0x00080000U __unbounded  NVIC_BASE (SCS_BASE + 0x0100UL) VDD_VALUE ((uint32_t)3300U) ADC_SQR2_SQ7_Msk (0x1FU << ADC_SQR2_SQ7_Pos) CAN_F10R2_FB13_Pos (13U) RCC_APB1LPENR_CECLPEN_Pos (27U) SMPR1 SMPR2 QUADSPI_DCR_CSHT_0 (0x1U << QUADSPI_DCR_CSHT_Pos) SYSCFG_EXTICR3_EXTI11_PA 0x0000U CAN_F13R2_FB13 CAN_F13R2_FB13_Msk GPIO_PUPDR_PUPD8_Msk (0x3U << GPIO_PUPDR_PUPD8_Pos) CAN_F7R1_FB13 CAN_F7R1_FB13_Msk USART2_IRQn FLASH_CR_SER_Msk (0x1U << FLASH_CR_SER_Pos) RTC_TAFCR_TAMPPUDIS_Msk (0x1U << RTC_TAFCR_TAMPPUDIS_Pos) SAI_xFRCR_FRL_6 (0x40U << SAI_xFRCR_FRL_Pos) EXTI_SWIER_SWIER20 EXTI_SWIER_SWIER20_Msk HAL_ADC_STATE_REG_EOC 0x00000200U _TIMEVAL_DEFINED  _CONST const CF_ERASE_SECTOR_CMD ATA_ERASE_SECTOR_CMD FMC_BWTR4_ADDHLD_3 (0x8U << FMC_BWTR4_ADDHLD_Pos) CAN_FFA1R_FFA7 CAN_FFA1R_FFA7_Msk HAL_CRYP_ComputationCpltCallback HAL_CRYPEx_ComputationCpltCallback ADC_LTR_LT_Pos (0U) RCC_APB2RSTR_TIM10RST_Msk (0x1U << RCC_APB2RSTR_TIM10RST_Pos) FMPI2C_CR1_ADDRIE_Msk (0x1U << FMPI2C_CR1_ADDRIE_Pos) CAN_F9R2_FB1 CAN_F9R2_FB1_Msk FSMC_NORSRAM_EXTENDED_TYPEDEF FSMC_NORSRAM_EXTENDED_TypeDef FMC_SDTR1_TMRD_0 (0x1U << FMC_SDTR1_TMRD_Pos) SPDIFRX_IFCR_SBDCF SPDIFRX_IFCR_SBDCF_Msk RTC_TSTR_HT_Pos (20U) CAN_F4R1_FB27_Msk (0x1U << CAN_F4R1_FB27_Pos) RCC_APB1ENR_TIM3EN_Msk (0x1U << RCC_APB1ENR_TIM3EN_Pos) RCC_CSR_PORRSTF_Pos (27U) FMPI2C_CR1_PECEN_Pos (23U) ADC_CSR_JSTRT2_Msk (0x1U << ADC_CSR_JSTRT2_Pos) CAN_F11R2_FB31_Msk (0x1U << CAN_F11R2_FB31_Pos) __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOGLPEN)) PVDE_BIT_NUMBER PWR_CR_PVDE_Pos RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk RCC_APB1RSTR_TIM14RST RCC_APB1RSTR_TIM14RST_Msk DMA_HIFCR_CHTIF5_Msk (0x1U << DMA_HIFCR_CHTIF5_Pos) CAN_F6R1_FB4_Msk (0x1U << CAN_F6R1_FB4_Pos) GPIO_AFRH_AFRH2 GPIO_AFRH_AFSEL10 USB_OTG_DOEPMSK_B2BSTUP_Msk (0x1U << USB_OTG_DOEPMSK_B2BSTUP_Pos) __HAL_RCC_RNG_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN); UNUSED(tmpreg); } while(0U) FMC_BCR4_ASYNCWAIT FMC_BCR4_ASYNCWAIT_Msk IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || ((HSE) == RCC_HSE_BYPASS)) CAN_F12R2_FB23_Pos (23U) DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos (16U) SAI_xCR1_OUTDRIV_Pos (13U) DWT_EXCCNT_EXCCNT_Pos 0U USB_OTG_GINTSTS_LPMINT_Pos (27U) ITM_RXBUFFER_EMPTY 0x5AA55AA5U __LOCK_INIT(class,lock) extern struct __lock __lock_ ## lock; class _LOCK_T lock = &__lock_ ## lock WWDG_CFR_W_Msk (0x7FU << WWDG_CFR_W_Pos) FMC_SDCMR_CTB1 FMC_SDCMR_CTB1_Msk EXTI_PR_PR17 EXTI_PR_PR17_Msk USB_OTG_DEACHINT_IEP1INT USB_OTG_DEACHINT_IEP1INT_Msk UINT8_C(x) __UINT8_C(x) IS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_PERIPH_TO_MEMORY ) || ((DIRECTION) == DMA_MEMORY_TO_PERIPH) || ((DIRECTION) == DMA_MEMORY_TO_MEMORY)) USB_OTG_BCNT_Msk (0x7FFU << USB_OTG_BCNT_Pos) DAC_DHR12L2_DACC2DHR DAC_DHR12L2_DACC2DHR_Msk CAN_F9R1_FB3 CAN_F9R1_FB3_Msk CAN_F9R1_FB25_Msk (0x1U << CAN_F9R1_FB25_Pos) __I volatile const _flockfile(fp) (((fp)->_flags & __SSTR) ? 0 : __lock_acquire_recursive((fp)->_lock)) FMC_BCR2_CBURSTRW_Msk (0x1U << FMC_BCR2_CBURSTRW_Pos) SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) FMC_SDSR_MODES2_Pos (3U) RCC_CKGATENR_AHB2APB1_CKEN_Pos (0U) CAN_F8R2_FB3 CAN_F8R2_FB3_Msk SYSCFG_EXTICR2_EXTI7_PE 0x4000U USB_OTG_DOEPCTL_NAKSTS USB_OTG_DOEPCTL_NAKSTS_Msk FMPI2C_ISR_ADDCODE FMPI2C_ISR_ADDCODE_Msk USB_OTG_DOEPINT_B2BSTUP_Pos (6U) I2C_CCR_DUTY_Msk (0x1U << I2C_CCR_DUTY_Pos) __HAL_PWR_VDDIO2_ENABLE HAL_PWREx_EnableVddIO2 RCC_LSE_TIMEOUT_VALUE LSE_STARTUP_TIMEOUT __GPIOK_RELEASE_RESET __HAL_RCC_GPIOK_RELEASE_RESET USB_OTG_GLPMCFG_SNDLPM USB_OTG_GLPMCFG_SNDLPM_Msk EXTI_FTSR_TR5 EXTI_FTSR_TR5_Msk EOCSelection TIM_CR1_OPM_Pos (3U) ADC_INJECTED_RANK_3 0x00000003U I2C_CR1_NOSTRETCH_Pos (7U) CAN_F12R2_FB17_Pos (17U) ADC_SR_AWD ADC_SR_AWD_Msk ADC_SQR2_SQ8_4 (0x10U << ADC_SQR2_SQ8_Pos) CAN_F3R1_FB5_Pos (5U) DCMI_MIS_VSYNC_MIS_Pos (3U) RCC_DCKCFGR_I2S2SRC_1 (0x2U << RCC_DCKCFGR_I2S2SRC_Pos) ADC_InitTypeDef DCMI_IER_OVR_IE_Pos (1U) FMC_SDTR2_TWR_2 (0x4U << FMC_SDTR2_TWR_Pos) USB_OTG_GCCFG_PWRDWN USB_OTG_GCCFG_PWRDWN_Msk DMA_SxNDT_12 (0x1000U << DMA_SxNDT_Pos) __OTGFS_CLK_SLEEP_ENABLE __HAL_RCC_OTGFS_CLK_SLEEP_ENABLE PRIdFAST8 __PRI8FAST(d) SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) QUADSPI_CCR_ADMODE_1 (0x2U << QUADSPI_CCR_ADMODE_Pos) USB_OTG_DIEPDMA_DMAADDR_Msk (0xFFFFFFFFU << USB_OTG_DIEPDMA_DMAADDR_Pos) OB_IWDG_HW ((uint8_t)0x00) IS_ADC_RESOLUTION(RESOLUTION) (((RESOLUTION) == ADC_RESOLUTION_12B) || ((RESOLUTION) == ADC_RESOLUTION_10B) || ((RESOLUTION) == ADC_RESOLUTION_8B) || ((RESOLUTION) == ADC_RESOLUTION_6B)) CAN_F5R1_FB1_Msk (0x1U << CAN_F5R1_FB1_Pos) USB_OTG_GOTGCTL_CIDSTS_Pos (16U) GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk CAN_F1R2_FB11_Msk (0x1U << CAN_F1R2_FB11_Pos) DAC_CR_DMAUDRIE2_Pos (29U) USB_OTG_HCINTMSK_DTERRM_Msk (0x1U << USB_OTG_HCINTMSK_DTERRM_Pos) PWR_CR_MRLVDS PWR_CR_MRLVDS_Msk _REENT _impure_ptr CAN_F2R2_FB23 CAN_F2R2_FB23_Msk FLASH_ACR_LATENCY_4WS 0x00000004U CAN_F9R1_FB1_Pos (1U) RCC_APB1RSTR_TIM3RST_Msk (0x1U << RCC_APB1RSTR_TIM3RST_Pos) CAN_F11R1_FB30 CAN_F11R1_FB30_Msk SYSCFG_EXTICR3_EXTI10_PA 0x0000U CAN_F10R1_FB0_Pos (0U) DMA_LIFCR_CDMEIF1_Msk (0x1U << DMA_LIFCR_CDMEIF1_Pos) CAN_F1R1_FB7_Msk (0x1U << CAN_F1R1_FB7_Pos) USB_OTG_DIEPCTL_SODDFRM USB_OTG_DIEPCTL_SODDFRM_Msk ETH_MMCTGFSCCR 0x0000014CU CEC_ISR_LBPE_Msk (0x1U << CEC_ISR_LBPE_Pos) FLASH_CR_PG_Pos (0U) __ADC1_CLK_SLEEP_DISABLE __HAL_RCC_ADC1_CLK_SLEEP_DISABLE GPIO_AFRL_AFSEL5_0 (0x1U << GPIO_AFRL_AFSEL5_Pos) FMC_BTR2_DATLAT_1 (0x2U << FMC_BTR2_DATLAT_Pos) __HAL_ADC_CFGR_CONTINUOUS ADC_CFGR_CONTINUOUS CAN_F6R1_FB4_Pos (4U) SDIO_ICR_DTIMEOUTC_Pos (3U) __HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE USB_OTG_GOTGCTL_HNPRQ_Pos (9U) FLASH_OPTCR_BOR_LEV FLASH_OPTCR_BOR_LEV_Msk RCC_AHB1LPENR_SRAM2LPEN RCC_AHB1LPENR_SRAM2LPEN_Msk FMC_PMEM_MEMSET2_Pos (0U) GPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk RCC_CFGR_HPRE_DIV8 0x000000A0U CAN_F0R2_FB23_Pos (23U) CAN_F12R1_FB23 CAN_F12R1_FB23_Msk SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk CEC_CFGR_BRESTP_Msk (0x1U << CEC_CFGR_BRESTP_Pos) EXTI_EMR_MR4 EXTI_EMR_MR4_Msk GPIO_BRR_BR14_Pos (14U) RCC_PLLCFGR_PLLN_2 (0x004U << RCC_PLLCFGR_PLLN_Pos) __SPI4_CLK_DISABLE __HAL_RCC_SPI4_CLK_DISABLE RTC_TAFCR_ALARMOUTTYPE_Msk (0x1U << RTC_TAFCR_ALARMOUTTYPE_Pos) FMC_PATT_ATTHIZ2_Msk (0xFFU << FMC_PATT_ATTHIZ2_Pos) RTC_ALRMAR_WDSEL_Pos (30U) ADC_CSR_JEOC2_Pos (10U) GPIO_IDR_ID5 GPIO_IDR_ID5_Msk MPU_ACCESS_CACHEABLE ((uint8_t)0x01) __DEC32_MIN_EXP__ (-94) HAL_CAN_ERROR_CRC (0x00000100U) CAN2_RX0_IRQn RTC_ISR_TAMP1F_Msk (0x1U << RTC_ISR_TAMP1F_Pos) RTC_TSSSR_SS_Pos (0U) ADC_SQR3_SQ5_4 (0x10U << ADC_SQR3_SQ5_Pos) RCC_APB1RSTR_FMPI2C1RST_Msk (0x1U << RCC_APB1RSTR_FMPI2C1RST_Pos) RTC_ALRMAR_ST_2 (0x4U << RTC_ALRMAR_ST_Pos) FMPI2C_CR1_DFN_Pos (8U) CAN_F11R1_FB6 CAN_F11R1_FB6_Msk RCC_SSCGR_INCSTEP_Msk (0x7FFFU << RCC_SSCGR_INCSTEP_Pos) USB_OTG_GINTSTS_PTXFE_Pos (26U) TIM_TS_ITR0 0x00000000U CAN_ESR_EPVF_Msk (0x1U << CAN_ESR_EPVF_Pos) FMC_BCR3_MWID_1 (0x2U << FMC_BCR3_MWID_Pos) CAN_FFA1R_FFA_Pos (0U) __RCSID(s) struct __hack __HAL_RCC_CRC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN)) FMC_PATT_ATTSET2_5 (0x20U << FMC_PATT_ATTSET2_Pos) CAN_FM1R_FBM24_Pos (24U) CAN_F0R1_FB4_Msk (0x1U << CAN_F0R1_FB4_Pos) __UTQ_FBIT__ 128 GPIO_AF12_FMC ((uint8_t)0x0C) CAN_F5R1_FB11_Pos (11U) RCC_MCOSOURCE_LSE RCC_MCO1SOURCE_LSE FMC_BCR1_MWID_0 (0x1U << FMC_BCR1_MWID_Pos) RCC_RTCCLKSOURCE_HSE_DIV17 0x00110300U FLASH_OPTCR_WDG_SW_Msk (0x1U << FLASH_OPTCR_WDG_SW_Pos) FMPI2C1 ((FMPI2C_TypeDef *) FMPI2C1_BASE) CAN_TDL0R_DATA3 CAN_TDL0R_DATA3_Msk RCC_DCKCFGR_OFFSET (RCC_OFFSET + 0x8CU) I2C_OAR1_ADD8_Pos (8U) ADC_IT_EOC ((uint32_t)ADC_CR1_EOCIE) RTC_TAFCR_TSINSEL_Pos (17U) ADC2 ((ADC_TypeDef *) ADC2_BASE) SAI_GCR_SYNCIN_0 (0x1U << SAI_GCR_SYNCIN_Pos) DCMI_CWSTRT_VST DCMI_CWSTRT_VST_Msk MPU_REGION_SIZE_4GB ((uint8_t)0x1F) I2C_CR1_ACK_Msk (0x1U << I2C_CR1_ACK_Pos) SPI_DR_DR SPI_DR_DR_Msk SYSCFG_EXTICR4_EXTI13_Pos (4U) CAN_FA1R_FACT22_Pos (22U) DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) __TIM18_IS_CLK_DISABLED __HAL_RCC_TIM18_IS_CLK_DISABLED CAN_FLAG_MASK (0x000000FFU) CAN_F12R2_FB7_Pos (7U) FMC_SDCR1_NB_Pos (6U) SYSCFG_EXTICR2_EXTI6_PH 0x0700U USB_OTG_GINTMSK_HCIM_Pos (25U) __ARM_SIZEOF_WCHAR_T 4 FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) TYPEPROGRAM_HALFWORD FLASH_TYPEPROGRAM_HALFWORD INSTRUCTION_CACHE_ENABLE 1U CAN_FS1R_FSC26 CAN_FS1R_FSC26_Msk __HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE __HAL_RCC_GPIOF_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOFRST)) __HAL_VREFINT_OUT_ENABLE __HAL_SYSCFG_VREFINT_OUT_ENABLE DMA_PRIORITY_MEDIUM ((uint32_t)DMA_SxCR_PL_0) I2C_OAR1_ADD5_Pos (5U) RCC_FLAG_LSERDY ((uint8_t)0x41) DMA_HIFCR_CHTIF7_Msk (0x1U << DMA_HIFCR_CHTIF7_Pos) EXTI_SWIER_SWIER5_Pos (5U) FMC_SDTR2_TXSR FMC_SDTR2_TXSR_Msk TIM_CCMR2_IC3PSC_Pos (2U) USB_OTG_DTHRCTL_RXTHRLEN_4 (0x010U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) CAN_IER_EPVIE_Msk (0x1U << CAN_IER_EPVIE_Pos) CAN_F2R2_FB27_Pos (27U) FMC_PATT_ATTHOLD2 FMC_PATT_ATTHOLD2_Msk SAI_xCR2_MUTEVAL SAI_xCR2_MUTEVAL_Msk __predict_true(exp) __builtin_expect((exp), 1) __ARM_FP 4 I2C_OAR1_ADD3_Msk (0x1U << I2C_OAR1_ADD3_Pos) CAN_FS1R_FSC14_Msk (0x1U << CAN_FS1R_FSC14_Pos) USB_OTG_GINTSTS_MMIS USB_OTG_GINTSTS_MMIS_Msk CAN_RF1R_RFOM1_Pos (5U) CAN_F7R1_FB21_Pos (21U) FMC_BCR4_MTYP_1 (0x2U << FMC_BCR4_MTYP_Pos) TIM_CCMR1_CC2S_0 (0x1U << TIM_CCMR1_CC2S_Pos) TIM_CCER_CC1P TIM_CCER_CC1P_Msk DCMI_RIS_LINE_RIS_Pos (4U) FMC_SDCR2_NC_Msk (0x3U << FMC_SDCR2_NC_Pos) EXTI_FTSR_TR7_Pos (7U) CAN_F0R2_FB25_Msk (0x1U << CAN_F0R2_FB25_Pos) RCC_CR_HSITRIM_2 (0x04U << RCC_CR_HSITRIM_Pos) USB_OTG_GLPMCFG_L1DSEN USB_OTG_GLPMCFG_L1DSEN_Msk PRId64 __PRI64(d) GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk SDIO_RESPCMD_RESPCMD SDIO_RESPCMD_RESPCMD_Msk CAN_F10R2_FB8 CAN_F10R2_FB8_Msk RTCRST_BITNUMBER RCC_RTCRST_BIT_NUMBER getchar() getc(stdin) GPIO_IDR_ID2_Msk (0x1U << GPIO_IDR_ID2_Pos) USART_SR_ORE_Pos (3U) TIM_DMABase_CCER TIM_DMABASE_CCER RCC_APB1ENR_TIM3EN RCC_APB1ENR_TIM3EN_Msk CAN_FFA1R_FFA14_Msk (0x1U << CAN_FFA1R_FFA14_Pos) __HAL_RCC_TIM6_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM6RST)) CAN_F7R2_FB10_Pos (10U) __HAL_ADC_ENABLE_IT(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->CR1) |= (__INTERRUPT__)) CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) CAN_F3R2_FB31_Msk (0x1U << CAN_F3R2_FB31_Pos) FMC_PMEM_MEMSET2_4 (0x10U << FMC_PMEM_MEMSET2_Pos) xPSR_Z_Pos 30U __HAL_PWR_VDDUSB_ENABLE HAL_PWREx_EnableVddUSB RTC_DR_YT_Msk (0xFU << RTC_DR_YT_Pos) CAN_RX_FIFO1 (0x00000001U) RCC_HCLK_DIV4 RCC_CFGR_PPRE1_DIV4 RCC_RTCCLKSOURCE_HSE_DIV5 0x00050300U FMC_BTR3_DATAST_4 (0x10U << FMC_BTR3_DATAST_Pos) CAN_F7R1_FB15_Pos (15U) USB_OTG_DOEPCTL_STALL_Msk (0x1U << USB_OTG_DOEPCTL_STALL_Pos) CAN_F3R1_FB7 CAN_F3R1_FB7_Msk RCC_AHB1LPENR_DMA2LPEN_Pos (22U) CAN_F13R2_FB8_Msk (0x1U << CAN_F13R2_FB8_Pos) __SAI2_FORCE_RESET __HAL_RCC_SAI2_FORCE_RESET ADC_CCR_MULTI_Pos (0U) CAN_F13R1_FB9 CAN_F13R1_FB9_Msk __HAL_RCC_TIM10_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM10RST)) CR_HSEON_BB RCC_CR_HSEON_BB MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) CAN_F9R1_FB31_Pos (31U) FMC_BWTR4_ADDSET_2 (0x4U << FMC_BWTR4_ADDSET_Pos) TIM_ARR_ARR TIM_ARR_ARR_Msk CAN_TDT2R_DLC_Msk (0xFU << CAN_TDT2R_DLC_Pos) __HAL_RCC_CCMDATARAMEN_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CCMDATARAMEN)) CAN_F7R1_FB20 CAN_F7R1_FB20_Msk DMA_LIFCR_CDMEIF2_Msk (0x1U << DMA_LIFCR_CDMEIF2_Pos) USB_OTG_GINTMSK_ESUSPM USB_OTG_GINTMSK_ESUSPM_Msk __I2C3_CLK_SLEEP_DISABLE __HAL_RCC_I2C3_CLK_SLEEP_DISABLE PHY_LINKED_STATUS ((uint16_t)0x0004U) CAN_F1R1_FB25 CAN_F1R1_FB25_Msk ADC_IS_ENABLE(__HANDLE__) ((( ((__HANDLE__)->Instance->SR & ADC_SR_ADONS) == ADC_SR_ADONS ) ) ? SET : RESET) DAC_WAVE_TRIANGLE DAC_CR_WAVE1_1 FMPI2C_PECR_PEC FMPI2C_PECR_PEC_Msk TIM_TRIGGERPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE SCB_ICSR_VECTPENDING_Pos 12U GPIO_IDR_ID2_Pos (2U) UART_ONEBIT_SAMPLING_ENABLED UART_ONE_BIT_SAMPLE_ENABLE FMC_BTR3_ADDSET_0 (0x1U << FMC_BTR3_ADDSET_Pos) GPIO_MODER_MODE4_0 (0x1U << GPIO_MODER_MODE4_Pos) DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos (4U) FLASH_LATENCY_0 FLASH_ACR_LATENCY_0WS USB_OTG_GINTMSK_RSTDEM_Msk (0x1U << USB_OTG_GINTMSK_RSTDEM_Pos) CAN_F3R2_FB22 CAN_F3R2_FB22_Msk RCC_APB1ENR_TIM13EN RCC_APB1ENR_TIM13EN_Msk SYSCFG_EXTICR2_EXTI5_PB 0x0010U __STM32_HAL_LEGACY  SAI_xCR1_DS_2 (0x4U << SAI_xCR1_DS_Pos) ADC_SMPR1_SMP12_1 (0x2U << ADC_SMPR1_SMP12_Pos) SMARTCARD_NACK_ENABLED SMARTCARD_NACK_ENABLE FLASH_ACR_LATENCY_8WS 0x00000008U RCC_CSR_LPWRRSTF_Pos (31U) SDIO_MASK_CMDACTIE SDIO_MASK_CMDACTIE_Msk CAN_TSR_LOW_Msk (0x7U << CAN_TSR_LOW_Pos) CAN_F13R1_FB21_Msk (0x1U << CAN_F13R1_FB21_Pos) CAN_FS1R_FSC2 CAN_FS1R_FSC2_Msk CAN_F9R1_FB25_Pos (25U) CAN_BS2_1TQ (0x00000000U) TIM_SMCR_TS TIM_SMCR_TS_Msk CAN_F4R2_FB4_Pos (4U) CAN_F2R2_FB26_Pos (26U) FMC_SDSR_MODES2_Msk (0x3U << FMC_SDSR_MODES2_Pos) __HAL_I2C_7BIT_ADD_WRITE I2C_7BIT_ADD_WRITE CAN_F11R1_FB3 CAN_F11R1_FB3_Msk USB_OTG_DIEPINT_TXFIFOUDRN_Pos (8U) __HAL_RCC_USART1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART1EN)) != RESET) EXTI_SWIER_SWIER16 EXTI_SWIER_SWIER16_Msk __LACCUM_EPSILON__ 0x1P-31LK __HAL_RCC_DAC_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) != RESET) FMC_BCR4_EXTMOD FMC_BCR4_EXTMOD_Msk __HAL_RCC_CAN2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN2RST)) DAC_CR_DMAEN2_Pos (28U) __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_DCMILPEN)) GPIO_OSPEEDER_OSPEEDR11_0 GPIO_OSPEEDR_OSPEED11_0 FMC_BTR3_ACCMOD_1 (0x2U << FMC_BTR3_ACCMOD_Pos) EXTI_PR_PR22 EXTI_PR_PR22_Msk SPDIFRX_DR0_C SPDIFRX_DR0_C_Msk IS_UART_WAKEUPMETHOD(WAKEUP) (((WAKEUP) == UART_WAKEUPMETHOD_IDLELINE) || ((WAKEUP) == UART_WAKEUPMETHOD_ADDRESSMARK)) RCC_CIR_LSERDYIE RCC_CIR_LSERDYIE_Msk OPAMP_PGACONNECT_VM0 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0 CAN_TI2R_EXID_Pos (3U) RCC_AHB1ENR_GPIODEN_Pos (3U) SCB_AIRCR_PRIGROUP_Pos 8U TIM_DMABASE_CCR4 0x00000010U __HAL_DHR12RD_ALIGNEMENT DAC_DHR12RD_ALIGNMENT RTC_BKP14R_Pos (0U) _DEFAULT_SOURCE CAN_F10R1_FB3_Pos (3U) RCC_FMPI2C1CLKSOURCE_HSI ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_1) __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__ CAN_F3R1_FB11 CAN_F3R1_FB11_Msk SPI_CR1_CPOL_Msk (0x1U << SPI_CR1_CPOL_Pos) __TIM8_CLK_SLEEP_ENABLE __HAL_RCC_TIM8_CLK_SLEEP_ENABLE SPDIFRX_CR_CBDMAEN_Pos (10U) GPIO_AF0_MCO ((uint8_t)0x00) CAN_F9R1_FB19_Pos (19U) FMPI2C_CR1_ERRIE_Msk (0x1U << FMPI2C_CR1_ERRIE_Pos) ADC_IS_SOFTWARE_START_REGULAR(__HANDLE__) (((__HANDLE__)->Instance->CR2 & ADC_CR2_EXTEN) == RESET) TIM_CCMR1_IC1F_3 (0x8U << TIM_CCMR1_IC1F_Pos) ADC_SQR2_SQ11_1 (0x02U << ADC_SQR2_SQ11_Pos) GPIO_LCKR_LCK14_Msk (0x1U << GPIO_LCKR_LCK14_Pos) __PWR_IS_CLK_DISABLED __HAL_RCC_PWR_IS_CLK_DISABLED TIM_SMCR_MSM_Msk (0x1U << TIM_SMCR_MSM_Pos) IS_ADC_EOCSelection(EOCSelection) (((EOCSelection) == ADC_EOC_SINGLE_CONV) || ((EOCSelection) == ADC_EOC_SEQ_CONV) || ((EOCSelection) == ADC_EOC_SINGLE_SEQ_CONV)) CAN_F6R2_FB18 CAN_F6R2_FB18_Msk EXTI_EMR_EM11 EXTI_EMR_MR11 FMPI2C_TIMEOUTR_TIMEOUTA FMPI2C_TIMEOUTR_TIMEOUTA_Msk FMC_BTR4_ADDHLD_2 (0x4U << FMC_BTR4_ADDHLD_Pos) FMC_BTR2_DATLAT FMC_BTR2_DATLAT_Msk EXTI_PR_PR10_Msk (0x1U << EXTI_PR_PR10_Pos) SAI_xSR_OVRUDR_Msk (0x1U << SAI_xSR_OVRUDR_Pos) __HAL_PWR_INTERNALWAKEUP_ENABLE HAL_PWREx_EnableInternalWakeUpLine USART_CR2_LINEN_Pos (14U) GPIO_MODER_MODER13 GPIO_MODER_MODER13_Msk CAN_F8R2_FB11_Pos (11U) FMC_SR_ILEN_Msk (0x1U << FMC_SR_ILEN_Pos) SPDIFRX_CR_WFA_Pos (14U) FMC_BTR1_DATLAT_1 (0x2U << FMC_BTR1_DATLAT_Pos) MPU_ACCESS_SHAREABLE ((uint8_t)0x01) USB_OTG_DCFG_PERSCHIVL_Msk (0x3U << USB_OTG_DCFG_PERSCHIVL_Pos) CAN_F12R1_FB12_Pos (12U) FMC_BCR1_BURSTEN_Pos (8U) ADC_CSR_EOC1_Pos (1U) FMC_SDTR1_TWR_1 (0x2U << FMC_SDTR1_TWR_Pos) SAI_xSLOTR_FBOFF_3 (0x08U << SAI_xSLOTR_FBOFF_Pos) SPI_I2SCFGR_DATLEN_Msk (0x3U << SPI_I2SCFGR_DATLEN_Pos) DMA_HISR_FEIF4_Msk (0x1U << DMA_HISR_FEIF4_Pos) CEC_IER_ARBLSTIE_Msk (0x1U << CEC_IER_ARBLSTIE_Pos) __SOFF 0x1000 CAN_F11R2_FB27_Pos (27U) I2C_CR1_ACK_Pos (10U) CAN_FS1R_FSC20_Msk (0x1U << CAN_FS1R_FSC20_Pos) USART_CR1_TXEIE_Pos (7U) RCC_APB1RSTR_TIM4RST_Pos (2U) RTC_TAFCR_TAMP2TRG_Pos (4U) __SYSTEM_STM32F4XX_H  FLASH_ACR_ICRST FLASH_ACR_ICRST_Msk EXTI_EMR_EM15 EXTI_EMR_MR15 fropen(__cookie,__fn) funopen(__cookie, __fn, (int (*)())0, (fpos_t (*)())0, (int (*)())0) SAI_xFRCR_FSOFF_Pos (18U) __CAN_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE RCC_APB1ENR_CECEN_Pos (27U) FMC_PCR_ECCPS_0 (0x1U << FMC_PCR_ECCPS_Pos) SDIO_ICR_DATAENDC SDIO_ICR_DATAENDC_Msk RCC_IT_PLLRDY ((uint8_t)0x10) __HAL_RCC_GPIOD_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST)) CAN_F4R1_FB2 CAN_F4R1_FB2_Msk CAN_F3R2_FB25 CAN_F3R2_FB25_Msk _gamma_signgam EXTI_FTSR_TR17 EXTI_FTSR_TR17_Msk I2C_CR1_SMBUS I2C_CR1_SMBUS_Msk CAN_F9R1_FB4_Msk (0x1U << CAN_F9R1_FB4_Pos) FMC_BTR3_ADDHLD_0 (0x1U << FMC_BTR3_ADDHLD_Pos) FMC_SDCR1_CAS FMC_SDCR1_CAS_Msk __HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE CAN_F12R1_FB8_Pos (8U) __HAL_RCC_DAC_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_DACRST)) GPIO_ODR_ODR_13 GPIO_ODR_OD13 CAN_F4R1_FB27 CAN_F4R1_FB27_Msk DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) __FLASH_CLK_DISABLE __HAL_RCC_FLASH_CLK_DISABLE CAN_F12R2_FB26 CAN_F12R2_FB26_Msk CAN_F1R2_FB19_Msk (0x1U << CAN_F1R2_FB19_Pos) FMC_BWTR4_DATAST_2 (0x04U << FMC_BWTR4_DATAST_Pos) SYSCFG_EXTICR3_EXTI8_Pos (0U) SCNiLEAST64 __SCN64LEAST(i) HAL_TIM_STATE_BUSY CAN_TDH2R_DATA5_Pos (8U) CF_READ_SECTOR_CMD ATA_READ_SECTOR_CMD __SFRACT_MIN__ (-0.5HR-0.5HR) CAN_F1R2_FB26_Msk (0x1U << CAN_F1R2_FB26_Pos) EXTI_EMR_EM19 EXTI_EMR_MR19 RTC_TSTR_ST_1 (0x2U << RTC_TSTR_ST_Pos) __HAL_RCC_DMA2_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA2LPEN)) DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk _WCHAR_T_H  CAN_TSR_LOW1_Pos (30U) EXTI_PR_PR15 EXTI_PR_PR15_Msk CAN_F6R1_FB12 CAN_F6R1_FB12_Msk TIM_FLAG_CC4OF (TIM_SR_CC4OF) RTC_TSTR_PM RTC_TSTR_PM_Msk CAN_F12R2_FB19_Msk (0x1U << CAN_F12R2_FB19_Pos) ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING 0x00020000U FMPI2C_ICR_ADDRCF_Msk (0x1U << FMPI2C_ICR_ADDRCF_Pos) DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos (18U) __HAL_RCC_CEC_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CECEN)) == RESET) DMA_LIFCR_CHTIF2_Msk (0x1U << DMA_LIFCR_CHTIF2_Pos) CAN_F1R1_FB0 CAN_F1R1_FB0_Msk HAL_PWREx_ActivateOverDrive HAL_PWREx_EnableOverDrive _blksize SD_CMD_SD_APP_STAUS SD_CMD_SD_APP_STATUS MPU_RASR_XN_Pos 28U SDIO_STA_RXACT_Pos (13U) DCMI_DR_BYTE1_Msk (0xFFU << DCMI_DR_BYTE1_Pos) RTC_TR_ST RTC_TR_ST_Msk CAN_FM1R_FBM11_Pos (11U) CAN_F6R2_FB24_Msk (0x1U << CAN_F6R2_FB24_Pos) DMA_LISR_TCIF0 DMA_LISR_TCIF0_Msk SYSCFG_EXTICR4_EXTI15_PD 0x3000U SYSCFG_EXTICR2_EXTI7_PJ 0x9000U __DBL_MAX__ ((double)1.7976931348623157e+308L) EXTI_PR_PR15_Pos (15U) I2C_SR1_SMBALERT_Msk (0x1U << I2C_SR1_SMBALERT_Pos) CAN_F9R1_FB29 CAN_F9R1_FB29_Msk USB_OTG_GINTSTS_PTXFE USB_OTG_GINTSTS_PTXFE_Msk __PRI8FAST(x) __FAST8 __STRINGIFY(x) SYSCFG_EXTICR3_EXTI10_PD 0x0300U GPIO_OSPEEDER_OSPEEDR8 GPIO_OSPEEDR_OSPEED8 CAN_F2R1_FB24 CAN_F2R1_FB24_Msk int32_t TPI_ACPR_PRESCALER_Pos 0U __GCC_IEC_559_COMPLEX 0 CAN_F4R1_FB7_Msk (0x1U << CAN_F4R1_FB7_Pos) FMC_SDCMR_CTB1_Pos (4U) CAN_FM1R_FBM8_Pos (8U) RTC_DR_DU RTC_DR_DU_Msk CF_WRITE_SECTOR_CMD ATA_WRITE_SECTOR_CMD DAC_DHR12LD_DACC2DHR_Msk (0xFFFU << DAC_DHR12LD_DACC2DHR_Pos) RCC_HCLK_DIV8 RCC_CFGR_PPRE1_DIV8 __USART3_RELEASE_RESET __HAL_RCC_USART3_RELEASE_RESET FLASH_ACR_LATENCY_13WS 0x0000000DU CAN_F1R1_FB6_Pos (6U) __CC_SUPPORTS___INLINE 1 __SWID 0x2000 TIM_SMCR_ETP_Pos (15U) CAN_F0R1_FB2 CAN_F0R1_FB2_Msk SCB ((SCB_Type *) SCB_BASE ) ADC_STAB_DELAY_US 3U __TIM6_IS_CLK_ENABLED __HAL_RCC_TIM6_IS_CLK_ENABLED RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk USB_OTG_DOEPCTL_NAKSTS_Pos (17U) AWD1_EVENT ADC_AWD1_EVENT FLASH_EnableRunPowerDown HAL_FLASHEx_EnableRunPowerDown SPDIFRX_DR1_PE SPDIFRX_DR1_PE_Msk FMC_SDCR2_SDCLK_Pos (10U) FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) FMC_BWTR1_ADDHLD_Pos (4U) USB_OTG_GINTSTS_SOF_Pos (3U) GPIO_IDR_ID15_Pos (15U) USB_OTG_DIEPINT_NAK USB_OTG_DIEPINT_NAK_Msk ADC_TWOSAMPLINGDELAY_14CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_0)) EXTI_IMR_IM_Pos (0U) FLASH_OPTCR_nWRP_5 0x00200000U DCMI_RISR_FRAME_RIS DCMI_RIS_FRAME_RIS CAN_F4R1_FB15_Pos (15U) GPIO_MODER_MODE13_0 (0x1U << GPIO_MODER_MODE13_Pos) CAN_F2R1_FB22_Pos (22U) QUADSPI_DCR_CSHT_Msk (0x7U << QUADSPI_DCR_CSHT_Pos) GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk __HAL_RCC_DCMI_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN)) CAN_F3R1_FB4_Msk (0x1U << CAN_F3R1_FB4_Pos) TIM_GET_CLEAR_IT __HAL_TIM_CLEAR_IT ADC_FLAG_JSTRT ((uint32_t)ADC_SR_JSTRT) _PDP_ENDIAN 3412 EXTI_IMR_MR21 EXTI_IMR_MR21_Msk ADC_JSQR_JSQ3_3 (0x08U << ADC_JSQR_JSQ3_Pos) CAN_F11R2_FB16 CAN_F11R2_FB16_Msk TIM_DMABase_CR1 TIM_DMABASE_CR1 CAN_F4R1_FB5_Pos (5U) GPIO_MODER_MODE3_Pos (6U) _INTMAX_T_DECLARED  GPIO_BSRR_BS15_Pos (15U) __SIZE_TYPE__ unsigned int ADC_CR1_RES_Msk (0x3U << ADC_CR1_RES_Pos) DMA_HISR_DMEIF6 DMA_HISR_DMEIF6_Msk SYSCFG_EXTICR2_EXTI6_PC 0x0200U CAN_F4R1_FB10 CAN_F4R1_FB10_Msk _STDINT_H  CAN_TDL2R_DATA2 CAN_TDL2R_DATA2_Msk CAN_MSR_SAMP CAN_MSR_SAMP_Msk USB_OTG_DOEPCTL_EPENA_Pos (31U) CAN_MSR_SAMP_Msk (0x1U << CAN_MSR_SAMP_Pos) DMA_LIFCR_CHTIF1 DMA_LIFCR_CHTIF1_Msk PWR_CSR_BRR_Msk (0x1U << PWR_CSR_BRR_Pos) CAN_F7R2_FB17 CAN_F7R2_FB17_Msk USART_DR_DR_Pos (0U) USB_OTG_GINTSTS_ISOODRP_Msk (0x1U << USB_OTG_GINTSTS_ISOODRP_Pos) __need_wint_t __CAN2_FORCE_RESET __HAL_RCC_CAN2_FORCE_RESET NbrOfCurrentConversionRank USB_OTG_HCTSIZ_DPID_0 (0x1U << USB_OTG_HCTSIZ_DPID_Pos) DCMI_ESUR_FSU_Msk (0xFFU << DCMI_ESUR_FSU_Pos) CAN_F10R1_FB7 CAN_F10R1_FB7_Msk __lock_release(lock) __retarget_lock_release(lock) RTC_TAFCR_TAMPINSEL RTC_TAFCR_TAMP1INSEL _locale TIM_TRIGGERPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED FLASH_OPTCR_nWRP_1 0x00020000U USB_OTG_DIEPINT_TOC_Pos (3U) CAN_F2R2_FB16_Msk (0x1U << CAN_F2R2_FB16_Pos) __HAL_ETH_EXTI_GET_FLAG __HAL_ETH_WAKEUP_EXTI_GET_FLAG GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk PHY_READ_TO ((uint32_t)0x0000FFFFU) CEC_CFGR_LBPEGEN_Pos (6U) CAN_F4R1_FB12_Msk (0x1U << CAN_F4R1_FB12_Pos) FMPI2C_TIMINGR_SCLH_Pos (8U) USB_OTG_GINTMSK_SOFM USB_OTG_GINTMSK_SOFM_Msk __HAL_DBGMCU_FREEZE_TIM4() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM4_STOP)) HAL_ADC_STATE_ERROR_CONFIG 0x00000020U EXTI_FTSR_TR3_Msk (0x1U << EXTI_FTSR_TR3_Pos) QUADSPI_CCR_ADSIZE_1 (0x2U << QUADSPI_CCR_ADSIZE_Pos) RCC_CFGR_MCO2_0 (0x1U << RCC_CFGR_MCO2_Pos) RCC_PLLSAICFGR_PLLSAIM_Msk (0x3FU << RCC_PLLSAICFGR_PLLSAIM_Pos) TIM_CR2_CCDS TIM_CR2_CCDS_Msk PWR_FLAG_ODSWRDY PWR_CSR_ODSWRDY RCC_PLLI2SCFGR_PLLI2SP_1 (0x2U << RCC_PLLI2SCFGR_PLLI2SP_Pos) ADC_TWOSAMPLINGDELAY_6CYCLES ((uint32_t)ADC_CCR_DELAY_0) USB_OTG_CHNUM_Pos (0U) __DIVMANT_SAMPLING8 UART_DIVMANT_SAMPLING8 GPIO_OTYPER_OT10_Pos (10U) TIM_EVENTSOURCE_CC2 TIM_EGR_CC2G ADC_IT_JEOC ((uint32_t)ADC_CR1_JEOCIE) USB_OTG_HCINT_STALL_Msk (0x1U << USB_OTG_HCINT_STALL_Pos) IS_RCC_I2SAPB1CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLI2S) || ((SOURCE) == RCC_I2SAPB1CLKSOURCE_EXT) || ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLR) || ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLSRC)) timeradd(tvp,uvp,vvp) do { (vvp)->tv_sec = (tvp)->tv_sec + (uvp)->tv_sec; (vvp)->tv_usec = (tvp)->tv_usec + (uvp)->tv_usec; if ((vvp)->tv_usec >= 1000000) { (vvp)->tv_sec++; (vvp)->tv_usec -= 1000000; } } while (0) TIM_CR2_OIS4 TIM_CR2_OIS4_Msk sFilterRegister __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH() do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE); SYSCFG->MEMRMP |= SYSCFG_MEMRMP_MEM_MODE_0; }while(0); GPIO_PUPDR_PUPD7_1 (0x2U << GPIO_PUPDR_PUPD7_Pos) RTC_TSTR_MNU_Msk (0xFU << RTC_TSTR_MNU_Pos) CAN_RI1R_RTR_Pos (1U) GPIO_OSPEEDR_OSPEED5_0 (0x1U << GPIO_OSPEEDR_OSPEED5_Pos) __USQ_IBIT__ 0 CAN_F7R2_FB14_Msk (0x1U << CAN_F7R2_FB14_Pos) RTC_ALRMAR_HU_3 (0x8U << RTC_ALRMAR_HU_Pos) DAC_DHR8RD_DACC2DHR_Pos (8U) __SPI5_CLK_ENABLE __HAL_RCC_SPI5_CLK_ENABLE CAN_F2R1_FB1_Msk (0x1U << CAN_F2R1_FB1_Pos) CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) CAN_F6R1_FB19_Pos (19U) offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER) CAN_F6R2_FB16_Pos (16U) USB_OTG_GINTMSK_FSUSPM USB_OTG_GINTMSK_FSUSPM_Msk CAN_F10R2_FB8_Pos (8U) __SPI1_CLK_SLEEP_ENABLE __HAL_RCC_SPI1_CLK_SLEEP_ENABLE __INT16 "h" CAN_FA1R_FACT10_Msk (0x1U << CAN_FA1R_FACT10_Pos) __HAL_RCC_TIM1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM1RST)) RCC_AHB1LPENR_SRAM2LPEN_Pos (17U) RTC_CR_WUCKSEL_1 (0x2U << RTC_CR_WUCKSEL_Pos) SPDIFRX_SR_SYNCD_Pos (5U) IS_TICKFREQ(FREQ) (((FREQ) == HAL_TICK_FREQ_10HZ) || ((FREQ) == HAL_TICK_FREQ_100HZ) || ((FREQ) == HAL_TICK_FREQ_1KHZ)) SYSCFG_EXTICR2_EXTI7_PH 0x7000U USB_OTG_HPTXSTS_PTXQTOP_Msk (0xFFU << USB_OTG_HPTXSTS_PTXQTOP_Pos) I2C_CR1_ENARP_Msk (0x1U << I2C_CR1_ENARP_Pos) DMA_SxCR_TCIE DMA_SxCR_TCIE_Msk GPIO_AFRH_AFRH2_0 GPIO_AFRH_AFSEL10_0 DMA_LIFCR_CDMEIF1_Pos (8U) RTC_BKP_NUMBER 0x000000014U __HAL_RCC_CEC_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CECSEL, (uint32_t)(__SOURCE__))) USB_OTG_DIEPTSIZ_XFRSIZ USB_OTG_DIEPTSIZ_XFRSIZ_Msk FMC_SDTR2_TRAS_Pos (8U) Init HAL_UART_STATE_RESET __TIM14_FORCE_RESET __HAL_RCC_TIM14_FORCE_RESET SPDIFRX_IMR_PERRIE_Msk (0x1U << SPDIFRX_IMR_PERRIE_Pos) RCC_CR_HSEBYP_Pos (18U) FMC_BTR3_ACCMOD_Msk (0x3U << FMC_BTR3_ACCMOD_Pos) GPIO_PUPDR_PUPDR1_1 GPIO_PUPDR_PUPD1_1 USB_OTG_DOEPCTL_SNPM_Pos (20U) FLASH_SECTOR_6 6U USB_OTG_GINTMSK_IEPINT_Msk (0x1U << USB_OTG_GINTMSK_IEPINT_Pos) CAN_F9R1_FB20_Pos (20U) CAN_FFA1R_FFA26 CAN_FFA1R_FFA26_Msk USB_OTG_GUSBCFG_SRPCAP USB_OTG_GUSBCFG_SRPCAP_Msk __HAL_DBGMCU_FREEZE_TIM7() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM7_STOP)) USART_CR2_LINEN USART_CR2_LINEN_Msk IS_RCC_CLK48CLKSOURCE(SOURCE) (((SOURCE) == RCC_CLK48CLKSOURCE_PLLQ) || ((SOURCE) == RCC_CLK48CLKSOURCE_PLLSAIP)) QUADSPI_SR_SMF QUADSPI_SR_SMF_Msk CAN_F11R1_FB7_Msk (0x1U << CAN_F11R1_FB7_Pos) __HAL_RCC_TIM4_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN)) SAI_xSLOTR_FBOFF_1 (0x02U << SAI_xSLOTR_FBOFF_Pos) ODSWEN_BitNumber ODSWEN_BIT_NUMBER USART_DR_DR_Msk (0x1FFU << USART_DR_DR_Pos) CEC_ISR_RXBR_Msk (0x1U << CEC_ISR_RXBR_Pos) CAN_F4R2_FB19_Msk (0x1U << CAN_F4R2_FB19_Pos) CAN_F12R1_FB27 CAN_F12R1_FB27_Msk __HAL_RCC_GPIOA_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOAEN)) __CEC_RELEASE_RESET __HAL_RCC_CEC_RELEASE_RESET DCMI_ESUR_FEU_Pos (24U) HSE_STARTUP_TIMEOUT ((uint32_t)100U) ADC_SQR1_SQ13_2 (0x04U << ADC_SQR1_SQ13_Pos) CAN_F8R1_FB29_Pos (29U) CAN_F12R2_FB20_Msk (0x1U << CAN_F12R2_FB20_Pos) _UINTMAX_T_DECLARED  __UINT64_C(c) c ## ULL CAN_TypeDef CAN_FLAG_TERR1 (0x0000050BU) CAN_F0R2_FB4_Msk (0x1U << CAN_F0R2_FB4_Pos) FMC_SDTR1_TWR_Pos (16U) CAN_F7R2_FB31_Msk (0x1U << CAN_F7R2_FB31_Pos) __HAL_ADC_SMPR2 ADC_SMPR2 USB_OTG_PCGCCTL_STOPCLK USB_OTG_PCGCCTL_STOPCLK_Msk DMA_SxFCR_FTH DMA_SxFCR_FTH_Msk GPIO_PUPDR_PUPDR7 GPIO_PUPDR_PUPD7 RCC_AHB1RSTR_CRCRST_Msk (0x1U << RCC_AHB1RSTR_CRCRST_Pos) GPIO_OSPEEDR_OSPEED8_1 (0x2U << GPIO_OSPEEDR_OSPEED8_Pos) ADC_CR1_JDISCEN_Pos (12U) CAN_FA1R_FACT8 CAN_FA1R_FACT8_Msk __HAL_RCC_RNG_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_RNGRST)) ADC_CR1_AWDEN_Pos (23U) __I2C3_CLK_ENABLE __HAL_RCC_I2C3_CLK_ENABLE OB_PCROP_SECTOR_All 0x00000FFFU FMC_BWTR4_BUSTURN_1 (0x2U << FMC_BWTR4_BUSTURN_Pos) __TSC_RELEASE_RESET __HAL_RCC_TSC_RELEASE_RESET __RCC_BACKUPRESET_FORCE __HAL_RCC_BACKUPRESET_FORCE ADC_JSQR_JSQ3_Pos (10U) CAN_F11R1_FB22_Pos (22U) RTC_TSTR_HT_Msk (0x3U << RTC_TSTR_HT_Pos) TIM_CR2_OIS3N TIM_CR2_OIS3N_Msk USB_OTG_HCSPLT_PRTADDR_1 (0x02U << USB_OTG_HCSPLT_PRTADDR_Pos) FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) EXTI_RTSR_TR9_Msk (0x1U << EXTI_RTSR_TR9_Pos) USART_CR1_RE USART_CR1_RE_Msk ADC_SQR3_SQ2_3 (0x08U << ADC_SQR3_SQ2_Pos) SDIO_ICR_DATAENDC_Msk (0x1U << SDIO_ICR_DATAENDC_Pos) GPIO_MODER_MODE13_1 (0x2U << GPIO_MODER_MODE13_Pos) SYSCFG_EXTICR4_EXTI12_PH 0x0007U EXTI_SWIER_SWIER19_Pos (19U) CAN_F0R1_FB22_Pos (22U) RCC_APB1RSTR_DACRST RCC_APB1RSTR_DACRST_Msk CAN_F8R2_FB11 CAN_F8R2_FB11_Msk CEC_IER_RXENDIE_Pos (1U) IS_ADC_INJECTED_LENGTH(LENGTH) (((LENGTH) >= 1U) && ((LENGTH) <= 4U)) __RCC_PLLSRC RCC_GET_PLL_OSCSOURCE RCC_PLLI2SCFGR_PLLI2SM_Pos (0U) AHB2ENR I2C_SR2_GENCALL_Msk (0x1U << I2C_SR2_GENCALL_Pos) IS_ADC_THRESHOLD(THRESHOLD) ((THRESHOLD) <= 0xFFFU) GPIO_ODR_OD11 GPIO_ODR_OD11_Msk RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk ADC_SMPR2_SMP4_Msk (0x7U << ADC_SMPR2_SMP4_Pos) SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk GPIO_OSPEEDR_OSPEED3_Pos (6U) SPDIFRX_CR_PMSK SPDIFRX_CR_PMSK_Msk JDR4 CAN_F11R1_FB22 CAN_F11R1_FB22_Msk CAN_F7R2_FB15_Pos (15U) ADC_SQR2_SQ12_0 (0x01U << ADC_SQR2_SQ12_Pos) DMA_HISR_TEIF7 DMA_HISR_TEIF7_Msk CAN_F5R2_FB22_Pos (22U) SAI2_Block_A ((SAI_Block_TypeDef *)SAI2_Block_A_BASE) FLASH_VOLTAGE_RANGE_3 0x00000002U CAN_FM1R_FBM13_Msk (0x1U << CAN_FM1R_FBM13_Pos) ADC_RESOLUTION8b ADC_RESOLUTION_8B CAN_F11R1_FB16_Pos (16U) FMC_SDRTR_REIE FMC_SDRTR_REIE_Msk __HAL_RCC_TIM10_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM10EN)) EXTI_SWIER_SWIER12_Pos (12U) EXTI_RTSR_TR3_Pos (3U) TIM_EGR_UG_Msk (0x1U << TIM_EGR_UG_Pos) RCC_APB1LPENR_USART3LPEN_Pos (18U) DMA_LIFCR_CTEIF3 DMA_LIFCR_CTEIF3_Msk TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk RCC_PLLI2SCFGR_PLLI2SN RCC_PLLI2SCFGR_PLLI2SN_Msk FLASH_ACR_LATENCY_2WS 0x00000002U CAN_F2R2_FB5_Pos (5U) CAN_F0R1_FB21_Msk (0x1U << CAN_F0R1_FB21_Pos) CAN_F6R1_FB19 CAN_F6R1_FB19_Msk RCC_CFGR_SWS_1 (0x2U << RCC_CFGR_SWS_Pos) __HAL_PWR_OVERDRIVESWITCHING_DISABLE() (*(__IO uint32_t *) CR_ODSWEN_BB = DISABLE) RCC_PLLSAICFGR_PLLSAIN_Msk (0x1FFU << RCC_PLLSAICFGR_PLLSAIN_Pos) __HAL_UART_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((((__INTERRUPT__) >> 28U) == 1U)? ((__HANDLE__)->Instance->CR1 |= ((__INTERRUPT__) & UART_IT_MASK)): (((__INTERRUPT__) >> 28U) == 2U)? ((__HANDLE__)->Instance->CR2 |= ((__INTERRUPT__) & UART_IT_MASK)): ((__HANDLE__)->Instance->CR3 |= ((__INTERRUPT__) & UART_IT_MASK))) CAN_FM1R_FBM1_Msk (0x1U << CAN_FM1R_FBM1_Pos) PRIdFAST64 __PRI64FAST(d) __HAL_RCC_PLL_PLLM_CONFIG(__PLLM__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, (__PLLM__)) EXTI_EMR_MR14 EXTI_EMR_MR14_Msk __HAL_DBGMCU_FREEZE_CAN1() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_CAN1_STOP)) FMC_PCR_TAR_3 (0x8U << FMC_PCR_TAR_Pos) TIM_BDTR_OSSR_Pos (11U) __RAND_MAX SDIO_MASK_RXACTIE_Pos (13U) __ARM_NEON__ FMC_PCR_TCLR_1 (0x2U << FMC_PCR_TCLR_Pos) IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || ((INSTANCE) == SPI2) || ((INSTANCE) == SPI3) || ((INSTANCE) == SPI4)) __USART1_CLK_DISABLE __HAL_RCC_USART1_CLK_DISABLE TIM_CCMR2_OC3M_1 (0x2U << TIM_CCMR2_OC3M_Pos) ADC_SQR1_SQ15_1 (0x02U << ADC_SQR1_SQ15_Pos) CEC_ISR_LBPE_Pos (5U) GPIO_MODE_EVT_FALLING 0x10220000U _GLOBAL_REENT _global_impure_ptr FMC_PCR_PWAITEN FMC_PCR_PWAITEN_Msk CAN_TDH2R_DATA6_Pos (16U) MAC_ADDR1 0U GPIO_OSPEEDR_OSPEED10_1 (0x2U << GPIO_OSPEEDR_OSPEED10_Pos) USART_SR_PE_Msk (0x1U << USART_SR_PE_Pos) SAI_GCR_SYNCOUT SAI_GCR_SYNCOUT_Msk __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART3LPEN)) IS_TIM_CLEARINPUT_SOURCE(SOURCE) (((SOURCE) == TIM_CLEARINPUTSOURCE_NONE) || ((SOURCE) == TIM_CLEARINPUTSOURCE_ETR)) __TIM6_CLK_SLEEP_DISABLE __HAL_RCC_TIM6_CLK_SLEEP_DISABLE ADC_SQR2_SQ7_0 (0x01U << ADC_SQR2_SQ7_Pos) CAN_FLAG_TXOK1 (0x00000509U) CAN_FA1R_FACT5 CAN_FA1R_FACT5_Msk DMA_InitTypeDef FMC_BWTR3_DATAST_Msk (0xFFU << FMC_BWTR3_DATAST_Pos) __GPIOB_CLK_ENABLE __HAL_RCC_GPIOB_CLK_ENABLE __TIM1_CLK_DISABLE __HAL_RCC_TIM1_CLK_DISABLE __ORDER_BIG_ENDIAN__ 4321 CAN_F13R1_FB26_Pos (26U) GPIO_ODR_OD14_Pos (14U) __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN)) != RESET) BDCR_BYTE0_ADDRESS RCC_BDCR_BYTE0_ADDRESS SAI_xSR_MUTEDET_Pos (1U) ITM_TPR_PRIVMASK_Pos 0U FLASH_VOLTAGE_RANGE_2 0x00000001U TIM4 ((TIM_TypeDef *) TIM4_BASE) CAN_F5R2_FB30_Msk (0x1U << CAN_F5R2_FB30_Pos) CAN_F13R1_FB11 CAN_F13R1_FB11_Msk CEC_IER_LBPEIE_Pos (5U) __SPI3_CLK_SLEEP_DISABLE __HAL_RCC_SPI3_CLK_SLEEP_DISABLE __I2C2_RELEASE_RESET __HAL_RCC_I2C2_RELEASE_RESET MPU_CTRL_ENABLE_Msk (1UL ) RCC_CR_HSICAL_5 (0x20U << RCC_CR_HSICAL_Pos) _unused SCNx64 __SCN64(x) CAN_F11R1_FB22_Msk (0x1U << CAN_F11R1_FB22_Pos) HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFINT()) FLASH_ACR_ICRST_Pos (11U) SDIO_MASK_RXFIFOHFIE SDIO_MASK_RXFIFOHFIE_Msk USB_OTG_GOTGCTL_SRQ USB_OTG_GOTGCTL_SRQ_Msk TIM_EGR_CC2G_Msk (0x1U << TIM_EGR_CC2G_Pos) __HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_SPDIFRXLPEN)) DAC_CR_DMAUDRIE2_Msk (0x1U << DAC_CR_DMAUDRIE2_Pos) RCC_DCKCFGR_SAI2SRC_0 (0x1U << RCC_DCKCFGR_SAI2SRC_Pos) CAN_FA1R_FACT4 CAN_FA1R_FACT4_Msk DMA_HISR_TCIF6_Pos (21U) TIM_DMA_CC3 (TIM_DIER_CC3DE) CAN_F9R2_FB19_Pos (19U) UINT_FAST16_MAX (__UINT_FAST16_MAX__) __HAL_RCC_BKPSRAM_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_BKPSRAMEN)) ADC_CR1_SCANCONV(_SCANCONV_MODE_) ((_SCANCONV_MODE_) << 8U) ITM_TCR_SYNCENA_Pos 2U DCMI_RIS_ERR_RIS DCMI_RIS_ERR_RIS_Msk ADC_SMPR1_SMP15 ADC_SMPR1_SMP15_Msk __sf CAN_F0R2_FB28_Msk (0x1U << CAN_F0R2_FB28_Pos) SCNiFAST64 __SCN64FAST(i) CEC_CFGR_LBPEGEN_Msk (0x1U << CEC_CFGR_LBPEGEN_Pos) __HAL_RCC_GPIOH_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOHEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOHEN); UNUSED(tmpreg); } while(0U) CAN_F2R1_FB24_Msk (0x1U << CAN_F2R1_FB24_Pos) CAN_F12R1_FB9_Msk (0x1U << CAN_F12R1_FB9_Pos) __HAL_PWR_PVD_EXTI_DISABLE_IT() (EXTI->IMR &= ~(PWR_EXTI_LINE_PVD)) I2C_SR1_BERR_Pos (8U) CAN_F9R2_FB2_Pos (2U) __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_IWDG USB_OTG_HAINTMSK_HAINTM USB_OTG_HAINTMSK_HAINTM_Msk FMC_SDTR1_TRCD_0 (0x1U << FMC_SDTR1_TRCD_Pos) CAN_TSR_TERR1_Msk (0x1U << CAN_TSR_TERR1_Pos) CAN_F10R1_FB9_Pos (9U) __HAL_RCC_GPIOG_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST)) USB_OTG_HPTXSTS_PTXQTOP_6 (0x40U << USB_OTG_HPTXSTS_PTXQTOP_Pos) __DFSDM_CLK_DISABLE __HAL_RCC_DFSDM_CLK_DISABLE QUADSPI_CCR_DMODE QUADSPI_CCR_DMODE_Msk _SIZE_T  CAN_IER_BOFIE_Pos (10U) MPU_REGION_NUMBER7 ((uint8_t)0x07) EXTI_IMR_MR17_Pos (17U) CAN_F7R2_FB24 CAN_F7R2_FB24_Msk __I2C1_RELEASE_RESET __HAL_RCC_I2C1_RELEASE_RESET DMA_HISR_TCIF5 DMA_HISR_TCIF5_Msk DMA_PDATAALIGN_HALFWORD ((uint32_t)DMA_SxCR_PSIZE_0) CAN_F1R2_FB29 CAN_F1R2_FB29_Msk USB_OTG_GOTGCTL_AVALOEN USB_OTG_GOTGCTL_AVALOEN_Msk EXTI_RTSR_TR17 EXTI_RTSR_TR17_Msk FMC_BTR4_DATLAT_2 (0x4U << FMC_BTR4_DATLAT_Pos) __HAL_RCC_USART2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART2RST)) TYPEPROGRAMDATA_FASTBYTE FLASH_TYPEPROGRAMDATA_FASTBYTE RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk RCC_PLLCFGR_PLLQ_0 (0x1U << RCC_PLLCFGR_PLLQ_Pos) GPIO_PUPDR_PUPDR1_0 GPIO_PUPDR_PUPD1_0 HAL_ADC_EnableBufferSensor_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINTTempSensor() : HAL_ADCEx_DisableVREFINTTempSensor()) SMBUS_ANALOGFILTER_DISABLED SMBUS_ANALOGFILTER_DISABLE IWDG_STOP_FREEZE OB_IWDG_STOP_FREEZE HRTIM_TIMDELAYEDPROTECTION_DISABLED HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED CAN_F12R2_FB3 CAN_F12R2_FB3_Msk EXTI_EMR_EM21 EXTI_EMR_MR21 DAC_DHR8RD_DACC2DHR DAC_DHR8RD_DACC2DHR_Msk __MACHINE_ENDIAN_H__  SAI_xCR2_TRIS SAI_xCR2_TRIS_Msk ExternalTrigConvEdge ADC_SAMPLETIME_144CYCLES ((uint32_t)(ADC_SMPR1_SMP10_2 | ADC_SMPR1_SMP10_1)) putc(x,fp) __sputc_r(_REENT, x, fp) GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk CAN_F1R1_FB26_Pos (26U) GPIO_PUPDR_PUPD2_Pos (4U) PCCARD_ERROR HAL_PCCARD_STATUS_ERROR RCC_AHB1LPENR_GPIOCLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOCLPEN_Pos) __noinline __attribute__ ((__noinline__)) __SAI1_CLK_ENABLE __HAL_RCC_SAI1_CLK_ENABLE __HAL_UNFREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM2 FPU ((FPU_Type *) FPU_BASE ) __GPIOG_RELEASE_RESET __HAL_RCC_GPIOG_RELEASE_RESET RCC_PLLSOURCE_HSI RCC_PLLCFGR_PLLSRC_HSI TPI_FIFO0_ETM2_Pos 16U ADC_CR2_CONT ADC_CR2_CONT_Msk FMC_SDTR2_TMRD_Pos (0U) DMA_HIFCR_CDMEIF5_Msk (0x1U << DMA_HIFCR_CDMEIF5_Pos) __ntohs(_x) __bswap16(_x) __GCC_HAVE_DWARF2_CFI_ASM 1 FMC_SDTR1_TMRD FMC_SDTR1_TMRD_Msk HAL_DMA_STATE_READY SAI_xIMR_AFSDETIE SAI_xIMR_AFSDETIE_Msk DMA_PDATAALIGN_BYTE 0x00000000U CAN_TI1R_EXID_Msk (0x3FFFFU << CAN_TI1R_EXID_Pos) __HAL_PVD_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT USB_OTG_GINTSTS_USBRST USB_OTG_GINTSTS_USBRST_Msk PRIXFAST16 __PRI16FAST(X) CAN_F9R2_FB10 CAN_F9R2_FB10_Msk __HAL_RCC_TIM13_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN)) EXTI_IMR_MR4 EXTI_IMR_MR4_Msk FMPI2C_OAR2_OA2 FMPI2C_OAR2_OA2_Msk CAN_F3R2_FB15 CAN_F3R2_FB15_Msk EXTI_PR_PR7_Msk (0x1U << EXTI_PR_PR7_Pos) EXTI_IMR_MR7_Pos (7U) USB_OTG_HCCHAR_EPNUM_0 (0x1U << USB_OTG_HCCHAR_EPNUM_Pos) _FSEEK_OPTIMIZATION 1 FMPI2C_ISR_ARLO_Pos (9U) USB_OTG_GINTMSK_MMISM_Pos (1U) DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos) ADC_CR2_ADON_Pos (0U) USART_CR3_IRLP_Pos (2U) RTC_ALRMBR_MSK2_Pos (15U) USB_OTG_FIFO_BASE 0x1000U __SEOF 0x0020 RCC_CIR_LSIRDYIE_Msk (0x1U << RCC_CIR_LSIRDYIE_Pos) DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) CAN_F8R2_FB26 CAN_F8R2_FB26_Msk USB_OTG_DEACHINTMSK_OEP1INTM USB_OTG_DEACHINTMSK_OEP1INTM_Msk RCC_MCO_DIV2 RCC_MCODIV_2 __ADC_CLK_SLEEP_DISABLE __HAL_RCC_ADC_CLK_SLEEP_DISABLE CAN_ESR_TEC_Msk (0xFFU << CAN_ESR_TEC_Pos) GPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk SPDIFRX_DR1_DRNL2 SPDIFRX_DR1_DRNL2_Msk CAN_F0R2_FB12_Pos (12U) DMA_HIFCR_CDMEIF4 DMA_HIFCR_CDMEIF4_Msk CAN_F0R1_FB29 CAN_F0R1_FB29_Msk SDIO_DCTRL_DMAEN SDIO_DCTRL_DMAEN_Msk FMPI2C_OAR2_OA2MSK FMPI2C_OAR2_OA2MSK_Msk HAL_SMBUS_SlaveAddrCallback HAL_SMBUS_AddrCallback DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk _SYS_TYPES_H  CAN_F9R1_FB28 CAN_F9R1_FB28_Msk TIM_EGR_COMG_Pos (5U) CAN_FFA1R_FFA2_Msk (0x1U << CAN_FFA1R_FFA2_Pos) IS_TIM_CCXN_INSTANCE(INSTANCE,CHANNEL) ((((INSTANCE) == TIM1) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3))) || (((INSTANCE) == TIM8) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3)))) CAN_F7R2_FB29_Msk (0x1U << CAN_F7R2_FB29_Pos) RCC_APB1LPENR_CECLPEN_Msk (0x1U << RCC_APB1LPENR_CECLPEN_Pos) FMC_BTR3_CLKDIV_Pos (20U) __SAPP 0x0100 ADC_CR2_SWSTART ADC_CR2_SWSTART_Msk RCC_AHB1RSTR_GPIOGRST_Msk (0x1U << RCC_AHB1RSTR_GPIOGRST_Pos) SAI_xSLOTR_SLOTEN_Pos (16U) USB_OTG_GINTSTS_HCINT_Pos (25U) DMA_HIFCR_CFEIF7 DMA_HIFCR_CFEIF7_Msk SDIO_STA_SDIOIT_Msk (0x1U << SDIO_STA_SDIOIT_Pos) CAN_F11R1_FB24_Msk (0x1U << CAN_F11R1_FB24_Pos) EXTI_PR_PR2_Msk (0x1U << EXTI_PR_PR2_Pos) FMC_BWTR2_ADDHLD_Msk (0xFU << FMC_BWTR2_ADDHLD_Pos) GTPR CAN_F2R1_FB6_Pos (6U) __GNUCLIKE_BUILTIN_VARARGS 1 ADC_CR2_ADON_Msk (0x1U << ADC_CR2_ADON_Pos) __FLT_DIG__ 6 CAN_F8R2_FB12 CAN_F8R2_FB12_Msk SAI_xFRCR_FSPO SAI_xFRCR_FSPOL DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos) GPIO_AF12_SDMMC GPIO_AF12_SDIO PWR_SLEEPENTRY_WFI ((uint8_t)0x01) CAN_F3R1_FB30 CAN_F3R1_FB30_Msk RCC_BDCR_RTCSEL_Msk (0x3U << RCC_BDCR_RTCSEL_Pos) __HAL_RCC_PWR_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_PWRLPEN)) CAN_F8R2_FB1_Msk (0x1U << CAN_F8R2_FB1_Pos) __HAL_DMA_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? ((__HANDLE__)->Instance->CR & (__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR & (__INTERRUPT__))) GPIO_MODER_MODER3_1 (0x2U << GPIO_MODER_MODER3_Pos) ADC_SR_STRT_Msk (0x1U << ADC_SR_STRT_Pos) EXTI_PR_PR2_Pos (2U) __HAL_RTC_EXTI_CLEAR_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG())) DCMI_ESCR_FEC_Pos (24U) GPIO_PUPDR_PUPD6_Msk (0x3U << GPIO_PUPDR_PUPD6_Pos) __UART4_IS_CLK_DISABLED __HAL_RCC_UART4_IS_CLK_DISABLED ADC_SMPR2_SMP8_Msk (0x7U << ADC_SMPR2_SMP8_Pos) SYSCFG_EXTICR1_EXTI2_PG 0x0600U DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) CAN_F2R2_FB22_Pos (22U) TIM_OCMODE_PWM1 (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2) ADC_CR2_JEXTSEL_Msk (0xFU << ADC_CR2_JEXTSEL_Pos) HSEON_BITNUMBER RCC_HSEON_BIT_NUMBER CAN_F4R2_FB7_Msk (0x1U << CAN_F4R2_FB7_Pos) USB_OTG_DIEPEACHMSK1_INEPNEM USB_OTG_DIEPEACHMSK1_INEPNEM_Msk CAN_F5R2_FB26 CAN_F5R2_FB26_Msk SPDIFRX_SR_SERR_Pos (7U) __UART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE CAN_FA1R_FACT11_Pos (11U) CAN_F8R1_FB12_Msk (0x1U << CAN_F8R1_FB12_Pos) IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE) || ((STATE) == DMA_MINC_DISABLE)) __HAL_RCC_GPIOC_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOCEN)) CEC_ISR_TXACKE_Pos (12U) RTC_CALIBR_DCS_Msk (0x1U << RTC_CALIBR_DCS_Pos) RTC_ISR_ALRBF_Pos (9U) ADC_CR2_EXTSEL_1 (0x2U << ADC_CR2_EXTSEL_Pos) __SIZE_T__  TIM_CCER_CC3E_Msk (0x1U << TIM_CCER_CC3E_Pos) FMC_PCR_ECCEN_Pos (6U) CAN_F1R1_FB1 CAN_F1R1_FB1_Msk TIM_CCER_CC4NP_Msk (0x1U << TIM_CCER_CC4NP_Pos) PDP_ENDIAN _PDP_ENDIAN ADC_SMPR2_SMP6_2 (0x4U << ADC_SMPR2_SMP6_Pos) CAN_F0R1_FB19_Msk (0x1U << CAN_F0R1_FB19_Pos) USB_OTG_HCFG_FSLSPCS USB_OTG_HCFG_FSLSPCS_Msk __USFRACT_MAX__ 0XFFP-8UHR WWDG_CR_T_6 (0x40U << WWDG_CR_T_Pos) SYSCFG_EXTICR2_EXTI6_PG 0x0600U CAN_TSR_RQCP2 CAN_TSR_RQCP2_Msk GPIO_PUPDR_PUPD11_1 (0x2U << GPIO_PUPDR_PUPD11_Pos) FLASH_LATENCY_9 FLASH_ACR_LATENCY_9WS __HAL_RCC_SAI2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SAI2LPEN)) CAN_F12R1_FB3_Msk (0x1U << CAN_F12R1_FB3_Pos) CAN_F2R2_FB16_Pos (16U) EXTI_EMR_MR0_Pos (0U) DMA_PBURST_INC4 ((uint32_t)DMA_SxCR_PBURST_0) DCMI_CWSIZE_CAPCNT_Pos (0U) SDIO_STA_DCRCFAIL_Pos (1U) CAN_F6R1_FB26 CAN_F6R1_FB26_Msk CAN_F7R1_FB10_Pos (10U) RTC_DR_MU_1 (0x2U << RTC_DR_MU_Pos) TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk _GCC_WRAP_STDINT_H  SAI_xSR_WCKCFG_Pos (2U) RCC_AHB1RSTR_GPIOGRST_Pos (6U) GPIO_BSRR_BR1_Msk (0x1U << GPIO_BSRR_BR1_Pos) UART_InitTypeDef __INT_LEAST16_MAX__ 0x7fff FPU_MVFR0_Divide_Pos 16U EXTI_EMR_MR21 EXTI_EMR_MR21_Msk CAN_F7R1_FB7 CAN_F7R1_FB7_Msk __count CEC_IER_TXACKEIE_Msk (0x1U << CEC_IER_TXACKEIE_Pos) CAN_F8R2_FB23 CAN_F8R2_FB23_Msk CAN_F12R2_FB18 CAN_F12R2_FB18_Msk USB_OTG_DCFG_NZLSOHSK USB_OTG_DCFG_NZLSOHSK_Msk RCC_CFGR_PPRE1_DIV16 0x00001C00U USART_CR1_PCE_Pos (10U) CAN_F6R2_FB7 CAN_F6R2_FB7_Msk CAN_F2R2_FB28 CAN_F2R2_FB28_Msk CAN_F5R1_FB17_Msk (0x1U << CAN_F5R1_FB17_Pos) RCC_PLLVCO_OUTPUT_MIN 100000000U RCC_LSI_ON ((uint8_t)0x01) CAN_F3R2_FB4_Msk (0x1U << CAN_F3R2_FB4_Pos) GPIO_PUPDR_PUPD7_Pos (14U) CAN_F9R1_FB3_Pos (3U) SPI_SR_OVR SPI_SR_OVR_Msk __GNUC_STDC_INLINE__ 1 I2C_CR1_NOSTRETCH_Msk (0x1U << I2C_CR1_NOSTRETCH_Pos) IS_UART_STATE(STATE) (((STATE) == UART_STATE_DISABLE) || ((STATE) == UART_STATE_ENABLE)) CAN_TDT1R_DLC_Msk (0xFU << CAN_TDT1R_DLC_Pos) ADC_SQR3_SQ6_0 (0x01U << ADC_SQR3_SQ6_Pos) RCC_APB1LPENR_I2C1LPEN_Pos (21U) EXTI_EMR_MR19_Pos (19U) SCB_DFSR_BKPT_Pos 1U CAN_F5R1_FB27 CAN_F5R1_FB27_Msk FLASH_CR_MER2 FLASH_CR_MER2_Msk __INT_FAST32_TYPE__ int xPSR_C_Pos 29U DMA_HIFCR_CHTIF4 DMA_HIFCR_CHTIF4_Msk __DBL_HAS_DENORM__ 1 GPIO_BRR_BR9_Pos (9U) FMPI2C_ISR_TIMEOUT_Pos (12U) FMC_SDRTR_COUNT_Msk (0x1FFFU << FMC_SDRTR_COUNT_Pos) HAL_REMAPDMA_USART1_RX_DMA_CH5 DMA_REMAP_USART1_RX_DMA_CH5 TIM_OSSR_ENABLE (TIM_BDTR_OSSR) CAN_F4R2_FB26_Pos (26U) FMPI2C_TIMEOUTR_TIMOUTEN FMPI2C_TIMEOUTR_TIMOUTEN_Msk FMC_SDCR2_SDCLK FMC_SDCR2_SDCLK_Msk USB_OTG_HCINTMSK_CHHM USB_OTG_HCINTMSK_CHHM_Msk CAN_F8R2_FB19_Msk (0x1U << CAN_F8R2_FB19_Pos) SPI_CR1_CRCNEXT_Pos (12U) USB_OTG_DVBUSPULSE_DVBUSP_Pos (0U) EXTI_IMR_IM8 EXTI_IMR_MR8 SMARTCARD_LASTBIT_DISABLED SMARTCARD_LASTBIT_DISABLE __WCHAR_TYPE__ unsigned int ADC_JDR2_JDATA_Pos (0U) GPIO_OTYPER_OT_4 GPIO_OTYPER_OT4 TIM_BREAKINPUTSOURCE_DFSDM TIM_BREAKINPUTSOURCE_DFSDM1 CAN_F8R1_FB12 CAN_F8R1_FB12_Msk SYSCFG_MEMRMP_SWP_FMC_Msk (0x3U << SYSCFG_MEMRMP_SWP_FMC_Pos) CAN_F5R2_FB9 CAN_F5R2_FB9_Msk SPI_CR1_LSBFIRST_Pos (7U) RCC_APB2RSTR_SAI2RST_Msk (0x1U << RCC_APB2RSTR_SAI2RST_Pos) RCC_CR_PLLSAION_Msk (0x1U << RCC_CR_PLLSAION_Pos) DMA_LIFCR_CDMEIF1 DMA_LIFCR_CDMEIF1_Msk __USART1_FORCE_RESET __HAL_RCC_USART1_FORCE_RESET SPDIFRX_IMR_OVRIE_Msk (0x1U << SPDIFRX_IMR_OVRIE_Pos) SPDIFRX_CSR_CS_Pos (16U) CAN_F1R1_FB16_Pos (16U) FMC_SR_IRS_Pos (0U) DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos) USB_OTG_HPRT_PRST USB_OTG_HPRT_PRST_Msk ADC_JSQR_JSQ3_2 (0x04U << ADC_JSQR_JSQ3_Pos) CoreDebug_DHCSR_S_RESET_ST_Pos 25U __TIM10_CLK_DISABLE __HAL_RCC_TIM10_CLK_DISABLE __HAL_RCC_DMA1_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA1EN)) == RESET) GPIO_ODR_ODR_3 GPIO_ODR_OD3 EXTI_FTSR_TR8_Msk (0x1U << EXTI_FTSR_TR8_Pos) SAI_xSR_FLVL_2 (0x4U << SAI_xSR_FLVL_Pos) FMPI2C_CR1_STOPIE FMPI2C_CR1_STOPIE_Msk FMC_SDCR1_NR FMC_SDCR1_NR_Msk DMA2_Stream0_BASE (DMA2_BASE + 0x010U) EXTI_RTSR_TR16 EXTI_RTSR_TR16_Msk QUADSPI_CR_SSHIFT QUADSPI_CR_SSHIFT_Msk DMA_SxCR_TCIE_Pos (4U) DAC_DHR12L2_DACC2DHR_Msk (0xFFFU << DAC_DHR12L2_DACC2DHR_Pos) CAN_F9R1_FB14_Pos (14U) CAN_TI1R_RTR_Pos (1U) ADC_CSR_JSTRT3_Pos (19U) USB_OTG_DTHRCTL_ARPEN USB_OTG_DTHRCTL_ARPEN_Msk FMC_PMEM_MEMSET2_6 (0x40U << FMC_PMEM_MEMSET2_Pos) SAI_xIMR_MUTEDETIE_Msk (0x1U << SAI_xIMR_MUTEDETIE_Pos) CAN_F13R1_FB30_Msk (0x1U << CAN_F13R1_FB30_Pos) RTC_BKP19R_Msk (0xFFFFFFFFU << RTC_BKP19R_Pos) FPU_MVFR1_D_NaN_mode_Pos 4U FMPI2C_ISR_RXNE FMPI2C_ISR_RXNE_Msk SAI_xCLRFR_CMUTEDET SAI_xCLRFR_CMUTEDET_Msk CEC_IER_SBPEIE CEC_IER_SBPEIE_Msk USART2 ((USART_TypeDef *) USART2_BASE) __HAL_RCC_I2C2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C2LPEN)) __ptr_t void * CAN_FS1R_FSC24_Msk (0x1U << CAN_FS1R_FSC24_Pos) __HAL_DHR12R2_ALIGNEMENT DAC_DHR12R2_ALIGNMENT CAN_TDT1R_TGT CAN_TDT1R_TGT_Msk DBGMCU_APB2_FZ_DBG_TIM10_STOP DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk TYPEPROGRAM_WORD FLASH_TYPEPROGRAM_WORD IS_OB_BOR_LEVEL(LEVEL) (((LEVEL) == OB_BOR_LEVEL1) || ((LEVEL) == OB_BOR_LEVEL2) || ((LEVEL) == OB_BOR_LEVEL3) || ((LEVEL) == OB_BOR_OFF)) CAN_F1R2_FB11 CAN_F1R2_FB11_Msk IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_ON) || ((REGULATOR) == PWR_LOWPOWERREGULATOR_ON)) CAN_F12R1_FB11_Msk (0x1U << CAN_F12R1_FB11_Pos) RTC_OUTPUT_REMAP_PB2 RTC_OUTPUT_REMAP_POS1 FLASH_SECTOR_1 1U __packed __attribute__((__packed__)) CAN_F10R2_FB21_Msk (0x1U << CAN_F10R2_FB21_Pos) __TIM22_FORCE_RESET __HAL_RCC_TIM22_FORCE_RESET SCB_CPUID_VARIANT_Pos 20U CAN_FA1R_FACT11 CAN_FA1R_FACT11_Msk FMC_Bank5_6 ((FMC_Bank5_6_TypeDef *) FMC_Bank5_6_R_BASE) CAN_F0R2_FB6_Pos (6U) __OPAMP_CSR_OPAXCAL_H OPAMP_CSR_OPAXCAL_H SPI_SR_CRCERR_Pos (4U) CAN_F4R2_FB23_Pos (23U) USART_BRR_DIV_Mantissa_Msk (0xFFFU << USART_BRR_DIV_Mantissa_Pos) ADC_CR1_DISCNUM_2 (0x4U << ADC_CR1_DISCNUM_Pos) SDIO_CMD_CPSMEN_Msk (0x1U << SDIO_CMD_CPSMEN_Pos) TIM_CCMR2_OC4PE_Pos (11U) HAL_CAN_ERROR_NONE (0x00000000U) FMPI2C_TIMEOUTR_TEXTEN_Msk (0x1U << FMPI2C_TIMEOUTR_TEXTEN_Pos) DCMI_CR_ENABLE DCMI_CR_ENABLE_Msk RCC_FLAG_LPWRRST ((uint8_t)0x7F) short int CAN_IT_LAST_ERROR_CODE ((uint32_t)CAN_IER_LECIE) CAN_F0R2_FB15 CAN_F0R2_FB15_Msk FLASH_IT_ERR 0x02000000U DCMI_CWSIZE_VLINE DCMI_CWSIZE_VLINE_Msk __CORE_CMSIMD_H  FMC_SDCR2_RPIPE_Msk (0x3U << FMC_SDCR2_RPIPE_Pos) DMA1_Stream4_IRQn GPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk GPIO_IDR_IDR_13 GPIO_IDR_ID13 CSR_RMVF_BB RCC_CSR_RMVF_BB FLASH_ERROR_OP HAL_FLASH_ERROR_OPERATION EXTI_EMR_MR1 EXTI_EMR_MR1_Msk __DECONST(type,var) ((type)(__uintptr_t)(const void *)(var)) TIM2 ((TIM_TypeDef *) TIM2_BASE) MPU_CTRL_HFNMIENA_Pos 1U __TIM8_CLK_SLEEP_DISABLE __HAL_RCC_TIM8_CLK_SLEEP_DISABLE GPIO_IDR_ID2 GPIO_IDR_ID2_Msk __long_double_t long double CEC_IER_TXACKEIE_Pos (12U) __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG __USB_OTG_FS_CLK_ENABLE __HAL_RCC_USB_OTG_FS_CLK_ENABLE SDIO_CLKCR_PWRSAV_Msk (0x1U << SDIO_CLKCR_PWRSAV_Pos) GPIO_MODER_MODE6_Pos (12U) USART_CR3_CTSIE_Msk (0x1U << USART_CR3_CTSIE_Pos) RCC_PLLMUL_3 RCC_PLL_MUL3 TIM_BDTR_DTG_5 (0x20U << TIM_BDTR_DTG_Pos) USART_CR3_ONEBIT_Pos (11U) IWDG_SR_PVU IWDG_SR_PVU_Msk SDIO_MASK_TXFIFOEIE_Msk (0x1U << SDIO_MASK_TXFIFOEIE_Pos) PWR_MODE_EVT PWR_PVD_MODE_NORMAL CAN_F1R1_FB26_Msk (0x1U << CAN_F1R1_FB26_Pos) FMC_BTR3_DATAST_1 (0x02U << FMC_BTR3_DATAST_Pos) SPI_CR2_FRF_Msk (0x1U << SPI_CR2_FRF_Pos) RCC_I2SAPB2CLKSOURCE_PLLI2S 0x00000000U __ADC_FORCE_RESET __HAL_RCC_ADC_FORCE_RESET GPIO_IDR_ID12 GPIO_IDR_ID12_Msk GPIO_MODER_MODE14_0 (0x1U << GPIO_MODER_MODE14_Pos) USB_OTG_GINTSTS_HPRTINT_Msk (0x1U << USB_OTG_GINTSTS_HPRTINT_Pos) __HAL_USB_FS_EXTI_GET_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG USB_OTG_GINTMSK_RXFLVLM_Pos (4U) CAN_FM1R_FBM0 CAN_FM1R_FBM0_Msk RCC_APB1LPENR_CAN1LPEN_Pos (25U) __SPI2_IS_CLK_DISABLED __HAL_RCC_SPI2_IS_CLK_DISABLED USB_OTG_DOEPCTL_STALL_Pos (21U) USB_OTG_DOEPINT_OTEPSPR_Msk (0x1U << USB_OTG_DOEPINT_OTEPSPR_Pos) USB_OTG_GINTSTS_OEPINT USB_OTG_GINTSTS_OEPINT_Msk CAN_F7R1_FB25 CAN_F7R1_FB25_Msk FMC_BWTR2_DATAST FMC_BWTR2_DATAST_Msk __I2C3_FORCE_RESET __HAL_RCC_I2C3_FORCE_RESET __uint8_t GPIO_BRR_BR0_Pos (0U) CAN_F5R1_FB0 CAN_F5R1_FB0_Msk __HAL_REMAPMEMORY_FMC __HAL_SYSCFG_REMAPMEMORY_FMC RCC_CR_HSERDY RCC_CR_HSERDY_Msk __ULACCUM_IBIT__ 32 CAN_F7R1_FB13_Msk (0x1U << CAN_F7R1_FB13_Pos) FMC_SDTR2_TRCD_0 (0x1U << FMC_SDTR2_TRCD_Pos) TIM_DMABURSTLENGTH_7TRANSFERS 0x00000600U FMPI2C_ISR_NACKF_Msk (0x1U << FMPI2C_ISR_NACKF_Pos) __CONCAT(x,y) __CONCAT1(x,y) IS_VOLTAGERANGE(RANGE) (((RANGE) == FLASH_VOLTAGE_RANGE_1) || ((RANGE) == FLASH_VOLTAGE_RANGE_2) || ((RANGE) == FLASH_VOLTAGE_RANGE_3) || ((RANGE) == FLASH_VOLTAGE_RANGE_4)) USB_OTG_DIEPTXF_INEPTXSA_Msk (0xFFFFU << USB_OTG_DIEPTXF_INEPTXSA_Pos) TIM_DMABASE_ARR 0x0000000BU GPIO_OSPEEDR_OSPEED8_Msk (0x3U << GPIO_OSPEEDR_OSPEED8_Pos) RCC_PLLSAIP_DIV4 0x00000004U GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk RCC_APB2LPENR_SYSCFGLPEN_Pos (14U) CAN_F6R1_FB24_Msk (0x1U << CAN_F6R1_FB24_Pos) PWR_CR_VOS_Pos (14U) IS_RCC_SAI2CLKSOURCE(SOURCE) (((SOURCE) == RCC_SAI2CLKSOURCE_PLLSAI) || ((SOURCE) == RCC_SAI2CLKSOURCE_PLLI2S) || ((SOURCE) == RCC_SAI2CLKSOURCE_PLLR) || ((SOURCE) == RCC_SAI2CLKSOURCE_PLLSRC)) CAN_F7R2_FB3_Pos (3U) _seek __OTGFS_FORCE_RESET __HAL_RCC_OTGFS_FORCE_RESET SDIO_RESP1_CARDSTATUS1 SDIO_RESP1_CARDSTATUS1_Msk CAN_FS1R_FSC7 CAN_FS1R_FSC7_Msk __TIM14_CLK_SLEEP_DISABLE __HAL_RCC_TIM14_CLK_SLEEP_DISABLE TIM_DMA_ID_CC3 ((uint16_t)0x0003) EXTI_FTSR_TR22 EXTI_FTSR_TR22_Msk EXTI_EMR_EM6 EXTI_EMR_MR6 RCC_APB1ENR_SPI3EN RCC_APB1ENR_SPI3EN_Msk __HAL_HRTIM_GetCounter __HAL_HRTIM_GETCOUNTER __HAL_RCC_QSPI_IS_CLK_ENABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_QSPIEN)) != RESET) ADC_JOFR3_JOFFSET3_Pos (0U) QUADSPI_CCR_INSTRUCTION_5 (0x20U << QUADSPI_CCR_INSTRUCTION_Pos) GPIO_BSRR_BS_14 GPIO_BSRR_BS14 RCC_AHB1ENR_GPIOHEN_Msk (0x1U << RCC_AHB1ENR_GPIOHEN_Pos) __SPI4_CLK_SLEEP_DISABLE __HAL_RCC_SPI4_CLK_SLEEP_DISABLE __ARM_EABI__ 1 RCC_CR_PLLI2SRDY_Pos (27U) __PRIMAX(x) __STRINGIFY(ll ##x) DMA_SxM1AR_M1A DMA_SxM1AR_M1A_Msk SAI_xCLRFR_CWCKCFG_Pos (2U) USB_OTG_HCCHAR_LSDEV USB_OTG_HCCHAR_LSDEV_Msk FMC_BCR1_WREN_Pos (12U) SCB_SHCSR_SVCALLACT_Pos 7U HAL_TIMEOUT TIM_SMCR_MSM_Pos (7U) EXTI_RTSR_TR12_Pos (12U) CAN_RDH1R_DATA4 CAN_RDH1R_DATA4_Msk RCC_SYSCLK_DIV1 RCC_CFGR_HPRE_DIV1 CAN_F1R2_FB23_Pos (23U) IS_TAMPER_SAMPLING_FREQ IS_RTC_TAMPER_SAMPLING_FREQ CAN_F3R2_FB2 CAN_F3R2_FB2_Msk CAN_F9R1_FB11 CAN_F9R1_FB11_Msk __HAL_SPI_1LINE_TX SPI_1LINE_TX TIM_EventSource_COM TIM_EVENTSOURCE_COM __HAL_UNFREEZE_TIM17_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM17 CAN_F3R1_FB16 CAN_F3R1_FB16_Msk DMA2_Stream6_IRQn RCC_PERIPHCLK_SPDIFRX 0x00000400U TIM_SR_CC3OF_Msk (0x1U << TIM_SR_CC3OF_Pos) DAC_CR_TSEL1 DAC_CR_TSEL1_Msk __UART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE FMC_BTR2_CLKDIV_0 (0x1U << FMC_BTR2_CLKDIV_Pos) EXTI_IMR_MR16 EXTI_IMR_MR16_Msk USB_OTG_DOEPINT_EPDISD_Pos (1U) __FILE_defined  RCC_PLLCFGR_PLLN_Msk (0x1FFU << RCC_PLLCFGR_PLLN_Pos) GPIO_MODE_EVT_RISING_FALLING 0x10320000U CAN_F3R1_FB29_Msk (0x1U << CAN_F3R1_FB29_Pos) __I2C1_CLK_SLEEP_DISABLE __HAL_RCC_I2C1_CLK_SLEEP_DISABLE SYSCFG_EXTICR4_EXTI13_PJ 0x0009U SPI_CR2_TXEIE_Pos (7U) __INT_LEAST32_MAX__ 0x7fffffffL RCC_APB1ENR_TIM2EN_Msk (0x1U << RCC_APB1ENR_TIM2EN_Pos) SPI_I2SCFGR_I2SSTD_Msk (0x3U << SPI_I2SCFGR_I2SSTD_Pos) SAI_xFRCR_FSALL_1 (0x02U << SAI_xFRCR_FSALL_Pos) RCC_AHB1ENR_GPIODEN_Msk (0x1U << RCC_AHB1ENR_GPIODEN_Pos) GPIO_BSRR_BS10_Pos (10U) TIM_CCER_CC4E TIM_CCER_CC4E_Msk __GNUCLIKE___SECTION 1 ADC_SQR3_SQ5_2 (0x04U << ADC_SQR3_SQ5_Pos) RCC_APB2ENR_SYSCFGEN_Pos (14U) FMC_BWTR3_ACCMOD_Msk (0x3U << FMC_BWTR3_ACCMOD_Pos) DMA_SxCR_PBURST_0 (0x1U << DMA_SxCR_PBURST_Pos) CAN_F12R2_FB0_Msk (0x1U << CAN_F12R2_FB0_Pos) __ADC3_FORCE_RESET __HAL_RCC_ADC3_FORCE_RESET FMC_SDTR2_TMRD_0 (0x1U << FMC_SDTR2_TMRD_Pos) NVIC_PRIORITYGROUP_3 0x00000004U CAN_RDL0R_DATA0_Pos (0U) CAN_TDT2R_TGT_Msk (0x1U << CAN_TDT2R_TGT_Pos) DAC_CR_MAMP1 DAC_CR_MAMP1_Msk __HAL_RCC_CEC_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CECEN)) CAN_MCR_TTCM_Msk (0x1U << CAN_MCR_TTCM_Pos) __clock_t_defined  RTC_TSTR_MNT_Pos (12U) CAN_F0R2_FB7_Pos (7U) EXTI_EMR_MR21_Msk (0x1U << EXTI_EMR_MR21_Pos) RCC_AHB1ENR_OTGHSEN_Pos (29U) RCC_FLAG_BORRST ((uint8_t)0x79) CAN_F2R1_FB11_Pos (11U) TIM_CCER_CC4E_Pos (12U) GPIO_AFRL_AFRL2_3 GPIO_AFRL_AFSEL2_3 TIM_CR1_ARPE_Msk (0x1U << TIM_CR1_ARPE_Pos) PRIX16 __PRI16(X) __GCC_ATOMIC_POINTER_LOCK_FREE 2 CAN_F1R2_FB26_Pos (26U) EXTI_PR_PR21_Pos (21U) FPU_FPCCR_MMRDY_Pos 5U CAN_F11R1_FB14 CAN_F11R1_FB14_Msk USART_CR3_CTSE_Pos (9U) CAN_F2R1_FB19_Msk (0x1U << CAN_F2R1_FB19_Pos) TIM4_BASE (APB1PERIPH_BASE + 0x0800U) __HAL_RCC_SPI4_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) == RESET) RCC_CFGR_RTCPRE_Msk (0x1FU << RCC_CFGR_RTCPRE_Pos) MPU_RASR_AP_Pos 24U GPIO_AFRH_AFSEL8_2 (0x4U << GPIO_AFRH_AFSEL8_Pos) FLASH_CR_SNB_1 (0x02U << FLASH_CR_SNB_Pos) SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk PRIiFAST16 __PRI16FAST(i) __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED FLASH_SECTOR_TOTAL 8U DMA_LIFCR_CDMEIF3_Msk (0x1U << DMA_LIFCR_CDMEIF3_Pos) CAN1_BASE (APB1PERIPH_BASE + 0x6400U) GPIO_BSRR_BS_0 GPIO_BSRR_BS0 IS_RCC_MCO(MCOx) (((MCOx) == RCC_MCO1) || ((MCOx) == RCC_MCO2)) USB_OTG_GINTMSK_GINAKEFFM_Pos (6U) DCMI_ESCR_FSC_Pos (0U) GPIO_MODER_MODER1_0 (0x1U << GPIO_MODER_MODER1_Pos) __HAL_RCC_SPI2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN); UNUSED(tmpreg); } while(0U) GPIO_BRR_BR11 GPIO_BRR_BR11_Msk GPIO_AF10_OTG_HS ((uint8_t)0x0A) CAN_F7R2_FB7_Msk (0x1U << CAN_F7R2_FB7_Pos) RTC_BKP0R_Pos (0U) USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk SDIO_STA_TXACT_Msk (0x1U << SDIO_STA_TXACT_Pos) __ARM_32BIT_STATE 1 RTC_BKP15R_Msk (0xFFFFFFFFU << RTC_BKP15R_Pos) FMC_BTR1_BUSTURN_2 (0x4U << FMC_BTR1_BUSTURN_Pos) __HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE SPDIFRX_SR_FERR_Msk (0x1U << SPDIFRX_SR_FERR_Pos) CAN_F0R2_FB13_Msk (0x1U << CAN_F0R2_FB13_Pos) FMC_BTR1_DATLAT_3 (0x8U << FMC_BTR1_DATLAT_Pos) CAN_TDH1R_DATA7_Pos (24U) __IRDA_ENABLE __HAL_IRDA_ENABLE RTC_TAFCR_TAMPPRCH RTC_TAFCR_TAMPPRCH_Msk MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) ADC_SR_JSTRT ADC_SR_JSTRT_Msk FLASH_ERROR_PGS HAL_FLASH_ERROR_PGS __HAL_ADC_CR2_DMAContReq ADC_CR2_DMAContReq RCC_APB1RSTR_TIM2RST_Pos (0U) IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) FMC_BWTR1_DATAST_Msk (0xFFU << FMC_BWTR1_DATAST_Pos) CAN_F11R2_FB21 CAN_F11R2_FB21_Msk __HAL_UNFREEZE_TIM7_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM7 __HAL_RCC_SPDIFRX_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_SPDIFRXEN)) ADC_SQR3_SQ1_1 (0x02U << ADC_SQR3_SQ1_Pos) DMA_HISR_TCIF6_Msk (0x1U << DMA_HISR_TCIF6_Pos) DAC_SWTRIGR_SWTRIG2_Msk (0x1U << DAC_SWTRIGR_SWTRIG2_Pos) TIM_OR_TI4_RMP_0 (0x1U << TIM_OR_TI4_RMP_Pos) RCC_DCKCFGR_PLLSAIDIVQ_4 (0x10U << RCC_DCKCFGR_PLLSAIDIVQ_Pos) IS_RCC_PLLI2SM_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 63U)) USB_OTG_DEACHINT_OEP1INT_Msk (0x1U << USB_OTG_DEACHINT_OEP1INT_Pos) CAN_F4R2_FB21 CAN_F4R2_FB21_Msk PWR_CSR_ODRDY_Msk (0x1U << PWR_CSR_ODRDY_Pos) OPAMP_SEC_NONINVERTINGINPUT_VP3 OPAMP_SEC_NONINVERTINGINPUT_IO3 GPIO_BSRR_BS_4 GPIO_BSRR_BS4 RTC_TSDR_MU_2 (0x4U << RTC_TSDR_MU_Pos) CAN_FS1R_FSC19_Msk (0x1U << CAN_FS1R_FSC19_Pos) ADC_SQR2_SQ10_Msk (0x1FU << ADC_SQR2_SQ10_Pos) RCC_AHB3RSTR_FMCRST_Pos (0U) __DBL_DECIMAL_DIG__ 17 HASH_HMACKeyType_LongKey HASH_HMAC_KEYTYPE_LONGKEY DMA_FLAG_HTIF1_5 0x00000400U FLASH_CR_PSIZE_1 (0x2U << FLASH_CR_PSIZE_Pos) _T_SIZE_  CAN_FFA1R_FFA13_Pos (13U) SDIO_STA_TXFIFOE_Msk (0x1U << SDIO_STA_TXFIFOE_Pos) USB_OTG_DCTL_CGONAK_Pos (10U) USB_OTG_DSTS_ENUMSPD USB_OTG_DSTS_ENUMSPD_Msk __UART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET SAI_xCR1_MONO_Pos (12U) FMC_BTR1_ADDHLD_Pos (4U) CAN_F12R2_FB24_Msk (0x1U << CAN_F12R2_FB24_Pos) SDIO_MASK_CCRCFAILIE SDIO_MASK_CCRCFAILIE_Msk CAN_RDT0R_FMI CAN_RDT0R_FMI_Msk __HAL_RCC_DAC_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_DACEN)) RTC_ALRMBSSR_MASKSS_0 (0x1U << RTC_ALRMBSSR_MASKSS_Pos) USB_OTG_FRMNUM_Pos (21U) RTC_ISR_INITS_Msk (0x1U << RTC_ISR_INITS_Pos) CAN_F10R1_FB5_Msk (0x1U << CAN_F10R1_FB5_Pos) TPI_FIFO1_ITM0_Msk (0xFFUL ) QUADSPI_CCR_ADSIZE_Msk (0x3U << QUADSPI_CCR_ADSIZE_Pos) SDIO_STA_DCRCFAIL SDIO_STA_DCRCFAIL_Msk DCMI_RISR_OVR_RIS DCMI_RIS_OVR_RIS DCMI_CR_OELS DCMI_CR_OELS_Msk CAN_F2R1_FB29 CAN_F2R1_FB29_Msk CAN_F6R2_FB4_Msk (0x1U << CAN_F6R2_FB4_Pos) __HAL_RCC_SPI2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) == RESET) CAN_F4R1_FB19_Msk (0x1U << CAN_F4R1_FB19_Pos) CAN_F6R1_FB31_Pos (31U) _ANSIDECL_H_  FMC_BCR3_MWID_Pos (4U) GPIO_BSRR_BS_8 GPIO_BSRR_BS8 CAN_TSR_TME0_Pos (26U) USB_OTG_GINTSTS_ESUSP_Msk (0x1U << USB_OTG_GINTSTS_ESUSP_Pos) FMPI2C_TIMEOUTR_TIDLE_Msk (0x1U << FMPI2C_TIMEOUTR_TIDLE_Pos) __ARM_NEON GPIO_PUPDR_PUPDR6_1 GPIO_PUPDR_PUPD6_1 CAN_F0R2_FB30_Msk (0x1U << CAN_F0R2_FB30_Pos) DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) I2C_CR1_SWRST I2C_CR1_SWRST_Msk I2C_CR2_ITBUFEN I2C_CR2_ITBUFEN_Msk CAN_FS1R_FSC19_Pos (19U) CAN_F12R2_FB0 CAN_F12R2_FB0_Msk __requires_shared(...) __lock_annotate(shared_locks_required(__VA_ARGS__)) DMA_HIFCR_CTEIF5_Pos (9U) __locks_exclusive(...) __lock_annotate(exclusive_lock_function(__VA_ARGS__)) RCC_CIR_PLLRDYC_Pos (20U) DCMI_CR_ESS_Pos (4U) CAN_FFA1R_FFA18 CAN_FFA1R_FFA18_Msk RTC_ISR_INITS RTC_ISR_INITS_Msk CAN_F0R2_FB12 CAN_F0R2_FB12_Msk CAN_TDH0R_DATA6 CAN_TDH0R_DATA6_Msk CAN_F13R2_FB10 CAN_F13R2_FB10_Msk PWR_CR_DBP PWR_CR_DBP_Msk QUADSPI_CCR_DMODE_Msk (0x3U << QUADSPI_CCR_DMODE_Pos) FMC_SDCR1_NC_Pos (0U) CAN_F11R1_FB0_Pos (0U) RCC_APB1RSTR_CAN2RST RCC_APB1RSTR_CAN2RST_Msk USB_OTG_GINTMSK_HCIM_Msk (0x1U << USB_OTG_GINTMSK_HCIM_Pos) TIM_RESET_ICPRESCALERVALUE(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC) : ((__HANDLE__)->Instance->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC)) __INTMAX_MAX__ 0x7fffffffffffffffLL __DBL_MANT_DIG__ 53 CAN_F6R1_FB25_Pos (25U) CAN_F10R2_FB1_Msk (0x1U << CAN_F10R2_FB1_Pos) __HAL_I2C_SPEED I2C_SPEED __UINT32_C(c) c ## UL CAN_FFA1R_FFA4 CAN_FFA1R_FFA4_Msk CAN_FS1R_FSC5_Pos (5U) ADC_CR1_AWDCH_1 (0x02U << ADC_CR1_AWDCH_Pos) CAN_FM1R_FBM17_Msk (0x1U << CAN_FM1R_FBM17_Pos) USB_OTG_GLPMCFG_LPMEN USB_OTG_GLPMCFG_LPMEN_Msk CAN_F11R1_FB1 CAN_F11R1_FB1_Msk GPIO_ODR_OD2 GPIO_ODR_OD2_Msk SPDIFRX_CR_PTMSK SPDIFRX_CR_PTMSK_Msk __HAL_RCC_TIM3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM3RST)) WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0 DCMI_SR_HSYNC DCMI_SR_HSYNC_Msk RCC_PLLSAICFGR_PLLSAIN_4 (0x010U << RCC_PLLSAICFGR_PLLSAIN_Pos) FLASH_LATENCY_14 FLASH_ACR_LATENCY_14WS __HAL_RCC_TIM7_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM7RST)) GPIO_PUPDR_PUPD4_Pos (8U) __HAL_RCC_GPIOB_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOBEN)) FLASH_KEY2 0xCDEF89ABU CAN_F9R2_FB25_Pos (25U) CAN_F5R2_FB1_Msk (0x1U << CAN_F5R2_FB1_Pos) SYSCFG_MEMRMP_UFB_MODE_Pos (8U) __HAL_RCC_TIM13_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN); UNUSED(tmpreg); } while(0U) RTC_TAFCR_TAMP2E_Msk (0x1U << RTC_TAFCR_TAMP2E_Pos) RCC_APB1LPENR_SPI3LPEN_Msk (0x1U << RCC_APB1LPENR_SPI3LPEN_Pos) FMPI2C_CR1_NACKIE FMPI2C_CR1_NACKIE_Msk __SHRT_MAX__ 0x7fff USB_OTG_GINTMSK_PRTIM_Msk (0x1U << USB_OTG_GINTMSK_PRTIM_Pos) CAN_FLAG_WKU (0x00000103U) CAN_ESR_EWGF CAN_ESR_EWGF_Msk USB_OTG_PCGCR_GATEHCLK_Msk (0x1U << USB_OTG_PCGCR_GATEHCLK_Pos) CAN_F1R2_FB7_Msk (0x1U << CAN_F1R2_FB7_Pos) FMC_SDCMR_CTB1_Msk (0x1U << FMC_SDCMR_CTB1_Pos) USB_OTG_HCINT_FRMOR_Pos (9U) __HAL_ADC_TRX_HIGHTHRESHOLD ADC_TRX_HIGHTHRESHOLD EXTI_PR_PR12 EXTI_PR_PR12_Msk QUADSPI_CCR_DHHC_Msk (0x1U << QUADSPI_CCR_DHHC_Pos) __HAL_RCC_I2C1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C1EN)) __TIM12_CLK_DISABLE __HAL_RCC_TIM12_CLK_DISABLE SAI_FIFOStatus_HalfFull SAI_FIFOSTATUS_HALFFULL CAN_F13R2_FB17_Msk (0x1U << CAN_F13R2_FB17_Pos) HAL_UART_StateTypeDef TIM_SMCR_SMS_Msk (0x7U << TIM_SMCR_SMS_Pos) GPIO_LCKR_LCK2_Msk (0x1U << GPIO_LCKR_LCK2_Pos) IS_CAN_TX_MAILBOX(TRANSMITMAILBOX) (((TRANSMITMAILBOX) == CAN_TX_MAILBOX0 ) || ((TRANSMITMAILBOX) == CAN_TX_MAILBOX1 ) || ((TRANSMITMAILBOX) == CAN_TX_MAILBOX2 )) SYSCFG_EXTICR3_EXTI9_PB 0x0010U __HAL_SD_SDMMC_DISABLE __HAL_SD_SDIO_DISABLE SCNd32 __SCN32(d) USB_OTG_DTXFSTS_INEPTFSAV_Pos (0U) SPDIFRX_DR1_DR SPDIFRX_DR1_DR_Msk SYSCFG_EXTICR1_EXTI0_PI 0x0008U CEC_ISR_RXACKE_Msk (0x1U << CEC_ISR_RXACKE_Pos) DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) DMA_HIFCR_CDMEIF5_Pos (8U) __GNUCLIKE_MATH_BUILTIN_CONSTANTS  CAN_F5R2_FB11_Pos (11U) GPIO_MODER_MODER5_0 (0x1U << GPIO_MODER_MODER5_Pos) RCC_CIR_HSIRDYF RCC_CIR_HSIRDYF_Msk USB_OTG_DIEPTSIZ_XFRSIZ_Msk (0x7FFFFU << USB_OTG_DIEPTSIZ_XFRSIZ_Pos) FMC_SDCR1_NR_Pos (2U) __CORTEX_M (0x04U) ADC_CCR_DDS ADC_CCR_DDS_Msk __int20 +2 FMC_SDRTR_CRE FMC_SDRTR_CRE_Msk TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk CAN_FM1R_FBM22_Msk (0x1U << CAN_FM1R_FBM22_Pos) RCC_CFGR_SWS_0 (0x1U << RCC_CFGR_SWS_Pos) ADC_JDR3_JDATA_Pos (0U) DMA1_Stream0_BASE (DMA1_BASE + 0x010U) NAND_AddressTypedef NAND_AddressTypeDef CAN_F11R1_FB26_Msk (0x1U << CAN_F11R1_FB26_Pos) __clockid_t_defined  GPIOD_BASE (AHB1PERIPH_BASE + 0x0C00U) GPIO_AFRL_AFRL2_2 GPIO_AFRL_AFSEL2_2 SAI_xFRCR_FRL SAI_xFRCR_FRL_Msk DBGMCU_IDCODE_REV_ID_Pos (16U) __TIM12_CLK_SLEEP_DISABLE __HAL_RCC_TIM12_CLK_SLEEP_DISABLE RCC_BDCR_LSERDY_Msk (0x1U << RCC_BDCR_LSERDY_Pos) CAN_F11R2_FB18_Pos (18U) GPIO_AFRH_AFSEL11_Pos (12U) SPI_CR2_RXNEIE_Pos (6U) TIM_CCMR2_IC3PSC_Msk (0x3U << TIM_CCMR2_IC3PSC_Pos) __GPIOG_IS_CLK_DISABLED __HAL_RCC_GPIOG_IS_CLK_DISABLED HAL_DCMI_ERROR_OVF HAL_DCMI_ERROR_OVR __AFIO_CLK_DISABLE __HAL_RCC_AFIO_CLK_DISABLE USB_OTG_DIEPCTL_EPENA USB_OTG_DIEPCTL_EPENA_Msk __HAL_SYSCFG_REMAPMEMORY_FLASH() (SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE)) __CORE_CMFUNC_H  SPDIFRX_CR_RXSTEO SPDIFRX_CR_RXSTEO_Msk IS_TIM_OPM_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2)) RCC_DCKCFGR2_FMPI2C1SEL_0 (0x1U << RCC_DCKCFGR2_FMPI2C1SEL_Pos) __CEC_CLK_DISABLE __HAL_RCC_CEC_CLK_DISABLE FLASH_LATENCY_10 FLASH_ACR_LATENCY_10WS CAN_RF0R_FMP0 CAN_RF0R_FMP0_Msk CAN_F0R1_FB18_Msk (0x1U << CAN_F0R1_FB18_Pos) MPU_RNR_REGION_Msk (0xFFUL ) __HAL_I2C_SPEED_STANDARD I2C_SPEED_STANDARD __HAL_RCC_SAI1_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_SAI1SRC, (__SOURCE__))) I2C_CR1_POS I2C_CR1_POS_Msk IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) CAN_F3R1_FB23 CAN_F3R1_FB23_Msk PWR_PVDLEVEL_0 PWR_CR_PLS_LEV0 CAN_F1R2_FB20_Msk (0x1U << CAN_F1R2_FB20_Pos) __HAL_RCC_TIM9_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN); UNUSED(tmpreg); } while(0U) CAN_F7R2_FB21_Pos (21U) TIM_CCMR1_IC2PSC_Pos (10U) EXTI_PR_PR5 EXTI_PR_PR5_Msk CAN_TDT2R_TGT_Pos (8U) __TIM3_CLK_DISABLE __HAL_RCC_TIM3_CLK_DISABLE IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE)) _wcrtomb_state CAN_F13R1_FB15_Pos (15U) USB_OTG_DOEPMSK_EPDM USB_OTG_DOEPMSK_EPDM_Msk SAI_xCR1_DS_0 (0x1U << SAI_xCR1_DS_Pos) __HAL_RTC_ENABLE_IT __HAL_RTC_EXTI_ENABLE_IT CAN_F5R2_FB20 CAN_F5R2_FB20_Msk ADC_OVR_EVENT ((uint32_t)ADC_FLAG_OVR) ADC_SMPR2_SMP4 ADC_SMPR2_SMP4_Msk CAN_FA1R_FACT10 CAN_FA1R_FACT10_Msk USB_OTG_DOEPEACHMSK1_NAKM USB_OTG_DOEPEACHMSK1_NAKM_Msk SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk IS_DAC_GENERATE_WAVE IS_DAC_WAVE RCC_RTCCLKSOURCE_HSE_DIV11 0x000B0300U EXTI_EMR_MR19_Msk (0x1U << EXTI_EMR_MR19_Pos) HAL_ADC_STATE_MULTIMODE_SLAVE 0x00100000U __HAL_TIM_GET_AUTORELOAD(__HANDLE__) ((__HANDLE__)->Instance->ARR) __DBGMCU_FORCE_RESET __HAL_RCC_DBGMCU_FORCE_RESET SMBUS_DUALADDRESS_DISABLED SMBUS_DUALADDRESS_DISABLE CAN_FM1R_FBM8_Msk (0x1U << CAN_FM1R_FBM8_Pos) GPIO_BSRR_BR9_Pos (25U) __LDBL_MAX__ 1.7976931348623157e+308L HAL_REMAPDMA_TIM17_DMA_CH7 DMA_REMAP_TIM17_DMA_CH7 FMC_BCR1_MWID_1 (0x2U << FMC_BCR1_MWID_Pos) SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) USB_OTG_DIEPCTL_EPTYP USB_OTG_DIEPCTL_EPTYP_Msk SDIO_CLKCR_PWRSAV SDIO_CLKCR_PWRSAV_Msk FMC_PMEM_MEMSET2_7 (0x80U << FMC_PMEM_MEMSET2_Pos) __AHB1_FORCE_RESET __HAL_RCC_AHB1_FORCE_RESET RCC_APB2ENR_ADC2EN_Pos (9U) FMC_PCR_PWID_1 (0x2U << FMC_PCR_PWID_Pos) DMA_FIFO_THRESHOLD_HALFFULL ((uint32_t)DMA_SxFCR_FTH_0) GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk __HAL_ADC_CFGR1_AUTOOFF ADC_CFGR1_AUTOOFF RTC_ALRMBR_HU_1 (0x2U << RTC_ALRMBR_HU_Pos) USB_OTG_DOEPMSK_EPDM_Msk (0x1U << USB_OTG_DOEPMSK_EPDM_Pos) I2C_SR1_OVR_Msk (0x1U << I2C_SR1_OVR_Pos) RCC_AHB1LPENR_OTGHSULPILPEN_Pos (30U) IS_RCC_PLLSAIQ_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 15U)) RTC_TAFCR_TSINSEL_Msk (0x1U << RTC_TAFCR_TSINSEL_Pos) SDIO_MASK_TXFIFOHEIE SDIO_MASK_TXFIFOHEIE_Msk CAN_FLAG_LOW1 (0x0000051EU) USB_OTG_GINTSTS_EOPF_Pos (15U) SCB_VTOR_TBLOFF_Pos 7U __HAL_I2C_GENERATE_START I2C_GENERATE_START SCNuLEAST16 __SCN16LEAST(u) CAN_F9R2_FB31_Pos (31U) CAN_F10R2_FB22_Msk (0x1U << CAN_F10R2_FB22_Pos) __FLITF_IS_CLK_DISABLED __HAL_RCC_FLITF_IS_CLK_DISABLED TYPEPROGRAM_FASTHALFWORD FLASH_TYPEPROGRAM_HALFWORD MPU_REGION_SIZE_32KB ((uint8_t)0x0E) GPIO_PIN_8 ((uint16_t)0x0100) CAN_F1R1_FB21_Pos (21U) __THUMB_INTERWORK__ 1 CAN_FA1R_FACT13_Msk (0x1U << CAN_FA1R_FACT13_Pos) SDIO_MASK_DCRCFAILIE SDIO_MASK_DCRCFAILIE_Msk RCC_APB1ENR_DACEN_Pos (29U) RCC_CR_PLLSAIRDY RCC_CR_PLLSAIRDY_Msk __lock_release_recursive(lock) __retarget_lock_release_recursive(lock) __CM4_CMSIS_VERSION ((__CM4_CMSIS_VERSION_MAIN << 16U) | __CM4_CMSIS_VERSION_SUB ) SEEK_CUR 1 CAN_F8R2_FB16 CAN_F8R2_FB16_Msk USB_OTG_DCTL_CGINAK USB_OTG_DCTL_CGINAK_Msk HAL_PWR_EnableFlashPowerDown HAL_PWREx_EnableFlashPowerDown TIM_EGR_BG TIM_EGR_BG_Msk IWDG_KR_KEY_Msk (0xFFFFU << IWDG_KR_KEY_Pos) CAN_F8R2_FB21_Pos (21U) DWT_FUNCTION_DATAVSIZE_Pos 10U __SPI1_FORCE_RESET __HAL_RCC_SPI1_FORCE_RESET USB_OTG_HCSPLT_XACTPOS_Msk (0x3U << USB_OTG_HCSPLT_XACTPOS_Pos) TYPEERASEDATA_WORD FLASH_TYPEERASEDATA_WORD _WANT_REGISTER_FINI 1 I2C_SR1_BTF_Msk (0x1U << I2C_SR1_BTF_Pos) CAN_F3R2_FB23_Msk (0x1U << CAN_F3R2_FB23_Pos) GPIO_PUPDR_PUPDR6_0 GPIO_PUPDR_PUPD6_0 RTC_ALRMBR_DU_1 (0x2U << RTC_ALRMBR_DU_Pos) CAN_F7R1_FB31_Pos (31U) HAL_ADC_STATE_ERROR HAL_ADC_STATE_ERROR_INTERNAL SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk SPDIFRX_IMR_RXNEIE_Pos (0U) _HAVE_CC_INHIBIT_LOOP_TO_LIBCALL 1 __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT)) CAN_F4R2_FB13 CAN_F4R2_FB13_Msk DAC2_CHANNEL_1 DAC_CHANNEL_1 __SCN64LEAST(x) __LEAST64 __STRINGIFY(x) HAL_DCMI_EnableCROP HAL_DCMI_EnableCrop CAN_F1R1_FB15_Pos (15U) __HAL_PWR_PVD_EXTI_GET_FLAG() (EXTI->PR & (PWR_EXTI_LINE_PVD)) __caddr_t_defined  __SAI2_CLK_SLEEP_ENABLE __HAL_RCC_SAI2_CLK_SLEEP_ENABLE USB_OTG_DIEPCTL_EONUM_DPID_Msk (0x1U << USB_OTG_DIEPCTL_EONUM_DPID_Pos) RTC_DR_DT_0 (0x1U << RTC_DR_DT_Pos) HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7 __HAL_PWR_PVM_ENABLE() do { HAL_PWREx_EnablePVM1();HAL_PWREx_EnablePVM2();HAL_PWREx_EnablePVM3();HAL_PWREx_EnablePVM4(); } while(0) ADC_SQR3_SQ6_4 (0x10U << ADC_SQR3_SQ6_Pos) USB_OTG_HCCHAR_DAD_Pos (22U) I2C_OAR1_ADD0_Pos (0U) FMC_BWTR2_ACCMOD_Pos (28U) CAN_FFA1R_FFA6_Msk (0x1U << CAN_FFA1R_FFA6_Pos) FMC_BWTR1_DATAST_2 (0x04U << FMC_BWTR1_DATAST_Pos) STM32F4xx_HAL_CAN_H  TIM_IT_CC1 (TIM_DIER_CC1IE) FMC_PCR_ECCPS_Pos (17U) ADC_CDR_DATA2 ADC_CDR_DATA2_Msk HAL_REMAPDMA_SPI2_DMA_CH67 DMA_REMAP_SPI2_DMA_CH67 FMC_BTR4_CLKDIV_Msk (0xFU << FMC_BTR4_CLKDIV_Pos) __HAL_RCC_DFSDM_IS_CLK_ENABLED __HAL_RCC_DFSDM1_IS_CLK_ENABLED DAC_CR_WAVE2_Pos (22U) I2C_SR2_DUALF_Msk (0x1U << I2C_SR2_DUALF_Pos) ADC_EXTERNALTRIGCONV_T3_TRGO ((uint32_t)ADC_CR2_EXTSEL_3) __END_DECLS  EXTI_RTSR_TR22 EXTI_RTSR_TR22_Msk GPIO_ODR_OD8_Pos (8U) __HAL_RCC_CRC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_CRCRST)) __HAL_I2C_RISE_TIME I2C_RISE_TIME FMC_SDTR1_TRCD_Pos (24U) __USART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET CAN_F10R1_FB27_Msk (0x1U << CAN_F10R1_FB27_Pos) __HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE() do{__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE(); __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); }while(0U) GPIO_PUPDR_PUPD0_Pos (0U) CAN_F8R1_FB31 CAN_F8R1_FB31_Msk FMC_NAND_MEM_BUS_WIDTH_8 FMC_NAND_PCC_MEM_BUS_WIDTH_8 GPIO_BSRR_BS11_Msk (0x1U << GPIO_BSRR_BS11_Pos) MPU_REGION_SIZE_16KB ((uint8_t)0x0D) CAN_F8R2_FB3_Pos (3U) __HAL_RCC_USART3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) != RESET) CAN_F3R1_FB26_Pos (26U) CAN_FM1R_FBM7_Pos (7U) PWR_CR_PLS_LEV6 0x000000C0U CAN_F7R1_FB29_Msk (0x1U << CAN_F7R1_FB29_Pos) __ETHMACRX_CLK_ENABLE __HAL_RCC_ETHMACRX_CLK_ENABLE RTC_TAFCR_TAMPFLT_Msk (0x3U << RTC_TAFCR_TAMPFLT_Pos) __PRI32FAST(x) __FAST32 __STRINGIFY(x) DWT_MASK_MASK_Msk (0x1FUL ) IS_TIM_COUNTER_MODE(MODE) (((MODE) == TIM_COUNTERMODE_UP) || ((MODE) == TIM_COUNTERMODE_DOWN) || ((MODE) == TIM_COUNTERMODE_CENTERALIGNED1) || ((MODE) == TIM_COUNTERMODE_CENTERALIGNED2) || ((MODE) == TIM_COUNTERMODE_CENTERALIGNED3)) GPIO_MODER_MODER9 GPIO_MODER_MODER9_Msk USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk (0x1U << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos) CAN_F3R1_FB25_Pos (25U) TIM_TIM11_HSE 0x00000002U __PWR_CLK_SLEEP_ENABLE __HAL_RCC_PWR_CLK_SLEEP_ENABLE FMC_BCR2_WREN_Pos (12U) RF0R MPU_TYPE_IREGION_Pos 16U ADC_CHANNEL_VBAT ((uint32_t)ADC_CHANNEL_18) ADC_JSQR_JSQ3_4 (0x10U << ADC_JSQR_JSQ3_Pos) USB_OTG_GOTGINT_HNSSCHG_Pos (9U) TIM_BDTR_AOE_Msk (0x1U << TIM_BDTR_AOE_Pos) ADC_SQR3_SQ4_0 (0x01U << ADC_SQR3_SQ4_Pos) DAC_DHR8R2_DACC2DHR_Pos (0U) FMC_NAND_MEM_BUS_WIDTH_16 FMC_NAND_PCC_MEM_BUS_WIDTH_16 GPIO_MODER_MODE10_Msk (0x3U << GPIO_MODER_MODE10_Pos) SYSCFG_EXTICR1_EXTI2_PE 0x0400U SCB_AIRCR_VECTKEY_Pos 16U USART_CR1_RXNEIE_Pos (5U) FMC_BWTR4_BUSTURN_3 (0x8U << FMC_BWTR4_BUSTURN_Pos) __UINT_LEAST8_TYPE__ unsigned char __DEC128_MAX_EXP__ 6145 RCC_APB2LPENR_SPI4LPEN RCC_APB2LPENR_SPI4LPEN_Msk ADC_SMPR2(_SAMPLETIME_,_CHANNELNB_) ((_SAMPLETIME_) << (3U * ((uint32_t)((uint16_t)(_CHANNELNB_))))) EXTI_EMR_MR9_Pos (9U) TIM_BDTR_OSSR_Msk (0x1U << TIM_BDTR_OSSR_Pos) USB_OTG_HCINTMSK_STALLM USB_OTG_HCINTMSK_STALLM_Msk __LPTIM2_CLK_ENABLE __HAL_RCC_LPTIM2_CLK_ENABLE ADC_SMPR1_SMP10_Msk (0x7U << ADC_SMPR1_SMP10_Pos) __HAL_RCC_TIM8_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM8LPEN)) __HAL_DMA_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->NDTR) GPIO_OSPEEDR_OSPEED10_0 (0x1U << GPIO_OSPEEDR_OSPEED10_Pos) CAN_F3R1_FB19_Pos (19U) GPIO_PUPDR_PUPDR11_1 GPIO_PUPDR_PUPD11_1 CAN_F13R1_FB8_Pos (8U) GPIO_AFRL_AFRL2_1 GPIO_AFRL_AFSEL2_1 DMA_LISR_DMEIF2_Pos (18U) RCC_APB2RSTR_SPI4RST_Msk (0x1U << RCC_APB2RSTR_SPI4RST_Pos) TIM_CCMR2_IC3F_3 (0x8U << TIM_CCMR2_IC3F_Pos) GPIO_BRR_BR1 GPIO_BRR_BR1_Msk RF1R __HAL_RCC_I2C3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) == RESET) __UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE __CRS_CLK_SLEEP_DISABLE __HAL_RCC_CRS_CLK_SLEEP_DISABLE SCnSCB_ACTLR_DISFOLD_Pos 2U __PRI8LEAST(x) __LEAST8 __STRINGIFY(x) USB_OTG_GOTGCTL_AVALOVAL USB_OTG_GOTGCTL_AVALOVAL_Msk USB_OTG_GRXSTSP_EPNUM USB_OTG_GRXSTSP_EPNUM_Msk __OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE SYSCFG_EXTICR3_EXTI11_PJ 0x9000U RCC_PLLMUL_6 RCC_PLL_MUL6 RTC_ISR_INITS_Pos (4U) PRIXFAST64 __PRI64FAST(X) CAN_F7R2_FB29 CAN_F7R2_FB29_Msk CAN_F2R2_FB11_Pos (11U) DCMI_MIS_ERR_MIS_Msk (0x1U << DCMI_MIS_ERR_MIS_Pos) SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) SPI_I2SCFGR_I2SSTD_1 (0x2U << SPI_I2SCFGR_I2SSTD_Pos) RCC_CIR_LSERDYC RCC_CIR_LSERDYC_Msk FLASH_OPTCR_SPRMOD_Msk (0x1U << FLASH_OPTCR_SPRMOD_Pos) CAN_F4R2_FB13_Msk (0x1U << CAN_F4R2_FB13_Pos) DCMI ((DCMI_TypeDef *) DCMI_BASE) CAN_F11R2_FB10_Msk (0x1U << CAN_F11R2_FB10_Pos) USB_OTG_GRSTCTL_FCRST USB_OTG_GRSTCTL_FCRST_Msk GPIO_IDR_IDR_11 GPIO_IDR_ID11 RCC_APB1RSTR_TIM2RST RCC_APB1RSTR_TIM2RST_Msk __LDBL_HAS_INFINITY__ 1 CAN_F7R2_FB1_Pos (1U) SPDIFRX ((SPDIFRX_TypeDef *) SPDIFRX_BASE) CAN_F13R1_FB29_Msk (0x1U << CAN_F13R1_FB29_Pos) CAN_F9R2_FB4_Msk (0x1U << CAN_F9R2_FB4_Pos) GPIO_AFRH_AFRH5_3 GPIO_AFRH_AFSEL13_3 MPU_RASR_ATTRS_Pos 16U GPIO_AFRH_AFSEL12_Pos (16U) GPIO_AF0_RTC_50Hz ((uint8_t)0x00) CAN_FM1R_FBM18 CAN_FM1R_FBM18_Msk SYSCFG_EXTICR3_EXTI8_Msk (0xFU << SYSCFG_EXTICR3_EXTI8_Pos) FMC_SDSR_MODES1_1 (0x2U << FMC_SDSR_MODES1_Pos) CAN_TDH2R_DATA7 CAN_TDH2R_DATA7_Msk SPI_TXCRCR_TXCRC_Pos (0U) FMC_SDTR1_TXSR_1 (0x2U << FMC_SDTR1_TXSR_Pos) __SPI6_CLK_SLEEP_DISABLE __HAL_RCC_SPI6_CLK_SLEEP_DISABLE __USART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET TIM_CCMR1_IC1PSC_1 (0x2U << TIM_CCMR1_IC1PSC_Pos) USB_OTG_NPTXFSA_Msk (0xFFFFU << USB_OTG_NPTXFSA_Pos) CAN_F5R1_FB29_Pos (29U) IS_FLASH_TYPEPROGRAM(VALUE) (((VALUE) == FLASH_TYPEPROGRAM_BYTE) || ((VALUE) == FLASH_TYPEPROGRAM_HALFWORD) || ((VALUE) == FLASH_TYPEPROGRAM_WORD) || ((VALUE) == FLASH_TYPEPROGRAM_DOUBLEWORD)) Sdmmc1ClockSelection SdioClockSelection BIG_ENDIAN _BIG_ENDIAN USB_OTG_HPRT_POCA_Pos (4U) GPIO_PUPDR_PUPDR11_0 GPIO_PUPDR_PUPD11_0 __SIZEOF_LONG_DOUBLE__ 8 SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk CAN_F13R2_FB28 CAN_F13R2_FB28_Msk HAL_MspInit HAL_SYSCFG_FASTMODEPLUS_I2C_PB9 I2C_FASTMODEPLUS_PB9 USB_OTG_GOTGCTL_CIDSTS_Msk (0x1U << USB_OTG_GOTGCTL_CIDSTS_Pos) CAN_F7R1_FB18 CAN_F7R1_FB18_Msk SCNxFAST64 __SCN64FAST(x) DMA_SxPAR_PA_Pos (0U) RCC_APB2ENR_TIM10EN RCC_APB2ENR_TIM10EN_Msk SYSCFG_EXTICR2_EXTI6_PF 0x0500U CAN_F0R1_FB13 CAN_F0R1_FB13_Msk CAN_F11R1_FB26_Pos (26U) CAN_F4R2_FB21_Pos (21U) _offset CAN_RDT1R_FMI_Msk (0xFFU << CAN_RDT1R_FMI_Pos) QUADSPI_SR_TOF QUADSPI_SR_TOF_Msk RCC_APB2ENR_USART1EN_Msk (0x1U << RCC_APB2ENR_USART1EN_Pos) __HAL_RCC_TIM9_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) != RESET) __HAL_RCC_SPI3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI3EN)) NULL ((void *)0) __HAL_RCC_TIM11_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM11LPEN)) __BKP_CLK_ENABLE __HAL_RCC_BKP_CLK_ENABLE __TIM10_CLK_SLEEP_DISABLE __HAL_RCC_TIM10_CLK_SLEEP_DISABLE CAN_F1R2_FB18_Msk (0x1U << CAN_F1R2_FB18_Pos) SDIO_STA_TXACT SDIO_STA_TXACT_Msk CAN_MCR_SLEEP_Pos (1U) CAN_BTR_SJW_0 (0x1U << CAN_BTR_SJW_Pos) SDIO_STA_TXACT_Pos (12U) IS_RCC_SDIOCLKSOURCE(SOURCE) (((SOURCE) == RCC_SDIOCLKSOURCE_CLK48) || ((SOURCE) == RCC_SDIOCLKSOURCE_SYSCLK)) ADC_JSQR_JSQ4_3 (0x08U << ADC_JSQR_JSQ4_Pos) __DEC128_MIN__ 1E-6143DL RCC_BDCR_RTCEN_Pos (15U) DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk GPIO_AFRH_AFSEL11_2 (0x4U << GPIO_AFRH_AFSEL11_Pos) WWDG_CR_T_5 (0x20U << WWDG_CR_T_Pos) CoreDebug_DEMCR_VC_CHKERR_Pos 6U FMC_SDTR1_TMRD_3 (0x8U << FMC_SDTR1_TMRD_Pos) RTC_CR_TSE RTC_CR_TSE_Msk CAN_F9R2_FB9 CAN_F9R2_FB9_Msk RCC_SYSCLKSOURCE_PLLCLK RCC_CFGR_SW_PLL CAN_ESR_LEC CAN_ESR_LEC_Msk USB_OTG_GNPTXSTS_NPTXQTOP_2 (0x04U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) CAN_MCR_AWUM CAN_MCR_AWUM_Msk USB_OTG_DIEPINT_TXFE_Pos (7U) EXTI_FTSR_TR14 EXTI_FTSR_TR14_Msk __DQ_IBIT__ 0 TIM_CCMR1_OC2CE_Pos (15U) CAN_MSR_SLAKI CAN_MSR_SLAKI_Msk SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) CAN_F4R2_FB15_Pos (15U) RCC_AHB1LPENR_GPIOGLPEN_Pos (6U) LPTIM_TRIGSAMPLETIME_2TRANSITION LPTIM_TRIGSAMPLETIME_2TRANSITIONS USB_OTG_DCFG_DAD_1 (0x02U << USB_OTG_DCFG_DAD_Pos) USB_OTG_GOTGCTL_BVALOVAL_Msk (0x1U << USB_OTG_GOTGCTL_BVALOVAL_Pos) __HAL_ADC_JSQR ADC_JSQR GPIO_LCKR_LCK14_Pos (14U) GPIO_LCKR_LCK3_Pos (3U) __INT_WCHAR_T_H  GPIO_MODER_MODER0_Msk (0x3U << GPIO_MODER_MODER0_Pos) DMA_HISR_HTIF5_Pos (10U) CAN_F12R2_FB23 CAN_F12R2_FB23_Msk CAN_F5R1_FB5_Pos (5U) QUADSPI_DLR_DL QUADSPI_DLR_DL_Msk USB_OTG_HCSPLT_PRTADDR_3 (0x08U << USB_OTG_HCSPLT_PRTADDR_Pos) EXTI_RTSR_TR0 EXTI_RTSR_TR0_Msk SCNuLEAST32 __SCN32LEAST(u) __SOPT 0x0400 GPIO_OSPEEDR_OSPEED6_Pos (12U) __HAL_SD_SDMMC_ENABLE __HAL_SD_SDIO_ENABLE FLASH_OPTCR1_nWRP_3 (0x008U << FLASH_OPTCR1_nWRP_Pos) CAN_RI0R_IDE_Pos (2U) RCC_APB1LPENR_DACLPEN RCC_APB1LPENR_DACLPEN_Msk __CC_SUPPORTS_VARADIC_XXX 1 IS_CAN_DLC(DLC) ((DLC) <= 8U) putchar_unlocked(x) putc_unlocked(x, stdout) GPIO_OTYPER_OT6_Pos (6U) GPIO_OTYPER_OT13_Pos (13U) SCNu16 __SCN16(u) PRIoLEAST32 __PRI32LEAST(o) SAI_xCR1_NODIV_Pos (19U) ADC_CCR_DMA_1 (0x2U << ADC_CCR_DMA_Pos) RTC_CR_WUCKSEL_Pos (0U) FMC_SDTR2_TRC_Pos (12U) RCC_APB1RSTR_USART2RST_Pos (17U) CAN_TSR_ABRQ0_Msk (0x1U << CAN_TSR_ABRQ0_Pos) I2C_CR1_ENPEC_Pos (5U) SYSCFG_EXTICR2_EXTI4_PE 0x0004U USB_OTG_HPRT_POCA USB_OTG_HPRT_POCA_Msk USART_SR_TXE_Pos (7U) CAN_F3R1_FB31_Msk (0x1U << CAN_F3R1_FB31_Pos) ITM_TCR_BUSY_Pos 23U CAN_F5R1_FB26_Pos (26U) CAN_F0R1_FB11_Pos (11U) SYSCFG_EXTICR3_EXTI8_PJ 0x0009U INT_LEAST16_MIN (-__INT_LEAST16_MAX__ - 1) FMC_BWTR1_BUSTURN_1 (0x2U << FMC_BWTR1_BUSTURN_Pos) USB_OTG_DIEPEACHMSK1_BIM USB_OTG_DIEPEACHMSK1_BIM_Msk CAN_F6R2_FB25_Pos (25U) CAN_F12R2_FB6_Msk (0x1U << CAN_F12R2_FB6_Pos) RTC_TSTR_SU_2 (0x4U << RTC_TSTR_SU_Pos) CAN_F10R1_FB12_Msk (0x1U << CAN_F10R1_FB12_Pos) CEC_ISR_RXOVR_Pos (2U) __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1) DMA_HIFCR_CHTIF7_Pos (26U) MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) __HAL_PVM_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE CAN_F10R1_FB26_Pos (26U) FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) __COMP_RELEASE_RESET __HAL_RCC_COMP_RELEASE_RESET DAC_CR_TEN2 DAC_CR_TEN2_Msk NOR_TIMEOUT HAL_NOR_STATUS_TIMEOUT ADC_CR1_JAWDEN_Msk (0x1U << ADC_CR1_JAWDEN_Pos) IS_CAN_FILTER_MODE(MODE) (((MODE) == CAN_FILTERMODE_IDMASK) || ((MODE) == CAN_FILTERMODE_IDLIST)) GPIO_PUPDR_PUPDR15_0 GPIO_PUPDR_PUPD15_0 RTC_ALRMASSR_MASKSS_2 (0x4U << RTC_ALRMASSR_MASKSS_Pos) GPIO_BRR_BR12_Msk (0x1U << GPIO_BRR_BR12_Pos) RTC_TAFCR_TAMPPRCH_Pos (13U) PRIXLEAST64 __PRI64LEAST(X) __HAL_RCC_GET_IT_SOURCE __HAL_RCC_GET_IT __LDBL_MIN__ 2.2250738585072014e-308L __HAL_REMAPMEMORY_QUADSPI __HAL_SYSCFG_REMAPMEMORY_QUADSPI FLASH_LATENCY_1 FLASH_ACR_LATENCY_1WS DCMI_IER_ERR_IE_Msk (0x1U << DCMI_IER_ERR_IE_Pos) RCC_DCKCFGR_PLLI2SDIVQ_4 (0x10U << RCC_DCKCFGR_PLLI2SDIVQ_Pos) EXTI_SWIER_SWIER9_Pos (9U) RCC_PLLSAI_SUPPORT  RCC_PLLSAICFGR_PLLSAIN_0 (0x001U << RCC_PLLSAICFGR_PLLSAIN_Pos) USB_OTG_HPRT_PLSTS_Msk (0x3U << USB_OTG_HPRT_PLSTS_Pos) DMA_HIFCR_CDMEIF6_Msk (0x1U << DMA_HIFCR_CDMEIF6_Pos) I2C_OAR2_ADD2_Msk (0x7FU << I2C_OAR2_ADD2_Pos) FMC_SDTR1_TRCD_Msk (0xFU << FMC_SDTR1_TRCD_Pos) USB_OTG_DCFG_DAD_Msk (0x7FU << USB_OTG_DCFG_DAD_Pos) __INT16_MAX__ 0x7fff CAN_F6R2_FB19_Pos (19U) CAN_FLAG_SLAKI (0x00000104U) SDIO_MASK_DATAENDIE_Pos (8U) TMP_MAX 26 CAN_RF1R_RFOM1 CAN_RF1R_RFOM1_Msk CAN_F11R2_FB8_Pos (8U) EXTI_EMR_MR16_Pos (16U) USART_SR_FE_Pos (1U) CAN_F5R2_FB27_Pos (27U) RCC_APB1LPENR_TIM12LPEN_Pos (6U) TIM_SR_BIF_Msk (0x1U << TIM_SR_BIF_Pos) EXTI_IMR_MR0_Msk (0x1U << EXTI_IMR_MR0_Pos) GPIO_AFRL_AFSEL1_3 (0x8U << GPIO_AFRL_AFSEL1_Pos) CAN_F6R1_FB9 CAN_F6R1_FB9_Msk FPU_MVFR1_FP_HPFP_Pos 24U USB_OTG_DCFG_PERSCHIVL_Pos (24U) _INO_T_DECLARED  FMC_BWTR2_ADDSET_Pos (0U) physadr physadr_t CAN_F6R2_FB9 CAN_F6R2_FB9_Msk DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE) __SACCUM_IBIT__ 8 __STM32F4xx_FLASH_RAMFUNC_H  RCC_DCKCFGR_I2S2SRC RCC_DCKCFGR_I2S2SRC_Msk PRIxLEAST64 __PRI64LEAST(x) TIM_CHANNEL_ALL 0x00000018U DMA_SxCR_PFCTRL_Msk (0x1U << DMA_SxCR_PFCTRL_Pos) __ADC3_CLK_SLEEP_DISABLE __HAL_RCC_ADC3_CLK_SLEEP_DISABLE EXTI_EMR_MR6_Msk (0x1U << EXTI_EMR_MR6_Pos) ADC_CSR_OVR1_Pos (5U) __USART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE GPIO_AFRL_AFRL2_0 GPIO_AFRL_AFSEL2_0 GPIO_OSPEEDER_OSPEEDR13 GPIO_OSPEEDR_OSPEED13 GPIO_MODER_MODER6_1 (0x2U << GPIO_MODER_MODER6_Pos) USB_OTG_DEACHINT_IEP1INT_Msk (0x1U << USB_OTG_DEACHINT_IEP1INT_Pos) RCC_MCO2SOURCE_SYSCLK 0x00000000U RTC_BKP16R RTC_BKP16R_Msk SDIO_STA_DTIMEOUT_Msk (0x1U << SDIO_STA_DTIMEOUT_Pos) CAN_FM1R_FBM0_Pos (0U) MPU_RASR_SIZE_Pos 1U RCC_CFGR_PPRE2_DIV4 0x0000A000U CAN_F4R2_FB14 CAN_F4R2_FB14_Msk CAN_F11R2_FB13 CAN_F11R2_FB13_Msk SDIO_DCTRL_RWSTOP SDIO_DCTRL_RWSTOP_Msk FMC_BTR2_ADDHLD FMC_BTR2_ADDHLD_Msk RTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk TIM_DMABase_DIER TIM_DMABASE_DIER __HAL_TIM_SetCounter __HAL_TIM_SET_COUNTER CAN_FMR_FINIT_Msk (0x1U << CAN_FMR_FINIT_Pos) TIM_BDTR_BKE TIM_BDTR_BKE_Msk HAL_UART_ERROR_ORE 0x00000008U HASH_AlgoSelection_SHA1 HASH_ALGOSELECTION_SHA1 CAN_F8R2_FB0 CAN_F8R2_FB0_Msk __HAL_RCC_USART2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) == RESET) QUADSPI_CCR_FMODE QUADSPI_CCR_FMODE_Msk __HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE USB_OTG_GRXSTSP_PKTSTS_Pos (17U) EXTI_IMR_MR19_Msk (0x1U << EXTI_IMR_MR19_Pos) CAN_F8R2_FB29_Pos (29U) FMPI2C_TIMEOUTR_TIDLE FMPI2C_TIMEOUTR_TIDLE_Msk PWR_CR_PLS_LEV0 0x00000000U TPI_FFSR_TCPresent_Pos 2U TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) CAN_BS2_5TQ ((uint32_t)CAN_BTR_TS2_2) GPIO_LCKR_LCK15_Msk (0x1U << GPIO_LCKR_LCK15_Pos) ADC_SQR1_SQ16_0 (0x01U << ADC_SQR1_SQ16_Pos) __UHQ_IBIT__ 0 CAN_F0R1_FB19_Pos (19U) SCnSCB_ACTLR_DISOOFP_Msk (1UL << SCnSCB_ACTLR_DISOOFP_Pos) ADC_JDR3_JDATA_Msk (0xFFFFU << ADC_JDR3_JDATA_Pos) __UART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE DMA_SxCR_MBURST_1 (0x2U << DMA_SxCR_MBURST_Pos) RTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk TIM_DMA_CC2 (TIM_DIER_CC2DE) IWDG_SR_RVU_Pos (1U) USB_OTG_DIEPCTL_USBAEP USB_OTG_DIEPCTL_USBAEP_Msk QUADSPI_FCR_CTEF QUADSPI_FCR_CTEF_Msk OB_RDP_LEVEL0 OB_RDP_LEVEL_0 GPIO_MODE_INPUT 0x00000000U SYSCFG_MEMRMP_MEM_MODE SYSCFG_MEMRMP_MEM_MODE_Msk CAN_FFA1R_FFA12_Msk (0x1U << CAN_FFA1R_FFA12_Pos) FMC_BTR2_DATAST_3 (0x08U << FMC_BTR2_DATAST_Pos) PLLI2SCFGR USB_OTG_GINTMSK_EPMISM_Pos (17U) GPIO_MODER_MODE2_1 (0x2U << GPIO_MODER_MODE2_Pos) USB_OTG_DIEPMSK_INEPNMM_Pos (5U) OTG_HS_EP1_OUT_IRQn EXTI_IMR_IM11 EXTI_IMR_MR11 DMA_CHANNEL_0 0x00000000U __TIM6_RELEASE_RESET __HAL_RCC_TIM6_RELEASE_RESET CAN_F11R2_FB22_Pos (22U) INT8_MIN (-__INT8_MAX__ - 1) CAN_F2R2_FB25_Msk (0x1U << CAN_F2R2_FB25_Pos) SCNxFAST32 __SCN32FAST(x) FMC_ECCR_ECC2 FMC_ECCR_ECC2_Msk GPIO_OSPEEDR_OSPEED14_Pos (28U) CAN_F4R1_FB21_Msk (0x1U << CAN_F4R1_FB21_Pos) CAN_F13R2_FB13_Msk (0x1U << CAN_F13R2_FB13_Pos) TIM_CLEARINPUTSOURCE_NONE 0x00000000U CAN_F13R1_FB29 CAN_F13R1_FB29_Msk FMC_BTR2_ADDSET_2 (0x4U << FMC_BTR2_ADDSET_Pos) FMC_BTR1_ADDSET_Pos (0U) I2C_CCR_FS I2C_CCR_FS_Msk FMC_BTR1_CLKDIV_Msk (0xFU << FMC_BTR1_CLKDIV_Pos) MPU_BASE (SCS_BASE + 0x0D90UL) CAN_RF1R_RFOM1_Msk (0x1U << CAN_RF1R_RFOM1_Pos) ReceiveFifoLocked EXTI_IMR_MR8_Pos (8U) CAN_RDH0R_DATA5 CAN_RDH0R_DATA5_Msk __OTGFS_CLK_SLEEP_DISABLE __HAL_RCC_OTGFS_CLK_SLEEP_DISABLE SAI_xIMR_CNRDYIE SAI_xIMR_CNRDYIE_Msk EXTI_PR_PR14_Msk (0x1U << EXTI_PR_PR14_Pos) ADC_JSQR_JSQ1_1 (0x02U << ADC_JSQR_JSQ1_Pos) CAN_F10R2_FB29_Pos (29U) INT_FAST8_MAX (__INT_FAST8_MAX__) CAN_F0R2_FB31 CAN_F0R2_FB31_Msk CAN_F2R1_FB29_Pos (29U) DCMI_CR_OELS_Pos (20U) ADC_CR2_EOCS_Pos (10U) ADC_SQR3_SQ6 ADC_SQR3_SQ6_Msk RCC_I2SAPB1CLKSOURCE_PLLR ((uint32_t)RCC_DCKCFGR_I2S1SRC_1) _base EXTI_IMR_IM15 EXTI_IMR_MR15 CAN_F11R2_FB16_Pos (16U) GPIO_AFRH_AFRH4_0 GPIO_AFRH_AFSEL12_0 CAN_F6R2_FB19_Msk (0x1U << CAN_F6R2_FB19_Pos) TSC_SYNC_POL_FALL TSC_SYNC_POLARITY_FALLING __USB_CLK_DISABLE __HAL_RCC_USB_CLK_DISABLE FMC_SDCMR_NRFS FMC_SDCMR_NRFS_Msk TIM_BDTR_DTG_0 (0x01U << TIM_BDTR_DTG_Pos) TIM_DMA_TRIGGER (TIM_DIER_TDE) CRC_BASE (AHB1PERIPH_BASE + 0x3000U) CAN_FS1R_FSC26_Pos (26U) __ADC34_FORCE_RESET __HAL_RCC_ADC34_FORCE_RESET TIM_BDTR_LOCK_0 (0x1U << TIM_BDTR_LOCK_Pos) USB_OTG_GINTMSK_ISOODRPM_Msk (0x1U << USB_OTG_GINTMSK_ISOODRPM_Pos) RTC_TSTR_HU_Pos (16U) CAN_F6R2_FB4 CAN_F6R2_FB4_Msk __TIM8_IS_CLK_ENABLED __HAL_RCC_TIM8_IS_CLK_ENABLED CAN_FLAG_LOW2 (0x0000051FU) SDIO_CMD_WAITINT_Pos (8U) SPI_SR_CRCERR_Msk (0x1U << SPI_SR_CRCERR_Pos) __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSULPILPEN)) SYSCFG_CMPCR_CMP_PD SYSCFG_CMPCR_CMP_PD_Msk CAN_TDT1R_TIME CAN_TDT1R_TIME_Msk BKPSRAM_BASE 0x40024000U ADC_EXTERNALTRIGCONV_T5_CC2 ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0)) APSR_C_Pos 29U RTC_SHIFTR_ADD1S_Pos (31U) RCC_APB1LPENR_I2C1LPEN RCC_APB1LPENR_I2C1LPEN_Msk HAL_CAN_ERROR_PARAM (0x00200000U) USB_OTG_DOEPTSIZ_XFRSIZ USB_OTG_DOEPTSIZ_XFRSIZ_Msk DCMI_ICR_VSYNC_ISC DCMI_ICR_VSYNC_ISC_Msk RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk __HAL_RCC_SYSCFG_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SYSCFGEN)) __ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLR __USART2_CLK_SLEEP_DISABLE __HAL_RCC_USART2_CLK_SLEEP_DISABLE CAN_F12R1_FB24 CAN_F12R1_FB24_Msk CAN_F10R2_FB0_Pos (0U) GPIO_MODER_MODER11_1 (0x2U << GPIO_MODER_MODER11_Pos) CAN_F0R1_FB20 CAN_F0R1_FB20_Msk __HAL_TIM_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_TIM_STATE_RESET) CAN_F4R1_FB12_Pos (12U) QUADSPI_LPTR_TIMEOUT_Pos (0U) FLASH_OPTCR_BOR_LEV_0 0x00000004U RCC_SDIOCLKSOURCE_CK48 RCC_SDIOCLKSOURCE_CLK48 ADC_HTR_HT_Msk (0xFFFU << ADC_HTR_HT_Pos) ___int16_t_defined 1 WWDG_CR_T_Msk (0x7FU << WWDG_CR_T_Pos) ADC_JSQR_JSQ1_4 (0x10U << ADC_JSQR_JSQ1_Pos) CAN_F9R2_FB22 CAN_F9R2_FB22_Msk __size_t__  GPIO_AFRL_AFRL7_3 GPIO_AFRL_AFSEL7_3 RCC_APB2RSTR_USART6RST_Msk (0x1U << RCC_APB2RSTR_USART6RST_Pos) CAN_F3R2_FB27 CAN_F3R2_FB27_Msk DMA_HIFCR_CDMEIF7_Msk (0x1U << DMA_HIFCR_CDMEIF7_Pos) USB_OTG_BCNT USB_OTG_BCNT_Msk CAN_F13R2_FB26_Pos (26U) FMC_PATT_ATTHIZ2_4 (0x10U << FMC_PATT_ATTHIZ2_Pos) GPIO_OSPEEDER_OSPEEDR6_0 GPIO_OSPEEDR_OSPEED6_0 USART_CR2_CLKEN_Pos (11U) EXTI_FTSR_TR21 EXTI_FTSR_TR21_Msk RCC_SYSCLKSOURCE_HSI RCC_CFGR_SW_HSI FMC_BTR1_DATLAT_Pos (24U) SYSCFG_EXTICR2_EXTI5_PA 0x0000U __LEAST16 "h" ADC_SR_JEOC ADC_SR_JEOC_Msk GPIO_OSPEEDR_OSPEED5_Msk (0x3U << GPIO_OSPEEDR_OSPEED5_Pos) SYSCFG_EXTICR2_EXTI4_Pos (0U) HAL_OK CAN_F0R1_FB13_Msk (0x1U << CAN_F0R1_FB13_Pos) TIM_CLEARINPUTPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED USB_OTG_HPRT_PLSTS_Pos (10U) DMA_CIRCULAR ((uint32_t)DMA_SxCR_CIRC) ADC_SR_EOC_Msk (0x1U << ADC_SR_EOC_Pos) CAN_F12R2_FB28_Msk (0x1U << CAN_F12R2_FB28_Pos) __HAL_FLASH_ENABLE_IT(__INTERRUPT__) (FLASH->CR |= (__INTERRUPT__)) RCC_APB1ENR_TIM14EN_Pos (8U) TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) I2C1_EV_IRQn GPIO_IDR_IDR_4 GPIO_IDR_ID4 FMC_SDCMR_NRFS_3 (0x8U << FMC_SDCMR_NRFS_Pos) __COMP_CLK_SLEEP_ENABLE __HAL_RCC_COMP_CLK_SLEEP_ENABLE GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk GPIO_ODR_ODR_14 GPIO_ODR_OD14 __LEAST8 "hh" __SPI1_IS_CLK_ENABLED __HAL_RCC_SPI1_IS_CLK_ENABLED SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk SAI_xFRCR_FRL_Pos (0U) FMC_SDTR2_TRCD FMC_SDTR2_TRCD_Msk USB_OTG_DIEPCTL_USBAEP_Msk (0x1U << USB_OTG_DIEPCTL_USBAEP_Pos) CAN_F9R2_FB26_Msk (0x1U << CAN_F9R2_FB26_Pos) __LTDC_CLK_DISABLE __HAL_RCC_LTDC_CLK_DISABLE NVIC_PRIORITYGROUP_2 0x00000005U GPIO_IDR_ID10_Pos (10U) RCC_APB1RSTR_SPDIFRXRST RCC_APB1RSTR_SPDIFRXRST_Msk SDIO_DLEN_DATALENGTH_Msk (0x1FFFFFFU << SDIO_DLEN_DATALENGTH_Pos) SCnSCB_ACTLR_DISOOFP_Pos 9U __DMA2_FORCE_RESET __HAL_RCC_DMA2_FORCE_RESET FLASH_SCALE1_LATENCY4_FREQ 120000000U CAN_F4R1_FB10_Pos (10U) CAN_F11R1_FB0 CAN_F11R1_FB0_Msk CAN_F5R1_FB11_Msk (0x1U << CAN_F5R1_FB11_Pos) SPI_I2SPR_I2SDIV SPI_I2SPR_I2SDIV_Msk __SRAM_IS_CLK_ENABLED __HAL_RCC_SRAM_IS_CLK_ENABLED CAN_F12R1_FB15_Msk (0x1U << CAN_F12R1_FB15_Pos) CAN_F11R1_FB9_Pos (9U) CAN_F9R2_FB14 CAN_F9R2_FB14_Msk GPIO_PIN_All ((uint16_t)0xFFFF) __sferror(p) ((int)(((p)->_flags & __SERR) != 0)) CAN_F5R2_FB13 CAN_F5R2_FB13_Msk DMA_LISR_TCIF2 DMA_LISR_TCIF2_Msk EXTI_IMR_MR6_Pos (6U) CAN_F0R2_FB24_Pos (24U) RCC_CFGR_RTCPRE_3 (0x08U << RCC_CFGR_RTCPRE_Pos) SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) GPIO_BSRR_BS1_Pos (1U) EXTI_IMR_MR18 EXTI_IMR_MR18_Msk __HAL_RCC_SPI4_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN)) __APB2_RELEASE_RESET __HAL_RCC_APB2_RELEASE_RESET USART_CR2_LBDL_Msk (0x1U << USART_CR2_LBDL_Pos) SCB_ICSR_VECTACTIVE_Pos 0U QUADSPI_CR_TOIE_Pos (20U) SRAM1_BASE 0x20000000U ADC_LTR_LT ADC_LTR_LT_Msk RCC_BDCR_LSEBYP RCC_BDCR_LSEBYP_Msk IS_ADC_SAMPLING_DELAY(DELAY) (((DELAY) == ADC_TWOSAMPLINGDELAY_5CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_6CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_7CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_8CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_9CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_10CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_11CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_12CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_13CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_14CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_15CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_16CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_17CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_18CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_19CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_20CYCLES)) SAI_xSLOTR_NBSLOT_2 (0x4U << SAI_xSLOTR_NBSLOT_Pos) TIM_SMCR_SMS_0 (0x1U << TIM_SMCR_SMS_Pos) IS_TIM_PWM_MODE(MODE) (((MODE) == TIM_OCMODE_PWM1) || ((MODE) == TIM_OCMODE_PWM2)) TIM_CCER_CC1E TIM_CCER_CC1E_Msk RCC_CIR_HSIRDYC_Msk (0x1U << RCC_CIR_HSIRDYC_Pos) GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk QUADSPI_SR_FTF QUADSPI_SR_FTF_Msk FLASH_OPTCR1_nWRP_6 (0x040U << FLASH_OPTCR1_nWRP_Pos) __HAL_RCC_TIM12_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM12EN)) ADC_CHANNEL_15 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)) IS_PCROPSTATE(VALUE) (((VALUE) == OB_PCROP_STATE_DISABLE) || ((VALUE) == OB_PCROP_STATE_ENABLE)) SDMMC1_IRQn SDIO_IRQn GPIO_AFRH_AFRH3_1 GPIO_AFRH_AFSEL11_1 CAN_F3R2_FB19_Pos (19U) USB_OTG_GLPMCFG_REMWAKE_Msk (0x1U << USB_OTG_GLPMCFG_REMWAKE_Pos) __ARM_FEATURE_QRDMX FMC_SDTR1_TRP_2 (0x4U << FMC_SDTR1_TRP_Pos) DP83848_PHY_ADDRESS 0x01U __HAL_RCC_CLEAR_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__)) CAN_F6R1_FB20_Pos (20U) ADC_SMPR1_SMP11_Pos (3U) __HAL_RCC_DMA2_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA2EN)) != RESET) CSR_LSEBYP_BB RCC_CSR_LSEBYP_BB USB_OTG_GOTGINT_SEDET_Pos (2U) CAN_F2R1_FB16_Msk (0x1U << CAN_F2R1_FB16_Pos) CAN_F7R1_FB2_Msk (0x1U << CAN_F7R1_FB2_Pos) ADC_TRIPLEMODE_ALTERTRIG ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_3 | ADC_CCR_MULTI_0)) RCC_CK48CLKSOURCE_PLLSAIP RCC_CLK48CLKSOURCE_PLLSAIP SDIO_STA_TXDAVL SDIO_STA_TXDAVL_Msk DCMI_CR_ESS_Msk (0x1U << DCMI_CR_ESS_Pos) RCC_APB2ENR_TIM10EN_Msk (0x1U << RCC_APB2ENR_TIM10EN_Pos) HAL_ADC_STATE_INJ_EOC 0x00002000U PRIXFAST8 __PRI8FAST(X) CAN_F13R1_FB6_Msk (0x1U << CAN_F13R1_FB6_Pos) RCC_CIR_PLLSAIRDYF_Msk (0x1U << RCC_CIR_PLLSAIRDYF_Pos) GPIO_BRR_BR3_Msk (0x1U << GPIO_BRR_BR3_Pos) CAN_F3R1_FB8_Msk (0x1U << CAN_F3R1_FB8_Pos) __HAL_DBGMCU_UNFREEZE_TIM2() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM2_STOP)) CAN_F12R1_FB20_Msk (0x1U << CAN_F12R1_FB20_Pos) FPU_MVFR1_FtZ_mode_Msk (0xFUL ) CAN_F6R2_FB31_Pos (31U) SAI2_Block_B_BASE (SAI2_BASE + 0x024U) GPIO_PUPDR_PUPD3_1 (0x2U << GPIO_PUPDR_PUPD3_Pos) USB_OTG_DSTS_FNSOF_Msk (0x3FFFU << USB_OTG_DSTS_FNSOF_Pos) FMPI2C_ISR_ALERT_Msk (0x1U << FMPI2C_ISR_ALERT_Pos) GPIO_LCKR_LCK6_Msk (0x1U << GPIO_LCKR_LCK6_Pos) CAN_F2R1_FB6 CAN_F2R1_FB6_Msk MRLVDS_BIT_NUMBER PWR_CR_MRLVDS_Pos ADC_SQR2_SQ11_Pos (20U) RCC_CKGATENR_FLITF_CKEN_Pos (5U) CAN_MSR_INAK_Msk (0x1U << CAN_MSR_INAK_Pos) DMA_HISR_TEIF7_Msk (0x1U << DMA_HISR_TEIF7_Pos) CAN_F5R2_FB18_Msk (0x1U << CAN_F5R2_FB18_Pos) __USART6_CLK_SLEEP_DISABLE __HAL_RCC_USART6_CLK_SLEEP_DISABLE CAN_F6R1_FB14_Pos (14U) GPIO_AFRH_AFRH6_3 GPIO_AFRH_AFSEL14_3 CAN_F7R1_FB14_Msk (0x1U << CAN_F7R1_FB14_Pos) RCC_CR_HSERDY_Msk (0x1U << RCC_CR_HSERDY_Pos) EXTI_FTSR_TR17_Pos (17U) _SSIZE_T_DECLARED  SAI_xSR_FLVL_1 (0x2U << SAI_xSR_FLVL_Pos) RCC_CKGATENR_SRAM_CKEN_Pos (4U) SCNoFAST32 __SCN32FAST(o) CAN_F5R2_FB29_Pos (29U) RCC_APB1LPENR_UART5LPEN RCC_APB1LPENR_UART5LPEN_Msk USB_OTG_HCCHAR_EPTYP_Pos (18U) ADC_SAMPLETIME_3CYCLES 0x00000000U FPU_FPDSCR_FZ_Pos 24U TIM_HandleTypeDef CAN_FM1R_FBM26_Msk (0x1U << CAN_FM1R_FBM26_Pos) USB_OTG_DIEPMSK_BIM_Pos (9U) CAN_TDL0R_DATA1_Pos (8U) ADC_CSR_JEOC3 ADC_CSR_JEOC3_Msk RCC_RTCCLKSOURCE_NO_CLK 0x00000000U RTC_BKP9R_Pos (0U) DMA2_Stream2_BASE (DMA2_BASE + 0x040U) CAN_FFA1R_FFA20_Msk (0x1U << CAN_FFA1R_FFA20_Pos) SPI_CR2_TXDMAEN_Pos (1U) CAN_FA1R_FACT_Pos (0U) QUADSPI_ABR_ALTERNATE_Msk (0xFFFFFFFFU << QUADSPI_ABR_ALTERNATE_Pos) IS_RCC_PLLN_VALUE(VALUE) ((50U <= (VALUE)) && ((VALUE) <= 432U)) FMC_BWTR2_BUSTURN FMC_BWTR2_BUSTURN_Msk __GPIOD_CLK_ENABLE __HAL_RCC_GPIOD_CLK_ENABLE __ADC3_CLK_DISABLE __HAL_RCC_ADC3_CLK_DISABLE IS_CAN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == CAN1) || ((INSTANCE) == CAN2)) __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN)) GPIO_OSPEEDER_OSPEEDR1_0 GPIO_OSPEEDR_OSPEED1_0 RCC_IT_CSSHSE RCC_IT_CSS FMC_BTR4_ADDSET_1 (0x2U << FMC_BTR4_ADDSET_Pos) CAN_F13R2_FB2_Msk (0x1U << CAN_F13R2_FB2_Pos) CAN_ESR_EWGF_Msk (0x1U << CAN_ESR_EWGF_Pos) CAN_FS1R_FSC25_Pos (25U) EXTI_IMR_MR9_Msk (0x1U << EXTI_IMR_MR9_Pos) CAN_F1R1_FB8 CAN_F1R1_FB8_Msk RCC_MCO_DIV128 RCC_MCODIV_128 USB_OTG_FS_MAX_OUT_ENDPOINTS 5U OB_BOR_LEVEL2 ((uint8_t)0x04) CAN_MSR_TXM_Pos (8U) CAN_F3R1_FB6_Pos (6U) SYSCFG_EXTICR3_EXTI10_PC 0x0200U CAN_F2R1_FB5_Msk (0x1U << CAN_F2R1_FB5_Pos) EXTI_RTSR_TR14 EXTI_RTSR_TR14_Msk FMC_PMEM_MEMHIZ2_3 (0x08U << FMC_PMEM_MEMHIZ2_Pos) IS_RCC_OSCILLATORTYPE(OSCILLATOR) ((OSCILLATOR) <= 15U) GPIO_OSPEEDR_OSPEED15_Pos (30U) CAN_FA1R_FACT3_Pos (3U) FLASH_CR_LOCK FLASH_CR_LOCK_Msk RCC_PLLCFGR_PLLM_Msk (0x3FU << RCC_PLLCFGR_PLLM_Pos) CAN_F8R1_FB24_Pos (24U) GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk USB_OTG_HCCHAR_CHENA_Msk (0x1U << USB_OTG_HCCHAR_CHENA_Pos) __LDBL_DENORM_MIN__ 4.9406564584124654e-324L EXTI_SWIER_SWIER20_Pos (20U) RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk JOFR1 JOFR2 JOFR3 JOFR4 RCC_AHB1ENR_BKPSRAMEN_Pos (18U) __UART8_CLK_SLEEP_DISABLE __HAL_RCC_UART8_CLK_SLEEP_DISABLE CAN_F4R2_FB26 CAN_F4R2_FB26_Msk USB_OTG_HCTSIZ_DPID_1 (0x2U << USB_OTG_HCTSIZ_DPID_Pos) SPDIFRX_DR1_DR_Pos (8U) USB_OTG_HCCHAR_EPNUM USB_OTG_HCCHAR_EPNUM_Msk TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk FMC_PATT_ATTHOLD2_7 (0x80U << FMC_PATT_ATTHOLD2_Pos) IS_CAN_EXTID(EXTID) ((EXTID) <= 0x1FFFFFFFU) TIM_BDTR_BKP TIM_BDTR_BKP_Msk CAN_F7R1_FB31_Msk (0x1U << CAN_F7R1_FB31_Pos) QUADSPI_SR_BUSY QUADSPI_SR_BUSY_Msk CAN_F10R1_FB1_Pos (1U) SYSCFG_EXTICR1_EXTI1_PK 0x00A0U SPDIFRX_CR_PMSK_Pos (6U) CAN_F5R1_FB28 CAN_F5R1_FB28_Msk GPIO_AFRH_AFSEL11_3 (0x8U << GPIO_AFRH_AFSEL11_Pos) RTC_TR_MNU_Msk (0xFU << RTC_TR_MNU_Pos) FMPI2C_CR1_TCIE_Pos (6U) CAN_F6R1_FB5_Pos (5U) CAN_TDL2R_DATA0 CAN_TDL2R_DATA0_Msk DMA2_Stream7_BASE (DMA2_BASE + 0x0B8U) GPIO_AFRL_AFRL7_2 GPIO_AFRL_AFSEL7_2 CAN_TDT2R_TGT CAN_TDT2R_TGT_Msk GPIO_AF9_CAN2 ((uint8_t)0x09) CAN_TI2R_IDE CAN_TI2R_IDE_Msk PRIxFAST16 __PRI16FAST(x) __HAL_RCC_GPIOC_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOCEN)) != RESET) EXTI_SWIER_SWIER14_Pos (14U) CAN_FFA1R_FFA16 CAN_FFA1R_FFA16_Msk ADC_CCR_ADCPRE_Msk (0x3U << ADC_CCR_ADCPRE_Pos) FMC_SDCR1_WP FMC_SDCR1_WP_Msk USB_OTG_DIEPCTL_MPSIZ_Msk (0x7FFU << USB_OTG_DIEPCTL_MPSIZ_Pos) SDIO_STA_CTIMEOUT_Pos (2U) IS_RCC_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) && ((SELECTION) <= 0x00000FFFU)) __HAL_DBGMCU_FREEZE_TIM5() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM5_STOP)) CAN_F9R2_FB4 CAN_F9R2_FB4_Msk I2C_CR1_POS_Pos (11U) DMA_SxCR_ACK_Msk (0x1U << DMA_SxCR_ACK_Pos) __HAL_RCC_I2C3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C3RST)) ADC_TWOSAMPLINGDELAY_18CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2 | ADC_CCR_DELAY_0)) __need_ptrdiff_t CAN_F2R2_FB13 CAN_F2R2_FB13_Msk CAN_F1R1_FB2_Msk (0x1U << CAN_F1R1_FB2_Pos) HAL_TIM_DMAError TIM_DMAError CAN_F4R1_FB15 CAN_F4R1_FB15_Msk _rand48 GPIO_MODER_MODER4_0 (0x1U << GPIO_MODER_MODER4_Pos) RCC_APB2LPENR_ADC1LPEN_Msk (0x1U << RCC_APB2LPENR_ADC1LPEN_Pos) IS_GPIO_PIN(PIN) ((((PIN) & GPIO_PIN_MASK ) != 0x00U) && (((PIN) & ~GPIO_PIN_MASK) == 0x00U)) IS_OB_PCROP_SELECT(PCROP) (((PCROP) == OB_PCROP_SELECTED) || ((PCROP) == OB_PCROP_DESELECTED)) GPIO_BSRR_BS6_Pos (6U) RCC_BDCR_RTCEN_Msk (0x1U << RCC_BDCR_RTCEN_Pos) CAN_F11R1_FB11_Pos (11U) __INT64 "ll" __HAL_ADC_JSQR_RK_JL ADC_JSQR_RK_JL GPIO_AF3_TIM10 ((uint8_t)0x03) CAN_F0R2_FB17 CAN_F0R2_FB17_Msk CAN_F10R2_FB26_Pos (26U) __HAL_RCC_GPIOG_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOGRST)) USB_OTG_GOTGCTL_HNPRQ USB_OTG_GOTGCTL_HNPRQ_Msk _Bigint SYSCFG_EXTICR4_EXTI14_PD 0x0300U __HAL_DBGMCU_UNFREEZE_TIM11() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM11_STOP)) OB_IWDG_SW ((uint8_t)0x20) USB_OTG_GUSBCFG_ULPICSM USB_OTG_GUSBCFG_ULPICSM_Msk USART_CR3_NACK_Msk (0x1U << USART_CR3_NACK_Pos) __OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE GPIO_OTYPER_OT10_Msk (0x1U << GPIO_OTYPER_OT10_Pos) CR_DBP_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (DBP_BIT_NUMBER * 4U)) USB_OTG_HPRT_PPWR USB_OTG_HPRT_PPWR_Msk FMC_BTR1_BUSTURN FMC_BTR1_BUSTURN_Msk ADC_IT_OVR ((uint32_t)ADC_CR1_OVRIE) RTC ((RTC_TypeDef *) RTC_BASE) FMC_SDTR1_TWR_2 (0x4U << FMC_SDTR1_TWR_Pos) TIM_CCMR1_IC2F_2 (0x4U << TIM_CCMR1_IC2F_Pos) SCB_ICSR_ISRPENDING_Pos 22U USB_OTG_DIEPINT_NAK_Pos (13U) FMC_PCR_PWID_0 (0x1U << FMC_PCR_PWID_Pos) RCC_APB2RSTR_SPI1RST_Msk (0x1U << RCC_APB2RSTR_SPI1RST_Pos) FLASH_SECTOR_4 4U FMC_SR_ILEN FMC_SR_ILEN_Msk ADC_CR1_AWDCH_2 (0x04U << ADC_CR1_AWDCH_Pos) _QUAD_LOWWORD 0 __HAL_RCC_SAI1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SAI1EN)) == RESET) GPIO_PUPDR_PUPD12_0 (0x1U << GPIO_PUPDR_PUPD12_Pos) IWDG_RLR_RL IWDG_RLR_RL_Msk CAN_F12R2_FB8_Pos (8U) PWR_CR_UDEN_Msk (0x3U << PWR_CR_UDEN_Pos) CAN_F10R2_FB26 CAN_F10R2_FB26_Msk SPI_SR_FRE_Pos (8U) CAN_F9R2_FB20_Pos (20U) RCC_APB1ENR_TIM4EN RCC_APB1ENR_TIM4EN_Msk RCC_AHB1RSTR_DMA1RST RCC_AHB1RSTR_DMA1RST_Msk QUADSPI_SR_TCF QUADSPI_SR_TCF_Msk CAN_F3R1_FB23_Msk (0x1U << CAN_F3R1_FB23_Pos) __has_include_next(STR) __has_include_next__(STR) ADC_JSQR_JSQ2_0 (0x01U << ADC_JSQR_JSQ2_Pos) FMC_BTR2_CLKDIV FMC_BTR2_CLKDIV_Msk CAN_F13R1_FB21_Pos (21U) CAN_FM1R_FBM27 CAN_FM1R_FBM27_Msk __INT_FAST16_TYPE__ int __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOBLPEN)) QUADSPI_CCR_SIOO_Msk (0x1U << QUADSPI_CCR_SIOO_Pos) CAN_FFA1R_FFA24 CAN_FFA1R_FFA24_Msk USB_OTG_HCTSIZ_PKTCNT_Pos (19U) PWR_CSR_OFFSET_BB (PWR_OFFSET + PWR_CSR_OFFSET) RCC_APB2RSTR_ADCRST_Msk (0x1U << RCC_APB2RSTR_ADCRST_Pos) RCC_APB2LPENR_ADC3LPEN_Msk (0x1U << RCC_APB2LPENR_ADC3LPEN_Pos) IS_CAN_BS1(BS1) (((BS1) == CAN_BS1_1TQ) || ((BS1) == CAN_BS1_2TQ) || ((BS1) == CAN_BS1_3TQ) || ((BS1) == CAN_BS1_4TQ) || ((BS1) == CAN_BS1_5TQ) || ((BS1) == CAN_BS1_6TQ) || ((BS1) == CAN_BS1_7TQ) || ((BS1) == CAN_BS1_8TQ) || ((BS1) == CAN_BS1_9TQ) || ((BS1) == CAN_BS1_10TQ)|| ((BS1) == CAN_BS1_11TQ)|| ((BS1) == CAN_BS1_12TQ)|| ((BS1) == CAN_BS1_13TQ)|| ((BS1) == CAN_BS1_14TQ)|| ((BS1) == CAN_BS1_15TQ)|| ((BS1) == CAN_BS1_16TQ)) TIM_CR2_OIS2_Msk (0x1U << TIM_CR2_OIS2_Pos) USB_OTG_HPRT_PSPD USB_OTG_HPRT_PSPD_Msk I2C_FLTR_ANOFF_Msk (0x1U << I2C_FLTR_ANOFF_Pos) TIM_CR1_CMS_0 (0x1U << TIM_CR1_CMS_Pos) RCC_AHB1RSTR_DMA1RST_Msk (0x1U << RCC_AHB1RSTR_DMA1RST_Pos) SDIO_MASK_RXOVERRIE_Pos (5U) EXTI_FTSR_TR8_Pos (8U) SCB_AIRCR_VECTRESET_Pos 0U ETH_MAC_READCONTROLLER_READING_DATA 0x00000020U __I2C2_CLK_SLEEP_DISABLE __HAL_RCC_I2C2_CLK_SLEEP_DISABLE CAN_F9R2_FB14_Pos (14U) HAL_SYSCFG_FASTMODEPLUS_I2C_PB7 I2C_FASTMODEPLUS_PB7 CAN_F8R1_FB21_Msk (0x1U << CAN_F8R1_FB21_Pos) SPDIFRX_SR_WIDTH5 SPDIFRX_SR_WIDTH5_Msk DMA_HISR_TCIF5_Pos (11U) USB_OTG_GLPMCFG_SNDLPM_Pos (24U) GPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk CAN_F11R1_FB23_Pos (23U) FMC_BWTR3_ADDHLD_1 (0x2U << FMC_BWTR3_ADDHLD_Pos) DCMI_ICR_LINE_ISC DCMI_ICR_LINE_ISC_Msk FMC_ECCR_ECC2_Msk (0xFFFFFFFFU << FMC_ECCR_ECC2_Pos) __HAL_RCC_TIM11_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM11RST)) HAL_DMA_ERROR_TE 0x00000001U CAN_F0R1_FB28_Msk (0x1U << CAN_F0R1_FB28_Pos) SYSCFG_EXTICR3_EXTI11_Pos (12U) __SYSCFG_IS_CLK_ENABLED __HAL_RCC_SYSCFG_IS_CLK_ENABLED I2C_CR2_FREQ_Pos (0U) RCC_APB1RSTR_USART2RST RCC_APB1RSTR_USART2RST_Msk USB_OTG_HCINT_STALL USB_OTG_HCINT_STALL_Msk GPIO_OSPEEDR_OSPEED4_0 (0x1U << GPIO_OSPEEDR_OSPEED4_Pos) TIM_CR2_OIS4_Pos (14U) DCMI_SR_FNE_Pos (2U) __DQ_FBIT__ 63 ADC_SMPR2_SMP3_1 (0x2U << ADC_SMPR2_SMP3_Pos) CAN_F11R1_FB31_Msk (0x1U << CAN_F11R1_FB31_Pos) SPI_SR_BSY_Pos (7U) CAN_RDH0R_DATA6_Pos (16U) I2C_CR2_DMAEN_Pos (11U) USB_OTG_DCFG_DAD_3 (0x08U << USB_OTG_DCFG_DAD_Pos) CAN_F9R1_FB23 CAN_F9R1_FB23_Msk CAN_F1R2_FB6_Pos (6U) USB_OTG_GOTGCTL_CIDSTS USB_OTG_GOTGCTL_CIDSTS_Msk _VOLATILE volatile SAI_xIMR_MUTEDETIE_Pos (1U) CAN_F3R1_FB28 CAN_F3R1_FB28_Msk SysTick_CTRL_TICKINT_Pos 1U FMPI2C_ISR_TXE_Msk (0x1U << FMPI2C_ISR_TXE_Pos) RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk USB_OTG_DIEPMSK_ITTXFEMSK_Msk (0x1U << USB_OTG_DIEPMSK_ITTXFEMSK_Pos) __DAC2_CLK_ENABLE __HAL_RCC_DAC2_CLK_ENABLE CAN_F8R2_FB7_Pos (7U) FMC_BTR3_DATAST FMC_BTR3_DATAST_Msk RCC_APB2ENR_TIM11EN_Pos (18U) CAN_F5R1_FB26_Msk (0x1U << CAN_F5R1_FB26_Pos) ADC_EXTERNALTRIGCONVEDGE_NONE 0x00000000U QUADSPI_CCR_DMODE_1 (0x2U << QUADSPI_CCR_DMODE_Pos) GPIO_IDR_ID3_Pos (3U) WRPAREA_BANK2_AREAB OB_WRPAREA_BANK2_AREAB CAN_F3R1_FB14_Pos (14U) FMC_BCR3_CBURSTRW_Pos (19U) FMPI2C_CR2_PECBYTE_Pos (26U) FMC_BTR1_DATAST_Pos (8U) RTC_DR_DU_1 (0x2U << RTC_DR_DU_Pos) SYSCFG_PMC_ADC1DC2_Msk (0x1U << SYSCFG_PMC_ADC1DC2_Pos) USB_OTG_DTHRCTL_TXTHRLEN USB_OTG_DTHRCTL_TXTHRLEN_Msk __LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLK PRIoLEAST16 __PRI16LEAST(o) CAN_F4R2_FB12_Msk (0x1U << CAN_F4R2_FB12_Pos) __HAL_ETH_EXTI_ENABLE_IT __HAL_ETH_WAKEUP_EXTI_ENABLE_IT GPIO_PUPDR_PUPD3_Pos (6U) RTC_CALR_CALW16_Msk (0x1U << RTC_CALR_CALW16_Pos) CAN_F11R2_FB14_Msk (0x1U << CAN_F11R2_FB14_Pos) FMPI2C_CR1_DFN_Msk (0xFU << FMPI2C_CR1_DFN_Pos) EXTI_IMR_IM21 EXTI_IMR_MR21 TIM_CR2_OIS1 TIM_CR2_OIS1_Msk SAI_xFRCR_FSALL_Pos (8U) SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) IS_WRPAREA IS_OB_WRPAREA RCC_SAI2CLKSOURCE_PLLR ((uint32_t)RCC_DCKCFGR_SAI2SRC_1) FMC_BWTR4_DATAST_7 (0x80U << FMC_BWTR4_DATAST_Pos) CAN_F4R2_FB5_Pos (5U) RTC_TSTR_MNU_Pos (8U) RCC_FLAG_LSIRDY ((uint8_t)0x61) USB_OTG_DOEPMSK_OTEPSPRM USB_OTG_DOEPMSK_OTEPSPRM_Msk SDIO_ICR_SDIOITC_Pos (22U) CAN_F8R2_FB28_Msk (0x1U << CAN_F8R2_FB28_Pos) FMC_BTR2_ADDSET FMC_BTR2_ADDSET_Msk USB_OTG_HCDMA_DMAADDR_Msk (0xFFFFFFFFU << USB_OTG_HCDMA_DMAADDR_Pos) RCC_OSCILLATORTYPE_HSE 0x00000001U SYSCFG_EXTICR1_EXTI2_PD 0x0300U UART_WAKEUPMETHOD_IDLELINE 0x00000000U USB_OTG_PKTSTS_2 (0x4U << USB_OTG_PKTSTS_Pos) HAL_PWR_EnableVddio2Monitor HAL_PWREx_EnableVddio2Monitor CR_CSSON_BB RCC_CR_CSSON_BB USB_OTG_GRSTCTL_RXFFLSH_Pos (4U) USB_OTG_DEACHINT_IEP1INT_Pos (1U) CAN_F5R1_FB14 CAN_F5R1_FB14_Msk GPIO_OSPEEDR_OSPEED7_1 (0x2U << GPIO_OSPEEDR_OSPEED7_Pos) SPDIFRX_DR1_U SPDIFRX_DR1_U_Msk CAN_MSR_SLAK CAN_MSR_SLAK_Msk SYSCFG_PMC_ADCxDC2_Msk (0x7U << SYSCFG_PMC_ADCxDC2_Pos) __HAL_RCC_TIM7_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN); UNUSED(tmpreg); } while(0U) SCB_SCR_SEVONPEND_Pos 4U CAN_F10R2_FB11 CAN_F10R2_FB11_Msk FMC_PMEM_MEMHIZ2_1 (0x02U << FMC_PMEM_MEMHIZ2_Pos) CAN_F3R2_FB8 CAN_F3R2_FB8_Msk CAN_F3R1_FB31_Pos (31U) TIM_CCMR1_IC2F_3 (0x8U << TIM_CCMR1_IC2F_Pos) __ATFILE_VISIBLE 1 TIM_CCMR2_IC3F_Msk (0xFU << TIM_CCMR2_IC3F_Pos) GPIO_OTYPER_OT12_Msk (0x1U << GPIO_OTYPER_OT12_Pos) I2C_CR1_ENGC_Msk (0x1U << I2C_CR1_ENGC_Pos) RTC_CR_ALRAE_Msk (0x1U << RTC_CR_ALRAE_Pos) DCMI_DR_BYTE2 DCMI_DR_BYTE2_Msk USB_OTG_DCFG_DAD_0 (0x01U << USB_OTG_DCFG_DAD_Pos) RTC_TR_ST_0 (0x1U << RTC_TR_ST_Pos) PWR_PVD_MODE_EVENT_FALLING 0x00020002U DMA_HIFCR_CDMEIF4_Msk (0x1U << DMA_HIFCR_CDMEIF4_Pos) ETH_MAC_READCONTROLLER_IDLE 0x00000000U GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk EXTI_PR_PR20_Msk (0x1U << EXTI_PR_PR20_Pos) TIM_ARR_ARR_Msk (0xFFFFFFFFU << TIM_ARR_ARR_Pos) DMA_LISR_TEIF0_Msk (0x1U << DMA_LISR_TEIF0_Pos) USB_OTG_DIEPCTL_CNAK USB_OTG_DIEPCTL_CNAK_Msk CAN_F2R2_FB10_Msk (0x1U << CAN_F2R2_FB10_Pos) TIM_SR_CC2IF_Pos (2U) SYSCFG_MEMRMP_MEM_MODE_2 (0x4U << SYSCFG_MEMRMP_MEM_MODE_Pos) USB_OTG_HOST_CHANNEL_BASE 0x500U USB_OTG_DIEPCTL_TXFNUM_Msk (0xFU << USB_OTG_DIEPCTL_TXFNUM_Pos) TIM_CR2_CCDS_Pos (3U) GPIOD ((GPIO_TypeDef *) GPIOD_BASE) ADC_CHANNEL_0 0x00000000U __ADC12_IS_CLK_DISABLED __HAL_RCC_ADC12_IS_CLK_DISABLED __HAL_RCC_CAN2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN2EN)) RCC_CR_HSITRIM_1 (0x02U << RCC_CR_HSITRIM_Pos) FMC_BTR2_DATLAT_0 (0x1U << FMC_BTR2_DATLAT_Pos) RCC_BDCR_LSEON_Msk (0x1U << RCC_BDCR_LSEON_Pos) ADC_CSR_OVR2_Msk (0x1U << ADC_CSR_OVR2_Pos) TIM_CCMR2_CC4S_Msk (0x3U << TIM_CCMR2_CC4S_Pos) __HAL_RCC_DFSDM_CLK_ENABLE __HAL_RCC_DFSDM1_CLK_ENABLE TIM_SMCR_TS_2 (0x4U << TIM_SMCR_TS_Pos) CAN_F5R1_FB18_Pos (18U) RCC_CIR_PLLSAIRDYC RCC_CIR_PLLSAIRDYC_Msk MPU_PRIVILEGED_DEFAULT MPU_CTRL_PRIVDEFENA_Msk SCS_BASE (0xE000E000UL) CAN_F1R1_FB18_Msk (0x1U << CAN_F1R1_FB18_Pos) RCC_RTCCLKSOURCE_HSE_DIV25 0x00190300U ADC_SMPR1_SMP13 ADC_SMPR1_SMP13_Msk __HAL_ADC_CFGR1_DMACONTREQ ADC_CFGR1_DMACONTREQ SPI_CR1_CRCNEXT_Msk (0x1U << SPI_CR1_CRCNEXT_Pos) KR_KEY_EWA IWDG_KEY_WRITE_ACCESS_ENABLE CAN_F6R1_FB8_Msk (0x1U << CAN_F6R1_FB8_Pos) FMPI2C_ICR_BERRCF_Pos (8U) CAN_RF0R_FOVR0_Pos (4U) CAN_RDL0R_DATA3 CAN_RDL0R_DATA3_Msk FMC_BCR1_WAITCFG_Msk (0x1U << FMC_BCR1_WAITCFG_Pos) ADC_SQR3_SQ4_3 (0x08U << ADC_SQR3_SQ4_Pos) DWT_SLEEPCNT_SLEEPCNT_Pos 0U EXTI_IMR_MR21_Msk (0x1U << EXTI_IMR_MR21_Pos) FMPI2C_ISR_TXIS_Pos (1U) __ADC34_RELEASE_RESET __HAL_RCC_ADC34_RELEASE_RESET CAN_F4R2_FB10_Pos (10U) GPIO_OSPEEDR_OSPEED12_Pos (24U) _VOID void FMC_BTR2_DATAST_2 (0x04U << FMC_BTR2_DATAST_Pos) CAN_F10R2_FB29_Msk (0x1U << CAN_F10R2_FB29_Pos) SPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk DMA_HIFCR_CHTIF5 DMA_HIFCR_CHTIF5_Msk SCnSCB_ACTLR_DISFPCA_Pos 8U SDIO_MASK_CMDRENDIE_Msk (0x1U << SDIO_MASK_CMDRENDIE_Pos) CAN_F12R1_FB9_Pos (9U) __FLITF_RELEASE_RESET __HAL_RCC_FLITF_RELEASE_RESET SYSCFG_EXTICR1_EXTI2_PK 0x0A00U DMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE) TIM_RCR_REP TIM_RCR_REP_Msk DMA_LIFCR_CHTIF3_Pos (26U) USB_OTG_GOTGCTL_HNGSCS_Pos (8U) _SYS_SELECT_H  CAN_F6R1_FB16_Msk (0x1U << CAN_F6R1_FB16_Pos) CAN_FM1R_FBM23 CAN_FM1R_FBM23_Msk sTxMailBox CAN_FA1R_FACT16_Msk (0x1U << CAN_FA1R_FACT16_Pos) __HAL_SMBUS_GET_ALERT_ENABLED SMBUS_GET_ALERT_ENABLED RCC_CSSON_BIT_NUMBER 0x13U CAN_F10R1_FB27 CAN_F10R1_FB27_Msk CSSON_BITNUMBER RCC_CSSON_BIT_NUMBER GPIO_OSPEEDER_OSPEEDR4 GPIO_OSPEEDR_OSPEED4 USB_OTG_GRSTCTL_TXFFLSH_Msk (0x1U << USB_OTG_GRSTCTL_TXFFLSH_Pos) __HAL_PWR_UNDERDRIVE_DISABLE() (PWR->CR &= (uint32_t)(~PWR_CR_UDEN)) DCMI_SR_VSYNC_Msk (0x1U << DCMI_SR_VSYNC_Pos) __TIM17_CLK_ENABLE __HAL_RCC_TIM17_CLK_ENABLE SMBUS_PEC_ENABLED SMBUS_PEC_ENABLE __HAL_TIM_GetCounter __HAL_TIM_GET_COUNTER RCC_CFGR_SW_PLLR 0x00000003U GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk USB_OTG_PCGCCTL_BASE 0xE00U CAN_F7R1_FB28_Pos (28U) TIM_DMABase_CCR5 TIM_DMABASE_CCR5 CAN_F10R1_FB16_Msk (0x1U << CAN_F10R1_FB16_Pos) __IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE RCC_PLLCFGR_PLLSRC_Msk (0x1U << RCC_PLLCFGR_PLLSRC_Pos) RTC_TSDR_MU_0 (0x1U << RTC_TSDR_MU_Pos) GPIO_ODR_OD12_Msk (0x1U << GPIO_ODR_OD12_Pos) I2C_OAR1_ADD4 I2C_OAR1_ADD4_Msk MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) CAN_F0R2_FB24 CAN_F0R2_FB24_Msk DMA_SxCR_HTIE DMA_SxCR_HTIE_Msk TIM_FLAG_BREAK (TIM_SR_BIF) CAN_F10R2_FB14_Msk (0x1U << CAN_F10R2_FB14_Pos) RTC_BKP12R_Pos (0U) SAI_xFRCR_FRL_4 (0x10U << SAI_xFRCR_FRL_Pos) SAI1_Block_B_BASE (SAI1_BASE + 0x024U) RCC_APB1RSTR_WWDGRST RCC_APB1RSTR_WWDGRST_Msk RCC_CFGR_PPRE2_1 (0x2U << RCC_CFGR_PPRE2_Pos) CAN_F5R1_FB5_Msk (0x1U << CAN_F5R1_FB5_Pos) HAL_UART_ERROR_DMA 0x00000010U DMA_HISR_HTIF5 DMA_HISR_HTIF5_Msk FMC_BTR2_ACCMOD_1 (0x2U << FMC_BTR2_ACCMOD_Pos) CAN_TSR_TXOK2 CAN_TSR_TXOK2_Msk OB_WRP_SECTOR_4 0x00000010U SAI2_IRQn __HAL_TIM_DISABLE(__HANDLE__) do { if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0U) { if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0U) { (__HANDLE__)->Instance->CR1 &= ~(TIM_CR1_CEN); } } } while(0U) CAN_F11R2_FB4_Msk (0x1U << CAN_F11R2_FB4_Pos) TIM_COMMUTATION_TRGI (TIM_CR2_CCUS) CAN_TSR_ALST0_Msk (0x1U << CAN_TSR_ALST0_Pos) TIM_CCER_CC1P_Msk (0x1U << TIM_CCER_CC1P_Pos) DBGMCU_APB1_FZ_DBG_TIM7_STOP DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk SAI_xCR2_FTH_2 (0x4U << SAI_xCR2_FTH_Pos) CAN_F10R1_FB21_Pos (21U) USB_OTG_GOTGINT_ADTOCHG_Pos (18U) IS_TIM_MSM_STATE(STATE) (((STATE) == TIM_MASTERSLAVEMODE_ENABLE) || ((STATE) == TIM_MASTERSLAVEMODE_DISABLE)) CAN_BTR_TS2_1 (0x2U << CAN_BTR_TS2_Pos) GPIO_AF6_DFSDM GPIO_AF6_DFSDM1 PHY_RESTART_AUTONEGOTIATION ((uint16_t)0x0200U) RCC_CFGR_MCO2PRE_Msk (0x7U << RCC_CFGR_MCO2PRE_Pos) CAN_TSR_RQCP0_Pos (0U) SAI_xSR_CNRDY SAI_xSR_CNRDY_Msk SAI_GCR_SYNCIN_Pos (0U) TIM_DMABase_CR2 TIM_DMABASE_CR2 EXTI_SWIER_SWIER19_Msk (0x1U << EXTI_SWIER_SWIER19_Pos) SAI_xCR2_MUTE_Pos (5U) TIM_DMABurstLength_9Transfers TIM_DMABURSTLENGTH_9TRANSFERS EXTI_EMR_MR14_Pos (14U) RCC_AHB1RSTR_CRCRST_Pos (12U) GPIO_AFRL_AFSEL5_3 (0x8U << GPIO_AFRL_AFSEL5_Pos) CAN_F13R2_FB7_Pos (7U) FMC_SDCR1_WP_Pos (9U) DWT_CTRL_LSUEVTENA_Pos 20U CAN_TDT0R_DLC_Msk (0xFU << CAN_TDT0R_DLC_Pos) CAN_FM1R_FBM9_Pos (9U) IS_NVIC_PREEMPTION_PRIORITY(PRIORITY) ((PRIORITY) < 0x10U) __ADC12_CLK_DISABLE __HAL_RCC_ADC12_CLK_DISABLE CAN_FM1R_FBM24_Msk (0x1U << CAN_FM1R_FBM24_Pos) CAN_FLAG_TME1 (0x0000051BU) RCC_RTCCLKSOURCE_HSE_DIV9 0x00090300U __LACCUM_IBIT__ 32 CEC_ISR_TXACKE CEC_ISR_TXACKE_Msk CAN_F6R2_FB14_Pos (14U) TIM_COUNTERMODE_CENTERALIGNED1 TIM_CR1_CMS_0 CAN_F1R1_FB7_Pos (7U) EXTI_RTSR_TR3_Msk (0x1U << EXTI_RTSR_TR3_Pos) FMC_BCR1_BURSTEN FMC_BCR1_BURSTEN_Msk AWD_EVENT ADC_AWD_EVENT CAN_F12R1_FB16 CAN_F12R1_FB16_Msk ADC_CSR_EOC2_Pos (9U) USART_CR3_RTSE_Pos (8U) CAN_F9R2_FB15 CAN_F9R2_FB15_Msk CAN_F10R1_FB15_Pos (15U) USB_OTG_HCINTMSK_XFRCM USB_OTG_HCINTMSK_XFRCM_Msk RCC_CSR_LSION_Pos (0U) ADC_EXTERNALTRIG4_T22_TRGO ADC_EXTERNALTRIGCONV_T22_TRGO I2C_CR1_START I2C_CR1_START_Msk CAN_F2R2_FB10 CAN_F2R2_FB10_Msk USB_OTG_GUSBCFG_ULPIEVBUSI_Pos (21U) CAN_F8R1_FB19_Msk (0x1U << CAN_F8R1_FB19_Pos) CAN_F8R2_FB25_Msk (0x1U << CAN_F8R2_FB25_Pos) CAN_FILTERSCALE_32BIT (0x00000001U) TPI_DEVTYPE_SubType_Msk (0xFUL ) __HAL_RCC_ADC3_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC3LPEN)) CAN_F7R1_FB4_Pos (4U) RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk __BIT_TYPES_DEFINED__ 1 HASH_AlgoSelection_SHA224 HASH_ALGOSELECTION_SHA224 CAN_F11R2_FB1 CAN_F11R2_FB1_Msk DMA_SxCR_PSIZE_1 (0x2U << DMA_SxCR_PSIZE_Pos) CAN_F12R1_FB31_Pos (31U) __DEC32_EPSILON__ 1E-6DF SPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk IS_TYPEPROGRAMFLASH IS_FLASH_TYPEPROGRAM DMA_LISR_DMEIF3 DMA_LISR_DMEIF3_Msk RTC_SSR_SS RTC_SSR_SS_Msk WWDG_CR_T_1 (0x02U << WWDG_CR_T_Pos) DMA_HISR_DMEIF4_Msk (0x1U << DMA_HISR_DMEIF4_Pos) HAL_TIM_STATE_ERROR USB_OTG_GLPMCFG_BESL USB_OTG_GLPMCFG_BESL_Msk __HAL_I2C_MEM_ADD_MSB I2C_MEM_ADD_MSB CAN_FM1R_FBM_Pos (0U) DAC_DHR8R1_DACC1DHR_Msk (0xFFU << DAC_DHR8R1_DACC1DHR_Pos) SPI_I2SPR_MCKOE_Pos (9U) EXTI_SWIER_SWIER0_Pos (0U) CAN_F0R1_FB8_Msk (0x1U << CAN_F0R1_FB8_Pos) GPIO_OTYPER_OT14_Msk (0x1U << GPIO_OTYPER_OT14_Pos) USB_OTG_CHNUM_3 (0x8U << USB_OTG_CHNUM_Pos) UART_WORDLENGTH_8B 0x00000000U CAN_F4R1_FB6_Pos (6U) SDIO_MASK_TXFIFOHEIE_Pos (14U) putchar(x) putc(x, stdout) ADC_SQR1_SQ13_Pos (0U) SCB_SHCSR_USGFAULTENA_Pos 18U USB_OTG_GOTGCTL_DHNPEN_Msk (0x1U << USB_OTG_GOTGCTL_DHNPEN_Pos) FMC_BTR2_ADDSET_Msk (0xFU << FMC_BTR2_ADDSET_Pos) DMA_SxCR_PINCOS_Pos (15U) SPDIFRX_DR0_DR_Msk (0xFFFFFFU << SPDIFRX_DR0_DR_Pos) RCC_PLLCFGR_PLLQ_Pos (24U) QUADSPI_FCR_CSMF QUADSPI_FCR_CSMF_Msk EXTI_EMR_EM7 EXTI_EMR_MR7 GPIO_MODER_MODE6_1 (0x2U << GPIO_MODER_MODE6_Pos) RTC_CALR_CALM_6 (0x040U << RTC_CALR_CALM_Pos) USB_OTG_HCCHAR_ODDFRM_Msk (0x1U << USB_OTG_HCCHAR_ODDFRM_Pos) DMA1_Stream7_BASE (DMA1_BASE + 0x0B8U) __HAL_TIM_GET_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->SR &(__FLAG__)) == (__FLAG__)) LSEON_BITNUMBER RCC_LSEON_BIT_NUMBER EXTI_IMR_IM3 EXTI_IMR_MR3 SAI_xCR1_MCKDIV_3 (0x8U << SAI_xCR1_MCKDIV_Pos) RCC_DCKCFGR_SAI1SRC_Pos (20U) RCC_APB1LPENR_TIM4LPEN_Pos (2U) I2C_SR1_PECERR_Pos (12U) RCC_DFSDMCLKSOURCE_SYSCLK RCC_DFSDM1CLKSOURCE_SYSCLK ADC_JOFR1_JOFFSET1_Pos (0U) I2C_SR1_BTF_Pos (2U) __sym_compat(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@" #verid) GPIO_AFRL_AFRL7_0 GPIO_AFRL_AFSEL7_0 USB_OTG_DOEPMSK_XFRCM USB_OTG_DOEPMSK_XFRCM_Msk CAN_F11R1_FB11 CAN_F11R1_FB11_Msk CAN_F8R2_FB12_Msk (0x1U << CAN_F8R2_FB12_Pos) DAC_CR_MAMP1_3 (0x8U << DAC_CR_MAMP1_Pos) CAN_F13R1_FB9_Msk (0x1U << CAN_F13R1_FB9_Pos) RCC_CFGR_RTCPRE_2 (0x04U << RCC_CFGR_RTCPRE_Pos) USB_OTG_GOTGCTL_HSHNPEN_Pos (10U) RCC_MCODIV_4 ((uint32_t)RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_2) GPIO_PUPDR_PUPDR5_1 GPIO_PUPDR_PUPD5_1 UART_FLAG_PE ((uint32_t)USART_SR_PE) FD_CLR(n,p) ((p)->fds_bits[(n)/NFDBITS] &= ~(1L << ((n) % NFDBITS))) SDIO_DCTRL_DBLOCKSIZE_Pos (4U) SYSCFG_EXTICR1_EXTI2_PF 0x0500U UART_WAKEUPMETHODE_IDLELINE UART_WAKEUPMETHOD_IDLELINE RTC_CR_FMT_Pos (6U) SAI_xCR2_MUTECNT_5 (0x20U << SAI_xCR2_MUTECNT_Pos) SPI_SR_TXE SPI_SR_TXE_Msk RCC_PERIPHCLK_CEC 0x00000040U RTC_ISR_TAMP2F_Msk (0x1U << RTC_ISR_TAMP2F_Pos) USB_OTG_DIEPTXF_INEPTXFD USB_OTG_DIEPTXF_INEPTXFD_Msk __HAL_ADC_SQR1_RK ADC_SQR1_RK RCC_AHB2LPENR_OTGFSLPEN_Pos (7U) CAN_F8R2_FB18_Pos (18U) GPIO_PUPDR_PUPDR4_1 GPIO_PUPDR_PUPD4_1 DCMI_MISR_ERR_MIS DCMI_MIS_ERR_MIS DMA_SxM0AR_M0A_Pos (0U) __DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L) FLASH_CR_SER FLASH_CR_SER_Msk USB_OTG_DCTL_SDIS_Pos (1U) CAN_F12R1_FB19_Pos (19U) RCC_RTCCLKSOURCE_HSE_DIV24 0x00180300U __HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE HAL_PWREx_DisableSRAM2ContentRetention USB_OTG_GINTSTS_USBSUSP_Pos (11U) GPIO_AFRL_AFSEL0_2 (0x4U << GPIO_AFRL_AFSEL0_Pos) EXTI_RTSR_TR5 EXTI_RTSR_TR5_Msk PWR_CSR_VOSRDY PWR_CSR_VOSRDY_Msk GPIO_IDR_ID6_Msk (0x1U << GPIO_IDR_ID6_Pos) SAI_xCR1_LSBFIRST_Msk (0x1U << SAI_xCR1_LSBFIRST_Pos) RTC_TR_HT_Msk (0x3U << RTC_TR_HT_Pos) RCC_AHB1RSTR_DMA2RST_Msk (0x1U << RCC_AHB1RSTR_DMA2RST_Pos) __UINT8_C(c) c CAN_F0R1_FB31_Pos (31U) __SIZEOF_LONG_LONG__ 8 Direction GPIO_LCKR_LCK12_Msk (0x1U << GPIO_LCKR_LCK12_Pos) CAN_F10R2_FB9_Pos (9U) ADC_SAMPLETIME_56CYCLES ((uint32_t)(ADC_SMPR1_SMP10_1 | ADC_SMPR1_SMP10_0)) TIM_CR2_MMS_2 (0x4U << TIM_CR2_MMS_Pos) __HAL_RCC_PWR_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_PWRRST)) __HAL_UART_CLEAR_PEFLAG(__HANDLE__) do{ __IO uint32_t tmpreg = 0x00U; tmpreg = (__HANDLE__)->Instance->SR; tmpreg = (__HANDLE__)->Instance->DR; UNUSED(tmpreg); } while(0U) CAN_F0R2_FB22_Msk (0x1U << CAN_F0R2_FB22_Pos) SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) GPIO_AFRH_AFRH0_3 GPIO_AFRH_AFSEL8_3 TIM_DIER_TDE_Pos (14U) USB_OTG_DEACHINT_OEP1INT USB_OTG_DEACHINT_OEP1INT_Msk CAN_F7R2_FB28 CAN_F7R2_FB28_Msk CAN_F10R2_FB30_Msk (0x1U << CAN_F10R2_FB30_Pos) ADC_TWOSAMPLINGDELAY_9CYCLES ((uint32_t)ADC_CCR_DELAY_2) CAN_FA1R_FACT25_Msk (0x1U << CAN_FA1R_FACT25_Pos) RCC_APB1LPENR_USART3LPEN RCC_APB1LPENR_USART3LPEN_Msk CAN_F5R1_FB21 CAN_F5R1_FB21_Msk SYSCFG_CFGR_FMPI2C1_SCL SYSCFG_CFGR_FMPI2C1_SCL_Msk PWR_CSR_UDRDY_Msk (0x3U << PWR_CSR_UDRDY_Pos) CEC_CFGR_SFTOPT_Msk (0x1U << CEC_CFGR_SFTOPT_Pos) UART_IT_LBD ((uint32_t)(UART_CR2_REG_INDEX << 28U | USART_CR2_LBDIE)) GPIO_MODER_MODER2_1 (0x2U << GPIO_MODER_MODER2_Pos) __HAL_RCC_I2C1_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C1RST)) RCC_CK48CLKSOURCE_PLLQ RCC_CLK48CLKSOURCE_PLLQ CAN_TSR_ALST1_Msk (0x1U << CAN_TSR_ALST1_Pos) RCC_APB2LPENR_SAI2LPEN_Msk (0x1U << RCC_APB2LPENR_SAI2LPEN_Pos) CAN_F13R2_FB4 CAN_F13R2_FB4_Msk GPIO_AFRL_AFRL0_3 GPIO_AFRL_AFSEL0_3 IS_TAMPER_TRIGGER IS_RTC_TAMPER_TRIGGER FMPI2C_CR1_ALERTEN FMPI2C_CR1_ALERTEN_Msk __SCN32LEAST(x) __LEAST32 __STRINGIFY(x) CAN_F8R2_FB28 CAN_F8R2_FB28_Msk CAN_F3R2_FB0_Msk (0x1U << CAN_F3R2_FB0_Pos) ADC_HTR_HT_Pos (0U) GPIO_AFRH_AFSEL14_2 (0x4U << GPIO_AFRH_AFSEL14_Pos) FPDS_BIT_NUMBER PWR_CR_FPDS_Pos RCC_HSI_OFF ((uint8_t)0x00) CAN_F1R2_FB23 CAN_F1R2_FB23_Msk CAN_F0R1_FB25_Pos (25U) GPIO_MODER_MODER5 GPIO_MODER_MODER5_Msk GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk FMC_PCR_TCLR FMC_PCR_TCLR_Msk RTC_ALRMBR_PM_Pos (22U) USB_OTG_HCTSIZ_XFRSIZ_Pos (0U) GPIO_MODER_MODE7_Msk (0x3U << GPIO_MODER_MODE7_Pos) __bounded  LSE_TIMEOUT_VALUE RCC_LSE_TIMEOUT_VALUE CAN_F5R2_FB20_Msk (0x1U << CAN_F5R2_FB20_Pos) FMC_BWTR2_DATAST_3 (0x08U << FMC_BWTR2_DATAST_Pos) PWR_CSR_SBF PWR_CSR_SBF_Msk __HAL_RCC_TIM8_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM8RST)) SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk CAN_FFA1R_FFA2_Pos (2U) CAN2_BASE (APB1PERIPH_BASE + 0x6800U) USB_OTG_GAHBCFG_HBSTLEN_1 (0x1U << USB_OTG_GAHBCFG_HBSTLEN_Pos) USB_OTG_DOEPCTL_MPSIZ_Pos (0U) IS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || ((INSTANCE) == SPI2) || ((INSTANCE) == SPI3)) CAN_IT_RX_FIFO1_MSG_PENDING ((uint32_t)CAN_IER_FMPIE1) IS_MPU_REGION_NUMBER(NUMBER) (((NUMBER) == MPU_REGION_NUMBER0) || ((NUMBER) == MPU_REGION_NUMBER1) || ((NUMBER) == MPU_REGION_NUMBER2) || ((NUMBER) == MPU_REGION_NUMBER3) || ((NUMBER) == MPU_REGION_NUMBER4) || ((NUMBER) == MPU_REGION_NUMBER5) || ((NUMBER) == MPU_REGION_NUMBER6) || ((NUMBER) == MPU_REGION_NUMBER7)) DMA_LISR_DMEIF3_Pos (24U) CAN_F13R2_FB21_Pos (21U) FMPI2C_ICR_NACKCF_Msk (0x1U << FMPI2C_ICR_NACKCF_Pos) SYSCFG_EXTICR3_EXTI9_Msk (0xFU << SYSCFG_EXTICR3_EXTI9_Pos) __TIM4_FORCE_RESET __HAL_RCC_TIM4_FORCE_RESET INT_FAST64_MAX (__INT_FAST64_MAX__) CAN_F4R1_FB28_Msk (0x1U << CAN_F4R1_FB28_Pos) EXTI_IMR_MR16_Msk (0x1U << EXTI_IMR_MR16_Pos) RCC_IT_PLLI2SRDY ((uint8_t)0x20) __pure __attribute__((__pure__)) QUADSPI_CR_TCEN_Pos (3U) HAL_RCC_MODULE_ENABLED  __HAL_TIM_URS_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|= (TIM_CR1_URS)) CAN_F6R2_FB27 CAN_F6R2_FB27_Msk CAN_FM1R_FBM18_Pos (18U) __PRIPTR(x) __STRINGIFY(x) RCC_CIR_LSIRDYIE_Pos (8U) GPIO_AFRH_AFSEL9_Pos (4U) __RCC_BACKUPRESET_RELEASE __HAL_RCC_BACKUPRESET_RELEASE __HAL_RCC_CRC_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) != RESET) RCC_CSR_BORRSTF_Msk (0x1U << RCC_CSR_BORRSTF_Pos) CAN_F1R1_FB12 CAN_F1R1_FB12_Msk SYSCFG_MEMRMP_SWP_FMC_Pos (10U) RCC_APB1LPENR_USART3LPEN_Msk (0x1U << RCC_APB1LPENR_USART3LPEN_Pos) ADC_SQR3_SQ4_Msk (0x1FU << ADC_SQR3_SQ4_Pos) ../Src/stm32f4xx_hal_msp.c DWT_CTRL_SLEEPEVTENA_Pos 19U __HAL_RCC_TIM13_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM13LPEN)) GPIO_PUPDR_PUPD14_1 (0x2U << GPIO_PUPDR_PUPD14_Pos) CAN_F12R1_FB19_Msk (0x1U << CAN_F12R1_FB19_Pos) SAI_xSR_FLVL_Msk (0x7U << SAI_xSR_FLVL_Pos) CAN_ESR_LEC_Msk (0x7U << CAN_ESR_LEC_Pos) CAN_FFA1R_FFA1 CAN_FFA1R_FFA1_Msk FMPI2C_CR1_DFN FMPI2C_CR1_DFN_Msk CAN_F4R2_FB19 CAN_F4R2_FB19_Msk CAN_F11R2_FB9_Msk (0x1U << CAN_F11R2_FB9_Pos) __LDBL_MAX_10_EXP__ 308 MPU_REGION_SIZE_32MB ((uint8_t)0x18) __STM32F4xx_CMSIS_VERSION_MAIN (0x02U) __TIM16_IS_CLK_DISABLED __HAL_RCC_TIM16_IS_CLK_DISABLED USB_OTG_EPNUM_Msk (0xFU << USB_OTG_EPNUM_Pos) _niobs CAN_TDT0R_DLC_Pos (0U) __UQQ_IBIT__ 0 DMA_LISR_TEIF3 DMA_LISR_TEIF3_Msk IS_ADC_EVENT_TYPE(EVENT) (((EVENT) == ADC_AWD_EVENT) || ((EVENT) == ADC_OVR_EVENT)) MPU_REGION_SIZE_4KB ((uint8_t)0x0B) __SNPT 0x0800 __SIZE_T  FMC_BWTR4_DATAST_6 (0x40U << FMC_BWTR4_DATAST_Pos) RCC_PLLCFGR_PLLN_4 (0x010U << RCC_PLLCFGR_PLLN_Pos) GPIO_MODER_MODER1_Msk (0x3U << GPIO_MODER_MODER1_Pos) RCC_AHB1RSTR_OTGHRST_Pos (29U) OPTIONBYTE_WRP 0x00000001U __CRS_FORCE_RESET __HAL_RCC_CRS_FORCE_RESET __CAN_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET FMC_BTR1_BUSTURN_0 (0x1U << FMC_BTR1_BUSTURN_Pos) UART_FLAG_FE ((uint32_t)USART_SR_FE) __STM32F4xx_H  EXTI_RTSR_TR4_Pos (4U) __SIZEOF_WINT_T__ 4 __NULLABILITY_PRAGMA_PUSH  RCC_AHB1RSTR_GPIOFRST_Msk (0x1U << RCC_AHB1RSTR_GPIOFRST_Pos) QUADSPI_DCR_FSIZE_1 (0x02U << QUADSPI_DCR_FSIZE_Pos) CAN_F2R2_FB6_Pos (6U) CAN_MCR_TTCM CAN_MCR_TTCM_Msk SYSCFG_EXTICR1_EXTI0_Pos (0U) GPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk FMPI2C_ICR_ADDRCF FMPI2C_ICR_ADDRCF_Msk CEC_CFGR_OAR_Pos (16U) CAN_TDT1R_DLC CAN_TDT1R_DLC_Msk __GPIOF_CLK_DISABLE __HAL_RCC_GPIOF_CLK_DISABLE __SPI2_CLK_SLEEP_DISABLE __HAL_RCC_SPI2_CLK_SLEEP_DISABLE __LLFRACT_MIN__ (-0.5LLR-0.5LLR) SCNiFAST16 __SCN16FAST(i) CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) __tm_mon CAN_F1R2_FB12_Msk (0x1U << CAN_F1R2_FB12_Pos) CAN_F6R1_FB28 CAN_F6R1_FB28_Msk TIM_CCR3_CCR3_Msk (0xFFFFU << TIM_CCR3_CCR3_Pos) __alloc_size(x) __attribute__((__alloc_size__(x))) CAN_F7R1_FB4 CAN_F7R1_FB4_Msk ADC_TWOSAMPLINGDELAY_11CYCLES ((uint32_t)(ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1)) CAN_F1R2_FB21_Pos (21U) TIM_SR_CC4IF_Msk (0x1U << TIM_SR_CC4IF_Pos) __GNUC_VA_LIST_COMPATIBILITY 1 RCC_APB1RSTR_SPI3RST RCC_APB1RSTR_SPI3RST_Msk __HAL_UNFREEZE_TIM10_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM10 CAN_FFA1R_FFA19_Msk (0x1U << CAN_FFA1R_FFA19_Pos) CAN_F12R1_FB24_Msk (0x1U << CAN_F12R1_FB24_Pos) CAN_IER_FMPIE1 CAN_IER_FMPIE1_Msk SPI_CR1_DFF_Pos (11U) CAN_F3R1_FB20_Pos (20U) RCC_USBPLLCLK_DIV2 RCC_USBCLKSOURCE_PLL_DIV2 PWR_CR_ODSWEN_Msk (0x1U << PWR_CR_ODSWEN_Pos) FMC_BTR2_ACCMOD_Msk (0x3U << FMC_BTR2_ACCMOD_Pos) CAN_F9R1_FB8_Msk (0x1U << CAN_F9R1_FB8_Pos) USB_OTG_GUSBCFG_HNPCAP USB_OTG_GUSBCFG_HNPCAP_Msk __XSI_VISIBLE 0 __HAL_I2C_FREQRANGE I2C_FREQRANGE GPIO_MODER_MODER9_1 (0x2U << GPIO_MODER_MODER9_Pos) ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk __BKP_RELEASE_RESET __HAL_RCC_BKP_RELEASE_RESET SYSCFG_EXTICR2_EXTI6_Pos (8U) GPIO_BSRR_BR12_Msk (0x1U << GPIO_BSRR_BR12_Pos) __HAL_UART_FLUSH_DRREGISTER(__HANDLE__) ((__HANDLE__)->Instance->DR) IS_FLASH_SECTOR(SECTOR) (((SECTOR) == FLASH_SECTOR_0) || ((SECTOR) == FLASH_SECTOR_1) || ((SECTOR) == FLASH_SECTOR_2) || ((SECTOR) == FLASH_SECTOR_3) || ((SECTOR) == FLASH_SECTOR_4) || ((SECTOR) == FLASH_SECTOR_5) || ((SECTOR) == FLASH_SECTOR_6) || ((SECTOR) == FLASH_SECTOR_7)) CAN_F6R2_FB10_Msk (0x1U << CAN_F6R2_FB10_Pos) USB_OTG_GINTMSK_CIDSCHGM_Msk (0x1U << USB_OTG_GINTMSK_CIDSCHGM_Pos) IS_UART_INSTANCE IS_UART_HALFDUPLEX_INSTANCE CAN_F6R1_FB14 CAN_F6R1_FB14_Msk RCC_APB2RSTR_SAI1RST_Msk (0x1U << RCC_APB2RSTR_SAI1RST_Pos) ETH_MAC_TXFIFO_WRITING 0x00300000U CAN_F1R2_FB15_Pos (15U) CAN_F10R1_FB22 CAN_F10R1_FB22_Msk RTC_ISR_WUTF_Pos (10U) __HAL_UART_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__)) ACR_BYTE0_ADDRESS 0x40023C00U RTC_BKP14R_Msk (0xFFFFFFFFU << RTC_BKP14R_Pos) __TIM14_IS_CLK_ENABLED __HAL_RCC_TIM14_IS_CLK_ENABLED SPI_I2SCFGR_I2SCFG_0 (0x1U << SPI_I2SCFGR_I2SCFG_Pos) CAN_F6R1_FB6 CAN_F6R1_FB6_Msk EXTI_SWIER_SWIER21 EXTI_SWIER_SWIER21_Msk __TIM20_CLK_DISABLE __HAL_RCC_TIM20_CLK_DISABLE EXTI_FTSR_TR12_Pos (12U) GPIO_OSPEEDER_OSPEEDR0_1 GPIO_OSPEEDR_OSPEED0_1 CAN_F5R2_FB6 CAN_F5R2_FB6_Msk SCnSCB_ACTLR_DISFPCA_Msk (1UL << SCnSCB_ACTLR_DISFPCA_Pos) __DBGMCU_CLK_DISABLE __HAL_RCC_DBGMCU_CLK_DISABLE TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk CAN_F3R2_FB31_Pos (31U) CAN_F8R1_FB9 CAN_F8R1_FB9_Msk __HAL_RCC_PLLSAI_ENABLE_IT() (RCC->CIR |= (RCC_CIR_PLLSAIRDYIE)) RCC_CFGR_MCO1PRE RCC_CFGR_MCO1PRE_Msk I2C_SR2_DUALF_Pos (7U) __TIM13_FORCE_RESET __HAL_RCC_TIM13_FORCE_RESET TIM_CCMR1_CC1S_1 (0x2U << TIM_CCMR1_CC1S_Pos) xPSR_IT_Pos 25U CAN_FM1R_FBM5 CAN_FM1R_FBM5_Msk __HAL_RCC_GPIOH_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOHRST)) RCC_FMPI2C1CLKSOURCE_PCLK1 0x00000000U ADC_SMPR2_SMP1 ADC_SMPR2_SMP1_Msk DBGMCU_IDCODE_DEV_ID_Pos (0U) _MACHINE__TYPES_H  RCC_DCKCFGR_SAI1SRC_1 (0x2U << RCC_DCKCFGR_SAI1SRC_Pos) SPDIFRX_SR_FERR SPDIFRX_SR_FERR_Msk TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk CAN_F6R1_FB20 CAN_F6R1_FB20_Msk ADC_CHANNEL_8 ((uint32_t)ADC_CR1_AWDCH_3) __HAL_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE CAN_F0R1_FB25 CAN_F0R1_FB25_Msk CAN_F9R2_FB3_Pos (3U) FMC_BCR3_BURSTEN FMC_BCR3_BURSTEN_Msk PWR_OFFSET (PWR_BASE - PERIPH_BASE) __HAL_FLASH_DATA_CACHE_ENABLE() (FLASH->ACR |= FLASH_ACR_DCEN) RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM1AUDIOCLKSOURCE_I2S2 STM32F446xx 1 CAN_FS1R_FSC20_Pos (20U) CAN_F8R1_FB5_Msk (0x1U << CAN_F8R1_FB5_Pos) RCC_PLLCFGR_PLLP_Pos (16U) __HAL_TIM_GET_ICPRESCALER(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC1PSC) : ((__CHANNEL__) == TIM_CHANNEL_2) ? (((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC2PSC) >> 8U) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC3PSC) : (((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC4PSC)) >> 8U) CAN_F9R2_FB27 CAN_F9R2_FB27_Msk FMC_BCR3_MWID_0 (0x1U << FMC_BCR3_MWID_Pos) SDIO_DCTRL_DTDIR_Msk (0x1U << SDIO_DCTRL_DTDIR_Pos) CAN_F3R2_FB15_Msk (0x1U << CAN_F3R2_FB15_Pos) __CHAR32_TYPE__ long unsigned int GPIO_AFRH_AFRH0_2 GPIO_AFRH_AFSEL8_2 USB_OTG_DTHRCTL_TXTHRLEN_7 (0x080U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) CAN_F5R2_FB18_Pos (18U) QUADSPI_FCR_CTCF_Pos (1U) USB_OTG_HPTXFSIZ_PTXFD USB_OTG_HPTXFSIZ_PTXFD_Msk DMA_HISR_TEIF4 DMA_HISR_TEIF4_Msk RTC_TAMPER1_2_INTERRUPT RTC_ALL_TAMPER_INTERRUPT SDIO_ICR_SDIOITC_Msk (0x1U << SDIO_ICR_SDIOITC_Pos) SAI_xCR1_OUTDRIV SAI_xCR1_OUTDRIV_Msk FMC_BWTR4_ADDHLD_0 (0x1U << FMC_BWTR4_ADDHLD_Pos) CAN_F4R2_FB8 CAN_F4R2_FB8_Msk USB_OTG_GINTSTS_ISOODRP USB_OTG_GINTSTS_ISOODRP_Msk CAN_F3R1_FB14 CAN_F3R1_FB14_Msk TIM_DMABURSTLENGTH_1TRANSFER 0x00000000U RCC_HCLK_DIV2 RCC_CFGR_PPRE1_DIV2 TIM_CR1_URS_Msk (0x1U << TIM_CR1_URS_Pos) DiscontinuousConvMode RTC_TSDR_MU_Msk (0xFU << RTC_TSDR_MU_Pos) CAN_RDT0R_TIME_Msk (0xFFFFU << CAN_RDT0R_TIME_Pos) DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos (12U) __SIZEOF_FLOAT__ 4 SDIO_MASK_CMDACTIE_Pos (11U) FLASH_ERROR_FAST HAL_FLASH_ERROR_FAST USB_OTG_GINTMSK_FSUSPM_Pos (22U) TIM_CNT_CNT_Pos (0U) __TIM5_IS_CLK_DISABLED __HAL_RCC_TIM5_IS_CLK_DISABLED CAN_FS1R_FSC14_Pos (14U) IS_QSPI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == QUADSPI) USB_OTG_GINTSTS_RXFLVL_Msk (0x1U << USB_OTG_GINTSTS_RXFLVL_Pos) CAN_MCR_NART_Pos (4U) CAN_F8R2_FB13_Msk (0x1U << CAN_F8R2_FB13_Pos) FMC_SDTR2_TXSR_1 (0x2U << FMC_SDTR2_TXSR_Pos) __HAL_RCC_TIM2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) == RESET) CAN_F0R1_FB30_Msk (0x1U << CAN_F0R1_FB30_Pos) EXTI_SWIER_SWIER17 EXTI_SWIER_SWIER17_Msk I2C_OAR1_ADD4_Msk (0x1U << I2C_OAR1_ADD4_Pos) GPIO_PUPDR_PUPD15_Pos (30U) MPU_REGION_NUMBER3 ((uint8_t)0x03) FMC_BWTR2_ADDSET_3 (0x8U << FMC_BWTR2_ADDSET_Pos) CAN_F9R1_FB16 CAN_F9R1_FB16_Msk TIM_DIER_BIE_Pos (7U) __GNUCLIKE_ASM 3 DCMI_ESUR_LEU_Pos (16U) SPDIFRX_IFCR_SYNCDCF_Pos (5U) RCC_PLLSAICFGR_PLLSAIN_6 (0x040U << RCC_PLLSAICFGR_PLLSAIN_Pos) DMA_SxCR_CHSEL_Msk (0x7U << DMA_SxCR_CHSEL_Pos) RCC_CSR_BORRSTF_Pos (25U) CAN_F8R1_FB13_Pos (13U) TIM_ETRPRESCALER_DIV2 (TIM_SMCR_ETPS_0) IS_TIM_CLEARINPUT_FILTER(ICFILTER) ((ICFILTER) <= 0x0FU) OVR_DATA_PRESERVED ADC_OVR_DATA_PRESERVED USB_OTG_GNPTXSTS_NPTXFSAV USB_OTG_GNPTXSTS_NPTXFSAV_Msk SCnSCB_ICTR_INTLINESNUM_Pos 0U CAN_F6R2_FB8_Msk (0x1U << CAN_F6R2_FB8_Pos) RCC_PLLI2SCFGR_PLLI2SM RCC_PLLI2SCFGR_PLLI2SM_Msk GPIO_ODR_OD5_Msk (0x1U << GPIO_ODR_OD5_Pos) __HAL_RCC_GET_FMPI2C1_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL)) SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk __PRI16(x) __INT16 __STRINGIFY(x) ADC_SQR3_SQ3 ADC_SQR3_SQ3_Msk CAN_F11R1_FB29_Pos (29U) __HAL_TIM_SET_COMPARE(__HANDLE__,__CHANNEL__,__COMPARE__) (*(__IO uint32_t *)(&((__HANDLE__)->Instance->CCR1) + ((__CHANNEL__) >> 2U)) = (__COMPARE__)) FMC_BCR3_MTYP_Pos (2U) SCB_DFSR_HALTED_Pos 0U GPIO_AFRH_AFSEL8_Msk (0xFU << GPIO_AFRH_AFSEL8_Pos) FMPI2C_ISR_RXNE_Pos (2U) __HAL_RCC_QSPI_IS_CLK_DISABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_QSPIEN)) == RESET) GPIO_PUPDR_PUPD12_Pos (24U) USB_OTG_GOTGCTL_OTGVER USB_OTG_GOTGCTL_OTGVER_Msk PRIdLEAST16 __PRI16LEAST(d) TIM_TIM11_GPIO 0x00000000U __HAL_USB_HS_EXTI_ENABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT TIM_OR_TI1_RMP_1 (0x2U << TIM_OR_TI1_RMP_Pos) RCC_CR_PLLON RCC_CR_PLLON_Msk DAC_CR_WAVE2_1 (0x2U << DAC_CR_WAVE2_Pos) __HAL_RCC_DFSDM_CONFIG __HAL_RCC_DFSDM1_CONFIG FMC_BWTR2_DATAST_1 (0x02U << FMC_BWTR2_DATAST_Pos) GPIO_OSPEEDER_OSPEEDR10 GPIO_OSPEEDR_OSPEED10 IS_TIM_IC_POLARITY(POLARITY) (((POLARITY) == TIM_ICPOLARITY_RISING) || ((POLARITY) == TIM_ICPOLARITY_FALLING) || ((POLARITY) == TIM_ICPOLARITY_BOTHEDGE)) CAN_F13R2_FB9_Msk (0x1U << CAN_F13R2_FB9_Pos) HASH_AlgoSelection_MD5 HASH_ALGOSELECTION_MD5 FMC_SDTR2_TMRD_3 (0x8U << FMC_SDTR2_TMRD_Pos) FPU_MVFR0_FP_excep_trapping_Pos 12U SDIO_MASK_RXFIFOHFIE_Msk (0x1U << SDIO_MASK_RXFIFOHFIE_Pos) GPIO_MODER_MODER14 GPIO_MODER_MODER14_Msk __HAL_FREEZE_TIM13_DBGMCU __HAL_DBGMCU_FREEZE_TIM13 CAN_F10R2_FB2 CAN_F10R2_FB2_Msk __USART2_FORCE_RESET __HAL_RCC_USART2_FORCE_RESET CAN_F13R2_FB22_Msk (0x1U << CAN_F13R2_FB22_Pos) FMC_BWTR4_ADDSET_1 (0x2U << FMC_BWTR4_ADDSET_Pos) CAN_F1R2_FB30 CAN_F1R2_FB30_Msk CAN_F7R2_FB18_Msk (0x1U << CAN_F7R2_FB18_Pos) __OM volatile TIM_OR_ITR1_RMP_Pos (10U) __HAL_UNFREEZE_TIM6_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM6 HAL_ADC_STATE_RESET 0x00000000U RTC_CALR_CALW8 RTC_CALR_CALW8_Msk FMPI2C_CR2_AUTOEND_Pos (25U) __SPI2_RELEASE_RESET __HAL_RCC_SPI2_RELEASE_RESET CAN_F8R2_FB30_Msk (0x1U << CAN_F8R2_FB30_Pos) DCMI_IER_LINE_IE DCMI_IER_LINE_IE_Msk FORMAT_BCD RTC_FORMAT_BCD PHY_DUPLEX_STATUS ((uint16_t)0x0004U) DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos (6U) SDIO_DCTRL_DTMODE SDIO_DCTRL_DTMODE_Msk TIM_CR1_ARPE TIM_CR1_ARPE_Msk USB_OTG_GLPMCFG_LPMRCNTSTS_Pos (25U) USB_OTG_GUSBCFG_FHMOD_Pos (29U) TIM_SMCR_ETF TIM_SMCR_ETF_Msk __HAL_RCC_SPI1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI1LPEN)) USB_OTG_HCINTMSK_TXERRM USB_OTG_HCINTMSK_TXERRM_Msk FMC_BCR1_FACCEN FMC_BCR1_FACCEN_Msk RCC_BDCR_LSEMOD_Msk (0x1U << RCC_BDCR_LSEMOD_Pos) CAN_F2R1_FB7_Pos (7U) __INT_FAST8_TYPE__ int RTC_ALRMBR_DT_0 (0x1U << RTC_ALRMBR_DT_Pos) USB_OTG_DTHRCTL_RXTHRLEN_6 (0x040U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) USB_OTG_DEACHINT_OEP1INT_Pos (17U) SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) ADC_SMPR1_SMP13_1 (0x2U << ADC_SMPR1_SMP13_Pos) __SIZEOF_LONG__ 4 CAN_F10R2_FB15_Pos (15U) CAN_RDL0R_DATA1_Msk (0xFFU << CAN_RDL0R_DATA1_Pos) TIM_CCMR2_OC3M_Msk (0x7U << TIM_CCMR2_OC3M_Pos) RTC_CR_OSEL_Pos (21U) SAI_xDR_DATA SAI_xDR_DATA_Msk __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSLPEN)) __HAL_RCC_CRC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_CRCLPEN)) USB_OTG_DIEPINT_PKTDRPSTS_Pos (11U) LSE_VALUE ((uint32_t)32768U) GPIO_ODR_OD0_Pos (0U) EXTI_PR_PR3_Pos (3U) USART_CR2_LBDL_Pos (5U) __TIM15_CLK_DISABLE __HAL_RCC_TIM15_CLK_DISABLE SYSCFG_EXTICR4_EXTI14_PC 0x0200U I2C2_ER_IRQn I2C_OAR2_ENDUAL_Pos (0U) __HAL_RCC_LSE_CONFIG(__STATE__) do { if((__STATE__) == RCC_LSE_ON) { SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); } else if((__STATE__) == RCC_LSE_BYPASS) { SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); } else { CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); } } while(0U) SDIO_CMD_CMDINDEX SDIO_CMD_CMDINDEX_Msk SAI_xCR2_TRIS_Msk (0x1U << SAI_xCR2_TRIS_Pos) ADC_SQR1_SQ14 ADC_SQR1_SQ14_Msk DCMI_MISR_OVF_MIS DCMI_MIS_OVR_MIS USB_OTG_DTHRCTL_TXTHRLEN_8 (0x100U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) SCNiPTR __SCNPTR(i) SCB_HFSR_FORCED_Pos 30U GPIO_PUPDR_PUPDR13_1 GPIO_PUPDR_PUPD13_1 EXTI_RTSR_TR11_Msk (0x1U << EXTI_RTSR_TR11_Pos) __HAL_RCC_PWR_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) == RESET) __HAL_RCC_TIM4_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM4RST)) RCC_CIR_HSIRDYF_Msk (0x1U << RCC_CIR_HSIRDYF_Pos) __IOM volatile RTC_ISR_ALRAF RTC_ISR_ALRAF_Msk __TIM18_FORCE_RESET __HAL_RCC_TIM18_FORCE_RESET RCC_CIR_BYTE1_ADDRESS ((uint32_t)(RCC_BASE + 0x0CU + 0x01U)) TIM_DCR_DBL_Msk (0x1FU << TIM_DCR_DBL_Pos) RCC_CR_PLLI2SON_BB (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_PLLI2SON_BIT_NUMBER * 4U)) CAN_F1R1_FB20_Msk (0x1U << CAN_F1R1_FB20_Pos) TIM_IT_CC4 (TIM_DIER_CC4IE) SAI_xSR_LFSDET SAI_xSR_LFSDET_Msk FMPI2C_CR2_START FMPI2C_CR2_START_Msk TYPEPROGRAMDATA_BYTE FLASH_TYPEPROGRAMDATA_BYTE USB_OTG_GOTGINT_ADTOCHG USB_OTG_GOTGINT_ADTOCHG_Msk RCC_BDCR_LSEMOD_Pos (3U) RCC_APB1LPENR_CAN1LPEN RCC_APB1LPENR_CAN1LPEN_Msk GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk FMC_PMEM_MEMWAIT2_Msk (0xFFU << FMC_PMEM_MEMWAIT2_Pos) FMC_BCR1_WAITPOL FMC_BCR1_WAITPOL_Msk EXTI_EMR_MR1_Pos (1U) SPDIFRX_DR0_PE_Pos (24U) __TIM16_RELEASE_RESET __HAL_RCC_TIM16_RELEASE_RESET SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) FMC_PMEM_MEMHOLD2_7 (0x80U << FMC_PMEM_MEMHOLD2_Pos) DMA_HISR_DMEIF6_Pos (18U) CAN_F1R1_FB24 CAN_F1R1_FB24_Msk __GPIOG_CLK_DISABLE __HAL_RCC_GPIOG_CLK_DISABLE CAN_TDH0R_DATA4 CAN_TDH0R_DATA4_Msk GPIO_OTYPER_OT_5 GPIO_OTYPER_OT5 __HAL_RCC_CRS_CALCULATE_RELOADVALUE __HAL_RCC_CRS_RELOADVALUE_CALCULATE GPIO_BSRR_BR4_Pos (20U) GPIO_AFRH_AFRH7_3 GPIO_AFRH_AFSEL15_3 __HAL_ADC_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR2 &= ~ADC_CR2_ADON) SAI_xCR2_CPL_Pos (13U) RTC_TSDR_DU_0 (0x1U << RTC_TSDR_DU_Pos) USB_OTG_HCINTMSK_CHHM_Msk (0x1U << USB_OTG_HCINTMSK_CHHM_Pos) CAN_F0R2_FB8_Msk (0x1U << CAN_F0R2_FB8_Pos) FMPI2C1_ER_IRQn INT_LEAST16_MAX (__INT_LEAST16_MAX__) DCMI_MIS_OVR_MIS DCMI_MIS_OVR_MIS_Msk CAN_FM1R_FBM15 CAN_FM1R_FBM15_Msk DMA_LIFCR_CFEIF2 DMA_LIFCR_CFEIF2_Msk TIM_DMABASE_CCMR2 0x00000007U CAN_F3R1_FB1 CAN_F3R1_FB1_Msk CAN_F13R1_FB0_Pos (0U) CAN_F10R1_FB19 CAN_F10R1_FB19_Msk ADC_SMPR2_SMP1_2 (0x4U << ADC_SMPR2_SMP1_Pos) ADC_CSR_AWD1_Msk (0x1U << ADC_CSR_AWD1_Pos) CAN_F2R2_FB1 CAN_F2R2_FB1_Msk __FLT_HAS_QUIET_NAN__ 1 CAN_F12R2_FB5 CAN_F12R2_FB5_Msk CAN_F9R1_FB4_Pos (4U) CAN_F6R2_FB12 CAN_F6R2_FB12_Msk CAN_F11R2_FB18_Msk (0x1U << CAN_F11R2_FB18_Pos) OPAMP_SEC_NONINVERTINGINPUT_VP1 OPAMP_SEC_NONINVERTINGINPUT_IO1 CAN_F12R2_FB19_Pos (19U) GPIO_PUPDR_PUPD2_0 (0x1U << GPIO_PUPDR_PUPD2_Pos) CAN_F13R2_FB25 CAN_F13R2_FB25_Msk __HAL_FREEZE_TIM12_DBGMCU __HAL_DBGMCU_FREEZE_TIM12 FMC_PMEM_MEMHIZ2_0 (0x01U << FMC_PMEM_MEMHIZ2_Pos) __HAL_TIM_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__)) FMC_PATT_ATTHOLD2_Msk (0xFFU << FMC_PATT_ATTHOLD2_Pos) ADC_DUALMODE_ALTERTRIG ((uint32_t)(ADC_CCR_MULTI_3 | ADC_CCR_MULTI_0)) FMC_BTR3_CLKDIV_1 (0x2U << FMC_BTR3_CLKDIV_Pos) RCC_PLLDIV_3 RCC_PLL_DIV3 GPIO_AFRH_AFRH0_1 GPIO_AFRH_AFSEL8_1 QUADSPI_AR_ADDRESS_Msk (0xFFFFFFFFU << QUADSPI_AR_ADDRESS_Pos) TIM_DIER_CC1DE_Msk (0x1U << TIM_DIER_CC1DE_Pos) CEC_ISR_RXACKE CEC_ISR_RXACKE_Msk USB_OTG_HCSPLT_HUBADDR_1 (0x02U << USB_OTG_HCSPLT_HUBADDR_Pos) ADC_EXTERNALTRIG7_EXT_IT11 ADC_EXTERNALTRIGCONV_EXT_IT11 __ADC_ENABLE __HAL_ADC_ENABLE GPIO_MODER_MODER10_0 (0x1U << GPIO_MODER_MODER10_Pos) FMC_BTR2_BUSTURN_2 (0x4U << FMC_BTR2_BUSTURN_Pos) USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk (0x1U << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos) CAN_FFA1R_FFA23_Msk (0x1U << CAN_FFA1R_FFA23_Pos) EXTI_PR_PR4_Msk (0x1U << EXTI_PR_PR4_Pos) SPI_I2SCFGR_DATLEN_1 (0x2U << SPI_I2SCFGR_DATLEN_Pos) CAN_F9R2_FB20_Msk (0x1U << CAN_F9R2_FB20_Pos) CAN_FS1R_FSC6_Msk (0x1U << CAN_FS1R_FSC6_Pos) RTC_ALRMAR_WDSEL_Msk (0x1U << RTC_ALRMAR_WDSEL_Pos) RTC_CR_WUTIE RTC_CR_WUTIE_Msk FMPI2C_ISR_ADDR FMPI2C_ISR_ADDR_Msk __int_fast32_t_defined 1 __WINT_MIN__ 0U GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk TIM_DCR_DBL_Pos (8U) FMC_BWTR1_DATAST_6 (0x40U << FMC_BWTR1_DATAST_Pos) TIM_SMCR_ECE_Pos (14U) USB_OTG_HPTXFSIZ_PTXSA_Msk (0xFFFFU << USB_OTG_HPTXFSIZ_PTXSA_Pos) SPI_CR2_TXEIE_Msk (0x1U << SPI_CR2_TXEIE_Pos) __UART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE CEC_CFGR_SFT CEC_CFGR_SFT_Msk GPIO_MODER_MODER15_Pos (30U) __HAL_FREEZE_TIM5_DBGMCU __HAL_DBGMCU_FREEZE_TIM5 PWR_CSR_BRR PWR_CSR_BRR_Msk __CLZ __builtin_clz FMC_BCR3_FACCEN_Msk (0x1U << FMC_BCR3_FACCEN_Pos) RCC_APB2ENR_USART1EN_Pos (4U) FMC_BWTR1_ADDHLD_3 (0x8U << FMC_BWTR1_ADDHLD_Pos) RTC_TAMPERMASK_FLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE DBGMCU_CR_DBG_SLEEP_Pos (0U) __HAL_RCC_GPIOD_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN); UNUSED(tmpreg); } while(0U) CAN_F1R1_FB10_Pos (10U) EXTI_FTSR_TR11 EXTI_FTSR_TR11_Msk DWT_CTRL_NOEXTTRIG_Pos 26U TIM_TRGO_OC1 ((TIM_CR2_MMS_1 | TIM_CR2_MMS_0)) EXTI_SWIER_SWIER6_Pos (6U) __nonnull(x) __attribute__((__nonnull__(x))) USB_OTG_HCCHAR_ODDFRM USB_OTG_HCCHAR_ODDFRM_Msk FMC_PMEM_MEMHIZ2 FMC_PMEM_MEMHIZ2_Msk ADC_INJECTED_CHANNELS 0x00000003U HAL_NAND_Write_SpareArea HAL_NAND_Write_SpareArea_8b QUADSPI_CCR_INSTRUCTION_4 (0x10U << QUADSPI_CCR_INSTRUCTION_Pos) CAN_IT_ERROR_PASSIVE ((uint32_t)CAN_IER_EPVIE) IS_PWR_STOP_ENTRY(ENTRY) (((ENTRY) == PWR_STOPENTRY_WFI) || ((ENTRY) == PWR_STOPENTRY_WFE)) FMC_BCR4_MWID_0 (0x1U << FMC_BCR4_MWID_Pos) FMC_BWTR2_DATAST_Pos (8U) RCC_PLLSAICFGR_PLLSAIM_Pos (0U) FMC_BWTR3_BUSTURN FMC_BWTR3_BUSTURN_Msk MPU_REGION_SIZE_2KB ((uint8_t)0x0A) IS_PWR_PVD_MODE(MODE) (((MODE) == PWR_PVD_MODE_IT_RISING)|| ((MODE) == PWR_PVD_MODE_IT_FALLING) || ((MODE) == PWR_PVD_MODE_IT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING) || ((MODE) == PWR_PVD_MODE_EVENT_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_NORMAL)) __need_NULL __HAL_RCC_GET_SAI2_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_SAI2SRC)) WWDG_CR_T2 WWDG_CR_T_2 USB_OTG_GRXSTSP_BCNT_Msk (0x7FFU << USB_OTG_GRXSTSP_BCNT_Pos) GPIO_OSPEEDER_OSPEEDR13_1 GPIO_OSPEEDR_OSPEED13_1 CAN_F2R1_FB13_Pos (13U) DMA_LISR_TCIF3_Msk (0x1U << DMA_LISR_TCIF3_Pos) FMC_BWTR4_ACCMOD_1 (0x2U << FMC_BWTR4_ACCMOD_Pos) USART3 ((USART_TypeDef *) USART3_BASE) CAN_F6R2_FB25_Msk (0x1U << CAN_F6R2_FB25_Pos) FMPI2C_ISR_TCR FMPI2C_ISR_TCR_Msk __HAL_RCC_QSPI_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_QSPIRST)) MemBurst OPAMP_INVERTINGINPUT_VINM OPAMP_SEC_INVERTINGINPUT_IO1 __HAL_SMBUS_GET_STOP_MODE SMBUS_GET_STOP_MODE WWDG_CFR_WDGTB_Msk (0x3U << WWDG_CFR_WDGTB_Pos) USB_OTG_DOEPINT_NYET_Pos (14U) GPIO_AFRH_AFSEL14_3 (0x8U << GPIO_AFRH_AFSEL14_Pos) GPIO_AFRH_AFRH2_1 GPIO_AFRH_AFSEL10_1 __HAL_RCC_I2SCLK_CONFIG __HAL_RCC_I2S_CONFIG SAI1_IRQn TIM_IT_BREAK (TIM_DIER_BIE) CAN_F8R1_FB7 CAN_F8R1_FB7_Msk CAN_F2R1_FB10_Msk (0x1U << CAN_F2R1_FB10_Pos) __GPIOE_IS_CLK_ENABLED __HAL_RCC_GPIOE_IS_CLK_ENABLED CAN_F0R2_FB19_Pos (19U) GPIO_MODER_MODER15_1 (0x2U << GPIO_MODER_MODER15_Pos) SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) CAN_RDL0R_DATA3_Msk (0xFFU << CAN_RDL0R_DATA3_Pos) SYSCFG_EXTICR1_EXTI2_PC 0x0200U __I2C3_CLK_DISABLE __HAL_RCC_I2C3_CLK_DISABLE DMA_SxCR_EN DMA_SxCR_EN_Msk FMPI2C_TIMINGR_SDADEL_Msk (0xFU << FMPI2C_TIMINGR_SDADEL_Pos) FMPI2C_TIMEOUTR_TIMOUTEN_Msk (0x1U << FMPI2C_TIMEOUTR_TIMOUTEN_Pos) PWR_LOWPOWERREGULATOR_UNDERDRIVE_ON ((uint32_t)(PWR_CR_LPDS | PWR_CR_LPUDS)) __HAL_PWR_GET_FLAG(__FLAG__) ((PWR->CSR & (__FLAG__)) == (__FLAG__)) OB_RDP_LEVEL1 OB_RDP_LEVEL_1 RTC_CALR_CALP_Msk (0x1U << RTC_CALR_CALP_Pos) GPIO_ODR_OD2_Msk (0x1U << GPIO_ODR_OD2_Pos) FMC_BCR1_WREN FMC_BCR1_WREN_Msk TIM_CCMR1_OC1M_0 (0x1U << TIM_CCMR1_OC1M_Pos) CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) SDIO_RESP4_CARDSTATUS4 SDIO_RESP4_CARDSTATUS4_Msk RTC_TAFCR_TAMP1TRG RTC_TAFCR_TAMP1TRG_Msk FMC_PATT_ATTHOLD2_0 (0x01U << FMC_PATT_ATTHOLD2_Pos) _BSD_WCHAR_T_ RCC_DCKCFGR_I2S2SRC_0 (0x1U << RCC_DCKCFGR_I2S2SRC_Pos) __STDC_HOSTED__ 1 CAN_F12R2_FB15 CAN_F12R2_FB15_Msk CAN_TSR_LOW1_Msk (0x1U << CAN_TSR_LOW1_Pos) GPIO_MODER_MODER7_0 (0x1U << GPIO_MODER_MODER7_Pos) GPIO_MODE_OUTPUT_PP 0x00000001U CAN_FA1R_FACT24_Pos (24U) DBGMCU_CR_DBG_SLEEP_Msk (0x1U << DBGMCU_CR_DBG_SLEEP_Pos) DMA_HISR_DMEIF4_Pos (2U) __FLASH_CLK_SLEEP_DISABLE __HAL_RCC_FLASH_CLK_SLEEP_DISABLE CAN_IER_LECIE_Msk (0x1U << CAN_IER_LECIE_Pos) __TIM10_CLK_ENABLE __HAL_RCC_TIM10_CLK_ENABLE _howmany(x,y) (((x)+((y)-1))/(y)) DCMI_ESCR_FSC DCMI_ESCR_FSC_Msk __ADC1_IS_CLK_DISABLED __HAL_RCC_ADC1_IS_CLK_DISABLED I2C_SR2_GENCALL_Pos (4U) EXTI2_IRQn PRIdLEAST32 __PRI32LEAST(d) IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == UART4) || ((INSTANCE) == UART5) || ((INSTANCE) == USART6)) RTC_ALRMBR_ST_Msk (0x7U << RTC_ALRMBR_ST_Pos) USB_OTG_GUSBCFG_HNPCAP_Msk (0x1U << USB_OTG_GUSBCFG_HNPCAP_Pos) FMC_BWTR3_BUSTURN_Msk (0xFU << FMC_BWTR3_BUSTURN_Pos) FMC_PMEM_MEMHOLD2_0 (0x01U << FMC_PMEM_MEMHOLD2_Pos) USB_OTG_GUSBCFG_PHYSEL_Pos (6U) CAN_F5R2_FB25 CAN_F5R2_FB25_Msk GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk LSEBYP_BITNUMBER RCC_LSEBYP_BIT_NUMBER DAC_CR_TSEL1_0 (0x1U << DAC_CR_TSEL1_Pos) CAN_RDT0R_FMI_Msk (0xFFU << CAN_RDT0R_FMI_Pos) DMA_HIFCR_CTCIF4 DMA_HIFCR_CTCIF4_Msk RTC_TR_MNU_2 (0x4U << RTC_TR_MNU_Pos) CAN_F2R2_FB29_Pos (29U) RCC_APB2LPENR_TIM8LPEN_Msk (0x1U << RCC_APB2LPENR_TIM8LPEN_Pos) RCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Msk USB_OTG_HCCHAR_DAD_6 (0x40U << USB_OTG_HCCHAR_DAD_Pos) __HAL_RCC_CAN2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN2RST)) RTC_TAFCR_TAMP2TRG RTC_TAFCR_TAMP2TRG_Msk SPDIFRX_CR_WFA SPDIFRX_CR_WFA_Msk RCC_PLLI2SP_DIV8 0x00000008U QUADSPI_CCR_ADMODE_Msk (0x3U << QUADSPI_CCR_ADMODE_Pos) HAL_FLASH_ERROR_RD 0x00000001U CAN_F5R1_FB30_Pos (30U) CAN_FA1R_FACT18_Pos (18U) RTC_TAFCR_TAMP2E_Pos (3U) CAN_MSR_RX CAN_MSR_RX_Msk __HAL_LPTIM_GET_ITSTATUS __HAL_LPTIM_GET_IT_SOURCE GPIO_PUPDR_PUPD15_0 (0x1U << GPIO_PUPDR_PUPD15_Pos) SDIO_STA_RXACT_Msk (0x1U << SDIO_STA_RXACT_Pos) SMBUS_DUALADDRESS_ENABLED SMBUS_DUALADDRESS_ENABLE SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) _SIZE_T_  DCMI_ESCR_LEC_Msk (0xFFU << DCMI_ESCR_LEC_Pos) DMA_FLAG_DMEIF1_5 0x00000100U TIM_FLAG_CC3 (TIM_SR_CC3IF) OPAMP_SEC_INVERTINGINPUT_VM1 OPAMP_SEC_INVERTINGINPUT_IO1 CAN_F2R2_FB17_Msk (0x1U << CAN_F2R2_FB17_Pos) USB_OTG_DCTL_GINSTS USB_OTG_DCTL_GINSTS_Msk QUADSPI_CCR_INSTRUCTION_1 (0x02U << QUADSPI_CCR_INSTRUCTION_Pos) OB_PCROP_SECTOR_5 0x00000020U CAN_F4R1_FB13_Msk (0x1U << CAN_F4R1_FB13_Pos) GPIO_BRR_BR1_Pos (1U) CAN_RI0R_RTR_Msk (0x1U << CAN_RI0R_RTR_Pos) USB_OTG_GINTSTS_USBSUSP USB_OTG_GINTSTS_USBSUSP_Msk __DBGMCU_CLK_ENABLE __HAL_RCC_DBGMCU_CLK_ENABLE EXTI_FTSR_TR4_Msk (0x1U << EXTI_FTSR_TR4_Pos) I2C_ANALOGFILTER_DISABLED I2C_ANALOGFILTER_DISABLE SYSCFG_EXTICR2_EXTI6_PD 0x0300U FMPI2C_OAR2_OA2EN FMPI2C_OAR2_OA2EN_Msk CAN_F7R1_FB17_Pos (17U) CAN_F11R2_FB0_Pos (0U) ADC_JSQR_JSQ3_Msk (0x1FU << ADC_JSQR_JSQ3_Pos) ADC_CDR_RDATA_SLV ADC_CDR_DATA2 RCC_APB1RSTR_WWDGRST_Pos (11U) RCC_StopWakeUpClock_MSI RCC_STOP_WAKEUPCLOCK_MSI SAI_xIMR_AFSDETIE_Msk (0x1U << SAI_xIMR_AFSDETIE_Pos) FMC_BWTR2_ADDHLD_2 (0x4U << FMC_BWTR2_ADDHLD_Pos) TIM_CLOCKSOURCE_INTERNAL (TIM_SMCR_ETPS_0) CAN_F7R2_FB11 CAN_F7R2_FB11_Msk __HAL_RCC_GPIOE_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) != RESET) FMC_SDTR2_TXSR_Msk (0xFU << FMC_SDTR2_TXSR_Pos) CAN_F12R2_FB30_Msk (0x1U << CAN_F12R2_FB30_Pos) CAN_F7R2_FB4_Pos (4U) CAN_F1R2_FB16 CAN_F1R2_FB16_Msk GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk __SACCUM_EPSILON__ 0x1P-7HK _HAVE_LONG_DOUBLE 1 RCC_CFGR_HPRE_0 (0x1U << RCC_CFGR_HPRE_Pos) CAN_F10R1_FB1 CAN_F10R1_FB1_Msk __TIM7_CLK_SLEEP_ENABLE __HAL_RCC_TIM7_CLK_SLEEP_ENABLE CAN_F7R2_FB15_Msk (0x1U << CAN_F7R2_FB15_Pos) QUADSPI_SR_FTF_Msk (0x1U << QUADSPI_SR_FTF_Pos) TIM_CCMR2_OC4M_Pos (12U) CAN_FA1R_FACT1_Msk (0x1U << CAN_FA1R_FACT1_Pos) CAN_F9R1_FB11_Msk (0x1U << CAN_F9R1_FB11_Pos) __LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK) PWR_EXTI_LINE_PVD ((uint32_t)EXTI_IMR_MR16) sizetype GPIO_AF5_SPI4 ((uint8_t)0x05) CAN_TSR_RQCP1_Msk (0x1U << CAN_TSR_RQCP1_Pos) RCC_APB1ENR_CAN1EN_Pos (25U) IS_TIM_AUTOMATIC_OUTPUT_STATE(STATE) (((STATE) == TIM_AUTOMATICOUTPUT_ENABLE) || ((STATE) == TIM_AUTOMATICOUTPUT_DISABLE)) DBGMCU_CR_TRACE_IOEN_Msk (0x1U << DBGMCU_CR_TRACE_IOEN_Pos) RCC_CKGATENR_SPARE_CKEN_Pos (3U) CAN_F9R2_FB8_Msk (0x1U << CAN_F9R2_FB8_Pos) SPI_I2SCFGR_PCMSYNC_Msk (0x1U << SPI_I2SCFGR_PCMSYNC_Pos) __HAL_RCC_TIM13_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) != RESET) USART_BRR_DIV_Fraction_Pos (0U) SDIO_CMD_WAITRESP_Pos (6U) CAN_F13R1_FB26 CAN_F13R1_FB26_Msk FLASH_OPTCR_RDP_6 (0x40U << FLASH_OPTCR_RDP_Pos) __FLITF_FORCE_RESET __HAL_RCC_FLITF_FORCE_RESET RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk CAN_F9R1_FB27_Pos (27U) DMA_HISR_TEIF6_Pos (19U) USB_OTG_DIEPTXF_INEPTXFD_Pos (16U) GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk SCB_SHCSR_MEMFAULTPENDED_Pos 13U PWR_STOPENTRY_WFI ((uint8_t)0x01) CAN_F4R1_FB30_Msk (0x1U << CAN_F4R1_FB30_Pos) CoreDebug_DHCSR_S_LOCKUP_Pos 19U ADC_SQR1_L_0 (0x1U << ADC_SQR1_L_Pos) RCC_PERIPHCLK_RTC 0x00000020U USB_OTG_GLPMCFG_REMWAKE USB_OTG_GLPMCFG_REMWAKE_Msk CAN_IER_FFIE0_Pos (2U) CAN_TI0R_TXRQ_Msk (0x1U << CAN_TI0R_TXRQ_Pos) SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) I2C_CCR_FS_Pos (15U) SYSCFG_EXTICR3_EXTI10_Msk (0xFU << SYSCFG_EXTICR3_EXTI10_Pos) CAN_F11R1_FB8_Msk (0x1U << CAN_F11R1_FB8_Pos) RCC_IT_CSS ((uint8_t)0x80) __HAL_RCC_DMA1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN); UNUSED(tmpreg); } while(0U) DCMI_IER_FRAME_IE_Msk (0x1U << DCMI_IER_FRAME_IE_Pos) FMC_BCR4_WREN_Pos (12U) __HAL_GET_FLAG __HAL_SYSCFG_GET_FLAG CAN_RDL0R_DATA1 CAN_RDL0R_DATA1_Msk GPIO_AFRH_AFRH6_0 GPIO_AFRH_AFSEL14_0 CAN_F1R1_FB31 CAN_F1R1_FB31_Msk __OPAMP_CSR_OPAXPD OPAMP_CSR_OPAXPD __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED ADC_SMPR2_SMP2_Pos (6U) CAN_F2R1_FB9 CAN_F2R1_FB9_Msk GPIO_OTYPER_OT2_Msk (0x1U << GPIO_OTYPER_OT2_Pos) CEC_CFGR_BRDNOGEN CEC_CFGR_BRDNOGEN_Msk QUADSPI_CR_FTHRES_2 (0x04U << QUADSPI_CR_FTHRES_Pos) __ARM_ARCH_PROFILE 77 gState FLASH_SR_PGPERR_Msk (0x1U << FLASH_SR_PGPERR_Pos) __HAL_FREEZE_TIM17_DBGMCU __HAL_DBGMCU_FREEZE_TIM17 DMA_SxCR_TEIE_Pos (2U) DWT_CTRL_NOCYCCNT_Pos 25U QUADSPI_CCR_ABSIZE_Msk (0x3U << QUADSPI_CCR_ABSIZE_Pos) RTC_ALRMBSSR_MASKSS_Pos (24U) SYSCFG_EXTICR2_EXTI6_PK 0x0A00U FMC_BWTR2_ADDSET_Msk (0xFU << FMC_BWTR2_ADDSET_Pos) RTC_TR_SU_Pos (0U) CEC_IER_RXACKEIE CEC_IER_RXACKEIE_Msk PWR_MODE_EVENT_FALLING PWR_PVD_MODE_EVENT_FALLING __HAL_PWR_UNDERDRIVE_ENABLE() (PWR->CR |= (uint32_t)PWR_CR_UDEN) RCC_CSR_IWDGRSTF_Pos (29U) FLASH_ERROR_OPTV HAL_FLASH_ERROR_OPTV USB_OTG_DIEPMSK_TXFURM_Msk (0x1U << USB_OTG_DIEPMSK_TXFURM_Pos) CAN_F8R2_FB5_Msk (0x1U << CAN_F8R2_FB5_Pos) CAN_F8R1_FB29 CAN_F8R1_FB29_Msk TPI_DEVID_NRZVALID_Pos 11U SDIO_STA_TXFIFOE_Pos (18U) RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk ADC_SQR2_SQ9_Pos (10U) FMC_BTR2_ADDHLD_0 (0x1U << FMC_BTR2_ADDHLD_Pos) SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) __HAL_RCC_DMA2_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA2EN)) == RESET) CAN_F9R2_FB18_Msk (0x1U << CAN_F9R2_FB18_Pos) SDIO_MASK_CMDACTIE_Msk (0x1U << SDIO_MASK_CMDACTIE_Pos) __HAL_RCC_SAI1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SAI1RST)) CAN_F12R1_FB21 CAN_F12R1_FB21_Msk CAN_F8R2_FB13_Pos (13U) FLASH_SCALE3_LATENCY1_FREQ 30000000U RCC_DCKCFGR_PLLSAIDIVQ_0 (0x01U << RCC_DCKCFGR_PLLSAIDIVQ_Pos) CAN_F6R2_FB20_Pos (20U) __USART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE FMC_SDCR2_NR FMC_SDCR2_NR_Msk SDIO_MASK_TXUNDERRIE_Msk (0x1U << SDIO_MASK_TXUNDERRIE_Pos) SPDIFRX_IMR_SBLKIE SPDIFRX_IMR_SBLKIE_Msk DBGMCU_APB1_FZ_DBG_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk __HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT RCC_PLLSAIDIVR_4 0x00010000U CAN_F12R1_FB14_Pos (14U) RTC_TAFCR_ALARMOUTTYPE RTC_TAFCR_ALARMOUTTYPE_Msk TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk RCC_CKGATENR_RCC_CKEN_Pos (6U) FMC_PATT_ATTHIZ2_2 (0x04U << FMC_PATT_ATTHIZ2_Pos) SDIO_STA_CMDSENT SDIO_STA_CMDSENT_Msk IS_CAN_FILTER_BANK_DUAL(BANK) ((BANK) <= 27U) __USB_OTG_HS_ULPI_CLK_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE HAL_ADC_STATE_READY 0x00000001U CAN_F5R2_FB14 CAN_F5R2_FB14_Msk FMC_BWTR1_ADDSET_2 (0x4U << FMC_BWTR1_ADDSET_Pos) RTC_ISR_SHPF_Pos (3U) FMC_BCR1_CCLKEN FMC_BCR1_CCLKEN_Msk __DEC32_MAX__ 9.999999E96DF GPIO_PUPDR_PUPD15_Msk (0x3U << GPIO_PUPDR_PUPD15_Pos) USB_OTG_DOEPTSIZ_PKTCNT_Pos (19U) CAN_F12R1_FB4 CAN_F12R1_FB4_Msk __SDIO_RELEASE_RESET __HAL_RCC_SDIO_RELEASE_RESET CAN_F13R2_FB26_Msk (0x1U << CAN_F13R2_FB26_Pos) CAN_F0R1_FB8_Pos (8U) RCC_PLLCFGR_PLLM_Pos (0U) DMA1_Stream2_BASE (DMA1_BASE + 0x040U) TIM1_BRK_TIM9_IRQn SAI_xCLRFR_CCNRDY SAI_xCLRFR_CCNRDY_Msk RTC_ALRMAR_ST_Pos (4U) CAN_F6R2_FB24 CAN_F6R2_FB24_Msk I2C_OAR1_ADD9 I2C_OAR1_ADD9_Msk EXTI_PR_PR3 EXTI_PR_PR3_Msk OTG_HS_IRQn CAN_F0R2_FB29 CAN_F0R2_FB29_Msk __MAIN_H__  DCMI_SR_HSYNC_Msk (0x1U << DCMI_SR_HSYNC_Pos) VOLTAGE_RANGE_3 FLASH_VOLTAGE_RANGE_3 ADC_LTR_LT_Msk (0xFFFU << ADC_LTR_LT_Pos) CAN_F7R2_FB2_Msk (0x1U << CAN_F7R2_FB2_Pos) CAN_RDL1R_DATA0_Msk (0xFFU << CAN_RDL1R_DATA0_Pos) FMC_BCR4_EXTMOD_Pos (14U) CAN_F10R1_FB21_Msk (0x1U << CAN_F10R1_FB21_Pos) ADC_CHANNEL_13 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_0)) CAN_FM1R_FBM2_Msk (0x1U << CAN_FM1R_FBM2_Pos) SCB_SHCSR_BUSFAULTACT_Pos 1U CAN_F8R2_FB30_Pos (30U) CAN_F13R1_FB13_Msk (0x1U << CAN_F13R1_FB13_Pos) FMC_BTR4_DATLAT_Msk (0xFU << FMC_BTR4_DATLAT_Pos) CAN_F5R1_FB8 CAN_F5R1_FB8_Msk RTC_CR_COSEL_Pos (19U) CAN_F3R2_FB8_Msk (0x1U << CAN_F3R2_FB8_Pos) USB_OTG_GINTMSK_EOPFM USB_OTG_GINTMSK_EOPFM_Msk DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk GPIO_BSRR_BS0_Msk (0x1U << GPIO_BSRR_BS0_Pos) __AFIO_RELEASE_RESET __HAL_RCC_AFIO_RELEASE_RESET USB_OTG_GUSBCFG_ULPIFSLS USB_OTG_GUSBCFG_ULPIFSLS_Msk UART_IT_ERR ((uint32_t)(UART_CR3_REG_INDEX << 28U | USART_CR3_EIE)) USB_OTG_GINTSTS_USBSUSP_Msk (0x1U << USB_OTG_GINTSTS_USBSUSP_Pos) USART_CR1_M_Msk (0x1U << USART_CR1_M_Pos) RCC_AHB3LPENR_QSPILPEN RCC_AHB3LPENR_QSPILPEN_Msk FMC_SDTR1_TRC FMC_SDTR1_TRC_Msk USB_OTG_GINTSTS_WKUINT_Msk (0x1U << USB_OTG_GINTSTS_WKUINT_Pos) USB_OTG_DOEPCTL_NAKSTS_Msk (0x1U << USB_OTG_DOEPCTL_NAKSTS_Pos) __TA_IBIT__ 64 QUADSPI_FCR_CSMF_Msk (0x1U << QUADSPI_FCR_CSMF_Pos) CAN_F5R1_FB20_Msk (0x1U << CAN_F5R1_FB20_Pos) __sclearerr(p) ((void)((p)->_flags &= ~(__SERR|__SEOF))) CAN_F6R1_FB13 CAN_F6R1_FB13_Msk SysTick_CTRL_CLKSOURCE_Pos 2U DMA_LISR_DMEIF1 DMA_LISR_DMEIF1_Msk CAN_F7R1_FB5 CAN_F7R1_FB5_Msk I2C_SR1_RXNE I2C_SR1_RXNE_Msk ADC_SQR1_RK(_CHANNELNB_,_RANKNB_) (((uint32_t)((uint16_t)(_CHANNELNB_))) << (5U * ((_RANKNB_) - 13U))) FLASH_ACR_LATENCY_0WS 0x00000000U TIM_PSC_PSC_Pos (0U) FMC_BCR1_MTYP_0 (0x1U << FMC_BCR1_MTYP_Pos) FMC_BCR2_WAITPOL_Msk (0x1U << FMC_BCR2_WAITPOL_Pos) CAN_TDL2R_DATA2_Pos (16U) USB_OTG_GLPMCFG_LPMCHIDX USB_OTG_GLPMCFG_LPMCHIDX_Msk RCC_AHB1RSTR_GPIOHRST RCC_AHB1RSTR_GPIOHRST_Msk RTC_TSDR_MT RTC_TSDR_MT_Msk CAN_FA1R_FACT19_Msk (0x1U << CAN_FA1R_FACT19_Pos) TIM_PSC_PSC TIM_PSC_PSC_Msk RCC_CR_BYTE2_ADDRESS 0x40023802U USB_OTG_DOEPEACHMSK1_NAKM_Pos (13U) CAN_F2R2_FB15 CAN_F2R2_FB15_Msk CAN_F1R2_FB27 CAN_F1R2_FB27_Msk QUADSPI_CR_PRESCALER QUADSPI_CR_PRESCALER_Msk _is_cxa ADC_CSR_JEOC2_Msk (0x1U << ADC_CSR_JEOC2_Pos) RCC_APB2RSTR_USART1RST_Msk (0x1U << RCC_APB2RSTR_USART1RST_Pos) HAL_TIM_ACTIVE_CHANNEL_CLEARED __HAL_ADC_CFGR_AWD23CR ADC_CFGR_AWD23CR CAN_F6R2_FB22_Msk (0x1U << CAN_F6R2_FB22_Pos) SYSCFG_EXTICR4_EXTI15_PI 0x8000U CAN_F11R2_FB6 CAN_F11R2_FB6_Msk RTC_ALRMBR_DU_2 (0x4U << RTC_ALRMBR_DU_Pos) TIM_DMA_UPDATE (TIM_DIER_UDE) CAN_F11R1_FB1_Pos (1U) IS_OB_STDBY_SOURCE(SOURCE) (((SOURCE) == OB_STDBY_NO_RST) || ((SOURCE) == OB_STDBY_RST)) ADC_SMPR2_SMP6_0 (0x1U << ADC_SMPR2_SMP6_Pos) ADC_SMPR1_SMP12_0 (0x1U << ADC_SMPR1_SMP12_Pos) CAN_F2R1_FB30_Pos (30U) __UINT_LEAST32_TYPE__ long unsigned int EXTI_FTSR_TR15_Msk (0x1U << EXTI_FTSR_TR15_Pos) __PRI64FAST(x) __FAST64 __STRINGIFY(x) __int_fast64_t_defined 1 PHY_RESET ((uint16_t)0x8000U) CAN_F8R1_FB5 CAN_F8R1_FB5_Msk CAN_F13R2_FB10_Pos (10U) RCC_CIR_LSERDYIE_Msk (0x1U << RCC_CIR_LSERDYIE_Pos) CAN_F7R1_FB5_Pos (5U) CAN_FS1R_FSC6_Pos (6U) CAN_MCR_RFLM_Msk (0x1U << CAN_MCR_RFLM_Pos) FMPI2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFU << FMPI2C_TIMEOUTR_TIMEOUTB_Pos) CAN_F2R2_FB5_Msk (0x1U << CAN_F2R2_FB5_Pos) RCC_DCKCFGR2_SDIOSEL_Msk (0x1U << RCC_DCKCFGR2_SDIOSEL_Pos) __timer_t_defined  ADC_RESOLUTION_10B ((uint32_t)ADC_CR1_RES_0) CCR4 CAN_F9R1_FB12_Msk (0x1U << CAN_F9R1_FB12_Pos) __ULFRACT_IBIT__ 0 OPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0 CAN_F2R1_FB25_Msk (0x1U << CAN_F2R1_FB25_Pos) CAN_FS1R_FSC12_Msk (0x1U << CAN_FS1R_FSC12_Pos) EXTI_SWIER_SWIER18_Msk (0x1U << EXTI_SWIER_SWIER18_Pos) __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : __HAL_COMP_COMP2_EXTI_GET_FLAG()) FMC_BTR3_ACCMOD_0 (0x1U << FMC_BTR3_ACCMOD_Pos) DMA_HIFCR_CTEIF7 DMA_HIFCR_CTEIF7_Msk EXTI_SWIER_SWIER1 EXTI_SWIER_SWIER1_Msk EXTI_RTSR_TR19_Pos (19U) ADC_JSQR_JSQ4_Pos (15U) CAN_TSR_TERR2_Msk (0x1U << CAN_TSR_TERR2_Pos) __HAL_RCC_WWDG_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_WWDGLPEN)) __HAL_RCC_GPIOA_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOAEN)) == RESET) HAL_SYSCFG_FASTMODEPLUS_I2C1 I2C_FASTMODEPLUS_I2C1 RCC_CIR_CSSF_Msk (0x1U << RCC_CIR_CSSF_Pos) __SDADC3_RELEASE_RESET __HAL_RCC_SDADC3_RELEASE_RESET SYSCFG_FLAG_RC48 RCC_FLAG_HSI48 RCC_APB1ENR_TIM5EN RCC_APB1ENR_TIM5EN_Msk CAN_F12R1_FB21_Msk (0x1U << CAN_F12R1_FB21_Pos) CAN_F2R1_FB24_Pos (24U) CAN_F11R2_FB26_Msk (0x1U << CAN_F11R2_FB26_Pos) RTC_BKP7R_Pos (0U) USB_OTG_DSTS_ENUMSPD_0 (0x1U << USB_OTG_DSTS_ENUMSPD_Pos) __UQQ_FBIT__ 8 CAN_F12R1_FB28_Msk (0x1U << CAN_F12R1_FB28_Pos) CAN_F2R1_FB30 CAN_F2R1_FB30_Msk USB_OTG_GUSBCFG_PCCI_Pos (23U) FLASH_SR_SOP FLASH_SR_SOP_Msk CAN_F5R2_FB27_Msk (0x1U << CAN_F5R2_FB27_Pos) TIM_CCx_DISABLE 0x00000000U CAN_TDL1R_DATA3 CAN_TDL1R_DATA3_Msk USB_OTG_HCCHAR_CHDIS_Pos (30U) CAN_F7R1_FB23_Msk (0x1U << CAN_F7R1_FB23_Pos) __HAL_RCC_DAC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN); UNUSED(tmpreg); } while(0U) M0AR RCC_PLLCFGR_PLLP_Msk (0x3U << RCC_PLLCFGR_PLLP_Pos) tmpreg USB_OTG_GINTSTS_OEPINT_Msk (0x1U << USB_OTG_GINTSTS_OEPINT_Pos) ADC_CR1_EOCIE_Msk (0x1U << ADC_CR1_EOCIE_Pos) TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) __DOTS , ... INT_LEAST8_MAX (__INT_LEAST8_MAX__) __ADC12_IS_CLK_ENABLED __HAL_RCC_ADC12_IS_CLK_ENABLED __GPIOC_IS_CLK_DISABLED __HAL_RCC_GPIOC_IS_CLK_DISABLED COMP_EXTI_LINE_COMP6_EVENT COMP_EXTI_LINE_COMP6 GPIO_BSRR_BR_1 GPIO_BSRR_BR1 GPIO_PUPDR_PUPDR15 GPIO_PUPDR_PUPD15 SYSCFG_PMC_ADC2DC2_Pos (17U) CAN_F1R2_FB2_Msk (0x1U << CAN_F1R2_FB2_Pos) __section(x) __attribute__((__section__(x))) _REENT_SIGNGAM(ptr) ((ptr)->_new._reent._gamma_signgam) CAN_F2R1_FB18_Pos (18U) __GPIOA_CLK_SLEEP_ENABLE __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE ADC_SQR2_SQ9_1 (0x02U << ADC_SQR2_SQ9_Pos) SYSCFG_EXTICR1_EXTI0_PD 0x0003U EXTI_RTSR_TR11 EXTI_RTSR_TR11_Msk DMA_HISR_DMEIF7_Msk (0x1U << DMA_HISR_DMEIF7_Pos) __SPI2_CLK_SLEEP_ENABLE __HAL_RCC_SPI2_CLK_SLEEP_ENABLE TIM12 ((TIM_TypeDef *) TIM12_BASE) __TIM18_CLK_ENABLE __HAL_RCC_TIM18_CLK_ENABLE DMA_SxCR_DMEIE_Pos (1U) USB_OTG_DOEPEACHMSK1_EPDM USB_OTG_DOEPEACHMSK1_EPDM_Msk GPIO_MODER_MODE11_Pos (22U) __HAL_RCC_TIM2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN); UNUSED(tmpreg); } while(0U) USB_OTG_GOTGCTL_VBVALOVAL_Pos (3U) GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk RCC_APB2ENR_USART6EN RCC_APB2ENR_USART6EN_Msk RCC_APB1LPENR_I2C2LPEN RCC_APB1LPENR_I2C2LPEN_Msk __HAL_RCC_FMPI2C1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_FMPI2C1EN)) xPSR_GE_Pos 16U CAN_F1R2_FB10_Pos (10U) _RAND48_ADD (0x000b) USB_OTG_DSTS_SUSPSTS_Msk (0x1U << USB_OTG_DSTS_SUSPSTS_Pos) CAN_RI0R_RTR CAN_RI0R_RTR_Msk SDIO_STA_RXFIFOHF_Msk (0x1U << SDIO_STA_RXFIFOHF_Pos) __dead2 __attribute__((__noreturn__)) DAC_DHR12RD_DACC1DHR DAC_DHR12RD_DACC1DHR_Msk USART_CR1_PS_Pos (9U) SDIO_MASK_CTIMEOUTIE_Pos (2U) CAN_F7R2_FB30_Pos (30U) DMA_LISR_DMEIF0_Pos (2U) CAN_FS1R_FSC8_Msk (0x1U << CAN_FS1R_FSC8_Pos) USB_OTG_PCGCCTL_PHYSUSP_Msk (0x1U << USB_OTG_PCGCCTL_PHYSUSP_Pos) GPIO_BSRR_BR_5 GPIO_BSRR_BR5 DMA_SxCR_ACK_Pos (20U) FMC_BWTR1_DATAST_7 (0x80U << FMC_BWTR1_DATAST_Pos) SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) CAN_F13R2_FB9 CAN_F13R2_FB9_Msk __USART2_CLK_ENABLE __HAL_RCC_USART2_CLK_ENABLE CAN_F9R2_FB6 CAN_F9R2_FB6_Msk CAN_FFA1R_FFA26_Pos (26U) USARTNACK_DISABLED USART_NACK_DISABLE RTC_ALRMBSSR_MASKSS_3 (0x8U << RTC_ALRMBSSR_MASKSS_Pos) ADC_SQR3_SQ1_Pos (0U) TIM_OR_TI1_RMP_Pos (0U) FMC_BCR3_WAITEN FMC_BCR3_WAITEN_Msk CAN_F4R1_FB28_Pos (28U) ADC_CSR_EOC2 ADC_CSR_EOC2_Msk RCC_APB1ENR_TIM14EN_Msk (0x1U << RCC_APB1ENR_TIM14EN_Pos) CAN_F3R2_FB3_Pos (3U) GPIO_ODR_OD14_Msk (0x1U << GPIO_ODR_OD14_Pos) __HAL_UART_HWCONTROL_RTS_ENABLE(__HANDLE__) do{ SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE); (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_RTSE; } while(0U) CAN_F11R2_FB28 CAN_F11R2_FB28_Msk GPIO_ODR_OD12_Pos (12U) ContinuousConvMode __ADC12_RELEASE_RESET __HAL_RCC_ADC12_RELEASE_RESET __ATOMIC_RELAXED 0 TPI_DEVTYPE_SubType_Pos 0U USB_OTG_DOEPINT_NYET_Msk (0x1U << USB_OTG_DOEPINT_NYET_Pos) RCC_APB1RSTR_USART3RST RCC_APB1RSTR_USART3RST_Msk GPIO_BSRR_BR2_Pos (18U) __ADC2_RELEASE_RESET __HAL_RCC_ADC2_RELEASE_RESET FMPI2C_CR2_NACK FMPI2C_CR2_NACK_Msk RCC_APB1RSTR_CECRST RCC_APB1RSTR_CECRST_Msk SYSCFG_EXTICR1_EXTI2_Pos (8U) GPIO_AFRL_AFSEL7_0 (0x1U << GPIO_AFRL_AFSEL7_Pos) ADC_SQR3_SQ6_1 (0x02U << ADC_SQR3_SQ6_Pos) FMC_PATT_ATTWAIT2_Pos (8U) CAN_F3R2_FB20_Pos (20U) UART_LINBREAKDETECTLENGTH_11B 0x00000020U CAN_F3R1_FB15_Msk (0x1U << CAN_F3R1_FB15_Pos) EXTI_FTSR_TR11_Msk (0x1U << EXTI_FTSR_TR11_Pos) CAN_F3R2_FB25_Pos (25U) USB_OTG_DOEPTSIZ_STUPCNT USB_OTG_DOEPTSIZ_STUPCNT_Msk CAN_F11R1_FB1_Msk (0x1U << CAN_F11R1_FB1_Pos) SYSCFG_EXTICR1_EXTI3_PI 0x8000U __HAL_RCC_SPI4_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI4RST)) DCMI_MIS_FRAME_MIS_Pos (0U) __STRINGIFY(a) #a CAN_F8R2_FB8 CAN_F8R2_FB8_Msk USB_OTG_GOTGINT_SEDET_Msk (0x1U << USB_OTG_GOTGINT_SEDET_Pos) _PTRDIFF_T_DECLARED  CAN_F7R1_FB12 CAN_F7R1_FB12_Msk RCC_PLLSAICFGR_PLLSAIQ_2 (0x4U << RCC_PLLSAICFGR_PLLSAIQ_Pos) CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) CAN_F1R1_FB17 CAN_F1R1_FB17_Msk FMC_BWTR2_DATAST_0 (0x01U << FMC_BWTR2_DATAST_Pos) CAN_BTR_TS2_Pos (20U) __ORDER_LITTLE_ENDIAN__ 1234 RTC_ISR_WUTF RTC_ISR_WUTF_Msk CEC_CFGR_BRDNOGEN_Pos (7U) TxXferSize _SYS__PTHREADTYPES_H_  __SRAM1_CLK_SLEEP_ENABLE __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE PWR_PVD_MODE_IT_RISING 0x00010001U FMC_BTR1_ADDHLD_3 (0x8U << FMC_BTR1_ADDHLD_Pos) CR_PLLON_BB RCC_CR_PLLON_BB __HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE CAN_F3R2_FB14_Pos (14U) CAN_F8R1_FB13_Msk (0x1U << CAN_F8R1_FB13_Pos) DCMI_CR_CAPTURE_Msk (0x1U << DCMI_CR_CAPTURE_Pos) PWR_CR_PLS_0 (0x1U << PWR_CR_PLS_Pos) _REENT_MP_RESULT_K(ptr) ((ptr)->_result_k) QUADSPI_ABR_ALTERNATE_Pos (0U) IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) || ((SELECTION) == TIM_TS_ITR1) || ((SELECTION) == TIM_TS_ITR2) || ((SELECTION) == TIM_TS_ITR3) || ((SELECTION) == TIM_TS_NONE)) ITM_TCR_SWOENA_Pos 4U FMC_BCR4_BURSTEN_Pos (8U) FMC_PMEM_MEMHOLD2 FMC_PMEM_MEMHOLD2_Msk FMC_BCR1_EXTMOD_Pos (14U) __tm_wday __HAL_DBGMCU_UNFREEZE_TIM3() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM3_STOP)) IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || ((INSTANCE) == USB_OTG_HS)) I2C_SR2_SMBHOST_Msk (0x1U << I2C_SR2_SMBHOST_Pos) DCMI_ESUR_LSU_Msk (0xFFU << DCMI_ESUR_LSU_Pos) CAN_F5R2_FB30_Pos (30U) TIM_SMCR_TS_0 (0x1U << TIM_SMCR_TS_Pos) RCC_APB1LPENR_USART2LPEN_Msk (0x1U << RCC_APB1LPENR_USART2LPEN_Pos) TIM_DMABase_CCR2 TIM_DMABASE_CCR2 SPI_I2SCFGR_ASTRTEN SPI_I2SCFGR_ASTRTEN_Msk CAN_F13R2_FB17 CAN_F13R2_FB17_Msk __FSMC_RELEASE_RESET __HAL_RCC_FSMC_RELEASE_RESET CAN_F6R2_FB31 CAN_F6R2_FB31_Msk SCB_SHCSR_BUSFAULTPENDED_Pos 14U EXTI_IMR_MR21_Pos (21U) HAL_FMPI2CEx_DigitalFilter_Config HAL_FMPI2CEx_ConfigDigitalFilter RCC_APB1LPENR_CECLPEN RCC_APB1LPENR_CECLPEN_Msk CAN_F12R1_FB4_Msk (0x1U << CAN_F12R1_FB4_Pos) MPU_TEX_LEVEL1 ((uint8_t)0x01) FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk ADC_SQR2_SQ10_Pos (15U) DBGMCU_CR_TRACE_MODE_Pos (6U) GPIO_AF2_LPTIM GPIO_AF2_LPTIM1 UART_FLAG_TC ((uint32_t)USART_SR_TC) I2C_SR1_PECERR_Msk (0x1U << I2C_SR1_PECERR_Pos) CAN_F4R2_FB21_Msk (0x1U << CAN_F4R2_FB21_Pos) I2C_OAR1_ADD1_Pos (1U) __HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE GPIO_BSRR_BR2_Msk (0x1U << GPIO_BSRR_BR2_Pos) __SRD 0x0004 USB_OTG_HCINTMSK_NAKM_Pos (4U) __CAN1_CLK_SLEEP_ENABLE __HAL_RCC_CAN1_CLK_SLEEP_ENABLE RCC_APB2ENR_SPI4EN RCC_APB2ENR_SPI4EN_Msk TIM_EGR_CC3G_Msk (0x1U << TIM_EGR_CC3G_Pos) EXTI_EMR_MR9 EXTI_EMR_MR9_Msk RCC_APB2RSTR_SAI2RST_Pos (23U) __HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER ADC_NONMULTIMODE_OR_MULTIMODEMASTER GPIO_ODR_OD9_Pos (9U) CAN_F5R2_FB24_Pos (24U) __HAL_DMA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA_STATE_RESET) I2C_SR1_ADD10_Msk (0x1U << I2C_SR1_ADD10_Pos) __HAL_UNFREEZE_RTC_DBGMCU __HAL_DBGMCU_UNFREEZE_RTC CAN_F10R2_FB18 CAN_F10R2_FB18_Msk __TIM7_CLK_ENABLE __HAL_RCC_TIM7_CLK_ENABLE __ACCUM_EPSILON__ 0x1P-15K UINT16_MAX (__UINT16_MAX__) CAN_F11R1_FB18_Pos (18U) CAN_TDL1R_DATA0_Pos (0U) HAL_UART_MspDeInit TIM_CCER_CC2NE TIM_CCER_CC2NE_Msk TIM_OCMODE_ACTIVE (TIM_CCMR1_OC1M_0) __CAN_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE DMA_SxCR_MSIZE_Msk (0x3U << DMA_SxCR_MSIZE_Pos) RCC_APB1RSTR_USART2RST_Msk (0x1U << RCC_APB1RSTR_USART2RST_Pos) CAN_F0R1_FB17_Pos (17U) GPIO_ODR_OD1_Pos (1U) RTC_ALRMAR_HU_1 (0x2U << RTC_ALRMAR_HU_Pos) FMC_SDCR2_CAS FMC_SDCR2_CAS_Msk DAC_CR_WAVE2_0 (0x1U << DAC_CR_WAVE2_Pos) RCC_CFGR_HPRE_Msk (0xFU << RCC_CFGR_HPRE_Pos) DCMI_IER_ERR_IE_Pos (2U) TIM_CCMR2_OC4CE_Pos (15U) DMA_LISR_FEIF1_Pos (6U) CAN_F10R1_FB5_Pos (5U) USB_OTG_DCFG_DSPD_Pos (0U) FA1R CEC_ISR_RXEND CEC_ISR_RXEND_Msk __TIM12_CLK_SLEEP_ENABLE __HAL_RCC_TIM12_CLK_SLEEP_ENABLE RCC_AHB1RSTR_GPIOHRST_Msk (0x1U << RCC_AHB1RSTR_GPIOHRST_Pos) RTC_TAFCR_TAMP1E_Msk (0x1U << RTC_TAFCR_TAMP1E_Pos) __HAL_DBGMCU_FREEZE_TIM3() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM3_STOP)) RTC_CR_BYPSHAD_Msk (0x1U << RTC_CR_BYPSHAD_Pos) HSI_VALUE ((uint32_t)16000000U) __ARM_FEATURE_QBIT 1 EXTI_FTSR_TR0_Pos (0U) CAN_F5R1_FB6 CAN_F5R1_FB6_Msk EXTI_RTSR_TR15_Msk (0x1U << EXTI_RTSR_TR15_Pos) PWR_CR_LPLVDS_Pos (10U) USB_OTG_GUSBCFG_TOCAL_2 (0x4U << USB_OTG_GUSBCFG_TOCAL_Pos) __LDBL_MIN_10_EXP__ (-307) FMC_PATT_ATTWAIT2_6 (0x40U << FMC_PATT_ATTWAIT2_Pos) FPU_FPDSCR_RMode_Pos 22U SYSCFG_PMC_ADC2DC2_Msk (0x1U << SYSCFG_PMC_ADC2DC2_Pos) DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk FMC_BCR1_EXTMOD FMC_BCR1_EXTMOD_Msk FMC_SDCMR_CTB2 FMC_SDCMR_CTB2_Msk USB_OTG_PCGCR_STPPCLK_Pos (0U) USB_OTG_HS_HOST_MAX_CHANNEL_NBR 16U DMA1_Stream2_IRQn CAN_F4R1_FB8_Msk (0x1U << CAN_F4R1_FB8_Pos) RCC_CIR_PLLI2SRDYC_Pos (21U) EXTI_IMR_IM9 EXTI_IMR_MR9 RCC_APB1RSTR_UART4RST_Pos (19U) RTC_ALRMBR_WDSEL_Pos (30U) __HAL_RCC_USART2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART2LPEN)) TIM_CCMR2_CC4S_0 (0x1U << TIM_CCMR2_CC4S_Pos) HAL_ADC_STATE_EOC_REG HAL_ADC_STATE_REG_EOC __HAL_ADC_CFGR1_AUTOWAIT ADC_CFGR1_AUTOWAIT CAN_F12R2_FB12_Msk (0x1U << CAN_F12R2_FB12_Pos) FMC_BCR3_EXTMOD_Msk (0x1U << FMC_BCR3_EXTMOD_Pos) ADC123_COMMON_BASE (APB2PERIPH_BASE + 0x2300U) PWR_REGULATOR_VOLTAGE_SCALE1 PWR_CR_VOS RCC_RTCCLKSOURCE_HSE_DIV14 0x000E0300U CEC_CFGR_LBPEGEN CEC_CFGR_LBPEGEN_Msk USB_OTG_GRXSTSP_DPID USB_OTG_GRXSTSP_DPID_Msk CAN_F6R1_FB25 CAN_F6R1_FB25_Msk USB_OTG_DTHRCTL_ISOTHREN USB_OTG_DTHRCTL_ISOTHREN_Msk SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) CAN_F13R1_FB9_Pos (9U) NVIC_STIR_INTID_Msk (0x1FFUL ) I2C_GENERALCALL_ENABLED I2C_GENERALCALL_ENABLE SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk CEC_ISR_BRE_Msk (0x1U << CEC_ISR_BRE_Pos) SPI4_IRQn WWDG_CR_WDGA_Pos (7U) DAC_SR_DMAUDR1_Pos (13U) I2C_CR1_ALERT_Pos (13U) RCC_PLLI2SCFGR_PLLI2SN_5 (0x020U << RCC_PLLI2SCFGR_PLLI2SN_Pos) GPIO_ODR_ODR_4 GPIO_ODR_OD4 GPIO_IDR_ID10_Msk (0x1U << GPIO_IDR_ID10_Pos) __HAL_TIM_SetAutoreload __HAL_TIM_SET_AUTORELOAD RCC_AHB1LPENR_GPIOELPEN_Pos (4U) CAN_F11R1_FB5 CAN_F11R1_FB5_Msk TIM_DMABurstLength_4Transfers TIM_DMABURSTLENGTH_4TRANSFERS FMC_PMEM_MEMSET2_5 (0x20U << FMC_PMEM_MEMSET2_Pos) CAN_F9R1_FB17_Msk (0x1U << CAN_F9R1_FB17_Pos) UART_IT_IDLE ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_IDLEIE)) __HAL_RCC_GET_DFSDM_SOURCE __HAL_RCC_GET_DFSDM1_SOURCE GPIO_MODER_MODER2_Msk (0x3U << GPIO_MODER_MODER2_Pos) TIM_OCMODE_TOGGLE (TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_1) CAN_F7R2_FB28_Pos (28U) GPIO_OSPEEDR_OSPEED3_0 (0x1U << GPIO_OSPEEDR_OSPEED3_Pos) ADC_CHANNEL_10 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_1)) RTC_TR_MNT_2 (0x4U << RTC_TR_MNT_Pos) TIM5_IRQn IS_UART_ONEBIT_SAMPLING IS_UART_ONE_BIT_SAMPLE PWR_PVDLEVEL_2 PWR_CR_PLS_LEV2 TYPEPROGRAMDATA_FASTWORD FLASH_TYPEPROGRAMDATA_FASTWORD GPIO_AF2_TIM5 ((uint8_t)0x02) TIM_CLOCKPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE GPIO_PUPDR_PUPD6_0 (0x1U << GPIO_PUPDR_PUPD6_Pos) IS_UART_LIN_OVERSAMPLING(SAMPLING) (((SAMPLING) == UART_OVERSAMPLING_16)) RTC_ALRMAR_MNU_2 (0x4U << RTC_ALRMAR_MNU_Pos) SYSCFG_EXTICR4_EXTI14_PB 0x0100U SPDIFRX_DIR_THI_Pos (0U) TIM_DMABase_PSC TIM_DMABASE_PSC EXTI_RTSR_TR20_Msk (0x1U << EXTI_RTSR_TR20_Pos) RCC_RTCCLKSOURCE_HSE_DIV4 0x00040300U RTC_ALRMBR_HT_0 (0x1U << RTC_ALRMBR_HT_Pos) TIM_CLOCKSOURCE_ETRMODE1 (TIM_SMCR_TS) TIM_CCER_CCxNE_MASK ((uint32_t)(TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) __HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL)) __GCC_ATOMIC_SHORT_LOCK_FREE 2 CAN_F7R1_FB1 CAN_F7R1_FB1_Msk EXTI_IMR_MR13_Msk (0x1U << EXTI_IMR_MR13_Pos) LSION_BitNumber RCC_LSION_BIT_NUMBER QUADSPI_CCR_INSTRUCTION_Msk (0xFFU << QUADSPI_CCR_INSTRUCTION_Pos) RCC_APB2ENR_ADC2EN RCC_APB2ENR_ADC2EN_Msk RCC_CFGR_SWS_PLL 0x00000008U CAN_F6R2_FB1 CAN_F6R2_FB1_Msk CAN_F10R2_FB21_Pos (21U) CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) RCC_PLLI2SCFGR_PLLI2SQ_0 (0x1U << RCC_PLLI2SCFGR_PLLI2SQ_Pos) EXTI_SWIER_SWIER12_Msk (0x1U << EXTI_SWIER_SWIER12_Pos) RTC_CR_ALRAE_Pos (8U) _REENT_WCTOMB_STATE(ptr) ((ptr)->_new._reent._wctomb_state) SPI_CR1_CPHA_Pos (0U) FMC_BTR3_DATLAT_Pos (24U) CAN_F11R1_FB29 CAN_F11R1_FB29_Msk DMA_HISR_DMEIF7 DMA_HISR_DMEIF7_Msk __HAL_UART_CLEAR_FEFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__) USB_OTG_DAINT_IEPINT_Pos (0U) USB_OTG_DIEPCTL_SD0PID_SEVNFRM USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk __USART2_IS_CLK_DISABLED __HAL_RCC_USART2_IS_CLK_DISABLED FPU_MVFR0_FP_rounding_modes_Pos 28U _REENT_CHECK_TM(ptr)  FLASH_FLAG_OPERR FLASH_SR_SOP __STM32F4xx_HAL_RCC_EX_H  DCMI_ESCR_FEC DCMI_ESCR_FEC_Msk SAI_xIMR_WCKCFGIE_Msk (0x1U << SAI_xIMR_WCKCFGIE_Pos) __HAL_RCC_ADC1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) == RESET) CAN_RDH0R_DATA7_Msk (0xFFU << CAN_RDH0R_DATA7_Pos) __signed signed DCMI_MIS_LINE_MIS_Msk (0x1U << DCMI_MIS_LINE_MIS_Pos) CRC_OUTPUTDATA_INVERSION_ENABLED CRC_OUTPUTDATA_INVERSION_ENABLE SPI_SR_OVR_Msk (0x1U << SPI_SR_OVR_Pos) SPI_TXCRCR_TXCRC_Msk (0xFFFFU << SPI_TXCRCR_TXCRC_Pos) RCC_I2SAPB1CLKSOURCE_EXT ((uint32_t)RCC_DCKCFGR_I2S1SRC_0) USB_OTG_GNPTXSTS_NPTXFSAV_Msk (0xFFFFU << USB_OTG_GNPTXSTS_NPTXFSAV_Pos) __ntohl(_x) __bswap32(_x) _ATEXIT_INIT {_NULL, 0, {_NULL}, {{_NULL}, {_NULL}, 0, 0}} CAN_F1R1_FB28_Pos (28U) SAI_xIMR_CNRDYIE_Pos (4U) TIM_LOCKLEVEL_1 (TIM_BDTR_LOCK_0) __RAM_FUNC HAL_StatusTypeDef __attribute__((section(".RamFunc"))) RCC_APB1RSTR_FMPI2C1RST_Pos (24U) FMC_BCR1_CBURSTRW_Msk (0x1U << FMC_BCR1_CBURSTRW_Pos) __HAL_USB_FS_EXTI_CLEAR_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG DMA2_Stream4_IRQn FIFOMode ADC_CR2_ALIGN_Msk (0x1U << ADC_CR2_ALIGN_Pos) TIM_ICSELECTION_INDIRECTTI (TIM_CCMR1_CC1S_1) GPIO_MODER_MODE7_Pos (14U) FLASH_SCALE2_LATENCY2_FREQ 60000000U __SDMMC_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC_CLK_SLEEP_DISABLE I2C_NOSTRETCH_DISABLED I2C_NOSTRETCH_DISABLE RCC_APB1LPENR_DACLPEN_Pos (29U) PWR_CR_LPDS_Pos (0U) DAC_SWTRIGR_SWTRIG1_Msk (0x1U << DAC_SWTRIGR_SWTRIG1_Pos) _POSIX_C_SOURCE 200809L HAL_DCMI_DisableCROP HAL_DCMI_DisableCrop FLASH_CR_SNB_0 (0x01U << FLASH_CR_SNB_Pos) PRIiPTR __PRIPTR(i) CONTROL_nPRIV_Pos 0U __CEC_IS_CLK_ENABLED __HAL_RCC_CEC_IS_CLK_ENABLED GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk CAN_F7R2_FB30 CAN_F7R2_FB30_Msk CAN_F10R2_FB7 CAN_F10R2_FB7_Msk IS_NBSECTORS IS_FLASH_NBSECTORS RTC_TSTR_SU_0 (0x1U << RTC_TSTR_SU_Pos) CAN_F12R2_FB31_Pos (31U) FLASH_SR_RDERR_Msk (0x1U << FLASH_SR_RDERR_Pos) __SDADC3_CLK_ENABLE __HAL_RCC_SDADC3_CLK_ENABLE SPDIFRX_IMR_CSRNEIE SPDIFRX_IMR_CSRNEIE_Msk CAN_F6R1_FB24 CAN_F6R1_FB24_Msk CAN_F4R1_FB21_Pos (21U) GPIO_MODER_MODER11_Pos (22U) SPI_CR1_CPOL_Pos (1U) GPIO_LCKR_LCK4_Pos (4U) IS_RCC_SPDIFRXCLKSOURCE(SOURCE) (((SOURCE) == RCC_SPDIFRXCLKSOURCE_PLLR) || ((SOURCE) == RCC_SPDIFRXCLKSOURCE_PLLI2SP)) FLASH_OPTCR1_nWRP FLASH_OPTCR1_nWRP_Msk CAN_FM1R_FBM20 CAN_FM1R_FBM20_Msk DMA_HIFCR_CDMEIF7 DMA_HIFCR_CDMEIF7_Msk CAN_TSR_RQCP1_Pos (8U) PHY_ISOLATE ((uint16_t)0x0400U) CAN_F10R1_FB24 CAN_F10R1_FB24_Msk FLASH_ERROR_ERS HAL_FLASH_ERROR_ERS SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) USB_OTG_DOEPCTL_USBAEP_Msk (0x1U << USB_OTG_DOEPCTL_USBAEP_Pos) CAN_F11R1_FB14_Msk (0x1U << CAN_F11R1_FB14_Pos) CAN_F10R1_FB10_Pos (10U) __sdidinit __SCNPTR(x) __STRINGIFY(x) SYSCFG_EXTICR4_EXTI14_PF 0x0500U TIM_DIER_BIE_Msk (0x1U << TIM_DIER_BIE_Pos) RCC_PLLSAICFGR_PLLSAIQ_Msk (0xFU << RCC_PLLSAICFGR_PLLSAIQ_Pos) CAN_F13R1_FB18 CAN_F13R1_FB18_Msk CAN_F6R1_FB25_Msk (0x1U << CAN_F6R1_FB25_Pos) GPIO_OTYPER_OT7_Pos (7U) APB2RSTR USB_OTG_GLPMCFG_L1RSMOK_Msk (0x1U << USB_OTG_GLPMCFG_L1RSMOK_Pos) ADC_SQR3_SQ1_0 (0x01U << ADC_SQR3_SQ1_Pos) SDIO_DCTRL_DTMODE_Msk (0x1U << SDIO_DCTRL_DTMODE_Pos) CAN_F13R2_FB30 CAN_F13R2_FB30_Msk CAN_F0R2_FB14_Pos (14U) RCC_CSR_PORRSTF RCC_CSR_PORRSTF_Msk CAN_F12R2_FB25_Pos (25U) EXTI_IMR_IM19 EXTI_IMR_MR19 RCC_CSR_BORRSTF RCC_CSR_BORRSTF_Msk SYSCFG_EXTICR2_EXTI5_PK 0x00A0U __SYS_CONFIG_H__  __HAL_ADC_CFGR1_CONTINUOUS ADC_CFGR1_CONTINUOUS DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) RCC_DCKCFGR_PLLI2SDIVQ_0 (0x01U << RCC_DCKCFGR_PLLI2SDIVQ_Pos) CAN_F12R1_FB1_Pos (1U) TYPEERASEDATA_HALFWORD FLASH_TYPEERASEDATA_HALFWORD RCC_APB2RSTR_SPI4RST RCC_APB2RSTR_SPI4RST_Msk RCC_DCKCFGR_PLLSAIDIVQ_2 (0x04U << RCC_DCKCFGR_PLLSAIDIVQ_Pos) FMC_BWTR3_ADDSET_Pos (0U) __HAL_RCC_TIM14_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) != RESET) SYSCFG_EXTICR2_EXTI7_Pos (12U) RTC_DR_DU_3 (0x8U << RTC_DR_DU_Pos) ITM_TCR_TSPrescale_Pos 8U CAN_F8R1_FB5_Pos (5U) CAN_F3R2_FB21 CAN_F3R2_FB21_Msk FMPI2C_CR1_NACKIE_Pos (4U) AHB3RSTR CAN_FFA1R_FFA14 CAN_FFA1R_FFA14_Msk SAI_xCR1_SYNCEN SAI_xCR1_SYNCEN_Msk HAL_SD_CardCSDTypedef HAL_SD_CardCSDTypeDef UINT_LEAST32_MAX (__UINT_LEAST32_MAX__) __GPIOF_IS_CLK_DISABLED __HAL_RCC_GPIOF_IS_CLK_DISABLED _mblen_state CAN_ESR_EPVF CAN_ESR_EPVF_Msk GPIO_IDR_IDR_5 GPIO_IDR_ID5 FMC_BCR4_CBURSTRW FMC_BCR4_CBURSTRW_Msk DCKCFGR __int_fast8_t_defined 1 CAN_TX_MAILBOX1 (0x00000002U) SAI_xCLRFR_CCNRDY_Msk (0x1U << SAI_xCLRFR_CCNRDY_Pos) CAN_FS1R_FSC1 CAN_FS1R_FSC1_Msk I2C_SR1_AF I2C_SR1_AF_Msk DMA_LISR_TCIF2_Pos (21U) I2C_CR1_PEC_Pos (12U) MPU_RNR_REGION_Pos 0U _mbstate FMC_BTR1_DATAST_Msk (0xFFU << FMC_BTR1_DATAST_Pos) __TIM2_CLK_SLEEP_DISABLE __HAL_RCC_TIM2_CLK_SLEEP_DISABLE GPIO_PIN_3 ((uint16_t)0x0008) CAN_F0R2_FB31_Pos (31U) USART_SR_IDLE_Pos (4U) CAN_F12R1_FB13 CAN_F12R1_FB13_Msk ADC_CR2_DMAContReq(_DMAContReq_MODE_) ((_DMAContReq_MODE_) << 9U) GPIO_OSPEEDER_OSPEEDR2 GPIO_OSPEEDR_OSPEED2 SYSCFG_EXTICR1_EXTI2_PB 0x0100U CAN_F5R1_FB8_Msk (0x1U << CAN_F5R1_FB8_Pos) CAN_F11R2_FB9_Pos (9U) SPI_CR1_BIDIMODE_Msk (0x1U << SPI_CR1_BIDIMODE_Pos) __WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG_CLK_SLEEP_DISABLE CAN_FA1R_FACT13_Pos (13U) SAI_xIMR_LFSDETIE SAI_xIMR_LFSDETIE_Msk SDIO_CMD_WAITPEND_Msk (0x1U << SDIO_CMD_WAITPEND_Pos) RCC_AHB2LPENR_DCMILPEN_Pos (0U) DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) CAN_F2R1_FB3 CAN_F2R1_FB3_Msk SCNoLEAST16 __SCN16LEAST(o) EXTI_EMR_MR22_Msk (0x1U << EXTI_EMR_MR22_Pos) ADC ADC123_COMMON __SPI1_CLK_DISABLE __HAL_RCC_SPI1_CLK_DISABLE __ARM_FEATURE_FMA 1 USB_OTG_DIEPCTL_EPENA_Msk (0x1U << USB_OTG_DIEPCTL_EPENA_Pos) SPDIFRX_CR_PTMSK_Msk (0x1U << SPDIFRX_CR_PTMSK_Pos) USB_OTG_HCSPLT_HUBADDR_6 (0x40U << USB_OTG_HCSPLT_HUBADDR_Pos) FMC_SDCR2_RPIPE_Pos (13U) QUADSPI_CCR_IMODE QUADSPI_CCR_IMODE_Msk __HAL_USB_HS_EXTI_CLEAR_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG TIM1_TRG_COM_TIM11_IRQn SPDIFRX_SR_SBD_Msk (0x1U << SPDIFRX_SR_SBD_Pos) CAN_F8R1_FB28_Msk (0x1U << CAN_F8R1_FB28_Pos) USB_OTG_DCTL_POPRGDNE_Pos (11U) USB_OTG_GLPMCFG_LPMACK_Pos (1U) RCC_AHB1LPENR_GPIOALPEN_Pos (0U) DCMI_CWSTRT_VST_Msk (0x1FFFU << DCMI_CWSTRT_VST_Pos) CAN_FM1R_FBM1_Pos (1U) FMC_SDTR2_TRAS_Msk (0xFU << FMC_SDTR2_TRAS_Pos) CAN_F2R2_FB18_Pos (18U) RTC_BKP9R RTC_BKP9R_Msk timercmp(tvp,uvp,cmp) (((tvp)->tv_sec == (uvp)->tv_sec) ? ((tvp)->tv_usec cmp (uvp)->tv_usec) : ((tvp)->tv_sec cmp (uvp)->tv_sec)) SYSCFG_EXTICR3_EXTI8_PI 0x0008U FMC_BTR2_ADDSET_Pos (0U) EXTI_FTSR_TR4 EXTI_FTSR_TR4_Msk SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) _close __HAL_FREEZE_RTC_DBGMCU __HAL_DBGMCU_FREEZE_RTC CAN_FA1R_FACT5_Msk (0x1U << CAN_FA1R_FACT5_Pos) ADC_CR1_AWDIE_Pos (6U) RCC_AHB1ENR_GPIOGEN_Pos (6U) FMC_BCR2_MWID_0 (0x1U << FMC_BCR2_MWID_Pos) CAN_F11R2_FB23_Msk (0x1U << CAN_F11R2_FB23_Pos) USB_OTG_HCINT_ACK_Pos (5U) FLASH_OPTCR_nWRP_8 0x01000000U CRC_DR_DR_Msk (0xFFFFFFFFU << CRC_DR_DR_Pos) CAN_F12R2_FB20 CAN_F12R2_FB20_Msk CAN_FFA1R_FFA22 CAN_FFA1R_FFA22_Msk ADC_SQR2_SQ7_2 (0x04U << ADC_SQR2_SQ7_Pos) GPIO_PIN_2 ((uint16_t)0x0004) FLASH_CR_PG FLASH_CR_PG_Msk TIM_CCMR1_IC1PSC_Pos (2U) __OPAMP_CSR_S6SELX OPAMP_CSR_S6SELX TIMEVAL_TO_TIMESPEC(tv,ts) do { (ts)->tv_sec = (tv)->tv_sec; (ts)->tv_nsec = (tv)->tv_usec * 1000; } while (0) GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk DMA_LIFCR_CTCIF2_Pos (21U) RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk _fns CAN_F1R1_FB5 CAN_F1R1_FB5_Msk CAN_F0R2_FB5 CAN_F0R2_FB5_Msk GPIO_BSRR_BS7_Msk (0x1U << GPIO_BSRR_BS7_Pos) CAN_F0R2_FB14_Msk (0x1U << CAN_F0R2_FB14_Pos) MPU_CTRL_ENABLE_Pos 0U CEC_IER_BREIE CEC_IER_BREIE_Msk USB_OTG_DIEPCTL_EPENA_Pos (31U) DMA_LISR_FEIF2_Msk (0x1U << DMA_LISR_FEIF2_Pos) TIM_CCMR2_OC3FE_Pos (2U) ADC_CR2_EXTEN ADC_CR2_EXTEN_Msk FMC_SR_IREN_Msk (0x1U << FMC_SR_IREN_Pos) __SYSCFG_RELEASE_RESET __HAL_RCC_SYSCFG_RELEASE_RESET SPDIFRX_CR_SPDIFEN_Msk (0x3U << SPDIFRX_CR_SPDIFEN_Pos) CAN_F11R1_FB10_Msk (0x1U << CAN_F11R1_FB10_Pos) TimeSeg2 DBGMCU_BASE 0xE0042000U TIM_TIM5_LSI 0x00000040U TIM_DMABurstLength_8Transfers TIM_DMABURSTLENGTH_8TRANSFERS CAN_IER_EPVIE_Pos (9U) CAN_F13R1_FB0_Msk (0x1U << CAN_F13R1_FB0_Pos) __HAL_UART_GET_IT_SOURCE(__HANDLE__,__IT__) (((((__IT__) >> 28U) == 1U)? (__HANDLE__)->Instance->CR1:(((((uint32_t)(__IT__)) >> 28U) == 2U)? (__HANDLE__)->Instance->CR2 : (__HANDLE__)->Instance->CR3)) & (((uint32_t)(__IT__)) & UART_IT_MASK)) CAN_F4R2_FB28_Pos (28U) SCB_SHCSR_SYSTICKACT_Pos 11U DBP_BIT_NUMBER PWR_CR_DBP_Pos IS_TIM_CLEARINPUT_PRESCALER(PRESCALER) (((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV1) || ((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV2) || ((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV4) || ((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV8)) DMA_SxCR_MINC_Msk (0x1U << DMA_SxCR_MINC_Pos) FMPI2C_ICR_STOPCF FMPI2C_ICR_STOPCF_Msk SDIO_DCTRL_RWMOD_Pos (10U) __FP_FAST_FMAF 1 TIM_EGR_TG TIM_EGR_TG_Msk TIM_DMABurstLength_2Transfers TIM_DMABURSTLENGTH_2TRANSFERS SAI_FIFOStatus_Less1QuarterFull SAI_FIFOSTATUS_LESS1QUARTERFULL DMA_SxNDT_8 (0x0100U << DMA_SxNDT_Pos) ADC_SQR2_RK(_CHANNELNB_,_RANKNB_) (((uint32_t)((uint16_t)(_CHANNELNB_))) << (5U * ((_RANKNB_) - 7U))) _WCHAR_T_DEFINED_  RCC_AHB2ENR_OTGFSEN RCC_AHB2ENR_OTGFSEN_Msk __LPTIM2_CLK_DISABLE __HAL_RCC_LPTIM2_CLK_DISABLE ADC_JSQR_JSQ4_4 (0x10U << ADC_JSQR_JSQ4_Pos) __UDA_IBIT__ 32 CAN_F5R1_FB4 CAN_F5R1_FB4_Msk CAN_F0R1_FB7 CAN_F0R1_FB7_Msk USB_OTG_HCINT_AHBERR_Msk (0x1U << USB_OTG_HCINT_AHBERR_Pos) __INT_LEAST64_TYPE__ long long int DMA_HISR_FEIF6_Pos (16U) RCC_CFGR_MCO2PRE_1 (0x2U << RCC_CFGR_MCO2PRE_Pos) TIM_DIER_TIE TIM_DIER_TIE_Msk RCC_BDCR_BDRST_Msk (0x1U << RCC_BDCR_BDRST_Pos) __TIM8_CLK_DISABLE __HAL_RCC_TIM8_CLK_DISABLE EOC_SEQ_CONV ADC_EOC_SEQ_CONV FMC_BCR3_MTYP_0 (0x1U << FMC_BCR3_MTYP_Pos) QUADSPI_CR_FTHRES_1 (0x02U << QUADSPI_CR_FTHRES_Pos) USART_TypeDef RCC_PLLI2SCFGR_PLLI2SR_2 (0x4U << RCC_PLLI2SCFGR_PLLI2SR_Pos) QUADSPI_CR_PRESCALER_5 (0x20U << QUADSPI_CR_PRESCALER_Pos) RCC_CFGR_RTCPRE RCC_CFGR_RTCPRE_Msk CAN_F9R2_FB28_Msk (0x1U << CAN_F9R2_FB28_Pos) ADC_SQR3_SQ4_2 (0x04U << ADC_SQR3_SQ4_Pos) SDIO_MASK_DATAENDIE SDIO_MASK_DATAENDIE_Msk QUADSPI_CR_FTIE_Pos (18U) SPDIFRX_CR_NBTR SPDIFRX_CR_NBTR_Msk CAN_F3R2_FB6_Pos (6U) HASH_AlgoSelection_SHA256 HASH_ALGOSELECTION_SHA256 ADC_SQR2_SQ10_1 (0x02U << ADC_SQR2_SQ10_Pos) SAI_xCR2_FFLUSH SAI_xCR2_FFLUSH_Msk RTC_BKP7R RTC_BKP7R_Msk CAN_FFA1R_FFA26_Msk (0x1U << CAN_FFA1R_FFA26_Pos) GPIO_AFRL_AFSEL2_Msk (0xFU << GPIO_AFRL_AFSEL2_Pos) CAN_F7R1_FB23_Pos (23U) CAN_ESR_TEC_Pos (16U) GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk CAN_F0R2_FB31_Msk (0x1U << CAN_F0R2_FB31_Pos) PVDE_BitNumber PVDE_BIT_NUMBER __USB_OTG_HS_CLK_ENABLE __HAL_RCC_USB_OTG_HS_CLK_ENABLE APSR_GE_Pos 16U USB_OTG_HPTXSTS_PTXQTOP_2 (0x04U << USB_OTG_HPTXSTS_PTXQTOP_Pos) USB_OTG_GINTSTS_DISCINT_Pos (29U) QUADSPI_CR_PRESCALER_Msk (0xFFU << QUADSPI_CR_PRESCALER_Pos) GPIO_MODER_MODER15_Msk (0x3U << GPIO_MODER_MODER15_Pos) CAN_BS1_3TQ ((uint32_t)CAN_BTR_TS1_1) __HAL_RCC_DMA1_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA1LPEN)) EXTI_IMR_IM0 EXTI_IMR_MR0 DMA_SxCR_DBM DMA_SxCR_DBM_Msk SCB_HFSR_DEBUGEVT_Pos 31U FMPI2C_CR1_RXIE FMPI2C_CR1_RXIE_Msk USB_OTG_CHNUM_0 (0x1U << USB_OTG_CHNUM_Pos) RCC_APB2ENR_ADC3EN_Msk (0x1U << RCC_APB2ENR_ADC3EN_Pos) USB_OTG_HCINTMSK_ACKM_Pos (5U) CAN_F2R1_FB23 CAN_F2R1_FB23_Msk USB_OTG_DCTL_TCTL_0 (0x1U << USB_OTG_DCTL_TCTL_Pos) GPIO_OSPEEDER_OSPEEDR0 GPIO_OSPEEDR_OSPEED0 IWDG_RLR_RL_Msk (0xFFFU << IWDG_RLR_RL_Pos) GPIO_AFRL_AFRL4 GPIO_AFRL_AFSEL4 PWR_CR_LPLVDS_Msk (0x1U << PWR_CR_LPLVDS_Pos) CAN_F9R1_FB18_Msk (0x1U << CAN_F9R1_FB18_Pos) PRIo64 __PRI64(o) __HAL_RCC_I2C2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) != RESET) DMA2_Stream4_BASE (DMA2_BASE + 0x070U) FMC_BTR3_CLKDIV FMC_BTR3_CLKDIV_Msk CAN_BTR_TS1_1 (0x2U << CAN_BTR_TS1_Pos) TIM_TRIGGERPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING RCC_APB2LPENR_TIM8LPEN_Pos (1U) CAN_IT_SLEEP_ACK ((uint32_t)CAN_IER_SLKIE) __HAL_ADC_CFGR_OVERRUN ADC_CFGR_OVERRUN RCC_PLLI2SCFGR_PLLI2SP_Pos (16U) PRIx64 __PRI64(x) CAN_F13R1_FB31 CAN_F13R1_FB31_Msk OPTCR_BYTE0_ADDRESS 0x40023C14U DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) CAN_F3R1_FB15 CAN_F3R1_FB15_Msk FMC_BTR1_DATLAT_2 (0x4U << FMC_BTR1_DATLAT_Pos) __DEC64_EPSILON__ 1E-15DD CAN_F7R1_FB6_Pos (6U) __HAL_HRTIM_GetPeriod __HAL_HRTIM_GETPERIOD CAN_F10R1_FB25_Msk (0x1U << CAN_F10R1_FB25_Pos) ADC_EXTERNALTRIGINJECCONV_EXT_IT15 ((uint32_t)ADC_CR2_JEXTSEL) DCMI_CR_LSM_Msk (0x1U << DCMI_CR_LSM_Pos) RTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk CAN_RDL1R_DATA0_Pos (0U) TPI_FFSR_FlInProg_Msk (0x1UL ) TIM_TRGO_OC3REF ((TIM_CR2_MMS_2 | TIM_CR2_MMS_1)) RCC_CIR_CSSC RCC_CIR_CSSC_Msk GPIO_ODR_OD0 GPIO_ODR_OD0_Msk __USART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE USB_OTG_GINTMSK_SRQIM USB_OTG_GINTMSK_SRQIM_Msk TIM_CCER_CC2NP_Msk (0x1U << TIM_CCER_CC2NP_Pos) UART_IT_CTS ((uint32_t)(UART_CR3_REG_INDEX << 28U | USART_CR3_CTSIE)) RCC_APB1RSTR_CAN1RST_Pos (25U) SDIO_CLKCR_CLKEN_Msk (0x1U << SDIO_CLKCR_CLKEN_Pos) FMC_SDTR2_TRCD_Pos (24U) SPDIFRX_SR_OVR_Msk (0x1U << SPDIFRX_SR_OVR_Pos) APSR_Z_Msk (1UL << APSR_Z_Pos) USB_OTG_DCTL_TCTL_Msk (0x7U << USB_OTG_DCTL_TCTL_Pos) StreamBaseAddress __STM32F4xx_HAL_H  USB_OTG_HCINTMSK_NYET_Msk (0x1U << USB_OTG_HCINTMSK_NYET_Pos) RCC_CFGR_SW_PLL 0x00000002U __HAL_RCC_TIM13_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM13RST)) __HAL_RCC_PLLSAI_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLSAION_BB = ENABLE) TIM_BREAK_DISABLE 0x00000000U ADC_EXTERNALTRIGINJECCONV_T1_CC4 0x00000000U CAN_F5R1_FB19 CAN_F5R1_FB19_Msk FLASH_FLAG_RDERR FLASH_SR_RDERR FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) ADC_CSR_EOC3 ADC_CSR_EOC3_Msk GPIO_AFRH_AFRH0_0 GPIO_AFRH_AFSEL8_0 SPDIFRX_CR_INSEL_Msk (0x7U << SPDIFRX_CR_INSEL_Pos) RTC_CR_TSEDGE_Pos (3U) __HAL_DBGMCU_FREEZE_TIM6() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM6_STOP)) OB_BOR_OFF ((uint8_t)0x0C) USB_OTG_DIEPMSK_XFRCM_Msk (0x1U << USB_OTG_DIEPMSK_XFRCM_Pos) RCC_AHB3ENR_QSPIEN RCC_AHB3ENR_QSPIEN_Msk ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) CAN_F7R2_FB16 CAN_F7R2_FB16_Msk FMC_BWTR1_DATAST_Pos (8U) IS_DMA_MEMORY_BURST(BURST) (((BURST) == DMA_MBURST_SINGLE) || ((BURST) == DMA_MBURST_INC4) || ((BURST) == DMA_MBURST_INC8) || ((BURST) == DMA_MBURST_INC16)) FLASH_SR_PGPERR_Pos (6U) EXTI_IMR_MR12_Pos (12U) ADC_SMPR1_SMP11 ADC_SMPR1_SMP11_Msk EXTI_IMR_MR10 EXTI_IMR_MR10_Msk CAN_F10R1_FB6 CAN_F10R1_FB6_Msk FLASH_LATENCY_12 FLASH_ACR_LATENCY_12WS __GPIOA_IS_CLK_DISABLED __HAL_RCC_GPIOA_IS_CLK_DISABLED RCC_CIR_HSERDYC RCC_CIR_HSERDYC_Msk __restrict restrict GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk SDIO_ICR_DCRCFAILC_Pos (1U) AHB3ENR __HAL_REMAPDMA_CHANNEL_DISABLE __HAL_DMA_REMAP_CHANNEL_DISABLE USART_CR2_CPHA USART_CR2_CPHA_Msk USB_OTG_GINTSTS_EOPF_Msk (0x1U << USB_OTG_GINTSTS_EOPF_Pos) RCC_APB1RSTR_UART5RST RCC_APB1RSTR_UART5RST_Msk RTC_BKP18R RTC_BKP18R_Msk RCC_APB1RSTR_PWRRST_Msk (0x1U << RCC_APB1RSTR_PWRRST_Pos) FMC_SR_IFS FMC_SR_IFS_Msk EXTI_FTSR_TR19_Msk (0x1U << EXTI_FTSR_TR19_Pos) CAN_F10R1_FB30_Msk (0x1U << CAN_F10R1_FB30_Pos) DCMI_CR_OUTEN_Pos (13U) CAN_F12R1_FB20_Pos (20U) CAN_FS1R_FSC0_Msk (0x1U << CAN_FS1R_FSC0_Pos) SD_CMD_SDMMC_SEN_OP_COND SD_CMD_SDIO_SEN_OP_COND USB_OTG_GINTSTS_RXFLVL_Pos (4U) FMC_BTR3_ADDSET_3 (0x8U << FMC_BTR3_ADDSET_Pos) RCC_MAX_FREQUENCY_SCALE2 168000000U _SIZE_T_DEFINED_  CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) CAN_MSR_RXM CAN_MSR_RXM_Msk TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) DMA_MDATAALIGN_HALFWORD ((uint32_t)DMA_SxCR_MSIZE_0) CAN_FS1R_FSC16_Msk (0x1U << CAN_FS1R_FSC16_Pos) USART_SR_RXNE USART_SR_RXNE_Msk DCMI_CR_EDM_1 0x00000800U FMC_SDCR2_NR_1 (0x2U << FMC_SDCR2_NR_Pos) __HAL_DBGMCU_UNFREEZE_TIM8() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM8_STOP)) RCC_CR_HSICAL_1 (0x02U << RCC_CR_HSICAL_Pos) __HAL_RCC_TIM12_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN)) FMPI2C_ICR_ALERTCF FMPI2C_ICR_ALERTCF_Msk FMC_SDCMR_NRFS_1 (0x2U << FMC_SDCMR_NRFS_Pos) FLASH_ACR_ICEN FLASH_ACR_ICEN_Msk CAN_FFA1R_FFA16_Pos (16U) TIM_DMABurstLength_6Transfers TIM_DMABURSTLENGTH_6TRANSFERS RCC_APB1ENR_USART2EN_Pos (17U) CEC_IER_TXENDIE_Pos (9U) _SYS__INTSUP_H  IS_RCC_PLLP_VALUE(VALUE) (((VALUE) == 2U) || ((VALUE) == 4U) || ((VALUE) == 6U) || ((VALUE) == 8U)) RTC_TSTR_ST_2 (0x4U << RTC_TSTR_ST_Pos) CAN_F7R1_FB31 CAN_F7R1_FB31_Msk USB_OTG_GRSTCTL_HSRST_Pos (1U) __SDADC3_FORCE_RESET __HAL_RCC_SDADC3_FORCE_RESET RCC_APB2RSTR_SYSCFGRST_Pos (14U) ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF 0x00040000U RTC_TSDR_DU_3 (0x8U << RTC_TSDR_DU_Pos) EXTI_RTSR_TR14_Pos (14U) GPIO_MODER_MODER1 GPIO_MODER_MODER1_Msk PRIiLEAST32 __PRI32LEAST(i) QUADSPI_CCR_DMODE_Pos (24U) IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM11)) MAC_ADDR2 0U CAN_FM1R_FBM9_Msk (0x1U << CAN_FM1R_FBM9_Pos) CAN_RDL1R_DATA2_Msk (0xFFU << CAN_RDL1R_DATA2_Pos) __HAL_RCC_TIM3_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN); UNUSED(tmpreg); } while(0U) FMPI2C_TIMEOUTR_TIMEOUTA_Pos (0U) ADC_ANALOGWATCHDOG_SINGLE_REG ((uint32_t)(ADC_CR1_AWDSGL | ADC_CR1_AWDEN)) USB_OTG_GINTSTS_IISOIXFR_Msk (0x1U << USB_OTG_GINTSTS_IISOIXFR_Pos) SYSCFG_CMPCR_READY SYSCFG_CMPCR_READY_Msk RCC_APB1ENR_USART3EN_Msk (0x1U << RCC_APB1ENR_USART3EN_Pos) USB_OTG_DOEPEACHMSK1_BIM USB_OTG_DOEPEACHMSK1_BIM_Msk CAN_FA1R_FACT19 CAN_FA1R_FACT19_Msk IS_DMA_FIFO_MODE_STATE(STATE) (((STATE) == DMA_FIFOMODE_DISABLE ) || ((STATE) == DMA_FIFOMODE_ENABLE)) USB_OTG_DCTL_POPRGDNE_Msk (0x1U << USB_OTG_DCTL_POPRGDNE_Pos) IS_CAN_RTR(RTR) (((RTR) == CAN_RTR_DATA) || ((RTR) == CAN_RTR_REMOTE)) SYSCFG_EXTICR4_EXTI12_PD 0x0003U __HAL_SD_SDMMC_DMA_ENABLE __HAL_SD_SDIO_DMA_ENABLE __HAL_RCC_CAN1_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN1RST)) DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk RCC_AHB1ENR_DMA1EN RCC_AHB1ENR_DMA1EN_Msk __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SYSCFGLPEN)) DMA_LISR_DMEIF1_Msk (0x1U << DMA_LISR_DMEIF1_Pos) RCC_CIR_PLLRDYC_Msk (0x1U << RCC_CIR_PLLRDYC_Pos) RCC_IT_LSIRDY ((uint8_t)0x01) SAI_xCR2_COMP_Msk (0x3U << SAI_xCR2_COMP_Pos) UART_PARITY_EVEN ((uint32_t)USART_CR1_PCE) SAI_xCLRFR_COVRUDR SAI_xCLRFR_COVRUDR_Msk TIM_BDTR_DTG_3 (0x08U << TIM_BDTR_DTG_Pos) GPIO_BRR_BR9 GPIO_BRR_BR9_Msk TIM_DMABURSTLENGTH_18TRANSFERS 0x00001100U USB_OTG_DOEPINT_STUP USB_OTG_DOEPINT_STUP_Msk __USB_OTG_FS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE TIM_EVENTSOURCE_TRIGGER TIM_EGR_TG CAN_F3R1_FB3_Msk (0x1U << CAN_F3R1_FB3_Pos) __HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE WWDG_CFR_W WWDG_CFR_W_Msk __SIZEOF_PTRDIFF_T__ 4 CAN_F0R1_FB22_Msk (0x1U << CAN_F0R1_FB22_Pos) I2C_SR1_ADDR_Pos (1U) DAC_CR_TEN1_Pos (2U) DMA_SxCR_MBURST_0 (0x1U << DMA_SxCR_MBURST_Pos) RCC_APB2LPENR_USART6LPEN_Msk (0x1U << RCC_APB2LPENR_USART6LPEN_Pos) RCC_DCKCFGR_TIMPRE_Msk (0x1U << RCC_DCKCFGR_TIMPRE_Pos) FLASH_OPTCR1_nWRP_7 (0x080U << FLASH_OPTCR1_nWRP_Pos) CAN_F4R1_FB16_Msk (0x1U << CAN_F4R1_FB16_Pos) CEC_IER_TXBRIE_Msk (0x1U << CEC_IER_TXBRIE_Pos) DCMI_ESUR_FSU_Pos (0U) TIM_SMCR_ETF_1 (0x2U << TIM_SMCR_ETF_Pos) CAN_IER_FOVIE0_Msk (0x1U << CAN_IER_FOVIE0_Pos) __HAL_RCC_GPIOC_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOCEN)) == RESET) FMC_SDCMR_MRD_Pos (9U) __alloc_align(x) __attribute__((__alloc_align__(x))) __HAL_RCC_TIM5_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN); UNUSED(tmpreg); } while(0U) __HAL_RCC_CRC_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CRCEN)) TIM_BDTR_OSSI_Pos (10U) CAN_F3R1_FB7_Pos (7U) __SVID_VISIBLE 1 CAN_F12R1_FB9 CAN_F12R1_FB9_Msk USB_OTG_HCINT_NAK_Pos (4U) CoreDebug_DEMCR_VC_MMERR_Pos 4U _BSD_SIZE_T_DEFINED_  USART_CR1_PCE USART_CR1_PCE_Msk FPU_FPCCR_LSPACT_Pos 0U EXTI_IMR_MR22 EXTI_IMR_MR22_Msk CAN_FA1R_FACT4_Pos (4U) CAN_F3R2_FB24_Msk (0x1U << CAN_F3R2_FB24_Pos) SCNxLEAST64 __SCN64LEAST(x) FLASH_OPTCR_nWRP_7 0x00800000U FMC_BTR2_CLKDIV_3 (0x8U << FMC_BTR2_CLKDIV_Pos) FILENAME_MAX 1024 ADC_CR1_RES_Pos (24U) RCC_PLLMUL_12 RCC_PLL_MUL12 SAI_xIMR_AFSDETIE_Pos (5U) RTC_ALRMBR_SU_3 (0x8U << RTC_ALRMBR_SU_Pos) TIM_CCMR2_OC4M_Msk (0x7U << TIM_CCMR2_OC4M_Pos) HAL_CAN_ERROR_RX_FOV1 (0x00000400U) USB_OTG_HS_MAX_OUT_ENDPOINTS 8U USB_OTG_HPRT_PTCTL USB_OTG_HPRT_PTCTL_Msk CAN_F13R2_FB31_Msk (0x1U << CAN_F13R2_FB31_Pos) __TIM3_CLK_ENABLE __HAL_RCC_TIM3_CLK_ENABLE USB_OTG_HPRT_PRST_Pos (8U) EXTI_IMR_MR4_Msk (0x1U << EXTI_IMR_MR4_Pos) CAN_F8R2_FB10 CAN_F8R2_FB10_Msk FLASH_ACR_LATENCY_1WS 0x00000001U FPU_FPDSCR_AHP_Pos 26U CAN_F10R1_FB2_Pos (2U) USB_OTG_DIEPTSIZ_XFRSIZ_Pos (0U) CAN_FM1R_FBM13_Pos (13U) FPU_FPCCR_MONRDY_Pos 8U GPIO_MODER_MODER4_Pos (8U) PWR_CR_ODSWEN PWR_CR_ODSWEN_Msk CAN_F12R1_FB6_Pos (6U) CEC_CFGR_RXTOL CEC_CFGR_RXTOL_Msk RCC_CIR_LSERDYC_Msk (0x1U << RCC_CIR_LSERDYC_Pos) GPIO_ODR_OD10 GPIO_ODR_OD10_Msk CAN_F2R1_FB0_Msk (0x1U << CAN_F2R1_FB0_Pos) RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk CAN_FA1R_FACT27 CAN_FA1R_FACT27_Msk CAN_F6R1_FB6_Pos (6U) __INT64_TYPE__ long long int __SPI6_CLK_SLEEP_ENABLE __HAL_RCC_SPI6_CLK_SLEEP_ENABLE USB_OTG_DOEPTSIZ_STUPCNT_Pos (29U) CAN_F8R2_FB22_Msk (0x1U << CAN_F8R2_FB22_Pos) __HAL_RCC_DAC_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) == RESET) CAN_F4R1_FB23_Pos (23U) __sfileno(p) ((p)->_file) _flags FMC_PATT_ATTHIZ2_7 (0x80U << FMC_PATT_ATTHIZ2_Pos) ADC_CR2_DDS_Msk (0x1U << ADC_CR2_DDS_Pos) CAN_F0R1_FB14_Pos (14U) CAN_FS1R_FSC18 CAN_FS1R_FSC18_Msk __STDC_UTF_32__ 1 QUADSPI_PSMAR_MATCH_Pos (0U) __EXP(x) __ ##x ##__ FLASH_OPTCR_nWRP_6 0x00400000U CAN_RI1R_STID_Msk (0x7FFU << CAN_RI1R_STID_Pos) MIN_ETH_PAYLOAD ETH_MIN_ETH_PAYLOAD CAN_F7R1_FB22_Msk (0x1U << CAN_F7R1_FB22_Pos) USART_CR2_LBDIE USART_CR2_LBDIE_Msk SCB_ICSR_PENDSTSET_Pos 26U CAN_F6R1_FB18 CAN_F6R1_FB18_Msk EXTI_IMR_IM EXTI_IMR_IM_Msk USB_OTG_HPRT_POCCHNG_Pos (5U) DCMI_BASE (AHB2PERIPH_BASE + 0x50000U) USB_OTG_DOEPEACHMSK1_ITTXFEMSK USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk __HAL_RCC_SPI1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI1RST)) PCCARD_StatusTypedef HAL_PCCARD_StatusTypeDef FMC_SDTR1_TRAS FMC_SDTR1_TRAS_Msk FMC_SDCR2_RPIPE FMC_SDCR2_RPIPE_Msk __HAL_FREEZE_TIM11_DBGMCU __HAL_DBGMCU_FREEZE_TIM11 USB_OTG_HPRT_PTCTL_Pos (13U) USB_OTG_DCFG_DSPD_1 (0x2U << USB_OTG_DCFG_DSPD_Pos) USB_OTG_DOEPCTL_MPSIZ_Msk (0x7FFU << USB_OTG_DOEPCTL_MPSIZ_Pos) EXTI_EMR_MR13 EXTI_EMR_MR13_Msk TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) USB_OTG_HPTXSTS_PTXQSAV_4 (0x10U << USB_OTG_HPTXSTS_PTXQSAV_Pos) FMC_BTR3_DATLAT_1 (0x2U << FMC_BTR3_DATLAT_Pos) __USER_LABEL_PREFIX__  Alternate QUADSPI_CCR_ABMODE_1 (0x2U << QUADSPI_CCR_ABMODE_Pos) __u_long_defined  I2C_CR2_FREQ_5 (0x20U << I2C_CR2_FREQ_Pos) ADC_SQR1_SQ14_Msk (0x1FU << ADC_SQR1_SQ14_Pos) USB_OTG_PKTSTS USB_OTG_PKTSTS_Msk TIM_INPUTCHANNELPOLARITY_BOTHEDGE (TIM_CCER_CC1P | TIM_CCER_CC1NP) _lbfsize __HAL_RCC_TIM12_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM12RST)) TDHR CAN_F4R1_FB17_Pos (17U) DMA_MBURST_SINGLE 0x00000000U __OPAMP_CLK_SLEEP_ENABLE __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos (17U) SDIO_RESP3_CARDSTATUS3 SDIO_RESP3_CARDSTATUS3_Msk CAN_F5R1_FB2 CAN_F5R1_FB2_Msk SAI_xFRCR_FRL_2 (0x04U << SAI_xFRCR_FRL_Pos) DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE) ADC_SMPR1_SMP18_0 (0x1U << ADC_SMPR1_SMP18_Pos) SPDIFRX_SR_PERR_Pos (2U) HAL_LTDC_LineEvenCallback HAL_LTDC_LineEventCallback CAN_FM1R_FBM0_Msk (0x1U << CAN_FM1R_FBM0_Pos) HAL_CAN_ERROR_NOT_STARTED (0x00100000U) __sFILE ADC_CDR_RDATA_MST ADC_CDR_DATA1 PHY_RESET_DELAY ((uint32_t)0x000000FFU) __SPI2_CLK_DISABLE __HAL_RCC_SPI2_CLK_DISABLE CEC_RXDR_RXD_Msk (0xFFU << CEC_RXDR_RXD_Pos) TIM_CR2_OIS3N_Msk (0x1U << TIM_CR2_OIS3N_Pos) TIM_CCMR1_OC2PE_Pos (11U) DMA_SxNDT_Msk (0xFFFFU << DMA_SxNDT_Pos) __GNUCLIKE_BUILTIN_MEMCPY 1 EXTI_IMR_MR0_Pos (0U) TIM_CCMR2_CC3S_0 (0x1U << TIM_CCMR2_CC3S_Pos) CAN_TSR_TME2_Pos (28U) __CONCAT1(x,y) x ## y CAN_IER_WKUIE CAN_IER_WKUIE_Msk INT_FAST64_MIN (-__INT_FAST64_MAX__ - 1) CAN_F6R1_FB21_Pos (21U) HAL_PWREx_PVMConfig HAL_PWREx_ConfigPVM CAN_TSR_TERR2 CAN_TSR_TERR2_Msk CAN_F1R1_FB12_Msk (0x1U << CAN_F1R1_FB12_Pos) RCC_AHB1ENR_GPIOCEN RCC_AHB1ENR_GPIOCEN_Msk GPIO_AFRL_AFSEL3_2 (0x4U << GPIO_AFRL_AFSEL3_Pos) __HAL_RCC_CAN2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN)) EXTI_FTSR_TR20_Msk (0x1U << EXTI_FTSR_TR20_Pos) RCC_CIR_PLLI2SRDYIE_Msk (0x1U << RCC_CIR_PLLI2SRDYIE_Pos) FLASH_SCALE2_LATENCY5_FREQ 150000000U RCC_BDCR_RTCSEL_Pos (8U) CCER_CCxE_MASK TIM_CCER_CCxE_MASK CAN_F12R2_FB9_Pos (9U) RCC_AHB1LPENR_SRAM1LPEN_Msk (0x1U << RCC_AHB1LPENR_SRAM1LPEN_Pos) RCC_BDCR_OFFSET (RCC_OFFSET + 0x70U) INT_LEAST8_MIN (-__INT_LEAST8_MAX__ - 1) TIM_FLAG_CC3OF (TIM_SR_CC3OF) GPIO_MODER_MODE9_Pos (18U) PWR_CR_PLS_LEV2 0x00000040U EXTI_PR_PR18_Msk (0x1U << EXTI_PR_PR18_Pos) GPIO_GET_INDEX(__GPIOx__) (uint8_t)(((__GPIOx__) == (GPIOA))? 0U : ((__GPIOx__) == (GPIOB))? 1U : ((__GPIOx__) == (GPIOC))? 2U : ((__GPIOx__) == (GPIOD))? 3U : ((__GPIOx__) == (GPIOE))? 4U : ((__GPIOx__) == (GPIOF))? 5U : ((__GPIOx__) == (GPIOG))? 6U : 7U) FLASH_ACR_PRFTEN_Msk (0x1U << FLASH_ACR_PRFTEN_Pos) SCNoLEAST32 __SCN32LEAST(o) TIM_BDTR_DTG_2 (0x04U << TIM_BDTR_DTG_Pos) USB_OTG_GUSBCFG_ULPIFSLS_Msk (0x1U << USB_OTG_GUSBCFG_ULPIFSLS_Pos) __arg_type_tag(arg_kind,arg_idx,type_tag_idx)  CAN_F6R1_FB27_Pos (27U) TIM1_CC_IRQn USB_OTG_DOEPCTL_USBAEP_Pos (15U) SDIO_STA_RXFIFOF_Msk (0x1U << SDIO_STA_RXFIFOF_Pos) USB_OTG_DIEPEACHMSK1_NAKM_Pos (13U) __TIM22_CLK_SLEEP_DISABLE __HAL_RCC_TIM22_CLK_SLEEP_DISABLE CAN_F4R2_FB14_Msk (0x1U << CAN_F4R2_FB14_Pos) MPU_REGION_SIZE_2GB ((uint8_t)0x1E) CAN_F6R1_FB10_Msk (0x1U << CAN_F6R1_FB10_Pos) HAL_UART_ERROR_NE 0x00000002U _cvtbuf GPIO_BSRR_BS12_Msk (0x1U << GPIO_BSRR_BS12_Pos) CAN_TI0R_RTR CAN_TI0R_RTR_Msk _REENT_EMERGENCY(ptr) ((ptr)->_emergency) DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE) RTC_BKP13R_Msk (0xFFFFFFFFU << RTC_BKP13R_Pos) ADC_CSR_EOC3_Pos (17U) EXTI_FTSR_TR9_Pos (9U) __GPIOA_IS_CLK_ENABLED __HAL_RCC_GPIOA_IS_CLK_ENABLED USB_OTG_DTXFSTS_INEPTFSAV USB_OTG_DTXFSTS_INEPTFSAV_Msk FMPI2C_TIMINGR_PRESC_Msk (0xFU << FMPI2C_TIMINGR_PRESC_Pos) CAN_FA1R_FACT22_Msk (0x1U << CAN_FA1R_FACT22_Pos) USB_OTG_GRSTCTL_TXFNUM_3 (0x08U << USB_OTG_GRSTCTL_TXFNUM_Pos) TIM_TRIGGERPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 EXTI_IMR_MR9 EXTI_IMR_MR9_Msk MPU_REGION_PRIV_RO_URO ((uint8_t)0x06) CAN_F7R2_FB23 CAN_F7R2_FB23_Msk FMPI2C_ICR_STOPCF_Pos (5U) CAN_F1R2_FB28 CAN_F1R2_FB28_Msk _RETARGETABLE_LOCKING 1 RTC_DR_YU RTC_DR_YU_Msk EXTI_RTSR_TR19_Msk (0x1U << EXTI_RTSR_TR19_Pos) USB_OTG_DTHRCTL_RXTHRLEN_Msk (0x1FFU << USB_OTG_DTHRCTL_RXTHRLEN_Pos) CAN_F9R2_FB12_Msk (0x1U << CAN_F9R2_FB12_Pos) HAL_ADC_ERROR_OVR 0x02U RCC_TypeDef RCC_DCKCFGR_PLLI2SDIVQ_2 (0x04U << RCC_DCKCFGR_PLLI2SDIVQ_Pos) RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk TIM_CCR4_CCR4_Pos (0U) _STDIO_H_  FMPI2C_ISR_RXNE_Msk (0x1U << FMPI2C_ISR_RXNE_Pos) SPDIFRX_SR_PERR SPDIFRX_SR_PERR_Msk __HAL_RCC_AHB1_FORCE_RESET() (RCC->AHB1RSTR = 0xFFFFFFFFU) PWR_CSR_EWUP2 PWR_CSR_EWUP2_Msk SDIO_CMD_WAITRESP SDIO_CMD_WAITRESP_Msk CAN_FM1R_FBM12 CAN_FM1R_FBM12_Msk __SSTR 0x0200 USB_OTG_GLPMCFG_LPMRCNTSTS_Msk (0x7U << USB_OTG_GLPMCFG_LPMRCNTSTS_Pos) CAN_F12R2_FB16_Msk (0x1U << CAN_F12R2_FB16_Pos) GPIO_BSRR_BR_9 GPIO_BSRR_BR9 GPIO_OSPEEDER_OSPEEDR5_1 GPIO_OSPEEDR_OSPEED5_1 FMPI2C_CR2_NBYTES FMPI2C_CR2_NBYTES_Msk RCC_SYSCLK_DIV16 RCC_CFGR_HPRE_DIV16 FLASH_CR_EOPIE_Pos (24U) CAN_F9R1_FB8 CAN_F9R1_FB8_Msk __ETHMAC_CLK_DISABLE __HAL_RCC_ETHMAC_CLK_DISABLE __HAL_TIM_URS_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1&=~(TIM_CR1_URS)) FMC_SDTR2_TRAS_2 (0x4U << FMC_SDTR2_TRAS_Pos) QUADSPI_DR_DATA_Msk (0xFFFFFFFFU << QUADSPI_DR_DATA_Pos) RCC_CSR_LSIRDY_Pos (1U) EXTI_SWIER_SWIER10 EXTI_SWIER_SWIER10_Msk SAI_xFRCR_FSDEF SAI_xFRCR_FSDEF_Msk CAN_F13R2_FB22 CAN_F13R2_FB22_Msk GPIO_AFRH_AFSEL11_1 (0x2U << GPIO_AFRH_AFSEL11_Pos) FMPI2C_OAR1_OA1_Pos (0U) ADC_TRIPLEMODE_REGSIMULT_INJECSIMULT ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_0)) TIM_SR_BIF TIM_SR_BIF_Msk TIM_EGR_COMG_Msk (0x1U << TIM_EGR_COMG_Pos) SDIO_CMD_CMDINDEX_Msk (0x3FU << SDIO_CMD_CMDINDEX_Pos) GPIO_ODR_OD11_Pos (11U) CAN_F11R1_FB30_Pos (30U) SYSCFG_EXTICR2_EXTI7_PI 0x8000U CAN_RI1R_RTR_Msk (0x1U << CAN_RI1R_RTR_Pos) SDIO_DCTRL_DTDIR SDIO_DCTRL_DTDIR_Msk _INT32_T_DECLARED  RCC_CIR_LSERDYIE_Pos (9U) TIM_OCMODE_FORCED_INACTIVE (TIM_CCMR1_OC1M_2) DMA_LIFCR_CDMEIF0_Pos (2U) USB_OTG_HCCHAR_CHDIS_Msk (0x1U << USB_OTG_HCCHAR_CHDIS_Pos) __HAL_RCC_CAN2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN2LPEN)) CAN_F3R2_FB14 CAN_F3R2_FB14_Msk DMA_HIFCR_CDMEIF4_Pos (2U) __GPIOD_CLK_SLEEP_ENABLE __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE CAN_F5R2_FB26_Msk (0x1U << CAN_F5R2_FB26_Pos) FLASH_ACR_LATENCY_5WS 0x00000005U RCC_IT_HSIRDY ((uint8_t)0x04) FMC_PCR_TCLR_3 (0x8U << FMC_PCR_TCLR_Pos) ETH_RXBUFNB ((uint32_t)4U) ADC_SMPR2_SMP7_1 (0x2U << ADC_SMPR2_SMP7_Pos) FMPI2C_OAR2_OA2_Msk (0x7FU << FMPI2C_OAR2_OA2_Pos) __SFRACT_FBIT__ 7 FMC_BTR2_BUSTURN_1 (0x2U << FMC_BTR2_BUSTURN_Pos) __OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET SPDIFRX_DR1_V_Pos (1U) DAC_DHR8R1_DACC1DHR_Pos (0U) __GCC_ATOMIC_CHAR_LOCK_FREE 2 SCB_SHCSR_MEMFAULTACT_Msk (1UL ) RCC_PLLI2SCFGR_PLLI2SN_8 (0x100U << RCC_PLLI2SCFGR_PLLI2SN_Pos) CAN_F10R2_FB23 CAN_F10R2_FB23_Msk SPI_I2SPR_ODD_Msk (0x1U << SPI_I2SPR_ODD_Pos) CAN_F7R2_FB23_Pos (23U) TDLR DMA1_Stream4_BASE (DMA1_BASE + 0x070U) USB_OTG_HPRT_PPWR_Msk (0x1U << USB_OTG_HPRT_PPWR_Pos) RTC_TSDR_MU_3 (0x8U << RTC_TSDR_MU_Pos) USB_OTG_DCTL_TCTL USB_OTG_DCTL_TCTL_Msk QUADSPI_CCR_DDRM QUADSPI_CCR_DDRM_Msk TIM_AUTOMATICOUTPUT_ENABLE (TIM_BDTR_AOE) __DEC32_MAX_EXP__ 97 DMA_LISR_HTIF1_Pos (10U) CAN_F11R1_FB24_Pos (24U) GPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk RTC_TSTR_ST_Msk (0x7U << RTC_TSTR_ST_Pos) __HAL_RCC_USART1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_USART1LPEN)) __HAL_RCC_TIM11_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM11EN)) != RESET) USB_OTG_GINTSTS_HPRTINT USB_OTG_GINTSTS_HPRTINT_Msk GPIO_AFRL_AFRL5_3 GPIO_AFRL_AFSEL5_3 CAN_TSR_ABRQ1_Msk (0x1U << CAN_TSR_ABRQ1_Pos) DCMI_ESCR_FEC_Msk (0xFFU << DCMI_ESCR_FEC_Pos) GPIO_OSPEEDER_OSPEEDR1_1 GPIO_OSPEEDR_OSPEED1_1 __ETHMACRX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE __HAL_RCC_SPI2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI2LPEN)) SYSCFG_PMC_ADC1DC2 SYSCFG_PMC_ADC1DC2_Msk TIM_BDTR_AOE_Pos (14U) USB_OTG_GUSBCFG_PCCI_Msk (0x1U << USB_OTG_GUSBCFG_PCCI_Pos) CAN_MSR_ERRI_Msk (0x1U << CAN_MSR_ERRI_Pos) GPIO_AFRL_AFRL4_3 GPIO_AFRL_AFSEL4_3 __HAL_RCC_FMC_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_FMCLPEN)) __INT_FAST16_MAX__ 0x7fffffff FMPI2C_TIMINGR_SCLH_Msk (0xFFU << FMPI2C_TIMINGR_SCLH_Pos) TIM_DMABASE_CCR1 0x0000000DU __DA_IBIT__ 32 RTC_CR_ALRBE_Msk (0x1U << RTC_CR_ALRBE_Pos) CAN_F12R2_FB7_Msk (0x1U << CAN_F12R2_FB7_Pos) MPU_REGION_NO_ACCESS ((uint8_t)0x00) TIM_SR_CC4OF_Pos (12U) DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos) INT_FAST16_MAX (__INT_FAST16_MAX__) FMC_BCR3_WAITCFG FMC_BCR3_WAITCFG_Msk CAN_F7R2_FB17_Pos (17U) CAN_IER_FOVIE1_Pos (6U) GPIO_AFRH_AFRH4_1 GPIO_AFRH_AFSEL12_1 SCNd16 __SCN16(d) _FLD2VAL(field,value) ((value & field ## _Msk) >> field ## _Pos) CAN_RDT0R_DLC CAN_RDT0R_DLC_Msk RCC_BDCR_LSEBYP_Pos (2U) RCC_CSR_WWDGRSTF_Msk (0x1U << RCC_CSR_WWDGRSTF_Pos) CAN_F3R2_FB5 CAN_F3R2_FB5_Msk CAN_F7R1_FB6_Msk (0x1U << CAN_F7R1_FB6_Pos) SDIO_MASK_TXACTIE_Pos (12U) GPIO_BRR_BR13_Msk (0x1U << GPIO_BRR_BR13_Pos) CAN_F8R2_FB4_Pos (4U) TIM_OCNPOLARITY_LOW (TIM_CCER_CC1NP) USART_SR_ORE USART_SR_ORE_Msk QUADSPI_DCR_FSIZE_3 (0x08U << QUADSPI_DCR_FSIZE_Pos) SCB_ICSR_PENDSTCLR_Pos 25U CAN_FLAG_TERR2 (0x00000513U) FMC_SDCR2_WP FMC_SDCR2_WP_Msk CAN_F8R1_FB30_Msk (0x1U << CAN_F8R1_FB30_Pos) RTC_ALRMAR_MNT_Pos (12U) GPIO_BRR_BR7_Msk (0x1U << GPIO_BRR_BR7_Pos) __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSULPIEN)) HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6 HSE_TIMEOUT_VALUE HSE_STARTUP_TIMEOUT SAI_GCR_SYNCOUT_Pos (4U) USB_OTG_CID_PRODUCT_ID USB_OTG_CID_PRODUCT_ID_Msk __aligned(x) __attribute__((__aligned__(x))) SYSCFG_EXTICR4_EXTI14_PA 0x0000U FMC_SDCR2_NB_Msk (0x1U << FMC_SDCR2_NB_Pos) CAN_F10R2_FB10_Pos (10U) __DAC_CLK_SLEEP_DISABLE __HAL_RCC_DAC_CLK_SLEEP_DISABLE CAN_F12R2_FB12 CAN_F12R2_FB12_Msk USB_OTG_HPRT_PCSTS USB_OTG_HPRT_PCSTS_Msk FMC_BTR3_CLKDIV_Msk (0xFU << FMC_BTR3_CLKDIV_Pos) RTC_TR_HT RTC_TR_HT_Msk BDCR_RTCEN_BB RCC_BDCR_RTCEN_BB ADC_CSR_AWD3_Msk (0x1U << ADC_CSR_AWD3_Pos) USB_OTG_HCTSIZ_DOPING USB_OTG_HCTSIZ_DOPING_Msk RCC_CFGR_HPRE_DIV1 0x00000000U __HAL_RCC_DCMI_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) == RESET) DMA_LIFCR_CHTIF1_Pos (10U) CAN_F11R1_FB18_Msk (0x1U << CAN_F11R1_FB18_Pos) __HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE FLASH_LATENCY_5 FLASH_ACR_LATENCY_5WS FLASH_SR_SOP_Pos (1U) __HAL_RCC_MCO2_CONFIG(__MCOCLKSOURCE__,__MCODIV__) MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), ((__MCOCLKSOURCE__) | ((__MCODIV__) << 3U))); FMC_PATT_ATTHOLD2_Pos (16U) CAN_F9R2_FB27_Pos (27U) CAN_F7R2_FB5 CAN_F7R2_FB5_Msk __GPIOG_CLK_SLEEP_ENABLE __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE GPIOE_BASE (AHB1PERIPH_BASE + 0x1000U) ADC_SQR2_SQ12_4 (0x10U << ADC_SQR2_SQ12_Pos) USB_OTG_HS_TOTAL_FIFO_SIZE 4096U SAI_xFRCR_FSALL_4 (0x10U << SAI_xFRCR_FSALL_Pos) RCC_RTCCLKSOURCE_HSE_DIV15 0x000F0300U __HAL_RCC_SAI1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SAI1RST)) CAN_F1R1_FB17_Pos (17U) ADC_EXTERNALTRIG_EDGE_FALLING ADC_EXTERNALTRIGCONVEDGE_FALLING CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) CAN_F13R1_FB28_Pos (28U) __HAL_RCC_UART4_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) != RESET) RTC_TSTR_MNT_Msk (0x7U << RTC_TSTR_MNT_Pos) __GPIOJ_RELEASE_RESET __HAL_RCC_GPIOJ_RELEASE_RESET QUADSPI_CR_TOIE_Msk (0x1U << QUADSPI_CR_TOIE_Pos) RCC_APB2RSTR_TIM1RST RCC_APB2RSTR_TIM1RST_Msk SPDIFRX_IMR_SBLKIE_Pos (4U) CAN_F6R1_FB3_Msk (0x1U << CAN_F6R1_FB3_Pos) __HAL_RCC_GPIOD_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIODRST)) EXTI_EMR_MR20 EXTI_EMR_MR20_Msk WWDG_CFR_W1 WWDG_CFR_W_1 USB_OTG_DIEPINT_EPDISD_Msk (0x1U << USB_OTG_DIEPINT_EPDISD_Pos) CAN_F8R2_FB22 CAN_F8R2_FB22_Msk RCC_DCKCFGR_SAI2SRC RCC_DCKCFGR_SAI2SRC_Msk __HAL_RCC_DMA2_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA2RST)) CAN_F12R2_FB20_Pos (20U) CAN_F2R2_FB27 CAN_F2R2_FB27_Msk CAN_F2R1_FB9_Msk (0x1U << CAN_F2R1_FB9_Pos) __HAL_RCC_UART5_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART5RST)) DMA_LISR_HTIF1 DMA_LISR_HTIF1_Msk __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE()) DMA_CHANNEL_2 0x04000000U FMC_BCR1_CPSIZE_2 (0x4U << FMC_BCR1_CPSIZE_Pos) QUADSPI_CCR_ABMODE QUADSPI_CCR_ABMODE_Msk FMC_BWTR2_ACCMOD_1 (0x2U << FMC_BWTR2_ACCMOD_Pos) RCC_PLLR_SYSCLK_SUPPORT  CAN_TX_MAILBOX2 (0x00000004U) RTC_TSDR_DT_0 (0x1U << RTC_TSDR_DT_Pos) __HAL_RCC_USART6_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART6EN)) == RESET) CAN2 ((CAN_TypeDef *) CAN2_BASE) __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN)) SDIO_CLKCR_HWFC_EN_Msk (0x1U << SDIO_CLKCR_HWFC_EN_Pos) DAC_DHR12LD_DACC1DHR DAC_DHR12LD_DACC1DHR_Msk HAL_FLASH_ERROR_PGP 0x00000004U SYSCFG_CMPCR_READY_Msk (0x1U << SYSCFG_CMPCR_READY_Pos) SYSCFG_EXTICR1_EXTI1_PJ 0x0090U QUADSPI_CCR_SIOO QUADSPI_CCR_SIOO_Msk USB_OTG_HPRT_PSPD_0 (0x1U << USB_OTG_HPRT_PSPD_Pos) GPIO_PIN_7 ((uint16_t)0x0080) QUADSPI_CR_TCIE_Msk (0x1U << QUADSPI_CR_TCIE_Pos) SDIO_ICR_CCRCFAILC SDIO_ICR_CCRCFAILC_Msk GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk __TIM21_CLK_DISABLE __HAL_RCC_TIM21_CLK_DISABLE I2C_CCR_CCR I2C_CCR_CCR_Msk RTC_TR_PM_Pos (22U) USB_OTG_DIEPCTL_STALL_Pos (21U) CAN_F4R1_FB22_Msk (0x1U << CAN_F4R1_FB22_Pos) FMC_BTR2_ADDHLD_Pos (4U) CAN_F12R2_FB14_Pos (14U) USART_CR2_CPHA_Pos (9U) USB_OTG_HCINTMSK_STALLM_Pos (3U) RCC_CIR_HSERDYF RCC_CIR_HSERDYF_Msk _p5s RCC_OFFSET (RCC_BASE - PERIPH_BASE) USB_OTG_GUSBCFG_ULPIEVBUSD USB_OTG_GUSBCFG_ULPIEVBUSD_Msk CAN_F8R1_FB11 CAN_F8R1_FB11_Msk USART_CR1_RE_Msk (0x1U << USART_CR1_RE_Pos) QUADSPI_SR_FLEVEL_Pos (8U) __USB_CLK_ENABLE __HAL_RCC_USB_CLK_ENABLE PHY_WRITE_TO ((uint32_t)0x0000FFFFU) __HAL_UNFREEZE_TIM5_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM5 ADC_CLOCK_SYNC_PCLK_DIV8 ((uint32_t)ADC_CCR_ADCPRE) CAN_F5R1_FB0_Msk (0x1U << CAN_F5R1_FB0_Pos) GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk FLASH_OPTCR_nWRP_4 0x00100000U TIM_COUNTERMODE_CENTERALIGNED2 TIM_CR1_CMS_1 USB_OTG_FRMNUM_1 (0x2U << USB_OTG_FRMNUM_Pos) CAN_F3R1_FB4 CAN_F3R1_FB4_Msk CAN_F1R1_FB8_Pos (8U) DMA_LIFCR_CHTIF0 DMA_LIFCR_CHTIF0_Msk __UINT_LEAST64_MAX__ 0xffffffffffffffffULL FMC_BCR1_MUXEN FMC_BCR1_MUXEN_Msk ADC_CCR_DELAY_0 (0x1U << ADC_CCR_DELAY_Pos) __SDMMC_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC_CLK_SLEEP_ENABLE CAN_F1R1_FB6_Msk (0x1U << CAN_F1R1_FB6_Pos) IS_RCC_RTCCLK_SOURCE IS_RCC_RTCCLKSOURCE TIM_TS_NONE 0x0000FFFFU RTC_TSTR_MNU_2 (0x4U << RTC_TSTR_MNU_Pos) CAN_F9R1_FB20_Msk (0x1U << CAN_F9R1_FB20_Pos) TIM_DMABASE_CCR2 0x0000000EU ADC_SMPR2_SMP5_2 (0x4U << ADC_SMPR2_SMP5_Pos) DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk PWR_WAKEUP_PIN1 0x00000100U IS_TIM_XOR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) CAN_F13R1_FB23 CAN_F13R1_FB23_Msk TIM_CCMR2_IC4PSC_0 (0x1U << TIM_CCMR2_IC4PSC_Pos) GPIOC_BASE (AHB1PERIPH_BASE + 0x0800U) CAN_FA1R_FACT9_Msk (0x1U << CAN_FA1R_FACT9_Pos) FMC_BCR4_MBKEN_Pos (0U) ADC_CR1_DISCNUM ADC_CR1_DISCNUM_Msk OPAMP_SEC_INVERTINGINPUT_VM0 OPAMP_SEC_INVERTINGINPUT_IO0 SPDIFRX_SR_SBD SPDIFRX_SR_SBD_Msk CAN_F11R2_FB27_Msk (0x1U << CAN_F11R2_FB27_Pos) EXTI_EMR_EM12 EXTI_EMR_MR12 EXTI_EMR_MR6 EXTI_EMR_MR6_Msk RCC_AHB1RSTR_GPIOERST_Msk (0x1U << RCC_AHB1RSTR_GPIOERST_Pos) SD_SDMMC_DISABLED SD_SDIO_DISABLED USB_OTG_GINTSTS_IEPINT_Msk (0x1U << USB_OTG_GINTSTS_IEPINT_Pos) CAN_F1R1_FB27_Msk (0x1U << CAN_F1R1_FB27_Pos) DMA_SxFCR_FS_Pos (3U) SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) HAL_CAN_ERROR_TX_TERR2 (0x00010000U) CAN_F0R2_FB20_Pos (20U) _EXFUN_NOTHROW(name,proto) name proto _NOTHROW CAN_F3R2_FB25_Msk (0x1U << CAN_F3R2_FB25_Pos) ADC_SMPR2_SMP1_Msk (0x7U << ADC_SMPR2_SMP1_Pos) GPIO_BRR_BR11_Pos (11U) USB_OTG_GUSBCFG_HNPCAP_Pos (9U) CAN_F4R1_FB7_Pos (7U) USB_OTG_GRSTCTL_TXFNUM_2 (0x04U << USB_OTG_GRSTCTL_TXFNUM_Pos) ADC_CR2_DMA_Pos (8U) __HA_IBIT__ 8 pTxBuffPtr FMC_BWTR3_ACCMOD FMC_BWTR3_ACCMOD_Msk CAN_F5R1_FB14_Pos (14U) ADC_SQR2_SQ11 ADC_SQR2_SQ11_Msk CAN_FM1R_FBM10_Msk (0x1U << CAN_FM1R_FBM10_Pos) USB_OTG_GINTSTS_DISCINT USB_OTG_GINTSTS_DISCINT_Msk RTC_CALIBR_DC RTC_CALIBR_DC_Msk PLLSAION_BitNumber RCC_PLLSAION_BIT_NUMBER RTC_TAFCR_TAMP1TRG_Pos (1U) USB_OTG_DOEPEACHMSK1_TOM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_TOM_Pos) RCC_DCKCFGR_SAI1SRC_Msk (0x3U << RCC_DCKCFGR_SAI1SRC_Pos) __CCMDATARAMEN_CLK_ENABLE __HAL_RCC_CCMDATARAMEN_CLK_ENABLE USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos (21U) ITM_IWR_ATVALIDM_Msk (1UL ) DCMI_RIS_OVR_RIS DCMI_RIS_OVR_RIS_Msk CAN_F4R2_FB29_Msk (0x1U << CAN_F4R2_FB29_Pos) QUADSPI ((QUADSPI_TypeDef *) QSPI_R_BASE) CAN_F5R1_FB6_Pos (6U) IS_MPU_REGION_ENABLE(STATE) (((STATE) == MPU_REGION_ENABLE) || ((STATE) == MPU_REGION_DISABLE)) I2S_STANDARD_PHILLIPS I2S_STANDARD_PHILIPS EXTI_EMR_EM16 EXTI_EMR_MR16 _Error_Handler RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk SYSCFG_EXTICR1_EXTI3_PK 0xA000U DAC_DHR12RD_DACC1DHR_Pos (0U) USB_OTG_HCCHAR_EPNUM_3 (0x8U << USB_OTG_HCCHAR_EPNUM_Pos) CAN_F0R1_FB3_Msk (0x1U << CAN_F0R1_FB3_Pos) CAN_F4R2_FB5 CAN_F4R2_FB5_Msk FSMC_IRQHandler FMC_IRQHandler USB_OTG_GOTGCTL_BVALOVAL USB_OTG_GOTGCTL_BVALOVAL_Msk MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) FLASH_MER_BIT (FLASH_CR_MER) SCB_CPUID_IMPLEMENTER_Pos 24U __HAL_RCC_SPI1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI1RST)) FMC_BTR2_DATAST_7 (0x80U << FMC_BTR2_DATAST_Pos) ADC_CR1_JDISCEN_Msk (0x1U << ADC_CR1_JDISCEN_Pos) FMC_Bank3 ((FMC_Bank3_TypeDef *) FMC_Bank3_R_BASE) ADC_EXTERNALTRIGCONV_T8_TRGO ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1)) FMC_SDSR_BUSY FMC_SDSR_BUSY_Msk CAN_F2R2_FB30_Pos (30U) __SDADC2_CLK_DISABLE __HAL_RCC_SDADC2_CLK_DISABLE SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) ADC_CSR_JSTRT3_Msk (0x1U << ADC_CSR_JSTRT3_Pos) GPIO_AFRH_AFSEL10_Pos (8U) GPIO_MODER_MODER15 GPIO_MODER_MODER15_Msk CAN_F7R2_FB25 CAN_F7R2_FB25_Msk GPIO_AFRL_AFRL1 GPIO_AFRL_AFSEL1 CAN_F9R2_FB27_Msk (0x1U << CAN_F9R2_FB27_Pos) ADC_SOFTWARE_START ((uint32_t)ADC_CR2_EXTSEL + 1U) DMA_SxCR_PINCOS_Msk (0x1U << DMA_SxCR_PINCOS_Pos) HAL_ADC_STATE_INJ_BUSY 0x00001000U ADC_CLOCKPRESCALER_PCLK_DIV6 ADC_CLOCK_SYNC_PCLK_DIV6 TIM_DMABurstLength_16Transfers TIM_DMABURSTLENGTH_16TRANSFERS FMC_SDTR1_TMRD_1 (0x2U << FMC_SDTR1_TMRD_Pos) XferM1HalfCpltCallback _OFF_T_DECLARED  CAN_F6R1_FB2_Msk (0x1U << CAN_F6R1_FB2_Pos) FMC_BWTR2_BUSTURN_2 (0x4U << FMC_BWTR2_BUSTURN_Pos) __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : __HAL_COMP_COMP2_EXTI_DISABLE_IT()) TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk RCC_PLLCFGR_PLLSRC RCC_PLLCFGR_PLLSRC_Msk CAN_F5R1_FB12_Msk (0x1U << CAN_F5R1_FB12_Pos) FMC_BTR3_DATLAT_2 (0x4U << FMC_BTR3_DATLAT_Pos) RCC_RTCCLKSOURCE_HSE_DIV29 0x001D0300U GPIO_IDR_ID11 GPIO_IDR_ID11_Msk RCC_CIR_PLLSAIRDYIE RCC_CIR_PLLSAIRDYIE_Msk OB_PCROP_SELECTED ((uint8_t)0x80) ITM_TCR_GTSFREQ_Pos 10U _mbrlen_state EXTI_IMR_IM2 EXTI_IMR_MR2 SAI_xCR1_DS SAI_xCR1_DS_Msk ADC_CCR_DMA_Pos (14U) CAN_F4R2_FB17_Pos (17U) __FLT_EVAL_METHOD__ 0 PRId32 __PRI32(d) CAN_F7R1_FB24 CAN_F7R1_FB24_Msk SCNdLEAST32 __SCN32LEAST(d) RCC_PLLCFGR_PLLR_Msk (0x7U << RCC_PLLCFGR_PLLR_Pos) RTC_SHIFTR_SUBFS_Pos (0U) CAN_F1R1_FB29 CAN_F1R1_FB29_Msk GPIO_MODER_MODER3_Msk (0x3U << GPIO_MODER_MODER3_Pos) USART_BRR_DIV_Fraction USART_BRR_DIV_Fraction_Msk FMC_BTR4_DATAST_5 (0x20U << FMC_BTR4_DATAST_Pos) SDIO_CLKCR_WIDBUS_1 (0x2U << SDIO_CLKCR_WIDBUS_Pos) _POSIX_SOURCE __HAL_RCC_BKPSRAM_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) != RESET) FMC_BTR1_DATLAT_Msk (0xFU << FMC_BTR1_DATLAT_Pos) RTC_BKP17R_Pos (0U) HAL_CAN_ERROR_BOF (0x00000004U) RTC_TR_HU RTC_TR_HU_Msk GPIO_IDR_ID1_Msk (0x1U << GPIO_IDR_ID1_Pos) FLASH_SR_PGAERR_Msk (0x1U << FLASH_SR_PGAERR_Pos) UART_IT_TXE ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_TXEIE)) SYSCFG_EXTICR2_EXTI6_PB 0x0100U DMA_SxCR_MBURST_Pos (23U) FMPI2C_RXDR_RXDATA_Pos (0U) CAN_TSR_TME_Msk (0x7U << CAN_TSR_TME_Pos) I2C_CCR_DUTY_Pos (14U) OB_PCROP_SECTOR_3 0x00000008U FPDS_BitNumber FPDS_BIT_NUMBER PRIiLEAST16 __PRI16LEAST(i) TDTR CAN_F10R1_FB29_Msk (0x1U << CAN_F10R1_FB29_Pos) SAI2 ((SAI_TypeDef *) SAI2_BASE) __HAL_RCC_GPIOD_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN)) CAN_F2R1_FB17_Msk (0x1U << CAN_F2R1_FB17_Pos) IS_FLASH_BANK(BANK) (((BANK) == FLASH_BANK_1)) CAN_FFA1R_FFA3_Pos (3U) USB_OTG_GUSBCFG_TSDPS_Msk (0x1U << USB_OTG_GUSBCFG_TSDPS_Pos) RTC_CR_DCE RTC_CR_DCE_Msk USB_OTG_GINTSTS_SOF USB_OTG_GINTSTS_SOF_Msk CAN_F7R1_FB12_Pos (12U) TIM_ARR_ARR_Pos (0U) FMC_BWTR1_ADDSET FMC_BWTR1_ADDSET_Msk DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos (11U) HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6 CAN_F6R2_FB27_Pos (27U) TxXferCount DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos) SMARTCARD_TIMEOUT_DISABLED SMARTCARD_TIMEOUT_DISABLE __CAN_HandleTypeDef FLASH_LATENCY_11 FLASH_ACR_LATENCY_11WS GPIO_AF3_TIM11 ((uint8_t)0x03) RCC_CLK48CLKSOURCE_PLLQ 0x00000000U CAN_F10R1_FB28_Pos (28U) __IEEE_LITTLE_ENDIAN  USB_OTG_PKTSTS_3 (0x8U << USB_OTG_PKTSTS_Pos) CAN_F9R1_FB10 CAN_F9R1_FB10_Msk HAL_UART_STATE_TIMEOUT OPAMP_NONINVERTINGINPUT_VP1 OPAMP_NONINVERTINGINPUT_IO1 FMC_BTR1_ACCMOD FMC_BTR1_ACCMOD_Msk RCC_PLLSAICFGR_PLLSAIP_Msk (0x3U << RCC_PLLSAICFGR_PLLSAIP_Pos) RCC_DCKCFGR2_SPDIFRXSEL_Msk (0x1U << RCC_DCKCFGR2_SPDIFRXSEL_Pos) __DMA2_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE TIM_CCMR1_OC2M_0 (0x1U << TIM_CCMR1_OC2M_Pos) ADC_CR2_JEXTEN_Pos (20U) USB_OTG_DIEPMSK_INEPNEM_Msk (0x1U << USB_OTG_DIEPMSK_INEPNEM_Pos) CAN_F5R2_FB19_Msk (0x1U << CAN_F5R2_FB19_Pos) EXTI_IMR_MR15 EXTI_IMR_MR15_Msk USB_OTG_GINTSTS_OTGINT_Pos (2U) DCMI_MIS_VSYNC_MIS_Msk (0x1U << DCMI_MIS_VSYNC_MIS_Pos) RCC_CFGR_MCO1PRE_0 (0x1U << RCC_CFGR_MCO1PRE_Pos) CAN_F7R1_FB15_Msk (0x1U << CAN_F7R1_FB15_Pos) TIM_CCMR1_CC1S_Msk (0x3U << TIM_CCMR1_CC1S_Pos) TIM_CLOCKPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING RTC_TAFCR_TAMPPRCH_0 (0x1U << RTC_TAFCR_TAMPPRCH_Pos) RTC_TR_MNU_1 (0x2U << RTC_TR_MNU_Pos) __SWPMI1_RELEASE_RESET __HAL_RCC_SWPMI1_RELEASE_RESET FLASH_ACR_LATENCY_14WS 0x0000000EU IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) DBGMCU_CR_TRACE_MODE DBGMCU_CR_TRACE_MODE_Msk __INT_LEAST16_TYPE__ short int SPI_I2SCFGR_I2SCFG_1 (0x2U << SPI_I2SCFGR_I2SCFG_Pos) __HAL_UART_ONEBIT_ENABLE __HAL_UART_ONE_BIT_SAMPLE_ENABLE __HAL_RCC_CAN1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) == RESET) RCC_APB1RSTR_TIM13RST_Pos (7U) USB_OTG_HCINT_DTERR_Msk (0x1U << USB_OTG_HCINT_DTERR_Pos) __TIM21_FORCE_RESET __HAL_RCC_TIM21_FORCE_RESET USB_OTG_GINTMSK_EPMISM USB_OTG_GINTMSK_EPMISM_Msk RCC_CIR_PLLRDYC RCC_CIR_PLLRDYC_Msk CAN_TDL1R_DATA3_Pos (24U) __LFRACT_MIN__ (-0.5LR-0.5LR) __HAL_RTC_EXTI_GENERATE_SWIT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT())) CAN_F2R1_FB4 CAN_F2R1_FB4_Msk RCC_AHB1RSTR_GPIOERST_Pos (4U) SPDIFRX_CR_RXDMAEN SPDIFRX_CR_RXDMAEN_Msk USB_OTG_HS_PERIPH_BASE 0x40040000U SAI_xCR1_CKSTR_Msk (0x1U << SAI_xCR1_CKSTR_Pos) PRIiMAX __PRIMAX(i) TIM_BDTR_MOE_Msk (0x1U << TIM_BDTR_MOE_Pos) CAN_F13R2_FB3_Msk (0x1U << CAN_F13R2_FB3_Pos) MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) __HAL_ADC_CLOCK_PRESCALER_RANGE ADC_CLOCK_PRESCALER_RANGE PWR_CSR_WUF PWR_CSR_WUF_Msk PRIoFAST64 __PRI64FAST(o) USB_OTG_HCINT_TXERR_Pos (7U) CAN_F8R1_FB30_Pos (30U) TIM_TI1SELECTION_CH1 0x00000000U RTC_PRER_PREDIV_S_Pos (0U) ADC_EXTERNALTRIGCONV_T1_CC1 0x00000000U EXTI_RTSR_TR5_Pos (5U) FMC_SDSR_MODES1_0 (0x1U << FMC_SDSR_MODES1_Pos) CAN_F13R1_FB17_Msk (0x1U << CAN_F13R1_FB17_Pos) USB_HS_EXTI_TRIGGER_RISING_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE GPIOA_BASE (AHB1PERIPH_BASE + 0x0000U) MPU_INSTRUCTION_ACCESS_ENABLE ((uint8_t)0x00) ADC_CHANNEL_18 ((uint32_t)(ADC_CR1_AWDCH_4 | ADC_CR1_AWDCH_1)) RCC_RTCCLKSOURCE_HSE_DIV26 0x001A0300U __HAL_IWDG_ENABLE_WRITE_ACCESS IWDG_ENABLE_WRITE_ACCESS USART2_BASE (APB1PERIPH_BASE + 0x4400U) __GPIOB_CLK_DISABLE __HAL_RCC_GPIOB_CLK_DISABLE FMC_BCR2_WAITEN_Pos (13U) EXTI_SWIER_SWIER14 EXTI_SWIER_SWIER14_Msk __ATOMIC_SEQ_CST 5 ADC_SMPR1_SMP17_1 (0x2U << ADC_SMPR1_SMP17_Pos) CAN_F10R2_FB9_Msk (0x1U << CAN_F10R2_FB9_Pos) RCC_HSE_BYPASS ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON)) RCC_APB1ENR_TIM7EN_Pos (5U) USB_OTG_DOEPEACHMSK1_NYETM_Pos (14U) FMC_PATT_ATTHIZ2_6 (0x40U << FMC_PATT_ATTHIZ2_Pos) ADC_EXTERNALTRIGINJECCONV_T2_CC1 ((uint32_t)ADC_CR2_JEXTSEL_1) __GPIOD_CLK_DISABLE __HAL_RCC_GPIOD_CLK_DISABLE RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk GPIO_BRR_BR10 GPIO_BRR_BR10_Msk SDIO_ICR_DBCKENDC_Pos (10U) USB_OTG_GINTSTS_CMOD_Msk (0x1U << USB_OTG_GINTSTS_CMOD_Pos) TIM_BDTR_DTG_Msk (0xFFU << TIM_BDTR_DTG_Pos) DCMI_CR_VSPOL DCMI_CR_VSPOL_Msk CAN_FLAG_INAK (0x00000100U) SPDIFRX_CSR_SOB SPDIFRX_CSR_SOB_Msk TIM_DMABASE_RCR 0x0000000CU RCC_USBCLKSOURCE_PLLCLK RCC_USBCLKSOURCE_PLL _Nullable  _UNBUF_STREAM_OPT 1 HAL_MAX_DELAY 0xFFFFFFFFU __FSMC_CLK_SLEEP_DISABLE __HAL_RCC_FSMC_CLK_SLEEP_DISABLE FMC_BCR3_WAITEN_Pos (13U) CAN_F4R2_FB10_Msk (0x1U << CAN_F4R2_FB10_Pos) FMC_BTR3_BUSTURN_2 (0x4U << FMC_BTR3_BUSTURN_Pos) CAN_F10R2_FB11_Msk (0x1U << CAN_F10R2_FB11_Pos) FMC_BTR4_ADDSET_Msk (0xFU << FMC_BTR4_ADDSET_Pos) DMA_HandleTypeDef FLASH_CR_SNB FLASH_CR_SNB_Msk CAN_F10R2_FB1_Pos (1U) GPIO_PUPDR_PUPD6_Pos (12U) CAN_F4R1_FB14_Msk (0x1U << CAN_F4R1_FB14_Pos) __strong_reference(sym,aliassym) extern __typeof (sym) aliassym __attribute__ ((__alias__ (#sym))) SDIO_MASK_CCRCFAILIE_Msk (0x1U << SDIO_MASK_CCRCFAILIE_Pos) _INT8_T_DECLARED  C:\Users\matte\Desktop\E-agle\ProjectSTM32\PEDALS\Release DCMI_ESCR_LSC_Pos (8U) CAN_F6R2_FB5_Pos (5U) SPDIFRX_CR_RXSTEO_Pos (3U) RCC_I2SAPB2CLKSOURCE_EXT ((uint32_t)RCC_DCKCFGR_I2S2SRC_0) SysTick_CALIB_SKEW_Pos 30U __HAL_RCC_USART6_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART6EN)) != RESET) TPI_ITCTRL_Mode_Msk (0x1UL ) NVIC_PRIORITYGROUP_4 0x00000003U TIM_BDTR_MOE TIM_BDTR_MOE_Msk __lock_try_acquire(lock) __retarget_lock_try_acquire(lock) FMC_SDCR2_NR_0 (0x1U << FMC_SDCR2_NR_Pos) TIM_CCMR1_IC2F_Pos (12U) CAN_F2R1_FB0 CAN_F2R1_FB0_Msk I2C_OAR2_ADD2 I2C_OAR2_ADD2_Msk CAN_F9R1_FB3_Msk (0x1U << CAN_F9R1_FB3_Pos) __SPI3_IS_CLK_DISABLED __HAL_RCC_SPI3_IS_CLK_DISABLED CAN_F1R2_FB0 CAN_F1R2_FB0_Msk ADC_CSR_OVR3 ADC_CSR_OVR3_Msk TIM_CCER_CC1E_Msk (0x1U << TIM_CCER_CC1E_Pos) TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk INT16_C(x) __INT16_C(x) TIM_DIER_CC3DE_Msk (0x1U << TIM_DIER_CC3DE_Pos) GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk RCC_SYSCLKSOURCE_STATUS_PLLCLK RCC_CFGR_SWS_PLL CAN_F13R2_FB0_Pos (0U) CAN_F5R1_FB9_Msk (0x1U << CAN_F5R1_FB9_Pos) CAN_F2R1_FB28 CAN_F2R1_FB28_Msk ADC_SQR1_SQ15_3 (0x08U << ADC_SQR1_SQ15_Pos) TIM_CR2_OIS3N_Pos (13U) __HAL_SD_SDMMC_ENABLE_IT __HAL_SD_SDIO_ENABLE_IT SCB_ICSR_RETTOBASE_Pos 11U GPIO_OSPEEDR_OSPEED12_Msk (0x3U << GPIO_OSPEEDR_OSPEED12_Pos) GPIO_IDR_IDR_10 GPIO_IDR_ID10 ADC_SQR2_SQ12_Pos (25U) CAN_F11R2_FB25 CAN_F11R2_FB25_Msk SDIO_DCTRL_DMAEN_Msk (0x1U << SDIO_DCTRL_DMAEN_Pos) _SIGSET_T_DECLARED  CAN_F9R2_FB4_Pos (4U) SDIO_STA_CMDREND SDIO_STA_CMDREND_Msk WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk _REENT_WCRTOMB_STATE(ptr) ((ptr)->_new._reent._wcrtomb_state) SAI_MASTERDIVIDER_DISABLED SAI_MASTERDIVIDER_DISABLE TIM_ICPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING PWR_CR_FMSSR_Pos (20U) DMA_LISR_TEIF0 DMA_LISR_TEIF0_Msk _UINT8_T_DECLARED  RCC_PLLCFGR_PLLM_3 (0x08U << RCC_PLLCFGR_PLLM_Pos) RTC_ALRMBR_MNT_Pos (12U) QUADSPI_CR_PRESCALER_4 (0x10U << QUADSPI_CR_PRESCALER_Pos) RCC_CFGR_MCO2PRE_0 (0x1U << RCC_CFGR_MCO2PRE_Pos) _flock_t _ATFILE_SOURCE 1 __SDADC3_IS_CLK_DISABLED __HAL_RCC_SDADC3_IS_CLK_DISABLED DebugMonitor_IRQn RTC_BKP5R RTC_BKP5R_Msk SYSCFG_EXTICR4_EXTI14_Msk (0xFU << SYSCFG_EXTICR4_EXTI14_Pos) SDIO_STA_DBCKEND_Msk (0x1U << SDIO_STA_DBCKEND_Pos) FLASHSIZE_BASE 0x1FFF7A22U GPIOH_BASE (AHB1PERIPH_BASE + 0x1C00U) FMPI2C_TIMEOUTR_TIMEOUTB FMPI2C_TIMEOUTR_TIMEOUTB_Msk CAN_F0R2_FB11 CAN_F0R2_FB11_Msk EXTI0_IRQn CAN_F0R2_FB2 CAN_F0R2_FB2_Msk ADC_CR2_DMA ADC_CR2_DMA_Msk GNU C11 6.3.1 20170620 (release) [ARM/embedded-6-branch revision 249437] -mcpu=cortex-m4 -mthumb -mfloat-abi=hard -mfpu=fpv4-sp-d16 -g3 -O2 -fmessage-length=0 -ffunction-sections -fmessage-length=0 RTC_ISR_TAMP2F_Pos (14U) RCC_APB2ENR_SPI1EN_Msk (0x1U << RCC_APB2ENR_SPI1EN_Pos) PTRDIFF_MIN (-PTRDIFF_MAX - 1) FLASH_ACR_ICEN_Pos (9U) RTC_TSTR_SU_3 (0x8U << RTC_TSTR_SU_Pos) SDIO_MASK_CMDSENTIE SDIO_MASK_CMDSENTIE_Msk QUADSPI_CR_PMM_Pos (23U) __ETHMACTX_CLK_DISABLE __HAL_RCC_ETHMACTX_CLK_DISABLE TYPEERASE_PAGES FLASH_TYPEERASE_PAGES TIM_CR2_CCDS_Msk (0x1U << TIM_CR2_CCDS_Pos) CAN_FILTERSCALE_16BIT (0x00000000U) RTC_ALRMBR_MNU_2 (0x4U << RTC_ALRMBR_MNU_Pos) I2C_OAR1_ADD5 I2C_OAR1_ADD5_Msk FMC_BWTR4_ADDSET FMC_BWTR4_ADDSET_Msk FMC_BTR1_ADDHLD_2 (0x4U << FMC_BTR1_ADDHLD_Pos) USB_OTG_DEACHINTMSK_OEP1INTM_Pos (17U) USB_OTG_GINTSTS_MMIS_Pos (1U) QUADSPI_IRQn CAN_F13R1_FB22_Msk (0x1U << CAN_F13R1_FB22_Pos) EXTI_RTSR_TR20_Pos (20U) CAN_IER_FMPIE0_Msk (0x1U << CAN_IER_FMPIE0_Pos) FMPI2C_ISR_TXE_Pos (0U) EXTI_PR_PR12_Pos (12U) CAN_F13R2_FB28_Pos (28U) fast_putc(x,p) (--(p)->_w < 0 ? __swbuf_r(_REENT, (int)(x), p) == EOF : (*(p)->_p = (x), (p)->_p++, 0)) DCMI_CR_OEBS_Msk (0x1U << DCMI_CR_OEBS_Pos) FMC_SDTR1_TRAS_3 (0x8U << FMC_SDTR1_TRAS_Pos) CAN_TDL1R_DATA1_Pos (8U) SDIO_STA_RXFIFOF_Pos (17U) __GPIOG_IS_CLK_ENABLED __HAL_RCC_GPIOG_IS_CLK_ENABLED USB_OTG_TX0FD_Msk (0xFFFFU << USB_OTG_TX0FD_Pos) __TIM11_FORCE_RESET __HAL_RCC_TIM11_FORCE_RESET CAN_F1R2_FB21_Msk (0x1U << CAN_F1R2_FB21_Pos) FMPI2C_OAR2_OA2EN_Pos (15U) GPIO_OSPEEDR_OSPEED9_Pos (18U) USB_OTG_GINTMSK_PTXFEM_Pos (26U) CAN_F8R1_FB22_Msk (0x1U << CAN_F8R1_FB22_Pos) I2C_SR1_ADD10_Pos (3U) I2C2_BASE (APB1PERIPH_BASE + 0x5800U) RTC_TAMPERPIN_PA0 RTC_TAMPERPIN_POS1 FMC_SDTR1_TRAS_2 (0x4U << FMC_SDTR1_TRAS_Pos) HAL_CAN_MspDeInit CAN_F12R1_FB25_Pos (25U) CAN_F13R2_FB14 CAN_F13R2_FB14_Msk UART_IT_RXNE ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_RXNEIE)) USART_CR3_IREN_Pos (1U) RCC_APB1LPENR_TIM2LPEN_Msk (0x1U << RCC_APB1LPENR_TIM2LPEN_Pos) PWR_CR_PLS_LEV3 0x00000060U CAN_F10R2_FB13_Msk (0x1U << CAN_F10R2_FB13_Pos) RTC_ISR_TSOVF RTC_ISR_TSOVF_Msk EXTI_IMR_MR9_Pos (9U) USB_OTG_HCINTMSK_AHBERR_Msk (0x1U << USB_OTG_HCINTMSK_AHBERR_Pos) DMA_SxNDT_0 (0x0001U << DMA_SxNDT_Pos) CAN_F0R1_FB29_Msk (0x1U << CAN_F0R1_FB29_Pos) __TIM10_CLK_SLEEP_ENABLE __HAL_RCC_TIM10_CLK_SLEEP_ENABLE __HAL_SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE USB_OTG_NPTXFSA_Pos (0U) CAN_FFA1R_FFA10_Pos (10U) GPIO_IDR_ID12_Pos (12U) __RTC_WRITEPROTECTION_DISABLE __HAL_RTC_WRITEPROTECTION_DISABLE FMC_BCR1_WAITEN_Msk (0x1U << FMC_BCR1_WAITEN_Pos) CAN_TSR_ABRQ0_Pos (7U) USB_OTG_GNPTXSTS_NPTQXSAV USB_OTG_GNPTXSTS_NPTQXSAV_Msk INJECTED_CHANNELS ADC_INJECTED_CHANNELS CAN_F5R1_FB7_Pos (7U) PeriphDataAlignment RTC_TR_SU_0 (0x1U << RTC_TR_SU_Pos) __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOCLPEN)) RTC_ISR_ALRAF_Msk (0x1U << RTC_ISR_ALRAF_Pos) GPIO_OSPEEDR_OSPEED2_0 (0x1U << GPIO_OSPEEDR_OSPEED2_Pos) CAN_F6R2_FB3_Msk (0x1U << CAN_F6R2_FB3_Pos) FLASH_HalfPageProgram HAL_FLASHEx_HalfPageProgram __HAL_RCC_BKPSRAM_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) == RESET) RTC_WUTR_WUT RTC_WUTR_WUT_Msk __UINT32_MAX__ 0xffffffffUL FLASH_OPTCR_BOR_LEV_Pos (2U) __USB_IS_CLK_ENABLED __HAL_RCC_USB_IS_CLK_ENABLED __GXX_TYPEINFO_EQUALITY_INLINE 0 CAN_F10R2_FB15 CAN_F10R2_FB15_Msk ETH_MAC_TXFIFO_IDLE 0x00000000U GPIO_BSRR_BS1_Msk (0x1U << GPIO_BSRR_BS1_Pos) RCC_APB1ENR_TIM12EN_Msk (0x1U << RCC_APB1ENR_TIM12EN_Pos) RTC_TSTR_MNU RTC_TSTR_MNU_Msk GPIO_BSRR_BS12_Pos (12U) RTC_BKP3R RTC_BKP3R_Msk FLASH_OPTCR1_nWRP_5 (0x020U << FLASH_OPTCR1_nWRP_Pos) CAN_F2R2_FB9_Msk (0x1U << CAN_F2R2_FB9_Pos) RCC_DBP_TIMEOUT_VALUE 2U CAN_F5R1_FB27_Msk (0x1U << CAN_F5R1_FB27_Pos) USART_CR2_LBDIE_Pos (6U) SDIO_CLKCR_PWRSAV_Pos (9U) GPIO_AFRL_AFSEL0_Pos (0U) CAN_RDL0R_DATA2_Pos (16U) RCC_PERIPHCLK_SAI1 0x00000004U DCMI_CR_HSPOL_Pos (6U) CAN_FS1R_FSC21_Msk (0x1U << CAN_FS1R_FSC21_Pos) __USART2_RELEASE_RESET __HAL_RCC_USART2_RELEASE_RESET CAN_MCR_RESET_Msk (0x1U << CAN_MCR_RESET_Pos) DCMI_RIS_ERR_RIS_Msk (0x1U << DCMI_RIS_ERR_RIS_Pos) USART_DR_DR USART_DR_DR_Msk CAN_F2R1_FB8_Pos (8U) __TIM3_CLK_SLEEP_ENABLE __HAL_RCC_TIM3_CLK_SLEEP_ENABLE SMCR SAI_xFRCR_FRL_7 (0x80U << SAI_xFRCR_FRL_Pos) __GCC_ATOMIC_LONG_LOCK_FREE 2 RCC_APB2RSTR_USART6RST RCC_APB2RSTR_USART6RST_Msk USB_OTG_NPTXFD USB_OTG_NPTXFD_Msk SPI_CR2_RXDMAEN_Msk (0x1U << SPI_CR2_RXDMAEN_Pos) __GPIOF_CLK_ENABLE __HAL_RCC_GPIOF_CLK_ENABLE CAN_F1R2_FB28_Pos (28U) ADC_IRQn TIM_CHANNEL_2 0x00000004U CAN_F3R1_FB22 CAN_F3R1_FB22_Msk EXTI_PR_PR4_Pos (4U) RCC_APB1LPENR_TIM4LPEN_Msk (0x1U << RCC_APB1LPENR_TIM4LPEN_Pos) __OPAMP_CSR_OPAXCALOUT OPAMP_CSR_OPAXCALOUT CAN_F6R1_FB22_Pos (22U) CAN_FS1R_FSC23 CAN_FS1R_FSC23_Msk CAN_F8R2_FB29_Msk (0x1U << CAN_F8R2_FB29_Pos) __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOBLPEN)) RCC_AHB1LPENR_DMA1LPEN RCC_AHB1LPENR_DMA1LPEN_Msk __HAL_RCC_CEC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CECEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CECEN); UNUSED(tmpreg); } while(0U) __HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED CAN_F6R2_FB29 CAN_F6R2_FB29_Msk PWR_CR_FMSSR PWR_CR_FMSSR_Msk GPIO_PUPDR_PUPDR12 GPIO_PUPDR_PUPD12 FLASH_ACR_BYTE2_ADDRESS_Msk (0x40023C03U << FLASH_ACR_BYTE2_ADDRESS_Pos) I2C_OAR1_ADD9_Pos (9U) CAN_F3R2_FB5_Pos (5U) CAN_F5R2_FB0_Msk (0x1U << CAN_F5R2_FB0_Pos) PWR_CSR_BRR_Pos (3U) USB_OTG_GRXFSIZ_RXFD_Pos (0U) SYSCFG_EXTICR2_EXTI7_PB 0x1000U GPIO_PUPDR_PUPDR8_1 GPIO_PUPDR_PUPD8_1 CEC_CR_TXEOM_Msk (0x1U << CEC_CR_TXEOM_Pos) _CLOCKID_T_DECLARED  RCC_APB2LPENR_ADC3LPEN_Pos (10U) __HAL_RCC_TIM8_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM8EN)) SYSCFG_EXTICR1_EXTI2_Msk (0xFU << SYSCFG_EXTICR1_EXTI2_Pos) RCC_PLLSAICFGR_PLLSAIQ_1 (0x2U << RCC_PLLSAICFGR_PLLSAIQ_Pos) TIM_ICPSC_DIV2 (TIM_CCMR1_IC1PSC_0) USB_OTG_HPRT_PCDET_Msk (0x1U << USB_OTG_HPRT_PCDET_Pos) __GPIOD_FORCE_RESET __HAL_RCC_GPIOD_FORCE_RESET __HAL_LOCK(__HANDLE__) do{ if((__HANDLE__)->Lock == HAL_LOCKED) { return HAL_BUSY; } else { (__HANDLE__)->Lock = HAL_LOCKED; } }while (0U) DAC_SR_DMAUDR1_Msk (0x1U << DAC_SR_DMAUDR1_Pos) RCC_AHB1RSTR_GPIOGRST RCC_AHB1RSTR_GPIOGRST_Msk UINT32_MAX (__UINT32_MAX__) PRIu16 __PRI16(u) GPIO_OSPEEDR_OSPEED5_1 (0x2U << GPIO_OSPEEDR_OSPEED5_Pos) RCC_APB1ENR_UART4EN_Msk (0x1U << RCC_APB1ENR_UART4EN_Pos) I2C_SR1_RXNE_Pos (6U) RCC_PLLCFGR_PLLN_8 (0x100U << RCC_PLLCFGR_PLLN_Pos) __INT8_TYPE__ signed char USB_OTG_DTHRCTL_RXTHRLEN_7 (0x080U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) CAN_F6R1_FB16_Pos (16U) CAN_TI2R_EXID CAN_TI2R_EXID_Msk __TIM1_CLK_SLEEP_DISABLE __HAL_RCC_TIM1_CLK_SLEEP_DISABLE EXTI_FTSR_TR19_Pos (19U) FLASH_ERROR_MIS HAL_FLASH_ERROR_MIS DMA_NORMAL 0x00000000U __HAL_DBGMCU_UNFREEZE_TIM10() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM10_STOP)) ADC_SQR2_SQ7_3 (0x08U << ADC_SQR2_SQ7_Pos) __HAL_PVD_EXTI_DISABLE_IT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_DISABLE_IT() __LFRACT_IBIT__ 0 CAN_F2R2_FB11_Msk (0x1U << CAN_F2R2_FB11_Pos) QUADSPI_CCR_ABSIZE_1 (0x2U << QUADSPI_CCR_ABSIZE_Pos) __HAL_RCC_GPIOB_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOBEN)) != RESET) FMPI2C_OAR2_OA2_Pos (1U) USB_OTG_DOEPINT_EPDISD USB_OTG_DOEPINT_EPDISD_Msk ADC_SMPR2_SMP6_Pos (18U) CSSON_BitNumber RCC_CSSON_BIT_NUMBER __DAC1_CLK_ENABLE __HAL_RCC_DAC1_CLK_ENABLE ADC_SMPR2_SMP8 ADC_SMPR2_SMP8_Msk __ARMEL__ 1 _IOFBF 0 DMA_SxCR_MINC_Pos (10U) RCC_APB2RSTR_ADCRST RCC_APB2RSTR_ADCRST_Msk _SYS__STDINT_H  SYSCFG_EXTICR1_EXTI3_PJ 0x9000U CAN_F13R1_FB1_Pos (1U) SDIO_MASK_TXACTIE_Msk (0x1U << SDIO_MASK_TXACTIE_Pos) __ARM_ARCH 7 GPIO_BSRR_BS7_Pos (7U) RCC_APB1LPENR_TIM6LPEN_Msk (0x1U << RCC_APB1LPENR_TIM6LPEN_Pos) CAN_F8R2_FB15 CAN_F8R2_FB15_Msk INTMAX_MIN (-INTMAX_MAX - 1) CAN_FS1R_FSC27_Pos (27U) __HAL_RCC_RTC_ENABLE() (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = ENABLE) TIM_OR_ITR1_RMP TIM_OR_ITR1_RMP_Msk CAN_F1R2_FB10 CAN_F1R2_FB10_Msk CAN_F9R1_FB5_Pos (5U) SAI_xSLOTR_FBOFF_2 (0x04U << SAI_xSLOTR_FBOFF_Pos) RCC_PLLCFGR_PLLM_0 (0x01U << RCC_PLLCFGR_PLLM_Pos) GPIO_ODR_OD15 GPIO_ODR_OD15_Msk TIM_DMA_ID_CC4 ((uint16_t)0x0004) _REENT_SIGNAL_BUF(ptr) ((ptr)->_new._reent._signal_buf) GPIO_PIN_0 ((uint16_t)0x0001) RTC_DR_YT_1 (0x2U << RTC_DR_YT_Pos) RTC_ALRMAR_DT_0 (0x1U << RTC_ALRMAR_DT_Pos) CAN_F11R1_FB26 CAN_F11R1_FB26_Msk USB_OTG_GINTSTS_HCINT USB_OTG_GINTSTS_HCINT_Msk FMC_BWTR3_DATAST_Pos (8U) DMA_HISR_HTIF7_Msk (0x1U << DMA_HISR_HTIF7_Pos) EXTI_IMR_MR22_Msk (0x1U << EXTI_IMR_MR22_Pos) I2C_CR1_SMBTYPE_Pos (3U) __STDC__ 1 CAN_F12R2_FB17 CAN_F12R2_FB17_Msk LSE_STARTUP_TIMEOUT ((uint32_t)5000U) RCC_PLLSAICFGR_PLLSAIQ_Pos (24U) CAN_F8R1_FB26_Pos (26U) CAN_F0R2_FB3_Msk (0x1U << CAN_F0R2_FB3_Pos) FMC_PCR_TCLR_Msk (0xFU << FMC_PCR_TCLR_Pos) EXTI_SWIER_SWIER22_Pos (22U) SAI_xCR2_MUTE_Msk (0x1U << SAI_xCR2_MUTE_Pos) HAL_ADC_MODULE_ENABLED  SPDIFRX_SR_OVR SPDIFRX_SR_OVR_Msk IS_TIM_CCDMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) CAN_F6R1_FB17_Msk (0x1U << CAN_F6R1_FB17_Pos) USB_OTG_GOTGINT_IDCHNG_Pos (20U) CAN_MSR_SAMP_Pos (10U) GPIO_PUPDR_PUPDR3_1 GPIO_PUPDR_PUPD3_1 GPIO_MODER_MODE4_Pos (8U) DMA_HISR_TEIF7_Pos (25U) RCC_CFGR_PPRE1_DIV1 0x00000000U __OPAMP_FORCE_RESET __HAL_RCC_OPAMP_FORCE_RESET __CEC_IS_CLK_DISABLED __HAL_RCC_CEC_IS_CLK_DISABLED FMC_SDRTR_CRE_Pos (0U) EXTI_EMR_MR18 EXTI_EMR_MR18_Msk QUADSPI_CR_TEIE_Pos (16U) SDIO_IRQn RTC_TR_HU_3 (0x8U << RTC_TR_HU_Pos) SDIO_MASK_SDIOITIE SDIO_MASK_SDIOITIE_Msk CAN_MCR_DBF_Pos (16U) USB_OTG_DIEPMSK_TOM_Pos (3U) _UID_T_DECLARED  FMC_BWTR2_BUSTURN_3 (0x8U << FMC_BWTR2_BUSTURN_Pos) CAN_SJW_3TQ ((uint32_t)CAN_BTR_SJW_1) _iobs USART_CR1_WAKE USART_CR1_WAKE_Msk TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk I2C3 ((I2C_TypeDef *) I2C3_BASE) GPIO_ODR_OD13_Msk (0x1U << GPIO_ODR_OD13_Pos) SDIO_FIFOCNT_FIFOCOUNT_Msk (0xFFFFFFU << SDIO_FIFOCNT_FIFOCOUNT_Pos) RCC_PLLCFGR_PLLM_1 (0x02U << RCC_PLLCFGR_PLLM_Pos) RCC_AHB1LPENR_GPIOFLPEN RCC_AHB1LPENR_GPIOFLPEN_Msk CAN_F8R1_FB30 CAN_F8R1_FB30_Msk GPIO_BRR_BR6 GPIO_BRR_BR6_Msk EXTI_SWIER_SWIER16_Pos (16U) QUADSPI_CCR_ABMODE_Msk (0x3U << QUADSPI_CCR_ABMODE_Pos) __TSC_CLK_DISABLE __HAL_RCC_TSC_CLK_DISABLE RTC_ALRMAR_HU_Msk (0xFU << RTC_ALRMAR_HU_Pos) RCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Msk SYSCFG_EXTICR2_EXTI4_PD 0x0003U _stdin DMA_SxNDT_6 (0x0040U << DMA_SxNDT_Pos) FLASH_OPTCR_nWRP_9 0x02000000U GPIO_PUPDR_PUPDR15_1 GPIO_PUPDR_PUPD15_1 FMC_SDCR2_NR_Pos (2U) DCKCFGR2 __UART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE PTRDIFF_MAX (__PTRDIFF_MAX__) CAN_F11R2_FB5_Msk (0x1U << CAN_F11R2_FB5_Pos) CAN_F10R1_FB21 CAN_F10R1_FB21_Msk HAL_CAN_STATE_LISTENING CAN_MSR_TXM CAN_MSR_TXM_Msk GPIO_OTYPER_OT8_Msk (0x1U << GPIO_OTYPER_OT8_Pos) RTC_PRER_PREDIV_A_Pos (16U) CAN_F7R2_FB12_Pos (12U) DMA_HIFCR_CTEIF4_Pos (3U) USB_OTG_DOEPEACHMSK1_INEPNMM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos) FMPI2C_PECR_PEC_Pos (0U) __ALIGN_BEGIN  GPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk CAN_F13R1_FB15 CAN_F13R1_FB15_Msk TIM_DCR_DBA TIM_DCR_DBA_Msk RCC_CIR_LSERDYF_Msk (0x1U << RCC_CIR_LSERDYF_Pos) CAN_F11R1_FB13_Pos (13U) DWT ((DWT_Type *) DWT_BASE ) __unlocks(...) __lock_annotate(unlock_function(__VA_ARGS__)) DWT_MASK_MASK_Pos 0U USB_OTG_GUSBCFG_ULPIIPD_Pos (25U) __CM4_CMSIS_VERSION_MAIN (0x04U) USB_OTG_DOEPMSK_OTEPDM_Pos (4U) DMA_HIFCR_CHTIF4_Pos (4U) HAL_FLASH_ERROR_PGS 0x00000002U __WCHAR_T  FPU_FPCCR_LSPEN_Pos 30U CAN_F9R1_FB7 CAN_F9R1_FB7_Msk EXTI_SWIER_SWIER17_Msk (0x1U << EXTI_SWIER_SWIER17_Pos) RCC_PLLI2SCFGR_PLLI2SN_Msk (0x1FFU << RCC_PLLI2SCFGR_PLLI2SN_Pos) __FRACT_MAX__ 0X7FFFP-15R __HAL_RCC_TIM2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) != RESET) CAN_IER_FMPIE1_Msk (0x1U << CAN_IER_FMPIE1_Pos) CAN_F4R2_FB0_Msk (0x1U << CAN_F4R2_FB0_Pos) IS_DMA_CHANNEL(CHANNEL) (((CHANNEL) == DMA_CHANNEL_0) || ((CHANNEL) == DMA_CHANNEL_1) || ((CHANNEL) == DMA_CHANNEL_2) || ((CHANNEL) == DMA_CHANNEL_3) || ((CHANNEL) == DMA_CHANNEL_4) || ((CHANNEL) == DMA_CHANNEL_5) || ((CHANNEL) == DMA_CHANNEL_6) || ((CHANNEL) == DMA_CHANNEL_7)) __COMP_CLK_SLEEP_DISABLE __HAL_RCC_COMP_CLK_SLEEP_DISABLE EXTI_RTSR_TR4_Msk (0x1U << EXTI_RTSR_TR4_Pos) GPIO_ODR_OD5 GPIO_ODR_OD5_Msk EXTI_EMR_MR14_Msk (0x1U << EXTI_EMR_MR14_Pos) ADC_SQR1_SQ14_1 (0x02U << ADC_SQR1_SQ14_Pos) __HASH_RELEASE_RESET __HAL_RCC_HASH_RELEASE_RESET USB_OTG_GLPMCFG_LPMEN_Msk (0x1U << USB_OTG_GLPMCFG_LPMEN_Pos) USB_OTG_GUSBCFG_ULPIAR_Pos (18U) PWR_CSR_SBF_Msk (0x1U << PWR_CSR_SBF_Pos) RTC_ALRMBR_ST_Pos (4U) USB_OTG_DIEPTSIZ_MULCNT_Pos (29U) DMA_SxNDT_4 (0x0010U << DMA_SxNDT_Pos) ADC_SQR2_SQ9_0 (0x01U << ADC_SQR2_SQ9_Pos) QUADSPI_CCR_IMODE_1 (0x2U << QUADSPI_CCR_IMODE_Pos) ADC_CR1_AWDSGL_Msk (0x1U << ADC_CR1_AWDSGL_Pos) ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk IS_ALARM IS_RTC_ALARM CAN_F4R1_FB21 CAN_F4R1_FB21_Msk FMC_BTR1_CLKDIV_2 (0x4U << FMC_BTR1_CLKDIV_Pos) IS_TIM_CLOCKFILTER(ICFILTER) ((ICFILTER) <= 0x0FU) SPDIFRX_DR0_PT SPDIFRX_DR0_PT_Msk PHY_HALFDUPLEX_10M ((uint16_t)0x0000U) RCC_CFGR_I2SSRC_BB (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32U) + (RCC_I2SSRC_BIT_NUMBER * 4U)) RCC_DCKCFGR_I2S1SRC_1 (0x2U << RCC_DCKCFGR_I2S1SRC_Pos) IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM10)|| ((INSTANCE) == TIM11)|| ((INSTANCE) == TIM12)|| ((INSTANCE) == TIM13)|| ((INSTANCE) == TIM14)) CAN_F9R2_FB22_Pos (22U) EXTI_SWIER_SWIER2 EXTI_SWIER_SWIER2_Msk POSITION_VAL(VAL) (__CLZ(__RBIT(VAL))) CAN_F4R2_FB31_Msk (0x1U << CAN_F4R2_FB31_Pos) RCC_BDCR_LSERDY RCC_BDCR_LSERDY_Msk Parity BDRST_BitNumber RCC_BDRST_BIT_NUMBER SCNx32 __SCN32(x) CAN_F13R1_FB23_Pos (23U) GPIO_OTYPER_OT_15 GPIO_OTYPER_OT15 USB_OTG_GINTSTS_GINAKEFF_Pos (6U) QUADSPI_ABR_ALTERNATE QUADSPI_ABR_ALTERNATE_Msk USB_OTG_GINTMSK_GINAKEFFM_Msk (0x1U << USB_OTG_GINTMSK_GINAKEFFM_Pos) CAN_FLAG_EPV (0x00000301U) USB_OTG_DOEPEACHMSK1_INEPNMM USB_OTG_DOEPEACHMSK1_INEPNMM_Msk RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk CAN_BTR_TS1_Msk (0xFU << CAN_BTR_TS1_Pos) EXTI_PR_PR1 EXTI_PR_PR1_Msk RTC_TSTR_HU_1 (0x2U << RTC_TSTR_HU_Pos) CEC_CFGR_SFTOPT CEC_CFGR_SFTOPT_Msk FMPI2C_CR2_AUTOEND_Msk (0x1U << FMPI2C_CR2_AUTOEND_Pos) ADC_CSR_JEOC3_Msk (0x1U << ADC_CSR_JEOC3_Pos) DMA_MBURST_INC8 ((uint32_t)DMA_SxCR_MBURST_1) ADC_SR_STRT ADC_SR_STRT_Msk __GPIOC_CLK_DISABLE __HAL_RCC_GPIOC_CLK_DISABLE _cookie QUADSPI_CR_FTIE_Msk (0x1U << QUADSPI_CR_FTIE_Pos) FMPI2C_CR2_AUTOEND FMPI2C_CR2_AUTOEND_Msk TIM_SR_CC3OF_Pos (11U) CAN_FFA1R_FFA25_Msk (0x1U << CAN_FFA1R_FFA25_Pos) GPIO_BSRR_BR9_Msk (0x1U << GPIO_BSRR_BR9_Pos) __ARM_ARCH_ISA_THUMB 2 CAN_F4R2_FB6_Pos (6U) SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) USB_OTG_GUSBCFG_ULPIEVBUSD_Msk (0x1U << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos) CAN_F13R2_FB19_Pos (19U) GPIO_PUPDR_PUPDR8_0 GPIO_PUPDR_PUPD8_0 __TIM9_CLK_ENABLE __HAL_RCC_TIM9_CLK_ENABLE __COMP_CLK_ENABLE __HAL_RCC_COMP_CLK_ENABLE TIM_TRIGGERPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED IWDG_STOP_ACTIVE OB_IWDG_STOP_RUN ADC_SQR2_SQ8_Msk (0x1FU << ADC_SQR2_SQ8_Pos) DAC_DOR2_DACC2DOR_Pos (0U) CAN_F13R1_FB17_Pos (17U) FMPI2C_ISR_ADDCODE_Msk (0x7FU << FMPI2C_ISR_ADDCODE_Pos) FLASH_IT_EOP FLASH_CR_EOPIE FMPI2C_CR2_RD_WRN FMPI2C_CR2_RD_WRN_Msk __UINT16_MAX__ 0xffff CAN_BTR_LBKM_Pos (30U) CAN_F7R1_FB17 CAN_F7R1_FB17_Msk SAI_xIMR_OVRUDRIE SAI_xIMR_OVRUDRIE_Msk DCMI_IER_VSYNC_IE DCMI_IER_VSYNC_IE_Msk GPIO_BRR_BR2_Pos (2U) CAN_FA1R_FACT2 CAN_FA1R_FACT2_Msk _EXPARM(name,proto) (* name) proto FMC_BTR1_DATLAT FMC_BTR1_DATLAT_Msk CAN_F0R1_FB12 CAN_F0R1_FB12_Msk DMA_MINC_ENABLE ((uint32_t)DMA_SxCR_MINC) RCC_LSION_BIT_NUMBER 0x00U SDIO_DCTRL_DTEN_Msk (0x1U << SDIO_DCTRL_DTEN_Pos) DCMI_CR_ENABLE_Msk (0x1U << DCMI_CR_ENABLE_Pos) __HAL_SPI_RESET_CRC SPI_RESET_CRC ETH_MAC_READCONTROLLER_FLUSHING 0x00000060U CAN_F11R2_FB1_Pos (1U) __HAL_RCC_GPIOG_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOGEN)) EXTI_PR_PR1_Msk (0x1U << EXTI_PR_PR1_Pos) __GPIOF_RELEASE_RESET __HAL_RCC_GPIOF_RELEASE_RESET ADC_SAMPLETIME_84CYCLES ((uint32_t)ADC_SMPR1_SMP10_2) FMC_BTR3_DATAST_Msk (0xFFU << FMC_BTR3_DATAST_Pos) CAN_F3R2_FB19 CAN_F3R2_FB19_Msk ADC_CSR_AWD2 ADC_CSR_AWD2_Msk DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) CAN_RDH0R_DATA4 CAN_RDH0R_DATA4_Msk CAN_F7R2_FB5_Pos (5U) GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk SCNdLEAST16 __SCN16LEAST(d) USB_OTG_DIEPDMA_DMAADDR_Pos (0U) __HAL_RCC_TIM5_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM5LPEN)) FMC_BCR1_WFDIS_Pos (21U) FMC_BTR4_ACCMOD_1 (0x2U << FMC_BTR4_ACCMOD_Pos) CAN_F11R2_FB0 CAN_F11R2_FB0_Msk CAN_BS2_4TQ ((uint32_t)(CAN_BTR_TS2_1 | CAN_BTR_TS2_0)) CAN_F9R1_FB30 CAN_F9R1_FB30_Msk __HAL_RCC_UART5_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_UART5RST)) GPIO_OSPEEDR_OSPEED4_Pos (8U) GPIO_ODR_OD9_Msk (0x1U << GPIO_ODR_OD9_Pos) __HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_FMPI2C1LPEN)) DCMI_ICR_OVF_ISC DCMI_ICR_OVR_ISC ADC_DMAACCESSMODE_3 ((uint32_t)ADC_CCR_DMA) RCC_APB1ENR_USART2EN_Msk (0x1U << RCC_APB1ENR_USART2EN_Pos) CAN_TSR_TERR0_Pos (3U) USB_OTG_GAHBCFG_HBSTLEN_3 (0x5U << USB_OTG_GAHBCFG_HBSTLEN_Pos) USB_OTG_GUSBCFG_FHMOD USB_OTG_GUSBCFG_FHMOD_Msk PWR_CSR_UDRDY_Pos (18U) __exported __attribute__((__visibility__("default"))) __USACCUM_MAX__ 0XFFFFP-8UHK _SYS_CDEFS_H_  CAN_F1R1_FB23_Pos (23U) __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)) CAN_F0R2_FB23_Msk (0x1U << CAN_F0R2_FB23_Pos) RCC_APB1RSTR_I2C3RST RCC_APB1RSTR_I2C3RST_Msk ADC_SMPR2_SMP5_Msk (0x7U << ADC_SMPR2_SMP5_Pos) CAN_TI2R_RTR_Pos (1U) __wchb ADC_EXTERNALTRIG0_T6_TRGO ADC_EXTERNALTRIGCONV_T6_TRGO Pull CAN_F0R2_FB0_Pos (0U) CAN_RI0R_EXID_Pos (3U) __GPIOI_CLK_SLEEP_DISABLE __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE __USACCUM_EPSILON__ 0x1P-8UHK RCC_APB1ENR_CAN2EN_Msk (0x1U << RCC_APB1ENR_CAN2EN_Pos) RCC_SYSCLK_DIV64 RCC_CFGR_HPRE_DIV64 __INT32_C(c) c ## L MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) CAN_FM1R_FBM14_Msk (0x1U << CAN_FM1R_FBM14_Pos) __DMA2_CLK_SLEEP_ENABLE __HAL_RCC_DMA2_CLK_SLEEP_ENABLE __SACCUM_MIN__ (-0X1P7HK-0X1P7HK) SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL ) FMC_BWTR3_ADDHLD_Pos (4U) CAN_F4R2_FB11 CAN_F4R2_FB11_Msk RTC_TSTR_ST_0 (0x1U << RTC_TSTR_ST_Pos) DWT_FUNCTION_CYCMATCH_Pos 7U GPIO_MODER_MODER15_0 (0x1U << GPIO_MODER_MODER15_Pos) EXTI_PR_PR9_Msk (0x1U << EXTI_PR_PR9_Pos) CAN_F9R2_FB3 CAN_F9R2_FB3_Msk EXTI_FTSR_TR9 EXTI_FTSR_TR9_Msk QUADSPI_SR_TCF_Msk (0x1U << QUADSPI_SR_TCF_Pos) ADC_SAMPLETIME_112CYCLES ((uint32_t)(ADC_SMPR1_SMP10_2 | ADC_SMPR1_SMP10_0)) GPIO_PUPDR_PUPDR3_0 GPIO_PUPDR_PUPD3_0 USB_OTG_GINTSTS_BOUTNAKEFF_Pos (7U) GPIO_MODER_MODE0_Pos (0U) RCC_CIR_PLLSAIRDYIE_Pos (14U) RTC_BKP0R_Msk (0xFFFFFFFFU << RTC_BKP0R_Pos) SAI_xCR1_SYNCEN_1 (0x2U << SAI_xCR1_SYNCEN_Pos) GPIO_AFRH_AFSEL14_1 (0x2U << GPIO_AFRH_AFSEL14_Pos) GPIO_PUPDR_PUPD4_1 (0x2U << GPIO_PUPDR_PUPD4_Pos) CAN_RDH0R_DATA5_Pos (8U) ETH_MMCTIR 0x00000108U RCC_APB2LPENR_SAI2LPEN_Pos (23U) CAN_F5R2_FB21_Msk (0x1U << CAN_F5R2_FB21_Pos) I2C_SR2_SMBHOST I2C_SR2_SMBHOST_Msk RCC_FLAG_MASK ((uint8_t)0x1FU) GPIO_MODER_MODE1_Msk (0x3U << GPIO_MODER_MODE1_Pos) SDIO_CLKCR_WIDBUS_0 (0x1U << SDIO_CLKCR_WIDBUS_Pos) TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk RCC_CFGR_MCO2PRE_Pos (27U) SAI_xCR1_MCKDIV_2 (0x4U << SAI_xCR1_MCKDIV_Pos) RCC_I2SAPB1CLKSOURCE_PLLSRC ((uint32_t)RCC_DCKCFGR_I2S1SRC) CAN_F6R1_FB30 CAN_F6R1_FB30_Msk TIM_CCMR1_IC2F_1 (0x2U << TIM_CCMR1_IC2F_Pos) USB_OTG_DOEPMSK_STUPM USB_OTG_DOEPMSK_STUPM_Msk DMA_HIFCR_CTEIF6_Pos (19U) CAN_RDL1R_DATA1_Pos (8U) __DBL_MAX_10_EXP__ 308 SDIO_STA_TXUNDERR_Msk (0x1U << SDIO_STA_TXUNDERR_Pos) QUADSPI_LPTR_TIMEOUT_Msk (0xFFFFU << QUADSPI_LPTR_TIMEOUT_Pos) IS_RCC_HCLK_DIV IS_RCC_PCLK TIM_CR2_OIS3 TIM_CR2_OIS3_Msk SYSCFG_EXTICR4_EXTI13_PI 0x0008U UART_BRR_SAMPLING8(_PCLK_,_BAUD_) (((UART_DIVMANT_SAMPLING8((_PCLK_), (_BAUD_)) << 4U) + ((UART_DIVFRAQ_SAMPLING8((_PCLK_), (_BAUD_)) & 0xF8U) << 1U)) + (UART_DIVFRAQ_SAMPLING8((_PCLK_), (_BAUD_)) & 0x07U)) __ULLFRACT_MIN__ 0.0ULLR PLLON_BitNumber RCC_PLLON_BIT_NUMBER USB_OTG_GUSBCFG_ULPIEVBUSI_Msk (0x1U << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos) CAN_F8R2_FB5 CAN_F8R2_FB5_Msk GPIO_PIN_12 ((uint16_t)0x1000) CAN_F9R1_FB26 CAN_F9R1_FB26_Msk GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk ADC_SQR3_SQ5_Msk (0x1FU << ADC_SQR3_SQ5_Pos) __INT_FAST8_MAX__ 0x7fffffff FLASH_TYPEERASE_MASSERASE 0x00000001U __UDQ_IBIT__ 0 FLASH_CR_SNB_Pos (3U) __USART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET __HAL_RCC_QSPI_RELEASE_RESET() (RCC->AHB3RSTR &= ~(RCC_AHB3RSTR_QSPIRST)) IS_PWR_REGULATOR_UNDERDRIVE(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_UNDERDRIVE_ON) || ((REGULATOR) == PWR_LOWPOWERREGULATOR_UNDERDRIVE_ON)) RCC_APB1LPENR_CAN2LPEN RCC_APB1LPENR_CAN2LPEN_Msk SPDIFRX_SR_OVR_Pos (3U) RCC_RTCCLKSOURCE_HSE_DIV18 0x00120300U EXTI_SWIER_SWIER22 EXTI_SWIER_SWIER22_Msk IS_OB_PCROP(SECTOR) ((((SECTOR) & 0xFFFFF000U) == 0x00000000U) && ((SECTOR) != 0x00000000U)) __HAL_RCC_SYSCFG_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN); UNUSED(tmpreg); } while(0U) SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk SPI_CR1_BR_2 (0x4U << SPI_CR1_BR_Pos) FMPI2C_CR1_TXIE_Pos (1U) CAN_F11R1_FB23_Msk (0x1U << CAN_F11R1_FB23_Pos) CAN_F2R2_FB26_Msk (0x1U << CAN_F2R2_FB26_Pos) CAN_F3R1_FB27_Pos (27U) RCC_PLLSAICFGR_PLLSAIQ RCC_PLLSAICFGR_PLLSAIQ_Msk SDIO_STA_SDIOIT_Pos (22U) FLASH_OPTCR_nWRP_Pos (16U) CAN_F9R1_FB27_Msk (0x1U << CAN_F9R1_FB27_Pos) CAN_F8R2_FB0_Msk (0x1U << CAN_F8R2_FB0_Pos) __guarded_by(x) __lock_annotate(guarded_by(x)) _SYS_TYPES_FD_SET  __strfmonlike(fmtarg,firstvararg) __attribute__((__format__ (__strfmon__, fmtarg, firstvararg))) USB_OTG_GUSBCFG_TRDT_3 (0x8U << USB_OTG_GUSBCFG_TRDT_Pos) RCC_CIR_HSIRDYIE_Msk (0x1U << RCC_CIR_HSIRDYIE_Pos) GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk CAN_F0R1_FB9_Pos (9U) SYSCFG_EXTICR4_EXTI14_Pos (8U) RCC_PLLI2S_SUPPORT  FMC_BWTR4_DATAST_5 (0x20U << FMC_BWTR4_DATAST_Pos) CAN_F4R2_FB6_Msk (0x1U << CAN_F4R2_FB6_Pos) USB_OTG_GRXSTSP_BCNT_Pos (4U) __OPAMP_CSR_ALL_SWITCHES OPAMP_CSR_ALL_SWITCHES _CAST_VOID (void) SPDIFRX_IMR_SYNCDIE SPDIFRX_IMR_SYNCDIE_Msk CAN_F7R2_FB7 CAN_F7R2_FB7_Msk RCC_APB2RSTR_TIM11RST_Pos (18U) DMA_SxFCR_FTH_Pos (0U) DMA_LISR_HTIF0_Msk (0x1U << DMA_LISR_HTIF0_Pos) HAL_TIM_ActiveChannel USB_OTG_HPTXFSIZ_PTXSA USB_OTG_HPTXFSIZ_PTXSA_Msk USB_OTG_DOEPCTL_EPTYP USB_OTG_DOEPCTL_EPTYP_Msk DMA_HISR_DMEIF5 DMA_HISR_DMEIF5_Msk DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos) SDIO_RESP2_CARDSTATUS2 SDIO_RESP2_CARDSTATUS2_Msk SPDIFRX_CR_RXDMAEN_Pos (2U) ADC_CR1_DISCEN_Pos (11U) RTC_TSDR_WDU_1 (0x2U << RTC_TSDR_WDU_Pos) FLASH_ACR_LATENCY_9WS 0x00000009U GPIO_MODER_MODER6 GPIO_MODER_MODER6_Msk RCC_CFGR_HPRE_3 (0x8U << RCC_CFGR_HPRE_Pos) TIM_CCMR1_OC1FE_Pos (2U) SPI_CR1_BIDIOE_Msk (0x1U << SPI_CR1_BIDIOE_Pos) __SPI3_CLK_DISABLE __HAL_RCC_SPI3_CLK_DISABLE USB_OTG_HCINTMSK_NYET USB_OTG_HCINTMSK_NYET_Msk SAI_xSLOTR_FBOFF SAI_xSLOTR_FBOFF_Msk DCMI_CR_CM_Msk (0x1U << DCMI_CR_CM_Pos) CAN_TDL1R_DATA2 CAN_TDL1R_DATA2_Msk __GPIOJ_CLK_SLEEP_ENABLE __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE USB_OTG_GINTMSK_PRTIM USB_OTG_GINTMSK_PRTIM_Msk TIM_OSSR_DISABLE 0x00000000U FMPI2C_ISR_TC_Pos (6U) RCC_APB1RSTR_UART5RST_Pos (20U) RCC_PLLCFGR_PLLR_0 (0x1U << RCC_PLLCFGR_PLLR_Pos) I2C_DR_DR_Msk (0xFFU << I2C_DR_DR_Pos) __ADDR_1st_CYCLE ADDR_1ST_CYCLE CAN_F2R2_FB13_Pos (13U) GPIO_IDR_ID7 GPIO_IDR_ID7_Msk CAN_F8R1_FB16 CAN_F8R1_FB16_Msk HAL_TIMEx_DMACommutationCplt TIMEx_DMACommutationCplt __CAN2_CLK_ENABLE __HAL_RCC_CAN2_CLK_ENABLE RCC_PLLMUL_48 RCC_PLL_MUL48 GPIO_PUPDR_PUPDR10 GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk (0x3U << GPIO_PUPDR_PUPD10_Pos) FLASH_FLAG_WRPERR FLASH_SR_WRPERR __UINT_FAST8_TYPE__ unsigned int DWT_BASE (0xE0001000UL) ADC_CR1_JEOCIE_Pos (7U) EXTI_SWIER_SWIER18 EXTI_SWIER_SWIER18_Msk TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk MPU_HFNMI_PRIVDEF (MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk) RCC_AHB1ENR_GPIOAEN_Pos (0U) FMC_BTR2_DATAST_6 (0x40U << FMC_BTR2_DATAST_Pos) RCC_APB2LPENR_ADC1LPEN_Pos (8U) GPIO_PUPDR_PUPDR14 GPIO_PUPDR_PUPD14 USB_OTG_GINTMSK_EOPFM_Msk (0x1U << USB_OTG_GINTMSK_EOPFM_Pos) SDIO_MASK_TXDAVLIE SDIO_MASK_TXDAVLIE_Msk CAN_TDH0R_DATA7_Msk (0xFFU << CAN_TDH0R_DATA7_Pos) GPIO_OTYPER_OT_12 GPIO_OTYPER_OT12 CAN_F6R2_FB11_Msk (0x1U << CAN_F6R2_FB11_Pos) CAN_F3R2_FB3_Msk (0x1U << CAN_F3R2_FB3_Pos) USB_OTG_GINTSTS_OTGINT USB_OTG_GINTSTS_OTGINT_Msk _CLOCKID_T_ unsigned long RTC_TAFCR_TAMPFREQ_Msk (0x7U << RTC_TAFCR_TAMPFREQ_Pos) __TIM9_RELEASE_RESET __HAL_RCC_TIM9_RELEASE_RESET RCC_I2SAPB2CLKSOURCE_PLLSRC ((uint32_t)RCC_DCKCFGR_I2S2SRC) ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) CEC_ISR_SBPE_Pos (4U) _mbstate_t USB_OTG_DOEPEACHMSK1_BERRM USB_OTG_DOEPEACHMSK1_BERRM_Msk HAL_SMBUS_SlaveListenCpltCallback HAL_SMBUS_ListenCpltCallback timerclear(tvp) ((tvp)->tv_sec = (tvp)->tv_usec = 0) FLASH_SECTOR_5 5U __SDADC3_CLK_DISABLE __HAL_RCC_SDADC3_CLK_DISABLE SYSCFG_EXTICR2_EXTI6_PA 0x0000U CAN_F11R1_FB2_Pos (2U) __HAL_UNFREEZE_TIM13_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM13 TIM_CCER_CC3NP_Msk (0x1U << TIM_CCER_CC3NP_Pos) ADC_SMPR1_SMP17_2 (0x4U << ADC_SMPR1_SMP17_Pos) ADC_SQR2_SQ12_2 (0x04U << ADC_SQR2_SQ12_Pos) I2C_CR1_STOP I2C_CR1_STOP_Msk CAN_F0R1_FB14_Msk (0x1U << CAN_F0R1_FB14_Pos) FMC_PCR_TAR_Pos (13U) CAN_IER_SLKIE_Msk (0x1U << CAN_IER_SLKIE_Pos) CAN_FLAG_FOV1 (0x00000404U) SAI_xFRCR_FSALL_0 (0x01U << SAI_xFRCR_FSALL_Pos) CAN_FS1R_FSC7_Pos (7U) SDIO_FIFO_FIFODATA_Msk (0xFFFFFFFFU << SDIO_FIFO_FIFODATA_Pos) IS_TIM_OSSR_STATE(STATE) (((STATE) == TIM_OSSR_ENABLE) || ((STATE) == TIM_OSSR_DISABLE)) TIM_TRIGGERPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING CAN_F0R2_FB30 CAN_F0R2_FB30_Msk __HAL_RCC_SPI2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI2LPEN)) DMA_LIFCR_CTCIF2 DMA_LIFCR_CTCIF2_Msk CAN_F9R1_FB5 CAN_F9R1_FB5_Msk GPIO_OTYPER_OT_10 GPIO_OTYPER_OT10 CAN_F4R1_FB0 CAN_F4R1_FB0_Msk TPI_ACPR_PRESCALER_Msk (0x1FFFUL ) CEC_CFGR_SFT_Msk (0x7U << CEC_CFGR_SFT_Pos) CAN_F10R1_FB17_Pos (17U) USB_OTG_HCFG_FSLSS USB_OTG_HCFG_FSLSS_Msk GPIO_OSPEEDR_OSPEED0_Pos (0U) SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk USB_OTG_DOEPTSIZ_XFRSIZ_Pos (0U) SYSCFG_CMPCR_CMP_PD_Pos (0U) RTC_BKP19R_Pos (0U) QUADSPI_LPTR_TIMEOUT QUADSPI_LPTR_TIMEOUT_Msk CAN_TSR_LOW CAN_TSR_LOW_Msk RCC_AHB1LPENR_GPIOHLPEN RCC_AHB1LPENR_GPIOHLPEN_Msk CAN_F10R1_FB29_Pos (29U) HAL_CAN_ERROR_STF (0x00000008U) CAN_F12R2_FB1_Msk (0x1U << CAN_F12R2_FB1_Pos) EXTI_EMR_MR5_Msk (0x1U << EXTI_EMR_MR5_Pos) __AES_RELEASE_RESET __HAL_RCC_AES_RELEASE_RESET CAN_TxMailBox_TypeDef ADC_CR2_CONT_Pos (1U) SYSCFG_EXTICR4_EXTI14_PE 0x0400U ADC_SMPR2_SMP1_0 (0x1U << ADC_SMPR2_SMP1_Pos) CAN_F3R2_FB16_Msk (0x1U << CAN_F3R2_FB16_Pos) USB_OTG_GOTGINT_DBCDNE_Pos (19U) IS_RCC_MCODIV(DIV) (((DIV) == RCC_MCODIV_1) || ((DIV) == RCC_MCODIV_2) || ((DIV) == RCC_MCODIV_3) || ((DIV) == RCC_MCODIV_4) || ((DIV) == RCC_MCODIV_5)) __USB_RELEASE_RESET __HAL_RCC_USB_RELEASE_RESET CAN_F4R1_FB7 CAN_F4R1_FB7_Msk CAN_FFA1R_FFA12 CAN_FFA1R_FFA12_Msk PWR_CSR_EWUP2_Pos (7U) SAI_xCLRFR_CMUTEDET_Pos (1U) FMC_BWTR4_ADDSET_Msk (0xFU << FMC_BWTR4_ADDSET_Pos) CAN_F2R2_FB0_Msk (0x1U << CAN_F2R2_FB0_Pos) SPDIFRX_IFCR_PERRCF SPDIFRX_IFCR_PERRCF_Msk TIM_SMCR_ETP_Msk (0x1U << TIM_SMCR_ETP_Pos) USB_OTG_HCINT_AHBERR USB_OTG_HCINT_AHBERR_Msk _BIG_ENDIAN 4321 RTC_ALRMAR_HU_2 (0x4U << RTC_ALRMAR_HU_Pos) __ETHMAC_CLK_SLEEP_ENABLE __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE RCC_TIMPRES_ACTIVATED ((uint8_t)0x01) EXTI_FTSR_TR21_Pos (21U) RCC_APB1LPENR_I2C1LPEN_Msk (0x1U << RCC_APB1LPENR_I2C1LPEN_Pos) CAN_F9R1_FB11_Pos (11U) SDIO_STA_CTIMEOUT SDIO_STA_CTIMEOUT_Msk MPU_RBAR_VALID_Pos 4U RCC_LSE_LOWPOWER_MODE ((uint8_t)0x00) CAN_F9R2_FB21 CAN_F9R2_FB21_Msk DMA2_Stream2_IRQn __USFRACT_MIN__ 0.0UHR __trylocks_exclusive(...) __lock_annotate(exclusive_trylock_function(__VA_ARGS__)) CAN_F8R2_FB14_Msk (0x1U << CAN_F8R2_FB14_Pos) CAN_RDT0R_FMI_Pos (8U) CAN_F0R1_FB31_Msk (0x1U << CAN_F0R1_FB31_Pos) CAN_F12R1_FB27_Pos (27U) I2C_OAR1_ADD5_Msk (0x1U << I2C_OAR1_ADD5_Pos) USB_OTG_GCCFG_PWRDWN_Msk (0x1U << USB_OTG_GCCFG_PWRDWN_Pos) USB_OTG_GRXSTSP_BCNT USB_OTG_GRXSTSP_BCNT_Msk __HAL_USB_EXTI_GET_FLAG __HAL_USB_WAKEUP_EXTI_GET_FLAG __HAL_UART_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 |= USART_CR1_UE) CAN_IER_FOVIE0 CAN_IER_FOVIE0_Msk PCCARD_TIMEOUT HAL_PCCARD_STATUS_TIMEOUT CAN_F0R1_FB0_Pos (0U) QUADSPI_SR_TEF QUADSPI_SR_TEF_Msk __SAI1_CLK_SLEEP_ENABLE __HAL_RCC_SAI1_CLK_SLEEP_ENABLE CAN_F13R2_FB9_Pos (9U) CAN_F3R1_FB9 CAN_F3R1_FB9_Msk SYSCFG_EXTICR1_EXTI1_PI 0x0080U __PWR_FORCE_RESET __HAL_RCC_PWR_FORCE_RESET USB_OTG_HPRT_PTCTL_3 (0x8U << USB_OTG_HPRT_PTCTL_Pos) CAN_F8R1_FB18_Pos (18U) ETH_MAC_SMALL_FIFO_RW_ACTIVE 0x00000006U CAN_F2R2_FB9 CAN_F2R2_FB9_Msk RTC_ALRMAR_DU_2 (0x4U << RTC_ALRMAR_DU_Pos) CAN_FM1R_FBM4 CAN_FM1R_FBM4_Msk TIM_CLOCKPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 GPIO_ODR_ODR_5 GPIO_ODR_OD5 SYSCFG_EXTICR1_EXTI0_PH 0x0007U DMA_SxCR_DMEIE_Msk (0x1U << DMA_SxCR_DMEIE_Pos) TIM_TS_ITR2 0x00000020U CAN_F7R1_FB29 CAN_F7R1_FB29_Msk PWR_CSR_PVDO_Pos (2U) SDIO_DCTRL_SDIOEN_Msk (0x1U << SDIO_DCTRL_SDIOEN_Pos) CAN_F13R1_FB7_Msk (0x1U << CAN_F13R1_FB7_Pos) USB_OTG_GINTSTS_WKUINT_Pos (31U) __USART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET CAN_FA1R_FACT_Msk (0xFFFFFFFU << CAN_FA1R_FACT_Pos) EXTI_PR_PR17_Pos (17U) USB_OTG_GINTMSK_FSUSPM_Msk (0x1U << USB_OTG_GINTMSK_FSUSPM_Pos) WWDG_CFR_W_6 (0x40U << WWDG_CFR_W_Pos) FPU_MVFR0_Double_precision_Pos 8U USB_OTG_HCINT_AHBERR_Pos (2U) SDIO_MASK_TXFIFOFIE_Msk (0x1U << SDIO_MASK_TXFIFOFIE_Pos) I2C_SR1_TIMEOUT I2C_SR1_TIMEOUT_Msk CAN_F6R1_FB0 CAN_F6R1_FB0_Msk __SPI2_CLK_ENABLE __HAL_RCC_SPI2_CLK_ENABLE USB_OTG_DCTL_SGONAK_Msk (0x1U << USB_OTG_DCTL_SGONAK_Pos) DMA_LISR_HTIF3_Pos (26U) __HAL_VREFINT_OUT_DISABLE __HAL_SYSCFG_VREFINT_OUT_DISABLE CAN_F5R2_FB0 CAN_F5R2_FB0_Msk ADC_TWOSAMPLINGDELAY_20CYCLES ((uint32_t)ADC_CCR_DELAY) DBP_BitNumber DBP_BIT_NUMBER QUADSPI_SR_FLEVEL_Msk (0x3FU << QUADSPI_SR_FLEVEL_Pos) __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SYSCFGLPEN)) RTC_CALR_CALM_5 (0x020U << RTC_CALR_CALM_Pos) USB_OTG_GOTGCTL_BSESVLD_Msk (0x1U << USB_OTG_GOTGCTL_BSESVLD_Pos) CAN_FS1R_FSC15 CAN_FS1R_FSC15_Msk DMA_SxFCR_DMDIS_Msk (0x1U << DMA_SxFCR_DMDIS_Pos) CAN_F5R2_FB12 CAN_F5R2_FB12_Msk __HAL_ADC_DISABLE_IT(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->CR1) &= ~(__INTERRUPT__)) DMA_LIFCR_CDMEIF0_Msk (0x1U << DMA_LIFCR_CDMEIF0_Pos) FMC_BCR4_MWID_Pos (4U) __HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE __CMSIS_GCC_OUT_REG(r) "=r" (r) SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk CAN_F8R2_FB31_Msk (0x1U << CAN_F8R2_FB31_Pos) SSCGR GPIO_MODER_MODE9_0 (0x1U << GPIO_MODER_MODE9_Pos) GPIO_MODER_MODER8 GPIO_MODER_MODER8_Msk __ADC34_IS_CLK_DISABLED __HAL_RCC_ADC34_IS_CLK_DISABLED RCC_DCKCFGR2_FMPI2C1SEL RCC_DCKCFGR2_FMPI2C1SEL_Msk __have_long32 1 _wds CAN_F1R2_FB3 CAN_F1R2_FB3_Msk RCC_AHB1LPENR_GPIODLPEN RCC_AHB1LPENR_GPIODLPEN_Msk IS_DMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || ((INSTANCE) == DMA1_Stream1) || ((INSTANCE) == DMA1_Stream2) || ((INSTANCE) == DMA1_Stream3) || ((INSTANCE) == DMA1_Stream4) || ((INSTANCE) == DMA1_Stream5) || ((INSTANCE) == DMA1_Stream6) || ((INSTANCE) == DMA1_Stream7) || ((INSTANCE) == DMA2_Stream0) || ((INSTANCE) == DMA2_Stream1) || ((INSTANCE) == DMA2_Stream2) || ((INSTANCE) == DMA2_Stream3) || ((INSTANCE) == DMA2_Stream4) || ((INSTANCE) == DMA2_Stream5) || ((INSTANCE) == DMA2_Stream6) || ((INSTANCE) == DMA2_Stream7)) USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk (0x1U << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos) RTC_BKP5R_Pos (0U) CAN_F0R2_FB16_Pos (16U) CAN_FS1R_FSC_Pos (0U) GPIO_OSPEEDER_OSPEEDR11 GPIO_OSPEEDR_OSPEED11 ITM_TCR_ITMENA_Pos 0U CAN_F13R1_FB26_Msk (0x1U << CAN_F13R1_FB26_Pos) USB_OTG_GLPMCFG_L1RSMOK USB_OTG_GLPMCFG_L1RSMOK_Msk CAN_F0R1_FB27_Pos (27U) RTC_TSDR_WDU_0 (0x1U << RTC_TSDR_WDU_Pos) getchar_unlocked() getc_unlocked(stdin) OB_WRP_SECTOR_6 0x00000040U MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) CAN_F4R2_FB2 CAN_F4R2_FB2_Msk DCMI_CWSTRT_HOFFCNT DCMI_CWSTRT_HOFFCNT_Msk _REENT_MBLEN_STATE(ptr) ((ptr)->_new._reent._mblen_state) CAN_F2R2_FB7_Pos (7U) USB_OTG_DPID_1 (0x2U << USB_OTG_DPID_Pos) SDIO_STA_DCRCFAIL_Msk (0x1U << SDIO_STA_DCRCFAIL_Pos) AWD2_EVENT ADC_AWD2_EVENT ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE 0x00000000U _sign USB_OTG_HPRT_PSUSP USB_OTG_HPRT_PSUSP_Msk __TIM21_RELEASE_RESET __HAL_RCC_TIM21_RELEASE_RESET FLASH_ACR_DCEN_Pos (10U) RTC_CR_COE RTC_CR_COE_Msk USB_OTG_DIEPTXF_INEPTXSA_Pos (0U) __STM32F4xx_HAL_RCC_H  GPIO_AFRH_AFRH2_2 GPIO_AFRH_AFSEL10_2 IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) || ((STATE) == DMA_PINC_DISABLE)) DAC_DHR12R1_DACC1DHR_Msk (0xFFFU << DAC_DHR12R1_DACC1DHR_Pos) CAN_F11R2_FB30_Pos (30U) USART_SR_FE USART_SR_FE_Msk USB_OTG_GRSTCTL_HSRST_Msk (0x1U << USB_OTG_GRSTCTL_HSRST_Pos) DAC_CR_DMAEN2 DAC_CR_DMAEN2_Msk CAN_F10R2_FB17_Msk (0x1U << CAN_F10R2_FB17_Pos) RCC_AHB1RSTR_GPIODRST_Msk (0x1U << RCC_AHB1RSTR_GPIODRST_Pos) ADC_SR_EOC_Pos (1U) USB_OTG_DIEPCTL_SNAK_Msk (0x1U << USB_OTG_DIEPCTL_SNAK_Pos) ETH_MMCTGFMSCCR 0x00000150U TIM_DMABASE_DIER 0x00000003U ETH_MMCTGFCR 0x00000168U RTC_CR_SUB1H_Msk (0x1U << RTC_CR_SUB1H_Pos) SAI_GCR_SYNCIN_1 (0x2U << SAI_GCR_SYNCIN_Pos) __UACCUM_MIN__ 0.0UK GPIO_BSRR_BR_0 GPIO_BSRR_BR0 FMC_PCR_ECCPS_1 (0x2U << FMC_PCR_ECCPS_Pos) CAN_F1R1_FB21_Msk (0x1U << CAN_F1R1_FB21_Pos) __UACCUM_FBIT__ 16 SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) _stdin_r(x) ((x)->_stdin) RCC_AHB1ENR_GPIOEEN_Msk (0x1U << RCC_AHB1ENR_GPIOEEN_Pos) CAN_F5R2_FB6_Pos (6U) CAN_F11R1_FB18 CAN_F11R1_FB18_Msk TIM_CCMR2_OC4M_2 (0x4U << TIM_CCMR2_OC4M_Pos) USB_OTG_GINTSTS_PXFR_INCOMPISOOUT USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk GPIO_BSRR_BS_1 GPIO_BSRR_BS1 GPIO_AFRL_AFRL5 GPIO_AFRL_AFSEL5 CAN_F5R1_FB27_Pos (27U) USART_CR3_IRLP_Msk (0x1U << USART_CR3_IRLP_Pos) CAN_F11R2_FB30 CAN_F11R2_FB30_Msk GPIO_MODER_MODE5_Msk (0x3U << GPIO_MODER_MODE5_Pos) TPI_FFCR_EnFCont_Pos 1U TYPEPROGRAM_DOUBLEWORD FLASH_TYPEPROGRAM_DOUBLEWORD RCC_APB1LPENR_TIM7LPEN RCC_APB1LPENR_TIM7LPEN_Msk ADC_CLOCKPRESCALER_PCLK_DIV4 ADC_CLOCK_SYNC_PCLK_DIV4 CAN_F13R2_FB17_Pos (17U) ADC_CCR_DELAY_Msk (0xFU << ADC_CCR_DELAY_Pos) ADC_CSR_JEOC2 ADC_CSR_JEOC2_Msk FMPI2C_ISR_NACKF_Pos (4U) I2C_OAR1_ADD2_Pos (2U) __GPIOA_FORCE_RESET __HAL_RCC_GPIOA_FORCE_RESET __ETHMACRX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE __DBL_HAS_QUIET_NAN__ 1 SPDIFRX_SR_FERR_Pos (6U) CAN_ESR_EPVF_Pos (1U) RTC_TAMPERPIN_PI8 RTC_TAMPERPIN_POS1 CAN_F13R2_FB18_Pos (18U) __ATOMIC_RELEASE 3 __HAL_ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE __ARM_ARCH_7EM__ 1 TIM_EGR_CC4G_Msk (0x1U << TIM_EGR_CC4G_Pos) I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk GPIO_AFRH_AFSEL12_0 (0x1U << GPIO_AFRH_AFSEL12_Pos) GPIO_MODER_MODER4_Msk (0x3U << GPIO_MODER_MODER4_Pos) QUADSPI_DCR_CKMODE_Pos (0U) CAN_FS1R_FSC25_Msk (0x1U << CAN_FS1R_FSC25_Pos) USB_OTG_GOTGINT_DBCDNE_Msk (0x1U << USB_OTG_GOTGINT_DBCDNE_Pos) USB_OTG_HCSPLT_HUBADDR_3 (0x08U << USB_OTG_HCSPLT_HUBADDR_Pos) SCNiLEAST32 __SCN32LEAST(i) __LDBL_HAS_DENORM__ 1 GPIO_BRR_BR15 GPIO_BRR_BR15_Msk CCER CAN_TDL0R_DATA1_Msk (0xFFU << CAN_TDL0R_DATA1_Pos) FMC_SDCR1_MWID_0 (0x1U << FMC_SDCR1_MWID_Pos) CAN_F5R2_FB16 CAN_F5R2_FB16_Msk RCC_AHB1RSTR_GPIOCRST_Pos (2U) RCC_AHB1ENR_GPIOAEN_Msk (0x1U << RCC_AHB1ENR_GPIOAEN_Pos) __ACCUM_MAX__ 0X7FFFFFFFP-15K CAN_F8R1_FB23 CAN_F8R1_FB23_Msk CAN_F8R1_FB17 CAN_F8R1_FB17_Msk ADC_SQR1_SQ16_4 (0x10U << ADC_SQR1_SQ16_Pos) QUADSPI_CR_FTHRES_3 (0x08U << QUADSPI_CR_FTHRES_Pos) CAN_F1R2_FB12 CAN_F1R2_FB12_Msk USB_OTG_DIEPEACHMSK1_TXFURM USB_OTG_DIEPEACHMSK1_TXFURM_Msk CAN_TDL0R_DATA1 CAN_TDL0R_DATA1_Msk IS_TIM_CLOCKSOURCE(CLOCK) (((CLOCK) == TIM_CLOCKSOURCE_INTERNAL) || ((CLOCK) == TIM_CLOCKSOURCE_ETRMODE2) || ((CLOCK) == TIM_CLOCKSOURCE_ITR0) || ((CLOCK) == TIM_CLOCKSOURCE_ITR1) || ((CLOCK) == TIM_CLOCKSOURCE_ITR2) || ((CLOCK) == TIM_CLOCKSOURCE_ITR3) || ((CLOCK) == TIM_CLOCKSOURCE_TI1ED) || ((CLOCK) == TIM_CLOCKSOURCE_TI1) || ((CLOCK) == TIM_CLOCKSOURCE_TI2) || ((CLOCK) == TIM_CLOCKSOURCE_ETRMODE1)) CAN_IER_FFIE1 CAN_IER_FFIE1_Msk TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) GPIO_OSPEEDER_OSPEEDR15_1 GPIO_OSPEEDR_OSPEED15_1 RCC_BDRST_BIT_NUMBER 0x10U FMC_SDTR2_TWR_Pos (16U) RCC_CIR_PLLI2SRDYF_Msk (0x1U << RCC_CIR_PLLI2SRDYF_Pos) CAN_F4R2_FB25 CAN_F4R2_FB25_Msk USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos (4U) __QSPI_RELEASE_RESET __HAL_RCC_QSPI_RELEASE_RESET CAN_F9R2_FB21_Msk (0x1U << CAN_F9R2_FB21_Pos) CAN_FS1R_FSC7_Msk (0x1U << CAN_FS1R_FSC7_Pos) WWDG_CR_T_2 (0x04U << WWDG_CR_T_Pos) CAN_F10R1_FB13 CAN_F10R1_FB13_Msk ADC_SMPR1_SMP16_Pos (18U) PWR_PVDLEVEL_3 PWR_CR_PLS_LEV3 CAN_F5R1_FB30_Msk (0x1U << CAN_F5R1_FB30_Pos) CAN_BS1_1TQ (0x00000000U) CAN_F1R1_FB2 CAN_F1R1_FB2_Msk CAN_RI1R_EXID_Pos (3U) IS_TIM_CLEARINPUT_POLARITY(POLARITY) (((POLARITY) == TIM_CLEARINPUTPOLARITY_INVERTED) || ((POLARITY) == TIM_CLEARINPUTPOLARITY_NONINVERTED)) __FLT_DENORM_MIN__ 1.4012984643248171e-45F IS_I2S_INSTANCE IS_I2S_ALL_INSTANCE __HAL_RCC_SPI3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) != RESET) DMA2_Stream3_IRQn __DMA2D_CLK_ENABLE __HAL_RCC_DMA2D_CLK_ENABLE FMC_BWTR1_DATAST_5 (0x20U << FMC_BWTR1_DATAST_Pos) CAN_F1R2_FB28_Msk (0x1U << CAN_F1R2_FB28_Pos) __DCMI_FORCE_RESET __HAL_RCC_DCMI_FORCE_RESET SPI_SR_UDR_Msk (0x1U << SPI_SR_UDR_Pos) __hidden __attribute__((__visibility__("hidden"))) USB_OTG_GINTMSK_GINAKEFFM USB_OTG_GINTMSK_GINAKEFFM_Msk CAN_F3R1_FB24_Msk (0x1U << CAN_F3R1_FB24_Pos) SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) USB_OTG_DIEPEACHMSK1_EPDM USB_OTG_DIEPEACHMSK1_EPDM_Msk RTC_ALRMBR_HT_Msk (0x3U << RTC_ALRMBR_HT_Pos) ADC_CR2_JEXTEN_0 (0x1U << ADC_CR2_JEXTEN_Pos) __TIM21_CLK_SLEEP_DISABLE __HAL_RCC_TIM21_CLK_SLEEP_DISABLE CAN_F7R2_FB6_Msk (0x1U << CAN_F7R2_FB6_Pos) WRPAREA_BANK2_AREAA OB_WRPAREA_BANK2_AREAA WINT_MAX (__WINT_MAX__) ADC_JDR1_JDATA_Msk (0xFFFFU << ADC_JDR1_JDATA_Pos) CAN_F9R1_FB6_Msk (0x1U << CAN_F9R1_FB6_Pos) USB_OTG_DOEPCTL_SNAK USB_OTG_DOEPCTL_SNAK_Msk __TIM4_CLK_ENABLE __HAL_RCC_TIM4_CLK_ENABLE QUADSPI_AR_ADDRESS QUADSPI_AR_ADDRESS_Msk RCC_APB1ENR_SPI2EN_Pos (14U) TIM_CLOCKPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 DCMI_CWSTRT_VST_Pos (16U) WWDG_CR_T WWDG_CR_T_Msk TIM_EGR_COMG TIM_EGR_COMG_Msk CAN_F1R2_FB17_Pos (17U) DMA_HISR_TCIF7 DMA_HISR_TCIF7_Msk USB_OTG_HPRT_PENA USB_OTG_HPRT_PENA_Msk GPIO_OSPEEDER_OSPEEDR12 GPIO_OSPEEDR_OSPEED12 CAN_F4R1_FB14 CAN_F4R1_FB14_Msk ADC_SQR3_SQ3_1 (0x02U << ADC_SQR3_SQ3_Pos) CAN_F3R1_FB15_Pos (15U) USB_OTG_DVBUSDIS_VBUSDT USB_OTG_DVBUSDIS_VBUSDT_Msk __USART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE CAN_TDH1R_DATA7 CAN_TDH1R_DATA7_Msk __PRAGMA_REDEFINE_EXTNAME 1 RCC_PLLI2SCFGR_PLLI2SQ_2 (0x4U << RCC_PLLI2SCFGR_PLLI2SQ_Pos) CAN_F6R2_FB26_Msk (0x1U << CAN_F6R2_FB26_Pos) CAN_F10R2_FB20 CAN_F10R2_FB20_Msk __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOELPEN)) CAN_F0R1_FB4 CAN_F0R1_FB4_Msk SPDIFRX_IFCR_SYNCDCF_Msk (0x1U << SPDIFRX_IFCR_SYNCDCF_Pos) CAN_F6R2_FB11 CAN_F6R2_FB11_Msk USB_OTG_DEACHINTMSK_IEP1INTM USB_OTG_DEACHINTMSK_IEP1INTM_Msk USART_CR1_TCIE_Msk (0x1U << USART_CR1_TCIE_Pos) RCC_AHB3RSTR_QSPIRST_Pos (1U) CAN_F0R2_FB16 CAN_F0R2_FB16_Msk CAN_BTR_LBKM CAN_BTR_LBKM_Msk __ETHMACRX_CLK_DISABLE __HAL_RCC_ETHMACRX_CLK_DISABLE HAL_ADC_STATE_AWD2 0x00020000U RxXferSize DMA_FIFO_THRESHOLD_FULL ((uint32_t)DMA_SxFCR_FTH) QUADSPI_CCR_INSTRUCTION_7 (0x80U << QUADSPI_CCR_INSTRUCTION_Pos) GPIO_SPEED_FAST GPIO_SPEED_FREQ_HIGH GPIO_OSPEEDER_OSPEEDR9_1 GPIO_OSPEEDR_OSPEED9_1 QUADSPI_SR_SMF_Pos (3U) CAN_TDH0R_DATA4_Msk (0xFFU << CAN_TDH0R_DATA4_Pos) QUADSPI_CCR_INSTRUCTION_Pos (0U) __SDADC1_CLK_ENABLE __HAL_RCC_SDADC1_CLK_ENABLE FMC_BCR4_MTYP FMC_BCR4_MTYP_Msk __AHB2_RELEASE_RESET __HAL_RCC_AHB2_RELEASE_RESET EXTI_IMR_MR8_Msk (0x1U << EXTI_IMR_MR8_Pos) CAN_FFA1R_FFA8 CAN_FFA1R_FFA8_Msk USB_OTG_HPTXSTS_PTXQTOP_Pos (24U) RCC_PLLCFGR_PLLSRC_HSE_Msk (0x1U << RCC_PLLCFGR_PLLSRC_HSE_Pos) __ULong SPDIFRX_DR0_U_Pos (26U) USB_OTG_PCGCCTL_PHYSUSP USB_OTG_PCGCCTL_PHYSUSP_Msk USART_CR2_CLKEN_Msk (0x1U << USART_CR2_CLKEN_Pos) RCC_CKGATENR_SRAM_CKEN_Msk (0x1U << RCC_CKGATENR_SRAM_CKEN_Pos) TIM_CCMR2_IC4PSC_Msk (0x3U << TIM_CCMR2_IC4PSC_Pos) FMC_BTR4_BUSTURN_2 (0x4U << FMC_BTR4_BUSTURN_Pos) __LDBL_DIG__ 15 FMC_BTR3_ADDHLD_Msk (0xFU << FMC_BTR3_ADDHLD_Pos) GPIO_AF7_USART1 ((uint8_t)0x07) GPIO_AFRH_AFRH6_1 GPIO_AFRH_AFSEL14_1 USB_OTG_DCTL_SGINAK USB_OTG_DCTL_SGINAK_Msk HAL_UART_ERROR_NONE 0x00000000U CAN_F3R2_FB27_Pos (27U) CEC_CFGR_BRDNOGEN_Msk (0x1U << CEC_CFGR_BRDNOGEN_Pos) RTC_ALRMAR_HT_Pos (20U) __GPIOC_FORCE_RESET __HAL_RCC_GPIOC_FORCE_RESET SAI_xIMR_FREQIE SAI_xIMR_FREQIE_Msk I2C_CR1_PEC_Msk (0x1U << I2C_CR1_PEC_Pos) TIM_TIM5_RTC 0x000000C0U RCC_CFGR_SW_1 (0x2U << RCC_CFGR_SW_Pos) CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) CAN_MCR_AWUM_Msk (0x1U << CAN_MCR_AWUM_Pos) SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) CAN_F8R2_FB30 CAN_F8R2_FB30_Msk CAN_F4R1_FB16 CAN_F4R1_FB16_Msk CAN_FA1R_FACT17 CAN_FA1R_FACT17_Msk USB_OTG_GAHBCFG_PTXFELVL_Pos (8U) EXTI_EMR_EM8 EXTI_EMR_MR8 RCC_CFGR_MCO2_1 (0x2U << RCC_CFGR_MCO2_Pos) USB_OTG_GOTGCTL_EHEN_Msk (0x1U << USB_OTG_GOTGCTL_EHEN_Pos) GPIO_BSRR_BR11_Pos (27U) USB_OTG_GINTMSK_SOFM_Msk (0x1U << USB_OTG_GINTMSK_SOFM_Pos) SDIO_CLKCR_BYPASS_Pos (10U) IS_RCC_RTCCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_RTCCLKSOURCE_LSE) || ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV2) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV3) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV4) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV5) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV6) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV7) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV8) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV9) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV10) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV11) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV12) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV13) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV14) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV15) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV16) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV17) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV18) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV19) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV20) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV21) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV22) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV23) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV24) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV25) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV26) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV27) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV28) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV29) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV30) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV31)) UINTMAX_MAX (__UINTMAX_MAX__) USB_OTG_DIEPCTL_EPTYP_1 (0x2U << USB_OTG_DIEPCTL_EPTYP_Pos) USB_OTG_PCGCR_PHYSUSP_Pos (4U) CAN_FS1R_FSC16_Pos (16U) __LPUART1_CLK_ENABLE __HAL_RCC_LPUART1_CLK_ENABLE SPDIFRX_DR0_C_Pos (27U) TIM_LOCKLEVEL_2 (TIM_BDTR_LOCK_1) CAN_F0R1_FB31 CAN_F0R1_FB31_Msk USART_CR3_RTSE_Msk (0x1U << USART_CR3_RTSE_Pos) PWR_CSR_UDRDY PWR_CSR_UDRDY_Msk FMC_BTR4_ACCMOD_Pos (28U) CAN_F3R2_FB14_Msk (0x1U << CAN_F3R2_FB14_Pos) IWDG_PR_PR_Msk (0x7U << IWDG_PR_PR_Pos) LPLVDS_BIT_NUMBER PWR_CR_LPLVDS_Pos DMA_HISR_FEIF7_Pos (22U) __HAL_SMBUS_GET_ADDR_MATCH SMBUS_GET_ADDR_MATCH EXTI_IMR_MR12_Msk (0x1U << EXTI_IMR_MR12_Pos) EXTI_FTSR_TR4_Pos (4U) GPIO_OTYPER_OT_6 GPIO_OTYPER_OT6 FLASH_LATENCY_7 FLASH_ACR_LATENCY_7WS EXTI_SWIER_SWIER9 EXTI_SWIER_SWIER9_Msk PendSV_IRQn FMC_SDRTR_REIE_Pos (14U) CAN_F8R1_FB15_Pos (15U) OVR_DATA_OVERWRITTEN ADC_OVR_DATA_OVERWRITTEN GPIO_MODER_MODER5_Msk (0x3U << GPIO_MODER_MODER5_Pos) EXTI_SWIER_SWIER11_Pos (11U) CAN_F10R1_FB0_Msk (0x1U << CAN_F10R1_FB0_Pos) FMC_BCR1_CCLKEN_Msk (0x1U << FMC_BCR1_CCLKEN_Pos) __GPIOE_CLK_SLEEP_DISABLE __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE SAI_xSLOTR_FBOFF_Msk (0x1FU << SAI_xSLOTR_FBOFF_Pos) RCC_CR_PLLSAION RCC_CR_PLLSAION_Msk ADC_EXTERNALTRIGINJECCONVEDGE_NONE 0x00000000U _PARAMS(paramlist) paramlist RCC_CR_HSEON_Msk (0x1U << RCC_CR_HSEON_Pos) GPIO_AFRL_AFSEL0_Msk (0xFU << GPIO_AFRL_AFSEL0_Pos) MPU_RASR_B_Pos 16U CAN_TDL0R_DATA3_Msk (0xFFU << CAN_TDL0R_DATA3_Pos) UART_ONE_BIT_SAMPLE_DISABLED UART_ONE_BIT_SAMPLE_DISABLE FMPI2C_OAR1_OA1MODE_Pos (10U) EXTI_IMR_IM1 EXTI_IMR_MR1 PWR_MODE_IT_RISING_FALLING PWR_PVD_MODE_IT_RISING_FALLING EXTI_FTSR_TR5_Msk (0x1U << EXTI_FTSR_TR5_Pos) FLASH_SCALE1_LATENCY5_FREQ 150000000U TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk __GPIOK_CLK_DISABLE __HAL_RCC_GPIOK_CLK_DISABLE ADC_CSR_JSTRT1 ADC_CSR_JSTRT1_Msk RCC_APB1LPENR_I2C3LPEN RCC_APB1LPENR_I2C3LPEN_Msk DMA_SxCR_CHSEL_1 0x04000000U CAN_F1R1_FB16 CAN_F1R1_FB16_Msk FMC_SDTR2_TMRD_1 (0x2U << FMC_SDTR2_TMRD_Pos) UART4_BASE (APB1PERIPH_BASE + 0x4C00U) RTC_AF2_SUPPORT  DAC_CR_MAMP2_2 (0x4U << DAC_CR_MAMP2_Pos) CoreDebug_DEMCR_VC_INTERR_Pos 9U __HAL_RCC_WWDG_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_WWDGLPEN)) RTC_ALRMBR_MSK3_Msk (0x1U << RTC_ALRMBR_MSK3_Pos) GPIO_MODER_MODE11_1 (0x2U << GPIO_MODER_MODE11_Pos) GPIO_AF7_SPDIFRX ((uint8_t)0x07) SAI_xSR_LFSDET_Msk (0x1U << SAI_xSR_LFSDET_Pos) RCC_DCKCFGR_SAI1SRC_0 (0x1U << RCC_DCKCFGR_SAI1SRC_Pos) CAN_F11R1_FB31 CAN_F11R1_FB31_Msk GPIO_AFRH_AFSEL9_2 (0x4U << GPIO_AFRH_AFSEL9_Pos) CAN_F9R1_FB22 CAN_F9R1_FB22_Msk DWT_FOLDCNT_FOLDCNT_Pos 0U CAN_FM1R_FBM5_Pos (5U) INT32_MIN (-__INT32_MAX__ - 1) CAN_F3R1_FB27 CAN_F3R1_FB27_Msk SysTick_CALIB_NOREF_Pos 31U TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk CAN_RDH0R_DATA7_Pos (24U) CAN_F7R2_FB16_Msk (0x1U << CAN_F7R2_FB16_Pos) EXTI_EMR_EM22 EXTI_EMR_MR22 PWR_CR_UDEN_0 (0x1U << PWR_CR_UDEN_Pos) TIM_DIER_CC2IE_Pos (2U) TIM_CCMR1_OC2CE_Msk (0x1U << TIM_CCMR1_OC2CE_Pos) __tm CAN_F12R1_FB2_Pos (2U) I2C_FLTR_ANOFF I2C_FLTR_ANOFF_Msk FMC_BWTR2_ACCMOD_0 (0x1U << FMC_BWTR2_ACCMOD_Pos) DCMI_DR_BYTE2_Msk (0xFFU << DCMI_DR_BYTE2_Pos) __HAL_ADC_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR2 |= ADC_CR2_ADON) CAN_TSR_RQCP2_Msk (0x1U << CAN_TSR_RQCP2_Pos) USB_OTG_GINTSTS_SRQINT_Pos (30U) FMC_BCR3_MUXEN_Pos (1U) DMA_SxCR_CT DMA_SxCR_CT_Msk GPIO_OSPEEDR_OSPEED1_0 (0x1U << GPIO_OSPEEDR_OSPEED1_Pos) CAN_F8R1_FB6_Pos (6U) RTC_BKP1R RTC_BKP1R_Msk DBGMCU_APB1_FZ_DBG_TIM4_STOP DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk __ULFRACT_EPSILON__ 0x1P-32ULR CAN_F3R1_FB8_Pos (8U) SAI_xCLRFR_CFREQ_Msk (0x1U << SAI_xCLRFR_CFREQ_Pos) __HAL_RCC_CRC_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) == RESET) CAN_F1R1_FB19_Msk (0x1U << CAN_F1R1_FB19_Pos) FLASH_OPTCR_RDP_5 (0x20U << FLASH_OPTCR_RDP_Pos) RTC_TAMPERMASK_FLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE __FBSDID(s) struct __hack I2C_FLTR_ANOFF_Pos (4U) PRIx8 __PRI8(x) FMC_BTR3_ADDSET_Pos (0U) USB_OTG_GUSBCFG_ULPIEVBUSI USB_OTG_GUSBCFG_ULPIEVBUSI_Msk SDIO_MASK_TXDAVLIE_Pos (20U) FMC_PCR_TAR_Msk (0xFU << FMC_PCR_TAR_Pos) CAN_F10R2_FB16_Msk (0x1U << CAN_F10R2_FB16_Pos) _REENT_RAND48_MULT(ptr) ((ptr)->_new._reent._r48._mult) DMA_HISR_TCIF7_Msk (0x1U << DMA_HISR_TCIF7_Pos) ETH_MAC_SMALL_FIFO_NOTACTIVE 0x00000000U __HAL_RCC_GPIOD_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) != RESET) _LOCK_RECURSIVE_T _LOCK_T CAN_F4R1_FB31_Msk (0x1U << CAN_F4R1_FB31_Pos) ETH_MAC_RXFIFO_ABOVE_THRESHOLD 0x00000200U __HAL_RCC_PLLSAI_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLSAION_BB = DISABLE) __HAL_FREEZE_TIM1_DBGMCU __HAL_DBGMCU_FREEZE_TIM1 RCC_CIR_PLLRDYF_Pos (4U) __FAST16  USB_OTG_GLPMCFG_LPMRSP USB_OTG_GLPMCFG_LPMRSP_Msk I2SSRC_BitNumber RCC_I2SSRC_BIT_NUMBER CAN_F11R1_FB9_Msk (0x1U << CAN_F11R1_FB9_Pos) GPIO_OSPEEDER_OSPEEDR4_1 GPIO_OSPEEDR_OSPEED4_1 I2C_SR1_SMBALERT_Pos (15U) DAC_CR_TSEL2_1 (0x2U << DAC_CR_TSEL2_Pos) RCC_CR_CSSON_Msk (0x1U << RCC_CR_CSSON_Pos) APSR_GE_Msk (0xFUL << APSR_GE_Pos) FMC_BCR1_FACCEN_Pos (6U) DCMI_CR_ENABLE_Pos (14U) DMA_LISR_TEIF2_Pos (19U) TIM_SMCR_ETF_Pos (8U) FMC_BTR1_ADDHLD FMC_BTR1_ADDHLD_Msk RTC_TR_ST_2 (0x4U << RTC_TR_ST_Pos) FMC_SDCR2_RPIPE_1 (0x2U << FMC_SDCR2_RPIPE_Pos) CAN_F12R2_FB25_Msk (0x1U << CAN_F12R2_FB25_Pos) RCC_HSE_ON RCC_CR_HSEON ETH_MMCRFCECR 0x00000194U IS_RCC_PLLSAI_DIVQ_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 32U)) __SRAM2_CLK_SLEEP_DISABLE __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE CoreDebug_DEMCR_VC_HARDERR_Pos 10U __USART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE __QSPI_CLK_DISABLE __HAL_RCC_QSPI_CLK_DISABLE USB_OTG_HPTXSTS_PTXQSAV USB_OTG_HPTXSTS_PTXQSAV_Msk DMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE) __USART3_CLK_SLEEP_ENABLE __HAL_RCC_USART3_CLK_SLEEP_ENABLE CAN_F13R1_FB12_Pos (12U) DCMI_DR_BYTE1 DCMI_DR_BYTE1_Msk USB_OTG_HCFG_FSLSPCS_0 (0x1U << USB_OTG_HCFG_FSLSPCS_Pos) CAN_F10R1_FB0 CAN_F10R1_FB0_Msk USB_OTG_GLPMCFG_SNDLPM_Msk (0x1U << USB_OTG_GLPMCFG_SNDLPM_Pos) PRId8 __PRI8(d) RCC_CIR_PLLRDYIE_Msk (0x1U << RCC_CIR_PLLRDYIE_Pos) CAN_F4R1_FB22 CAN_F4R1_FB22_Msk USB_OTG_GLPMCFG_L1RSMOK_Pos (16U) DMA_HISR_TCIF4_Msk (0x1U << DMA_HISR_TCIF4_Pos) __HAL_DBGMCU_FREEZE_TIM12() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM12_STOP)) FLASH_ERROR_NONE HAL_FLASH_ERROR_NONE SCNiLEAST16 __SCN16LEAST(i) RCC_APB1ENR_TIM12EN RCC_APB1ENR_TIM12EN_Msk CAN_F1R1_FB0_Pos (0U) CAN_F9R2_FB19_Msk (0x1U << CAN_F9R2_FB19_Pos) CAN_F12R1_FB12_Msk (0x1U << CAN_F12R1_FB12_Pos) GPIO_BSRR_BR6_Pos (22U) DCMI_ICR_FRAME_ISC DCMI_ICR_FRAME_ISC_Msk SYSCFG_EXTICR1_EXTI0_PK 0x000AU TIM_DMABase_CCMR2 TIM_DMABASE_CCMR2 SYSCFG_EXTICR2_EXTI5_PH 0x0070U RCC_RTCCLKSOURCE_HSE_DIV16 0x00100300U SPDIFRX_IFCR_OVRCF SPDIFRX_IFCR_OVRCF_Msk FLASH_LATENCY_15 FLASH_ACR_LATENCY_15WS RTC_ALRMBSSR_SS_Msk (0x7FFFU << RTC_ALRMBSSR_SS_Pos) RCC_AHB1LPENR_OTGHSLPEN_Msk (0x1U << RCC_AHB1LPENR_OTGHSLPEN_Pos) DCMI_CWSTRT_HOFFCNT_Msk (0x3FFFU << DCMI_CWSTRT_HOFFCNT_Pos) RTC_TSDR_DT RTC_TSDR_DT_Msk FMC_BWTR1_ADDSET_1 (0x2U << FMC_BWTR1_ADDSET_Pos) RTC_TR_HT_Pos (20U) SYSCFG_EXTICR3_EXTI8_PD 0x0003U RCC_PLLI2SCFGR_PLLI2SN_1 (0x002U << RCC_PLLI2SCFGR_PLLI2SN_Pos) __ULACCUM_MIN__ 0.0ULK RTC_ISR_WUTWF RTC_ISR_WUTWF_Msk ADC_SMPR2_SMP9_Msk (0x7U << ADC_SMPR2_SMP9_Pos) RCC_AHB3LPENR_QSPILPEN_Msk (0x1U << RCC_AHB3LPENR_QSPILPEN_Pos) _EXFUN(name,proto) name proto CoreDebug_DCRSR_REGSEL_Msk (0x1FUL ) RCC_APB1ENR_TIM4EN_Pos (2U) SYSCFG_EXTICR3_EXTI11_PB 0x1000U CRC_OUTPUTDATA_INVERSION_DISABLED CRC_OUTPUTDATA_INVERSION_DISABLE CAN_F10R2_FB28_Pos (28U) SDIO_FIFO_FIFODATA_Pos (0U) FMC_BTR1_ADDSET_Msk (0xFU << FMC_BTR1_ADDSET_Pos) __GNUCLIKE_BUILTIN_CONSTANT_P 1 USB_OTG_HCFG_FSLSS_Msk (0x1U << USB_OTG_HCFG_FSLSS_Pos) __HAL_RCC_UART4_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_UART4RST)) GPIO_MODER_MODE5_Pos (10U) __HAL_TIM_SetCompare __HAL_TIM_SET_COMPARE GPIO_MODER_MODE9_Msk (0x3U << GPIO_MODER_MODE9_Pos) USART_CR1_UE_Pos (13U) ADC_CR1_OVRIE_Msk (0x1U << ADC_CR1_OVRIE_Pos) ADC_EOC_SINGLE_CONV 0x00000001U __HAL_FREEZE_TIM8_DBGMCU __HAL_DBGMCU_FREEZE_TIM8 __HAL_RCC_SAI2_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SAI2RST)) __HAL_RCC_TIM8_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN); UNUSED(tmpreg); } while(0U) ADC_CR2_SWSTART_Msk (0x1U << ADC_CR2_SWSTART_Pos) DMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE) USB_OTG_TX0FD_Pos (16U) __HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION ADC_AWD23THRESHOLD_SHIFT_RESOLUTION TIM_FLAG_TRIGGER (TIM_SR_TIF) TIM_OR_ITR1_RMP_1 (0x2U << TIM_OR_ITR1_RMP_Pos) CAN_F0R2_FB8_Pos (8U) getc(fp) __sgetc_r(_REENT, fp) GPIO_PUPDR_PUPD8_1 (0x2U << GPIO_PUPDR_PUPD8_Pos) __UACCUM_EPSILON__ 0x1P-16UK SPDIFRX_CSR_SOB_Msk (0x1U << SPDIFRX_CSR_SOB_Pos) CAN_F13R1_FB2_Msk (0x1U << CAN_F13R1_FB2_Pos) RCC_APB2ENR_ADC2EN_Msk (0x1U << RCC_APB2ENR_ADC2EN_Pos) CAN_FM1R_FBM3_Msk (0x1U << CAN_FM1R_FBM3_Pos) _REENT_ASCTIME_BUF(ptr) ((ptr)->_new._reent._asctime_buf) RTC_ISR_INIT RTC_ISR_INIT_Msk RTC_CR_REFCKON_Msk (0x1U << RTC_CR_REFCKON_Pos) __GPIOB_RELEASE_RESET __HAL_RCC_GPIOB_RELEASE_RESET USART_CR3_DMAR_Pos (6U) FMC_BWTR3_ADDHLD FMC_BWTR3_ADDHLD_Msk M1AR FMC_SDCMR_CTB2_Msk (0x1U << FMC_SDCMR_CTB2_Pos) SAI_xSR_LFSDET_Pos (6U) SCNo32 __SCN32(o) SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk IS_OB_SDADC12_VDD_MONITOR IS_OB_SDACD_VDD_MONITOR GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk ADC_INJECTED_RANK_1 0x00000001U PWR_CR_MRLVDS_Msk (0x1U << PWR_CR_MRLVDS_Pos) TIM_CR1_DIR TIM_CR1_DIR_Msk RCC_LSE_ON RCC_BDCR_LSEON __SPI3_IS_CLK_ENABLED __HAL_RCC_SPI3_IS_CLK_ENABLED __volatile volatile __HAL_RCC_I2C1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) != RESET) USB_OTG_HCINT_NYET_Msk (0x1U << USB_OTG_HCINT_NYET_Pos) USB_OTG_GOTGCTL_VBVALOEN USB_OTG_GOTGCTL_VBVALOEN_Msk RCC_CKGATENR_AHB2APB1_CKEN_Msk (0x1U << RCC_CKGATENR_AHB2APB1_CKEN_Pos) GPIO_LCKR_LCK3_Msk (0x1U << GPIO_LCKR_LCK3_Pos) TIM_DIER_CC1IE_Msk (0x1U << TIM_DIER_CC1IE_Pos) MPU_RASR_ENABLE_Msk (1UL ) RCC_DCKCFGR_PLLI2SDIVQ_Msk (0x1FU << RCC_DCKCFGR_PLLI2SDIVQ_Pos) SAI1 ((SAI_TypeDef *) SAI1_BASE) DAC_DHR8R2_DACC2DHR DAC_DHR8R2_DACC2DHR_Msk DMA_HISR_TEIF4_Msk (0x1U << DMA_HISR_TEIF4_Pos) SDIO_DCTRL_RWSTART_Pos (8U) FMC_BWTR4_ACCMOD_Msk (0x3U << FMC_BWTR4_ACCMOD_Pos) RCC_SSCGR_MODPER_Pos (0U) DCMI_ICR_ERR_ISC_Msk (0x1U << DCMI_ICR_ERR_ISC_Pos) SDIO_DCTRL_DTEN_Pos (0U) CAN_F3R2_FB7_Pos (7U) CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL ) CAN_TSR_TXOK1 CAN_TSR_TXOK1_Msk PWR_CR_ODEN PWR_CR_ODEN_Msk RCC_PLL_NONE ((uint8_t)0x00) CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) FMC_SDCR1_NC_Msk (0x3U << FMC_SDCR1_NC_Pos) RTC_DR_DU_0 (0x1U << RTC_DR_DU_Pos) TIM_TIM2_ETH_PTP 0x00000400U USART_CR2_CPOL_Pos (10U) RCC_DCKCFGR_PLLSAIDIVQ_1 (0x02U << RCC_DCKCFGR_PLLSAIDIVQ_Pos) DMA_HIFCR_CFEIF6_Pos (16U) __HAL_RCC_USART3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) == RESET) TPI_FIFO1_ETM_bytecount_Pos 24U SDIO_ICR_DCRCFAILC_Msk (0x1U << SDIO_ICR_DCRCFAILC_Pos) IS_RCC_PLLSOURCE(SOURCE) (((SOURCE) == RCC_PLLSOURCE_HSI) || ((SOURCE) == RCC_PLLSOURCE_HSE)) CAN_F11R1_FB27_Msk (0x1U << CAN_F11R1_FB27_Pos) CAN_F4R1_FB26 CAN_F4R1_FB26_Msk __TIM14_CLK_ENABLE __HAL_RCC_TIM14_CLK_ENABLE FMC_BTR4_DATAST_3 (0x08U << FMC_BTR4_DATAST_Pos) CAN_FLAG_BOF (0x00000302U) GPIO_OSPEEDER_OSPEEDR5_0 GPIO_OSPEEDR_OSPEED5_0 FMC_BTR1_ACCMOD_Pos (28U) CAN_F6R1_FB26_Pos (26U) ADC_SMPR1_SMP13_0 (0x1U << ADC_SMPR1_SMP13_Pos) RCC_CLK48CLKSOURCE_PLLSAIP ((uint32_t)RCC_DCKCFGR2_CK48MSEL) RCC_AHB1LPENR_GPIOBLPEN RCC_AHB1LPENR_GPIOBLPEN_Msk GPIO_LCKR_LCKK_Pos (16U) PWR_CR_PVDE_Msk (0x1U << PWR_CR_PVDE_Pos) CAN_F8R2_FB2_Pos (2U) SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk __HAL_RCC_SPI4_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) != RESET) USB_OTG_GINTSTS_RSTDET_Msk (0x1U << USB_OTG_GINTSTS_RSTDET_Pos) RTC_ALRMAR_DT_1 (0x2U << RTC_ALRMAR_DT_Pos) DAC_CR_TSEL2_Msk (0x7U << DAC_CR_TSEL2_Pos) CAN_F3R1_FB22_Pos (22U) SPDIFRX_DR1_PT_Msk (0x3U << SPDIFRX_DR1_PT_Pos) __HAL_ETH_EXTI_CLEAR_FLAG __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG ADC_JSQR_JSQ2_4 (0x10U << ADC_JSQR_JSQ2_Pos) __DMA2D_RELEASE_RESET __HAL_RCC_DMA2D_RELEASE_RESET FLASH_OPTCR_DB1M FLASH_OPTCR_DB1M_Msk __STM32F4xx_HAL_DMA_EX_H  __UART7_CLK_SLEEP_ENABLE __HAL_RCC_UART7_CLK_SLEEP_ENABLE CAN_F2R1_FB26_Msk (0x1U << CAN_F2R1_FB26_Pos) __HAL_ADC_CR1_DISCONTINUOUS ADC_CR1_DISCONTINUOUS __ULLACCUM_MIN__ 0.0ULLK FMC_SDCR2_NB_Pos (6U) RTC_SSR_SS_Pos (0U) __DMA2D_CLK_SLEEP_DISABLE __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE __HAL_ADC_GET_CLOCK_PRESCALER ADC_GET_CLOCK_PRESCALER CAN_TSR_LOW0 CAN_TSR_LOW0_Msk __HAL_SD_SDMMC_DISABLE_IT __HAL_SD_SDIO_DISABLE_IT SAI_xCR1_MONO SAI_xCR1_MONO_Msk USB_OTG_GLPMCFG_REMWAKE_Pos (6U) RTC_CALIBR_DC_Pos (0U) SAI_xCR2_FFLUSH_Pos (3U) QUADSPI_CCR_FMODE_Pos (26U) FMC_BWTR3_DATAST_4 (0x10U << FMC_BWTR3_DATAST_Pos) FMC_PCR_ECCPS_2 (0x4U << FMC_PCR_ECCPS_Pos) CRC_IDR_IDR_Msk (0xFFU << CRC_IDR_IDR_Pos) UART_FLAG_RXNE ((uint32_t)USART_SR_RXNE) __SYSCFG_FORCE_RESET __HAL_RCC_SYSCFG_FORCE_RESET RTC_TAFCR_TAMPFREQ RTC_TAFCR_TAMPFREQ_Msk CAN_F3R1_FB16_Pos (16U) QUADSPI_CCR_IMODE_Msk (0x3U << QUADSPI_CCR_IMODE_Pos) __ETHMAC_RELEASE_RESET __HAL_RCC_ETHMAC_RELEASE_RESET SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk __GPIOC_CLK_SLEEP_DISABLE __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE TIM_CCMR1_OC1M_2 (0x4U << TIM_CCMR1_OC1M_Pos) RCC_DCKCFGR2_SPDIFRXSEL_Pos (29U) ETH_MAC_SMALL_FIFO_READ_ACTIVE 0x00000002U CAN_F0R1_FB17 CAN_F0R1_FB17_Msk CAN_F7R1_FB24_Msk (0x1U << CAN_F7R1_FB24_Pos) IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1) USB_OTG_HPTXSTS_PTXQSAV_7 (0x80U << USB_OTG_HPTXSTS_PTXQSAV_Pos) ADC_CR1_AWDSGL_Pos (9U) CAN_RI0R_IDE CAN_RI0R_IDE_Msk SPDIFRX_CR_VMSK_Pos (7U) PRIXMAX __PRIMAX(X) __OPAMP_CLK_SLEEP_DISABLE __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE USB_OTG_GUSBCFG_SRPCAP_Pos (8U) __DMA1_IS_CLK_ENABLED __HAL_RCC_DMA1_IS_CLK_ENABLED CAN_F10R2_FB31 CAN_F10R2_FB31_Msk CAN_F7R2_FB3 CAN_F7R2_FB3_Msk EXTI_IMR_MR6 EXTI_IMR_MR6_Msk ADC_SQR2_SQ9_Msk (0x1FU << ADC_SQR2_SQ9_Pos) ADC_CR2_JEXTSEL_2 (0x4U << ADC_CR2_JEXTSEL_Pos) USB_OTG_HPTXSTS_PTXQSAV_1 (0x02U << USB_OTG_HPTXSTS_PTXQSAV_Pos) RCC_CFGR_PPRE1_1 (0x2U << RCC_CFGR_PPRE1_Pos) CAN_F5R1_FB4_Msk (0x1U << CAN_F5R1_FB4_Pos) SDIO_CMD_WAITRESP_1 (0x2U << SDIO_CMD_WAITRESP_Pos) USB_OTG_DIEPTSIZ_MULCNT USB_OTG_DIEPTSIZ_MULCNT_Msk RTC_CR_TSIE RTC_CR_TSIE_Msk DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) __HAL_TIM_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DIER |= (__INTERRUPT__)) __PRI16FAST(x) __FAST16 __STRINGIFY(x) SAI_xCR2_MUTEVAL_Msk (0x1U << SAI_xCR2_MUTEVAL_Pos) USB_OTG_DOEPCTL_USBAEP USB_OTG_DOEPCTL_USBAEP_Msk FMC_BWTR2_ADDHLD_Pos (4U) INAK_TIMEOUT CAN_TIMEOUT_VALUE GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk SPI_CR1_BR_1 (0x2U << SPI_CR1_BR_Pos) DMA_SxCR_PL_1 (0x2U << DMA_SxCR_PL_Pos) EXTI_IMR_IM12 EXTI_IMR_MR12 FMC_BCR4_MUXEN FMC_BCR4_MUXEN_Msk EXTI_FTSR_TR18 EXTI_FTSR_TR18_Msk USB_OTG_GINTMSK_WUIM_Msk (0x1U << USB_OTG_GINTMSK_WUIM_Pos) GPIO_PUPDR_PUPDR4 GPIO_PUPDR_PUPD4 __PRI64LEAST(x) __LEAST64 __STRINGIFY(x) __HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPDIFRXLPEN)) FMC_BWTR1_ACCMOD_1 (0x2U << FMC_BWTR1_ACCMOD_Pos) FMC_SDCR1_RBURST_Msk (0x1U << FMC_SDCR1_RBURST_Pos) RCC_PLLCFGR_PLLR RCC_PLLCFGR_PLLR_Msk CAN_MSR_WKUI_Pos (3U) RCC_DCKCFGR2_FMPI2C1SEL_1 (0x2U << RCC_DCKCFGR2_FMPI2C1SEL_Pos) FMC_BTR3_CLKDIV_0 (0x1U << FMC_BTR3_CLKDIV_Pos) DMA2 ((DMA_TypeDef *) DMA2_BASE) CEC_IER_RXACKEIE_Pos (6U) __HA_FBIT__ 7 CAN_F4R1_FB29_Msk (0x1U << CAN_F4R1_FB29_Pos) CAN_F12R2_FB27 CAN_F12R2_FB27_Msk __I2C1_CLK_SLEEP_ENABLE __HAL_RCC_I2C1_CLK_SLEEP_ENABLE STM32F4  EXTI_EMR_MR13_Msk (0x1U << EXTI_EMR_MR13_Pos) EXTI_RTSR_TR4 EXTI_RTSR_TR4_Msk USB_OTG_DIEPEACHMSK1_TOM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_TOM_Pos) TIM_DCR_DBL_3 (0x08U << TIM_DCR_DBL_Pos) USB_OTG_DIEPCTL_EPDIS USB_OTG_DIEPCTL_EPDIS_Msk ADC_SMPR1_SMP18_Msk (0x7U << ADC_SMPR1_SMP18_Pos) I2C_TRISE_TRISE I2C_TRISE_TRISE_Msk ADC_CR1_AWDCH_0 (0x01U << ADC_CR1_AWDCH_Pos) DMA_SxCR_PSIZE DMA_SxCR_PSIZE_Msk IPSR_ISR_Pos 0U TIM_EGR_CC2G_Pos (2U) GPIO_IDR_IDR_14 GPIO_IDR_ID14 __TIM3_IS_CLK_ENABLED __HAL_RCC_TIM3_IS_CLK_ENABLED ADC_SQR2_SQ12 ADC_SQR2_SQ12_Msk SPDIFRX_DIR_THI SPDIFRX_DIR_THI_Msk USB_OTG_GUSBCFG_ULPIFSLS_Pos (17U) _DEV_T_DECLARED  GPIO_AFRL_AFSEL4_Msk (0xFU << GPIO_AFRL_AFSEL4_Pos) __HAL_RCC_GET_SDIO_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SDIOSEL)) SPDIFRX_IMR_SYNCDIE_Pos (5U) IS_TIM_OCN_POLARITY(POLARITY) (((POLARITY) == TIM_OCNPOLARITY_HIGH) || ((POLARITY) == TIM_OCNPOLARITY_LOW)) __HAL_FREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM1 CAN_FFA1R_FFA7_Msk (0x1U << CAN_FFA1R_FFA7_Pos) GPIO_PUPDR_PUPD1_Pos (2U) TIM_SR_CC2OF_Msk (0x1U << TIM_SR_CC2OF_Pos) DCMI_MISR_FRAME_MIS DCMI_MIS_FRAME_MIS ADC_CR2_DMA_Msk (0x1U << ADC_CR2_DMA_Pos) CAN_F4R1_FB1_Msk (0x1U << CAN_F4R1_FB1_Pos) HAL_TIM_ACTIVE_CHANNEL_1 HAL_TIM_ACTIVE_CHANNEL_2 HAL_TIM_ACTIVE_CHANNEL_3 HAL_TIM_ACTIVE_CHANNEL_4 FMC_SDSR_MODES1_Pos (1U) ITM_IMCR_INTEGRATION_Pos 0U __HAL_TIM_SetICPrescalerValue TIM_SET_ICPRESCALERVALUE DAC_CR_DMAEN1_Msk (0x1U << DAC_CR_DMAEN1_Pos) ADC_EXTERNALTRIGINJECCONVEDGE_RISING ((uint32_t)ADC_CR2_JEXTEN_0) RTC_CR_BKP RTC_CR_BKP_Msk SDIO_ICR_RXOVERRC_Msk (0x1U << SDIO_ICR_RXOVERRC_Pos) RTC_TR_HU_0 (0x1U << RTC_TR_HU_Pos) __TIM15_CLK_ENABLE __HAL_RCC_TIM15_CLK_ENABLE SYSCFG_EXTICR2_EXTI5_PJ 0x0090U CAN_F13R2_FB3 CAN_F13R2_FB3_Msk USB_OTG_HS_MAX_IN_ENDPOINTS 8U CoreDebug_DHCSR_C_HALT_Pos 1U RCC_SYSCLKSOURCE_HSE RCC_CFGR_SW_HSE CAN_F0R1_FB7_Msk (0x1U << CAN_F0R1_FB7_Pos) CAN_F8R2_FB27 CAN_F8R2_FB27_Msk GPIO_OSPEEDER_OSPEEDR0_0 GPIO_OSPEEDR_OSPEED0_0 __HAL_UNFREEZE_TIM4_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM4 FMC_SDCMR_NRFS_Msk (0xFU << FMC_SDCMR_NRFS_Pos) CAN_F1R2_FB22 CAN_F1R2_FB22_Msk CAN_F4R2_FB12_Pos (12U) CAN_BTR_TS2_2 (0x4U << CAN_BTR_TS2_Pos) RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk USB_OTG_DCFG_DAD_2 (0x04U << USB_OTG_DCFG_DAD_Pos) CAN_F9R2_FB16 CAN_F9R2_FB16_Msk IS_TIM_BREAK_STATE(STATE) (((STATE) == TIM_BREAK_ENABLE) || ((STATE) == TIM_BREAK_DISABLE)) GPIO_LCKR_LCK11_Pos (11U) __HAL_RCC_TIM14_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) == RESET) IS_RCC_CK48CLKSOURCE IS_RCC_CLK48CLKSOURCE PACKAGE_BASE 0x1FFF7BF0U GPIO_ODR_ODR_11 GPIO_ODR_OD11 CAN_TI0R_IDE_Msk (0x1U << CAN_TI0R_IDE_Pos) IS_FLASH_ADDRESS(ADDRESS) ((((ADDRESS) >= FLASH_BASE) && ((ADDRESS) <= FLASH_END)) || (((ADDRESS) >= FLASH_OTP_BASE) && ((ADDRESS) <= FLASH_OTP_END))) __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR, PWR_EXTI_LINE_PVD) RCC_PLLCFGR_PLLSRC_HSE_Pos (22U) CAN_F5R1_FB31_Pos (31U) SPDIFRX_SR_CSRNE_Pos (1U) USB_OTG_GUSBCFG_TSDPS_Pos (22U) CEC_BASE (APB1PERIPH_BASE + 0x6C00U) TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk IS_RCC_SYSCLK_DIV IS_RCC_HCLK SAI_xCLRFR_CLFSDET_Pos (6U) CAN_F1R2_FB13_Msk (0x1U << CAN_F1R2_FB13_Pos) CEC_IER_TXUDRIE CEC_IER_TXUDRIE_Msk __LDBL_MANT_DIG__ 53 __FLT_MIN_EXP__ (-125) __HAL_RCC_SPI2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) != RESET) CAN_F8R1_FB14_Msk (0x1U << CAN_F8R1_FB14_Pos) FMC_BCR3_ASYNCWAIT_Msk (0x1U << FMC_BCR3_ASYNCWAIT_Pos) __HAL_RCC_TIM4_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM4LPEN)) DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) FMC_PCR_PWID_Msk (0x3U << FMC_PCR_PWID_Pos) USB_OTG_DCTL_SDIS_Msk (0x1U << USB_OTG_DCTL_SDIS_Pos) UINT_FAST64_MAX (__UINT_FAST64_MAX__) __HAL_RCC_TIM1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM1LPEN)) __SWR 0x0008 __HAL_RCC_TIM13_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM13EN)) CAN_TDH2R_DATA5 CAN_TDH2R_DATA5_Msk CEC_CR_TXEOM CEC_CR_TXEOM_Msk EXTI_EMR_MR22_Pos (22U) DMA_LIFCR_CDMEIF0 DMA_LIFCR_CDMEIF0_Msk CAN_FA1R_FACT5_Pos (5U) __need_wint_t  _FSTDIO  CAN_F5R1_FB24_Pos (24U) IS_SAI_BLOCK_PERIPH IS_SAI_ALL_INSTANCE CAN_F7R1_FB9 CAN_F7R1_FB9_Msk CAN_F1R1_FB11 CAN_F1R1_FB11_Msk CAN_F13R2_FB2_Pos (2U) SYSCFG_EXTICR4_EXTI15_PA 0x0000U QUADSPI_SR_FLEVEL_0 (0x01U << QUADSPI_SR_FLEVEL_Pos) RTC_ALRMASSR_MASKSS_1 (0x2U << RTC_ALRMASSR_MASKSS_Pos) CAN_F8R2_FB9_Msk (0x1U << CAN_F8R2_FB9_Pos) RCC_CR_PLLI2SRDY RCC_CR_PLLI2SRDY_Msk ADC_DATAALIGN_LEFT ((uint32_t)ADC_CR2_ALIGN) EXTI_FTSR_TR16_Msk (0x1U << EXTI_FTSR_TR16_Pos) CAN_F6R2_FB22_Pos (22U) GPIO_PUPDR_PUPD0_1 (0x2U << GPIO_PUPDR_PUPD0_Pos) CAN_F12R1_FB5_Msk (0x1U << CAN_F12R1_FB5_Pos) HAL_UART_WakeupCallback HAL_UARTEx_WakeupCallback CAN_F11R2_FB17 CAN_F11R2_FB17_Msk CAN_F4R2_FB18 CAN_F4R2_FB18_Msk MPU_RASR_ENABLE_Pos 0U CEC_ISR_RXOVR_Msk (0x1U << CEC_ISR_RXOVR_Pos) CAN_F10R1_FB23_Pos (23U) __HAL_RCC_SAI1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SAI1LPEN)) SysTick_CALIB_TENMS_Msk (0xFFFFFFUL ) SPI2_IRQn __DEC64_MANT_DIG__ 16 __TIM10_RELEASE_RESET __HAL_RCC_TIM10_RELEASE_RESET __HAL_FREEZE_TIM16_DBGMCU __HAL_DBGMCU_FREEZE_TIM16 CAN_F6R2_FB16 CAN_F6R2_FB16_Msk CAN_F1R2_FB5_Msk (0x1U << CAN_F1R2_FB5_Pos) GPIO_BSRR_BR3_Msk (0x1U << GPIO_BSRR_BR3_Pos) __HAL_ADC_DIFSEL_CHANNEL ADC_DIFSEL_CHANNEL CAN_F6R1_FB7_Pos (7U) USB_OTG_DIEPINT_PKTDRPSTS_Msk (0x1U << USB_OTG_DIEPINT_PKTDRPSTS_Pos) _wcsrtombs_state ADC_EXTERNALTRIGCONV_T2_CC2 ((uint32_t)(ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0)) USB_OTG_GRSTCTL_HSRST USB_OTG_GRSTCTL_HSRST_Msk CAN_F9R2_FB0 CAN_F9R2_FB0_Msk CAN_F5R1_FB19_Msk (0x1U << CAN_F5R1_FB19_Pos) CAN_F11R2_FB11_Msk (0x1U << CAN_F11R2_FB11_Pos) SMARTCARD_NACK_DISABLED SMARTCARD_NACK_DISABLE ADC_CR1_EOCIE ADC_CR1_EOCIE_Msk I2C_OAR1_ADD8_Msk (0x1U << I2C_OAR1_ADD8_Pos) TIM3_IRQn SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) FLASH_CR_PSIZE_Msk (0x3U << FLASH_CR_PSIZE_Pos) CAN_F1R1_FB19_Pos (19U) __HAL_RCC_TIM13_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM13RST)) PWR_CSR_ODSWRDY_Msk (0x1U << PWR_CSR_ODSWRDY_Pos) RTC_ISR_TSF_Msk (0x1U << RTC_ISR_TSF_Pos) CAN_F1R2_FB30_Msk (0x1U << CAN_F1R2_FB30_Pos) DMA_SxCR_TCIE_Msk (0x1U << DMA_SxCR_TCIE_Pos) FMC_BTR2_ADDHLD_3 (0x8U << FMC_BTR2_ADDHLD_Pos) USB_OTG_HCCHAR_MC_Pos (20U) USB_OTG_DTHRCTL_ISOTHREN_Pos (1U) GPIO_IDR_ID0 GPIO_IDR_ID0_Msk CAN_MCR_INRQ_Pos (0U) __HAL_LINKDMA(__HANDLE__,__PPP_DMA_FIELD__,__DMA_HANDLE__) do{ (__HANDLE__)->__PPP_DMA_FIELD__ = &(__DMA_HANDLE__); (__DMA_HANDLE__).Parent = (__HANDLE__); } while(0) RCC_DCKCFGR_TIMPRE_Pos (24U) OTG_FS_IRQn TIM1 ((TIM_TypeDef *) TIM1_BASE) __HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) SD_SDMMC_FUNCTION_BUSY SD_SDIO_FUNCTION_BUSY TIM_CCER_CC3P TIM_CCER_CC3P_Msk QUADSPI_CR_SMIE_Pos (19U) RTC_ALARMSUBSECONDMASK_None RTC_ALARMSUBSECONDMASK_NONE DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos) CAN_F2R1_FB22_Msk (0x1U << CAN_F2R1_FB22_Pos) RTC_TAFCR_TAMP1E_Pos (0U) __SDADC2_CLK_ENABLE __HAL_RCC_SDADC2_CLK_ENABLE CAN_TI2R_STID_Msk (0x7FFU << CAN_TI2R_STID_Pos) RTC_BKP3R_Msk (0xFFFFFFFFU << RTC_BKP3R_Pos) FLASH_OPTCR1_nWRP_0 (0x001U << FLASH_OPTCR1_nWRP_Pos) SAI_xCLRFR_CCNRDY_Pos (4U) CAN_TDH0R_DATA5_Msk (0xFFU << CAN_TDH0R_DATA5_Pos) CAN_F10R2_FB12 CAN_F10R2_FB12_Msk RCC_APB2LPENR_TIM1LPEN_Pos (0U) __HAL_RCC_UART4_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART4RST)) QSPI_R_BASE 0xA0001000U RTC_CALIBR_DC_Msk (0x1FU << RTC_CALIBR_DC_Pos) HAL_LTDC_StructInitFromVideoConfig HAL_LTDCEx_StructInitFromVideoConfig CAN_F8R2_FB2 CAN_F8R2_FB2_Msk ADC_SAMPLETIME_2CYCLE_5 ADC_SAMPLETIME_2CYCLES_5 SMARTCARD_TIMEOUT_ENABLED SMARTCARD_TIMEOUT_ENABLE EXTI_IMR_MR19_Pos (19U) __GPIOC_RELEASE_RESET __HAL_RCC_GPIOC_RELEASE_RESET __TIM2_IS_CLK_ENABLED __HAL_RCC_TIM2_IS_CLK_ENABLED __HAL_RCC_DAC_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_DACLPEN)) __HAL_UNFREEZE_TIM16_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM16 I2C_DR_DR_Pos (0U) CAN_MCR_INRQ_Msk (0x1U << CAN_MCR_INRQ_Pos) __UART5_IS_CLK_ENABLED __HAL_RCC_UART5_IS_CLK_ENABLED FLASH_CR_LOCK_Pos (31U) USB_OTG_DOEPMSK_STUPM_Pos (3U) EXTI_IMR_MR1_Pos (1U) __HAL_RCC_I2C2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) == RESET) FMPI2C_TIMINGR_SCLH FMPI2C_TIMINGR_SCLH_Msk _size FMC_PMEM_MEMHIZ2_4 (0x10U << FMC_PMEM_MEMHIZ2_Pos) USB_OTG_HCINT_NAK_Msk (0x1U << USB_OTG_HCINT_NAK_Pos) ADC_SQR1_SQ15_0 (0x01U << ADC_SQR1_SQ15_Pos) CAN_F8R2_FB26_Pos (26U) RCC_AHB2ENR_OTGFSEN_Msk (0x1U << RCC_AHB2ENR_OTGFSEN_Pos) GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk RCC_APB1ENR_FMPI2C1EN_Msk (0x1U << RCC_APB1ENR_FMPI2C1EN_Pos) FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) I2C_NOSTRETCH_ENABLED I2C_NOSTRETCH_ENABLE RTC_ALRMAR_SU_3 (0x8U << RTC_ALRMAR_SU_Pos) CAN_F0R1_FB16_Pos (16U) GPIO_AFRL_AFSEL6_Msk (0xFU << GPIO_AFRL_AFSEL6_Pos) CAN_F7R1_FB26_Pos (26U) USB_OTG_DCTL_SGONAK_Pos (9U) FMC_PATT_ATTHOLD2_4 (0x10U << FMC_PATT_ATTHOLD2_Pos) USB_OTG_DPID_0 (0x1U << USB_OTG_DPID_Pos) WWDG_CFR_EWI WWDG_CFR_EWI_Msk __APB1_RELEASE_RESET __HAL_RCC_APB1_RELEASE_RESET GPIO_AFRL_AFRL4_0 GPIO_AFRL_AFSEL4_0 __HAL_ETH_EXTI_DISABLE_IT __HAL_ETH_WAKEUP_EXTI_DISABLE_IT __value TIM_SMCR_SMS_Pos (0U) CAN_FS1R_FSC20 CAN_FS1R_FSC20_Msk KR_KEY_DWA IWDG_KEY_WRITE_ACCESS_DISABLE PWR_WAKEUP_PIN2 0x00000080U GPIO_BSRR_BR8_Msk (0x1U << GPIO_BSRR_BR8_Pos) FMC_NAND_WAIT_FEATURE_DISABLE FMC_NAND_PCC_WAIT_FEATURE_DISABLE _REENT_CHECK_SIGNAL_BUF(ptr)  SMARTCARD_LASTBIT_ENABLED SMARTCARD_LASTBIT_ENABLE __RTC_WRITEPROTECTION_ENABLE __HAL_RTC_WRITEPROTECTION_ENABLE TIM_OPMODE_REPETITIVE 0x00000000U WWDG_CFR_W2 WWDG_CFR_W_2 GPIO_BSRR_BS_5 GPIO_BSRR_BS5 FMC_PATT_ATTWAIT2_7 (0x80U << FMC_PATT_ATTWAIT2_Pos) RTC_TSDR_DU_Msk (0xFU << RTC_TSDR_DU_Pos) FMC_PMEM_MEMHOLD2_4 (0x10U << FMC_PMEM_MEMHOLD2_Pos) CAN_F12R1_FB28 CAN_F12R1_FB28_Msk __HAL_RCC_BKPSRAM_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN); UNUSED(tmpreg); } while(0U) TIM_DIER_TIE_Msk (0x1U << TIM_DIER_TIE_Pos) DMA_HIFCR_CFEIF4_Pos (0U) FMPI2C_TIMINGR_SDADEL_Pos (16U) TIM1_UP_TIM10_IRQn TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk __GPIOA_CLK_SLEEP_DISABLE __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE RCC_AHB1LPENR_DMA2LPEN_Msk (0x1U << RCC_AHB1LPENR_DMA2LPEN_Pos) EXTI_PR_PR13_Msk (0x1U << EXTI_PR_PR13_Pos) APB1ENR EXTI_IMR_MR14_Msk (0x1U << EXTI_IMR_MR14_Pos) FMC_SDSR_MODES1 FMC_SDSR_MODES1_Msk __VFP_FP__ 1 EXTI_EMR_MR3 EXTI_EMR_MR3_Msk ADC_EXTERNALTRIGCONV_T2_TRGO ((uint32_t)(ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1)) FMC_PMEM_MEMWAIT2_7 (0x80U << FMC_PMEM_MEMWAIT2_Pos) CAN_F2R1_FB26_Pos (26U) DCMI_ESUR_LSU DCMI_ESUR_LSU_Msk CAN_F7R2_FB31 CAN_F7R2_FB31_Msk CAN_F3R1_FB17 CAN_F3R1_FB17_Msk RCC_APB1LPENR_I2C3LPEN_Msk (0x1U << RCC_APB1LPENR_I2C3LPEN_Pos) GPIO_IDR_ID4 GPIO_IDR_ID4_Msk __HAL_DBGMCU_UNFREEZE_TIM12() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM12_STOP)) I2C_TRISE_TRISE_Msk (0x3FU << I2C_TRISE_TRISE_Pos) __SIG_ATOMIC_TYPE__ int CAN_F11R2_FB13_Pos (13U) __USART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET HAL_DATA_EEPROMEx_Lock HAL_FLASHEx_DATAEEPROM_Lock DMA_FLAG_DMEIF2_6 0x00040000U __ARM_FEATURE_SIMD32 1 __weak_reference(sym,alias) __asm__(".weak " #alias); __asm__(".equ " #alias ", " #sym) SPDIFRX_CR_RXSTEO_Msk (0x1U << SPDIFRX_CR_RXSTEO_Pos) CAN_F10R1_FB13_Msk (0x1U << CAN_F10R1_FB13_Pos) __HAL_RCC_TIM7_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM7LPEN)) UINT_LEAST8_MAX (__UINT_LEAST8_MAX__) DAC_CR_TSEL1_2 (0x4U << DAC_CR_TSEL1_Pos) GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk USB_OTG_DIEPINT_TXFIFOUDRN USB_OTG_DIEPINT_TXFIFOUDRN_Msk GPIO_PUPDR_PUPD11_Msk (0x3U << GPIO_PUPDR_PUPD11_Pos) FLASH_LATENCY_2 FLASH_ACR_LATENCY_2WS SPI_SR_FRE_Msk (0x1U << SPI_SR_FRE_Pos) __HAL_RCC_GPIOH_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOHEN)) != RESET) FMC_SDTR1_TWR_Msk (0xFU << FMC_SDTR1_TWR_Pos) CAN_F2R2_FB20_Msk (0x1U << CAN_F2R2_FB20_Pos) CAN_IER_TMEIE_Msk (0x1U << CAN_IER_TMEIE_Pos) __HAL_RTC_EXTI_ENABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_ENABLE_IT() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT())) __SRW 0x0010 __HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED GPIO_OSPEEDR_OSPEED6_Msk (0x3U << GPIO_OSPEEDR_OSPEED6_Pos) SPI_I2SCFGR_I2SE SPI_I2SCFGR_I2SE_Msk CAN_F9R1_FB7_Msk (0x1U << CAN_F9R1_FB7_Pos) _reent USB_FS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE RCC_SSCGR_SSCGEN RCC_SSCGR_SSCGEN_Msk CAN_F9R1_FB15 CAN_F9R1_FB15_Msk RCC_CFGR_SW_0 (0x1U << RCC_CFGR_SW_Pos) CAN_FM1R_FBM26_Pos (26U) TIM_CCMR1_OC2FE_Msk (0x1U << TIM_CCMR1_OC2FE_Pos) IS_ADC_INJECTED_RANK(RANK) (((RANK) >= 1U) && ((RANK) <= 4U)) CAN_F2R1_FB10 CAN_F2R1_FB10_Msk CAN_F11R1_FB23 CAN_F11R1_FB23_Msk GPIOA ((GPIO_TypeDef *) GPIOA_BASE) I2C2 ((I2C_TypeDef *) I2C2_BASE) __FLT_DECIMAL_DIG__ 9 FMC_BWTR3_DATAST FMC_BWTR3_DATAST_Msk GPIO_IDR_ID5_Pos (5U) __HAL_RCC_APB2_RELEASE_RESET() (RCC->APB2RSTR = 0x00U) FMC_BTR1_ADDSET FMC_BTR1_ADDSET_Msk USB_OTG_DOEPCTL_SNAK_Pos (27U) I2C_CR1_PE_Msk (0x1U << I2C_CR1_PE_Pos) __STDC_UTF_16__ 1 CAN_F5R2_FB17 CAN_F5R2_FB17_Msk FMC_PATT_ATTHIZ2 FMC_PATT_ATTHIZ2_Msk DMA_PRIORITY_LOW 0x00000000U FMPI2C_CR1_ANFOFF FMPI2C_CR1_ANFOFF_Msk UART_WAKEUPMETHODE_ADDRESSMARK UART_WAKEUPMETHOD_ADDRESSMARK _freelist GPIO_AFRL_AFSEL2_3 (0x8U << GPIO_AFRL_AFSEL2_Pos) FLASH_OPTCR_nRST_STOP_Pos (6U) CAN_F13R2_FB23_Pos (23U) __HAL_DBGMCU_UNFREEZE_TIM9() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM9_STOP)) SDIO_ICR_CMDRENDC_Msk (0x1U << SDIO_ICR_CMDRENDC_Pos) __AHB2_FORCE_RESET __HAL_RCC_AHB2_FORCE_RESET __CAN1_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET CAN_F11R1_FB12_Pos (12U) USB_OTG_GINTMSK_NPTXFEM_Pos (5U) __HAL_ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_SET __UINT_LEAST16_TYPE__ short unsigned int __GPIOH_IS_CLK_DISABLED __HAL_RCC_GPIOH_IS_CLK_DISABLED SAI_xSR_MUTEDET_Msk (0x1U << SAI_xSR_MUTEDET_Pos) WWDG_SR_EWIF_Msk (0x1U << WWDG_SR_EWIF_Pos) FMC_BTR4_CLKDIV_Pos (20U) TIM_DMABURSTLENGTH_9TRANSFERS 0x00000800U HAL_FLASH_ERROR_PGA 0x00000008U CAN_F5R1_FB9_Pos (9U) SYSCFG_EXTICR2_EXTI4_PI 0x0008U CAN_FA1R_FACT CAN_FA1R_FACT_Msk _REENT_WCSRTOMBS_STATE(ptr) ((ptr)->_new._reent._wcsrtombs_state) GPIO_AF1_TIM1 ((uint8_t)0x01) TIM_CLOCKPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING RTC_CR_SUB1H_Pos (17U) TPI_BASE (0xE0040000UL) CAN_F10R2_FB1 CAN_F10R2_FB1_Msk CAN_F4R1_FB4 CAN_F4R1_FB4_Msk TIM_DCR_DBL_1 (0x02U << TIM_DCR_DBL_Pos) __STM32F446xx_H  HAL_SYSCFG_FASTMODEPLUS_I2C_PB8 I2C_FASTMODEPLUS_PB8 CAN_F3R2_FB4 CAN_F3R2_FB4_Msk FD_ZERO(p) (__extension__ (void)({ size_t __i; char *__tmp = (char *)p; for (__i = 0; __i < sizeof (*(p)); ++__i) *__tmp++ = 0; })) CAN_F0R2_FB16_Msk (0x1U << CAN_F0R2_FB16_Pos) GPIOF ((GPIO_TypeDef *) GPIOF_BASE) SDIO_DCTRL_DBLOCKSIZE_0 (0x1U << SDIO_DCTRL_DBLOCKSIZE_Pos) CAN_F8R1_FB4_Msk (0x1U << CAN_F8R1_FB4_Pos) USB_OTG_DIEPINT_ITTXFE_Msk (0x1U << USB_OTG_DIEPINT_ITTXFE_Pos) SAI_xFRCR_FSOFF_Msk (0x1U << SAI_xFRCR_FSOFF_Pos) RCC_APB1RSTR_TIM7RST RCC_APB1RSTR_TIM7RST_Msk __HAL_I2C_10BIT_HEADER_READ I2C_10BIT_HEADER_READ SAI_xCR2_CPL SAI_xCR2_CPL_Msk ADC_SMPR2_SMP2_1 (0x2U << ADC_SMPR2_SMP2_Pos) BRE_BitNumber BRE_BIT_NUMBER PWR_CSR_ODRDY PWR_CSR_ODRDY_Msk CAN_F13R1_FB31_Msk (0x1U << CAN_F13R1_FB31_Pos) __SPI5_RELEASE_RESET __HAL_RCC_SPI5_RELEASE_RESET CEC_IER_BREIE_Msk (0x1U << CEC_IER_BREIE_Pos) CAN_BTR_TS2 CAN_BTR_TS2_Msk PCCARD_ONGOING HAL_PCCARD_STATUS_ONGOING RCC_PLLCFGR_PLLSRC_HSE RCC_PLLCFGR_PLLSRC_HSE_Msk TIM_DIER_TIE_Pos (6U) CAN_F4R2_FB23_Msk (0x1U << CAN_F4R2_FB23_Pos) SYSCFG_EXTICR4_EXTI15_PJ 0x9000U CAN_F12R2_FB1_Pos (1U) CAN_BS2_6TQ ((uint32_t)(CAN_BTR_TS2_2 | CAN_BTR_TS2_0)) __HAL_TIM_DIRECTION_STATUS __HAL_TIM_IS_TIM_COUNTING_DOWN SPI_CR2_RXDMAEN_Pos (0U) ADC_SQR1_L_3 (0x8U << ADC_SQR1_L_Pos) RCC_SSCGR_SPREADSEL_Msk (0x1U << RCC_SSCGR_SPREADSEL_Pos) GPIO_MODER_MODER12_0 (0x1U << GPIO_MODER_MODER12_Pos) __ETHMAC_CLK_SLEEP_DISABLE __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE GPIO_MODER_MODE3_1 (0x2U << GPIO_MODER_MODE3_Pos) TIM_SR_CC3IF TIM_SR_CC3IF_Msk ADC_SMPR1_SMP11_2 (0x4U << ADC_SMPR1_SMP11_Pos) GPIO_BRR_BR6_Msk (0x1U << GPIO_BRR_BR6_Pos) GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk RCC_APB2ENR_TIM11EN_Msk (0x1U << RCC_APB2ENR_TIM11EN_Pos) TIM_DMABase_CNT TIM_DMABASE_CNT FMC_BCR2_CBURSTRW FMC_BCR2_CBURSTRW_Msk USART_CR1_SBK USART_CR1_SBK_Msk CAN_F2R2_FB6 CAN_F2R2_FB6_Msk DMA_HISR_TCIF7_Pos (27U) PWR_CR_VOS_0 0x00004000U GPIO_IDR_IDR_6 GPIO_IDR_ID6 CAN_F13R2_FB14_Msk (0x1U << CAN_F13R2_FB14_Pos) SD_OCR_CID_CSD_OVERWRIETE SD_OCR_CID_CSD_OVERWRITE ADC_TEMPSENSOR_DELAY_US 10U RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk ADC_SQR1_SQ13 ADC_SQR1_SQ13_Msk ___int_size_t_h  __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_OTGFSRST)) __SPI4_CLK_ENABLE __HAL_RCC_SPI4_CLK_ENABLE SYSCFG_EXTICR4_EXTI15_Msk (0xFU << SYSCFG_EXTICR4_EXTI15_Pos) TIM_CLOCKPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED __SORD 0x2000 CAN_F3R2_FB16_Pos (16U) ETH_MAC_MII_TRANSMIT_ACTIVE 0x00010000U DCMI_ESUR_LEU_Msk (0xFFU << DCMI_ESUR_LEU_Pos) EXTI_FTSR_TR1_Pos (1U) DMA_SxCR_DIR_Msk (0x3U << DMA_SxCR_DIR_Pos) CAN_F7R1_FB1_Msk (0x1U << CAN_F7R1_FB1_Pos) __HAL_DBGMCU_UNFREEZE_TIM1() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM1_STOP)) IS_TIM_IC_SELECTION(SELECTION) (((SELECTION) == TIM_ICSELECTION_DIRECTTI) || ((SELECTION) == TIM_ICSELECTION_INDIRECTTI) || ((SELECTION) == TIM_ICSELECTION_TRC)) __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : __HAL_COMP_COMP2_EXTI_ENABLE_IT()) EXTI_FTSR_TR20_Pos (20U) RTC_WUTR_WUT_Pos (0U) RCC_PLLCFGR_PLLM_5 (0x20U << RCC_PLLCFGR_PLLM_Pos) CEC_ISR_SBPE CEC_ISR_SBPE_Msk GPIO_AFRH_AFSEL10_Msk (0xFU << GPIO_AFRH_AFSEL10_Pos) RTC_TR_MNT_Pos (12U) CAN_F8R1_FB29_Msk (0x1U << CAN_F8R1_FB29_Pos) __HAL_ADC_CALFACT_DIFF_SET ADC_CALFACT_DIFF_SET GPIO_BRR_BR2_Msk (0x1U << GPIO_BRR_BR2_Pos) CAN_F3R1_FB7_Msk (0x1U << CAN_F3R1_FB7_Pos) IWDG_SR_RVU_Msk (0x1U << IWDG_SR_RVU_Pos) RTC_TR_MNT_1 (0x2U << RTC_TR_MNT_Pos) EXTI_RTSR_TR18 EXTI_RTSR_TR18_Msk CAN_F8R1_FB28 CAN_F8R1_FB28_Msk __CRC_CLK_DISABLE __HAL_RCC_CRC_CLK_DISABLE DBGMCU_CR_DBG_STANDBY_Pos (2U) __PWR_RELEASE_RESET __HAL_RCC_PWR_RELEASE_RESET CAN_F1R1_FB23 CAN_F1R1_FB23_Msk CAN_FLAG_ALST1 (0x0000050AU) RCC_AHB1LPENR_DMA2LPEN RCC_AHB1LPENR_DMA2LPEN_Msk SYSCFG_EXTICR3_EXTI9_PA 0x0000U SPI_CR1_RXONLY_Msk (0x1U << SPI_CR1_RXONLY_Pos) CAN_TDH0R_DATA7 CAN_TDH0R_DATA7_Msk __SAI2_RELEASE_RESET __HAL_RCC_SAI2_RELEASE_RESET __CORE_CM4_H_GENERIC  UART_ONE_BIT_SAMPLE_ENABLED UART_ONE_BIT_SAMPLE_ENABLE __HAL_UNFREEZE_TIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM1 __HAL_RCC_RNG_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_RNGEN)) RCC_DCKCFGR_PLLI2SDIVQ_1 (0x02U << RCC_DCKCFGR_PLLI2SDIVQ_Pos) TIM_IT_CC2 (TIM_DIER_CC2IE) __HAL_PVD_EXTI_GET_FLAG(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_GET_FLAG() CAN_F6R1_FB11_Pos (11U) EXTI_FTSR_TR14_Pos (14U) __USART1_CLK_ENABLE __HAL_RCC_USART1_CLK_ENABLE __DMA1_CLK_DISABLE __HAL_RCC_DMA1_CLK_DISABLE CAN_F5R2_FB26_Pos (26U) CAN_F5R2_FB13_Pos (13U) __HAL_RCC_LSI_DISABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = DISABLE) RTC_CR_COSEL RTC_CR_COSEL_Msk USB_OTG_HCCHAR_DAD_3 (0x08U << USB_OTG_HCCHAR_DAD_Pos) IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC) __FLT_MAX_EXP__ 128 IS_NVIC_DEVICE_IRQ(IRQ) ((IRQ) >= (IRQn_Type)0x00U) OPTCR_BYTE1_ADDRESS 0x40023C15U GPIO_BSRR_BS8_Msk (0x1U << GPIO_BSRR_BS8_Pos) ADC_JSQR_JSQ1_Msk (0x1FU << ADC_JSQR_JSQ1_Pos) FMC_BCR2_MUXEN FMC_BCR2_MUXEN_Msk CAN_F2R1_FB11_Msk (0x1U << CAN_F2R1_FB11_Pos) __tm_mday I2C_CR1_ENGC I2C_CR1_ENGC_Msk RCC_AHB1RSTR_GPIOARST_Pos (0U) TIM_EventSource_CC1 TIM_EVENTSOURCE_CC1 CAN_FLAG_SLAK (0x00000101U) RCC_SSCGR_MODPER_Msk (0x1FFFU << RCC_SSCGR_MODPER_Pos) ADC_CR2_EXTEN_0 (0x1U << ADC_CR2_EXTEN_Pos) RTC_DR_MU_2 (0x4U << RTC_DR_MU_Pos) __SDADC2_IS_CLK_DISABLED __HAL_RCC_SDADC2_IS_CLK_DISABLED CAN_F13R1_FB1_Msk (0x1U << CAN_F13R1_FB1_Pos) CAN_FS1R_FSC22_Pos (22U) __FLITF_CLK_SLEEP_ENABLE __HAL_RCC_FLITF_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) != RESET) _errno __TIM8_FORCE_RESET __HAL_RCC_TIM8_FORCE_RESET CAN_F2R1_FB4_Msk (0x1U << CAN_F2R1_FB4_Pos) __DAC2_IS_CLK_DISABLED __HAL_RCC_DAC2_IS_CLK_DISABLED GPIO_AFRL_AFSEL2_Pos (8U) SDIO_ICR_CMDRENDC_Pos (6U) __ptrvalue  GPIO_AFRH_AFSEL15_0 (0x1U << GPIO_AFRH_AFSEL15_Pos) QUADSPI_SR_BUSY_Pos (5U) QUADSPI_CR_TEIE_Msk (0x1U << QUADSPI_CR_TEIE_Pos) FMPI2C_ISR_STOPF_Msk (0x1U << FMPI2C_ISR_STOPF_Pos) CAN_F12R2_FB29_Msk (0x1U << CAN_F12R2_FB29_Pos) DMA_MEMORY_TO_PERIPH ((uint32_t)DMA_SxCR_DIR_0) CAN_F5R2_FB13_Msk (0x1U << CAN_F5R2_FB13_Pos) SPI_RXCRCR_RXCRC_Msk (0xFFFFU << SPI_RXCRCR_RXCRC_Pos) CAN_F8R1_FB21_Pos (21U) FMC_PCR_PTYP FMC_PCR_PTYP_Msk FMC_SDTR2_TRC FMC_SDTR2_TRC_Msk IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == USART6)) IS_OB_WDG_SOURCE IS_OB_IWDG_SOURCE CAN_F1R1_FB9_Pos (9U) RCC_CFGR_MCO1_Pos (21U) SAI_xFRCR_FSOFF SAI_xFRCR_FSOFF_Msk GPIO_MODER_MODE14_1 (0x2U << GPIO_MODER_MODE14_Pos) USB_OTG_DCTL_CGINAK_Msk (0x1U << USB_OTG_DCTL_CGINAK_Pos) DMA_LISR_FEIF1 DMA_LISR_FEIF1_Msk __AES_CLK_ENABLE __HAL_RCC_AES_CLK_ENABLE SAI_xIMR_FREQIE_Pos (3U) WWDG_CFR_WDGTB_0 (0x1U << WWDG_CFR_WDGTB_Pos) __I2C3_IS_CLK_DISABLED __HAL_RCC_I2C3_IS_CLK_DISABLED DMA_SxNDT_2 (0x0004U << DMA_SxNDT_Pos) GPIO_ODR_OD5_Pos (5U) RCC_RTCCLKSOURCE_HSE_DIV22 0x00160300U DCMI_CR_PCKPOL_Pos (5U) CAN_FA1R_FACT15 CAN_FA1R_FACT15_Msk DMA_LISR_FEIF2_Pos (16U) HAL_RCC_CCSCallback HAL_RCC_CSSCallback CAN_F0R2_FB29_Pos (29U) CAN_F5R2_FB4_Pos (4U) CEC_ISR_ARBLST_Pos (7U) RCC_PLL_ON ((uint8_t)0x02) RCC_APB1ENR_TIM7EN RCC_APB1ENR_TIM7EN_Msk __LPUART1_FORCE_RESET __HAL_RCC_LPUART1_FORCE_RESET MPU_ACCESS_BUFFERABLE ((uint8_t)0x01) DMA_HIFCR_CTEIF5_Msk (0x1U << DMA_HIFCR_CTEIF5_Pos) __HAL_TIM_ENABLE_DMA(__HANDLE__,__DMA__) ((__HANDLE__)->Instance->DIER |= (__DMA__)) FMC_BWTR4_ADDSET_Pos (0U) GPIO_ODR_OD4 GPIO_ODR_OD4_Msk DAC_CR_TSEL2_0 (0x1U << DAC_CR_TSEL2_Pos) ADC_CCR_DMA_0 (0x1U << ADC_CCR_DMA_Pos) I2C_CR1_PEC I2C_CR1_PEC_Msk __ETHMACTX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE CAN_F4R1_FB8_Pos (8U) UART_DIVMANT_SAMPLING16(_PCLK_,_BAUD_) (UART_DIV_SAMPLING16((_PCLK_), (_BAUD_))/100U) DMA_HIFCR_CTEIF6 DMA_HIFCR_CTEIF6_Msk CAN_F1R1_FB1_Msk (0x1U << CAN_F1R1_FB1_Pos) PWR_FLAG_ODRDY PWR_CSR_ODRDY CAN_F2R2_FB18_Msk (0x1U << CAN_F2R2_FB18_Pos) CAN1 ((CAN_TypeDef *) CAN1_BASE) GPIO_LCKR_LCK5_Pos (5U) CAN_F9R1_FB19_Msk (0x1U << CAN_F9R1_FB19_Pos) SPDIFRX_DR0_PE_Msk (0x1U << SPDIFRX_DR0_PE_Pos) ADC_SMPR2_SMP0_2 (0x4U << ADC_SMPR2_SMP0_Pos) SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) FMC_SDCR1_SDCLK FMC_SDCR1_SDCLK_Msk CAN_F10R2_FB3_Msk (0x1U << CAN_F10R2_FB3_Pos) RCC_APB1LPENR_TIM2LPEN RCC_APB1LPENR_TIM2LPEN_Msk WWDG_CR_T5 WWDG_CR_T_5 RTC_BKP12R_Msk (0xFFFFFFFFU << RTC_BKP12R_Pos) _on_exit_args RCC_OSCILLATORTYPE_LSE 0x00000004U __HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__)) HAL_LockTypeDef ADC_JSQR_JSQ1_2 (0x04U << ADC_JSQR_JSQ1_Pos) EXTI_PR_PR14 EXTI_PR_PR14_Msk USART_CR3_NACK_Pos (4U) GPIO_OTYPER_OT8_Pos (8U) USB_OTG_HCTSIZ_PKTCNT_Msk (0x3FFU << USB_OTG_HCTSIZ_PKTCNT_Pos) __THUMBEL__ 1 CAN_F10R2_FB23_Pos (23U) PRIuLEAST8 __PRI8LEAST(u) SPI_SR_TXE_Pos (1U) USB_OTG_FS_HOST_MAX_CHANNEL_NBR 8U USB_OTG_GLPMCFG_LPMCHIDX_Msk (0xFU << USB_OTG_GLPMCFG_LPMCHIDX_Pos) FMC_BWTR4_ADDHLD_Msk (0xFU << FMC_BWTR4_ADDHLD_Pos) LPTIM_TRIGSAMPLETIME_2TRANSISTIONS LPTIM_TRIGSAMPLETIME_2TRANSITIONS USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos (28U) FMC_BTR1_ADDSET_1 (0x2U << FMC_BTR1_ADDSET_Pos) RTC_WKUP_IRQn TIM_DMABURSTLENGTH_11TRANSFERS 0x00000A00U FMPI2C_CR2_PECBYTE FMPI2C_CR2_PECBYTE_Msk USART_CR1_OVER8_Msk (0x1U << USART_CR1_OVER8_Pos) unsigned __CCMDATARAMEN_CLK_DISABLE __HAL_RCC_CCMDATARAMEN_CLK_DISABLE CAN_F4R2_FB30_Msk (0x1U << CAN_F4R2_FB30_Pos) IS_UART_ADDRESS(ADDRESS) ((ADDRESS) <= 0x0FU) CAN_TDL1R_DATA0_Msk (0xFFU << CAN_TDL1R_DATA0_Pos) CAN_F5R2_FB24 CAN_F5R2_FB24_Msk DCMI_CR_PCKPOL_Msk (0x1U << DCMI_CR_PCKPOL_Pos) USB_OTG_HPRT_POCCHNG USB_OTG_HPRT_POCCHNG_Msk GPIO_LCKR_LCK7_Msk (0x1U << GPIO_LCKR_LCK7_Pos) DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos (24U) GPIO_AFRL_AFRL2 GPIO_AFRL_AFSEL2 GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk __DCMI_CLK_DISABLE __HAL_RCC_DCMI_CLK_DISABLE CAN_FA1R_FACT23 CAN_FA1R_FACT23_Msk GPIO_MODER_MODE8_1 (0x2U << GPIO_MODER_MODE8_Pos) DCMI_MIS_VSYNC_MIS DCMI_MIS_VSYNC_MIS_Msk CAN_F10R2_FB17_Pos (17U) TIM_SR_UIF_Pos (0U) SPDIFRX_IFCR_PERRCF_Pos (2U) ADC_JSQR_JSQ1_0 (0x01U << ADC_JSQR_JSQ1_Pos) SAI_xSLOTR_NBSLOT_Msk (0xFU << SAI_xSLOTR_NBSLOT_Pos) I2C_SR1_SMBALERT I2C_SR1_SMBALERT_Msk CAN_F12R2_FB19 CAN_F12R2_FB19_Msk CAN_F5R1_FB3_Msk (0x1U << CAN_F5R1_FB3_Pos) CAN_FM1R_FBM27_Msk (0x1U << CAN_FM1R_FBM27_Pos) FPU_MVFR1_FtZ_mode_Pos 0U __USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE GPIOF_BASE (AHB1PERIPH_BASE + 0x1400U) CAN_F9R1_FB27 CAN_F9R1_FB27_Msk DMA_LISR_TCIF0_Pos (5U) WWDG_CFR_W_4 (0x10U << WWDG_CFR_W_Pos) RTC_TSTR_HT_1 (0x2U << RTC_TSTR_HT_Pos) ADC_SQR2_SQ11_Msk (0x1FU << ADC_SQR2_SQ11_Pos) __need___va_list USB_OTG_DIEPINT_INEPNE USB_OTG_DIEPINT_INEPNE_Msk DMA_LISR_FEIF3_Msk (0x1U << DMA_LISR_FEIF3_Pos) SDIO_STA_DTIMEOUT_Pos (3U) RCC_AHB2RSTR_DCMIRST RCC_AHB2RSTR_DCMIRST_Msk GPIO_SPEED_LOW GPIO_SPEED_FREQ_LOW USB_OTG_GRSTCTL_TXFFLSH USB_OTG_GRSTCTL_TXFFLSH_Msk CEC_ISR_RXEND_Msk (0x1U << CEC_ISR_RXEND_Pos) TIM_CCMR1_OC1CE_Msk (0x1U << TIM_CCMR1_OC1CE_Pos) DMA_SxCR_DBM_Pos (18U) DMA_HISR_FEIF6_Msk (0x1U << DMA_HISR_FEIF6_Pos) UART_DIV_SAMPLING8(_PCLK_,_BAUD_) (((_PCLK_)*25U)/(2U*(_BAUD_))) DMA_FLAG_DMEIF0_4 0x00000004U __offsetof(type,field) offsetof(type, field) ADC_TWOSAMPLINGDELAY_8CYCLES ((uint32_t)(ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0)) SAI_xCR2_COMP_1 (0x2U << SAI_xCR2_COMP_Pos) USB_OTG_GINTMSK_OTGINT USB_OTG_GINTMSK_OTGINT_Msk ADC_SQR2_SQ7_4 (0x10U << ADC_SQR2_SQ7_Pos) USB_OTG_HCCHAR_CHENA USB_OTG_HCCHAR_CHENA_Msk USART_CR2_LBCL USART_CR2_LBCL_Msk SAI_xCR1_SAIEN_Msk (0x1U << SAI_xCR1_SAIEN_Pos) _mbsrtowcs_state USB_OTG_DTHRCTL_TXTHRLEN_2 (0x004U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) CAN_F9R2_FB11_Pos (11U) RTC_CR_ALRAIE_Pos (12U) __USB_OTG_HS_ULPI_CLK_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE RTC_ALRMASSR_SS_Pos (0U) CR_PMODE_BB CR_VOS_BB MSION_BITNUMBER RCC_MSION_BIT_NUMBER QUADSPI_CCR_SIOO_Pos (28U) GPIO_MODER_MODER1_1 (0x2U << GPIO_MODER_MODER1_Pos) CAN_F7R2_FB10 CAN_F7R2_FB10_Msk TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk UART_FLAG_LBD ((uint32_t)USART_SR_LBD) MPU_REGION_PRIV_RW_URO ((uint8_t)0x02) CAN_F1R2_FB15 CAN_F1R2_FB15_Msk TIM_CLOCKPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk SAI_xSLOTR_SLOTSZ_Pos (6U) CAN_F12R2_FB27_Pos (27U) __HAL_RCC_DMA1_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA1EN)) CAN_FM1R_FBM2_Pos (2U) PWR_CR_ADCDC1_Pos (13U) PCROPSTATE_DISABLE OB_PCROP_STATE_DISABLE _rand_next GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk CAN_FFA1R_FFA4_Pos (4U) SYSCFG_FLAG_VREF_READY SYSCFG_FLAG_VREFINT_READY __GNUCLIKE___OFFSETOF 1 RTC_ALRMAR_MSK3_Pos (23U) FMC_BCR1_MUXEN_Msk (0x1U << FMC_BCR1_MUXEN_Pos) __attribute_pure__  PRIuFAST32 __PRI32FAST(u) DAC_CR_TSEL2 DAC_CR_TSEL2_Msk SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk IS_TIM_CC3_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) CAN_TSR_LOW0_Msk (0x1U << CAN_TSR_LOW0_Pos) GPIO_OSPEEDR_OSPEED4_1 (0x2U << GPIO_OSPEEDR_OSPEED4_Pos) OB_STOP_RST ((uint8_t)0x00) TIM_EGR_CC4G_Pos (4U) PWR_CR_UDEN_1 (0x2U << PWR_CR_UDEN_Pos) __int8_t_defined 1 __PWR_CLK_DISABLE __HAL_RCC_PWR_CLK_DISABLE __LPTIM2_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE RCC_AHB2LPENR_OTGFSLPEN_Msk (0x1U << RCC_AHB2LPENR_OTGFSLPEN_Pos) CAN_F5R1_FB18 CAN_F5R1_FB18_Msk USB_OTG_DIEPTXF_INEPTXSA USB_OTG_DIEPTXF_INEPTXSA_Msk USART_CR2_CLKEN USART_CR2_CLKEN_Msk clearerr(p) __sclearerr(p) TIM_CCMR2_IC4F_0 (0x1U << TIM_CCMR2_IC4F_Pos) __HAL_RCC_USB_OTG_HS_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN); UNUSED(tmpreg); } while(0U) EXTI_EMR_MR20_Pos (20U) ITM ((ITM_Type *) ITM_BASE ) TIM_OCMODE_TIMING 0x00000000U FMC_BWTR2_ACCMOD_Msk (0x3U << FMC_BWTR2_ACCMOD_Pos) USB_OTG_GAHBCFG_DMAEN_Msk (0x1U << USB_OTG_GAHBCFG_DMAEN_Pos) GPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk QUADSPI_CR_SMIE QUADSPI_CR_SMIE_Msk SDIO_CLKCR_HWFC_EN SDIO_CLKCR_HWFC_EN_Msk SAI_OUTPUTDRIVE_ENABLED SAI_OUTPUTDRIVE_ENABLE HAL_SMBUS_STATE_SLAVE_LISTEN HAL_SMBUS_STATE_LISTEN CAN_F3R1_FB11_Pos (11U) _NEWLIB_STDIO_H  CAN_BTR_TS1_Pos (16U) USARTNACK_ENABLED USART_NACK_ENABLE USB_OTG_DOEPTSIZ_STUPCNT_1 (0x2U << USB_OTG_DOEPTSIZ_STUPCNT_Pos) CAN_F12R1_FB25 CAN_F12R1_FB25_Msk USB_OTG_DIEPINT_BERR_Msk (0x1U << USB_OTG_DIEPINT_BERR_Pos) __Vendor_SysTickConfig 0U DMA_LIFCR_CTEIF2_Pos (19U) RTC_TAFCR_TAMPPRCH_Msk (0x3U << RTC_TAFCR_TAMPPRCH_Pos) GPIO_MODER_MODER6_Msk (0x3U << GPIO_MODER_MODER6_Pos) DMA_HIFCR_CTEIF7_Msk (0x1U << DMA_HIFCR_CTEIF7_Pos) FMPI2C_ISR_TIMEOUT_Msk (0x1U << FMPI2C_ISR_TIMEOUT_Pos) RCC_CFGR_HPRE_Pos (4U) CAN_F1R1_FB30 CAN_F1R1_FB30_Msk CAN_F0R1_FB23_Msk (0x1U << CAN_F0R1_FB23_Pos) CAN_RDH0R_DATA5_Msk (0xFFU << CAN_RDH0R_DATA5_Pos) RCC_APB1RSTR_SPI3RST_Msk (0x1U << RCC_APB1RSTR_SPI3RST_Pos) GPIOB_BASE (AHB1PERIPH_BASE + 0x0400U) __u_int_defined  __HAL_PVD_EXTI_CLEAR_FLAG(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_CLEAR_FLAG() FMPI2C_ISR_TXE FMPI2C_ISR_TXE_Msk RCC_RTCCLKSOURCE_HSE_DIV21 0x00150300U CAN_RI1R_IDE_Pos (2U) TIM_SR_CC4OF TIM_SR_CC4OF_Msk ADC_INJECTED_RANK_4 0x00000004U __HAL_TIM_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->DIER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) CAN_F9R1_FB22_Pos (22U) SCnSCB_ACTLR_DISMCYCINT_Pos 0U DMA_SxM0AR_M0A DMA_SxM0AR_M0A_Msk RTC_CALR_CALP_Pos (15U) __GPIOD_IS_CLK_DISABLED __HAL_RCC_GPIOD_IS_CLK_DISABLED SIZE_MAX (__SIZE_MAX__) __THROW  MPU_REGION_SIZE_8MB ((uint8_t)0x16) _new __BIGGEST_ALIGNMENT__ 8 SPI_I2SPR_I2SDIV_Msk (0xFFU << SPI_I2SPR_I2SDIV_Pos) GPIO_AF13_DCMI ((uint8_t)0x0D) INTMAX_MAX (__INTMAX_MAX__) USB_OTG_DCTL_TCTL_2 (0x4U << USB_OTG_DCTL_TCTL_Pos) __tm_year RCC_CFGR_PPRE1_DIV4 0x00001400U FPU_MVFR0_Short_vectors_Pos 24U SAI1_Block_B ((SAI_Block_TypeDef *)SAI1_Block_B_BASE) USB_OTG_DOEPCTL_CNAK USB_OTG_DOEPCTL_CNAK_Msk CAN_ESR_TEC CAN_ESR_TEC_Msk QUADSPI_CR_EN_Msk (0x1U << QUADSPI_CR_EN_Pos) FMPI2C_CR1_ALERTEN_Pos (22U) CEC_IER_SBPEIE_Pos (4U) CAN_F5R1_FB21_Pos (21U) FMC_BTR3_ADDSET_2 (0x4U << FMC_BTR3_ADDSET_Pos) RTC_ISR_WUTF_Msk (0x1U << RTC_ISR_WUTF_Pos) NbrOfConversion SDIO_ICR_SDIOITC SDIO_ICR_SDIOITC_Msk USB_OTG_HPTXFSIZ_PTXSA_Pos (0U) HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_Lock_VREFINT()) DMA_SxCR_PINC DMA_SxCR_PINC_Msk ADC_EXTERNALTRIGCONV_T4_CC4 ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_0)) FMC_BWTR2_DATAST_4 (0x10U << FMC_BWTR2_DATAST_Pos) GPIO_MODE_IT_RISING 0x10110000U GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk CAN_FM1R_FBM23_Msk (0x1U << CAN_FM1R_FBM23_Pos) LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS LPTIM_CLOCKSAMPLETIME_4TRANSITIONS DMA_SxNDT_14 (0x4000U << DMA_SxNDT_Pos) RTC_TAFCR_TAMP1INSEL RTC_TAFCR_TAMP1INSEL_Msk hdma CAN_TDL1R_DATA2_Msk (0xFFU << CAN_TDL1R_DATA2_Pos) DMA_FIFOMODE_DISABLE 0x00000000U GPIO_PIN_14 ((uint16_t)0x4000) AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000U) FMC_BWTR4_DATAST_0 (0x01U << FMC_BWTR4_DATAST_Pos) DMA_LIFCR_CTEIF0_Msk (0x1U << DMA_LIFCR_CTEIF0_Pos) CAN_F12R1_FB3 CAN_F12R1_FB3_Msk RCC_APB1ENR_CECEN_Msk (0x1U << RCC_APB1ENR_CECEN_Pos) CAN_F8R2_FB23_Msk (0x1U << CAN_F8R2_FB23_Pos) CEC_IER_TXENDIE_Msk (0x1U << CEC_IER_TXENDIE_Pos) ADC_CSR_OVR1_Msk (0x1U << ADC_CSR_OVR1_Pos) NVIC_PRIORITYGROUP_1 0x00000006U CAN_F10R2_FB2_Pos (2U) __TIM13_CLK_ENABLE __HAL_RCC_TIM13_CLK_ENABLE CAN_F6R2_FB23 CAN_F6R2_FB23_Msk RxXferCount I2C_OAR1_ADD8 I2C_OAR1_ADD8_Msk TSC_SYNC_POL_RISE_HIGH TSC_SYNC_POLARITY_RISING FLASH_SR_WRPERR_Msk (0x1U << FLASH_SR_WRPERR_Pos) CAN_F0R2_FB28 CAN_F0R2_FB28_Msk TIM_CCMR1_IC1PSC_Msk (0x3U << TIM_CCMR1_IC1PSC_Pos) CAN_F5R1_FB15_Pos (15U) TIM_DMABURSTLENGTH_17TRANSFERS 0x00001000U CAN_F6R2_FB6_Pos (6U) AES_CLEARFLAG_RDERR CRYP_CLEARFLAG_RDERR CAN_F6R1_FB7_Msk (0x1U << CAN_F6R1_FB7_Pos) __HAL_RCC_PWR_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_PWREN)) __HAL_RCC_I2C3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C3LPEN)) CAN_TSR_TME1 CAN_TSR_TME1_Msk DCMI_MIS_LINE_MIS_Pos (4U) ADC_TWOSAMPLINGDELAY_10CYCLES ((uint32_t)(ADC_CCR_DELAY_2 | ADC_CCR_DELAY_0)) RCC_APB1LPENR_UART4LPEN_Msk (0x1U << RCC_APB1LPENR_UART4LPEN_Pos) __HRTIM1_RELEASE_RESET __HAL_RCC_HRTIM1_RELEASE_RESET CAN_FA1R_FACT26_Pos (26U) DMA_HISR_DMEIF7_Pos (24U) DCMI_RIS_VSYNC_RIS_Msk (0x1U << DCMI_RIS_VSYNC_RIS_Pos) EXTI_SWIER_SWIER16_Msk (0x1U << EXTI_SWIER_SWIER16_Pos) ADC_EXTERNALTRIGCONV_T5_CC3 ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2)) GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk TIM14 ((TIM_TypeDef *) TIM14_BASE) ADC_CCR_TSVREFE ADC_CCR_TSVREFE_Msk __HAL_RCC_FMC_CLK_DISABLE() (RCC->AHB3ENR &= ~(RCC_AHB3ENR_FMCEN)) CF_IDENTIFY_CMD ATA_IDENTIFY_CMD UART_DIV_SAMPLING16(_PCLK_,_BAUD_) (((_PCLK_)*25U)/(4U*(_BAUD_))) __GPIOH_FORCE_RESET __HAL_RCC_GPIOH_FORCE_RESET FMC_BCR3_ASYNCWAIT_Pos (15U) FMC_Bank1E ((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE) CAN_F13R2_FB1_Pos (1U) FLASH_OPTCR_SPRMOD FLASH_OPTCR_SPRMOD_Msk CAN_FS1R_FSC12 CAN_FS1R_FSC12_Msk TIM_CCMR2_IC4F_Pos (12U) GPIO_BRR_BR3 GPIO_BRR_BR3_Msk __ETHMACPTP_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE RCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Msk USB_OTG_DSTS_ENUMSPD_Pos (1U) CAN_F5R2_FB28_Msk (0x1U << CAN_F5R2_FB28_Pos) CAN_F9R2_FB5_Pos (5U) CAN_TDL2R_DATA1_Pos (8U) USB_OTG_HCSPLT_PRTADDR_5 (0x20U << USB_OTG_HCSPLT_PRTADDR_Pos) RCC_CSR_LSION_BB (PERIPH_BB_BASE + (RCC_CSR_OFFSET * 32U) + (RCC_LSION_BIT_NUMBER * 4U)) TIM_CR1_CEN_Msk (0x1U << TIM_CR1_CEN_Pos) __HAL_RCC_TIM5_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM5RST)) __HAL_RCC_GPIOF_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) != RESET) __LPTIM1_CLK_ENABLE __HAL_RCC_LPTIM1_CLK_ENABLE CAN_FFA1R_FFA20_Pos (20U) EXTI_SWIER_SWIER11 EXTI_SWIER_SWIER11_Msk CAN_F7R1_FB25_Pos (25U) PLLI2S_TIMEOUT_VALUE 2U CAN_F9R2_FB19 CAN_F9R2_FB19_Msk CAN_TI0R_IDE CAN_TI0R_IDE_Msk __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE CAN_F1R1_FB13_Msk (0x1U << CAN_F1R1_FB13_Pos) USB_OTG_GINTSTS_IEPINT_Pos (18U) FMC_BWTR3_BUSTURN_Pos (16U) __HAL_SD_SDMMC_GET_IT __HAL_SD_SDIO_GET_IT GPIO_MODER_MODER6_Pos (12U) CAN_F2R2_FB14 CAN_F2R2_FB14_Msk I2C_CR1_ENPEC_Msk (0x1U << I2C_CR1_ENPEC_Pos) RCC_FMPI2C1CLKSOURCE_SYSCLK ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_0) RCC_BDCR_RTCSEL RCC_BDCR_RTCSEL_Msk ADC_EOC_SINGLE_SEQ_CONV 0x00000002U SDIO_ICR_DBCKENDC SDIO_ICR_DBCKENDC_Msk _UINTPTR_T_DECLARED  RCC_PLLSAICFGR_PLLSAIN_7 (0x080U << RCC_PLLSAICFGR_PLLSAIN_Pos) DMA_HIFCR_CFEIF4_Msk (0x1U << DMA_HIFCR_CFEIF4_Pos) RCC_CSR_SFTRSTF_Msk (0x1U << RCC_CSR_SFTRSTF_Pos) TIM_SR_COMIF TIM_SR_COMIF_Msk __TIM13_CLK_SLEEP_ENABLE __HAL_RCC_TIM13_CLK_SLEEP_ENABLE DMA1_Stream7_IRQn DBGMCU_IDCODE_DEV_ID_Msk (0xFFFU << DBGMCU_IDCODE_DEV_ID_Pos) RTC_CR_POL_Msk (0x1U << RTC_CR_POL_Pos) __SMARTCARD_DMA_REQUEST_ENABLE __HAL_SMARTCARD_DMA_REQUEST_ENABLE RCC_PERIPHCLK_TIM 0x00000010U __HAL_IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE TIM_CCMR2_IC3F_2 (0x4U << TIM_CCMR2_IC3F_Pos) TIM_SET_ICPRESCALERVALUE(__HANDLE__,__CHANNEL__,__ICPSC__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= (__ICPSC__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= ((__ICPSC__) << 8U)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= (__ICPSC__)) : ((__HANDLE__)->Instance->CCMR2 |= ((__ICPSC__) << 8U))) USB_OTG_DOEPMSK_OPEM USB_OTG_DOEPMSK_OPEM_Msk IS_SAI_ALL_INSTANCE(PERIPH) (((PERIPH) == SAI1_Block_A) || ((PERIPH) == SAI1_Block_B) || ((PERIPH) == SAI2_Block_A) || ((PERIPH) == SAI2_Block_B)) TIM_TRGO_UPDATE (TIM_CR2_MMS_1) SAI_xSLOTR_SLOTSZ_0 (0x1U << SAI_xSLOTR_SLOTSZ_Pos) CAN_F11R2_FB15_Msk (0x1U << CAN_F11R2_FB15_Pos) GPIO_AFRH_AFRH4_2 GPIO_AFRH_AFSEL12_2 SDIO_DCOUNT_DATACOUNT_Msk (0x1FFFFFFU << SDIO_DCOUNT_DATACOUNT_Pos) __USART3_CLK_SLEEP_DISABLE __HAL_RCC_USART3_CLK_SLEEP_DISABLE USB_OTG_DIEPINT_ITTXFE_Pos (4U) FLASH_CR_SNB_2 (0x04U << FLASH_CR_SNB_Pos) __HAL_PWR_PVD_EXTI_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT SPI_SR_UDR SPI_SR_UDR_Msk ADC_SMPR2_SMP9_2 (0x4U << ADC_SMPR2_SMP9_Pos) GPIO_MODER_MODER14_Pos (28U) CAN_F7R1_FB19_Pos (19U) CAN_TSR_TERR1_Pos (11U) CAN_F6R1_FB11_Msk (0x1U << CAN_F6R1_FB11_Pos) RCC_APB1LPENR_TIM5LPEN_Pos (3U) SYSCFG_FLAG_VREF_ADC ADC_FLAG_VREFINT CFGR EXTI_EMR_MR11_Pos (11U) RCC_PLLCFGR_PLLM RCC_PLLCFGR_PLLM_Msk GPIO_OSPEEDR_OSPEED15_Msk (0x3U << GPIO_OSPEEDR_OSPEED15_Pos) GPIO_MODER_MODE12_0 (0x1U << GPIO_MODER_MODE12_Pos) RCC_APB1ENR_I2C3EN RCC_APB1ENR_I2C3EN_Msk RTC_CR_ALRBE RTC_CR_ALRBE_Msk __HAL_RCC_SDMMC1_IS_CLK_ENABLED __HAL_RCC_SDIO_IS_CLK_ENABLED DMA_HISR_TCIF4_Pos (5U) TIM_DIER_COMIE TIM_DIER_COMIE_Msk GPIO_OTYPER_OT15_Pos (15U) I2C_CR1_SMBUS_Msk (0x1U << I2C_CR1_SMBUS_Pos) USART_CR2_STOP_1 (0x2U << USART_CR2_STOP_Pos) RCC_APB1RSTR_USART3RST_Pos (18U) CAN_F6R2_FB11_Pos (11U) CAN_F11R1_FB15 CAN_F11R1_FB15_Msk DAC_DHR12L2_DACC2DHR_Pos (4U) _nmalloc TPI_DEVID_PTINVALID_Pos 9U DCMI_ESUR_LEU DCMI_ESUR_LEU_Msk EXTI_IMR_IM16 EXTI_IMR_MR16 CAN_F10R1_FB12_Pos (12U) SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) SDIO_CLKCR_WIDBUS SDIO_CLKCR_WIDBUS_Msk CAN_F9R2_FB13_Msk (0x1U << CAN_F9R2_FB13_Pos) FLASH_SECTOR_0 0U __HAL_RCC_TIM4_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM4RST)) CRC_DR_DR_Pos (0U) AES_IT_ERR CRYP_IT_ERR CAN_F3R2_FB7_Msk (0x1U << CAN_F3R2_FB7_Pos) __ARRAY_ADDRESS ARRAY_ADDRESS CF_STATUS_CMD_ALTERNATE ATA_STATUS_CMD_ALTERNATE FLASH_OPTCR_OPTSTRT_Msk (0x1U << FLASH_OPTCR_OPTSTRT_Pos) RCC_LSI_OFF ((uint8_t)0x00) ADC_CLOCK_SYNC_PCLK_DIV2 0x00000000U __HAL_ADC_CR2_CONTINUOUS ADC_CR2_CONTINUOUS __OPAMP_CLK_ENABLE __HAL_RCC_OPAMP_CLK_ENABLE SDIO ((SDIO_TypeDef *) SDIO_BASE) GPIO_BRR_BR12_Pos (12U) RCC_PLLCFGR_PLLP_1 (0x2U << RCC_PLLCFGR_PLLP_Pos) CAN_F9R1_FB29_Pos (29U) CAN_F3R1_FB16_Msk (0x1U << CAN_F3R1_FB16_Pos) PWR_CR_PMODE PWR_CR_VOS __HAL_FLASH_DATA_CACHE_RESET() do {FLASH->ACR |= FLASH_ACR_DCRST; FLASH->ACR &= ~FLASH_ACR_DCRST; }while(0U) DMA_SxFCR_FTH_Msk (0x3U << DMA_SxFCR_FTH_Pos) DCMI_SR_VSYNC_Pos (1U) FMPI2C_ISR_BUSY_Pos (15U) CAN_FFA1R_FFA15_Msk (0x1U << CAN_FFA1R_FFA15_Pos) I2C_SR1_STOPF_Pos (4U) SPI_CR1_CPHA_Msk (0x1U << SPI_CR1_CPHA_Pos) CAN_F12R2_FB13 CAN_F12R2_FB13_Msk DMA_LISR_TCIF0_Msk (0x1U << DMA_LISR_TCIF0_Pos) GPIO_PUPDR_PUPDR8 GPIO_PUPDR_PUPD8 DAC1 ((DAC_TypeDef *) DAC_BASE) FPU_MVFR0_Square_root_Pos 20U ADC_JSQR_JSQ2_2 (0x04U << ADC_JSQR_JSQ2_Pos) __USB_OTG_FS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE HAL_DMA_ERROR_FE 0x00000002U CAN_F5R2_FB31 CAN_F5R2_FB31_Msk CAN_F11R2_FB22 CAN_F11R2_FB22_Msk DMA_LIFCR_CTEIF2_Msk (0x1U << DMA_LIFCR_CTEIF2_Pos) _PTRDIFF_T_  PHY_AUTONEGOTIATION ((uint16_t)0x1000U) DAC_CR_WAVE1_0 (0x1U << DAC_CR_WAVE1_Pos) RCC_PLLI2SCFGR_PLLI2SQ_3 (0x8U << RCC_PLLI2SCFGR_PLLI2SQ_Pos) EXTI_IMR_MR13 EXTI_IMR_MR13_Msk FMC_BWTR4_ADDSET_3 (0x8U << FMC_BWTR4_ADDSET_Pos) CAN_F2R1_FB9_Pos (9U) USB_OTG_GINTMSK_PXFRM_IISOOXFRM USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk (0x1U << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos) CAN_F12R1_FB22_Pos (22U) CAN_F6R2_FB18_Msk (0x1U << CAN_F6R2_FB18_Pos) SDIO_MASK_SDIOITIE_Msk (0x1U << SDIO_MASK_SDIOITIE_Pos) RCC_CFGR_SWS_PLLR 0x0000000CU USB_OTG_GNPTXSTS_NPTQXSAV_0 (0x01U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) CAN_F5R1_FB25 CAN_F5R1_FB25_Msk SAI_xFRCR_FRL_3 (0x08U << SAI_xFRCR_FRL_Pos) IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC123_COMMON) __HAL_RCC_CAN1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN1EN)) SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk FMPI2C_OAR1_OA1_Msk (0x3FFU << FMPI2C_OAR1_OA1_Pos) EXTI_PR_PR5_Pos (5U) __HAL_RCC_TIM4_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) == RESET) CAN_F13R2_FB8 CAN_F13R2_FB8_Msk FMPI2C_ICR_BERRCF_Msk (0x1U << FMPI2C_ICR_BERRCF_Pos) TIM_EGR_TG_Pos (6U) CAN_F2R2_FB4_Msk (0x1U << CAN_F2R2_FB4_Pos) SAI_xCR1_PRTCFG_Msk (0x3U << SAI_xCR1_PRTCFG_Pos) TIM_DIER_CC1IE_Pos (1U) __RNG_CLK_ENABLE __HAL_RCC_RNG_CLK_ENABLE CAN_MSR_SLAK_Msk (0x1U << CAN_MSR_SLAK_Pos) CAN_TDL1R_DATA0 CAN_TDL1R_DATA0_Msk DMA_LIFCR_CFEIF1 DMA_LIFCR_CFEIF1_Msk RCC_PLLI2SCFGR_PLLI2SM_5 (0x20U << RCC_PLLI2SCFGR_PLLI2SM_Pos) CAN_IER_SLKIE CAN_IER_SLKIE_Msk GPIO_ODR_ODR_15 GPIO_ODR_OD15 USB_OTG_GINTSTS_LPMINT_Msk (0x1U << USB_OTG_GINTSTS_LPMINT_Pos) CAN_F8R2_FB15_Pos (15U) USB_OTG_DCTL_GONSTS USB_OTG_DCTL_GONSTS_Msk __SMARTCARD_ENABLE_IT __HAL_SMARTCARD_ENABLE_IT TIM_BDTR_DTG TIM_BDTR_DTG_Msk IWDG_RLR_RL_Pos (0U) DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos (1U) CAN_TSR_ABRQ2_Msk (0x1U << CAN_TSR_ABRQ2_Pos) TIM_CR2_MMS_Pos (4U) CAN_F12R1_FB16_Pos (16U) DMA_HIFCR_CFEIF7_Pos (22U) SAI_xSR_OVRUDR_Pos (0U) CAN_FLAG_FOV0 (0x00000204U) __HAL_RCC_HSI_ENABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = ENABLE) FMC_BWTR4_DATAST_Pos (8U) EXTI_EMR_EM9 EXTI_EMR_MR9 DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk CAN_F10R1_FB17_Msk (0x1U << CAN_F10R1_FB17_Pos) __TIM5_CLK_SLEEP_DISABLE __HAL_RCC_TIM5_CLK_SLEEP_DISABLE RCC_PLLSAIP_DIV2 0x00000002U CAN_F4R2_FB30 CAN_F4R2_FB30_Msk CAN_F12R2_FB8_Msk (0x1U << CAN_F12R2_FB8_Pos) MPU_RASR_C_Pos 17U CAN_MSR_WKUI_Msk (0x1U << CAN_MSR_WKUI_Pos) HAL_PCD_DeActiveRemoteWakeup HAL_PCD_DeActivateRemoteWakeup PRIdLEAST8 __PRI8LEAST(d) RTC_DR_YT_Pos (20U) EXTI_IMR_MR3 EXTI_IMR_MR3_Msk __HAL_HRTIM_SetPeriod __HAL_HRTIM_SETPERIOD ADC_CSR_STRT3 ADC_CSR_STRT3_Msk EXTI_EMR_MR3_Pos (3U) ADC_DR_DATA_Pos (0U) VOLTAGE_RANGE_1 FLASH_VOLTAGE_RANGE_1 __GPIOI_CLK_SLEEP_ENABLE __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE CAN_F13R2_FB11 CAN_F13R2_FB11_Msk GPIO_BRR_BR14_Msk (0x1U << GPIO_BRR_BR14_Pos) CAN_F7R1_FB11 CAN_F7R1_FB11_Msk FMPI2C_CR1_TXDMAEN_Msk (0x1U << FMPI2C_CR1_TXDMAEN_Pos) CAN_F13R2_FB0 CAN_F13R2_FB0_Msk RCC_CFGR_HPRE_DIV128 0x000000D0U CAN_MSR_ERRI CAN_MSR_ERRI_Msk __HAL_RCC_FMC_IS_CLK_ENABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_FMCEN)) != RESET) RCC_APB1LPENR_PWRLPEN_Pos (28U) CAN_F8R1_FB31_Msk (0x1U << CAN_F8R1_FB31_Pos) TIM_CLOCKSOURCE_ITR3 (TIM_SMCR_TS_0 | TIM_SMCR_TS_1) ADC_CLEAR_ERRORCODE(__HANDLE__) ((__HANDLE__)->ErrorCode = HAL_ADC_ERROR_NONE) USB_OTG_HCCHAR_LSDEV_Msk (0x1U << USB_OTG_HCCHAR_LSDEV_Pos) DMA_HIFCR_CFEIF6_Msk (0x1U << DMA_HIFCR_CFEIF6_Pos) SAI_xFRCR_FRL_5 (0x20U << SAI_xFRCR_FRL_Pos) CAN_F1R2_FB1_Msk (0x1U << CAN_F1R2_FB1_Pos) SAI_xCR1_DS_Msk (0x7U << SAI_xCR1_DS_Pos) CAN_F13R1_FB2_Pos (2U) GPIO_BSRR_BS8_Pos (8U) SDIO_DCOUNT_DATACOUNT SDIO_DCOUNT_DATACOUNT_Msk USB_OTG_HCINT_NAK USB_OTG_HCINT_NAK_Msk USB_OTG_GLPMCFG_LPMRCNT_Pos (21U) SPDIFRX_CR_PTMSK_Pos (9U) CAN_F2R1_FB15_Pos (15U) HAL_GPIO_Init GPIO_AFRL_AFSEL6_3 (0x8U << GPIO_AFRL_AFSEL6_Pos) CAN_FM1R_FBM21_Pos (21U) CAN_F9R1_FB6_Pos (6U) GPIO_MODER_MODE11_Msk (0x3U << GPIO_MODER_MODE11_Pos) __HAL_RCC_SPI3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI3RST)) TIM_SMCR_ECE TIM_SMCR_ECE_Msk __SPI1_CLK_ENABLE __HAL_RCC_SPI1_CLK_ENABLE __COMP_FORCE_RESET __HAL_RCC_COMP_FORCE_RESET DMA_LIFCR_CFEIF2_Msk (0x1U << DMA_LIFCR_CFEIF2_Pos) USB_OTG_GINTSTS_CMOD_Pos (0U) CAN_F9R1_FB2 CAN_F9R1_FB2_Msk __TIM17_CLK_DISABLE __HAL_RCC_TIM17_CLK_DISABLE USB_OTG_HCCHAR_EPDIR_Pos (15U) DCMI_IER_VSYNC_IE_Msk (0x1U << DCMI_IER_VSYNC_IE_Pos) SCNoMAX __SCNMAX(o) FMPI2C_ICR_OVRCF FMPI2C_ICR_OVRCF_Msk I2C1_ER_IRQn IS_RCC_PLLSAI_DIVR_VALUE(VALUE) (((VALUE) == RCC_PLLSAIDIVR_2) || ((VALUE) == RCC_PLLSAIDIVR_4) || ((VALUE) == RCC_PLLSAIDIVR_8) || ((VALUE) == RCC_PLLSAIDIVR_16)) USB_OTG_TX0FSA_Msk (0xFFFFU << USB_OTG_TX0FSA_Pos) __HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE __HAL_RCC_TIM2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST)) __int32_t __GNUCLIKE_BUILTIN_VAALIST 1 __HAL_FLASH_GET_FLAG(__FLAG__) ((FLASH->SR & (__FLAG__))) CAN_F6R2_FB30 CAN_F6R2_FB30_Msk FMC_PMEM_MEMHOLD2_Msk (0xFFU << FMC_PMEM_MEMHOLD2_Pos) __OPAMP_CSR_S5SELX OPAMP_CSR_S5SELX USB_OTG_DIEPCTL_EPDIS_Pos (30U) FMC_BTR1_CLKDIV FMC_BTR1_CLKDIV_Msk CEC_CFGR_LSTN CEC_CFGR_LSTN_Msk CAN_FFA1R_FFA10 CAN_FFA1R_FFA10_Msk TIM_BDTR_BKE_Msk (0x1U << TIM_BDTR_BKE_Pos) FLASH_OPTCR_OPTSTRT FLASH_OPTCR_OPTSTRT_Msk FMC_BTR3_DATAST_Pos (8U) MPU_REGION_SIZE_128KB ((uint8_t)0x10) DCMI_CWSIZE_CAPCNT DCMI_CWSIZE_CAPCNT_Msk DBGMCU_CR_TRACE_MODE_0 (0x1U << DBGMCU_CR_TRACE_MODE_Pos) __FLASH_CLK_ENABLE __HAL_RCC_FLASH_CLK_ENABLE CAN_FLAG_RQCP1 (0x00000508U) USB_OTG_GINTMSK_CIDSCHGM_Pos (28U) CAN_FM1R_FBM15_Pos (15U) ADC_EXTERNALTRIGINJECCONVEDGE_RISINGFALLING ((uint32_t)ADC_CR2_JEXTEN) __HAL_RCC_DMA1_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA1RST)) ADC_CHANNEL_TEMPSENSOR ((uint32_t)ADC_CHANNEL_18 | ADC_CHANNEL_DIFFERENCIATION_TEMPSENSOR_VBAT) ADC_SMPR1(_SAMPLETIME_,_CHANNELNB_) ((_SAMPLETIME_) << (3U * (((uint32_t)((uint16_t)(_CHANNELNB_))) - 10U))) USART_SR_PE USART_SR_PE_Msk EXTI_PR_PR19_Pos (19U) PWR_CSR_BRE PWR_CSR_BRE_Msk CAN_F9R2_FB24_Pos (24U) SCNoFAST16 __SCN16FAST(o) EXTI_FTSR_TR3 EXTI_FTSR_TR3_Msk GPIO_MODER_MODE11_0 (0x1U << GPIO_MODER_MODE11_Pos) TIM_CR2_OIS3_Pos (12U) DCMI_SR_FNE_Msk (0x1U << DCMI_SR_FNE_Pos) RTC_ALRMBSSR_SS_Pos (0U) CAN_F8R1_FB4 CAN_F8R1_FB4_Msk TIM_ICPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE GPIO_OSPEEDER_OSPEEDR11_1 GPIO_OSPEEDR_OSPEED11_1 __HAL_RCC_ADC1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC1LPEN)) EXTI_SWIER_SWIER8_Pos (8U) CAN_F13R2_FB12_Pos (12U) CAN_F7R2_FB4 CAN_F7R2_FB4_Msk SDIO_ICR_DATAENDC_Pos (8U) _FSBLKCNT_T_DECLARED  __BSD_VISIBLE 1 USART_CR1_PS_Msk (0x1U << USART_CR1_PS_Pos) PRIdFAST32 __PRI32FAST(d) GPIO_MODER_MODE7_1 (0x2U << GPIO_MODER_MODE7_Pos) FMC_BTR4_DATAST_2 (0x04U << FMC_BTR4_DATAST_Pos) DMA_HIFCR_CTEIF7_Pos (25U) TIM_SLAVEMODE_TRIGGER 0x00000006U GPIO_MODE_IT_RISING_FALLING 0x10310000U FMC_BWTR4_DATAST FMC_BWTR4_DATAST_Msk FMC_BCR1_MBKEN_Pos (0U) __HAL_RCC_ENABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__)) ADC1_BASE (APB2PERIPH_BASE + 0x2000U) FMC_SDRTR_REIE_Msk (0x1U << FMC_SDRTR_REIE_Pos) __HAL_RCC_SAI2_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SAI2EN)) MPU_REGION_SIZE_512KB ((uint8_t)0x12) __DMA2_IS_CLK_DISABLED __HAL_RCC_DMA2_IS_CLK_DISABLED CAN_F2R1_FB0_Pos (0U) __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOFLPEN)) FMC_SDTR2_TMRD FMC_SDTR2_TMRD_Msk CAN_F13R2_FB18_Msk (0x1U << CAN_F13R2_FB18_Pos) PRIo16 __PRI16(o) SYSCFG_EXTICR2_EXTI4_PH 0x0007U CAN_FFA1R_FFA17_Pos (17U) FLASH_PSIZE_BYTE 0x00000000U USB_OTG_GLPMCFG_ENBESL USB_OTG_GLPMCFG_ENBESL_Msk ADC_CLOCK_SYNC_PCLK_DIV6 ((uint32_t)ADC_CCR_ADCPRE_1) CAN_F4R1_FB23_Msk (0x1U << CAN_F4R1_FB23_Pos) SCNi64 __SCN64(i) CAN_RI1R_EXID CAN_RI1R_EXID_Msk TPI_FFSR_FtNonStop_Pos 3U FMC_BWTR4_ACCMOD FMC_BWTR4_ACCMOD_Msk _DEFAULT_SOURCE 1 RCC_CFGR_MCO1_0 (0x1U << RCC_CFGR_MCO1_Pos) TIM_DMABASE_SR 0x00000004U FLASH_SCALE2_LATENCY4_FREQ 12000000U RCC_APB1ENR_I2C2EN_Pos (22U) _STDDEF_H_  CAN_ESR_LEC_Pos (4U) CAN_MCR_DBF_Msk (0x1U << CAN_MCR_DBF_Pos) TIM_CR2_TI1S_Pos (7U) ETH_MAC_READCONTROLLER_READING_STATUS 0x00000040U DMA_FLAG_HTIF2_6 0x00100000U __COMP_CLK_DISABLE __HAL_RCC_COMP_CLK_DISABLE DMA_SxNDT_9 (0x0200U << DMA_SxNDT_Pos) USART1_BASE (APB2PERIPH_BASE + 0x1000U) TIM_ENCODERMODE_TI2 (TIM_SMCR_SMS_1) SDIO_MASK_CMDSENTIE_Msk (0x1U << SDIO_MASK_CMDSENTIE_Pos) FMC_SDCR2_SDCLK_1 (0x2U << FMC_SDCR2_SDCLK_Pos) RCC_PLLI2SCFGR_PLLI2SQ_1 (0x2U << RCC_PLLI2SCFGR_PLLI2SQ_Pos) DAC_CR_EN1_Pos (0U) SDIO_ARG_CMDARG_Pos (0U) RCC_APB1LPENR_UART4LPEN_Pos (19U) CAN_FM1R_FBM9 CAN_FM1R_FBM9_Msk ADC_SMPR2_SMP5 ADC_SMPR2_SMP5_Msk RTC_CR_ALRBE_Pos (9U) DMA2_Stream5_IRQn RCC_APB2ENR_SAI1EN_Pos (22U) WWDG_CFR_W_1 (0x02U << WWDG_CFR_W_Pos) TIM_DIER_CC4DE_Pos (12U) DAC_BASE (APB1PERIPH_BASE + 0x7400U) QUADSPI_CCR_ADSIZE_Pos (12U) FMPI2C_CR1_NOSTRETCH_Msk (0x1U << FMPI2C_CR1_NOSTRETCH_Pos) USB_OTG_GRSTCTL_TXFFLSH_Pos (5U) CAN_F9R1_FB21_Msk (0x1U << CAN_F9R1_FB21_Pos) FMC_BWTR3_ADDHLD_3 (0x8U << FMC_BWTR3_ADDHLD_Pos) HAL_REMAPDMA_ADC_DMA_CH2 DMA_REMAP_ADC_DMA_CH2 SDIO_BASE (APB2PERIPH_BASE + 0x2C00U) ADC_CCR_MULTI_2 (0x04U << ADC_CCR_MULTI_Pos) SAI_xCR1_SAIEN_Pos (16U) ADC_CR1_JDISCEN ADC_CR1_JDISCEN_Msk RCC_AHB1LPENR_BKPSRAMLPEN_Msk (0x1U << RCC_AHB1LPENR_BKPSRAMLPEN_Pos) I2C_DR_DR I2C_DR_DR_Msk USB_OTG_HPTXSTS_PTXQTOP_3 (0x08U << USB_OTG_HPTXSTS_PTXQTOP_Pos) ADC_CR2_JEXTEN ADC_CR2_JEXTEN_Msk USB_OTG_GINTSTS_ENUMDNE_Msk (0x1U << USB_OTG_GINTSTS_ENUMDNE_Pos) __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOCLPEN)) ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) MPU_REGION_NUMBER1 ((uint8_t)0x01) CAN_F11R1_FB4 CAN_F11R1_FB4_Msk CAN_F1R1_FB28_Msk (0x1U << CAN_F1R1_FB28_Pos) TIM_TS_TI2FP2 0x00000060U __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1 USART_CR2_LBDL USART_CR2_LBDL_Msk CAN_F10R2_FB31_Msk (0x1U << CAN_F10R2_FB31_Pos) DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) UINT8_MAX (__UINT8_MAX__) FLASH_OPTCR_RDP_3 (0x08U << FLASH_OPTCR_RDP_Pos) EXTI_RTSR_TR22_Msk (0x1U << EXTI_RTSR_TR22_Pos) USB_OTG_GINTSTS_PTXFE_Msk (0x1U << USB_OTG_GINTSTS_PTXFE_Pos) FMC_SDCR2_CAS_0 (0x1U << FMC_SDCR2_CAS_Pos) __HAL_ADC_SQR2_RK ADC_SQR2_RK ADC_HTR_HT ADC_HTR_HT_Msk MRLVDS_BitNumber MRLVDS_BIT_NUMBER GPIO_PUPDR_PUPDR5 GPIO_PUPDR_PUPD5 FMC_BCR4_WAITPOL_Pos (9U) ADC_CR1_AWDEN ADC_CR1_AWDEN_Msk FLASH_SR_RDERR_Pos (8U) IS_TIM_TI1SELECTION(TI1SELECTION) (((TI1SELECTION) == TIM_TI1SELECTION_CH1) || ((TI1SELECTION) == TIM_TI1SELECTION_XORCOMBINATION)) PHY_FULLDUPLEX_100M ((uint16_t)0x2100U) __HAL_RCC_TIM10_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM10LPEN)) CAN_F4R2_FB7_Pos (7U) __WWDG_IS_CLK_ENABLED __HAL_RCC_WWDG_IS_CLK_ENABLED USB_OTG_DIEPTSIZ_PKTCNT USB_OTG_DIEPTSIZ_PKTCNT_Msk CAN_BTR_LBKM_Msk (0x1U << CAN_BTR_LBKM_Pos) __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM2LPEN)) __HAL_USB_HS_EXTI_GET_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG RCC_FMPI2C1CLKSOURCE_APB RCC_FMPI2C1CLKSOURCE_PCLK1 JUMBO_FRAME_PAYLOAD ETH_JUMBO_FRAME_PAYLOAD CAN_F6R1_FB26_Msk (0x1U << CAN_F6R1_FB26_Pos) NonMaskableInt_IRQn __HAL_RCC_GPIOE_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) == RESET) GPIO_OSPEEDER_OSPEEDR3 GPIO_OSPEEDR_OSPEED3 TIM_BDTR_AOE TIM_BDTR_AOE_Msk PWR_CR_UDEN_Pos (18U) _signal_buf DBGMCU_APB1_FZ_DBG_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk FMPI2C_TIMINGR_SCLDEL FMPI2C_TIMINGR_SCLDEL_Msk CAN_F2R1_FB15 CAN_F2R1_FB15_Msk RCC_APB1ENR_CAN1EN_Msk (0x1U << RCC_APB1ENR_CAN1EN_Pos) GPIO_BRR_BR3_Pos (3U) RCC_APB1LPENR_SPI2LPEN RCC_APB1LPENR_SPI2LPEN_Msk SDIO_MASK_RXFIFOEIE_Pos (19U) CAN_F12R1_FB29 CAN_F12R1_FB29_Msk ADC_CSR_EOC1_Msk (0x1U << ADC_CSR_EOC1_Pos) RTC_CR_OSEL_1 (0x2U << RTC_CR_OSEL_Pos) SAI_xCLRFR_COVRUDR_Pos (0U) __HAL_RCC_GPIOE_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOEEN)) FMC_BWTR4_ADDHLD_Pos (4U) USB_OTG_DCTL_TCTL_Pos (4U) HAL_CAN_MspInit CAN_F11R2_FB2_Pos (2U) GPIO_OSPEEDR_OSPEED11_Pos (22U) HAL_NAND_Write_Page HAL_NAND_Write_Page_8b USB_OTG_GUSBCFG_TRDT_Msk (0xFU << USB_OTG_GUSBCFG_TRDT_Pos) USB_OTG_DIEPINT_BNA_Pos (9U) USB_OTG_GOTGCTL_SRQSCS USB_OTG_GOTGCTL_SRQSCS_Msk CAN_F5R2_FB15_Pos (15U) I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk CAN_F3R2_FB22_Pos (22U) CAN_F7R2_FB6_Pos (6U) __GCC_ATOMIC_BOOL_LOCK_FREE 2 TIM_CCER_CC3P_Msk (0x1U << TIM_CCER_CC3P_Pos) __STDINT_EXP(x) __ ##x ##__ FMC_BCR4_FACCEN_Msk (0x1U << FMC_BCR4_FACCEN_Pos) CAN_MCR_AWUM_Pos (5U) __AES_CLK_SLEEP_ENABLE __HAL_RCC_AES_CLK_SLEEP_ENABLE HAL_ERROR USB_OTG_HCINTMSK_AHBERR USB_OTG_HCINTMSK_AHBERR_Msk FMC_BTR4_BUSTURN_Msk (0xFU << FMC_BTR4_BUSTURN_Pos) FMC_SDTR2_TRC_1 (0x2U << FMC_SDTR2_TRC_Pos) _EXFNPTR(name,proto) (* name) proto _NEWLIB_VERSION "2.5.0" RTC_DR_MU RTC_DR_MU_Msk __HAL_RCC_USART6_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_USART6LPEN)) CAN_F3R1_FB6 CAN_F3R1_FB6_Msk CAN_F10R2_FB6 CAN_F10R2_FB6_Msk FMC_BWTR2_BUSTURN_1 (0x2U << FMC_BWTR2_BUSTURN_Pos) __GPIOH_CLK_DISABLE __HAL_RCC_GPIOH_CLK_DISABLE FMPI2C_CR1_ERRIE FMPI2C_CR1_ERRIE_Msk FMPI2C_ICR_TIMOUTCF FMPI2C_ICR_TIMOUTCF_Msk SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) CAN_FS1R_FSC11_Pos (11U) DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos) FSMC_IRQn FMC_IRQn __TIM15_CLK_SLEEP_ENABLE __HAL_RCC_TIM15_CLK_SLEEP_ENABLE FMC_R_BASE 0xA0000000U QUADSPI_DCR_CSHT_Pos (8U) CAN_TDH1R_DATA4_Msk (0xFFU << CAN_TDH1R_DATA4_Pos) DMA_LIFCR_CFEIF1_Msk (0x1U << DMA_LIFCR_CFEIF1_Pos) __NEWLIB_H__ 1 __HAL_TIM_CLEAR_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->SR = ~(__INTERRUPT__)) CAN_IT_ERROR ((uint32_t)CAN_IER_ERRIE) FMC_BWTR1_BUSTURN_Pos (16U) CAN_F6R2_FB23_Msk (0x1U << CAN_F6R2_FB23_Pos) MPU_HFNMI_PRIVDEF_NONE 0x00000000U CAN_TDH2R_DATA7_Pos (24U) CAN_TDH0R_DATA6_Pos (16U) _STDDEF_H  __GPIOE_FORCE_RESET __HAL_RCC_GPIOE_FORCE_RESET CAN_F6R2_FB7_Msk (0x1U << CAN_F6R2_FB7_Pos) CAN_F8R1_FB10_Pos (10U) RCC_PERIPHCLK_DFSDM RCC_PERIPHCLK_DFSDM1 FMC_PMEM_MEMHIZ2_Msk (0xFFU << FMC_PMEM_MEMHIZ2_Pos) CAN_F3R2_FB10_Msk (0x1U << CAN_F3R2_FB10_Pos) FMC_BTR2_DATAST_Pos (8U) GPIO_ODR_OD4_Msk (0x1U << GPIO_ODR_OD4_Pos) _ATEXIT_SIZE 32 CAN_F4R1_FB3 CAN_F4R1_FB3_Msk CAN_F13R1_FB7 CAN_F13R1_FB7_Msk __HAL_UART_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= ~USART_CR1_UE) FMC_PMEM_MEMWAIT2_0 (0x01U << FMC_PMEM_MEMWAIT2_Pos) __PRI64(x) __INT64 __STRINGIFY(x) __GNUCLIKE_BUILTIN_STDARG 1 FMC_BTR3_DATLAT_0 (0x1U << FMC_BTR3_DATLAT_Pos) SPDIFRX_DR1_U_Msk (0x1U << SPDIFRX_DR1_U_Pos) USB_OTG_GINTMSK_OTGINT_Msk (0x1U << USB_OTG_GINTMSK_OTGINT_Pos) FMPI2C_CR1_PE_Msk (0x1U << FMPI2C_CR1_PE_Pos) SDIO_STA_DTIMEOUT SDIO_STA_DTIMEOUT_Msk CAN_FA1R_FACT11_Msk (0x1U << CAN_FA1R_FACT11_Pos) CAN_F2R1_FB8 CAN_F2R1_FB8_Msk TIM_EGR_CC1G_Pos (1U) FMC_BTR3_ADDHLD_Pos (4U) CAN_F2R1_FB18_Msk (0x1U << CAN_F2R1_FB18_Pos) TIM_CCMR2_CC3S_Pos (0U) CAN_F1R2_FB8 CAN_F1R2_FB8_Msk RTC_ALRMBR_MNU_0 (0x1U << RTC_ALRMBR_MNU_Pos) ADC_SMPR2_SMP5_Pos (15U) DMA_SxCR_DIR_Pos (6U) FMC_BWTR2_DATAST_2 (0x04U << FMC_BWTR2_DATAST_Pos) FLASH_ACR_DCRST_Msk (0x1U << FLASH_ACR_DCRST_Pos) __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN)) __HAL_RCC_TIM2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM2EN)) CAN_BTR_TS2_0 (0x1U << CAN_BTR_TS2_Pos) IS_ADC_CLOCKPRESCALER(ADC_CLOCK) (((ADC_CLOCK) == ADC_CLOCK_SYNC_PCLK_DIV2) || ((ADC_CLOCK) == ADC_CLOCK_SYNC_PCLK_DIV4) || ((ADC_CLOCK) == ADC_CLOCK_SYNC_PCLK_DIV6) || ((ADC_CLOCK) == ADC_CLOCK_SYNC_PCLK_DIV8)) CAN_F3R2_FB20 CAN_F3R2_FB20_Msk RCC_CR_HSION_BB (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_HSION_BIT_NUMBER * 4U)) __HAL_RCC_CAN1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) != RESET) __TIM6_IS_CLK_DISABLED __HAL_RCC_TIM6_IS_CLK_DISABLED GPIO_PUPDR_PUPD12_Msk (0x3U << GPIO_PUPDR_PUPD12_Pos) EXTI_PR_PR21 EXTI_PR_PR21_Msk CAN_F9R2_FB17 CAN_F9R2_FB17_Msk FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) GPIO_ODR_ODR_6 GPIO_ODR_OD6 __HAL_RCC_GPIOC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOCRST)) USB_OTG_HCFG_FSLSS_Pos (2U) DMA_IT_TE ((uint32_t)DMA_SxCR_TEIE) CAN_FS1R_FSC0 CAN_FS1R_FSC0_Msk GPIO_BSRR_BS_10 GPIO_BSRR_BS10 TIM_OR_TI4_RMP TIM_OR_TI4_RMP_Msk USB_OTG_HPRT_PSPD_Pos (17U) USB_OTG_DIEPINT_TXFE USB_OTG_DIEPINT_TXFE_Msk ADC_EXTERNALTRIGCONV_Ext_IT11 ((uint32_t)ADC_CR2_EXTSEL) CAN_F7R1_FB16_Msk (0x1U << CAN_F7R1_FB16_Pos) CAN_TDH1R_DATA5 CAN_TDH1R_DATA5_Msk CAN_TI1R_IDE_Msk (0x1U << CAN_TI1R_IDE_Pos) __ADC_DISABLE __HAL_ADC_DISABLE __SCN16FAST(x) __FAST16 __STRINGIFY(x) CAN_F5R2_FB4_Msk (0x1U << CAN_F5R2_FB4_Pos) SPDIFRX_CSR_SOB_Pos (24U) CLEAR_REG(REG) ((REG) = (0x0)) FMC_SDCMR_MRD_Msk (0x1FFFU << FMC_SDCMR_MRD_Pos) EXTI_EMR_EM0 EXTI_EMR_MR0 RCC_APB1ENR_PWREN_Msk (0x1U << RCC_APB1ENR_PWREN_Pos) __UINT_FAST64_TYPE__ long long unsigned int USB_OTG_GUSBCFG_FDMOD_Msk (0x1U << USB_OTG_GUSBCFG_FDMOD_Pos) __HAL_RCC_WWDG_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_WWDGRST)) __HAL_SD_SDMMC_CLEAR_IT __HAL_SD_SDIO_CLEAR_IT FMC_BCR2_WAITCFG_Msk (0x1U << FMC_BCR2_WAITCFG_Pos) CAN_FLAG_TXOK2 (0x00000511U) CAN_F10R2_FB12_Pos (12U) EXTI_IMR_IM22 EXTI_IMR_MR22 UART_IT_TC ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_TCIE)) RTC_TR_MNU_3 (0x8U << RTC_TR_MNU_Pos) ADC_CCR_VBATE ADC_CCR_VBATE_Msk IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG) HAL_HASHPhaseTypeDef HAL_HASH_PhaseTypeDef CAN_FM1R_FBM19 CAN_FM1R_FBM19_Msk ADC_SMPR2_SMP2_Msk (0x7U << ADC_SMPR2_SMP2_Pos) SYSCFG_EXTICR4_EXTI12_PE 0x0004U RTC_CR_WUTE RTC_CR_WUTE_Msk ETH_MAC_RXFIFO_WRITE_ACTIVE 0x00000010U CAN_F13R2_FB4_Msk (0x1U << CAN_F13R2_FB4_Pos) SDIO_POWER_PWRCTRL SDIO_POWER_PWRCTRL_Msk __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICalibrationValue__) (MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (uint32_t)(__HSICalibrationValue__) << RCC_CR_HSITRIM_Pos)) CAN_F12R2_FB9 CAN_F12R2_FB9_Msk DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk USB_OTG_DIEPTSIZ_PKTCNT_Msk (0x3FFU << USB_OTG_DIEPTSIZ_PKTCNT_Pos) HAL_DMA_MODULE_ENABLED  CAN_F10R1_FB7_Msk (0x1U << CAN_F10R1_FB7_Pos) CAN_F9R2_FB29_Pos (29U) HAL_DisableDBGStopMode HAL_DBGMCU_DisableDBGStopMode CAN_F3R2_FB1 CAN_F3R2_FB1_Msk __HAL_FREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT CAN_F13R2_FB29 CAN_F13R2_FB29_Msk USB_OTG_GLPMCFG_ENBESL_Msk (0x1U << USB_OTG_GLPMCFG_ENBESL_Pos) CAN_F12R1_FB0_Msk (0x1U << CAN_F12R1_FB0_Pos) EXTI_FTSR_TR16_Pos (16U) CAN_F6R2_FB17 CAN_F6R2_FB17_Msk IS_MPU_REGION_PERMISSION_ATTRIBUTE(TYPE) (((TYPE) == MPU_REGION_NO_ACCESS) || ((TYPE) == MPU_REGION_PRIV_RW) || ((TYPE) == MPU_REGION_PRIV_RW_URO) || ((TYPE) == MPU_REGION_FULL_ACCESS) || ((TYPE) == MPU_REGION_PRIV_RO) || ((TYPE) == MPU_REGION_PRIV_RO_URO)) __HAL_RCC_TIM4_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM4EN)) SPI_CR1_MSTR_Msk (0x1U << SPI_CR1_MSTR_Pos) NOR_ONGOING HAL_NOR_STATUS_ONGOING SPDIFRX_DR1_U_Pos (2U) TIM_CR1_CEN_Pos (0U) TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) FLASH_LATENCY_13 FLASH_ACR_LATENCY_13WS IS_PWR_SLEEP_ENTRY(ENTRY) (((ENTRY) == PWR_SLEEPENTRY_WFI) || ((ENTRY) == PWR_SLEEPENTRY_WFE)) LSION_BITNUMBER RCC_LSION_BIT_NUMBER TIM_DIER_COMDE TIM_DIER_COMDE_Msk DMA1 ((DMA_TypeDef *) DMA1_BASE) __INTPTR_TYPE__ int DBGMCU_APB1_FZ_DBG_CAN1_STOP DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk HSION_BITNUMBER RCC_HSION_BIT_NUMBER CAN_F4R2_FB1_Msk (0x1U << CAN_F4R2_FB1_Pos) RTC_TAFCR_TAMPIE_Pos (2U) RCC_AHB2LPENR_DCMILPEN RCC_AHB2LPENR_DCMILPEN_Msk RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk RCC_BDCR_LSERDY_Pos (1U) ADC_SR_JEOC_Msk (0x1U << ADC_SR_JEOC_Pos) FMC_PATT_ATTHIZ2_5 (0x20U << FMC_PATT_ATTHIZ2_Pos) USB_OTG_DOEPCTL_SNAK_Msk (0x1U << USB_OTG_DOEPCTL_SNAK_Pos) _inc _ind __HAL_RCC_ADC2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC2LPEN)) __HAL_RCC_SPDIFRX_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPDIFRXRST)) GPIO_AF9_QSPI ((uint8_t)0x09) FMC_BTR3_BUSTURN_1 (0x2U << FMC_BTR3_BUSTURN_Pos) GPIO_IDR_ID5_Msk (0x1U << GPIO_IDR_ID5_Pos) __HAL_TIM_GET_COMPARE(__HANDLE__,__CHANNEL__) (*(__IO uint32_t *)(&((__HANDLE__)->Instance->CCR1) + ((__CHANNEL__) >> 2U))) RCC_AHB1ENR_GPIOBEN RCC_AHB1ENR_GPIOBEN_Msk GPIO_MODER_MODER13_Msk (0x3U << GPIO_MODER_MODER13_Pos) CAN_F0R2_FB7_Msk (0x1U << CAN_F0R2_FB7_Pos) GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk I2C_CR1_PE I2C_CR1_PE_Msk EXTI_FTSR_TR15 EXTI_FTSR_TR15_Msk RCC_AHB1RSTR_GPIOCRST_Msk (0x1U << RCC_AHB1RSTR_GPIOCRST_Pos) FMC_BWTR3_ADDSET_2 (0x4U << FMC_BWTR3_ADDSET_Pos) RTC_DR_WDU_Msk (0x7U << RTC_DR_WDU_Pos) TPI_FFCR_TrigIn_Pos 8U USB_OTG_DCFG_DSPD USB_OTG_DCFG_DSPD_Msk RTC_DR_DU_Pos (0U) FLASH_ERROR_RD HAL_FLASH_ERROR_RD COMP_EXTI_LINE_COMP1_EVENT COMP_EXTI_LINE_COMP1 CAN_F12R2_FB21_Pos (21U) WWDG_CR_T_3 (0x08U << WWDG_CR_T_Pos) RTC_DR_YU_Msk (0xFU << RTC_DR_YU_Pos) CAN_F6R1_FB31 CAN_F6R1_FB31_Msk TIM_SMCR_ECE_Msk (0x1U << TIM_SMCR_ECE_Pos) FMC_PCR_PBKEN_Msk (0x1U << FMC_PCR_PBKEN_Pos) FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk USB_OTG_DOEPINT_OTEPDIS USB_OTG_DOEPINT_OTEPDIS_Msk CAN_F12R2_FB16_Pos (16U) HAL_ADC_ERROR_INTERNAL 0x01U CAN_F12R2_FB24 CAN_F12R2_FB24_Msk IS_ADC_EXT_TRIG_EDGE(EDGE) (((EDGE) == ADC_EXTERNALTRIGCONVEDGE_NONE) || ((EDGE) == ADC_EXTERNALTRIGCONVEDGE_RISING) || ((EDGE) == ADC_EXTERNALTRIGCONVEDGE_FALLING) || ((EDGE) == ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING)) SAI_xCR2_FTH_Msk (0x7U << SAI_xCR2_FTH_Pos) RCC_AHB1RSTR_GPIOFRST RCC_AHB1RSTR_GPIOFRST_Msk CAN_F11R1_FB3_Pos (3U) CAN_TDH1R_DATA6_Msk (0xFFU << CAN_TDH1R_DATA6_Pos) __HAL_FREEZE_TIM2_DBGMCU __HAL_DBGMCU_FREEZE_TIM2 DMA_LIFCR_CFEIF3_Msk (0x1U << DMA_LIFCR_CFEIF3_Pos) CAN2_RX1_IRQn RTC_TAFCR_TAMP2E RTC_TAFCR_TAMP2E_Msk TIM_CCMR1_OC1CE_Pos (7U) _TIMER_T_DECLARED  CEC_IER_TXBRIE_Pos (8U) CAN_BTR_SJW_Pos (24U) CAN_F7R1_FB7_Pos (7U) FMC_BTR1_CLKDIV_Pos (20U) USB_OTG_DIEPINT_TOC USB_OTG_DIEPINT_TOC_Msk SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) USB_OTG_HFIR_FRIVL USB_OTG_HFIR_FRIVL_Msk GPIO_AFRH_AFSEL11_Msk (0xFU << GPIO_AFRH_AFSEL11_Pos) UART_LINBREAKDETECTLENGTH_10B 0x00000000U TIM_OR_TI4_RMP_Pos (6U) DMA_LIFCR_CFEIF2_Pos (16U) xPSR_V_Pos 28U RCC_PLL_OFF ((uint8_t)0x01) FMC_BTR2_BUSTURN FMC_BTR2_BUSTURN_Msk FMC_SDCR1_NC FMC_SDCR1_NC_Msk SPDIFRX_IMR_IFEIE SPDIFRX_IMR_IFEIE_Msk USB_OTG_DTHRCTL_RXTHRLEN_Pos (17U) USART_CR1_WAKE_Msk (0x1U << USART_CR1_WAKE_Pos) _Nonnull  __lock_close(lock) __retarget_lock_close(lock) CR_BYTE2_ADDRESS RCC_CR_BYTE2_ADDRESS __uint32_t __USART_ENABLE_IT __HAL_USART_ENABLE_IT FLASH_TYPEPROGRAM_WORD 0x00000002U __HAL_RCC_TIM7_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM7RST)) RTC_TR_PM_Msk (0x1U << RTC_TR_PM_Pos) DAC_CR_WAVE1_Pos (6U) __HAL_GPIO_EXTI_GENERATE_SWIT(__EXTI_LINE__) (EXTI->SWIER |= (__EXTI_LINE__)) EXTI_PR_PR8 EXTI_PR_PR8_Msk CAN_F0R1_FB1 CAN_F0R1_FB1_Msk DMA_SxCR_PINCOS DMA_SxCR_PINCOS_Msk __I2C2_CLK_ENABLE __HAL_RCC_I2C2_CLK_ENABLE MemoryManagement_IRQn SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk RCC_APB1ENR_I2C3EN_Msk (0x1U << RCC_APB1ENR_I2C3EN_Pos) SPDIFRX_SR_TERR_Pos (8U) GPIO_BRR_BR13_Pos (13U) USB_OTG_HCSPLT_XACTPOS_0 (0x1U << USB_OTG_HCSPLT_XACTPOS_Pos) CAN_F2R1_FB22 CAN_F2R1_FB22_Msk USB_OTG_GOTGINT_IDCHNG_Msk (0x1U << USB_OTG_GOTGINT_IDCHNG_Pos) __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_WWDG MAC_ADDR3 0U MPU_REGION_SIZE_256MB ((uint8_t)0x1B) I2C_CR1_PE_Pos (0U) TIM_DIER_CC2IE_Msk (0x1U << TIM_DIER_CC2IE_Pos) __IO volatile RTC_TSTR_ST RTC_TSTR_ST_Msk RCC_AHB1LPENR_SRAM1LPEN RCC_AHB1LPENR_SRAM1LPEN_Msk TIM_TIM2_USBFS_SOF 0x00000800U EXTI_EMR_MR0_Msk (0x1U << EXTI_EMR_MR0_Pos) CAN_F5R2_FB29 CAN_F5R2_FB29_Msk ADC_CR2_JSWSTART ADC_CR2_JSWSTART_Msk RCC_PLLSAICFGR_PLLSAIP RCC_PLLSAICFGR_PLLSAIP_Msk __HAL_RCC_FMPI2C1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_FMPI2C1EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_FMPI2C1EN); UNUSED(tmpreg); } while(0U) CAN_IER_TMEIE_Pos (0U) FMC_BTR4_ADDSET_3 (0x8U << FMC_BTR4_ADDSET_Pos) CAN_F3R1_FB18 CAN_F3R1_FB18_Msk RCC_PLLI2SON_BIT_NUMBER 0x1AU ADC_SMPR2_SMP0_Pos (0U) GPIO_OTYPER_OT12_Pos (12U) CEC_IER_TXERRIE_Msk (0x1U << CEC_IER_TXERRIE_Pos) DMA_LIFCR_CTCIF1_Msk (0x1U << DMA_LIFCR_CTCIF1_Pos) AHB2PERIPH_BASE (PERIPH_BASE + 0x10000000U) ADC_CR2_DDS ADC_CR2_DDS_Msk CAN_F0R1_FB1_Pos (1U) RMVF_BitNumber RCC_RMVF_BIT_NUMBER SPDIFRX_SR_TERR SPDIFRX_SR_TERR_Msk ADC_SMPR1_SMP18 ADC_SMPR1_SMP18_Msk __HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT CAN_F1R2_FB22_Msk (0x1U << CAN_F1R2_FB22_Pos) __TIM16_IS_CLK_ENABLED __HAL_RCC_TIM16_IS_CLK_ENABLED __SPI1_CLK_SLEEP_DISABLE __HAL_RCC_SPI1_CLK_SLEEP_DISABLE SAI_xCR1_NODIV SAI_xCR1_NODIV_Msk CAN_F5R1_FB10_Pos (10U) SCB_AIRCR_SYSRESETREQ_Pos 2U __SNLK 0x0001 ADC_SMPR1_SMP11_Msk (0x7U << ADC_SMPR1_SMP11_Pos) DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) DCMI_IT_OVF DCMI_IT_OVR EXTI_RTSR_TR12_Msk (0x1U << EXTI_RTSR_TR12_Pos) CEC_ISR_TXBR_Msk (0x1U << CEC_ISR_TXBR_Pos) TIM_CLOCKSOURCE_TI1 (TIM_SMCR_TS_0 | TIM_SMCR_TS_2) UART_OVERSAMPLING_8 ((uint32_t)USART_CR1_OVER8) unsigned +0 SYSCFG_EXTICR2_EXTI6_Msk (0xFU << SYSCFG_EXTICR2_EXTI6_Pos) SPI_I2SCFGR_I2SSTD_0 (0x1U << SPI_I2SCFGR_I2SSTD_Pos) CAN_F11R2_FB14 CAN_F11R2_FB14_Msk DCMI_ICR_ERR_ISC DCMI_ICR_ERR_ISC_Msk CAN_FS1R_FSC17 CAN_FS1R_FSC17_Msk RCC_RTCCLKSOURCE_HSE_DIV8 0x00080300U CAN_FA1R_FACT21_Pos (21U) SAI2_Block_B ((SAI_Block_TypeDef *)SAI2_Block_B_BASE) USART_CR3_SCEN_Pos (5U) CAN_F1R2_FB12_Pos (12U) SAI_xSR_AFSDET_Pos (5U) RCC_SYSCLK_DIV512 RCC_CFGR_HPRE_DIV512 FMC_BCR2_MBKEN_Pos (0U) SPI_SR_BSY SPI_SR_BSY_Msk SYSCFG_EXTICR1_EXTI0_PC 0x0002U USB_OTG_GINTMSK_IISOIXFRM USB_OTG_GINTMSK_IISOIXFRM_Msk __DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE USB_OTG_HCCHAR_EPDIR_Msk (0x1U << USB_OTG_HCCHAR_EPDIR_Pos) APBPrescTable CAN_F3R1_FB0_Pos (0U) CAN_F6R2_FB20_Msk (0x1U << CAN_F6R2_FB20_Pos) JDR1 JDR2 JDR3 CAN_F7R2_FB15 CAN_F7R2_FB15_Msk ADC_CR2_JEXTEN_Msk (0x3U << ADC_CR2_JEXTEN_Pos) SDIO_MASK_RXFIFOFIE_Pos (17U) CAN_F2R1_FB17 CAN_F2R1_FB17_Msk GPIO_OSPEEDR_OSPEED0_0 (0x1U << GPIO_OSPEEDR_OSPEED0_Pos) CAN_F10R1_FB5 CAN_F10R1_FB5_Msk SMARTCARD_ONEBIT_SAMPLING_DISABLED SMARTCARD_ONE_BIT_SAMPLE_DISABLE DAC_CR_BOFF2_Pos (17U) RTC_CALR_CALW16_Pos (13U) DAC_CR_BOFF2_Msk (0x1U << DAC_CR_BOFF2_Pos) TPI_SPPR_TXMODE_Pos 0U COMP_EXTI_LINE_COMP4_EVENT COMP_EXTI_LINE_COMP4 GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk I2C_CR2_LAST I2C_CR2_LAST_Msk RTC_ALRMAR_SU_0 (0x1U << RTC_ALRMAR_SU_Pos) DAC_DHR12LD_DACC2DHR_Pos (20U) __TIM5_IS_CLK_ENABLED __HAL_RCC_TIM5_IS_CLK_ENABLED CAN_F5R1_FB28_Msk (0x1U << CAN_F5R1_FB28_Pos) DMA_FLAG_TCIF3_7 0x08000000U CAN_FA1R_FACT15_Pos (15U) __HAL_RCC_AHB2_FORCE_RESET() (RCC->AHB2RSTR = 0xFFFFFFFFU) TIM_DIER_CC3IE_Msk (0x1U << TIM_DIER_CC3IE_Pos) __TSC_FORCE_RESET __HAL_RCC_TSC_FORCE_RESET RCC_CR_PLLRDY_Msk (0x1U << RCC_CR_PLLRDY_Pos) CAN_F11R2_FB19_Msk (0x1U << CAN_F11R2_FB19_Pos) xPSR_ISR_Msk (0x1FFUL ) USB_OTG_PCGCCTL_STOPCLK_Pos (0U) GPIO_PUPDR_PUPD3_0 (0x1U << GPIO_PUPDR_PUPD3_Pos) USART_CR1_SBK_Pos (0U) WWDG_CFR_EWI_Msk (0x1U << WWDG_CFR_EWI_Pos) RCC_CIR_PLLSAIRDYC_Msk (0x1U << RCC_CIR_PLLSAIRDYC_Pos) __DCMI_CLK_SLEEP_DISABLE __HAL_RCC_DCMI_CLK_SLEEP_DISABLE TIM4_IRQn __SPI4_CLK_SLEEP_ENABLE __HAL_RCC_SPI4_CLK_SLEEP_ENABLE EXTI_RTSR_TR6_Pos (6U) CAN_F0R1_FB5_Pos (5U) RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk RTC_TAFCR_TAMPPUDIS RTC_TAFCR_TAMPPUDIS_Msk ADC_CCR_DELAY_1 (0x2U << ADC_CCR_DELAY_Pos) TIM_CCER_CC2NE_Msk (0x1U << TIM_CCER_CC2NE_Pos) CAN_F2R2_FB8_Pos (8U) __HAL_RCC_SYSCFG_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SYSCFGEN)) != RESET) __DAC1_IS_CLK_ENABLED __HAL_RCC_DAC1_IS_CLK_ENABLED ITM_TCR_DWTENA_Pos 3U CAN_RDL1R_DATA2 CAN_RDL1R_DATA2_Msk USB_OTG_EPNUM_Pos (0U) TIM_EVENTSOURCE_CC1 TIM_EGR_CC1G ADC_CSR_JSTRT2 ADC_CSR_JSTRT2_Msk __TIM1_CLK_SLEEP_ENABLE __HAL_RCC_TIM1_CLK_SLEEP_ENABLE INT64_C(x) __INT64_C(x) __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN)) FPU_MVFR0_Single_precision_Pos 4U RCC_CFGR_PPRE2_DIV16 0x0000E000U CAN_F7R1_FB14_Pos (14U) USB_OTG_DIEPCTL_TXFNUM_Pos (22U) ADC_TWOSAMPLINGDELAY_13CYCLES ((uint32_t)ADC_CCR_DELAY_3) USB_OTG_GINTMSK_OEPINT USB_OTG_GINTMSK_OEPINT_Msk USB_OTG_DOEPEACHMSK1_EPDM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_EPDM_Pos) CAN_F7R1_FB30 CAN_F7R1_FB30_Msk SPDIFRX_CR_NBTR_Msk (0x3U << SPDIFRX_CR_NBTR_Pos) FLASH_OPTCR_OPTSTRT_Pos (1U) PRIxLEAST16 __PRI16LEAST(x) __ASMNAME(cname) __XSTRING (__USER_LABEL_PREFIX__) cname RCC_APB1LPENR_PWRLPEN RCC_APB1LPENR_PWRLPEN_Msk CAN_F0R2_FB15_Msk (0x1U << CAN_F0R2_FB15_Pos) ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) USB_OTG_GOTGCTL_BVALOEN USB_OTG_GOTGCTL_BVALOEN_Msk GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk SAI_xSR_AFSDET_Msk (0x1U << SAI_xSR_AFSDET_Pos) IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_DIV1) || ((HCLK) == RCC_SYSCLK_DIV2) || ((HCLK) == RCC_SYSCLK_DIV4) || ((HCLK) == RCC_SYSCLK_DIV8) || ((HCLK) == RCC_SYSCLK_DIV16) || ((HCLK) == RCC_SYSCLK_DIV64) || ((HCLK) == RCC_SYSCLK_DIV128) || ((HCLK) == RCC_SYSCLK_DIV256) || ((HCLK) == RCC_SYSCLK_DIV512)) GPIO_MODER_MODER4_1 (0x2U << GPIO_MODER_MODER4_Pos) _T_PTRDIFF_  TIM_BDTR_MOE_Pos (15U) FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) CAN_F5R2_FB7_Pos (7U) GPIO_OSPEEDR_OSPEED3_1 (0x2U << GPIO_OSPEEDR_OSPEED3_Pos) TIM_ICSELECTION_TRC (TIM_CCMR1_CC1S) RTC_ALRMAR_HU_Pos (16U) FMC_BTR2_ADDSET_1 (0x2U << FMC_BTR2_ADDSET_Pos) TIM_SR_CC1OF TIM_SR_CC1OF_Msk CAN_IT_BUSOFF ((uint32_t)CAN_IER_BOFIE) CAN_F2R2_FB12_Msk (0x1U << CAN_F2R2_FB12_Pos) FMC_BCR4_MWID FMC_BCR4_MWID_Msk PWR_PVDLEVEL_4 PWR_CR_PLS_LEV4 I2C_OAR1_ADD3_Pos (3U) FMC_BCR2_MTYP_Pos (2U) IS_UART_PARITY(PARITY) (((PARITY) == UART_PARITY_NONE) || ((PARITY) == UART_PARITY_EVEN) || ((PARITY) == UART_PARITY_ODD)) SYSCFG_EXTICR1_EXTI3_PF 0x5000U __LLFRACT_IBIT__ 0 RCC_CECCLKSOURCE_LSE ((uint32_t)RCC_DCKCFGR2_CECSEL) USB_OTG_GOTGCTL_EHEN USB_OTG_GOTGCTL_EHEN_Msk RCC_SWPMI1CLKSOURCE_PCLK RCC_SWPMI1CLKSOURCE_PCLK1 RCC_IT_CSSLSE RCC_IT_LSECSS RCC_APB1LPENR_SPI3LPEN_Pos (15U) CEC_CR_TXSOM_Pos (1U) __DMA2D_FORCE_RESET __HAL_RCC_DMA2D_FORCE_RESET FMC_BTR2_CLKDIV_Msk (0xFU << FMC_BTR2_CLKDIV_Pos) CAN_F9R1_FB24_Pos (24U) PRId16 __PRI16(d) CEC_ISR_RXBR CEC_ISR_RXBR_Msk USB_OTG_GRXFSIZ_RXFD_Msk (0xFFFFU << USB_OTG_GRXFSIZ_RXFD_Pos) QUADSPI_CR_SSHIFT_Msk (0x1U << QUADSPI_CR_SSHIFT_Pos) CAN_BTR_TS1_2 (0x4U << CAN_BTR_TS1_Pos) DMA_MEMORY_TO_MEMORY ((uint32_t)DMA_SxCR_DIR_1) GPIO_NOPULL 0x00000000U __HAL_REMAPDMA_CHANNEL_ENABLE __HAL_DMA_REMAP_CHANNEL_ENABLE FMC_PATT_ATTHOLD2_6 (0x40U << FMC_PATT_ATTHOLD2_Pos) RCC_APB1RSTR_DACRST_Msk (0x1U << RCC_APB1RSTR_DACRST_Pos) RCC_CR_HSEBYP_Msk (0x1U << RCC_CR_HSEBYP_Pos) RCC_AHB1RSTR_OTGHRST RCC_AHB1RSTR_OTGHRST_Msk GPIO_PUPDR_PUPD12_1 (0x2U << GPIO_PUPDR_PUPD12_Pos) CAN_F12R1_FB8 CAN_F12R1_FB8_Msk __TIM17_IS_CLK_ENABLED __HAL_RCC_TIM17_IS_CLK_ENABLED CoreDebug_DEMCR_TRCENA_Pos 24U FMC_BTR1_DATAST_5 (0x20U << FMC_BTR1_DATAST_Pos) CAN_F7R2_FB10_Msk (0x1U << CAN_F7R2_FB10_Pos) SAI_xDR_DATA_Msk (0xFFFFFFFFU << SAI_xDR_DATA_Pos) FMPI2C_CR1_PECEN_Msk (0x1U << FMPI2C_CR1_PECEN_Pos) FMPI2C_ICR_OVRCF_Pos (10U) DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) __FLT_HAS_INFINITY__ 1 DMA_LIFCR_CTCIF3_Msk (0x1U << DMA_LIFCR_CTCIF3_Pos) I2C_OAR1_ADDMODE_Pos (15U) TIM_CCMR2_OC4FE_Pos (10U) IS_TIM_IC_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ICPSC_DIV1) || ((PRESCALER) == TIM_ICPSC_DIV2) || ((PRESCALER) == TIM_ICPSC_DIV4) || ((PRESCALER) == TIM_ICPSC_DIV8)) USB_OTG_GINTSTS_DATAFSUSP_Pos (22U) RTC_BKP3R_Pos (0U) __HAL_DBGMCU_FREEZE_TIM8() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM8_STOP)) GPIO_PUPDR_PUPDR10_0 GPIO_PUPDR_PUPD10_0 CEC_IER_TXBRIE CEC_IER_TXBRIE_Msk USART_CR3_DMAT USART_CR3_DMAT_Msk USB_OTG_DOEPCTL_SNPM_Msk (0x1U << USB_OTG_DOEPCTL_SNPM_Pos) ADC_CR1_DISCEN ADC_CR1_DISCEN_Msk IS_CAN_PRESCALER(PRESCALER) (((PRESCALER) >= 1U) && ((PRESCALER) <= 1024U)) CAN_F9R1_FB18_Pos (18U) GPIO_MODE_IT_FALLING 0x10210000U RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk __TIM16_CLK_DISABLE __HAL_RCC_TIM16_CLK_DISABLE EXTI_IMR_MR10_Pos (10U) RCC_AHB2ENR_DCMIEN_Pos (0U) USB_OTG_GNPTXSTS_NPTQXSAV_Msk (0xFFU << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) DAC_CR_TEN1_Msk (0x1U << DAC_CR_TEN1_Pos) CAN_F8R2_FB9 CAN_F8R2_FB9_Msk CAN_RF0R_FMP0_Pos (0U) FMC_BTR2_CLKDIV_2 (0x4U << FMC_BTR2_CLKDIV_Pos) DCMI_ICR_VSYNC_ISC_Pos (3U) DMA_HIFCR_CTCIF7_Pos (27U) RCC_APB2RSTR_SAI1RST RCC_APB2RSTR_SAI1RST_Msk CAN_F11R1_FB20 CAN_F11R1_FB20_Msk CAN_F8R2_FB10_Pos (10U) USB_OTG_HFIR_FRIVL_Pos (0U) RTC_TR_MNT_0 (0x1U << RTC_TR_MNT_Pos) USB_OTG_HPTXSTS_PTXQTOP USB_OTG_HPTXSTS_PTXQTOP_Msk FMC_PCR_TCLR_0 (0x1U << FMC_PCR_TCLR_Pos) RTC_BKP13R RTC_BKP13R_Msk DCMI_RISR_ERR_RIS DCMI_RIS_ERR_RIS CAN_FM1R_FBM23_Pos (23U) CAN_F11R1_FB3_Msk (0x1U << CAN_F11R1_FB3_Pos) CAN_F12R1_FB11_Pos (11U) DMA_LISR_TCIF3 DMA_LISR_TCIF3_Msk __TIM1_FORCE_RESET __HAL_RCC_TIM1_FORCE_RESET FMC_SDSR_MODES2_0 (0x1U << FMC_SDSR_MODES2_Pos) CAN_TDT1R_DLC_Pos (0U) CAN_F4R2_FB15_Msk (0x1U << CAN_F4R2_FB15_Pos) CAN_F6R1_FB17 CAN_F6R1_FB17_Msk FLASH_OPTCR_OPTLOCK_Pos (0U) IS_ADC_REGULAR_DISC_NUMBER(NUMBER) (((NUMBER) >= 1U) && ((NUMBER) <= 8U)) L_tmpnam FILENAME_MAX DMA_SxFCR_FTH_0 (0x1U << DMA_SxFCR_FTH_Pos) GPIO_MODER_MODER7_Msk (0x3U << GPIO_MODER_MODER7_Pos) TIM_CR1_CKD_Pos (8U) __HAL_RCC_GPIOE_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN); UNUSED(tmpreg); } while(0U) EXTI_EMR_MR12 EXTI_EMR_MR12_Msk TIM_CCMR2_OC3PE_Msk (0x1U << TIM_CCMR2_OC3PE_Pos) CAN_F1R2_FB0_Pos (0U) FMC_SR_IFS_Msk (0x1U << FMC_SR_IFS_Pos) QUADSPI_CR_TCEN_Msk (0x1U << QUADSPI_CR_TCEN_Pos) I2C_SR2_TRA_Pos (2U) REGULAR_INJECTED_GROUP ADC_REGULAR_INJECTED_GROUP USB_OTG_GNPTXSTS_NPTQXSAV_5 (0x20U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) SYSCFG_MEMRMP_UFB_MODE_Msk (0x1U << SYSCFG_MEMRMP_UFB_MODE_Pos) CAN_FS1R_FSC13_Msk (0x1U << CAN_FS1R_FSC13_Pos) __HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE EXTI_IMR_MR20_Pos (20U) CAN_F7R2_FB1_Msk (0x1U << CAN_F7R2_FB1_Pos) RTC_ALRMBR_MSK3_Pos (23U) DMA_SxCR_MSIZE_Pos (13U) PHY_JABBER_DETECTION ((uint16_t)0x0002U) __HAL_RCC_GET_SYSCLK_SOURCE() (RCC->CFGR & RCC_CFGR_SWS) __ADC34_CLK_ENABLE __HAL_RCC_ADC34_CLK_ENABLE USB_OTG_DCFG_PERSCHIVL_0 (0x1U << USB_OTG_DCFG_PERSCHIVL_Pos) SYSCFG_EXTICR2_EXTI5_PI 0x0080U AHB2RSTR SDIO_STA_RXDAVL SDIO_STA_RXDAVL_Msk ADC_JSQR_JSQ4_Msk (0x1FU << ADC_JSQR_JSQ4_Pos) CAN_F1R1_FB30_Msk (0x1U << CAN_F1R1_FB30_Pos) RTC_CR_BYPSHAD_Pos (5U) GPIO_BSRR_BS_11 GPIO_BSRR_BS11 FMC_BCR2_BURSTEN FMC_BCR2_BURSTEN_Msk GPIO_OTYPER_OT_7 GPIO_OTYPER_OT7 SAI_xCLRFR_CAFSDET_Pos (5U) EXTI_SWIER_SWIER15_Msk (0x1U << EXTI_SWIER_SWIER15_Pos) IS_UART_WORD_LENGTH(LENGTH) (((LENGTH) == UART_WORDLENGTH_8B) || ((LENGTH) == UART_WORDLENGTH_9B)) FMC_PCR_PWID_Pos (4U) CAN_TSR_TERR1 CAN_TSR_TERR1_Msk __OPAMP_CSR_S3SELX OPAMP_CSR_S3SELX FLASH_SCALE3_LATENCY3_FREQ 90000000U __lock_init_recursive(lock) __retarget_lock_init_recursive(&lock) UART_PARITY_NONE 0x00000000U DMA_LISR_TEIF1_Msk (0x1U << DMA_LISR_TEIF1_Pos) SPI_CR1_SSM_Msk (0x1U << SPI_CR1_SSM_Pos) CAN_FA1R_FACT2_Msk (0x1U << CAN_FA1R_FACT2_Pos) __HAL_UNFREEZE_TIM3_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM3 __CRYP_CLK_ENABLE __HAL_RCC_CRYP_CLK_ENABLE CAN_F11R2_FB20_Msk (0x1U << CAN_F11R2_FB20_Pos) EXTI_IMR_MR14_Pos (14U) __GPIOJ_FORCE_RESET __HAL_RCC_GPIOJ_FORCE_RESET __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1 DCMI_RIS_FRAME_RIS_Pos (0U) EXTI_RTSR_TR9 EXTI_RTSR_TR9_Msk __HAL_RCC_DAC_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_DACRST)) FMC_BWTR2_ADDSET_0 (0x1U << FMC_BWTR2_ADDSET_Pos) USB_OTG_HCSPLT_PRTADDR_Msk (0x7FU << USB_OTG_HCSPLT_PRTADDR_Pos) RCC_PLLCFGR_PLLM_4 (0x10U << RCC_PLLCFGR_PLLM_Pos) __HAL_RTC_EXTI_GET_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GET_FLAG() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG())) USB_OTG_HCINTMSK_ACKM_Msk (0x1U << USB_OTG_HCINTMSK_ACKM_Pos) EXTI_IMR_MR3_Msk (0x1U << EXTI_IMR_MR3_Pos) DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) FMC_SDTR2_TRP_Msk (0xFU << FMC_SDTR2_TRP_Pos) RCC_CKGATENR_AHB2APB1_CKEN RCC_CKGATENR_AHB2APB1_CKEN_Msk TIM_ICSELECTION_DIRECTTI (TIM_CCMR1_CC1S_0) RCC_APB1RSTR_I2C2RST_Msk (0x1U << RCC_APB1RSTR_I2C2RST_Pos) SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) FMPI2C_CR1_ANFOFF_Msk (0x1U << FMPI2C_CR1_ANFOFF_Pos) FMC_PMEM_MEMHIZ2_Pos (24U) GPIO_PUPDR_PUPD2_Msk (0x3U << GPIO_PUPDR_PUPD2_Pos) USB_OTG_DIEPINT_INEPNE_Msk (0x1U << USB_OTG_DIEPINT_INEPNE_Pos) CAN_FM1R_FBM10_Pos (10U) CAN_TI0R_STID_Pos (21U) HAL_NAND_Read_Page HAL_NAND_Read_Page_8b TIM_CCER_CC3NE_Msk (0x1U << TIM_CCER_CC3NE_Pos) EXTI_RTSR_TR22_Pos (22U) EXTI_EMR_MR9_Msk (0x1U << EXTI_EMR_MR9_Pos) __printflike(fmtarg,firstvararg) __attribute__((__format__ (__printf__, fmtarg, firstvararg))) DMA_SxNDT_7 (0x0080U << DMA_SxNDT_Pos) __FIREWALL_CLK_ENABLE __HAL_RCC_FIREWALL_CLK_ENABLE CAN_F10R1_FB10 CAN_F10R1_FB10_Msk ADC_SMPR2_SMP5_0 (0x1U << ADC_SMPR2_SMP5_Pos) CAN_F4R2_FB28_Msk (0x1U << CAN_F4R2_FB28_Pos) PWR_CSR_WUF_Msk (0x1U << PWR_CSR_WUF_Pos) __CEC_CLK_ENABLE __HAL_RCC_CEC_CLK_ENABLE IS_TIM_BREAK_POLARITY(POLARITY) (((POLARITY) == TIM_BREAKPOLARITY_LOW) || ((POLARITY) == TIM_BREAKPOLARITY_HIGH)) __ETH_CLK_DISABLE __HAL_RCC_ETH_CLK_DISABLE __ADC1_CLK_SLEEP_ENABLE __HAL_RCC_ADC1_CLK_SLEEP_ENABLE TPI_FFSR_FlInProg_Pos 0U RTC_ISR_TSF_Pos (11U) IS_TIM_TRIGGERPOLARITY(POLARITY) (((POLARITY) == TIM_TRIGGERPOLARITY_INVERTED ) || ((POLARITY) == TIM_TRIGGERPOLARITY_NONINVERTED) || ((POLARITY) == TIM_TRIGGERPOLARITY_RISING ) || ((POLARITY) == TIM_TRIGGERPOLARITY_FALLING ) || ((POLARITY) == TIM_TRIGGERPOLARITY_BOTHEDGE )) RTC_TR_HU_Pos (16U) RCC_SYSCLK_DIV4 RCC_CFGR_HPRE_DIV4 SYSCFG_EXTICR1_EXTI3_PA 0x0000U RCC_CIR_LSERDYF_Pos (1U) CAN_F9R2_FB30_Msk (0x1U << CAN_F9R2_FB30_Pos) GPIO_MODER_MODER4 GPIO_MODER_MODER4_Msk __USFRACT_EPSILON__ 0x1P-8UHR CAN_F7R2_FB22 CAN_F7R2_FB22_Msk ADC_CR1_OVRIE_Pos (26U) IS_TIM_CLOCKPRESCALER(PRESCALER) (((PRESCALER) == TIM_CLOCKPRESCALER_DIV1) || ((PRESCALER) == TIM_CLOCKPRESCALER_DIV2) || ((PRESCALER) == TIM_CLOCKPRESCALER_DIV4) || ((PRESCALER) == TIM_CLOCKPRESCALER_DIV8)) CAN_TI2R_STID CAN_TI2R_STID_Msk TIM_TIM5_GPIO 0x00000000U DAC_DHR12R2_DACC2DHR DAC_DHR12R2_DACC2DHR_Msk UsageFault_IRQn PRIXLEAST32 __PRI32LEAST(X) CAN_RDH1R_DATA6_Pos (16U) FPU_FPCAR_ADDRESS_Pos 3U EXTI_RTSR_TR15 EXTI_RTSR_TR15_Msk CAN_TSR_ALST2_Pos (18U) GPIO_BRR_BR0 GPIO_BRR_BR0_Msk TIM_ETRPOLARITY_INVERTED (TIM_SMCR_ETP) I2C_CR2_ITBUFEN_Pos (10U) PWR_CR_PDDS_Msk (0x1U << PWR_CR_PDDS_Pos) __DBGMCU_RELEASE_RESET __HAL_RCC_DBGMCU_RELEASE_RESET ADC_DMAACCESSMODE_2 ((uint32_t)ADC_CCR_DMA_1) LPTIM_TRIGSAMPLETIME_8TRANSITION LPTIM_TRIGSAMPLETIME_8TRANSITIONS CAN_F5R1_FB8_Pos (8U) EXTI_RTSR_TR16_Pos (16U) __GPIOI_CLK_ENABLE __HAL_RCC_GPIOI_CLK_ENABLE GPIO_IDR_ID14_Pos (14U) DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos (5U) PWR_CSR_EWUP1 PWR_CSR_EWUP1_Msk __HRTIM1_CLK_DISABLE __HAL_RCC_HRTIM1_CLK_DISABLE CEC_IER_RXBRIE_Msk (0x1U << CEC_IER_RXBRIE_Pos) RCC_PERIPHCLK_FMPI2C1 0x00000080U __DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE USB_OTG_GINTMSK_DISCINT_Pos (29U) _END_STD_C  __HAL_RCC_DCMI_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN); UNUSED(tmpreg); } while(0U) CAN_F2R1_FB21_Pos (21U) DCMI_IER_LINE_IE_Msk (0x1U << DCMI_IER_LINE_IE_Pos) MPU_REGION_NUMBER4 ((uint8_t)0x04) TIM_DMA_ID_COMMUTATION ((uint16_t)0x0005) TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk USART_BRR_DIV_Mantissa_Pos (4U) GPIO_MODER_MODE15_0 (0x1U << GPIO_MODER_MODE15_Pos) SDIO_STA_CMDACT SDIO_STA_CMDACT_Msk ADC_CHANNEL_6 ((uint32_t)(ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1)) USB_OTG_DIEPINT_TXFE_Msk (0x1U << USB_OTG_DIEPINT_TXFE_Pos) SPI_SR_TXE_Msk (0x1U << SPI_SR_TXE_Pos) PRIxLEAST32 __PRI32LEAST(x) _result_k __HAL_RCC_PLLI2S_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = DISABLE) DWT_CTRL_FOLDEVTENA_Pos 21U RCC_APB2LPENR_SPI4LPEN_Msk (0x1U << RCC_APB2LPENR_SPI4LPEN_Pos) CAN_TI0R_IDE_Pos (2U) RTC_ALRMAR_DT_Msk (0x3U << RTC_ALRMAR_DT_Pos) __UART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET GPIO_BSRR_BS14_Pos (14U) __INT_MAX__ 0x7fffffff FMC_BCR2_WAITCFG_Pos (11U) QUADSPI_CCR_DCYC_Msk (0x1FU << QUADSPI_CCR_DCYC_Pos) HAL_TIM_StateTypeDef I2C_SR1_TIMEOUT_Pos (14U) __UART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET QUADSPI_CCR_INSTRUCTION_0 (0x01U << QUADSPI_CCR_INSTRUCTION_Pos) USB_OTG_GNPTXSTS_NPTQXSAV_1 (0x02U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) RCC_AHB3LPENR_QSPILPEN_Pos (1U) PWR_CR_OFFSET_BB (PWR_OFFSET + PWR_CR_OFFSET) CAN_F3R2_FB13 CAN_F3R2_FB13_Msk CAN_F2R1_FB20_Msk (0x1U << CAN_F2R1_FB20_Pos) ADC_JSQR_JSQ4_1 (0x02U << ADC_JSQR_JSQ4_Pos) __INTPTR_MAX__ 0x7fffffff CR_OFFSET_BB PWR_CR_OFFSET_BB FMPI2C_CR2_SADD FMPI2C_CR2_SADD_Msk IS_RCC_PERIPHCLK IS_RCC_PERIPHCLOCK TIM_EGR_TG_Msk (0x1U << TIM_EGR_TG_Pos) TIM_BDTR_DTG_4 (0x10U << TIM_BDTR_DTG_Pos) FMC_BWTR3_ACCMOD_Pos (28U) __SDIO_CLK_SLEEP_ENABLE __HAL_RCC_SDIO_CLK_SLEEP_ENABLE __STM32F4xx_ADC_EX_H  FLASH_OPTCR_WDG_SW_Pos (5U) CAN_F4R1_FB31_Pos (31U) __HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) != RESET) SCB_DFSR_DWTTRAP_Pos 2U FFA1R CEC_IER_RXENDIE_Msk (0x1U << CEC_IER_RXENDIE_Pos) UART_WORDLENGTH_9B ((uint32_t)USART_CR1_M) FMC_BCR4_MTYP_Pos (2U) CAN_F10R1_FB22_Msk (0x1U << CAN_F10R1_FB22_Pos) CAN1_SCE_IRQn HAL_CAN_STATE_RESET CAN_F7R1_FB16 CAN_F7R1_FB16_Msk SYSCFG_EXTICR3_EXTI11_PG 0x6000U CAN_F5R2_FB22_Msk (0x1U << CAN_F5R2_FB22_Pos) IS_TIM_OC_POLARITY(POLARITY) (((POLARITY) == TIM_OCPOLARITY_HIGH) || ((POLARITY) == TIM_OCPOLARITY_LOW)) I2C_CR2_ITERREN_Msk (0x1U << I2C_CR2_ITERREN_Pos) RTC_DR_DU_2 (0x4U << RTC_DR_DU_Pos) RCC_DCKCFGR_TIMPRE_BB (PERIPH_BB_BASE + (RCC_DCKCFGR_OFFSET * 32U) + (RCC_TIMPRE_BIT_NUMBER * 4U)) _WCHAR_T_  HAL_UART_ERROR_PE 0x00000001U __DEC128_EPSILON__ 1E-33DL MPU_REGION_SIZE_1MB ((uint8_t)0x13) SAI_xSLOTR_NBSLOT_0 (0x1U << SAI_xSLOTR_NBSLOT_Pos) __HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED __ULLFRACT_EPSILON__ 0x1P-64ULLR __HAL_RCC_GET_I2S_APB1_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_I2S1SRC)) CAN_F13R1_FB12 CAN_F13R1_FB12_Msk GPIO_OSPEEDER_OSPEEDR12_0 GPIO_OSPEEDR_OSPEED12_0 CAN_FFA1R_FFA23_Pos (23U) TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk EXTI_SWIER_SWIER19 EXTI_SWIER_SWIER19_Msk USB_OTG_DPID_Msk (0x3U << USB_OTG_DPID_Pos) RCC_CKGATENR_CM4DBG_CKEN RCC_CKGATENR_CM4DBG_CKEN_Msk FMC_BTR4_CLKDIV_1 (0x2U << FMC_BTR4_CLKDIV_Pos) CAN_F6R1_FB18_Pos (18U) CAN_F4R1_FB25_Pos (25U) SAI_GCR_SYNCIN_Msk (0x3U << SAI_GCR_SYNCIN_Pos) long long unsigned int UART_WAKEUPMETHOD_ADDRESSMARK 0x00000800U __printf0like(fmtarg,firstvararg)  EXTI_SWIER_SWIER11_Msk (0x1U << EXTI_SWIER_SWIER11_Pos) CAN_F10R2_FB27 CAN_F10R2_FB27_Msk RCC_APB2ENR_ADC1EN_Msk (0x1U << RCC_APB2ENR_ADC1EN_Pos) CAN_TI1R_TXRQ_Pos (0U) __HAL_HRTIM_SetClockPrescaler __HAL_HRTIM_SETCLOCKPRESCALER CAN_F1R1_FB1_Pos (1U) CAN_RDH1R_DATA7 CAN_RDH1R_DATA7_Msk RCC_AHB1LPENR_GPIOHLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOHLPEN_Pos) ADC_SQR3_SQ6_Msk (0x1FU << ADC_SQR3_SQ6_Pos) TIM1_BASE (APB2PERIPH_BASE + 0x0000U) DMA_HIFCR_CTCIF4_Msk (0x1U << DMA_HIFCR_CTCIF4_Pos) CAN1_RX1_IRQn RTC_BKP5R_Msk (0xFFFFFFFFU << RTC_BKP5R_Pos) RCC_RTCCLKSOURCE_HSE_DIV3 0x00030300U RCC_MAX_FREQUENCY_SCALE3 120000000U FMC_BTR2_DATAST_5 (0x20U << FMC_BTR2_DATAST_Pos) ADC_CR2_ADON ADC_CR2_ADON_Msk ADC_SQR1_L ADC_SQR1_L_Msk RTC_CALR_CALM RTC_CALR_CALM_Msk ADC_CDR_DATA1_Msk (0xFFFFU << ADC_CDR_DATA1_Pos) __GNUC__ 6 GPIO_AFRH_AFSEL8_3 (0x8U << GPIO_AFRH_AFSEL8_Pos) CAN_F13R2_FB24_Msk (0x1U << CAN_F13R2_FB24_Pos) ADC_SMPR1_SMP15_Pos (15U) SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) RCC_DCKCFGR_PLLSAIDIVQ RCC_DCKCFGR_PLLSAIDIVQ_Msk GPIO_IDR_ID4_Pos (4U) TIM_OCNPOLARITY_HIGH 0x00000000U HAL_IS_BIT_CLR(REG,BIT) (((REG) & (BIT)) == RESET) DAC_DOR1_DACC1DOR_Pos (0U) SYSCFG_EXTICR3_EXTI8_PH 0x0007U RCC_USBCLK_PLLSAI1 RCC_USBCLKSOURCE_PLLSAI1 GPIO_PUPDR_PUPD11_Pos (22U) I2C_SR2_BUSY_Msk (0x1U << I2C_SR2_BUSY_Pos) MAX_ETH_PAYLOAD ETH_MAX_ETH_PAYLOAD CAN_F7R1_FB6 CAN_F7R1_FB6_Msk __USART3_CLK_ENABLE __HAL_RCC_USART3_CLK_ENABLE __HAL_RCC_TIM12_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM12RST)) CAN_F5R2_FB18 CAN_F5R2_FB18_Msk CAN_TSR_RQCP0 CAN_TSR_RQCP0_Msk GPIO_AFRH_AFSEL13_2 (0x4U << GPIO_AFRH_AFSEL13_Pos) DAC_CR_EN2_Msk (0x1U << DAC_CR_EN2_Pos) RTC_TR_MNU_0 (0x1U << RTC_TR_MNU_Pos) DAC_SR_DMAUDR1 DAC_SR_DMAUDR1_Msk CAN_F0R2_FB9_Pos (9U) CAN_F3R2_FB11_Pos (11U) GPIO_MODER_MODER2_0 (0x1U << GPIO_MODER_MODER2_Pos) CAN_F8R1_FB19 CAN_F8R1_FB19_Msk SDIO_POWER_PWRCTRL_0 (0x1U << SDIO_POWER_PWRCTRL_Pos) USB_OTG_DCTL_GINSTS_Msk (0x1U << USB_OTG_DCTL_GINSTS_Pos) DMA_LISR_TEIF3_Pos (25U) CAN_F7R2_FB25_Msk (0x1U << CAN_F7R2_FB25_Pos) RCC_PLLDIV_2 RCC_PLL_DIV2 __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) == RESET) __HAL_FREEZE_TIM10_DBGMCU __HAL_DBGMCU_FREEZE_TIM10 GPIO_PUPDR_PUPDR0_1 GPIO_PUPDR_PUPD0_1 TIM_DMABurstLength_11Transfers TIM_DMABURSTLENGTH_11TRANSFERS HSE_VALUE ((uint32_t)8000000U) USB_OTG_DOEPCTL_STALL USB_OTG_DOEPCTL_STALL_Msk CAN_TDL2R_DATA3_Msk (0xFFU << CAN_TDL2R_DATA3_Pos) SPI_I2SCFGR_I2SMOD_Msk (0x1U << SPI_I2SCFGR_I2SMOD_Pos) RTC_CR_ALRAE RTC_CR_ALRAE_Msk GPIO_OTYPER_OT0_Pos (0U) FLASH_ERROR_SIZ HAL_FLASH_ERROR_SIZE CAN_F3R1_FB10_Msk (0x1U << CAN_F3R1_FB10_Pos) CAN_F12R2_FB16 CAN_F12R2_FB16_Msk USB_OTG_GUSBCFG_FHMOD_Msk (0x1U << USB_OTG_GUSBCFG_FHMOD_Pos) USB_OTG_GAHBCFG_HBSTLEN_0 (0x0U << USB_OTG_GAHBCFG_HBSTLEN_Pos) CAN_F2R2_FB26 CAN_F2R2_FB26_Msk CAN_F8R2_FB7 CAN_F8R2_FB7_Msk ADC_CCR_DMA_Msk (0x3U << ADC_CCR_DMA_Pos) RCC_HSION_BIT_NUMBER 0x00U _INTPTR_EQ_INT  HAL_DCMI_ConfigCROP HAL_DCMI_ConfigCrop __RNG_FORCE_RESET __HAL_RCC_RNG_FORCE_RESET CEC_ISR_ARBLST_Msk (0x1U << CEC_ISR_ARBLST_Pos) SDIO_MASK_TXACTIE SDIO_MASK_TXACTIE_Msk EXTI_SWIER_SWIER18_Pos (18U) HAL_REMAPDMA_TIM17_DMA_CH2 DMA_REMAP_TIM17_DMA_CH2 CAN_F13R2_FB23_Msk (0x1U << CAN_F13R2_FB23_Pos) CAN_F6R1_FB8 CAN_F6R1_FB8_Msk TIM_EVENTSOURCE_COM TIM_EGR_COMG CAN_F2R2_FB27_Msk (0x1U << CAN_F2R2_FB27_Pos) TIM_DCR_DBL_2 (0x04U << TIM_DCR_DBL_Pos) FMC_SDCR1_MWID FMC_SDCR1_MWID_Msk RCC_BDCR_RTCSEL_1 (0x2U << RCC_BDCR_RTCSEL_Pos) CAN_F3R2_FB8_Pos (8U) CAN_F8R2_FB5_Pos (5U) TPI_DEVID_MinBufSz_Pos 6U RCC_SYSCLK_DIV128 RCC_CFGR_HPRE_DIV128 _NOINLINE __attribute__ ((__noinline__)) FLASH_TYPEPROGRAM_HALFWORD 0x00000001U TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) GPIO_PUPDR_PUPD10_0 (0x1U << GPIO_PUPDR_PUPD10_Pos) RTC_ALRMBR_SU_1 (0x2U << RTC_ALRMBR_SU_Pos) __HAL_SD_SDMMC_CLEAR_FLAG __HAL_SD_SDIO_CLEAR_FLAG __HAL_RCC_I2C2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C2EN)) __LTDC_FORCE_RESET __HAL_RCC_LTDC_FORCE_RESET GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk __TIM20_CLK_ENABLE __HAL_RCC_TIM20_CLK_ENABLE CAN_F5R2_FB21_Pos (21U) TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk RCC_AHB1LPENR_GPIOFLPEN_Pos (5U) USB_OTG_DVBUSDIS_VBUSDT_Pos (0U) PWR_PVD_MODE_EVENT_RISING_FALLING 0x00020003U CAN_F11R1_FB15_Pos (15U) FLASH_CR_SNB_3 (0x08U << FLASH_CR_SNB_Pos) __HAL_UART_ONE_BIT_SAMPLE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3|= USART_CR3_ONEBIT) __HAL_RCC_USART2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_USART2LPEN)) PWR_STOPENTRY_WFE ((uint8_t)0x02) RCC_OSCILLATORTYPE_LSI 0x00000008U CAN_F8R1_FB10 CAN_F8R1_FB10_Msk CAN_F13R1_FB10_Msk (0x1U << CAN_F13R1_FB10_Pos) FMPI2C_ISR_NACKF FMPI2C_ISR_NACKF_Msk USB_OTG_HCSPLT_XACTPOS USB_OTG_HCSPLT_XACTPOS_Msk GPIO_MODER_MODE12_Msk (0x3U << GPIO_MODER_MODE12_Pos) PWR_PVD_MODE_IT_RISING_FALLING 0x00010003U CAN_F0R1_FB15_Msk (0x1U << CAN_F0R1_FB15_Pos) SCB_DFSR_EXTERNAL_Pos 4U RCC_MCO_DIV4 RCC_MCODIV_4 FMC_SDTR2_TRC_Msk (0xFU << FMC_SDTR2_TRC_Pos) FMC_BWTR2_BUSTURN_0 (0x1U << FMC_BWTR2_BUSTURN_Pos) RTC_ALRMAR_MNU_Pos (8U) FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) HAL_DMA_StateTypeDef CAN_IT_ERROR_WARNING ((uint32_t)CAN_IER_EWGIE) DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos) CAN_F4R2_FB12 CAN_F4R2_FB12_Msk EXTI_SWIER_SWIER5 EXTI_SWIER_SWIER5_Msk __APCS_32__ 1 USB_OTG_GUSBCFG_TRDT_0 (0x1U << USB_OTG_GUSBCFG_TRDT_Pos) DAC_CR_WAVE2_Msk (0x3U << DAC_CR_WAVE2_Pos) APB1LPENR __I2C3_RELEASE_RESET __HAL_RCC_I2C3_RELEASE_RESET FMPI2C_CR1_TXDMAEN FMPI2C_CR1_TXDMAEN_Msk UART_HWCONTROL_RTS_CTS ((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE)) TIM_CCER_CC2P_Pos (5U) IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_LATENCY_0) || ((LATENCY) == FLASH_LATENCY_1) || ((LATENCY) == FLASH_LATENCY_2) || ((LATENCY) == FLASH_LATENCY_3) || ((LATENCY) == FLASH_LATENCY_4) || ((LATENCY) == FLASH_LATENCY_5) || ((LATENCY) == FLASH_LATENCY_6) || ((LATENCY) == FLASH_LATENCY_7) || ((LATENCY) == FLASH_LATENCY_8) || ((LATENCY) == FLASH_LATENCY_9) || ((LATENCY) == FLASH_LATENCY_10) || ((LATENCY) == FLASH_LATENCY_11) || ((LATENCY) == FLASH_LATENCY_12) || ((LATENCY) == FLASH_LATENCY_13) || ((LATENCY) == FLASH_LATENCY_14) || ((LATENCY) == FLASH_LATENCY_15)) RTC_TR_PM RTC_TR_PM_Msk __HAL_RCC_LSI_ENABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = ENABLE) DWT_CTRL_CYCCNTENA_Msk (0x1UL ) TIM_DCR_DBA_0 (0x01U << TIM_DCR_DBA_Pos) RCC_APB1RSTR_TIM13RST RCC_APB1RSTR_TIM13RST_Msk USART_SR_RXNE_Pos (5U) __TIM3_FORCE_RESET __HAL_RCC_TIM3_FORCE_RESET SPDIFRX_DR0_V SPDIFRX_DR0_V_Msk ADC_SQR3_SQ1_3 (0x08U << ADC_SQR3_SQ1_Pos) ADC_SQR2_SQ11_4 (0x10U << ADC_SQR2_SQ11_Pos) CAN_F3R2_FB17_Msk (0x1U << CAN_F3R2_FB17_Pos) GPIOG_BASE (AHB1PERIPH_BASE + 0x1800U) TIM_CHANNEL_1 0x00000000U CAN_F7R2_FB31_Pos (31U) RTC_ISR_ALRAWF_Pos (0U) CAN_F11R2_FB1_Msk (0x1U << CAN_F11R2_FB1_Pos) GPIO_AF2_TIM3 ((uint8_t)0x02) PHY_POWERDOWN ((uint16_t)0x0800U) DCMI_RISR_OVF_RIS DCMI_RIS_OVR_RIS TIM_CCR4_CCR4_Msk (0xFFFFU << TIM_CCR4_CCR4_Pos) GPIO_ODR_OD13_Pos (13U) CAN_F7R2_FB1 CAN_F7R2_FB1_Msk CAN_F1R2_FB17 CAN_F1R2_FB17_Msk __HAL_RCC_GPIOA_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN); UNUSED(tmpreg); } while(0U) __sbuf FMC_BCR1_CPSIZE_Pos (16U) TIM_DMABURSTLENGTH_8TRANSFERS 0x00000700U SPI_CR1_DFF SPI_CR1_DFF_Msk FLASH_OPTCR_nRST_STOP FLASH_OPTCR_nRST_STOP_Msk EXTI_FTSR_TR12_Msk (0x1U << EXTI_FTSR_TR12_Pos) RTC_CALR_CALM_Pos (0U) __HAL_RCC_USART3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_USART3EN)) IS_RCC_MCO1SOURCE(SOURCE) (((SOURCE) == RCC_MCO1SOURCE_HSI) || ((SOURCE) == RCC_MCO1SOURCE_LSE) || ((SOURCE) == RCC_MCO1SOURCE_HSE) || ((SOURCE) == RCC_MCO1SOURCE_PLLCLK)) TIM_SR_UIF_Msk (0x1U << TIM_SR_UIF_Pos) CAN_F2R1_FB8_Msk (0x1U << CAN_F2R1_FB8_Pos) ADC_CSR_AWD1_Pos (0U) DWT_CTRL_NUMCOMP_Pos 28U ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) USART_CR1_RWU_Pos (1U) __HAL_RCC_UART4_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) == RESET) CAN_F8R2_FB15_Msk (0x1U << CAN_F8R2_FB15_Pos) DMA_HIFCR_CTCIF6_Msk (0x1U << DMA_HIFCR_CTCIF6_Pos) __DCMI_CLK_ENABLE __HAL_RCC_DCMI_CLK_ENABLE ADC_SQR3_SQ5 ADC_SQR3_SQ5_Msk CAN_F9R2_FB18_Pos (18U) EXTI_EMR_MR0 EXTI_EMR_MR0_Msk CAN_F7R2_FB25_Pos (25U) I2C_OAR2_ADD2_Pos (1U) RTC_ALRMBR_MNT_Msk (0x7U << RTC_ALRMBR_MNT_Pos) __HAL_RCC_SAI1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SAI1LPEN)) SPDIFRX_DIR_TLO_Msk (0x1FFFU << SPDIFRX_DIR_TLO_Pos) RTC_ALRMAR_MNT_2 (0x4U << RTC_ALRMAR_MNT_Pos) GPIO_IDR_ID1 GPIO_IDR_ID1_Msk TIM_CLOCKSOURCE_ITR2 (TIM_SMCR_TS_1) ADC_SR_AWD_Pos (0U) SDIO_STA_CCRCFAIL SDIO_STA_CCRCFAIL_Msk TIM_SR_COMIF_Msk (0x1U << TIM_SR_COMIF_Pos) SPI_CR1_BR SPI_CR1_BR_Msk USB_OTG_DSTS_EERR_Pos (3U) __HAL_RCC_SPI1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) == RESET) GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk PWR_PVD_MODE_NORMAL 0x00000000U __SPI4_IS_CLK_DISABLED __HAL_RCC_SPI4_IS_CLK_DISABLED IS_RCC_PLLSAIP_VALUE(VALUE) (((VALUE) == RCC_PLLSAIP_DIV2) || ((VALUE) == RCC_PLLSAIP_DIV4) || ((VALUE) == RCC_PLLSAIP_DIV6) || ((VALUE) == RCC_PLLSAIP_DIV8)) SCNoPTR __SCNPTR(o) RTC_BKP11R_Msk (0xFFFFFFFFU << RTC_BKP11R_Pos) FMC_BCR3_MBKEN FMC_BCR3_MBKEN_Msk CAN_TI2R_TXRQ_Msk (0x1U << CAN_TI2R_TXRQ_Pos) FMC_BTR1_CLKDIV_1 (0x2U << FMC_BTR1_CLKDIV_Pos) CAN_F12R1_FB25_Msk (0x1U << CAN_F12R1_FB25_Pos) TIM_CCMR1_OC1PE_Pos (3U) RTC_ALRMBR_DT_1 (0x2U << RTC_ALRMBR_DT_Pos) EXTI_EMR_MR12_Pos (12U) FMC_BWTR3_BUSTURN_0 (0x1U << FMC_BWTR3_BUSTURN_Pos) ITM_LSR_Present_Msk (1UL ) RCC_SAI1CLKSOURCE_PLLR ((uint32_t)RCC_DCKCFGR_SAI1SRC_1) CAN_FM1R_FBM24 CAN_FM1R_FBM24_Msk CAN_F13R1_FB3_Msk (0x1U << CAN_F13R1_FB3_Pos) RCC_APB2ENR_TIM8EN_Msk (0x1U << RCC_APB2ENR_TIM8EN_Pos) USB_OTG_GINTSTS_NPTXFE_Msk (0x1U << USB_OTG_GINTSTS_NPTXFE_Pos) FMPI2C_ISR_ARLO_Msk (0x1U << FMPI2C_ISR_ARLO_Pos) CAN_F10R1_FB28 CAN_F10R1_FB28_Msk USB_OTG_GOTGCTL_ASVLD_Msk (0x1U << USB_OTG_GOTGCTL_ASVLD_Pos) QUADSPI_FCR_CTCF QUADSPI_FCR_CTCF_Msk TIM_SR_CC3IF_Pos (3U) SAI_FIFOStatus_Empty SAI_FIFOSTATUS_EMPTY RTC_DR_MU_Msk (0xFU << RTC_DR_MU_Pos) CEC_CR_CECEN_Pos (0U) RTC_DR_DT_1 (0x2U << RTC_DR_DT_Pos) TIM_CNT_CNT TIM_CNT_CNT_Msk CAN_F1R1_FB18 CAN_F1R1_FB18_Msk LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS LPTIM_CLOCKSAMPLETIME_2TRANSITIONS RTC_TR_ST_Pos (4U) FMC_BCR1_MBKEN FMC_BCR1_MBKEN_Msk OB_WRP_SECTOR_3 0x00000008U USB_OTG_DIEPEACHMSK1_EPDM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_EPDM_Pos) CAN_F1R1_FB5_Msk (0x1U << CAN_F1R1_FB5_Pos) PHY_HALFDUPLEX_100M ((uint16_t)0x2000U) GPIO_IDR_ID10 GPIO_IDR_ID10_Msk CAN_F10R2_FB8_Msk (0x1U << CAN_F10R2_FB8_Pos) FMC_SDTR1_TRAS_0 (0x1U << FMC_SDTR1_TRAS_Pos) __HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE QUADSPI_CR_EN_Pos (0U) SCNo16 __SCN16(o) PHY_BSR ((uint16_t)0x0001U) __STM32F4xx_ADC_H  __sgetc_raw_r(__ptr,__f) (--(__f)->_r < 0 ? __srget_r(__ptr, __f) : (int)(*(__f)->_p++)) CAN_F1R1_FB25_Pos (25U) DCMI_CWSIZE_VLINE_Pos (16U) __SPI5_CLK_DISABLE __HAL_RCC_SPI5_CLK_DISABLE __GPIOF_CLK_SLEEP_DISABLE __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE __HAL_RCC_USART2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) != RESET) CAN_F1R1_FB28 CAN_F1R1_FB28_Msk FMC_PATT_ATTWAIT2 FMC_PATT_ATTWAIT2_Msk DMA_HISR_HTIF6 DMA_HISR_HTIF6_Msk SCNx16 __SCN16(x) SD_CMD_SDMMC_RW_EXTENDED SD_CMD_SDIO_RW_EXTENDED RTC_ISR_WUTWF_Pos (2U) UFB_MODE_BitNumber UFB_MODE_BIT_NUMBER USB_OTG_GAHBCFG_HBSTLEN_Pos (1U) TIM7_IRQn USB_OTG_DOEPCTL_CNAK_Pos (26U) SCB_SHCSR_MEMFAULTACT_Pos 0U __TIM15_RELEASE_RESET __HAL_RCC_TIM15_RELEASE_RESET __HAL_RCC_TIM5_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM5LPEN)) ADC_SMPR1_SMP15_1 (0x2U << ADC_SMPR1_SMP15_Pos) GPIO_PIN_5 ((uint16_t)0x0020) __HAL_RCC_I2SCLK __HAL_RCC_I2S_CONFIG CAN_F11R2_FB29_Msk (0x1U << CAN_F11R2_FB29_Pos) DMA_SxFCR_FS_2 (0x4U << DMA_SxFCR_FS_Pos) QUADSPI_CR_DMAEN_Pos (2U) DMA_SxNDT_5 (0x0020U << DMA_SxNDT_Pos) __attribute_malloc__  CAN_FS1R_FSC5 CAN_FS1R_FSC5_Msk CAN_F12R1_FB30_Msk (0x1U << CAN_F12R1_FB30_Pos) __HAL_RCC_CAN2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) != RESET) EXTI_FTSR_TR20 EXTI_FTSR_TR20_Msk __HAL_PVM_EVENT_ENABLE __HAL_PWR_PVM_EVENT_ENABLE RCC_CKGATENR_SPARE_CKEN RCC_CKGATENR_SPARE_CKEN_Msk ADC_CR1_JAUTO_Pos (10U) __HAL_UNFREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM1 USART_CR1_IDLEIE_Pos (4U) FMPI2C_CR2_RD_WRN_Pos (10U) ADC_SQR3_SQ3_0 (0x01U << ADC_SQR3_SQ3_Pos) CAN_RI0R_STID_Pos (21U) TIM_DCR_DBA_3 (0x08U << TIM_DCR_DBA_Pos) __USB_CLK_SLEEP_ENABLE __HAL_RCC_USB_CLK_SLEEP_ENABLE USB_OTG_HCCHAR_EPDIR USB_OTG_HCCHAR_EPDIR_Msk CAN_TI0R_TXRQ_Pos (0U) EXTI_RTSR_TR16_Msk (0x1U << EXTI_RTSR_TR16_Pos) IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) CAN_F0R1_FB2_Msk (0x1U << CAN_F0R1_FB2_Pos) USART_CR1_RE_Pos (2U) GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk __HAL_ADC_CALFACT_DIFF_GET ADC_CALFACT_DIFF_GET FMPI2C_ISR_DIR FMPI2C_ISR_DIR_Msk SYSCFG_EXTICR4_EXTI12_PC 0x0002U SDIO_STA_CMDACT_Pos (11U) CAN2_TX_IRQn SPDIFRX_SR_SERR_Msk (0x1U << SPDIFRX_SR_SERR_Pos) CAN_F0R2_FB11_Pos (11U) __SWPMI1_FORCE_RESET __HAL_RCC_SWPMI1_FORCE_RESET TIM_SMCR_ETPS_Pos (12U) CAN_F12R2_FB22_Pos (22U) QUADSPI_DLR_DL_Msk (0xFFFFFFFFU << QUADSPI_DLR_DL_Pos) FMPI2C_ICR_OVRCF_Msk (0x1U << FMPI2C_ICR_OVRCF_Pos) _INTPTR_T_DECLARED  RCC_AHB1LPENR_GPIOBLPEN_Pos (1U) SysTick_CTRL_ENABLE_Pos 0U FLASH_ACR_LATENCY_Pos (0U) RTC_TR_MNU_Pos (8U) FMC_BCR1_BURSTEN_Msk (0x1U << FMC_BCR1_BURSTEN_Pos) EXTI_IMR_MR14 EXTI_IMR_MR14_Msk AutoBusOff CAN_F3R1_FB3 CAN_F3R1_FB3_Msk __HAL_RCC_PLL_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLON_BB = DISABLE) ADC_CDR_DATA2_Pos (16U) CAN_F6R1_FB29_Pos (29U) FMC_BCR2_WAITPOL FMC_BCR2_WAITPOL_Msk GPIO_AFRH_AFRH6_2 GPIO_AFRH_AFSEL14_2 RCC_APB1RSTR_TIM5RST RCC_APB1RSTR_TIM5RST_Msk CAN_FA1R_FACT14_Msk (0x1U << CAN_FA1R_FACT14_Pos) unsigned int FLASH_R_BASE (AHB1PERIPH_BASE + 0x3C00U) FLASH_ERROR_WRP HAL_FLASH_ERROR_WRP CAN_FLAG_EWG (0x00000300U) CAN_FA1R_FACT9 CAN_FA1R_FACT9_Msk CAN_MSR_RXM_Msk (0x1U << CAN_MSR_RXM_Pos) USB_OTG_DIEPCTL_TXFNUM_2 (0x4U << USB_OTG_DIEPCTL_TXFNUM_Pos) AHB3LPENR CAN_F3R1_FB29_Pos (29U) ADC_CSR_EOC3_Msk (0x1U << ADC_CSR_EOC3_Pos) SDIO_CMD_WAITINT_Msk (0x1U << SDIO_CMD_WAITINT_Pos) CAN_ESR_REC_Pos (24U) ADC_RESOLUTION_6B ((uint32_t)ADC_CR1_RES) TIM8_TRG_COM_TIM14_IRQn CAN_BS1_11TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_1)) SPDIFRX_CSR_USR SPDIFRX_CSR_USR_Msk GPIO_PUPDR_PUPDR2 GPIO_PUPDR_PUPD2 __HAL_RCC_MCO_CONFIG __HAL_RCC_MCO1_CONFIG CAN_F2R1_FB16 CAN_F2R1_FB16_Msk FMC_BCR1_WAITPOL_Pos (9U) RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk RCC_APB1RSTR_I2C1RST_Msk (0x1U << RCC_APB1RSTR_I2C1RST_Pos) RTC_TSTR_MNU_3 (0x8U << RTC_TSTR_MNU_Pos) FMC_SDCR1_NC_1 (0x2U << FMC_SDCR1_NC_Pos) RTC_ALRMBR_HU_2 (0x4U << RTC_ALRMBR_HU_Pos) HAL_ADC_ERROR_DMA 0x04U GPIO_PUPDR_PUPD7_0 (0x1U << GPIO_PUPDR_PUPD7_Pos) CAN_F2R2_FB21_Pos (21U) PWR_CR_CSBF_Pos (3U) CAN_F11R1_FB12 CAN_F11R1_FB12_Msk FMC_BTR1_DATAST_6 (0x40U << FMC_BTR1_DATAST_Pos) __HAL_DBGMCU_FREEZE_TIM14() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM14_STOP)) CAN_F2R1_FB5 CAN_F2R1_FB5_Msk CAN_IT_RQCP1 CAN_IT_TME FMC_BCR4_WAITCFG_Pos (11U) CAN_FA1R_FACT10_Pos (10U) ADC_JSQR_JL_1 (0x2U << ADC_JSQR_JL_Pos) __HAL_RCC_CEC_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CECRST)) CAN_F1R2_FB5 CAN_F1R2_FB5_Msk USB_OTG_DOEPCTL_EPENA_Msk (0x1U << USB_OTG_DOEPCTL_EPENA_Pos) __SMARTCARD_DMA_REQUEST_DISABLE __HAL_SMARTCARD_DMA_REQUEST_DISABLE USB_OTG_DOEPMSK_B2BSTUP_Pos (6U) DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk TIM_CCMR1_IC2PSC_0 (0x1U << TIM_CCMR1_IC2PSC_Pos) __I2C2_IS_CLK_ENABLED __HAL_RCC_I2C2_IS_CLK_ENABLED __need_inttypes __DBL_DIG__ 15 USB_OTG_GUSBCFG_PHYLPCS USB_OTG_GUSBCFG_PHYLPCS_Msk DMA_HISR_HTIF7_Pos (26U) SRAM_BASE SRAM1_BASE SAI_xCR2_MUTECNT_Msk (0x3FU << SAI_xCR2_MUTECNT_Pos) SCB_AIRCR_VECTCLRACTIVE_Pos 1U USB_OTG_GOTGINT_SEDET USB_OTG_GOTGINT_SEDET_Msk USB_OTG_GINTSTS_RSTDET USB_OTG_GINTSTS_RSTDET_Msk GPIO_IDR_IDR_7 GPIO_IDR_ID7 WWDG_IRQn SCB_SHCSR_MEMFAULTENA_Pos 16U SCB_CCR_NONBASETHRDENA_Pos 0U CAN_FA1R_FACT21 CAN_FA1R_FACT21_Msk DCMI_DR_BYTE2_Pos (16U) CAN_F2R2_FB15_Pos (15U) IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC) RCC_CSR_IWDGRSTF_Msk (0x1U << RCC_CSR_IWDGRSTF_Pos) FMC_BCR3_WAITPOL_Msk (0x1U << FMC_BCR3_WAITPOL_Pos) DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL ) DMA_SxCR_CHSEL DMA_SxCR_CHSEL_Msk ADC_CR2_EXTEN_Pos (28U) ADC_SQR2_SQ9_2 (0x04U << ADC_SQR2_SQ9_Pos) USB_OTG_DIEPINT_PKTDRPSTS USB_OTG_DIEPINT_PKTDRPSTS_Msk __ADC34_IS_CLK_ENABLED __HAL_RCC_ADC34_IS_CLK_ENABLED __AFIO_CLK_ENABLE __HAL_RCC_AFIO_CLK_ENABLE __HAL_COMP_GET_EXTI_LINE COMP_GET_EXTI_LINE CAN_F3R1_FB25_Msk (0x1U << CAN_F3R1_FB25_Pos) USART_CR3_DMAT_Pos (7U) RTC_CALIBR_DCS_Pos (7U) __TIM7_FORCE_RESET __HAL_RCC_TIM7_FORCE_RESET FMC_BTR4_ACCMOD_0 (0x1U << FMC_BTR4_ACCMOD_Pos) __HAL_RCC_USART3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_USART3LPEN)) DMA_SxFCR_FEIE DMA_SxFCR_FEIE_Msk PWR_CR_PLS_LEV5 0x000000A0U CAN_TSR_ALST2 CAN_TSR_ALST2_Msk RTC_BKP6R_Msk (0xFFFFFFFFU << RTC_BKP6R_Pos) HAL_I2CFastModePlusConfig(SYSCFG_I2CFastModePlus,cmd) (((cmd)==ENABLE)? HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus): HAL_I2CEx_DisableFastModePlus(SYSCFG_I2CFastModePlus)) USB_OTG_GINTMSK_ISOODRPM USB_OTG_GINTMSK_ISOODRPM_Msk DAC_CR_WAVE1_Msk (0x3U << DAC_CR_WAVE1_Pos) RCC_AHB1LPENR_GPIODLPEN_Pos (3U) ETH_MMCTIMR 0x00000110U USB_OTG_GINTMSK_ENUMDNEM_Msk (0x1U << USB_OTG_GINTMSK_ENUMDNEM_Pos) SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) _nbuf SCB_ICSR_ISRPREEMPT_Pos 23U SDIO_STA_TXFIFOHE SDIO_STA_TXFIFOHE_Msk GPIO_MODER_MODER12_Msk (0x3U << GPIO_MODER_MODER12_Pos) CAN_RI1R_STID CAN_RI1R_STID_Msk USB_EXTI_LINE_WAKEUP USB_WAKEUP_EXTI_LINE __SDMMC_CLK_DISABLE __HAL_RCC_SDMMC_CLK_DISABLE _REENT_MBRTOWC_STATE(ptr) ((ptr)->_new._reent._mbrtowc_state) GPIO_PIN_6 ((uint16_t)0x0040) HAL_PCD_ActiveRemoteWakeup HAL_PCD_ActivateRemoteWakeup EXTI_EMR_MR18_Pos (18U) CAN_F6R2_FB27_Msk (0x1U << CAN_F6R2_FB27_Pos) FMPI2C_OAR1_OA1 FMPI2C_OAR1_OA1_Msk __USB_OTG_FS_CLK_DISABLE __HAL_RCC_USB_OTG_FS_CLK_DISABLE TIM_ETRPOLARITY_NONINVERTED 0x00000000U CAN_F8R1_FB23_Msk (0x1U << CAN_F8R1_FB23_Pos) CAN_RDT1R_DLC CAN_RDT1R_DLC_Msk CAN_F11R2_FB11_Pos (11U) ADC_CSR_DOVR2 ADC_CSR_OVR2 CAN_F8R1_FB22 CAN_F8R1_FB22_Msk ADC_SQR2_SQ8_Pos (5U) _REENT_STRTOK_LAST(ptr) ((ptr)->_new._reent._strtok_last) RCC_APB2RSTR_TIM8RST RCC_APB2RSTR_TIM8RST_Msk CAN_F4R2_FB25_Pos (25U) CAN_F2R1_FB27 CAN_F2R1_FB27_Msk CAN_IER_BOFIE_Msk (0x1U << CAN_IER_BOFIE_Pos) RCC_AHB1LPENR_CRCLPEN_Pos (12U) FMC_BCR2_WAITEN FMC_BCR2_WAITEN_Msk I2C_CR2_FREQ_1 (0x02U << I2C_CR2_FREQ_Pos) IS_TIM_COMPLEMENTARY_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3)) DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE) __compiler_membar() __asm __volatile(" " : : : "memory") HASH_HMACKeyType_ShortKey HASH_HMAC_KEYTYPE_SHORTKEY TIM14_BASE (APB1PERIPH_BASE + 0x2000U) CAN_MCR_NART CAN_MCR_NART_Msk RCC_MCO_DIV32 RCC_MCODIV_32 FMC_BTR4_BUSTURN_1 (0x2U << FMC_BTR4_BUSTURN_Pos) CAN_SJW_2TQ ((uint32_t)CAN_BTR_SJW_0) FLASH_KEY1 0x45670123U __HAL_RCC_WWDG_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) == RESET) USART_CR3_RTSE USART_CR3_RTSE_Msk UART4_IRQn USART3_IRQn ADC_SQR3_SQ6_2 (0x04U << ADC_SQR3_SQ6_Pos) FMC_BTR2_DATAST_0 (0x01U << FMC_BTR2_DATAST_Pos) RCC_RTCEN_BIT_NUMBER 0x0FU SPDIFRX_SR_WIDTH5_Pos (16U) USB_OTG_DIEPCTL_SNAK USB_OTG_DIEPCTL_SNAK_Msk CAN_F6R1_FB10_Pos (10U) RCC_APB1RSTR_CAN2RST_Pos (26U) TIM_CCER_CC2P TIM_CCER_CC2P_Msk GPIO_BSRR_BS2_Msk (0x1U << GPIO_BSRR_BS2_Pos) __HAL_ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_SHIFT TIM8_BASE (APB2PERIPH_BASE + 0x0400U) CAN_F4R2_FB19_Pos (19U) ADC_CR1_JAWDEN ADC_CR1_JAWDEN_Msk USB_OTG_GOTGCTL_HNPRQ_Msk (0x1U << USB_OTG_GOTGCTL_HNPRQ_Pos) __ULACCUM_EPSILON__ 0x1P-32ULK SYSCFG_EXTICR4_EXTI13_PH 0x0070U CAN_F9R1_FB13_Pos (13U) RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk CAN_F7R1_FB20_Pos (20U) EXTI_SWIER_SWIER6 EXTI_SWIER_SWIER6_Msk FMC_PATT_ATTWAIT2_0 (0x01U << FMC_PATT_ATTWAIT2_Pos) CAN_FFA1R_FFA2 CAN_FFA1R_FFA2_Msk __HAL_RCC_GPIOC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN); UNUSED(tmpreg); } while(0U) USB_OTG_DIEPMSK_TXFURM_Pos (8U) SPI_CR1_SPE SPI_CR1_SPE_Msk USB_OTG_HFNUM_FRNUM USB_OTG_HFNUM_FRNUM_Msk DMA_SxCR_TEIE DMA_SxCR_TEIE_Msk ODEN_BitNumber ODEN_BIT_NUMBER EXTI_PR_PR11 EXTI_PR_PR11_Msk _POSIX_SOURCE 1 CAN_F1R2_FB9_Pos (9U) __HAL_RCC_SDMMC1_CONFIG __HAL_RCC_SDIO_CONFIG __HAL_RCC_TIM9_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM9LPEN)) __LDBL_MIN_EXP__ (-1021) RCC_SDIOCLKSOURCE_SYSCLK ((uint32_t)RCC_DCKCFGR2_SDIOSEL) RCC_CFGR_HPRE_1 (0x2U << RCC_CFGR_HPRE_Pos) RCC_CIR_LSERDYF RCC_CIR_LSERDYF_Msk SPI_CR1_MSTR_Pos (2U) PRIx32 __PRI32(x) CAN_F1R2_FB8_Pos (8U) SPI_I2SPR_MCKOE SPI_I2SPR_MCKOE_Msk DMA1_Stream7 ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE) RTC_TAMPER2_SUPPORT  USB_OTG_DTHRCTL_RXTHRLEN_8 (0x100U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) CAN_F10R1_FB1_Msk (0x1U << CAN_F10R1_FB1_Pos) QUADSPI_PSMAR_MATCH QUADSPI_PSMAR_MATCH_Msk QUADSPI_CCR_DHHC QUADSPI_CCR_DHHC_Msk SDIO_RESP0_CARDSTATUS0 SDIO_RESP0_CARDSTATUS0_Msk TIM_CCMR2_IC4F_3 (0x8U << TIM_CCMR2_IC4F_Pos) INT_LEAST64_MAX (__INT_LEAST64_MAX__) CAN_F12R1_FB30 CAN_F12R1_FB30_Msk DMA_LISR_FEIF3_Pos (22U) GPIO_MODER_MODE1_0 (0x1U << GPIO_MODER_MODE1_Pos) RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk FMC_PCR_TAR FMC_PCR_TAR_Msk TIM_DMABURSTLENGTH_5TRANSFERS 0x00000400U CAN_F4R1_FB15_Msk (0x1U << CAN_F4R1_FB15_Pos) CAN_F6R2_FB29_Pos (29U) CAN_F9R1_FB2_Msk (0x1U << CAN_F9R1_FB2_Pos) __HAL_ADC_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->CR1 & (__INTERRUPT__)) == (__INTERRUPT__)) __ATTRIBUTE_IMPURE_PTR__  SYSCFG_EXTICR1_EXTI0_PA 0x0000U EXTI_FTSR_TR6_Msk (0x1U << EXTI_FTSR_TR6_Pos) DAC_CR_TSEL2_Pos (19U) GPIO_AFRH_AFSEL12_2 (0x4U << GPIO_AFRH_AFSEL12_Pos) GPIO_BSRR_BS0_Pos (0U) CAN_F10R1_FB9 CAN_F10R1_FB9_Msk CAN_F9R1_FB30_Pos (30U) RCC_AHB1LPENR_BKPSRAMLPEN_Pos (18U) TIM_CCMR1_IC1F_1 (0x2U << TIM_CCMR1_IC1F_Pos) __LEAST64 "ll" TIM_CR1_URS TIM_CR1_URS_Msk SAI_xFRCR_FRL_Msk (0xFFU << SAI_xFRCR_FRL_Pos) RCC_CSR_LPWRRSTF_Msk (0x1U << RCC_CSR_LPWRRSTF_Pos) ADC_EXTERNALTRIGINJECCONV_T4_CC3 ((uint32_t)ADC_CR2_JEXTSEL_3) ETH_RX_BUF_SIZE ETH_MAX_PACKET_SIZE MPU ((MPU_Type *) MPU_BASE ) RTC_DR_YU_2 (0x4U << RTC_DR_YU_Pos) CAN_FilterFIFO0 CAN_FILTER_FIFO0 I2C_CR2_FREQ_0 (0x01U << I2C_CR2_FREQ_Pos) RCC_RTCCLKSOURCE_HSE_DIV13 0x000D0300U RCC_AHB1RSTR_GPIOBRST_Msk (0x1U << RCC_AHB1RSTR_GPIOBRST_Pos) _ELIDABLE_INLINE static __inline__ CAN_FA1R_FACT6_Msk (0x1U << CAN_FA1R_FACT6_Pos) USB_OTG_DCFG_DAD_6 (0x40U << USB_OTG_DCFG_DAD_Pos) SDIO_ICR_DTIMEOUTC_Msk (0x1U << SDIO_ICR_DTIMEOUTC_Pos) TIM_OCMODE_FORCED_ACTIVE (TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_2) CAN_F11R2_FB24_Msk (0x1U << CAN_F11R2_FB24_Pos) ADC_SMPR1_SMP14_Msk (0x7U << ADC_SMPR1_SMP14_Pos) __HAL_SD_SDMMC_GET_FLAG __HAL_SD_SDIO_GET_FLAG _stdout USB_OTG_DOEPMSK_XFRCM_Msk (0x1U << USB_OTG_DOEPMSK_XFRCM_Pos) IS_WAKEUP_CLOCK IS_RTC_WAKEUP_CLOCK CAN_TDH2R_DATA5_Msk (0xFFU << CAN_TDH2R_DATA5_Pos) USB_OTG_HFNUM_FTREM USB_OTG_HFNUM_FTREM_Msk GPIO_PUPDR_PUPD14_Msk (0x3U << GPIO_PUPDR_PUPD14_Pos) GPIO_OSPEEDR_OSPEED15_1 (0x2U << GPIO_OSPEEDR_OSPEED15_Pos) CAN_FM1R_FBM7_Msk (0x1U << CAN_FM1R_FBM7_Pos) RCC_APB1RSTR_SPDIFRXRST_Msk (0x1U << RCC_APB1RSTR_SPDIFRXRST_Pos) USB_OTG_DTHRCTL_RXTHREN_Pos (16U) USB_OTG_GCCFG_PWRDWN_Pos (16U) __HAL_PWR_PVD_EXTI_CLEAR_FLAG() (EXTI->PR = (PWR_EXTI_LINE_PVD)) CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) CAN_F7R2_FB12_Msk (0x1U << CAN_F7R2_FB12_Pos) __LDBL_EPSILON__ 2.2204460492503131e-16L CAN_F12R2_FB2_Pos (2U) __sgetc_r(__ptr,__p) __sgetc_raw_r(__ptr, __p) RTC_CR_POL RTC_CR_POL_Msk IS_UART_LIN_BREAK_DETECT_LENGTH(LENGTH) (((LENGTH) == UART_LINBREAKDETECTLENGTH_10B) || ((LENGTH) == UART_LINBREAKDETECTLENGTH_11B)) __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT)) MPU_CTRL_PRIVDEFENA_Pos 2U IS_TIM_CLOCKDIVISION_DIV(DIV) (((DIV) == TIM_CLOCKDIVISION_DIV1) || ((DIV) == TIM_CLOCKDIVISION_DIV2) || ((DIV) == TIM_CLOCKDIVISION_DIV4)) _GLOBAL_ATEXIT (_GLOBAL_REENT->_atexit) CAN_F0R1_FB29_Pos (29U) RTC_ALRMBR_MNT_2 (0x4U << RTC_ALRMBR_MNT_Pos) CAN_F8R2_FB6_Pos (6U) CAN_F11R1_FB11_Msk (0x1U << CAN_F11R1_FB11_Pos) HAL_ADC_STATE_AWD3 0x00040000U CAN_TSR_ABRQ0 CAN_TSR_ABRQ0_Msk I2C1 ((I2C_TypeDef *) I2C1_BASE) SPI_CR2_ERRIE_Pos (5U) RCC_RTCCLKSOURCE_HSE_DIV31 0x001F0300U DMA_LIFCR_CFEIF3_Pos (22U) FMPI2C_CR2_NACK_Msk (0x1U << FMPI2C_CR2_NACK_Pos) RCC_AHB3LPENR_FMCLPEN_Pos (0U) CAN_F0R2_FB1_Pos (1U) ADC_JSQR_JSQ1_3 (0x08U << ADC_JSQR_JSQ1_Pos) CAN_F6R2_FB28 CAN_F6R2_FB28_Msk DWT_CTRL_CYCEVTENA_Pos 22U FMC_BCR3_WREN_Pos (12U) USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk TIM_CCMR2_IC4F_Msk (0xFU << TIM_CCMR2_IC4F_Pos) CAN_F4R1_FB5_Msk (0x1U << CAN_F4R1_FB5_Pos) ADC_SMPR2_SMP2 ADC_SMPR2_SMP2_Msk RCC_APB1RSTR_USART3RST_Msk (0x1U << RCC_APB1RSTR_USART3RST_Pos) IS_WRPSTATE(VALUE) (((VALUE) == OB_WRPSTATE_DISABLE) || ((VALUE) == OB_WRPSTATE_ENABLE)) FMC_SDCR1_RPIPE_Pos (13U) HAL_CAN_ERROR_NOT_INITIALIZED (0x00040000U) GPIO_BSRR_BR_6 GPIO_BSRR_BR6 SDIO_CMD_WAITINT SDIO_CMD_WAITINT_Msk CAN_F6R1_FB18_Msk (0x1U << CAN_F6R1_FB18_Pos) SCB_AIRCR_VECTRESET_Msk (1UL ) _NOARGS void EXTI_FTSR_TR2_Pos (2U) __FLT_HAS_DENORM__ 1 DMA_PBURST_INC8 ((uint32_t)DMA_SxCR_PBURST_1) RCC_CFGR_RTCPRE_0 (0x01U << RCC_CFGR_RTCPRE_Pos) TIM_ENCODERMODE_TI1 (TIM_SMCR_SMS_0) USB_OTG_TX0FD USB_OTG_TX0FD_Msk feof_unlocked(p) __sfeof(p) GPIOG ((GPIO_TypeDef *) GPIOG_BASE) FMC_BCR3_MUXEN FMC_BCR3_MUXEN_Msk CAN_F9R1_FB30_Msk (0x1U << CAN_F9R1_FB30_Pos) SPDIFRX_SR_SYNCD_Msk (0x1U << SPDIFRX_SR_SYNCD_Pos) DMA_HISR_TEIF5 DMA_HISR_TEIF5_Msk RCC_BDCR_LSEMOD RCC_BDCR_LSEMOD_Msk UART_STOPBITS_1 0x00000000U GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk CAN_TI2R_IDE_Msk (0x1U << CAN_TI2R_IDE_Pos) __bswap32(_x) __builtin_bswap32(_x) __HAL_PWR_OVERDRIVE_DISABLE() (*(__IO uint32_t *) CR_ODEN_BB = DISABLE) DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos) __CRC_IS_CLK_ENABLED __HAL_RCC_CRC_IS_CLK_ENABLED SAI_xIMR_CNRDYIE_Msk (0x1U << SAI_xIMR_CNRDYIE_Pos) __HAL_UART_HWCONTROL_RTS_DISABLE(__HANDLE__) do{ CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE); (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_RTSE); } while(0U) EXTI_RTSR_TR11_Pos (11U) RCC_APB1LPENR_I2C2LPEN_Pos (22U) USB_OTG_DCFG_DAD_Pos (4U) TIM_CHANNEL_4 0x0000000CU CAN_F11R2_FB26_Pos (26U) RCC_CFGR_MCO2PRE RCC_CFGR_MCO2PRE_Msk RCC_APB1RSTR_SPI2RST_Pos (14U) __HAL_RCC_SPDIFRX_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPDIFRXEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPDIFRXEN); UNUSED(tmpreg); } while(0U) __bswap16(_x) __builtin_bswap16(_x) HAL_DMA_STATE_BUSY CAN_F11R2_FB6_Msk (0x1U << CAN_F11R2_FB6_Pos) CAN_TSR_ALST2_Msk (0x1U << CAN_TSR_ALST2_Pos) __DFSDM_CLK_ENABLE __HAL_RCC_DFSDM_CLK_ENABLE TIM_CR2_OIS1N TIM_CR2_OIS1N_Msk FMPI2C_CR2_STOP_Msk (0x1U << FMPI2C_CR2_STOP_Pos) ADC_CSR_OVR2 ADC_CSR_OVR2_Msk SYSCFG_MEMRMP_MEM_MODE_0 (0x1U << SYSCFG_MEMRMP_MEM_MODE_Pos) CAN_F8R2_FB14 CAN_F8R2_FB14_Msk CAN_TI2R_EXID_Msk (0x3FFFFU << CAN_TI2R_EXID_Pos) FLASH_FLAG_EOP FLASH_SR_EOP IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM6) || ((INSTANCE) == TIM7) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM10)|| ((INSTANCE) == TIM11)|| ((INSTANCE) == TIM12)|| ((INSTANCE) == TIM13)|| ((INSTANCE) == TIM14)) CAN_F2R2_FB19 CAN_F2R2_FB19_Msk __attribute_format_strfmon__(a,b)  CAN_F3R1_FB2_Msk (0x1U << CAN_F3R1_FB2_Pos) IS_SAI_BLOCK_MONO_STREO_MODE IS_SAI_BLOCK_MONO_STEREO_MODE SPI_SR_FRE SPI_SR_FRE_Msk GPIO_ODR_OD14 GPIO_ODR_OD14_Msk GPIO_MODER_MODER7_1 (0x2U << GPIO_MODER_MODER7_Pos) USB_OTG_GCCFG_VBDEN_Pos (21U) SDIO_RESP1_CARDSTATUS1_Pos (0U) USB_OTG_DOEPEACHMSK1_BERRM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_BERRM_Pos) GPIO_AFRH_AFRH3_3 GPIO_AFRH_AFSEL11_3 CEC_TXDR_TXD_Pos (0U) SPDIFRX_DIR_TLO_Pos (16U) RCC_APB2RSTR_SYSCFGRST_Msk (0x1U << RCC_APB2RSTR_SYSCFGRST_Pos) IS_RCC_MCOSOURCE IS_RCC_MCO1SOURCE IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || ((INSTANCE) == USB_OTG_HS)) TIM_COUNTERMODE_UP 0x00000000U RCC_RTCCLKSOURCE_HSE_DIV23 0x00170300U RCC_AHB3RSTR_QSPIRST_Msk (0x1U << RCC_AHB3RSTR_QSPIRST_Pos) FMC_SDCMR_MODE_Pos (0U) __HAL_RCC_GPIOH_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOHEN)) __OTGFS_CLK_DISABLE __HAL_RCC_OTGFS_CLK_DISABLE JSQR CoreDebug_DHCSR_C_STEP_Pos 2U FMC_BCR1_MTYP_1 (0x2U << FMC_BCR1_MTYP_Pos) __HAL_RCC_CAN1_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN1LPEN)) DMA_PERIPH_TO_MEMORY 0x00000000U RTC_TR_ST_1 (0x2U << RTC_TR_ST_Pos) __HAL_CLEAR_FLAG __HAL_SYSCFG_CLEAR_FLAG CAN_F2R1_FB10_Pos (10U) ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) CAN_F10R1_FB26_Msk (0x1U << CAN_F10R1_FB26_Pos) __LPTIM2_FORCE_RESET __HAL_RCC_LPTIM2_FORCE_RESET SYSCFG_EXTICR3_EXTI9_PI 0x0080U RTC_TR_HT_1 (0x2U << RTC_TR_HT_Pos) FMC_BCR4_FACCEN FMC_BCR4_FACCEN_Msk CAN_F13R1_FB18_Msk (0x1U << CAN_F13R1_FB18_Pos) EXTI_PR_PR20_Pos (20U) USB_OTG_GOTGINT_SRSSCHG_Pos (8U) SCnSCB_ACTLR_DISDEFWBUF_Pos 1U CAN_FM1R_FBM4_Msk (0x1U << CAN_FM1R_FBM4_Pos) __nonnull_all __attribute__((__nonnull__)) FMPI2C_ISR_BERR FMPI2C_ISR_BERR_Msk __HAL_RCC_WWDG_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_WWDGRST)) SCB_CCR_DIV_0_TRP_Pos 4U CAN_F9R1_FB0_Pos (0U) ADC_SMPR1_SMP18_2 (0x4U << ADC_SMPR1_SMP18_Pos) GPIO_AFRH_AFSEL13_Msk (0xFU << GPIO_AFRH_AFSEL13_Pos) DMA2_Stream0_IRQn CAN_BS2_7TQ ((uint32_t)(CAN_BTR_TS2_2 | CAN_BTR_TS2_1)) DMA_LIFCR_CTEIF3_Pos (25U) GPIO_BSRR_BR13_Msk (0x1U << GPIO_BSRR_BR13_Pos) RCC_AHB1ENR_BKPSRAMEN_Msk (0x1U << RCC_AHB1ENR_BKPSRAMEN_Pos) EWUP_BitNumber EWUP_BIT_NUMBER IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM12)) GPIO_PUPDR_PUPD15_1 (0x2U << GPIO_PUPDR_PUPD15_Pos) EXTI_RTSR_TR20 EXTI_RTSR_TR20_Msk __HAL_ADC_GET_FLAG(__HANDLE__,__FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__)) RCC_APB2ENR_TIM1EN_Pos (0U) TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk RTC_TAFCR_TAMPFREQ_2 (0x4U << RTC_TAFCR_TAMPFREQ_Pos) USART_CR1_TE_Pos (3U) __HAL_ADC_SQR1 ADC_SQR1 ITM_IMCR_INTEGRATION_Msk (1UL ) __SIZEOF_DOUBLE__ 8 __HAL_RCC_TIM13_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) == RESET) FMPI2C_TIMINGR_SCLDEL_Msk (0xFU << FMPI2C_TIMINGR_SCLDEL_Pos) HAL_UART_STATE_ERROR MPU_REGION_SIZE_256KB ((uint8_t)0x11) RCC_APB1ENR_SPDIFRXEN RCC_APB1ENR_SPDIFRXEN_Msk CAN_F1R2_FB19_Pos (19U) EXTI_PR_PR14_Pos (14U) GPIO_AFRL_AFRL1_3 GPIO_AFRL_AFSEL1_3 __ACCUM_FBIT__ 15 TIM_DIER_COMDE_Pos (13U) CEC_IER_RXOVRIE CEC_IER_RXOVRIE_Msk USB_OTG_GAHBCFG_PTXFELVL_Msk (0x1U << USB_OTG_GAHBCFG_PTXFELVL_Pos) SDIO_STA_RXOVERR_Pos (5U) CAN_F4R1_FB20_Pos (20U) CAN_TDH2R_DATA7_Msk (0xFFU << CAN_TDH2R_DATA7_Pos) RTC_ISR_INITF_Msk (0x1U << RTC_ISR_INITF_Pos) RCC_APB2RSTR_SPI1RST_Pos (12U) QUADSPI_CR_PRESCALER_2 (0x04U << QUADSPI_CR_PRESCALER_Pos) FMC_BTR1_BUSTURN_Pos (16U) USB_OTG_HCCHAR_DAD_5 (0x20U << USB_OTG_HCCHAR_DAD_Pos) IS_RCC_LSI(LSI) (((LSI) == RCC_LSI_OFF) || ((LSI) == RCC_LSI_ON)) CAN_ID_STD (0x00000000U) I2C_SR1_STOPF_Msk (0x1U << I2C_SR1_STOPF_Pos) RTC_TR_SU_Msk (0xFU << RTC_TR_SU_Pos) ADC_SMPR1_SMP15_Msk (0x7U << ADC_SMPR1_SMP15_Pos) DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (0U) __INT32 "l" SYSCFG_CFGR_FMPI2C1_SCL_Pos (0U) HAL_ADC_STATE_AWD1 0x00010000U __HAL_SYSCFG_REMAPMEMORY_SRAM() do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE); SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_MEM_MODE_0 | SYSCFG_MEMRMP_MEM_MODE_1); }while(0); RCC_RTCCLKSOURCE_HSE_DIV12 0x000C0300U ADC_SMPR1_SMP14_0 (0x1U << ADC_SMPR1_SMP14_Pos) GPIO_LCKR_LCK6_Pos (6U) RCC_PLLSAIP_DIV8 0x00000008U SYSCFG_EXTICR2_EXTI7_PA 0x0000U _fntypes RCC_APB1ENR_CECEN RCC_APB1ENR_CECEN_Msk FMC_BWTR2_DATAST_7 (0x80U << FMC_BWTR2_DATAST_Pos) FMC_BTR4_ADDSET_Pos (0U) __ISO_C_VISIBLE 2011 FMC_SDTR1_TXSR_Pos (4U) USB_OTG_HPRT_PLSTS USB_OTG_HPRT_PLSTS_Msk I2C_SR1_AF_Msk (0x1U << I2C_SR1_AF_Pos) CAN_FFA1R_FFA12_Pos (12U) RCC_APB1RSTR_TIM7RST_Pos (5U) __HAL_I2C_10BIT_ADDRESS I2C_10BIT_ADDRESS RCC_APB2RSTR_SPI1 RCC_APB2RSTR_SPI1RST FMC_BWTR3_DATAST_1 (0x02U << FMC_BWTR3_DATAST_Pos) __UINT_FAST16_TYPE__ unsigned int GPIO_PUPDR_PUPD1_Msk (0x3U << GPIO_PUPDR_PUPD1_Pos) QUADSPI_DCR_FSIZE QUADSPI_DCR_FSIZE_Msk FOPEN_MAX 20 CAN_F4R1_FB14_Pos (14U) GPIO_OTYPER_OT9_Pos (9U) IS_RCC_SAI1CLKSOURCE(SOURCE) (((SOURCE) == RCC_SAI1CLKSOURCE_PLLSAI) || ((SOURCE) == RCC_SAI1CLKSOURCE_PLLI2S) || ((SOURCE) == RCC_SAI1CLKSOURCE_PLLR) || ((SOURCE) == RCC_SAI1CLKSOURCE_EXT)) FMC_SDTR1_TRP_1 (0x2U << FMC_SDTR1_TRP_Pos) TIM_DMA_CC4 (TIM_DIER_CC4DE) ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk USB_OTG_GRXSTSP_EPNUM_Pos (0U) CAN_F4R1_FB20 CAN_F4R1_FB20_Msk RCC_CR_OFFSET (RCC_OFFSET + 0x00U) CAN_F3R2_FB29_Pos (29U) GPIO_AFRH_AFRH5 GPIO_AFRH_AFSEL13 SD_CMD_SDMMC_RW_DIRECT SD_CMD_SDIO_RW_DIRECT FMC_BCR2_FACCEN_Pos (6U) SYSCFG_EXTICR1_EXTI3_Pos (12U) DCMI_ICR_ERR_ISC_Pos (2U) _REENT_TM(ptr) (&(ptr)->_new._reent._localtime_buf) CAN_F6R1_FB30_Pos (30U) USB_OTG_DVBUSDIS_VBUSDT_Msk (0xFFFFU << USB_OTG_DVBUSDIS_VBUSDT_Pos) CAN_TDT2R_DLC CAN_TDT2R_DLC_Msk CAN_F7R2_FB27 CAN_F7R2_FB27_Msk CAN_F12R1_FB3_Pos (3U) __ULFRACT_FBIT__ 32 CAN_F5R2_FB11_Msk (0x1U << CAN_F5R2_FB11_Pos) RepetitionCounter RCC_APB1LPENR_CAN2LPEN_Pos (26U) ADC_SMPR2_SMP8_Pos (24U) FLASH_END 0x0807FFFFU USART_SR_PE_Pos (0U) RTC_DR_DU_Msk (0xFU << RTC_DR_DU_Pos) __HAL_PWR_PVM_DISABLE() do { HAL_PWREx_DisablePVM1();HAL_PWREx_DisablePVM2();HAL_PWREx_DisablePVM3();HAL_PWREx_DisablePVM4(); } while(0) CAN_F8R1_FB7_Pos (7U) __HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_FMPI2C1LPEN)) SDIO_ICR_CMDSENTC_Msk (0x1U << SDIO_ICR_CMDSENTC_Pos) CAN_F0R2_FB24_Msk (0x1U << CAN_F0R2_FB24_Pos) RTC_BKP7R_Msk (0xFFFFFFFFU << RTC_BKP7R_Pos) CAN_F13R2_FB27_Msk (0x1U << CAN_F13R2_FB27_Pos) FLASH_OPTCR_SPRMOD_Pos (31U) EXTI_PR_PR17_Msk (0x1U << EXTI_PR_PR17_Pos) PLLCFGR TIM_CCMR1_CC2S_Pos (8U) HAL_DisableDBGStandbyMode HAL_DBGMCU_DisableDBGStandbyMode GPIO_AF1_LPTIM GPIO_AF1_LPTIM1 USB_OTG_GINTMSK_IEPINT USB_OTG_GINTMSK_IEPINT_Msk __has_include(STR) __has_include__(STR) CAN_FM1R_FBM16 CAN_FM1R_FBM16_Msk __HAL_RCC_USART3_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN); UNUSED(tmpreg); } while(0U) TIM_DMABASE_DCR 0x00000012U __HAL_RCC_USB_OTG_FS_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST)) USB_OTG_HCINTMSK_FRMORM_Msk (0x1U << USB_OTG_HCINTMSK_FRMORM_Pos) GPIO_MODER_MODER8_Msk (0x3U << GPIO_MODER_MODER8_Pos) MPU_TEX_LEVEL0 ((uint8_t)0x00) DCMI_FLAG_OVFRI DCMI_FLAG_OVRRI IS_DCMI_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DCMI) CAN_F6R1_FB24_Pos (24U) GPIO_MODER_MODER13_0 (0x1U << GPIO_MODER_MODER13_Pos) USB_OTG_DIEPINT_BERR USB_OTG_DIEPINT_BERR_Msk USB_OTG_DAINTMSK_OEPM_Msk (0xFFFFU << USB_OTG_DAINTMSK_OEPM_Pos) DAC_CR_MAMP2_3 (0x8U << DAC_CR_MAMP2_Pos) USB_OTG_GLPMCFG_ENBESL_Pos (28U) CAN_F5R2_FB8 CAN_F5R2_FB8_Msk CAN_F13R2_FB26 CAN_F13R2_FB26_Msk RCC_MCO_DIV1 RCC_MCODIV_1 FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) RCC_CSR_PORRSTF_Msk (0x1U << RCC_CSR_PORRSTF_Pos) DMA_LIFCR_CTEIF1 DMA_LIFCR_CTEIF1_Msk USB_OTG_HCSPLT_COMPLSPLT_Pos (16U) CAN_F13R1_FB14_Msk (0x1U << CAN_F13R1_FB14_Pos) TIM_CR1_CMS_Msk (0x3U << TIM_CR1_CMS_Pos) __HAL_RCC_USART6_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN); UNUSED(tmpreg); } while(0U) TIM_BDTR_LOCK TIM_BDTR_LOCK_Msk CAN_F0R1_FB11 CAN_F0R1_FB11_Msk CAN_IER_FOVIE1_Msk (0x1U << CAN_IER_FOVIE1_Pos) CAN_F9R2_FB8 CAN_F9R2_FB8_Msk RCC_APB1ENR_FMPI2C1EN RCC_APB1ENR_FMPI2C1EN_Msk FMC_PMEM_MEMHIZ2_7 (0x80U << FMC_PMEM_MEMHIZ2_Pos) DMA_SxCR_ACK DMA_SxCR_ACK_Msk RCC_CKGATENR_AHB2APB2_CKEN_Pos (1U) USB_OTG_DOEPEACHMSK1_XFRCM USB_OTG_DOEPEACHMSK1_XFRCM_Msk QUADSPI_CR_FSEL_Msk (0x1U << QUADSPI_CR_FSEL_Pos) RCC_AHB3ENR_FMCEN RCC_AHB3ENR_FMCEN_Msk CAN_F9R2_FB13 CAN_F9R2_FB13_Msk _data RCC_DCKCFGR_TIMPRE RCC_DCKCFGR_TIMPRE_Msk FLASH_BASE 0x08000000U TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk CAN_F3R2_FB18 CAN_F3R2_FB18_Msk RCC_DCKCFGR2_CECSEL RCC_DCKCFGR2_CECSEL_Msk _DOTS , ... CAN_F5R1_FB12 CAN_F5R1_FB12_Msk DCMI_CWSTRT_HOFFCNT_Pos (0U) CAN_F8R1_FB27_Msk (0x1U << CAN_F8R1_FB27_Pos) FMC_BTR4_DATAST_7 (0x80U << FMC_BTR4_DATAST_Pos) __INT_FAST32_MAX__ 0x7fffffff TIM_CLOCKSOURCE_ETRMODE2 (TIM_SMCR_ETPS_1) CAN_FM1R_FBM3_Pos (3U) TIM_FLAG_COM (TIM_SR_COMIF) READ_BIT(REG,BIT) ((REG) & (BIT)) PRIX8 __PRI8(X) __HAL_PWR_PVD_EXTI_ENABLE_IT() (EXTI->IMR |= (PWR_EXTI_LINE_PVD)) CAN_FFA1R_FFA5_Pos (5U) SPI_I2SCFGR_I2SCFG SPI_I2SCFGR_I2SCFG_Msk RCC_CIR_PLLI2SRDYC RCC_CIR_PLLI2SRDYC_Msk IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1) ADC_CCR_MULTI_4 (0x10U << ADC_CCR_MULTI_Pos) EXTI_FTSR_TR12 EXTI_FTSR_TR12_Msk TIM_CLEARINPUTPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 QUADSPI_CR_PMM QUADSPI_CR_PMM_Msk DMA_LIFCR_CHTIF1_Msk (0x1U << DMA_LIFCR_CHTIF1_Pos) CAN_F5R2_FB10_Pos (10U) FMPI2C_ISR_BERR_Pos (8U) RCC_PLLSAICFGR_PLLSAIP_Pos (16U) GPIO_MODER_MODE2_0 (0x1U << GPIO_MODER_MODE2_Pos) ADC_JDR4_JDATA_Msk (0xFFFFU << ADC_JDR4_JDATA_Pos) __HAL_FREEZE_TIM4_DBGMCU __HAL_DBGMCU_FREEZE_TIM4 RCC_RTCCLKSOURCE_HSE_DIV20 0x00140300U HAL_CAN_ERROR_ACK (0x00000020U) USB_OTG_GLPMCFG_L1SSEN USB_OTG_GLPMCFG_L1SSEN_Msk TIM_DMABASE_CR2 0x00000001U CAN_F9R1_FB28_Msk (0x1U << CAN_F9R1_FB28_Pos) DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk __UART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE DAC_CR_DMAEN2_Msk (0x1U << DAC_CR_DMAEN2_Pos) RCC_CKGATENR_FLITF_CKEN_Msk (0x1U << RCC_CKGATENR_FLITF_CKEN_Pos) __HAL_RCC_GPIOB_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN); UNUSED(tmpreg); } while(0U) __HAL_RCC_FLITF_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN)) USB_OTG_GNPTXSTS_NPTXQTOP USB_OTG_GNPTXSTS_NPTXQTOP_Msk EXTI_IMR_IM18 EXTI_IMR_MR18 PRIXLEAST16 __PRI16LEAST(X) RCC_AHB1LPENR_GPIOFLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOFLPEN_Pos) SCB_ICSR_NMIPENDSET_Pos 31U FMC_BCR3_MBKEN_Pos (0U) EXTI_FTSR_TR8 EXTI_FTSR_TR8_Msk USB_OTG_DTHRCTL_RXTHRLEN_3 (0x008U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) _REENT_MP_RESULT(ptr) ((ptr)->_result) __DIV_SAMPLING16 UART_DIV_SAMPLING16 QUADSPI_CR_PRESCALER_7 (0x80U << QUADSPI_CR_PRESCALER_Pos) FLASH_ACR_LATENCY_11WS 0x0000000BU IS_TIM_CLOCKPOLARITY(POLARITY) (((POLARITY) == TIM_CLOCKPOLARITY_INVERTED) || ((POLARITY) == TIM_CLOCKPOLARITY_NONINVERTED) || ((POLARITY) == TIM_CLOCKPOLARITY_RISING) || ((POLARITY) == TIM_CLOCKPOLARITY_FALLING) || ((POLARITY) == TIM_CLOCKPOLARITY_BOTHEDGE)) CAN_F8R1_FB8_Msk (0x1U << CAN_F8R1_FB8_Pos) CAN_F4R1_FB0_Pos (0U) CAN_F8R1_FB28_Pos (28U) RCC_APB1ENR_WWDGEN_Pos (11U) FMC_BCR1_MUXEN_Pos (1U) RTC_DR_DT RTC_DR_DT_Msk SPDIFRX_CSR_USR_Msk (0xFFFFU << SPDIFRX_CSR_USR_Pos) TIM_DMABase_CCR6 TIM_DMABASE_CCR6 FMC_BTR1_BUSTURN_3 (0x8U << FMC_BTR1_BUSTURN_Pos) TIM8_UP_TIM13_IRQn CAN_F2R2_FB7 CAN_F2R2_FB7_Msk __DBL_MAX_EXP__ 1024 IS_TIM_BREAK_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8)) __HAL_HRTIM_SetCounter __HAL_HRTIM_SETCOUNTER __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_HTIF2_6 : DMA_FLAG_HTIF3_7) ADC_SQR1_SQ15_Msk (0x1FU << ADC_SQR1_SQ15_Pos) RCC_LPTIM1CLKSOURCE_PCLK RCC_LPTIM1CLKSOURCE_PCLK1 SPDIFRX_IMR_RXNEIE SPDIFRX_IMR_RXNEIE_Msk FMPI2C_TIMEOUTR_TEXTEN_Pos (31U) CAN_RDL0R_DATA1_Pos (8U) QUADSPI_CR_DMAEN_Msk (0x1U << QUADSPI_CR_DMAEN_Pos) GPIO_AF4_I2C2 ((uint8_t)0x04) CAN_F10R2_FB10_Msk (0x1U << CAN_F10R2_FB10_Pos) CAN_F7R2_FB20_Pos (20U) CAN_F1R2_FB14_Msk (0x1U << CAN_F1R2_FB14_Pos) huart RCC_APB1ENR_DACEN RCC_APB1ENR_DACEN_Msk PWR_CR_ODEN_Pos (16U) FMC_SDCR2_NC_Pos (0U) ADC_SQR3_SQ1_2 (0x04U << ADC_SQR3_SQ1_Pos) CAN_F12R1_FB29_Msk (0x1U << CAN_F12R1_FB29_Pos) I2C_SR1_STOPF I2C_SR1_STOPF_Msk EXTI_IMR_MR0 EXTI_IMR_MR0_Msk __HAL_SPI_1LINE_RX SPI_1LINE_RX __HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT SPI_CR1_MSTR SPI_CR1_MSTR_Msk GPIO_AFRL_AFRL1_2 GPIO_AFRL_AFSEL1_2 GPIO_AF7_SPI3 ((uint8_t)0x07) GPIO_PUPDR_PUPD3_Msk (0x3U << GPIO_PUPDR_PUPD3_Pos) UART_FLAG_TXE ((uint32_t)USART_SR_TXE) CAN_FS1R_FSC0_Pos (0U) USART_CR3_CTSIE USART_CR3_CTSIE_Msk GPIO_BSRR_BR12_Pos (28U) __HAL_RCC_TIM11_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM11RST)) CAN_FFA1R_FFA21_Msk (0x1U << CAN_FFA1R_FFA21_Pos) RTC_CALR_CALM_Msk (0x1FFU << RTC_CALR_CALM_Pos) USB_OTG_HPRT_PTCTL_0 (0x1U << USB_OTG_HPRT_PTCTL_Pos) GPIO_AFRL_AFSEL4_2 (0x4U << GPIO_AFRL_AFSEL4_Pos) CAN_BTR_TS1_0 (0x1U << CAN_BTR_TS1_Pos) DMA_SxFCR_DMDIS DMA_SxFCR_DMDIS_Msk RCC_APB1LPENR_CAN2LPEN_Msk (0x1U << RCC_APB1LPENR_CAN2LPEN_Pos) EXTI_FTSR_TR21_Msk (0x1U << EXTI_FTSR_TR21_Pos) RCC_APB2LPENR_SPI4LPEN_Pos (13U) CAN_F12R1_FB6_Msk (0x1U << CAN_F12R1_FB6_Pos) __GPIOI_CLK_DISABLE __HAL_RCC_GPIOI_CLK_DISABLE __HAL_RCC_TIM1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM1EN)) == RESET) CAN_F6R2_FB12_Msk (0x1U << CAN_F6R2_FB12_Pos) CAN_F7R2_FB14_Pos (14U) CAN_F6R1_FB29 CAN_F6R1_FB29_Msk FMPI2C_CR2_HEAD10R_Msk (0x1U << FMPI2C_CR2_HEAD10R_Pos) CAN_F7R1_FB5_Msk (0x1U << CAN_F7R1_FB5_Pos) RTC_ALRMAR_MSK2_Msk (0x1U << RTC_ALRMAR_MSK2_Pos) TIM_CCMR2_CC3S_1 (0x2U << TIM_CCMR2_CC3S_Pos) RTC_TSTR_HU_2 (0x4U << RTC_TSTR_HU_Pos) QUADSPI_CR_PRESCALER_Pos (24U) __HAL_RCC_TIM9_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM9RST)) IS_ADC_EXT_INJEC_TRIG(INJTRIG) (((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T1_CC4) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T1_TRGO) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T2_CC1) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T2_TRGO) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T3_CC2) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T3_CC4) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T4_CC1) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T4_CC2) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T4_CC3) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T4_TRGO) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T5_CC4) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T5_TRGO) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T8_CC2) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T8_CC3) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T8_CC4) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_EXT_IT15)|| ((INJTRIG) == ADC_INJECTED_SOFTWARE_START)) HAL_CAN_MODULE_ENABLED  __OPAMP_RELEASE_RESET __HAL_RCC_OPAMP_RELEASE_RESET __HAL_RCC_PLLSAI_DISABLE_IT() (RCC->CIR &= ~(RCC_CIR_PLLSAIRDYIE)) RCC_CR_PLLI2SON RCC_CR_PLLI2SON_Msk FMC_BCR4_WAITCFG FMC_BCR4_WAITCFG_Msk __STM32F4xx_CMSIS_VERSION_RC (0x00U) __HAL_DMA_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= DMA_SxCR_EN) FMPI2C_CR1_NACKIE_Msk (0x1U << FMPI2C_CR1_NACKIE_Pos) CAN_F9R2_FB30_Pos (30U) SDIO_MASK_RXACTIE_Msk (0x1U << SDIO_MASK_RXACTIE_Pos) CAN_F10R2_FB3_Pos (3U) RCC_CIR_HSERDYC_Msk (0x1U << RCC_CIR_HSERDYC_Pos) ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) DBGMCU_APB2_FZ_DBG_TIM1_STOP DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk RCC_APB1ENR_I2C2EN RCC_APB1ENR_I2C2EN_Msk HAL_HMAC_SHA256_Finish HAL_HASH_SHA256_Finish FLASH_OPTCR_DB1M_Pos (30U) CAN_F13R1_FB31_Pos (31U) GPIO_BSRR_BS13_Msk (0x1U << GPIO_BSRR_BS13_Pos) __UFRACT_FBIT__ 16 _REENT_EMERGENCY_SIZE 25 RCC_APB1RSTR_SPI2RST_Msk (0x1U << RCC_APB1RSTR_SPI2RST_Pos) CAN_F6R2_FB7_Pos (7U) __UART8_CLK_SLEEP_ENABLE __HAL_RCC_UART8_CLK_SLEEP_ENABLE __lock_acquire(lock) __retarget_lock_acquire(lock) __DFSDM_FORCE_RESET __HAL_RCC_DFSDM_FORCE_RESET CAN_F1R2_FB31_Msk (0x1U << CAN_F1R2_FB31_Pos) CAN_F11R2_FB11 CAN_F11R2_FB11_Msk ADC_CSR_AWD2_Msk (0x1U << ADC_CSR_AWD2_Pos) RCC_AHB3LPENR_FMCLPEN_Msk (0x1U << RCC_AHB3LPENR_FMCLPEN_Pos) FMC_PATT_ATTSET2_Msk (0xFFU << FMC_PATT_ATTSET2_Pos) FMC_SDCR2_WP_Msk (0x1U << FMC_SDCR2_WP_Pos) _GCC_PTRDIFF_T  GPIO_AFRH_AFSEL12_3 (0x8U << GPIO_AFRH_AFSEL12_Pos) CAN_F12R2_FB2_Msk (0x1U << CAN_F12R2_FB2_Pos) DAC_WAVE_NOISE DAC_CR_WAVE1_0 USB_OTG_HCINTMSK_ACKM USB_OTG_HCINTMSK_ACKM_Msk FMC_PMEM_MEMSET2 FMC_PMEM_MEMSET2_Msk USB_OTG_GUSBCFG_TRDT_2 (0x4U << USB_OTG_GUSBCFG_TRDT_Pos) SDIO_ICR_CTIMEOUTC_Msk (0x1U << SDIO_ICR_CTIMEOUTC_Pos) __HAL_RCC_FMC_IS_CLK_DISABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_FMCEN)) == RESET) RCC_CIR_HSERDYF_Msk (0x1U << RCC_CIR_HSERDYF_Pos) RTC_BKP15R_Pos (0U) IS_RCC_CLOCKTYPE(CLK) ((1U <= (CLK)) && ((CLK) <= 15U)) FLASH ((FLASH_TypeDef *) FLASH_R_BASE) USART_CR3_IREN_Msk (0x1U << USART_CR3_IREN_Pos) CAN_TDL2R_DATA1_Msk (0xFFU << CAN_TDL2R_DATA1_Pos) CAN_F8R1_FB1 CAN_F8R1_FB1_Msk CAN_F1R1_FB14_Pos (14U) SYSCFG_EXTICR3_EXTI10_PJ 0x0900U TIM_CNT_CNT_Msk (0xFFFFFFFFU << TIM_CNT_CNT_Pos) CAN_F13R1_FB25_Pos (25U) SYSCFG_EXTICR1_EXTI1_PH 0x0070U __ULLACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULLK HAL_SD_CardStateTypedef HAL_SD_CardStateTypeDef CAN_F12R1_FB20 CAN_F12R1_FB20_Msk CAN_RF0R_FMP0_Msk (0x3U << CAN_RF0R_FMP0_Pos) RTC_ISR_ALRBF_Msk (0x1U << RTC_ISR_ALRBF_Pos) CAN_F9R2_FB6_Pos (6U) USB_OTG_HPRT_PRES USB_OTG_HPRT_PRES_Msk RCC_APB1ENR_TIM12EN_Pos (6U) __SCHAR_MAX__ 0x7f FMC_PMEM_MEMHOLD2_Pos (16U) SYSCFG_EXTICR1_EXTI3_PD 0x3000U RTC_ISR_RECALPF_Pos (16U) FMC_BTR2_DATLAT_2 (0x4U << FMC_BTR2_DATLAT_Pos) I2C_CR1_STOP_Pos (9U) RTC_ALRMBR_HT_1 (0x2U << RTC_ALRMBR_HT_Pos) __DCMI_RELEASE_RESET __HAL_RCC_DCMI_RELEASE_RESET RCC_PLLCFGR_PLLQ_2 (0x4U << RCC_PLLCFGR_PLLQ_Pos) SPDIFRX_SR_SBD_Pos (4U) SAI_xCR2_MUTEVAL_Pos (6U) PUPDR DMA_HIFCR_CFEIF5 DMA_HIFCR_CFEIF5_Msk ADC_SAMPLETIME_15CYCLES ((uint32_t)ADC_SMPR1_SMP10_0) RCC_CR_HSEON RCC_CR_HSEON_Msk CAN_F9R2_FB11_Msk (0x1U << CAN_F9R2_FB11_Pos) TIM_DIER_CC4IE_Msk (0x1U << TIM_DIER_CC4IE_Pos) USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos (4U) I2C_OAR1_ADD6_Msk (0x1U << I2C_OAR1_ADD6_Pos) RCC_CFGR_HPRE_DIV512 0x000000F0U CAN_IER_ERRIE_Msk (0x1U << CAN_IER_ERRIE_Pos) PRIoPTR __PRIPTR(o) __HAL_RCC_HSI_DISABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = DISABLE) FMC_BCR2_WREN FMC_BCR2_WREN_Msk _BSD_WCHAR_T_  GPIO_IDR_ID12_Msk (0x1U << GPIO_IDR_ID12_Pos) FLASH_SCALE1_LATENCY1_FREQ 30000000U short CAN_F12R2_FB31 CAN_F12R2_FB31_Msk RTC_DR_YU_Pos (16U) SPI_SR_UDR_Pos (3U) __sglue CAN_F7R1_FB3 CAN_F7R1_FB3_Msk QUADSPI_DCR_CSHT_2 (0x4U << QUADSPI_DCR_CSHT_Pos) CAN_BS1_5TQ ((uint32_t)CAN_BTR_TS1_2) FMC_BTR1_ACCMOD_1 (0x2U << FMC_BTR1_ACCMOD_Pos) CAN_F6R2_FB3 CAN_F6R2_FB3_Msk FMC_BCR1_CBURSTRW_Pos (19U) TIM_CR1_CKD_1 (0x2U << TIM_CR1_CKD_Pos) CAN_F3R1_FB24_Pos (24U) RTC_ALRMBR_SU_Msk (0xFU << RTC_ALRMBR_SU_Pos) CAN_F1R1_FB31_Pos (31U) SAI_xCLRFR_CFREQ_Pos (3U) _maxwds DMA_HISR_HTIF4_Msk (0x1U << DMA_HISR_HTIF4_Pos) USB_OTG_DVBUSPULSE_DVBUSP USB_OTG_DVBUSPULSE_DVBUSP_Msk USB_OTG_DOEPTSIZ_PKTCNT_Msk (0x3FFU << USB_OTG_DOEPTSIZ_PKTCNT_Pos) DMA_HIFCR_CDMEIF6 DMA_HIFCR_CDMEIF6_Msk SYSCFG_CMPCR_CMP_PD_Msk (0x1U << SYSCFG_CMPCR_CMP_PD_Pos) CAN_F12R2_FB11_Pos (11U) __TIM19_CLK_DISABLE __HAL_RCC_TIM19_CLK_DISABLE GPIO_PUPDR_PUPD13_0 (0x1U << GPIO_PUPDR_PUPD13_Pos) CAN_F4R2_FB5_Msk (0x1U << CAN_F4R2_FB5_Pos) SPI_CR1_SSM SPI_CR1_SSM_Msk RCC_APB1LPENR_TIM3LPEN RCC_APB1LPENR_TIM3LPEN_Msk CAN_F1R2_FB7_Pos (7U) __INT64_C(c) c ## LL HAL_ADC_STATE_TIMEOUT 0x00000004U RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk TIM_OCFAST_ENABLE (TIM_CCMR1_OC1FE) EXTI_IMR_MR15_Msk (0x1U << EXTI_IMR_MR15_Pos) RCC_APB2ENR_SDIOEN_Msk (0x1U << RCC_APB2ENR_SDIOEN_Pos) FMC_SDCR2_RPIPE_0 (0x1U << FMC_SDCR2_RPIPE_Pos) __USART3_IS_CLK_DISABLED __HAL_RCC_USART3_IS_CLK_DISABLED USART_CR3_DMAR USART_CR3_DMAR_Msk __HAL_RCC_SAI1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SAI1EN)) != RESET) ADC_CCR_MULTI_0 (0x01U << ADC_CCR_MULTI_Pos) RCC_PLLCFGR_PLLSRC_Pos (22U) CAN_F2R2_FB0_Pos (0U) __LPUART1_CLK_SLEEP_ENABLE __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE FMC_SDTR1_TWR FMC_SDTR1_TWR_Msk USB_OTG_HPTXSTS_PTXQTOP_5 (0x20U << USB_OTG_HPTXSTS_PTXQTOP_Pos) GPIO_BSRR_BR15_Pos (31U) _DEFUN(name,arglist,args) name(args) PWR_CR_CSBF PWR_CR_CSBF_Msk SDIO_ICR_CMDRENDC SDIO_ICR_CMDRENDC_Msk ADC_SMPR2_SMP4_2 (0x4U << ADC_SMPR2_SMP4_Pos) CAN_F3R1_FB18_Pos (18U) RCC_CFGR_SW RCC_CFGR_SW_Msk GPIO_OSPEEDER_OSPEEDR9 GPIO_OSPEEDR_OSPEED9 QUADSPI_SR_BUSY_Msk (0x1U << QUADSPI_SR_BUSY_Pos) CAN_RF0R_FULL0_Pos (3U) RCC_MAX_FREQUENCY_SCALE1 RCC_MAX_FREQUENCY CAN_F5R2_FB5 CAN_F5R2_FB5_Msk CAN_F12R1_FB22 CAN_F12R1_FB22_Msk __USART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE TIM_CCMR1_OC1PE_Msk (0x1U << TIM_CCMR1_OC1PE_Pos) RCC_DCKCFGR_I2S1SRC_0 (0x1U << RCC_DCKCFGR_I2S1SRC_Pos) GPIO_PUPDR_PUPD5_Msk (0x3U << GPIO_PUPDR_PUPD5_Pos) FMC_SDCR1_NC_0 (0x1U << FMC_SDCR1_NC_Pos) USB_OTG_DIEPCTL_CNAK_Msk (0x1U << USB_OTG_DIEPCTL_CNAK_Pos) CAN_F9R2_FB20 CAN_F9R2_FB20_Msk GPIO_BSRR_BS_12 GPIO_BSRR_BS12 RCC_AHB1ENR_GPIOHEN RCC_AHB1ENR_GPIOHEN_Msk FLASH_OPTCR_nWRP_10 0x04000000U ADC_SQR2_SQ12_3 (0x08U << ADC_SQR2_SQ12_Pos) QUADSPI_FCR_CTOF QUADSPI_FCR_CTOF_Msk FMPI2C_CR2_RELOAD_Msk (0x1U << FMPI2C_CR2_RELOAD_Pos) CAN_TSR_TME2_Msk (0x1U << CAN_TSR_TME2_Pos) GPIO_AF0_TRACE ((uint8_t)0x00) RTC_ALRMBR_PM_Msk (0x1U << RTC_ALRMBR_PM_Pos) CAN_F1R2_FB9 CAN_F1R2_FB9_Msk CAN_FFA1R_FFA27 CAN_FFA1R_FFA27_Msk __HAL_RCC_I2C1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C1RST)) DMA_LISR_FEIF0_Msk (0x1U << DMA_LISR_FEIF0_Pos) __UART_BRR_SAMPLING16 UART_BRR_SAMPLING16 RTC_BKP1R_Pos (0U) USART_CR2_ADD_Pos (0U) __TIM19_RELEASE_RESET __HAL_RCC_TIM19_RELEASE_RESET __ADC_IS_ENABLED ADC_IS_ENABLE TIM_CCR2_CCR2_Msk (0xFFFFU << TIM_CCR2_CCR2_Pos) FMPI2C_ISR_TC FMPI2C_ISR_TC_Msk CEC_ISR_SBPE_Msk (0x1U << CEC_ISR_SBPE_Pos) GPIO_AFRL_AFSEL5_Msk (0xFU << GPIO_AFRL_AFSEL5_Pos) GPIO_IDR_ID15 GPIO_IDR_ID15_Msk USB_OTG_DOEPTSIZ_PKTCNT USB_OTG_DOEPTSIZ_PKTCNT_Msk RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk USB_OTG_HPRT_POCA_Msk (0x1U << USB_OTG_HPRT_POCA_Pos) GPIO_PUPDR_PUPDR12_0 GPIO_PUPDR_PUPD12_0 CAN_FM1R_FBM3 CAN_FM1R_FBM3_Msk CSR_EWUP_BB (PERIPH_BB_BASE + (PWR_CSR_OFFSET_BB * 32U) + (EWUP_BIT_NUMBER * 4U)) GPIO_MODER_MODE13_Msk (0x3U << GPIO_MODER_MODE13_Pos) ITM_BASE (0xE0000000UL) TIM_COUNTERMODE_DOWN TIM_CR1_DIR DMA_SxCR_MBURST_Msk (0x3U << DMA_SxCR_MBURST_Pos) CAN_F7R1_FB28 CAN_F7R1_FB28_Msk USB_OTG_DPID_Pos (15U) FMC_SDTR2_TRC_0 (0x1U << FMC_SDTR2_TRC_Pos) RCC_AHB3ENR_QSPIEN_Msk (0x1U << RCC_AHB3ENR_QSPIEN_Pos) GPIO_OSPEEDR_OSPEED8_Pos (16U) FMC_BCR2_MUXEN_Msk (0x1U << FMC_BCR2_MUXEN_Pos) __FRACT_IBIT__ 0 FMC_BTR1_DATAST_3 (0x08U << FMC_BTR1_DATAST_Pos) SAI_xCR1_LSBFIRST_Pos (8U) USB_OTG_GAHBCFG_GINT_Pos (0U) USB_OTG_HPTXSTS_PTXQSAV_0 (0x01U << USB_OTG_HPTXSTS_PTXQSAV_Pos) SYSCFG_EXTICR2_EXTI7_PC 0x2000U CAN_F1R1_FB14_Msk (0x1U << CAN_F1R1_FB14_Pos) __HAL_DBGMCU_FREEZE_IWDG() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_IWDG_STOP)) __DMA1_IS_CLK_DISABLED __HAL_RCC_DMA1_IS_CLK_DISABLED EXTI_PR_PR6_Pos (6U) ADC_SR_JSTRT_Msk (0x1U << ADC_SR_JSTRT_Pos) ExternalTrigConv FMPI2C_CR1_SMBHEN_Msk (0x1U << FMPI2C_CR1_SMBHEN_Pos) GPIO_AF4_I2C1 ((uint8_t)0x04) QUADSPI_CR_PRESCALER_1 (0x02U << QUADSPI_CR_PRESCALER_Pos) FMC_BTR3_BUSTURN_Pos (16U) CAN_F12R2_FB13_Msk (0x1U << CAN_F12R2_FB13_Pos) RCC_APB2RSTR_SDIORST_Msk (0x1U << RCC_APB2RSTR_SDIORST_Pos) CAN_F1R1_FB22_Msk (0x1U << CAN_F1R1_FB22_Pos) USB_OTG_DIEPCTL_SNAK_Pos (27U) SysTick_BASE (SCS_BASE + 0x0010UL) ADC_CR1_JAUTO_Msk (0x1U << ADC_CR1_JAUTO_Pos) GPIO_OTYPER_OT0_Msk (0x1U << GPIO_OTYPER_OT0_Pos) CAN_F5R2_FB11 CAN_F5R2_FB11_Msk SPDIFRX_SR_CSRNE_Msk (0x1U << SPDIFRX_SR_CSRNE_Pos) USB_OTG_GINTSTS_BOUTNAKEFF_Msk (0x1U << USB_OTG_GINTSTS_BOUTNAKEFF_Pos) SAI_xSR_FREQ_Msk (0x1U << SAI_xSR_FREQ_Pos) __GPIOI_FORCE_RESET __HAL_RCC_GPIOI_FORCE_RESET __DBL_MIN_10_EXP__ (-307) SYSCFG_PMC_ADCxDC2_Pos (16U) TIM_CR1_OPM TIM_CR1_OPM_Msk DBGMCU_APB1_FZ_DBG_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk CAN_F10R1_FB4_Pos (4U) RCC_APB2ENR_TIM1EN_Msk (0x1U << RCC_APB2ENR_TIM1EN_Pos) QUADSPI_DCR_FSIZE_Pos (16U) USB_OTG_HCINTMSK_BBERRM_Msk (0x1U << USB_OTG_HCINTMSK_BBERRM_Pos) OPTCR_BYTE2_ADDRESS 0x40023C16U __ARM_FEATURE_CLZ 1 RTC_BKP8R_Msk (0xFFFFFFFFU << RTC_BKP8R_Pos) __SYSCFG_CLK_SLEEP_ENABLE __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE __SPI6_FORCE_RESET __HAL_RCC_SPI6_FORCE_RESET SAI_xSR_FREQ_Pos (3U) DMA_SxCR_PBURST_Msk (0x3U << DMA_SxCR_PBURST_Pos) CAN_F6R1_FB8_Pos (8U) GPIO_AFRH_AFRH3 GPIO_AFRH_AFSEL11 DISABLE ADC_SMPR2_SMP8_1 (0x2U << ADC_SMPR2_SMP8_Pos) CAN_F4R2_FB24_Msk (0x1U << CAN_F4R2_FB24_Pos) RTC_CR_SUB1H RTC_CR_SUB1H_Msk USB_OTG_HPTXSTS_PTXQTOP_1 (0x02U << USB_OTG_HPTXSTS_PTXQTOP_Pos) FMC_BTR3_CLKDIV_3 (0x8U << FMC_BTR3_CLKDIV_Pos) INTPTR_MAX (__INTPTR_MAX__) EXTI_EMR_MR4_Pos (4U) SAI_xCR1_MCKDIV_Pos (20U) HAL_TIM_MODULE_ENABLED  GPIO_AFRH_AFRH7 GPIO_AFRH_AFSEL15 FMC_BTR4_DATAST_Pos (8U) CAN_F3R1_FB19 CAN_F3R1_FB19_Msk TPI_DEVTYPE_MajorType_Pos 4U ADC_SMPR1_SMP12_2 (0x4U << ADC_SMPR1_SMP12_Pos) EXTI_RTSR_TR21_Msk (0x1U << EXTI_RTSR_TR21_Pos) GPIO_LCKR_LCK13_Pos (13U) RCC_CFGR_SWS_HSE 0x00000004U DBGMCU_APB2_FZ_DBG_TIM8_STOP DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk USART_GTPR_PSC_5 (0x20U << USART_GTPR_PSC_Pos) GPIO_OSPEEDER_OSPEEDR9_0 GPIO_OSPEEDR_OSPEED9_0 GPIO_MODER_MODE8_Pos (16U) RCC_CFGR_RTCPRE_Pos (16U) FMC_BCR2_MWID_1 (0x2U << FMC_BCR2_MWID_Pos) QUADSPI_SR_TEF_Pos (0U) CAN_F13R1_FB3_Pos (3U) __ARM_FEATURE_LDREX 7 SPDIFRX_CR_CBDMAEN_Msk (0x1U << SPDIFRX_CR_CBDMAEN_Pos) USB_OTG_DIEPEACHMSK1_NAKM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_NAKM_Pos) GPIO_BSRR_BS9_Pos (9U) COMP_OUTPUT_COMP6TIM2OCREFCLR COMP_OUTPUT_COMP6_TIM2OCREFCLR RCC_PERIPHCLK_I2S_APB2 0x00000002U HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6 GPIO_MODER_MODE10_Pos (20U) DAC_CR_DMAEN1 DAC_CR_DMAEN1_Msk RCC_APB1RSTR_UART4RST RCC_APB1RSTR_UART4RST_Msk VOLTAGE_RANGE_4 FLASH_VOLTAGE_RANGE_4 CAN_F9R1_FB7_Pos (7U) TIM_CLOCKDIVISION_DIV2 (TIM_CR1_CKD_0) FMC_BCR1_CPSIZE_Msk (0x7U << FMC_BCR1_CPSIZE_Pos) USB_OTG_GINTSTS_SRQINT USB_OTG_GINTSTS_SRQINT_Msk GPIO_PIN_9 ((uint16_t)0x0200) DMA_LISR_TCIF3_Pos (27U) __HAL_RCC_TIM3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN)) USB_OTG_HCSPLT_HUBADDR_2 (0x04U << USB_OTG_HCSPLT_HUBADDR_Pos) __DAC_CLK_DISABLE __HAL_RCC_DAC_CLK_DISABLE RCC_IT_HSI14 RCC_IT_HSI14RDY RCC_BDCR_LSEON RCC_BDCR_LSEON_Msk CAN_ESR_REC_Msk (0xFFU << CAN_ESR_REC_Pos) RCC_MCOSOURCE_PLLCLK_DIV2 RCC_MCO1SOURCE_PLLCLK_DIV2 __HAL_PWR_PVD_EXTI_ENABLE_EVENT() (EXTI->EMR |= (PWR_EXTI_LINE_PVD)) CAN_F1R2_FB29_Msk (0x1U << CAN_F1R2_FB29_Pos) USB_OTG_DOEPINT_B2BSTUP_Msk (0x1U << USB_OTG_DOEPINT_B2BSTUP_Pos) EXTI_RTSR_TR2_Msk (0x1U << EXTI_RTSR_TR2_Pos) SPI_I2SCFGR_I2SE_Msk (0x1U << SPI_I2SCFGR_I2SE_Pos) USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos (0U) RCC_AHB1ENR_OTGHSULPIEN_Pos (30U) __UTQ_IBIT__ 0 CAN_F6R2_FB24_Pos (24U) RCC_AHB2LPENR_OTGFSLPEN RCC_AHB2LPENR_OTGFSLPEN_Msk CAN_F1R1_FB7 CAN_F1R1_FB7_Msk CAN_F4R2_FB31_Pos (31U) DAC_DHR8RD_DACC1DHR DAC_DHR8RD_DACC1DHR_Msk QUADSPI_DR_DATA QUADSPI_DR_DATA_Msk FMC_BTR4_DATLAT_1 (0x2U << FMC_BTR4_DATLAT_Pos) SDIO_DCTRL_RWSTOP_Pos (9U) __MISC_VISIBLE 1 USB_OTG_HFNUM_FRNUM_Pos (0U) CAN_F0R2_FB7 CAN_F0R2_FB7_Msk ADC_CSR_JEOC1 ADC_CSR_JEOC1_Msk CAN_F10R1_FB25_Pos (25U) __FLITF_IS_CLK_ENABLED __HAL_RCC_FLITF_IS_CLK_ENABLED CAN_F11R2_FB28_Msk (0x1U << CAN_F11R2_FB28_Pos) USB_OTG_GUSBCFG_CTXPKT_Pos (31U) RTC_ALRMAR_MSK1_Msk (0x1U << RTC_ALRMAR_MSK1_Pos) GPIO_OSPEEDR_OSPEED12 GPIO_OSPEEDR_OSPEED12_Msk __HAL_RCC_RNG_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN)) RCC_APB2LPENR_SAI1LPEN_Pos (22U) __HAL_RCC_PLLI2S_CONFIG(__PLLI2SM__,__PLLI2SN__,__PLLI2SP__,__PLLI2SQ__,__PLLI2SR__) (RCC->PLLI2SCFGR = ((__PLLI2SM__) | ((__PLLI2SN__) << RCC_PLLI2SCFGR_PLLI2SN_Pos) | ((((__PLLI2SP__) >> 1U) -1U) << RCC_PLLI2SCFGR_PLLI2SP_Pos) | ((__PLLI2SQ__) << RCC_PLLI2SCFGR_PLLI2SQ_Pos) | ((__PLLI2SR__) << RCC_PLLI2SCFGR_PLLI2SR_Pos))) ADC_SMPR1_SMP12_Pos (6U) CEC_ISR_LBPE CEC_ISR_LBPE_Msk CAN_F12R2_FB6 CAN_F12R2_FB6_Msk FMC_SDCR2_WP_Pos (9U) TIM_CR2_MMS_Msk (0x7U << TIM_CR2_MMS_Pos) USART_SR_LBD USART_SR_LBD_Msk PWR_SLEEPENTRY_WFE ((uint8_t)0x02) RTC_TSDR_WDU_Pos (13U) CAN_F13R1_FB1 CAN_F13R1_FB1_Msk GPIO_BRR_BR14 GPIO_BRR_BR14_Msk RCC_USBCLK_MSI RCC_USBCLKSOURCE_MSI RCC_PLLI2SCFGR_PLLI2SR_Msk (0x7U << RCC_PLLI2SCFGR_PLLI2SR_Pos) TPI_TRIGGER_TRIGGER_Pos 0U GPIO_PUPDR_PUPD7_Msk (0x3U << GPIO_PUPDR_PUPD7_Pos) __HAL_RCC_SPI1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN); UNUSED(tmpreg); } while(0U) CAN_F0R1_FB13_Pos (13U) ADC_SQR3_SQ2_4 (0x10U << ADC_SQR3_SQ2_Pos) INT16_MIN (-__INT16_MAX__ - 1) GPIO_PIN_15 ((uint16_t)0x8000) SPDIFRX_DR0_PT_Pos (28U) CAN_FM1R_FBM11_Msk (0x1U << CAN_FM1R_FBM11_Pos) GPIO_BSRR_BS9_Msk (0x1U << GPIO_BSRR_BS9_Pos) CAN_F6R2_FB18_Pos (18U) DCMI_IER_OVR_IE DCMI_IER_OVR_IE_Msk USART_CR1_RXNEIE_Msk (0x1U << USART_CR1_RXNEIE_Pos) HAL_ADC_STATE_BUSY_INJ HAL_ADC_STATE_INJ_BUSY ADC_EXTERNALTRIGINJECCONV_T8_CC3 ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_0)) CAN_F2R1_FB12_Msk (0x1U << CAN_F2R1_FB12_Pos) CAN_F11R1_FB15_Msk (0x1U << CAN_F11R1_FB15_Pos) ADC_SMPR1_SMP16 ADC_SMPR1_SMP16_Msk __TIM3_CLK_SLEEP_DISABLE __HAL_RCC_TIM3_CLK_SLEEP_DISABLE CAN_FA1R_FACT17_Msk (0x1U << CAN_FA1R_FACT17_Pos) GPIO_ODR_ODR_7 GPIO_ODR_OD7 CAN_F10R1_FB19_Pos (19U) IS_TIM_TRIGGERPRESCALER(PRESCALER) (((PRESCALER) == TIM_TRIGGERPRESCALER_DIV1) || ((PRESCALER) == TIM_TRIGGERPRESCALER_DIV2) || ((PRESCALER) == TIM_TRIGGERPRESCALER_DIV4) || ((PRESCALER) == TIM_TRIGGERPRESCALER_DIV8)) CAN_F0R1_FB9 CAN_F0R1_FB9_Msk CAN_IER_FFIE0 CAN_IER_FFIE0_Msk CAN_F2R1_FB1_Pos (1U) DCMI_RIS_ERR_RIS_Pos (2U) SPDIFRX_DR0_U_Msk (0x1U << SPDIFRX_DR0_U_Pos) SAI_xCLRFR_COVRUDR_Msk (0x1U << SAI_xCLRFR_COVRUDR_Pos) USB_OTG_DOEPMSK_OTEPDM USB_OTG_DOEPMSK_OTEPDM_Msk GPIO_PUPDR_PUPD1_1 (0x2U << GPIO_PUPDR_PUPD1_Pos) CAN_F4R2_FB24 CAN_F4R2_FB24_Msk USB_OTG_DOEPCTL_EPDIS USB_OTG_DOEPCTL_EPDIS_Msk DMA_LIFCR_CTCIF3_Pos (27U) SDIO_DTIMER_DATATIME SDIO_DTIMER_DATATIME_Msk FMPI2C_OAR1_OA1EN FMPI2C_OAR1_OA1EN_Msk TIM_CCMR2_IC3PSC_1 (0x2U << TIM_CCMR2_IC3PSC_Pos) __HAL_TIM_SET_PRESCALER(__HANDLE__,__PRESC__) ((__HANDLE__)->Instance->PSC = (__PRESC__)) FMC_BTR3_DATAST_6 (0x40U << FMC_BTR3_DATAST_Pos) EXTI_EMR_EM1 EXTI_EMR_MR1 DMA_HIFCR_CHTIF4_Msk (0x1U << DMA_HIFCR_CHTIF4_Pos) TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk GPIO_OSPEEDER_OSPEEDR14 GPIO_OSPEEDR_OSPEED14 __HAL_RCC_TIM14_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM14RST)) RCC_CIR_PLLRDYF_Msk (0x1U << RCC_CIR_PLLRDYF_Pos) __CRC_FORCE_RESET __HAL_RCC_CRC_FORCE_RESET __SMARTCARD_DISABLE_IT __HAL_SMARTCARD_DISABLE_IT CAN_F5R2_FB14_Msk (0x1U << CAN_F5R2_FB14_Pos) SYSCFG_EXTICR2_EXTI4_PC 0x0002U GPIO_AFRL_AFSEL2_0 (0x1U << GPIO_AFRL_AFSEL2_Pos) CAN_F7R1_FB10_Msk (0x1U << CAN_F7R1_FB10_Pos) RCC_SYSCLK_DIV8 RCC_CFGR_HPRE_DIV8 USB_OTG_FS_TOTAL_FIFO_SIZE 1280U USB_OTG_DTHRCTL_ARPEN_Msk (0x1U << USB_OTG_DTHRCTL_ARPEN_Pos) ADC_CSR_OVR2_Pos (13U) __GPIOB_IS_CLK_ENABLED __HAL_RCC_GPIOB_IS_CLK_ENABLED TIM_CCER_CC1NE_Msk (0x1U << TIM_CCER_CC1NE_Pos) __HAL_UART_ONEBIT_DISABLE __HAL_UART_ONE_BIT_SAMPLE_DISABLE CAN_F5R1_FB0_Pos (0U) APSR_N_Msk (1UL << APSR_N_Pos) CAN_F8R2_FB28_Pos (28U) CAN_F11R2_FB29 CAN_F11R2_FB29_Msk FMC_BCR2_MUXEN_Pos (1U) USB_OTG_GUSBCFG_TRDT_Pos (10U) I2C_ANALOGFILTER_ENABLED I2C_ANALOGFILTER_ENABLE PRIo32 __PRI32(o) DBGMCU_APB1_FZ_DBG_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk __HAL_RCC_USB_OTG_FS_CLK_ENABLE() do {(RCC->AHB2ENR |= (RCC_AHB2ENR_OTGFSEN)); __HAL_RCC_SYSCFG_CLK_ENABLE(); }while(0U) USB_OTG_HCSPLT_COMPLSPLT_Msk (0x1U << USB_OTG_HCSPLT_COMPLSPLT_Pos) CAN_F12R1_FB29_Pos (29U) ADC_CR1_AWDIE_Msk (0x1U << ADC_CR1_AWDIE_Pos) __DAC_FORCE_RESET __HAL_RCC_DAC_FORCE_RESET __WINT_TYPE__ unsigned int RCC_CIR_HSIRDYIE_Pos (10U) USB_OTG_HCSPLT_PRTADDR_2 (0x04U << USB_OTG_HCSPLT_PRTADDR_Pos) RTC_ALRMASSR_MASKSS_0 (0x1U << RTC_ALRMASSR_MASKSS_Pos) RTC_TIMESTAMPPIN_PC13 RTC_TIMESTAMPPIN_DEFAULT USB_OTG_HCCHAR_MC USB_OTG_HCCHAR_MC_Msk USART3_BASE (APB1PERIPH_BASE + 0x4800U) GPIO_AFRL_AFRL1_0 GPIO_AFRL_AFSEL1_0 __SQ_IBIT__ 0 CAN_F11R1_FB20_Msk (0x1U << CAN_F11R1_FB20_Pos) FMC_BCR3_WAITPOL_Pos (9U) MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) PLLI2SON_BitNumber RCC_PLLI2SON_BIT_NUMBER FMC_BWTR3_DATAST_3 (0x08U << FMC_BWTR3_DATAST_Pos) SDIO_MASK_TXDAVLIE_Msk (0x1U << SDIO_MASK_TXDAVLIE_Pos) CAN_F10R2_FB0 CAN_F10R2_FB0_Msk GPIO_IDR_ID6_Pos (6U) CAN_F6R2_FB10 CAN_F6R2_FB10_Msk __HAL_TIM_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DIER &= ~(__INTERRUPT__)) __HAL_RCC_SPDIFRX_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPDIFRXEN)) == RESET) RCC_DCKCFGR_I2S1SRC_Pos (25U) TIM_CR2_MMS_0 (0x1U << TIM_CR2_MMS_Pos) __OPAMP_OFFSET_TRIM_BITSPOSITION OPAMP_OFFSET_TRIM_BITSPOSITION __REGISTER_PREFIX__  USB_OTG_DCFG_PFIVL USB_OTG_DCFG_PFIVL_Msk __HAL_RCC_CAN1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN)) CAN_F11R2_FB21_Pos (21U) RCC_CFGR_RTCPRE_1 (0x02U << RCC_CFGR_RTCPRE_Pos) CAN_F1R2_FB30_Pos (30U) IS_GPIO_PULL(PULL) (((PULL) == GPIO_NOPULL) || ((PULL) == GPIO_PULLUP) || ((PULL) == GPIO_PULLDOWN)) CAN_F11R1_FB25_Pos (25U) ITM_IRR_ATREADYM_Msk (1UL ) CAN_F2R2_FB19_Msk (0x1U << CAN_F2R2_FB19_Pos) __DAC2_CLK_DISABLE __HAL_RCC_DAC2_CLK_DISABLE FMC_BTR4_DATLAT_Pos (24U) GPIO_AFRL_AFRL1_1 GPIO_AFRL_AFSEL1_1 OB_SDADC12_VDD_MONITOR_RESET OB_SDACD_VDD_MONITOR_RESET CAN_F8R2_FB8_Msk (0x1U << CAN_F8R2_FB8_Pos) RCC_PLLR_I2S_CLKSOURCE_SUPPORT  CAN_F10R2_FB4_Msk (0x1U << CAN_F10R2_FB4_Pos) short unsigned int ADC_SMPR1_SMP16_2 (0x4U << ADC_SMPR1_SMP16_Pos) CAN_RDL1R_DATA0 CAN_RDL1R_DATA0_Msk DCMI_CWSIZE_VLINE_Msk (0x3FFFU << DCMI_CWSIZE_VLINE_Pos) MPU_REGION_PRIV_RW ((uint8_t)0x01) FLASH_ERROR_PGP HAL_FLASH_ERROR_PGS TIM_BDTR_DTG_7 (0x80U << TIM_BDTR_DTG_Pos) CAN_F4R2_FB8_Pos (8U) SAI_xCR1_PRTCFG_Pos (2U) USB_OTG_GNPTXSTS_NPTXQTOP_Msk (0x7FU << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) TimeSeg1 __STM32F4xx_CMSIS_VERSION_SUB1 (0x06U) RCC_CFGR_PPRE1_DIV8 0x00001800U DMA_HISR_DMEIF5_Msk (0x1U << DMA_HISR_DMEIF5_Pos) TPI_DEVID_MANCVALID_Pos 10U USB_OTG_DIEPCTL_MPSIZ USB_OTG_DIEPCTL_MPSIZ_Msk CEC_IER_TXACKEIE CEC_IER_TXACKEIE_Msk SMARTCARD_ONEBIT_SAMPLING_ENABLED SMARTCARD_ONE_BIT_SAMPLE_ENABLE CAN_F3R2_FB24_Pos (24U) TIM3 ((TIM_TypeDef *) TIM3_BASE) PLL_TIMEOUT_VALUE 2U QUADSPI_CR_ABORT_Pos (1U) _T_WCHAR  CAN_F4R1_FB19 CAN_F4R1_FB19_Msk GPIO_BRR_BR4_Pos (4U) CAN_F11R2_FB15_Pos (15U) GPIO_IDR_ID9_Msk (0x1U << GPIO_IDR_ID9_Pos) MAC_ADDR0 2U IS_CAN_SJW(SJW) (((SJW) == CAN_SJW_1TQ) || ((SJW) == CAN_SJW_2TQ) || ((SJW) == CAN_SJW_3TQ) || ((SJW) == CAN_SJW_4TQ)) __HAL_RCC_ADC3_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC3LPEN)) CAN_F7R2_FB17_Msk (0x1U << CAN_F7R2_FB17_Pos) USB_OTG_HFNUM_FTREM_Pos (16U) PWR_CR_PDDS_Pos (1U) SPDIFRX_BASE (APB1PERIPH_BASE + 0x4000U) ETH_MAC_TXFIFO_WAITING 0x00200000U CAN_RDT0R_DLC_Pos (0U) RCC_DCKCFGR_PLLI2SDIVQ RCC_DCKCFGR_PLLI2SDIVQ_Msk CAN_F13R2_FB18 CAN_F13R2_FB18_Msk CAN_F11R2_FB3_Pos (3U) EXTI_FTSR_TR13 EXTI_FTSR_TR13_Msk DWT_CTRL_POSTPRESET_Pos 1U long long int SDIO_RESP0_CARDSTATUS0_Msk (0xFFFFFFFFU << SDIO_RESP0_CARDSTATUS0_Pos) CAN_F13R2_FB31_Pos (31U) APB1PERIPH_BASE PERIPH_BASE GPIO_MODER_MODER0 GPIO_MODER_MODER0_Msk CAN_FA1R_FACT20_Msk (0x1U << CAN_FA1R_FACT20_Pos) DCMI_CR_BSM_1 0x00020000U CAN_F7R2_FB7_Pos (7U) __TIM14_CLK_DISABLE __HAL_RCC_TIM14_CLK_DISABLE CAN_F0R1_FB30 CAN_F0R1_FB30_Msk __AHB_RELEASE_RESET __HAL_RCC_AHB_RELEASE_RESET __HAL_ADC_OFFSET_SHIFT_RESOLUTION ADC_OFFSET_SHIFT_RESOLUTION ADC_CHANNEL_16 ((uint32_t)ADC_CR1_AWDCH_4) RTC_BKP18R_Pos (0U) CAN_TDT0R_TGT CAN_TDT0R_TGT_Msk FMC_BTR4_ADDHLD_Pos (4U) FMPI2C_TIMINGR_SDADEL FMPI2C_TIMINGR_SDADEL_Msk _cvtlen EXTI9_5_IRQn CAN_F7R2_FB5_Msk (0x1U << CAN_F7R2_FB5_Pos) USB_OTG_HPTXSTS_PTXQTOP_4 (0x10U << USB_OTG_HPTXSTS_PTXQTOP_Pos) RCC_APB2LPENR_USART1LPEN_Msk (0x1U << RCC_APB2LPENR_USART1LPEN_Pos) WWDG_CR_T_0 (0x01U << WWDG_CR_T_Pos) FMC_BWTR3_DATAST_0 (0x01U << FMC_BWTR3_DATAST_Pos) CAN_TDT2R_TIME_Msk (0xFFFFU << CAN_TDT2R_TIME_Pos) __PRI32LEAST(x) __LEAST32 __STRINGIFY(x) CAN_F10R2_FB19 CAN_F10R2_FB19_Msk __DBL_MIN__ ((double)2.2250738585072014e-308L) __TIM6_CLK_ENABLE __HAL_RCC_TIM6_CLK_ENABLE FMC_BCR1_CPSIZE FMC_BCR1_CPSIZE_Msk __HAL_DMA_CLEAR_FLAG(__HANDLE__,__FLAG__) (((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HIFCR = (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LIFCR = (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HIFCR = (__FLAG__)) : (DMA1->LIFCR = (__FLAG__))) I2C_SR2_DUALF I2C_SR2_DUALF_Msk __ETH_CLK_ENABLE __HAL_RCC_ETH_CLK_ENABLE QUADSPI_CR_TCEN QUADSPI_CR_TCEN_Msk __WWDG_CLK_ENABLE __HAL_RCC_WWDG_CLK_ENABLE CAN_F13R2_FB25_Pos (25U) GPIO_PUPDR_PUPD9_Msk (0x3U << GPIO_PUPDR_PUPD9_Pos) __USART_DISABLE_IT __HAL_USART_DISABLE_IT USB_OTG_DAINTMSK_IEPM USB_OTG_DAINTMSK_IEPM_Msk TIM_DCR_DBA_1 (0x02U << TIM_DCR_DBA_Pos) RCC_APB1RSTR_TIM12RST_Msk (0x1U << RCC_APB1RSTR_TIM12RST_Pos) FMC_SDCR1_CAS_0 (0x1U << FMC_SDCR1_CAS_Pos) SPDIFRX_CR_INSEL SPDIFRX_CR_INSEL_Msk __HAL_RCC_ADC3_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) != RESET) CAN_F13R2_FB24 CAN_F13R2_FB24_Msk CAN_TXSTATUS_PENDING ((uint8_t)0x02U) MPU_RASR_S_Pos 18U FLASH_SR_PGPERR FLASH_SR_PGPERR_Msk USB_OTG_DIEPCTL_NAKSTS_Msk (0x1U << USB_OTG_DIEPCTL_NAKSTS_Pos) SDIO_CLKCR_NEGEDGE SDIO_CLKCR_NEGEDGE_Msk RCC_RTCCLKSOURCE_HSE_DIV6 0x00060300U SYSCFG_EXTICR1_EXTI1_PG 0x0060U IS_ETH_PROMISCIOUS_MODE IS_ETH_PROMISCUOUS_MODE ADC_EXTERNALTRIGCONV_T5_CC1 ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_1)) CAN_TI2R_TXRQ CAN_TI2R_TXRQ_Msk RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk FLASH_ACR_ICRST_Msk (0x1U << FLASH_ACR_ICRST_Pos) CAN_F9R1_FB21 CAN_F9R1_FB21_Msk DMAR __ADC34_CLK_DISABLE __HAL_RCC_ADC34_CLK_DISABLE CAN_FLAG_FF1 (0x00000403U) FMC_SDTR2_TRAS_0 (0x1U << FMC_SDTR2_TRAS_Pos) CAN_F3R1_FB26 CAN_F3R1_FB26_Msk EXTI_PR_PR6 EXTI_PR_PR6_Msk INT_LEAST64_MIN (-__INT_LEAST64_MAX__ - 1) CAN_FS1R_FSC27 CAN_FS1R_FSC27_Msk ADC_CHANNEL_9 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_0)) __need_NULL  USB_OTG_CHNUM_2 (0x4U << USB_OTG_CHNUM_Pos) __QSPI_CLK_SLEEP_DISABLE __HAL_RCC_QSPI_CLK_SLEEP_DISABLE TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) DMA_HIFCR_CHTIF6_Msk (0x1U << DMA_HIFCR_CHTIF6_Pos) GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk CAN_FFA1R_FFA0_Msk (0x1U << CAN_FFA1R_FFA0_Pos) GPIO_AFRL_AFRL6_3 GPIO_AFRL_AFSEL6_3 FMC_BCR1_WFDIS FMC_BCR1_WFDIS_Msk CAN_F6R2_FB2_Msk (0x1U << CAN_F6R2_FB2_Pos) _ATTRIBUTE(attrs) __attribute__ (attrs) FMC_BCR1_MBKEN_Msk (0x1U << FMC_BCR1_MBKEN_Pos) SAI_xSR_FREQ SAI_xSR_FREQ_Msk DMA_HIFCR_CFEIF5_Pos (6U) USB_OTG_GUSBCFG_PHYLPCS_Pos (15U) CAN_ESR_BOFF_Msk (0x1U << CAN_ESR_BOFF_Pos) SPI_SR_CRCERR SPI_SR_CRCERR_Msk GPIO_OSPEEDR_OSPEED2_1 (0x2U << GPIO_OSPEEDR_OSPEED2_Pos) GPIO_AFRH_AFSEL15_2 (0x4U << GPIO_AFRH_AFSEL15_Pos) CAN_F1R2_FB31_Pos (31U) ADC_SQR1_SQ16_3 (0x08U << ADC_SQR1_SQ16_Pos) PWR_FLAG_SB PWR_CSR_SBF __SDIO_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE FMPI2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFU << FMPI2C_TIMEOUTR_TIMEOUTA_Pos) RCC_APB2LPENR_TIM9LPEN_Pos (16U) CAN_F2R2_FB8_Msk (0x1U << CAN_F2R2_FB8_Pos) PRIiFAST64 __PRI64FAST(i) USART_CR1_WAKE_Pos (11U) TIM_CCER_CC2E TIM_CCER_CC2E_Msk USB_OTG_HCCHAR_EPNUM_Msk (0xFU << USB_OTG_HCCHAR_EPNUM_Pos) TIM_CCMR1_IC1PSC_0 (0x1U << TIM_CCMR1_IC1PSC_Pos) xPSR_N_Msk (1UL << xPSR_N_Pos) CAN_F11R2_FB24_Pos (24U) __HRTIM1_IS_CLK_ENABLED __HAL_RCC_HRTIM1_IS_CLK_ENABLED __HAL_RTC_CLEAR_FLAG __HAL_RTC_EXTI_CLEAR_FLAG CAN_F0R1_FB18 CAN_F0R1_FB18_Msk CEC_ISR_TXEND_Msk (0x1U << CEC_ISR_TXEND_Pos) RCC_MCO1SOURCE_HSI 0x00000000U RTC_ALRMAR_MSK4_Msk (0x1U << RTC_ALRMAR_MSK4_Pos) USB_OTG_GINTMSK_ENUMDNEM USB_OTG_GINTMSK_ENUMDNEM_Msk FLASH_BANK_1 1U HAL_UNLOCKED SCNxLEAST32 __SCN32LEAST(x) __HAL_RCC_TIM2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM2RST)) QUADSPI_DCR_CSHT QUADSPI_DCR_CSHT_Msk QUADSPI_SR_FLEVEL_4 (0x10U << QUADSPI_SR_FLEVEL_Pos) ADC_CSR_AWD2_Pos (8U) HAL_CAN_ERROR_BR (0x00000040U) CAN_F3R2_FB0_Pos (0U) TIM_CCER_CC4P_Pos (13U) I2C_CR1_POS_Msk (0x1U << I2C_CR1_POS_Pos) FLASH_LATENCY_3 FLASH_ACR_LATENCY_3WS DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos (26U) CAN_F0R1_FB24_Msk (0x1U << CAN_F0R1_FB24_Pos) FMPI2C_CR1_SBC_Pos (16U) ADC_CR1_RES_1 (0x2U << ADC_CR1_RES_Pos) SPI_CR1_BR_Pos (3U) CAN_F2R2_FB3 CAN_F2R2_FB3_Msk __size_t USART_CR1_TE_Msk (0x1U << USART_CR1_TE_Pos) CAN_F1R2_FB25_Pos (25U) RCC_APB1ENR_UART5EN_Msk (0x1U << RCC_APB1ENR_UART5EN_Pos) __HAL_FLASH_DATA_CACHE_DISABLE() (FLASH->ACR &= (~FLASH_ACR_DCEN)) CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) GPIO_MODER_MODER10_Pos (20U) PRIXFAST32 __PRI32FAST(X) __HAL_UNFREEZE_TIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM2 __time_t_defined  GPIO_AFRH_AFRH4_3 GPIO_AFRH_AFSEL12_3 __HAL_PWR_VDDIO2_DISABLE HAL_PWREx_DisableVddIO2 FMC_BTR4_ACCMOD FMC_BTR4_ACCMOD_Msk DWT_FUNCTION_LNK1ENA_Pos 9U EXTI_FTSR_TR22_Pos (22U) CAN_F8R2_FB19 CAN_F8R2_FB19_Msk RCC_PLLCFGR_PLLN_6 (0x040U << RCC_PLLCFGR_PLLN_Pos) CAN_TDL0R_DATA2 CAN_TDL0R_DATA2_Msk DCMI_DR_BYTE0 DCMI_DR_BYTE0_Msk CEC_CFGR_LSTN_Msk (0x1U << CEC_CFGR_LSTN_Pos) GPIO_BSRR_BS_13 GPIO_BSRR_BS13 __HAL_RCC_DMA1_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DMA1LPEN)) IS_RCC_SYSCLKSOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSOURCE_HSI) || ((SOURCE) == RCC_SYSCLKSOURCE_HSE) || ((SOURCE) == RCC_SYSCLKSOURCE_PLLCLK) || ((SOURCE) == RCC_SYSCLKSOURCE_PLLRCLK)) RCC_DCKCFGR_PLLSAIDIVQ_3 (0x08U << RCC_DCKCFGR_PLLSAIDIVQ_Pos) __HAL_USB_EXTI_CLEAR_FLAG __HAL_USB_WAKEUP_EXTI_CLEAR_FLAG SPDIFRX_IFCR_PERRCF_Msk (0x1U << SPDIFRX_IFCR_PERRCF_Pos) EXTI_SWIER_SWIER12 EXTI_SWIER_SWIER12_Msk FMC_BCR4_EXTMOD_Msk (0x1U << FMC_BCR4_EXTMOD_Pos) CAN_FLAG_ALST0 (0x00000502U) FLASH_ACR_ICEN_Msk (0x1U << FLASH_ACR_ICEN_Pos) CAN_MODE_SILENT ((uint32_t)CAN_BTR_SILM) USB_OTG_DCTL_TCTL_1 (0x2U << USB_OTG_DCTL_TCTL_Pos) ADC_CR1_DISCNUM_Msk (0x7U << ADC_CR1_DISCNUM_Pos) CAN_F5R1_FB22_Msk (0x1U << CAN_F5R1_FB22_Pos) _RAND48_SEED_1 (0xabcd) SPI_I2SCFGR_PCMSYNC_Pos (7U) FLASH_ACR_LATENCY_6WS 0x00000006U SPI_I2SPR_ODD_Pos (8U) TIM_TRIGGERPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 __HAL_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE FMC_BWTR2_ADDHLD_1 (0x2U << FMC_BWTR2_ADDHLD_Pos) ADC_SQR2_SQ9_3 (0x08U << ADC_SQR2_SQ9_Pos) PWR_FLAG_VOSRDY PWR_CSR_VOSRDY FMC_SDCR2_SDCLK_0 (0x1U << FMC_SDCR2_SDCLK_Pos) RTC_BKP9R_Msk (0xFFFFFFFFU << RTC_BKP9R_Pos) CAN_F4R2_FB31 CAN_F4R2_FB31_Msk GPIO_AFRH_AFRH7_1 GPIO_AFRH_AFSEL15_1 CAN_F6R1_FB13_Pos (13U) SLAK_TIMEOUT CAN_TIMEOUT_VALUE SCB_CCR_NONBASETHRDENA_Msk (1UL ) GPIO_MODER_MODE6_0 (0x1U << GPIO_MODER_MODE6_Pos) DMA_HISR_FEIF6 DMA_HISR_FEIF6_Msk RCC_DCKCFGR_SAI2SRC_Pos (22U) USB_OTG_DCTL_GONSTS_Pos (3U) DMA1_Stream5_IRQn Channel RCC_CIR_BYTE2_ADDRESS ((uint32_t)(RCC_BASE + 0x0CU + 0x02U)) FMC_PMEM_MEMWAIT2 FMC_PMEM_MEMWAIT2_Msk TIM9 ((TIM_TypeDef *) TIM9_BASE) CAN_F4R1_FB9_Pos (9U) RCC_CFGR_HPRE_DIV4 0x00000090U SPI_CR1_BR_0 (0x1U << SPI_CR1_BR_Pos) CAN_F10R1_FB31_Msk (0x1U << CAN_F10R1_FB31_Pos) CAN_F8R2_FB24_Msk (0x1U << CAN_F8R2_FB24_Pos) RCC_CLOCKTYPE_PCLK1 0x00000004U DMA_SxFCR_FS_Msk (0x7U << DMA_SxFCR_FS_Pos) HAL_DisableDBGSleepMode HAL_DBGMCU_DisableDBGSleepMode CAN_F13R1_FB23_Msk (0x1U << CAN_F13R1_FB23_Pos) DCMI_ICR_LINE_ISC_Pos (4U) CAN_F6R2_FB16_Msk (0x1U << CAN_F6R2_FB16_Pos) __HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE HAL_PWREx_EnablePullUpPullDownConfig CAN_MODE_LOOPBACK ((uint32_t)CAN_BTR_LBKM) __FLT_RADIX__ 2 SDIO_CLKCR_CLKEN SDIO_CLKCR_CLKEN_Msk QUADSPI_CCR_ADMODE QUADSPI_CCR_ADMODE_Msk SAI_xCR1_MCKDIV_Msk (0xFU << SAI_xCR1_MCKDIV_Pos) I2C_SR2_TRA I2C_SR2_TRA_Msk SPDIFRX_DR1_DRNL1_Msk (0xFFFFU << SPDIFRX_DR1_DRNL1_Pos) CAN_FS1R_FSC17_Msk (0x1U << CAN_FS1R_FSC17_Pos) CAN_FS1R_FSC24_Pos (24U) USB_OTG_HCSPLT_PRTADDR_Pos (0U) TIM_ETRPRESCALER_DIV4 (TIM_SMCR_ETPS_1) DCKCFGR_TIMPRE_BB RCC_DCKCFGR_TIMPRE_BB RCC_APB1ENR_I2C2EN_Msk (0x1U << RCC_APB1ENR_I2C2EN_Pos) CAN_F13R1_FB25_Msk (0x1U << CAN_F13R1_FB25_Pos) CAN_F2R1_FB27_Msk (0x1U << CAN_F2R1_FB27_Pos) USB_OTG_DCFG_DSPD_0 (0x1U << USB_OTG_DCFG_DSPD_Pos) NULL __HAL_RCC_USART1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_USART1RST)) CAN_F10R1_FB25 CAN_F10R1_FB25_Msk SPDIFRX_DR1_DRNL2_Pos (0U) __TIM2_RELEASE_RESET __HAL_RCC_TIM2_RELEASE_RESET CAN_F11R1_FB4_Pos (4U) __INT_LEAST8_TYPE__ signed char __LCD_CLK_DISABLE __HAL_RCC_LCD_CLK_DISABLE USB_OTG_DSTS_ENUMSPD_1 (0x2U << USB_OTG_DSTS_ENUMSPD_Pos) DMA_FLAG_TEIF3_7 0x02000000U CAN_F0R2_FB2_Msk (0x1U << CAN_F0R2_FB2_Pos) USART_GTPR_PSC_3 (0x08U << USART_GTPR_PSC_Pos) __HAL_RCC_USART6_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_USART6RST)) LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION CAN_F13R1_FB19 CAN_F13R1_FB19_Msk TIM_EventSource_Update TIM_EVENTSOURCE_UPDATE CAN_F8R1_FB23_Pos (23U) CAN_F0R2_FB26_Msk (0x1U << CAN_F0R2_FB26_Pos) CAN_FS1R_FSC9_Pos (9U) HAL_DMA_STATE_RESET CAN_F13R2_FB31 CAN_F13R2_FB31_Msk EXTI_SWIER_SWIER14_Msk (0x1U << EXTI_SWIER_SWIER14_Pos) FLASH_FLAG_PGAERR FLASH_SR_PGAERR I2C_OAR1_ADD2 I2C_OAR1_ADD2_Msk FLASH_OTP_BASE 0x1FFF7800U __USART_ENABLE __HAL_USART_ENABLE CAN_F0R2_FB22 CAN_F0R2_FB22_Msk SPI_I2SCFGR_I2SSTD_Pos (4U) FMC_SDCMR_NRFS_0 (0x1U << FMC_SDCMR_NRFS_Pos) __LPTIM2_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE GPIO_BSRR_BR13_Pos (29U) SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) __rangeof(type,start,end) (__offsetof(type, end) - __offsetof(type, start)) FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) GPIO_AFRL_AFSEL6_1 (0x2U << GPIO_AFRL_AFSEL6_Pos) TIM8_CC_IRQn SPI_SR_RXNE_Pos (0U) CAN_TSR_TXOK0 CAN_TSR_TXOK0_Msk __DEC32_MANT_DIG__ 7 RCC_APB1RSTR_CAN1RST_Msk (0x1U << RCC_APB1RSTR_CAN1RST_Pos) SDIO_DCTRL_DBLOCKSIZE_1 (0x2U << SDIO_DCTRL_DBLOCKSIZE_Pos) _r48 GPIO_BSRR_BR_4 GPIO_BSRR_BR4 ADC_JSQR_JSQ2_Pos (5U) USB_OTG_DIEPMSK_INEPNEM USB_OTG_DIEPMSK_INEPNEM_Msk ADC_CR1_DISCNUM_0 (0x1U << ADC_CR1_DISCNUM_Pos) USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk (0x1U << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos) QUADSPI_CCR_DDRM_Msk (0x1U << QUADSPI_CCR_DDRM_Pos) PWR_CR_PLS_Msk (0x7U << PWR_CR_PLS_Pos) USB_OTG_GLPMCFG_SLPSTS_Pos (15U) QUADSPI_CR_PRESCALER_6 (0x40U << QUADSPI_CR_PRESCALER_Pos) CEC_IRQn RCC_PLLCFGR_PLLM_2 (0x04U << RCC_PLLCFGR_PLLM_Pos) CAN_F8R1_FB17_Pos (17U) CAN_F4R1_FB25 CAN_F4R1_FB25_Msk RCC_CFGR_SW_HSE 0x00000001U EXTI_SWIER_SWIER13_Pos (13U) TIM_ICPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING SEEK_END 2 __HAL_RCC_TIM14_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM14EN)) OB_RDP_LEVEL_0 ((uint8_t)0xAA) CAN_FS1R_FSC22_Msk (0x1U << CAN_FS1R_FSC22_Pos) ADC_SQR2_SQ10_0 (0x01U << ADC_SQR2_SQ10_Pos) HAL_HMAC_SHA1_Finish HAL_HASH_SHA1_Finish RCC ((RCC_TypeDef *) RCC_BASE) CAN_F9R1_FB26_Msk (0x1U << CAN_F9R1_FB26_Pos) __FRACT_FBIT__ 15 DMA_HIFCR_CTCIF7 DMA_HIFCR_CTCIF7_Msk CAN_FS1R_FSC CAN_FS1R_FSC_Msk SPDIFRX_DR1_PE_Msk (0x1U << SPDIFRX_DR1_PE_Pos) SPDIFRX_IMR_SYNCDIE_Msk (0x1U << SPDIFRX_IMR_SYNCDIE_Pos) DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) RCC_APB2LPENR_TIM8LPEN RCC_APB2LPENR_TIM8LPEN_Msk CAN_BS1_2TQ ((uint32_t)CAN_BTR_TS1_0) COMP_WINDOWMODE_ENABLED COMP_WINDOWMODE_ENABLE USART_SR_TC USART_SR_TC_Msk FLASH_CR_MER1 FLASH_CR_MER CAN_F12R1_FB14 CAN_F12R1_FB14_Msk __TIM22_CLK_DISABLE __HAL_RCC_TIM22_CLK_DISABLE DMA_SxCR_PBURST DMA_SxCR_PBURST_Msk DMA2_Stream7_IRQn CAN_F11R1_FB10_Pos (10U) FMC_SR_FEMPT_Pos (6U) __HAL_RCC_QSPI_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN); tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN); UNUSED(tmpreg); } while(0U) TPI_FIFO0_ITM_bytecount_Pos 27U UART_STATE_ENABLE ((uint32_t)USART_CR1_UE) TIM_SR_CC2IF_Msk (0x1U << TIM_SR_CC2IF_Pos) MPU_REGION_PRIV_RO ((uint8_t)0x05) RCC_APB1RSTR_TIM5RST_Pos (3U) GPIO_AFRL_AFRL6_2 GPIO_AFRL_AFSEL6_2 TIM_CCxN_ENABLE 0x00000004U _ATEXIT_DYNAMIC_ALLOC 1 GPIO_AF0_LPTIM GPIO_AF0_LPTIM1 __DMA1_CLK_SLEEP_DISABLE __HAL_RCC_DMA1_CLK_SLEEP_DISABLE GPIO_OSPEEDR_OSPEED9 GPIO_OSPEEDR_OSPEED9_Msk FLASH_SR_EOP_Pos (0U) __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN)) RTC_CR_WUTIE_Pos (14U) CAN_F10R1_FB18_Pos (18U) ADC_SQR1_SQ13_1 (0x02U << ADC_SQR1_SQ13_Pos) ADC_CR2_CONTINUOUS(_CONTINUOUS_MODE_) ((_CONTINUOUS_MODE_) << 1U) USB_OTG_GRSTCTL_TXFNUM_1 (0x02U << USB_OTG_GRSTCTL_TXFNUM_Pos) USB_OTG_DIEPINT_NAK_Msk (0x1U << USB_OTG_DIEPINT_NAK_Pos) GPIO_AFRH_AFSEL14_Msk (0xFU << GPIO_AFRH_AFSEL14_Pos) MPU_REGION_SIZE_8KB ((uint8_t)0x0C) CAN_IER_ERRIE CAN_IER_ERRIE_Msk TIM13_BASE (APB1PERIPH_BASE + 0x1C00U) _atexit0 HAL_I2CEx_DigitalFilter_Config HAL_I2CEx_ConfigDigitalFilter _T_PTRDIFF  RCC_CIR_HSERDYF_Pos (3U) TIM_DMABURSTLENGTH_2TRANSFERS 0x00000100U USB_OTG_DOEPEACHMSK1_TOM_Pos (3U) CAN_FA1R_FACT6 CAN_FA1R_FACT6_Msk FMC_BTR1_BUSTURN_1 (0x2U << FMC_BTR1_BUSTURN_Pos) CAN_F0R1_FB16 CAN_F0R1_FB16_Msk USB_OTG_DOEPEACHMSK1_INEPNEM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos) RCC_CFGR_SWS RCC_CFGR_SWS_Msk CAN_RDH1R_DATA5 CAN_RDH1R_DATA5_Msk CAN_F11R2_FB0_Msk (0x1U << CAN_F11R2_FB0_Pos) _GCC_SIZE_T  TIM_DMABurstLength_17Transfers TIM_DMABURSTLENGTH_17TRANSFERS EXTI_EMR_EM13 EXTI_EMR_MR13 CAN_F10R2_FB19_Pos (19U) RCC_CR_PLLI2SON_Pos (26U) NDTR CAN_F12R2_FB21 CAN_F12R2_FB21_Msk ADC_SQR2_SQ11_0 (0x01U << ADC_SQR2_SQ11_Pos) CAN_F3R1_FB1_Pos (1U) FMC_BCR3_MTYP FMC_BCR3_MTYP_Msk __USART2_CLK_SLEEP_ENABLE __HAL_RCC_USART2_CLK_SLEEP_ENABLE CAN_MCR_DBF CAN_MCR_DBF_Msk CAN_F3R1_FB17_Msk (0x1U << CAN_F3R1_FB17_Pos) CAN_F13R1_FB20_Pos (20U) __HAL_RCC_ADC_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_ADCRST)) GPIOC ((GPIO_TypeDef *) GPIOC_BASE) RCC_APB1ENR_UART4EN RCC_APB1ENR_UART4EN_Msk TIM_CR1_ARPE_Pos (7U) ADC_EXTERNALTRIGCONV_T2_CC4 ((uint32_t)(ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_0)) SYSCFG_EXTICR1_EXTI0_PG 0x0006U SPI_I2SPR_MCKOE_Msk (0x1U << SPI_I2SPR_MCKOE_Pos) TIM_BREAKPOLARITY_LOW 0x00000000U USB_OTG_GUSBCFG_TOCAL USB_OTG_GUSBCFG_TOCAL_Msk DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos (0U) _NOINLINE_STATIC _NOINLINE static CoreDebug_DEMCR_MON_EN_Pos 16U SAI_xCR1_NODIV_Msk (0x1U << SAI_xCR1_NODIV_Pos) __WCHAR_MAX__ 0xffffffffU USB_OTG_GOTGCTL_BVALOEN_Msk (0x1U << USB_OTG_GOTGCTL_BVALOEN_Pos) CAN_F5R2_FB30 CAN_F5R2_FB30_Msk FMC_BWTR2_DATAST_6 (0x40U << FMC_BWTR2_DATAST_Pos) SDIO_RESP2_CARDSTATUS2_Pos (0U) RCC_AHB1LPENR_GPIODLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIODLPEN_Pos) SAI_xSR_WCKCFG SAI_xSR_WCKCFG_Msk SystemCoreClock CAN_F9R2_FB13_Pos (13U) EXTI_EMR_EM17 EXTI_EMR_MR17 CAN_FMR_FINIT CAN_FMR_FINIT_Msk __PTRDIFF_TYPE__ int CAN_F8R1_FB15_Msk (0x1U << CAN_F8R1_FB15_Pos) ADC_CSR_STRT1_Pos (4U) CAN_F13R1_FB14_Pos (14U) EXTI_RTSR_TR7_Pos (7U) __DMA2_RELEASE_RESET __HAL_RCC_DMA2_RELEASE_RESET CEC_IER_TXERRIE_Pos (11U) __GPIOB_CLK_SLEEP_ENABLE __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE EXTI_RTSR_TR3 EXTI_RTSR_TR3_Msk CAN_F12R2_FB29_Pos (29U) CEC_ISR_TXUDR_Pos (10U) FMC_BCR1_CCLKEN_Pos (20U) SMBUS_PEC_DISABLED SMBUS_PEC_DISABLE RCC_HSICALIBRATION_DEFAULT 0x10U __HAL_RCC_TIM4_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) != RESET) __PWR_CLK_SLEEP_DISABLE __HAL_RCC_PWR_CLK_SLEEP_DISABLE TIM_DMABASE_BDTR 0x00000011U RCC_APB1RSTR_TIM3RST_Pos (1U) QUADSPI_PIR_INTERVAL QUADSPI_PIR_INTERVAL_Msk CAN_F8R2_FB24_Pos (24U) RCC_AHB1LPENR_GPIOBLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOBLPEN_Pos) TransmitFifoPriority CoreDebug_BASE (0xE000EDF0UL) GPIO_BSRR_BR8_Pos (24U) _WCHAR_T  USB_OTG_PCGCR_STPPCLK USB_OTG_PCGCR_STPPCLK_Msk TIM_OR_ITR1_RMP_0 (0x1U << TIM_OR_ITR1_RMP_Pos) USB_OTG_DIEPEACHMSK1_TXFURM_Pos (8U) MPU_REGION_SIZE_512B ((uint8_t)0x08) FMC_PATT_ATTWAIT2_4 (0x10U << FMC_PATT_ATTWAIT2_Pos) OB_WRP_SECTOR_All 0x00000FFFU __HAL_ADC_CONVCYCLES_MAX_RANGE ADC_CONVCYCLES_MAX_RANGE CAN_MCR_TXFP_Msk (0x1U << CAN_MCR_TXFP_Pos) CAN_F6R1_FB20_Msk (0x1U << CAN_F6R1_FB20_Pos) SPI_CR1_SPE_Pos (6U) __USAT16(ARG1,ARG2) ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; }) GPIO_ODR_OD8_Msk (0x1U << GPIO_ODR_OD8_Pos) GPIO_BSRR_BR4_Msk (0x1U << GPIO_BSRR_BR4_Pos) CAN_F12R2_FB9_Msk (0x1U << CAN_F12R2_FB9_Pos) USB_OTG_GINTSTS_NPTXFE USB_OTG_GINTSTS_NPTXFE_Msk I2C_SR1_ARLO I2C_SR1_ARLO_Msk CAN_F13R2_FB2 CAN_F13R2_FB2_Msk SYSCFG_EXTICR2_EXTI6_PI 0x0800U DAC_WAVEGENERATION_TRIANGLE DAC_WAVE_TRIANGLE ADC_SQR1_L_Pos (20U) CAN_F5R2_FB8_Pos (8U) TIMPRE_BitNumber RCC_TIMPRE_BIT_NUMBER USB_OTG_HCINTMSK_FRMORM USB_OTG_HCINTMSK_FRMORM_Msk ADC_SQR1_SQ16_2 (0x04U << ADC_SQR1_SQ16_Pos) RTC_ISR_TSOVF_Msk (0x1U << RTC_ISR_TSOVF_Pos) __GPIOI_RELEASE_RESET __HAL_RCC_GPIOI_RELEASE_RESET FMC_BWTR4_DATAST_Msk (0xFFU << FMC_BWTR4_DATAST_Pos) USB_OTG_CHNUM_Msk (0xFU << USB_OTG_CHNUM_Pos) FMC_BCR4_MWID_1 (0x2U << FMC_BCR4_MWID_Pos) CAN_F1R1_FB20_Pos (20U) CAN_RI0R_RTR_Pos (1U) PHY_LOOPBACK ((uint16_t)0x4000U) TIM_DCR_DBA_2 (0x04U << TIM_DCR_DBA_Pos) I2C_OAR1_ADD4_Pos (4U) __HAL_ADC_DISABLING_CONDITIONS ADC_DISABLING_CONDITIONS CAN_IER_LECIE CAN_IER_LECIE_Msk IS_SMARTCARD_ONEBIT_SAMPLING IS_SMARTCARD_ONE_BIT_SAMPLE QUADSPI_SR_SMF_Msk (0x1U << QUADSPI_SR_SMF_Pos) FLASH_OTP_END 0x1FFF7A0FU FMC_PATT_ATTHOLD2_1 (0x02U << FMC_PATT_ATTHOLD2_Pos) RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk long int ADC_JOFR4_JOFFSET4_Pos (0U) CAN_IT_TX_MAILBOX_EMPTY ((uint32_t)CAN_IER_TMEIE) RCC_PLLP_DIV2 0x00000002U RCC_PLLMUL_16 RCC_PLL_MUL16 CAN_F8R2_FB21_Msk (0x1U << CAN_F8R2_FB21_Pos) MACCR_CLEAR_MASK ETH_MACCR_CLEAR_MASK PWR_CSR_REGRDY PWR_CSR_VOSRDY CAN_F9R2_FB2_Msk (0x1U << CAN_F9R2_FB2_Pos) __UHA_FBIT__ 8 __HAL_RCC_ADC3_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC3EN)) __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSLPEN)) FLASH_ERROR_PROG HAL_FLASH_ERROR_PROG __LLACCUM_FBIT__ 31 RCC_APB1RSTR_TIM12RST RCC_APB1RSTR_TIM12RST_Msk RCC_AHB1LPENR_GPIOALPEN RCC_AHB1LPENR_GPIOALPEN_Msk __HAL_RCC_TIMCLKPRESCALER(__PRESC__) (*(__IO uint32_t *) RCC_DCKCFGR_TIMPRE_BB = (__PRESC__)) TIM_EventSource_CC4 TIM_EVENTSOURCE_CC4 FMC_SDTR2_TRAS FMC_SDTR2_TRAS_Msk RCC_CR_PLLSAIRDY_Pos (29U) DAC_DHR12L1_DACC1DHR_Pos (4U) GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk CAN_F5R2_FB8_Msk (0x1U << CAN_F5R2_FB8_Pos) DMA_SxNDT_15 (0x8000U << DMA_SxNDT_Pos) FMC_BCR1_MWID_Pos (4U) OBEX_PCROP OPTIONBYTE_PCROP CAN_F1R1_FB10 CAN_F1R1_FB10_Msk USB_OTG_DIEPMSK_ITTXFEMSK_Pos (4U) FLASH_CR_SNB_4 (0x10U << FLASH_CR_SNB_Pos) CAN_F12R2_FB17_Msk (0x1U << CAN_F12R2_FB17_Pos) MPU_TYPE_SEPARATE_Msk (1UL ) DAC_DHR12L1_DACC1DHR_Msk (0xFFFU << DAC_DHR12L1_DACC1DHR_Pos) __GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1 CAN_F3R1_FB30_Pos (30U) FMC_BTR1_ADDSET_0 (0x1U << FMC_BTR1_ADDSET_Pos) FMC_SDCR2_NC FMC_SDCR2_NC_Msk DMA_HIFCR_CTCIF5_Pos (11U) CAN_F4R2_FB17 CAN_F4R2_FB17_Msk USART_CR3_SCEN_Msk (0x1U << USART_CR3_SCEN_Pos) GPIO_AF3_TIM8 ((uint8_t)0x03) SAI_xCR1_OUTDRIV_Msk (0x1U << SAI_xCR1_OUTDRIV_Pos) CAN_TDL2R_DATA3 CAN_TDL2R_DATA3_Msk CAN_F6R2_FB19 CAN_F6R2_FB19_Msk __HAL_RCC_I2C2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C2LPEN)) CAN_F6R2_FB12_Pos (12U) PWR_CR_LPDS_Msk (0x1U << PWR_CR_LPDS_Pos) QUADSPI_FCR_CTCF_Msk (0x1U << QUADSPI_FCR_CTCF_Pos) DMA_LIFCR_CHTIF3_Msk (0x1U << DMA_LIFCR_CHTIF3_Pos) ITM_IWR_ATVALIDM_Pos 0U __DEC64_MAX_EXP__ 385 USB_OTG_HCCHAR_DAD USB_OTG_HCCHAR_DAD_Msk USB_OTG_DTHRCTL_TXTHRLEN_Pos (2U) CAN_FFA1R_FFA19 CAN_FFA1R_FFA19_Msk IS_RCC_PLLSAIR_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 7U)) CF_CYLINDER_HIGH ATA_CYLINDER_HIGH SPI_CR1_BIDIOE_Pos (14U) TIM_FLAG_CC1OF (TIM_SR_CC1OF) USB_OTG_GINTMSK_ISOODRPM_Pos (14U) FMC_Bank1E_R_BASE (FMC_R_BASE + 0x0104U) FMC_BCR1_EXTMOD_Msk (0x1U << FMC_BCR1_EXTMOD_Pos) RCC_APB2LPENR_ADC2LPEN_Pos (9U) CRC_IDR_IDR CRC_IDR_IDR_Msk RCC_APB1LPENR_SPI2LPEN_Msk (0x1U << RCC_APB1LPENR_SPI2LPEN_Pos) GPIO_AFRL_AFRL6_1 GPIO_AFRL_AFSEL6_1 CAN_F5R1_FB17_Pos (17U) __HAL_RCC_TIM1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM1LPEN)) CAN_FFA1R_FFA24_Msk (0x1U << CAN_FFA1R_FFA24_Pos) __I2C1_FORCE_RESET __HAL_RCC_I2C1_FORCE_RESET PWR_BASE (APB1PERIPH_BASE + 0x7000U) _MACHINE__DEFAULT_TYPES_H  HAL_CAN_STATE_ERROR GPIO_PUPDR_PUPD9_Pos (18U) SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) ADC_EXTERNALTRIGINJECCONV_T3_CC2 ((uint32_t)ADC_CR2_JEXTSEL_2) SMBUS_NOSTRETCH_DISABLED SMBUS_NOSTRETCH_DISABLE USB_OTG_GUSBCFG_ULPIIPD USB_OTG_GUSBCFG_ULPIIPD_Msk CAN_F1R2_FB1_Pos (1U) CAN_F4R1_FB9_Msk (0x1U << CAN_F4R1_FB9_Pos) SPI_I2SCFGR_DATLEN_Pos (1U) FIFOThreshold _RAND48_MULT_1 (0xdeec) CAN_F12R2_FB22_Msk (0x1U << CAN_F12R2_FB22_Pos) SYSCFG_EXTICR1_EXTI3_PB 0x1000U __HAL_RCC_PWR_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN); UNUSED(tmpreg); } while(0U) RCC_AHB1RSTR_GPIOERST RCC_AHB1RSTR_GPIOERST_Msk TIM_CCMR2_OC4CE_Msk (0x1U << TIM_CCMR2_OC4CE_Pos) CAN_TI1R_STID_Pos (21U) FLASH_ACR_LATENCY_15WS 0x0000000FU HAL_REMAPDMA_I2C1_DMA_CH76 DMA_REMAP_I2C1_DMA_CH76 FMC_BTR2_ADDHLD_2 (0x4U << FMC_BTR2_ADDHLD_Pos) TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) FMC_BWTR4_ADDSET_0 (0x1U << FMC_BWTR4_ADDSET_Pos) __LPUART1_CLK_DISABLE __HAL_RCC_LPUART1_CLK_DISABLE RTC_CR_OSEL_Msk (0x3U << RTC_CR_OSEL_Pos) CAN_F6R1_FB5 CAN_F6R1_FB5_Msk RCC_DFSDM1CLKSOURCE_APB2 RCC_DFSDM1CLKSOURCE_PCLK2 TIM_SR_CC1IF TIM_SR_CC1IF_Msk RCC_PLLI2SP_DIV6 0x00000006U EXTI_EMR_MR8 EXTI_EMR_MR8_Msk _flags2 RTC_TAFCR_TSINSEL RTC_TAFCR_TSINSEL_Msk WINT_MIN (__WINT_MIN__) RCC_CR_HSION_Msk (0x1U << RCC_CR_HSION_Pos) __HAL_DBGMCU_UNFREEZE_IWDG() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_IWDG_STOP)) DAC_SWTRIGR_SWTRIG1_Pos (0U) CAN_F7R1_FB27_Pos (27U) CAN_F2R2_FB21_Msk (0x1U << CAN_F2R2_FB21_Pos) __OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE TIM_DIER_TDE_Msk (0x1U << TIM_DIER_TDE_Pos) HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7 CAN_F9R1_FB22_Msk (0x1U << CAN_F9R1_FB22_Pos) DMA_FLAG_FEIF3_7 0x00400000U RTC_ALRMBR_MNU_3 (0x8U << RTC_ALRMBR_MNU_Pos) FMC_PATT_ATTHOLD2_2 (0x04U << FMC_PATT_ATTHOLD2_Pos) GPIO_AFRH_AFSEL15_3 (0x8U << GPIO_AFRH_AFSEL15_Pos) DCMI_CR_OUTEN DCMI_CR_OUTEN_Msk GPIO_AF8_SPDIFRX ((uint8_t)0x08) TIM13 ((TIM_TypeDef *) TIM13_BASE) USB_OTG_HPTXFSIZ_PTXFD_Msk (0xFFFFU << USB_OTG_HPTXFSIZ_PTXFD_Pos) GPIO_BSRR_BS5_Pos (5U) FMC_PATT_ATTSET2_3 (0x08U << FMC_PATT_ATTSET2_Pos) ADC_CR2_JEXTSEL_3 (0x8U << ADC_CR2_JEXTSEL_Pos) SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk RCC_PLLSAIDIVR_2 0x00000000U CAN_F1R1_FB29_Msk (0x1U << CAN_F1R1_FB29_Pos) __GPIOK_CLK_ENABLE __HAL_RCC_GPIOK_CLK_ENABLE IS_TAMPER IS_RTC_TAMPER FMC_BWTR1_ADDHLD_Msk (0xFU << FMC_BWTR1_ADDHLD_Pos) __HAL_ADC_COMMON_CCR_MULTI ADC_COMMON_CCR_MULTI CAN_BS1_7TQ ((uint32_t)(CAN_BTR_TS1_2 | CAN_BTR_TS1_1)) TIM_DMABurstLength_13Transfers TIM_DMABURSTLENGTH_13TRANSFERS GPIO_MODER_MODE1_Pos (2U) FMC_SDCR1_RPIPE FMC_SDCR1_RPIPE_Msk SAI_xIMR_OVRUDRIE_Msk (0x1U << SAI_xIMR_OVRUDRIE_Pos) USB_OTG_DIEPCTL_USBAEP_Pos (15U) QUADSPI_FCR_CSMF_Pos (3U) FMC_PMEM_MEMHOLD2_2 (0x04U << FMC_PMEM_MEMHOLD2_Pos) CAN_FM1R_FBM15_Msk (0x1U << CAN_FM1R_FBM15_Pos) __USART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET GPIO_MODER_MODER3_0 (0x1U << GPIO_MODER_MODER3_Pos) CAN_F4R2_FB7 CAN_F4R2_FB7_Msk ADC_CLOCK_ASYNC ADC_CLOCK_ASYNC_DIV1 FPU_FPCCR_THREAD_Pos 3U __STDC_VERSION__ 201112L CAN_F0R1_FB23 CAN_F0R1_FB23_Msk GPIO_MODER_MODER8_0 (0x1U << GPIO_MODER_MODER8_Pos) CAN_F11R1_FB19_Msk (0x1U << CAN_F11R1_FB19_Pos) ADC_SQR2_SQ11_2 (0x04U << ADC_SQR2_SQ11_Pos) __HAL_GET_BOOT_MODE __HAL_SYSCFG_GET_BOOT_MODE EXTI_EMR_MR13_Pos (13U) IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM5)) USB_OTG_GRSTCTL_TXFNUM_Msk (0x1FU << USB_OTG_GRSTCTL_TXFNUM_Pos) DCMI_MIS_OVR_MIS_Msk (0x1U << DCMI_MIS_OVR_MIS_Pos) CAN_F3R2_FB21_Pos (21U) CAN_F9R2_FB25 CAN_F9R2_FB25_Msk RTC_CALR_CALM_0 (0x001U << RTC_CALR_CALM_Pos) RMVF_BITNUMBER RCC_RMVF_BIT_NUMBER CAN_HandleTypeDef DCMI_ICR_VSYNC_ISC_Msk (0x1U << DCMI_ICR_VSYNC_ISC_Pos) GPIO_PUPDR_PUPD5_1 (0x2U << GPIO_PUPDR_PUPD5_Pos) ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING 0x00060000U __requires_exclusive(...) __lock_annotate(exclusive_locks_required(__VA_ARGS__)) __HAL_RCC_PWR_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_PWRLPEN)) CAN_F6R1_FB27_Msk (0x1U << CAN_F6R1_FB27_Pos) RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk FMPI2C_CR2_HEAD10R_Pos (12U) DCMI_CR_OEBS_Pos (18U) CAN_F4R2_FB20_Pos (20U) CAN_F6R1_FB1_Msk (0x1U << CAN_F6R1_FB1_Pos) CAN_TI2R_TXRQ_Pos (0U) __HAL_RCC_TIM12_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) != RESET) RCC_CFGR_MCO2_Msk (0x3U << RCC_CFGR_MCO2_Pos) CAN_ESR_BOFF CAN_ESR_BOFF_Msk __UART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk RCC_CIR_PLLSAIRDYF_Pos (6U) __HAL_RCC_TIM2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM2LPEN)) CAN_F12R2_FB21_Msk (0x1U << CAN_F12R2_FB21_Pos) EXTI_EMR_MR4_Msk (0x1U << EXTI_EMR_MR4_Pos) _glue USB_OTG_DIEPEACHMSK1_INEPNMM USB_OTG_DIEPEACHMSK1_INEPNMM_Msk DMA_HISR_FEIF5_Msk (0x1U << DMA_HISR_FEIF5_Pos) SYSTICK_CLKSOURCE_HCLK 0x00000004U DBGMCU_APB2_FZ_DBG_TIM11_STOP DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk ADC_SMPR2_SMP0_0 (0x1U << ADC_SMPR2_SMP0_Pos) USB_OTG_DCFG_DAD USB_OTG_DCFG_DAD_Msk DAC_CR_DMAUDRIE1_Pos (13U) CAN_F4R1_FB9 CAN_F4R1_FB9_Msk FLASH_ACR_BYTE0_ADDRESS_Pos (10U) EXTI_SWIER_SWIER22_Msk (0x1U << EXTI_SWIER_SWIER22_Pos) RCC_CIR_LSIRDYC RCC_CIR_LSIRDYC_Msk GPIO_ODR_OD7_Msk (0x1U << GPIO_ODR_OD7_Pos) CAN_F3R2_FB9 CAN_F3R2_FB9_Msk RCC_DCKCFGR_I2S1SRC_Msk (0x3U << RCC_DCKCFGR_I2S1SRC_Pos) DAC_DHR12RD_DACC1DHR_Msk (0xFFFU << DAC_DHR12RD_DACC1DHR_Pos) EXTI_SWIER_SWIER0_Msk (0x1U << EXTI_SWIER_SWIER0_Pos) __O volatile DBGMCU_CR_TRACE_IOEN DBGMCU_CR_TRACE_IOEN_Msk ADC_SQR3_SQ2 ADC_SQR3_SQ2_Msk TPI_DEVID_AsynClkIn_Pos 5U unsigned char RCC_PLLSAICFGR_PLLSAIQ_3 (0x8U << RCC_PLLSAICFGR_PLLSAIQ_Pos) CONTROL_SPSEL_Pos 1U ADC_TypeDef CAN_F9R1_FB14 CAN_F9R1_FB14_Msk __TIM5_CLK_DISABLE __HAL_RCC_TIM5_CLK_DISABLE GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk DAC_CR_DMAUDRIE1_Msk (0x1U << DAC_CR_DMAUDRIE1_Pos) __HAL_RCC_TIM6_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN); UNUSED(tmpreg); } while(0U) GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk FMC_PATT_ATTSET2_0 (0x01U << FMC_PATT_ATTSET2_Pos) USB_OTG_DCFG_DSPD_Msk (0x3U << USB_OTG_DCFG_DSPD_Pos) USART_CR2_LINEN_Msk (0x1U << USART_CR2_LINEN_Pos) ADC_JSQR_JSQ1_Pos (0U) ADC_SQR1_SQ14_0 (0x01U << ADC_SQR1_SQ14_Pos) CAN_F13R1_FB8 CAN_F13R1_FB8_Msk FMC_BCR2_EXTMOD_Pos (14U) FMC_BTR4_DATLAT FMC_BTR4_DATLAT_Msk CAN_FS1R_FSC19 CAN_FS1R_FSC19_Msk USB_OTG_DTHRCTL_NONISOTHREN USB_OTG_DTHRCTL_NONISOTHREN_Msk CAN_F6R2_FB0 CAN_F6R2_FB0_Msk CAN_F6R2_FB30_Pos (30U) DCMI_CR_CM DCMI_CR_CM_Msk DMA_SxCR_CT_Pos (19U) SEEK_SET 0 CKGATENR CEC_TXDR_TXD CEC_TXDR_TXD_Msk CAN_F12R1_FB24_Pos (24U) GPIO_OSPEEDER_OSPEEDR3_1 GPIO_OSPEEDR_OSPEED3_1 __ALIGN_END __attribute__ ((aligned (4))) CAN_F10R1_FB31_Pos (31U) RCC_MCO_NODIV RCC_MCODIV_1 ADC_EXTERNALTRIGINJECCONV_T4_TRGO ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_0)) PWR_CR_UDEN PWR_CR_UDEN_Msk MPU_REGION_NUMBER0 ((uint8_t)0x00) TIM_CCMR2_IC4PSC_Pos (10U) RCC_AHB1ENR_OTGHSULPIEN_Msk (0x1U << RCC_AHB1ENR_OTGHSULPIEN_Pos) FMPI2C_ICR_STOPCF_Msk (0x1U << FMPI2C_ICR_STOPCF_Pos) FMC_BWTR1_ACCMOD_0 (0x1U << FMC_BWTR1_ACCMOD_Pos) GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk CAN_F3R2_FB11_Msk (0x1U << CAN_F3R2_FB11_Pos) __HAL_HRTIM_GetCompare __HAL_HRTIM_GETCOMPARE USB_OTG_DIEPINT_BNA_Msk (0x1U << USB_OTG_DIEPINT_BNA_Pos) __LCD_CLK_ENABLE __HAL_RCC_LCD_CLK_ENABLE RCC_SAI2CLKSOURCE_PLLSRC ((uint32_t)RCC_DCKCFGR_SAI2SRC) RCC_DCKCFGR_PLLI2SDIVQ_3 (0x08U << RCC_DCKCFGR_PLLI2SDIVQ_Pos) FMPI2C_OAR2_OA2EN_Msk (0x1U << FMPI2C_OAR2_OA2EN_Pos) SAI_xSLOTR_NBSLOT_Pos (8U) SYSCFG_EXTICR3_EXTI9_PF 0x0050U SAI_FIFOStatus_Full SAI_FIFOSTATUS_FULL USB_OTG_PCGCCTL_GATECLK_Msk (0x1U << USB_OTG_PCGCCTL_GATECLK_Pos) SPDIFRX_DR1_V_Msk (0x1U << SPDIFRX_DR1_V_Pos) SAI_xSR_CNRDY_Pos (4U) CAN_F8R2_FB17_Pos (17U) RCC_PLLCFGR_PLLR_Pos (28U) USART_CR3_EIE_Pos (0U) CAN_TDL0R_DATA2_Pos (16U) RCC_DCKCFGR2_FMPI2C1SEL_Msk (0x3U << RCC_DCKCFGR2_FMPI2C1SEL_Pos) CAN_F9R2_FB22_Msk (0x1U << CAN_F9R2_FB22_Pos) RTC_BKP15R RTC_BKP15R_Msk CAN_BTR_TS1_3 (0x8U << CAN_BTR_TS1_Pos) CAN_F5R1_FB24_Msk (0x1U << CAN_F5R1_FB24_Pos) CAN_RDH1R_DATA6_Msk (0xFFU << CAN_RDH1R_DATA6_Pos) CAN_F12R1_FB18_Pos (18U) CAN_F9R1_FB20 CAN_F9R1_FB20_Msk ADC_CCR_MULTI_3 (0x08U << ADC_CCR_MULTI_Pos) RCC_CFGR_PPRE2_DIV8 0x0000C000U CAN_IT_RX_FIFO1_OVERRUN ((uint32_t)CAN_IER_FOVIE1) __HAL_RCC_USART3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART3RST)) __SL64 0x8000 RCC_CIR_CSSF RCC_CIR_CSSF_Msk GPIO_MODER_MODE0 GPIO_MODER_MODE0_Msk FMPI2C_ICR_ARLOCF FMPI2C_ICR_ARLOCF_Msk GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk __ADC12_FORCE_RESET __HAL_RCC_ADC12_FORCE_RESET RCC_IRQn QUADSPI_CR_FTHRES_4 (0x10U << QUADSPI_CR_FTHRES_Pos) CAN_F8R1_FB10_Msk (0x1U << CAN_F8R1_FB10_Pos) SCNxLEAST16 __SCN16LEAST(x) GPIO_AFRL_AFRL6_0 GPIO_AFRL_AFSEL6_0 RCC_AHB1LPENR_OTGHSULPILPEN RCC_AHB1LPENR_OTGHSULPILPEN_Msk SCB_CFSR_MEMFAULTSR_Pos 0U USART_SR_NE_Msk (0x1U << USART_SR_NE_Pos) I2C_SR2_GENCALL I2C_SR2_GENCALL_Msk CAN_F0R1_FB30_Pos (30U) CAN_BTR_BRP CAN_BTR_BRP_Msk CAN_F0R2_FB30_Pos (30U) CAN_F5R1_FB31 CAN_F5R1_FB31_Msk CAN_F11R2_FB10_Pos (10U) FMC_BWTR4_ACCMOD_0 (0x1U << FMC_BWTR4_ACCMOD_Pos) CAN_F10R1_FB18 CAN_F10R1_FB18_Msk __HAL_FLASH_PREFETCH_BUFFER_ENABLE() (FLASH->ACR |= FLASH_ACR_PRFTEN) HAL_GPIO_MODULE_ENABLED  __STATIC_INLINE static inline CAN_F1R1_FB2_Pos (2U) GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk DMA_HISR_TEIF5_Pos (9U) GPIO_AFRL_AFSEL1_0 (0x1U << GPIO_AFRL_AFSEL1_Pos) USB_OTG_GINTMSK_PRTIM_Pos (24U) CAN_FM1R_FBM CAN_FM1R_FBM_Msk CAN_F7R1_FB17_Msk (0x1U << CAN_F7R1_FB17_Pos) IS_MPU_TEX_LEVEL(TYPE) (((TYPE) == MPU_TEX_LEVEL0) || ((TYPE) == MPU_TEX_LEVEL1) || ((TYPE) == MPU_TEX_LEVEL2)) GPIO_OTYPER_OT3_Msk (0x1U << GPIO_OTYPER_OT3_Pos) FMC_BWTR3_ADDHLD_0 (0x1U << FMC_BWTR3_ADDHLD_Pos) CAN_BS2_3TQ ((uint32_t)CAN_BTR_TS2_1) GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk ADC_CSR_JSTRT2_Pos (11U) __SCN32FAST(x) __FAST32 __STRINGIFY(x) TIM_CCR1_CCR1_Pos (0U) FMC_BTR3_BUSTURN_Msk (0xFU << FMC_BTR3_BUSTURN_Pos) RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk RCC_APB1LPENR_WWDGLPEN_Msk (0x1U << RCC_APB1LPENR_WWDGLPEN_Pos) GPIO_AF7_USART2 ((uint8_t)0x07) TIM_SMCR_ETF_Msk (0xFU << TIM_SMCR_ETF_Pos) CAN_TSR_TME0 CAN_TSR_TME0_Msk GPIO_MODER_MODE14_Msk (0x3U << GPIO_MODER_MODE14_Pos) __HAL_FREEZE_TIM15_DBGMCU __HAL_DBGMCU_FREEZE_TIM15 CAN_F0R1_FB24_Pos (24U) GPIO_OSPEEDR_OSPEED1_Pos (2U) ADC_RESOLUTION10b ADC_RESOLUTION_10B __USB_IS_CLK_DISABLED __HAL_RCC_USB_IS_CLK_DISABLED SYSCFG_EXTICR4_EXTI13_PG 0x0060U __LONG_LONG_MAX__ 0x7fffffffffffffffLL TIM10 ((TIM_TypeDef *) TIM10_BASE) SDIO_MASK_RXFIFOFIE SDIO_MASK_RXFIFOFIE_Msk SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) FLASH_SR_EOP FLASH_SR_EOP_Msk SDIO_MASK_RXFIFOEIE SDIO_MASK_RXFIFOEIE_Msk FMPI2C_ISR_ARLO FMPI2C_ISR_ARLO_Msk RCC_AHB1ENR_GPIOFEN_Msk (0x1U << RCC_AHB1ENR_GPIOFEN_Pos) GPIO_AFRL_AFSEL5_Pos (20U) BusFault_IRQn FMC_BTR4_ADDHLD_1 (0x2U << FMC_BTR4_ADDHLD_Pos) OB_PCROP_SECTOR_1 0x00000002U CAN_F3R1_FB0 CAN_F3R1_FB0_Msk FMC_BWTR1_ADDSET_3 (0x8U << FMC_BWTR1_ADDSET_Pos) __IMPORT  CAN_F10R1_FB8_Msk (0x1U << CAN_F10R1_FB8_Pos) USB_OTG_GLPMCFG_LPMRCNT USB_OTG_GLPMCFG_LPMRCNT_Msk DCMI_ESUR_LSU_Pos (8U) CAN_F8R1_FB27 CAN_F8R1_FB27_Msk ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) OTYPER _ATFILE_SOURCE GPIO_AF8_USART6 ((uint8_t)0x08) CAN_F1R1_FB22 CAN_F1R1_FB22_Msk SYSCFG_EXTICR3_EXTI8_PC 0x0002U FLASH_SR_RDERR FLASH_SR_RDERR_Msk FMC_SDCMR_MRD FMC_SDCMR_MRD_Msk MPU_REGION_NUMBER2 ((uint8_t)0x02) CoreDebug_DEMCR_VC_STATERR_Pos 7U __HAL_RCC_TIM12_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM12LPEN)) SYSCFG_EXTICR3_EXTI9_Pos (4U) CAN_F10R1_FB16 CAN_F10R1_FB16_Msk CAN_FM1R_FBM17_Pos (17U) FLASH_SR_BSY_Msk (0x1U << FLASH_SR_BSY_Pos) __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG __HAL_TIM_SetClockDivision __HAL_TIM_SET_CLOCKDIVISION CAN_FFA1R_FFA4_Msk (0x1U << CAN_FFA1R_FFA4_Pos) CAN_FM1R_FBM13 CAN_FM1R_FBM13_Msk CAN_MSR_WKUI CAN_MSR_WKUI_Msk USB_OTG_HCSPLT_SPLITEN_Msk (0x1U << USB_OTG_HCSPLT_SPLITEN_Pos) CAN_F10R1_FB17 CAN_F10R1_FB17_Msk OB_WRPSTATE_DISABLE 0x00000000U __HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE ADC_CFGR_INJECT_CONTEXT_QUEUE HAL_VREFINT_OutputSelect HAL_SYSCFG_VREFINT_OutputSelect DMA_LISR_DMEIF2_Msk (0x1U << DMA_LISR_DMEIF2_Pos) RCC_AHB1ENR_GPIOBEN_Msk (0x1U << RCC_AHB1ENR_GPIOBEN_Pos) GPIO_MODER_MODER9_Pos (18U) GPIO_LCKR_LCKK_Msk (0x1U << GPIO_LCKR_LCKK_Pos) USB_OTG_GRSTCTL_CSRST_Pos (0U) __QSPI_FORCE_RESET __HAL_RCC_QSPI_FORCE_RESET USART_CR3_SCEN USART_CR3_SCEN_Msk DMA_FIFOMODE_ENABLE ((uint32_t)DMA_SxFCR_DMDIS) CAN_F4R2_FB8_Msk (0x1U << CAN_F4R2_FB8_Pos) USB_OTG_GUSBCFG_PHYLPCS_Msk (0x1U << USB_OTG_GUSBCFG_PHYLPCS_Pos) DAC_CR_EN2 DAC_CR_EN2_Msk RTC_ISR_INITF RTC_ISR_INITF_Msk SAI_STREOMODE SAI_STEREOMODE CAN_F13R2_FB14_Pos (14U) DMA_HIFCR_CHTIF5_Pos (10U) SDIO_MASK_DATAENDIE_Msk (0x1U << SDIO_MASK_DATAENDIE_Pos) CAN_F13R2_FB23 CAN_F13R2_FB23_Msk GPIO_OSPEEDER_OSPEEDR4_0 GPIO_OSPEEDR_OSPEED4_0 FMC_BWTR1_DATAST FMC_BWTR1_DATAST_Msk RTC_DR_MU_Pos (8U) CAN_F3R2_FB9_Pos (9U) HAL_PCD_SetRxFiFo HAL_PCDEx_SetRxFiFo __RNG_CLK_SLEEP_DISABLE __HAL_RCC_RNG_CLK_SLEEP_DISABLE SPDIFRX_IFCR_SBDCF_Msk (0x1U << SPDIFRX_IFCR_SBDCF_Pos) FMC_BWTR3_ADDSET_1 (0x2U << FMC_BWTR3_ADDSET_Pos) __I2C1_IS_CLK_DISABLED __HAL_RCC_I2C1_IS_CLK_DISABLED CAN_F1R2_FB2 CAN_F1R2_FB2_Msk GPIO_MODER_MODER11_Msk (0x3U << GPIO_MODER_MODER11_Pos) ADC_SQR2_SQ8_1 (0x02U << ADC_SQR2_SQ8_Pos) RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk FMPI2C_CR2_RD_WRN_Msk (0x1U << FMPI2C_CR2_RD_WRN_Pos) __HAL_RCC_ADC2_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC2EN)) TIM_DCR_DBA_Pos (0U) FMC_PATT_ATTSET2_1 (0x02U << FMC_PATT_ATTSET2_Pos) CAN_F4R1_FB5 CAN_F4R1_FB5_Msk HAL_EnableDBGSleepMode HAL_DBGMCU_EnableDBGSleepMode USART_GTPR_GT_Pos (8U) CAN_F12R2_FB13_Pos (13U) CAN_F5R2_FB31_Msk (0x1U << CAN_F5R2_FB31_Pos) __UINT_LEAST64_TYPE__ long long unsigned int CEC_ISR_TXEND CEC_ISR_TXEND_Msk __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_OTGFSEN)) IS_TAMPER_TIMESTAMPONTAMPER_DETECTION IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION USB_OTG_DOEPTSIZ_STUPCNT_Msk (0x3U << USB_OTG_DOEPTSIZ_STUPCNT_Pos) RCC_MCOSOURCE_SYSCLK RCC_MCO1SOURCE_SYSCLK CAN_F4R1_FB18 CAN_F4R1_FB18_Msk __VALIST __gnuc_va_list __fastcall __attribute__((__fastcall__)) CAN_F2R1_FB28_Pos (28U) DMA_SxNDT_Pos (0U) ADC2_BASE (APB2PERIPH_BASE + 0x2100U) GPIO_OSPEEDR_OSPEED7 GPIO_OSPEEDR_OSPEED7_Msk PWR_CSR_OFFSET 0x04U XferHalfCpltCallback CAN_F10R2_FB24 CAN_F10R2_FB24_Msk TIM_INPUTCHANNELPOLARITY_FALLING (TIM_CCER_CC1P) HAL_PWR_Vddio2Monitor_IRQHandler HAL_PWREx_Vddio2Monitor_IRQHandler SYSCFG_MEMRMP_UFB_MODE SYSCFG_MEMRMP_UFB_MODE_Msk IOPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1 TYPEERASEDATA_BYTE FLASH_TYPEERASEDATA_BYTE CAN_F0R1_FB17_Msk (0x1U << CAN_F0R1_FB17_Pos) RCC_CIR_PLLI2SRDYIE_Pos (13U) PWR_CR_FMSSR_Msk (0x1U << PWR_CR_FMSSR_Pos) ADC_FLAG_JEOC ((uint32_t)ADC_SR_JEOC) CAN_F1R1_FB4 CAN_F1R1_FB4_Msk __SWPMI1_CLK_DISABLE __HAL_RCC_SWPMI1_CLK_DISABLE RCC_PLLCFGR_PLLN_0 (0x001U << RCC_PLLCFGR_PLLN_Pos) RCC_MCO2SOURCE_PLLI2SCLK RCC_CFGR_MCO2_0 DCMI_ESCR_LSC DCMI_ESCR_LSC_Msk CAN_F1R2_FB20_Pos (20U) CAN_F0R2_FB4 CAN_F0R2_FB4_Msk CAN_F10R2_FB26_Msk (0x1U << CAN_F10R2_FB26_Pos) TIM_DIER_TDE TIM_DIER_TDE_Msk RCC_PLLCFGR_PLLN_5 (0x020U << RCC_PLLCFGR_PLLN_Pos) SPI_CR1_CPOL SPI_CR1_CPOL_Msk CoreDebug_DHCSR_DBGKEY_Pos 16U LPTIM_TRIGSAMPLETIME_4TRANSITION LPTIM_TRIGSAMPLETIME_4TRANSITIONS RTC_TSTR_SU_Pos (0U) USB_OTG_DIEPMSK_EPDM USB_OTG_DIEPMSK_EPDM_Msk USART1_IRQn GPIO_BRR_BR1_Msk (0x1U << GPIO_BRR_BR1_Pos) xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) CAN_F3R1_FB6_Msk (0x1U << CAN_F3R1_FB6_Pos) WWDG_CFR_W_5 (0x20U << WWDG_CFR_W_Pos) __HAL_RCC_USART1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART1EN)) == RESET) FMC_PCR_PWAITEN_Msk (0x1U << FMC_PCR_PWAITEN_Pos) __TIM13_CLK_SLEEP_DISABLE __HAL_RCC_TIM13_CLK_SLEEP_DISABLE GPIO_AF8_UART4 ((uint8_t)0x08) CAN_F6R2_FB14_Msk (0x1U << CAN_F6R2_FB14_Pos) TIM_SR_CC2OF TIM_SR_CC2OF_Msk RCC_PLLCFGR_PLLQ RCC_PLLCFGR_PLLQ_Msk RCC_MCODIV_2 RCC_CFGR_MCO1PRE_2 _KEY_T_DECLARED  __SCCSID(s) struct __hack TIM_CCMR2_OC3CE_Pos (7U) FMC_BCR4_ASYNCWAIT_Pos (15U) DWT_CTRL_NOTRCPKT_Pos 27U ADC_SQR3_SQ5_1 (0x02U << ADC_SQR3_SQ5_Pos) CAN_MCR_TTCM_Pos (7U) USB_OTG_DCTL_CGINAK_Pos (8U) __HAL_TIM_GetICPrescaler __HAL_TIM_GET_ICPRESCALER FMPI2C_CR1_PE_Pos (0U) SPDIFRX_DR0_V_Msk (0x1U << SPDIFRX_DR0_V_Pos) TIM_DMABURSTLENGTH_13TRANSFERS 0x00000C00U RTC_TSTR_MNT_0 (0x1U << RTC_TSTR_MNT_Pos) GPIO_IDR_IDR_8 GPIO_IDR_ID8 __TIM9_CLK_DISABLE __HAL_RCC_TIM9_CLK_DISABLE DCMI_ESCR_LSC_Msk (0xFFU << DCMI_ESCR_LSC_Pos) GPIO_AF3_TIM9 ((uint8_t)0x03) __HAL_RCC_SDMMC1_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE CAN_F13R1_FB27_Msk (0x1U << CAN_F13R1_FB27_Pos) FMC_BCR2_BURSTEN_Pos (8U) CAN_ESR_REC CAN_ESR_REC_Msk Period DWT_CTRL_CYCCNTENA_Pos 0U USB_OTG_GINTMSK_GONAKEFFM_Msk (0x1U << USB_OTG_GINTMSK_GONAKEFFM_Pos) CAN_TSR_TME CAN_TSR_TME_Msk CAN_FS1R_FSC2_Msk (0x1U << CAN_FS1R_FSC2_Pos) CAN_F3R2_FB30_Pos (30U) FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) FMC_BCR2_MBKEN FMC_BCR2_MBKEN_Msk __WCHAR_MIN__ 0U TIM_OSSI_DISABLE 0x00000000U PWR_CSR_ODSWRDY PWR_CSR_ODSWRDY_Msk __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOALPEN)) RTC_ALRMAR_SU_1 (0x2U << RTC_ALRMAR_SU_Pos) INT_LEAST32_MIN (-__INT_LEAST32_MAX__ - 1) TIM_SR_CC1OF_Msk (0x1U << TIM_SR_CC1OF_Pos) RCC_DCKCFGR_I2S1SRC RCC_DCKCFGR_I2S1SRC_Msk IS_ADC_CHANNELS_TYPE(CHANNEL_TYPE) (((CHANNEL_TYPE) == ADC_ALL_CHANNELS) || ((CHANNEL_TYPE) == ADC_REGULAR_CHANNELS) || ((CHANNEL_TYPE) == ADC_INJECTED_CHANNELS)) USB_OTG_GOTGCTL_VBVALOVAL_Msk (0x1U << USB_OTG_GOTGCTL_VBVALOVAL_Pos) SAI_xCR1_MODE_0 (0x1U << SAI_xCR1_MODE_Pos) GPIO_MODER_MODE15_Msk (0x3U << GPIO_MODER_MODE15_Pos) ADC_CCR_DELAY_3 (0x8U << ADC_CCR_DELAY_Pos) EXTI_IMR_MR7_Msk (0x1U << EXTI_IMR_MR7_Pos) CAN_F1R2_FB23_Msk (0x1U << CAN_F1R2_FB23_Pos) CAN_FilterRegister_TypeDef DCMI_IER_OVR_IE_Msk (0x1U << DCMI_IER_OVR_IE_Pos) GPIO_IDR_ID0_Pos (0U) __HAL_RCC_SDMMC1_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE TIM_CCER_CC1E_Pos (0U) CAN_F10R2_FB18_Msk (0x1U << CAN_F10R2_FB18_Pos) RTC_TSTR_HU RTC_TSTR_HU_Msk QUADSPI_SR_TOF_Pos (4U) RCC_I2SSRC_BIT_NUMBER 0x17U __HAL_RCC_OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET DMA_SxFCR_FS_0 (0x1U << DMA_SxFCR_FS_Pos) CAN_F5R2_FB23 CAN_F5R2_FB23_Msk USB_OTG_GUSBCFG_PCCI USB_OTG_GUSBCFG_PCCI_Msk TIM_BREAKPOLARITY_HIGH (TIM_BDTR_BKP) USB_OTG_GCCFG_VBDEN_Msk (0x1U << USB_OTG_GCCFG_VBDEN_Pos) feof(p) __sfeof(p) RCC_I2SAPB1CLKSOURCE_PLLI2S 0x00000000U RTC_DR_YU_3 (0x8U << RTC_DR_YU_Pos) TIM_DCR_DBL_4 (0x10U << TIM_DCR_DBL_Pos) SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) __UART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE ADC_CSR_DOVR3 ADC_CSR_OVR3 SDIO_STA_TXDAVL_Pos (20U) __HAL_RCC_GPIOG_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) == RESET) GPIO_InitTypeDef xPSR_ISR_Pos 0U GPIO_OSPEEDR_OSPEED15_0 (0x1U << GPIO_OSPEEDR_OSPEED15_Pos) SPI_I2SCFGR_I2SCFG_Msk (0x3U << SPI_I2SCFGR_I2SCFG_Pos) RTC_TAFCR_TAMP1E RTC_TAFCR_TAMP1E_Msk HAL_REMAPDMA_TIM16_DMA_CH4 DMA_REMAP_TIM16_DMA_CH4 ADC_DUALMODE_INTERL ((uint32_t)(ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0)) GPIO_PUPDR_PUPDR10_1 GPIO_PUPDR_PUPD10_1 __ETHMACPTP_CLK_ENABLE __HAL_RCC_ETHMACPTP_CLK_ENABLE CAN_RI1R_STID_Pos (21U) CAN_F6R2_FB21_Msk (0x1U << CAN_F6R2_FB21_Pos) I2C_SR2_SMBDEFAULT_Pos (5U) RCC_AHB1ENR_CRCEN_Msk (0x1U << RCC_AHB1ENR_CRCEN_Pos) RTC_ALRMAR_ST_Msk (0x7U << RTC_ALRMAR_ST_Pos) SYSCFG_EXTICR3_EXTI9_PH 0x0070U __HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE RCC_RTCCLKSOURCE_HSE_DIV7 0x00070300U SAI_xIMR_LFSDETIE_Msk (0x1U << SAI_xIMR_LFSDETIE_Pos) CAN_RF1R_FULL1_Msk (0x1U << CAN_RF1R_FULL1_Pos) DMA_LISR_HTIF2 DMA_LISR_HTIF2_Msk I2C_SR2_MSL_Pos (0U) USB_OTG_GINTMSK_RSTDEM_Pos (23U) CAN_FS1R_FSC13_Pos (13U) USB_OTG_FRMNUM_Msk (0xFU << USB_OTG_FRMNUM_Pos) ADC_SMPR1_SMP17_Msk (0x7U << ADC_SMPR1_SMP17_Pos) USB_OTG_DOEPCTL_EPTYP_0 (0x1U << USB_OTG_DOEPCTL_EPTYP_Pos) PCROPSTATE_ENABLE OB_PCROP_STATE_ENABLE RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk RTC_BKP10R_Msk (0xFFFFFFFFU << RTC_BKP10R_Pos) CAN_FS1R_FSC26_Msk (0x1U << CAN_FS1R_FSC26_Pos) ETH_MMCCR 0x00000100U RCC_CIR_HSERDYIE_Pos (11U) CAN_F13R1_FB3 CAN_F13R1_FB3_Msk FMC_SDSR_BUSY_Pos (5U) __TIM2_CLK_ENABLE __HAL_RCC_TIM2_CLK_ENABLE CAN_F3R2_FB18_Pos (18U) SDIO_MASK_CMDRENDIE_Pos (6U) FMPI2C_ISR_DIR_Pos (16U) USB_OTG_GINTMSK_IEPINT_Pos (18U) CAN_FA1R_FACT23_Msk (0x1U << CAN_FA1R_FACT23_Pos) USB_OTG_DCTL_GONSTS_Msk (0x1U << USB_OTG_DCTL_GONSTS_Pos) DMA_LIFCR_CFEIF0 DMA_LIFCR_CFEIF0_Msk CAN_F8R1_FB12_Pos (12U) DMA1_Stream0 ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE) __FMC_CLK_SLEEP_DISABLE __HAL_RCC_FMC_CLK_SLEEP_DISABLE __HAL_TIM_SET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__,__POLARITY__) do{ TIM_RESET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__)); TIM_SET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__), (__POLARITY__)); }while(0U) CAN_F1R1_FB0_Msk (0x1U << CAN_F1R1_FB0_Pos) __CEC_FORCE_RESET __HAL_RCC_CEC_FORCE_RESET IS_TIM_SLAVE_MODE(MODE) (((MODE) == TIM_SLAVEMODE_DISABLE) || ((MODE) == TIM_SLAVEMODE_GATED) || ((MODE) == TIM_SLAVEMODE_RESET) || ((MODE) == TIM_SLAVEMODE_TRIGGER) || ((MODE) == TIM_SLAVEMODE_EXTERNAL1)) FMC_BWTR2_DATAST_Msk (0xFFU << FMC_BWTR2_DATAST_Pos) GPIO_OSPEEDR_OSPEED8 GPIO_OSPEEDR_OSPEED8_Msk USB_OTG_DIEPINT_EPDISD USB_OTG_DIEPINT_EPDISD_Msk CAN_F1R2_FB14 CAN_F1R2_FB14_Msk USART_CR3_IREN USART_CR3_IREN_Msk USB_OTG_GAHBCFG_TXFELVL_Pos (7U) DMA_HIFCR_CFEIF6 DMA_HIFCR_CFEIF6_Msk TIM_CCMR1_IC2PSC_1 (0x2U << TIM_CCMR1_IC2PSC_Pos) SPI_CRCCALCULATION_ENABLED SPI_CRCCALCULATION_ENABLE FMC_BWTR3_ACCMOD_1 (0x2U << FMC_BWTR3_ACCMOD_Pos) USB_OTG_HCCHAR_DAD_0 (0x01U << USB_OTG_HCCHAR_DAD_Pos) SPDIFRX_DIR_THI_Msk (0x13FFU << SPDIFRX_DIR_THI_Pos) GPIO_AFRL_AFSEL6_Pos (24U) USB_OTG_GNPTXSTS_NPTQXSAV_3 (0x08U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) CAN_F3R2_FB26_Msk (0x1U << CAN_F3R2_FB26_Pos) FLASH_OPT_KEY1 0x08192A3BU RCC_CR_HSION_Pos (0U) __USB_CLK_SLEEP_DISABLE __HAL_RCC_USB_CLK_SLEEP_DISABLE DATA_CACHE_ENABLE 1U CAN_FLAG_TERR0 (0x00000503U) __HAL_ADC_JSQR_JL ADC_JSQR_JL_SHIFT GPIO_IDR_ID0_Msk (0x1U << GPIO_IDR_ID0_Pos) SDIO_STA_RXDAVL_Msk (0x1U << SDIO_STA_RXDAVL_Pos) RCC_CIR_HSIRDYC_Pos (18U) FMPI2C_ISR_TXIS FMPI2C_ISR_TXIS_Msk __HAL_ADC_CLEAR_ERRORCODE ADC_CLEAR_ERRORCODE IS_RCC_I2SAPB2CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLI2S) || ((SOURCE) == RCC_I2SAPB2CLKSOURCE_EXT) || ((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLR) || ((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLSRC)) USB_OTG_DTHRCTL_RXTHRLEN_5 (0x020U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) TIM_DMABASE_PSC 0x0000000AU CAN_F10R1_FB30 CAN_F10R1_FB30_Msk TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk IS_ADC_EXT_TRIG(REGTRIG) (((REGTRIG) == ADC_EXTERNALTRIGCONV_T1_CC1) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T1_CC2) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T1_CC3) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T2_CC2) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T2_CC3) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T2_CC4) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T2_TRGO) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T3_CC1) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T3_TRGO) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T4_CC4) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T5_CC1) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T5_CC2) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T5_CC3) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T8_CC1) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T8_TRGO) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_Ext_IT11)|| ((REGTRIG) == ADC_SOFTWARE_START)) USB_OTG_HCTSIZ_XFRSIZ_Msk (0x7FFFFU << USB_OTG_HCTSIZ_XFRSIZ_Pos) CAN_F5R1_FB17 CAN_F5R1_FB17_Msk DMA_SxFCR_FS_1 (0x2U << DMA_SxFCR_FS_Pos) __HAL_RCC_GET_CEC_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CECSEL)) HAL_DMA_ERROR_PARAM 0x00000040U IS_TIM_DMA_BASE(BASE) (((BASE) == TIM_DMABASE_CR1) || ((BASE) == TIM_DMABASE_CR2) || ((BASE) == TIM_DMABASE_SMCR) || ((BASE) == TIM_DMABASE_DIER) || ((BASE) == TIM_DMABASE_SR) || ((BASE) == TIM_DMABASE_EGR) || ((BASE) == TIM_DMABASE_CCMR1) || ((BASE) == TIM_DMABASE_CCMR2) || ((BASE) == TIM_DMABASE_CCER) || ((BASE) == TIM_DMABASE_CNT) || ((BASE) == TIM_DMABASE_PSC) || ((BASE) == TIM_DMABASE_ARR) || ((BASE) == TIM_DMABASE_RCR) || ((BASE) == TIM_DMABASE_CCR1) || ((BASE) == TIM_DMABASE_CCR2) || ((BASE) == TIM_DMABASE_CCR3) || ((BASE) == TIM_DMABASE_CCR4) || ((BASE) == TIM_DMABASE_BDTR) || ((BASE) == TIM_DMABASE_DCR) || ((BASE) == TIM_DMABASE_OR)) CAN_F13R1_FB24 CAN_F13R1_FB24_Msk CAN_FA1R_FACT7_Pos (7U) __GCC_IEC_559 0 ADC_SMPR1_SMP14_Pos (12U) CAN_TDL2R_DATA3_Pos (24U) RCC_FLAG_PLLRDY ((uint8_t)0x39) CAN_MODE_SILENT_LOOPBACK ((uint32_t)(CAN_BTR_LBKM | CAN_BTR_SILM)) CAN2_SCE_IRQn __SDADC1_RELEASE_RESET __HAL_RCC_SDADC1_RELEASE_RESET SYSCFG_EXTICR4_EXTI12_PG 0x0006U FMC_SDCMR_MODE_2 (0x4U << FMC_SDCMR_MODE_Pos) QUADSPI_PSMKR_MASK QUADSPI_PSMKR_MASK_Msk __HAL_RCC_SAI2_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SAI2RST)) CEC_IER_RXENDIE CEC_IER_RXENDIE_Msk AES_FLAG_CCF CRYP_FLAG_CCF _SIZET_  FMC_BTR3_DATLAT_3 (0x8U << FMC_BTR3_DATLAT_Pos) TIM_CCER_CC3NE TIM_CCER_CC3NE_Msk _read __GPIOD_CLK_SLEEP_DISABLE __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE L_ctermid 16 ADC_CR2_JEXTEN_1 (0x2U << ADC_CR2_JEXTEN_Pos) __ULACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULK USB_FS_EXTI_TRIGGER_RISING_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE FMC_BCR4_CBURSTRW_Pos (19U) EXTI_FTSR_TR0_Msk (0x1U << EXTI_FTSR_TR0_Pos) SPDIFRX_CR_SPDIFEN_Pos (0U) SPDIFRX_IMR_PERRIE_Pos (2U) PRIxFAST64 __PRI64FAST(x) ADC_SMPR2_SMP1_1 (0x2U << ADC_SMPR2_SMP1_Pos) __SPI2_FORCE_RESET __HAL_RCC_SPI2_FORCE_RESET __HAL_RCC_SDIO_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SDIORST)) __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN)) RCC_AHB1RSTR_GPIOARST_Msk (0x1U << RCC_AHB1RSTR_GPIOARST_Pos) FMC_BCR1_FACCEN_Msk (0x1U << FMC_BCR1_FACCEN_Pos) DMA_SxCR_DIR_1 (0x2U << DMA_SxCR_DIR_Pos) USB_OTG_DIEPEACHMSK1_BIM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_BIM_Pos) USB_OTG_GRSTCTL_CSRST USB_OTG_GRSTCTL_CSRST_Msk ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk FMPI2C_CR2_ADD10 FMPI2C_CR2_ADD10_Msk _emergency SPDIFRX_IFCR_SYNCDCF SPDIFRX_IFCR_SYNCDCF_Msk CAN_FM1R_FBM_Msk (0xFFFFFFFU << CAN_FM1R_FBM_Pos) RCC_APB2LPENR_SDIOLPEN_Msk (0x1U << RCC_APB2LPENR_SDIOLPEN_Pos) __weak __attribute__((weak)) SPI_I2SCFGR_PCMSYNC SPI_I2SCFGR_PCMSYNC_Msk SYSCFG_EXTICR4_EXTI13_Msk (0xFU << SYSCFG_EXTICR4_EXTI13_Pos) CAN_F7R2_FB11_Msk (0x1U << CAN_F7R2_FB11_Pos) ADC_SQR3_SQ6_3 (0x08U << ADC_SQR3_SQ6_Pos) TIM_BDTR_OSSR TIM_BDTR_OSSR_Msk DMA_LISR_TCIF1_Pos (11U) CAN_F2R1_FB3_Msk (0x1U << CAN_F2R1_FB3_Pos) USB_OTG_HAINT_HAINT_Msk (0xFFFFU << USB_OTG_HAINT_HAINT_Pos) __USART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE USB_OTG_HCSPLT_XACTPOS_Pos (14U) FMPI2C_TIMEOUTR_TIMOUTEN_Pos (15U) __HAL_RCC_SDIO_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SDIORST)) CAN_F12R2_FB0_Pos (0U) __ASM __asm USB_OTG_GNPTXSTS_NPTXQTOP_5 (0x20U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) RCC_PLLI2SCFGR_PLLI2SR_0 (0x1U << RCC_PLLI2SCFGR_PLLI2SR_Pos) CAN_IER_FFIE1_Pos (5U) ADC_SQR1(_NbrOfConversion_) (((_NbrOfConversion_) - (uint8_t)1U) << 20U) GPIO_BRR_BR8 GPIO_BRR_BR8_Msk RCC_PLLSAICFGR_PLLSAIM_4 (0x10U << RCC_PLLSAICFGR_PLLSAIM_Pos) __SACCUM_FBIT__ 7 TYPEERASE_PAGEERASE FLASH_TYPEERASE_PAGES RCC_CLOCKTYPE_SYSCLK 0x00000001U USB_OTG_DIEPMSK_INEPNMM USB_OTG_DIEPMSK_INEPNMM_Msk CAN_TDT1R_TIME_Msk (0xFFFFU << CAN_TDT1R_TIME_Pos) CEC_IER_LBPEIE_Msk (0x1U << CEC_IER_LBPEIE_Pos) CF_CARD_HEAD ATA_CARD_HEAD CAN_F13R1_FB27 CAN_F13R1_FB27_Msk USB_OTG_HCFG_FSLSPCS_1 (0x2U << USB_OTG_HCFG_FSLSPCS_Pos) CEC_TXDR_TXD_Msk (0xFFU << CEC_TXDR_TXD_Pos) __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN); UNUSED(tmpreg); } while(0U) GPIO_IDR_IDR_15 GPIO_IDR_ID15 CAN_F12R1_FB2 CAN_F12R1_FB2_Msk RTC_TAFCR_TAMPPRCH_1 (0x2U << RTC_TAFCR_TAMPPRCH_Pos) USB_OTG_GOTGINT_SRSSCHG USB_OTG_GOTGINT_SRSSCHG_Msk ADC_SMPR2_SMP3_Pos (9U) __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE TIM_CR1_UDIS_Msk (0x1U << TIM_CR1_UDIS_Pos) __STM32F4xx_HAL_CONF_H  FLASH_TYPEPROGRAM_BYTE 0x00000000U CAN_F9R2_FB5 CAN_F9R2_FB5_Msk RCC_APB1RSTR_UART5RST_Msk (0x1U << RCC_APB1RSTR_UART5RST_Pos) __tm_yday EXTI_IMR_MR3_Pos (3U) GPIO_ODR_OD15_Msk (0x1U << GPIO_ODR_OD15_Pos) CAN_F6R2_FB22 CAN_F6R2_FB22_Msk I2C_OAR1_ADD7 I2C_OAR1_ADD7_Msk CAN_TDL0R_DATA0_Pos (0U) CAN_F11R1_FB4_Msk (0x1U << CAN_F11R1_FB4_Pos) CAN_F0R2_FB27 CAN_F0R2_FB27_Msk GPIO_MODER_MODE0_1 (0x2U << GPIO_MODER_MODE0_Pos) __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE __HAL_RCC_SDIO_CLK_SLEEP_ENABLE DMA2_Stream6_BASE (DMA2_BASE + 0x0A0U) CAN_IER_FMPIE0_Pos (1U) GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk __HAL_ADC_IS_SOFTWARE_START_INJECTED ADC_IS_SOFTWARE_START_INJECTED SDIO_RESPCMD_RESPCMD_Msk (0x3FU << SDIO_RESPCMD_RESPCMD_Pos) SDIO_DCTRL_DBLOCKSIZE_3 (0x8U << SDIO_DCTRL_DBLOCKSIZE_Pos) TPI_FFSR_FtStopped_Pos 1U FMC_BCR4_CBURSTRW_Msk (0x1U << FMC_BCR4_CBURSTRW_Pos) CAN_F13R2_FB11_Msk (0x1U << CAN_F13R2_FB11_Pos) CAN_F12R2_FB18_Pos (18U) CAN_F10R2_FB25_Pos (25U) RTC_TIMESTAMPPIN_PC1 RTC_TIMESTAMPPIN_POS2 RTC_ALRMAR_MNT_Msk (0x7U << RTC_ALRMAR_MNT_Pos) CAN_FLAG_TME0 (0x0000051AU) DAC_CR_WAVE2 DAC_CR_WAVE2_Msk USB_OTG_HCTSIZ_DPID_Pos (29U) _NLINK_T_DECLARED  GPIO_OSPEEDER_OSPEEDR7 GPIO_OSPEEDR_OSPEED7 __TIM11_CLK_SLEEP_DISABLE __HAL_RCC_TIM11_CLK_SLEEP_DISABLE CAN_MCR_RESET_Pos (15U) SMARTCARD_ONEBIT_SAMPLING_ENABLE SMARTCARD_ONE_BIT_SAMPLE_ENABLE UART5 ((USART_TypeDef *) UART5_BASE) __USB_OTG_FS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET RTC_WUTR_WUT_Msk (0xFFFFU << RTC_WUTR_WUT_Pos) USB_OTG_GNPTXSTS_NPTXQTOP_0 (0x01U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) __STM32F4xx_HAL_PWR_EX_H  SDIO_DCTRL_RWSTOP_Msk (0x1U << SDIO_DCTRL_RWSTOP_Pos) __TIM17_CLK_SLEEP_DISABLE __HAL_RCC_TIM17_CLK_SLEEP_DISABLE __USART6_RELEASE_RESET __HAL_RCC_USART6_RELEASE_RESET CAN_F9R2_FB14_Msk (0x1U << CAN_F9R2_FB14_Pos) __HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION ADC_AWD1THRESHOLD_SHIFT_RESOLUTION CAN_F6R1_FB11 CAN_F6R1_FB11_Msk CAN_F1R1_FB31_Msk (0x1U << CAN_F1R1_FB31_Pos) TIM_CCER_CC2NP_Pos (7U) USB_OTG_HAINT_HAINT_Pos (0U) FMC_BWTR2_ACCMOD FMC_BWTR2_ACCMOD_Msk CAN_F7R1_FB9_Msk (0x1U << CAN_F7R1_FB9_Pos) USB_OTG_GOTGINT_SRSSCHG_Msk (0x1U << USB_OTG_GOTGINT_SRSSCHG_Pos) FMC_SDCR1_SDCLK_Msk (0x3U << FMC_SDCR1_SDCLK_Pos) __HAL_RCC_TIM11_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM11LPEN)) USB_OTG_HPTXSTS_PTXQSAV_5 (0x20U << USB_OTG_HPTXSTS_PTXQSAV_Pos) IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)|| ((INSTANCE) == TIM8)) SPDIFRX_CR_INSEL_Pos (16U) SDIO_STA_TXFIFOHE_Msk (0x1U << SDIO_STA_TXFIFOHE_Pos) CAN_F9R2_FB18 CAN_F9R2_FB18_Msk EXTI_SWIER_SWIER13_Msk (0x1U << EXTI_SWIER_SWIER13_Pos) CAN_SJW_1TQ (0x00000000U) SDIO_MASK_RXDAVLIE SDIO_MASK_RXDAVLIE_Msk FMC_BCR1_MWID FMC_BCR1_MWID_Msk IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLEVEL_0) || ((LEVEL) == PWR_PVDLEVEL_1)|| ((LEVEL) == PWR_PVDLEVEL_2) || ((LEVEL) == PWR_PVDLEVEL_3)|| ((LEVEL) == PWR_PVDLEVEL_4) || ((LEVEL) == PWR_PVDLEVEL_5)|| ((LEVEL) == PWR_PVDLEVEL_6) || ((LEVEL) == PWR_PVDLEVEL_7)) IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) CAN_F11R2_FB13_Msk (0x1U << CAN_F11R2_FB13_Pos) AES_FLAG_WRERR CRYP_FLAG_WRERR DCMI_DR_BYTE3_Msk (0xFFU << DCMI_DR_BYTE3_Pos) IS_I2S_INSTANCE_EXT IS_I2S_ALL_INSTANCE_EXT USB_OTG_DOEPEACHMSK1_TOM USB_OTG_DOEPEACHMSK1_TOM_Msk CAN_F11R2_FB4 CAN_F11R2_FB4_Msk __INT_FAST64_MAX__ 0x7fffffffffffffffLL RTC_CR_OSEL RTC_CR_OSEL_Msk RTC_TIMESTAMPPIN_PI8 RTC_TIMESTAMPPIN_POS1 __GPIOE_RELEASE_RESET __HAL_RCC_GPIOE_RELEASE_RESET BYTE_ORDER _BYTE_ORDER WWDG_CFR_WDGTB_1 (0x2U << WWDG_CFR_WDGTB_Pos) RTC_ISR_RECALPF_Msk (0x1U << RTC_ISR_RECALPF_Pos) FMC_BTR2_DATLAT_Msk (0xFU << FMC_BTR2_DATLAT_Pos) TIM_CR1_UDIS_Pos (1U) USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk (0xFFFFU << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos) __TIM12_IS_CLK_ENABLED __HAL_RCC_TIM12_IS_CLK_ENABLED TIM_RCR_REP_Pos (0U) TIM_DIER_UDE_Pos (8U) USB_OTG_DTXFSTS_INEPTFSAV_Msk (0xFFFFU << USB_OTG_DTXFSTS_INEPTFSAV_Pos) __USART1_RELEASE_RESET __HAL_RCC_USART1_RELEASE_RESET FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) USB_OTG_GINTMSK_CIDSCHGM USB_OTG_GINTMSK_CIDSCHGM_Msk CAN_F6R1_FB0_Pos (0U) FLASH_OPTCR_RDP_2 (0x04U << FLASH_OPTCR_RDP_Pos) FLASH_CR_PG_Msk (0x1U << FLASH_CR_PG_Pos) RTC_TAFCR_TAMPFLT_1 (0x2U << RTC_TAFCR_TAMPFLT_Pos) AHB1RSTR PWR_PVDLEVEL_5 PWR_CR_PLS_LEV5 QUADSPI_CCR_FMODE_Msk (0x3U << QUADSPI_CCR_FMODE_Pos) CAN_F0R2_FB18_Pos (18U) __HAL_RCC_I2C1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C1LPEN)) TIM8_BRK_TIM12_IRQn USB_OTG_DOEPCTL_EPTYP_Pos (18U) CAN_F9R2_FB31_Msk (0x1U << CAN_F9R2_FB31_Pos) CAN_F6R1_FB6_Msk (0x1U << CAN_F6R1_FB6_Pos) __GPIOC_CLK_ENABLE __HAL_RCC_GPIOC_CLK_ENABLE USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk RCC_APB2LPENR_SYSCFGLPEN_Msk (0x1U << RCC_APB2LPENR_SYSCFGLPEN_Pos) IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || ((LSE) == RCC_LSE_BYPASS)) SDIO_MASK_RXFIFOHFIE_Pos (15U) RCC_AHB1ENR_GPIOFEN RCC_AHB1ENR_GPIOFEN_Msk CAN_BTR_SJW_Msk (0x3U << CAN_BTR_SJW_Pos) RCC_SAI2CLKSOURCE_PLLI2S ((uint32_t)RCC_DCKCFGR_SAI2SRC_0) SPDIFRX_CR_NBTR_Pos (12U) USB_OTG_GINTMSK_USBRST_Msk (0x1U << USB_OTG_GINTMSK_USBRST_Pos) _SYS_TIMESPEC_H_  HAL_SPI_FlushRxFifo HAL_SPIEx_FlushRxFifo GPIO_AFRL_AFSEL7_Pos (28U) __FMC_IS_CLK_ENABLED __HAL_RCC_FMC_IS_CLK_ENABLED DMA2_Stream1_BASE (DMA2_BASE + 0x028U) ADC_CCR_TSVREFE_Msk (0x1U << ADC_CCR_TSVREFE_Pos) DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos (7U) I2C_SR2_BUSY_Pos (1U) SDIO_DTIMER_DATATIME_Msk (0xFFFFFFFFU << SDIO_DTIMER_DATATIME_Pos) ADC_JOFR4_JOFFSET4 ADC_JOFR4_JOFFSET4_Msk RCC_APB2LPENR_SDIOLPEN_Pos (11U) SPI_I2SCFGR_DATLEN_0 (0x1U << SPI_I2SCFGR_DATLEN_Pos) TIM_SLAVEMODE_DISABLE 0x00000000U GPIO_AFRH_AFRH3_0 GPIO_AFRH_AFSEL11_0 DAC_CR_TSEL1_1 (0x2U << DAC_CR_TSEL1_Pos) __HAL_CAN_CLEAR_FLAG(__HANDLE__,__FLAG__) ((((__FLAG__) >> 8U) == 5U)? (((__HANDLE__)->Instance->TSR) = (1U << ((__FLAG__) & CAN_FLAG_MASK))): (((__FLAG__) >> 8U) == 2U)? (((__HANDLE__)->Instance->RF0R) = (1U << ((__FLAG__) & CAN_FLAG_MASK))): (((__FLAG__) >> 8U) == 4U)? (((__HANDLE__)->Instance->RF1R) = (1U << ((__FLAG__) & CAN_FLAG_MASK))): (((__FLAG__) >> 8U) == 1U)? (((__HANDLE__)->Instance->MSR) = (1U << ((__FLAG__) & CAN_FLAG_MASK))): 0U) RTC_ISR_TSF RTC_ISR_TSF_Msk GPIO_OSPEEDER_OSPEEDR6 GPIO_OSPEEDR_OSPEED6 USB_OTG_DVBUSPULSE_DVBUSP_Msk (0xFFFU << USB_OTG_DVBUSPULSE_DVBUSP_Pos) MPU_REGION_SIZE_64MB ((uint8_t)0x19) SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) DMA_FLAG_TEIF2_6 0x00080000U SysTick_IRQn CAN_MSR_ERRI_Pos (2U) QUADSPI_FCR_CTEF_Msk (0x1U << QUADSPI_FCR_CTEF_Pos) GPIO_OSPEEDR_OSPEED9_Msk (0x3U << GPIO_OSPEEDR_OSPEED9_Pos) __ADC2_CLK_SLEEP_ENABLE __HAL_RCC_ADC2_CLK_SLEEP_ENABLE DMA_LIFCR_CDMEIF2_Pos (18U) CAN_F12R1_FB13_Msk (0x1U << CAN_F12R1_FB13_Pos) RCC_APB2LPENR_SPI1LPEN_Pos (12U) CAN_F3R1_FB13_Pos (13U) FMC_PMEM_MEMWAIT2_4 (0x10U << FMC_PMEM_MEMWAIT2_Pos) ADC_MULTIMODE_SUPPORT  __HAL_DBGMCU_UNFREEZE_TIM6() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM6_STOP)) I2C_SR1_ARLO_Pos (9U) GPIO_BSRR_BS_2 GPIO_BSRR_BS2 TIM_EventSource_CC2 TIM_EVENTSOURCE_CC2 GPIO_BRR_BR15_Msk (0x1U << GPIO_BRR_BR15_Pos) CAN_F2R2_FB28_Pos (28U) GPIO_AF7_UART5 ((uint8_t)0x07) HAL_CAN_ERROR_FOR (0x00000010U) __FMC_CLK_SLEEP_ENABLE __HAL_RCC_FMC_CLK_SLEEP_ENABLE GPIO_AF3_CEC ((uint8_t)0x03) CAN_MSR_SLAKI_Msk (0x1U << CAN_MSR_SLAKI_Pos) CAN_FA1R_FACT17_Pos (17U) IWDG_SR_PVU_Pos (0U) RTC_DR_WDU_2 (0x4U << RTC_DR_WDU_Pos) CAN_RDT1R_FMI_Pos (8U) I2C_SR1_RXNE_Msk (0x1U << I2C_SR1_RXNE_Pos) USB_OTG_DIEPCTL_NAKSTS_Pos (17U) __TIM3_IS_CLK_DISABLED __HAL_RCC_TIM3_IS_CLK_DISABLED USB_OTG_HCTSIZ_XFRSIZ USB_OTG_HCTSIZ_XFRSIZ_Msk SPDIFRX_IMR_RXNEIE_Msk (0x1U << SPDIFRX_IMR_RXNEIE_Pos) CAN_F8R2_FB26_Msk (0x1U << CAN_F8R2_FB26_Pos) CAN_F12R2_FB3_Pos (3U) CAN_F2R1_FB21_Msk (0x1U << CAN_F2R1_FB21_Pos) _GCC_MAX_ALIGN_T  IS_TAMPER_FILTER IS_RTC_TAMPER_FILTER SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) CAN_FM1R_FBM19_Msk (0x1U << CAN_FM1R_FBM19_Pos) CAN_F5R1_FB24 CAN_F5R1_FB24_Msk RCC_CFGR_SW_Pos (0U) SYSCFG_EXTICR3_EXTI8_PA 0x0000U USB_OTG_GNPTXSTS_NPTQXSAV_2 (0x04U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) FMC_BCR3_MUXEN_Msk (0x1U << FMC_BCR3_MUXEN_Pos) __USART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET __GPIOK_CLK_SLEEP_DISABLE __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE USART_GTPR_PSC_Msk (0xFFU << USART_GTPR_PSC_Pos) CAN_F13R2_FB7 CAN_F13R2_FB7_Msk CAN_F5R1_FB3_Pos (3U) LSI_TIMEOUT_VALUE 2U SDIO_ARG_CMDARG SDIO_ARG_CMDARG_Msk USB_HS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE FMC_PMEM_MEMHOLD2_1 (0x02U << FMC_PMEM_MEMHOLD2_Pos) RTC_DR_WDU_Pos (13U) GPIO_BSRR_BS_6 GPIO_BSRR_BS6 ADC_SMPR2_SMP8_2 (0x4U << ADC_SMPR2_SMP8_Pos) FLASH_TYPEERASE_SECTORS 0x00000000U IWDG_STDBY_FREEZE OB_IWDG_STDBY_FREEZE GPIO_PUPDR_PUPD9_1 (0x2U << GPIO_PUPDR_PUPD9_Pos) GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk CAN_TI1R_EXID CAN_TI1R_EXID_Msk RCC_APB2LPENR_SYSCFGLPEN RCC_APB2LPENR_SYSCFGLPEN_Msk ADC_INJECTED_RANK_2 0x00000002U __HAL_GPIO_EXTI_GET_IT(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__)) USB_OTG_HCINT_ACK USB_OTG_HCINT_ACK_Msk RCC_APB1LPENR_USART2LPEN RCC_APB1LPENR_USART2LPEN_Msk FMC_SDSR_MODES2 FMC_SDSR_MODES2_Msk CAN_F8R1_FB0_Msk (0x1U << CAN_F8R1_FB0_Pos) __LLFRACT_EPSILON__ 0x1P-63LLR CAN_F11R2_FB26 CAN_F11R2_FB26_Msk GPIO_AFRH_AFSEL15_Msk (0xFU << GPIO_AFRH_AFSEL15_Pos) RCC_CFGR_MCO1 RCC_CFGR_MCO1_Msk __GPIOE_CLK_SLEEP_ENABLE __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE USB_OTG_GNPTXSTS_NPTQXSAV_6 (0x40U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) EXTI_FTSR_TR3_Pos (3U) __SWPMI1_CLK_ENABLE __HAL_RCC_SWPMI1_CLK_ENABLE FLASH_SCALE3_LATENCY2_FREQ 60000000U CAN_F0R1_FB19 CAN_F0R1_FB19_Msk DMA_LISR_TEIF1 DMA_LISR_TEIF1_Msk CAN_RDT1R_TIME_Msk (0xFFFFU << CAN_RDT1R_TIME_Pos) __TIM5_CLK_ENABLE __HAL_RCC_TIM5_CLK_ENABLE DWT_CPICNT_CPICNT_Pos 0U SysTick_CALIB_TENMS_Pos 0U CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) FMC_BTR2_BUSTURN_3 (0x8U << FMC_BTR2_BUSTURN_Pos) USB_OTG_DEACHINTMSK_OEP1INTM_Msk (0x1U << USB_OTG_DEACHINTMSK_OEP1INTM_Pos) __AES_CLK_SLEEP_DISABLE __HAL_RCC_AES_CLK_SLEEP_DISABLE DMA_HISR_TEIF5_Msk (0x1U << DMA_HISR_TEIF5_Pos) GPIO_OTYPER_OT_8 GPIO_OTYPER_OT8 ADC_JSQR_JSQ2_3 (0x08U << ADC_JSQR_JSQ2_Pos) __HAL_RCC_DFSDM_IS_CLK_DISABLED __HAL_RCC_DFSDM1_IS_CLK_DISABLED RCC_APB1ENR_TIM7EN_Msk (0x1U << RCC_APB1ENR_TIM7EN_Pos) CAN_TDL2R_DATA1 CAN_TDL2R_DATA1_Msk ADC_CSR_STRT2 ADC_CSR_STRT2_Msk RTC_ALRMAR_MNT_0 (0x1U << RTC_ALRMAR_MNT_Pos) CAN_F4R1_FB0_Msk (0x1U << CAN_F4R1_FB0_Pos) USB_OTG_GCCFG_VBDEN USB_OTG_GCCFG_VBDEN_Msk UART_HWCONTROL_NONE 0x00000000U CAN_F7R1_FB10 CAN_F7R1_FB10_Msk DMA_FLAG_TCIF1_5 0x00000800U SPDIFRX_DR1_C SPDIFRX_DR1_C_Msk SAI_xSLOTR_SLOTSZ_Msk (0x3U << SAI_xSLOTR_SLOTSZ_Pos) SAI_GCR_SYNCOUT_Msk (0x3U << SAI_GCR_SYNCOUT_Pos) CAN_F1R1_FB15 CAN_F1R1_FB15_Msk DMA_PFCTRL ((uint32_t)DMA_SxCR_PFCTRL) __XSTRING(x) __STRING(x) State RTC_ALRMBR_SU_0 (0x1U << RTC_ALRMBR_SU_Pos) RCC_AHB1RSTR_DMA2RST RCC_AHB1RSTR_DMA2RST_Msk CAN_F0R1_FB6_Msk (0x1U << CAN_F0R1_FB6_Pos) QUADSPI_CR_FSEL QUADSPI_CR_FSEL_Msk CAN_F11R1_FB28_Msk (0x1U << CAN_F11R1_FB28_Pos) DAC_CR_MAMP1_0 (0x1U << DAC_CR_MAMP1_Pos) ADC_EXTERNALTRIGCONV_T8_CC1 ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_0)) USB_OTG_CHNUM_1 (0x2U << USB_OTG_CHNUM_Pos) FMPI2C_CR1_NOSTRETCH_Pos (17U) FMC_BWTR3_BUSTURN_3 (0x8U << FMC_BWTR3_BUSTURN_Pos) USB_OTG_FRMNUM_2 (0x4U << USB_OTG_FRMNUM_Pos) __HAL_RCC_SPI3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) == RESET) CAN_F2R2_FB28_Msk (0x1U << CAN_F2R2_FB28_Pos) I2C_CR1_SWRST_Pos (15U) __DAC1_RELEASE_RESET __HAL_RCC_DAC1_RELEASE_RESET GPIO_AF7_USART3 ((uint8_t)0x07) CAN_F4R1_FB24_Msk (0x1U << CAN_F4R1_FB24_Pos) CAN_F6R2_FB6 CAN_F6R2_FB6_Msk FLASH_OPTCR_BFB2 FLASH_OPTCR_BFB2_Msk __HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE GPIO_OSPEEDR_OSPEED5 GPIO_OSPEEDR_OSPEED5_Msk CAN_FFA1R_FFA_Msk (0xFFFFFFFU << CAN_FFA1R_FFA_Pos) USB_OTG_GINTMSK_ESUSPM_Msk (0x1U << USB_OTG_GINTMSK_ESUSPM_Pos) RCC_CSR_LSIRDY_Msk (0x1U << RCC_CSR_LSIRDY_Pos) USB_OTG_HCINTMSK_STALLM_Msk (0x1U << USB_OTG_HCINTMSK_STALLM_Pos) OTG_HS_WKUP_IRQn USB_OTG_TX0FSA_Pos (0U) CEC_ISR_RXOVR CEC_ISR_RXOVR_Msk RCC_APB1LPENR_TIM14LPEN_Msk (0x1U << RCC_APB1LPENR_TIM14LPEN_Pos) SDIO_STA_TXFIFOF_Msk (0x1U << SDIO_STA_TXFIFOF_Pos) RCC_CSR_PINRSTF_Msk (0x1U << RCC_CSR_PINRSTF_Pos) FMC_SDCR2_CAS_Msk (0x3U << FMC_SDCR2_CAS_Pos) CAN_F13R2_FB15 CAN_F13R2_FB15_Msk USB_OTG_HPRT_PCDET USB_OTG_HPRT_PCDET_Msk QUADSPI_CR_SSHIFT_Pos (4U) SDIO_MASK_RXACTIE SDIO_MASK_RXACTIE_Msk GPIO_IDR_ID9 GPIO_IDR_ID9_Msk SAI_xIMR_MUTEDETIE SAI_xIMR_MUTEDETIE_Msk CAN_F7R2_FB26_Msk (0x1U << CAN_F7R2_FB26_Pos) __HAL_UART_ONE_BIT_SAMPLE_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT)) __UINT8_MAX__ 0xff TIM_DMABurstLength_5Transfers TIM_DMABURSTLENGTH_5TRANSFERS CAN_F4R2_FB0_Pos (0U) IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || ((INSTANCE) == GPIOB) || ((INSTANCE) == GPIOC) || ((INSTANCE) == GPIOD) || ((INSTANCE) == GPIOE) || ((INSTANCE) == GPIOF) || ((INSTANCE) == GPIOG) || ((INSTANCE) == GPIOH)) DMA_HIFCR_CTEIF5 DMA_HIFCR_CTEIF5_Msk SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) RCC_RTCCLKSOURCE_HSE_DIV28 0x001C0300U RCC_APB1RSTR_I2C2RST_Pos (22U) USB_OTG_GLPMCFG_LPMACK USB_OTG_GLPMCFG_LPMACK_Msk DCMI_MIS_FRAME_MIS DCMI_MIS_FRAME_MIS_Msk __HAL_TIM_GetAutoreload __HAL_TIM_GET_AUTORELOAD HAL_UART_ERROR_FE 0x00000004U ADC_RESOLUTION_8B ((uint32_t)ADC_CR1_RES_1) USB_OTG_GUSBCFG_TOCAL_Msk (0x7U << USB_OTG_GUSBCFG_TOCAL_Pos) EXTI_FTSR_TR2 EXTI_FTSR_TR2_Msk GPIO_OSPEEDR_OSPEED12_0 (0x1U << GPIO_OSPEEDR_OSPEED12_Pos) USB_OTG_DOEPEACHMSK1_XFRCM_Pos (0U) ADC_SMPR2_SMP6_Msk (0x7U << ADC_SMPR2_SMP6_Pos) CAN_F10R2_FB16 CAN_F10R2_FB16_Msk xPSR_N_Pos 31U GPIO_IDR_ID4_Msk (0x1U << GPIO_IDR_ID4_Pos) __FLITF_CLK_DISABLE __HAL_RCC_FLITF_CLK_DISABLE __HAL_DBGMCU_UNFREEZE_CAN1() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_CAN1_STOP)) CAN_F12R1_FB13_Pos (13U) CAN_F10R1_FB20_Pos (20U) RTC_ALRMAR_MNU_0 (0x1U << RTC_ALRMAR_MNU_Pos) CAN_FFA1R_FFA25 CAN_FFA1R_FFA25_Msk USB_OTG_DOEPEACHMSK1_BIM_Pos (9U) RCC_PLLSAICFGR_PLLSAIQ_0 (0x1U << RCC_PLLSAICFGR_PLLSAIQ_Pos) USB_OTG_HPRT_POCCHNG_Msk (0x1U << USB_OTG_HPRT_POCCHNG_Pos) PWR_CR_PVDE_Pos (4U) __ADC1_FORCE_RESET __HAL_RCC_ADC1_FORCE_RESET CEC_CFGR_OAR CEC_CFGR_OAR_Msk FMC_SDCR1_RBURST FMC_SDCR1_RBURST_Msk __STM32F4xx_HAL_FLASH_EX_H  TIM_CR1_CMS_Pos (5U) FMC_BCR3_FACCEN_Pos (6U) __TIM15_CLK_SLEEP_DISABLE __HAL_RCC_TIM15_CLK_SLEEP_DISABLE CMP_PD_BitNumber CMP_PD_BIT_NUMBER SPI_DR_DR_Pos (0U) ADC_JSQR_JL_Pos (20U) __lock_init(lock) __retarget_lock_init(&lock) FLASH_SCALE1_LATENCY2_FREQ 60000000U RCC_CKGATENR_SRAM_CKEN RCC_CKGATENR_SRAM_CKEN_Msk TIM_CCMR1_IC1F_Pos (4U) __DEC32_MIN__ 1E-95DF USB_OTG_EPNUM_0 (0x1U << USB_OTG_EPNUM_Pos) CAN_TDT0R_TGT_Pos (8U) CAN_F4R1_FB1 CAN_F4R1_FB1_Msk FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk SCB_DFSR_HALTED_Msk (1UL ) _INT32_EQ_LONG  EXTI3_IRQn DAC_CR_MAMP1_1 (0x2U << DAC_CR_MAMP1_Pos) CAN_F2R2_FB20 CAN_F2R2_FB20_Msk CAN_RF1R_FULL1 CAN_RF1R_FULL1_Msk FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) DMA_MBURST_INC16 ((uint32_t)DMA_SxCR_MBURST) CAN_F6R2_FB13_Pos (13U) EXTI_IMR_MR22_Pos (22U) GPIO_PUPDR_PUPD5_0 (0x1U << GPIO_PUPDR_PUPD5_Pos) GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk GPIO_LCKR_LCK7_Pos (7U) GPIO_BSRR_BS3_Msk (0x1U << GPIO_BSRR_BS3_Pos) CAN_FS1R_FSC24 CAN_FS1R_FSC24_Msk CAN_F0R1_FB16_Msk (0x1U << CAN_F0R1_FB16_Pos) GPIO_OSPEEDER_OSPEEDR14_1 GPIO_OSPEEDR_OSPEED14_1 __DMA2D_CLK_SLEEP_ENABLE __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE __FRACT_EPSILON__ 0x1P-15R I2C_SR2_MSL_Msk (0x1U << I2C_SR2_MSL_Pos) CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) USB_OTG_HPTXFSIZ_PTXFD_Pos (16U) CAN_FFA1R_FFA27_Msk (0x1U << CAN_FFA1R_FFA27_Pos) SPI_SR_CHSIDE_Msk (0x1U << SPI_SR_CHSIDE_Pos) DMA_SxCR_CHSEL_2 0x08000000U CAN_FM1R_FBM8 CAN_FM1R_FBM8_Msk GPIO_LCKR_LCK0_Msk (0x1U << GPIO_LCKR_LCK0_Pos) TIM_BDTR_BKE_Pos (12U) RCC_DCKCFGR2_SPDIFRXSEL RCC_DCKCFGR2_SPDIFRXSEL_Msk USB_OTG_DCTL_POPRGDNE USB_OTG_DCTL_POPRGDNE_Msk CAN_F12R1_FB30_Pos (30U) ADC_CLOCK_SYNC_PCLK_DIV4 ((uint32_t)ADC_CCR_ADCPRE_0) CAN_F6R1_FB23 CAN_F6R1_FB23_Msk DCMI_ESCR_LEC DCMI_ESCR_LEC_Msk _READ_WRITE_BUFSIZE_TYPE int __UINT_LEAST16_MAX__ 0xffff __TQ_FBIT__ 127 CAN_F0R1_FB28 CAN_F0R1_FB28_Msk __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOHLPEN)) _N_LISTS 30 USB_OTG_DOEPEACHMSK1_NYETM USB_OTG_DOEPEACHMSK1_NYETM_Msk USB_HS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE DMA_LIFCR_CTEIF2 DMA_LIFCR_CTEIF2_Msk ADC_CR1_JAWDEN_Pos (22U) CLEAR_BIT(REG,BIT) ((REG) &= ~(BIT)) RTC_ALRMAR_MSK1_Pos (7U) EXTI_IMR_MR16_Pos (16U) FMPI2C_CR2_NACK_Pos (15U) CSR_OFFSET_BB PWR_CSR_OFFSET_BB GPIO_OTYPER_OT_0 GPIO_OTYPER_OT0 CAN_FFA1R_FFA8_Msk (0x1U << CAN_FFA1R_FFA8_Pos) QUADSPI_DCR_FSIZE_Msk (0x1FU << QUADSPI_DCR_FSIZE_Pos) SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) CAN_F12R1_FB4_Pos (4U) INT_FAST32_MIN (-__INT_FAST32_MAX__ - 1) RCC_AHB1RSTR_GPIODRST RCC_AHB1RSTR_GPIODRST_Msk __HAL_RCC_I2S_APB1_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_I2S1SRC, (__SOURCE__))) __HAL_REMAPMEMORY_FMC_SDRAM __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM FMC_SDTR1_TRAS_Msk (0xFU << FMC_SDTR1_TRAS_Pos) CAN_F7R1_FB0 CAN_F7R1_FB0_Msk RTC_TR_SU_1 (0x2U << RTC_TR_SU_Pos) FMC_BWTR2_BUSTURN_Msk (0xFU << FMC_BWTR2_BUSTURN_Pos) __TIM9_FORCE_RESET __HAL_RCC_TIM9_FORCE_RESET RCC_AHB2LPENR_DCMILPEN_Msk (0x1U << RCC_AHB2LPENR_DCMILPEN_Pos) SYSCFG_EXTICR4_EXTI12_PI 0x0008U UART_IT_MASK 0x0000FFFFU CAN_F8R2_FB23_Pos (23U) CAN_F8R1_FB8_Pos (8U) CAN_TSR_ABRQ1_Pos (15U) RCC_PLLMUL_24 RCC_PLL_MUL24 I2C_SR1_BERR I2C_SR1_BERR_Msk GPIO_MODER_MODER7 GPIO_MODER_MODER7_Msk ADC_CR2_EOCSelection(_EOCSelection_MODE_) ((_EOCSelection_MODE_) << 10U) GPIO_BRR_BR15_Pos (15U) PWR_CR_PLS_Pos (5U) DMA_FIFO_THRESHOLD_1QUARTERFULL 0x00000000U ADC_SMPR2_SMP9 ADC_SMPR2_SMP9_Msk I2C_SR1_PECERR I2C_SR1_PECERR_Msk PWR_CSR_PVDO PWR_CSR_PVDO_Msk SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL ) CAN_F0R2_FB11_Msk (0x1U << CAN_F0R2_FB11_Pos) USB_OTG_GINTSTS_OEPINT_Pos (19U) ADC123_COMMON ((ADC_Common_TypeDef *) ADC123_COMMON_BASE) __HAL_TIM_SET_ICPRESCALER(__HANDLE__,__CHANNEL__,__ICPSC__) do{ TIM_RESET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__)); TIM_SET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__), (__ICPSC__)); } while(0U) ADC_CR1_DISCNUM_1 (0x2U << ADC_CR1_DISCNUM_Pos) CAN_F8R2_FB16_Msk (0x1U << CAN_F8R2_FB16_Pos) FLASH_ACR_LATENCY_10WS 0x0000000AU FMPI2C_ISR_OVR_Msk (0x1U << FMPI2C_ISR_OVR_Pos) FMC_SR_ILS FMC_SR_ILS_Msk RCC_CR_PLLI2SRDY_Msk (0x1U << RCC_CR_PLLI2SRDY_Pos) FMPI2C_OAR2_OA2MSK_Msk (0x7U << FMPI2C_OAR2_OA2MSK_Pos) DMA_LISR_HTIF1_Msk (0x1U << DMA_LISR_HTIF1_Pos) GPIO_OSPEEDR_OSPEED6 GPIO_OSPEEDR_OSPEED6_Msk ADC_CLOCKPRESCALER_PCLK_DIV8 ADC_CLOCK_SYNC_PCLK_DIV8 USB_OTG_DIEPINT_TOC_Msk (0x1U << USB_OTG_DIEPINT_TOC_Pos) __SWPMI1_CLK_SLEEP_ENABLE __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE CAN_F9R1_FB19 CAN_F9R1_FB19_Msk TIM8 ((TIM_TypeDef *) TIM8_BASE) DMA1_Stream6_BASE (DMA1_BASE + 0x0A0U) CAN_FFA1R_FFA1_Pos (1U) RTC_TAFCR_TAMPIE_Msk (0x1U << RTC_TAFCR_TAMPIE_Pos) CAN_F2R1_FB14 CAN_F2R1_FB14_Msk GPIO_OSPEEDR_OSPEED1_Msk (0x3U << GPIO_OSPEEDR_OSPEED1_Pos) FLASH_OPTCR_RDP_7 (0x80U << FLASH_OPTCR_RDP_Pos) QUADSPI_DCR_CSHT_1 (0x2U << QUADSPI_DCR_CSHT_Pos) USB_OTG_GLPMCFG_SLPSTS_Msk (0x1U << USB_OTG_GLPMCFG_SLPSTS_Pos) RCC_RTCCLKSOURCE_NONE RCC_RTCCLKSOURCE_NO_CLK CAN_F6R1_FB2 CAN_F6R1_FB2_Msk __HAL_ADC_CFGR1_REG_DISCCONTINUOUS ADC_CFGR1_REG_DISCCONTINUOUS __HAL_DBGMCU_UNFREEZE_TIM4() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM4_STOP)) RCC_APB1ENR_FMPI2C1EN_Pos (24U) EXTI_PR_PR12_Msk (0x1U << EXTI_PR_PR12_Pos) TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) __has_feature(x) 0 CAN_F5R2_FB2 CAN_F5R2_FB2_Msk FMC_BWTR3_ACCMOD_0 (0x1U << FMC_BWTR3_ACCMOD_Pos) EXTI_RTSR_TR18_Pos (18U) __TIM20_IS_CLK_DISABLED __HAL_RCC_TIM20_IS_CLK_DISABLED ADC_CSR_JSTRT1_Pos (3U) TIM_OCIDLESTATE_RESET 0x00000000U RCC_DCKCFGR_I2S2SRC_Msk (0x3U << RCC_DCKCFGR_I2S2SRC_Pos) DBGMCU_APB1_FZ_DBG_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk ADC_CSR_STRT1_Msk (0x1U << ADC_CSR_STRT1_Pos) ADC_SR_OVR_Pos (5U) HAL_SYSCFG_FASTMODEPLUS_I2C2 I2C_FASTMODEPLUS_I2C2 CAN_FMR_CAN2SB_Msk (0x3FU << CAN_FMR_CAN2SB_Pos) RCC_APB2LPENR_TIM10LPEN_Pos (17U) CAN_F2R1_FB23_Pos (23U) RTC_ALRMBR_HT_Pos (20U) __FAST32  QUADSPI_CCR_INSTRUCTION_3 (0x08U << QUADSPI_CCR_INSTRUCTION_Pos) RCC_MCO1SOURCE_LSE RCC_CFGR_MCO1_0 __SAI1_FORCE_RESET __HAL_RCC_SAI1_FORCE_RESET ADC_CCR_DDS_Pos (13U) USB_OTG_DTHRCTL_ARPEN_Pos (27U) CAN_FM1R_FBM4_Pos (4U) USART_GTPR_PSC_Pos (0U) GPIO_AF10_QSPI ((uint8_t)0x0A) RCC_AHB3_SUPPORT  GPIO_AFRL_AFSEL0_1 (0x2U << GPIO_AFRL_AFSEL0_Pos) MPU_TYPE_DREGION_Pos 8U DBGMCU_APB1_FZ_DBG_CAN2_STOP DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk TIM_PSC_PSC_Msk (0xFFFFU << TIM_PSC_PSC_Pos) USB_OTG_GUSBCFG_SRPCAP_Msk (0x1U << USB_OTG_GUSBCFG_SRPCAP_Pos) RTC_TAFCR_TAMPFLT_Pos (11U) RCC_APB2RSTR_SAI2RST RCC_APB2RSTR_SAI2RST_Msk __USART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE __HAL_DBGMCU_FREEZE_TIM10() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM10_STOP)) CAN_F10R2_FB5 CAN_F10R2_FB5_Msk EXTI_SWIER_SWIER21_Msk (0x1U << EXTI_SWIER_SWIER21_Pos) DAC_CR_EN2_Pos (16U) USART6 ((USART_TypeDef *) USART6_BASE) WWDG_CFR_W4 WWDG_CFR_W_4 USB_OTG_GINTSTS_USBRST_Msk (0x1U << USB_OTG_GINTSTS_USBRST_Pos) GPIO_AF6_SPI2 ((uint8_t)0x06) RCC_APB2LPENR_USART6LPEN_Pos (5U) __GPIOC_CLK_SLEEP_ENABLE __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE __HAL_RCC_I2C2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C2RST)) AHB1LPENR TIM_DMABase_OR1 TIM_DMABASE_OR1 USART_GTPR_PSC_0 (0x01U << USART_GTPR_PSC_Pos) __wchar_t__  SAI_xSR_FLVL_0 (0x1U << SAI_xSR_FLVL_Pos) CAN_F4R2_FB4 CAN_F4R2_FB4_Msk RTC_ALRMBR_MSK1_Msk (0x1U << RTC_ALRMBR_MSK1_Pos) DCMI_CR_OELS_Msk (0x1U << DCMI_CR_OELS_Pos) RCC_AHB1ENR_GPIOEEN_Pos (4U) __HASH_CLK_SLEEP_DISABLE __HAL_RCC_HASH_CLK_SLEEP_DISABLE CAN_F2R1_FB17_Pos (17U) RCC_CR_HSICAL_0 (0x01U << RCC_CR_HSICAL_Pos) ADC_SMPR1_SMP14 ADC_SMPR1_SMP14_Msk __uint16_t GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk RCC_BDCR_BDRST RCC_BDCR_BDRST_Msk __HAL_DBGMCU_FREEZE_TIM9() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM9_STOP)) SDIO_DCTRL_RWMOD SDIO_DCTRL_RWMOD_Msk __SRAM2_CLK_SLEEP_ENABLE __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE RTC_DR_YT_2 (0x4U << RTC_DR_YT_Pos) __HAL_RCC_OTGFS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET CAN_F13R1_FB16 CAN_F13R1_FB16_Msk CAN_F13R1_FB6 CAN_F13R1_FB6_Msk TIM_CCMR1_IC1F_Msk (0xFU << TIM_CCMR1_IC1F_Pos) DCMI_CR_CM_Pos (1U) SDIO_RESP3_CARDSTATUS3_Msk (0xFFFFFFFFU << SDIO_RESP3_CARDSTATUS3_Pos) CAN_F4R1_FB1_Pos (1U) USB_OTG_GINTSTS_ENUMDNE_Pos (13U) CAN_F13R2_FB20_Pos (20U) DMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE) SDIO_DTIMER_DATATIME_Pos (0U) OPAMP_PGACONNECT_VM1 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1 RCC_CSR_WWDGRSTF_Pos (30U) ADC_CR1_EOCIE_Pos (5U) USB_OTG_DTHRCTL_TXTHRLEN_1 (0x002U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk __ADC3_RELEASE_RESET __HAL_RCC_ADC3_RELEASE_RESET CAN_F0R1_FB26_Msk (0x1U << CAN_F0R1_FB26_Pos) DWT_EXCCNT_EXCCNT_Msk (0xFFUL ) RTC_TSTR_MNT_1 (0x2U << RTC_TSTR_MNT_Pos) RCC_APB1LPENR_TIM14LPEN RCC_APB1LPENR_TIM14LPEN_Msk _stdout_r(x) ((x)->_stdout) GPIO_AFRH_AFRH0 GPIO_AFRH_AFSEL8 DCMI_IER_OVF_IE DCMI_IER_OVR_IE CAN_F4R2_FB29 CAN_F4R2_FB29_Msk TIM_CCMR1_CC2S_Msk (0x3U << TIM_CCMR1_CC2S_Pos) CAN_FFA1R_FFA25_Pos (25U) RCC_APB1ENR_PWREN_Pos (28U) SAI_xCR2_COMP SAI_xCR2_COMP_Msk SPI_I2SCFGR_CKPOL_Msk (0x1U << SPI_I2SCFGR_CKPOL_Pos) __HAL_USB_HS_EXTI_DISABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT __tm_sec CAN_TSR_TXOK0_Msk (0x1U << CAN_TSR_TXOK0_Pos) SIG_ATOMIC_MIN (-__STDINT_EXP(INT_MAX) - 1) CAN_F8R1_FB3_Msk (0x1U << CAN_F8R1_FB3_Pos) CAN_F4R1_FB27_Pos (27U) FMC_SDCR1_RPIPE_Msk (0x3U << FMC_SDCR1_RPIPE_Pos) __LCD_CLK_SLEEP_ENABLE __HAL_RCC_LCD_CLK_SLEEP_ENABLE EXTI_SWIER_SWIER1_Msk (0x1U << EXTI_SWIER_SWIER1_Pos) RTC_TSTR_HU_Msk (0xFU << RTC_TSTR_HU_Pos) SAI_xCR1_DMAEN_Msk (0x1U << SAI_xCR1_DMAEN_Pos) FMC_SDCMR_NRFS_Pos (5U) CAN_FS1R_FSC1_Pos (1U) FMC_BCR4_MUXEN_Pos (1U) RCC_MCO_DIV8 RCC_MCODIV_8 SPI_RXCRCR_RXCRC_Pos (0U) CAN_MSR_INAK_Pos (0U) FLASH_ACR_DCEN_Msk (0x1U << FLASH_ACR_DCEN_Pos) GPIO_BSRR_BR1_Pos (17U) I2C_CR2_FREQ I2C_CR2_FREQ_Msk DWT_FUNCTION_FUNCTION_Pos 0U USB_OTG_DIEPINT_TXFIFOUDRN_Msk (0x1U << USB_OTG_DIEPINT_TXFIFOUDRN_Pos) __TIM15_IS_CLK_DISABLED __HAL_RCC_TIM15_IS_CLK_DISABLED TIM_EGR_CC1G TIM_EGR_CC1G_Msk FMC_SDCR1_MWID_Pos (4U) TIM_CCMR2_CC4S_1 (0x2U << TIM_CCMR2_CC4S_Pos) GPIO_AF2_TIM4 ((uint8_t)0x02) __DEC64_MIN__ 1E-383DD CAN_F4R2_FB0 CAN_F4R2_FB0_Msk WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1 CAN_FFA1R_FFA19_Pos (19U) FMC_SDTR2_TRP FMC_SDTR2_TRP_Msk __FMC_IS_CLK_DISABLED __HAL_RCC_FMC_IS_CLK_DISABLED __SPI1_IS_CLK_DISABLED __HAL_RCC_SPI1_IS_CLK_DISABLED USB_OTG_DIEPCTL_STALL_Msk (0x1U << USB_OTG_DIEPCTL_STALL_Pos) RTC_TR_MNT RTC_TR_MNT_Msk __HAL_TIM_IS_TIM_COUNTING_DOWN(__HANDLE__) (((__HANDLE__)->Instance->CR1 &(TIM_CR1_DIR)) == (TIM_CR1_DIR)) __HAL_RCC_SAI1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SAI1EN)) RCC_APB2RSTR_USART6RST_Pos (5U) FLASH_OPTCR_BOR_LEV_1 0x00000008U MAC_ADDR4 0U GPIO_AF5_SPI2 ((uint8_t)0x05) IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_SPEED_FREQ_LOW) || ((SPEED) == GPIO_SPEED_FREQ_MEDIUM) || ((SPEED) == GPIO_SPEED_FREQ_HIGH) || ((SPEED) == GPIO_SPEED_FREQ_VERY_HIGH)) CAN_F10R2_FB4_Pos (4U) USB_OTG_GRSTCTL_RXFFLSH_Msk (0x1U << USB_OTG_GRSTCTL_RXFFLSH_Pos) DAC_CR_DMAEN1_Pos (12U) CAN_TDH2R_DATA6 CAN_TDH2R_DATA6_Msk CAN_F12R2_FB8 CAN_F12R2_FB8_Msk EXTI_PR_PR19 EXTI_PR_PR19_Msk __TIM8_CLK_ENABLE __HAL_RCC_TIM8_CLK_ENABLE FMC_SDTR1_TRP_Pos (20U) CAN_F6R2_FB15 CAN_F6R2_FB15_Msk __GPIOH_CLK_SLEEP_ENABLE __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE CAN_F6R2_FB8_Pos (8U) USB_OTG_HCINTMSK_DTERRM_Pos (10U) RCC_SYSCLKSOURCE_PLLRCLK ((uint32_t)(RCC_CFGR_SW_0 | RCC_CFGR_SW_1)) USB_OTG_HCSPLT_HUBADDR USB_OTG_HCSPLT_HUBADDR_Msk CAN_F3R2_FB13_Pos (13U) GPIO_OTYPER_OT6_Msk (0x1U << GPIO_OTYPER_OT6_Pos) CEC_IER_TXERRIE CEC_IER_TXERRIE_Msk CAN_F7R1_FB0_Msk (0x1U << CAN_F7R1_FB0_Pos) CAN_FA1R_FACT3 CAN_FA1R_FACT3_Msk HAL_HMAC_SHA224_Finish HAL_HASH_SHA224_Finish PHY_SR ((uint16_t)0x10U) PWR_CR_DBP_Msk (0x1U << PWR_CR_DBP_Pos) _QUAD_HIGHWORD 1 SYSCFG_EXTICR1_EXTI2_PA 0x0000U USART_CR3_IRLP USART_CR3_IRLP_Msk __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TEIF2_6 : DMA_FLAG_TEIF3_7) USB_OTG_GLPMCFG_L1SSEN_Msk (0x1U << USB_OTG_GLPMCFG_L1SSEN_Pos) RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk TIM_DMABURSTLENGTH_10TRANSFERS 0x00000900U FMC_PMEM_MEMHIZ2_5 (0x20U << FMC_PMEM_MEMHIZ2_Pos) __HAL_RCC_OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE __need_wchar_t USB_OTG_GLPMCFG_LPMEN_Pos (0U) CAN_FS1R_FSC9_Msk (0x1U << CAN_FS1R_FSC9_Pos) __UINT32_TYPE__ long unsigned int CEC_CR_CECEN_Msk (0x1U << CEC_CR_CECEN_Pos) FLASH_ERROR_PGA HAL_FLASH_ERROR_PGA __TIM2_IS_CLK_DISABLED __HAL_RCC_TIM2_IS_CLK_DISABLED TIM_DMABASE_CCMR1 0x00000006U RCC_USBPLLCLK_DIV1_5 RCC_USBCLKSOURCE_PLL_DIV1_5 __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TCIF2_6 : DMA_FLAG_TCIF3_7) GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk SYSCFG_SWP_FMC SYSCFG_MEMRMP_SWP_FMC USB_OTG_HCINTMSK_TXERRM_Msk (0x1U << USB_OTG_HCINTMSK_TXERRM_Pos) CAN_F13R2_FB3_Pos (3U) GPIO_OSPEEDR_OSPEED14_1 (0x2U << GPIO_OSPEEDR_OSPEED14_Pos) __UFRACT_MIN__ 0.0UR DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) __SAI2_CLK_SLEEP_DISABLE __HAL_RCC_SAI2_CLK_SLEEP_DISABLE GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk TIM_EGR_BG_Msk (0x1U << TIM_EGR_BG_Pos) CEC_IER_RXOVRIE_Pos (2U) DMA_LIFCR_CHTIF3 DMA_LIFCR_CHTIF3_Msk CAN_F12R2_FB26_Msk (0x1U << CAN_F12R2_FB26_Pos) DMA_SxCR_PL_0 (0x1U << DMA_SxCR_PL_Pos) DMA_MDATAALIGN_WORD ((uint32_t)DMA_SxCR_MSIZE_1) CAN_BS1_13TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_2)) CAN_F9R2_FB7_Pos (7U) RCC_CIR_CSSF_Pos (7U) USB_OTG_HPRT_PRST_Msk (0x1U << USB_OTG_HPRT_PRST_Pos) TIM6_BASE (APB1PERIPH_BASE + 0x1000U) CAN_F3R1_FB26_Msk (0x1U << CAN_F3R1_FB26_Pos) __HAL_USB_EXTI_DISABLE_IT __HAL_USB_WAKEUP_EXTI_DISABLE_IT SYSCFG_EXTICR1_EXTI1_PF 0x0050U TIM_CR2_OIS2N TIM_CR2_OIS2N_Msk CAN_F0R1_FB6 CAN_F0R1_FB6_Msk USB_OTG_HCSPLT_XACTPOS_1 (0x2U << USB_OTG_HCSPLT_XACTPOS_Pos) FMC_BWTR3_BUSTURN_2 (0x4U << FMC_BWTR3_BUSTURN_Pos) INT32_MAX (__INT32_MAX__) EXTI_FTSR_TR11_Pos (11U) FLASH_CR_MER_Msk (0x1U << FLASH_CR_MER_Pos) CR_MRLVDS_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (MRLVDS_BIT_NUMBER * 4U)) SPDIFRX_DR0_V_Pos (25U) PWR_FLAG_UDRDY PWR_CSR_UDSWRDY CAN_F5R2_FB23_Pos (23U) USB_OTG_GOTGCTL_ASVLD_Pos (18U) FMC_BWTR4_BUSTURN_2 (0x4U << FMC_BWTR4_BUSTURN_Pos) TIM_CR2_OIS1N_Pos (9U) TYPEPROGRAM_FAST FLASH_TYPEPROGRAM_FAST RCC_APB1ENR_UART5EN RCC_APB1ENR_UART5EN_Msk USB_OTG_HCCHAR_CHDIS USB_OTG_HCCHAR_CHDIS_Msk CAN_F1R2_FB3_Msk (0x1U << CAN_F1R2_FB3_Pos) EXTI_SWIER_SWIER8 EXTI_SWIER_SWIER8_Msk DCMI_CR_HSPOL_Msk (0x1U << DCMI_CR_HSPOL_Pos) GPIO_OSPEEDER_OSPEEDR5 GPIO_OSPEEDR_OSPEED5 USART_CR2_STOP USART_CR2_STOP_Msk __HAL_TIM_SET_CLOCKDIVISION(__HANDLE__,__CKD__) do{ (__HANDLE__)->Instance->CR1 &= (uint16_t)(~TIM_CR1_CKD); (__HANDLE__)->Instance->CR1 |= (__CKD__); (__HANDLE__)->Init.ClockDivision = (__CKD__); } while(0U) RCC_HSI_ON ((uint8_t)0x01) GPIO_MODER_MODER10_Msk (0x3U << GPIO_MODER_MODER10_Pos) PWR_CR_ODEN_Msk (0x1U << PWR_CR_ODEN_Pos) SCB_CFSR_USGFAULTSR_Pos 16U RTC_CR_COE_Pos (23U) GPIO_AFRL_AFSEL3_3 (0x8U << GPIO_AFRL_AFSEL3_Pos) CAN_F8R1_FB24_Msk (0x1U << CAN_F8R1_FB24_Pos) SYSCFG_EXTICR2_EXTI5_PG 0x0060U FMPI2C_ISR_TCR_Msk (0x1U << FMPI2C_ISR_TCR_Pos) CAN_F1R2_FB9_Msk (0x1U << CAN_F1R2_FB9_Pos) __HAL_RCC_DMA1_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_DMA1RST)) SYSCFG_EXTICR4_EXTI15_PB 0x1000U USB_OTG_GRSTCTL_TXFNUM USB_OTG_GRSTCTL_TXFNUM_Msk I2C_SR1_TXE_Pos (7U) __NOR_WRITE NOR_WRITE USB_OTG_FIFO_SIZE 0x1000U GPIO_ODR_OD9 GPIO_ODR_OD9_Msk CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) SDIO_MASK_CMDRENDIE SDIO_MASK_CMDRENDIE_Msk IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || ((INSTANCE) == I2C2) || ((INSTANCE) == I2C3)) INT64_MAX (__INT64_MAX__) CAN_F5R2_FB17_Pos (17U) __HAL_RCC_SPI4_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI4RST)) __int_least8_t_defined 1 GPIO_AFRL_AFRL7_1 GPIO_AFRL_AFSEL7_1 CAN_F4R1_FB2_Msk (0x1U << CAN_F4R1_FB2_Pos) WWDG_SR_EWIF WWDG_SR_EWIF_Msk __UART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE RCC_OSCILLATORTYPE_NONE 0x00000000U __TIM21_CLK_SLEEP_ENABLE __HAL_RCC_TIM21_CLK_SLEEP_ENABLE HAL_CAN_ERROR_RX_FOV0 (0x00000200U) USART_CR1_OVER8_Pos (15U) GPIO_ODR_ODR_8 GPIO_ODR_OD8 USB_OTG_GINTSTS_DATAFSUSP_Msk (0x1U << USB_OTG_GINTSTS_DATAFSUSP_Pos) _BEGIN_STD_C  FLASH_PSIZE_DOUBLE_WORD 0x00000300U CAN_F2R2_FB1_Pos (1U) UART_HWCONTROL_RTS ((uint32_t)USART_CR3_RTSE) __GPIOD_IS_CLK_ENABLED __HAL_RCC_GPIOD_IS_CLK_ENABLED USB_OTG_GINTMSK_SRQIM_Pos (30U) GPIO_ODR_OD15_Pos (15U) FLASH_SCALE2_LATENCY3_FREQ 90000000U FMC_SDTR2_TRCD_1 (0x2U << FMC_SDTR2_TRCD_Pos) SPDIFRX_CR_WFA_Msk (0x1U << SPDIFRX_CR_WFA_Pos) CAN_F0R2_FB10_Msk (0x1U << CAN_F0R2_FB10_Pos) __FSMC_CLK_SLEEP_ENABLE __HAL_RCC_FSMC_CLK_SLEEP_ENABLE CAN_F2R1_FB21 CAN_F2R1_FB21_Msk TYPEERASE_MASSERASE FLASH_TYPEERASE_MASSERASE FMC_BTR4_CLKDIV_0 (0x1U << FMC_BTR4_CLKDIV_Pos) EXTI_SWIER_SWIER2_Msk (0x1U << EXTI_SWIER_SWIER2_Pos) SCB_SHCSR_MONITORACT_Pos 8U EXTI_EMR_EM2 EXTI_EMR_MR2 CAN_F5R1_FB29_Msk (0x1U << CAN_F5R1_FB29_Pos) GPIO_AFRL_AFRL4_1 GPIO_AFRL_AFSEL4_1 FMC_SDTR2_TRAS_3 (0x8U << FMC_SDTR2_TRAS_Pos) _Null_unspecified  CAN_F5R2_FB28 CAN_F5R2_FB28_Msk DMA_SxCR_DIR_0 (0x1U << DMA_SxCR_DIR_Pos) DCMI_ICR_LINE_ISC_Msk (0x1U << DCMI_ICR_LINE_ISC_Pos) SPI_DR_DR_Msk (0xFFFFU << SPI_DR_DR_Pos) RCC_CKGATENR_FLITF_CKEN RCC_CKGATENR_FLITF_CKEN_Msk ADC_SQR1_SQ15_2 (0x04U << ADC_SQR1_SQ15_Pos) USB_OTG_GOTGCTL_SRQ_Pos (1U) SDIO_MASK_DTIMEOUTIE_Msk (0x1U << SDIO_MASK_DTIMEOUTIE_Pos) GPIO_MODER_MODE4_1 (0x2U << GPIO_MODER_MODE4_Pos) GPIO_AFRL_AFRL3_1 GPIO_AFRL_AFSEL3_1 RTC_BKP11R RTC_BKP11R_Msk USB_OTG_GNPTXSTS_NPTQXSAV_Pos (16U) EXTI_EMR_EM18 EXTI_EMR_MR18 USART_CLOCK_DISABLED USART_CLOCK_DISABLE ADC_CR1_SCAN_Pos (8U) RTC_ALRMAR_HT_1 (0x2U << RTC_ALRMAR_HT_Pos) CAN_F0R2_FB6_Msk (0x1U << CAN_F0R2_FB6_Pos) USB_OTG_DIEPCTL_EONUM_DPID USB_OTG_DIEPCTL_EONUM_DPID_Msk CAN_F7R2_FB27_Pos (27U) SD_SDMMC_SEND_IF_COND SD_SDIO_SEND_IF_COND CAN_FMR_CAN2SB_Pos (8U) RCC_APB1ENR_CAN1EN RCC_APB1ENR_CAN1EN_Msk __sym_default(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@@" #verid) FD_SET(n,p) ((p)->fds_bits[(n)/NFDBITS] |= (1L << ((n) % NFDBITS))) CAN_RI0R_EXID CAN_RI0R_EXID_Msk MPU_REGION_NUMBER5 ((uint8_t)0x05) CEC_ISR_TXUDR_Msk (0x1U << CEC_ISR_TXUDR_Pos) GPIO_AFRL_AFSEL6_0 (0x1U << GPIO_AFRL_AFSEL6_Pos) __VERSION__ "6.3.1 20170620 (release) [ARM/embedded-6-branch revision 249437]" CAN_F11R1_FB28_Pos (28U) __USART6_FORCE_RESET __HAL_RCC_USART6_FORCE_RESET __SCN64(x) __INT64 __STRINGIFY(x) __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN)) MPU_HARDFAULT_NMI MPU_CTRL_HFNMIENA_Msk __INLINE inline CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) USB_OTG_GINTSTS_GINAKEFF_Msk (0x1U << USB_OTG_GINTSTS_GINAKEFF_Pos) IS_ADC_DMA_ACCESS_MODE(MODE) (((MODE) == ADC_DMAACCESSMODE_DISABLED) || ((MODE) == ADC_DMAACCESSMODE_1) || ((MODE) == ADC_DMAACCESSMODE_2) || ((MODE) == ADC_DMAACCESSMODE_3)) SCB_CFSR_MEMFAULTSR_Msk (0xFFUL ) CAN_TDL0R_DATA0 CAN_TDL0R_DATA0_Msk TIM_SLAVEMODE_EXTERNAL1 0x00000007U __HAL_LPTIM_DISABLE_INTERRUPT __HAL_LPTIM_DISABLE_IT RCC_PLLSAICFGR_PLLSAIN RCC_PLLSAICFGR_PLLSAIN_Msk CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) __HAL_UART_CLEAR_NEFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__) USB_OTG_GINTSTS_CIDSCHG USB_OTG_GINTSTS_CIDSCHG_Msk SDIO_STA_RXDAVL_Pos (21U) __trylocks_shared(...) __lock_annotate(shared_trylock_function(__VA_ARGS__)) __HAL_FLASH_INSTRUCTION_CACHE_DISABLE() (FLASH->ACR &= (~FLASH_ACR_ICEN)) RTC_TAFCR_TAMPFLT_0 (0x1U << RTC_TAFCR_TAMPFLT_Pos) USB_OTG_GAHBCFG_HBSTLEN_4 (0x7U << USB_OTG_GAHBCFG_HBSTLEN_Pos) __I2C3_CLK_SLEEP_ENABLE __HAL_RCC_I2C3_CLK_SLEEP_ENABLE CAN_F10R2_FB20_Pos (20U) __HAL_RTC_DISABLE_IT __HAL_RTC_EXTI_DISABLE_IT GPIO_BSRR_BS_15 GPIO_BSRR_BS15 DBGMCU_CR_DBG_STANDBY_Msk (0x1U << DBGMCU_CR_DBG_STANDBY_Pos) __LCD_RELEASE_RESET __HAL_RCC_LCD_RELEASE_RESET CAN_F10R1_FB10_Msk (0x1U << CAN_F10R1_FB10_Pos) RCC_PLLP_DIV4 0x00000004U EXTI_PR_PR7_Pos (7U) __HAL_RCC_DISABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS &= (uint8_t)(~(__INTERRUPT__))) PWR_CR_CWUF PWR_CR_CWUF_Msk SPI_CRCCALCULATION_DISABLED SPI_CRCCALCULATION_DISABLE HSI_TIMEOUT_VALUE 2U SPDIFRX_IFCR_OVRCF_Pos (3U) _localtime_buf GPIO_AFRH_AFSEL12_1 (0x2U << GPIO_AFRH_AFSEL12_Pos) __HAL_RCC_TIM7_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN)) __HAL_FLASH_GET_LATENCY() (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)) DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos) SCB_SCR_SLEEPONEXIT_Pos 1U WWDG_CR_T_4 (0x10U << WWDG_CR_T_Pos) CAN_F7R2_FB14 CAN_F7R2_FB14_Msk __QSPI_CLK_SLEEP_ENABLE __HAL_RCC_QSPI_CLK_SLEEP_ENABLE HAL_PWR_EnableBkUpReg HAL_PWREx_EnableBkUpReg RCC_APB1LPENR_PWRLPEN_Msk (0x1U << RCC_APB1LPENR_PWRLPEN_Pos) __HAL_RCC_CLK48_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, (uint32_t)(__SOURCE__))) CAN_F1R2_FB19 CAN_F1R2_FB19_Msk CAN_F0R2_FB8 CAN_F0R2_FB8_Msk CAN_F10R1_FB4 CAN_F10R1_FB4_Msk __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN)) == RESET) ADC_JOFR2_JOFFSET2_Pos (0U) CAN_MSR_RX_Pos (11U) GPIO_MODER_MODER10_1 (0x2U << GPIO_MODER_MODER10_Pos) FMPI2C_CR2_RELOAD FMPI2C_CR2_RELOAD_Msk DCMI_MIS_FRAME_MIS_Msk (0x1U << DCMI_MIS_FRAME_MIS_Pos) GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk RCC_PLLMUL_8 RCC_PLL_MUL8 BRE_BIT_NUMBER PWR_CSR_BRE_Pos TIM_CLOCKSOURCE_ITR0 0x00000000U CAN_F9R1_FB14_Msk (0x1U << CAN_F9R1_FB14_Pos) DAC_CR_TSEL1_Msk (0x7U << DAC_CR_TSEL1_Pos) RCC_PLLVCO_OUTPUT_MAX 432000000U CEC_CFGR_SFT_Pos (0U) CAN_F10R2_FB14_Pos (14U) GPIO_ODR_OD0_Msk (0x1U << GPIO_ODR_OD0_Pos) CAN_F11R2_FB18 CAN_F11R2_FB18_Msk SAI_xCR2_TRIS_Pos (4U) CAN_F6R1_FB9_Pos (9U) GPIO_MODER_MODE3_Msk (0x3U << GPIO_MODER_MODE3_Pos) FMC_SDRTR_COUNT_Pos (1U) TIM_TIM5_LSE 0x00000080U PHY_FULLDUPLEX_10M ((uint16_t)0x0100U) RCC_BDCR_RTCSEL_0 (0x1U << RCC_BDCR_RTCSEL_Pos) ADC_FLAG_OVR ((uint32_t)ADC_SR_OVR) __u_short_defined  __OPAMP_CSR_S4SELX OPAMP_CSR_S4SELX CAN_F12R2_FB30_Pos (30U) EXTI_EMR_MR5_Pos (5U) DBGMCU_IDCODE_REV_ID_Msk (0xFFFFU << DBGMCU_IDCODE_REV_ID_Pos) __HAL_UART_RESET_HANDLE_STATE(__HANDLE__) do{ (__HANDLE__)->gState = HAL_UART_STATE_RESET; (__HANDLE__)->RxState = HAL_UART_STATE_RESET; } while(0U) RTC_BKP17R_Msk (0xFFFFFFFFU << RTC_BKP17R_Pos) ADC_SQR2_SQ9_4 (0x10U << ADC_SQR2_SQ9_Pos) __DMA2_IS_CLK_ENABLED __HAL_RCC_DMA2_IS_CLK_ENABLED RCC_AHB2RSTR_DCMIRST_Msk (0x1U << RCC_AHB2RSTR_DCMIRST_Pos) RCC_APB1RSTR_PWRRST RCC_APB1RSTR_PWRRST_Msk RTC_ISR_ALRBF RTC_ISR_ALRBF_Msk CAN_F2R2_FB13_Msk (0x1U << CAN_F2R2_FB13_Pos) GPIO_AFRL_AFSEL7_1 (0x2U << GPIO_AFRL_AFSEL7_Pos) EXTI_IMR_IM13 EXTI_IMR_MR13 PeriphBurst TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) FMPI2C_TIMINGR_PRESC FMPI2C_TIMINGR_PRESC_Msk OB_RDP_LEVEL_2 ((uint8_t)0xCC) RCC_PERIPHCLK_SDMMC1 RCC_PERIPHCLK_SDIO GPIO_PUPDR_PUPD14_Pos (28U) USB_OTG_HCINTMSK_XFRCM_Msk (0x1U << USB_OTG_HCINTMSK_XFRCM_Pos) RTC_TSTR_HU_3 (0x8U << RTC_TSTR_HU_Pos) CAN_BS2_2TQ ((uint32_t)CAN_BTR_TS2_0) USB_OTG_GINTMSK_IISOIXFRM_Pos (20U) CAN_F13R1_FB4_Pos (4U) GPIO_LCKR_LCK10_Msk (0x1U << GPIO_LCKR_LCK10_Pos) SPDIFRX_SR_SERR SPDIFRX_SR_SERR_Msk CAN_FS1R_FSC8_Pos (8U) DAC_DHR12RD_DACC2DHR_Msk (0xFFFU << DAC_DHR12RD_DACC2DHR_Pos) QUADSPI_CR_DFM_Pos (6U) ADC_EXTERNALTRIGINJECCONV_T3_CC4 ((uint32_t)(ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_0)) CAN_F9R1_FB8_Pos (8U) RTC_TSTR_MNT RTC_TSTR_MNT_Msk RCC_CFGR_HPRE_DIV64 0x000000C0U CAN_F6R1_FB19_Msk (0x1U << CAN_F6R1_FB19_Pos) FMC_BCR4_WREN FMC_BCR4_WREN_Msk __HAL_GPIO_EXTI_CLEAR_FLAG(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__)) TIM_GET_ITSTATUS __HAL_TIM_GET_IT_SOURCE RCC_PLLI2SCFGR_PLLI2SM_Msk (0x3FU << RCC_PLLI2SCFGR_PLLI2SM_Pos) FMC_SDCR1_CAS_1 (0x2U << FMC_SDCR1_CAS_Pos) UID_BASE 0x1FFF7A10U CAN_F12R2_FB24_Pos (24U) HAL_SD_CardCIDTypedef HAL_SD_CardCIDTypeDef FMC_SDTR1_TRC_0 (0x1U << FMC_SDTR1_TRC_Pos) RTC_ALRMAR_SU_Pos (0U) DCMI_ICR_FRAME_ISC_Pos (0U) DBGMCU_APB1_FZ_DBG_TIM14_STOP DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk RCC_MCODIV_1 0x00000000U EXTI15_10_IRQn CAN_F5R1_FB13_Msk (0x1U << CAN_F5R1_FB13_Pos) RCC_CR_PLLON_Pos (24U) RCC_AHB1ENR_GPIOBEN_Pos (1U) DMA_LISR_TEIF1_Pos (9U) CAN_F2R2_FB30_Msk (0x1U << CAN_F2R2_FB30_Pos) FMC_BTR3_ADDHLD_3 (0x8U << FMC_BTR3_ADDHLD_Pos) EXTI_IMR_IM17 EXTI_IMR_MR17 CAN_TDT0R_TIME_Pos (16U) CAN_RF1R_FOVR1 CAN_RF1R_FOVR1_Msk __HAL_RCC_GPIOC_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOCRST)) TIM_CLOCKDIVISION_DIV1 0x00000000U USB_OTG_HCFG_FSLSPCS_Pos (0U) TIM_CR1_CEN TIM_CR1_CEN_Msk FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk RTC_TSTR_PM_Pos (22U) CAN_F12R1_FB17_Msk (0x1U << CAN_F12R1_FB17_Pos) DCMI_MISR_VSYNC_MIS DCMI_MIS_VSYNC_MIS IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8)) FMC_SDTR1_TXSR_Msk (0xFU << FMC_SDTR1_TXSR_Pos) RCC_SAI1CLKSOURCE_EXT ((uint32_t)RCC_DCKCFGR_SAI1SRC) DMA_SxNDT DMA_SxNDT_Msk USB_OTG_DOEPINT_NYET USB_OTG_DOEPINT_NYET_Msk __HAL_RCC_DMA1_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA1EN)) != RESET) __HAL_RCC_SPI1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI1EN)) SDIO_FIFOCNT_FIFOCOUNT_Pos (0U) FMPI2C_CR2_SADD_Pos (0U) __UINT_LEAST8_MAX__ 0xff HAL_TIM_STATE_TIMEOUT __GPIOE_IS_CLK_DISABLED __HAL_RCC_GPIOE_IS_CLK_DISABLED CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) __CORE_CM4_H_DEPENDANT  ADC_EXTERNALTRIG3_T2_CC4 ADC_EXTERNALTRIGCONV_T2_CC4 USB_OTG_GOTGCTL_DBCT_Pos (17U) ADC_CHANNEL_11 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)) EXTI_EMR_MR15 EXTI_EMR_MR15_Msk RCC_AHB3ENR_QSPIEN_Pos (1U) USB_OTG_DOEPCTL_EPDIS_Pos (30U) __HAL_RCC_TIM12_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN); UNUSED(tmpreg); } while(0U) assert_param(expr) ((void)0U) IS_OBEX(VALUE) (((VALUE) == OPTIONBYTE_PCROP)) GPIO_MODER_MODER10 GPIO_MODER_MODER10_Msk DMA_HISR_FEIF5_Pos (6U) CAN_IER_FOVIE1 CAN_IER_FOVIE1_Msk CAN_F3R1_FB20 CAN_F3R1_FB20_Msk CAN_F12R1_FB7 CAN_F12R1_FB7_Msk __HAL_PWR_GET_ODRUDR_FLAG(__FLAG__) ((PWR->CSR & (__FLAG__)) == (__FLAG__)) GPIO_ODR_ODR_12 GPIO_ODR_OD12 SAI_xFRCR_FSPOL_Pos (17U) SDIO_RESP0_CARDSTATUS0_Pos (0U) DMA_LIFCR_CTCIF1_Pos (11U) DMA_SxPAR_PA DMA_SxPAR_PA_Msk EXTI_IMR_MR20 EXTI_IMR_MR20_Msk __HAL_RCC_SPI4_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI4LPEN)) RCC_APB2LPENR_USART6LPEN RCC_APB2LPENR_USART6LPEN_Msk USB_OTG_HPTXSTS_PTXQSAV_Msk (0xFFU << USB_OTG_HPTXSTS_PTXQSAV_Pos) USB_OTG_GOTGCTL_VBVALOEN_Pos (2U) __HAL_RCC_DMA2_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA2EN)) TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk INT16_MAX (__INT16_MAX__) RCC_FLAG_IWDGRST ((uint8_t)0x7D) PWR ((PWR_TypeDef *) PWR_BASE) RTC_ISR_TSOVF_Pos (12U) CAN_F2R1_FB2_Pos (2U) RTC_BKP2R_Msk (0xFFFFFFFFU << RTC_BKP2R_Pos) USB_OTG_HPRT_PSPD_1 (0x2U << USB_OTG_HPRT_PSPD_Pos) FMC_BTR1_DATAST FMC_BTR1_DATAST_Msk USB_OTG_DOEPCTL_EPENA USB_OTG_DOEPCTL_EPENA_Msk SYSCFG_EXTICR4_EXTI15_PC 0x2000U FMC_BWTR3_ADDHLD_Msk (0xFU << FMC_BWTR3_ADDHLD_Pos) EXTI_RTSR_TR6_Msk (0x1U << EXTI_RTSR_TR6_Pos) IS_TIM_TRIGGERFILTER(ICFILTER) ((ICFILTER) <= 0x0FU) ADC_EXTERNALTRIGINJECCONV_T4_CC1 ((uint32_t)(ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1)) RCC_HCLK_DIV1 RCC_CFGR_PPRE1_DIV1 EXTI_EMR_MR16_Msk (0x1U << EXTI_EMR_MR16_Pos) __HAL_REMAPMEMORY_SRAM __HAL_SYSCFG_REMAPMEMORY_SRAM DMA_SxCR_PSIZE_Msk (0x3U << DMA_SxCR_PSIZE_Pos) IS_TAMPER_PULLUP_STATE IS_RTC_TAMPER_PULLUP_STATE RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk TIM_IT_COM (TIM_DIER_COMIE) RTC_TAMPERPIN_PC13 RTC_TAMPERPIN_DEFAULT CAN_FM1R_FBM5_Msk (0x1U << CAN_FM1R_FBM5_Pos) __HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED USB_OTG_DCTL_SGINAK_Msk (0x1U << USB_OTG_DCTL_SGINAK_Pos) PWR_CR_LPUDS PWR_CR_LPLVDS __HAL_RCC_SAI2_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SAI2EN)) != RESET) GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk CAN_F2R2_FB17_Pos (17U) RCC_AHB3ENR_FMCEN_Msk (0x1U << RCC_AHB3ENR_FMCEN_Pos) CAN_TSR_LOW0_Pos (29U) __HAL_PWR_PVD_EXTI_DISABLE_EVENT() (EXTI->EMR &= ~(PWR_EXTI_LINE_PVD)) USB_OTG_HCFG_FSLSPCS_Msk (0x3U << USB_OTG_HCFG_FSLSPCS_Pos) OverSampling FMC_SR_IFS_Pos (2U) CAN_F5R1_FB20 CAN_F5R1_FB20_Msk ADC_JSQR(_CHANNELNB_,_RANKNB_,_JSQR_JL_) (((uint32_t)((uint16_t)(_CHANNELNB_))) << (5U * (uint8_t)(((_RANKNB_) + 3U) - (_JSQR_JL_)))) FLASH_OPTCR_nWRP FLASH_OPTCR_nWRP_Msk USB_OTG_HCINT_DTERR USB_OTG_HCINT_DTERR_Msk USB_OTG_GINTMSK_USBRST USB_OTG_GINTMSK_USBRST_Msk FMC_SDCMR_MODE FMC_SDCMR_MODE_Msk __ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE USB_OTG_DCFG_PFIVL_1 (0x2U << USB_OTG_DCFG_PFIVL_Pos) CAN_IER_LECIE_Pos (11U) CAN_FS1R_FSC16 CAN_FS1R_FSC16_Msk IS_TIM_OCNIDLE_STATE(STATE) (((STATE) == TIM_OCNIDLESTATE_SET) || ((STATE) == TIM_OCNIDLESTATE_RESET)) TIM_DMABASE_CCR3 0x0000000FU SYSCFG_EXTICR3_EXTI11_PE 0x4000U __HAL_PWR_VOLTAGESCALING_CONFIG(__REGULATOR__) do { __IO uint32_t tmpreg = 0x00U; MODIFY_REG(PWR->CR, PWR_CR_VOS, (__REGULATOR__)); tmpreg = READ_BIT(PWR->CR, PWR_CR_VOS); UNUSED(tmpreg); } while(0U) CAN_F5R1_FB1_Pos (1U) ADC_CHANNEL_12 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2)) SYSCFG_EXTICR2_EXTI4_PG 0x0006U GPIO_PUPDR_PUPD0_Msk (0x3U << GPIO_PUPDR_PUPD0_Pos) CAN_F6R1_FB16 CAN_F6R1_FB16_Msk RTC_CR_WUCKSEL_Msk (0x7U << RTC_CR_WUCKSEL_Pos) CAN_F9R2_FB6_Msk (0x1U << CAN_F9R2_FB6_Pos) IWDG_STDBY_ACTIVE OB_IWDG_STDBY_RUN USB_OTG_IN_ENDPOINT_BASE 0x900U RTC_TSDR_MU RTC_TSDR_MU_Msk I2C1_BASE (APB1PERIPH_BASE + 0x5400U) EXTI_EMR_MR11 EXTI_EMR_MR11_Msk ADC_SQR2_SQ12_Msk (0x1FU << ADC_SQR2_SQ12_Pos) RTC_CR_TSE_Msk (0x1U << RTC_CR_TSE_Pos) StreamIndex GPIO_OSPEEDR_OSPEED4 GPIO_OSPEEDR_OSPEED4_Msk GPIO_IDR_ID7_Pos (7U) TIM_SR_CC1OF_Pos (9U) USB_OTG_DCFG_PFIVL_Msk (0x3U << USB_OTG_DCFG_PFIVL_Pos) CEC_ISR_TXUDR CEC_ISR_TXUDR_Msk CAN_F5R1_FB12_Pos (12U) __TIM13_CLK_DISABLE __HAL_RCC_TIM13_CLK_DISABLE FLASH_OPTCR_nRST_STOP_Msk (0x1U << FLASH_OPTCR_nRST_STOP_Pos) CAN_F11R2_FB9 CAN_F11R2_FB9_Msk RCC_APB1ENR_USART2EN RCC_APB1ENR_USART2EN_Msk RTC_DR_WDU_1 (0x2U << RTC_DR_WDU_Pos) I2C_SR1_ARLO_Msk (0x1U << I2C_SR1_ARLO_Pos) CAN_F3R2_FB20_Msk (0x1U << CAN_F3R2_FB20_Pos) ADC_SMPR1_SMP15_0 (0x1U << ADC_SMPR1_SMP15_Pos) CAN_TSR_LOW2 CAN_TSR_LOW2_Msk RCC_AHB2_SUPPORT  RCC_APB1LPENR_UART5LPEN_Pos (20U) GPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk RCC_APB1LPENR_TIM6LPEN_Pos (4U) CR_VOS_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (VOS_BIT_NUMBER * 4U)) RTC_Alarm_IRQn PWR_CR_CWUF_Pos (2U) CAN_RF1R_FULL1_Pos (3U) _WINT_T  CAN_FA1R_FACT23_Pos (23U) GPIO_AF9_CAN1 ((uint8_t)0x09) __HAL_RCC_USART3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_USART3RST)) CAN_F4R2_FB9_Pos (9U) GPIO_ODR_OD7 GPIO_ODR_OD7_Msk DMA_PRIORITY_VERY_HIGH ((uint32_t)DMA_SxCR_PL) __DAC1_IS_CLK_DISABLED __HAL_RCC_DAC1_IS_CLK_DISABLED __TIM2_FORCE_RESET __HAL_RCC_TIM2_FORCE_RESET __int_least64_t_defined 1 _impure_ptr CAN_TSR_TERR0 CAN_TSR_TERR0_Msk CAN_RDL1R_DATA2_Pos (16U) I2C_TRISE_TRISE_Pos (0U) __STM32F4xx_HAL_FLASH_H  __HAL_RCC_UART5_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN); UNUSED(tmpreg); } while(0U) __HAL_RCC_I2C3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) != RESET) __ADC2_CLK_ENABLE __HAL_RCC_ADC2_CLK_ENABLE CAN_FM1R_FBM18_Msk (0x1U << CAN_FM1R_FBM18_Pos) USB_OTG_GUSBCFG_ULPICSM_Msk (0x1U << USB_OTG_GUSBCFG_ULPICSM_Pos) RCC_APB1LPENR_TIM4LPEN RCC_APB1LPENR_TIM4LPEN_Msk ADC_CR2_ALIGN_Pos (11U) RCC_CIR_LSIRDYIE RCC_CIR_LSIRDYIE_Msk GPIO_BRR_BR5_Pos (5U) EXTI_RTSR_TR8 EXTI_RTSR_TR8_Msk UART_DIVFRAQ_SAMPLING8(_PCLK_,_BAUD_) (((UART_DIV_SAMPLING8((_PCLK_), (_BAUD_)) - (UART_DIVMANT_SAMPLING8((_PCLK_), (_BAUD_)) * 100U)) * 8U + 50U) / 100U) RCC_APB1LPENR_TIM12LPEN RCC_APB1LPENR_TIM12LPEN_Msk __TIM20_IS_CLK_ENABLED __HAL_RCC_TIM20_IS_CLK_ENABLED CAN_F8R2_FB3_Msk (0x1U << CAN_F8R2_FB3_Pos) USB_OTG_DIEPCTL_STALL USB_OTG_DIEPCTL_STALL_Msk __AHB3_FORCE_RESET __HAL_RCC_AHB3_FORCE_RESET CAN_F11R1_FB19 CAN_F11R1_FB19_Msk USB_OTG_HPTXSTS_PTXFSAVL USB_OTG_HPTXSTS_PTXFSAVL_Msk CAN_F11R2_FB4_Pos (4U) FMC_SDTR2_TRP_0 (0x1U << FMC_SDTR2_TRP_Pos) CAN_F0R1_FB20_Pos (20U) USB_OTG_DIEPMSK_INEPNEM_Pos (6U) EXTI_IMR_MR8 EXTI_IMR_MR8_Msk RCC_APB1LPENR_TIM13LPEN_Pos (7U) RCC_AHB1ENR_GPIOEEN RCC_AHB1ENR_GPIOEEN_Msk CAN_F11R2_FB31 CAN_F11R2_FB31_Msk FMPI2C_ISR_OVR_Pos (10U) IS_RCC_MSIRANGE IS_RCC_MSI_CLOCK_RANGE CAN_F7R2_FB8_Pos (8U) CAN_F4R2_FB9_Msk (0x1U << CAN_F4R2_FB9_Pos) __const const RCC_SSCGR_SSCGEN_Msk (0x1U << RCC_SSCGR_SSCGEN_Pos) IS_RCC_HSI(HSI) (((HSI) == RCC_HSI_OFF) || ((HSI) == RCC_HSI_ON)) FMPI2C_ISR_STOPF FMPI2C_ISR_STOPF_Msk PERIPH_BB_BASE 0x42000000U USB_OTG_GINTMSK_GONAKEFFM USB_OTG_GINTMSK_GONAKEFFM_Msk RCC_APB2LPENR_TIM1LPEN_Msk (0x1U << RCC_APB2LPENR_TIM1LPEN_Pos) GPIO_AFRH_AFRH2_3 GPIO_AFRH_AFSEL10_3 _REENT_CHECK_MISC(ptr)  CFR_BASE WWDG_CFR_BASE DAC_DHR12RD_DACC2DHR DAC_DHR12RD_DACC2DHR_Msk CAN_F12R2_FB31_Msk (0x1U << CAN_F12R2_FB31_Pos) SDIO_STA_CTIMEOUT_Msk (0x1U << SDIO_STA_CTIMEOUT_Pos) GPIO_AF1_TIM2 ((uint8_t)0x01) RCC_CR_HSICAL_6 (0x40U << RCC_CR_HSICAL_Pos) USB_OTG_GAHBCFG_TXFELVL USB_OTG_GAHBCFG_TXFELVL_Msk USB_OTG_GINTSTS_HPRTINT_Pos (24U) RCC_APB2ENR_SAI2EN_Pos (23U) DAC_WAVEGENERATION_NONE DAC_WAVE_NONE FLASH_SR_PGAERR_Pos (5U) CAN_F7R2_FB21 CAN_F7R2_FB21_Msk RCC_PLLSAICFGR_PLLSAIN_5 (0x020U << RCC_PLLSAICFGR_PLLSAIN_Pos) TIM_CCMR2_IC4F_1 (0x2U << TIM_CCMR2_IC4F_Pos) RCC_SYSCLKSOURCE_STATUS_HSE RCC_CFGR_SWS_HSE long USB_OTG_DIEPINT_EPDISD_Pos (1U) CAN_F1R2_FB26 CAN_F1R2_FB26_Msk short +1 ADC_JDR2_JDATA_Msk (0xFFFFU << ADC_JDR2_JDATA_Pos) IS_RCC_PLLQ_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 15U)) CAN_F7R1_FB16_Pos (16U) CSR_LSEON_BB RCC_CSR_LSEON_BB HAL_CAN_ERROR_TX_TERR1 (0x00004000U) QUADSPI_CR_EN QUADSPI_CR_EN_Msk RCC_SDIOCLKSOURCE_CLK48 0x00000000U USB_OTG_GINTSTS_HCINT_Msk (0x1U << USB_OTG_GINTSTS_HCINT_Pos) SYSCFG_EXTICR3_EXTI11_PI 0x8000U SYSCFG_EXTICR1_EXTI3_PC 0x2000U RCC_HSE_OFF 0x00000000U SDIO_MASK_CCRCFAILIE_Pos (0U) UART_HWCONTROL_CTS ((uint32_t)USART_CR3_CTSE) USB_OTG_GRSTCTL_DMAREQ_Pos (30U) QUADSPI_CR_TEIE QUADSPI_CR_TEIE_Msk RCC_AHB1LPENR_CRCLPEN RCC_AHB1LPENR_CRCLPEN_Msk CAN_F7R2_FB0_Msk (0x1U << CAN_F7R2_FB0_Pos) CAN_FM1R_FBM10 CAN_FM1R_FBM10_Msk RCC_CR_HSITRIM_0 (0x01U << RCC_CR_HSITRIM_Pos) GPIO_LCKR_LCK4_Msk (0x1U << GPIO_LCKR_LCK4_Pos) DCMI_RIS_VSYNC_RIS_Pos (3U) CAN_F10R1_FB14 CAN_F10R1_FB14_Msk USB_OTG_GUSBCFG_TSDPS USB_OTG_GUSBCFG_TSDPS_Msk ADC_SQR3_SQ3_2 (0x04U << ADC_SQR3_SQ3_Pos) CAN_F5R1_FB29 CAN_F5R1_FB29_Msk FunctionalState DCMI_ICR_OVR_ISC DCMI_ICR_OVR_ISC_Msk RCC_CR2_HSI14TRIM_BitNumber RCC_HSI14TRIM_BIT_NUMBER TIM_TS_ETRF 0x00000070U SAI_SYNCHRONOUS_EXT SAI_SYNCHRONOUS_EXT_SAI1 CAN_IT_WAKEUP ((uint32_t)CAN_IER_WKUIE) __LDBL_MAX_EXP__ 1024 TIM_CCMR1_OC1M_Msk (0x7U << TIM_CCMR1_OC1M_Pos) CAN_F3R2_FB6_Msk (0x1U << CAN_F3R2_FB6_Pos) RTC_TR_SU RTC_TR_SU_Msk IPSR_ISR_Msk (0x1FFUL ) CAN_F13R2_FB20 CAN_F13R2_FB20_Msk USART_CR3_EIE_Msk (0x1U << USART_CR3_EIE_Pos) FMC_BWTR1_ADDSET_Msk (0xFU << FMC_BWTR1_ADDSET_Pos) RCC_CR_HSERDY_Pos (17U) CAN_FFA1R_FFA17 CAN_FFA1R_FFA17_Msk USART_CR1_SBK_Msk (0x1U << USART_CR1_SBK_Pos) CAN_F0R2_FB2_Pos (2U) CAN_TDH0R_DATA5 CAN_TDH0R_DATA5_Msk _REENT_MP_P5S(ptr) ((ptr)->_p5s) USB_OTG_GINTMSK_RXFLVLM_Msk (0x1U << USB_OTG_GINTMSK_RXFLVLM_Pos) CAN_F9R1_FB13_Msk (0x1U << CAN_F9R1_FB13_Pos) SDIO_MASK_TXFIFOHEIE_Msk (0x1U << SDIO_MASK_TXFIFOHEIE_Pos) FMC_BTR4_ADDHLD FMC_BTR4_ADDHLD_Msk __UINT_FAST16_MAX__ 0xffffffffU PLLSAI_TIMEOUT_VALUE 2U FLASH_CR_PSIZE FLASH_CR_PSIZE_Msk FMC_PATT_ATTHOLD2_3 (0x08U << FMC_PATT_ATTHOLD2_Pos) CAN_F9R1_FB26_Pos (26U) FMC_SDCR2_MWID_0 (0x1U << FMC_SDCR2_MWID_Pos) CAN_F3R2_FB12 CAN_F3R2_FB12_Msk PWR_CR_ODSWEN_Pos (17U) __LPTIM1_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE CAN_F9R1_FB29_Msk (0x1U << CAN_F9R1_FB29_Pos) CAN_F10R2_FB29 CAN_F10R2_FB29_Msk CF_STATUS_CMD ATA_STATUS_CMD SAI_FIFOStatus_3QuartersFull SAI_FIFOSTATUS_3QUARTERFULL SCB_BASE (SCS_BASE + 0x0D00UL) CEC_TXDR_RXD CEC_RXDR_RXD FMPI2C_CR1_TXDMAEN_Pos (14U) RCC_CFGR_PPRE2_DIV1 0x00000000U RCC_PLLSAICFGR_PLLSAIN_2 (0x004U << RCC_PLLSAICFGR_PLLSAIN_Pos) TIM_SMCR_SMS TIM_SMCR_SMS_Msk CAN_F10R2_FB21 CAN_F10R2_FB21_Msk RCC_SPDIFRXCLKSOURCE_PLLI2SP ((uint32_t)RCC_DCKCFGR2_SPDIFRXSEL) __CAN1_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE ADC_CSR_AWD1 ADC_CSR_AWD1_Msk __IM volatile const QUADSPI_CCR_DMODE_0 (0x1U << QUADSPI_CCR_DMODE_Pos) FMPI2C_CR1_TCIE FMPI2C_CR1_TCIE_Msk ADC_SMPR2_SMP9_0 (0x1U << ADC_SMPR2_SMP9_Pos) PRIx16 __PRI16(x) ADC_SMPR2_SMP4_0 (0x1U << ADC_SMPR2_SMP4_Pos) CAN_F6R1_FB28_Msk (0x1U << CAN_F6R1_FB28_Pos) CAN_F7R1_FB15 CAN_F7R1_FB15_Msk RCC_CFGR_RTCPRE_4 (0x10U << RCC_CFGR_RTCPRE_Pos) RCC_AHB1ENR_GPIOHEN_Pos (7U) GPIO_AFRH_AFSEL10_0 (0x1U << GPIO_AFRH_AFSEL10_Pos) USART_CR1_UE_Msk (0x1U << USART_CR1_UE_Pos) __need_wchar_t  __HAL_ADC_SMPR1 ADC_SMPR1 CAN_F2R2_FB3_Msk (0x1U << CAN_F2R2_FB3_Pos) Resolution __HAL_TIM_GET_ITSTATUS __HAL_TIM_GET_IT_SOURCE __FLASH_FORCE_RESET __HAL_RCC_FLASH_FORCE_RESET RCC_APB2ENR_ADC3EN_Pos (10U) PWR_CR_CSBF_Msk (0x1U << PWR_CR_CSBF_Pos) RCC_APB2LPENR_USART1LPEN RCC_APB2LPENR_USART1LPEN_Msk RCC_APB2LPENR_ADC2LPEN_Msk (0x1U << RCC_APB2LPENR_ADC2LPEN_Pos) GPIO_PUPDR_PUPD5_Pos (10U) CAN_F1R2_FB15_Msk (0x1U << CAN_F1R2_FB15_Pos) FMC_BWTR2_DATAST_5 (0x20U << FMC_BWTR2_DATAST_Pos) __ARM_FEATURE_IDIV 1 PWR_FLAG_WU PWR_CSR_WUF CAN_F3R1_FB11_Msk (0x1U << CAN_F3R1_FB11_Pos) USB_OTG_GINTMSK_OEPINT_Msk (0x1U << USB_OTG_GINTMSK_OEPINT_Pos) AES_CLEARFLAG_WRERR CRYP_CLEARFLAG_WRERR _WCHAR_T_DECLARED  __TIM9_CLK_SLEEP_ENABLE __HAL_RCC_TIM9_CLK_SLEEP_ENABLE __HAL_TIM_SET_AUTORELOAD(__HANDLE__,__AUTORELOAD__) do{ (__HANDLE__)->Instance->ARR = (__AUTORELOAD__); (__HANDLE__)->Init.Period = (__AUTORELOAD__); } while(0U) CAN_F8R2_FB12_Pos (12U) __CC_SUPPORTS_INLINE 1 TIM_COUNTERMODE_CENTERALIGNED3 TIM_CR1_CMS RCC_APB1ENR_I2C1EN_Msk (0x1U << RCC_APB1ENR_I2C1EN_Pos) RCC_APB1RSTR_CAN1RST RCC_APB1RSTR_CAN1RST_Msk PRIi8 __PRI8(i) RCC_CR_PLLSAION_BB (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_PLLSAION_BIT_NUMBER * 4U)) SPDIFRX_DR1_PT SPDIFRX_DR1_PT_Msk IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PRIORITYGROUP_0) || ((GROUP) == NVIC_PRIORITYGROUP_1) || ((GROUP) == NVIC_PRIORITYGROUP_2) || ((GROUP) == NVIC_PRIORITYGROUP_3) || ((GROUP) == NVIC_PRIORITYGROUP_4)) __DMA_HandleTypeDef HAL_PWR_MODULE_ENABLED  GPIO_AFRL_AFSEL4_1 (0x2U << GPIO_AFRL_AFSEL4_Pos) RCC_APB1LPENR_TIM13LPEN RCC_APB1LPENR_TIM13LPEN_Msk CAN_F11R2_FB28_Pos (28U) RCC_PERIPHCLK_PLLI2S 0x00000800U CAN_F9R2_FB2 CAN_F9R2_FB2_Msk RCC_CSR_RMVF_Pos (24U) DMA_LISR_FEIF2 DMA_LISR_FEIF2_Msk uint16_t GPIO_PIN_13 ((uint16_t)0x2000) IS_TIM_TRGO_SOURCE(SOURCE) (((SOURCE) == TIM_TRGO_RESET) || ((SOURCE) == TIM_TRGO_ENABLE) || ((SOURCE) == TIM_TRGO_UPDATE) || ((SOURCE) == TIM_TRGO_OC1) || ((SOURCE) == TIM_TRGO_OC1REF) || ((SOURCE) == TIM_TRGO_OC2REF) || ((SOURCE) == TIM_TRGO_OC3REF) || ((SOURCE) == TIM_TRGO_OC4REF)) RCC_APB1LPENR_TIM2LPEN_Pos (0U) SYSCFG_CFGR_FMPI2C1_SDA_Pos (1U) ADC_SQR3_RK(_CHANNELNB_,_RANKNB_) (((uint32_t)((uint16_t)(_CHANNELNB_))) << (5U * ((_RANKNB_) - 1U))) CAN_F6R2_FB13_Msk (0x1U << CAN_F6R2_FB13_Pos) USB_OTG_DTHRCTL_RXTHREN_Msk (0x1U << USB_OTG_DTHRCTL_RXTHREN_Pos) PWR_LOWPOWERREGULATOR_ON PWR_CR_LPDS GPIO_BSRR_BS13_Pos (13U) __HAL_RCC_DCMI_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_DCMIRST)) CAN_IT_RQCP2 CAN_IT_TME FMC_SDTR2_TWR_0 (0x1U << FMC_SDTR2_TWR_Pos) CAN_F12R2_FB10 CAN_F12R2_FB10_Msk SDIO_MASK_DBCKENDIE_Pos (10U) _REENT_MBTOWC_STATE(ptr) ((ptr)->_new._reent._mbtowc_state) GPIO_OSPEEDER_OSPEEDR15_0 GPIO_OSPEEDR_OSPEED15_0 I2C_CR1_ALERT I2C_CR1_ALERT_Msk SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) DAC_DOR2_DACC2DOR_Msk (0xFFFU << DAC_DOR2_DACC2DOR_Pos) __LLFRACT_FBIT__ 63 CAN_F11R2_FB16_Msk (0x1U << CAN_F11R2_FB16_Pos) USB_OTG_DIEPCTL_CNAK_Pos (26U) RCC_DCKCFGR_I2S2SRC_Pos (27U) CAN_FILTERMODE_IDMASK (0x00000000U) FMC_BCR3_WAITCFG_Msk (0x1U << FMC_BCR3_WAITCFG_Pos) GPIO_PUPDR_PUPD0_0 (0x1U << GPIO_PUPDR_PUPD0_Pos) EXTI_FTSR_TR7 EXTI_FTSR_TR7_Msk EXTI_IMR_MR1 EXTI_IMR_MR1_Msk _mbtowc_state ADC_JSQR_JSQ3_1 (0x02U << ADC_JSQR_JSQ3_Pos) RTC_CR_ADD1H_Msk (0x1U << RTC_CR_ADD1H_Pos) CAN_F2R2_FB1_Msk (0x1U << CAN_F2R2_FB1_Pos) FMC_SDCR2_CAS_Pos (7U) CAN_F2R1_FB12_Pos (12U) ADC_DMAACCESSMODE_DISABLED 0x00000000U GPIO_AFRH_AFSEL8_Pos (0U) FMC_BTR4_ADDHLD_Msk (0xFU << FMC_BTR4_ADDHLD_Pos) USB_OTG_DIEPCTL_TXFNUM USB_OTG_DIEPCTL_TXFNUM_Msk CAN_F8R2_FB4 CAN_F8R2_FB4_Msk RTC_ALRMBSSR_MASKSS_2 (0x4U << RTC_ALRMBSSR_MASKSS_Pos) OB_RAM_PARITY_CHECK_SET OB_SRAM_PARITY_SET CEC_CFGR_BRESTP_Pos (4U) __HAL_PVD_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT FLASH_CR_MER_Pos (2U) RCC_SYSCLK_DIV256 RCC_CFGR_HPRE_DIV256 CAN_F11R1_FB5_Pos (5U) GPIO_AF12_SDMMC1 GPIO_AF12_SDIO __HAL_I2C_7BIT_ADD_READ I2C_7BIT_ADD_READ GPIO_OTYPER_OT11_Msk (0x1U << GPIO_OTYPER_OT11_Pos) WWDG_BASE (APB1PERIPH_BASE + 0x2C00U) GPIO_PUPDR_PUPDR12_1 GPIO_PUPDR_PUPD12_1 CAN_F12R2_FB3_Msk (0x1U << CAN_F12R2_FB3_Pos) RCC_AHB1ENR_DMA2EN_Pos (22U) CAN_TSR_LOW2_Pos (31U) __CRYP_CLK_DISABLE __HAL_RCC_CRYP_CLK_DISABLE ADC_CR2_EXTSEL_2 (0x4U << ADC_CR2_EXTSEL_Pos) _NEWLIB_VERSION_H__ 1 CAN_F8R2_FB20 CAN_F8R2_FB20_Msk USB_OTG_GAHBCFG_GINT_Msk (0x1U << USB_OTG_GAHBCFG_GINT_Pos) CAN_F3R2_FB18_Msk (0x1U << CAN_F3R2_FB18_Pos) CAN_F7R1_FB9_Pos (9U) RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk CAN_F2R2_FB25 CAN_F2R2_FB25_Msk PMODE_BIT_NUMBER VOS_BIT_NUMBER RTC_TSTR_HT_0 (0x1U << RTC_TSTR_HT_Pos) __RNG_CLK_DISABLE __HAL_RCC_RNG_CLK_DISABLE ADC_FLAG_EOC ((uint32_t)ADC_SR_EOC) CAN_FFA1R_FFA20 CAN_FFA1R_FFA20_Msk ADC_CHANNEL_14 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1)) TIM_DMABase_CCR3 TIM_DMABASE_CCR3 COMP_EXTI_LINE_COMP5_EVENT COMP_EXTI_LINE_COMP5 TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) OB_STDBY_RST ((uint8_t)0x00) CAN_F6R2_FB30_Msk (0x1U << CAN_F6R2_FB30_Pos) HAL_FLASH_ERROR_OPERATION 0x00000020U __HAL_FREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT SAI_OUTPUTDRIVE_DISABLED SAI_OUTPUTDRIVE_DISABLE USB_OTG_GUSBCFG_ULPIAR USB_OTG_GUSBCFG_ULPIAR_Msk CAN_FM1R_FBM12_Pos (12U) USART_CLOCK_ENABLED USART_CLOCK_ENABLE RCC_PLLCFGR_PLLQ_1 (0x2U << RCC_PLLCFGR_PLLQ_Pos) __HAL_PWR_CLEAR_FLAG(__FLAG__) (PWR->CR |= (__FLAG__) << 2U) RCC_AHB3RSTR_FMCRST RCC_AHB3RSTR_FMCRST_Msk HAL_DMA_STATE_ERROR EXTI_PR_PR16_Pos (16U) ADC_CSR_AWD3_Pos (16U) DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos (2U) RCC_AHB2RSTR_OTGFSRST_Pos (7U) CoreDebug_DEMCR_MON_PEND_Pos 17U SDIO_MASK_DTIMEOUTIE SDIO_MASK_DTIMEOUTIE_Msk RCC_CIR_PLLRDYIE RCC_CIR_PLLRDYIE_Msk RTC_ALRMAR_MNU_1 (0x2U << RTC_ALRMAR_MNU_Pos) CAN_FA1R_FACT25 CAN_FA1R_FACT25_Msk CAN_TI1R_IDE_Pos (2U) TIM_LOCKLEVEL_OFF 0x00000000U USB_OTG_HCINT_FRMOR USB_OTG_HCINT_FRMOR_Msk USB_OTG_HCDMA_DMAADDR USB_OTG_HCDMA_DMAADDR_Msk __GPIOK_CLK_SLEEP_ENABLE __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE DMA_LISR_TCIF1_Msk (0x1U << DMA_LISR_TCIF1_Pos) DAC_CR_MAMP2_Msk (0xFU << DAC_CR_MAMP2_Pos) CEC_CFGR_BREGEN CEC_CFGR_BREGEN_Msk I2C_OAR1_ADD7_Msk (0x1U << I2C_OAR1_ADD7_Pos) SYSCFG_EXTICR1_EXTI3_PG 0x6000U RCC_APB2ENR_TIM9EN_Msk (0x1U << RCC_APB2ENR_TIM9EN_Pos) OB_PCROP_SECTOR_0 0x00000001U FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) CAN_MSR_SLAKI_Pos (4U) GPIO_IDR_ID13_Msk (0x1U << GPIO_IDR_ID13_Pos) DMA_LIFCR_CDMEIF2 DMA_LIFCR_CDMEIF2_Msk SCB_ICSR_PENDSVSET_Pos 28U I2C_SR1_TXE_Msk (0x1U << I2C_SR1_TXE_Pos) CAN_F1R1_FB11_Msk (0x1U << CAN_F1R1_FB11_Pos) SCNi32 __SCN32(i) CAN_FA1R_FACT6_Pos (6U) CAN_F11R1_FB8 CAN_F11R1_FB8_Msk I2C3_BASE (APB1PERIPH_BASE + 0x5C00U) __locale_t LCKR HAL_ADC_STATE_REG_BUSY 0x00000100U DMA_SxM1AR_M1A_Pos (0U) ferror_unlocked(p) __sferror(p) RTC_ALRMAR_DU_Pos (24U) EXTI_EMR_MR5 EXTI_EMR_MR5_Msk CCMR1 CCMR2 EXTI_RTSR_TR12 EXTI_RTSR_TR12_Msk CAN_FFA1R_FFA14_Pos (14U) CAN_F4R2_FB22_Msk (0x1U << CAN_F4R2_FB22_Pos) RCC_APB1LPENR_USART2LPEN_Pos (17U) GPIO_IDR_ID6 GPIO_IDR_ID6_Msk QUADSPI_CCR_ABSIZE_Pos (16U) __SYS_LOCK_H__  ADC_EXTERNALTRIGINJECCONV_T1_TRGO ((uint32_t)ADC_CR2_JEXTSEL_0) TYPEPROGRAMDATA_WORD FLASH_TYPEPROGRAMDATA_WORD USB_OTG_GUSBCFG_PTCI_Pos (24U) RCC_MCO1SOURCE_HSE RCC_CFGR_MCO1_1 CAN_F4R1_FB16_Pos (16U) FMC_BCR4_WREN_Msk (0x1U << FMC_BCR4_WREN_Pos) CAN_F0R1_FB3_Pos (3U) __unused __attribute__((__unused__)) TIM_CCMR2_CC4S_Pos (8U) CAN_RDT1R_DLC_Msk (0xFU << CAN_RDT1R_DLC_Pos) CAN_F13R1_FB21 CAN_F13R1_FB21_Msk SYSCFG_EXTICR2_EXTI5_Pos (4U) TIM_DIER_CC3IE_Pos (3U) SPDIFRX_DR0_U SPDIFRX_DR0_U_Msk HAL_CAN_StateTypeDef USB_OTG_HFIR_FRIVL_Msk (0xFFFFU << USB_OTG_HFIR_FRIVL_Pos) GPIO_OSPEEDR_OSPEED3 GPIO_OSPEEDR_OSPEED3_Msk CAN_FFA1R_FFA6_Pos (6U) __HAL_RCC_GET_FLAG(__FLAG__) (((((((__FLAG__) >> 5U) == 1U)? RCC->CR :((((__FLAG__) >> 5U) == 2U) ? RCC->BDCR :((((__FLAG__) >> 5U) == 3U)? RCC->CSR :RCC->CIR))) & (1U << ((__FLAG__) & RCC_FLAG_MASK)))!= 0U)? 1U : 0U) __HAL_ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR USART_CR1_TE USART_CR1_TE_Msk __TIM9_CLK_SLEEP_DISABLE __HAL_RCC_TIM9_CLK_SLEEP_DISABLE _dso_handle TIM_DMABase_DMAR TIM_DMABASE_DMAR ADC_CCR_DELAY_2 (0x4U << ADC_CCR_DELAY_Pos) SYSCFG_EXTICR1_EXTI3_Msk (0xFU << SYSCFG_EXTICR1_EXTI3_Pos) I2C_SR2_PEC_Pos (8U) SYSCFG_EXTICR4_EXTI13_PF 0x0050U _ID_T_DECLARED  CAN_F10R1_FB18_Msk (0x1U << CAN_F10R1_FB18_Pos) __int_least32_t_defined 1 DCMI_CR_LSM DCMI_CR_LSM_Msk USB_OTG_GINTSTS_RXFLVL USB_OTG_GINTSTS_RXFLVL_Msk __CRYP_RELEASE_RESET __HAL_RCC_CRYP_RELEASE_RESET RTC_ALRMAR_HT_0 (0x1U << RTC_ALRMAR_HT_Pos) __ARM_ARCH_EXT_IDIV__ 1 HAL_ADC_ERROR_NONE 0x00U TIM_DMABase_ARR TIM_DMABASE_ARR __HAL_FREEZE_CAN1_DBGMCU __HAL_DBGMCU_FREEZE_CAN1 GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk CAN_F7R2_FB2_Pos (2U) CAN_F3R1_FB2_Pos (2U) AWD3_EVENT ADC_AWD3_EVENT RCC_APB1LPENR_WWDGLPEN_Pos (11U) USB_OTG_HPRT_PENCHNG_Pos (3U) USB_OTG_DOEPCTL_CNAK_Msk (0x1U << USB_OTG_DOEPCTL_CNAK_Pos) CAN_F13R1_FB2 CAN_F13R1_FB2_Msk __HAL_UNFREEZE_TIM8_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM8 ADC_SMPR1_SMP16_1 (0x2U << ADC_SMPR1_SMP16_Pos) FMC_SR_FEMPT FMC_SR_FEMPT_Msk USART_CR2_STOP_Pos (12U) IS_RCC_PLLM_VALUE(VALUE) ((VALUE) <= 63U) TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk __USART1_IS_CLK_DISABLED __HAL_RCC_USART1_IS_CLK_DISABLED __ETHMACTX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE CAN_F4R1_FB6_Msk (0x1U << CAN_F4R1_FB6_Pos) __GCC_ATOMIC_LLONG_LOCK_FREE 1 GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk GPIO_AFRL_AFSEL7_2 (0x4U << GPIO_AFRL_AFSEL7_Pos) FMC_BCR1_ASYNCWAIT_Pos (15U) SDIO_MASK_TXFIFOEIE_Pos (18U) __LACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LK GPIO_AFRL_AFSEL7_3 (0x8U << GPIO_AFRL_AFSEL7_Pos) GPIO_PUPDR_PUPDR2_1 GPIO_PUPDR_PUPD2_1 CAN_F4R1_FB6 CAN_F4R1_FB6_Msk SPDIFRX_SR_RXNE_Pos (0U) CEC_ISR_TXERR_Msk (0x1U << CEC_ISR_TXERR_Pos) SYSCFG_EXTICR1_EXTI0_PB 0x0001U CAN_F2R1_FB25_Pos (25U) CAN_F0R2_FB19 CAN_F0R2_FB19_Msk __SRAM_IS_CLK_DISABLED __HAL_RCC_SRAM_IS_CLK_DISABLED CAN_F3R2_FB6 CAN_F3R2_FB6_Msk __HAL_PWR_CLEAR_ODRUDR_FLAG() (PWR->CSR |= PWR_FLAG_UDRDY) IS_UART_BAUDRATE(BAUDRATE) ((BAUDRATE) < 10500001U) ADC_FLAG_STRT ((uint32_t)ADC_SR_STRT) USB_OTG_DOEPMSK_BOIM_Msk (0x1U << USB_OTG_DOEPMSK_BOIM_Pos) EXTI_RTSR_TR8_Pos (8U) RTC_ISR_INIT_Msk (0x1U << RTC_ISR_INIT_Pos) CAN_F7R2_FB9_Msk (0x1U << CAN_F7R2_FB9_Pos) __TIM1_IS_CLK_DISABLED __HAL_RCC_TIM1_IS_CLK_DISABLED SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) USB_OTG_HCCHAR_EPTYP_0 (0x1U << USB_OTG_HCCHAR_EPTYP_Pos) SAI_xSLOTR_SLOTEN_Msk (0xFFFFU << SAI_xSLOTR_SLOTEN_Pos) RCC_AHB1LPENR_OTGHSULPILPEN_Msk (0x1U << RCC_AHB1LPENR_OTGHSULPILPEN_Pos) ADC_JOFR1_JOFFSET1_Msk (0xFFFU << ADC_JOFR1_JOFFSET1_Pos) CAN_F1R1_FB23_Msk (0x1U << CAN_F1R1_FB23_Pos) IS_RCC_CECCLKSOURCE(SOURCE) (((SOURCE) == RCC_CECCLKSOURCE_HSI) || ((SOURCE) == RCC_CECCLKSOURCE_LSE)) __HAL_RCC_SDIO_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_SDIOSEL, (uint32_t)(__SOURCE__))) GPIO_OTYPER_OT13_Msk (0x1U << GPIO_OTYPER_OT13_Pos) IS_PWR_VOLTAGE_SCALING_RANGE(VOLTAGE) (((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE1) || ((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE2) || ((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE3)) RCC_AHB1LPENR_CRCLPEN_Msk (0x1U << RCC_AHB1LPENR_CRCLPEN_Pos) __WWDG_FORCE_RESET __HAL_RCC_WWDG_FORCE_RESET RCC_DCKCFGR_SAI2SRC_1 (0x2U << RCC_DCKCFGR_SAI2SRC_Pos) FD_ISSET(n,p) ((p)->fds_bits[(n)/NFDBITS] & (1L << ((n) % NFDBITS))) FMPI2C_ISR_ALERT FMPI2C_ISR_ALERT_Msk SPDIFRX_CSR_USR_Pos (0U) USB_OTG_DOEPMSK_STUPM_Msk (0x1U << USB_OTG_DOEPMSK_STUPM_Pos) CAN_F5R2_FB12_Pos (12U) CAN_F7R1_FB22 CAN_F7R1_FB22_Msk __HAL_RCC_SPI2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI2EN)) CAN_F1R1_FB27 CAN_F1R1_FB27_Msk PRIuFAST64 __PRI64FAST(u) SDMMC_STATIC_FLAGS SDIO_STATIC_FLAGS RCC_APB1ENR_TIM5EN_Pos (3U) CAN_F3R1_FB8 CAN_F3R1_FB8_Msk Error_Handler() _Error_Handler(__FILE__, __LINE__) QUADSPI_CCR_DCYC_3 (0x08U << QUADSPI_CCR_DCYC_Pos) IS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x1FU) FMC_BTR1_BUSTURN_Msk (0xFU << FMC_BTR1_BUSTURN_Pos) I2C_CR1_ALERT_Msk (0x1U << I2C_CR1_ALERT_Pos) USB_OTG_DOEPTSIZ_XFRSIZ_Msk (0x7FFFFU << USB_OTG_DOEPTSIZ_XFRSIZ_Pos) TIM_TIM2_USBHS_SOF 0x00000C00U USB_OTG_GNPTXSTS_NPTXQTOP_Pos (24U) CAN_F5R2_FB9_Pos (9U) CAN_F5R2_FB29_Msk (0x1U << CAN_F5R2_FB29_Pos) UART_FLAG_CTS ((uint32_t)USART_SR_CTS) SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk DAC_CR_DMAUDRIE2 DAC_CR_DMAUDRIE2_Msk CAN_F6R1_FB21_Msk (0x1U << CAN_F6R1_FB21_Pos) __HAL_ADC_CR1_SCAN ADC_CR1_SCAN_SET RCC_AHB1ENR_OTGHSEN RCC_AHB1ENR_OTGHSEN_Msk USART_SR_LBD_Msk (0x1U << USART_SR_LBD_Pos) FMC_BTR4_ADDSET_2 (0x4U << FMC_BTR4_ADDSET_Pos) FMPI2C_CR1_TCIE_Msk (0x1U << FMPI2C_CR1_TCIE_Pos) GPIO_MODER_MODER5_Pos (10U) CAN_FS1R_FSC4 CAN_FS1R_FSC4_Msk CAN_F10R2_FB27_Msk (0x1U << CAN_F10R2_FB27_Pos) CAN_TI1R_STID CAN_TI1R_STID_Msk RCC_StopWakeUpClock_HSI RCC_STOP_WAKEUPCLOCK_HSI I2C_OAR1_ADD8_9 0x00000300U CAN_F13R2_FB19_Msk (0x1U << CAN_F13R2_FB19_Pos) CAN_F6R2_FB6_Msk (0x1U << CAN_F6R2_FB6_Pos) RCC_DFSDMCLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2 TIM_CCER_CC2P_Msk (0x1U << TIM_CCER_CC2P_Pos) GPIO_ODR_OD3_Msk (0x1U << GPIO_ODR_OD3_Pos) I2C_SR1_OVR_Pos (11U) RTC_DR_MU_3 (0x8U << RTC_DR_MU_Pos) __OTGFS_CLK_ENABLE __HAL_RCC_OTGFS_CLK_ENABLE SPI_I2SCFGR_ASTRTEN_Msk (0x1U << SPI_I2SCFGR_ASTRTEN_Pos) RTC_ALRMBR_MSK4_Msk (0x1U << RTC_ALRMBR_MSK4_Pos) RTC_TAFCR_TAMPFREQ_0 (0x1U << RTC_TAFCR_TAMPFREQ_Pos) QUADSPI_CCR_ADSIZE QUADSPI_CCR_ADSIZE_Msk CAN_F9R2_FB23_Msk (0x1U << CAN_F9R2_FB23_Pos) USB_OTG_DIEPEACHMSK1_XFRCM USB_OTG_DIEPEACHMSK1_XFRCM_Msk __HAL_SMBUS_GET_PEC_MODE SMBUS_GET_PEC_MODE GPIO_OTYPER_OT_13 GPIO_OTYPER_OT13 RTC_ISR_ALRAWF_Msk (0x1U << RTC_ISR_ALRAWF_Pos) SPI_CR2_TXDMAEN_Msk (0x1U << SPI_CR2_TXDMAEN_Pos) USB_OTG_GAHBCFG_GINT USB_OTG_GAHBCFG_GINT_Msk CAN_F3R1_FB13 CAN_F3R1_FB13_Msk RTC_ALRMBR_MNT_0 (0x1U << RTC_ALRMBR_MNT_Pos) GPIO_MODER_MODE10_0 (0x1U << GPIO_MODER_MODE10_Pos) FMC_BWTR1_BUSTURN FMC_BWTR1_BUSTURN_Msk __HAL_RCC_GPIOF_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOFEN)) ADC_CR2_JEXTSEL_Pos (16U) TIM_DMABurstLength_18Transfers TIM_DMABURSTLENGTH_18TRANSFERS USB_OTG_GINTMSK_USBSUSPM USB_OTG_GINTMSK_USBSUSPM_Msk SPDIF_RX_IRQn RCC_APB1ENR_USART3EN RCC_APB1ENR_USART3EN_Msk SYSTICK_CLKSOURCE_HCLK_DIV8 0x00000000U CAN_F4R2_FB20 CAN_F4R2_FB20_Msk SDIO_STA_DBCKEND_Pos (10U) FMC_BWTR4_ADDHLD_2 (0x4U << FMC_BWTR4_ADDHLD_Pos) ADC_CR2_EXTEN_1 (0x2U << ADC_CR2_EXTEN_Pos) DMA_LISR_DMEIF2 DMA_LISR_DMEIF2_Msk SAI_xFRCR_FSPOL SAI_xFRCR_FSPOL_Msk CAN_F7R1_FB21 CAN_F7R1_FB21_Msk FPU_FPCCR_ASPEN_Pos 31U __CC_SUPPORTS___FUNC__ 1 WWDG_CR_T3 WWDG_CR_T_3 PWR_CSR_VOSRDY_Msk (0x1U << PWR_CSR_VOSRDY_Pos) __ETHMAC_CLK_ENABLE __HAL_RCC_ETHMAC_CLK_ENABLE TIM_DIER_UIE_Msk (0x1U << TIM_DIER_UIE_Pos) GPIO_AF6_SPI4 ((uint8_t)0x06) CAN_F7R2_FB16_Pos (16U) FMC_BTR1_DATAST_7 (0x80U << FMC_BTR1_DATAST_Pos) HAL_GPIO_DeInit WWDG_CR_WDGA WWDG_CR_WDGA_Msk RCC_SSCGR_INCSTEP RCC_SSCGR_INCSTEP_Msk IS_TYPEERASE IS_FLASH_TYPEERASE HAL_TIM_STATE_RESET RTC_TAFCR_TAMP1INSEL_Pos (16U) __HAL_FREEZE_TIM6_DBGMCU __HAL_DBGMCU_FREEZE_TIM6 HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7 CAN_F11R1_FB17_Pos (17U) SDIO_CLKCR_BYPASS_Msk (0x1U << SDIO_CLKCR_BYPASS_Pos) SDIO_DCTRL_RWSTART SDIO_DCTRL_RWSTART_Msk CAN_F5R2_FB3_Msk (0x1U << CAN_F5R2_FB3_Pos) __HAL_RCC_TIM9_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM9RST)) ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) ADC_INJECTED_SOFTWARE_START ((uint32_t)ADC_CR2_JEXTSEL + 1U) GPIO_OSPEEDR_OSPEED2 GPIO_OSPEEDR_OSPEED2_Msk RCC_MCOSOURCE_PLLCLK_NODIV RCC_MCO1SOURCE_PLLCLK OSPEEDR CAN_F6R2_FB28_Msk (0x1U << CAN_F6R2_FB28_Pos) signed USB_OTG_DCTL_SGINAK_Pos (7U) USB_OTG_GINTMSK_WUIM USB_OTG_GINTMSK_WUIM_Msk HAL_PWR_DisableVddio2Monitor HAL_PWREx_DisableVddio2Monitor __HAL_FLASH_PREFETCH_BUFFER_DISABLE() (FLASH->ACR &= (~FLASH_ACR_PRFTEN)) HAVE_INITFINI_ARRAY 1 FMC_BTR4_CLKDIV FMC_BTR4_CLKDIV_Msk __HAL_TIM_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CNT) __UINT_FAST32_MAX__ 0xffffffffU USB_OTG_DOEPMSK_OTEPDM_Msk (0x1U << USB_OTG_DOEPMSK_OTEPDM_Pos) CAN_F2R1_FB13_Msk (0x1U << CAN_F2R1_FB13_Pos) MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) __DEC64_MIN_EXP__ (-382) EXTI_FTSR_TR19 EXTI_FTSR_TR19_Msk MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) IS_TIM_CC1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM10) || ((INSTANCE) == TIM11) || ((INSTANCE) == TIM12) || ((INSTANCE) == TIM13) || ((INSTANCE) == TIM14)) __HAL_I2C_10BIT_HEADER_WRITE I2C_10BIT_HEADER_WRITE DBGMCU_CR_TRACE_MODE_Msk (0x3U << DBGMCU_CR_TRACE_MODE_Pos) SYSCFG_EXTICR3_EXTI9_PG 0x0060U USB_OTG_GOTGCTL_DBCT USB_OTG_GOTGCTL_DBCT_Msk GPIO_AFRH_AFRH5_0 GPIO_AFRH_AFSEL13_0 CAN_F5R1_FB7 CAN_F5R1_FB7_Msk FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) RCC_PLLCFGR_PLLN_7 (0x080U << RCC_PLLCFGR_PLLN_Pos) RTC_CALR_CALW8_Msk (0x1U << RTC_CALR_CALW8_Pos) I2C_OAR1_ADD2_Msk (0x1U << I2C_OAR1_ADD2_Pos) _VAL2FLD(field,value) ((value << field ## _Pos) & field ## _Msk) __USART_DISABLE __HAL_USART_DISABLE SPDIFRX_DR0_PE SPDIFRX_DR0_PE_Msk FMC_BTR3_DATAST_5 (0x20U << FMC_BTR3_DATAST_Pos) CAN_F9R2_FB26_Pos (26U) CAN_F12R2_FB28 CAN_F12R2_FB28_Msk __TIM7_IS_CLK_DISABLED __HAL_RCC_TIM7_IS_CLK_DISABLED CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) __HAL_RCC_I2C3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN)) DMA1_BASE (AHB1PERIPH_BASE + 0x6000U) __HAL_CAN_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_CAN_STATE_RESET) SAI2_Block_A_BASE (SAI2_BASE + 0x004U) CAN_F13R1_FB27_Pos (27U) SMBUS_NOSTRETCH_ENABLED SMBUS_NOSTRETCH_ENABLE __HAL_RCC_TIM7_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM7EN)) RTC_DR_YT RTC_DR_YT_Msk TIM_DMABase_SMCR TIM_DMABASE_SMCR ADC_JOFR3_JOFFSET3 ADC_JOFR3_JOFFSET3_Msk USB_OTG_HCINTMSK_NYET_Pos (6U) CAN_F7R1_FB11_Msk (0x1U << CAN_F7R1_FB11_Pos) HAL_RC48_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCCEx_DisableHSI48_VREFINT()) __HAL_RCC_RTC_CONFIG(__RTCCLKSource__) do { __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__); RCC->BDCR |= ((__RTCCLKSource__) & 0x00000FFFU); } while(0U) __HAL_ADC_SQR3_RK ADC_SQR3_RK __TIM18_RELEASE_RESET __HAL_RCC_TIM18_RELEASE_RESET CAN_F7R1_FB25_Msk (0x1U << CAN_F7R1_FB25_Pos) GPIO_ODR_OD6 GPIO_ODR_OD6_Msk GPIO_OSPEEDR_OSPEED14_0 (0x1U << GPIO_OSPEEDR_OSPEED14_Pos) __HAL_DMA_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~DMA_SxCR_EN) GPIO_OTYPER_OT9_Msk (0x1U << GPIO_OTYPER_OT9_Pos) CAN_TSR_ALST1 CAN_TSR_ALST1_Msk DAC_SWTRIGR_SWTRIG2_Pos (1U) USB_OTG_GOTGCTL_HNGSCS USB_OTG_GOTGCTL_HNGSCS_Msk GPIO_ODR_ODR_10 GPIO_ODR_OD10 USB_OTG_GOTGCTL_OTGVER_Pos (20U) CAN_FFA1R_FFA10_Msk (0x1U << CAN_FFA1R_FFA10_Pos) RTC_TAFCR_TAMP2TRG_Msk (0x1U << RTC_TAFCR_TAMP2TRG_Pos) CAN_BS1_12TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_1 | CAN_BTR_TS1_0)) GPIO_OTYPER_OT15_Msk (0x1U << GPIO_OTYPER_OT15_Pos) CoreDebug_DEMCR_MON_STEP_Pos 18U FLASH_OPTCR1_nWRP_Msk (0xFFFU << FLASH_OPTCR1_nWRP_Pos) __HAL_ADC_CFGR1_OVERRUN ADC_CFGR1_OVERRUN CAN_RDL0R_DATA3_Pos (24U) GPIO_OSPEEDR_OSPEED14 GPIO_OSPEEDR_OSPEED14_Msk __HAL_RCC_DFSDM_CLK_DISABLE __HAL_RCC_DFSDM1_CLK_DISABLE GPIO_PUPDR_PUPDR2_0 GPIO_PUPDR_PUPD2_0 __SPI3_RELEASE_RESET __HAL_RCC_SPI3_RELEASE_RESET RTC_ALRMAR_MSK4_Pos (31U) CAN_F5R2_FB0_Pos (0U) RTC_ALRMBR_HU_Pos (16U) RCC_APB1LPENR_WWDGLPEN RCC_APB1LPENR_WWDGLPEN_Msk TIM_DMABURSTLENGTH_14TRANSFERS 0x00000D00U CAN_F2R1_FB30_Msk (0x1U << CAN_F2R1_FB30_Pos) EXTI_PR_PR16 EXTI_PR_PR16_Msk RCC_PLLMUL_4 RCC_PLL_MUL4 FMC_SR_IRS_Msk (0x1U << FMC_SR_IRS_Pos) CAN_F10R1_FB2_Msk (0x1U << CAN_F10R1_FB2_Pos) USB_OTG_GOTGINT_ADTOCHG_Msk (0x1U << USB_OTG_GOTGINT_ADTOCHG_Pos) FMC_PMEM_MEMWAIT2_6 (0x40U << FMC_PMEM_MEMWAIT2_Pos) CAN_F8R1_FB21 CAN_F8R1_FB21_Msk __HAL_ADC_JSQR_RK ADC_JSQR_RK __asserts_exclusive(...) __lock_annotate(assert_exclusive_lock(__VA_ARGS__)) GPIO_MODER_MODE8_0 (0x1U << GPIO_MODER_MODE8_Pos) __USA_FBIT__ 16 RCC_AHB1RSTR_DMA2RST_Pos (22U) __HAL_RCC_ADC2_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC2LPEN)) IS_UART_STOPBITS(STOPBITS) (((STOPBITS) == UART_STOPBITS_1) || ((STOPBITS) == UART_STOPBITS_2)) EXTI_PR_PR8_Msk (0x1U << EXTI_PR_PR8_Pos) I2C_SR1_OVR I2C_SR1_OVR_Msk DMA1_Stream2 ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE) CAN_F0R2_FB1 CAN_F0R2_FB1_Msk CEC_ISR_TXERR CEC_ISR_TXERR_Msk DMA_SxCR_CIRC_Msk (0x1U << DMA_SxCR_CIRC_Pos) CAN_F10R2_FB5_Msk (0x1U << CAN_F10R2_FB5_Pos) SAI_xCR1_SAIEN SAI_xCR1_SAIEN_Msk DMA_SxCR_PL DMA_SxCR_PL_Msk RCC_APB2LPENR_TIM9LPEN RCC_APB2LPENR_TIM9LPEN_Msk EXTI_FTSR_TR7_Msk (0x1U << EXTI_FTSR_TR7_Pos) WWDG_CR_T0 WWDG_CR_T_0 RCC_CFGR_SWS_Msk (0x3U << RCC_CFGR_SWS_Pos) FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) GPIO_ODR_OD4_Pos (4U) USB_OTG_HPTXSTS_PTXQSAV_Pos (16U) GPIO_ODR_OD3 GPIO_ODR_OD3_Msk __SDADC2_RELEASE_RESET __HAL_RCC_SDADC2_RELEASE_RESET USB_OTG_HPRT_PTCTL_1 (0x2U << USB_OTG_HPRT_PTCTL_Pos) RTC_BKP10R_Pos (0U) FMC_PMEM_MEMHOLD2_5 (0x20U << FMC_PMEM_MEMHOLD2_Pos) RCC_APB1RSTR_TIM5RST_Msk (0x1U << RCC_APB1RSTR_TIM5RST_Pos) __weak_symbol __attribute__((__weak__)) CAN_F12R2_FB18_Msk (0x1U << CAN_F12R2_FB18_Pos) __HAL_RCC_TIM5_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) != RESET) DMA_FLAG_TCIF2_6 0x00200000U __HAL_CORTEX_SYSTICKCLK_CONFIG HAL_SYSTICK_CLKSourceConfig WWDG_CFR_EWI_Pos (9U) FMC_BTR4_ADDSET FMC_BTR4_ADDSET_Msk RTC_ISR_TAMP2F RTC_ISR_TAMP2F_Msk ADC_CR2_EXTEN_Msk (0x3U << ADC_CR2_EXTEN_Pos) CAN_F1R1_FB27_Pos (27U) RCC_APB2RSTR_TIM9RST_Msk (0x1U << RCC_APB2RSTR_TIM9RST_Pos) DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos) QUADSPI_AR_ADDRESS_Pos (0U) SYSCFG_MEMRMP_MEM_MODE_Msk (0x7U << SYSCFG_MEMRMP_MEM_MODE_Pos) RCC_TIMPRES_DESACTIVATED ((uint8_t)0x00) CAN_F0R1_FB3 CAN_F0R1_FB3_Msk FMC_BTR3_BUSTURN FMC_BTR3_BUSTURN_Msk I2C_OAR1_ADD1_7 0x000000FEU FMC_PATT_ATTHOLD2_5 (0x20U << FMC_PATT_ATTHOLD2_Pos) RCC_CFGR_MCO2 RCC_CFGR_MCO2_Msk CAN_F13R2_FB20_Msk (0x1U << CAN_F13R2_FB20_Pos) RTC_ALRMBR_MNU_1 (0x2U << RTC_ALRMBR_MNU_Pos) SCB_CPUID_ARCHITECTURE_Pos 16U USB_OTG_HCINTMSK_CHHM_Pos (1U) __LFRACT_EPSILON__ 0x1P-31LR QUADSPI_CR_APMS QUADSPI_CR_APMS_Msk _INTTYPES_H  __UART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE USB_OTG_DIEPEACHMSK1_XFRCM_Pos (0U) __ULLFRACT_FBIT__ 64 CAN_F4R1_FB12 CAN_F4R1_FB12_Msk USB_OTG_DIEPEACHMSK1_EPDM_Pos (1U) TIM_BDTR_BKP_Pos (13U) RCC_CKGATENR_AHB2APB2_CKEN_Msk (0x1U << RCC_CKGATENR_AHB2APB2_CKEN_Pos) GPIO_BRR_BR10_Pos (10U) __HAL_DMA_GET_DME_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_DMEIF2_6 : DMA_FLAG_DMEIF3_7) __ULFRACT_MAX__ 0XFFFFFFFFP-32ULR FMPI2C_CR1_PE FMPI2C_CR1_PE_Msk USB_OTG_DIEPTSIZ_PKTCNT_Pos (19U) RCC_CR_PLLON_Msk (0x1U << RCC_CR_PLLON_Pos) SMARTCARD_ONEBIT_SAMPLING_DISABLE SMARTCARD_ONE_BIT_SAMPLE_DISABLE IS_UART_HARDWARE_FLOW_CONTROL(CONTROL) (((CONTROL) == UART_HWCONTROL_NONE) || ((CONTROL) == UART_HWCONTROL_RTS) || ((CONTROL) == UART_HWCONTROL_CTS) || ((CONTROL) == UART_HWCONTROL_RTS_CTS)) ADC_JSQR_JL ADC_JSQR_JL_Msk USB_OTG_DCTL_SGONAK USB_OTG_DCTL_SGONAK_Msk __LCD_CLK_SLEEP_DISABLE __HAL_RCC_LCD_CLK_SLEEP_DISABLE SYSCFG_EXTICR2_EXTI6_PE 0x0400U RTC_ALRMBR_MSK1_Pos (7U) QUADSPI_CCR_DCYC_1 (0x02U << QUADSPI_CCR_DCYC_Pos) RCC_APB1ENR_UART4EN_Pos (19U) TIM_CCER_CC4NP_Pos (15U) SDIO_POWER_PWRCTRL_Pos (0U) __WINT_MAX__ 0xffffffffU SCB_CCR_BFHFNMIGN_Pos 8U CAN_F9R2_FB29_Msk (0x1U << CAN_F9R2_FB29_Pos) __IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATION RCC_APB2ENR_SAI2EN_Msk (0x1U << RCC_APB2ENR_SAI2EN_Pos) TIM_CR2_OIS2_Pos (10U) ADC_ANALOGWATCHDOG_ALL_REGINJEC ((uint32_t)(ADC_CR1_AWDEN | ADC_CR1_JAWDEN)) FMC_BTR2_DATAST FMC_BTR2_DATAST_Msk APB2PERIPH_BASE (PERIPH_BASE + 0x00010000U) GPIO_MODE_AF_PP 0x00000002U GPIO_AFRL_AFRL6 GPIO_AFRL_AFSEL6 HAL_FMPI2CEx_AnalogFilter_Config HAL_FMPI2CEx_ConfigAnalogFilter TIM_OCFAST_DISABLE 0x00000000U RTC_CR_TSIE_Pos (15U) IS_FLASH_NBSECTORS(NBSECTORS) (((NBSECTORS) != 0) && ((NBSECTORS) <= FLASH_SECTOR_TOTAL)) FMC_SDCMR_MODE_Msk (0x7U << FMC_SDCMR_MODE_Pos) stdin (_REENT->_stdin) CAN_FA1R_FACT26_Msk (0x1U << CAN_FA1R_FACT26_Pos) CAN_F0R2_FB13_Pos (13U) EXTI_SWIER_SWIER13 EXTI_SWIER_SWIER13_Msk USB_OTG_DIEPINT_XFRC_Pos (0U) I2C_CR2_ITEVTEN I2C_CR2_ITEVTEN_Msk RCC_APB1LPENR_SPDIFRXLPEN_Msk (0x1U << RCC_APB1LPENR_SPDIFRXLPEN_Pos) __ADC_RELEASE_RESET __HAL_RCC_ADC_RELEASE_RESET GPIO_IDR_IDR_9 GPIO_IDR_ID9 CAN_F3R2_FB31 CAN_F3R2_FB31_Msk RCC_AHB1LPENR_DMA1LPEN_Pos (21U) CAN_TI1R_RTR CAN_TI1R_RTR_Msk RCC_DCKCFGR_PLLI2SDIVQ_Pos (0U) __HAL_RCC_DFSDM_FORCE_RESET __HAL_RCC_DFSDM1_FORCE_RESET CAN_F9R1_FB31_Msk (0x1U << CAN_F9R1_FB31_Pos) GPIO_OSPEEDER_OSPEEDR10_0 GPIO_OSPEEDR_OSPEED10_0 _l64a_buf CAN_F10R2_FB13 CAN_F10R2_FB13_Msk RTC_TR_HT_0 (0x1U << RTC_TR_HT_Pos) CAN_TSR_TME_Pos (26U) IS_RCC_PLLI2S_DIVQ_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 32U)) RCC_APB2RSTR_SDIORST RCC_APB2RSTR_SDIORST_Msk RCC_PLLSAICFGR_PLLSAIN_8 (0x100U << RCC_PLLSAICFGR_PLLSAIN_Pos) FMC_BCR4_MTYP_Msk (0x3U << FMC_BCR4_MTYP_Pos) __ATOMIC_ACQUIRE 2 CAN_F1R1_FB18_Pos (18U) __FLT_MIN_10_EXP__ (-37) ClockPrescaler RTC_BKP8R_Pos (0U) __unreachable() __builtin_unreachable() FLASH_SR_SOP_Msk (0x1U << FLASH_SR_SOP_Pos) GPIO_BSRR_BS2_Pos (2U) __HAL_DBGMCU_UNFREEZE_TIM7() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM7_STOP)) RTC_CR_WUCKSEL_2 (0x4U << RTC_CR_WUCKSEL_Pos) FMPI2C_CR2_NBYTES_Pos (16U) __DMA1_FORCE_RESET __HAL_RCC_DMA1_FORCE_RESET _FVWRITE_IN_STREAMIO 1 EXTI_SWIER_SWIER3_Msk (0x1U << EXTI_SWIER_SWIER3_Pos) hcan __USART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE __TIM8_IS_CLK_DISABLED __HAL_RCC_TIM8_IS_CLK_DISABLED RTC_TSDR_WDU_2 (0x4U << RTC_TSDR_WDU_Pos) DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) FMC_BCR1_ASYNCWAIT FMC_BCR1_ASYNCWAIT_Msk USB_OTG_NPTXFSA USB_OTG_NPTXFSA_Msk RTC_ALRMAR_SU_2 (0x4U << RTC_ALRMAR_SU_Pos) I2C_SR2_SMBDEFAULT_Msk (0x1U << I2C_SR2_SMBDEFAULT_Pos) RCC_MCODIV_5 RCC_CFGR_MCO1PRE __USART1_CLK_SLEEP_DISABLE __HAL_RCC_USART1_CLK_SLEEP_DISABLE DAC_CR_BOFF1_Msk (0x1U << DAC_CR_BOFF1_Pos) SPDIFRX_DIR_TLO SPDIFRX_DIR_TLO_Msk DMA1_Stream3_IRQn __HASH_CLK_SLEEP_ENABLE __HAL_RCC_HASH_CLK_SLEEP_ENABLE DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk GPIO_OSPEEDR_OSPEED0_1 (0x2U << GPIO_OSPEEDR_OSPEED0_Pos) GPIO_AFRH_AFSEL15_1 (0x2U << GPIO_AFRH_AFSEL15_Pos) __HAL_RCC_GPIOD_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) == RESET) CAN_F2R2_FB23_Pos (23U) ADC_CR1_OVRIE ADC_CR1_OVRIE_Msk CAN_F1R1_FB3_Pos (3U) __SDMMC_RELEASE_RESET __HAL_RCC_SDMMC_RELEASE_RESET GPIO_AF6_SPI3 ((uint8_t)0x06) __HAL_FREEZE_CAN2_DBGMCU __HAL_DBGMCU_FREEZE_CAN2 HAL_SD_CardStatusTypedef HAL_SD_CardStatusTypeDef CAN_FS1R_FSC21 CAN_FS1R_FSC21_Msk RCC_APB2LPENR_ADC1LPEN RCC_APB2LPENR_ADC1LPEN_Msk CAN_FA1R_FACT12_Pos (12U) EXTI_PR_PR4 EXTI_PR_PR4_Msk ADC_CR1_AWDCH ADC_CR1_AWDCH_Msk SAI_xCR1_MCKDIV SAI_xCR1_MCKDIV_Msk DMAOMR_CLEAR_MASK ETH_DMAOMR_CLEAR_MASK FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) I2C_CR2_ITEVTEN_Msk (0x1U << I2C_CR2_ITEVTEN_Pos) SPDIFRX_CSR_CS SPDIFRX_CSR_CS_Msk DMA_SxFCR_FEIE_Msk (0x1U << DMA_SxFCR_FEIE_Pos) SDIO_MASK_RXOVERRIE SDIO_MASK_RXOVERRIE_Msk RTC_ISR_WUTWF_Msk (0x1U << RTC_ISR_WUTWF_Pos) CAN_F0R1_FB25_Msk (0x1U << CAN_F0R1_FB25_Pos) FMC_SDSR_MODES1_Msk (0x3U << FMC_SDSR_MODES1_Pos) CAN_F11R2_FB7_Msk (0x1U << CAN_F11R2_FB7_Pos) CAN_IER_EWGIE CAN_IER_EWGIE_Msk __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(__PLLSAIDivQ__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_PLLSAIDIVQ, ((__PLLSAIDivQ__)-1U)<<8U)) timerisset(tvp) ((tvp)->tv_sec || (tvp)->tv_usec) FMC_BTR1_ACCMOD_0 (0x1U << FMC_BTR1_ACCMOD_Pos) TIM_CHANNEL_3 0x00000008U ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) __FILE RCC_APB1RSTR_SPI2RST RCC_APB1RSTR_SPI2RST_Msk PERIPH_BASE 0x40000000U TIM_DIER_CC2DE_Pos (10U) I2C_CR1_SMBTYPE_Msk (0x1U << I2C_CR1_SMBTYPE_Pos) INT8_C(x) __INT8_C(x) CAN_F12R1_FB22_Msk (0x1U << CAN_F12R1_FB22_Pos) DAC_CR_EN1 DAC_CR_EN1_Msk __HAL_RCC_GPIOB_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOBEN)) == RESET) RCC_APB1ENR_TIM2EN_Pos (0U) SAI_xSLOTR_FBOFF_4 (0x10U << SAI_xSLOTR_FBOFF_Pos) CAN_IER_FMPIE1_Pos (4U) __CHAR_BIT__ 8 GPIO_LCKR_LCK8_Msk (0x1U << GPIO_LCKR_LCK8_Pos) CAN_F7R1_FB11_Pos (11U) SPDIFRX_DR1_C_Msk (0x1U << SPDIFRX_DR1_C_Pos) FMPI2C_ICR_ALERTCF_Pos (13U) TIM_CCER_CC4P_Msk (0x1U << TIM_CCER_CC4P_Pos) GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk PWR_CR_FPDS_Pos (9U) HAL_UART_STATE_BUSY __TIM10_FORCE_RESET __HAL_RCC_TIM10_FORCE_RESET SYSCFG_EXTICR2_EXTI5_Msk (0xFU << SYSCFG_EXTICR2_EXTI5_Pos) SDIO_CLKCR_CLKDIV SDIO_CLKCR_CLKDIV_Msk GPIO_BSRR_BR10_Msk (0x1U << GPIO_BSRR_BR10_Pos) DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) RTC_DR_YU_0 (0x1U << RTC_DR_YU_Pos) CAN_F5R1_FB23_Msk (0x1U << CAN_F5R1_FB23_Pos) CAN_F10R1_FB27_Pos (27U) GPIO_LCKR_LCK13_Msk (0x1U << GPIO_LCKR_LCK13_Pos) SPDIFRX_IFCR_SBDCF_Pos (4U) FMC_BTR2_DATLAT_3 (0x8U << FMC_BTR2_DATLAT_Pos) PWR_CR_PLS PWR_CR_PLS_Msk GPIO_OTYPER_OT2_Pos (2U) CAN_MCR_SLEEP_Msk (0x1U << CAN_MCR_SLEEP_Pos) GPIO_MODER_MODER12_1 (0x2U << GPIO_MODER_MODER12_Pos) CAN_RDL0R_DATA0_Msk (0xFFU << CAN_RDL0R_DATA0_Pos) SYSCFG_EXTICR3_EXTI8_PG 0x0006U ADC_CR1_AWDCH_Pos (0U) CAN_F8R2_FB13 CAN_F8R2_FB13_Msk __requires_unlocked(...) __lock_annotate(locks_excluded(__VA_ARGS__)) ADC_SMPR2_SMP4_Pos (12U) __HAL_RCC_TIM5_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM5EN)) CAN_F2R2_FB18 CAN_F2R2_FB18_Msk TIM_SLAVEMODE_GATED 0x00000005U UART_MODE_TX ((uint32_t)USART_CR1_TE) __HAL_RCC_USART6_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_USART6RST)) GPIO_ODR_OD13 GPIO_ODR_OD13_Msk DMA_HISR_FEIF7_Msk (0x1U << DMA_HISR_FEIF7_Pos) __HAL_RCC_TIM9_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM9LPEN)) SCNuFAST64 __SCN64FAST(u) REGULAR_CHANNELS ADC_REGULAR_CHANNELS CAN_F11R1_FB24 CAN_F11R1_FB24_Msk _REENT_MP_FREELIST(ptr) ((ptr)->_freelist) RCC_BDCR_LSEON_Pos (0U) CAN_F4R2_FB27_Pos (27U) RTC_SHIFTR_SUBFS_Msk (0x7FFFU << RTC_SHIFTR_SUBFS_Pos) DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) CAN_F8R1_FB0_Pos (0U) CAN_F9R1_FB21_Pos (21U) GPIO_AF8_UART5 ((uint8_t)0x08) __HAL_RCC_CLEAR_RESET_FLAGS() (RCC->CSR |= RCC_CSR_RMVF) USB_OTG_GOTGCTL_VBVALOEN_Msk (0x1U << USB_OTG_GOTGCTL_VBVALOEN_Pos) SPI_I2SCFGR_I2SSTD SPI_I2SCFGR_I2SSTD_Msk CAN_F6R2_FB17_Msk (0x1U << CAN_F6R2_FB17_Pos) __HAL_RCC_SPDIFRX_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPDIFRXEN)) != RESET) _SIZE_T_DECLARED  __CM4_CMSIS_VERSION_SUB (0x1EU) GPIO_BRR_BR5 GPIO_BRR_BR5_Msk CAN_F5R1_FB5 CAN_F5R1_FB5_Msk CAN_F2R1_FB28_Msk (0x1U << CAN_F2R1_FB28_Pos) __LOCK_INIT_RECURSIVE(class,lock) __LOCK_INIT(class,lock) FMC_SR_IREN_Pos (3U) FLASH_ACR_DCEN FLASH_ACR_DCEN_Msk RCC_PLLCFGR_PLLQ_Msk (0xFU << RCC_PLLCFGR_PLLQ_Pos) __HAL_RCC_AHB3_FORCE_RESET() (RCC->AHB3RSTR = 0xFFFFFFFFU) EXTI_EMR_MR16 EXTI_EMR_MR16_Msk TIM_CCMR1_OC2M_2 (0x4U << TIM_CCMR1_OC2M_Pos) EXTI_RTSR_TR13_Msk (0x1U << EXTI_RTSR_TR13_Pos) TIM_CCMR2_OC3M_2 (0x4U << TIM_CCMR2_OC3M_Pos) FMPI2C_TIMINGR_SCLDEL_Pos (20U) _fnargs EXTI_IMR_IM4 EXTI_IMR_MR4 USB_OTG_HCINT_CHH USB_OTG_HCINT_CHH_Msk __DAC1_FORCE_RESET __HAL_RCC_DAC1_FORCE_RESET CAN_F1R2_FB27_Msk (0x1U << CAN_F1R2_FB27_Pos) USART_SR_RXNE_Msk (0x1U << USART_SR_RXNE_Pos) USB_OTG_DEACHINTMSK_IEP1INTM_Msk (0x1U << USB_OTG_DEACHINTMSK_IEP1INTM_Pos) IS_DMA_MODE(MODE) (((MODE) == DMA_NORMAL ) || ((MODE) == DMA_CIRCULAR) || ((MODE) == DMA_PFCTRL)) __DMA1_CLK_ENABLE __HAL_RCC_DMA1_CLK_ENABLE ADC_DR_ADC2DATA_Msk (0xFFFFU << ADC_DR_ADC2DATA_Pos) __HAL_ADC_CR1_SCANCONV ADC_CR1_SCANCONV __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT)) CAN_F9R1_FB15_Pos (15U) CAN_F5R1_FB13_Pos (13U) GPIO_AF9_TIM13 ((uint8_t)0x09) CoreDebug_DHCSR_S_SLEEP_Pos 18U USB_OTG_GINTMSK_ESUSPM_Pos (10U) GPIO_AF0_SWJ ((uint8_t)0x00) FLASH_LATENCY_4 FLASH_ACR_LATENCY_4WS DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) __HAL_REMAPMEMORY_FSMC __HAL_SYSCFG_REMAPMEMORY_FSMC CAN_F4R1_FB17_Msk (0x1U << CAN_F4R1_FB17_Pos) CAN_F7R1_FB26_Msk (0x1U << CAN_F7R1_FB26_Pos) __HAL_DBGMCU_UNFREEZE_CAN2() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_CAN2_STOP)) __EXP TIM_DMABurstLength_12Transfers TIM_DMABURSTLENGTH_12TRANSFERS DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos (10U) FMC_SDTR1_TMRD_2 (0x4U << FMC_SDTR1_TMRD_Pos) DBGMCU_APB1_FZ_DBG_TIM13_STOP DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk RCC_MCO2SOURCE_HSE RCC_CFGR_MCO2_1 TIM_DMABase_CCMR3 TIM_DMABASE_CCMR3 TIM_AUTOMATICOUTPUT_DISABLE 0x00000000U CAN_F7R2_FB28_Msk (0x1U << CAN_F7R2_FB28_Pos) CAN_F13R1_FB13 CAN_F13R1_FB13_Msk RCC_CFGR_PPRE2_DIV2 0x00008000U __INT_LEAST64_MAX__ 0x7fffffffffffffffLL __OPAMP_CLK_DISABLE __HAL_RCC_OPAMP_CLK_DISABLE GPIO_MODER_MODER11_0 (0x1U << GPIO_MODER_MODER11_Pos) I2C3_EV_IRQn __USB_OTG_HS_CLK_DISABLE __HAL_RCC_USB_OTG_HS_CLK_DISABLE __HAL_RCC_AHB3_RELEASE_RESET() (RCC->AHB3RSTR = 0x00U) __HAL_TIM_PRESCALER __HAL_TIM_SET_PRESCALER IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2SOURCE_SYSCLK) || ((SOURCE) == RCC_MCO2SOURCE_PLLI2SCLK)|| ((SOURCE) == RCC_MCO2SOURCE_HSE) || ((SOURCE) == RCC_MCO2SOURCE_PLLCLK)) GPIO_MODER_MODER1_Pos (2U) RCC_DCKCFGR2_CECSEL_Msk (0x1U << RCC_DCKCFGR2_CECSEL_Pos) USB_OTG_DTHRCTL_RXTHRLEN_2 (0x004U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) DMA_SxCR_TEIE_Msk (0x1U << DMA_SxCR_TEIE_Pos) GPIO_PUPDR_PUPD4_0 (0x1U << GPIO_PUPDR_PUPD4_Pos) ___int_wchar_t_h  SPI_I2SPR_ODD SPI_I2SPR_ODD_Msk RTC_BKP17R RTC_BKP17R_Msk IWDG_BASE (APB1PERIPH_BASE + 0x3000U) __USART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE CAN_F3R1_FB1_Msk (0x1U << CAN_F3R1_FB1_Pos) RCC_PLLSAION_BIT_NUMBER 0x1CU CEC_ISR_TXBR CEC_ISR_TXBR_Msk __FLT_EPSILON__ 1.1920928955078125e-7F IS_IRDA_ONEBIT_SAMPLE IS_IRDA_ONE_BIT_SAMPLE __CAN_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET USART_GTPR_PSC_4 (0x10U << USART_GTPR_PSC_Pos) FPU_BASE (SCS_BASE + 0x0F30UL) DAC_CR_EN1_Msk (0x1U << DAC_CR_EN1_Pos) DCMI_CR_JPEG_Pos (3U) ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk GPIO_ODR_OD1 GPIO_ODR_OD1_Msk GPIO_AFRH_AFSEL9_Msk (0xFU << GPIO_AFRH_AFSEL9_Pos) GPIO_AFRL_AFRL3 GPIO_AFRL_AFSEL3 RCC_APB1RSTR_UART4RST_Msk (0x1U << RCC_APB1RSTR_UART4RST_Pos) __PRI32(x) __INT32 __STRINGIFY(x) SPI_I2SCFGR_CHLEN_Pos (0U) __HAL_ADC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_ADC_STATE_RESET) HAL_IS_BIT_SET(REG,BIT) (((REG) & (BIT)) != RESET) HAL_SYSCFG_FASTMODEPLUS_I2C_PB6 I2C_FASTMODEPLUS_PB6 __USART3_FORCE_RESET __HAL_RCC_USART3_FORCE_RESET CAN_F11R2_FB17_Pos (17U) FMC_SDTR2_TWR FMC_SDTR2_TWR_Msk CAN_F7R2_FB26 CAN_F7R2_FB26_Msk ADC_SR_OVR ADC_SR_OVR_Msk __ULLFRACT_IBIT__ 0 USB_OTG_DIEPEACHMSK1_INEPNEM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos) USB_OTG_HCTSIZ_DPID_Msk (0x3U << USB_OTG_HCTSIZ_DPID_Pos) EXTI_RTSR_TR19 EXTI_RTSR_TR19_Msk WWDG_CFR_WDGTB_Pos (7U) DCMI_IER_ERR_IE DCMI_IER_ERR_IE_Msk RCC_CK48CLKSOURCE_PLLI2SQ RCC_CLK48CLKSOURCE_PLLI2SQ ADC3_BASE (APB2PERIPH_BASE + 0x2200U) RCC_PLLCFGR_PLLN_1 (0x002U << RCC_PLLCFGR_PLLN_Pos) __lockable __lock_annotate(lockable) RCC_CFGR_MCO1_Msk (0x3U << RCC_CFGR_MCO1_Pos) USB_OTG_GOTGCTL_HSHNPEN_Msk (0x1U << USB_OTG_GOTGCTL_HSHNPEN_Pos) USB_OTG_GAHBCFG_HBSTLEN USB_OTG_GAHBCFG_HBSTLEN_Msk CAN_FFA1R_FFA15 CAN_FFA1R_FFA15_Msk MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) EXTI_IMR_MR11_Pos (11U) CAN_TSR_ABRQ1 CAN_TSR_ABRQ1_Msk FMC_BTR4_DATLAT_0 (0x1U << FMC_BTR4_DATLAT_Pos) MPU_TYPE_SEPARATE_Pos 0U EXTI_IMR_MR2_Msk (0x1U << EXTI_IMR_MR2_Pos) TIM_CR1_UDIS TIM_CR1_UDIS_Msk RTC_ALRMASSR_MASKSS_3 (0x8U << RTC_ALRMASSR_MASKSS_Pos) USB_OTG_DCFG_PFIVL_0 (0x1U << USB_OTG_DCFG_PFIVL_Pos) CAN_RI0R_STID CAN_RI0R_STID_Msk CAN_F3R1_FB18_Msk (0x1U << CAN_F3R1_FB18_Pos) DCMI_CR_CAPTURE_Pos (0U) TIM_OR_TI1_RMP TIM_OR_TI1_RMP_Msk HAL_RNG_ReadyCallback(__HANDLE__) HAL_RNG_ReadyDataCallback((__HANDLE__), uint32_t random32bit) RTC_ALRMAR_DT_Pos (28U) I2C_SR1_ADDR_Msk (0x1U << I2C_SR1_ADDR_Pos) FMC_PMEM_MEMHOLD2_3 (0x08U << FMC_PMEM_MEMHOLD2_Pos) SAI_xCR2_MUTECNT_3 (0x08U << SAI_xCR2_MUTECNT_Pos) __GPIOG_CLK_SLEEP_DISABLE __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE GPIO_MODER_MODER14_1 (0x2U << GPIO_MODER_MODER14_Pos) FLASH_ACR_LATENCY_Msk (0xFU << FLASH_ACR_LATENCY_Pos) CAN_RDL0R_DATA2_Msk (0xFFU << CAN_RDL0R_DATA2_Pos) CAN_F3R2_FB1_Pos (1U) RCC_APB2ENR_SPI4EN_Msk (0x1U << RCC_APB2ENR_SPI4EN_Pos) SPDIFRX_CR_CUMSK_Pos (8U) CAN_F13R2_FB27_Pos (27U) USB_OTG_GLPMCFG_LPMRSP_Pos (13U) CAN_FA1R_FACT0 CAN_FA1R_FACT0_Msk OB_SDADC12_VDD_MONITOR_SET OB_SDACD_VDD_MONITOR_SET CAN_F0R1_FB10 CAN_F0R1_FB10_Msk TIM_Base_InitTypeDef PRIX64 __PRI64(X) FS1R RCC_RTCCLKSOURCE_LSI 0x00000200U EXTI_RTSR_TR0_Msk (0x1U << EXTI_RTSR_TR0_Pos) FLASH_CR_STRT_Msk (0x1U << FLASH_CR_STRT_Pos) CAN_F9R2_FB12 CAN_F9R2_FB12_Msk SDIO_STA_RXFIFOHF_Pos (15U) OPTIONBYTE_PCROP 0x00000001U CAN_F3R2_FB17 CAN_F3R2_FB17_Msk GPIO_MODER_MODE13_Pos (26U) FMC_SDTR1_TXSR_2 (0x4U << FMC_SDTR1_TXSR_Pos) CAN_F8R1_FB16_Msk (0x1U << CAN_F8R1_FB16_Pos) CAN_TSR_RQCP1 CAN_TSR_RQCP1_Msk __NEWLIB_MINOR__ 5 SAI_xSR_WCKCFG_Msk (0x1U << SAI_xSR_WCKCFG_Pos) __TIM17_RELEASE_RESET __HAL_RCC_TIM17_RELEASE_RESET SYSCFG_PMC_ADC2DC2 SYSCFG_PMC_ADC2DC2_Msk QUADSPI_CCR_ADMODE_Pos (10U) TIM_DCR_DBA_4 (0x10U << TIM_DCR_DBA_Pos) __HAL_RCC_CEC_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_CECRST)) ADC_CCR_ADCPRE ADC_CCR_ADCPRE_Msk RCC_PLLI2SCFGR_PLLI2SM_3 (0x08U << RCC_PLLI2SCFGR_PLLI2SM_Pos) USB_OTG_GUSBCFG_FDMOD_Pos (30U) EXTI_RTSR_TR13_Pos (13U) __HAL_RCC_PWR_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) != RESET) CAN_F6R2_FB0_Pos (0U) WWDG ((WWDG_TypeDef *) WWDG_BASE) GPIO_IDR_ID11_Pos (11U) I2C_DUALADDRESS_ENABLED I2C_DUALADDRESS_ENABLE DMA_MINC_DISABLE 0x00000000U EXTI_IMR_MR5 EXTI_IMR_MR5_Msk __HAL_DBGMCU_UNFREEZE_TIM14() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM14_STOP)) GPIO_AFRL_AFRL3_3 GPIO_AFRL_AFSEL3_3 TIM_CLEARINPUTPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 FMC_BTR4_ADDHLD_0 (0x1U << FMC_BTR4_ADDHLD_Pos) CAN_F12R1_FB7_Msk (0x1U << CAN_F12R1_FB7_Pos) FMPI2C_TIMEOUTR_TIDLE_Pos (12U) RTC_TR_MNT_Msk (0x7U << RTC_TR_MNT_Pos) __HAL_DBGMCU_FREEZE_TIM11() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM11_STOP)) DCMI_CR_FCRC_1 0x00000200U FMC_BTR4_ADDSET_0 (0x1U << FMC_BTR4_ADDSET_Pos) GPIO_IDR_IDR_0 GPIO_IDR_ID0 RCC_AHB1LPENR_SRAM1LPEN_Pos (16U) CAN_FFA1R_FFA23 CAN_FFA1R_FFA23_Msk WRPSTATE_ENABLE OB_WRPSTATE_ENABLE __TIM15_IS_CLK_ENABLED __HAL_RCC_TIM15_IS_CLK_ENABLED FLASH_ACR_BYTE0_ADDRESS_Msk (0x10008FU << FLASH_ACR_BYTE0_ADDRESS_Pos) USB_OTG_DOEPEACHMSK1_TXFURM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_TXFURM_Pos) IS_TIM_OCIDLE_STATE(STATE) (((STATE) == TIM_OCIDLESTATE_SET) || ((STATE) == TIM_OCIDLESTATE_RESET)) ADC_JDR2_JDATA ADC_JDR2_JDATA_Msk CAN_FA1R_FACT8_Pos (8U) __LPTIM2_RELEASE_RESET __HAL_RCC_LPTIM2_RELEASE_RESET GPIO_BSRR_BR5_Msk (0x1U << GPIO_BSRR_BR5_Pos) FLASH_OPTCR_RDP_Pos (8U) GPIO_BSRR_BS11_Pos (11U) USB_OTG_HPRT_PENA_Pos (2U) __TSC_CLK_ENABLE __HAL_RCC_TSC_CLK_ENABLE FMPI2C_CR1_SMBDEN_Pos (21U) __HAL_UNFREEZE_TIM11_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM11 OB_WRP_SECTOR_5 0x00000020U ADC_CR2_SWSTART_Pos (30U) TIM5_BASE (APB1PERIPH_BASE + 0x0C00U) RCC_CIR_PLLRDYF RCC_CIR_PLLRDYF_Msk GPIO_MODER_MODER13_1 (0x2U << GPIO_MODER_MODER13_Pos) EXTI_PR_PR16_Msk (0x1U << EXTI_PR_PR16_Pos) __tm_isdst __DAC2_FORCE_RESET __HAL_RCC_DAC2_FORCE_RESET RCC_APB1ENR_TIM14EN RCC_APB1ENR_TIM14EN_Msk __TIM11_CLK_DISABLE __HAL_RCC_TIM11_CLK_DISABLE SRAM2_BB_BASE 0x22380000U FLASH_OPTCR_WDG_SW FLASH_OPTCR_WDG_SW_Msk ADC_SMPR2_SMP9_Pos (27U) CAN_F9R1_FB4 CAN_F9R1_FB4_Msk NVIC_STIR_INTID_Pos 0U USB_OTG_GUSBCFG_TRDT_1 (0x2U << USB_OTG_GUSBCFG_TRDT_Pos) __USB_FORCE_RESET __HAL_RCC_USB_FORCE_RESET SYSCFG_EXTICR4_EXTI12_PB 0x0001U USB_OTG_DOEPCTL_MPSIZ USB_OTG_DOEPCTL_MPSIZ_Msk CAN_FLAG_RQCP0 (0x00000500U) CAN_BTR_BRP_Pos (0U) GPIO_MODER_MODE9 GPIO_MODER_MODE9_Msk CAN_F1R2_FB27_Pos (27U) EXTI_PR_PR22_Pos (22U) CR_LPLVDS_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (LPLVDS_BIT_NUMBER * 4U)) __SDADC1_CLK_DISABLE __HAL_RCC_SDADC1_CLK_DISABLE SDIO_ICR_DTIMEOUTC SDIO_ICR_DTIMEOUTC_Msk DMA_LIFCR_CDMEIF3_Pos (24U) RTC_ISR_INITF_Pos (6U) SPI_CR2_SSOE SPI_CR2_SSOE_Msk USB_OTG_GLPMCFG_BESL_Msk (0xFU << USB_OTG_GLPMCFG_BESL_Pos) TIM_SMCR_TS_Pos (4U) SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) RCC_CR_CSSON_BB (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_CSSON_BIT_NUMBER * 4U)) __LPUART1_CLK_SLEEP_DISABLE __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE USB_OTG_DOEPEACHMSK1_TXFURM USB_OTG_DOEPEACHMSK1_TXFURM_Msk __SA_FBIT__ 15 OPAMP_NONINVERTINGINPUT_VP3 OPAMP_NONINVERTINGINPUT_IO3 RxState DAC_CR_TEN1 DAC_CR_TEN1_Msk TIM7_BASE (APB1PERIPH_BASE + 0x1400U) SYSCFG_EXTICR1_EXTI1_Pos (4U) __containerof(x,s,m) ({ const volatile __typeof(((s *)0)->m) *__x = (x); __DEQUALIFY(s *, (const volatile char *)__x - __offsetof(s, m));}) SYSCFG_EXTICR2_EXTI7_PK 0xA000U DCMI_IER_VSYNC_IE_Pos (3U) DAC_SR_DMAUDR2_Pos (29U) ADC_SQR2_SQ10 ADC_SQR2_SQ10_Msk RTC_BKP11R_Pos (0U) QUADSPI_PSMKR_MASK_Msk (0xFFFFFFFFU << QUADSPI_PSMKR_MASK_Pos) FMC_SDTR1_TXSR FMC_SDTR1_TXSR_Msk FMC_BTR2_ACCMOD_Pos (28U) DMA2_Stream3_BASE (DMA2_BASE + 0x058U) RCC_CFGR_HPRE_DIV16 0x000000B0U __HAL_RCC_USART1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_USART1LPEN)) DMA_LISR_TEIF2_Msk (0x1U << DMA_LISR_TEIF2_Pos) CAN_F10R1_FB22_Pos (22U) SPDIFRX_SR_PERR_Msk (0x1U << SPDIFRX_SR_PERR_Pos) PRIi64 __PRI64(i) CAN_F8R1_FB6 CAN_F8R1_FB6_Msk SAI_xSLOTR_SLOTSZ_1 (0x2U << SAI_xSLOTR_SLOTSZ_Pos) GPIO_MODER_MODER0_0 (0x1U << GPIO_MODER_MODER0_Pos) __UACCUM_IBIT__ 16 CAN_F11R2_FB21_Msk (0x1U << CAN_F11R2_FB21_Pos) __HAL_FREEZE_TIM9_DBGMCU __HAL_DBGMCU_FREEZE_TIM9 CAN_F11R2_FB7 CAN_F11R2_FB7_Msk CAN_FLAG_TXOK0 (0x00000501U) CAN_F6R1_FB15_Pos (15U) GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk ADC_CR1_AWDSGL ADC_CR1_AWDSGL_Msk CAN_F4R1_FB22_Pos (22U) EXTI_FTSR_TR18_Pos (18U) USB_OTG_GUSBCFG_ULPICSM_Pos (19U) RCC_CFGR_MCO1_1 (0x2U << RCC_CFGR_MCO1_Pos) ADC_JOFR2_JOFFSET2 ADC_JOFR2_JOFFSET2_Msk SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) RTC_CALR_CALM_7 (0x080U << RTC_CALR_CALM_Pos) RCC_APB2RSTR_TIM8RST_Msk (0x1U << RCC_APB2RSTR_TIM8RST_Pos) __SYSCFG_CLK_DISABLE __HAL_RCC_SYSCFG_CLK_DISABLE GPIO_MODER_MODE12_1 (0x2U << GPIO_MODER_MODE12_Pos) RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk OB_WRP_SECTOR_7 0x00000080U GPIO_OSPEEDR_OSPEED14_Msk (0x3U << GPIO_OSPEEDR_OSPEED14_Pos) USB_OTG_DOEPINT_OTEPSPR USB_OTG_DOEPINT_OTEPSPR_Msk EXTI_IMR_MR4_Pos (4U) MemDataAlignment IS_RCC_FMPI2C1CLKSOURCE(SOURCE) (((SOURCE) == RCC_FMPI2C1CLKSOURCE_PCLK1) || ((SOURCE) == RCC_FMPI2C1CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_FMPI2C1CLKSOURCE_HSI)) RCC_MCO2 0x00000001U GPIO_PUPDR_PUPDR7_1 GPIO_PUPDR_PUPD7_1 RCC_APB1ENR_CAN2EN_Pos (26U) SysTick_CTRL_COUNTFLAG_Pos 16U TIM_CCER_CC3NE_Pos (10U) CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U SYSCFG_PMC_ADC3DC2_Pos (18U) EXTI_PR_PR6_Msk (0x1U << EXTI_PR_PR6_Pos) FMC_BCR1_WAITEN FMC_BCR1_WAITEN_Msk QUADSPI_FCR_CTEF_Pos (0U) QUADSPI_DCR_FSIZE_4 (0x10U << QUADSPI_DCR_FSIZE_Pos) RCC_APB2ENR_TIM10EN_Pos (17U) RCC_APB2LPENR_TIM9LPEN_Msk (0x1U << RCC_APB2LPENR_TIM9LPEN_Pos) APSR_V_Msk (1UL << APSR_V_Pos) GPIO_OSPEEDR_OSPEED4_Msk (0x3U << GPIO_OSPEEDR_OSPEED4_Pos) SDIO_STA_CCRCFAIL_Pos (0U) USART_CR3_DMAR_Msk (0x1U << USART_CR3_DMAR_Pos) __ADC1_CLK_DISABLE __HAL_RCC_ADC1_CLK_DISABLE UART_FLAG_ORE ((uint32_t)USART_SR_ORE) CAN_F6R2_FB8 CAN_F6R2_FB8_Msk DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE) CAN_F8R1_FB7_Msk (0x1U << CAN_F8R1_FB7_Pos) __HAL_RCC_FMC_RELEASE_RESET() (RCC->AHB3RSTR &= ~(RCC_AHB3RSTR_FMCRST)) __malloc_like __attribute__((__malloc__)) ADC_SMPR2_SMP5_1 (0x2U << ADC_SMPR2_SMP5_Pos) SYSCFG_FLAG_SENSOR_ADC ADC_FLAG_SENSOR RTC_MASKTAMPERFLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE FMC_BTR4_DATAST_1 (0x02U << FMC_BTR4_DATAST_Pos) USB_OTG_HCINT_XFRC USB_OTG_HCINT_XFRC_Msk RCC_RTCCLKSOURCE_HSE_DIV19 0x00130300U FMPI2C_TIMINGR_SCLL_Msk (0xFFU << FMPI2C_TIMINGR_SCLL_Pos) RCC_APB2RSTR_TIM9RST_Pos (16U) CAN_F8R1_FB14 CAN_F8R1_FB14_Msk FMC_SDCR2_CAS_1 (0x2U << FMC_SDCR2_CAS_Pos) CAN_TSR_TME1_Pos (27U) RCC_CFGR_PPRE2_Pos (13U) CAN_F2R1_FB19 CAN_F2R1_FB19_Msk TIM_CCER_CC2E_Msk (0x1U << TIM_CCER_CC2E_Pos) EXTI_PR_PR10_Pos (10U) HAL_CAN_STATE_SLEEP_PENDING USB_OTG_HCINTMSK_TXERRM_Pos (7U) __HAL_RCC_TIM6_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM6LPEN)) USB_OTG_DIEPMSK_TOM_Msk (0x1U << USB_OTG_DIEPMSK_TOM_Pos) I2C_CR1_STOP_Msk (0x1U << I2C_CR1_STOP_Pos) HAL_DBG_LowPowerConfig(Periph,cmd) (((cmd)==ENABLE)? HAL_DBGMCU_DBG_EnableLowPowerConfig(Periph) : HAL_DBGMCU_DBG_DisableLowPowerConfig(Periph)) CEC_IER_RXBRIE_Pos (0U) FMC_BCR4_WAITPOL_Msk (0x1U << FMC_BCR4_WAITPOL_Pos) USB_OTG_GOTGCTL_BVALOVAL_Pos (7U) CAN_F2R2_FB22_Msk (0x1U << CAN_F2R2_FB22_Pos) HAL_DATA_EEPROMEx_Unlock HAL_FLASHEx_DATAEEPROM_Unlock CEC_RXDR_RXD CEC_RXDR_RXD_Msk __DIVFRAQ_SAMPLING16 UART_DIVFRAQ_SAMPLING16 CAN_FS1R_FSC18_Pos (18U) ADC_DR_ADC2DATA_Pos (16U) CAN_F8R1_FB19_Pos (19U) CAN_FS1R_FSC6 CAN_FS1R_FSC6_Msk IS_TIM_EVENT_SOURCE(SOURCE) ((((SOURCE) & 0xFFFFFF00U) == 0x00000000U) && ((SOURCE) != 0x00000000U)) ADC_SQR1_SQ15_Pos (10U) GPIO_OSPEEDR_OSPEED1 GPIO_OSPEEDR_OSPEED1_Msk EXTI_SWIER_SWIER15_Pos (15U) AHBPrescTable SPDIFRX_SR_TERR_Msk (0x1U << SPDIFRX_SR_TERR_Pos) _getdate_err ADC_CR1_AWDCH_Msk (0x1FU << ADC_CR1_AWDCH_Pos) _off_t __bswap64(_x) __builtin_bswap64(_x) SCB_AIRCR_ENDIANESS_Pos 15U SCnSCB_ACTLR_DISMCYCINT_Msk (1UL ) IS_TIM_ENCODER_MODE(MODE) (((MODE) == TIM_ENCODERMODE_TI1) || ((MODE) == TIM_ENCODERMODE_TI2) || ((MODE) == TIM_ENCODERMODE_TI12)) RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk WWDG_CR_T6 WWDG_CR_T_6 CAN_F13R2_FB8_Pos (8U) CAN_F7R1_FB4_Msk (0x1U << CAN_F7R1_FB4_Pos) CAN_RDL0R_DATA2 CAN_RDL0R_DATA2_Msk FMPI2C_ISR_ADDR_Pos (3U) I2C_OAR1_ADD0_Msk (0x1U << I2C_OAR1_ADD0_Pos) DCMI_MIS_ERR_MIS_Pos (2U) USB_OTG_GOTGCTL_ASVLD USB_OTG_GOTGCTL_ASVLD_Msk __HAL_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = 0U) RCC_APB2LPENR_TIM11LPEN_Msk (0x1U << RCC_APB2LPENR_TIM11LPEN_Pos) __INT16_TYPE__ short int CAN_F7R2_FB20_Msk (0x1U << CAN_F7R2_FB20_Pos) __arm__ 1 __SFRACT_EPSILON__ 0x1P-7HR GPIO_BRR_BR5_Msk (0x1U << GPIO_BRR_BR5_Pos) IS_TAMPER_MASKFLAG_STATE IS_RTC_TAMPER_MASKFLAG_STATE CAN_F6R1_FB1_Pos (1U) SAI_xCR2_MUTECNT_1 (0x02U << SAI_xCR2_MUTECNT_Pos) PWR_CR_PLS_LEV7 0x000000E0U DCMI_ESCR_LEC_Pos (16U) CounterMode RTC_TSDR_MT_Msk (0x1U << RTC_TSDR_MT_Pos) CAN_F1R1_FB9_Msk (0x1U << CAN_F1R1_FB9_Pos) USART_CR1_TXEIE USART_CR1_TXEIE_Msk __HAL_UART_CLEAR_OREFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__) GPIO_AFRL_AFRL3_2 GPIO_AFRL_AFSEL3_2 CAN_RF1R_FMP1 CAN_RF1R_FMP1_Msk PLLSAICFGR CAN_F10R1_FB23_Msk (0x1U << CAN_F10R1_FB23_Pos) FLASH_ACR_BYTE2_ADDRESS_Pos (0U) _mbrtowc_state __TIM6_FORCE_RESET __HAL_RCC_TIM6_FORCE_RESET SCNdFAST64 __SCN64FAST(d) UART5_BASE (APB1PERIPH_BASE + 0x5000U) __UINT_FAST64_MAX__ 0xffffffffffffffffULL USB_OTG_HCCHAR_DAD_4 (0x10U << USB_OTG_HCCHAR_DAD_Pos) RCC_APB1ENR_WWDGEN RCC_APB1ENR_WWDGEN_Msk FMPI2C_OAR1_OA1EN_Msk (0x1U << FMPI2C_OAR1_OA1EN_Pos) DMA_FLAG_DMEIF3_7 0x01000000U RCC_APB1ENR_USART3EN_Pos (18U) __HAL_RCC_SAI2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI2EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI2EN); UNUSED(tmpreg); } while(0U) TIM_EGR_CC3G TIM_EGR_CC3G_Msk ADC_SQR3_SQ3_3 (0x08U << ADC_SQR3_SQ3_Pos) TIM_IT_CC3 (TIM_DIER_CC3IE) IS_UART_LIN_INSTANCE IS_UART_HALFDUPLEX_INSTANCE TIM_CCER_CC2NE_Pos (6U) ADC_SQR2_SQ10_4 (0x10U << ADC_SQR2_SQ10_Pos) FMPI2C_ISR_BUSY FMPI2C_ISR_BUSY_Msk GPIO_PUPDR_PUPDR9 GPIO_PUPDR_PUPD9 FMC_SDTR2_TMRD_Msk (0xFU << FMC_SDTR2_TMRD_Pos) FMC_BTR4_DATAST_0 (0x01U << FMC_BTR4_DATAST_Pos) __HAL_SYSCFG_SRAM2_WRP_ENABLE __HAL_SYSCFG_SRAM2_WRP_0_31_ENABLE PRIoFAST32 __PRI32FAST(o) CAN_F12R1_FB5_Pos (5U) __SSAT(ARG1,ARG2) ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; }) __HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE HAL_PWREx_EnableSRAM2ContentRetention MPU_ACCESS_NOT_BUFFERABLE ((uint8_t)0x00) CAN_F3R2_FB24 CAN_F3R2_FB24_Msk EXTI_SWIER_SWIER20_Msk (0x1U << EXTI_SWIER_SWIER20_Pos) __HAL_RCC_APB1_FORCE_RESET() (RCC->APB1RSTR = 0xFFFFFFFFU) SCB_ICSR_PENDSVCLR_Pos 27U CAN_F13R1_FB22_Pos (22U) GPIO_ODR_OD10_Pos (10U) __CAN2_CLK_SLEEP_ENABLE __HAL_RCC_CAN2_CLK_SLEEP_ENABLE RCC_APB1RSTR_SPI3RST_Pos (15U) CAN_MCR_NART_Msk (0x1U << CAN_MCR_NART_Pos) HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7 FMC_NAND_WAIT_FEATURE_ENABLE FMC_NAND_PCC_WAIT_FEATURE_ENABLE ADC_SMPR1_SMP13_2 (0x4U << ADC_SMPR1_SMP13_Pos) _stderr CAN_F0R1_FB10_Msk (0x1U << CAN_F0R1_FB10_Pos) USB_OTG_DTHRCTL_TXTHRLEN_0 (0x001U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) CAN_F12R1_FB0_Pos (0U) TIM_EventSource_Trigger TIM_EVENTSOURCE_TRIGGER __UINTMAX_MAX__ 0xffffffffffffffffULL GPIO_IDR_ID14 GPIO_IDR_ID14_Msk __HAL_RCC_FMPI2C1_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL, (uint32_t)(__SOURCE__))) TIM_TIM11_SPDIFRX 0x00000001U GPIO_MODE_EVT_RISING 0x10120000U FLASH_OPTCR_OPTLOCK FLASH_OPTCR_OPTLOCK_Msk CAN_FM1R_FBM2 CAN_FM1R_FBM2_Msk CAN_TDH2R_DATA4 CAN_TDH2R_DATA4_Msk CAN_F11R1_FB9 CAN_F11R1_FB9_Msk RCC_CFGR_SW_Msk (0x3U << RCC_CFGR_SW_Pos) USART_CR2_ADD_Msk (0xFU << USART_CR2_ADD_Pos) RCC_APB1ENR_TIM6EN_Msk (0x1U << RCC_APB1ENR_TIM6EN_Pos) CAN_F7R1_FB27 CAN_F7R1_FB27_Msk USB_OTG_HCSPLT_HUBADDR_5 (0x20U << USB_OTG_HCSPLT_HUBADDR_Pos) CAN_MSR_INAK CAN_MSR_INAK_Msk CAN_F12R2_FB4_Pos (4U) __DAC_CLK_ENABLE __HAL_RCC_DAC_CLK_ENABLE CAN_F9R2_FB15_Pos (15U) GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk CAN_F7R2_FB22_Pos (22U) __HAL_RCC_USART1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_USART1EN)) GPIO_SPEED_FREQ_MEDIUM 0x00000001U TIM_DMABase_CCMR1 TIM_DMABASE_CCMR1 __CRYP_CLK_SLEEP_ENABLE __HAL_RCC_CRYP_CLK_SLEEP_ENABLE SYSCFG_EXTICR1_EXTI1_PE 0x0040U SAI_xCR2_COMP_Pos (14U) CAN_F13R1_FB16_Pos (16U) CAN_F8R2_FB8_Pos (8U) __HASH_CLK_DISABLE __HAL_RCC_HASH_CLK_DISABLE GPIO_MODER_MODER13_Pos (26U) TIM_EGR_CC4G TIM_EGR_CC4G_Msk _nextf SPDIFRX_CR_DRFMT SPDIFRX_CR_DRFMT_Msk USB_OTG_GRXSTSP_PKTSTS_Msk (0xFU << USB_OTG_GRXSTSP_PKTSTS_Pos) EXTI_SWIER_SWIER2_Pos (2U) GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk _GID_T_DECLARED  PRIuFAST16 __PRI16FAST(u) RCC_APB2ENR_SDIOEN RCC_APB2ENR_SDIOEN_Msk ADC_SQR2_SQ8_0 (0x01U << ADC_SQR2_SQ8_Pos) __TIM6_CLK_DISABLE __HAL_RCC_TIM6_CLK_DISABLE IS_CAN_FILTER_SCALE(SCALE) (((SCALE) == CAN_FILTERSCALE_16BIT) || ((SCALE) == CAN_FILTERSCALE_32BIT)) CAN_FS1R_FSC13 CAN_FS1R_FSC13_Msk CAN_FS1R_FSC9 CAN_FS1R_FSC9_Msk _REENT_RAND48_SEED(ptr) ((ptr)->_new._reent._r48._seed) IS_CAN_FILTER_BANK_SINGLE(BANK) ((BANK) <= 13U) CAN_F5R1_FB1 CAN_F5R1_FB1_Msk PWR_CSR_EWUP1_Msk (0x1U << PWR_CSR_EWUP1_Pos) SPI3_BASE (APB1PERIPH_BASE + 0x3C00U) __HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE I2C_SR1_SB_Msk (0x1U << I2C_SR1_SB_Pos) __TIM14_RELEASE_RESET __HAL_RCC_TIM14_RELEASE_RESET CAN_F4R2_FB1 CAN_F4R2_FB1_Msk SAI_xFRCR_FSALL_6 (0x40U << SAI_xFRCR_FSALL_Pos) CAN_TI2R_STID_Pos (21U) _strtok_last DMA_SxCR_MSIZE DMA_SxCR_MSIZE_Msk _wctomb_state SYSCFG_EXTICR2_EXTI5_PF 0x0050U QUADSPI_CCR_DCYC_0 (0x01U << QUADSPI_CCR_DCYC_Pos) AES_CLEARFLAG_CCF CRYP_CLEARFLAG_CCF RCC_AHB1LPENR_GPIOCLPEN_Pos (2U) CAN_F1R1_FB4_Msk (0x1U << CAN_F1R1_FB4_Pos) USB_OTG_GUSBCFG_FDMOD USB_OTG_GUSBCFG_FDMOD_Msk RTC_TSTR_HU_0 (0x1U << RTC_TSTR_HU_Pos) CAN_F8R2_FB10_Msk (0x1U << CAN_F8R2_FB10_Pos) SAI_xDR_DATA_Pos (0U) BaudRate ADC_SMPR2_SMP3_2 (0x4U << ADC_SMPR2_SMP3_Pos) FMC_SR_FEMPT_Msk (0x1U << FMC_SR_FEMPT_Pos) FMC_BWTR2_ADDHLD FMC_BWTR2_ADDHLD_Msk TIM_FLAG_UPDATE (TIM_SR_UIF) __DMA1_CLK_SLEEP_ENABLE __HAL_RCC_DMA1_CLK_SLEEP_ENABLE FMPI2C_ICR_PECCF_Msk (0x1U << FMPI2C_ICR_PECCF_Pos) ETH_PROMISCIOUSMODE_DISABLE ETH_PROMISCUOUS_MODE_DISABLE HAL_REMAPDMA_TIM2_DMA_CH7 DMA_REMAP_TIM2_DMA_CH7 RCC_AHB2RSTR_OTGFSRST RCC_AHB2RSTR_OTGFSRST_Msk CAN_F1R1_FB22_Pos (22U) SYSCFG_EXTICR3_EXTI10_PI 0x0800U USB_OTG_GINTMSK_LPMINTM_Msk (0x1U << USB_OTG_GINTMSK_LPMINTM_Pos) FMC_BWTR1_DATAST_4 (0x10U << FMC_BWTR1_DATAST_Pos) ADC_CCR_DELAY_Pos (8U) DCMI_RISR_VSYNC_RIS DCMI_RIS_VSYNC_RIS XferM1CpltCallback CAN_F0R2_FB17_Msk (0x1U << CAN_F0R2_FB17_Pos) SDIO_DCTRL_SDIOEN_Pos (11U) __HAL_ADC_COMMON_ADC_OTHER ADC_COMMON_ADC_OTHER USB_OTG_GUSBCFG_CTXPKT USB_OTG_GUSBCFG_CTXPKT_Msk USB_OTG_DCTL_SDIS USB_OTG_DCTL_SDIS_Msk USB_OTG_GOTGINT_HNSSCHG USB_OTG_GOTGINT_HNSSCHG_Msk StopBits ADC_SQR2_SQ11_3 (0x08U << ADC_SQR2_SQ11_Pos) CAN_TSR_TME1_Msk (0x1U << CAN_TSR_TME1_Pos) CAN_F3R2_FB12_Msk (0x1U << CAN_F3R2_FB12_Pos) SAI_xCLRFR_CMUTEDET_Msk (0x1U << SAI_xCLRFR_CMUTEDET_Pos) RTC_TSSSR_SS RTC_TSSSR_SS_Msk TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk CAN_F1R2_FB2_Pos (2U) CAN_F3R2_FB3 CAN_F3R2_FB3_Msk CAN_F13R1_FB11_Msk (0x1U << CAN_F13R1_FB11_Pos) SDIO_ICR_DBCKENDC_Msk (0x1U << SDIO_ICR_DBCKENDC_Pos) WWDG_CFR_W5 WWDG_CFR_W_5 CAN_F7R2_FB23_Msk (0x1U << CAN_F7R2_FB23_Pos) ADC_SQR3_SQ5_0 (0x01U << ADC_SQR3_SQ5_Pos) PRIuLEAST64 __PRI64LEAST(u) TPI_DEVID_NrTraceInput_Pos 0U MPU_REGION_SIZE_512MB ((uint8_t)0x1C) EXTI_PR_PR0_Msk (0x1U << EXTI_PR_PR0_Pos) RCC_RTCCLKSOURCE_HSE_DIV10 0x000A0300U ADC_JDR4_JDATA_Pos (0U) __HAL_RCC_CAN2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN); UNUSED(tmpreg); } while(0U) CAN_F5R2_FB15_Msk (0x1U << CAN_F5R2_FB15_Pos) USB_OTG_HCCHAR_MPSIZ_Msk (0x7FFU << USB_OTG_HCCHAR_MPSIZ_Pos) __HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) == RESET) FMC_BCR1_MTYP_Pos (2U) CAN_F11R1_FB16 CAN_F11R1_FB16_Msk CAN_F10R1_FB9_Msk (0x1U << CAN_F10R1_FB9_Pos) SYSCFG_EXTICR4_EXTI12_Pos (0U) USB_OTG_DIEPCTL_MPSIZ_Pos (0U) ADC_JSQR_JSQ4_0 (0x01U << ADC_JSQR_JSQ4_Pos) _stderr_r(x) ((x)->_stderr) USB_OTG_GINTSTS_CIDSCHG_Msk (0x1U << USB_OTG_GINTSTS_CIDSCHG_Pos) RCC_BDCR_RTCEN_BB (PERIPH_BB_BASE + (RCC_BDCR_OFFSET * 32U) + (RCC_RTCEN_BIT_NUMBER * 4U)) DCMI_CR_JPEG_Msk (0x1U << DCMI_CR_JPEG_Pos) USART_CR1_PEIE_Msk (0x1U << USART_CR1_PEIE_Pos) FMC_BTR1_ADDHLD_Msk (0xFU << FMC_BTR1_ADDHLD_Pos) RCC_FLAG_PORRST ((uint8_t)0x7B) SYSCFG_EXTICR3_EXTI11_PC 0x2000U FMC_SDCR1_RPIPE_1 (0x2U << FMC_SDCR1_RPIPE_Pos) CAN_F4R2_FB1_Pos (1U) TIM_CR2_OIS4_Msk (0x1U << TIM_CR2_OIS4_Pos) _INT16_T_DECLARED  SPDIFRX_CR_DRFMT_Pos (4U) ADC_CSR_JEOC3_Pos (18U) TPI_FIFO0_ETM0_Pos 0U TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk FMC_PCR_PTYP_Pos (3U) SDIO_MASK_TXFIFOFIE SDIO_MASK_TXFIFOFIE_Msk IS_ADC_REGULAR_RANK(RANK) (((RANK) >= 1U) && ((RANK) <= (16U))) CAN_F13R1_FB0 CAN_F13R1_FB0_Msk ADC_SMPR1_SMP10_1 (0x2U << ADC_SMPR1_SMP10_Pos) IS_ADC_CHANNEL(CHANNEL) (((CHANNEL) <= ADC_CHANNEL_18) || ((CHANNEL) == ADC_CHANNEL_TEMPSENSOR)) FMC_BWTR3_ADDSET_3 (0x8U << FMC_BWTR3_ADDSET_Pos) USB_OTG_DOEPMSK_OPEM_Msk (0x1U << USB_OTG_DOEPMSK_OPEM_Pos) USART_CR1_PEIE_Pos (8U) __SDIO_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE EXTI_FTSR_TR13_Msk (0x1U << EXTI_FTSR_TR13_Pos) HAL_NAND_Read_SpareArea HAL_NAND_Read_SpareArea_8b ADC_CSR_EOC2_Msk (0x1U << ADC_CSR_EOC2_Pos) TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk FMC_BCR3_WAITPOL FMC_BCR3_WAITPOL_Msk CAN_F13R1_FB29_Pos (29U) __DEC128_MIN_EXP__ (-6142) GPIO_BSRR_BR_3 GPIO_BSRR_BR3 CAN_F11R2_FB23 CAN_F11R2_FB23_Msk IS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) CAN_FS1R_FSC1_Msk (0x1U << CAN_FS1R_FSC1_Pos) GPIO_OTYPER_OT_1 GPIO_OTYPER_OT1 RCC_PLLI2SCFGR_RST_VALUE 0x24003010U CAN_FS1R_FSC10_Msk (0x1U << CAN_FS1R_FSC10_Pos) __HAL_RCC_SPI2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI2RST)) CAN_F4R2_FB23 CAN_F4R2_FB23_Msk RTC_OUTPUT_REMAP_PB14 RTC_OUTPUT_REMAP_POS1 FMC_BTR1_ADDSET_3 (0x8U << FMC_BTR1_ADDSET_Pos) CRC_IDR_IDR_Pos (0U) GPIO_MODE_ANALOG 0x00000003U RTC_TAFCR_TAMPIE RTC_TAFCR_TAMPIE_Msk __datatype_type_tag(kind,type)  ADC_CR1_DISCONTINUOUS(_NBR_DISCONTINUOUSCONV_) (((_NBR_DISCONTINUOUSCONV_) - 1U) << ADC_CR1_DISCNUM_Pos) __GPIOF_FORCE_RESET __HAL_RCC_GPIOF_FORCE_RESET RCC_APB1LPENR_SPI3LPEN RCC_APB1LPENR_SPI3LPEN_Msk CAN_RDH0R_DATA4_Msk (0xFFU << CAN_RDH0R_DATA4_Pos) HSEON_BitNumber RCC_HSEON_BIT_NUMBER RCC_LSE_HIGHDRIVE_MODE ((uint8_t)0x01) TPI_FIFO1_ITM2_Pos 16U DMA_FIFO_THRESHOLD_3QUARTERSFULL ((uint32_t)DMA_SxFCR_FTH_1) GPIO_AF4_FMPI2C1 ((uint8_t)0x04) __APB2_FORCE_RESET __HAL_RCC_APB2_FORCE_RESET TIM_SMCR_ETP TIM_SMCR_ETP_Msk GPIO_LCKR_LCK8_Pos (8U) GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk SYSCFG_EXTICR2_EXTI7_PG 0x6000U xPSR_T_Msk (1UL << xPSR_T_Pos) INTMAX_C(x) __INTMAX_C(x) CAN_F12R1_FB26_Msk (0x1U << CAN_F12R1_FB26_Pos) TIM_DIER_COMDE_Msk (0x1U << TIM_DIER_COMDE_Pos) CAN_FA1R_FACT18_Msk (0x1U << CAN_FA1R_FACT18_Pos) __USART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE GPIO_BSRR_BR_7 GPIO_BSRR_BR7 __TIM16_CLK_SLEEP_DISABLE __HAL_RCC_TIM16_CLK_SLEEP_DISABLE TPI_FIFO0_ETM1_Pos 8U IS_GPIO_PIN_ACTION(ACTION) (((ACTION) == GPIO_PIN_RESET) || ((ACTION) == GPIO_PIN_SET)) VOS_BIT_NUMBER PWR_CR_VOS_Pos DWT_CTRL_POSTINIT_Pos 5U DCMI_CR_EDM_0 0x00000400U DMA_CHANNEL_3 0x06000000U __WWDG_RELEASE_RESET __HAL_RCC_WWDG_RELEASE_RESET __HAL_RCC_CEC_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CECLPEN)) RTC_BKP8R RTC_BKP8R_Msk HAL_SYSCFG_FASTMODEPLUS_I2C_PA9 I2C_FASTMODEPLUS_PA9 GPIO_BSRR_BR14_Msk (0x1U << GPIO_BSRR_BR14_Pos) GPIO_AFRL_AFSEL1_2 (0x4U << GPIO_AFRL_AFSEL1_Pos) USART_SR_TXE_Msk (0x1U << USART_SR_TXE_Pos) CAN_F2R2_FB12_Pos (12U) UINTMAX_C(x) __UINTMAX_C(x) USB_OTG_GINTMSK_EOPFM_Pos (15U) DMA_LIFCR_CTEIF0 DMA_LIFCR_CTEIF0_Msk __HAL_TIM_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|=(TIM_CR1_CEN)) USB_OTG_HCSPLT_SPLITEN USB_OTG_HCSPLT_SPLITEN_Msk TIM_DMABurstLength_3Transfers TIM_DMABURSTLENGTH_3TRANSFERS RCC_CIR_HSERDYC_Pos (19U) __FAST64 "ll" TIM_DMA_ID_TRIGGER ((uint16_t)0x0006) __HRTIM1_IS_CLK_DISABLED __HAL_RCC_HRTIM1_IS_CLK_DISABLED HAL_DMA_Init RCC_CR_HSITRIM_4 (0x10U << RCC_CR_HSITRIM_Pos) RCC_AHB1LPENR_BKPSRAMLPEN RCC_AHB1LPENR_BKPSRAMLPEN_Msk DMA1_Stream3_BASE (DMA1_BASE + 0x058U) RCC_DFSDM1CLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2 RCC_RTCCLKSOURCE_HSE_DIV30 0x001E0300U CAN_F7R2_FB19 CAN_F7R2_FB19_Msk RTC_TR_HU_1 (0x2U << RTC_TR_HU_Pos) SDIO_STA_DATAEND_Msk (0x1U << SDIO_STA_DATAEND_Pos) __GNUC_MINOR__ 3 JQOVF_EVENT ADC_JQOVF_EVENT CAN_F0R2_FB14 CAN_F0R2_FB14_Msk CAN_F8R1_FB9_Pos (9U) CAN_F13R2_FB12 CAN_F13R2_FB12_Msk SYSCFG_EXTICR4_EXTI15_PG 0x6000U SPDIFRX_CR_CHSEL_Pos (11U) QUADSPI_CCR_FMODE_0 (0x1U << QUADSPI_CCR_FMODE_Pos) SYSCFG_EXTICR2_EXTI4_Msk (0xFU << SYSCFG_EXTICR2_EXTI4_Pos) SYSCFG_EXTICR3_EXTI9_PJ 0x0090U FMC_SDTR1_TRAS_1 (0x2U << FMC_SDTR1_TRAS_Pos) USB_OTG_GINTMSK_OTGINT_Pos (2U) GPIO_AFRH_AFSEL8_0 (0x1U << GPIO_AFRH_AFSEL8_Pos) USB_OTG_GINTSTS_ESUSP USB_OTG_GINTSTS_ESUSP_Msk FMC_SDCR2_MWID_Msk (0x3U << FMC_SDCR2_MWID_Pos) FMC_PCR_ECCPS FMC_PCR_ECCPS_Msk GPIO_BSRR_BS10_Msk (0x1U << GPIO_BSRR_BS10_Pos) CAN_FFA1R_FFA6 CAN_FFA1R_FFA6_Msk __FLASH_CLK_SLEEP_ENABLE __HAL_RCC_FLASH_CLK_SLEEP_ENABLE RTC_CR_TSIE_Msk (0x1U << RTC_CR_TSIE_Pos) EXTI_EMR_MR15_Pos (15U) CAN_FFA1R_FFA13_Msk (0x1U << CAN_FFA1R_FFA13_Pos) USE_SPI_CRC 0U CAN_FS1R_FSC3_Msk (0x1U << CAN_FS1R_FSC3_Pos) CAN_TI0R_STID_Msk (0x7FFU << CAN_TI0R_STID_Pos) CAN_RF0R_FULL0_Msk (0x1U << CAN_RF0R_FULL0_Pos) FMC_BWTR3_BUSTURN_1 (0x2U << FMC_BWTR3_BUSTURN_Pos) FMPI2C_ISR_TCR_Pos (7U) _REENT_INIT_PTR_ZEROED(var) { (var)->_stdin = &(var)->__sf[0]; (var)->_stdout = &(var)->__sf[1]; (var)->_stderr = &(var)->__sf[2]; (var)->_new._reent._rand_next = 1; (var)->_new._reent._r48._seed[0] = _RAND48_SEED_0; (var)->_new._reent._r48._seed[1] = _RAND48_SEED_1; (var)->_new._reent._r48._seed[2] = _RAND48_SEED_2; (var)->_new._reent._r48._mult[0] = _RAND48_MULT_0; (var)->_new._reent._r48._mult[1] = _RAND48_MULT_1; (var)->_new._reent._r48._mult[2] = _RAND48_MULT_2; (var)->_new._reent._r48._add = _RAND48_ADD; } __HAL_ADC_GET_RESOLUTION ADC_GET_RESOLUTION __SPI3_FORCE_RESET __HAL_RCC_SPI3_FORCE_RESET TIM_DMABase_OR2 TIM_DMABASE_OR2 CAN_F4R2_FB22_Pos (22U) FMC_PCR_ECCEN_Msk (0x1U << FMC_PCR_ECCEN_Pos) CAN_BS1_16TQ ((uint32_t)CAN_BTR_TS1) CAN_F1R2_FB24_Msk (0x1U << CAN_F1R2_FB24_Pos) EXTI_PR_PR22_Msk (0x1U << EXTI_PR_PR22_Pos) ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING ((uint32_t)ADC_CR2_EXTEN) TIM_CCMR1_IC2F_0 (0x1U << TIM_CCMR1_IC2F_Pos) EXTI_RTSR_TR17_Msk (0x1U << EXTI_RTSR_TR17_Pos) CAN_F3R1_FB20_Msk (0x1U << CAN_F3R1_FB20_Pos) CoreDebug_DEMCR_VC_CORERESET_Pos 0U SDIO_DCTRL_RWMOD_Msk (0x1U << SDIO_DCTRL_RWMOD_Pos) CAN_RDH0R_DATA7 CAN_RDH0R_DATA7_Msk USB_OTG_GINTMSK_USBSUSPM_Pos (11U) CAN_TDH0R_DATA4_Pos (0U) GPIO_PUPDR_PUPD10_Pos (20U) __HAL_RCC_SDIO_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SDIOEN)) __HAL_RCC_FMC_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_FMCRST)) NFDBITS (sizeof (fd_mask) * 8) HAL_CAN_ERROR_BD (0x00000080U) SPI3 ((SPI_TypeDef *) SPI3_BASE) RCC_PLLI2SCFGR_PLLI2SN_2 (0x004U << RCC_PLLI2SCFGR_PLLI2SN_Pos) PHY_SPEED_STATUS ((uint16_t)0x0002U) RTC_OUTPUT_REMAP_PC13 RTC_OUTPUT_REMAP_NONE GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk RCC_DCKCFGR_SAI1SRC RCC_DCKCFGR_SAI1SRC_Msk FMC_BWTR1_ADDSET_0 (0x1U << FMC_BWTR1_ADDSET_Pos) GPIO_BRR_BR4_Msk (0x1U << GPIO_BRR_BR4_Pos) CAN_F4R2_FB16_Pos (16U) PRIu8 __PRI8(u) CAN_TDH1R_DATA6_Pos (16U) IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || ((INSTANCE) == ADC2) || ((INSTANCE) == ADC3)) DAC_DHR8RD_DACC2DHR_Msk (0xFFU << DAC_DHR8RD_DACC2DHR_Pos) GPIO_LCKR_LCK15_Pos (15U) TIM_BREAK_ENABLE (TIM_BDTR_BKE) IS_TIM_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) || ((SELECTION) == TIM_TS_ITR1) || ((SELECTION) == TIM_TS_ITR2) || ((SELECTION) == TIM_TS_ITR3) || ((SELECTION) == TIM_TS_TI1F_ED) || ((SELECTION) == TIM_TS_TI1FP1) || ((SELECTION) == TIM_TS_TI2FP2) || ((SELECTION) == TIM_TS_ETRF)) TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk FMC_BCR4_MUXEN_Msk (0x1U << FMC_BCR4_MUXEN_Pos) CAN_F13R1_FB10_Pos (10U) ADC_SQR1_SQ13_3 (0x08U << ADC_SQR1_SQ13_Pos) __UTA_IBIT__ 64 RCC_CFGR_MCO1PRE_2 (0x4U << RCC_CFGR_MCO1PRE_Pos) USB_OTG_GINTMSK_USBSUSPM_Msk (0x1U << USB_OTG_GINTMSK_USBSUSPM_Pos) USB_OTG_EPNUM_3 (0x8U << USB_OTG_EPNUM_Pos) SMBUS_GENERALCALL_ENABLED SMBUS_GENERALCALL_ENABLE SPI_CR2_FRF SPI_CR2_FRF_Msk CAN_MCR_ABOM_Msk (0x1U << CAN_MCR_ABOM_Pos) USB_OTG_DOEPCTL_EPDIS_Msk (0x1U << USB_OTG_DOEPCTL_EPDIS_Pos) USB_OTG_DOEPINT_OTEPSPR_Pos (5U) __LEAST32 "l" TIM_CCxN_DISABLE 0x00000000U CAN_ESR_EWGF_Pos (0U) GPIO_OTYPER_OT14_Pos (14U) USB_OTG_DCTL_GINSTS_Pos (2U) TIM_DIER_CC1DE_Pos (9U) GPIO_PUPDR_PUPDR14_1 GPIO_PUPDR_PUPD14_1 GPIO_PUPDR_PUPD8_0 (0x1U << GPIO_PUPDR_PUPD8_Pos) RCC_DCKCFGR2_SDIOSEL RCC_DCKCFGR2_SDIOSEL_Msk SYSCFG_MEMRMP_MEM_MODE_Pos (0U) RCC_PLLSAICFGR_PLLSAIM_2 (0x04U << RCC_PLLSAICFGR_PLLSAIM_Pos) DAC_DHR12LD_DACC2DHR DAC_DHR12LD_DACC2DHR_Msk __HAL_TIM_GetClockDivision __HAL_TIM_GET_CLOCKDIVISION USB_OTG_GINTMSK_RXFLVLM USB_OTG_GINTMSK_RXFLVLM_Msk RCC_APB2LPENR_TIM10LPEN_Msk (0x1U << RCC_APB2LPENR_TIM10LPEN_Pos) pRxBuffPtr CAN_F7R1_FB21_Msk (0x1U << CAN_F7R1_FB21_Pos) SAI1_BASE (APB2PERIPH_BASE + 0x5800U) DCMI_RIS_VSYNC_RIS DCMI_RIS_VSYNC_RIS_Msk CAN_F9R2_FB23_Pos (23U) IS_ADC_DATA_ALIGN(ALIGN) (((ALIGN) == ADC_DATAALIGN_RIGHT) || ((ALIGN) == ADC_DATAALIGN_LEFT)) __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE TIM7 ((TIM_TypeDef *) TIM7_BASE) DCMI_CR_CROP_Msk (0x1U << DCMI_CR_CROP_Pos) SDIO_STA_CMDACT_Msk (0x1U << SDIO_STA_CMDACT_Pos) CEC_ISR_TXERR_Pos (11U) CAN_F9R1_FB1_Msk (0x1U << CAN_F9R1_FB1_Pos) __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE()) CAN_F3R1_FB25 CAN_F3R1_FB25_Msk RTC_ISR_RSF_Pos (5U) RCC_CR_HSIRDY_Msk (0x1U << RCC_CR_HSIRDY_Pos) SDIO_ICR_CCRCFAILC_Msk (0x1U << SDIO_ICR_CCRCFAILC_Pos) CAN_F6R2_FB26_Pos (26U) CRC_CR_RESET_Pos (0U) USB_OTG_DIEPMSK_TOM USB_OTG_DIEPMSK_TOM_Msk DMA_LIFCR_CTCIF3 DMA_LIFCR_CTCIF3_Msk CAN_F3R2_FB27_Msk (0x1U << CAN_F3R2_FB27_Pos) CAN_RDH0R_DATA6_Msk (0xFFU << CAN_RDH0R_DATA6_Pos) TIM_TRGO_OC4REF ((TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0)) FMC_SR_ILEN_Pos (4U) __DIV_LPUART UART_DIV_LPUART ___int_least8_t_defined 1 SDIO_FIFOCNT_FIFOCOUNT SDIO_FIFOCNT_FIFOCOUNT_Msk CAN_F5R1_FB7_Msk (0x1U << CAN_F5R1_FB7_Pos) ScanConvMode FMC_BCR2_MTYP_0 (0x1U << FMC_BCR2_MTYP_Pos) ADC_SMPR2_SMP6 ADC_SMPR2_SMP6_Msk CAN_IER_FFIE0_Msk (0x1U << CAN_IER_FFIE0_Pos) DMA_HISR_HTIF6_Pos (20U) SDIO_CLKCR_NEGEDGE_Pos (13U) EXTI_EMR_MR15_Msk (0x1U << EXTI_EMR_MR15_Pos) RCC_CFGR_HPRE_DIV2 0x00000080U FMPI2C_CR1_NOSTRETCH FMPI2C_CR1_NOSTRETCH_Msk TIM_SMCR_TS_Msk (0x7U << TIM_SMCR_TS_Pos) SDIO_STA_TXFIFOHE_Pos (14U) __UFRACT_IBIT__ 0 TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk GPIO_OSPEEDR_OSPEED5_Pos (10U) GPIO_OSPEEDR_OSPEED10_Pos (20U) CAN_FLAG_ERRI (0x00000102U) USB_OTG_GINTSTS_GINAKEFF USB_OTG_GINTSTS_GINAKEFF_Msk IS_OPTIONBYTE(VALUE) (((VALUE) <= (OPTIONBYTE_WRP|OPTIONBYTE_RDP|OPTIONBYTE_USER|OPTIONBYTE_BOR))) CAN_FS1R_FSC2_Pos (2U) RCC_MCOSOURCE_HSI48 RCC_MCO1SOURCE_HSI48 SAI_xCLRFR_CWCKCFG SAI_xCLRFR_CWCKCFG_Msk __HAL_RCC_TIM3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM3LPEN)) PRIXPTR __PRIPTR(X) __HAL_RCC_TIM3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM3RST)) TIM_SMCR_ETPS_0 (0x1U << TIM_SMCR_ETPS_Pos) PWR_CR_VOS_Msk (0x3U << PWR_CR_VOS_Pos) RTC_CR_OSEL_0 (0x1U << RTC_CR_OSEL_Pos) GET_GPIO_INDEX GPIO_GET_INDEX FMPI2C_ICR_PECCF FMPI2C_ICR_PECCF_Msk RCC_PLLI2SCFGR_PLLI2SM_4 (0x10U << RCC_PLLI2SCFGR_PLLI2SM_Pos) __TIM18_IS_CLK_ENABLED __HAL_RCC_TIM18_IS_CLK_ENABLED __GPIOB_FORCE_RESET __HAL_RCC_GPIOB_FORCE_RESET QUADSPI_SR_FLEVEL_2 (0x04U << QUADSPI_SR_FLEVEL_Pos) TIM_DMABurstLength_7Transfers TIM_DMABURSTLENGTH_7TRANSFERS UINT_FAST8_MAX (__UINT_FAST8_MAX__) ADC_JOFR1_JOFFSET1 ADC_JOFR1_JOFFSET1_Msk RCC_RTCCLKSOURCE_HSE_DIV27 0x001B0300U CEC_ISR_BRE CEC_ISR_BRE_Msk _SIZE_T_DEFINED  CAN_F4R1_FB10_Msk (0x1U << CAN_F4R1_FB10_Pos) __HAL_I2C_FREQ_RANGE I2C_FREQ_RANGE FLASH_CR_LOCK_Msk (0x1U << FLASH_CR_LOCK_Pos) FMC_BCR2_MBKEN_Msk (0x1U << FMC_BCR2_MBKEN_Pos) SCNo64 __SCN64(o) CAN_F0R2_FB25_Pos (25U) CAN_F5R1_FB11 CAN_F5R1_FB11_Msk EXTI_FTSR_TR1_Msk (0x1U << EXTI_FTSR_TR1_Pos) FLASH_CR_MER2_Pos (15U) CAN_F0R1_FB26_Pos (26U) USART_CR2_ADD USART_CR2_ADD_Msk RTC_ISR_SHPF RTC_ISR_SHPF_Msk __SAI1_CLK_SLEEP_DISABLE __HAL_RCC_SAI1_CLK_SLEEP_DISABLE CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) FMC_BCR4_MWID_Msk (0x3U << FMC_BCR4_MWID_Pos) __HAL_PWR_INTERNALWAKEUP_DISABLE HAL_PWREx_DisableInternalWakeUpLine __ARM_FEATURE_CRYPTO QUADSPI_CCR_ADMODE_0 (0x1U << QUADSPI_CCR_ADMODE_Pos) CAN_F10R2_FB5_Pos (5U) CAN_F8R2_FB18 CAN_F8R2_FB18_Msk USB_OTG_DCTL_RWUSIG USB_OTG_DCTL_RWUSIG_Msk CAN_TDT2R_DLC_Pos (0U) CAN_F4R1_FB4_Msk (0x1U << CAN_F4R1_FB4_Pos) CAN_RI1R_IDE CAN_RI1R_IDE_Msk __TIM22_CLK_ENABLE __HAL_RCC_TIM22_CLK_ENABLE XferAbortCallback __HAL_RCC_PWR_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_PWRRST)) DMA_MBURST_INC4 ((uint32_t)DMA_SxCR_MBURST_0) DMA_HIFCR_CFEIF4 DMA_HIFCR_CFEIF4_Msk CAN_F6R2_FB9_Pos (9U) __DEC128_MANT_DIG__ 34 SAI_xSR_FLVL SAI_xSR_FLVL_Msk FLASH_CR_SER_Pos (1U) QUADSPI_CR_PRESCALER_0 (0x01U << QUADSPI_CR_PRESCALER_Pos) _DEFUN_VOID(name) name(_NOARGS) CAN_F12R2_FB10_Msk (0x1U << CAN_F12R2_FB10_Pos) TIM_CCR3_CCR3_Pos (0U) USART_CR2_CPOL_Msk (0x1U << USART_CR2_CPOL_Pos) __CRYP_CLK_SLEEP_DISABLE __HAL_RCC_CRYP_CLK_SLEEP_DISABLE TIM_DIER_UIE_Pos (0U) RCC_DCKCFGR2_CECSEL_Pos (26U) DMA_SxFCR_FTH_1 (0x2U << DMA_SxFCR_FTH_Pos) CAN_F2R1_FB2 CAN_F2R1_FB2_Msk USART_CR1_OVER8 USART_CR1_OVER8_Msk PRIiLEAST8 __PRI8LEAST(i) USB_OTG_HCINT_FRMOR_Msk (0x1U << USB_OTG_HCINT_FRMOR_Pos) uint8_t INT_FAST16_MIN (-__INT_FAST16_MAX__ - 1) __HAL_FREEZE_TIM14_DBGMCU __HAL_DBGMCU_FREEZE_TIM14 CAN_F1R1_FB15_Msk (0x1U << CAN_F1R1_FB15_Pos) USB_OTG_DIEPMSK_INEPNMM_Msk (0x1U << USB_OTG_DIEPMSK_INEPNMM_Pos) OB_RDP_LEVEL2 OB_RDP_LEVEL_2 __HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE() do{__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE(); __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE(); }while(0U) CAN_F13R2_FB4_Pos (4U) EXTI_SWIER_SWIER4_Msk (0x1U << EXTI_SWIER_SWIER4_Pos) SYSCFG_CFGR_FMPI2C1_SDA SYSCFG_CFGR_FMPI2C1_SDA_Msk __HAL_RCC_TIM5_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM5RST)) IS_RCC_LSE_MODE(MODE) (((MODE) == RCC_LSE_LOWPOWER_MODE) || ((MODE) == RCC_LSE_HIGHDRIVE_MODE)) IS_CAN_STDID(STDID) ((STDID) <= 0x7FFU) PRIdFAST16 __PRI16FAST(d) CAN_IER_WKUIE_Msk (0x1U << CAN_IER_WKUIE_Pos) __HAL_RCC_TIM8_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM8RST)) SPDIFRX_DR0_DR_Pos (0U) PRIoLEAST8 __PRI8LEAST(o) IS_CAN_MODE(MODE) (((MODE) == CAN_MODE_NORMAL) || ((MODE) == CAN_MODE_LOOPBACK)|| ((MODE) == CAN_MODE_SILENT) || ((MODE) == CAN_MODE_SILENT_LOOPBACK)) CAN_F9R2_FB8_Pos (8U) RCC_APB1ENR_I2C3EN_Pos (23U) CAN_F11R2_FB23_Pos (23U) USB_OTG_HCINT_BBERR USB_OTG_HCINT_BBERR_Msk CAN_FFA1R_FFA3_Msk (0x1U << CAN_FFA1R_FFA3_Pos) __DAC_CLK_SLEEP_ENABLE __HAL_RCC_DAC_CLK_SLEEP_ENABLE __ULLACCUM_EPSILON__ 0x1P-32ULLK RCC_CFGR_MCO2PRE_2 (0x4U << RCC_CFGR_MCO2PRE_Pos) USB_OTG_HCINTMSK_NAKM USB_OTG_HCINTMSK_NAKM_Msk RTC_ALRMBR_SU_Pos (0U) CAN_F11R1_FB5_Msk (0x1U << CAN_F11R1_FB5_Pos) GPIO_OSPEEDR_OSPEED7_Msk (0x3U << GPIO_OSPEEDR_OSPEED7_Pos) SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) CAN_F1R2_FB21 CAN_F1R2_FB21_Msk __TIM11_CLK_SLEEP_ENABLE __HAL_RCC_TIM11_CLK_SLEEP_ENABLE __USART6_CLK_SLEEP_ENABLE __HAL_RCC_USART6_CLK_SLEEP_ENABLE FMC_BTR2_CLKDIV_Pos (20U) CAN_F2R2_FB7_Msk (0x1U << CAN_F2R2_FB7_Pos) __SPI6_CLK_ENABLE __HAL_RCC_SPI6_CLK_ENABLE HAL_LTDC_StructInitFromAdaptedCommandConfig HAL_LTDCEx_StructInitFromAdaptedCommandConfig CAN_F4R2_FB17_Msk (0x1U << CAN_F4R2_FB17_Pos) FMPI2C_CR1_RXDMAEN FMPI2C_CR1_RXDMAEN_Msk MPU_RASR_SRD_Pos 8U RTC_TSTR_HT RTC_TSTR_HT_Msk CAN_F6R1_FB13_Msk (0x1U << CAN_F6R1_FB13_Pos) USB_OTG_HCTSIZ_DOPING_Pos (31U) __HAL_ADC_IS_ENABLED ADC_IS_ENABLE SDIO_STA_CMDREND_Msk (0x1U << SDIO_STA_CMDREND_Pos) DCMI_IRQn SDIO_CLKCR_WIDBUS_Msk (0x3U << SDIO_CLKCR_WIDBUS_Pos) SPI_SR_MODF_Msk (0x1U << SPI_SR_MODF_Pos) TIM_DMABase_RCR TIM_DMABASE_RCR TIM_OCMODE_PWM2 (TIM_CCMR1_OC1M) DMA_FLAG_FEIF1_5 0x00000040U GPIO_OSPEEDR_OSPEED10 GPIO_OSPEEDR_OSPEED10_Msk GPIO_MODER_MODER3 GPIO_MODER_MODER3_Msk __TIM5_RELEASE_RESET __HAL_RCC_TIM5_RELEASE_RESET USB_OTG_HPRT_PTCTL_Msk (0xFU << USB_OTG_HPRT_PTCTL_Pos) GPIO_IDR_ID8_Msk (0x1U << GPIO_IDR_ID8_Pos) UART_CR3_REG_INDEX 3U SYSCFG_EXTICR3_EXTI11_PF 0x5000U PCCARD_SUCCESS HAL_PCCARD_STATUS_SUCCESS FLASH_PSIZE_HALF_WORD 0x00000100U __TIM22_RELEASE_RESET __HAL_RCC_TIM22_RELEASE_RESET __WWDG_CLK_SLEEP_ENABLE __HAL_RCC_WWDG_CLK_SLEEP_ENABLE CAN_IER_EWGIE_Pos (8U) CAN_F2R1_FB7_Msk (0x1U << CAN_F2R1_FB7_Pos) RCC_AHB1RSTR_GPIOHRST_Pos (7U) wint_t CAN_F9R2_FB15_Msk (0x1U << CAN_F9R2_FB15_Pos) USB_OTG_GRSTCTL_DMAREQ_Msk (0x1U << USB_OTG_GRSTCTL_DMAREQ_Pos) CAN_F13R1_FB8_Msk (0x1U << CAN_F13R1_FB8_Pos) __CRS_CLK_SLEEP_ENABLE __HAL_RCC_CRS_CLK_SLEEP_ENABLE __HAL_RCC_GPIOG_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN); UNUSED(tmpreg); } while(0U) _funlockfile(fp) (((fp)->_flags & __SSTR) ? 0 : __lock_release_recursive((fp)->_lock)) USB_OTG_FRMNUM_0 (0x1U << USB_OTG_FRMNUM_Pos) CEC_IER_BREIE_Pos (3U) GPIO_AF4_CEC ((uint8_t)0x04) EXTI_RTSR_TR0_Pos (0U) RCC_APB1ENR_CAN2EN RCC_APB1ENR_CAN2EN_Msk CAN_FA1R_FACT7_Msk (0x1U << CAN_FA1R_FACT7_Pos) __FSMC_FORCE_RESET __HAL_RCC_FSMC_FORCE_RESET _SYS_FEATURES_H  __HAL_RCC_GET_SPDIFRX_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL)) CAN_F11R2_FB25_Msk (0x1U << CAN_F11R2_FB25_Pos) CAN_F2R2_FB2_Pos (2U) __HAL_RCC_DFSDM_RELEASE_RESET __HAL_RCC_DFSDM1_RELEASE_RESET CAN_F4R1_FB24 CAN_F4R1_FB24_Msk CAN_F1R2_FB4_Msk (0x1U << CAN_F1R2_FB4_Pos) CAN_F12R1_FB1 CAN_F12R1_FB1_Msk USB_OTG_GLPMCFG_L1DSEN_Msk (0x1U << USB_OTG_GLPMCFG_L1DSEN_Pos) RCC_OSCILLATORTYPE_HSI 0x00000002U HAL_REMAPDMA_USART1_TX_DMA_CH4 DMA_REMAP_USART1_TX_DMA_CH4 __HAL_UNFREEZE_CAN2_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN2 __HAL_FREEZE_TIM7_DBGMCU __HAL_DBGMCU_FREEZE_TIM7 SAI_xSR_AFSDET SAI_xSR_AFSDET_Msk IS_ADC_MODE(MODE) (((MODE) == ADC_MODE_INDEPENDENT) || ((MODE) == ADC_DUALMODE_REGSIMULT_INJECSIMULT) || ((MODE) == ADC_DUALMODE_REGSIMULT_ALTERTRIG) || ((MODE) == ADC_DUALMODE_INJECSIMULT) || ((MODE) == ADC_DUALMODE_REGSIMULT) || ((MODE) == ADC_DUALMODE_INTERL) || ((MODE) == ADC_DUALMODE_ALTERTRIG) || ((MODE) == ADC_TRIPLEMODE_REGSIMULT_INJECSIMULT) || ((MODE) == ADC_TRIPLEMODE_REGSIMULT_AlterTrig) || ((MODE) == ADC_TRIPLEMODE_INJECSIMULT) || ((MODE) == ADC_TRIPLEMODE_REGSIMULT) || ((MODE) == ADC_TRIPLEMODE_INTERL) || ((MODE) == ADC_TRIPLEMODE_ALTERTRIG)) __AHB3_RELEASE_RESET __HAL_RCC_AHB3_RELEASE_RESET CAN_F1R2_FB16_Pos (16U) EXTI_PR_PR11_Pos (11U) CAN_F6R1_FB30_Msk (0x1U << CAN_F6R1_FB30_Pos) PRIuMAX __PRIMAX(u) DWT_CTRL_CPIEVTENA_Pos 17U RCC_CFGR_PPRE2_2 (0x4U << RCC_CFGR_PPRE2_Pos) signed char __GCC_ATOMIC_CHAR16_T_LOCK_FREE 2 FMPI2C_CR2_START_Pos (13U) EXTI_EMR_MR10_Msk (0x1U << EXTI_EMR_MR10_Pos) TIM_TRIGGERPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 Lock SPI_SR_BSY_Msk (0x1U << SPI_SR_BSY_Pos) CAN_F11R1_FB12_Msk (0x1U << CAN_F11R1_FB12_Pos) GPIO_BRR_BR2 GPIO_BRR_BR2_Msk SCNuMAX __SCNMAX(u) SAI_xCLRFR_CLFSDET SAI_xCLRFR_CLFSDET_Msk __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIODLPEN)) SYSCFG_EXTICR2_EXTI7_PD 0x3000U DMA_IT_TC ((uint32_t)DMA_SxCR_TCIE) RCC_APB1ENR_SPI3EN_Pos (15U) __SFRACT_MAX__ 0X7FP-7HR __HAL_PWR_PVD_EXTI_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT RTC_ALRMBR_MNU_Pos (8U) __TIM14_CLK_SLEEP_ENABLE __HAL_RCC_TIM14_CLK_SLEEP_ENABLE TIM_DMABURSTLENGTH_12TRANSFERS 0x00000B00U USB_OTG_GRSTCTL_FCRST_Msk (0x1U << USB_OTG_GRSTCTL_FCRST_Pos) FMC_SDRTR_CRE_Msk (0x1U << FMC_SDRTR_CRE_Pos) HASH_AlgoMode_HMAC HASH_ALGOMODE_HMAC USB_OTG_HPRT_PCSTS_Pos (0U) CAN_F3R2_FB2_Msk (0x1U << CAN_F3R2_FB2_Pos) __DEC64_SUBNORMAL_MIN__ 0.000000000000001E-383DD USB_OTG_GRSTCTL_DMAREQ USB_OTG_GRSTCTL_DMAREQ_Msk FMC_BWTR3_DATAST_2 (0x04U << FMC_BWTR3_DATAST_Pos) GPIO_PUPDR_PUPD11_0 (0x1U << GPIO_PUPDR_PUPD11_Pos) ADC_ALL_CHANNELS 0x00000001U SAI_xCLRFR_CAFSDET SAI_xCLRFR_CAFSDET_Msk SAI_xCR1_DMAEN_Pos (17U) TIM_DCR_DBL_0 (0x01U << TIM_DCR_DBL_Pos) __int32_t_defined 1 CAN_F4R1_FB11_Pos (11U) RCC_APB1RSTR_TIM14RST_Pos (8U) RCC_CIR_HSIRDYC RCC_CIR_HSIRDYC_Msk ADC_CSR_JSTRT1_Msk (0x1U << ADC_CSR_JSTRT1_Pos) CAN_F0R2_FB1_Msk (0x1U << CAN_F0R2_FB1_Pos) CAN_F0R1_FB15 CAN_F0R1_FB15_Msk __wch CAN_F3R2_FB26_Pos (26U) __ULACCUM_FBIT__ 32 EXTI_PR_PR8_Pos (8U) OB_PCROP_SECTOR_7 0x00000080U __HAL_RCC_TIM10_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) != RESET) DCMI_CR_JPEG DCMI_CR_JPEG_Msk FMC_BCR3_WREN_Msk (0x1U << FMC_BCR3_WREN_Pos) TIM_TRGO_OC1REF (TIM_CR2_MMS_2) RESERVED0 RESERVED1 RESERVED2 RESERVED3 RESERVED4 RESERVED5 RESERVED6 __HAL_RCC_USB_OTG_HS_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_OTGHRST)) GPIO_OSPEEDR_OSPEED0 GPIO_OSPEEDR_OSPEED0_Msk USB_OTG_HS ((USB_OTG_GlobalTypeDef *) USB_OTG_HS_PERIPH_BASE) ADC_BASE ADC123_COMMON_BASE __FSMC_CLK_DISABLE __HAL_RCC_FSMC_CLK_DISABLE USB_OTG_HCINT_CHH_Pos (1U) CAN_BS1_6TQ ((uint32_t)(CAN_BTR_TS1_2 | CAN_BTR_TS1_0)) ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk SAI_xCR2_MUTECNT_0 (0x01U << SAI_xCR2_MUTECNT_Pos) ADC_SQR3_SQ2_1 (0x02U << ADC_SQR3_SQ2_Pos) CAN_FS1R_FSC15_Pos (15U) HAL_DATA_EEPROMEx_Erase HAL_FLASHEx_DATAEEPROM_Erase DWT_FUNCTION_DATAVADDR1_Pos 16U SYSCFG_MEMRMP_SWP_FMC SYSCFG_MEMRMP_SWP_FMC_Msk OB_PCROP_DESELECTED ((uint8_t)0x00) CAN_F10R1_FB6_Pos (6U) TAMP_STAMP_IRQn ADC_TRIPLEMODE_INTERL ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0)) EXTI_FTSR_TR16 EXTI_FTSR_TR16_Msk CAN_TDT0R_TIME_Msk (0xFFFFU << CAN_TDT0R_TIME_Pos) WWDG_SR_EWIF_Pos (0U) GPIO_AFRH_AFRH7_0 GPIO_AFRH_AFSEL15_0 TIM_EventSource_CC3 TIM_EVENTSOURCE_CC3 QUADSPI_CCR_INSTRUCTION_2 (0x04U << QUADSPI_CCR_INSTRUCTION_Pos) USB_OTG_PCGCR_STPPCLK_Msk (0x1U << USB_OTG_PCGCR_STPPCLK_Pos) RCC_CKGATENR_CM4DBG_CKEN_Msk (0x1U << RCC_CKGATENR_CM4DBG_CKEN_Pos) GPIO_OSPEEDER_OSPEEDR8_0 GPIO_OSPEEDR_OSPEED8_0 __HAL_ADC_CFGR_INJECT_AUTO_CONVERSION ADC_CFGR_INJECT_AUTO_CONVERSION QUADSPI_CCR_ABMODE_Pos (14U) CAN_TDT1R_TIME_Pos (16U) TIM_CR1_CKD TIM_CR1_CKD_Msk CAN_F11R2_FB5 CAN_F11R2_FB5_Msk RTC_TAFCR_TAMPFLT RTC_TAFCR_TAMPFLT_Msk EXTI_RTSR_TR17_Pos (17U) TIM_BDTR_LOCK_Msk (0x3U << TIM_BDTR_LOCK_Pos) EXTI_EMR_MR6_Pos (6U) SPDIFRX_CR_CUMSK SPDIFRX_CR_CUMSK_Msk ADC_SMPR1_SMP13_Msk (0x7U << ADC_SMPR1_SMP13_Pos) CAN_F12R2_FB25 CAN_F12R2_FB25_Msk IS_ADC_REGULAR_LENGTH(LENGTH) (((LENGTH) >= 1U) && ((LENGTH) <= 16U)) EXTI_RTSR_TR2 EXTI_RTSR_TR2_Msk RCC_CFGR_SWS_Pos (2U) CAN_F1R1_FB12_Pos (12U) ADC_SQR3_SQ2_Pos (5U) FMC_BCR1_WAITCFG FMC_BCR1_WAITCFG_Msk OB_PCROP_SECTOR_4 0x00000010U ADC_JOFR2_JOFFSET2_Msk (0xFFFU << ADC_JOFR2_JOFFSET2_Pos) DCMI_RIS_OVR_RIS_Msk (0x1U << DCMI_RIS_OVR_RIS_Pos) I2C_OAR1_ADDMODE I2C_OAR1_ADDMODE_Msk RCC_AHB1RSTR_GPIOCRST RCC_AHB1RSTR_GPIOCRST_Msk SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) CAN_F13R1_FB5_Pos (5U) __SIZEOF_POINTER__ 4 SPI_SR_MODF SPI_SR_MODF_Msk DAC_CR_MAMP2_Pos (24U) RCC_AHB2RSTR_DCMIRST_Pos (0U) RCC_SSCGR_MODPER RCC_SSCGR_MODPER_Msk FLASH_OPTCR_nRST_STDBY_Msk (0x1U << FLASH_OPTCR_nRST_STDBY_Pos) FMC_PATT_ATTSET2_4 (0x10U << FMC_PATT_ATTSET2_Pos) RCC_CR_HSION RCC_CR_HSION_Msk FMC_PATT_ATTWAIT2_2 (0x04U << FMC_PATT_ATTWAIT2_Pos) __USART6_CLK_DISABLE __HAL_RCC_USART6_CLK_DISABLE CAN_F9R1_FB9_Pos (9U) FMC_BCR2_BURSTEN_Msk (0x1U << FMC_BCR2_BURSTEN_Pos) CAN_F7R1_FB20_Msk (0x1U << CAN_F7R1_FB20_Pos) TIM_TypeDef TIM_SR_CC3IF_Msk (0x1U << TIM_SR_CC3IF_Pos) TIM_FLAG_CC1 (TIM_SR_CC1IF) GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk __HAL_SMBUS_GET_DIR SMBUS_GET_DIR SD_SDMMC_UNKNOWN_FUNCTION SD_SDIO_UNKNOWN_FUNCTION ADC_EXTERNALTRIGCONVEDGE_RISING ((uint32_t)ADC_CR2_EXTEN_0) __CC_SUPPORTS_WARNING 1 __GPIOE_CLK_DISABLE __HAL_RCC_GPIOE_CLK_DISABLE __HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN))!= RESET) CAN_F13R2_FB1 CAN_F13R2_FB1_Msk RCC_MCODIV_3 ((uint32_t)RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_2) __HAL_DMA_SET_COUNTER(__HANDLE__,__COUNTER__) ((__HANDLE__)->Instance->NDTR = (uint16_t)(__COUNTER__)) CAN_F8R2_FB25 CAN_F8R2_FB25_Msk CAN_F8R1_FB31_Pos (31U) CAN_TI0R_EXID_Msk (0x3FFFFU << CAN_TI0R_EXID_Pos) DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos (25U) RCC_CIR_PLLRDYIE_Pos (12U) CAN_F1R2_FB20 CAN_F1R2_FB20_Msk FMC_PCR_TAR_1 (0x2U << FMC_PCR_TAR_Pos) __HAL_ADC_CFGR_INJECT_DISCCONTINUOUS ADC_CFGR_INJECT_DISCCONTINUOUS FMPI2C_CR1_SBC FMPI2C_CR1_SBC_Msk I2C_CR1_ENARP I2C_CR1_ENARP_Msk USB_OTG_HPRT_PLSTS_1 (0x2U << USB_OTG_HPRT_PLSTS_Pos) CAN_RDH0R_DATA4_Pos (0U) USB_OTG_DIEPEACHMSK1_INEPNMM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos) SDIO_ICR_CMDSENTC SDIO_ICR_CMDSENTC_Msk CAN_FLAG_LOW0 (0x0000051DU) USB_OTG_HCCHAR_EPNUM_2 (0x4U << USB_OTG_HCCHAR_EPNUM_Pos) CF_SECTOR_COUNT ATA_SECTOR_COUNT TIM_BDTR_OSSI_Msk (0x1U << TIM_BDTR_OSSI_Pos) SPDIFRX_DR0_DR SPDIFRX_DR0_DR_Msk CAN_FFA1R_FFA9 CAN_FFA1R_FFA9_Msk RCC_SYSCLK_DIV2 RCC_CFGR_HPRE_DIV2 USART_SR_TC_Msk (0x1U << USART_SR_TC_Pos) RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk CAN_F7R1_FB8 CAN_F7R1_FB8_Msk USB_OTG_HPRT_PSUSP_Pos (7U) __DIV_SAMPLING8 UART_DIV_SAMPLING8 CAN_TDL1R_DATA1_Msk (0xFFU << CAN_TDL1R_DATA1_Pos) SYSCFG_EXTICR4_EXTI13_PE 0x0040U EXTI1_IRQn CAN_F2R2_FB29_Msk (0x1U << CAN_F2R2_FB29_Pos) USART_GTPR_PSC_6 (0x40U << USART_GTPR_PSC_Pos) QUADSPI_DCR_CKMODE QUADSPI_DCR_CKMODE_Msk __ARM_FEATURE_COPROC 15 USB_OTG_GAHBCFG_HBSTLEN_Msk (0xFU << USB_OTG_GAHBCFG_HBSTLEN_Pos) __ULLACCUM_FBIT__ 32 RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk __DECIMAL_DIG__ 17 CAN_F8R1_FB25_Pos (25U) USB_OTG_GINTSTS_RSTDET_Pos (23U) USB_OTG_DIEPEACHMSK1_BIM_Pos (9U) GPIO_MODER_MODE14_Pos (28U) __USART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE EXTI_SWIER_SWIER21_Pos (21U) CAN_FA1R_FACT12_Msk (0x1U << CAN_FA1R_FACT12_Pos) TIM_CCMR2_IC4F_2 (0x4U << TIM_CCMR2_IC4F_Pos) RCC_APB2LPENR_TIM1LPEN RCC_APB2LPENR_TIM1LPEN_Msk CAN_TI1R_TXRQ CAN_TI1R_TXRQ_Msk __HAL_RCC_TIM11_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM11EN)) RCC_APB1ENR_SPDIFRXEN_Pos (16U) __SAI2_CLK_ENABLE __HAL_RCC_SAI2_CLK_ENABLE RTC_ISR_RECALPF RTC_ISR_RECALPF_Msk GPIO_AFRL_AFRL0 GPIO_AFRL_AFSEL0 RCC_PLLSAICFGR_PLLSAIM RCC_PLLSAICFGR_PLLSAIM_Msk _REENT_CHECK_ASCTIME_BUF(ptr)  __HAL_DMA_DISABLE_IT(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR &= ~(__INTERRUPT__))) CAN_F2R1_FB3_Pos (3U) QUADSPI_CR_ABORT_Msk (0x1U << QUADSPI_CR_ABORT_Pos) EXTI_SWIER_SWIER4 EXTI_SWIER_SWIER4_Msk EOC_SINGLE_CONV ADC_EOC_SINGLE_CONV __INT8_MAX__ 0x7f RCC_CIR_PLLI2SRDYC_Msk (0x1U << RCC_CIR_PLLI2SRDYC_Pos) CAN_F4R2_FB16 CAN_F4R2_FB16_Msk DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk CAN_F7R2_FB27_Msk (0x1U << CAN_F7R2_FB27_Pos) HAL_ADC_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINT() : HAL_ADCEx_DisableVREFINT()) CAN_RDL1R_DATA1_Msk (0xFFU << CAN_RDL1R_DATA1_Pos) _SYS_REENT_H_  __HAL_UNFREEZE_TIM12_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM12 __BKPSRAM_CLK_SLEEP_DISABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE CAN_F9R1_FB23_Msk (0x1U << CAN_F9R1_FB23_Pos) FMPI2C_CR2_SADD_Msk (0x3FFU << FMPI2C_CR2_SADD_Pos) GPIO_PUPDR_PUPD13_Msk (0x3U << GPIO_PUPDR_PUPD13_Pos) __HAL_ADC_COMMON_REGISTER ADC_COMMON_REGISTER RCC_APB1RSTR_DACRST_Pos (29U) __HAL_RCC_QSPI_CLK_DISABLE() (RCC->AHB3ENR &= ~(RCC_AHB3ENR_QSPIEN)) CIR_BYTE2_ADDRESS RCC_CIR_BYTE2_ADDRESS GPIO_PIN_MASK 0x0000FFFFU Parent FMC_BTR4_BUSTURN_3 (0x8U << FMC_BTR4_BUSTURN_Pos) __USART6_CLK_ENABLE __HAL_RCC_USART6_CLK_ENABLE DMA_SxCR_DMEIE DMA_SxCR_DMEIE_Msk COMP_EXTI_LINE_COMP3_EVENT COMP_EXTI_LINE_COMP3 CAN_F13R2_FB28_Msk (0x1U << CAN_F13R2_FB28_Pos) GPIO_OTYPER_OT5_Msk (0x1U << GPIO_OTYPER_OT5_Pos) QUADSPI_CR_FTHRES_Pos (8U) FLASH_DisableRunPowerDown HAL_FLASHEx_DisableRunPowerDown TIM_SMCR_ETF_0 (0x1U << TIM_SMCR_ETF_Pos) __DAC1_CLK_SLEEP_ENABLE __HAL_RCC_DAC1_CLK_SLEEP_ENABLE CAN_F7R2_FB11_Pos (11U) CAN_F9R1_FB1 CAN_F9R1_FB1_Msk ADC_SMPR1_SMP10 ADC_SMPR1_SMP10_Msk ADC_TWOSAMPLINGDELAY_5CYCLES 0x00000000U UART_MODE_TX_RX ((uint32_t)(USART_CR1_TE |USART_CR1_RE)) FMPI2C_TXDR_TXDATA_Pos (0U) GPIO_OSPEEDER_OSPEEDR3_0 GPIO_OSPEEDR_OSPEED3_0 DMA_FLAG_FEIF0_4 0x00000001U CAN_F8R2_FB1 CAN_F8R2_FB1_Msk CEC ((CEC_TypeDef *) CEC_BASE) __TIM16_FORCE_RESET __HAL_RCC_TIM16_FORCE_RESET I2C_CR1_ACK I2C_CR1_ACK_Msk CAN_RDL0R_DATA0 CAN_RDL0R_DATA0_Msk DAC_DHR8RD_DACC1DHR_Msk (0xFFU << DAC_DHR8RD_DACC1DHR_Pos) CAN_F10R2_FB27_Pos (27U) OPAMP_NONINVERTINGINPUT_VP2 OPAMP_NONINVERTINGINPUT_IO2 __SIZE_MAX__ 0xffffffffU SAI_xSLOTR_SLOTEN SAI_xSLOTR_SLOTEN_Msk SYSCFG_EXTICR2_EXTI4_PB 0x0001U EXTI_PR_PR3_Msk (0x1U << EXTI_PR_PR3_Pos) GPIO_IDR_ID8_Pos (8U) GPIO_PULLUP 0x00000001U GPIO_SPEED_FREQ_HIGH 0x00000002U CAN_F13R1_FB15_Msk (0x1U << CAN_F13R1_FB15_Pos) __TSC_CLK_SLEEP_ENABLE __HAL_RCC_TSC_CLK_SLEEP_ENABLE FLASH_OPTCR_RDP FLASH_OPTCR_RDP_Msk CAN_F4R1_FB31 CAN_F4R1_FB31_Msk GPIO_MODER_MODE15_1 (0x2U << GPIO_MODER_MODE15_Pos) FMPI2C_CR1_ADDRIE_Pos (3U) DMA_LIFCR_CTEIF1_Pos (9U) CAN_F10R2_FB10 CAN_F10R2_FB10_Msk SCNuPTR __SCNPTR(u) CAN_FA1R_FACT3_Msk (0x1U << CAN_FA1R_FACT3_Pos) USB_OTG_GOTGCTL_DHNPEN USB_OTG_GOTGCTL_DHNPEN_Msk CAN_F9R2_FB1_Msk (0x1U << CAN_F9R2_FB1_Pos) RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk DAC_CR_TSEL2_2 (0x4U << DAC_CR_TSEL2_Pos) RTC_CR_ALRBIE_Pos (13U) CAN_F12R1_FB1_Msk (0x1U << CAN_F12R1_FB1_Pos) TIM_DMABurstLength_1Transfer TIM_DMABURSTLENGTH_1TRANSFER RCC_PLLCFGR_PLLP RCC_PLLCFGR_PLLP_Msk TIM_EVENTSOURCE_BREAK TIM_EGR_BG CAN_FFA1R_FFA5 CAN_FFA1R_FFA5_Msk SPDIFRX_CR_PMSK_Msk (0x1U << SPDIFRX_CR_PMSK_Pos) CAN_F9R2_FB21_Pos (21U) RCC_APB2ENR_SAI1EN RCC_APB2ENR_SAI1EN_Msk CAN_F11R1_FB2_Msk (0x1U << CAN_F11R1_FB2_Pos) CAN_F5R2_FB7_Msk (0x1U << CAN_F5R2_FB7_Pos) USB_OTG_DIEPINT_XFRC_Msk (0x1U << USB_OTG_DIEPINT_XFRC_Pos) CAN_F1R1_FB11_Pos (11U) FMC_PMEM_MEMSET2_3 (0x08U << FMC_PMEM_MEMSET2_Pos) __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__) (((__RTCCLKSource__) & RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) ? MODIFY_REG(RCC->CFGR, RCC_CFGR_RTCPRE, ((__RTCCLKSource__) & 0xFFFFCFFU)) : CLEAR_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) __HAL_TIM_DISABLE_DMA(__HANDLE__,__DMA__) ((__HANDLE__)->Instance->DIER &= ~(__DMA__)) SDIO_STA_RXFIFOE_Pos (19U) TIM_SET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__,__POLARITY__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER |= (__POLARITY__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 4U)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 8U)) : ((__HANDLE__)->Instance->CCER |= (((__POLARITY__) << 12U) & TIM_CCER_CC4P))) VLAN_TAG ETH_VLAN_TAG FMC_SDCR1_NB_Msk (0x1U << FMC_SDCR1_NB_Pos) __SPI5_CLK_SLEEP_ENABLE __HAL_RCC_SPI5_CLK_SLEEP_ENABLE OB_RDP_LEVEL_1 ((uint8_t)0x55) ADC_EXTERNALTRIG1_T21_CC2 ADC_EXTERNALTRIGCONV_T21_CC2 __CMSIS_GCC_H  __HAL_TIM_ResetICPrescalerValue TIM_RESET_ICPRESCALERVALUE GPIO_MODER_MODER7_Pos (14U) __format_arg(fmtarg) __attribute__((__format_arg__ (fmtarg))) USB_OTG_DIEPCTL_EPTYP_Msk (0x3U << USB_OTG_DIEPCTL_EPTYP_Pos) SYSCFG_EXTICR2_EXTI7_Msk (0xFU << SYSCFG_EXTICR2_EXTI7_Pos) CAN_F5R1_FB15_Msk (0x1U << CAN_F5R1_FB15_Pos) RTC_CALR_CALM_3 (0x008U << RTC_CALR_CALM_Pos) ADC_TWOSAMPLINGDELAY_19CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1)) CAN_F11R2_FB5_Pos (5U) SPI_I2SCFGR_I2SCFG_Pos (8U) SYSCFG_EXTICR3_EXTI10_PH 0x0700U __FIREWALL_CLK_DISABLE __HAL_RCC_FIREWALL_CLK_DISABLE __OPAMP_CSR_ANAWSELX OPAMP_CSR_ANAWSELX IS_UART_LIN_WORD_LENGTH(LENGTH) (((LENGTH) == UART_WORDLENGTH_8B)) EXTI_EMR_MR2 EXTI_EMR_MR2_Msk GPIO_AFRH_AFSEL9_3 (0x8U << GPIO_AFRH_AFSEL9_Pos) GPIO_PUPDR_PUPDR0_0 GPIO_PUPDR_PUPD0_0 RTC_ALRMBR_WDSEL_Msk (0x1U << RTC_ALRMBR_WDSEL_Pos) CAN_F7R2_FB9_Pos (9U) EXTI_FTSR_TR17_Msk (0x1U << EXTI_FTSR_TR17_Pos) GPIO_IDR_ID3 GPIO_IDR_ID3_Msk _REENT_INIT_ATEXIT _NULL, _ATEXIT_INIT, CAN_F12R1_FB26 CAN_F12R1_FB26_Msk PRIXLEAST8 __PRI8LEAST(X) FMC_BTR2_BUSTURN_0 (0x1U << FMC_BTR2_BUSTURN_Pos) GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk CAN_F0R1_FB22 CAN_F0R1_FB22_Msk __HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE RCC_APB2ENR_ADC1EN_Pos (8U) GPIO_AFRL_AFSEL5_1 (0x2U << GPIO_AFRL_AFSEL5_Pos) CR_ODEN_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (ODEN_BIT_NUMBER * 4U)) __ADC3_CLK_SLEEP_ENABLE __HAL_RCC_ADC3_CLK_SLEEP_ENABLE RTC_ISR_SHPF_Msk (0x1U << RTC_ISR_SHPF_Pos) CAN_F9R2_FB24 CAN_F9R2_FB24_Msk RCC_PLLSAICFGR_PLLSAIP_0 (0x1U << RCC_PLLSAICFGR_PLLSAIP_Pos) RCC_APB1LPENR_FMPI2C1LPEN_Pos (24U) CAN_F3R2_FB29 CAN_F3R2_FB29_Msk QUADSPI_CCR_ADSIZE_0 (0x1U << QUADSPI_CCR_ADSIZE_Pos) __UDQ_FBIT__ 64 ADC_CSR_DOVR1 ADC_CSR_OVR1 ADC_SQR1_SQ14_Pos (5U) CAN_F3R1_FB21_Pos (21U) SPI_I2SCFGR_ASTRTEN_Pos (12U) TIM_CLEARINPUTSOURCE_ETR 0x00000001U ADC_SQR1_SQ16_Msk (0x1FU << ADC_SQR1_SQ16_Pos) DMA_SxCR_MSIZE_0 (0x1U << DMA_SxCR_MSIZE_Pos) RCC_APB2RSTR_TIM11RST_Msk (0x1U << RCC_APB2RSTR_TIM11RST_Pos) __HAL_RCC_TIM10_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN); UNUSED(tmpreg); } while(0U) FMC_SDCMR_MODE_0 (0x1U << FMC_SDCMR_MODE_Pos) CAN_F4R2_FB4_Msk (0x1U << CAN_F4R2_FB4_Pos) DMA_SxCR_MINC DMA_SxCR_MINC_Msk TIM10_BASE (APB2PERIPH_BASE + 0x4400U) FMC_BCR2_FACCEN FMC_BCR2_FACCEN_Msk RCC_PLLI2SCFGR_PLLI2SN_0 (0x001U << RCC_PLLI2SCFGR_PLLI2SN_Pos) CSR_RTCEN_BB RCC_CSR_RTCEN_BB FMPI2C_RXDR_RXDATA_Msk (0xFFU << FMPI2C_RXDR_RXDATA_Pos) CAN_RDH1R_DATA4_Msk (0xFFU << CAN_RDH1R_DATA4_Pos) SPI_TIMODE_DISABLED SPI_TIMODE_DISABLE TIM_CCMR2_OC4M_1 (0x2U << TIM_CCMR2_OC4M_Pos) OB_STOP_NO_RST ((uint8_t)0x40) GPIO_OSPEEDR_OSPEED13_1 (0x2U << GPIO_OSPEEDR_OSPEED13_Pos) FMPI2C_ISR_ADDCODE_Pos (17U) GPIO_MODER_MODE12 GPIO_MODER_MODE12_Msk FMPI2C_ICR_ARLOCF_Msk (0x1U << FMPI2C_ICR_ARLOCF_Pos) __CHAR16_TYPE__ short unsigned int ADC_CSR_STRT2_Msk (0x1U << ADC_CSR_STRT2_Pos) DMA_LISR_DMEIF0 DMA_LISR_DMEIF0_Msk FMC_PCR_ECCPS_Msk (0x7U << FMC_PCR_ECCPS_Pos) RCC_CR_HSITRIM_Pos (3U) __HAL_RCC_FMPI2C1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_FMPI2C1EN)) == RESET) __RCSID_SOURCE(s) struct __hack SAI_xSR_CNRDY_Msk (0x1U << SAI_xSR_CNRDY_Pos) SDIO_CMD_CPSMEN SDIO_CMD_CPSMEN_Msk FLASH_VOLTAGE_RANGE_1 0x00000000U I2C_OAR1_ADD1_Msk (0x1U << I2C_OAR1_ADD1_Pos) RCC_PLLI2SCFGR_PLLI2SQ RCC_PLLI2SCFGR_PLLI2SQ_Msk ADC_SMPR1_SMP10_Pos (0U) __UART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE __HAL_RTC_EXTI_DISABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_DISABLE_IT() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT())) RCC_APB2LPENR_SAI1LPEN RCC_APB2LPENR_SAI1LPEN_Msk GPIO_AFRL_AFSEL5_2 (0x4U << GPIO_AFRL_AFSEL5_Pos) PWR_CR_VOS_1 0x00008000U USB_OTG_GOTGCTL_SRQSCS_Pos (0U) __no_lock_analysis __lock_annotate(no_thread_safety_analysis) WWDG_CR_WDGA_Msk (0x1U << WWDG_CR_WDGA_Pos) CAN_RDL1R_DATA3_Msk (0xFFU << CAN_RDL1R_DATA3_Pos) __TIM12_CLK_ENABLE __HAL_RCC_TIM12_CLK_ENABLE DMA_HISR_TEIF6 DMA_HISR_TEIF6_Msk IS_RCC_PLLSAIM_VALUE(VALUE) ((VALUE) <= 63U) CAN_FA1R_FACT26 CAN_FA1R_FACT26_Msk CAN_F0R2_FB3_Pos (3U) CAN_F7R1_FB18_Msk (0x1U << CAN_F7R1_FB18_Pos) SDIO_STA_RXFIFOE_Msk (0x1U << SDIO_STA_RXFIFOE_Pos) FMC_BWTR4_ACCMOD_Pos (28U) __WWDG_CLK_DISABLE __HAL_RCC_WWDG_CLK_DISABLE DMA2_Stream5_BASE (DMA2_BASE + 0x088U) USB_OTG_GRXSTSP_EPNUM_Msk (0xFU << USB_OTG_GRXSTSP_EPNUM_Pos) IWDG_PR_PR_2 (0x4U << IWDG_PR_PR_Pos) CAN_F5R2_FB15 CAN_F5R2_FB15_Msk CAN_BS2_8TQ ((uint32_t)CAN_BTR_TS2) DMA_SxM0AR_M0A_Msk (0xFFFFFFFFU << DMA_SxM0AR_M0A_Pos) SPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk __ARM_FEATURE_DSP 1 FLASH_CR_MER FLASH_CR_MER_Msk USB_OTG_DOEPEACHMSK1_NAKM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_NAKM_Pos) __HAL_RCC_TIM11_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM11EN)) == RESET) FMC_SDTR1_TRP_0 (0x1U << FMC_SDTR1_TRP_Pos) CoreDebug_DEMCR_VC_BUSERR_Pos 8U RTC_TAMPERERASEBACKUP_ENABLED RTC_TAMPER_ERASE_BACKUP_ENABLE SCNiMAX __SCNMAX(i) ITM_LSR_ByteAcc_Pos 2U FMC_SDTR2_TXSR_2 (0x4U << FMC_SDTR2_TXSR_Pos) FMC_BCR3_FACCEN FMC_BCR3_FACCEN_Msk CAN_F3R2_FB1_Msk (0x1U << CAN_F3R2_FB1_Pos) RTC_TAFCR_TAMPTS_Pos (7U) __SIZEOF_INT__ 4 GPIO_BSRR_BS14_Msk (0x1U << GPIO_BSRR_BS14_Pos) EXTI_IMR_MR10_Msk (0x1U << EXTI_IMR_MR10_Pos) __int64_t_defined 1 __HAL_RCC_TIM9_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM9EN)) PRIo8 __PRI8(o) CAN_F13R2_FB6_Msk (0x1U << CAN_F13R2_FB6_Pos) DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) FMC_BCR4_FACCEN_Pos (6U) TIM_SR_TIF TIM_SR_TIF_Msk USB_FS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE __STM32F4xx_CMSIS_VERSION_SUB2 (0x02U) TIM_DMA_ID_CC2 ((uint16_t)0x0002) ADC_SQR1_SQ15_4 (0x10U << ADC_SQR1_SQ15_Pos) __SPI3_CLK_ENABLE __HAL_RCC_SPI3_CLK_ENABLE FMC_BCR4_MTYP_0 (0x1U << FMC_BCR4_MTYP_Pos) __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_OTGFSLPEN)) FMPI2C_ICR_ARLOCF_Pos (9U) __INT32_MAX__ 0x7fffffffL CAN_F5R1_FB25_Pos (25U) USB_OTG_DOEPEACHMSK1_EPDM_Pos (1U) RCC_CIR_PLLSAIRDYC_Pos (22U) DCMI_RIS_LINE_RIS_Msk (0x1U << DCMI_RIS_LINE_RIS_Pos) QUADSPI_FCR_CTOF_Pos (4U) DAC_CR_MAMP2 DAC_CR_MAMP2_Msk ADC_CR1_SCAN_Msk (0x1U << ADC_CR1_SCAN_Pos) __HAL_RCC_CEC_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CECEN)) != RESET) I2C_CR2_LAST_Msk (0x1U << I2C_CR2_LAST_Pos) INT_FAST32_MAX (__INT_FAST32_MAX__) xPSR_V_Msk (1UL << xPSR_V_Pos) CAN_F3R1_FB5 CAN_F3R1_FB5_Msk QUADSPI_CCR_INSTRUCTION QUADSPI_CCR_INSTRUCTION_Msk TIM_EGR_UG_Pos (0U) USB_OTG_HPRT_PPWR_Pos (12U) TIM_CR1_URS_Pos (2U) PWR_CR_PDDS PWR_CR_PDDS_Msk CAN_F2R2_FB5 CAN_F2R2_FB5_Msk GPIO_PUPDR_PUPD10_1 (0x2U << GPIO_PUPDR_PUPD10_Pos) __CM4_REV 0x0001U USB_OTG_HCINTMSK_BBERRM USB_OTG_HCINTMSK_BBERRM_Msk MPU_REGION_FULL_ACCESS ((uint8_t)0x03) USB_OTG_HCSPLT_PRTADDR_6 (0x40U << USB_OTG_HCSPLT_PRTADDR_Pos) DCMI_IER_FRAME_IE_Pos (0U) __HAL_RCC_USART6_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_USART6LPEN)) CAN_F5R1_FB30 CAN_F5R1_FB30_Msk CAN_F13R1_FB10 CAN_F13R1_FB10_Msk __HAL_RCC_DCMI_IS_CLK_ENABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) != RESET) CAN_F4R1_FB19_Pos (19U) SPI_CR1_SSI SPI_CR1_SSI_Msk USB_OTG_DIEPMSK_XFRCM USB_OTG_DIEPMSK_XFRCM_Msk PWR_MAINREGULATOR_UNDERDRIVE_ON PWR_CR_MRUDS DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) IS_MPU_REGION_SIZE(SIZE) (((SIZE) == MPU_REGION_SIZE_32B) || ((SIZE) == MPU_REGION_SIZE_64B) || ((SIZE) == MPU_REGION_SIZE_128B) || ((SIZE) == MPU_REGION_SIZE_256B) || ((SIZE) == MPU_REGION_SIZE_512B) || ((SIZE) == MPU_REGION_SIZE_1KB) || ((SIZE) == MPU_REGION_SIZE_2KB) || ((SIZE) == MPU_REGION_SIZE_4KB) || ((SIZE) == MPU_REGION_SIZE_8KB) || ((SIZE) == MPU_REGION_SIZE_16KB) || ((SIZE) == MPU_REGION_SIZE_32KB) || ((SIZE) == MPU_REGION_SIZE_64KB) || ((SIZE) == MPU_REGION_SIZE_128KB) || ((SIZE) == MPU_REGION_SIZE_256KB) || ((SIZE) == MPU_REGION_SIZE_512KB) || ((SIZE) == MPU_REGION_SIZE_1MB) || ((SIZE) == MPU_REGION_SIZE_2MB) || ((SIZE) == MPU_REGION_SIZE_4MB) || ((SIZE) == MPU_REGION_SIZE_8MB) || ((SIZE) == MPU_REGION_SIZE_16MB) || ((SIZE) == MPU_REGION_SIZE_32MB) || ((SIZE) == MPU_REGION_SIZE_64MB) || ((SIZE) == MPU_REGION_SIZE_128MB) || ((SIZE) == MPU_REGION_SIZE_256MB) || ((SIZE) == MPU_REGION_SIZE_512MB) || ((SIZE) == MPU_REGION_SIZE_1GB) || ((SIZE) == MPU_REGION_SIZE_2GB) || ((SIZE) == MPU_REGION_SIZE_4GB)) USB_OTG_GINTSTS_SOF_Msk (0x1U << USB_OTG_GINTSTS_SOF_Pos) GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk CAN_F5R1_FB19_Pos (19U) RTC_CR_DCE_Pos (7U) TIM_EGR_BG_Pos (7U) FLASH_ACR_LATENCY_3WS 0x00000003U FMPI2C_ICR_NACKCF_Pos (4U) DWT_FUNCTION_DATAVMATCH_Pos 8U __HAL_RCC_GPIOH_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOHRST)) RTC_ALRMBR_DU_Msk (0xFU << RTC_ALRMBR_DU_Pos) PREFETCH_ENABLE 1U CAN_F0R2_FB22_Pos (22U) CAN_ESR_LEC_1 (0x2U << CAN_ESR_LEC_Pos) USB_OTG_HPRT_PCDET_Pos (1U) __USART3_CLK_DISABLE __HAL_RCC_USART3_CLK_DISABLE CAN_F7R2_FB0_Pos (0U) EOF (-1) DWT_CTRL_NOPRFCNT_Pos 24U GPIO_MODER_MODER2_Pos (4U) USB_OTG_HCINTMSK_DTERRM USB_OTG_HCINTMSK_DTERRM_Msk CAN_F2R1_FB7 CAN_F2R1_FB7_Msk CAN_F4R2_FB11_Pos (11U) CAN_F10R1_FB11 CAN_F10R1_FB11_Msk FMC_SDCR2_MWID FMC_SDCR2_MWID_Msk CAN_F1R2_FB7 CAN_F1R2_FB7_Msk GPIO_OSPEEDER_OSPEEDR14_0 GPIO_OSPEEDR_OSPEED14_0 SPI_I2SCFGR_CHLEN_Msk (0x1U << SPI_I2SCFGR_CHLEN_Pos) GPIO_LCKR_LCK10_Pos (10U) FMC_SDCR2_RBURST_Pos (12U) __htons(_x) __bswap16(_x) SAI_xCR2_FTH SAI_xCR2_FTH_Msk SMBUS_ANALOGFILTER_ENABLED SMBUS_ANALOGFILTER_ENABLE __UINT8_TYPE__ unsigned char TIM_CR2_TI1S TIM_CR2_TI1S_Msk DMA_HISR_HTIF5_Msk (0x1U << DMA_HISR_HTIF5_Pos) TIM_OSSI_ENABLE (TIM_BDTR_OSSI) __AFIO_FORCE_RESET __HAL_RCC_AFIO_FORCE_RESET EXTI_EMR_MR17 EXTI_EMR_MR17_Msk USB_OTG_DTHRCTL_NONISOTHREN_Msk (0x1U << USB_OTG_DTHRCTL_NONISOTHREN_Pos) EXTI_PR_PR20 EXTI_PR_PR20_Msk GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk __strftimelike(fmtarg,firstvararg) __attribute__((__format__ (__strftime__, fmtarg, firstvararg))) SAI_xCLRFR_CAFSDET_Msk (0x1U << SAI_xCLRFR_CAFSDET_Pos) CAN_F8R1_FB26 CAN_F8R1_FB26_Msk RCC_APB2RSTR_SYSCFGRST RCC_APB2RSTR_SYSCFGRST_Msk ___int_least32_t_defined 1 FMC_SR_IREN FMC_SR_IREN_Msk PWR_FLAG_BRR PWR_CSR_BRR CAN_F1R1_FB21 CAN_F1R1_FB21_Msk CAN_F7R1_FB29_Pos (29U) CAN_RDT1R_TIME_Pos (16U) RCC_DCKCFGR2_CK48MSEL_Msk (0x1U << RCC_DCKCFGR2_CK48MSEL_Pos) CAN_F11R1_FB6_Pos (6U) GPIO_MODER_MODER14_Msk (0x3U << GPIO_MODER_MODER14_Pos) EXTI_EMR_MR21_Pos (21U) __ADC_CLK_SLEEP_ENABLE __HAL_RCC_ADC_CLK_SLEEP_ENABLE FMPI2C_PECR_PEC_Msk (0xFFU << FMPI2C_PECR_PEC_Pos) CAN_F4R2_FB28 CAN_F4R2_FB28_Msk DMA_HIFCR_CTCIF6 DMA_HIFCR_CTCIF6_Msk Instance GPIO_PUPDR_PUPDR6 GPIO_PUPDR_PUPD6 __HAL_RCC_SDIO_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN)) HAL_NVIC_SetPriority FLASH_OPTCR_RDP_4 (0x10U << FLASH_OPTCR_RDP_Pos) SYSCFG_EXTICR2_EXTI4_PK 0x000AU CAN_F0R2_FB9 CAN_F0R2_FB9_Msk CAN_F2R2_FB9_Pos (9U) CAN_F12R2_FB2 CAN_F12R2_FB2_Msk MPU_TEX_LEVEL2 ((uint8_t)0x02) CAN_F6R2_FB21_Pos (21U) QUADSPI_CR_TCIE_Pos (17U) RTC_ALRMAR_HT_Msk (0x3U << RTC_ALRMAR_HT_Pos) __USB_OTG_FS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESET USB_OTG_HCTSIZ_DPID USB_OTG_HCTSIZ_DPID_Msk DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos) __HAL_ADC_JSQR_JEXTSEL ADC_JSQR_JEXTSEL_SET CAN_F2R2_FB21 CAN_F2R2_FB21_Msk __HAL_PVD_EXTI_ENABLE_IT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_ENABLE_IT() __u_char_defined  FMC_BWTR4_ADDHLD_1 (0x2U << FMC_BWTR4_ADDHLD_Pos) _T_WCHAR_  RCC_AHB3RSTR_FMCRST_Msk (0x1U << RCC_AHB3RSTR_FMCRST_Pos) CAN_F3R1_FB27_Msk (0x1U << CAN_F3R1_FB27_Pos) FMC_PMEM_MEMSET2_1 (0x02U << FMC_PMEM_MEMSET2_Pos) CAN_F13R2_FB10_Msk (0x1U << CAN_F13R2_FB10_Pos) SRAM1_BB_BASE 0x22000000U __ADC3_CLK_ENABLE __HAL_RCC_ADC3_CLK_ENABLE TIM_OCPOLARITY_HIGH 0x00000000U MPU_REGION_DISABLE ((uint8_t)0x00) __LFRACT_MAX__ 0X7FFFFFFFP-31LR GPIO_ODR_OD2_Pos (2U) __HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE FMC_BWTR3_ADDSET_Msk (0xFU << FMC_BWTR3_ADDSET_Pos) SCNdFAST16 __SCN16FAST(d) __USACCUM_MIN__ 0.0UHK __HAL_RCC_ADC3_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN); UNUSED(tmpreg); } while(0U) CAN_F12R1_FB31_Msk (0x1U << CAN_F12R1_FB31_Pos) I2C_CR2_DMAEN I2C_CR2_DMAEN_Msk CAN_F4R1_FB17 CAN_F4R1_FB17_Msk _REENT_MBRLEN_STATE(ptr) ((ptr)->_new._reent._mbrlen_state) CAN_F6R2_FB15_Pos (15U) UINT_LEAST64_MAX (__UINT_LEAST64_MAX__) RCC_PLLSAICFGR_PLLSAIN_1 (0x002U << RCC_PLLSAICFGR_PLLSAIN_Pos) QUADSPI_SR_FLEVEL_1 (0x02U << QUADSPI_SR_FLEVEL_Pos) FLASH_SR_EOP_Msk (0x1U << FLASH_SR_EOP_Pos) CAN_F13R2_FB15_Pos (15U) CAN_F2R2_FB24_Pos (24U) FMC_SDTR1_TWR_0 (0x1U << FMC_SDTR1_TWR_Pos) RTC_BKP10R RTC_BKP10R_Msk TIM_CCMR1_IC2PSC_Msk (0x3U << TIM_CCMR1_IC2PSC_Pos) CAN_F10R1_FB16_Pos (16U) CAN_F8R1_FB25_Msk (0x1U << CAN_F8R1_FB25_Pos) SDIO_STA_CMDSENT_Pos (7U) SDIO_POWER_PWRCTRL_1 (0x2U << SDIO_POWER_PWRCTRL_Pos) USB_OTG_HAINT_HAINT USB_OTG_HAINT_HAINT_Msk GPIO_MODER_MODE0_Msk (0x3U << GPIO_MODER_MODE0_Pos) hdmarx __HAL_RCC_TIM3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM3EN)) __DAC2_RELEASE_RESET __HAL_RCC_DAC2_RELEASE_RESET RTC_DR_MU_0 (0x1U << RTC_DR_MU_Pos) USB_OTG_DAINT_OEPINT_Pos (16U) SAI2_BASE (APB2PERIPH_BASE + 0x5C00U) TIM_DMA_ID_CC1 ((uint16_t)0x0001) RCC_AHB1LPENR_FLITFLPEN_Msk (0x1U << RCC_AHB1LPENR_FLITFLPEN_Pos) FMC_PCR_TCLR_2 (0x4U << FMC_PCR_TCLR_Pos) CAN_F0R1_FB4_Pos (4U) CAN_F12R2_FB14_Msk (0x1U << CAN_F12R2_FB14_Pos) DMA_SxCR_PL_Msk (0x3U << DMA_SxCR_PL_Pos) __need_size_t  DMA_SxCR_PINC_Msk (0x1U << DMA_SxCR_PINC_Pos) __SCNMAX(x) __STRINGIFY(ll ##x) FMPI2C_CR1_RXDMAEN_Msk (0x1U << FMPI2C_CR1_RXDMAEN_Pos) __UART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET RCC_APB2RSTR_USART1RST_Pos (4U) GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk _ubuf ADC_CR1_AWDCH_3 (0x08U << ADC_CR1_AWDCH_Pos) GPIO_TypeDef EXTI_IMR_MR18_Pos (18U) CAN_F9R2_FB31 CAN_F9R2_FB31_Msk RTC_BKP6R RTC_BKP6R_Msk CAN_FFA1R_FFA7_Pos (7U) GPIOE ((GPIO_TypeDef *) GPIOE_BASE) FMC_SR_IFEN_Pos (5U) __FMC_CLK_ENABLE __HAL_RCC_FMC_CLK_ENABLE SDIO_ICR_CCRCFAILC_Pos (0U) ADC_ANALOGWATCHDOG_SINGLE_INJEC ((uint32_t)(ADC_CR1_AWDSGL | ADC_CR1_JAWDEN)) __DMA2_CLK_SLEEP_DISABLE __HAL_RCC_DMA2_CLK_SLEEP_DISABLE RTC_ALRMAR_ST_0 (0x1U << RTC_ALRMAR_ST_Pos) DCMI_CR_OEBS DCMI_CR_OEBS_Msk EXTI_PR_PR13 EXTI_PR_PR13_Msk RTC_CR_WUTE_Msk (0x1U << RTC_CR_WUTE_Pos) USB_OTG_GAHBCFG_DMAEN USB_OTG_GAHBCFG_DMAEN_Msk RCC_APB1LPENR_TIM5LPEN RCC_APB1LPENR_TIM5LPEN_Msk CAN_F10R2_FB28 CAN_F10R2_FB28_Msk GPIO_BSRR_BS4_Msk (0x1U << GPIO_BSRR_BS4_Pos) CAN_F8R2_FB25_Pos (25U) FMC_BWTR4_BUSTURN_0 (0x1U << FMC_BWTR4_BUSTURN_Pos) SPI_NSS_PULSE_ENABLED SPI_NSS_PULSE_ENABLE FMPI2C_ICR_BERRCF FMPI2C_ICR_BERRCF_Msk GPIO_ODR_ODR_9 GPIO_ODR_OD9 CAN_F0R1_FB15_Pos (15U) QUADSPI_PIR_INTERVAL_Msk (0xFFFFU << QUADSPI_PIR_INTERVAL_Pos) CAN_MCR_RESET CAN_MCR_RESET_Msk CAN_F12R1_FB26_Pos (26U) __GNUCLIKE_BUILTIN_NEXT_ARG 1 DMA_HIFCR_CHTIF7 DMA_HIFCR_CHTIF7_Msk CAN_F8R2_FB31_Pos (31U) FMC_SR_ILS_Msk (0x1U << FMC_SR_ILS_Pos) CEC_ISR_TXEND_Pos (9U) CAN_FMR_CAN2SB CAN_FMR_CAN2SB_Msk SAI_xCR1_LSBFIRST SAI_xCR1_LSBFIRST_Msk MPU_REGION_ENABLE ((uint8_t)0x01) CF_DATA ATA_DATA __HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE ADC_CR2_EXTSEL_Pos (24U) __TIM3_RELEASE_RESET __HAL_RCC_TIM3_RELEASE_RESET DMA_SxCR_PFCTRL DMA_SxCR_PFCTRL_Msk CAN_F5R1_FB31_Msk (0x1U << CAN_F5R1_FB31_Pos) CAN_FA1R_FACT0_Pos (0U) ADC_CHANNEL_DIFFERENCIATION_TEMPSENSOR_VBAT 0x10000000U EXTI_EMR_EM3 EXTI_EMR_MR3 GPIO_AFRH_AFSEL9_1 (0x2U << GPIO_AFRH_AFSEL9_Pos) SAI_xFRCR_FRL_1 (0x02U << SAI_xFRCR_FRL_Pos) SDIO_CMD_SDIOSUSPEND_Pos (11U) USART_CR2_CPOL USART_CR2_CPOL_Msk PWR_MODE_EVENT_RISING_FALLING PWR_PVD_MODE_EVENT_RISING_FALLING RCC_CECCLKSOURCE_HSI 0x00000000U CAN_F8R2_FB7_Msk (0x1U << CAN_F8R2_FB7_Pos) ADC_SQR3_SQ4_4 (0x10U << ADC_SQR3_SQ4_Pos) __TIM7_RELEASE_RESET __HAL_RCC_TIM7_RELEASE_RESET _AND , CAN_F8R2_FB19_Pos (19U) FMC_SDTR2_TXSR_Pos (4U) __HAL_FREEZE_TIM3_DBGMCU __HAL_DBGMCU_FREEZE_TIM3 FMC_BTR3_ACCMOD_Pos (28U) USB_OTG_HCSPLT_PRTADDR USB_OTG_HCSPLT_PRTADDR_Msk FLASH_ACR_LATENCY_7WS 0x00000007U FMC_BTR3_DATAST_3 (0x08U << FMC_BTR3_DATAST_Pos) USE_HAL_DRIVER 1 DMA_CHANNEL_5 0x0A000000U USB_OTG_DIEPCTL_SODDFRM_Msk (0x1U << USB_OTG_DIEPCTL_SODDFRM_Pos) QuadSPI_IRQHandler QUADSPI_IRQHandler hdmatx CR_PLLI2SON_BB RCC_CR_PLLI2SON_BB ADC_SQR1_SQ14_4 (0x10U << ADC_SQR1_SQ14_Pos) CAN_F0R1_FB0 CAN_F0R1_FB0_Msk CAN_F5R2_FB22 CAN_F5R2_FB22_Msk DAC_SR_DMAUDR2 DAC_SR_DMAUDR2_Msk QUADSPI_DCR_FSIZE_2 (0x04U << QUADSPI_DCR_FSIZE_Pos) SYSCFG_CFGR_FMPI2C1_SDA_Msk (0x1U << SYSCFG_CFGR_FMPI2C1_SDA_Pos) SDIO_ICR_TXUNDERRC SDIO_ICR_TXUNDERRC_Msk HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6 CAN_RI0R_IDE_Msk (0x1U << CAN_RI0R_IDE_Pos) __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR ADC_IS_CONVERSION_ONGOING_REGULAR SDIO_CLKCR_CLKDIV_Msk (0xFFU << SDIO_CLKCR_CLKDIV_Pos) CAN_IER_SLKIE_Pos (17U) EXTI_RTSR_TR9_Pos (9U) CAN_FFA1R_FFA16_Msk (0x1U << CAN_FFA1R_FFA16_Pos) FMPI2C_CR1_GCEN_Pos (19U) FLASH_OPTCR_RDP_0 (0x01U << FLASH_OPTCR_RDP_Pos) __HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE SYSCFG_EXTICR1_EXTI0_PF 0x0005U CAN_F11R2_FB12_Pos (12U) _BYTE_ORDER _LITTLE_ENDIAN RCC_APB2ENR_TIM11EN RCC_APB2ENR_TIM11EN_Msk CAN_F7R1_FB1_Pos (1U) __SMARTCARD_ENABLE __HAL_SMARTCARD_ENABLE SDIO_DCTRL_DBLOCKSIZE SDIO_DCTRL_DBLOCKSIZE_Msk CEC_IER_TXUDRIE_Msk (0x1U << CEC_IER_TXUDRIE_Pos) TIM_SR_CC4IF_Pos (4U) TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk TIM_CR1_OPM_Msk (0x1U << TIM_CR1_OPM_Pos) EXTI_IMR_IM_Msk (0x7FFFFFU << EXTI_IMR_IM_Pos) CAN_F9R1_FB25 CAN_F9R1_FB25_Msk FMC_BTR3_DATAST_2 (0x04U << FMC_BTR3_DATAST_Pos) RCC_APB2RSTR_TIM8RST_Pos (1U) RTC_BKP4R RTC_BKP4R_Msk USB_OTG_TX0FSA USB_OTG_TX0FSA_Msk __CRC_IS_CLK_DISABLED __HAL_RCC_CRC_IS_CLK_DISABLED ODSWEN_BIT_NUMBER PWR_CR_ODSWEN_Pos DMA_SxCR_EN_Msk (0x1U << DMA_SxCR_EN_Pos) CAN_F2R2_FB14_Msk (0x1U << CAN_F2R2_FB14_Pos) FMC_BTR1_ADDHLD_1 (0x2U << FMC_BTR1_ADDHLD_Pos) __CAN2_RELEASE_RESET __HAL_RCC_CAN2_RELEASE_RESET HAL_ADC_STATE_BUSY_REG HAL_ADC_STATE_REG_BUSY ADC_CHANNEL_1 ((uint32_t)ADC_CR1_AWDCH_0) timersub(tvp,uvp,vvp) do { (vvp)->tv_sec = (tvp)->tv_sec - (uvp)->tv_sec; (vvp)->tv_usec = (tvp)->tv_usec - (uvp)->tv_usec; if ((vvp)->tv_usec < 0) { (vvp)->tv_sec--; (vvp)->tv_usec += 1000000; } } while (0) FMC_BCR3_MWID FMC_BCR3_MWID_Msk GPIO_MODER_MODER11 GPIO_MODER_MODER11_Msk __MPU_PRESENT 1U I2C_DUALADDRESS_DISABLED I2C_DUALADDRESS_DISABLE CAN_F2R1_FB19_Pos (19U) CAN_FM1R_FBM25_Pos (25U) I2C_GENERALCALL_DISABLED I2C_GENERALCALL_DISABLE GPIO_OTYPER_OT_9 GPIO_OTYPER_OT9 CAN_F10R2_FB2_Msk (0x1U << CAN_F10R2_FB2_Pos) DMA1_Stream1_IRQn CAN_FM1R_FBM12_Msk (0x1U << CAN_FM1R_FBM12_Pos) SYSCFG_PMC_ADCxDC2 SYSCFG_PMC_ADCxDC2_Msk FMC_BCR3_MBKEN_Msk (0x1U << FMC_BCR3_MBKEN_Pos) __HAL_RCC_TIM3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) == RESET) __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT)) ADC_TWOSAMPLINGDELAY_17CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2)) CAN_F11R1_FB16_Msk (0x1U << CAN_F11R1_FB16_Pos) USB_OTG_HOST_CHANNEL_SIZE 0x20U __GPIOF_IS_CLK_ENABLED __HAL_RCC_GPIOF_IS_CLK_ENABLED CAN_F5R1_FB23_Pos (23U) DMA_HISR_TEIF4_Pos (3U) ErrorCode CAN_TI1R_IDE CAN_TI1R_IDE_Msk __UART_BRR_SAMPLING8 UART_BRR_SAMPLING8 I2C_OAR1_ADD6_Pos (6U) CAN_F13R2_FB22_Pos (22U) _WIDE_ORIENT 1 TIM_DIER_CC2DE_Msk (0x1U << TIM_DIER_CC2DE_Pos) GPIO_PUPDR_PUPD2_1 (0x2U << GPIO_PUPDR_PUPD2_Pos) CAN_INITSTATUS_FAILED (0x00000000U) RCC_FLAG_HSIRDY ((uint8_t)0x21) SPI3_IRQn SPI4_BASE (APB2PERIPH_BASE + 0x3400U) SDIO_DCTRL_DBLOCKSIZE_Msk (0xFU << SDIO_DCTRL_DBLOCKSIZE_Pos) USB_OTG_HPRT_PCSTS_Msk (0x1U << USB_OTG_HPRT_PCSTS_Pos) CAN_FLAG_RQCP2 (0x00000510U) QUADSPI_SR_TCF_Pos (1U) DMA_HISR_HTIF4_Pos (4U) __CRC_RELEASE_RESET __HAL_RCC_CRC_RELEASE_RESET USB_OTG_HFNUM_FTREM_Msk (0xFFFFU << USB_OTG_HFNUM_FTREM_Pos) GPIO_OSPEEDER_OSPEEDR1 GPIO_OSPEEDR_OSPEED1 FMC_SDTR1_TRP FMC_SDTR1_TRP_Msk CAN_FM1R_FBM19_Pos (19U) EXTI_EMR_EM10 EXTI_EMR_MR10 _TIME_T_DECLARED  RCC_APB1LPENR_SPI2LPEN_Pos (14U) RCC_CSR_PINRSTF_Pos (26U) DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) CAN_FFA1R_FFA27_Pos (27U) TIM_CR2_OIS2 TIM_CR2_OIS2_Msk EXTI_IMR_MR6_Msk (0x1U << EXTI_IMR_MR6_Pos) CAN_F5R1_FB16 CAN_F5R1_FB16_Msk IS_UART_OVERSAMPLING(SAMPLING) (((SAMPLING) == UART_OVERSAMPLING_16) || ((SAMPLING) == UART_OVERSAMPLING_8)) QUADSPI_DCR_FSIZE_0 (0x01U << QUADSPI_DCR_FSIZE_Pos) GPIO_AFRL_AFSEL3_0 (0x1U << GPIO_AFRL_AFSEL3_Pos) CAN_F3R1_FB19_Msk (0x1U << CAN_F3R1_FB19_Pos) RTC_CR_TSE_Pos (11U) USB_OTG_DAINTMSK_IEPM_Pos (0U) RCC_PLLI2SCFGR_PLLI2SR_1 (0x2U << RCC_PLLI2SCFGR_PLLI2SR_Pos) __TIM17_IS_CLK_DISABLED __HAL_RCC_TIM17_IS_CLK_DISABLED CAN_F13R1_FB20 CAN_F13R1_FB20_Msk SPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk CAN_F2R2_FB31_Msk (0x1U << CAN_F2R2_FB31_Pos) CAN_F13R2_FB16_Pos (16U) CAN_F6R2_FB1_Msk (0x1U << CAN_F6R2_FB1_Pos) FLASH_PSIZE_WORD 0x00000200U USB_OTG_GINTMSK_NPTXFEM USB_OTG_GINTMSK_NPTXFEM_Msk GPIO_PUPDR_PUPDR3 GPIO_PUPDR_PUPD3 DBGMCU_APB1_FZ_DBG_TIM5_STOP DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk ADC_SMPR2_SMP8_0 (0x1U << ADC_SMPR2_SMP8_Pos) RCC_CSR_WDGRSTF RCC_CSR_IWDGRSTF GPIO_BSRR_BR3_Pos (19U) FMC_BCR2_WAITPOL_Pos (9U) TIM_CR1_CKD_0 (0x1U << TIM_CR1_CKD_Pos) I2C_SR1_TIMEOUT_Msk (0x1U << I2C_SR1_TIMEOUT_Pos) USB_OTG_DSTS_ENUMSPD_Msk (0x3U << USB_OTG_DSTS_ENUMSPD_Pos) __LTDC_CLK_SLEEP_ENABLE __HAL_RCC_LTDC_CLK_SLEEP_ENABLE I2C_OAR2_ENDUAL_Msk (0x1U << I2C_OAR2_ENDUAL_Pos) ADC_CSR_STRT3_Pos (20U) IS_TYPEPROGRAM IS_FLASH_TYPEPROGRAM TYPEPROGRAMDATA_FASTHALFWORD FLASH_TYPEPROGRAMDATA_FASTHALFWORD _READ_WRITE_RETURN_TYPE int ADC_COMMON_REGISTER(__HANDLE__) ADC123_COMMON CAN_TDT1R_TGT_Msk (0x1U << CAN_TDT1R_TGT_Pos) EXTI_EMR_EM14 EXTI_EMR_MR14 DCMI_CR_VSPOL_Msk (0x1U << DCMI_CR_VSPOL_Pos) TIM_OCNIDLESTATE_SET (TIM_CR2_OIS1N) USB_OTG_HCCHAR_CHENA_Pos (31U) DMA_IT_HT ((uint32_t)DMA_SxCR_HTIE) GPIO_AFRL_AFSEL3_Pos (12U) TIM_CCER_CC1NE TIM_CCER_CC1NE_Msk COMP_EXTI_LINE_COMP7_EVENT COMP_EXTI_LINE_COMP7 RCC_CFGR_PPRE2_Msk (0x7U << RCC_CFGR_PPRE2_Pos) RTC_TSDR_DU RTC_TSDR_DU_Msk CAN_F11R2_FB15 CAN_F11R2_FB15_Msk CAN_F11R2_FB8_Msk (0x1U << CAN_F11R2_FB8_Pos) TIM_CCMR2_OC4PE_Msk (0x1U << TIM_CCMR2_OC4PE_Pos) FMPI2C_CR1_RXIE_Pos (2U) GPIO_OSPEEDER_OSPEEDR7_1 GPIO_OSPEEDR_OSPEED7_1 __TIM20_FORCE_RESET __HAL_RCC_TIM20_FORCE_RESET __HAL_RCC_TIM7_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) == RESET) GPIO_BRR_BR8_Msk (0x1U << GPIO_BRR_BR8_Pos) DMA_PINC_DISABLE 0x00000000U _LDBL_EQ_DBL 1 RTC_ISR_RSF RTC_ISR_RSF_Msk USB_OTG_DIEPCTL_NAKSTS USB_OTG_DIEPCTL_NAKSTS_Msk SDIO_CMD_SDIOSUSPEND_Msk (0x1U << SDIO_CMD_SDIOSUSPEND_Pos) FMC_BCR3_WREN FMC_BCR3_WREN_Msk FMC_BTR2_ADDSET_0 (0x1U << FMC_BTR2_ADDSET_Pos) _seed P_tmpdir "/tmp" __SIZEOF_SIZE_T__ 4 RCC_APB1LPENR_SPDIFRXLPEN RCC_APB1LPENR_SPDIFRXLPEN_Msk ADC_JOFR3_JOFFSET3_Msk (0xFFFU << ADC_JOFR3_JOFFSET3_Pos) SPDIFRX_IFCR_OVRCF_Msk (0x1U << SPDIFRX_IFCR_OVRCF_Pos) _Kmax (sizeof (size_t) << 3) CAN_TSR_LOW_Pos (29U) CAN_F3R2_FB15_Pos (15U) RCC_CSR_LSION RCC_CSR_LSION_Msk RTC_WPR_KEY RTC_WPR_KEY_Msk CAN_F1R2_FB22_Pos (22U) HAL_TIM_Base_MspInit I2C_CR1_ENARP_Pos (4U) RTC_ALRMBR_MSK4_Pos (31U) USB_OTG_DIEPCTL_EPTYP_Pos (18U) DCMI_CR_CROP_Pos (2U) USART_CR1_TCIE USART_CR1_TCIE_Msk EXTI_RTSR_TR7_Msk (0x1U << EXTI_RTSR_TR7_Pos) __HAL_RCC_PLL_PLLSOURCE_CONFIG(__PLLSOURCE__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, (__PLLSOURCE__)) CoreDebug_DEMCR_VC_CORERESET_Msk (1UL ) HAL_NVIC_EnableIRQ EXTI_EMR_MR17_Msk (0x1U << EXTI_EMR_MR17_Pos) HAL_CAN_ERROR_TX_ALST1 (0x00002000U) RCC_AHB1ENR_GPIOAEN RCC_AHB1ENR_GPIOAEN_Msk DMA_SxCR_EN_Pos (0U) USB_OTG_DIEPEACHMSK1_TOM USB_OTG_DIEPEACHMSK1_TOM_Msk RCC_APB2LPENR_SPI1LPEN RCC_APB2LPENR_SPI1LPEN_Msk TIM_CCMR1_IC1F_2 (0x4U << TIM_CCMR1_IC1F_Pos) RCC_CRS_SYNCWARM RCC_CRS_SYNCWARN CAN_F10R1_FB29 CAN_F10R1_FB29_Msk USB_OTG_HPRT_PENA_Msk (0x1U << USB_OTG_HPRT_PENA_Pos) __TIM13_IS_CLK_DISABLED __HAL_RCC_TIM13_IS_CLK_DISABLED TIM_SMCR_ETF_2 (0x4U << TIM_SMCR_ETF_Pos) FLASH_ACR_LATENCY_12WS 0x0000000CU PWR_PVD_MODE_IT_FALLING 0x00010002U RCC_PLLCFGR_PLLP_0 (0x1U << RCC_PLLCFGR_PLLP_Pos) PRIiFAST32 __PRI32FAST(i) IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MDATAALIGN_BYTE) || ((SIZE) == DMA_MDATAALIGN_HALFWORD) || ((SIZE) == DMA_MDATAALIGN_WORD )) CAN_FFA1R_FFA13 CAN_FFA1R_FFA13_Msk WWDG_CFR_W_3 (0x08U << WWDG_CFR_W_Pos) FMPI2C_ISR_DIR_Msk (0x1U << FMPI2C_ISR_DIR_Pos) _WCHAR_T_DEFINED  FMC_PATT_ATTWAIT2_1 (0x02U << FMC_PATT_ATTWAIT2_Pos) FMC_SDCR1_NR_0 (0x1U << FMC_SDCR1_NR_Pos) ADC_CCR_MULTI_Msk (0x1FU << ADC_CCR_MULTI_Pos) FMC_BTR4_CLKDIV_3 (0x8U << FMC_BTR4_CLKDIV_Pos) HAL_ADC_STATE_EOC_INJ HAL_ADC_STATE_INJ_EOC RCC_APB2LPENR_TIM10LPEN RCC_APB2LPENR_TIM10LPEN_Msk RCC_FLAG_PLLI2SRDY ((uint8_t)0x3B) CAN_F6R2_FB21 CAN_F6R2_FB21_Msk I2C_OAR1_ADD6 I2C_OAR1_ADD6_Msk CAN_F0R2_FB26 CAN_F0R2_FB26_Msk EXTI_PR_PR2 EXTI_PR_PR2_Msk GPIO_AFRH_AFSEL10_3 (0x8U << GPIO_AFRH_AFSEL10_Pos) HAL_DMA_STATE_TIMEOUT FLASH_OPTCR_nWRP_11 0x08000000U EXTI_FTSR_TR13_Pos (13U) WRPSTATE_DISABLE OB_WRPSTATE_DISABLE RCC_PLLCFGR_PLLN RCC_PLLCFGR_PLLN_Msk PRIoMAX __PRIMAX(o) GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk DMA_HISR_HTIF7 DMA_HISR_HTIF7_Msk FMPI2C_CR1_STOPIE_Pos (5U) USB_OTG_HPRT_PLSTS_0 (0x1U << USB_OTG_HPRT_PLSTS_Pos) CAN_F10R1_FB31 CAN_F10R1_FB31_Msk RCC_APB1ENR_TIM13EN_Msk (0x1U << RCC_APB1ENR_TIM13EN_Pos) ADC_CCR_MULTI ADC_CCR_MULTI_Msk CAN_RDH1R_DATA5_Msk (0xFFU << CAN_RDH1R_DATA5_Pos) FMC_PMEM_MEMWAIT2_1 (0x02U << FMC_PMEM_MEMWAIT2_Pos) FMC_BTR3_ADDHLD_2 (0x4U << FMC_BTR3_ADDHLD_Pos) USB_OTG_GINTMSK_HCIM USB_OTG_GINTMSK_HCIM_Msk USB_OTG_DIEPCTL_TXFNUM_0 (0x1U << USB_OTG_DIEPCTL_TXFNUM_Pos) RCC_PERIPHCLK_SAI2 0x00000008U CAN_F5R2_FB1_Pos (1U) USB_OTG_HCINT_XFRC_Pos (0U) ADC_SQR3_SQ3_Pos (10U) ___int_least64_t_defined 1 RCC_SDMMC1CLKSOURCE_SYSCLK RCC_SDIOCLKSOURCE_SYSCLK __I2C2_CLK_SLEEP_ENABLE __HAL_RCC_I2C2_CLK_SLEEP_ENABLE USB_OTG_GLPMCFG_LPMRCNT_Msk (0x7U << USB_OTG_GLPMCFG_LPMRCNT_Pos) GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk USB_OTG_GOTGCTL_AVALOVAL_Pos (5U) __HAL_PWR_OVERDRIVESWITCHING_ENABLE() (*(__IO uint32_t *) CR_ODSWEN_BB = ENABLE) RTC_TSSSR_SS_Msk (0xFFFFU << RTC_TSSSR_SS_Pos) SYSCFG_EXTICR3_EXTI10_PG 0x0600U USB_OTG_HCINT_NYET USB_OTG_HCINT_NYET_Msk CAN_FS1R_FSC21_Pos (21U) __HAL_RCC_OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE CAN_F3R2_FB21_Msk (0x1U << CAN_F3R2_FB21_Pos) ADC_SMPR1_SMP16_0 (0x1U << ADC_SMPR1_SMP16_Pos) KR_KEY_ENABLE IWDG_KEY_ENABLE USB_OTG_GLPMCFG_LPMACK_Msk (0x1U << USB_OTG_GLPMCFG_LPMACK_Pos) __HAL_RCC_TIM12_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) == RESET) I2C_CCR_CCR_Msk (0xFFFU << I2C_CCR_CCR_Pos) CAN_F11R2_FB30_Msk (0x1U << CAN_F11R2_FB30_Pos) SPDIFRX_DR0_C_Msk (0x1U << SPDIFRX_DR0_C_Pos) CAN_F5R2_FB19_Pos (19U) GPIO_AF0_TAMPER ((uint8_t)0x00) CIR_BYTE1_ADDRESS RCC_CIR_BYTE1_ADDRESS GPIO_OSPEEDER_OSPEEDR12_1 GPIO_OSPEEDR_OSPEED12_1 RCC_AHB1RSTR_GPIOFRST_Pos (5U) CAN_F12R1_FB18 CAN_F12R1_FB18_Msk IS_DAC_WAVE(WAVE) (((WAVE) == DAC_WAVE_NONE) || ((WAVE) == DAC_WAVE_NOISE)|| ((WAVE) == DAC_WAVE_TRIANGLE)) IRDA_ONE_BIT_SAMPLE_DISABLED IRDA_ONE_BIT_SAMPLE_DISABLE ITM_TPR_PRIVMASK_Msk (0xFUL ) CAN_F8R1_FB20_Pos (20U) TPI_FIFO0_ITM_ATVALID_Pos 29U CAN_F12R2_FB30 CAN_F12R2_FB30_Msk CAN_F8R2_FB0_Pos (0U) USB_OTG_GINTMSK_NPTXFEM_Msk (0x1U << USB_OTG_GINTMSK_NPTXFEM_Pos) CAN_F2R2_FB12 CAN_F2R2_FB12_Msk FMPI2C_ISR_OVR FMPI2C_ISR_OVR_Msk RCC_APB2ENR_SAI1EN_Msk (0x1U << RCC_APB2ENR_SAI1EN_Pos) TIM_CR2_OIS1N_Msk (0x1U << TIM_CR2_OIS1N_Pos) USB_OTG_GUSBCFG_ULPIAR_Msk (0x1U << USB_OTG_GUSBCFG_ULPIAR_Pos) CSR_RTCRST_BB RCC_CSR_RTCRST_BB RCC_AHB1ENR_DMA1EN_Pos (21U) TYPEPROGRAM_FASTWORD FLASH_TYPEPROGRAM_WORD CAN_F7R1_FB22_Pos (22U) CAN_FFA1R_FFA21 CAN_FFA1R_FFA21_Msk __GNUCLIKE___TYPEOF 1 GPIO_BSRR_BR10_Pos (26U) CAN_F11R2_FB3 CAN_F11R2_FB3_Msk AutoWakeUp USB_OTG_GNPTXSTS_NPTXQTOP_6 (0x40U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) FMC_SDCR1_SDCLK_1 (0x2U << FMC_SDCR1_SDCLK_Pos) EXTI_SWIER_SWIER5_Msk (0x1U << EXTI_SWIER_SWIER5_Pos) __PTRDIFF_MAX__ 0x7fffffff SDIO_ICR_TXUNDERRC_Msk (0x1U << SDIO_ICR_TXUNDERRC_Pos) ADC_DATAALIGN_RIGHT 0x00000000U SAI_xIMR_FREQIE_Msk (0x1U << SAI_xIMR_FREQIE_Pos) SDIO_MASK_TXUNDERRIE SDIO_MASK_TXUNDERRIE_Msk __HAL_CAN_DISABLE_IT(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->IER) &= ~(__INTERRUPT__)) __HAL_RCC_ADC_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_ADCRST)) FMC_BTR3_DATLAT FMC_BTR3_DATLAT_Msk RCC_APB2ENR_SPI1EN_Pos (12U) __HAL_DMA_GET_FLAG(__HANDLE__,__FLAG__) (((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HISR & (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LISR & (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HISR & (__FLAG__)) : (DMA1->LISR & (__FLAG__))) FMC_SDCR1_NR_1 (0x2U << FMC_SDCR1_NR_Pos) FMC_BCR4_ASYNCWAIT_Msk (0x1U << FMC_BCR4_ASYNCWAIT_Pos) EXTI_IMR_IM5 EXTI_IMR_MR5 FMC_SDTR1_TMRD_Msk (0xFU << FMC_SDTR1_TMRD_Pos) QUADSPI_CR_FTHRES_Msk (0x1FU << QUADSPI_CR_FTHRES_Pos) FMPI2C_ISR_BUSY_Msk (0x1U << FMPI2C_ISR_BUSY_Pos) CAN_F11R2_FB10 CAN_F11R2_FB10_Msk CAN_F8R1_FB14_Pos (14U) __FINITE_MATH_ONLY__ 0 FMC_BCR3_CBURSTRW FMC_BCR3_CBURSTRW_Msk CAN_F9R2_FB3_Msk (0x1U << CAN_F9R2_FB3_Pos) EXTI_SWIER_SWIER10_Pos (10U) GPIO_OSPEEDER_OSPEEDR2_1 GPIO_OSPEEDR_OSPEED2_1 __ATOMIC_CONSUME 1 CAN_F7R2_FB29_Pos (29U) __HAL_USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE SPI4 ((SPI_TypeDef *) SPI4_BASE) IWDG ((IWDG_TypeDef *) IWDG_BASE) IS_TIM_OC_MODE(MODE) (((MODE) == TIM_OCMODE_TIMING) || ((MODE) == TIM_OCMODE_ACTIVE) || ((MODE) == TIM_OCMODE_INACTIVE) || ((MODE) == TIM_OCMODE_TOGGLE) || ((MODE) == TIM_OCMODE_FORCED_ACTIVE) || ((MODE) == TIM_OCMODE_FORCED_INACTIVE)) FMC_BWTR1_ADDHLD_2 (0x4U << FMC_BWTR1_ADDHLD_Pos) QUADSPI_CCR_INSTRUCTION_6 (0x40U << QUADSPI_CCR_INSTRUCTION_Pos) DCMI_RIS_FRAME_RIS_Msk (0x1U << DCMI_RIS_FRAME_RIS_Pos) RCC_AHB1LPENR_OTGHSLPEN_Pos (29U) DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) __TIM7_CLK_SLEEP_DISABLE __HAL_RCC_TIM7_CLK_SLEEP_DISABLE __HAL_RCC_USART1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_USART1RST)) GPIO_ODR_ODR_0 GPIO_ODR_OD0 ADC_CR2_JEXTSEL_1 (0x2U << ADC_CR2_JEXTSEL_Pos) CAN_F3R2_FB10_Pos (10U) CAN_F11R1_FB13 CAN_F11R1_FB13_Msk TIM_DMABurstLength_14Transfers TIM_DMABURSTLENGTH_14TRANSFERS __TIM15_FORCE_RESET __HAL_RCC_TIM15_FORCE_RESET CAN_F13R1_FB19_Msk (0x1U << CAN_F13R1_FB19_Pos) __HAL_I2C_RESET_CR2 I2C_RESET_CR2 TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk CAN_FilterFIFO1 CAN_FILTER_FIFO1 TIM_SR_CC1IF_Msk (0x1U << TIM_SR_CC1IF_Pos) RTC_TR_ST_Msk (0x7U << RTC_TR_ST_Pos) CAN_F5R2_FB24_Msk (0x1U << CAN_F5R2_FB24_Pos) TIM_TS_TI1FP1 0x00000050U IS_ADC_ANALOG_WATCHDOG(WATCHDOG) (((WATCHDOG) == ADC_ANALOGWATCHDOG_SINGLE_REG) || ((WATCHDOG) == ADC_ANALOGWATCHDOG_SINGLE_INJEC) || ((WATCHDOG) == ADC_ANALOGWATCHDOG_SINGLE_REGINJEC) || ((WATCHDOG) == ADC_ANALOGWATCHDOG_ALL_REG) || ((WATCHDOG) == ADC_ANALOGWATCHDOG_ALL_INJEC) || ((WATCHDOG) == ADC_ANALOGWATCHDOG_ALL_REGINJEC) || ((WATCHDOG) == ADC_ANALOGWATCHDOG_NONE)) EXTI_SWIER_SWIER7_Pos (7U) EXTI_SWIER_SWIER3_Pos (3U) USE_RTOS 0U SysTick_CTRL_ENABLE_Msk (1UL ) RCC_MCOSOURCE_PLLCLK_DIV1 RCC_MCO1SOURCE_PLLCLK IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) __pt_guarded_by(x) __lock_annotate(pt_guarded_by(x)) FMC_BWTR4_BUSTURN_Msk (0xFU << FMC_BWTR4_BUSTURN_Pos) __TIM4_CLK_DISABLE __HAL_RCC_TIM4_CLK_DISABLE SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk RTC_CR_BCK RTC_CR_BKP USB_OTG_GLPMCFG_LPMRSP_Msk (0x3U << USB_OTG_GLPMCFG_LPMRSP_Pos) RCC_APB1RSTR_TIM12RST_Pos (6U) __HAL_RCC_TIM14_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN); UNUSED(tmpreg); } while(0U) __HAL_RCC_TIM6_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN)) APSR_N_Pos 31U TIM_CCMR1_OC1FE_Msk (0x1U << TIM_CCMR1_OC1FE_Pos) UART_ONEBIT_SAMPLING_DISABLED UART_ONE_BIT_SAMPLE_DISABLE Priority USART_SR_FE_Msk (0x1U << USART_SR_FE_Pos) GPIO_PUPDR_PUPDR13 GPIO_PUPDR_PUPD13 FMC_PMEM_MEMWAIT2_2 (0x04U << FMC_PMEM_MEMWAIT2_Pos) ADC_EXTERNALTRIGCONV_T2_CC3 ((uint32_t)ADC_CR2_EXTSEL_2) EXTI_RTSR_TR7 EXTI_RTSR_TR7_Msk FMC_BCR2_ASYNCWAIT_Msk (0x1U << FMC_BCR2_ASYNCWAIT_Pos) __RAND_MAX 0x7fffffff FMC_SDTR1_TRAS_Pos (8U) HAL_NVIC_DisableIRQ __HAL_RCC_USART2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_USART2EN)) RCC_APB2RSTR_TIM1RST_Msk (0x1U << RCC_APB2RSTR_TIM1RST_Pos) __GPIOG_FORCE_RESET __HAL_RCC_GPIOG_FORCE_RESET GPIO_IDR_IDR_3 GPIO_IDR_ID3 clearerr_unlocked(p) __sclearerr(p) long +4 CAN_F13R1_FB19_Pos (19U) RCC_IT_LSERDY ((uint8_t)0x02) CAN_F11R2_FB20 CAN_F11R2_FB20_Msk GPIO_MODER_MODE7_0 (0x1U << GPIO_MODER_MODE7_Pos) I2C_CR2_FREQ_2 (0x04U << I2C_CR2_FREQ_Pos) GPIO_BRR_BR9_Msk (0x1U << GPIO_BRR_BR9_Pos) DAC_DHR12LD_DACC1DHR_Msk (0xFFFU << DAC_DHR12LD_DACC1DHR_Pos) SAI_xSR_MUTEDET SAI_xSR_MUTEDET_Msk RCC_RTCCLKSOURCE_LSE 0x00000100U __SNBF 0x0002 USB_OTG_HCINT_ACK_Msk (0x1U << USB_OTG_HCINT_ACK_Pos) CAN_F5R2_FB5_Pos (5U) USART_SR_CTS_Pos (9U) GPIO_AFRH_AFRH6 GPIO_AFRH_AFSEL14 __SPI1_RELEASE_RESET __HAL_RCC_SPI1_RELEASE_RESET CAN_F5R1_FB23 CAN_F5R1_FB23_Msk RCC_FLAG_WWDGRST ((uint8_t)0x7E) GPIO_AFRL_AFSEL4_Pos (16U) __BKP_FORCE_RESET __HAL_RCC_BKP_FORCE_RESET DMA2_BASE (AHB1PERIPH_BASE + 0x6400U) CAN_F13R1_FB24_Msk (0x1U << CAN_F13R1_FB24_Pos) RTC_BASE (APB1PERIPH_BASE + 0x2800U) __HAL_DBGMCU_FREEZE_RTC() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_RTC_STOP)) IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == USART6)) ITM_LSR_Present_Pos 0U CAN_F13R2_FB6 CAN_F13R2_FB6_Msk USB_OTG_GINTSTS_BOUTNAKEFF USB_OTG_GINTSTS_BOUTNAKEFF_Msk GPIO_ODR_OD3_Pos (3U) SDIO_DCTRL_DTDIR_Pos (1U) __SCN16(x) __INT16 __STRINGIFY(x) __INT_LEAST8_MAX__ 0x7f ADC_CHANNEL_17 ((uint32_t)(ADC_CR1_AWDCH_4 | ADC_CR1_AWDCH_0)) CAN_FS1R_FSC18_Msk (0x1U << CAN_FS1R_FSC18_Pos) SAI_xSLOTR_NBSLOT_3 (0x8U << SAI_xSLOTR_NBSLOT_Pos) CAN_F1R2_FB25 CAN_F1R2_FB25_Msk HAL_CAN_ERROR_EPV (0x00000002U) IS_MPU_ACCESS_CACHEABLE(STATE) (((STATE) == MPU_ACCESS_CACHEABLE) || ((STATE) == MPU_ACCESS_NOT_CACHEABLE)) _TIMER_T_ unsigned long __STM32F4xx_HAL_CORTEX_H  EXTI_IMR_MR2 EXTI_IMR_MR2_Msk CAN_F9R2_FB10_Pos (10U) ADC_CHANNEL_VREFINT ((uint32_t)ADC_CHANNEL_17) EXTI_PR_PR5_Msk (0x1U << EXTI_PR_PR5_Pos) CAN_TI2R_RTR CAN_TI2R_RTR_Msk __PRI8(x) __INT8 __STRINGIFY(x) DAC_DHR12R2_DACC2DHR_Pos (0U) __DAC1_CLK_DISABLE __HAL_RCC_DAC1_CLK_DISABLE CAN_F13R1_FB11_Pos (11U) CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) __SDMMC_FORCE_RESET __HAL_RCC_SDMMC_FORCE_RESET CAN_F10R2_FB15_Msk (0x1U << CAN_F10R2_FB15_Pos) __GPIOH_RELEASE_RESET __HAL_RCC_GPIOH_RELEASE_RESET SPI_CR1_BR_Msk (0x7U << SPI_CR1_BR_Pos) CAN_F12R2_FB26_Pos (26U) TIM_SR_CC1IF_Pos (1U) SCB_DFSR_VCATCH_Pos 3U LPTIM_TRIGSAMPLETIME_4TRANSISTIONS LPTIM_TRIGSAMPLETIME_4TRANSITIONS CAN_F1R2_FB16_Msk (0x1U << CAN_F1R2_FB16_Pos) SPDIFRX_DR1_PE_Pos (0U) DMA_SxCR_DBM_Msk (0x1U << DMA_SxCR_DBM_Pos) __HAL_RCC_FMPI2C1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_FMPI2C1EN)) != RESET) FMPI2C_TXDR_TXDATA FMPI2C_TXDR_TXDATA_Msk __SCN16LEAST(x) __LEAST16 __STRINGIFY(x) CAN_F3R1_FB12_Msk (0x1U << CAN_F3R1_FB12_Pos) PWR_MAINREGULATOR_ON 0x00000000U WWDG_CFR_W3 WWDG_CFR_W_3 FLASH_OPTCR_BFB2_Pos (4U) QUADSPI_CR_APMS_Msk (0x1U << QUADSPI_CR_APMS_Pos) XferCpltCallback __ULLACCUM_IBIT__ 32 RCC_APB2ENR_TIM8EN RCC_APB2ENR_TIM8EN_Msk GPIO_LCKR_LCK0_Pos (0U) __TIM20_RELEASE_RESET __HAL_RCC_TIM20_RELEASE_RESET ADC_CSR_STRT1 ADC_CSR_STRT1_Msk CAN_TDH0R_DATA5_Pos (8U) QUADSPI_CR_APMS_Pos (22U) __HAL_RCC_DMA2_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_DMA2RST)) I2C_OAR1_ADD3 I2C_OAR1_ADD3_Msk EXTI_IMR_MR2_Pos (2U) CAN_MCR_INRQ CAN_MCR_INRQ_Msk CAN_F5R1_FB2_Pos (2U) CAN_F1R1_FB14 CAN_F1R1_FB14_Msk TIM_CCER_CC4P TIM_CCER_CC4P_Msk PAGESIZE FLASH_PAGE_SIZE CAN_TI0R_RTR_Msk (0x1U << CAN_TI0R_RTR_Pos) RCC_PLLI2SP_DIV4 0x00000004U EXTI_SWIER_SWIER6_Msk (0x1U << EXTI_SWIER_SWIER6_Pos) GPIO_OTYPER_OT3_Pos (3U) CAN_FFA1R_FFA3 CAN_FFA1R_FFA3_Msk USB_OTG_GINTSTS_LPMINT USB_OTG_GINTSTS_LPMINT_Msk HAL_I2CEx_AnalogFilter_Config HAL_I2CEx_ConfigAnalogFilter TIM_SR_TIF_Pos (6U) CAN_F7R1_FB23 CAN_F7R1_FB23_Msk USB_OTG_EP_REG_SIZE 0x20U PRIuPTR __PRIPTR(u) RCC_APB2ENR_ADC1EN RCC_APB2ENR_ADC1EN_Msk ADC_DUALMODE_INJECSIMULT ((uint32_t)(ADC_CCR_MULTI_2 | ADC_CCR_MULTI_0)) __UFRACT_MAX__ 0XFFFFP-16UR __HAL_RCC_TIM6_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET) __HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE PWR_CR_CWUF_Msk (0x1U << PWR_CR_CWUF_Pos) AutoRetransmission PHY_AUTONEGO_COMPLETE ((uint16_t)0x0020U) __DAC2_IS_CLK_ENABLED __HAL_RCC_DAC2_IS_CLK_ENABLED OTG_HS_EP1_IN_IRQn _result TIM_ICPSC_DIV1 0x00000000U __HAL_RCC_SAI2_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SAI2LPEN)) CAN_TSR_RQCP2_Pos (16U) RTC_BKP6R_Pos (0U) MPU_RBAR_ADDR_Pos 5U FMC_BCR2_WAITEN_Msk (0x1U << FMC_BCR2_WAITEN_Pos) __HAL_RCC_UART4_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART4EN)) __OPAMP_CSR_OPAXCAL_L OPAMP_CSR_OPAXCAL_L SYSCFG_EXTICR3_EXTI8_PB 0x0001U TIM_CLOCKPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 USB_OTG_DSTS_FNSOF_Pos (8U) CAN_F8R1_FB1_Pos (1U) FMC_BCR4_MBKEN FMC_BCR4_MBKEN_Msk FMC_SDTR1_TRCD FMC_SDTR1_TRCD_Msk RCC_AHB1LPENR_SRAM2LPEN_Msk (0x1U << RCC_AHB1LPENR_SRAM2LPEN_Pos) DCMI_MISR_LINE_MIS DCMI_MIS_LINE_MIS CAN_F12R1_FB31 CAN_F12R1_FB31_Msk DMA_HIFCR_CDMEIF5 DMA_HIFCR_CDMEIF5_Msk CAN_F8R1_FB3 CAN_F8R1_FB3_Msk TIM6_DAC_IRQn LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION CAN_RF1R_FOVR1_Msk (0x1U << CAN_RF1R_FOVR1_Pos) _PID_T_DECLARED  CAN_F1R1_FB8_Msk (0x1U << CAN_F1R1_FB8_Pos) USART_CR3_HDSEL_Msk (0x1U << USART_CR3_HDSEL_Pos) RCC_AHB2ENR_OTGFSEN_Pos (7U) HAL_LOCKED FMC_BCR2_ASYNCWAIT_Pos (15U) RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk TIM_CR2_TI1S_Msk (0x1U << TIM_CR2_TI1S_Pos) CAN_F12R2_FB4_Msk (0x1U << CAN_F12R2_FB4_Pos) USB_OTG_HFNUM_FRNUM_Msk (0xFFFFU << USB_OTG_HFNUM_FRNUM_Pos) __GPIOE_CLK_ENABLE __HAL_RCC_GPIOE_CLK_ENABLE CAN_F0R2_FB26_Pos (26U) __HAL_RCC_TIM6_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET) CAN_F3R2_FB19_Msk (0x1U << CAN_F3R2_FB19_Pos) EXTI_FTSR_TR1 EXTI_FTSR_TR1_Msk RCC_APB2ENR_TIM9EN_Pos (16U) FMC_BCR1_CPSIZE_1 (0x2U << FMC_BCR1_CPSIZE_Pos) SCNuLEAST64 __SCN64LEAST(u) GPIO_MODER_MODE3_0 (0x1U << GPIO_MODER_MODE3_Pos) SAI_GCR_SYNCOUT_1 (0x2U << SAI_GCR_SYNCOUT_Pos) CAN_FA1R_FACT13 CAN_FA1R_FACT13_Msk CAN_FA1R_FACT18 CAN_FA1R_FACT18_Msk SYSCFG_EXTICR1_EXTI1_PD 0x0030U CAN_F4R1_FB23 CAN_F4R1_FB23_Msk RCC_CIR_PLLI2SRDYIE RCC_CIR_PLLI2SRDYIE_Msk RCC_APB1LPENR_TIM3LPEN_Msk (0x1U << RCC_APB1LPENR_TIM3LPEN_Pos) USB_OTG_DIEPEMPMSK_INEPTXFEM USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk CAN_F6R2_FB31_Msk (0x1U << CAN_F6R2_FB31_Pos) RCC_MCO_DIV16 RCC_MCODIV_16 USB_OTG_DOEPMSK_OPEM_Pos (8U) __HAL_RCC_WWDG_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) != RESET) __NEWLIB__ 2 __LDBL_HAS_QUIET_NAN__ 1 USB_OTG_HPRT_PTCTL_2 (0x4U << USB_OTG_HPRT_PTCTL_Pos) TIM_CLEARINPUTPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED CAN_F13R1_FB20_Msk (0x1U << CAN_F13R1_FB20_Pos) __HAL_IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATION FMC_PMEM_MEMHOLD2_6 (0x40U << FMC_PMEM_MEMHOLD2_Pos) QUADSPI_CR_DFM QUADSPI_CR_DFM_Msk RCC_CIR_CSSC_Pos (23U) USART6_IRQn HAL_DATA_EEPROMEx_Program HAL_FLASHEx_DATAEEPROM_Program TIM_CR2_OIS2N_Pos (11U) IS_SDIO_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SDIO) ADC_SQR3_SQ3_4 (0x10U << ADC_SQR3_SQ3_Pos) CAN_F6R2_FB5 CAN_F6R2_FB5_Msk __used __attribute__((__used__)) __BEGIN_DECLS  FLASH_TYPEPROGRAM_DOUBLEWORD 0x00000003U __ETHMACPTP_CLK_DISABLE __HAL_RCC_ETHMACPTP_CLK_DISABLE CAN_F8R2_FB17_Msk (0x1U << CAN_F8R2_FB17_Pos) DAC_CR_BOFF1_Pos (1U) RCC_AHB2ENR_DCMIEN_Msk (0x1U << RCC_AHB2ENR_DCMIEN_Pos) I2C_SR2_PEC_Msk (0xFFU << I2C_SR2_PEC_Pos) CAN_F11R1_FB27 CAN_F11R1_FB27_Msk __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(__HANDLE__) (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE) TIM_IT_UPDATE (TIM_DIER_UIE) DCMI_ICR_OVR_ISC_Msk (0x1U << DCMI_ICR_OVR_ISC_Pos) CAN_TDH0R_DATA7_Pos (24U) IWDG_PR_PR_1 (0x2U << IWDG_PR_PR_Pos) CEC_CR_TXSOM_Msk (0x1U << CEC_CR_TXSOM_Pos) CAN_BTR_SILM_Pos (31U) GPIO_MODER_MODE5_0 (0x1U << GPIO_MODER_MODE5_Pos) __UART4_IS_CLK_ENABLED __HAL_RCC_UART4_IS_CLK_ENABLED __SIZEOF_SHORT__ 2 DMA_SxCR_PINC_Pos (9U) USB_OTG_HPRT_PRES_Msk (0x1U << USB_OTG_HPRT_PRES_Pos) CAN_F12R2_FB12_Pos (12U) RTC_TAFCR_TAMP1INSEL_Msk (0x1U << RTC_TAFCR_TAMP1INSEL_Pos) DCMI_CR_HSPOL DCMI_CR_HSPOL_Msk IS_MPU_SUB_REGION_DISABLE(SUBREGION) ((SUBREGION) < (uint16_t)0x00FF) FMC_BCR2_MTYP_Msk (0x3U << FMC_BCR2_MTYP_Pos) USB_OTG_HPTXSTS_PTXFSAVL_Pos (0U) SAI_xSLOTR_FBOFF_Pos (0U) __HAL_RCC_GET_CLK48_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL)) USB_OTG_PKTSTS_Msk (0xFU << USB_OTG_PKTSTS_Pos) CAN_FA1R_FACT25_Pos (25U) CAN_FM1R_FBM7 CAN_FM1R_FBM7_Msk __SFRACT_IBIT__ 0 ADC_SMPR2_SMP3 ADC_SMPR2_SMP3_Msk RCC_PLLN_MAX_VALUE 432U FMC_ECCR_ECC2_Pos (0U) FMC_BTR3_ADDHLD_1 (0x2U << FMC_BTR3_ADDHLD_Pos) COMP_WINDOWMODE_DISABLED COMP_WINDOWMODE_DISABLE CAN_F6R1_FB22 CAN_F6R1_FB22_Msk GPIO_AF10_SAI2 ((uint8_t)0x0A) TIM_CCMR1_OC1M_Pos (4U) __RNG_RELEASE_RESET __HAL_RCC_RNG_RELEASE_RESET CAN_F0R1_FB27 CAN_F0R1_FB27_Msk __GPIOA_RELEASE_RESET __HAL_RCC_GPIOA_RELEASE_RESET CAN_F8R1_FB11_Pos (11U) __HAL_FLASH_INSTRUCTION_CACHE_RESET() do {FLASH->ACR |= FLASH_ACR_ICRST; FLASH->ACR &= ~FLASH_ACR_ICRST; }while(0U)  GCC: (GNU Tools for ARM Embedded Processors 6-2017-q2-update) 6.3.1 20170620 (release) [ARM/embedded-6-branch revision 249437]      |            `   Am $              FA0|
A             <   GO             `   FA0d            8   AR            @   FAU            $               P   FA0\            (   A8   aeabi .   Cortex-M4 M	
"                                            A              B              C              D              D              F              F             F              H              H    0         H              J              J    X         J              L              L    ,         L              N              N    <         N              P              P             P              R              R    H         R              T              T             T              V              V              W              Y              Z              \              ^              `                                                       b              d              f              h              j              l              n              p              r              t              v              x              z              |              ~                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           B              {                                                       C             {                         	             
              C                                                                 Q                                                    ,             \                                                                 P             ~                                                    D              t            !             "             # 	            $ <            % m            &             '             (             ) 8            * w            +             ,             - 1	            . o	            / 	            0 	            1 '
            2 c
            3 
            4 
            5             6 Y            7             8             9             : T            ;             <             =             > J            ?             @                                                                                                                                                          	              
                                                                                                                                                                                                                                                                                                                                   !              "              #              $              %              &              '              (              )              *              +              ,              -              .              /              0              1              2              3              4              5              6              7              8              9              :              ;              <              =              >              ?              @      `    D                                    F                           (             ;             J             T     <    H f             v                               `    J      8    L      @    N      $    P      P    R      (    T  stm32f4xx_hal_msp.c $t $d wm4.0.a638efc662db7794fffb4386ffbc5345 wm4._newlib_version.h.4.3572908597b70d672d181fc7fc501c19 wm4.newlib.h.21.59901f4bf241ab46c63694665baa7297 wm4.features.h.22.5cdadbb3efe495d1c9e38350b8c376c7 wm4.config.h.219.65a553ab5bef5482f0d7880b0d33015e wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed wm4.stddef.h.267.b0d0528fe22f2ee68281519bb06d4368 wm4.inttypes.h.23.73ff1ea04b6018cd02b26f6fdc94fae9 wm4.stm32f4xx_hal_conf.h.51.cbca8f820fbaf6b45b9190bab6686352 wm4.stm32f4xx.h.55.8ae60c25c27046a314410fb6bc697f04 wm4.stm32f446xx.h.51.16a9122ede9860ebbb552c9e423d1ecd wm4.core_cm4.h.42.42f38327ee0970d80f60117e6a3ba2b0 wm4.cmsis_gcc.h.36.39970cb43ce4b53c82644a1f9bc2eab9 wm4.core_cm4.h.223.390ff9b0e06949b13520d8b6746f63e8 wm4.stm32f446xx.h.934.b9579b7559896e0090a7234b0a8e6224 wm4.stm32f4xx.h.212.729f0f890654645a3f47ccc0cc2b00e7 wm4.stm32_hal_legacy.h.39.a05b3049e1abc7cd34a80707f796e3cf wm4._ansi.h.13.1b5575dc7921a4c0cff7dbaa2f33e670 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760 wm4.stddef.h.187.2ff233552538c6ff9b8575ca8ea52cb3 wm4.cdefs.h.47.e658329a094974ebad41b40c60502de7 wm4.stddef.h.39.57db33e786ccd422e31be63a26e19309 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f wm4._types.h.125.5cf8a495f1f7ef36777ad868a1e32068 wm4.stddef.h.161.5349cb105733e8777bfb0cf53c4e3f34 wm4._types.h.183.c226d164ceca1f2ecb9ae9360c54a098 wm4.reent.h.17.23b059516345f8f5abfa01ddc379570f wm4.types.h.40.e8c16e7ec36ba55f133d0616070e25fc wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb wm4._timeval.h.30.0e8bfd94e85db17dda3286ee81496fe6 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1 wm4.select.h.30.bbece7fa40993a78092dcc5805132560 wm4.types.h.69.ed3eae3cf73030a737515151ebcab7a1 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a wm4.stdio.h.81.8188691c2279eac7a223caa50f6694b9 wm4.stm32f4xx_hal_def.h.73.08b2577ba5f4b8a8bbd56cd75207ef49 wm4.stm32f4xx_hal_rcc_ex.h.38.72d17fa67f4c0d92e57f975f0993d6c9 wm4.stm32f4xx_hal_rcc.h.124.76f7a58994848e9a2106928e46cddbad wm4.stm32f4xx_hal_gpio.h.38.c654541df90515df53656abf13ef0dd1 wm4.stm32f4xx_hal_gpio_ex.h.38.327645e8ddad2617031f71bd04e1cf6d wm4.stm32f4xx_hal_gpio.h.280.d1bbbe40c2bfeb2581b77a10cbb75963 wm4.stm32f4xx_hal_dma.h.38.826967b2ee2ce4e8476e40e16c44d47b wm4.stm32f4xx_hal_dma.h.737.d9af639e388922615f7b5f9f5672006c wm4.stm32f4xx_hal_cortex.h.38.eaf6fee195ede3ad6b595559b94a3cc8 wm4.stm32f4xx_hal_adc.h.38.4c577df591d11a201c98becd0aea551d wm4.stm32f4xx_hal_adc_ex.h.38.0193808daac8293f5f3171293cab5a12 wm4.stm32f4xx_hal_adc.h.598.2cf5550a7284e33d0bde617c43228ca0 wm4.stm32f4xx_hal_can.h.38.b96dc3c9457148dcfd568e8bf89a3f3b wm4.stm32f4xx_hal_flash.h.38.b55a8d789d0a85b154d9bdea167a3180 wm4.stm32f4xx_hal_flash_ex.h.38.1cac7dae8b8e28b70cac659fffa8ed2a wm4.stm32f4xx_hal_flash.h.379.5b4e92c054e4b70bd95bfe64220c26d0 wm4.stm32f4xx_hal_pwr.h.38.d162495a4f82d014969f4387a2f06457 wm4.stm32f4xx_hal_pwr_ex.h.38.86e3ed25fc92e16e4a63f2433967865f wm4.stm32f4xx_hal_pwr.h.353.df344216adc255e407748df59ac3677e wm4.stm32f4xx_hal_tim.h.38.799821ff31fe6792331ea2d2f88781ac wm4.stm32f4xx_hal_tim_ex.h.38.de88e0046c23f2fbbc2340cd68626e35 wm4.stm32f4xx_hal_tim.h.1504.0377700a47b5ae46d2d5b2ddac42ff70 wm4.stm32f4xx_hal_uart.h.38.8b3a34f8be6d1de26c50d8c025e3ceb4 wm4.stm32f4xx_hal.h.88.62b8fbe6e687099e5e206634a65d665e HAL_MspInit HAL_NVIC_SetPriorityGrouping HAL_NVIC_SetPriority HAL_ADC_MspInit HAL_GPIO_Init HAL_DMA_Init HAL_NVIC_EnableIRQ _Error_Handler hdma_adc1 HAL_ADC_MspDeInit HAL_GPIO_DeInit HAL_DMA_DeInit HAL_NVIC_DisableIRQ HAL_CAN_MspInit HAL_CAN_MspDeInit HAL_TIM_Base_MspInit HAL_TIM_Base_MspDeInit HAL_UART_MspInit HAL_UART_MspDeInit     
     
     
  (   
  4   
  @   
  L   
  \     >   
  j   
  z   
     
     
               
  "   
  ,     @   
  J   
  P   
     
  &     ,   
  2   
       @   
          "     (     (     (     %  !   '  %   &  ,   (  1   (  >   (  E   (  J   (  W   (  \   (  i   (  n   (  {   (     (     (     (     (     (     (     (     (     (     (     (     (    (    (    (    (    (  $  (  *  (  0  (  6  (  <  (  B  (  H  (  N  (  T  (  Z  (  `  (  f  (  l  (  r  (  x  (  ~  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (  &  (  ,  (  2  (  8  (  >  (  D  (  J  (  P  (  V  (  \  (  b  (  h  (  n  (  t  (  z  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  
  (    (    (    (  D  (  P  (  p  (    (    (    (    (    (    (    (  &  (  2  (  >  (  J  (  V  (  b  (  n  (  z  (    (    (    (    (    (    (    (    (    (  I  (    (    (    (    (    (    (    (    (  (  (  6  (  D  (  R  (  `  (  n  (  |  (    (    (    (  #  (  >  (  h  (  u  (    (    (    (    (    (    (    (  &  (  3  (  @  (  M  (  Z  (  g  (  t  (    (    (    (    (    (    (    (    (    (    (  	  (  	  (  	  (  *	  (  7	  (  Q	  (  ^	  (  k	  (  x	  (  	  (  	  (  	  (  	  (  	  (  	  (  
  (  
  (  )
  (  j
  (  w
  (  
  (  
  (  
  (  
  (  
  (  3  (  A  (  Y  (  _  (  f  (  s  (  z  (    (    (    (    (    (    (    (    (    (    (    (  #  (  /  (  F  (  R  (  ^  (    (    (    (    (    (    (    (    (    (    (    (    (    (  *  (  7  (  U  (  b  (  n  (  z  (    (    (    (    (    (    (    (  ,  (  8  (  D  (  P  (  \  (  h  (    (    (    (    (    (    (    (    (  .  (  <  (  I  (  V  (  c  (  p  (  }  (    (    (    (    (    (    (    (    (    (    (    (    (  '  (  5  (  C  (  Q  (  h  (     (    (    (  &  (  3  (  M  (  Z  (  g  (  t  (    (    (    (    (    (    (    (    (    (    (    (  *  (  7  (  D  (  Q  (  ^  (  k  (  x  (    (    (    (    (    (  9  (    (    (    (    (    (    (    (    (    (    (    (    (    (  (  (  ;  (  G  (  S  (  _  (  k  (  w  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  $  (  0  (  <  (  H  (  T  (  `  (  l  (  x  (    (    (    (    (    (    (    (    (  	  (    (  !  (  -  (  9  (  E  (  Q  (  ]  (  i  (  u  (    (    (    (    (    (    (    (    (    (    (    (    (  %  (  +  (  1  (  7  (  >  (  V  (  b  (  n  (  z  (    (    (    (    (    (    (    (    (    (    (    (  
  (    (  )  (  <  (  H  (  T  (  `  (  l  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  )  (  6  (  C  (  g  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  0  (  <  (  H  (  T  (  `  (  l  (  x  (    (    (    (    (    (    (    (    (    (    (        (    #  !    @  (  G    V  (  a  #  f  (  u  %  ~  (        (        (    #        (        (    #    %    (      ;    K  (  Q    `  (  j  #  o          (        (    #    (    %    (      
    )    9  (  ?  
  N  (  X  #  ]  
  y  
    
    (        (    #    (    %    (              2    E    R    _  (  e    t                            ;    V  (  Z  (  a  (  e  (  l  (  p  (  x  (  |  (    (    (    (    (    (    (    (    (    (    (                       !     %     ,     0     B     F     M     Q     c     g     n     r                                                
     
     
     
     
     
                        !                
  (     0     8     @     H     P                                              (     ,     0     4     8     <     @     D     P     T     X     \     h     l     p     t     x     |                            
     
                                                                 '     *     (     (  &   (  /   (  8   (  @   +  F   ,  P   (  Y   (  b   -  h   .  q   /  ~   (     0     1     2     (     (     3     4     (     5     (     (     6     7     8     (     9  	  (    (    :  %  (  +  ;  1  <  ?  =  I  (  Q  >  W  ?  `  (  h  @  n  A  w  B  ~  (    C    (    (    (    (    D    E    F    G    H    I    (    J    K    (    (    L    (  '  (  -  M  3  N  9  O  C  (  P  (  W  (  _  P  e  Q  k  R  t  S  z  T    U    V    W    X    (    Y    Z    [    \    ]    ^    _    `    (    a    b    c    d  !  e  *  f  0  g  :  h  B  (  H  i     (     (     (     (     (  #   (  )   (  /   (  5   (  ;   (  A   (  G   (  M   (  S   (  Y   (  _   (  e   (  k   (  q   (  w   (  }   (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (    (    (    (    (    (    (  %  (  +  (  1  (  7  (  =  (  C  (  I  (  O  (  U  (  [  (  a  (  g  (  m  (  s  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (    (    (    (  !  (  '  (  -  (  3  (  9  (  ?  (  E  (  K  (  Q  (  W  (  ]  (  c  (  i  (  o  (  u  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  #  (  )  (  /  (  5  (  ;  (  A  (  G  (  M  (  S  (  Y  (  _  (  e  (  k  (  q  (  w  (  }  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  %  (  +  (  1  (  7  (  =  (  C  (  I  (  O  (  U  (  [  (  a  (  g  (  m  (  s  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (    (    (    (  !  (  '  (  -  (  3  (  9  (  ?  (  E  (  K  (  Q  (  W  (  ]  (  c  (  i  (  o  (  u  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  #  (  )  (  /  (  5  (  ;  (  A  (  G  (  M  (  S  (  Y  (  _  (  e  (  k  (  q  (  w  (  }  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  %  (  +  (  1  (  7  (  =  (  C  (  I  (  O  (  U  (  [  (  a  (  g  (  m  (  s  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (    (    (    (  !  (  '  (  -  (  3  (  9  (  ?  (  E  (  K  (  Q  (  W  (  ]  (  c  (  i  (  o  (  u  (  {  (    (    (    (    (    (    (    (    (    (    (     (     (     (     (     (     (     (     (     (     (  #   (  )   (  /   (  5   (  ;   (  A   (  G   (  M   (     (     (     (     (     (  &   (  -   (  4   (  ;   (  B   (  I   (  P   (  W   (  ^   (  e   (  l   (  s   (  z   (     (     (     (     (     (     (  "   (  )   (  0   (     (     (     (     (     (  #   (  /   (  5   (  ;   (  A   (  G   (  M   (  S   (  Y   (  _   (  e   (  k   (  q   (  w   (  }   (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (  #   (  )   (  /   (  6   (  =   (  D   (  K   (  R   (     (     (     (     (     (  #   (  )   (  /   (  5   (  ;   (  A   (  G   (  M   (  S   (  Y   (  _   (  e   (     (     (     (     (     (  #   (  )   (  /   (  6   (  =   (  D   (  K   (  R   (  Y   (  `   (  g   (  n   (  u   (  |   (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (    (    (    (    (    (  $  (  +  (  2  (  9  (  @  (  G  (  N  (  U  (  \  (  c  (  j  (  q  (  x  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (     (     (     (  "   (  )   (  0   (  7   (  >   (  E   (  L   (  S   (  Z   (  a   (  h   (  o   (  v   (  }   (     (     (     (     (     (  #   (  )   (  /   (  5   (  ;   (  A   (  G   (  M   (  S   (  Y   (  _   (  e   (  k   (  q   (  w   (  }   (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  !  (  (  (  /  (  6  (  =  (  D  (  K  (  R  (  Y  (  `  (  g  (  n  (  u  (  |  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  $  (  +  (  2  (  9  (  @  (  G  (  N  (  U  (  \  (  c  (  j  (  q  (  x  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (  '  (  .  (  5  (  <  (  C  (  J  (  Q  (  X  (     (     (     (     (     (  #   (  )   (  /   (  5   (  ;   (  A   (  G   (  M   (  S   (  Z   (  a   (  h   (  o   (  v   (  }   (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (     (     (     (     (     (  &   (  -   (     (     (     (     (     (  #   (     (     (     (     (     (  #   (  )   (  /   (  6   (     (     (     (     (  !   (  (   (  /   (  6   (  =   (  D   (  K   (     (     (     (     (  "   (  )   (  0   (  7   (  >   (  E   (  L   (  S   (  Z   (  a   (  h   (  o   (  v   (  }   (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  !  (  (  (  /  (  6  (  =  (  D  (  K  (  R  (  Y  (  `  (  g  (  n  (  u  (  |  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  $  (  +  (  2  (  9  (  @  (  G  (  N  (  U  (  \  (  c  (  j  (  q  (  x  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (  '  (  .  (  5  (  <  (  C  (  J  (  Q  (  X  (  _  (  f  (  m  (  t  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (    (    (    (    (  #  (  *  (  1  (  8  (  ?  (  F  (  M  (  T  (  [  (  b  (  i  (  p  (  w  (  ~  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  
  (    (    (    (  &  (  -  (  4  (  ;  (  B  (  I  (  P  (  W  (  ^  (  e  (  l  (  s  (  z  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  "  (  )  (  0  (  7  (  >  (  E  (  L  (  S  (  Z  (  a  (  h  (  o  (  v  (  }  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (  	  (  	  (  	  (  !	  (  (	  (  /	  (  6	  (  =	  (  D	  (  K	  (  R	  (  Y	  (  `	  (  g	  (  n	  (  u	  (  |	  (  	  (  	  (  	  (  	  (  	  (  	  (  	  (  	  (  	  (  	  (  	  (  	  (  	  (  	  (  	  (  	  (  	  (  	  (  
  (  
  (  
  (  
  (  
  (  $
  (  +
  (  2
  (  9
  (  @
  (  G
  (  N
  (  U
  (  \
  (  c
  (  j
  (  q
  (  x
  (  
  (  
  (  
  (  
  (  
  (  
  (  
  (  
  (  
  (  
  (  
  (  
  (  
  (  
  (  
  (  
  (  
  (  
  (  
  (    (    (    (    (     (  '  (  .  (  5  (  <  (  C  (  J  (  Q  (  X  (  _  (  f  (  m  (  t  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (    (    (    (    (  #  (  *  (  1  (  8  (  ?  (  F  (  M  (  T  (  [  (  b  (  i  (  p  (  w  (  ~  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  
  (    (    (    (  &  (  -  (  4  (  ;  (  B  (  I  (  P  (  W  (  ^  (  e  (  l  (  s  (  z  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  "  (  )  (  0  (  7  (  >  (  E  (  L  (  S  (  Z  (  a  (     (     (     (     (  "   (  )   (  0   (  7   (  >   (  E   (  L   (  S   (  Z   (  a   (  h   (  o   (  v   (  }   (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  !  (  (  (  /  (  6  (  =  (  D  (  K  (  R  (  Y  (  `  (  g  (  n  (  u  (  |  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  $  (  +  (  2  (  9  (  @  (  G  (  N  (  U  (  \  (  c  (  j  (  q  (  x  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (  '  (  .  (  5  (  <  (  C  (  J  (  Q  (  X  (  _  (  f  (  m  (  t  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (    (    (    (    (  #  (  *  (  1  (  8  (  ?  (  F  (  M  (  T  (  [  (  b  (  i  (  p  (  w  (  ~  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  
  (    (    (    (  &  (  -  (  4  (  ;  (  B  (  I  (  P  (  W  (  ^  (  e  (  l  (  s  (  z  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  "  (  )  (  0  (  7  (  >  (  E  (  L  (  S  (  Z  (  a  (  h  (  o  (  v  (  }  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (  	  (  	  (  	  (  !	  (  (	  (  /	  (  6	  (  =	  (  D	  (  K	  (  R	  (  Y	  (  `	  (  g	  (  n	  (  u	  (  |	  (  	  (  	  (  	  (  	  (  	  (  	  (  	  (  	  (  	  (  	  (  	  (  	  (  	  (  	  (  	  (  	  (  	  (  	  (  
  (  
  (  
  (  
  (  
  (  $
  (  +
  (  2
  (  9
  (  @
  (  G
  (  N
  (  U
  (  \
  (  c
  (  j
  (  q
  (  x
  (  
  (  
  (  
  (  
  (  
  (  
  (  
  (  
  (  
  (  
  (  
  (  
  (  
  (  
  (  
  (  
  (  
  (  
  (  
  (    (    (    (    (     (  '  (  .  (  5  (  <  (  C  (  J  (  Q  (  X  (  _  (  f  (  m  (  t  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (    (    (    (    (  #  (  *  (  1  (  8  (  ?  (  F  (  M  (  T  (  [  (  b  (  i  (  p  (  w  (  ~  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  
  (    (    (    (  &  (  -  (  4  (  ;  (  B  (  I  (  P  (  W  (  ^  (  e  (  l  (  s  (  z  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  "  (  )  (  0  (  7  (  >  (  E  (  L  (  S  (  Z  (  a  (  h  (  o  (  v  (  }  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  !  (  (  (  /  (  6  (  =  (  D  (  K  (  R  (  Y  (  `  (  g  (  n  (  u  (  |  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  $  (  +  (  2  (  9  (  @  (  G  (  N  (  U  (  \  (  c  (  j  (  q  (  x  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (  '  (  .  (  5  (  <  (  C  (  J  (  Q  (  X  (  _  (  f  (  m  (  t  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (    (    (    (    (  #  (  *  (  1  (  8  (  ?  (  F  (  M  (  T  (  [  (  b  (  i  (  p  (  w  (  ~  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  
  (    (    (    (  &  (  -  (  4  (  ;  (  B  (  I  (  P  (  W  (  ^  (  e  (  l  (  s  (  z  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  "  (  )  (  0  (  7  (  >  (  E  (  L  (  S  (  Z  (  a  (  h  (  o  (  v  (  }  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  !  (  (  (  /  (  6  (  =  (  D  (  K  (  R  (  Y  (  `  (  g  (  n  (  u  (  |  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  $  (  +  (  2  (  9  (  @  (  G  (  N  (  U  (  \  (  c  (  j  (  q  (  x  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (  '  (  .  (  5  (  <  (  C  (  J  (  Q  (  X  (  _  (  f  (  m  (  t  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (    (    (    (    (  #  (  *  (  1  (  8  (  ?  (  F  (  M  (  T  (  [  (  b  (  i  (  p  (  w  (  ~  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  
  (    (    (    (  &  (  -  (  4  (  ;  (  B  (  I  (  P  (  W  (  ^  (  e  (  l  (  s  (  z  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  "  (  )  (  0  (  7  (  >  (  E  (  L  (  S  (  Z  (  a  (  h  (  o  (  v  (  }  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  !  (  (  (  /  (  6  (  =  (  D  (  K  (  R  (  Y  (  `  (  g  (  n  (  u  (  |  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  $  (  +  (  2  (  9  (  @  (  G  (  N  (  U  (  \  (  c  (  j  (  q  (  x  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (     (     (     (      (  '   (  .   (  5   (  <   (  C   (  J   (  Q   (  X   (  _   (  f   (  m   (  t   (  {   (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (     (   !  (  !  (  !  (  !  (  !  (  #!  (  *!  (  1!  (  8!  (  ?!  (  F!  (  M!  (  T!  (  [!  (  b!  (  i!  (  p!  (  w!  (  ~!  (  !  (  !  (  !  (  !  (  !  (  !  (  !  (  !  (  !  (  !  (  !  (  !  (  !  (  !  (  !  (  !  (  !  (  !  (  "  (  
"  (  "  (  "  (  "  (  &"  (  -"  (  4"  (  ;"  (  B"  (  I"  (  P"  (  W"  (  ^"  (  e"  (  l"  (  s"  (  z"  (  "  (  "  (  "  (  "  (  "  (  "  (  "  (  "  (  "  (  "  (  "  (  "  (  "  (  "  (  "  (  "  (  "  (  "  (  "  (  #  (  #  (  #  (  #  (  "#  (  )#  (  0#  (  7#  (  >#  (  E#  (  L#  (  S#  (  Z#  (  a#  (  h#  (  o#  (  v#  (  }#  (  #  (  #  (  #  (  #  (  #  (  #  (  #  (  #  (  #  (  #  (  #  (  #  (  #  (  #  (  #  (  #  (  #  (  #  (  $  (  	$  (  $  (  $  (  $  (  %$  (  ,$  (  3$  (  :$  (  A$  (  H$  (  O$  (  V$  (  ]$  (  d$  (  k$  (  r$  (  y$  (  $  (  $  (  $  (  $  (  $  (  $  (  $  (  $  (  $  (  $  (  $  (  $  (  $  (  $  (  $  (  $  (  $  (  $  (  $  (  %  (  %  (  %  (  %  (  !%  (  (%  (  /%  (  6%  (  =%  (  D%  (  K%  (  R%  (  Y%  (  `%  (  g%  (  n%  (  u%  (  |%  (  %  (  %  (  %  (  %  (  %  (  %  (  %  (  %  (  %  (  %  (  %  (  %  (  %  (  %  (  %  (  %  (  %  (  %  (  &  (  &  (  &  (  &  (  &  (  $&  (  +&  (  2&  (  9&  (  @&  (  G&  (  N&  (  U&  (  \&  (  c&  (  j&  (  q&  (  x&  (  &  (  &  (  &  (  &  (  &  (  &  (  &  (  &  (  &  (  &  (  &  (  &  (  &  (  &  (  &  (  &  (  &  (  &  (  &  (  '  (  '  (  '  (  '  (   '  (  ''  (  .'  (  5'  (  <'  (  C'  (  J'  (  Q'  (  X'  (  _'  (  f'  (  m'  (  t'  (  {'  (  '  (  '  (  '  (  '  (  '  (  '  (  '  (  '  (  '  (  '  (  '  (  '  (  '  (  '  (  '  (  '  (  '  (  '  (   (  (  (  (  (  (  (  (  (  (  #(  (  *(  (  1(  (  8(  (  ?(  (  F(  (  M(  (  T(  (  [(  (  b(  (  i(  (  p(  (  w(  (  ~(  (  (  (  (  (  (  (  (  (  (  (  (  (  (  (  (  (  (  (  (  (  (  (  (  (  (  (  (  (  (  (  (  (  (  (  (  (  )  (  
)  (  )  (  )  (  )  (  &)  (  -)  (  4)  (  ;)  (  B)  (  I)  (  P)  (  W)  (  ^)  (  e)  (  l)  (  s)  (  z)  (  )  (  )  (  )  (  )  (  )  (  )  (  )  (  )  (  )  (  )  (  )  (  )  (  )  (  )  (  )  (  )  (  )  (  )  (  )  (  *  (  *  (  *  (  *  (  "*  (  )*  (  0*  (  7*  (  >*  (  E*  (  L*  (  S*  (  Z*  (  a*  (  h*  (  o*  (  v*  (  }*  (  *  (  *  (  *  (  *  (  *  (  *  (  *  (  *  (  *  (  *  (  *  (  *  (  *  (  *  (  *  (  *  (  *  (  *  (  +  (  	+  (  +  (  +  (  +  (  %+  (  ,+  (  3+  (  :+  (  A+  (  H+  (  O+  (  V+  (  ]+  (  d+  (  k+  (  r+  (  y+  (  +  (  +  (  +  (  +  (  +  (  +  (  +  (  +  (  +  (  +  (  +  (  +  (  +  (  +  (  +  (  +  (  +  (  +  (  +  (  ,  (  ,  (  ,  (  ,  (  !,  (  (,  (  /,  (  6,  (  =,  (  D,  (  K,  (  R,  (  Y,  (  `,  (  g,  (  n,  (  u,  (  |,  (  ,  (  ,  (  ,  (  ,  (  ,  (  ,  (  ,  (  ,  (  ,  (  ,  (  ,  (  ,  (  ,  (  ,  (  ,  (  ,  (  ,  (  ,  (  -  (  -  (  -  (  -  (  -  (  $-  (  +-  (  2-  (  9-  (  @-  (  G-  (  N-  (  U-  (  \-  (  c-  (  j-  (  q-  (  x-  (  -  (  -  (  -  (  -  (  -  (  -  (  -  (  -  (  -  (  -  (  -  (  -  (  -  (  -  (  -  (  -  (  -  (  -  (  -  (  .  (  .  (  .  (  .  (   .  (  '.  (  ..  (  5.  (  <.  (  C.  (  J.  (  Q.  (  X.  (  _.  (  f.  (  m.  (  t.  (  {.  (  .  (  .  (  .  (  .  (  .  (  .  (  .  (  .  (  .  (  .  (  .  (  .  (  .  (  .  (  .  (  .  (  .  (  .  (   /  (  /  (  /  (  /  (  /  (  #/  (  */  (  1/  (  8/  (  ?/  (  F/  (  M/  (  T/  (  [/  (  b/  (  i/  (  p/  (  w/  (  ~/  (  /  (  /  (  /  (  /  (  /  (  /  (  /  (  /  (  /  (  /  (  /  (  /  (  /  (  /  (  /  (  /  (  /  (  /  (  0  (  
0  (  0  (  0  (  0  (  &0  (  -0  (  40  (  ;0  (  B0  (  I0  (  P0  (  W0  (  ^0  (  e0  (  l0  (  s0  (  z0  (  0  (  0  (  0  (  0  (  0  (  0  (  0  (  0  (  0  (  0  (  0  (  0  (  0  (  0  (  0  (  0  (  0  (  0  (  0  (  1  (  1  (  1  (  1  (  "1  (  )1  (  01  (  71  (  >1  (  E1  (  L1  (  S1  (  Z1  (  a1  (  h1  (  o1  (  v1  (  }1  (  1  (  1  (  1  (  1  (  1  (  1  (  1  (  1  (  1  (  1  (  1  (  1  (  1  (  1  (  1  (  1  (  1  (  1  (  2  (  	2  (  2  (  2  (  2  (  %2  (  ,2  (  32  (  :2  (  A2  (  H2  (  O2  (  V2  (  ]2  (  d2  (  k2  (  r2  (  y2  (  2  (  2  (  2  (  2  (  2  (  2  (  2  (  2  (  2  (  2  (  2  (  2  (  2  (  2  (  2  (  2  (  2  (  2  (  2  (  3  (  3  (  3  (  3  (  !3  (  (3  (  /3  (  63  (  =3  (  D3  (  K3  (  R3  (  Y3  (  `3  (  g3  (  n3  (  u3  (  |3  (  3  (  3  (  3  (  3  (  3  (  3  (  3  (  3  (  3  (  3  (  3  (  3  (  3  (  3  (  3  (  3  (  3  (  3  (  4  (  4  (  4  (  4  (  4  (  $4  (  +4  (  24  (  94  (  @4  (  G4  (  N4  (  U4  (  \4  (  c4  (  j4  (  q4  (  x4  (  4  (  4  (  4  (  4  (  4  (  4  (  4  (  4  (  4  (  4  (  4  (  4  (  4  (  4  (  4  (  4  (  4  (  4  (  4  (  5  (  5  (  5  (  5  (   5  (  '5  (  .5  (  55  (  <5  (  C5  (  J5  (  Q5  (  X5  (  _5  (  f5  (  m5  (  t5  (  {5  (  5  (  5  (  5  (  5  (  5  (  5  (  5  (  5  (  5  (  5  (  5  (  5  (  5  (  5  (  5  (  5  (  5  (  5  (   6  (  6  (  6  (  6  (  6  (  #6  (  *6  (  16  (  86  (  ?6  (  F6  (  M6  (  T6  (  [6  (  b6  (  i6  (  p6  (  w6  (  ~6  (  6  (  6  (  6  (  6  (  6  (  6  (  6  (  6  (  6  (  6  (  6  (  6  (  6  (  6  (  6  (  6  (  6  (  6  (  7  (  
7  (  7  (  7  (  7  (  &7  (  -7  (  47  (  ;7  (  B7  (  I7  (  P7  (  W7  (  ^7  (  e7  (  l7  (  s7  (  z7  (  7  (  7  (  7  (  7  (  7  (  7  (  7  (  7  (  7  (  7  (  7  (  7  (  7  (  7  (  7  (  7  (  7  (  7  (  7  (  8  (  8  (  8  (  8  (  "8  (  )8  (  08  (  78  (  >8  (  E8  (  L8  (  S8  (  Z8  (  a8  (  h8  (  o8  (  v8  (  }8  (  8  (  8  (  8  (  8  (  8  (  8  (  8  (  8  (  8  (  8  (  8  (  8  (  8  (  8  (  8  (  8  (  8  (  8  (  9  (  	9  (  9  (  9  (  9  (  %9  (  ,9  (  39  (  :9  (  A9  (  H9  (  O9  (  V9  (  ]9  (  d9  (  k9  (  r9  (  y9  (  9  (  9  (  9  (  9  (  9  (  9  (  9  (  9  (  9  (  9  (  9  (  9  (  9  (  9  (  9  (  9  (  9  (  9  (  9  (  :  (  :  (  :  (  :  (  !:  (  (:  (  /:  (  6:  (  =:  (  D:  (  K:  (  R:  (  Y:  (  `:  (  g:  (  n:  (  u:  (  |:  (  :  (  :  (  :  (  :  (  :  (  :  (  :  (  :  (  :  (  :  (  :  (  :  (  :  (  :  (  :  (  :  (  :  (  :  (  ;  (  ;  (  ;  (  ;  (  ;  (  $;  (  +;  (  2;  (  9;  (  @;  (  G;  (  N;  (  U;  (  \;  (  c;  (  j;  (  q;  (  x;  (  ;  (  ;  (  ;  (  ;  (  ;  (  ;  (  ;  (  ;  (  ;  (  ;  (  ;  (  ;  (  ;  (  ;  (  ;  (  ;  (  ;  (  ;  (  ;  (  <  (  <  (  <  (  <  (   <  (  '<  (  .<  (  5<  (  <<  (  C<  (  J<  (  Q<  (  X<  (  _<  (  f<  (  m<  (  t<  (  {<  (  <  (  <  (  <  (  <  (  <  (  <  (  <  (  <  (  <  (  <  (  <  (  <  (  <  (  <  (  <  (  <  (  <  (  <  (   =  (  =  (  =  (  =  (  =  (  #=  (  *=  (  1=  (  8=  (  ?=  (  F=  (  M=  (  T=  (  [=  (  b=  (  i=  (  p=  (  w=  (  ~=  (  =  (  =  (  =  (  =  (  =  (  =  (  =  (  =  (  =  (  =  (  =  (  =  (  =  (  =  (  =  (  =  (  =  (  =  (  >  (  
>  (  >  (  >  (  >  (  &>  (  ->  (  4>  (  ;>  (  B>  (  I>  (  P>  (  W>  (  ^>  (  e>  (  l>  (  s>  (  z>  (  >  (  >  (  >  (  >  (  >  (  >  (  >  (  >  (  >  (  >  (  >  (  >  (  >  (  >  (  >  (  >  (  >  (  >  (  >  (  ?  (  ?  (  ?  (  ?  (  "?  (  )?  (  0?  (  7?  (  >?  (  E?  (  L?  (  S?  (  Z?  (  a?  (  h?  (  o?  (  v?  (  }?  (  ?  (  ?  (  ?  (  ?  (  ?  (  ?  (  ?  (  ?  (  ?  (  ?  (  ?  (  ?  (  ?  (  ?  (  ?  (  ?  (  ?  (  ?  (  @  (  	@  (  @  (  @  (  @  (  %@  (  ,@  (  3@  (  :@  (  A@  (  H@  (  O@  (  V@  (  ]@  (  d@  (  k@  (  r@  (  y@  (  @  (  @  (  @  (  @  (  @  (  @  (  @  (  @  (  @  (  @  (  @  (  @  (  @  (  @  (  @  (  @  (  @  (  @  (  @  (  A  (  A  (  A  (  A  (  !A  (  (A  (  /A  (  6A  (  =A  (  DA  (  KA  (  RA  (  YA  (  `A  (  gA  (  nA  (  uA  (  |A  (  A  (  A  (  A  (  A  (  A  (  A  (  A  (  A  (  A  (  A  (  A  (  A  (  A  (  A  (  A  (  A  (  A  (  A  (  B  (  B  (  B  (  B  (  B  (  $B  (  +B  (  2B  (  9B  (  @B  (  GB  (  NB  (  UB  (  \B  (  cB  (  jB  (  qB  (  xB  (  B  (  B  (  B  (  B  (  B  (  B  (  B  (  B  (  B  (  B  (  B  (  B  (  B  (  B  (  B  (  B  (  B  (  B  (  B  (  C  (  C  (  C  (  C  (   C  (  'C  (  .C  (  5C  (  <C  (  CC  (  JC  (  QC  (  XC  (  _C  (  fC  (  mC  (  tC  (  {C  (  C  (  C  (  C  (  C  (  C  (  C  (  C  (  C  (  C  (  C  (  C  (  C  (  C  (  C  (  C  (  C  (  C  (  C  (   D  (  D  (  D  (  D  (  D  (  #D  (  *D  (  1D  (  8D  (  ?D  (  FD  (  MD  (  TD  (  [D  (  bD  (  iD  (  pD  (  wD  (  ~D  (  D  (  D  (  D  (  D  (  D  (  D  (  D  (  D  (  D  (  D  (  D  (  D  (  D  (  D  (  D  (  D  (  D  (  D  (  E  (  
E  (  E  (  E  (  E  (  &E  (  -E  (  4E  (  ;E  (  BE  (  IE  (  PE  (  WE  (  ^E  (  eE  (  lE  (  sE  (  zE  (  E  (  E  (  E  (  E  (  E  (  E  (  E  (  E  (  E  (  E  (  E  (  E  (  E  (  E  (  E  (  E  (  E  (  E  (  E  (  F  (  F  (  F  (  F  (  "F  (  )F  (  0F  (  7F  (  >F  (  EF  (  LF  (  SF  (  ZF  (  aF  (  hF  (  oF  (  vF  (  }F  (  F  (  F  (  F  (  F  (  F  (  F  (  F  (  F  (  F  (  F  (  F  (  F  (  F  (  F  (  F  (  F  (  F  (  F  (  G  (  	G  (  G  (  G  (  G  (  %G  (  ,G  (  3G  (  :G  (  AG  (  HG  (  OG  (  VG  (  ]G  (  dG  (  kG  (  rG  (  yG  (  G  (  G  (  G  (  G  (  G  (  G  (  G  (  G  (  G  (  G  (  G  (  G  (  G  (  G  (  G  (  G  (  G  (  G  (  G  (  H  (  H  (  H  (  H  (  !H  (  (H  (  /H  (  6H  (  =H  (  DH  (  KH  (  RH  (  YH  (  `H  (  gH  (  nH  (  uH  (  |H  (  H  (  H  (  H  (  H  (  H  (  H  (  H  (  H  (  H  (  H  (  H  (  H  (  H  (  H  (  H  (  H  (  H  (  H  (  I  (  I  (  I  (  I  (  I  (  $I  (  +I  (  2I  (  9I  (  @I  (  GI  (  NI  (  UI  (  \I  (  cI  (  jI  (  qI  (  xI  (  I  (  I  (  I  (  I  (  I  (  I  (  I  (  I  (  I  (  I  (  I  (  I  (  I  (  I  (  I  (  I  (  I  (  I  (  I  (  J  (  J  (  J  (  J  (   J  (  'J  (  .J  (  5J  (  <J  (  CJ  (  JJ  (  QJ  (  XJ  (  _J  (  fJ  (  mJ  (  tJ  (  {J  (  J  (  J  (  J  (  J  (  J  (  J  (  J  (  J  (  J  (  J  (  J  (  J  (  J  (  J  (  J  (  J  (  J  (  J  (   K  (  K  (  K  (  K  (  K  (  #K  (  *K  (  1K  (  8K  (  ?K  (  FK  (  MK  (  TK  (  [K  (  bK  (  iK  (  pK  (  wK  (  ~K  (  K  (  K  (  K  (  K  (  K  (  K  (  K  (  K  (  K  (  K  (  K  (  K  (  K  (  K  (  K  (  K  (  K  (  K  (  L  (  
L  (  L  (  L  (  L  (  &L  (  -L  (  4L  (  ;L  (  BL  (  IL  (  PL  (  WL  (  ^L  (  eL  (  lL  (  sL  (  zL  (  L  (  L  (  L  (  L  (  L  (  L  (  L  (  L  (  L  (  L  (  L  (  L  (  L  (  L  (  L  (  L  (  L  (  L  (  L  (  M  (  M  (  M  (  M  (  "M  (  )M  (  0M  (  7M  (  >M  (  EM  (  LM  (  SM  (  ZM  (  aM  (  hM  (  oM  (  vM  (  }M  (  M  (  M  (  M  (  M  (  M  (  M  (  M  (  M  (  M  (  M  (  M  (  M  (  M  (  M  (  M  (  M  (  M  (  M  (  N  (  	N  (  N  (  N  (  N  (  %N  (  ,N  (  3N  (  :N  (  AN  (  HN  (  ON  (  VN  (  ]N  (  dN  (  kN  (  rN  (  yN  (  N  (  N  (  N  (  N  (  N  (  N  (  N  (  N  (  N  (  N  (  N  (  N  (  N  (  N  (  N  (  N  (  N  (  N  (  N  (  O  (  O  (  O  (  O  (  !O  (  (O  (  /O  (  6O  (  =O  (  DO  (  KO  (  RO  (  YO  (  `O  (  gO  (  nO  (  uO  (  |O  (  O  (  O  (  O  (  O  (  O  (  O  (  O  (  O  (  O  (  O  (  O  (  O  (  O  (  O  (  O  (  O  (  O  (  O  (  P  (  P  (  P  (  P  (  P  (  $P  (  +P  (  2P  (  9P  (  @P  (  GP  (  NP  (  UP  (  \P  (  cP  (  jP  (  qP  (  xP  (  P  (  P  (  P  (  P  (  P  (  P  (  P  (  P  (  P  (  P  (  P  (  P  (  P  (  P  (  P  (  P  (  P  (  P  (  P  (  Q  (  Q  (  Q  (  Q  (   Q  (  'Q  (  .Q  (  5Q  (  <Q  (  CQ  (  JQ  (  QQ  (  XQ  (  _Q  (  fQ  (  mQ  (  tQ  (  {Q  (  Q  (  Q  (  Q  (  Q  (  Q  (  Q  (  Q  (  Q  (  Q  (  Q  (  Q  (  Q  (  Q  (  Q  (  Q  (  Q  (  Q  (  Q  (   R  (  R  (  R  (  R  (  R  (  #R  (  *R  (  1R  (  8R  (  ?R  (  FR  (  MR  (  TR  (  [R  (  bR  (  iR  (  pR  (  wR  (  ~R  (  R  (  R  (  R  (  R  (  R  (  R  (  R  (  R  (  R  (  R  (  R  (  R  (  R  (  R  (  R  (  R  (  R  (  R  (  S  (  
S  (  S  (  S  (  S  (  &S  (  -S  (  4S  (  ;S  (  BS  (  IS  (  PS  (  WS  (  ^S  (  eS  (  lS  (  sS  (  zS  (  S  (  S  (  S  (  S  (  S  (  S  (  S  (  S  (  S  (  S  (  S  (  S  (  S  (  S  (  S  (  S  (  S  (  S  (  S  (  T  (  T  (  T  (  T  (  "T  (  )T  (  0T  (  7T  (  >T  (  ET  (  LT  (  ST  (  ZT  (  aT  (  hT  (  oT  (  vT  (  }T  (  T  (  T  (  T  (  T  (  T  (  T  (  T  (  T  (  T  (  T  (  T  (  T  (  T  (  T  (  T  (  T  (  T  (  T  (  U  (  	U  (  U  (  U  (  U  (  %U  (  ,U  (  3U  (  :U  (  AU  (  HU  (  OU  (  VU  (  ]U  (  dU  (  kU  (  rU  (  yU  (  U  (  U  (  U  (  U  (  U  (  U  (  U  (  U  (  U  (  U  (  U  (  U  (  U  (  U  (  U  (  U  (  U  (  U  (  U  (  V  (  V  (  V  (  V  (  !V  (  (V  (  /V  (  6V  (  =V  (  DV  (  KV  (  RV  (  YV  (  `V  (  gV  (  nV  (  uV  (  |V  (  V  (  V  (  V  (  V  (  V  (  V  (  V  (  V  (  V  (  V  (  V  (  V  (  V  (  V  (  V  (  V  (  V  (  V  (  W  (  W  (  W  (  W  (  W  (  $W  (  +W  (  2W  (  9W  (  @W  (  GW  (  NW  (  UW  (  \W  (  cW  (  jW  (  qW  (  xW  (  W  (  W  (  W  (  W  (  W  (  W  (  W  (  W  (  W  (  W  (  W  (  W  (  W  (  W  (  W  (  W  (  W  (  W  (  W  (  X  (  X  (  X  (  X  (   X  (  'X  (  .X  (  5X  (  <X  (  CX  (  JX  (  QX  (  XX  (  _X  (  fX  (  mX  (  tX  (  {X  (  X  (  X  (  X  (  X  (  X  (  X  (  X  (  X  (  X  (  X  (  X  (  X  (  X  (  X  (  X  (  X  (  X  (  X  (   Y  (  Y  (  Y  (  Y  (  Y  (  #Y  (  *Y  (  1Y  (  8Y  (  ?Y  (  FY  (  MY  (  TY  (  [Y  (  bY  (  iY  (  pY  (  wY  (  ~Y  (  Y  (  Y  (  Y  (  Y  (  Y  (  Y  (  Y  (  Y  (  Y  (  Y  (  Y  (  Y  (  Y  (  Y  (  Y  (  Y  (  Y  (  Y  (  Z  (  
Z  (  Z  (  Z  (  Z  (  &Z  (  -Z  (  4Z  (  ;Z  (  BZ  (  IZ  (  PZ  (  WZ  (  ^Z  (  eZ  (  lZ  (  sZ  (  zZ  (  Z  (  Z  (  Z  (  Z  (  Z  (  Z  (  Z  (  Z  (  Z  (  Z  (  Z  (  Z  (  Z  (  Z  (  Z  (  Z  (  Z  (  Z  (  Z  (  [  (  [  (  [  (  [  (  "[  (  )[  (  0[  (  7[  (  >[  (  E[  (  L[  (  S[  (  Z[  (  a[  (  h[  (  o[  (  v[  (  }[  (  [  (  [  (  [  (  [  (  [  (  [  (  [  (  [  (  [  (  [  (  [  (  [  (  [  (  [  (  [  (  [  (  [  (  [  (  \  (  	\  (  \  (  \  (  \  (  %\  (  ,\  (  3\  (  :\  (  A\  (  H\  (  O\  (  V\  (  ]\  (  d\  (  k\  (  r\  (  y\  (  \  (  \  (  \  (  \  (  \  (  \  (  \  (  \  (  \  (  \  (  \  (  \  (  \  (  \  (  \  (  \  (  \  (  \  (  \  (  ]  (  ]  (  ]  (  ]  (  !]  (  (]  (  /]  (  6]  (  =]  (  D]  (  K]  (  R]  (  Y]  (  `]  (  g]  (  n]  (  u]  (  |]  (  ]  (  ]  (  ]  (  ]  (  ]  (  ]  (  ]  (  ]  (  ]  (  ]  (  ]  (  ]  (  ]  (  ]  (  ]  (  ]  (  ]  (  ]  (  ^  (  ^  (  ^  (  ^  (  ^  (  $^  (  +^  (  2^  (  9^  (  @^  (  G^  (  N^  (  U^  (  \^  (  c^  (  j^  (  q^  (  x^  (  ^  (  ^  (  ^  (  ^  (  ^  (  ^  (  ^  (  ^  (  ^  (  ^  (  ^  (  ^  (  ^  (  ^  (  ^  (  ^  (  ^  (  ^  (  ^  (  _  (  _  (  _  (  _  (   _  (  '_  (  ._  (  5_  (  <_  (  C_  (  J_  (  Q_  (  X_  (  __  (  f_  (  m_  (  t_  (  {_  (  _  (  _  (  _  (  _  (  _  (  _  (  _  (  _  (  _  (  _  (  _  (  _  (  _  (  _  (  _  (  _  (  _  (  _  (   `  (  `  (  `  (  `  (  `  (  #`  (  *`  (  1`  (  8`  (  ?`  (  F`  (  M`  (  T`  (  [`  (  b`  (  i`  (  p`  (  w`  (  ~`  (  `  (  `  (  `  (  `  (  `  (  `  (  `  (  `  (  `  (  `  (  `  (  `  (  `  (  `  (  `  (  `  (  `  (  `  (  a  (  
a  (  a  (  a  (  a  (  &a  (  -a  (  4a  (  ;a  (  Ba  (  Ia  (  Pa  (  Wa  (  ^a  (  ea  (  la  (  sa  (  za  (  a  (  a  (  a  (  a  (  a  (  a  (  a  (  a  (  a  (  a  (  a  (  a  (  a  (  a  (  a  (  a  (  a  (  a  (  a  (  b  (  b  (  b  (  b  (  "b  (  )b  (  0b  (  7b  (  >b  (  Eb  (  Lb  (  Sb  (  Zb  (  ab  (  hb  (  ob  (  vb  (  }b  (  b  (  b  (  b  (  b  (  b  (  b  (  b  (  b  (  b  (  b  (  b  (  b  (  b  (  b  (  b  (  b  (  b  (  b  (  c  (  	c  (  c  (  c  (  c  (  %c  (  ,c  (  3c  (  :c  (  Ac  (  Hc  (  Oc  (  Vc  (  ]c  (  dc  (  kc  (  rc  (  yc  (  c  (  c  (  c  (  c  (  c  (  c  (  c  (  c  (  c  (  c  (  c  (  c  (  c  (  c  (  c  (  c  (  c  (  c  (  c  (  d  (  d  (  d  (  d  (  !d  (  (d  (  /d  (  6d  (  =d  (  Dd  (  Kd  (  Rd  (  Yd  (  `d  (  gd  (  nd  (  ud  (  |d  (  d  (  d  (  d  (  d  (  d  (  d  (  d  (  d  (  d  (  d  (  d  (  d  (  d  (  d  (  d  (  d  (  d  (  d  (  e  (  e  (  e  (  e  (  e  (  $e  (  +e  (  2e  (  9e  (  @e  (  Ge  (  Ne  (  Ue  (  \e  (  ce  (  je  (  qe  (  xe  (  e  (  e  (  e  (  e  (  e  (  e  (  e  (  e  (  e  (  e  (  e  (  e  (  e  (  e  (  e  (  e  (  e  (  e  (  e  (  f  (  f  (  f  (  f  (   f  (  'f  (  .f  (  5f  (  <f  (  Cf  (  Jf  (  Qf  (  Xf  (  _f  (  ff  (  mf  (  tf  (  {f  (  f  (  f  (  f  (  f  (  f  (  f  (  f  (  f  (  f  (  f  (  f  (  f  (  f  (  f  (  f  (  f  (  f  (  f  (   g  (  g  (  g  (  g  (  g  (  #g  (  *g  (  1g  (  8g  (  ?g  (  Fg  (  Mg  (  Tg  (  [g  (  bg  (  ig  (  pg  (  wg  (  ~g  (  g  (  g  (  g  (  g  (  g  (  g  (  g  (  g  (  g  (  g  (  g  (  g  (  g  (  g  (  g  (  g  (  g  (  g  (  h  (  
h  (  h  (  h  (  h  (  &h  (  -h  (  4h  (  ;h  (  Bh  (  Ih  (  Ph  (  Wh  (  ^h  (  eh  (  lh  (  sh  (  zh  (  h  (  h  (  h  (  h  (  h  (  h  (  h  (  h  (  h  (  h  (  h  (  h  (  h  (  h  (  h  (  h  (  h  (  h  (  h  (  i  (  i  (  i  (  i  (  "i  (  )i  (  0i  (  7i  (  >i  (  Ei  (  Li  (  Si  (  Zi  (  ai  (  hi  (  oi  (  vi  (  }i  (  i  (  i  (  i  (  i  (  i  (  i  (  i  (  i  (  i  (  i  (  i  (  i  (  i  (  i  (  i  (  i  (  i  (  i  (  j  (  	j  (  j  (  j  (  j  (  %j  (  ,j  (  3j  (  :j  (  Aj  (  Hj  (  Oj  (  Vj  (  ]j  (  dj  (  kj  (  rj  (  yj  (  j  (  j  (  j  (  j  (  j  (  j  (  j  (  j  (  j  (  j  (  j  (  j  (  j  (  j  (  j  (  j  (  j  (  j  (  j  (  k  (  k  (  k  (  k  (  !k  (  (k  (  /k  (  6k  (  =k  (  Dk  (  Kk  (  Rk  (  Yk  (  `k  (  gk  (  nk  (  uk  (  |k  (  k  (  k  (  k  (  k  (  k  (  k  (  k  (  k  (  k  (  k  (  k  (  k  (  k  (  k  (  k  (  k  (  k  (  k  (  l  (  l  (  l  (  l  (  l  (  $l  (  +l  (  2l  (  9l  (  @l  (  Gl  (  Nl  (  Ul  (  \l  (  cl  (  jl  (  ql  (  xl  (  l  (  l  (  l  (  l  (  l  (  l  (  l  (  l  (  l  (  l  (  l  (  l  (  l  (  l  (  l  (  l  (  l  (  l  (  l  (  m  (  m  (  m  (  m  (   m  (  'm  (  .m  (  5m  (  <m  (  Cm  (  Jm  (  Qm  (  Xm  (  _m  (  fm  (  mm  (  tm  (  {m  (  m  (  m  (  m  (  m  (  m  (  m  (  m  (  m  (  m  (  m  (  m  (  m  (  m  (  m  (  m  (  m  (  m  (  m  (   n  (  n  (  n  (  n  (  n  (  #n  (  *n  (  1n  (  8n  (  ?n  (  Fn  (  Mn  (  Tn  (  [n  (  bn  (  in  (  pn  (  wn  (  ~n  (  n  (  n  (  n  (  n  (  n  (  n  (  n  (  n  (  n  (  n  (  n  (  n  (  n  (  n  (  n  (  n  (  n  (  n  (  o  (  
o  (  o  (  o  (  o  (  &o  (  -o  (  4o  (  ;o  (  Bo  (  Io  (  Po  (  Wo  (  ^o  (  eo  (  lo  (  so  (  zo  (  o  (  o  (  o  (  o  (  o  (  o  (  o  (  o  (  o  (  o  (  o  (  o  (  o  (  o  (  o  (  o  (  o  (  o  (  o  (  p  (  p  (  p  (  p  (  "p  (  )p  (  0p  (  7p  (  >p  (  Ep  (  Lp  (  Sp  (  Zp  (  ap  (  hp  (  op  (  vp  (  }p  (  p  (  p  (  p  (  p  (  p  (  p  (  p  (  p  (  p  (  p  (  p  (  p  (  p  (  p  (  p  (  p  (  p  (  p  (  q  (  	q  (  q  (  q  (  q  (  %q  (  ,q  (  3q  (  :q  (  Aq  (  Hq  (  Oq  (  Vq  (  ]q  (  dq  (  kq  (  rq  (  yq  (  q  (  q  (  q  (  q  (  q  (  q  (  q  (  q  (  q  (  q  (  q  (  q  (  q  (  q  (  q  (  q  (  q  (  q  (  q  (  r  (  r  (  r  (  r  (  !r  (  (r  (  /r  (  6r  (  =r  (  Dr  (  Kr  (  Rr  (  Yr  (  `r  (  gr  (  nr  (  ur  (  |r  (  r  (  r  (  r  (  r  (  r  (  r  (  r  (  r  (  r  (  r  (  r  (  r  (  r  (  r  (  r  (  r  (  r  (  r  (  s  (  s  (  s  (  s  (  s  (  $s  (  +s  (  2s  (  9s  (  @s  (  Gs  (  Ns  (  Us  (  \s  (  cs  (  js  (  qs  (  xs  (  s  (  s  (  s  (  s  (  s  (  s  (  s  (  s  (  s  (  s  (  s  (  s  (  s  (  s  (  s  (  s  (  s  (  s  (  s  (  t  (  t  (  t  (  t  (   t  (  't  (  .t  (  5t  (  <t  (  Ct  (  Jt  (  Qt  (  Xt  (  _t  (  ft  (  mt  (  tt  (  {t  (  t  (  t  (  t  (  t  (  t  (  t  (  t  (  t  (  t  (  t  (  t  (  t  (  t  (  t  (  t  (  t  (  t  (  t  (   u  (  u  (  u  (  u  (  u  (  #u  (  *u  (  1u  (  8u  (  ?u  (  Fu  (  Mu  (  Tu  (  [u  (  bu  (  iu  (  pu  (  wu  (  ~u  (  u  (  u  (  u  (  u  (  u  (  u  (  u  (  u  (  u  (  u  (  u  (  u  (  u  (  u  (  u  (  u  (  u  (  u  (  v  (  
v  (  v  (  v  (  v  (  &v  (  -v  (  4v  (  ;v  (  Bv  (  Iv  (  Pv  (  Wv  (  ^v  (  ev  (  lv  (  sv  (  zv  (  v  (  v  (  v  (  v  (  v  (  v  (  v  (  v  (  v  (  v  (  v  (  v  (  v  (  v  (  v  (  v  (  v  (  v  (  v  (  w  (  w  (  w  (  w  (  "w  (  )w  (  0w  (  7w  (  >w  (  Ew  (  Lw  (  Sw  (  Zw  (  aw  (  hw  (  ow  (  vw  (  }w  (  w  (  w  (  w  (  w  (  w  (  w  (  w  (  w  (  w  (  w  (  w  (  w  (  w  (  w  (  w  (  w  (  w  (  w  (  x  (  	x  (  x  (  x  (  x  (  %x  (  ,x  (  3x  (  :x  (  Ax  (  Hx  (  Ox  (  Vx  (  ]x  (  dx  (  kx  (  rx  (  yx  (  x  (  x  (  x  (  x  (  x  (  x  (  x  (  x  (  x  (  x  (  x  (  x  (  x  (  x  (  x  (  x  (  x  (  x  (  x  (  y  (  y  (  y  (  y  (  !y  (  (y  (  /y  (  6y  (  =y  (  Dy  (  Ky  (  Ry  (  Yy  (  `y  (  gy  (  ny  (  uy  (  |y  (  y  (  y  (  y  (  y  (  y  (  y  (  y  (  y  (  y  (  y  (  y  (  y  (  y  (  y  (  y  (  y  (  y  (  y  (  z  (  z  (  z  (  z  (  z  (  $z  (  +z  (  2z  (  9z  (  @z  (  Gz  (  Nz  (  Uz  (  \z  (  cz  (  jz  (  qz  (  xz  (  z  (  z  (  z  (  z  (  z  (  z  (  z  (  z  (  z  (  z  (  z  (  z  (  z  (  z  (  z  (  z  (  z  (  z  (  z  (  {  (  {  (  {  (  {  (   {  (  '{  (  .{  (  5{  (  <{  (  C{  (  J{  (  Q{  (  X{  (  _{  (  f{  (  m{  (  t{  (  {{  (  {  (  {  (  {  (  {  (  {  (  {  (  {  (  {  (  {  (  {  (  {  (  {  (  {  (  {  (  {  (  {  (  {  (  {  (   |  (  |  (  |  (  |  (  |  (  #|  (  *|  (  1|  (  8|  (  ?|  (  F|  (  M|  (  T|  (  [|  (  b|  (  i|  (  p|  (  w|  (  ~|  (  |  (  |  (  |  (  |  (  |  (  |  (  |  (  |  (  |  (  |  (  |  (  |  (  |  (  |  (  |  (  |  (  |  (  |  (  }  (  
}  (  }  (  }  (  }  (  &}  (  -}  (  4}  (  ;}  (  B}  (  I}  (  P}  (  W}  (  ^}  (  e}  (  l}  (  s}  (  z}  (  }  (  }  (  }  (  }  (  }  (  }  (  }  (  }  (  }  (  }  (  }  (  }  (  }  (  }  (  }  (  }  (  }  (  }  (  }  (  ~  (  ~  (  ~  (  ~  (  "~  (  )~  (  0~  (  7~  (  >~  (  E~  (  L~  (  S~  (  Z~  (  a~  (  h~  (  o~  (  v~  (  }~  (  ~  (  ~  (  ~  (  ~  (  ~  (  ~  (  ~  (  ~  (  ~  (  ~  (  ~  (  ~  (  ~  (  ~  (  ~  (  ~  (  ~  (  ~  (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  !  (  (  (  /  (  6  (  =  (  D  (  K  (  R  (  Y  (  `  (  g  (  n  (  u  (  |  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  $  (  +  (  2  (  9  (  @  (  G  (  N  (  U  (  \  (  c  (  j  (  q  (  x  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (  '  (  .  (  5  (  <  (  C  (  J  (  Q  (  X  (  _  (  f  (  m  (  t  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (    (    (    (    (  #  (  *  (  1  (  8  (  ?  (  F  (  M  (  T  (  [  (  b  (  i  (  p  (  w  (  ~  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  
  (    (    (    (  &  (  -  (  4  (  ;  (  B  (  I  (  P  (  W  (  ^  (  e  (  l  (  s  (  z  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  "  (  )  (  0  (  7  (  >  (  E  (  L  (  S  (  Z  (  a  (  h  (  o  (  v  (  }  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  !  (  (  (  /  (  6  (  =  (  D  (  K  (  R  (  Y  (  `  (  g  (  n  (  u  (  |  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  $  (  +  (  2  (  9  (  @  (  G  (  N  (  U  (  \  (  c  (  j  (  q  (  x  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (  '  (  .  (  5  (  <  (  C  (  J  (  Q  (  X  (  _  (  f  (  m  (  t  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (    (    (    (    (  #  (  *  (  1  (  8  (  ?  (  F  (  M  (  T  (  [  (  b  (  i  (  p  (  w  (  ~  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  
  (    (    (    (  &  (  -  (  4  (  ;  (  B  (  I  (  P  (  W  (  ^  (  e  (  l  (  s  (  z  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  "  (  )  (  0  (  7  (  >  (  E  (  L  (  S  (  Z  (  a  (  h  (  o  (  v  (  }  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  !  (  (  (  /  (  6  (  =  (  D  (  K  (  R  (  Y  (  `  (  g  (  n  (  u  (  |  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  $  (  +  (  2  (  9  (  @  (  G  (  N  (  U  (  \  (  c  (  j  (  q  (  x  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (  '  (  .  (  5  (  <  (  C  (  J  (  Q  (  X  (  _  (  f  (  m  (  t  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (    (    (    (    (  #  (  *  (  1  (  8  (  ?  (  F  (  M  (  T  (  [  (  b  (  i  (  p  (  w  (  ~  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  
  (    (    (    (  &  (  -  (  4  (  ;  (  B  (  I  (  P  (  W  (  ^  (  e  (  l  (  s  (  z  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  "  (  )  (  0  (  7  (  >  (  E  (  L  (  S  (  Z  (  a  (  h  (  o  (  v  (  }  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  !  (  (  (  /  (  6  (  =  (  D  (  K  (  R  (  Y  (  `  (  g  (  n  (  u  (  |  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  $  (  +  (  2  (  9  (  @  (  G  (  N  (  U  (  \  (  c  (  j  (  q  (  x  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (  '  (  .  (  5  (  <  (  C  (  J  (  Q  (  X  (  _  (  f  (  m  (  t  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (    (    (    (    (  #  (  *  (  1  (  8  (  ?  (  F  (  M  (  T  (  [  (  b  (  i  (  p  (  w  (  ~  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  
  (    (    (    (  &  (  -  (  4  (  ;  (  B  (  I  (  P  (  W  (  ^  (  e  (  l  (  s  (  z  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  "  (  )  (  0  (  7  (  >  (  E  (  L  (  S  (  Z  (  a  (  h  (  o  (  v  (  }  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  !  (  (  (  /  (  6  (  =  (  D  (  K  (  R  (  Y  (  `  (  g  (  n  (  u  (  |  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  $  (  +  (  2  (  9  (  @  (  G  (  N  (  U  (  \  (  c  (  j  (  q  (  x  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (  '  (  .  (  5  (  <  (  C  (  J  (  Q  (  X  (  _  (  f  (  m  (  t  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (    (    (    (    (  #  (  *  (  1  (  8  (  ?  (  F  (  M  (  T  (  [  (  b  (  i  (  p  (  w  (  ~  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  
  (    (    (    (  &  (  -  (  4  (  ;  (  B  (  I  (  P  (  W  (  ^  (  e  (  l  (  s  (  z  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  "  (  )  (  0  (  7  (  >  (  E  (  L  (  S  (  Z  (  a  (  h  (  o  (  v  (  }  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  !  (  (  (  /  (  6  (  =  (  D  (  K  (  R  (  Y  (  `  (  g  (  n  (  u  (  |  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  $  (  +  (  2  (  9  (  @  (  G  (  N  (  U  (  \  (  c  (  j  (  q  (  x  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (  '  (  .  (  5  (  <  (  C  (  J  (  Q  (  X  (  _  (  f  (  m  (  t  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (    (    (    (    (  #  (  *  (  1  (  8  (  ?  (  F  (  M  (  T  (  [  (  b  (  i  (  p  (  w  (  ~  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  
  (    (    (    (  &  (  -  (  4  (  ;  (  B  (  I  (  P  (  W  (  ^  (  e  (  l  (  s  (  z  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  "  (  )  (  0  (  7  (  >  (  E  (  L  (  S  (  Z  (  a  (  h  (  o  (  v  (  }  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  !  (  (  (  /  (  6  (  =  (  D  (  K  (  R  (  Y  (  `  (  g  (  n  (  u  (  |  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  $  (  +  (  2  (  9  (  @  (  G  (  N  (  U  (  \  (  c  (  j  (  q  (  x  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (  '  (  .  (  5  (  <  (  C  (  J  (  Q  (  X  (  _  (  f  (  m  (  t  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (    (    (    (    (  #  (  *  (  1  (  8  (  ?  (  F  (  M  (  T  (  [  (  b  (  i  (  p  (  w  (  ~  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  
  (    (    (    (  &  (  -  (  4  (  ;  (  B  (  I  (  P  (  W  (  ^  (  e  (  l  (  s  (  z  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  "  (  )  (  0  (  7  (  >  (  E  (  L  (  S  (  Z  (  a  (  h  (  o  (  v  (  }  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  !  (  (  (  /  (  6  (  =  (  D  (  K  (  R  (  Y  (  `  (  g  (  n  (  u  (  |  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  $  (  +  (  2  (  9  (  @  (  G  (  N  (  U  (  \  (  c  (  j  (  q  (  x  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (  '  (  .  (  5  (  <  (  C  (  J  (  Q  (  X  (  _  (  f  (  m  (  t  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (    (    (    (    (  #  (  *  (  1  (  8  (  ?  (  F  (  M  (  T  (  [  (  b  (  i  (  p  (  w  (  ~  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  
  (    (    (    (  &  (  -  (  4  (  ;  (  B  (  I  (  P  (  W  (  ^  (  e  (  l  (  s  (  z  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  "  (  )  (  0  (  7  (  >  (  E  (  L  (  S  (  Z  (  a  (  h  (  o  (  v  (  }  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  !  (  (  (  /  (  6  (  =  (  D  (  K  (  R  (  Y  (  `  (  g  (  n  (  u  (  |  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  $  (  +  (  2  (  9  (  @  (  G  (  N  (  U  (  \  (  c  (  j  (  q  (  x  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (  '  (  .  (  5  (  <  (  C  (  J  (  Q  (  X  (  _  (  f  (  m  (  t  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (    (    (    (    (  #  (  *  (  1  (  8  (  ?  (  F  (  M  (  T  (  [  (  b  (  i  (  p  (  w  (  ~  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  
  (    (    (    (  &  (  -  (  4  (  ;  (  B  (  I  (  P  (  W  (  ^  (  e  (  l  (  s  (  z  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  "  (  )  (  0  (  7  (  >  (  E  (  L  (  S  (  Z  (  a  (  h  (  o  (  v  (  }  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  !  (  (  (  /  (  6  (  =  (  D  (  K  (  R  (  Y  (  `  (  g  (  n  (  u  (  |  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  $  (  +  (  2  (  9  (  @  (  G  (  N  (  U  (  \  (  c  (  j  (  q  (  x  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (  '  (  .  (  5  (  <  (  C  (  J  (  Q  (  X  (  _  (  f  (  m  (  t  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (    (    (    (    (  #  (  *  (  1  (  8  (  ?  (  F  (  M  (  T  (  [  (  b  (  i  (  p  (  w  (  ~  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  
  (    (    (    (  &  (  -  (  4  (  ;  (  B  (  I  (  P  (  W  (  ^  (  e  (  l  (  s  (  z  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  "  (  )  (  0  (  7  (  >  (  E  (  L  (  S  (  Z  (  a  (  h  (  o  (  v  (  }  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  !  (  (  (  /  (  6  (  =  (  D  (  K  (  R  (  Y  (  `  (  g  (  n  (  u  (  |  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  $  (  +  (  2  (  9  (  @  (  G  (  N  (  U  (  \  (  c  (  j  (  q  (  x  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (  '  (  .  (  5  (  <  (  C  (  J  (  Q  (  X  (  _  (  f  (  m  (  t  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (    (    (    (    (  #  (  *  (  1  (  8  (  ?  (  F  (  M  (  T  (  [  (  b  (  i  (  p  (  w  (  ~  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  
  (    (    (    (  &  (  -  (  4  (  ;  (  B  (  I  (  P  (  W  (  ^  (  e  (  l  (  s  (  z  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  "  (  )  (  0  (  7  (  >  (  E  (  L  (  S  (  Z  (  a  (  h  (  o  (  v  (  }  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  !  (  (  (  /  (  6  (  =  (  D  (  K  (  R  (  Y  (  `  (  g  (  n  (  u  (  |  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  $  (  +  (  2  (  9  (  @  (  G  (  N  (  U  (  \  (  c  (  j  (  q  (  x  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (  '  (  .  (  5  (  <  (  C  (  J  (  Q  (  X  (  _  (  f  (  m  (  t  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (    (    (    (    (  #  (  *  (  1  (  8  (  ?  (  F  (  M  (  T  (  [  (  b  (  i  (  p  (  w  (  ~  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  
  (    (    (    (  &  (  -  (  4  (  ;  (  B  (  I  (  P  (  W  (  ^  (  e  (  l  (  s  (  z  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  "  (  )  (  0  (  7  (  >  (  E  (  L  (  S  (  Z  (  a  (  h  (  o  (  v  (  }  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  !  (  (  (  /  (  6  (  =  (  D  (  K  (  R  (  Y  (  `  (  g  (  n  (  u  (  |  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  $  (  +  (  2  (  9  (  @  (  G  (  N  (  U  (  \  (  c  (  j  (  q  (  x  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (  '  (  .  (  5  (  <  (  C  (  J  (  Q  (  X  (  _  (  f  (  m  (  t  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (    (    (    (    (  #  (  *  (  1  (  8  (  ?  (  F  (  M  (  T  (  [  (  b  (  i  (  p  (  w  (  ~  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  
  (    (    (    (  &  (  -  (  4  (  ;  (  B  (  I  (  P  (  W  (  ^  (  e  (  l  (  s  (  z  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  "  (  )  (  0  (  7  (  >  (  E  (  L  (  S  (  Z  (  a  (  h  (  o  (  v  (  }  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  !  (  (  (  /  (  6  (  =  (  D  (  K  (  R  (  Y  (  `  (  g  (  n  (  u  (  |  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  $  (  +  (  2  (  9  (  @  (  G  (  N  (  U  (  \  (  c  (  j  (  q  (  x  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (  '  (  .  (  5  (  <  (  C  (  J  (  Q  (  X  (  _  (  f  (  m  (  t  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (    (    (    (    (  #  (  *  (  1  (  8  (  ?  (  F  (  M  (  T  (  [  (  b  (  i  (  p  (  w  (  ~  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  
  (    (    (    (  &  (  -  (  4  (  ;  (  B  (  I  (  P  (  W  (  ^  (  e  (  l  (  s  (  z  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  "  (  )  (  0  (  7  (  >  (  E  (  L  (  S  (  Z  (  a  (  h  (  o  (  v  (  }  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  !  (  (  (  /  (  6  (  =  (  D  (  K  (  R  (  Y  (  `  (  g  (  n  (  u  (  |  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  $  (  +  (  2  (  9  (  @  (  G  (  N  (  U  (  \  (  c  (  j  (  q  (  x  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (  '  (  .  (  5  (  <  (  C  (  J  (  Q  (  X  (  _  (  f  (  m  (  t  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (    (    (    (    (  #  (  *  (  1  (  8  (  ?  (  F  (  M  (  T  (  [  (  b  (  i  (  p  (  w  (  ~  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  
  (    (    (    (  &  (  -  (  4  (  ;  (  B  (  I  (  P  (  W  (  ^  (  e  (  l  (  s  (  z  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  "  (  )  (  0  (  7  (  >  (  E  (  L  (  S  (  Z  (  a  (  h  (  o  (  v  (  }  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  !  (  (  (  /  (  6  (  =  (  D  (  K  (  R  (  Y  (  `  (  g  (  n  (  u  (  |  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  $  (  +  (  2  (  9  (  @  (  G  (  N  (  U  (  \  (  c  (  j  (  q  (  x  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (  '  (  .  (  5  (  <  (  C  (  J  (  Q  (  X  (  _  (  f  (  m  (  t  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (    (    (    (    (  #  (  *  (  1  (  8  (  ?  (  F  (  M  (  T  (  [  (  b  (  i  (  p  (  w  (  ~  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  
  (    (    (    (  &  (  -  (  4  (  ;  (  B  (  I  (  P  (  W  (  ^  (  e  (  l  (  s  (  z  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  "  (  )  (  0  (  7  (  >  (  E  (  L  (  S  (  Z  (  a  (  h  (  o  (  v  (  }  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  !  (  (  (  /  (  6  (  =  (  D  (  K  (  R  (  Y  (  `  (  g  (  n  (  u  (  |  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  $  (  +  (  2  (  9  (  @  (  G  (  N  (  U  (  \  (  c  (  j  (  q  (  x  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (  '  (  .  (  5  (  <  (  C  (  J  (  Q  (  X  (  _  (  f  (  m  (  t  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (    (    (    (    (  #  (  *  (  1  (  8  (  ?  (  F  (  M  (  T  (  [  (  b  (  i  (  p  (  w  (  ~  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  
  (    (    (    (  &  (  -  (  4  (  ;  (  B  (  I  (  P  (  W  (  ^  (  e  (  l  (  s  (  z  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  "  (  )  (  0  (  7  (  >  (  E  (  L  (  S  (  Z  (  a  (  h  (  o  (  v  (  }  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  !  (  (  (  /  (  6  (  =  (  D  (  K  (  R  (  Y  (  `  (  g  (  n  (  u  (  |  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  $  (  +  (  2  (  9  (  @  (  G  (  N  (  U  (  \  (  c  (  j  (  q  (  x  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (  '  (  .  (  5  (  <  (  C  (  J  (  Q  (  X  (  _  (  f  (  m  (  t  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (    (    (    (    (  #  (  *  (  1  (  8  (  ?  (  F  (  M  (  T  (  [  (  b  (  i  (  p  (  w  (  ~  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  
  (    (    (    (  &  (  -  (  4  (  ;  (  B  (  I  (  P  (  W  (  ^  (  e  (  l  (  s  (  z  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  "  (  )  (  0  (  7  (  >  (  E  (  L  (  S  (  Z  (  a  (  h  (  o  (  v  (  }  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  !  (  (  (  /  (  6  (  =  (  D  (  K  (  R  (  Y  (  `  (  g  (  n  (  u  (  |  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  $  (  +  (  2  (  9  (  @  (  G  (  N  (  U  (  \  (  c  (  j  (  q  (  x  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (     (  '  (  .  (  5  (  <  (  C  (  J  (  Q  (  X  (  _  (  f  (  m  (  t  (  {  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (   (   (   (   (  # (  * (  1 (  8 (  ? (  F (  M (  T (  [ (  b (  i (  p (  w (  ~ (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (  
 (   (   (   (  & (  - (  4 (  ; (  B (  I (  P (  W (  ^ (  e (  l (  s (  z (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (  " (  ) (  0 (  7 (  > (  E (  L (  S (  Z (  a (  h (  o (  v (  } (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (  	 (   (   (   (  % (  , (  3 (  : (  A (  H (  O (  V (  ] (  d (  k (  r (  y (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (  ! (  ( (  / (  6 (  = (  D (  K (  R (  Y (  ` (  g (  n (  u (  | (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (  $ (  + (  2 (  9 (  @ (  G (  N (  U (  \ (  c (  j (  q (  x (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (    (  ' (  . (  5 (  < (  C (  J (  Q (  X (  _ (  f (  m (  t (  { (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (    (   (   (   (   (  # (  * (  1 (  8 (  ? (  F (  M (  T (  [ (  b (  i (  p (  w (  ~ (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (  	 (  
	 (  	 (  	 (  	 (  &	 (  -	 (  4	 (  ;	 (  B	 (  I	 (  P	 (  W	 (  ^	 (  e	 (  l	 (  s	 (  z	 (  	 (  	 (  	 (  	 (  	 (  	 (  	 (  	 (  	 (  	 (  	 (  	 (  	 (  	 (  	 (  	 (  	 (  	 (  	 (  
 (  
 (  
 (  
 (  "
 (  )
 (  0
 (  7
 (  >
 (  E
 (  L
 (  S
 (  Z
 (  a
 (  h
 (  o
 (  v
 (  }
 (  
 (  
 (  
 (  
 (  
 (  
 (  
 (  
 (  
 (  
 (  
 (  
 (  
 (  
 (  
 (  
 (  
 (  
 (   (  	 (   (   (   (  % (  , (  3 (  : (  A (  H (  O (  V (  ] (  d (  k (  r (  y (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (  ! (  ( (  / (  6 (  = (  D (  K (  R (  Y (  ` (  g (  n (  u (  | (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (  $ (  + (  2 (  9 (  @ (  G (  N (  U (  \ (  c (  j (  q (  x (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (    (  ' (  . (  5 (  < (  C (  J (  Q (  X (  _ (  f (  m (  t (  { (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (    (   (   (   (   (  # (  * (  1 (  8 (  ? (  F (  M (  T (  [ (  b (  i (  p (  w (  ~ (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (  
 (   (   (   (  & (  - (  4 (  ; (  B (  I (  P (  W (  ^ (  e (  l (  s (  z (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (  " (  ) (  0 (  7 (  > (  E (  L (  S (  Z (  a (  h (  o (  v (  } (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (  	 (   (   (   (  % (  , (  3 (  : (  A (  H (  O (  V (  ] (  d (  k (  r (  y (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (  ! (  ( (  / (  6 (  = (  D (  K (  R (  Y (  ` (  g (  n (  u (  | (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (  $ (  + (  2 (  9 (  @ (  G (  N (  U (  \ (  c (  j (  q (  x (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (    (  ' (  . (  5 (  < (  C (  J (  Q (  X (  _ (  f (  m (  t (  { (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (    (   (   (   (   (  # (  * (  1 (  8 (  ? (  F (  M (  T (  [ (  b (  i (  p (  w (  ~ (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (  
 (   (   (   (  & (  - (  4 (  ; (  B (  I (  P (  W (  ^ (  e (  l (  s (  z (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (  " (  ) (  0 (  7 (  > (  E (  L (  S (  Z (  a (  h (  o (  v (  } (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (  	 (   (   (   (  % (  , (  3 (  : (  A (  H (  O (  V (  ] (  d (  k (  r (  y (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (  ! (  ( (  / (  6 (  = (  D (  K (  R (  Y (  ` (  g (  n (  u (  | (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (  $ (  + (  2 (  9 (  @ (  G (  N (  U (  \ (  c (  j (  q (  x (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (    (  ' (  . (  5 (  < (  C (  J (  Q (  X (  _ (  f (  m (  t (  { (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (    (   (   (   (   (  # (  * (  1 (  8 (  ? (  F (  M (  T (  [ (  b (  i (  p (  w (  ~ (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (  
 (   (   (   (  & (  - (  4 (  ; (  B (  I (  P (  W (  ^ (  e (  l (  s (  z (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (  " (  ) (  0 (  7 (  > (  E (  L (  S (  Z (  a (  h (  o (  v (  } (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (   (    (  	  (    (    (    (  %  (  ,  (  3  (  :  (  A  (  H  (  O  (  V  (  ]  (  d  (  k  (  r  (  y  (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (    (  ! (  ! (  ! (  ! (  !! (  (! (  /! (  6! (  =! (  D! (  K! (  R! (  Y! (  `! (  g! (  n! (  u! (  |! (  ! (  ! (  ! (  ! (  ! (  ! (  ! (  ! (  ! (  ! (  ! (  ! (  ! (  ! (  ! (  ! (  ! (  ! (  " (  " (  " (  " (  " (  $" (  +" (  2" (  9" (  @" (  G" (  N" (  U" (  \" (  c" (  j" (  q" (  x" (  " (  " (  " (  " (  " (  " (  " (  " (  " (  " (  " (  " (  " (  " (  " (  " (  " (  " (  " (  # (  # (  # (  # (   # (  '# (  .# (  5# (  <# (  C# (  J# (  Q# (  X# (  _# (  f# (  m# (  t# (  {# (  # (  # (  # (  # (  # (  # (  # (  # (  # (  # (  # (  # (  # (  # (  # (  # (  # (  # (   $ (  $ (  $ (  $ (  $ (  #$ (  *$ (  1$ (  8$ (  ?$ (  F$ (  M$ (  T$ (  [$ (  b$ (  i$ (  p$ (  w$ (  ~$ (  $ (  $ (  $ (  $ (  $ (  $ (  $ (  $ (  $ (  $ (  $ (  $ (  $ (  $ (  $ (  $ (  $ (  $ (  % (  
% (  % (  % (  % (  &% (  -% (  4% (  ;% (  B% (  I% (  P% (  W% (  ^% (  e% (  l% (  s% (  z% (  % (  % (  % (  % (  % (  % (  % (  % (  % (  % (  % (  % (  % (  % (  % (  % (  % (  % (  % (  & (  & (  & (  & (  "& (  )& (  0& (  7& (  >& (  E& (  L& (  S& (  Z& (  a& (  h& (  o& (  v& (  }& (  & (  & (  & (  & (  & (  & (  & (  & (  & (  & (  & (  & (  & (  & (  & (  & (  & (  & (  ' (  	' (  ' (  ' (  ' (  %' (  ,' (  3' (  :' (  A' (  H' (  O' (  V' (  ]' (  d' (  k' (  r' (  y' (  ' (  ' (  ' (  ' (  ' (  ' (  ' (  ' (  ' (  ' (  ' (  ' (  ' (  ' (  ' (  ' (  ' (  ' (  ' (  ( (  ( (  ( (  ( (  !( (  (( (  /( (  6( (  =( (  D( (  K( (  R( (  Y( (  `( (  g( (  n( (  u( (  |( (  ( (  ( (  ( (  ( (  ( (  ( (  ( (  ( (  ( (  ( (  ( (  ( (  ( (  ( (  ( (  ( (  ( (  ( (  ) (  ) (  ) (  ) (  ) (  $) (  +) (  2) (  9) (  @) (  G) (  N) (  U) (  \) (  c) (  j) (  q) (  x) (  ) (  ) (  ) (  ) (  ) (  ) (  ) (  ) (  ) (  ) (  ) (  ) (  ) (  ) (  ) (  ) (  ) (  ) (  ) (  * (  * (  * (  * (   * (  '* (  .* (  5* (  <* (  C* (  J* (  Q* (  X* (  _* (  f* (  m* (  t* (  {* (  * (  * (  * (  * (  * (  * (  * (  * (  * (  * (  * (  * (  * (  * (  * (  * (  * (  * (   + (  + (  + (  + (  + (  #+ (  *+ (  1+ (  8+ (  ?+ (  F+ (  M+ (  T+ (  [+ (  b+ (  i+ (  p+ (  w+ (  ~+ (  + (  + (  + (  + (  + (  + (  + (  + (  + (  + (  + (  + (  + (  + (  + (  + (  + (  + (  , (  
, (  , (  , (  , (  &, (  -, (  4, (  ;, (  B, (  I, (  P, (  W, (  ^, (  e, (  l, (  s, (  z, (  , (  , (  , (  , (  , (  , (  , (  , (  , (  , (  , (  , (  , (  , (  , (  , (  , (  , (  , (  - (  - (  - (  - (  "- (  )- (  0- (  7- (  >- (  E- (  L- (  S- (  Z- (  a- (  h- (  o- (  v- (  }- (  - (  - (  - (  - (  - (  - (  - (  - (  - (  - (  - (  - (  - (  - (  - (  - (  - (  - (  . (  	. (  . (  . (  . (  %. (  ,. (  3. (  :. (  A. (  H. (  O. (  V. (  ]. (  d. (  k. (  r. (  y. (  . (  . (  . (  . (  . (  . (  . (  . (  . (  . (  . (  . (  . (  . (  . (  . (  . (  . (  . (  / (  / (  / (  / (  !/ (  (/ (  // (  6/ (  =/ (  D/ (  K/ (  R/ (  Y/ (  `/ (  g/ (  n/ (  u/ (  |/ (  / (  / (  / (  / (  / (  / (  / (  / (  / (  / (  / (  / (  / (  / (  / (  / (  / (  / (  0 (  0 (  0 (  0 (  0 (  $0 (  +0 (  20 (  90 (  @0 (  G0 (  N0 (  U0 (  \0 (  c0 (  j0 (  q0 (  x0 (  0 (  0 (  0 (  0 (  0 (  0 (  0 (  0 (  0 (  0 (  0 (  0 (  0 (  0 (  0 (  0 (  0 (  0 (  0 (  1 (  1 (  1 (  1 (   1 (  '1 (  .1 (  51 (  <1 (  C1 (  J1 (  Q1 (  X1 (  _1 (  f1 (  m1 (  t1 (  {1 (  1 (  1 (  1 (  1 (  1 (  1 (  1 (  1 (  1 (  1 (  1 (  1 (  1 (  1 (  1 (  1 (  1 (  1 (   2 (  2 (  2 (  2 (  2 (  #2 (  *2 (  12 (  82 (  ?2 (  F2 (  M2 (  T2 (  [2 (  b2 (  i2 (  p2 (  w2 (  ~2 (  2 (  2 (  2 (  2 (  2 (  2 (  2 (  2 (  2 (  2 (  2 (  2 (  2 (  2 (  2 (  2 (  2 (  2 (  3 (  
3 (  3 (  3 (  3 (  &3 (  -3 (  43 (  ;3 (  B3 (  I3 (  P3 (  W3 (  ^3 (  e3 (  l3 (  s3 (  z3 (  3 (  3 (  3 (  3 (  3 (  3 (  3 (  3 (  3 (  3 (  3 (  3 (  3 (  3 (  3 (  3 (  3 (  3 (  3 (  4 (  4 (  4 (  4 (  "4 (  )4 (  04 (  74 (  >4 (  E4 (  L4 (  S4 (  Z4 (  a4 (  h4 (  o4 (  v4 (  }4 (  4 (  4 (  4 (  4 (  4 (  4 (  4 (  4 (  4 (  4 (  4 (  4 (  4 (  4 (  4 (  4 (  4 (  4 (  5 (  	5 (  5 (  5 (  5 (  %5 (  ,5 (  35 (  :5 (  A5 (  H5 (  O5 (  V5 (  ]5 (  d5 (  k5 (  r5 (  y5 (  5 (  5 (  5 (  5 (  5 (  5 (  5 (  5 (  5 (  5 (  5 (  5 (  5 (  5 (  5 (  5 (  5 (  5 (  5 (  6 (  6 (  6 (  6 (  !6 (  (6 (  /6 (  66 (  =6 (  D6 (  K6 (  R6 (  Y6 (  `6 (  g6 (  n6 (  u6 (  |6 (  6 (  6 (  6 (  6 (  6 (  6 (  6 (  6 (  6 (  6 (  6 (  6 (  6 (  6 (  6 (  6 (  6 (  6 (  7 (  7 (  7 (  7 (  7 (  $7 (  +7 (  27 (  97 (  @7 (  G7 (  N7 (  U7 (  \7 (  c7 (  j7 (  q7 (  x7 (  7 (  7 (  7 (  7 (  7 (  7 (  7 (  7 (  7 (  7 (  7 (  7 (  7 (  7 (  7 (  7 (  7 (  7 (  7 (  8 (  8 (  8 (  8 (   8 (  '8 (  .8 (  58 (  <8 (  C8 (  J8 (  Q8 (  X8 (  _8 (  f8 (  m8 (  t8 (  {8 (  8 (  8 (  8 (  8 (  8 (  8 (  8 (  8 (  8 (  8 (  8 (  8 (  8 (  8 (  8 (  8 (  8 (  8 (   9 (  9 (  9 (  9 (  9 (  #9 (  *9 (  19 (  89 (  ?9 (  F9 (  M9 (  T9 (  [9 (  b9 (  i9 (  p9 (  w9 (  ~9 (  9 (  9 (  9 (  9 (  9 (  9 (  9 (  9 (  9 (  9 (  9 (  9 (  9 (  9 (  9 (  9 (  9 (  9 (  : (  
: (  : (  : (  : (  &: (  -: (  4: (  ;: (  B: (  I: (  P: (  W: (  ^: (  e: (  l: (  s: (  z: (  : (  : (  : (  : (  : (  : (  : (  : (  : (  : (  : (  : (  : (  : (  : (  : (  : (  : (  : (  ; (  ; (  ; (  ; (  "; (  ); (  0; (  7; (  >; (  E; (  L; (  S; (  Z; (  a; (  h; (  o; (  v; (  }; (  ; (  ; (  ; (  ; (  ; (  ; (  ; (  ; (  ; (  ; (  ; (  ; (  ; (  ; (  ; (  ; (  ; (  ; (  < (  	< (  < (  < (  < (  %< (  ,< (  3< (  :< (  A< (  H< (  O< (  V< (  ]< (  d< (  k< (  r< (  y< (  < (  < (  < (  < (  < (  < (  < (  < (  < (  < (  < (  < (  < (  < (  < (  < (  < (  < (  < (  = (  = (  = (  = (  != (  (= (  /= (  6= (  == (  D= (  K= (  R= (  Y= (  `= (  g= (  n= (  u= (  |= (  = (  = (  = (  = (  = (  = (  = (  = (  = (  = (  = (  = (  = (  = (  = (  = (  = (  = (  > (  > (  > (  > (  > (  $> (  +> (  2> (  9> (  @> (  G> (  N> (  U> (  \> (  c> (  j> (  q> (  x> (  > (  > (  > (  > (  > (  > (  > (  > (  > (  > (  > (  > (  > (  > (  > (  > (  > (  > (  > (  ? (  ? (  ? (  ? (   ? (  '? (  .? (  5? (  <? (  C? (  J? (  Q? (  X? (  _? (  f? (  m? (  t? (  {? (  ? (  ? (  ? (  ? (  ? (  ? (  ? (  ? (  ? (  ? (  ? (  ? (  ? (  ? (  ? (  ? (  ? (  ? (   @ (  @ (  @ (  @ (  @ (  #@ (  *@ (  1@ (  8@ (  ?@ (  F@ (  M@ (  T@ (  [@ (  b@ (  i@ (  p@ (  w@ (  ~@ (  @ (  @ (  @ (  @ (  @ (  @ (  @ (  @ (  @ (  @ (  @ (  @ (  @ (  @ (  @ (  @ (  @ (  @ (  A (  
A (  A (  A (  A (  &A (  -A (  4A (  ;A (  BA (  IA (  PA (  WA (  ^A (  eA (  lA (  sA (  zA (  A (  A (  A (  A (  A (  A (  A (  A (  A (  A (  A (  A (  A (  A (  A (  A (  A (  A (  A (  B (  B (  B (  B (  "B (  )B (  0B (  7B (  >B (  EB (  LB (  SB (  ZB (  aB (  hB (  oB (  vB (  }B (  B (  B (  B (  B (  B (  B (  B (  B (  B (  B (  B (  B (  B (  B (  B (  B (  B (  B (  C (  	C (  C (  C (  C (  %C (  ,C (  3C (  :C (  AC (  HC (  OC (  VC (  ]C (  dC (  kC (  rC (  yC (  C (  C (  C (  C (  C (  C (  C (  C (  C (  C (  C (  C (  C (  C (  C (  C (  C (  C (  C (  D (  D (  D (  D (  !D (  (D (  /D (  6D (  =D (  DD (  KD (  RD (  YD (  `D (  gD (  nD (  uD (  |D (  D (  D (  D (  D (  D (  D (  D (  D (  D (  D (  D (  D (  D (  D (  D (  D (  D (  D (  E (  E (  E (  E (  E (  $E (  +E (  2E (  9E (  @E (  GE (  NE (  UE (  \E (  cE (  jE (  qE (  xE (  E (  E (  E (  E (  E (  E (  E (  E (  E (  E (  E (  E (  E (  E (  E (  E (  E (  E (  E (  F (  F (  F (  F (   F (  'F (  .F (  5F (  <F (  CF (  JF (  QF (  XF (  _F (  fF (  mF (  tF (  {F (  F (  F (  F (  F (  F (  F (  F (  F (  F (  F (  F (  F (  F (  F (  F (  F (  F (  F (   G (  G (  G (  G (  G (  #G (  *G (  1G (  8G (  ?G (  FG (  MG (  TG (  [G (  bG (  iG (  pG (  wG (  ~G (  G (  G (  G (  G (  G (  G (  G (  G (  G (  G (  G (  G (  G (  G (  G (  G (  G (  G (  H (  
H (  H (  H (  H (  &H (  -H (  4H (  ;H (  BH (  IH (  PH (  WH (  ^H (  eH (  lH (  sH (  zH (  H (  H (  H (  H (  H (  H (  H (  H (  H (  H (  H (  H (  H (  H (  H (  H (  H (  H (  H (  I (  I (  I (  I (  "I (  )I (  0I (  7I (  >I (  EI (  LI (  SI (  ZI (  aI (  hI (  oI (  vI (  }I (  I (  I (  I (  I (  I (  I (  I (  I (  I (  I (  I (  I (  I (  I (  I (  I (  I (  I (  J (  	J (  J (  J (  J (  %J (  ,J (  3J (  :J (  AJ (  HJ (  OJ (  VJ (  ]J (  dJ (  kJ (  rJ (  yJ (  J (  J (  J (  J (  J (  J (  J (  J (  J (  J (  J (  J (  J (  J (  J (  J (  J (  J (  J (  K (  K (  K (  K (  !K (  (K (  /K (  6K (  =K (  DK (  KK (  RK (  YK (  `K (  gK (  nK (  uK (  |K (  K (  K (  K (  K (  K (  K (  K (  K (  K (  K (  K (  K (  K (  K (  K (  K (  K (  K (  L (  L (  L (  L (  L (  $L (  +L (  2L (  9L (  @L (  GL (  NL (  UL (  \L (  cL (  jL (  qL (  xL (  L (  L (  L (  L (  L (  L (  L (  L (  L (  L (  L (  L (  L (  L (  L (  L (  L (  L (  L (  M (  M (  M (  M (   M (  'M (  .M (  5M (  <M (  CM (  JM (  QM (  XM (  _M (  fM (  mM (  tM (  {M (  M (  M (  M (  M (  M (  M (  M (  M (  M (  M (  M (  M (  M (  M (  M (  M (  M (  M (   N (  N (  N (  N (  N (  #N (  *N (  1N (  8N (  ?N (  FN (  MN (  TN (  [N (  bN (  iN (  pN (  wN (  ~N (  N (  N (  N (  N (  N (  N (  N (  N (  N (  N (  N (  N (  N (  N (  N (  N (  N (  N (  O (  
O (  O (  O (  O (  &O (  -O (  4O (  ;O (  BO (  IO (  PO (  WO (  ^O (  eO (  lO (  sO (  zO (  O (  O (  O (  O (  O (  O (  O (  O (  O (  O (  O (  O (  O (  O (  O (  O (  O (  O (  O (  P (  P (  P (  P (  "P (  )P (  0P (  7P (  >P (  EP (  LP (  SP (  ZP (  aP (  hP (  oP (  vP (  }P (  P (  P (  P (  P (  P (  P (  P (  P (  P (  P (  P (  P (  P (  P (  P (  P (  P (  P (  Q (  	Q (  Q (  Q (  Q (  %Q (  ,Q (  3Q (  :Q (  AQ (  HQ (  OQ (  VQ (  ]Q (  dQ (  kQ (  rQ (  yQ (  Q (  Q (  Q (  Q (  Q (  Q (  Q (  Q (  Q (  Q (  Q (  Q (  Q (  Q (  Q (  Q (  Q (  Q (  Q (  R (  R (  R (  R (  !R (  (R (  /R (  6R (  =R (  DR (  KR (  RR (  YR (  `R (  gR (  nR (  uR (  |R (  R (  R (  R (  R (  R (  R (  R (  R (  R (  R (  R (  R (  R (  R (  R (  R (  R (  R (  S (  S (  S (  S (  S (  $S (  +S (  2S (  9S (  @S (  GS (  NS (  US (  \S (  cS (  jS (  qS (  xS (  S (  S (  S (  S (  S (  S (  S (  S (  S (  S (  S (  S (  S (  S (  S (  S (  S (  S (  S (  T (  T (  T (  T (   T (  'T (  .T (  5T (  <T (  CT (  JT (  QT (  XT (  _T (  fT (  mT (  tT (  {T (  T (  T (  T (  T (  T (  T (  T (  T (  T (  T (  T (  T (  T (  T (  T (  T (  T (  T (   U (  U (  U (  U (  U (  #U (  *U (  1U (  8U (  ?U (  FU (  MU (  TU (  [U (  bU (  iU (  pU (  wU (  ~U (  U (  U (  U (  U (  U (  U (  U (  U (  U (  U (  U (  U (  U (  U (  U (  U (  U (  U (  V (  
V (  V (  V (  V (  &V (  -V (  4V (  ;V (  BV (  IV (  PV (  WV (  ^V (  eV (  lV (  sV (  zV (  V (  