#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 11 16:35:25 2019
# Process ID: 128
# Current directory: D:/GitHub/ENES-246/-9ClocksCounters/5_clockUsing7segDisplay
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1696 D:\GitHub\ENES-246\-9ClocksCounters\5_clockUsing7segDisplay\HexOrBCD7segDisplay.xpr
# Log file: D:/GitHub/ENES-246/-9ClocksCounters/5_clockUsing7segDisplay/vivado.log
# Journal file: D:/GitHub/ENES-246/-9ClocksCounters/5_clockUsing7segDisplay\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/ENES-246/-9ClocksCounters/5_clockUsing7segDisplay/HexOrBCD7segDisplay.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_clockUsing7segDisplay' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/GitHub/ENES-246/-9ClocksCounters/5_clockUsing7segDisplay/HexOrBCD7segDisplay.ip_user_files', nor could it be found using path 'C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_clockUsing7segDisplay/HexOrBCD7segDisplay.ip_user_files'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys4_ddr:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 694.070 ; gain = 79.496
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Counter
ERROR: [Synth 8-1031] dpselector is not declared [D:/GitHub/ENES-246/-9ClocksCounters/5_clockUsing7segDisplay/HexOrBCD7segDisplay.srcs/sources_1/new/Counter.sv:46]
INFO: [Synth 8-2350] module Counter ignored due to previous errors [D:/GitHub/ENES-246/-9ClocksCounters/5_clockUsing7segDisplay/HexOrBCD7segDisplay.srcs/sources_1/new/Counter.sv:4]
Failed to read verilog 'D:/GitHub/ENES-246/-9ClocksCounters/5_clockUsing7segDisplay/HexOrBCD7segDisplay.srcs/sources_1/new/Counter.sv'
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Counter
ERROR: [Synth 8-1031] dpselector is not declared [D:/GitHub/ENES-246/-9ClocksCounters/5_clockUsing7segDisplay/HexOrBCD7segDisplay.srcs/sources_1/new/Counter.sv:46]
INFO: [Synth 8-2350] module Counter ignored due to previous errors [D:/GitHub/ENES-246/-9ClocksCounters/5_clockUsing7segDisplay/HexOrBCD7segDisplay.srcs/sources_1/new/Counter.sv:4]
Failed to read verilog 'D:/GitHub/ENES-246/-9ClocksCounters/5_clockUsing7segDisplay/HexOrBCD7segDisplay.srcs/sources_1/new/Counter.sv'
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 11 16:39:03 2019...
