// Seed: 698280364
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input tri0 id_2
    , id_7,
    input wire id_3,
    output wor id_4,
    input supply0 id_5
);
  logic id_8;
  ;
endmodule
module module_1 (
    logic id_8,
    input tri1 id_0,
    output logic id_1,
    output uwire id_2,
    output wor id_3,
    input supply1 id_4,
    output tri1 id_5,
    input tri1 id_6
);
  bit id_9;
  always begin : LABEL_0
    id_1 <= 1;
    id_9 <= id_6;
  end
  module_0 modCall_1 (
      id_0,
      id_6,
      id_4,
      id_0,
      id_5,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
