

================================================================
== Vitis HLS Report for 'float_safe_softmax3_Pipeline_find_max_blocks'
================================================================
* Date:           Thu Oct 16 17:32:10 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       41|       41|  0.410 us|  0.410 us|   41|   41|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- find_max_blocks  |       39|       39|        17|          1|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.04>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 20 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%partial_max = alloca i32 1"   --->   Operation 21 'alloca' 'partial_max' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%partial_max_1 = alloca i32 1"   --->   Operation 22 'alloca' 'partial_max_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%partial_max_2 = alloca i32 1"   --->   Operation 23 'alloca' 'partial_max_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%partial_max_3 = alloca i32 1"   --->   Operation 24 'alloca' 'partial_max_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%partial_max_4 = alloca i32 1"   --->   Operation 25 'alloca' 'partial_max_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%partial_max_5 = alloca i32 1"   --->   Operation 26 'alloca' 'partial_max_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%partial_max_6 = alloca i32 1"   --->   Operation 27 'alloca' 'partial_max_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%partial_max_7 = alloca i32 1"   --->   Operation 28 'alloca' 'partial_max_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%partial_max_8 = alloca i32 1"   --->   Operation 29 'alloca' 'partial_max_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%partial_max_9 = alloca i32 1"   --->   Operation 30 'alloca' 'partial_max_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%partial_max_10 = alloca i32 1"   --->   Operation 31 'alloca' 'partial_max_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%partial_max_11 = alloca i32 1"   --->   Operation 32 'alloca' 'partial_max_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%partial_max_12 = alloca i32 1"   --->   Operation 33 'alloca' 'partial_max_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%partial_max_13 = alloca i32 1"   --->   Operation 34 'alloca' 'partial_max_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%partial_max_14 = alloca i32 1"   --->   Operation 35 'alloca' 'partial_max_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%partial_max_15 = alloca i32 1"   --->   Operation 36 'alloca' 'partial_max_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%partial_max_16 = alloca i32 1"   --->   Operation 37 'alloca' 'partial_max_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%partial_max_17 = alloca i32 1"   --->   Operation 38 'alloca' 'partial_max_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%partial_max_18 = alloca i32 1"   --->   Operation 39 'alloca' 'partial_max_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%partial_max_19 = alloca i32 1"   --->   Operation 40 'alloca' 'partial_max_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%partial_max_20 = alloca i32 1"   --->   Operation 41 'alloca' 'partial_max_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%partial_max_21 = alloca i32 1"   --->   Operation 42 'alloca' 'partial_max_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%partial_max_22 = alloca i32 1"   --->   Operation 43 'alloca' 'partial_max_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%partial_max_23 = alloca i32 1"   --->   Operation 44 'alloca' 'partial_max_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sub_ln1147_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub_ln1147"   --->   Operation 45 'read' 'sub_ln1147_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %partial_max_23"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %partial_max_22"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %partial_max_21"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %partial_max_20"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %partial_max_19"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %partial_max_18"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %partial_max_17"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %partial_max_16"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %partial_max_15"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %partial_max_14"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %partial_max_13"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %partial_max_12"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %partial_max_11"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %partial_max_10"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %partial_max_9"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %partial_max_8"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %partial_max_7"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %partial_max_6"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %partial_max_5"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %partial_max_4"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %partial_max_3"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %partial_max_2"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %partial_max_1"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %partial_max"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %idx"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc55"   --->   Operation 71 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%i = load i10 %idx" [activation_accelerator.cpp:1138]   --->   Operation 72 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.91ns)   --->   "%icmp_ln1138 = icmp_ult  i10 %i, i10 768" [activation_accelerator.cpp:1138]   --->   Operation 73 'icmp' 'icmp_ln1138' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 74 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln1138 = br i1 %icmp_ln1138, void %for.inc85.exitStub, void %for.inc55.split_ifconv" [activation_accelerator.cpp:1138]   --->   Operation 75 'br' 'br_ln1138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i, i32 4, i32 9" [activation_accelerator.cpp:1147]   --->   Operation 76 'partselect' 'lshr_ln' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1147_1 = zext i6 %lshr_ln" [activation_accelerator.cpp:1147]   --->   Operation 77 'zext' 'zext_ln1147_1' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.80ns)   --->   "%add_ln1147 = add i12 %zext_ln1147_1, i12 %sub_ln1147_read" [activation_accelerator.cpp:1147]   --->   Operation 78 'add' 'add_ln1147' <Predicate = (icmp_ln1138)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1147_2 = zext i12 %add_ln1147" [activation_accelerator.cpp:1147]   --->   Operation 79 'zext' 'zext_ln1147_2' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%x_0_addr = getelementptr i32 %x_0, i64 0, i64 %zext_ln1147_2" [activation_accelerator.cpp:1147]   --->   Operation 80 'getelementptr' 'x_0_addr' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (1.23ns)   --->   "%local_max = load i12 %x_0_addr" [activation_accelerator.cpp:1147]   --->   Operation 81 'load' 'local_max' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%x_1_addr = getelementptr i32 %x_1, i64 0, i64 %zext_ln1147_2" [activation_accelerator.cpp:1147]   --->   Operation 82 'getelementptr' 'x_1_addr' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (1.23ns)   --->   "%x_1_load = load i12 %x_1_addr" [activation_accelerator.cpp:1147]   --->   Operation 83 'load' 'x_1_load' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln1147_2" [activation_accelerator.cpp:1147]   --->   Operation 84 'getelementptr' 'x_2_addr' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 85 [2/2] (1.23ns)   --->   "%x_2_load = load i12 %x_2_addr" [activation_accelerator.cpp:1147]   --->   Operation 85 'load' 'x_2_load' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%x_3_addr = getelementptr i32 %x_3, i64 0, i64 %zext_ln1147_2" [activation_accelerator.cpp:1147]   --->   Operation 86 'getelementptr' 'x_3_addr' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (1.23ns)   --->   "%x_3_load = load i12 %x_3_addr" [activation_accelerator.cpp:1147]   --->   Operation 87 'load' 'x_3_load' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln1147_2" [activation_accelerator.cpp:1147]   --->   Operation 88 'getelementptr' 'x_4_addr' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (1.23ns)   --->   "%x_4_load = load i12 %x_4_addr" [activation_accelerator.cpp:1147]   --->   Operation 89 'load' 'x_4_load' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%x_5_addr = getelementptr i32 %x_5, i64 0, i64 %zext_ln1147_2" [activation_accelerator.cpp:1147]   --->   Operation 90 'getelementptr' 'x_5_addr' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (1.23ns)   --->   "%x_5_load = load i12 %x_5_addr" [activation_accelerator.cpp:1147]   --->   Operation 91 'load' 'x_5_load' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln1147_2" [activation_accelerator.cpp:1147]   --->   Operation 92 'getelementptr' 'x_6_addr' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 93 [2/2] (1.23ns)   --->   "%x_6_load = load i12 %x_6_addr" [activation_accelerator.cpp:1147]   --->   Operation 93 'load' 'x_6_load' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%x_7_addr = getelementptr i32 %x_7, i64 0, i64 %zext_ln1147_2" [activation_accelerator.cpp:1147]   --->   Operation 94 'getelementptr' 'x_7_addr' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (1.23ns)   --->   "%x_7_load = load i12 %x_7_addr" [activation_accelerator.cpp:1147]   --->   Operation 95 'load' 'x_7_load' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%x_8_addr = getelementptr i32 %x_8, i64 0, i64 %zext_ln1147_2" [activation_accelerator.cpp:1147]   --->   Operation 96 'getelementptr' 'x_8_addr' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 97 [2/2] (1.23ns)   --->   "%x_8_load = load i12 %x_8_addr" [activation_accelerator.cpp:1147]   --->   Operation 97 'load' 'x_8_load' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%x_9_addr = getelementptr i32 %x_9, i64 0, i64 %zext_ln1147_2" [activation_accelerator.cpp:1147]   --->   Operation 98 'getelementptr' 'x_9_addr' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (1.23ns)   --->   "%x_9_load = load i12 %x_9_addr" [activation_accelerator.cpp:1147]   --->   Operation 99 'load' 'x_9_load' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%x_10_addr = getelementptr i32 %x_10, i64 0, i64 %zext_ln1147_2" [activation_accelerator.cpp:1147]   --->   Operation 100 'getelementptr' 'x_10_addr' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (1.23ns)   --->   "%x_10_load = load i12 %x_10_addr" [activation_accelerator.cpp:1147]   --->   Operation 101 'load' 'x_10_load' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%x_11_addr = getelementptr i32 %x_11, i64 0, i64 %zext_ln1147_2" [activation_accelerator.cpp:1147]   --->   Operation 102 'getelementptr' 'x_11_addr' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 103 [2/2] (1.23ns)   --->   "%x_11_load = load i12 %x_11_addr" [activation_accelerator.cpp:1147]   --->   Operation 103 'load' 'x_11_load' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%x_12_addr = getelementptr i32 %x_12, i64 0, i64 %zext_ln1147_2" [activation_accelerator.cpp:1147]   --->   Operation 104 'getelementptr' 'x_12_addr' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 105 [2/2] (1.23ns)   --->   "%x_12_load = load i12 %x_12_addr" [activation_accelerator.cpp:1147]   --->   Operation 105 'load' 'x_12_load' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%x_13_addr = getelementptr i32 %x_13, i64 0, i64 %zext_ln1147_2" [activation_accelerator.cpp:1147]   --->   Operation 106 'getelementptr' 'x_13_addr' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 107 [2/2] (1.23ns)   --->   "%x_13_load = load i12 %x_13_addr" [activation_accelerator.cpp:1147]   --->   Operation 107 'load' 'x_13_load' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%x_14_addr = getelementptr i32 %x_14, i64 0, i64 %zext_ln1147_2" [activation_accelerator.cpp:1147]   --->   Operation 108 'getelementptr' 'x_14_addr' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 109 [2/2] (1.23ns)   --->   "%x_14_load = load i12 %x_14_addr" [activation_accelerator.cpp:1147]   --->   Operation 109 'load' 'x_14_load' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%x_15_addr = getelementptr i32 %x_15, i64 0, i64 %zext_ln1147_2" [activation_accelerator.cpp:1147]   --->   Operation 110 'getelementptr' 'x_15_addr' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 111 [2/2] (1.23ns)   --->   "%x_15_load = load i12 %x_15_addr" [activation_accelerator.cpp:1147]   --->   Operation 111 'load' 'x_15_load' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln1147_1)   --->   "%or_ln1147 = or i6 %lshr_ln, i6 1" [activation_accelerator.cpp:1147]   --->   Operation 112 'or' 'or_ln1147' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln1147_1)   --->   "%zext_ln1147_3 = zext i6 %or_ln1147" [activation_accelerator.cpp:1147]   --->   Operation 113 'zext' 'zext_ln1147_3' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln1147_1 = add i12 %zext_ln1147_3, i12 %sub_ln1147_read" [activation_accelerator.cpp:1147]   --->   Operation 114 'add' 'add_ln1147_1' <Predicate = (icmp_ln1138)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln1147 = zext i12 %add_ln1147_1" [activation_accelerator.cpp:1147]   --->   Operation 115 'zext' 'zext_ln1147' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%x_0_addr_2 = getelementptr i32 %x_0, i64 0, i64 %zext_ln1147" [activation_accelerator.cpp:1147]   --->   Operation 116 'getelementptr' 'x_0_addr_2' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 117 [2/2] (1.23ns)   --->   "%x_0_load_2 = load i12 %x_0_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 117 'load' 'x_0_load_2' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%x_1_addr_2 = getelementptr i32 %x_1, i64 0, i64 %zext_ln1147" [activation_accelerator.cpp:1147]   --->   Operation 118 'getelementptr' 'x_1_addr_2' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 119 [2/2] (1.23ns)   --->   "%x_1_load_2 = load i12 %x_1_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 119 'load' 'x_1_load_2' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%x_2_addr_2 = getelementptr i32 %x_2, i64 0, i64 %zext_ln1147" [activation_accelerator.cpp:1147]   --->   Operation 120 'getelementptr' 'x_2_addr_2' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 121 [2/2] (1.23ns)   --->   "%x_2_load_2 = load i12 %x_2_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 121 'load' 'x_2_load_2' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%x_3_addr_2 = getelementptr i32 %x_3, i64 0, i64 %zext_ln1147" [activation_accelerator.cpp:1147]   --->   Operation 122 'getelementptr' 'x_3_addr_2' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 123 [2/2] (1.23ns)   --->   "%x_3_load_2 = load i12 %x_3_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 123 'load' 'x_3_load_2' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%x_4_addr_2 = getelementptr i32 %x_4, i64 0, i64 %zext_ln1147" [activation_accelerator.cpp:1147]   --->   Operation 124 'getelementptr' 'x_4_addr_2' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 125 [2/2] (1.23ns)   --->   "%x_4_load_2 = load i12 %x_4_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 125 'load' 'x_4_load_2' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%x_5_addr_2 = getelementptr i32 %x_5, i64 0, i64 %zext_ln1147" [activation_accelerator.cpp:1147]   --->   Operation 126 'getelementptr' 'x_5_addr_2' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 127 [2/2] (1.23ns)   --->   "%x_5_load_2 = load i12 %x_5_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 127 'load' 'x_5_load_2' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%x_6_addr_2 = getelementptr i32 %x_6, i64 0, i64 %zext_ln1147" [activation_accelerator.cpp:1147]   --->   Operation 128 'getelementptr' 'x_6_addr_2' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 129 [2/2] (1.23ns)   --->   "%x_6_load_2 = load i12 %x_6_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 129 'load' 'x_6_load_2' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%x_7_addr_2 = getelementptr i32 %x_7, i64 0, i64 %zext_ln1147" [activation_accelerator.cpp:1147]   --->   Operation 130 'getelementptr' 'x_7_addr_2' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 131 [2/2] (1.23ns)   --->   "%x_7_load_2 = load i12 %x_7_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 131 'load' 'x_7_load_2' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%x_8_addr_2 = getelementptr i32 %x_8, i64 0, i64 %zext_ln1147" [activation_accelerator.cpp:1147]   --->   Operation 132 'getelementptr' 'x_8_addr_2' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 133 [2/2] (1.23ns)   --->   "%x_8_load_2 = load i12 %x_8_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 133 'load' 'x_8_load_2' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%x_9_addr_2 = getelementptr i32 %x_9, i64 0, i64 %zext_ln1147" [activation_accelerator.cpp:1147]   --->   Operation 134 'getelementptr' 'x_9_addr_2' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 135 [2/2] (1.23ns)   --->   "%x_9_load_2 = load i12 %x_9_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 135 'load' 'x_9_load_2' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%x_10_addr_2 = getelementptr i32 %x_10, i64 0, i64 %zext_ln1147" [activation_accelerator.cpp:1147]   --->   Operation 136 'getelementptr' 'x_10_addr_2' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 137 [2/2] (1.23ns)   --->   "%x_10_load_2 = load i12 %x_10_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 137 'load' 'x_10_load_2' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%x_11_addr_2 = getelementptr i32 %x_11, i64 0, i64 %zext_ln1147" [activation_accelerator.cpp:1147]   --->   Operation 138 'getelementptr' 'x_11_addr_2' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 139 [2/2] (1.23ns)   --->   "%x_11_load_2 = load i12 %x_11_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 139 'load' 'x_11_load_2' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%x_12_addr_2 = getelementptr i32 %x_12, i64 0, i64 %zext_ln1147" [activation_accelerator.cpp:1147]   --->   Operation 140 'getelementptr' 'x_12_addr_2' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 141 [2/2] (1.23ns)   --->   "%x_12_load_2 = load i12 %x_12_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 141 'load' 'x_12_load_2' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%x_13_addr_2 = getelementptr i32 %x_13, i64 0, i64 %zext_ln1147" [activation_accelerator.cpp:1147]   --->   Operation 142 'getelementptr' 'x_13_addr_2' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 143 [2/2] (1.23ns)   --->   "%x_13_load_2 = load i12 %x_13_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 143 'load' 'x_13_load_2' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%x_14_addr_2 = getelementptr i32 %x_14, i64 0, i64 %zext_ln1147" [activation_accelerator.cpp:1147]   --->   Operation 144 'getelementptr' 'x_14_addr_2' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 145 [2/2] (1.23ns)   --->   "%x_14_load_2 = load i12 %x_14_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 145 'load' 'x_14_load_2' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%x_15_addr_2 = getelementptr i32 %x_15, i64 0, i64 %zext_ln1147" [activation_accelerator.cpp:1147]   --->   Operation 146 'getelementptr' 'x_15_addr_2' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 147 [2/2] (1.23ns)   --->   "%x_15_load_2 = load i12 %x_15_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 147 'load' 'x_15_load_2' <Predicate = (icmp_ln1138)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %i, i32 5, i32 9" [activation_accelerator.cpp:1160]   --->   Operation 148 'partselect' 'trunc_ln2' <Predicate = (icmp_ln1138)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.44ns)   --->   "%switch_ln1160 = switch i5 %trunc_ln2, void %arrayidx59.case.23, i5 0, void %for.inc55.split_ifconv.arrayidx59.exit_crit_edge30, i5 1, void %arrayidx59.case.1, i5 2, void %arrayidx59.case.2, i5 3, void %arrayidx59.case.3, i5 4, void %arrayidx59.case.4, i5 5, void %arrayidx59.case.5, i5 6, void %arrayidx59.case.6, i5 7, void %arrayidx59.case.7, i5 8, void %arrayidx59.case.8, i5 9, void %arrayidx59.case.9, i5 10, void %arrayidx59.case.10, i5 11, void %arrayidx59.case.11, i5 12, void %arrayidx59.case.12, i5 13, void %arrayidx59.case.13, i5 14, void %arrayidx59.case.14, i5 15, void %arrayidx59.case.15, i5 16, void %arrayidx59.case.16, i5 17, void %arrayidx59.case.17, i5 18, void %arrayidx59.case.18, i5 19, void %arrayidx59.case.19, i5 20, void %arrayidx59.case.20, i5 21, void %arrayidx59.case.21, i5 22, void %for.inc55.split_ifconv.arrayidx59.exit_crit_edge" [activation_accelerator.cpp:1160]   --->   Operation 149 'switch' 'switch_ln1160' <Predicate = (icmp_ln1138)> <Delay = 0.44>
ST_1 : Operation 150 [1/1] (0.78ns)   --->   "%add_ln1138 = add i10 %i, i10 32" [activation_accelerator.cpp:1138]   --->   Operation 150 'add' 'add_ln1138' <Predicate = (icmp_ln1138)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.42ns)   --->   "%store_ln1138 = store i10 %add_ln1138, i10 %idx" [activation_accelerator.cpp:1138]   --->   Operation 151 'store' 'store_ln1138' <Predicate = (icmp_ln1138)> <Delay = 0.42>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln1138 = br void %for.inc55" [activation_accelerator.cpp:1138]   --->   Operation 152 'br' 'br_ln1138' <Predicate = (icmp_ln1138)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.18>
ST_2 : Operation 153 [1/2] (1.23ns)   --->   "%local_max = load i12 %x_0_addr" [activation_accelerator.cpp:1147]   --->   Operation 153 'load' 'local_max' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 154 [1/2] (1.23ns)   --->   "%x_1_load = load i12 %x_1_addr" [activation_accelerator.cpp:1147]   --->   Operation 154 'load' 'x_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 155 [1/2] (1.23ns)   --->   "%x_2_load = load i12 %x_2_addr" [activation_accelerator.cpp:1147]   --->   Operation 155 'load' 'x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 156 [1/2] (1.23ns)   --->   "%x_3_load = load i12 %x_3_addr" [activation_accelerator.cpp:1147]   --->   Operation 156 'load' 'x_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 157 [1/2] (1.23ns)   --->   "%x_4_load = load i12 %x_4_addr" [activation_accelerator.cpp:1147]   --->   Operation 157 'load' 'x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 158 [1/2] (1.23ns)   --->   "%x_5_load = load i12 %x_5_addr" [activation_accelerator.cpp:1147]   --->   Operation 158 'load' 'x_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 159 [1/2] (1.23ns)   --->   "%x_6_load = load i12 %x_6_addr" [activation_accelerator.cpp:1147]   --->   Operation 159 'load' 'x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 160 [1/2] (1.23ns)   --->   "%x_7_load = load i12 %x_7_addr" [activation_accelerator.cpp:1147]   --->   Operation 160 'load' 'x_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 161 [1/2] (1.23ns)   --->   "%x_8_load = load i12 %x_8_addr" [activation_accelerator.cpp:1147]   --->   Operation 161 'load' 'x_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 162 [1/2] (1.23ns)   --->   "%x_9_load = load i12 %x_9_addr" [activation_accelerator.cpp:1147]   --->   Operation 162 'load' 'x_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 163 [1/2] (1.23ns)   --->   "%x_10_load = load i12 %x_10_addr" [activation_accelerator.cpp:1147]   --->   Operation 163 'load' 'x_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 164 [1/2] (1.23ns)   --->   "%x_11_load = load i12 %x_11_addr" [activation_accelerator.cpp:1147]   --->   Operation 164 'load' 'x_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 165 [1/2] (1.23ns)   --->   "%x_12_load = load i12 %x_12_addr" [activation_accelerator.cpp:1147]   --->   Operation 165 'load' 'x_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 166 [1/2] (1.23ns)   --->   "%x_13_load = load i12 %x_13_addr" [activation_accelerator.cpp:1147]   --->   Operation 166 'load' 'x_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 167 [1/2] (1.23ns)   --->   "%x_14_load = load i12 %x_14_addr" [activation_accelerator.cpp:1147]   --->   Operation 167 'load' 'x_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 168 [1/2] (1.23ns)   --->   "%x_15_load = load i12 %x_15_addr" [activation_accelerator.cpp:1147]   --->   Operation 168 'load' 'x_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 169 [1/2] (1.23ns)   --->   "%x_0_load_2 = load i12 %x_0_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 169 'load' 'x_0_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 170 [1/2] (1.23ns)   --->   "%x_1_load_2 = load i12 %x_1_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 170 'load' 'x_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 171 [1/2] (1.23ns)   --->   "%x_2_load_2 = load i12 %x_2_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 171 'load' 'x_2_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 172 [1/2] (1.23ns)   --->   "%x_3_load_2 = load i12 %x_3_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 172 'load' 'x_3_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 173 [1/2] (1.23ns)   --->   "%x_4_load_2 = load i12 %x_4_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 173 'load' 'x_4_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 174 [1/2] (1.23ns)   --->   "%x_5_load_2 = load i12 %x_5_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 174 'load' 'x_5_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 175 [1/2] (1.23ns)   --->   "%x_6_load_2 = load i12 %x_6_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 175 'load' 'x_6_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 176 [1/2] (1.23ns)   --->   "%x_7_load_2 = load i12 %x_7_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 176 'load' 'x_7_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 177 [1/2] (1.23ns)   --->   "%x_8_load_2 = load i12 %x_8_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 177 'load' 'x_8_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 178 [1/2] (1.23ns)   --->   "%x_9_load_2 = load i12 %x_9_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 178 'load' 'x_9_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 179 [1/2] (1.23ns)   --->   "%x_10_load_2 = load i12 %x_10_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 179 'load' 'x_10_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 180 [1/2] (1.23ns)   --->   "%x_11_load_2 = load i12 %x_11_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 180 'load' 'x_11_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 181 [1/2] (1.23ns)   --->   "%x_12_load_2 = load i12 %x_12_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 181 'load' 'x_12_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 182 [1/2] (1.23ns)   --->   "%x_13_load_2 = load i12 %x_13_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 182 'load' 'x_13_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 183 [1/2] (1.23ns)   --->   "%x_14_load_2 = load i12 %x_14_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 183 'load' 'x_14_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 184 [1/2] (1.23ns)   --->   "%x_15_load_2 = load i12 %x_15_addr_2" [activation_accelerator.cpp:1147]   --->   Operation 184 'load' 'x_15_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 185 [1/1] (2.97ns)   --->   "%local_max_1 = call i32 @fmaxf, i32 %local_max, i32 %x_1_load" [activation_accelerator.cpp:1155]   --->   Operation 185 'call' 'local_max_1' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 186 [1/1] (2.97ns)   --->   "%local_max_2 = call i32 @fmaxf, i32 %local_max_1, i32 %x_2_load" [activation_accelerator.cpp:1155]   --->   Operation 186 'call' 'local_max_2' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 5.94>
ST_3 : Operation 187 [1/1] (2.97ns)   --->   "%local_max_3 = call i32 @fmaxf, i32 %local_max_2, i32 %x_3_load" [activation_accelerator.cpp:1155]   --->   Operation 187 'call' 'local_max_3' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 188 [1/1] (2.97ns)   --->   "%local_max_4 = call i32 @fmaxf, i32 %local_max_3, i32 %x_4_load" [activation_accelerator.cpp:1155]   --->   Operation 188 'call' 'local_max_4' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.94>
ST_4 : Operation 189 [1/1] (2.97ns)   --->   "%local_max_5 = call i32 @fmaxf, i32 %local_max_4, i32 %x_5_load" [activation_accelerator.cpp:1155]   --->   Operation 189 'call' 'local_max_5' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 190 [1/1] (2.97ns)   --->   "%local_max_6 = call i32 @fmaxf, i32 %local_max_5, i32 %x_6_load" [activation_accelerator.cpp:1155]   --->   Operation 190 'call' 'local_max_6' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.94>
ST_5 : Operation 191 [1/1] (2.97ns)   --->   "%local_max_7 = call i32 @fmaxf, i32 %local_max_6, i32 %x_7_load" [activation_accelerator.cpp:1155]   --->   Operation 191 'call' 'local_max_7' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 192 [1/1] (2.97ns)   --->   "%local_max_8 = call i32 @fmaxf, i32 %local_max_7, i32 %x_8_load" [activation_accelerator.cpp:1155]   --->   Operation 192 'call' 'local_max_8' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.94>
ST_6 : Operation 193 [1/1] (2.97ns)   --->   "%local_max_9 = call i32 @fmaxf, i32 %local_max_8, i32 %x_9_load" [activation_accelerator.cpp:1155]   --->   Operation 193 'call' 'local_max_9' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 194 [1/1] (2.97ns)   --->   "%local_max_33 = call i32 @fmaxf, i32 %local_max_9, i32 %x_10_load" [activation_accelerator.cpp:1155]   --->   Operation 194 'call' 'local_max_33' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.94>
ST_7 : Operation 195 [1/1] (2.97ns)   --->   "%local_max_34 = call i32 @fmaxf, i32 %local_max_33, i32 %x_11_load" [activation_accelerator.cpp:1155]   --->   Operation 195 'call' 'local_max_34' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 196 [1/1] (2.97ns)   --->   "%local_max_35 = call i32 @fmaxf, i32 %local_max_34, i32 %x_12_load" [activation_accelerator.cpp:1155]   --->   Operation 196 'call' 'local_max_35' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 5.94>
ST_8 : Operation 197 [1/1] (2.97ns)   --->   "%local_max_36 = call i32 @fmaxf, i32 %local_max_35, i32 %x_13_load" [activation_accelerator.cpp:1155]   --->   Operation 197 'call' 'local_max_36' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 198 [1/1] (2.97ns)   --->   "%local_max_37 = call i32 @fmaxf, i32 %local_max_36, i32 %x_14_load" [activation_accelerator.cpp:1155]   --->   Operation 198 'call' 'local_max_37' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.94>
ST_9 : Operation 199 [1/1] (2.97ns)   --->   "%local_max_38 = call i32 @fmaxf, i32 %local_max_37, i32 %x_15_load" [activation_accelerator.cpp:1155]   --->   Operation 199 'call' 'local_max_38' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 200 [1/1] (2.97ns)   --->   "%local_max_39 = call i32 @fmaxf, i32 %local_max_38, i32 %x_0_load_2" [activation_accelerator.cpp:1155]   --->   Operation 200 'call' 'local_max_39' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 5.94>
ST_10 : Operation 201 [1/1] (2.97ns)   --->   "%local_max_40 = call i32 @fmaxf, i32 %local_max_39, i32 %x_1_load_2" [activation_accelerator.cpp:1155]   --->   Operation 201 'call' 'local_max_40' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 202 [1/1] (2.97ns)   --->   "%local_max_41 = call i32 @fmaxf, i32 %local_max_40, i32 %x_2_load_2" [activation_accelerator.cpp:1155]   --->   Operation 202 'call' 'local_max_41' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.94>
ST_11 : Operation 203 [1/1] (2.97ns)   --->   "%local_max_42 = call i32 @fmaxf, i32 %local_max_41, i32 %x_3_load_2" [activation_accelerator.cpp:1155]   --->   Operation 203 'call' 'local_max_42' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 204 [1/1] (2.97ns)   --->   "%local_max_43 = call i32 @fmaxf, i32 %local_max_42, i32 %x_4_load_2" [activation_accelerator.cpp:1155]   --->   Operation 204 'call' 'local_max_43' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 5.94>
ST_12 : Operation 205 [1/1] (2.97ns)   --->   "%local_max_44 = call i32 @fmaxf, i32 %local_max_43, i32 %x_5_load_2" [activation_accelerator.cpp:1155]   --->   Operation 205 'call' 'local_max_44' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 206 [1/1] (2.97ns)   --->   "%local_max_45 = call i32 @fmaxf, i32 %local_max_44, i32 %x_6_load_2" [activation_accelerator.cpp:1155]   --->   Operation 206 'call' 'local_max_45' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 5.94>
ST_13 : Operation 207 [1/1] (2.97ns)   --->   "%local_max_46 = call i32 @fmaxf, i32 %local_max_45, i32 %x_7_load_2" [activation_accelerator.cpp:1155]   --->   Operation 207 'call' 'local_max_46' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 208 [1/1] (2.97ns)   --->   "%local_max_47 = call i32 @fmaxf, i32 %local_max_46, i32 %x_8_load_2" [activation_accelerator.cpp:1155]   --->   Operation 208 'call' 'local_max_47' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 5.94>
ST_14 : Operation 209 [1/1] (2.97ns)   --->   "%local_max_48 = call i32 @fmaxf, i32 %local_max_47, i32 %x_9_load_2" [activation_accelerator.cpp:1155]   --->   Operation 209 'call' 'local_max_48' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 210 [1/1] (2.97ns)   --->   "%local_max_49 = call i32 @fmaxf, i32 %local_max_48, i32 %x_10_load_2" [activation_accelerator.cpp:1155]   --->   Operation 210 'call' 'local_max_49' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 5.94>
ST_15 : Operation 211 [1/1] (2.97ns)   --->   "%local_max_50 = call i32 @fmaxf, i32 %local_max_49, i32 %x_11_load_2" [activation_accelerator.cpp:1155]   --->   Operation 211 'call' 'local_max_50' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 212 [1/1] (2.97ns)   --->   "%local_max_51 = call i32 @fmaxf, i32 %local_max_50, i32 %x_12_load_2" [activation_accelerator.cpp:1155]   --->   Operation 212 'call' 'local_max_51' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 5.94>
ST_16 : Operation 213 [1/1] (2.97ns)   --->   "%local_max_52 = call i32 @fmaxf, i32 %local_max_51, i32 %x_13_load_2" [activation_accelerator.cpp:1155]   --->   Operation 213 'call' 'local_max_52' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 214 [1/1] (2.97ns)   --->   "%local_max_53 = call i32 @fmaxf, i32 %local_max_52, i32 %x_14_load_2" [activation_accelerator.cpp:1155]   --->   Operation 214 'call' 'local_max_53' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 332 [1/1] (0.00ns)   --->   "%partial_max_load = load i32 %partial_max"   --->   Operation 332 'load' 'partial_max_load' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 333 [1/1] (0.00ns)   --->   "%partial_max_1_load = load i32 %partial_max_1"   --->   Operation 333 'load' 'partial_max_1_load' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 334 [1/1] (0.00ns)   --->   "%partial_max_2_load = load i32 %partial_max_2"   --->   Operation 334 'load' 'partial_max_2_load' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 335 [1/1] (0.00ns)   --->   "%partial_max_3_load = load i32 %partial_max_3"   --->   Operation 335 'load' 'partial_max_3_load' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 336 [1/1] (0.00ns)   --->   "%partial_max_4_load = load i32 %partial_max_4"   --->   Operation 336 'load' 'partial_max_4_load' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 337 [1/1] (0.00ns)   --->   "%partial_max_5_load = load i32 %partial_max_5"   --->   Operation 337 'load' 'partial_max_5_load' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 338 [1/1] (0.00ns)   --->   "%partial_max_6_load = load i32 %partial_max_6"   --->   Operation 338 'load' 'partial_max_6_load' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 339 [1/1] (0.00ns)   --->   "%partial_max_7_load = load i32 %partial_max_7"   --->   Operation 339 'load' 'partial_max_7_load' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 340 [1/1] (0.00ns)   --->   "%partial_max_8_load = load i32 %partial_max_8"   --->   Operation 340 'load' 'partial_max_8_load' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 341 [1/1] (0.00ns)   --->   "%partial_max_9_load = load i32 %partial_max_9"   --->   Operation 341 'load' 'partial_max_9_load' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 342 [1/1] (0.00ns)   --->   "%partial_max_10_load = load i32 %partial_max_10"   --->   Operation 342 'load' 'partial_max_10_load' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 343 [1/1] (0.00ns)   --->   "%partial_max_11_load = load i32 %partial_max_11"   --->   Operation 343 'load' 'partial_max_11_load' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 344 [1/1] (0.00ns)   --->   "%partial_max_12_load = load i32 %partial_max_12"   --->   Operation 344 'load' 'partial_max_12_load' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 345 [1/1] (0.00ns)   --->   "%partial_max_13_load = load i32 %partial_max_13"   --->   Operation 345 'load' 'partial_max_13_load' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 346 [1/1] (0.00ns)   --->   "%partial_max_14_load = load i32 %partial_max_14"   --->   Operation 346 'load' 'partial_max_14_load' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 347 [1/1] (0.00ns)   --->   "%partial_max_15_load = load i32 %partial_max_15"   --->   Operation 347 'load' 'partial_max_15_load' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 348 [1/1] (0.00ns)   --->   "%partial_max_16_load = load i32 %partial_max_16"   --->   Operation 348 'load' 'partial_max_16_load' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 349 [1/1] (0.00ns)   --->   "%partial_max_17_load = load i32 %partial_max_17"   --->   Operation 349 'load' 'partial_max_17_load' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 350 [1/1] (0.00ns)   --->   "%partial_max_18_load = load i32 %partial_max_18"   --->   Operation 350 'load' 'partial_max_18_load' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 351 [1/1] (0.00ns)   --->   "%partial_max_19_load = load i32 %partial_max_19"   --->   Operation 351 'load' 'partial_max_19_load' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 352 [1/1] (0.00ns)   --->   "%partial_max_20_load = load i32 %partial_max_20"   --->   Operation 352 'load' 'partial_max_20_load' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 353 [1/1] (0.00ns)   --->   "%partial_max_21_load = load i32 %partial_max_21"   --->   Operation 353 'load' 'partial_max_21_load' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 354 [1/1] (0.00ns)   --->   "%partial_max_22_load = load i32 %partial_max_22"   --->   Operation 354 'load' 'partial_max_22_load' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 355 [1/1] (0.00ns)   --->   "%partial_max_23_load = load i32 %partial_max_23"   --->   Operation 355 'load' 'partial_max_23_load' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 356 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_max_23_out, i32 %partial_max_23_load"   --->   Operation 356 'write' 'write_ln0' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 357 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_max_22_out, i32 %partial_max_22_load"   --->   Operation 357 'write' 'write_ln0' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 358 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_max_21_out, i32 %partial_max_21_load"   --->   Operation 358 'write' 'write_ln0' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 359 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_max_20_out, i32 %partial_max_20_load"   --->   Operation 359 'write' 'write_ln0' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 360 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_max_19_out, i32 %partial_max_19_load"   --->   Operation 360 'write' 'write_ln0' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 361 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_max_18_out, i32 %partial_max_18_load"   --->   Operation 361 'write' 'write_ln0' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 362 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_max_17_out, i32 %partial_max_17_load"   --->   Operation 362 'write' 'write_ln0' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 363 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_max_16_out, i32 %partial_max_16_load"   --->   Operation 363 'write' 'write_ln0' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 364 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_max_15_out, i32 %partial_max_15_load"   --->   Operation 364 'write' 'write_ln0' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 365 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_max_14_out, i32 %partial_max_14_load"   --->   Operation 365 'write' 'write_ln0' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 366 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_max_13_out, i32 %partial_max_13_load"   --->   Operation 366 'write' 'write_ln0' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 367 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_max_12_out, i32 %partial_max_12_load"   --->   Operation 367 'write' 'write_ln0' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 368 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_max_11_out, i32 %partial_max_11_load"   --->   Operation 368 'write' 'write_ln0' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 369 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_max_10_out, i32 %partial_max_10_load"   --->   Operation 369 'write' 'write_ln0' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 370 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_max_9_out, i32 %partial_max_9_load"   --->   Operation 370 'write' 'write_ln0' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 371 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_max_8_out, i32 %partial_max_8_load"   --->   Operation 371 'write' 'write_ln0' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 372 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_max_7_out, i32 %partial_max_7_load"   --->   Operation 372 'write' 'write_ln0' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 373 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_max_6_out, i32 %partial_max_6_load"   --->   Operation 373 'write' 'write_ln0' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 374 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_max_5_out, i32 %partial_max_5_load"   --->   Operation 374 'write' 'write_ln0' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 375 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_max_4_out, i32 %partial_max_4_load"   --->   Operation 375 'write' 'write_ln0' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 376 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_max_3_out, i32 %partial_max_3_load"   --->   Operation 376 'write' 'write_ln0' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 377 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_max_2_out, i32 %partial_max_2_load"   --->   Operation 377 'write' 'write_ln0' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 378 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_max_1_out, i32 %partial_max_1_load"   --->   Operation 378 'write' 'write_ln0' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 379 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %partial_max_out, i32 %partial_max_load"   --->   Operation 379 'write' 'write_ln0' <Predicate = (!icmp_ln1138)> <Delay = 0.00>
ST_16 : Operation 380 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 380 'ret' 'ret_ln0' <Predicate = (!icmp_ln1138)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.37>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%partial_max_load31 = load i32 %partial_max" [activation_accelerator.cpp:1160]   --->   Operation 215 'load' 'partial_max_load31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%partial_max_1_load_2 = load i32 %partial_max_1" [activation_accelerator.cpp:1160]   --->   Operation 216 'load' 'partial_max_1_load_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "%partial_max_2_load_2 = load i32 %partial_max_2" [activation_accelerator.cpp:1160]   --->   Operation 217 'load' 'partial_max_2_load_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "%partial_max_3_load_2 = load i32 %partial_max_3" [activation_accelerator.cpp:1160]   --->   Operation 218 'load' 'partial_max_3_load_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%partial_max_4_load_2 = load i32 %partial_max_4" [activation_accelerator.cpp:1160]   --->   Operation 219 'load' 'partial_max_4_load_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "%partial_max_5_load_2 = load i32 %partial_max_5" [activation_accelerator.cpp:1160]   --->   Operation 220 'load' 'partial_max_5_load_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 221 [1/1] (0.00ns)   --->   "%partial_max_6_load_2 = load i32 %partial_max_6" [activation_accelerator.cpp:1160]   --->   Operation 221 'load' 'partial_max_6_load_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%partial_max_7_load_2 = load i32 %partial_max_7" [activation_accelerator.cpp:1160]   --->   Operation 222 'load' 'partial_max_7_load_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (0.00ns)   --->   "%partial_max_8_load_2 = load i32 %partial_max_8" [activation_accelerator.cpp:1160]   --->   Operation 223 'load' 'partial_max_8_load_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%partial_max_9_load21 = load i32 %partial_max_9" [activation_accelerator.cpp:1160]   --->   Operation 224 'load' 'partial_max_9_load21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%partial_max_10_load_2 = load i32 %partial_max_10" [activation_accelerator.cpp:1160]   --->   Operation 225 'load' 'partial_max_10_load_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%partial_max_11_load_2 = load i32 %partial_max_11" [activation_accelerator.cpp:1160]   --->   Operation 226 'load' 'partial_max_11_load_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%partial_max_12_load_2 = load i32 %partial_max_12" [activation_accelerator.cpp:1160]   --->   Operation 227 'load' 'partial_max_12_load_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%partial_max_13_load_2 = load i32 %partial_max_13" [activation_accelerator.cpp:1160]   --->   Operation 228 'load' 'partial_max_13_load_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 229 [1/1] (0.00ns)   --->   "%partial_max_14_load_2 = load i32 %partial_max_14" [activation_accelerator.cpp:1160]   --->   Operation 229 'load' 'partial_max_14_load_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 230 [1/1] (0.00ns)   --->   "%partial_max_15_load_2 = load i32 %partial_max_15" [activation_accelerator.cpp:1160]   --->   Operation 230 'load' 'partial_max_15_load_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%partial_max_16_load_2 = load i32 %partial_max_16" [activation_accelerator.cpp:1160]   --->   Operation 231 'load' 'partial_max_16_load_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%partial_max_17_load_2 = load i32 %partial_max_17" [activation_accelerator.cpp:1160]   --->   Operation 232 'load' 'partial_max_17_load_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "%partial_max_18_load_2 = load i32 %partial_max_18" [activation_accelerator.cpp:1160]   --->   Operation 233 'load' 'partial_max_18_load_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 234 [1/1] (0.00ns)   --->   "%partial_max_19_load11 = load i32 %partial_max_19" [activation_accelerator.cpp:1160]   --->   Operation 234 'load' 'partial_max_19_load11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%partial_max_20_load_2 = load i32 %partial_max_20" [activation_accelerator.cpp:1160]   --->   Operation 235 'load' 'partial_max_20_load_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 236 [1/1] (0.00ns)   --->   "%partial_max_21_load_2 = load i32 %partial_max_21" [activation_accelerator.cpp:1160]   --->   Operation 236 'load' 'partial_max_21_load_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%partial_max_22_load_2 = load i32 %partial_max_22" [activation_accelerator.cpp:1160]   --->   Operation 237 'load' 'partial_max_22_load_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "%partial_max_23_load_2 = load i32 %partial_max_23" [activation_accelerator.cpp:1160]   --->   Operation 238 'load' 'partial_max_23_load_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%specpipeline_ln1139 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [activation_accelerator.cpp:1139]   --->   Operation 239 'specpipeline' 'specpipeline_ln1139' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (0.00ns)   --->   "%specloopname_ln1127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [activation_accelerator.cpp:1127]   --->   Operation 240 'specloopname' 'specloopname_ln1127' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 241 [1/1] (2.97ns)   --->   "%local_max_55 = call i32 @fmaxf, i32 %local_max_53, i32 %x_15_load_2" [activation_accelerator.cpp:1155]   --->   Operation 241 'call' 'local_max_55' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 242 [1/1] (0.84ns)   --->   "%dc = mux i32 @_ssdm_op_Mux.ap_auto.24f32.i5, i32 %partial_max_load31, i32 %partial_max_1_load_2, i32 %partial_max_2_load_2, i32 %partial_max_3_load_2, i32 %partial_max_4_load_2, i32 %partial_max_5_load_2, i32 %partial_max_6_load_2, i32 %partial_max_7_load_2, i32 %partial_max_8_load_2, i32 %partial_max_9_load21, i32 %partial_max_10_load_2, i32 %partial_max_11_load_2, i32 %partial_max_12_load_2, i32 %partial_max_13_load_2, i32 %partial_max_14_load_2, i32 %partial_max_15_load_2, i32 %partial_max_16_load_2, i32 %partial_max_17_load_2, i32 %partial_max_18_load_2, i32 %partial_max_19_load11, i32 %partial_max_20_load_2, i32 %partial_max_21_load_2, i32 %partial_max_22_load_2, i32 %partial_max_23_load_2, i5 %trunc_ln2" [activation_accelerator.cpp:1160]   --->   Operation 242 'mux' 'dc' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317]   --->   Operation 243 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 244 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "%x_fp_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 245 'partselect' 'x_fp_exp_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 246 [1/1] (0.00ns)   --->   "%x_fp_sig_V = trunc i32 %data_V"   --->   Operation 246 'trunc' 'x_fp_sig_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "%data_V_3 = bitcast i32 %local_max_55" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317]   --->   Operation 247 'bitcast' 'data_V_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node ymaggreater_3)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_3, i32 31"   --->   Operation 248 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "%y_fp_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_3, i32 23, i32 30"   --->   Operation 249 'partselect' 'y_fp_exp_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 250 [1/1] (0.00ns)   --->   "%y_fp_sig_V = trunc i32 %data_V_3"   --->   Operation 250 'trunc' 'y_fp_sig_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln25)   --->   "%or_ln25 = or i8 %y_fp_exp_V, i8 %x_fp_exp_V" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25]   --->   Operation 251 'or' 'or_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 252 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln25 = icmp_eq  i8 %or_ln25, i8 0" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25]   --->   Operation 252 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln25_2)   --->   "%or_ln25_2 = or i23 %y_fp_sig_V, i23 %x_fp_sig_V" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25]   --->   Operation 253 'or' 'or_ln25_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 254 [1/1] (1.05ns) (out node of the LUT)   --->   "%icmp_ln25_2 = icmp_eq  i23 %or_ln25_2, i23 0" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25]   --->   Operation 254 'icmp' 'icmp_ln25_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 255 [1/1] (0.28ns)   --->   "%and_ln25 = and i1 %icmp_ln25_2, i1 %icmp_ln25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25]   --->   Operation 255 'and' 'and_ln25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 256 [1/1] (0.84ns)   --->   "%icmp_ln1019 = icmp_eq  i8 %x_fp_exp_V, i8 255"   --->   Operation 256 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 257 [1/1] (0.84ns)   --->   "%icmp_ln1019_2 = icmp_eq  i8 %y_fp_exp_V, i8 255"   --->   Operation 257 'icmp' 'icmp_ln1019_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 258 [1/1] (1.05ns)   --->   "%icmp_ln1023 = icmp_ne  i23 %x_fp_sig_V, i23 0"   --->   Operation 258 'icmp' 'icmp_ln1023' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 259 [1/1] (0.28ns)   --->   "%and_ln18 = and i1 %icmp_ln1019, i1 %icmp_ln1023" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 259 'and' 'and_ln18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 260 [1/1] (1.05ns)   --->   "%icmp_ln1023_2 = icmp_ne  i23 %y_fp_sig_V, i23 0"   --->   Operation 260 'icmp' 'icmp_ln1023_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 261 [1/1] (0.28ns)   --->   "%and_ln18_2 = and i1 %icmp_ln1019_2, i1 %icmp_ln1023_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 261 'and' 'and_ln18_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node res_10)   --->   "%p_Result_10 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %x_fp_sig_V, i32 22, i1 1"   --->   Operation 262 'bitset' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node res_10)   --->   "%p_Result_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %p_Result_s, i8 255, i23 %p_Result_10"   --->   Operation 263 'bitconcatenate' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node res_10)   --->   "%res = bitcast i32 %p_Result_11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:356]   --->   Operation 264 'bitcast' 'res' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 265 [1/1] (0.99ns)   --->   "%ymaggreater = icmp_slt  i32 %data_V, i32 %data_V_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:38]   --->   Operation 265 'icmp' 'ymaggreater' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node ymaggreater_3)   --->   "%xor_ln39 = xor i1 %ymaggreater, i1 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39]   --->   Operation 266 'xor' 'xor_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node ymaggreater_3)   --->   "%select_ln39 = select i1 %p_Result_s, i1 %xor_ln39, i1 %ymaggreater" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39]   --->   Operation 267 'select' 'select_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 268 [1/1] (0.28ns) (out node of the LUT)   --->   "%ymaggreater_3 = select i1 %p_Result_9, i1 %select_ln39, i1 %ymaggreater" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39]   --->   Operation 268 'select' 'ymaggreater_3' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node res_10)   --->   "%res_9 = select i1 %ymaggreater_3, i32 %local_max_55, i32 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:40]   --->   Operation 269 'select' 'res_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_8)   --->   "%and_ln25_2 = and i1 %icmp_ln25_2, i1 %icmp_ln25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25]   --->   Operation 270 'and' 'and_ln25_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_8)   --->   "%xor_ln25 = xor i1 %and_ln25_2, i1 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25]   --->   Operation 271 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_8)   --->   "%and_ln18_7 = and i1 %and_ln18, i1 %and_ln18_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 272 'and' 'and_ln18_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 273 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln18_8 = and i1 %and_ln18_7, i1 %xor_ln25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 273 'and' 'and_ln18_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 274 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_10 = select i1 %and_ln18_8, i32 %res, i32 %res_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 274 'select' 'res_10' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%and_ln18_12 = and i1 %icmp_ln1019_2, i1 %icmp_ln1023_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 275 'and' 'and_ln18_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%xor_ln18 = xor i1 %and_ln18_12, i1 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 276 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%and_ln18_10 = and i1 %and_ln18, i1 %xor_ln18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 277 'and' 'and_ln18_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 278 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln18 = or i1 %and_ln25, i1 %and_ln18_10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 278 'or' 'or_ln18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 279 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_11 = select i1 %or_ln18, i32 %local_max_55, i32 %res_10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 279 'select' 'res_11' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node partial_max_27)   --->   "%or_ln18_2 = or i1 %and_ln25, i1 %and_ln18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 280 'or' 'or_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node partial_max_27)   --->   "%xor_ln18_2 = xor i1 %or_ln18_2, i1 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 281 'xor' 'xor_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node partial_max_27)   --->   "%and_ln18_11 = and i1 %and_ln18_2, i1 %xor_ln18_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 282 'and' 'and_ln18_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 283 [1/1] (0.44ns) (out node of the LUT)   --->   "%partial_max_27 = select i1 %and_ln18_11, i32 %dc, i32 %res_11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 283 'select' 'partial_max_27' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 284 [1/1] (0.42ns)   --->   "%store_ln1160 = store i32 %partial_max_27, i32 %partial_max_22" [activation_accelerator.cpp:1160]   --->   Operation 284 'store' 'store_ln1160' <Predicate = (trunc_ln2 == 22)> <Delay = 0.42>
ST_17 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %arrayidx59.exit" [activation_accelerator.cpp:1160]   --->   Operation 285 'br' 'br_ln1160' <Predicate = (trunc_ln2 == 22)> <Delay = 0.00>
ST_17 : Operation 286 [1/1] (0.42ns)   --->   "%store_ln1160 = store i32 %partial_max_27, i32 %partial_max_21" [activation_accelerator.cpp:1160]   --->   Operation 286 'store' 'store_ln1160' <Predicate = (trunc_ln2 == 21)> <Delay = 0.42>
ST_17 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %arrayidx59.exit" [activation_accelerator.cpp:1160]   --->   Operation 287 'br' 'br_ln1160' <Predicate = (trunc_ln2 == 21)> <Delay = 0.00>
ST_17 : Operation 288 [1/1] (0.42ns)   --->   "%store_ln1160 = store i32 %partial_max_27, i32 %partial_max_20" [activation_accelerator.cpp:1160]   --->   Operation 288 'store' 'store_ln1160' <Predicate = (trunc_ln2 == 20)> <Delay = 0.42>
ST_17 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %arrayidx59.exit" [activation_accelerator.cpp:1160]   --->   Operation 289 'br' 'br_ln1160' <Predicate = (trunc_ln2 == 20)> <Delay = 0.00>
ST_17 : Operation 290 [1/1] (0.42ns)   --->   "%store_ln1160 = store i32 %partial_max_27, i32 %partial_max_19" [activation_accelerator.cpp:1160]   --->   Operation 290 'store' 'store_ln1160' <Predicate = (trunc_ln2 == 19)> <Delay = 0.42>
ST_17 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %arrayidx59.exit" [activation_accelerator.cpp:1160]   --->   Operation 291 'br' 'br_ln1160' <Predicate = (trunc_ln2 == 19)> <Delay = 0.00>
ST_17 : Operation 292 [1/1] (0.42ns)   --->   "%store_ln1160 = store i32 %partial_max_27, i32 %partial_max_18" [activation_accelerator.cpp:1160]   --->   Operation 292 'store' 'store_ln1160' <Predicate = (trunc_ln2 == 18)> <Delay = 0.42>
ST_17 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %arrayidx59.exit" [activation_accelerator.cpp:1160]   --->   Operation 293 'br' 'br_ln1160' <Predicate = (trunc_ln2 == 18)> <Delay = 0.00>
ST_17 : Operation 294 [1/1] (0.42ns)   --->   "%store_ln1160 = store i32 %partial_max_27, i32 %partial_max_17" [activation_accelerator.cpp:1160]   --->   Operation 294 'store' 'store_ln1160' <Predicate = (trunc_ln2 == 17)> <Delay = 0.42>
ST_17 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %arrayidx59.exit" [activation_accelerator.cpp:1160]   --->   Operation 295 'br' 'br_ln1160' <Predicate = (trunc_ln2 == 17)> <Delay = 0.00>
ST_17 : Operation 296 [1/1] (0.42ns)   --->   "%store_ln1160 = store i32 %partial_max_27, i32 %partial_max_16" [activation_accelerator.cpp:1160]   --->   Operation 296 'store' 'store_ln1160' <Predicate = (trunc_ln2 == 16)> <Delay = 0.42>
ST_17 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %arrayidx59.exit" [activation_accelerator.cpp:1160]   --->   Operation 297 'br' 'br_ln1160' <Predicate = (trunc_ln2 == 16)> <Delay = 0.00>
ST_17 : Operation 298 [1/1] (0.42ns)   --->   "%store_ln1160 = store i32 %partial_max_27, i32 %partial_max_15" [activation_accelerator.cpp:1160]   --->   Operation 298 'store' 'store_ln1160' <Predicate = (trunc_ln2 == 15)> <Delay = 0.42>
ST_17 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %arrayidx59.exit" [activation_accelerator.cpp:1160]   --->   Operation 299 'br' 'br_ln1160' <Predicate = (trunc_ln2 == 15)> <Delay = 0.00>
ST_17 : Operation 300 [1/1] (0.42ns)   --->   "%store_ln1160 = store i32 %partial_max_27, i32 %partial_max_14" [activation_accelerator.cpp:1160]   --->   Operation 300 'store' 'store_ln1160' <Predicate = (trunc_ln2 == 14)> <Delay = 0.42>
ST_17 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %arrayidx59.exit" [activation_accelerator.cpp:1160]   --->   Operation 301 'br' 'br_ln1160' <Predicate = (trunc_ln2 == 14)> <Delay = 0.00>
ST_17 : Operation 302 [1/1] (0.42ns)   --->   "%store_ln1160 = store i32 %partial_max_27, i32 %partial_max_13" [activation_accelerator.cpp:1160]   --->   Operation 302 'store' 'store_ln1160' <Predicate = (trunc_ln2 == 13)> <Delay = 0.42>
ST_17 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %arrayidx59.exit" [activation_accelerator.cpp:1160]   --->   Operation 303 'br' 'br_ln1160' <Predicate = (trunc_ln2 == 13)> <Delay = 0.00>
ST_17 : Operation 304 [1/1] (0.42ns)   --->   "%store_ln1160 = store i32 %partial_max_27, i32 %partial_max_12" [activation_accelerator.cpp:1160]   --->   Operation 304 'store' 'store_ln1160' <Predicate = (trunc_ln2 == 12)> <Delay = 0.42>
ST_17 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %arrayidx59.exit" [activation_accelerator.cpp:1160]   --->   Operation 305 'br' 'br_ln1160' <Predicate = (trunc_ln2 == 12)> <Delay = 0.00>
ST_17 : Operation 306 [1/1] (0.42ns)   --->   "%store_ln1160 = store i32 %partial_max_27, i32 %partial_max_11" [activation_accelerator.cpp:1160]   --->   Operation 306 'store' 'store_ln1160' <Predicate = (trunc_ln2 == 11)> <Delay = 0.42>
ST_17 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %arrayidx59.exit" [activation_accelerator.cpp:1160]   --->   Operation 307 'br' 'br_ln1160' <Predicate = (trunc_ln2 == 11)> <Delay = 0.00>
ST_17 : Operation 308 [1/1] (0.42ns)   --->   "%store_ln1160 = store i32 %partial_max_27, i32 %partial_max_10" [activation_accelerator.cpp:1160]   --->   Operation 308 'store' 'store_ln1160' <Predicate = (trunc_ln2 == 10)> <Delay = 0.42>
ST_17 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %arrayidx59.exit" [activation_accelerator.cpp:1160]   --->   Operation 309 'br' 'br_ln1160' <Predicate = (trunc_ln2 == 10)> <Delay = 0.00>
ST_17 : Operation 310 [1/1] (0.42ns)   --->   "%store_ln1160 = store i32 %partial_max_27, i32 %partial_max_9" [activation_accelerator.cpp:1160]   --->   Operation 310 'store' 'store_ln1160' <Predicate = (trunc_ln2 == 9)> <Delay = 0.42>
ST_17 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %arrayidx59.exit" [activation_accelerator.cpp:1160]   --->   Operation 311 'br' 'br_ln1160' <Predicate = (trunc_ln2 == 9)> <Delay = 0.00>
ST_17 : Operation 312 [1/1] (0.42ns)   --->   "%store_ln1160 = store i32 %partial_max_27, i32 %partial_max_8" [activation_accelerator.cpp:1160]   --->   Operation 312 'store' 'store_ln1160' <Predicate = (trunc_ln2 == 8)> <Delay = 0.42>
ST_17 : Operation 313 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %arrayidx59.exit" [activation_accelerator.cpp:1160]   --->   Operation 313 'br' 'br_ln1160' <Predicate = (trunc_ln2 == 8)> <Delay = 0.00>
ST_17 : Operation 314 [1/1] (0.42ns)   --->   "%store_ln1160 = store i32 %partial_max_27, i32 %partial_max_7" [activation_accelerator.cpp:1160]   --->   Operation 314 'store' 'store_ln1160' <Predicate = (trunc_ln2 == 7)> <Delay = 0.42>
ST_17 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %arrayidx59.exit" [activation_accelerator.cpp:1160]   --->   Operation 315 'br' 'br_ln1160' <Predicate = (trunc_ln2 == 7)> <Delay = 0.00>
ST_17 : Operation 316 [1/1] (0.42ns)   --->   "%store_ln1160 = store i32 %partial_max_27, i32 %partial_max_6" [activation_accelerator.cpp:1160]   --->   Operation 316 'store' 'store_ln1160' <Predicate = (trunc_ln2 == 6)> <Delay = 0.42>
ST_17 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %arrayidx59.exit" [activation_accelerator.cpp:1160]   --->   Operation 317 'br' 'br_ln1160' <Predicate = (trunc_ln2 == 6)> <Delay = 0.00>
ST_17 : Operation 318 [1/1] (0.42ns)   --->   "%store_ln1160 = store i32 %partial_max_27, i32 %partial_max_5" [activation_accelerator.cpp:1160]   --->   Operation 318 'store' 'store_ln1160' <Predicate = (trunc_ln2 == 5)> <Delay = 0.42>
ST_17 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %arrayidx59.exit" [activation_accelerator.cpp:1160]   --->   Operation 319 'br' 'br_ln1160' <Predicate = (trunc_ln2 == 5)> <Delay = 0.00>
ST_17 : Operation 320 [1/1] (0.42ns)   --->   "%store_ln1160 = store i32 %partial_max_27, i32 %partial_max_4" [activation_accelerator.cpp:1160]   --->   Operation 320 'store' 'store_ln1160' <Predicate = (trunc_ln2 == 4)> <Delay = 0.42>
ST_17 : Operation 321 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %arrayidx59.exit" [activation_accelerator.cpp:1160]   --->   Operation 321 'br' 'br_ln1160' <Predicate = (trunc_ln2 == 4)> <Delay = 0.00>
ST_17 : Operation 322 [1/1] (0.42ns)   --->   "%store_ln1160 = store i32 %partial_max_27, i32 %partial_max_3" [activation_accelerator.cpp:1160]   --->   Operation 322 'store' 'store_ln1160' <Predicate = (trunc_ln2 == 3)> <Delay = 0.42>
ST_17 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %arrayidx59.exit" [activation_accelerator.cpp:1160]   --->   Operation 323 'br' 'br_ln1160' <Predicate = (trunc_ln2 == 3)> <Delay = 0.00>
ST_17 : Operation 324 [1/1] (0.42ns)   --->   "%store_ln1160 = store i32 %partial_max_27, i32 %partial_max_2" [activation_accelerator.cpp:1160]   --->   Operation 324 'store' 'store_ln1160' <Predicate = (trunc_ln2 == 2)> <Delay = 0.42>
ST_17 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %arrayidx59.exit" [activation_accelerator.cpp:1160]   --->   Operation 325 'br' 'br_ln1160' <Predicate = (trunc_ln2 == 2)> <Delay = 0.00>
ST_17 : Operation 326 [1/1] (0.42ns)   --->   "%store_ln1160 = store i32 %partial_max_27, i32 %partial_max_1" [activation_accelerator.cpp:1160]   --->   Operation 326 'store' 'store_ln1160' <Predicate = (trunc_ln2 == 1)> <Delay = 0.42>
ST_17 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %arrayidx59.exit" [activation_accelerator.cpp:1160]   --->   Operation 327 'br' 'br_ln1160' <Predicate = (trunc_ln2 == 1)> <Delay = 0.00>
ST_17 : Operation 328 [1/1] (0.42ns)   --->   "%store_ln1160 = store i32 %partial_max_27, i32 %partial_max" [activation_accelerator.cpp:1160]   --->   Operation 328 'store' 'store_ln1160' <Predicate = (trunc_ln2 == 0)> <Delay = 0.42>
ST_17 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %arrayidx59.exit" [activation_accelerator.cpp:1160]   --->   Operation 329 'br' 'br_ln1160' <Predicate = (trunc_ln2 == 0)> <Delay = 0.00>
ST_17 : Operation 330 [1/1] (0.42ns)   --->   "%store_ln1160 = store i32 %partial_max_27, i32 %partial_max_23" [activation_accelerator.cpp:1160]   --->   Operation 330 'store' 'store_ln1160' <Predicate = (trunc_ln2 == 31) | (trunc_ln2 == 30) | (trunc_ln2 == 29) | (trunc_ln2 == 28) | (trunc_ln2 == 27) | (trunc_ln2 == 26) | (trunc_ln2 == 25) | (trunc_ln2 == 24) | (trunc_ln2 == 23)> <Delay = 0.42>
ST_17 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %arrayidx59.exit" [activation_accelerator.cpp:1160]   --->   Operation 331 'br' 'br_ln1160' <Predicate = (trunc_ln2 == 31) | (trunc_ln2 == 30) | (trunc_ln2 == 29) | (trunc_ln2 == 28) | (trunc_ln2 == 27) | (trunc_ln2 == 26) | (trunc_ln2 == 25) | (trunc_ln2 == 24) | (trunc_ln2 == 23)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.05ns
The critical path consists of the following:
	'alloca' operation ('idx') [42]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:1138) on local variable 'idx' [95]  (0 ns)
	'add' operation ('add_ln1147', activation_accelerator.cpp:1147) [128]  (0.809 ns)
	'getelementptr' operation ('x_0_addr', activation_accelerator.cpp:1147) [130]  (0 ns)
	'load' operation ('local_max', activation_accelerator.cpp:1147) on array 'x_0' [131]  (1.24 ns)

 <State 2>: 7.19ns
The critical path consists of the following:
	'load' operation ('local_max', activation_accelerator.cpp:1147) on array 'x_0' [131]  (1.24 ns)
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [198]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [199]  (2.97 ns)

 <State 3>: 5.95ns
The critical path consists of the following:
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [200]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [201]  (2.97 ns)

 <State 4>: 5.95ns
The critical path consists of the following:
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [202]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [203]  (2.97 ns)

 <State 5>: 5.95ns
The critical path consists of the following:
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [204]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [205]  (2.97 ns)

 <State 6>: 5.95ns
The critical path consists of the following:
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [206]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [207]  (2.97 ns)

 <State 7>: 5.95ns
The critical path consists of the following:
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [208]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [209]  (2.97 ns)

 <State 8>: 5.95ns
The critical path consists of the following:
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [210]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [211]  (2.97 ns)

 <State 9>: 5.95ns
The critical path consists of the following:
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [212]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [213]  (2.97 ns)

 <State 10>: 5.95ns
The critical path consists of the following:
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [214]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [215]  (2.97 ns)

 <State 11>: 5.95ns
The critical path consists of the following:
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [216]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [217]  (2.97 ns)

 <State 12>: 5.95ns
The critical path consists of the following:
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [218]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [219]  (2.97 ns)

 <State 13>: 5.95ns
The critical path consists of the following:
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [220]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [221]  (2.97 ns)

 <State 14>: 5.95ns
The critical path consists of the following:
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [222]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [223]  (2.97 ns)

 <State 15>: 5.95ns
The critical path consists of the following:
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [224]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [225]  (2.97 ns)

 <State 16>: 5.95ns
The critical path consists of the following:
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [226]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [227]  (2.97 ns)

 <State 17>: 6.38ns
The critical path consists of the following:
	'call' operation ('local_max', activation_accelerator.cpp:1155) to 'fmaxf' [228]  (2.97 ns)
	'icmp' operation ('icmp_ln1023_2') [248]  (1.05 ns)
	'and' operation ('and_ln18_2', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18) [249]  (0.287 ns)
	'and' operation ('and_ln18_7', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18) [260]  (0 ns)
	'and' operation ('and_ln18_8', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18) [261]  (0.287 ns)
	'select' operation ('res', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18) [262]  (0.449 ns)
	'select' operation ('res', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18) [267]  (0.449 ns)
	'select' operation ('partial_max', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18) [271]  (0.449 ns)
	'store' operation ('store_ln1160', activation_accelerator.cpp:1160) of variable 'partial_max', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18 on local variable 'partial_max' [283]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
