{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v " "Source file: F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1556609336253 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1556609336253 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v " "Source file: F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1556609336688 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1556609336688 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v " "Source file: F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1556609337141 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1556609337141 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556609338485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556609338610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 09:28:58 2019 " "Processing started: Tue Apr 30 09:28:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556609338610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609338610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UnAmiga_MIST_AGA -c UnAmiga_MIST_AGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off UnAmiga_MIST_AGA -c UnAmiga_MIST_AGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609338610 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556609340907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/soc/unamiga_mist_aga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/soc/unamiga_mist_aga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnAmiga_MIST_AGA_top " "Found entity 1: UnAmiga_MIST_AGA_top" {  } { { "../../rtl/soc/UnAmiga_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/soc/UnAmiga_MIST_AGA_top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609376903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609376903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/indicators/indicators.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/indicators/indicators.v" { { "Info" "ISGN_ENTITY_NAME" "1 indicators " "Found entity 1: indicators" {  } { { "../../rtl/indicators/indicators.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/indicators/indicators.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609376919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609376919 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../rtl/mist/amigaclk.v " "Can't analyze file -- file ../../rtl/mist/amigaclk.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1556609376919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/ctrl/qmem_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/ctrl/qmem_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmem_decoder " "Found entity 1: qmem_decoder" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609376934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609376934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/ctrl/qmem_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/ctrl/qmem_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmem_bus " "Found entity 1: qmem_bus" {  } { { "../../rtl/ctrl/qmem_bus.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_bus.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609376934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609376934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/ctrl/qmem_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/ctrl/qmem_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmem_arbiter " "Found entity 1: qmem_arbiter" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_arbiter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609376950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609376950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/ctrl/ctrl_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/ctrl/ctrl_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_top " "Found entity 1: ctrl_top" {  } { { "../../rtl/ctrl/ctrl_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_top.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609376950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609376950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/ctrl/ctrl_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/ctrl/ctrl_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_rst " "Found entity 1: ctrl_rst" {  } { { "../../rtl/ctrl/ctrl_rst.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_rst.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609376966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609376966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/ctrl/qmem_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/ctrl/qmem_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmem_bridge " "Found entity 1: qmem_bridge" {  } { { "../../rtl/ctrl/qmem_bridge.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_bridge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609376966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609376966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_CNT spi_cnt ctrl_regs.v(85) " "Verilog HDL Declaration information at ctrl_regs.v(85): object \"SPI_CNT\" differs only in case from object \"spi_cnt\" in the same scope" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_regs.v" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609376966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/ctrl/ctrl_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/ctrl/ctrl_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_regs " "Found entity 1: ctrl_regs" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_regs.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609376981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609376981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/ctrl/ctrl_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/ctrl/ctrl_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_clk " "Found entity 1: ctrl_clk" {  } { { "../../rtl/ctrl/ctrl_clk.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_clk.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609376981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609376981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/ctrl/ctrl_clk_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/ctrl/ctrl_clk_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_clk_altera " "Found entity 1: ctrl_clk_altera" {  } { { "../../rtl/ctrl/ctrl_clk_altera.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_clk_altera.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/fw/ctrl_boot/bin/ctrl_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/fw/ctrl_boot/bin/ctrl_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_boot " "Found entity 1: ctrl_boot" {  } { { "../../fw/ctrl_boot/bin/ctrl_boot.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/fw/ctrl_boot/bin/ctrl_boot.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/clock/amiga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/clock/amiga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 amiga_clk " "Found entity 1: amiga_clk" {  } { { "../../rtl/clock/amiga_clk.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/clock/amiga_clk.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/clock/amiga_clk_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/clock/amiga_clk_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 amiga_clk_altera " "Found entity 1: amiga_clk_altera" {  } { { "../../rtl/clock/amiga_clk_altera.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/clock/amiga_clk_altera.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/audio/audio_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/audio/audio_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_top " "Found entity 1: audio_top" {  } { { "../../rtl/audio/audio_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/audio/audio_top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/audio/audio_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/audio/audio_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_shifter " "Found entity 1: audio_shifter" {  } { { "../../rtl/audio/audio_shifter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/audio/audio_shifter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377075 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_ctrl.v(498) " "Verilog HDL warning at sdram_ctrl.v(498): extended using \"x\" or \"z\"" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/sdram_ctrl.v" 498 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556609377075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/sdram/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/sdram_ctrl.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/sdram/tpram_be_512x16.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/sdram/tpram_be_512x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 tpram_be_512x16 " "Found entity 1: tpram_be_512x16" {  } { { "../../rtl/sdram/tpram_be_512x16.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/tpram_be_512x16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/sdram/tpram_128x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/sdram/tpram_128x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tpram_128x32 " "Found entity 1: tpram_128x32" {  } { { "../../rtl/sdram/tpram_128x32.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/tpram_128x32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/sdram/cpu_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/sdram/cpu_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cache " "Found entity 1: cpu_cache" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/fifo/sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/fifo/sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "../../rtl/fifo/sync_fifo.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/fifo/sync_fifo.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/cache/twowaycache.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/cache/twowaycache.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwoWayCache " "Found entity 1: TwoWayCache" {  } { { "../../rtl/cache/TwoWayCache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/cache/TwoWayCache.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/cache/cacheblockram.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/cache/cacheblockram.v" { { "Info" "ISGN_ENTITY_NAME" "1 CacheBlockRAM " "Found entity 1: CacheBlockRAM" {  } { { "../../rtl/cache/CacheBlockRAM.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/cache/CacheBlockRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/cache/cache_dataram.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/cache/cache_dataram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cache_DataRAM " "Found entity 1: Cache_DataRAM" {  } { { "../../rtl/cache/Cache_DataRAM.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/cache/Cache_DataRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/rga_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/rga_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 rga_decode " "Found entity 1: rga_decode" {  } { { "../../rtl/minimig/rga_decode.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/rga_decode.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/debug.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug " "Found entity 1: debug" {  } { { "../../rtl/minimig/debug.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/debug.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NTSC ntsc minimig.v(250) " "Verilog HDL Declaration information at minimig.v(250): object \"NTSC\" differs only in case from object \"ntsc\" in the same scope" {  } { { "../../rtl/minimig/minimig.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 250 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/minimig.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/minimig.v" { { "Info" "ISGN_ENTITY_NAME" "1 minimig " "Found entity 1: minimig" {  } { { "../../rtl/minimig/minimig.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/minimig_syscontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/minimig_syscontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 minimig_syscontrol " "Found entity 1: minimig_syscontrol" {  } { { "../../rtl/minimig/minimig_syscontrol.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig_syscontrol.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/minimig_sram_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/minimig_sram_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 minimig_sram_bridge " "Found entity 1: minimig_sram_bridge" {  } { { "../../rtl/minimig/minimig_sram_bridge.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig_sram_bridge.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/minimig_m68k_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/minimig_m68k_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 minimig_m68k_bridge " "Found entity 1: minimig_m68k_bridge" {  } { { "../../rtl/minimig/minimig_m68k_bridge.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig_m68k_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/minimig_bankmapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/minimig_bankmapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 minimig_bankmapper " "Found entity 1: minimig_bankmapper" {  } { { "../../rtl/minimig/minimig_bankmapper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig_bankmapper.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377262 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DMACONR dmaconr agnus.v(100) " "Verilog HDL Declaration information at agnus.v(100): object \"DMACONR\" differs only in case from object \"dmaconr\" in the same scope" {  } { { "../../rtl/minimig/agnus.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus.v" 100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377262 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DMACON dmacon agnus.v(99) " "Verilog HDL Declaration information at agnus.v(99): object \"DMACON\" differs only in case from object \"dmacon\" in the same scope" {  } { { "../../rtl/minimig/agnus.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus.v" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/agnus.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/agnus.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus " "Found entity 1: agnus" {  } { { "../../rtl/minimig/agnus.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/agnus_spritedma.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/agnus_spritedma.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_spritedma " "Found entity 1: agnus_spritedma" {  } { { "../../rtl/minimig/agnus_spritedma.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_spritedma.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/agnus_refresh.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/agnus_refresh.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_refresh " "Found entity 1: agnus_refresh" {  } { { "../../rtl/minimig/agnus_refresh.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_refresh.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/agnus_diskdma.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/agnus_diskdma.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_diskdma " "Found entity 1: agnus_diskdma" {  } { { "../../rtl/minimig/agnus_diskdma.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_diskdma.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET agnus_copper.v(62) " "Verilog HDL Declaration information at agnus_copper.v(62): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "../../rtl/minimig/agnus_copper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_copper.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COP1LCH cop1lch agnus_copper.v(78) " "Verilog HDL Declaration information at agnus_copper.v(78): object \"COP1LCH\" differs only in case from object \"cop1lch\" in the same scope" {  } { { "../../rtl/minimig/agnus_copper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_copper.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COP1LCL cop1lcl agnus_copper.v(79) " "Verilog HDL Declaration information at agnus_copper.v(79): object \"COP1LCL\" differs only in case from object \"cop1lcl\" in the same scope" {  } { { "../../rtl/minimig/agnus_copper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_copper.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COP2LCH cop2lch agnus_copper.v(80) " "Verilog HDL Declaration information at agnus_copper.v(80): object \"COP2LCH\" differs only in case from object \"cop2lch\" in the same scope" {  } { { "../../rtl/minimig/agnus_copper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_copper.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COP2LCL cop2lcl agnus_copper.v(81) " "Verilog HDL Declaration information at agnus_copper.v(81): object \"COP2LCL\" differs only in case from object \"cop2lcl\" in the same scope" {  } { { "../../rtl/minimig/agnus_copper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_copper.v" 81 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COPJMP1 copjmp1 agnus_copper.v(84) " "Verilog HDL Declaration information at agnus_copper.v(84): object \"COPJMP1\" differs only in case from object \"copjmp1\" in the same scope" {  } { { "../../rtl/minimig/agnus_copper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_copper.v" 84 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COPJMP2 copjmp2 agnus_copper.v(85) " "Verilog HDL Declaration information at agnus_copper.v(85): object \"COPJMP2\" differs only in case from object \"copjmp2\" in the same scope" {  } { { "../../rtl/minimig/agnus_copper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_copper.v" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/agnus_copper.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/agnus_copper.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_copper " "Found entity 1: agnus_copper" {  } { { "../../rtl/minimig/agnus_copper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_copper.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTCON0 bltcon0 agnus_blitter.v(101) " "Verilog HDL Declaration information at agnus_blitter.v(101): object \"BLTCON0\" differs only in case from object \"bltcon0\" in the same scope" {  } { { "../../rtl/minimig/agnus_blitter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter.v" 101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTCON1 bltcon1 agnus_blitter.v(103) " "Verilog HDL Declaration information at agnus_blitter.v(103): object \"BLTCON1\" differs only in case from object \"bltcon1\" in the same scope" {  } { { "../../rtl/minimig/agnus_blitter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTAFWM bltafwm agnus_blitter.v(104) " "Verilog HDL Declaration information at agnus_blitter.v(104): object \"BLTAFWM\" differs only in case from object \"bltafwm\" in the same scope" {  } { { "../../rtl/minimig/agnus_blitter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter.v" 104 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTALWM bltalwm agnus_blitter.v(105) " "Verilog HDL Declaration information at agnus_blitter.v(105): object \"BLTALWM\" differs only in case from object \"bltalwm\" in the same scope" {  } { { "../../rtl/minimig/agnus_blitter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter.v" 105 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTADAT bltadat agnus_blitter.v(106) " "Verilog HDL Declaration information at agnus_blitter.v(106): object \"BLTADAT\" differs only in case from object \"bltadat\" in the same scope" {  } { { "../../rtl/minimig/agnus_blitter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter.v" 106 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTBDAT bltbdat agnus_blitter.v(107) " "Verilog HDL Declaration information at agnus_blitter.v(107): object \"BLTBDAT\" differs only in case from object \"bltbdat\" in the same scope" {  } { { "../../rtl/minimig/agnus_blitter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter.v" 107 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTCDAT bltcdat agnus_blitter.v(108) " "Verilog HDL Declaration information at agnus_blitter.v(108): object \"BLTCDAT\" differs only in case from object \"bltcdat\" in the same scope" {  } { { "../../rtl/minimig/agnus_blitter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter.v" 108 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/agnus_blitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/agnus_blitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_blitter " "Found entity 1: agnus_blitter" {  } { { "../../rtl/minimig/agnus_blitter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/agnus_blitter_minterm.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/agnus_blitter_minterm.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_blitter_minterm " "Found entity 1: agnus_blitter_minterm" {  } { { "../../rtl/minimig/agnus_blitter_minterm.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter_minterm.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/agnus_blitter_fill.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/agnus_blitter_fill.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_blitter_fill " "Found entity 1: agnus_blitter_fill" {  } { { "../../rtl/minimig/agnus_blitter_fill.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter_fill.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/agnus_blitter_barrelshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/agnus_blitter_barrelshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_blitter_barrelshifter " "Found entity 1: agnus_blitter_barrelshifter" {  } { { "../../rtl/minimig/agnus_blitter_barrelshifter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter_barrelshifter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/agnus_blitter_adrgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/agnus_blitter_adrgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_blitter_adrgen " "Found entity 1: agnus_blitter_adrgen" {  } { { "../../rtl/minimig/agnus_blitter_adrgen.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter_adrgen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/agnus_bitplanedma.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/agnus_bitplanedma.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_bitplanedma " "Found entity 1: agnus_bitplanedma" {  } { { "../../rtl/minimig/agnus_bitplanedma.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_bitplanedma.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HTOTAL htotal agnus_beamcounter.v(72) " "Verilog HDL Declaration information at agnus_beamcounter.v(72): object \"HTOTAL\" differs only in case from object \"htotal\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HSSTRT hsstrt agnus_beamcounter.v(80) " "Verilog HDL Declaration information at agnus_beamcounter.v(80): object \"HSSTRT\" differs only in case from object \"hsstrt\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HSSTOP hsstop agnus_beamcounter.v(73) " "Verilog HDL Declaration information at agnus_beamcounter.v(73): object \"HSSTOP\" differs only in case from object \"hsstop\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HCENTER hcenter agnus_beamcounter.v(83) " "Verilog HDL Declaration information at agnus_beamcounter.v(83): object \"HCENTER\" differs only in case from object \"hcenter\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HBSTRT hbstrt agnus_beamcounter.v(74) " "Verilog HDL Declaration information at agnus_beamcounter.v(74): object \"HBSTRT\" differs only in case from object \"hbstrt\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HBSTOP hbstop agnus_beamcounter.v(75) " "Verilog HDL Declaration information at agnus_beamcounter.v(75): object \"HBSTOP\" differs only in case from object \"hbstop\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VTOTAL vtotal agnus_beamcounter.v(76) " "Verilog HDL Declaration information at agnus_beamcounter.v(76): object \"VTOTAL\" differs only in case from object \"vtotal\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VSSTRT vsstrt agnus_beamcounter.v(82) " "Verilog HDL Declaration information at agnus_beamcounter.v(82): object \"VSSTRT\" differs only in case from object \"vsstrt\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VSSTOP vsstop agnus_beamcounter.v(77) " "Verilog HDL Declaration information at agnus_beamcounter.v(77): object \"VSSTOP\" differs only in case from object \"vsstop\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VBSTRT vbstrt agnus_beamcounter.v(78) " "Verilog HDL Declaration information at agnus_beamcounter.v(78): object \"VBSTRT\" differs only in case from object \"vbstrt\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VBSTOP vbstop agnus_beamcounter.v(79) " "Verilog HDL Declaration information at agnus_beamcounter.v(79): object \"VBSTOP\" differs only in case from object \"vbstop\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/agnus_beamcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/agnus_beamcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_beamcounter " "Found entity 1: agnus_beamcounter" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/agnus_audiodma.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/agnus_audiodma.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_audiodma " "Found entity 1: agnus_audiodma" {  } { { "../../rtl/minimig/agnus_audiodma.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_audiodma.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/ciaa.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/ciaa.v" { { "Info" "ISGN_ENTITY_NAME" "1 ciaa " "Found entity 1: ciaa" {  } { { "../../rtl/minimig/ciaa.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/ciaa.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/ciaa_ps2keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/ciaa_ps2keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ciaa_ps2keyboard " "Found entity 1: ciaa_ps2keyboard" {  } { { "../../rtl/minimig/ciaa_ps2keyboard.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/ciaa_ps2keyboard.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/ciaa_ps2keyboard_map.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/ciaa_ps2keyboard_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2keyboardmap " "Found entity 1: ps2keyboardmap" {  } { { "../../rtl/minimig/ciaa_ps2keyboard_map.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/ciaa_ps2keyboard_map.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/ciab.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/ciab.v" { { "Info" "ISGN_ENTITY_NAME" "1 ciab " "Found entity 1: ciab" {  } { { "../../rtl/minimig/ciab.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/ciab.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/cia_timerd.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/cia_timerd.v" { { "Info" "ISGN_ENTITY_NAME" "1 cia_timerd " "Found entity 1: cia_timerd" {  } { { "../../rtl/minimig/cia_timerd.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/cia_timerd.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/cia_timerb.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/cia_timerb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cia_timerb " "Found entity 1: cia_timerb" {  } { { "../../rtl/minimig/cia_timerb.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/cia_timerb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/cia_timera.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/cia_timera.v" { { "Info" "ISGN_ENTITY_NAME" "1 cia_timera " "Found entity 1: cia_timera" {  } { { "../../rtl/minimig/cia_timera.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/cia_timera.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/cia_int.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/cia_int.v" { { "Info" "ISGN_ENTITY_NAME" "1 cia_int " "Found entity 1: cia_int" {  } { { "../../rtl/minimig/cia_int.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/cia_int.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/gayle.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/gayle.v" { { "Info" "ISGN_ENTITY_NAME" "1 gayle " "Found entity 1: gayle" {  } { { "../../rtl/minimig/gayle.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/gayle.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/gayle_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/gayle_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 gayle_fifo " "Found entity 1: gayle_fifo" {  } { { "../../rtl/minimig/gayle_fifo.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/gayle_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/gary.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/gary.v" { { "Info" "ISGN_ENTITY_NAME" "1 gary " "Found entity 1: gary" {  } { { "../../rtl/minimig/gary.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/gary.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OSD_R osd_r amber.v(88) " "Verilog HDL Declaration information at amber.v(88): object \"OSD_R\" differs only in case from object \"osd_r\" in the same scope" {  } { { "../../rtl/minimig/amber.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/amber.v" 88 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OSD_G osd_g amber.v(89) " "Verilog HDL Declaration information at amber.v(89): object \"OSD_G\" differs only in case from object \"osd_g\" in the same scope" {  } { { "../../rtl/minimig/amber.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/amber.v" 89 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OSD_B osd_b amber.v(90) " "Verilog HDL Declaration information at amber.v(90): object \"OSD_B\" differs only in case from object \"osd_b\" in the same scope" {  } { { "../../rtl/minimig/amber.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/amber.v" 90 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/amber.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/amber.v" { { "Info" "ISGN_ENTITY_NAME" "1 amber " "Found entity 1: amber" {  } { { "../../rtl/minimig/amber.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/amber.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/userio.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/userio.v" { { "Info" "ISGN_ENTITY_NAME" "1 userio " "Found entity 1: userio" {  } { { "../../rtl/minimig/userio.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/userio_ps2mouse.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/userio_ps2mouse.v" { { "Info" "ISGN_ENTITY_NAME" "1 userio_ps2mouse " "Found entity 1: userio_ps2mouse" {  } { { "../../rtl/minimig/userio_ps2mouse.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio_ps2mouse.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/userio_osd.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/userio_osd.v" { { "Info" "ISGN_ENTITY_NAME" "1 userio_osd " "Found entity 1: userio_osd" {  } { { "../../rtl/minimig/userio_osd.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio_osd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/userio_osd_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/userio_osd_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 userio_osd_spi " "Found entity 1: userio_osd_spi" {  } { { "../../rtl/minimig/userio_osd_spi.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio_osd_spi.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DMACON dmacon paula.v(132) " "Verilog HDL Declaration information at paula.v(132): object \"DMACON\" differs only in case from object \"dmacon\" in the same scope" {  } { { "../../rtl/minimig/paula.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula.v" 132 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADKCON adkcon paula.v(133) " "Verilog HDL Declaration information at paula.v(133): object \"ADKCON\" differs only in case from object \"adkcon\" in the same scope" {  } { { "../../rtl/minimig/paula.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula.v" 133 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADKCONR adkconr paula.v(134) " "Verilog HDL Declaration information at paula.v(134): object \"ADKCONR\" differs only in case from object \"adkconr\" in the same scope" {  } { { "../../rtl/minimig/paula.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula.v" 134 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/paula.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/paula.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula " "Found entity 1: paula" {  } { { "../../rtl/minimig/paula.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX_SHIFT tx_shift paula_uart.v(68) " "Verilog HDL Declaration information at paula_uart.v(68): object \"TX_SHIFT\" differs only in case from object \"tx_shift\" in the same scope" {  } { { "../../rtl/minimig/paula_uart.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_uart.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_SHIFT rx_shift paula_uart.v(146) " "Verilog HDL Declaration information at paula_uart.v(146): object \"RX_SHIFT\" differs only in case from object \"rx_shift\" in the same scope" {  } { { "../../rtl/minimig/paula_uart.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_uart.v" 146 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/paula_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/paula_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula_uart " "Found entity 1: paula_uart" {  } { { "../../rtl/minimig/paula_uart.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_uart.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTENA intena paula_intcontroller.v(29) " "Verilog HDL Declaration information at paula_intcontroller.v(29): object \"INTENA\" differs only in case from object \"intena\" in the same scope" {  } { { "../../rtl/minimig/paula_intcontroller.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_intcontroller.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTENAR intenar paula_intcontroller.v(27) " "Verilog HDL Declaration information at paula_intcontroller.v(27): object \"INTENAR\" differs only in case from object \"intenar\" in the same scope" {  } { { "../../rtl/minimig/paula_intcontroller.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_intcontroller.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTREQ intreq paula_intcontroller.v(30) " "Verilog HDL Declaration information at paula_intcontroller.v(30): object \"INTREQ\" differs only in case from object \"intreq\" in the same scope" {  } { { "../../rtl/minimig/paula_intcontroller.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_intcontroller.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTREQR intreqr paula_intcontroller.v(28) " "Verilog HDL Declaration information at paula_intcontroller.v(28): object \"INTREQR\" differs only in case from object \"intreqr\" in the same scope" {  } { { "../../rtl/minimig/paula_intcontroller.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_intcontroller.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/paula_intcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/paula_intcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula_intcontroller " "Found entity 1: paula_intcontroller" {  } { { "../../rtl/minimig/paula_intcontroller.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_intcontroller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DSKSYNC dsksync paula_floppy.v(128) " "Verilog HDL Declaration information at paula_floppy.v(128): object \"DSKSYNC\" differs only in case from object \"dsksync\" in the same scope" {  } { { "../../rtl/minimig/paula_floppy.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_floppy.v" 128 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DSKLEN dsklen paula_floppy.v(129) " "Verilog HDL Declaration information at paula_floppy.v(129): object \"DSKLEN\" differs only in case from object \"dsklen\" in the same scope" {  } { { "../../rtl/minimig/paula_floppy.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_floppy.v" 129 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DSKBYTR dskbytr paula_floppy.v(125) " "Verilog HDL Declaration information at paula_floppy.v(125): object \"DSKBYTR\" differs only in case from object \"dskbytr\" in the same scope" {  } { { "../../rtl/minimig/paula_floppy.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_floppy.v" 125 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DSKDATR dskdatr paula_floppy.v(127) " "Verilog HDL Declaration information at paula_floppy.v(127): object \"DSKDATR\" differs only in case from object \"dskdatr\" in the same scope" {  } { { "../../rtl/minimig/paula_floppy.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_floppy.v" 127 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/paula_floppy.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/paula_floppy.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula_floppy " "Found entity 1: paula_floppy" {  } { { "../../rtl/minimig/paula_floppy.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_floppy.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/paula_floppy_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/paula_floppy_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula_floppy_fifo " "Found entity 1: paula_floppy_fifo" {  } { { "../../rtl/minimig/paula_floppy_fifo.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_floppy_fifo.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/paula_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/paula_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula_audio " "Found entity 1: paula_audio" {  } { { "../../rtl/minimig/paula_audio.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/paula_audio_volume.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/paula_audio_volume.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula_audio_volume " "Found entity 1: paula_audio_volume" {  } { { "../../rtl/minimig/paula_audio_volume.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_volume.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/paula_audio_sigmadelta.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/paula_audio_sigmadelta.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula_audio_sigmadelta " "Found entity 1: paula_audio_sigmadelta" {  } { { "../../rtl/minimig/paula_audio_sigmadelta.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_sigmadelta.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/paula_audio_mixer.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/paula_audio_mixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula_audio_mixer " "Found entity 1: paula_audio_mixer" {  } { { "../../rtl/minimig/paula_audio_mixer.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_mixer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377716 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUDLEN audlen paula_audio_channel.v(23) " "Verilog HDL Declaration information at paula_audio_channel.v(23): object \"AUDLEN\" differs only in case from object \"audlen\" in the same scope" {  } { { "../../rtl/minimig/paula_audio_channel.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_channel.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377716 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUDPER audper paula_audio_channel.v(24) " "Verilog HDL Declaration information at paula_audio_channel.v(24): object \"AUDPER\" differs only in case from object \"audper\" in the same scope" {  } { { "../../rtl/minimig/paula_audio_channel.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_channel.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377716 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUDVOL audvol paula_audio_channel.v(25) " "Verilog HDL Declaration information at paula_audio_channel.v(25): object \"AUDVOL\" differs only in case from object \"audvol\" in the same scope" {  } { { "../../rtl/minimig/paula_audio_channel.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_channel.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377716 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUDDAT auddat paula_audio_channel.v(26) " "Verilog HDL Declaration information at paula_audio_channel.v(26): object \"AUDDAT\" differs only in case from object \"auddat\" in the same scope" {  } { { "../../rtl/minimig/paula_audio_channel.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_channel.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/paula_audio_channel.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/paula_audio_channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula_audio_channel " "Found entity 1: paula_audio_channel" {  } { { "../../rtl/minimig/paula_audio_channel.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_channel.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/cart.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/cart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cart " "Found entity 1: cart" {  } { { "../../rtl/minimig/cart.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/cart.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPLCON0 bplcon0 denise.v(58) " "Verilog HDL Declaration information at denise.v(58): object \"BPLCON0\" differs only in case from object \"bplcon0\" in the same scope" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPLCON2 bplcon2 denise.v(59) " "Verilog HDL Declaration information at denise.v(59): object \"BPLCON2\" differs only in case from object \"bplcon2\" in the same scope" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPLCON3 bplcon3 denise.v(60) " "Verilog HDL Declaration information at denise.v(60): object \"BPLCON3\" differs only in case from object \"bplcon3\" in the same scope" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPLCON4 bplcon4 denise.v(61) " "Verilog HDL Declaration information at denise.v(61): object \"BPLCON4\" differs only in case from object \"bplcon4\" in the same scope" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/denise.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/denise.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise " "Found entity 1: denise" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377747 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FMODE fmode denise_sprites.v(46) " "Verilog HDL Declaration information at denise_sprites.v(46): object \"FMODE\" differs only in case from object \"fmode\" in the same scope" {  } { { "../../rtl/minimig/denise_sprites.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_sprites.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/denise_sprites.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/denise_sprites.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_sprites " "Found entity 1: denise_sprites" {  } { { "../../rtl/minimig/denise_sprites.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_sprites.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/denise_sprites_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/denise_sprites_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_sprites_shifter " "Found entity 1: denise_sprites_shifter" {  } { { "../../rtl/minimig/denise_sprites_shifter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_sprites_shifter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/denise_spritepriority.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/denise_spritepriority.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_spritepriority " "Found entity 1: denise_spritepriority" {  } { { "../../rtl/minimig/denise_spritepriority.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_spritepriority.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/denise_playfields.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/denise_playfields.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_playfields " "Found entity 1: denise_playfields" {  } { { "../../rtl/minimig/denise_playfields.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_playfields.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/denise_hamgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/denise_hamgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_hamgenerator " "Found entity 1: denise_hamgenerator" {  } { { "../../rtl/minimig/denise_hamgenerator.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_hamgenerator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/denise_colortable.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/denise_colortable.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_colortable " "Found entity 1: denise_colortable" {  } { { "../../rtl/minimig/denise_colortable.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_colortable.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/denise_colortable_ram_mf.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/denise_colortable_ram_mf.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_colortable_ram_mf " "Found entity 1: denise_colortable_ram_mf" {  } { { "../../rtl/minimig/denise_colortable_ram_mf.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_colortable_ram_mf.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLXCON clxcon denise_collision.v(19) " "Verilog HDL Declaration information at denise_collision.v(19): object \"CLXCON\" differs only in case from object \"clxcon\" in the same scope" {  } { { "../../rtl/minimig/denise_collision.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_collision.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLXCON2 clxcon2 denise_collision.v(20) " "Verilog HDL Declaration information at denise_collision.v(20): object \"CLXCON2\" differs only in case from object \"clxcon2\" in the same scope" {  } { { "../../rtl/minimig/denise_collision.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_collision.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLXDAT clxdat denise_collision.v(21) " "Verilog HDL Declaration information at denise_collision.v(21): object \"CLXDAT\" differs only in case from object \"clxdat\" in the same scope" {  } { { "../../rtl/minimig/denise_collision.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_collision.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/denise_collision.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/denise_collision.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_collision " "Found entity 1: denise_collision" {  } { { "../../rtl/minimig/denise_collision.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_collision.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPLCON1 bplcon1 denise_bitplanes.v(45) " "Verilog HDL Declaration information at denise_bitplanes.v(45): object \"BPLCON1\" differs only in case from object \"bplcon1\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_bitplanes.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FMODE fmode denise_bitplanes.v(54) " "Verilog HDL Declaration information at denise_bitplanes.v(54): object \"FMODE\" differs only in case from object \"fmode\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_bitplanes.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL1DAT bpl1dat denise_bitplanes.v(46) " "Verilog HDL Declaration information at denise_bitplanes.v(46): object \"BPL1DAT\" differs only in case from object \"bpl1dat\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_bitplanes.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL2DAT bpl2dat denise_bitplanes.v(47) " "Verilog HDL Declaration information at denise_bitplanes.v(47): object \"BPL2DAT\" differs only in case from object \"bpl2dat\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_bitplanes.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL3DAT bpl3dat denise_bitplanes.v(48) " "Verilog HDL Declaration information at denise_bitplanes.v(48): object \"BPL3DAT\" differs only in case from object \"bpl3dat\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_bitplanes.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL4DAT bpl4dat denise_bitplanes.v(49) " "Verilog HDL Declaration information at denise_bitplanes.v(49): object \"BPL4DAT\" differs only in case from object \"bpl4dat\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_bitplanes.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL5DAT bpl5dat denise_bitplanes.v(50) " "Verilog HDL Declaration information at denise_bitplanes.v(50): object \"BPL5DAT\" differs only in case from object \"bpl5dat\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_bitplanes.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL6DAT bpl6dat denise_bitplanes.v(51) " "Verilog HDL Declaration information at denise_bitplanes.v(51): object \"BPL6DAT\" differs only in case from object \"bpl6dat\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_bitplanes.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL7DAT bpl7dat denise_bitplanes.v(52) " "Verilog HDL Declaration information at denise_bitplanes.v(52): object \"BPL7DAT\" differs only in case from object \"bpl7dat\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_bitplanes.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL8DAT bpl8dat denise_bitplanes.v(53) " "Verilog HDL Declaration information at denise_bitplanes.v(53): object \"BPL8DAT\" differs only in case from object \"bpl8dat\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_bitplanes.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/denise_bitplanes.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/denise_bitplanes.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_bitplanes " "Found entity 1: denise_bitplanes" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_bitplanes.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/denise_bitplane_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/denise_bitplane_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_bitplane_shifter " "Found entity 1: denise_bitplane_shifter" {  } { { "../../rtl/minimig/denise_bitplane_shifter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_bitplane_shifter.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_branch_prediction.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_branch_prediction.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_branch_prediction " "Found entity 1: mor1kx_branch_prediction" {  } { { "../../rtl/mor1kx/mor1kx_branch_prediction.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_branch_prediction.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_bus_if_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_bus_if_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_bus_if_avalon " "Found entity 1: mor1kx_bus_if_avalon" {  } { { "../../rtl/mor1kx/mor1kx_bus_if_avalon.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_bus_if_avalon.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_bus_if_wb32.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_bus_if_wb32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_bus_if_wb32 " "Found entity 1: mor1kx_bus_if_wb32" {  } { { "../../rtl/mor1kx/mor1kx_bus_if_wb32.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_bus_if_wb32.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_cache_lru.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_cache_lru.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cache_lru " "Found entity 1: mor1kx_cache_lru" {  } { { "../../rtl/mor1kx/mor1kx_cache_lru.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cache_lru.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_cfgrs.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_cfgrs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cfgrs " "Found entity 1: mor1kx_cfgrs" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cfgrs.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_cpu_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cpu_cappuccino " "Found entity 1: mor1kx_cpu_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_cpu_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_cpu_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cpu_espresso " "Found entity 1: mor1kx_cpu_espresso" {  } { { "../../rtl/mor1kx/mor1kx_cpu_espresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu_espresso.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_cpu_prontoespresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_cpu_prontoespresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cpu_prontoespresso " "Found entity 1: mor1kx_cpu_prontoespresso" {  } { { "../../rtl/mor1kx/mor1kx_cpu_prontoespresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu_prontoespresso.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cpu " "Found entity 1: mor1kx_cpu" {  } { { "../../rtl/mor1kx/mor1kx_cpu.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_ctrl_cappuccino " "Found entity 1: mor1kx_ctrl_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_ctrl_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_ctrl_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_ctrl_espresso " "Found entity 1: mor1kx_ctrl_espresso" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_espresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_espresso.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_ctrl_prontoespresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_ctrl_prontoespresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_ctrl_prontoespresso " "Found entity 1: mor1kx_ctrl_prontoespresso" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_prontoespresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_prontoespresso.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IDLE idle mor1kx_dcache.v(74) " "Verilog HDL Declaration information at mor1kx_dcache.v(74): object \"IDLE\" differs only in case from object \"idle\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_dcache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_dcache.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609378184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ read mor1kx_dcache.v(75) " "Verilog HDL Declaration information at mor1kx_dcache.v(75): object \"READ\" differs only in case from object \"read\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_dcache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_dcache.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609378184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WRITE write mor1kx_dcache.v(76) " "Verilog HDL Declaration information at mor1kx_dcache.v(76): object \"WRITE\" differs only in case from object \"write\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_dcache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_dcache.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609378184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "REFILL refill mor1kx_dcache.v(77) " "Verilog HDL Declaration information at mor1kx_dcache.v(77): object \"REFILL\" differs only in case from object \"refill\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_dcache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_dcache.v" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609378184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INVALIDATE invalidate mor1kx_dcache.v(78) " "Verilog HDL Declaration information at mor1kx_dcache.v(78): object \"INVALIDATE\" differs only in case from object \"invalidate\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_dcache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_dcache.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609378184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_dcache.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_dcache.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_dcache " "Found entity 1: mor1kx_dcache" {  } { { "../../rtl/mor1kx/mor1kx_dcache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_dcache.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_decode_execute_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_decode_execute_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_decode_execute_cappuccino " "Found entity 1: mor1kx_decode_execute_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_decode_execute_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_decode_execute_cappuccino.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_decode " "Found entity 1: mor1kx_decode" {  } { { "../../rtl/mor1kx/mor1kx_decode.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_decode.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_dmmu.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_dmmu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_dmmu " "Found entity 1: mor1kx_dmmu" {  } { { "../../rtl/mor1kx/mor1kx_dmmu.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_dmmu.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_execute_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_execute_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_execute_alu " "Found entity 1: mor1kx_execute_alu" {  } { { "../../rtl/mor1kx/mor1kx_execute_alu.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_execute_alu.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_execute_ctrl_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_execute_ctrl_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_execute_ctrl_cappuccino " "Found entity 1: mor1kx_execute_ctrl_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_execute_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_execute_ctrl_cappuccino.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378341 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ic_refill IC_REFILL mor1kx_fetch_cappuccino.v(125) " "Verilog HDL Declaration information at mor1kx_fetch_cappuccino.v(125): object \"ic_refill\" differs only in case from object \"IC_REFILL\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 125 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609378356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_fetch_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_fetch_cappuccino " "Found entity 1: mor1kx_fetch_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_fetch_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_fetch_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_fetch_espresso " "Found entity 1: mor1kx_fetch_espresso" {  } { { "../../rtl/mor1kx/mor1kx_fetch_espresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_fetch_espresso.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_fetch_prontoespresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_fetch_prontoespresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_fetch_prontoespresso " "Found entity 1: mor1kx_fetch_prontoespresso" {  } { { "../../rtl/mor1kx/mor1kx_fetch_prontoespresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_fetch_prontoespresso.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_fetch_tcm_prontoespresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_fetch_tcm_prontoespresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_fetch_tcm_prontoespresso " "Found entity 1: mor1kx_fetch_tcm_prontoespresso" {  } { { "../../rtl/mor1kx/mor1kx_fetch_tcm_prontoespresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_fetch_tcm_prontoespresso.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IDLE idle mor1kx_icache.v(58) " "Verilog HDL Declaration information at mor1kx_icache.v(58): object \"IDLE\" differs only in case from object \"idle\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609378466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ read mor1kx_icache.v(59) " "Verilog HDL Declaration information at mor1kx_icache.v(59): object \"READ\" differs only in case from object \"read\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609378466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "REFILL refill mor1kx_icache.v(60) " "Verilog HDL Declaration information at mor1kx_icache.v(60): object \"REFILL\" differs only in case from object \"refill\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609378466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INVALIDATE invalidate mor1kx_icache.v(61) " "Verilog HDL Declaration information at mor1kx_icache.v(61): object \"INVALIDATE\" differs only in case from object \"invalidate\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609378466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_icache.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_icache.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_icache " "Found entity 1: mor1kx_icache" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_immu.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_immu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_immu " "Found entity 1: mor1kx_immu" {  } { { "../../rtl/mor1kx/mor1kx_immu.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_immu.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dc_refill DC_REFILL mor1kx_lsu_cappuccino.v(156) " "Verilog HDL Declaration information at mor1kx_lsu_cappuccino.v(156): object \"dc_refill\" differs only in case from object \"DC_REFILL\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609378512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_lsu_cappuccino " "Found entity 1: mor1kx_lsu_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_lsu_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_lsu_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_lsu_espresso " "Found entity 1: mor1kx_lsu_espresso" {  } { { "../../rtl/mor1kx/mor1kx_lsu_espresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_espresso.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_pic " "Found entity 1: mor1kx_pic" {  } { { "../../rtl/mor1kx/mor1kx_pic.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_pic.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_rf_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_rf_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_rf_cappuccino " "Found entity 1: mor1kx_rf_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_rf_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_rf_cappuccino.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_rf_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_rf_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_rf_espresso " "Found entity 1: mor1kx_rf_espresso" {  } { { "../../rtl/mor1kx/mor1kx_rf_espresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_rf_espresso.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_simple_dpram_sclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_simple_dpram_sclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_simple_dpram_sclk " "Found entity 1: mor1kx_simple_dpram_sclk" {  } { { "../../rtl/mor1kx/mor1kx_simple_dpram_sclk.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_simple_dpram_sclk.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_store_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_store_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_store_buffer " "Found entity 1: mor1kx_store_buffer" {  } { { "../../rtl/mor1kx/mor1kx_store_buffer.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_store_buffer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_ticktimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_ticktimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_ticktimer " "Found entity 1: mor1kx_ticktimer" {  } { { "../../rtl/mor1kx/mor1kx_ticktimer.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ticktimer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_true_dpram_sclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_true_dpram_sclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_true_dpram_sclk " "Found entity 1: mor1kx_true_dpram_sclk" {  } { { "../../rtl/mor1kx/mor1kx_true_dpram_sclk.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_true_dpram_sclk.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx " "Found entity 1: mor1kx" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_wb_mux_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_wb_mux_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_wb_mux_cappuccino " "Found entity 1: mor1kx_wb_mux_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_wb_mux_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_wb_mux_cappuccino.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_wb_mux_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_wb_mux_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_wb_mux_espresso " "Found entity 1: mor1kx_wb_mux_espresso" {  } { { "../../rtl/mor1kx/mor1kx_wb_mux_espresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_wb_mux_espresso.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_wrapper " "Found entity 1: mor1kx_wrapper" {  } { { "../../rtl/mor1kx/mor1kx_wrapper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_wrapper.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/tg68k/tg68kdotc_kernel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/tg68k/tg68kdotc_kernel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68KdotC_Kernel-logic " "Found design unit 1: TG68KdotC_Kernel-logic" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68KdotC_Kernel.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609379934 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68KdotC_Kernel " "Found entity 1: TG68KdotC_Kernel" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68KdotC_Kernel.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609379934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609379934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/tg68k/tg68k_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /unamiga/unamigafinal_src/rtl/tg68k/tg68k_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68K_Pack " "Found design unit 1: TG68K_Pack" {  } { { "../../rtl/tg68k/TG68K_Pack.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K_Pack.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609379966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609379966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/tg68k/tg68k_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/tg68k/tg68k_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68K_ALU-logic " "Found design unit 1: TG68K_ALU-logic" {  } { { "../../rtl/tg68k/TG68K_ALU.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K_ALU.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609379981 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68K_ALU " "Found entity 1: TG68K_ALU" {  } { { "../../rtl/tg68k/TG68K_ALU.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K_ALU.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609379981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609379981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/tg68k/tg68k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/tg68k/tg68k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68K-logic " "Found design unit 1: TG68K-logic" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609379997 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68K " "Found entity 1: TG68K" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609379997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609379997 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UnAmiga_MIST_AGA_top " "Elaborating entity \"UnAmiga_MIST_AGA_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556609381434 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ram_status UnAmiga_MIST_AGA_top.v(97) " "Verilog HDL warning at UnAmiga_MIST_AGA_top.v(97): object ram_status used but never assigned" {  } { { "../../rtl/soc/UnAmiga_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/soc/UnAmiga_MIST_AGA_top.v" 97 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609381450 "|UnAmiga_MIST_AGA_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_status 0 UnAmiga_MIST_AGA_top.v(97) " "Net \"ram_status\" at UnAmiga_MIST_AGA_top.v(97) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/soc/UnAmiga_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/soc/UnAmiga_MIST_AGA_top.v" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556609381450 "|UnAmiga_MIST_AGA_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "indicators indicators:indicadores " "Elaborating entity \"indicators\" for hierarchy \"indicators:indicadores\"" {  } { { "../../rtl/soc/UnAmiga_MIST_AGA_top.v" "indicadores" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/soc/UnAmiga_MIST_AGA_top.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381450 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r0_out indicators.v(40) " "Verilog HDL or VHDL warning at indicators.v(40): object \"r0_out\" assigned a value but never read" {  } { { "../../rtl/indicators/indicators.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/indicators/indicators.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609381450 "|UnAmiga_MIST_AGA_top|indicators:indicadores"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r1_out indicators.v(40) " "Verilog HDL or VHDL warning at indicators.v(40): object \"r1_out\" assigned a value but never read" {  } { { "../../rtl/indicators/indicators.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/indicators/indicators.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609381450 "|UnAmiga_MIST_AGA_top|indicators:indicadores"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_top ctrl_top:ctrl_top " "Elaborating entity \"ctrl_top\" for hierarchy \"ctrl_top:ctrl_top\"" {  } { { "../../rtl/soc/UnAmiga_MIST_AGA_top.v" "ctrl_top" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/soc/UnAmiga_MIST_AGA_top.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_clk ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk " "Elaborating entity \"ctrl_clk\" for hierarchy \"ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\"" {  } { { "../../rtl/ctrl/ctrl_top.v" "ctrl_clk" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_top.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_clk_altera ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i " "Elaborating entity \"ctrl_clk_altera\" for hierarchy \"ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\"" {  } { { "../../rtl/ctrl/ctrl_clk.v" "ctrl_clk_i" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_clk.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\"" {  } { { "../../rtl/ctrl/ctrl_clk_altera.v" "altpll_component" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_clk_altera.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component " "Elaborated megafunction instantiation \"ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\"" {  } { { "../../rtl/ctrl/ctrl_clk_altera.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_clk_altera.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component " "Instantiated megafunction \"ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ctrl_clk_altera " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ctrl_clk_altera\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""}  } { { "../../rtl/ctrl/ctrl_clk_altera.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_clk_altera.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556609381731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ctrl_clk_altera_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ctrl_clk_altera_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_clk_altera_altpll " "Found entity 1: ctrl_clk_altera_altpll" {  } { { "db/ctrl_clk_altera_altpll.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/fpga/UnAmiga/db/ctrl_clk_altera_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609381903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609381903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_clk_altera_altpll ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|ctrl_clk_altera_altpll:auto_generated " "Elaborating entity \"ctrl_clk_altera_altpll\" for hierarchy \"ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|ctrl_clk_altera_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_rst ctrl_top:ctrl_top\|ctrl_rst:ctrl_rst " "Elaborating entity \"ctrl_rst\" for hierarchy \"ctrl_top:ctrl_top\|ctrl_rst:ctrl_rst\"" {  } { { "../../rtl/ctrl/ctrl_top.v" "ctrl_rst" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_top.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmem_bus ctrl_top:ctrl_top\|qmem_bus:ctrl_bus " "Elaborating entity \"qmem_bus\" for hierarchy \"ctrl_top:ctrl_top\|qmem_bus:ctrl_bus\"" {  } { { "../../rtl/ctrl/ctrl_top.v" "ctrl_bus" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_top.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmem_decoder ctrl_top:ctrl_top\|qmem_bus:ctrl_bus\|qmem_decoder:m0_decoder " "Elaborating entity \"qmem_decoder\" for hierarchy \"ctrl_top:ctrl_top\|qmem_bus:ctrl_bus\|qmem_decoder:m0_decoder\"" {  } { { "../../rtl/ctrl/qmem_bus.v" "m0_decoder" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_bus.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 qmem_decoder.v(41) " "Verilog HDL assignment warning at qmem_decoder.v(41): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_decoder.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381950 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "96 32 qmem_decoder.v(63) " "Verilog HDL assignment warning at qmem_decoder.v(63): truncated value with size 96 to match size of target (32)" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_decoder.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381950 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 qmem_decoder.v(64) " "Verilog HDL assignment warning at qmem_decoder.v(64): truncated value with size 3 to match size of target (1)" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_decoder.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381950 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 qmem_decoder.v(65) " "Verilog HDL assignment warning at qmem_decoder.v(65): truncated value with size 3 to match size of target (1)" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_decoder.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381950 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmem_decoder ctrl_top:ctrl_top\|qmem_bus:ctrl_bus\|qmem_decoder:m1_decoder " "Elaborating entity \"qmem_decoder\" for hierarchy \"ctrl_top:ctrl_top\|qmem_bus:ctrl_bus\|qmem_decoder:m1_decoder\"" {  } { { "../../rtl/ctrl/qmem_bus.v" "m1_decoder" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_bus.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 qmem_decoder.v(40) " "Verilog HDL assignment warning at qmem_decoder.v(40): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_decoder.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381950 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 qmem_decoder.v(63) " "Verilog HDL assignment warning at qmem_decoder.v(63): truncated value with size 64 to match size of target (32)" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_decoder.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381950 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 qmem_decoder.v(64) " "Verilog HDL assignment warning at qmem_decoder.v(64): truncated value with size 2 to match size of target (1)" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_decoder.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381950 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 qmem_decoder.v(65) " "Verilog HDL assignment warning at qmem_decoder.v(65): truncated value with size 2 to match size of target (1)" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_decoder.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381950 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmem_arbiter ctrl_top:ctrl_top\|qmem_bus:ctrl_bus\|qmem_arbiter:s0_arbiter " "Elaborating entity \"qmem_arbiter\" for hierarchy \"ctrl_top:ctrl_top\|qmem_bus:ctrl_bus\|qmem_arbiter:s0_arbiter\"" {  } { { "../../rtl/ctrl/qmem_bus.v" "s0_arbiter" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_bus.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 qmem_arbiter.v(56) " "Verilog HDL assignment warning at qmem_arbiter.v(56): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_arbiter.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 qmem_arbiter.v(65) " "Verilog HDL assignment warning at qmem_arbiter.v(65): truncated value with size 2 to match size of target (1)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_arbiter.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 qmem_arbiter.v(66) " "Verilog HDL assignment warning at qmem_arbiter.v(66): truncated value with size 2 to match size of target (1)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_arbiter.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 qmem_arbiter.v(67) " "Verilog HDL assignment warning at qmem_arbiter.v(67): truncated value with size 8 to match size of target (4)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_arbiter.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "44 22 qmem_arbiter.v(68) " "Verilog HDL assignment warning at qmem_arbiter.v(68): truncated value with size 44 to match size of target (22)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_arbiter.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 qmem_arbiter.v(69) " "Verilog HDL assignment warning at qmem_arbiter.v(69): truncated value with size 64 to match size of target (32)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_arbiter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmem_arbiter ctrl_top:ctrl_top\|qmem_bus:ctrl_bus\|qmem_arbiter:s1_arbiter " "Elaborating entity \"qmem_arbiter\" for hierarchy \"ctrl_top:ctrl_top\|qmem_bus:ctrl_bus\|qmem_arbiter:s1_arbiter\"" {  } { { "../../rtl/ctrl/qmem_bus.v" "s1_arbiter" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_bus.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 qmem_arbiter.v(56) " "Verilog HDL assignment warning at qmem_arbiter.v(56): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_arbiter.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 qmem_arbiter.v(65) " "Verilog HDL assignment warning at qmem_arbiter.v(65): truncated value with size 2 to match size of target (1)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_arbiter.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 qmem_arbiter.v(66) " "Verilog HDL assignment warning at qmem_arbiter.v(66): truncated value with size 2 to match size of target (1)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_arbiter.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 qmem_arbiter.v(67) " "Verilog HDL assignment warning at qmem_arbiter.v(67): truncated value with size 8 to match size of target (4)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_arbiter.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "46 23 qmem_arbiter.v(68) " "Verilog HDL assignment warning at qmem_arbiter.v(68): truncated value with size 46 to match size of target (23)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_arbiter.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 qmem_arbiter.v(69) " "Verilog HDL assignment warning at qmem_arbiter.v(69): truncated value with size 64 to match size of target (32)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_arbiter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_wrapper ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu " "Elaborating entity \"mor1kx_wrapper\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\"" {  } { { "../../rtl/ctrl/ctrl_top.v" "ctrl_cpu" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_top.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0 " "Elaborating entity \"mor1kx\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\"" {  } { { "../../rtl/mor1kx/mor1kx_wrapper.v" "mor1kx0" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_wrapper.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381981 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_d_address_o mor1kx.v(137) " "Output port \"avm_d_address_o\" at mor1kx.v(137) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609381981 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_d_byteenable_o mor1kx.v(138) " "Output port \"avm_d_byteenable_o\" at mor1kx.v(138) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609381981 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_d_burstcount_o mor1kx.v(141) " "Output port \"avm_d_burstcount_o\" at mor1kx.v(141) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609381981 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_d_writedata_o mor1kx.v(143) " "Output port \"avm_d_writedata_o\" at mor1kx.v(143) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 143 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609381981 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_i_address_o mor1kx.v(147) " "Output port \"avm_i_address_o\" at mor1kx.v(147) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 147 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609381981 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_i_byteenable_o mor1kx.v(148) " "Output port \"avm_i_byteenable_o\" at mor1kx.v(148) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 148 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609381981 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_i_burstcount_o mor1kx.v(151) " "Output port \"avm_i_burstcount_o\" at mor1kx.v(151) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609381981 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_d_read_o mor1kx.v(139) " "Output port \"avm_d_read_o\" at mor1kx.v(139) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 139 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609381981 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_d_write_o mor1kx.v(142) " "Output port \"avm_d_write_o\" at mor1kx.v(142) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 142 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609381981 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_i_read_o mor1kx.v(149) " "Output port \"avm_i_read_o\" at mor1kx.v(149) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 149 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609381981 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_bus_if_wb32 ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_bus_if_wb32:bus_gen.ibus_bridge " "Elaborating entity \"mor1kx_bus_if_wb32\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_bus_if_wb32:bus_gen.ibus_bridge\"" {  } { { "../../rtl/mor1kx/mor1kx.v" "bus_gen.ibus_bridge" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381997 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "...\|mor1kx_bus_if_wb32: Wishbone bus IF is B3_REGISTERED_FEEDBACK mor1kx_bus_if_wb32.v(57) " "Verilog HDL Display System Task info at mor1kx_bus_if_wb32.v(57): ...\|mor1kx_bus_if_wb32: Wishbone bus IF is B3_REGISTERED_FEEDBACK" {  } { { "../../rtl/mor1kx/mor1kx_bus_if_wb32.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_bus_if_wb32.v" 57 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609381997 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_bus_if_wb32:bus_gen.ibus_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_bus_if_wb32 ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_bus_if_wb32:bus_gen.dbus_bridge " "Elaborating entity \"mor1kx_bus_if_wb32\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_bus_if_wb32:bus_gen.dbus_bridge\"" {  } { { "../../rtl/mor1kx/mor1kx.v" "bus_gen.dbus_bridge" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382012 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "...\|mor1kx_bus_if_wb32: Wishbone bus IF is B3_REGISTERED_FEEDBACK mor1kx_bus_if_wb32.v(57) " "Verilog HDL Display System Task info at mor1kx_bus_if_wb32.v(57): ...\|mor1kx_bus_if_wb32: Wishbone bus IF is B3_REGISTERED_FEEDBACK" {  } { { "../../rtl/mor1kx/mor1kx_bus_if_wb32.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_bus_if_wb32.v" 57 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609382012 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_bus_if_wb32:bus_gen.dbus_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_cpu ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu " "Elaborating entity \"mor1kx_cpu\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\"" {  } { { "../../rtl/mor1kx/mor1kx.v" "mor1kx_cpu" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_cpu_cappuccino ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu " "Elaborating entity \"mor1kx_cpu_cappuccino\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu.v" "cappuccino.mor1kx_cpu" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_fetch_cappuccino ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino " "Elaborating entity \"mor1kx_fetch_cappuccino\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_fetch_cappuccino" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382169 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "immu_phys_addr mor1kx_fetch_cappuccino.v(137) " "Verilog HDL warning at mor1kx_fetch_cappuccino.v(137): object immu_phys_addr used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 137 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382184 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "tlb_reload_addr mor1kx_fetch_cappuccino.v(148) " "Verilog HDL warning at mor1kx_fetch_cappuccino.v(148): object tlb_reload_addr used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 148 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382184 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tlb_reload_data mor1kx_fetch_cappuccino.v(149) " "Verilog HDL or VHDL warning at mor1kx_fetch_cappuccino.v(149): object \"tlb_reload_data\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382184 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "immu_phys_addr 0 mor1kx_fetch_cappuccino.v(137) " "Net \"immu_phys_addr\" at mor1kx_fetch_cappuccino.v(137) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 137 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556609382184 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tlb_reload_addr 0 mor1kx_fetch_cappuccino.v(148) " "Net \"tlb_reload_addr\" at mor1kx_fetch_cappuccino.v(148) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 148 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556609382184 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spr_bus_dat_immu_o mor1kx_fetch_cappuccino.v(48) " "Output port \"spr_bus_dat_immu_o\" at mor1kx_fetch_cappuccino.v(48) has no driver" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609382184 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spr_bus_ack_immu_o mor1kx_fetch_cappuccino.v(49) " "Output port \"spr_bus_ack_immu_o\" at mor1kx_fetch_cappuccino.v(49) has no driver" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609382184 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_icache ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache " "Elaborating entity \"mor1kx_icache\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache\"" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "icache_gen.mor1kx_icache" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382184 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "idle mor1kx_icache.v(99) " "Verilog HDL or VHDL warning at mor1kx_icache.v(99): object \"idle\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382200 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "tag_lru_out mor1kx_icache.v(117) " "Verilog HDL warning at mor1kx_icache.v(117): object tag_lru_out used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 117 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382200 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tag_lru_in mor1kx_icache.v(122) " "Verilog HDL or VHDL warning at mor1kx_icache.v(122): object \"tag_lru_in\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382200 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "lru mor1kx_icache.v(149) " "Verilog HDL warning at mor1kx_icache.v(149): object lru used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 149 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382200 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "access mor1kx_icache.v(156) " "Verilog HDL or VHDL warning at mor1kx_icache.v(156): object \"access\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382200 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "next_lru_history mor1kx_icache.v(161) " "Verilog HDL warning at mor1kx_icache.v(161): object next_lru_history used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 161 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382200 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mor1kx_icache.v(337) " "Verilog HDL Case Statement information at mor1kx_icache.v(337): all case item expressions in this case statement are onehot" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 337 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1556609382200 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spr_bus_dat_o mor1kx_icache.v(53) " "Output port \"spr_bus_dat_o\" at mor1kx_icache.v(53) has no driver" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609382200 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_simple_dpram_sclk ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache\|mor1kx_simple_dpram_sclk:way_memories\[0\].way_data_ram " "Elaborating entity \"mor1kx_simple_dpram_sclk\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache\|mor1kx_simple_dpram_sclk:way_memories\[0\].way_data_ram\"" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "way_memories\[0\].way_data_ram" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_simple_dpram_sclk ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache\|mor1kx_simple_dpram_sclk:tag_ram " "Elaborating entity \"mor1kx_simple_dpram_sclk\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache\|mor1kx_simple_dpram_sclk:tag_ram\"" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "tag_ram" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_decode ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_decode:mor1kx_decode " "Elaborating entity \"mor1kx_decode\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_decode:mor1kx_decode\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_decode" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382278 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mor1kx_decode.v(296) " "Verilog HDL assignment warning at mor1kx_decode.v(296): truncated value with size 32 to match size of target (5)" {  } { { "../../rtl/mor1kx/mor1kx_decode.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_decode.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382294 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode:mor1kx_decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_decode_execute_cappuccino ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino " "Elaborating entity \"mor1kx_decode_execute_cappuccino\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_decode_execute_cappuccino" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_branch_prediction ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_branch_prediction:mor1kx_branch_prediction " "Elaborating entity \"mor1kx_branch_prediction\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_branch_prediction:mor1kx_branch_prediction\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_branch_prediction" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_execute_alu ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_execute_alu:mor1kx_execute_alu " "Elaborating entity \"mor1kx_execute_alu\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_execute_alu:mor1kx_execute_alu\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_execute_alu" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382341 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cmov_result mor1kx_execute_alu.v(176) " "Verilog HDL warning at mor1kx_execute_alu.v(176): object cmov_result used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_execute_alu.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_execute_alu.v" 176 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382387 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_a mor1kx_execute_alu.v(178) " "Verilog HDL or VHDL warning at mor1kx_execute_alu.v(178): object \"decode_a\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_execute_alu.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_execute_alu.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382387 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_b mor1kx_execute_alu.v(179) " "Verilog HDL or VHDL warning at mor1kx_execute_alu.v(179): object \"decode_b\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_execute_alu.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_execute_alu.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382387 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_srl mor1kx_execute_alu.v(621) " "Verilog HDL or VHDL warning at mor1kx_execute_alu.v(621): object \"op_srl\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_execute_alu.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_execute_alu.v" 621 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382387 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mor1kx_execute_alu.v(387) " "Verilog HDL assignment warning at mor1kx_execute_alu.v(387): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/mor1kx/mor1kx_execute_alu.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_execute_alu.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382387 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mor1kx_execute_alu.v(640) " "Verilog HDL assignment warning at mor1kx_execute_alu.v(640): truncated value with size 64 to match size of target (32)" {  } { { "../../rtl/mor1kx/mor1kx_execute_alu.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_execute_alu.v" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382387 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cmov_result 0 mor1kx_execute_alu.v(176) " "Net \"cmov_result\" at mor1kx_execute_alu.v(176) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_execute_alu.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_execute_alu.v" 176 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556609382387 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_lsu_cappuccino ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino " "Elaborating entity \"mor1kx_lsu_cappuccino\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_lsu_cappuccino" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382403 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dc_err mor1kx_lsu_cappuccino.v(144) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(144): object \"dc_err\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dc_ldat mor1kx_lsu_cappuccino.v(146) " "Verilog HDL warning at mor1kx_lsu_cappuccino.v(146): object dc_ldat used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 146 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dc_adr mor1kx_lsu_cappuccino.v(148) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(148): object \"dc_adr\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dc_req mor1kx_lsu_cappuccino.v(150) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(150): object \"dc_req\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dc_we mor1kx_lsu_cappuccino.v(151) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(151): object \"dc_we\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dc_bsel mor1kx_lsu_cappuccino.v(152) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(152): object \"dc_bsel\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dc_refill_allowed mor1kx_lsu_cappuccino.v(155) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(155): object \"dc_refill_allowed\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dc_enabled mor1kx_lsu_cappuccino.v(161) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(161): object \"dc_enabled\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dmmu_phys_addr mor1kx_lsu_cappuccino.v(168) " "Verilog HDL warning at mor1kx_lsu_cappuccino.v(168): object dmmu_phys_addr used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 168 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "except_dtlb_miss_r mor1kx_lsu_cappuccino.v(170) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(170): object \"except_dtlb_miss_r\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "except_dpagefault_r mor1kx_lsu_cappuccino.v(172) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(172): object \"except_dpagefault_r\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dmmu_cache_inhibit mor1kx_lsu_cappuccino.v(173) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(173): object \"dmmu_cache_inhibit\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "tlb_reload_addr mor1kx_lsu_cappuccino.v(177) " "Verilog HDL warning at mor1kx_lsu_cappuccino.v(177): object tlb_reload_addr used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 177 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tlb_reload_data mor1kx_lsu_cappuccino.v(180) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(180): object \"tlb_reload_data\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "store_buffer_atomic mor1kx_lsu_cappuccino.v(193) " "Verilog HDL warning at mor1kx_lsu_cappuccino.v(193): object store_buffer_atomic used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 193 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "atomic_addr mor1kx_lsu_cappuccino.v(202) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(202): object \"atomic_addr\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "swa_success mor1kx_lsu_cappuccino.v(204) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(204): object \"swa_success\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mor1kx_lsu_cappuccino.v(210) " "Verilog HDL assignment warning at mor1kx_lsu_cappuccino.v(210): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dc_ldat 0 mor1kx_lsu_cappuccino.v(146) " "Net \"dc_ldat\" at mor1kx_lsu_cappuccino.v(146) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 146 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dmmu_phys_addr 0 mor1kx_lsu_cappuccino.v(168) " "Net \"dmmu_phys_addr\" at mor1kx_lsu_cappuccino.v(168) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 168 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tlb_reload_addr 0 mor1kx_lsu_cappuccino.v(177) " "Net \"tlb_reload_addr\" at mor1kx_lsu_cappuccino.v(177) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 177 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "store_buffer_atomic 0 mor1kx_lsu_cappuccino.v(193) " "Net \"store_buffer_atomic\" at mor1kx_lsu_cappuccino.v(193) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 193 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spr_bus_dat_dc_o mor1kx_lsu_cappuccino.v(91) " "Output port \"spr_bus_dat_dc_o\" at mor1kx_lsu_cappuccino.v(91) has no driver" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spr_bus_dat_dmmu_o mor1kx_lsu_cappuccino.v(93) " "Output port \"spr_bus_dat_dmmu_o\" at mor1kx_lsu_cappuccino.v(93) has no driver" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spr_bus_ack_dc_o mor1kx_lsu_cappuccino.v(92) " "Output port \"spr_bus_ack_dc_o\" at mor1kx_lsu_cappuccino.v(92) has no driver" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spr_bus_ack_dmmu_o mor1kx_lsu_cappuccino.v(94) " "Output port \"spr_bus_ack_dmmu_o\" at mor1kx_lsu_cappuccino.v(94) has no driver" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 94 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_wb_mux_cappuccino ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino " "Elaborating entity \"mor1kx_wb_mux_cappuccino\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_wb_mux_cappuccino" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 1032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_rf_cappuccino ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino " "Elaborating entity \"mor1kx_rf_cappuccino\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_rf_cappuccino" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_simple_dpram_sclk ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino\|mor1kx_simple_dpram_sclk:rfa " "Elaborating entity \"mor1kx_simple_dpram_sclk\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino\|mor1kx_simple_dpram_sclk:rfa\"" {  } { { "../../rtl/mor1kx/mor1kx_rf_cappuccino.v" "rfa" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_rf_cappuccino.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_execute_ctrl_cappuccino ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino " "Elaborating entity \"mor1kx_execute_ctrl_cappuccino\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_execute_ctrl_cappuccino" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 1289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_ctrl_cappuccino ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino " "Elaborating entity \"mor1kx_ctrl_cappuccino\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_ctrl_cappuccino" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 1474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382622 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_picmr mor1kx_ctrl_cappuccino.v(236) " "Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(236): object \"spr_picmr\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_picsr mor1kx_ctrl_cappuccino.v(237) " "Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(237): object \"spr_picsr\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_ttmr mor1kx_ctrl_cappuccino.v(240) " "Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(240): object \"spr_ttmr\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 240 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_ttcr mor1kx_ctrl_cappuccino.v(241) " "Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(241): object \"spr_ttcr\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_dmr1 mor1kx_ctrl_cappuccino.v(292) " "Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(292): object \"spr_dmr1\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_dmr2 mor1kx_ctrl_cappuccino.v(293) " "Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(293): object \"spr_dmr2\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 293 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_dsr mor1kx_ctrl_cappuccino.v(294) " "Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(294): object \"spr_dsr\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_drr mor1kx_ctrl_cappuccino.v(295) " "Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(295): object \"spr_drr\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pstep mor1kx_ctrl_cappuccino.v(301) " "Verilog HDL warning at mor1kx_ctrl_cappuccino.v(301): object pstep used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 301 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "stepped_into_exception mor1kx_ctrl_cappuccino.v(304) " "Verilog HDL warning at mor1kx_ctrl_cappuccino.v(304): object stepped_into_exception used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 304 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "stepped_into_rfe mor1kx_ctrl_cappuccino.v(305) " "Verilog HDL warning at mor1kx_ctrl_cappuccino.v(305): object stepped_into_rfe used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 305 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "stall_on_trap mor1kx_ctrl_cappuccino.v(308) " "Verilog HDL warning at mor1kx_ctrl_cappuccino.v(308): object stall_on_trap used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 308 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_read mor1kx_ctrl_cappuccino.v(313) " "Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(313): object \"spr_read\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 313 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mor1kx_ctrl_cappuccino.v(355) " "Verilog HDL assignment warning at mor1kx_ctrl_cappuccino.v(355): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "mor1kx_ctrl_cappuccino.v(421) " "Verilog HDL Casex/Casez warning at mor1kx_ctrl_cappuccino.v(421): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 421 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mor1kx_ctrl_cappuccino.v(713) " "Verilog HDL assignment warning at mor1kx_ctrl_cappuccino.v(713): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mor1kx_ctrl_cappuccino.v(718) " "Verilog HDL assignment warning at mor1kx_ctrl_cappuccino.v(718): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mor1kx_ctrl_cappuccino.v(722) " "Verilog HDL assignment warning at mor1kx_ctrl_cappuccino.v(722): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mor1kx_ctrl_cappuccino.v(995) " "Verilog HDL assignment warning at mor1kx_ctrl_cappuccino.v(995): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pstep\[2..0\] 0 mor1kx_ctrl_cappuccino.v(301) " "Net \"pstep\[2..0\]\" at mor1kx_ctrl_cappuccino.v(301) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 301 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "stepped_into_exception 0 mor1kx_ctrl_cappuccino.v(304) " "Net \"stepped_into_exception\" at mor1kx_ctrl_cappuccino.v(304) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 304 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "stepped_into_rfe 0 mor1kx_ctrl_cappuccino.v(305) " "Net \"stepped_into_rfe\" at mor1kx_ctrl_cappuccino.v(305) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 305 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "stall_on_trap 0 mor1kx_ctrl_cappuccino.v(308) " "Net \"stall_on_trap\" at mor1kx_ctrl_cappuccino.v(308) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 308 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_cfgrs ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino\|mor1kx_cfgrs:mor1kx_cfgrs " "Elaborating entity \"mor1kx_cfgrs\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino\|mor1kx_cfgrs:mor1kx_cfgrs\"" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "mor1kx_cfgrs" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382653 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mor1kx_cfgrs.v(98) " "Verilog HDL assignment warning at mor1kx_cfgrs.v(98): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cfgrs.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382653 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mor1kx_cfgrs.v(147) " "Verilog HDL assignment warning at mor1kx_cfgrs.v(147): truncated value with size 32 to match size of target (3)" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cfgrs.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382653 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mor1kx_cfgrs.v(150) " "Verilog HDL assignment warning at mor1kx_cfgrs.v(150): truncated value with size 32 to match size of target (2)" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cfgrs.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382653 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mor1kx_cfgrs.v(167) " "Verilog HDL assignment warning at mor1kx_cfgrs.v(167): truncated value with size 32 to match size of target (3)" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cfgrs.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382653 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mor1kx_cfgrs.v(170) " "Verilog HDL assignment warning at mor1kx_cfgrs.v(170): truncated value with size 32 to match size of target (2)" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cfgrs.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382653 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mor1kx_cfgrs.v(191) " "Verilog HDL assignment warning at mor1kx_cfgrs.v(191): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cfgrs.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382653 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mor1kx_cfgrs.v(195) " "Verilog HDL assignment warning at mor1kx_cfgrs.v(195): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cfgrs.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382653 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mor1kx_cfgrs.v(220) " "Verilog HDL assignment warning at mor1kx_cfgrs.v(220): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cfgrs.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382653 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mor1kx_cfgrs.v(224) " "Verilog HDL assignment warning at mor1kx_cfgrs.v(224): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cfgrs.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382653 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spr_dmmucfgr\[14..12\] mor1kx_cfgrs.v(69) " "Output port \"spr_dmmucfgr\[14..12\]\" at mor1kx_cfgrs.v(69) has no driver" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cfgrs.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609382653 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spr_immucfgr\[14..12\] mor1kx_cfgrs.v(70) " "Output port \"spr_immucfgr\[14..12\]\" at mor1kx_cfgrs.v(70) has no driver" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cfgrs.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609382653 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_boot ctrl_top:ctrl_top\|ctrl_boot:ctrl_rom " "Elaborating entity \"ctrl_boot\" for hierarchy \"ctrl_top:ctrl_top\|ctrl_boot:ctrl_rom\"" {  } { { "../../rtl/ctrl/ctrl_top.v" "ctrl_rom" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_top.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_regs ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs " "Elaborating entity \"ctrl_regs\" for hierarchy \"ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\"" {  } { { "../../rtl/ctrl/ctrl_top.v" "ctrl_regs" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_top.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382747 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sys_stat_en ctrl_regs.v(136) " "Verilog HDL or VHDL warning at ctrl_regs.v(136): object \"sys_stat_en\" assigned a value but never read" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_regs.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382762 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_en ctrl_regs.v(219) " "Verilog HDL or VHDL warning at ctrl_regs.v(219): object \"rx_en\" assigned a value but never read" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_regs.v" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382762 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_stat_en ctrl_regs.v(221) " "Verilog HDL or VHDL warning at ctrl_regs.v(221): object \"uart_stat_en\" assigned a value but never read" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_regs.v" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382762 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ctrl_regs.v(235) " "Verilog HDL assignment warning at ctrl_regs.v(235): truncated value with size 32 to match size of target (5)" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_regs.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382762 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ctrl_regs.v(242) " "Verilog HDL assignment warning at ctrl_regs.v(242): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_regs.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382762 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ctrl_regs.v(252) " "Verilog HDL assignment warning at ctrl_regs.v(252): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_regs.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382762 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmem_bridge qmem_bridge:qmem_bridge " "Elaborating entity \"qmem_bridge\" for hierarchy \"qmem_bridge:qmem_bridge\"" {  } { { "../../rtl/soc/UnAmiga_MIST_AGA_top.v" "qmem_bridge" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/soc/UnAmiga_MIST_AGA_top.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382762 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cs_posedge qmem_bridge.v(46) " "Verilog HDL or VHDL warning at qmem_bridge.v(46): object \"cs_posedge\" assigned a value but never read" {  } { { "../../rtl/ctrl/qmem_bridge.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_bridge.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382778 "|UnAmiga_MIST_AGA_top|qmem_bridge:qmem_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amiga_clk amiga_clk:amiga_clk " "Elaborating entity \"amiga_clk\" for hierarchy \"amiga_clk:amiga_clk\"" {  } { { "../../rtl/soc/UnAmiga_MIST_AGA_top.v" "amiga_clk" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/soc/UnAmiga_MIST_AGA_top.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amiga_clk_altera amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i " "Elaborating entity \"amiga_clk_altera\" for hierarchy \"amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\"" {  } { { "../../rtl/clock/amiga_clk.v" "amiga_clk_i" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/clock/amiga_clk.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\"" {  } { { "../../rtl/clock/amiga_clk_altera.v" "altpll_component" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/clock/amiga_clk_altera.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component " "Elaborated megafunction instantiation \"amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\"" {  } { { "../../rtl/clock/amiga_clk_altera.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/clock/amiga_clk_altera.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component " "Instantiated megafunction \"amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 7 " "Parameter \"clk0_divide_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 16 " "Parameter \"clk0_multiply_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 7 " "Parameter \"clk1_divide_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 7 " "Parameter \"clk2_divide_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 16 " "Parameter \"clk2_multiply_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -3540 " "Parameter \"clk2_phase_shift\" = \"-3540\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=amiga_clk_altera " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=amiga_clk_altera\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""}  } { { "../../rtl/clock/amiga_clk_altera.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/clock/amiga_clk_altera.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556609382872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/amiga_clk_altera_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/amiga_clk_altera_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 amiga_clk_altera_altpll " "Found entity 1: amiga_clk_altera_altpll" {  } { { "db/amiga_clk_altera_altpll.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/fpga/UnAmiga/db/amiga_clk_altera_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609383075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609383075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amiga_clk_altera_altpll amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated " "Elaborating entity \"amiga_clk_altera_altpll\" for hierarchy \"amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609383075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68K TG68K:tg68k " "Elaborating entity \"TG68K\" for hierarchy \"TG68K:tg68k\"" {  } { { "../../rtl/soc/UnAmiga_MIST_AGA_top.v" "tg68k" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/soc/UnAmiga_MIST_AGA_top.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609383091 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vmaena TG68K.vhd(133) " "Verilog HDL or VHDL warning at TG68K.vhd(133): object \"vmaena\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383106 "|UnAmiga_MIST_AGA_top|TG68K:tg68k"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_ena TG68K.vhd(134) " "Verilog HDL or VHDL warning at TG68K.vhd(134): object \"state_ena\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383106 "|UnAmiga_MIST_AGA_top|TG68K:tg68k"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "autoconfig_data3 TG68K.vhd(141) " "Verilog HDL or VHDL warning at TG68K.vhd(141): object \"autoconfig_data3\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383106 "|UnAmiga_MIST_AGA_top|TG68K:tg68k"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NMI_active TG68K.vhd(166) " "Verilog HDL or VHDL warning at TG68K.vhd(166): object \"NMI_active\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383106 "|UnAmiga_MIST_AGA_top|TG68K:tg68k"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fastramcfg TG68K.vhd(355) " "VHDL Process Statement warning at TG68K.vhd(355): signal \"fastramcfg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556609383106 "|UnAmiga_MIST_AGA_top|TG68K:tg68k"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpuaddr TG68K.vhd(356) " "VHDL Process Statement warning at TG68K.vhd(356): signal \"cpuaddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556609383106 "|UnAmiga_MIST_AGA_top|TG68K:tg68k"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fastramcfg TG68K.vhd(359) " "VHDL Process Statement warning at TG68K.vhd(359): signal \"fastramcfg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556609383106 "|UnAmiga_MIST_AGA_top|TG68K:tg68k"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fastramcfg TG68K.vhd(375) " "VHDL Process Statement warning at TG68K.vhd(375): signal \"fastramcfg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556609383106 "|UnAmiga_MIST_AGA_top|TG68K:tg68k"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpuaddr TG68K.vhd(376) " "VHDL Process Statement warning at TG68K.vhd(376): signal \"cpuaddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 376 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556609383106 "|UnAmiga_MIST_AGA_top|TG68K:tg68k"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "eth_en TG68K.vhd(393) " "VHDL Process Statement warning at TG68K.vhd(393): signal \"eth_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 393 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556609383106 "|UnAmiga_MIST_AGA_top|TG68K:tg68k"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpuaddr TG68K.vhd(394) " "VHDL Process Statement warning at TG68K.vhd(394): signal \"cpuaddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556609383106 "|UnAmiga_MIST_AGA_top|TG68K:tg68k"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sel_eth TG68K.vhd(58) " "Output port \"sel_eth\" at TG68K.vhd(58) has no driver" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609383106 "|UnAmiga_MIST_AGA_top|TG68K:tg68k"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68KdotC_Kernel TG68K:tg68k\|TG68KdotC_Kernel:pf68K_Kernel_inst " "Elaborating entity \"TG68KdotC_Kernel\" for hierarchy \"TG68K:tg68k\|TG68KdotC_Kernel:pf68K_Kernel_inst\"" {  } { { "../../rtl/tg68k/TG68K.vhd" "pf68K_Kernel_inst" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609383106 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_write_mode TG68KdotC_Kernel.vhd(228) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(228): object \"illegal_write_mode\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68KdotC_Kernel.vhd" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383216 "|UnAmiga_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_read_mode TG68KdotC_Kernel.vhd(229) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(229): object \"illegal_read_mode\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68KdotC_Kernel.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383216 "|UnAmiga_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_byteaddr TG68KdotC_Kernel.vhd(230) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(230): object \"illegal_byteaddr\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68KdotC_Kernel.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383216 "|UnAmiga_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte TG68KdotC_Kernel.vhd(250) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(250): object \"byte\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68KdotC_Kernel.vhd" 250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383216 "|UnAmiga_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exec_d TG68KdotC_Kernel.vhd(285) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(285): object \"exec_d\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68KdotC_Kernel.vhd" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383216 "|UnAmiga_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_write_tmp TG68KdotC_Kernel.vhd(585) " "VHDL Process Statement warning at TG68KdotC_Kernel.vhd(585): signal \"data_write_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68KdotC_Kernel.vhd" 585 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556609383216 "|UnAmiga_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_data_in TG68KdotC_Kernel.vhd(3081) " "VHDL Process Statement warning at TG68KdotC_Kernel.vhd(3081): signal \"last_data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68KdotC_Kernel.vhd" 3081 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556609383216 "|UnAmiga_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68K_ALU TG68K:tg68k\|TG68KdotC_Kernel:pf68K_Kernel_inst\|TG68K_ALU:ALU " "Elaborating entity \"TG68K_ALU\" for hierarchy \"TG68K:tg68k\|TG68KdotC_Kernel:pf68K_Kernel_inst\|TG68K_ALU:ALU\"" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "ALU" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68KdotC_Kernel.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609383216 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exe_opcode TG68K_ALU.vhd(330) " "VHDL Process Statement warning at TG68K_ALU.vhd(330): signal \"exe_opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../rtl/tg68k/TG68K_ALU.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K_ALU.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556609383294 "|UnAmiga_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bf_loff_dir TG68K_ALU.vhd(496) " "VHDL Process Statement warning at TG68K_ALU.vhd(496): signal \"bf_loff_dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../rtl/tg68k/TG68K_ALU.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K_ALU.vhd" 496 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556609383294 "|UnAmiga_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_ctrl:sdram " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_ctrl:sdram\"" {  } { { "../../rtl/soc/UnAmiga_MIST_AGA_top.v" "sdram" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/soc/UnAmiga_MIST_AGA_top.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609383309 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuAddr_reg sdram_ctrl.v(261) " "Verilog HDL or VHDL warning at sdram_ctrl.v(261): object \"cpuAddr_reg\" assigned a value but never read" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/sdram_ctrl.v" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpustate_reg sdram_ctrl.v(262) " "Verilog HDL or VHDL warning at sdram_ctrl.v(262): object \"cpustate_reg\" assigned a value but never read" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/sdram_ctrl.v" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuL_reg sdram_ctrl.v(263) " "Verilog HDL or VHDL warning at sdram_ctrl.v(263): object \"cpuL_reg\" assigned a value but never read" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/sdram_ctrl.v" 263 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuU_reg sdram_ctrl.v(264) " "Verilog HDL or VHDL warning at sdram_ctrl.v(264): object \"cpuU_reg\" assigned a value but never read" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/sdram_ctrl.v" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_dma_reg sdram_ctrl.v(265) " "Verilog HDL or VHDL warning at sdram_ctrl.v(265): object \"cpu_dma_reg\" assigned a value but never read" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/sdram_ctrl.v" 265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuWR_reg sdram_ctrl.v(266) " "Verilog HDL or VHDL warning at sdram_ctrl.v(266): object \"cpuWR_reg\" assigned a value but never read" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/sdram_ctrl.v" 266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdram_ctrl.v(249) " "Verilog HDL assignment warning at sdram_ctrl.v(249): truncated value with size 32 to match size of target (2)" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/sdram_ctrl.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cache sdram_ctrl:sdram\|cpu_cache:cpu_cache " "Elaborating entity \"cpu_cache\" for hierarchy \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\"" {  } { { "../../rtl/sdram/sdram_ctrl.v" "cpu_cache" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/sdram_ctrl.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_state_r cpu_cache.v(66) " "Verilog HDL or VHDL warning at cpu_cache.v(66): object \"cpu_state_r\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_adr_r cpu_cache.v(67) " "Verilog HDL or VHDL warning at cpu_cache.v(67): object \"cpu_adr_r\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_bs_r cpu_cache.v(68) " "Verilog HDL or VHDL warning at cpu_cache.v(68): object \"cpu_bs_r\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_dat_w_r cpu_cache.v(69) " "Verilog HDL or VHDL warning at cpu_cache.v(69): object \"cpu_dat_w_r\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdr_dat_r_r cpu_cache.v(70) " "Verilog HDL or VHDL warning at cpu_cache.v(70): object \"sdr_dat_r_r\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_rw cpu_cache.v(73) " "Verilog HDL or VHDL warning at cpu_cache.v(73): object \"cpu_rw\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tag_dat_r_reg cpu_cache.v(95) " "Verilog HDL or VHDL warning at cpu_cache.v(95): object \"tag_dat_r_reg\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tag_hit cpu_cache.v(99) " "Verilog HDL or VHDL warning at cpu_cache.v(99): object \"tag_hit\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_dat_r_0_reg cpu_cache.v(109) " "Verilog HDL or VHDL warning at cpu_cache.v(109): object \"mem_dat_r_0_reg\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_dat_r_1_reg cpu_cache.v(110) " "Verilog HDL or VHDL warning at cpu_cache.v(110): object \"mem_dat_r_1_reg\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_wb cpu_cache.v(164) " "Verilog HDL or VHDL warning at cpu_cache.v(164): object \"cpu_wb\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack cpu_cache.v(181) " "Verilog HDL or VHDL warning at cpu_cache.v(181): object \"ack\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdr_dat_w cpu_cache.v(29) " "Output port \"sdr_dat_w\" at cpu_cache.v(29) has no driver" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdr_cpu_act cpu_cache.v(31) " "Output port \"sdr_cpu_act\" at cpu_cache.v(31) has no driver" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tpram_128x32 sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram " "Elaborating entity \"tpram_128x32\" for hierarchy \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\"" {  } { { "../../rtl/sdram/cpu_cache.v" "tag_ram" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\|altsyncram:altsyncram_component\"" {  } { { "../../rtl/sdram/tpram_128x32.v" "altsyncram_component" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/tpram_128x32.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609383653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\|altsyncram:altsyncram_component\"" {  } { { "../../rtl/sdram/tpram_128x32.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/tpram_128x32.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609383653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""}  } { { "../../rtl/sdram/tpram_128x32.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/tpram_128x32.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556609383653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c4p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c4p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c4p1 " "Found entity 1: altsyncram_c4p1" {  } { { "db/altsyncram_c4p1.tdf" "" { Text "F:/UnAmiga/UnAmigaFinal_src/fpga/UnAmiga/db/altsyncram_c4p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609383934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609383934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c4p1 sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\|altsyncram:altsyncram_component\|altsyncram_c4p1:auto_generated " "Elaborating entity \"altsyncram_c4p1\" for hierarchy \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\|altsyncram:altsyncram_component\|altsyncram_c4p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609383934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tpram_be_512x16 sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0 " "Elaborating entity \"tpram_be_512x16\" for hierarchy \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0\"" {  } { { "../../rtl/sdram/cpu_cache.v" "mem_ram_0" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609383966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0\|altsyncram:altsyncram_component\"" {  } { { "../../rtl/sdram/tpram_be_512x16.v" "altsyncram_component" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/tpram_be_512x16.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609383997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0\|altsyncram:altsyncram_component\"" {  } { { "../../rtl/sdram/tpram_be_512x16.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/tpram_be_512x16.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609383997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""}  } { { "../../rtl/sdram/tpram_be_512x16.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/tpram_be_512x16.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556609383997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q5r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q5r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q5r1 " "Found entity 1: altsyncram_q5r1" {  } { { "db/altsyncram_q5r1.tdf" "" { Text "F:/UnAmiga/UnAmigaFinal_src/fpga/UnAmiga/db/altsyncram_q5r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609384200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609384200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q5r1 sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0\|altsyncram:altsyncram_component\|altsyncram_q5r1:auto_generated " "Elaborating entity \"altsyncram_q5r1\" for hierarchy \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0\|altsyncram:altsyncram_component\|altsyncram_q5r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimig minimig:minimig " "Elaborating entity \"minimig\" for hierarchy \"minimig:minimig\"" {  } { { "../../rtl/soc/UnAmiga_MIST_AGA_top.v" "minimig" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/soc/UnAmiga_MIST_AGA_top.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384294 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 minimig.v(434) " "Verilog HDL assignment warning at minimig.v(434): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/minimig/minimig.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384294 "|UnAmiga_MIST_AGA_top|minimig:minimig"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 minimig.v(459) " "Verilog HDL assignment warning at minimig.v(459): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/minimig/minimig.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384294 "|UnAmiga_MIST_AGA_top|minimig:minimig"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agnus minimig:minimig\|agnus:AGNUS1 " "Elaborating entity \"agnus\" for hierarchy \"minimig:minimig\|agnus:AGNUS1\"" {  } { { "../../rtl/minimig/minimig.v" "AGNUS1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agnus_refresh minimig:minimig\|agnus:AGNUS1\|agnus_refresh:ref1 " "Elaborating entity \"agnus_refresh\" for hierarchy \"minimig:minimig\|agnus:AGNUS1\|agnus_refresh:ref1\"" {  } { { "../../rtl/minimig/agnus.v" "ref1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agnus_diskdma minimig:minimig\|agnus:AGNUS1\|agnus_diskdma:dsk1 " "Elaborating entity \"agnus_diskdma\" for hierarchy \"minimig:minimig\|agnus:AGNUS1\|agnus_diskdma:dsk1\"" {  } { { "../../rtl/minimig/agnus.v" "dsk1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agnus_audiodma minimig:minimig\|agnus:AGNUS1\|agnus_audiodma:aud1 " "Elaborating entity \"agnus_audiodma\" for hierarchy \"minimig:minimig\|agnus:AGNUS1\|agnus_audiodma:aud1\"" {  } { { "../../rtl/minimig/agnus.v" "aud1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agnus_bitplanedma minimig:minimig\|agnus:AGNUS1\|agnus_bitplanedma:bpd1 " "Elaborating entity \"agnus_bitplanedma\" for hierarchy \"minimig:minimig\|agnus:AGNUS1\|agnus_bitplanedma:bpd1\"" {  } { { "../../rtl/minimig/agnus.v" "bpd1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agnus_spritedma minimig:minimig\|agnus:AGNUS1\|agnus_spritedma:spr1 " "Elaborating entity \"agnus_spritedma\" for hierarchy \"minimig:minimig\|agnus:AGNUS1\|agnus_spritedma:spr1\"" {  } { { "../../rtl/minimig/agnus.v" "spr1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agnus_copper minimig:minimig\|agnus:AGNUS1\|agnus_copper:cp1 " "Elaborating entity \"agnus_copper\" for hierarchy \"minimig:minimig\|agnus:AGNUS1\|agnus_copper:cp1\"" {  } { { "../../rtl/minimig/agnus.v" "cp1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agnus_blitter minimig:minimig\|agnus:AGNUS1\|agnus_blitter:bl1 " "Elaborating entity \"agnus_blitter\" for hierarchy \"minimig:minimig\|agnus:AGNUS1\|agnus_blitter:bl1\"" {  } { { "../../rtl/minimig/agnus.v" "bl1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agnus_blitter_barrelshifter minimig:minimig\|agnus:AGNUS1\|agnus_blitter:bl1\|agnus_blitter_barrelshifter:barrel_shifter_A " "Elaborating entity \"agnus_blitter_barrelshifter\" for hierarchy \"minimig:minimig\|agnus:AGNUS1\|agnus_blitter:bl1\|agnus_blitter_barrelshifter:barrel_shifter_A\"" {  } { { "../../rtl/minimig/agnus_blitter.v" "barrel_shifter_A" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agnus_blitter_minterm minimig:minimig\|agnus:AGNUS1\|agnus_blitter:bl1\|agnus_blitter_minterm:bltmt1 " "Elaborating entity \"agnus_blitter_minterm\" for hierarchy \"minimig:minimig\|agnus:AGNUS1\|agnus_blitter:bl1\|agnus_blitter_minterm:bltmt1\"" {  } { { "../../rtl/minimig/agnus_blitter.v" "bltmt1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agnus_blitter_fill minimig:minimig\|agnus:AGNUS1\|agnus_blitter:bl1\|agnus_blitter_fill:bltfl1 " "Elaborating entity \"agnus_blitter_fill\" for hierarchy \"minimig:minimig\|agnus:AGNUS1\|agnus_blitter:bl1\|agnus_blitter_fill:bltfl1\"" {  } { { "../../rtl/minimig/agnus_blitter.v" "bltfl1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agnus_blitter_adrgen minimig:minimig\|agnus:AGNUS1\|agnus_blitter:bl1\|agnus_blitter_adrgen:address_generator_1 " "Elaborating entity \"agnus_blitter_adrgen\" for hierarchy \"minimig:minimig\|agnus:AGNUS1\|agnus_blitter:bl1\|agnus_blitter_adrgen:address_generator_1\"" {  } { { "../../rtl/minimig/agnus_blitter.v" "address_generator_1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agnus_beamcounter minimig:minimig\|agnus:AGNUS1\|agnus_beamcounter:bc1 " "Elaborating entity \"agnus_beamcounter\" for hierarchy \"minimig:minimig\|agnus:AGNUS1\|agnus_beamcounter:bc1\"" {  } { { "../../rtl/minimig/agnus.v" "bc1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lpendis agnus_beamcounter.v(141) " "Verilog HDL or VHDL warning at agnus_beamcounter.v(141): object \"lpendis\" assigned a value but never read" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cscben agnus_beamcounter.v(144) " "Verilog HDL or VHDL warning at agnus_beamcounter.v(144): object \"cscben\" assigned a value but never read" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "displaydual agnus_beamcounter.v(148) " "Verilog HDL or VHDL warning at agnus_beamcounter.v(148): object \"displaydual\" assigned a value but never read" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "displaypal agnus_beamcounter.v(149) " "Verilog HDL or VHDL warning at agnus_beamcounter.v(149): object \"displaypal\" assigned a value but never read" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "varcsyen agnus_beamcounter.v(150) " "Verilog HDL or VHDL warning at agnus_beamcounter.v(150): object \"varcsyen\" assigned a value but never read" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blanken agnus_beamcounter.v(151) " "Verilog HDL or VHDL warning at agnus_beamcounter.v(151): object \"blanken\" assigned a value but never read" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csynctrue agnus_beamcounter.v(152) " "Verilog HDL or VHDL warning at agnus_beamcounter.v(152): object \"csynctrue\" assigned a value but never read" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vsynctrue agnus_beamcounter.v(153) " "Verilog HDL or VHDL warning at agnus_beamcounter.v(153): object \"vsynctrue\" assigned a value but never read" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hsynctrue agnus_beamcounter.v(154) " "Verilog HDL or VHDL warning at agnus_beamcounter.v(154): object \"hsynctrue\" assigned a value but never read" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vbl_reg agnus_beamcounter.v(416) " "Verilog HDL or VHDL warning at agnus_beamcounter.v(416): object \"vbl_reg\" assigned a value but never read" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 416 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 agnus_beamcounter.v(202) " "Verilog HDL assignment warning at agnus_beamcounter.v(202): truncated value with size 32 to match size of target (9)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 agnus_beamcounter.v(203) " "Verilog HDL assignment warning at agnus_beamcounter.v(203): truncated value with size 32 to match size of target (9)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 agnus_beamcounter.v(204) " "Verilog HDL assignment warning at agnus_beamcounter.v(204): truncated value with size 32 to match size of target (9)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 agnus_beamcounter.v(205) " "Verilog HDL assignment warning at agnus_beamcounter.v(205): truncated value with size 32 to match size of target (9)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 agnus_beamcounter.v(206) " "Verilog HDL assignment warning at agnus_beamcounter.v(206): truncated value with size 32 to match size of target (9)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 agnus_beamcounter.v(208) " "Verilog HDL assignment warning at agnus_beamcounter.v(208): truncated value with size 32 to match size of target (11)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 agnus_beamcounter.v(209) " "Verilog HDL assignment warning at agnus_beamcounter.v(209): truncated value with size 32 to match size of target (11)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 agnus_beamcounter.v(210) " "Verilog HDL assignment warning at agnus_beamcounter.v(210): truncated value with size 32 to match size of target (11)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 agnus_beamcounter.v(244) " "Verilog HDL assignment warning at agnus_beamcounter.v(244): truncated value with size 32 to match size of target (9)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 agnus_beamcounter.v(245) " "Verilog HDL assignment warning at agnus_beamcounter.v(245): truncated value with size 32 to match size of target (9)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 agnus_beamcounter.v(246) " "Verilog HDL assignment warning at agnus_beamcounter.v(246): truncated value with size 32 to match size of target (9)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 agnus_beamcounter.v(247) " "Verilog HDL assignment warning at agnus_beamcounter.v(247): truncated value with size 32 to match size of target (9)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 agnus_beamcounter.v(248) " "Verilog HDL assignment warning at agnus_beamcounter.v(248): truncated value with size 32 to match size of target (9)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 agnus_beamcounter.v(250) " "Verilog HDL assignment warning at agnus_beamcounter.v(250): truncated value with size 32 to match size of target (11)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 agnus_beamcounter.v(251) " "Verilog HDL assignment warning at agnus_beamcounter.v(251): truncated value with size 32 to match size of target (11)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 agnus_beamcounter.v(252) " "Verilog HDL assignment warning at agnus_beamcounter.v(252): truncated value with size 32 to match size of target (11)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paula minimig:minimig\|paula:PAULA1 " "Elaborating entity \"paula\" for hierarchy \"minimig:minimig\|paula:PAULA1\"" {  } { { "../../rtl/minimig/minimig.v" "PAULA1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paula_uart minimig:minimig\|paula:PAULA1\|paula_uart:pu1 " "Elaborating entity \"paula_uart\" for hierarchy \"minimig:minimig\|paula:PAULA1\|paula_uart:pu1\"" {  } { { "../../rtl/minimig/paula.v" "pu1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paula_intcontroller minimig:minimig\|paula:PAULA1\|paula_intcontroller:pi1 " "Elaborating entity \"paula_intcontroller\" for hierarchy \"minimig:minimig\|paula:PAULA1\|paula_intcontroller:pi1\"" {  } { { "../../rtl/minimig/paula.v" "pi1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paula_floppy minimig:minimig\|paula:PAULA1\|paula_floppy:pf1 " "Elaborating entity \"paula_floppy\" for hierarchy \"minimig:minimig\|paula:PAULA1\|paula_floppy:pf1\"" {  } { { "../../rtl/minimig/paula.v" "pf1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paula_floppy_fifo minimig:minimig\|paula:PAULA1\|paula_floppy:pf1\|paula_floppy_fifo:db1 " "Elaborating entity \"paula_floppy_fifo\" for hierarchy \"minimig:minimig\|paula:PAULA1\|paula_floppy:pf1\|paula_floppy_fifo:db1\"" {  } { { "../../rtl/minimig/paula_floppy.v" "db1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_floppy.v" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paula_audio minimig:minimig\|paula:PAULA1\|paula_audio:ad1 " "Elaborating entity \"paula_audio\" for hierarchy \"minimig:minimig\|paula:PAULA1\|paula_audio:ad1\"" {  } { { "../../rtl/minimig/paula.v" "ad1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paula_audio_channel minimig:minimig\|paula:PAULA1\|paula_audio:ad1\|paula_audio_channel:ach0 " "Elaborating entity \"paula_audio_channel\" for hierarchy \"minimig:minimig\|paula:PAULA1\|paula_audio:ad1\|paula_audio_channel:ach0\"" {  } { { "../../rtl/minimig/paula_audio.v" "ach0" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384841 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "volcntrld paula_audio_channel.v(39) " "Verilog HDL or VHDL warning at paula_audio_channel.v(39): object \"volcntrld\" assigned a value but never read" {  } { { "../../rtl/minimig/paula_audio_channel.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_channel.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609384841 "|UnAmiga_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 paula_audio_channel.v(151) " "Verilog HDL assignment warning at paula_audio_channel.v(151): truncated value with size 32 to match size of target (16)" {  } { { "../../rtl/minimig/paula_audio_channel.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_channel.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384841 "|UnAmiga_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paula_audio_mixer minimig:minimig\|paula:PAULA1\|paula_audio:ad1\|paula_audio_mixer:mix " "Elaborating entity \"paula_audio_mixer\" for hierarchy \"minimig:minimig\|paula:PAULA1\|paula_audio:ad1\|paula_audio_mixer:mix\"" {  } { { "../../rtl/minimig/paula_audio.v" "mix" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paula_audio_volume minimig:minimig\|paula:PAULA1\|paula_audio:ad1\|paula_audio_mixer:mix\|paula_audio_volume:sv0 " "Elaborating entity \"paula_audio_volume\" for hierarchy \"minimig:minimig\|paula:PAULA1\|paula_audio:ad1\|paula_audio_mixer:mix\|paula_audio_volume:sv0\"" {  } { { "../../rtl/minimig/paula_audio_mixer.v" "sv0" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_mixer.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paula_audio_sigmadelta minimig:minimig\|paula:PAULA1\|paula_audio:ad1\|paula_audio_sigmadelta:dac " "Elaborating entity \"paula_audio_sigmadelta\" for hierarchy \"minimig:minimig\|paula:PAULA1\|paula_audio:ad1\|paula_audio_sigmadelta:dac\"" {  } { { "../../rtl/minimig/paula_audio.v" "dac" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 paula_audio_sigmadelta.v(63) " "Verilog HDL assignment warning at paula_audio_sigmadelta.v(63): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/minimig/paula_audio_sigmadelta.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_sigmadelta.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384966 "|UnAmiga_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 paula_audio_sigmadelta.v(81) " "Verilog HDL assignment warning at paula_audio_sigmadelta.v(81): truncated value with size 20 to match size of target (19)" {  } { { "../../rtl/minimig/paula_audio_sigmadelta.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_sigmadelta.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384966 "|UnAmiga_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 paula_audio_sigmadelta.v(82) " "Verilog HDL assignment warning at paula_audio_sigmadelta.v(82): truncated value with size 20 to match size of target (19)" {  } { { "../../rtl/minimig/paula_audio_sigmadelta.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_sigmadelta.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384966 "|UnAmiga_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 paula_audio_sigmadelta.v(84) " "Verilog HDL assignment warning at paula_audio_sigmadelta.v(84): truncated value with size 20 to match size of target (19)" {  } { { "../../rtl/minimig/paula_audio_sigmadelta.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_sigmadelta.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384966 "|UnAmiga_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 paula_audio_sigmadelta.v(85) " "Verilog HDL assignment warning at paula_audio_sigmadelta.v(85): truncated value with size 20 to match size of target (19)" {  } { { "../../rtl/minimig/paula_audio_sigmadelta.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_sigmadelta.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384966 "|UnAmiga_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 paula_audio_sigmadelta.v(134) " "Verilog HDL assignment warning at paula_audio_sigmadelta.v(134): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/minimig/paula_audio_sigmadelta.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_sigmadelta.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384966 "|UnAmiga_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 paula_audio_sigmadelta.v(135) " "Verilog HDL assignment warning at paula_audio_sigmadelta.v(135): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/minimig/paula_audio_sigmadelta.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_sigmadelta.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384966 "|UnAmiga_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "userio minimig:minimig\|userio:USERIO1 " "Elaborating entity \"userio\" for hierarchy \"minimig:minimig\|userio:USERIO1\"" {  } { { "../../rtl/minimig/minimig.v" "USERIO1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 userio.v(324) " "Verilog HDL assignment warning at userio.v(324): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/minimig/userio.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609385044 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 userio.v(326) " "Verilog HDL assignment warning at userio.v(326): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/minimig/userio.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609385044 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 userio.v(337) " "Verilog HDL assignment warning at userio.v(337): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/minimig/userio.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609385044 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 userio.v(339) " "Verilog HDL assignment warning at userio.v(339): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/minimig/userio.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609385044 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 userio.v(351) " "Verilog HDL assignment warning at userio.v(351): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/minimig/userio.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609385044 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 userio.v(353) " "Verilog HDL assignment warning at userio.v(353): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/minimig/userio.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609385044 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 userio.v(364) " "Verilog HDL assignment warning at userio.v(364): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/minimig/userio.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609385044 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 userio.v(366) " "Verilog HDL assignment warning at userio.v(366): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/minimig/userio.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609385044 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "userio_ps2mouse minimig:minimig\|userio:USERIO1\|userio_ps2mouse:pm1 " "Elaborating entity \"userio_ps2mouse\" for hierarchy \"minimig:minimig\|userio:USERIO1\|userio_ps2mouse:pm1\"" {  } { { "../../rtl/minimig/userio.v" "pm1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "userio_osd minimig:minimig\|userio:USERIO1\|userio_osd:osd1 " "Elaborating entity \"userio_osd\" for hierarchy \"minimig:minimig\|userio:USERIO1\|userio_osd:osd1\"" {  } { { "../../rtl/minimig/userio.v" "osd1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385059 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hframe_varbeam userio_osd.v(129) " "Verilog HDL or VHDL warning at userio_osd.v(129): object \"hframe_varbeam\" assigned a value but never read" {  } { { "../../rtl/minimig/userio_osd.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio_osd.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385059 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_invalidate userio_osd.v(207) " "Verilog HDL or VHDL warning at userio_osd.v(207): object \"spi_invalidate\" assigned a value but never read" {  } { { "../../rtl/minimig/userio_osd.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio_osd.v" 207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385059 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_clock_ctrl_sel userio_osd.v(313) " "Verilog HDL or VHDL warning at userio_osd.v(313): object \"spi_clock_ctrl_sel\" assigned a value but never read" {  } { { "../../rtl/minimig/userio_osd.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio_osd.v" 313 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385059 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_toggle_d userio_osd.v(470) " "Verilog HDL or VHDL warning at userio_osd.v(470): object \"mem_toggle_d\" assigned a value but never read" {  } { { "../../rtl/minimig/userio_osd.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio_osd.v" 470 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385059 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cd32pad userio_osd.v(34) " "Output port \"cd32pad\" at userio_osd.v(34) has no driver" {  } { { "../../rtl/minimig/userio_osd.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio_osd.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609385059 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "userio_osd_spi minimig:minimig\|userio:USERIO1\|userio_osd:osd1\|userio_osd_spi:spi0 " "Elaborating entity \"userio_osd_spi\" for hierarchy \"minimig:minimig\|userio:USERIO1\|userio_osd:osd1\|userio_osd_spi:spi0\"" {  } { { "../../rtl/minimig/userio_osd.v" "spi0" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio_osd.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo minimig:minimig\|userio:USERIO1\|userio_osd:osd1\|sync_fifo:wr_fifo " "Elaborating entity \"sync_fifo\" for hierarchy \"minimig:minimig\|userio:USERIO1\|userio_osd:osd1\|sync_fifo:wr_fifo\"" {  } { { "../../rtl/minimig/userio_osd.v" "wr_fifo" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio_osd.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385075 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sync_fifo.v(99) " "Verilog HDL assignment warning at sync_fifo.v(99): truncated value with size 32 to match size of target (3)" {  } { { "../../rtl/fifo/sync_fifo.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/fifo/sync_fifo.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609385075 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sync_fifo.v(102) " "Verilog HDL assignment warning at sync_fifo.v(102): truncated value with size 32 to match size of target (3)" {  } { { "../../rtl/fifo/sync_fifo.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/fifo/sync_fifo.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609385075 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "denise minimig:minimig\|denise:DENISE1 " "Elaborating entity \"denise\" for hierarchy \"minimig:minimig\|denise:DENISE1\"" {  } { { "../../rtl/minimig/minimig.v" "DENISE1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385106 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color denise.v(123) " "Verilog HDL or VHDL warning at denise.v(123): object \"color\" assigned a value but never read" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385106 "|UnAmiga_MIST_AGA_top|minimig:minimig|denise:DENISE1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gaud denise.v(124) " "Verilog HDL or VHDL warning at denise.v(124): object \"gaud\" assigned a value but never read" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385169 "|UnAmiga_MIST_AGA_top|minimig:minimig|denise:DENISE1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uhres denise.v(125) " "Verilog HDL or VHDL warning at denise.v(125): object \"uhres\" assigned a value but never read" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385169 "|UnAmiga_MIST_AGA_top|minimig:minimig|denise:DENISE1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bypass denise.v(127) " "Verilog HDL or VHDL warning at denise.v(127): object \"bypass\" assigned a value but never read" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385169 "|UnAmiga_MIST_AGA_top|minimig:minimig|denise:DENISE1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lpen denise.v(128) " "Verilog HDL or VHDL warning at denise.v(128): object \"lpen\" assigned a value but never read" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385169 "|UnAmiga_MIST_AGA_top|minimig:minimig|denise:DENISE1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lace denise.v(129) " "Verilog HDL or VHDL warning at denise.v(129): object \"lace\" assigned a value but never read" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385169 "|UnAmiga_MIST_AGA_top|minimig:minimig|denise:DENISE1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ersy denise.v(130) " "Verilog HDL or VHDL warning at denise.v(130): object \"ersy\" assigned a value but never read" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385169 "|UnAmiga_MIST_AGA_top|minimig:minimig|denise:DENISE1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "brdntran denise.v(189) " "Verilog HDL or VHDL warning at denise.v(189): object \"brdntran\" assigned a value but never read" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385169 "|UnAmiga_MIST_AGA_top|minimig:minimig|denise:DENISE1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zdclken denise.v(190) " "Verilog HDL or VHDL warning at denise.v(190): object \"zdclken\" assigned a value but never read" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385169 "|UnAmiga_MIST_AGA_top|minimig:minimig|denise:DENISE1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "extblken denise.v(192) " "Verilog HDL or VHDL warning at denise.v(192): object \"extblken\" assigned a value but never read" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385169 "|UnAmiga_MIST_AGA_top|minimig:minimig|denise:DENISE1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "denise_bitplanes minimig:minimig\|denise:DENISE1\|denise_bitplanes:bplm0 " "Elaborating entity \"denise_bitplanes\" for hierarchy \"minimig:minimig\|denise:DENISE1\|denise_bitplanes:bplm0\"" {  } { { "../../rtl/minimig/denise.v" "bplm0" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "denise_bitplane_shifter minimig:minimig\|denise:DENISE1\|denise_bitplanes:bplm0\|denise_bitplane_shifter:bplshft1 " "Elaborating entity \"denise_bitplane_shifter\" for hierarchy \"minimig:minimig\|denise:DENISE1\|denise_bitplanes:bplm0\|denise_bitplane_shifter:bplshft1\"" {  } { { "../../rtl/minimig/denise_bitplanes.v" "bplshft1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_bitplanes.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "denise_playfields minimig:minimig\|denise:DENISE1\|denise_playfields:plfm0 " "Elaborating entity \"denise_playfields\" for hierarchy \"minimig:minimig\|denise:DENISE1\|denise_playfields:plfm0\"" {  } { { "../../rtl/minimig/denise.v" "plfm0" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "denise_sprites minimig:minimig\|denise:DENISE1\|denise_sprites:sprm0 " "Elaborating entity \"denise_sprites\" for hierarchy \"minimig:minimig\|denise:DENISE1\|denise_sprites:sprm0\"" {  } { { "../../rtl/minimig/denise.v" "sprm0" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "denise_sprites_shifter minimig:minimig\|denise:DENISE1\|denise_sprites:sprm0\|denise_sprites_shifter:sps0 " "Elaborating entity \"denise_sprites_shifter\" for hierarchy \"minimig:minimig\|denise:DENISE1\|denise_sprites:sprm0\|denise_sprites_shifter:sps0\"" {  } { { "../../rtl/minimig/denise_sprites.v" "sps0" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_sprites.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "denise_spritepriority minimig:minimig\|denise:DENISE1\|denise_spritepriority:spm0 " "Elaborating entity \"denise_spritepriority\" for hierarchy \"minimig:minimig\|denise:DENISE1\|denise_spritepriority:spm0\"" {  } { { "../../rtl/minimig/denise.v" "spm0" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "denise_colortable minimig:minimig\|denise:DENISE1\|denise_colortable:clut0 " "Elaborating entity \"denise_colortable\" for hierarchy \"minimig:minimig\|denise:DENISE1\|denise_colortable:clut0\"" {  } { { "../../rtl/minimig/denise.v" "clut0" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "denise_colortable_ram_mf minimig:minimig\|denise:DENISE1\|denise_colortable:clut0\|denise_colortable_ram_mf:clut " "Elaborating entity \"denise_colortable_ram_mf\" for hierarchy \"minimig:minimig\|denise:DENISE1\|denise_colortable:clut0\|denise_colortable_ram_mf:clut\"" {  } { { "../../rtl/minimig/denise_colortable.v" "clut" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_colortable.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram minimig:minimig\|denise:DENISE1\|denise_colortable:clut0\|denise_colortable_ram_mf:clut\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"minimig:minimig\|denise:DENISE1\|denise_colortable:clut0\|denise_colortable_ram_mf:clut\|altsyncram:altsyncram_component\"" {  } { { "../../rtl/minimig/denise_colortable_ram_mf.v" "altsyncram_component" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_colortable_ram_mf.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "minimig:minimig\|denise:DENISE1\|denise_colortable:clut0\|denise_colortable_ram_mf:clut\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"minimig:minimig\|denise:DENISE1\|denise_colortable:clut0\|denise_colortable_ram_mf:clut\|altsyncram:altsyncram_component\"" {  } { { "../../rtl/minimig/denise_colortable_ram_mf.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_colortable_ram_mf.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "minimig:minimig\|denise:DENISE1\|denise_colortable:clut0\|denise_colortable_ram_mf:clut\|altsyncram:altsyncram_component " "Instantiated megafunction \"minimig:minimig\|denise:DENISE1\|denise_colortable:clut0\|denise_colortable_ram_mf:clut\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""}  } { { "../../rtl/minimig/denise_colortable_ram_mf.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_colortable_ram_mf.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556609385466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_10r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_10r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_10r1 " "Found entity 1: altsyncram_10r1" {  } { { "db/altsyncram_10r1.tdf" "" { Text "F:/UnAmiga/UnAmigaFinal_src/fpga/UnAmiga/db/altsyncram_10r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609385684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609385684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_10r1 minimig:minimig\|denise:DENISE1\|denise_colortable:clut0\|denise_colortable_ram_mf:clut\|altsyncram:altsyncram_component\|altsyncram_10r1:auto_generated " "Elaborating entity \"altsyncram_10r1\" for hierarchy \"minimig:minimig\|denise:DENISE1\|denise_colortable:clut0\|denise_colortable_ram_mf:clut\|altsyncram:altsyncram_component\|altsyncram_10r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "denise_hamgenerator minimig:minimig\|denise:DENISE1\|denise_hamgenerator:ham0 " "Elaborating entity \"denise_hamgenerator\" for hierarchy \"minimig:minimig\|denise:DENISE1\|denise_hamgenerator:ham0\"" {  } { { "../../rtl/minimig/denise.v" "ham0" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "denise_collision minimig:minimig\|denise:DENISE1\|denise_collision:col0 " "Elaborating entity \"denise_collision\" for hierarchy \"minimig:minimig\|denise:DENISE1\|denise_collision:col0\"" {  } { { "../../rtl/minimig/denise.v" "col0" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amber minimig:minimig\|amber:AMBER1 " "Elaborating entity \"amber\" for hierarchy \"minimig:minimig\|amber:AMBER1\"" {  } { { "../../rtl/minimig/minimig.v" "AMBER1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ciaa minimig:minimig\|ciaa:CIAA1 " "Elaborating entity \"ciaa\" for hierarchy \"minimig:minimig\|ciaa:CIAA1\"" {  } { { "../../rtl/minimig/minimig.v" "CIAA1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ciaa_ps2keyboard minimig:minimig\|ciaa:CIAA1\|ciaa_ps2keyboard:kbd1 " "Elaborating entity \"ciaa_ps2keyboard\" for hierarchy \"minimig:minimig\|ciaa:CIAA1\|ciaa_ps2keyboard:kbd1\"" {  } { { "../../rtl/minimig/ciaa.v" "kbd1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/ciaa.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2keyboardmap minimig:minimig\|ciaa:CIAA1\|ciaa_ps2keyboard:kbd1\|ps2keyboardmap:km1 " "Elaborating entity \"ps2keyboardmap\" for hierarchy \"minimig:minimig\|ciaa:CIAA1\|ciaa_ps2keyboard:kbd1\|ps2keyboardmap:km1\"" {  } { { "../../rtl/minimig/ciaa_ps2keyboard.v" "km1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/ciaa_ps2keyboard.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386028 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "joy_emu ciaa_ps2keyboard_map.v(27) " "Output port \"joy_emu\" at ciaa_ps2keyboard_map.v(27) has no driver" {  } { { "../../rtl/minimig/ciaa_ps2keyboard_map.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/ciaa_ps2keyboard_map.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609386028 "|UnAmiga_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|ps2keyboardmap:km1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cia_int minimig:minimig\|ciaa:CIAA1\|cia_int:cnt " "Elaborating entity \"cia_int\" for hierarchy \"minimig:minimig\|ciaa:CIAA1\|cia_int:cnt\"" {  } { { "../../rtl/minimig/ciaa.v" "cnt" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/ciaa.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cia_timera minimig:minimig\|ciaa:CIAA1\|cia_timera:tmra " "Elaborating entity \"cia_timera\" for hierarchy \"minimig:minimig\|ciaa:CIAA1\|cia_timera:tmra\"" {  } { { "../../rtl/minimig/ciaa.v" "tmra" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/ciaa.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cia_timerb minimig:minimig\|ciaa:CIAA1\|cia_timerb:tmrb " "Elaborating entity \"cia_timerb\" for hierarchy \"minimig:minimig\|ciaa:CIAA1\|cia_timerb:tmrb\"" {  } { { "../../rtl/minimig/ciaa.v" "tmrb" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/ciaa.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cia_timerd minimig:minimig\|ciaa:CIAA1\|cia_timerd:tmrd " "Elaborating entity \"cia_timerd\" for hierarchy \"minimig:minimig\|ciaa:CIAA1\|cia_timerd:tmrd\"" {  } { { "../../rtl/minimig/ciaa.v" "tmrd" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/ciaa.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ciab minimig:minimig\|ciab:CIAB1 " "Elaborating entity \"ciab\" for hierarchy \"minimig:minimig\|ciab:CIAB1\"" {  } { { "../../rtl/minimig/minimig.v" "CIAB1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimig_m68k_bridge minimig:minimig\|minimig_m68k_bridge:CPU1 " "Elaborating entity \"minimig_m68k_bridge\" for hierarchy \"minimig:minimig\|minimig_m68k_bridge:CPU1\"" {  } { { "../../rtl/minimig/minimig.v" "CPU1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386137 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "doe minimig_m68k_bridge.v(114) " "Verilog HDL or VHDL warning at minimig_m68k_bridge.v(114): object \"doe\" assigned a value but never read" {  } { { "../../rtl/minimig/minimig_m68k_bridge.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig_m68k_bridge.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609386153 "|UnAmiga_MIST_AGA_top|minimig:minimig|minimig_m68k_bridge:CPU1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "turbo_cpu minimig_m68k_bridge.v(146) " "Verilog HDL or VHDL warning at minimig_m68k_bridge.v(146): object \"turbo_cpu\" assigned a value but never read" {  } { { "../../rtl/minimig/minimig_m68k_bridge.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig_m68k_bridge.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609386153 "|UnAmiga_MIST_AGA_top|minimig:minimig|minimig_m68k_bridge:CPU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimig_bankmapper minimig:minimig\|minimig_bankmapper:BMAP1 " "Elaborating entity \"minimig_bankmapper\" for hierarchy \"minimig:minimig\|minimig_bankmapper:BMAP1\"" {  } { { "../../rtl/minimig/minimig.v" "BMAP1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimig_sram_bridge minimig:minimig\|minimig_sram_bridge:RAM1 " "Elaborating entity \"minimig_sram_bridge\" for hierarchy \"minimig:minimig\|minimig_sram_bridge:RAM1\"" {  } { { "../../rtl/minimig/minimig.v" "RAM1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386153 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "doe minimig_sram_bridge.v(71) " "Verilog HDL or VHDL warning at minimig_sram_bridge.v(71): object \"doe\" assigned a value but never read" {  } { { "../../rtl/minimig/minimig_sram_bridge.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig_sram_bridge.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609386153 "|UnAmiga_MIST_AGA_top|minimig:minimig|minimig_sram_bridge:RAM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cart minimig:minimig\|cart:CART1 " "Elaborating entity \"cart\" for hierarchy \"minimig:minimig\|cart:CART1\"" {  } { { "../../rtl/minimig/minimig.v" "CART1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gary minimig:minimig\|gary:GARY1 " "Elaborating entity \"gary\" for hierarchy \"minimig:minimig\|gary:GARY1\"" {  } { { "../../rtl/minimig/minimig.v" "GARY1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gayle minimig:minimig\|gayle:GAYLE1 " "Elaborating entity \"gayle\" for hierarchy \"minimig:minimig\|gayle:GAYLE1\"" {  } { { "../../rtl/minimig/minimig.v" "GAYLE1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386247 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "status_dbg gayle.v(158) " "Verilog HDL or VHDL warning at gayle.v(158): object \"status_dbg\" assigned a value but never read" {  } { { "../../rtl/minimig/gayle.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/gayle.v" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609386247 "|UnAmiga_MIST_AGA_top|minimig:minimig|gayle:GAYLE1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gayle_fifo minimig:minimig\|gayle:GAYLE1\|gayle_fifo:SECBUF1 " "Elaborating entity \"gayle_fifo\" for hierarchy \"minimig:minimig\|gayle:GAYLE1\|gayle_fifo:SECBUF1\"" {  } { { "../../rtl/minimig/gayle.v" "SECBUF1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/gayle.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimig_syscontrol minimig:minimig\|minimig_syscontrol:CONTROL1 " "Elaborating entity \"minimig_syscontrol\" for hierarchy \"minimig:minimig\|minimig_syscontrol:CONTROL1\"" {  } { { "../../rtl/minimig/minimig.v" "CONTROL1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386262 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "minimig:minimig\|vgaswich minimig:minimig\|mode_15khz " "Net \"minimig:minimig\|vgaswich\", which fans out to \"minimig:minimig\|mode_15khz\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1556609389622 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "minimig:minimig\|ciaa:CIAA1\|vgaswich " "Net is fed by \"minimig:minimig\|ciaa:CIAA1\|vgaswich\"" {  } { { "../../rtl/minimig/ciaa.v" "vgaswich" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/ciaa.v" 111 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1556609389622 ""}  } { { "../../rtl/minimig/minimig.v" "vgaswich" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 317 -1 0 } } { "../../rtl/minimig/minimig.v" "mode_15khz" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 318 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1556609389622 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1556609389669 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/UnAmiga/UnAmigaFinal_src/fpga/UnAmiga/out/UnAmiga_MIST_AGA.map.smsg " "Generated suppressed messages file F:/UnAmiga/UnAmigaFinal_src/fpga/UnAmiga/out/UnAmiga_MIST_AGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609390137 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 234 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 234 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "792 " "Peak virtual memory: 792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556609390653 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 30 09:29:50 2019 " "Processing ended: Tue Apr 30 09:29:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556609390653 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556609390653 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556609390653 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609390653 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 234 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 234 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609391575 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556609338485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556609338610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 09:28:58 2019 " "Processing started: Tue Apr 30 09:28:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556609338610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609338610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UnAmiga_MIST_AGA -c UnAmiga_MIST_AGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off UnAmiga_MIST_AGA -c UnAmiga_MIST_AGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609338610 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556609340907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/soc/unamiga_mist_aga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/soc/unamiga_mist_aga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnAmiga_MIST_AGA_top " "Found entity 1: UnAmiga_MIST_AGA_top" {  } { { "../../rtl/soc/UnAmiga_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/soc/UnAmiga_MIST_AGA_top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609376903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609376903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/indicators/indicators.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/indicators/indicators.v" { { "Info" "ISGN_ENTITY_NAME" "1 indicators " "Found entity 1: indicators" {  } { { "../../rtl/indicators/indicators.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/indicators/indicators.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609376919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609376919 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../rtl/mist/amigaclk.v " "Can't analyze file -- file ../../rtl/mist/amigaclk.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1556609376919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/ctrl/qmem_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/ctrl/qmem_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmem_decoder " "Found entity 1: qmem_decoder" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609376934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609376934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/ctrl/qmem_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/ctrl/qmem_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmem_bus " "Found entity 1: qmem_bus" {  } { { "../../rtl/ctrl/qmem_bus.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_bus.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609376934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609376934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/ctrl/qmem_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/ctrl/qmem_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmem_arbiter " "Found entity 1: qmem_arbiter" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_arbiter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609376950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609376950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/ctrl/ctrl_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/ctrl/ctrl_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_top " "Found entity 1: ctrl_top" {  } { { "../../rtl/ctrl/ctrl_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_top.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609376950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609376950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/ctrl/ctrl_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/ctrl/ctrl_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_rst " "Found entity 1: ctrl_rst" {  } { { "../../rtl/ctrl/ctrl_rst.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_rst.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609376966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609376966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/ctrl/qmem_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/ctrl/qmem_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmem_bridge " "Found entity 1: qmem_bridge" {  } { { "../../rtl/ctrl/qmem_bridge.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_bridge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609376966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609376966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_CNT spi_cnt ctrl_regs.v(85) " "Verilog HDL Declaration information at ctrl_regs.v(85): object \"SPI_CNT\" differs only in case from object \"spi_cnt\" in the same scope" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_regs.v" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609376966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/ctrl/ctrl_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/ctrl/ctrl_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_regs " "Found entity 1: ctrl_regs" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_regs.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609376981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609376981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/ctrl/ctrl_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/ctrl/ctrl_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_clk " "Found entity 1: ctrl_clk" {  } { { "../../rtl/ctrl/ctrl_clk.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_clk.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609376981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609376981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/ctrl/ctrl_clk_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/ctrl/ctrl_clk_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_clk_altera " "Found entity 1: ctrl_clk_altera" {  } { { "../../rtl/ctrl/ctrl_clk_altera.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_clk_altera.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/fw/ctrl_boot/bin/ctrl_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/fw/ctrl_boot/bin/ctrl_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_boot " "Found entity 1: ctrl_boot" {  } { { "../../fw/ctrl_boot/bin/ctrl_boot.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/fw/ctrl_boot/bin/ctrl_boot.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/clock/amiga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/clock/amiga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 amiga_clk " "Found entity 1: amiga_clk" {  } { { "../../rtl/clock/amiga_clk.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/clock/amiga_clk.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/clock/amiga_clk_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/clock/amiga_clk_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 amiga_clk_altera " "Found entity 1: amiga_clk_altera" {  } { { "../../rtl/clock/amiga_clk_altera.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/clock/amiga_clk_altera.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/audio/audio_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/audio/audio_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_top " "Found entity 1: audio_top" {  } { { "../../rtl/audio/audio_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/audio/audio_top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/audio/audio_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/audio/audio_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_shifter " "Found entity 1: audio_shifter" {  } { { "../../rtl/audio/audio_shifter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/audio/audio_shifter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377075 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_ctrl.v(498) " "Verilog HDL warning at sdram_ctrl.v(498): extended using \"x\" or \"z\"" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/sdram_ctrl.v" 498 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556609377075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/sdram/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/sdram_ctrl.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/sdram/tpram_be_512x16.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/sdram/tpram_be_512x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 tpram_be_512x16 " "Found entity 1: tpram_be_512x16" {  } { { "../../rtl/sdram/tpram_be_512x16.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/tpram_be_512x16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/sdram/tpram_128x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/sdram/tpram_128x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tpram_128x32 " "Found entity 1: tpram_128x32" {  } { { "../../rtl/sdram/tpram_128x32.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/tpram_128x32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/sdram/cpu_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/sdram/cpu_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cache " "Found entity 1: cpu_cache" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/fifo/sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/fifo/sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "../../rtl/fifo/sync_fifo.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/fifo/sync_fifo.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/cache/twowaycache.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/cache/twowaycache.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwoWayCache " "Found entity 1: TwoWayCache" {  } { { "../../rtl/cache/TwoWayCache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/cache/TwoWayCache.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/cache/cacheblockram.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/cache/cacheblockram.v" { { "Info" "ISGN_ENTITY_NAME" "1 CacheBlockRAM " "Found entity 1: CacheBlockRAM" {  } { { "../../rtl/cache/CacheBlockRAM.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/cache/CacheBlockRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/cache/cache_dataram.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/cache/cache_dataram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cache_DataRAM " "Found entity 1: Cache_DataRAM" {  } { { "../../rtl/cache/Cache_DataRAM.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/cache/Cache_DataRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/rga_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/rga_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 rga_decode " "Found entity 1: rga_decode" {  } { { "../../rtl/minimig/rga_decode.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/rga_decode.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/debug.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug " "Found entity 1: debug" {  } { { "../../rtl/minimig/debug.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/debug.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NTSC ntsc minimig.v(250) " "Verilog HDL Declaration information at minimig.v(250): object \"NTSC\" differs only in case from object \"ntsc\" in the same scope" {  } { { "../../rtl/minimig/minimig.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 250 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/minimig.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/minimig.v" { { "Info" "ISGN_ENTITY_NAME" "1 minimig " "Found entity 1: minimig" {  } { { "../../rtl/minimig/minimig.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/minimig_syscontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/minimig_syscontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 minimig_syscontrol " "Found entity 1: minimig_syscontrol" {  } { { "../../rtl/minimig/minimig_syscontrol.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig_syscontrol.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/minimig_sram_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/minimig_sram_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 minimig_sram_bridge " "Found entity 1: minimig_sram_bridge" {  } { { "../../rtl/minimig/minimig_sram_bridge.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig_sram_bridge.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/minimig_m68k_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/minimig_m68k_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 minimig_m68k_bridge " "Found entity 1: minimig_m68k_bridge" {  } { { "../../rtl/minimig/minimig_m68k_bridge.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig_m68k_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/minimig_bankmapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/minimig_bankmapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 minimig_bankmapper " "Found entity 1: minimig_bankmapper" {  } { { "../../rtl/minimig/minimig_bankmapper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig_bankmapper.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377262 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DMACONR dmaconr agnus.v(100) " "Verilog HDL Declaration information at agnus.v(100): object \"DMACONR\" differs only in case from object \"dmaconr\" in the same scope" {  } { { "../../rtl/minimig/agnus.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus.v" 100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377262 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DMACON dmacon agnus.v(99) " "Verilog HDL Declaration information at agnus.v(99): object \"DMACON\" differs only in case from object \"dmacon\" in the same scope" {  } { { "../../rtl/minimig/agnus.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus.v" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/agnus.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/agnus.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus " "Found entity 1: agnus" {  } { { "../../rtl/minimig/agnus.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/agnus_spritedma.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/agnus_spritedma.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_spritedma " "Found entity 1: agnus_spritedma" {  } { { "../../rtl/minimig/agnus_spritedma.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_spritedma.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/agnus_refresh.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/agnus_refresh.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_refresh " "Found entity 1: agnus_refresh" {  } { { "../../rtl/minimig/agnus_refresh.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_refresh.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/agnus_diskdma.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/agnus_diskdma.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_diskdma " "Found entity 1: agnus_diskdma" {  } { { "../../rtl/minimig/agnus_diskdma.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_diskdma.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET agnus_copper.v(62) " "Verilog HDL Declaration information at agnus_copper.v(62): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "../../rtl/minimig/agnus_copper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_copper.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COP1LCH cop1lch agnus_copper.v(78) " "Verilog HDL Declaration information at agnus_copper.v(78): object \"COP1LCH\" differs only in case from object \"cop1lch\" in the same scope" {  } { { "../../rtl/minimig/agnus_copper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_copper.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COP1LCL cop1lcl agnus_copper.v(79) " "Verilog HDL Declaration information at agnus_copper.v(79): object \"COP1LCL\" differs only in case from object \"cop1lcl\" in the same scope" {  } { { "../../rtl/minimig/agnus_copper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_copper.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COP2LCH cop2lch agnus_copper.v(80) " "Verilog HDL Declaration information at agnus_copper.v(80): object \"COP2LCH\" differs only in case from object \"cop2lch\" in the same scope" {  } { { "../../rtl/minimig/agnus_copper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_copper.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COP2LCL cop2lcl agnus_copper.v(81) " "Verilog HDL Declaration information at agnus_copper.v(81): object \"COP2LCL\" differs only in case from object \"cop2lcl\" in the same scope" {  } { { "../../rtl/minimig/agnus_copper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_copper.v" 81 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COPJMP1 copjmp1 agnus_copper.v(84) " "Verilog HDL Declaration information at agnus_copper.v(84): object \"COPJMP1\" differs only in case from object \"copjmp1\" in the same scope" {  } { { "../../rtl/minimig/agnus_copper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_copper.v" 84 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COPJMP2 copjmp2 agnus_copper.v(85) " "Verilog HDL Declaration information at agnus_copper.v(85): object \"COPJMP2\" differs only in case from object \"copjmp2\" in the same scope" {  } { { "../../rtl/minimig/agnus_copper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_copper.v" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/agnus_copper.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/agnus_copper.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_copper " "Found entity 1: agnus_copper" {  } { { "../../rtl/minimig/agnus_copper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_copper.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTCON0 bltcon0 agnus_blitter.v(101) " "Verilog HDL Declaration information at agnus_blitter.v(101): object \"BLTCON0\" differs only in case from object \"bltcon0\" in the same scope" {  } { { "../../rtl/minimig/agnus_blitter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter.v" 101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTCON1 bltcon1 agnus_blitter.v(103) " "Verilog HDL Declaration information at agnus_blitter.v(103): object \"BLTCON1\" differs only in case from object \"bltcon1\" in the same scope" {  } { { "../../rtl/minimig/agnus_blitter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTAFWM bltafwm agnus_blitter.v(104) " "Verilog HDL Declaration information at agnus_blitter.v(104): object \"BLTAFWM\" differs only in case from object \"bltafwm\" in the same scope" {  } { { "../../rtl/minimig/agnus_blitter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter.v" 104 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTALWM bltalwm agnus_blitter.v(105) " "Verilog HDL Declaration information at agnus_blitter.v(105): object \"BLTALWM\" differs only in case from object \"bltalwm\" in the same scope" {  } { { "../../rtl/minimig/agnus_blitter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter.v" 105 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTADAT bltadat agnus_blitter.v(106) " "Verilog HDL Declaration information at agnus_blitter.v(106): object \"BLTADAT\" differs only in case from object \"bltadat\" in the same scope" {  } { { "../../rtl/minimig/agnus_blitter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter.v" 106 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTBDAT bltbdat agnus_blitter.v(107) " "Verilog HDL Declaration information at agnus_blitter.v(107): object \"BLTBDAT\" differs only in case from object \"bltbdat\" in the same scope" {  } { { "../../rtl/minimig/agnus_blitter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter.v" 107 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTCDAT bltcdat agnus_blitter.v(108) " "Verilog HDL Declaration information at agnus_blitter.v(108): object \"BLTCDAT\" differs only in case from object \"bltcdat\" in the same scope" {  } { { "../../rtl/minimig/agnus_blitter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter.v" 108 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/agnus_blitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/agnus_blitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_blitter " "Found entity 1: agnus_blitter" {  } { { "../../rtl/minimig/agnus_blitter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/agnus_blitter_minterm.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/agnus_blitter_minterm.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_blitter_minterm " "Found entity 1: agnus_blitter_minterm" {  } { { "../../rtl/minimig/agnus_blitter_minterm.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter_minterm.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/agnus_blitter_fill.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/agnus_blitter_fill.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_blitter_fill " "Found entity 1: agnus_blitter_fill" {  } { { "../../rtl/minimig/agnus_blitter_fill.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter_fill.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/agnus_blitter_barrelshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/agnus_blitter_barrelshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_blitter_barrelshifter " "Found entity 1: agnus_blitter_barrelshifter" {  } { { "../../rtl/minimig/agnus_blitter_barrelshifter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter_barrelshifter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/agnus_blitter_adrgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/agnus_blitter_adrgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_blitter_adrgen " "Found entity 1: agnus_blitter_adrgen" {  } { { "../../rtl/minimig/agnus_blitter_adrgen.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter_adrgen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/agnus_bitplanedma.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/agnus_bitplanedma.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_bitplanedma " "Found entity 1: agnus_bitplanedma" {  } { { "../../rtl/minimig/agnus_bitplanedma.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_bitplanedma.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HTOTAL htotal agnus_beamcounter.v(72) " "Verilog HDL Declaration information at agnus_beamcounter.v(72): object \"HTOTAL\" differs only in case from object \"htotal\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HSSTRT hsstrt agnus_beamcounter.v(80) " "Verilog HDL Declaration information at agnus_beamcounter.v(80): object \"HSSTRT\" differs only in case from object \"hsstrt\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HSSTOP hsstop agnus_beamcounter.v(73) " "Verilog HDL Declaration information at agnus_beamcounter.v(73): object \"HSSTOP\" differs only in case from object \"hsstop\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HCENTER hcenter agnus_beamcounter.v(83) " "Verilog HDL Declaration information at agnus_beamcounter.v(83): object \"HCENTER\" differs only in case from object \"hcenter\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HBSTRT hbstrt agnus_beamcounter.v(74) " "Verilog HDL Declaration information at agnus_beamcounter.v(74): object \"HBSTRT\" differs only in case from object \"hbstrt\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HBSTOP hbstop agnus_beamcounter.v(75) " "Verilog HDL Declaration information at agnus_beamcounter.v(75): object \"HBSTOP\" differs only in case from object \"hbstop\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VTOTAL vtotal agnus_beamcounter.v(76) " "Verilog HDL Declaration information at agnus_beamcounter.v(76): object \"VTOTAL\" differs only in case from object \"vtotal\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VSSTRT vsstrt agnus_beamcounter.v(82) " "Verilog HDL Declaration information at agnus_beamcounter.v(82): object \"VSSTRT\" differs only in case from object \"vsstrt\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VSSTOP vsstop agnus_beamcounter.v(77) " "Verilog HDL Declaration information at agnus_beamcounter.v(77): object \"VSSTOP\" differs only in case from object \"vsstop\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VBSTRT vbstrt agnus_beamcounter.v(78) " "Verilog HDL Declaration information at agnus_beamcounter.v(78): object \"VBSTRT\" differs only in case from object \"vbstrt\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VBSTOP vbstop agnus_beamcounter.v(79) " "Verilog HDL Declaration information at agnus_beamcounter.v(79): object \"VBSTOP\" differs only in case from object \"vbstop\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/agnus_beamcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/agnus_beamcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_beamcounter " "Found entity 1: agnus_beamcounter" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/agnus_audiodma.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/agnus_audiodma.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_audiodma " "Found entity 1: agnus_audiodma" {  } { { "../../rtl/minimig/agnus_audiodma.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_audiodma.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/ciaa.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/ciaa.v" { { "Info" "ISGN_ENTITY_NAME" "1 ciaa " "Found entity 1: ciaa" {  } { { "../../rtl/minimig/ciaa.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/ciaa.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/ciaa_ps2keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/ciaa_ps2keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ciaa_ps2keyboard " "Found entity 1: ciaa_ps2keyboard" {  } { { "../../rtl/minimig/ciaa_ps2keyboard.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/ciaa_ps2keyboard.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/ciaa_ps2keyboard_map.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/ciaa_ps2keyboard_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2keyboardmap " "Found entity 1: ps2keyboardmap" {  } { { "../../rtl/minimig/ciaa_ps2keyboard_map.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/ciaa_ps2keyboard_map.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/ciab.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/ciab.v" { { "Info" "ISGN_ENTITY_NAME" "1 ciab " "Found entity 1: ciab" {  } { { "../../rtl/minimig/ciab.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/ciab.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/cia_timerd.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/cia_timerd.v" { { "Info" "ISGN_ENTITY_NAME" "1 cia_timerd " "Found entity 1: cia_timerd" {  } { { "../../rtl/minimig/cia_timerd.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/cia_timerd.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/cia_timerb.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/cia_timerb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cia_timerb " "Found entity 1: cia_timerb" {  } { { "../../rtl/minimig/cia_timerb.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/cia_timerb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/cia_timera.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/cia_timera.v" { { "Info" "ISGN_ENTITY_NAME" "1 cia_timera " "Found entity 1: cia_timera" {  } { { "../../rtl/minimig/cia_timera.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/cia_timera.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/cia_int.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/cia_int.v" { { "Info" "ISGN_ENTITY_NAME" "1 cia_int " "Found entity 1: cia_int" {  } { { "../../rtl/minimig/cia_int.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/cia_int.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/gayle.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/gayle.v" { { "Info" "ISGN_ENTITY_NAME" "1 gayle " "Found entity 1: gayle" {  } { { "../../rtl/minimig/gayle.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/gayle.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/gayle_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/gayle_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 gayle_fifo " "Found entity 1: gayle_fifo" {  } { { "../../rtl/minimig/gayle_fifo.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/gayle_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/gary.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/gary.v" { { "Info" "ISGN_ENTITY_NAME" "1 gary " "Found entity 1: gary" {  } { { "../../rtl/minimig/gary.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/gary.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OSD_R osd_r amber.v(88) " "Verilog HDL Declaration information at amber.v(88): object \"OSD_R\" differs only in case from object \"osd_r\" in the same scope" {  } { { "../../rtl/minimig/amber.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/amber.v" 88 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OSD_G osd_g amber.v(89) " "Verilog HDL Declaration information at amber.v(89): object \"OSD_G\" differs only in case from object \"osd_g\" in the same scope" {  } { { "../../rtl/minimig/amber.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/amber.v" 89 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OSD_B osd_b amber.v(90) " "Verilog HDL Declaration information at amber.v(90): object \"OSD_B\" differs only in case from object \"osd_b\" in the same scope" {  } { { "../../rtl/minimig/amber.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/amber.v" 90 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/amber.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/amber.v" { { "Info" "ISGN_ENTITY_NAME" "1 amber " "Found entity 1: amber" {  } { { "../../rtl/minimig/amber.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/amber.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/userio.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/userio.v" { { "Info" "ISGN_ENTITY_NAME" "1 userio " "Found entity 1: userio" {  } { { "../../rtl/minimig/userio.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/userio_ps2mouse.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/userio_ps2mouse.v" { { "Info" "ISGN_ENTITY_NAME" "1 userio_ps2mouse " "Found entity 1: userio_ps2mouse" {  } { { "../../rtl/minimig/userio_ps2mouse.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio_ps2mouse.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/userio_osd.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/userio_osd.v" { { "Info" "ISGN_ENTITY_NAME" "1 userio_osd " "Found entity 1: userio_osd" {  } { { "../../rtl/minimig/userio_osd.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio_osd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/userio_osd_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/userio_osd_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 userio_osd_spi " "Found entity 1: userio_osd_spi" {  } { { "../../rtl/minimig/userio_osd_spi.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio_osd_spi.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DMACON dmacon paula.v(132) " "Verilog HDL Declaration information at paula.v(132): object \"DMACON\" differs only in case from object \"dmacon\" in the same scope" {  } { { "../../rtl/minimig/paula.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula.v" 132 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADKCON adkcon paula.v(133) " "Verilog HDL Declaration information at paula.v(133): object \"ADKCON\" differs only in case from object \"adkcon\" in the same scope" {  } { { "../../rtl/minimig/paula.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula.v" 133 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADKCONR adkconr paula.v(134) " "Verilog HDL Declaration information at paula.v(134): object \"ADKCONR\" differs only in case from object \"adkconr\" in the same scope" {  } { { "../../rtl/minimig/paula.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula.v" 134 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/paula.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/paula.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula " "Found entity 1: paula" {  } { { "../../rtl/minimig/paula.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX_SHIFT tx_shift paula_uart.v(68) " "Verilog HDL Declaration information at paula_uart.v(68): object \"TX_SHIFT\" differs only in case from object \"tx_shift\" in the same scope" {  } { { "../../rtl/minimig/paula_uart.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_uart.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_SHIFT rx_shift paula_uart.v(146) " "Verilog HDL Declaration information at paula_uart.v(146): object \"RX_SHIFT\" differs only in case from object \"rx_shift\" in the same scope" {  } { { "../../rtl/minimig/paula_uart.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_uart.v" 146 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/paula_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/paula_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula_uart " "Found entity 1: paula_uart" {  } { { "../../rtl/minimig/paula_uart.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_uart.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTENA intena paula_intcontroller.v(29) " "Verilog HDL Declaration information at paula_intcontroller.v(29): object \"INTENA\" differs only in case from object \"intena\" in the same scope" {  } { { "../../rtl/minimig/paula_intcontroller.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_intcontroller.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTENAR intenar paula_intcontroller.v(27) " "Verilog HDL Declaration information at paula_intcontroller.v(27): object \"INTENAR\" differs only in case from object \"intenar\" in the same scope" {  } { { "../../rtl/minimig/paula_intcontroller.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_intcontroller.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTREQ intreq paula_intcontroller.v(30) " "Verilog HDL Declaration information at paula_intcontroller.v(30): object \"INTREQ\" differs only in case from object \"intreq\" in the same scope" {  } { { "../../rtl/minimig/paula_intcontroller.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_intcontroller.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTREQR intreqr paula_intcontroller.v(28) " "Verilog HDL Declaration information at paula_intcontroller.v(28): object \"INTREQR\" differs only in case from object \"intreqr\" in the same scope" {  } { { "../../rtl/minimig/paula_intcontroller.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_intcontroller.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/paula_intcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/paula_intcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula_intcontroller " "Found entity 1: paula_intcontroller" {  } { { "../../rtl/minimig/paula_intcontroller.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_intcontroller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DSKSYNC dsksync paula_floppy.v(128) " "Verilog HDL Declaration information at paula_floppy.v(128): object \"DSKSYNC\" differs only in case from object \"dsksync\" in the same scope" {  } { { "../../rtl/minimig/paula_floppy.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_floppy.v" 128 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DSKLEN dsklen paula_floppy.v(129) " "Verilog HDL Declaration information at paula_floppy.v(129): object \"DSKLEN\" differs only in case from object \"dsklen\" in the same scope" {  } { { "../../rtl/minimig/paula_floppy.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_floppy.v" 129 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DSKBYTR dskbytr paula_floppy.v(125) " "Verilog HDL Declaration information at paula_floppy.v(125): object \"DSKBYTR\" differs only in case from object \"dskbytr\" in the same scope" {  } { { "../../rtl/minimig/paula_floppy.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_floppy.v" 125 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DSKDATR dskdatr paula_floppy.v(127) " "Verilog HDL Declaration information at paula_floppy.v(127): object \"DSKDATR\" differs only in case from object \"dskdatr\" in the same scope" {  } { { "../../rtl/minimig/paula_floppy.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_floppy.v" 127 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/paula_floppy.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/paula_floppy.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula_floppy " "Found entity 1: paula_floppy" {  } { { "../../rtl/minimig/paula_floppy.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_floppy.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/paula_floppy_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/paula_floppy_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula_floppy_fifo " "Found entity 1: paula_floppy_fifo" {  } { { "../../rtl/minimig/paula_floppy_fifo.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_floppy_fifo.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/paula_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/paula_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula_audio " "Found entity 1: paula_audio" {  } { { "../../rtl/minimig/paula_audio.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/paula_audio_volume.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/paula_audio_volume.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula_audio_volume " "Found entity 1: paula_audio_volume" {  } { { "../../rtl/minimig/paula_audio_volume.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_volume.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/paula_audio_sigmadelta.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/paula_audio_sigmadelta.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula_audio_sigmadelta " "Found entity 1: paula_audio_sigmadelta" {  } { { "../../rtl/minimig/paula_audio_sigmadelta.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_sigmadelta.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/paula_audio_mixer.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/paula_audio_mixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula_audio_mixer " "Found entity 1: paula_audio_mixer" {  } { { "../../rtl/minimig/paula_audio_mixer.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_mixer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377716 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUDLEN audlen paula_audio_channel.v(23) " "Verilog HDL Declaration information at paula_audio_channel.v(23): object \"AUDLEN\" differs only in case from object \"audlen\" in the same scope" {  } { { "../../rtl/minimig/paula_audio_channel.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_channel.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377716 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUDPER audper paula_audio_channel.v(24) " "Verilog HDL Declaration information at paula_audio_channel.v(24): object \"AUDPER\" differs only in case from object \"audper\" in the same scope" {  } { { "../../rtl/minimig/paula_audio_channel.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_channel.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377716 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUDVOL audvol paula_audio_channel.v(25) " "Verilog HDL Declaration information at paula_audio_channel.v(25): object \"AUDVOL\" differs only in case from object \"audvol\" in the same scope" {  } { { "../../rtl/minimig/paula_audio_channel.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_channel.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377716 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUDDAT auddat paula_audio_channel.v(26) " "Verilog HDL Declaration information at paula_audio_channel.v(26): object \"AUDDAT\" differs only in case from object \"auddat\" in the same scope" {  } { { "../../rtl/minimig/paula_audio_channel.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_channel.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/paula_audio_channel.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/paula_audio_channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula_audio_channel " "Found entity 1: paula_audio_channel" {  } { { "../../rtl/minimig/paula_audio_channel.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_channel.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/cart.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/cart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cart " "Found entity 1: cart" {  } { { "../../rtl/minimig/cart.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/cart.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPLCON0 bplcon0 denise.v(58) " "Verilog HDL Declaration information at denise.v(58): object \"BPLCON0\" differs only in case from object \"bplcon0\" in the same scope" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPLCON2 bplcon2 denise.v(59) " "Verilog HDL Declaration information at denise.v(59): object \"BPLCON2\" differs only in case from object \"bplcon2\" in the same scope" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPLCON3 bplcon3 denise.v(60) " "Verilog HDL Declaration information at denise.v(60): object \"BPLCON3\" differs only in case from object \"bplcon3\" in the same scope" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPLCON4 bplcon4 denise.v(61) " "Verilog HDL Declaration information at denise.v(61): object \"BPLCON4\" differs only in case from object \"bplcon4\" in the same scope" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/denise.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/denise.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise " "Found entity 1: denise" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377747 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FMODE fmode denise_sprites.v(46) " "Verilog HDL Declaration information at denise_sprites.v(46): object \"FMODE\" differs only in case from object \"fmode\" in the same scope" {  } { { "../../rtl/minimig/denise_sprites.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_sprites.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/denise_sprites.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/denise_sprites.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_sprites " "Found entity 1: denise_sprites" {  } { { "../../rtl/minimig/denise_sprites.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_sprites.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/denise_sprites_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/denise_sprites_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_sprites_shifter " "Found entity 1: denise_sprites_shifter" {  } { { "../../rtl/minimig/denise_sprites_shifter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_sprites_shifter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/denise_spritepriority.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/denise_spritepriority.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_spritepriority " "Found entity 1: denise_spritepriority" {  } { { "../../rtl/minimig/denise_spritepriority.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_spritepriority.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/denise_playfields.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/denise_playfields.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_playfields " "Found entity 1: denise_playfields" {  } { { "../../rtl/minimig/denise_playfields.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_playfields.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/denise_hamgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/denise_hamgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_hamgenerator " "Found entity 1: denise_hamgenerator" {  } { { "../../rtl/minimig/denise_hamgenerator.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_hamgenerator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/denise_colortable.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/denise_colortable.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_colortable " "Found entity 1: denise_colortable" {  } { { "../../rtl/minimig/denise_colortable.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_colortable.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/denise_colortable_ram_mf.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/denise_colortable_ram_mf.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_colortable_ram_mf " "Found entity 1: denise_colortable_ram_mf" {  } { { "../../rtl/minimig/denise_colortable_ram_mf.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_colortable_ram_mf.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLXCON clxcon denise_collision.v(19) " "Verilog HDL Declaration information at denise_collision.v(19): object \"CLXCON\" differs only in case from object \"clxcon\" in the same scope" {  } { { "../../rtl/minimig/denise_collision.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_collision.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLXCON2 clxcon2 denise_collision.v(20) " "Verilog HDL Declaration information at denise_collision.v(20): object \"CLXCON2\" differs only in case from object \"clxcon2\" in the same scope" {  } { { "../../rtl/minimig/denise_collision.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_collision.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLXDAT clxdat denise_collision.v(21) " "Verilog HDL Declaration information at denise_collision.v(21): object \"CLXDAT\" differs only in case from object \"clxdat\" in the same scope" {  } { { "../../rtl/minimig/denise_collision.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_collision.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/denise_collision.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/denise_collision.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_collision " "Found entity 1: denise_collision" {  } { { "../../rtl/minimig/denise_collision.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_collision.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPLCON1 bplcon1 denise_bitplanes.v(45) " "Verilog HDL Declaration information at denise_bitplanes.v(45): object \"BPLCON1\" differs only in case from object \"bplcon1\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_bitplanes.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FMODE fmode denise_bitplanes.v(54) " "Verilog HDL Declaration information at denise_bitplanes.v(54): object \"FMODE\" differs only in case from object \"fmode\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_bitplanes.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL1DAT bpl1dat denise_bitplanes.v(46) " "Verilog HDL Declaration information at denise_bitplanes.v(46): object \"BPL1DAT\" differs only in case from object \"bpl1dat\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_bitplanes.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL2DAT bpl2dat denise_bitplanes.v(47) " "Verilog HDL Declaration information at denise_bitplanes.v(47): object \"BPL2DAT\" differs only in case from object \"bpl2dat\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_bitplanes.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL3DAT bpl3dat denise_bitplanes.v(48) " "Verilog HDL Declaration information at denise_bitplanes.v(48): object \"BPL3DAT\" differs only in case from object \"bpl3dat\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_bitplanes.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL4DAT bpl4dat denise_bitplanes.v(49) " "Verilog HDL Declaration information at denise_bitplanes.v(49): object \"BPL4DAT\" differs only in case from object \"bpl4dat\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_bitplanes.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL5DAT bpl5dat denise_bitplanes.v(50) " "Verilog HDL Declaration information at denise_bitplanes.v(50): object \"BPL5DAT\" differs only in case from object \"bpl5dat\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_bitplanes.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL6DAT bpl6dat denise_bitplanes.v(51) " "Verilog HDL Declaration information at denise_bitplanes.v(51): object \"BPL6DAT\" differs only in case from object \"bpl6dat\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_bitplanes.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL7DAT bpl7dat denise_bitplanes.v(52) " "Verilog HDL Declaration information at denise_bitplanes.v(52): object \"BPL7DAT\" differs only in case from object \"bpl7dat\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_bitplanes.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL8DAT bpl8dat denise_bitplanes.v(53) " "Verilog HDL Declaration information at denise_bitplanes.v(53): object \"BPL8DAT\" differs only in case from object \"bpl8dat\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_bitplanes.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609377856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/denise_bitplanes.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/denise_bitplanes.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_bitplanes " "Found entity 1: denise_bitplanes" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_bitplanes.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/minimig/denise_bitplane_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/minimig/denise_bitplane_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_bitplane_shifter " "Found entity 1: denise_bitplane_shifter" {  } { { "../../rtl/minimig/denise_bitplane_shifter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_bitplane_shifter.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_branch_prediction.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_branch_prediction.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_branch_prediction " "Found entity 1: mor1kx_branch_prediction" {  } { { "../../rtl/mor1kx/mor1kx_branch_prediction.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_branch_prediction.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_bus_if_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_bus_if_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_bus_if_avalon " "Found entity 1: mor1kx_bus_if_avalon" {  } { { "../../rtl/mor1kx/mor1kx_bus_if_avalon.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_bus_if_avalon.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_bus_if_wb32.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_bus_if_wb32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_bus_if_wb32 " "Found entity 1: mor1kx_bus_if_wb32" {  } { { "../../rtl/mor1kx/mor1kx_bus_if_wb32.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_bus_if_wb32.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_cache_lru.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_cache_lru.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cache_lru " "Found entity 1: mor1kx_cache_lru" {  } { { "../../rtl/mor1kx/mor1kx_cache_lru.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cache_lru.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_cfgrs.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_cfgrs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cfgrs " "Found entity 1: mor1kx_cfgrs" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cfgrs.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609377966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609377966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_cpu_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cpu_cappuccino " "Found entity 1: mor1kx_cpu_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_cpu_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_cpu_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cpu_espresso " "Found entity 1: mor1kx_cpu_espresso" {  } { { "../../rtl/mor1kx/mor1kx_cpu_espresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu_espresso.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_cpu_prontoespresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_cpu_prontoespresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cpu_prontoespresso " "Found entity 1: mor1kx_cpu_prontoespresso" {  } { { "../../rtl/mor1kx/mor1kx_cpu_prontoespresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu_prontoespresso.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cpu " "Found entity 1: mor1kx_cpu" {  } { { "../../rtl/mor1kx/mor1kx_cpu.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_ctrl_cappuccino " "Found entity 1: mor1kx_ctrl_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_ctrl_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_ctrl_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_ctrl_espresso " "Found entity 1: mor1kx_ctrl_espresso" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_espresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_espresso.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_ctrl_prontoespresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_ctrl_prontoespresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_ctrl_prontoespresso " "Found entity 1: mor1kx_ctrl_prontoespresso" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_prontoespresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_prontoespresso.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IDLE idle mor1kx_dcache.v(74) " "Verilog HDL Declaration information at mor1kx_dcache.v(74): object \"IDLE\" differs only in case from object \"idle\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_dcache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_dcache.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609378184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ read mor1kx_dcache.v(75) " "Verilog HDL Declaration information at mor1kx_dcache.v(75): object \"READ\" differs only in case from object \"read\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_dcache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_dcache.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609378184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WRITE write mor1kx_dcache.v(76) " "Verilog HDL Declaration information at mor1kx_dcache.v(76): object \"WRITE\" differs only in case from object \"write\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_dcache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_dcache.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609378184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "REFILL refill mor1kx_dcache.v(77) " "Verilog HDL Declaration information at mor1kx_dcache.v(77): object \"REFILL\" differs only in case from object \"refill\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_dcache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_dcache.v" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609378184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INVALIDATE invalidate mor1kx_dcache.v(78) " "Verilog HDL Declaration information at mor1kx_dcache.v(78): object \"INVALIDATE\" differs only in case from object \"invalidate\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_dcache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_dcache.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609378184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_dcache.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_dcache.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_dcache " "Found entity 1: mor1kx_dcache" {  } { { "../../rtl/mor1kx/mor1kx_dcache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_dcache.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_decode_execute_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_decode_execute_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_decode_execute_cappuccino " "Found entity 1: mor1kx_decode_execute_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_decode_execute_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_decode_execute_cappuccino.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_decode " "Found entity 1: mor1kx_decode" {  } { { "../../rtl/mor1kx/mor1kx_decode.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_decode.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_dmmu.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_dmmu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_dmmu " "Found entity 1: mor1kx_dmmu" {  } { { "../../rtl/mor1kx/mor1kx_dmmu.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_dmmu.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_execute_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_execute_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_execute_alu " "Found entity 1: mor1kx_execute_alu" {  } { { "../../rtl/mor1kx/mor1kx_execute_alu.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_execute_alu.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_execute_ctrl_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_execute_ctrl_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_execute_ctrl_cappuccino " "Found entity 1: mor1kx_execute_ctrl_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_execute_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_execute_ctrl_cappuccino.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378341 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ic_refill IC_REFILL mor1kx_fetch_cappuccino.v(125) " "Verilog HDL Declaration information at mor1kx_fetch_cappuccino.v(125): object \"ic_refill\" differs only in case from object \"IC_REFILL\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 125 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609378356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_fetch_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_fetch_cappuccino " "Found entity 1: mor1kx_fetch_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_fetch_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_fetch_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_fetch_espresso " "Found entity 1: mor1kx_fetch_espresso" {  } { { "../../rtl/mor1kx/mor1kx_fetch_espresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_fetch_espresso.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_fetch_prontoespresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_fetch_prontoespresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_fetch_prontoespresso " "Found entity 1: mor1kx_fetch_prontoespresso" {  } { { "../../rtl/mor1kx/mor1kx_fetch_prontoespresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_fetch_prontoespresso.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_fetch_tcm_prontoespresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_fetch_tcm_prontoespresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_fetch_tcm_prontoespresso " "Found entity 1: mor1kx_fetch_tcm_prontoespresso" {  } { { "../../rtl/mor1kx/mor1kx_fetch_tcm_prontoespresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_fetch_tcm_prontoespresso.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IDLE idle mor1kx_icache.v(58) " "Verilog HDL Declaration information at mor1kx_icache.v(58): object \"IDLE\" differs only in case from object \"idle\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609378466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ read mor1kx_icache.v(59) " "Verilog HDL Declaration information at mor1kx_icache.v(59): object \"READ\" differs only in case from object \"read\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609378466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "REFILL refill mor1kx_icache.v(60) " "Verilog HDL Declaration information at mor1kx_icache.v(60): object \"REFILL\" differs only in case from object \"refill\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609378466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INVALIDATE invalidate mor1kx_icache.v(61) " "Verilog HDL Declaration information at mor1kx_icache.v(61): object \"INVALIDATE\" differs only in case from object \"invalidate\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609378466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_icache.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_icache.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_icache " "Found entity 1: mor1kx_icache" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_immu.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_immu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_immu " "Found entity 1: mor1kx_immu" {  } { { "../../rtl/mor1kx/mor1kx_immu.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_immu.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dc_refill DC_REFILL mor1kx_lsu_cappuccino.v(156) " "Verilog HDL Declaration information at mor1kx_lsu_cappuccino.v(156): object \"dc_refill\" differs only in case from object \"DC_REFILL\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556609378512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_lsu_cappuccino " "Found entity 1: mor1kx_lsu_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_lsu_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_lsu_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_lsu_espresso " "Found entity 1: mor1kx_lsu_espresso" {  } { { "../../rtl/mor1kx/mor1kx_lsu_espresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_espresso.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_pic " "Found entity 1: mor1kx_pic" {  } { { "../../rtl/mor1kx/mor1kx_pic.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_pic.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_rf_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_rf_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_rf_cappuccino " "Found entity 1: mor1kx_rf_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_rf_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_rf_cappuccino.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_rf_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_rf_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_rf_espresso " "Found entity 1: mor1kx_rf_espresso" {  } { { "../../rtl/mor1kx/mor1kx_rf_espresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_rf_espresso.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_simple_dpram_sclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_simple_dpram_sclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_simple_dpram_sclk " "Found entity 1: mor1kx_simple_dpram_sclk" {  } { { "../../rtl/mor1kx/mor1kx_simple_dpram_sclk.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_simple_dpram_sclk.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_store_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_store_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_store_buffer " "Found entity 1: mor1kx_store_buffer" {  } { { "../../rtl/mor1kx/mor1kx_store_buffer.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_store_buffer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_ticktimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_ticktimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_ticktimer " "Found entity 1: mor1kx_ticktimer" {  } { { "../../rtl/mor1kx/mor1kx_ticktimer.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ticktimer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_true_dpram_sclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_true_dpram_sclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_true_dpram_sclk " "Found entity 1: mor1kx_true_dpram_sclk" {  } { { "../../rtl/mor1kx/mor1kx_true_dpram_sclk.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_true_dpram_sclk.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx " "Found entity 1: mor1kx" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_wb_mux_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_wb_mux_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_wb_mux_cappuccino " "Found entity 1: mor1kx_wb_mux_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_wb_mux_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_wb_mux_cappuccino.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_wb_mux_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_wb_mux_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_wb_mux_espresso " "Found entity 1: mor1kx_wb_mux_espresso" {  } { { "../../rtl/mor1kx/mor1kx_wb_mux_espresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_wb_mux_espresso.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/mor1kx/mor1kx_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_wrapper " "Found entity 1: mor1kx_wrapper" {  } { { "../../rtl/mor1kx/mor1kx_wrapper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_wrapper.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609378778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609378778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/tg68k/tg68kdotc_kernel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/tg68k/tg68kdotc_kernel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68KdotC_Kernel-logic " "Found design unit 1: TG68KdotC_Kernel-logic" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68KdotC_Kernel.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609379934 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68KdotC_Kernel " "Found entity 1: TG68KdotC_Kernel" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68KdotC_Kernel.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609379934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609379934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/tg68k/tg68k_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /unamiga/unamigafinal_src/rtl/tg68k/tg68k_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68K_Pack " "Found design unit 1: TG68K_Pack" {  } { { "../../rtl/tg68k/TG68K_Pack.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K_Pack.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609379966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609379966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/tg68k/tg68k_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/tg68k/tg68k_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68K_ALU-logic " "Found design unit 1: TG68K_ALU-logic" {  } { { "../../rtl/tg68k/TG68K_ALU.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K_ALU.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609379981 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68K_ALU " "Found entity 1: TG68K_ALU" {  } { { "../../rtl/tg68k/TG68K_ALU.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K_ALU.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609379981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609379981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src/rtl/tg68k/tg68k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /unamiga/unamigafinal_src/rtl/tg68k/tg68k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68K-logic " "Found design unit 1: TG68K-logic" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609379997 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68K " "Found entity 1: TG68K" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609379997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609379997 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UnAmiga_MIST_AGA_top " "Elaborating entity \"UnAmiga_MIST_AGA_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556609381434 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ram_status UnAmiga_MIST_AGA_top.v(97) " "Verilog HDL warning at UnAmiga_MIST_AGA_top.v(97): object ram_status used but never assigned" {  } { { "../../rtl/soc/UnAmiga_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/soc/UnAmiga_MIST_AGA_top.v" 97 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609381450 "|UnAmiga_MIST_AGA_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_status 0 UnAmiga_MIST_AGA_top.v(97) " "Net \"ram_status\" at UnAmiga_MIST_AGA_top.v(97) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/soc/UnAmiga_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/soc/UnAmiga_MIST_AGA_top.v" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556609381450 "|UnAmiga_MIST_AGA_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "indicators indicators:indicadores " "Elaborating entity \"indicators\" for hierarchy \"indicators:indicadores\"" {  } { { "../../rtl/soc/UnAmiga_MIST_AGA_top.v" "indicadores" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/soc/UnAmiga_MIST_AGA_top.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381450 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r0_out indicators.v(40) " "Verilog HDL or VHDL warning at indicators.v(40): object \"r0_out\" assigned a value but never read" {  } { { "../../rtl/indicators/indicators.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/indicators/indicators.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609381450 "|UnAmiga_MIST_AGA_top|indicators:indicadores"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r1_out indicators.v(40) " "Verilog HDL or VHDL warning at indicators.v(40): object \"r1_out\" assigned a value but never read" {  } { { "../../rtl/indicators/indicators.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/indicators/indicators.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609381450 "|UnAmiga_MIST_AGA_top|indicators:indicadores"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_top ctrl_top:ctrl_top " "Elaborating entity \"ctrl_top\" for hierarchy \"ctrl_top:ctrl_top\"" {  } { { "../../rtl/soc/UnAmiga_MIST_AGA_top.v" "ctrl_top" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/soc/UnAmiga_MIST_AGA_top.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_clk ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk " "Elaborating entity \"ctrl_clk\" for hierarchy \"ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\"" {  } { { "../../rtl/ctrl/ctrl_top.v" "ctrl_clk" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_top.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_clk_altera ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i " "Elaborating entity \"ctrl_clk_altera\" for hierarchy \"ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\"" {  } { { "../../rtl/ctrl/ctrl_clk.v" "ctrl_clk_i" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_clk.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\"" {  } { { "../../rtl/ctrl/ctrl_clk_altera.v" "altpll_component" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_clk_altera.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component " "Elaborated megafunction instantiation \"ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\"" {  } { { "../../rtl/ctrl/ctrl_clk_altera.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_clk_altera.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component " "Instantiated megafunction \"ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ctrl_clk_altera " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ctrl_clk_altera\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609381731 ""}  } { { "../../rtl/ctrl/ctrl_clk_altera.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_clk_altera.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556609381731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ctrl_clk_altera_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ctrl_clk_altera_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_clk_altera_altpll " "Found entity 1: ctrl_clk_altera_altpll" {  } { { "db/ctrl_clk_altera_altpll.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/fpga/UnAmiga/db/ctrl_clk_altera_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609381903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609381903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_clk_altera_altpll ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|ctrl_clk_altera_altpll:auto_generated " "Elaborating entity \"ctrl_clk_altera_altpll\" for hierarchy \"ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|ctrl_clk_altera_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_rst ctrl_top:ctrl_top\|ctrl_rst:ctrl_rst " "Elaborating entity \"ctrl_rst\" for hierarchy \"ctrl_top:ctrl_top\|ctrl_rst:ctrl_rst\"" {  } { { "../../rtl/ctrl/ctrl_top.v" "ctrl_rst" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_top.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmem_bus ctrl_top:ctrl_top\|qmem_bus:ctrl_bus " "Elaborating entity \"qmem_bus\" for hierarchy \"ctrl_top:ctrl_top\|qmem_bus:ctrl_bus\"" {  } { { "../../rtl/ctrl/ctrl_top.v" "ctrl_bus" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_top.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmem_decoder ctrl_top:ctrl_top\|qmem_bus:ctrl_bus\|qmem_decoder:m0_decoder " "Elaborating entity \"qmem_decoder\" for hierarchy \"ctrl_top:ctrl_top\|qmem_bus:ctrl_bus\|qmem_decoder:m0_decoder\"" {  } { { "../../rtl/ctrl/qmem_bus.v" "m0_decoder" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_bus.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 qmem_decoder.v(41) " "Verilog HDL assignment warning at qmem_decoder.v(41): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_decoder.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381950 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "96 32 qmem_decoder.v(63) " "Verilog HDL assignment warning at qmem_decoder.v(63): truncated value with size 96 to match size of target (32)" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_decoder.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381950 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 qmem_decoder.v(64) " "Verilog HDL assignment warning at qmem_decoder.v(64): truncated value with size 3 to match size of target (1)" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_decoder.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381950 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 qmem_decoder.v(65) " "Verilog HDL assignment warning at qmem_decoder.v(65): truncated value with size 3 to match size of target (1)" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_decoder.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381950 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmem_decoder ctrl_top:ctrl_top\|qmem_bus:ctrl_bus\|qmem_decoder:m1_decoder " "Elaborating entity \"qmem_decoder\" for hierarchy \"ctrl_top:ctrl_top\|qmem_bus:ctrl_bus\|qmem_decoder:m1_decoder\"" {  } { { "../../rtl/ctrl/qmem_bus.v" "m1_decoder" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_bus.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 qmem_decoder.v(40) " "Verilog HDL assignment warning at qmem_decoder.v(40): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_decoder.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381950 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 qmem_decoder.v(63) " "Verilog HDL assignment warning at qmem_decoder.v(63): truncated value with size 64 to match size of target (32)" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_decoder.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381950 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 qmem_decoder.v(64) " "Verilog HDL assignment warning at qmem_decoder.v(64): truncated value with size 2 to match size of target (1)" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_decoder.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381950 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 qmem_decoder.v(65) " "Verilog HDL assignment warning at qmem_decoder.v(65): truncated value with size 2 to match size of target (1)" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_decoder.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381950 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmem_arbiter ctrl_top:ctrl_top\|qmem_bus:ctrl_bus\|qmem_arbiter:s0_arbiter " "Elaborating entity \"qmem_arbiter\" for hierarchy \"ctrl_top:ctrl_top\|qmem_bus:ctrl_bus\|qmem_arbiter:s0_arbiter\"" {  } { { "../../rtl/ctrl/qmem_bus.v" "s0_arbiter" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_bus.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 qmem_arbiter.v(56) " "Verilog HDL assignment warning at qmem_arbiter.v(56): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_arbiter.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 qmem_arbiter.v(65) " "Verilog HDL assignment warning at qmem_arbiter.v(65): truncated value with size 2 to match size of target (1)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_arbiter.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 qmem_arbiter.v(66) " "Verilog HDL assignment warning at qmem_arbiter.v(66): truncated value with size 2 to match size of target (1)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_arbiter.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 qmem_arbiter.v(67) " "Verilog HDL assignment warning at qmem_arbiter.v(67): truncated value with size 8 to match size of target (4)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_arbiter.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "44 22 qmem_arbiter.v(68) " "Verilog HDL assignment warning at qmem_arbiter.v(68): truncated value with size 44 to match size of target (22)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_arbiter.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 qmem_arbiter.v(69) " "Verilog HDL assignment warning at qmem_arbiter.v(69): truncated value with size 64 to match size of target (32)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_arbiter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmem_arbiter ctrl_top:ctrl_top\|qmem_bus:ctrl_bus\|qmem_arbiter:s1_arbiter " "Elaborating entity \"qmem_arbiter\" for hierarchy \"ctrl_top:ctrl_top\|qmem_bus:ctrl_bus\|qmem_arbiter:s1_arbiter\"" {  } { { "../../rtl/ctrl/qmem_bus.v" "s1_arbiter" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_bus.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 qmem_arbiter.v(56) " "Verilog HDL assignment warning at qmem_arbiter.v(56): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_arbiter.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 qmem_arbiter.v(65) " "Verilog HDL assignment warning at qmem_arbiter.v(65): truncated value with size 2 to match size of target (1)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_arbiter.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 qmem_arbiter.v(66) " "Verilog HDL assignment warning at qmem_arbiter.v(66): truncated value with size 2 to match size of target (1)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_arbiter.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 qmem_arbiter.v(67) " "Verilog HDL assignment warning at qmem_arbiter.v(67): truncated value with size 8 to match size of target (4)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_arbiter.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "46 23 qmem_arbiter.v(68) " "Verilog HDL assignment warning at qmem_arbiter.v(68): truncated value with size 46 to match size of target (23)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_arbiter.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 qmem_arbiter.v(69) " "Verilog HDL assignment warning at qmem_arbiter.v(69): truncated value with size 64 to match size of target (32)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_arbiter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_wrapper ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu " "Elaborating entity \"mor1kx_wrapper\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\"" {  } { { "../../rtl/ctrl/ctrl_top.v" "ctrl_cpu" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_top.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0 " "Elaborating entity \"mor1kx\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\"" {  } { { "../../rtl/mor1kx/mor1kx_wrapper.v" "mor1kx0" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_wrapper.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381981 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_d_address_o mor1kx.v(137) " "Output port \"avm_d_address_o\" at mor1kx.v(137) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609381981 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_d_byteenable_o mor1kx.v(138) " "Output port \"avm_d_byteenable_o\" at mor1kx.v(138) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609381981 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_d_burstcount_o mor1kx.v(141) " "Output port \"avm_d_burstcount_o\" at mor1kx.v(141) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609381981 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_d_writedata_o mor1kx.v(143) " "Output port \"avm_d_writedata_o\" at mor1kx.v(143) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 143 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609381981 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_i_address_o mor1kx.v(147) " "Output port \"avm_i_address_o\" at mor1kx.v(147) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 147 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609381981 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_i_byteenable_o mor1kx.v(148) " "Output port \"avm_i_byteenable_o\" at mor1kx.v(148) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 148 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609381981 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_i_burstcount_o mor1kx.v(151) " "Output port \"avm_i_burstcount_o\" at mor1kx.v(151) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609381981 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_d_read_o mor1kx.v(139) " "Output port \"avm_d_read_o\" at mor1kx.v(139) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 139 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609381981 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_d_write_o mor1kx.v(142) " "Output port \"avm_d_write_o\" at mor1kx.v(142) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 142 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609381981 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_i_read_o mor1kx.v(149) " "Output port \"avm_i_read_o\" at mor1kx.v(149) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 149 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609381981 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_bus_if_wb32 ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_bus_if_wb32:bus_gen.ibus_bridge " "Elaborating entity \"mor1kx_bus_if_wb32\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_bus_if_wb32:bus_gen.ibus_bridge\"" {  } { { "../../rtl/mor1kx/mor1kx.v" "bus_gen.ibus_bridge" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609381997 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "...\|mor1kx_bus_if_wb32: Wishbone bus IF is B3_REGISTERED_FEEDBACK mor1kx_bus_if_wb32.v(57) " "Verilog HDL Display System Task info at mor1kx_bus_if_wb32.v(57): ...\|mor1kx_bus_if_wb32: Wishbone bus IF is B3_REGISTERED_FEEDBACK" {  } { { "../../rtl/mor1kx/mor1kx_bus_if_wb32.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_bus_if_wb32.v" 57 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609381997 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_bus_if_wb32:bus_gen.ibus_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_bus_if_wb32 ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_bus_if_wb32:bus_gen.dbus_bridge " "Elaborating entity \"mor1kx_bus_if_wb32\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_bus_if_wb32:bus_gen.dbus_bridge\"" {  } { { "../../rtl/mor1kx/mor1kx.v" "bus_gen.dbus_bridge" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382012 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "...\|mor1kx_bus_if_wb32: Wishbone bus IF is B3_REGISTERED_FEEDBACK mor1kx_bus_if_wb32.v(57) " "Verilog HDL Display System Task info at mor1kx_bus_if_wb32.v(57): ...\|mor1kx_bus_if_wb32: Wishbone bus IF is B3_REGISTERED_FEEDBACK" {  } { { "../../rtl/mor1kx/mor1kx_bus_if_wb32.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_bus_if_wb32.v" 57 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609382012 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_bus_if_wb32:bus_gen.dbus_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_cpu ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu " "Elaborating entity \"mor1kx_cpu\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\"" {  } { { "../../rtl/mor1kx/mor1kx.v" "mor1kx_cpu" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_cpu_cappuccino ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu " "Elaborating entity \"mor1kx_cpu_cappuccino\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu.v" "cappuccino.mor1kx_cpu" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_fetch_cappuccino ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino " "Elaborating entity \"mor1kx_fetch_cappuccino\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_fetch_cappuccino" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382169 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "immu_phys_addr mor1kx_fetch_cappuccino.v(137) " "Verilog HDL warning at mor1kx_fetch_cappuccino.v(137): object immu_phys_addr used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 137 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382184 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "tlb_reload_addr mor1kx_fetch_cappuccino.v(148) " "Verilog HDL warning at mor1kx_fetch_cappuccino.v(148): object tlb_reload_addr used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 148 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382184 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tlb_reload_data mor1kx_fetch_cappuccino.v(149) " "Verilog HDL or VHDL warning at mor1kx_fetch_cappuccino.v(149): object \"tlb_reload_data\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382184 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "immu_phys_addr 0 mor1kx_fetch_cappuccino.v(137) " "Net \"immu_phys_addr\" at mor1kx_fetch_cappuccino.v(137) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 137 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556609382184 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tlb_reload_addr 0 mor1kx_fetch_cappuccino.v(148) " "Net \"tlb_reload_addr\" at mor1kx_fetch_cappuccino.v(148) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 148 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556609382184 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spr_bus_dat_immu_o mor1kx_fetch_cappuccino.v(48) " "Output port \"spr_bus_dat_immu_o\" at mor1kx_fetch_cappuccino.v(48) has no driver" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609382184 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spr_bus_ack_immu_o mor1kx_fetch_cappuccino.v(49) " "Output port \"spr_bus_ack_immu_o\" at mor1kx_fetch_cappuccino.v(49) has no driver" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609382184 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_icache ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache " "Elaborating entity \"mor1kx_icache\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache\"" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "icache_gen.mor1kx_icache" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382184 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "idle mor1kx_icache.v(99) " "Verilog HDL or VHDL warning at mor1kx_icache.v(99): object \"idle\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382200 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "tag_lru_out mor1kx_icache.v(117) " "Verilog HDL warning at mor1kx_icache.v(117): object tag_lru_out used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 117 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382200 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tag_lru_in mor1kx_icache.v(122) " "Verilog HDL or VHDL warning at mor1kx_icache.v(122): object \"tag_lru_in\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382200 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "lru mor1kx_icache.v(149) " "Verilog HDL warning at mor1kx_icache.v(149): object lru used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 149 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382200 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "access mor1kx_icache.v(156) " "Verilog HDL or VHDL warning at mor1kx_icache.v(156): object \"access\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382200 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "next_lru_history mor1kx_icache.v(161) " "Verilog HDL warning at mor1kx_icache.v(161): object next_lru_history used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 161 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382200 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mor1kx_icache.v(337) " "Verilog HDL Case Statement information at mor1kx_icache.v(337): all case item expressions in this case statement are onehot" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 337 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1556609382200 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spr_bus_dat_o mor1kx_icache.v(53) " "Output port \"spr_bus_dat_o\" at mor1kx_icache.v(53) has no driver" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609382200 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_simple_dpram_sclk ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache\|mor1kx_simple_dpram_sclk:way_memories\[0\].way_data_ram " "Elaborating entity \"mor1kx_simple_dpram_sclk\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache\|mor1kx_simple_dpram_sclk:way_memories\[0\].way_data_ram\"" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "way_memories\[0\].way_data_ram" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_simple_dpram_sclk ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache\|mor1kx_simple_dpram_sclk:tag_ram " "Elaborating entity \"mor1kx_simple_dpram_sclk\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache\|mor1kx_simple_dpram_sclk:tag_ram\"" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "tag_ram" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_icache.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_decode ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_decode:mor1kx_decode " "Elaborating entity \"mor1kx_decode\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_decode:mor1kx_decode\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_decode" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382278 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mor1kx_decode.v(296) " "Verilog HDL assignment warning at mor1kx_decode.v(296): truncated value with size 32 to match size of target (5)" {  } { { "../../rtl/mor1kx/mor1kx_decode.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_decode.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382294 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode:mor1kx_decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_decode_execute_cappuccino ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino " "Elaborating entity \"mor1kx_decode_execute_cappuccino\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_decode_execute_cappuccino" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_branch_prediction ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_branch_prediction:mor1kx_branch_prediction " "Elaborating entity \"mor1kx_branch_prediction\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_branch_prediction:mor1kx_branch_prediction\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_branch_prediction" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_execute_alu ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_execute_alu:mor1kx_execute_alu " "Elaborating entity \"mor1kx_execute_alu\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_execute_alu:mor1kx_execute_alu\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_execute_alu" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382341 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cmov_result mor1kx_execute_alu.v(176) " "Verilog HDL warning at mor1kx_execute_alu.v(176): object cmov_result used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_execute_alu.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_execute_alu.v" 176 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382387 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_a mor1kx_execute_alu.v(178) " "Verilog HDL or VHDL warning at mor1kx_execute_alu.v(178): object \"decode_a\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_execute_alu.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_execute_alu.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382387 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_b mor1kx_execute_alu.v(179) " "Verilog HDL or VHDL warning at mor1kx_execute_alu.v(179): object \"decode_b\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_execute_alu.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_execute_alu.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382387 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_srl mor1kx_execute_alu.v(621) " "Verilog HDL or VHDL warning at mor1kx_execute_alu.v(621): object \"op_srl\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_execute_alu.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_execute_alu.v" 621 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382387 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mor1kx_execute_alu.v(387) " "Verilog HDL assignment warning at mor1kx_execute_alu.v(387): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/mor1kx/mor1kx_execute_alu.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_execute_alu.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382387 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mor1kx_execute_alu.v(640) " "Verilog HDL assignment warning at mor1kx_execute_alu.v(640): truncated value with size 64 to match size of target (32)" {  } { { "../../rtl/mor1kx/mor1kx_execute_alu.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_execute_alu.v" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382387 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cmov_result 0 mor1kx_execute_alu.v(176) " "Net \"cmov_result\" at mor1kx_execute_alu.v(176) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_execute_alu.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_execute_alu.v" 176 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556609382387 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_lsu_cappuccino ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino " "Elaborating entity \"mor1kx_lsu_cappuccino\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_lsu_cappuccino" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382403 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dc_err mor1kx_lsu_cappuccino.v(144) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(144): object \"dc_err\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dc_ldat mor1kx_lsu_cappuccino.v(146) " "Verilog HDL warning at mor1kx_lsu_cappuccino.v(146): object dc_ldat used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 146 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dc_adr mor1kx_lsu_cappuccino.v(148) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(148): object \"dc_adr\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dc_req mor1kx_lsu_cappuccino.v(150) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(150): object \"dc_req\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dc_we mor1kx_lsu_cappuccino.v(151) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(151): object \"dc_we\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dc_bsel mor1kx_lsu_cappuccino.v(152) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(152): object \"dc_bsel\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dc_refill_allowed mor1kx_lsu_cappuccino.v(155) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(155): object \"dc_refill_allowed\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dc_enabled mor1kx_lsu_cappuccino.v(161) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(161): object \"dc_enabled\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dmmu_phys_addr mor1kx_lsu_cappuccino.v(168) " "Verilog HDL warning at mor1kx_lsu_cappuccino.v(168): object dmmu_phys_addr used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 168 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "except_dtlb_miss_r mor1kx_lsu_cappuccino.v(170) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(170): object \"except_dtlb_miss_r\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "except_dpagefault_r mor1kx_lsu_cappuccino.v(172) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(172): object \"except_dpagefault_r\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dmmu_cache_inhibit mor1kx_lsu_cappuccino.v(173) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(173): object \"dmmu_cache_inhibit\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "tlb_reload_addr mor1kx_lsu_cappuccino.v(177) " "Verilog HDL warning at mor1kx_lsu_cappuccino.v(177): object tlb_reload_addr used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 177 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tlb_reload_data mor1kx_lsu_cappuccino.v(180) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(180): object \"tlb_reload_data\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "store_buffer_atomic mor1kx_lsu_cappuccino.v(193) " "Verilog HDL warning at mor1kx_lsu_cappuccino.v(193): object store_buffer_atomic used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 193 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "atomic_addr mor1kx_lsu_cappuccino.v(202) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(202): object \"atomic_addr\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "swa_success mor1kx_lsu_cappuccino.v(204) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(204): object \"swa_success\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mor1kx_lsu_cappuccino.v(210) " "Verilog HDL assignment warning at mor1kx_lsu_cappuccino.v(210): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dc_ldat 0 mor1kx_lsu_cappuccino.v(146) " "Net \"dc_ldat\" at mor1kx_lsu_cappuccino.v(146) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 146 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dmmu_phys_addr 0 mor1kx_lsu_cappuccino.v(168) " "Net \"dmmu_phys_addr\" at mor1kx_lsu_cappuccino.v(168) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 168 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tlb_reload_addr 0 mor1kx_lsu_cappuccino.v(177) " "Net \"tlb_reload_addr\" at mor1kx_lsu_cappuccino.v(177) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 177 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "store_buffer_atomic 0 mor1kx_lsu_cappuccino.v(193) " "Net \"store_buffer_atomic\" at mor1kx_lsu_cappuccino.v(193) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 193 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spr_bus_dat_dc_o mor1kx_lsu_cappuccino.v(91) " "Output port \"spr_bus_dat_dc_o\" at mor1kx_lsu_cappuccino.v(91) has no driver" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spr_bus_dat_dmmu_o mor1kx_lsu_cappuccino.v(93) " "Output port \"spr_bus_dat_dmmu_o\" at mor1kx_lsu_cappuccino.v(93) has no driver" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spr_bus_ack_dc_o mor1kx_lsu_cappuccino.v(92) " "Output port \"spr_bus_ack_dc_o\" at mor1kx_lsu_cappuccino.v(92) has no driver" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spr_bus_ack_dmmu_o mor1kx_lsu_cappuccino.v(94) " "Output port \"spr_bus_ack_dmmu_o\" at mor1kx_lsu_cappuccino.v(94) has no driver" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 94 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609382419 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_wb_mux_cappuccino ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino " "Elaborating entity \"mor1kx_wb_mux_cappuccino\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_wb_mux_cappuccino" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 1032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_rf_cappuccino ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino " "Elaborating entity \"mor1kx_rf_cappuccino\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_rf_cappuccino" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_simple_dpram_sclk ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino\|mor1kx_simple_dpram_sclk:rfa " "Elaborating entity \"mor1kx_simple_dpram_sclk\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino\|mor1kx_simple_dpram_sclk:rfa\"" {  } { { "../../rtl/mor1kx/mor1kx_rf_cappuccino.v" "rfa" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_rf_cappuccino.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_execute_ctrl_cappuccino ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino " "Elaborating entity \"mor1kx_execute_ctrl_cappuccino\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_execute_ctrl_cappuccino" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 1289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_ctrl_cappuccino ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino " "Elaborating entity \"mor1kx_ctrl_cappuccino\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_ctrl_cappuccino" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 1474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382622 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_picmr mor1kx_ctrl_cappuccino.v(236) " "Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(236): object \"spr_picmr\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_picsr mor1kx_ctrl_cappuccino.v(237) " "Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(237): object \"spr_picsr\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_ttmr mor1kx_ctrl_cappuccino.v(240) " "Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(240): object \"spr_ttmr\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 240 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_ttcr mor1kx_ctrl_cappuccino.v(241) " "Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(241): object \"spr_ttcr\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_dmr1 mor1kx_ctrl_cappuccino.v(292) " "Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(292): object \"spr_dmr1\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_dmr2 mor1kx_ctrl_cappuccino.v(293) " "Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(293): object \"spr_dmr2\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 293 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_dsr mor1kx_ctrl_cappuccino.v(294) " "Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(294): object \"spr_dsr\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_drr mor1kx_ctrl_cappuccino.v(295) " "Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(295): object \"spr_drr\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pstep mor1kx_ctrl_cappuccino.v(301) " "Verilog HDL warning at mor1kx_ctrl_cappuccino.v(301): object pstep used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 301 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "stepped_into_exception mor1kx_ctrl_cappuccino.v(304) " "Verilog HDL warning at mor1kx_ctrl_cappuccino.v(304): object stepped_into_exception used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 304 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "stepped_into_rfe mor1kx_ctrl_cappuccino.v(305) " "Verilog HDL warning at mor1kx_ctrl_cappuccino.v(305): object stepped_into_rfe used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 305 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "stall_on_trap mor1kx_ctrl_cappuccino.v(308) " "Verilog HDL warning at mor1kx_ctrl_cappuccino.v(308): object stall_on_trap used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 308 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_read mor1kx_ctrl_cappuccino.v(313) " "Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(313): object \"spr_read\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 313 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mor1kx_ctrl_cappuccino.v(355) " "Verilog HDL assignment warning at mor1kx_ctrl_cappuccino.v(355): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "mor1kx_ctrl_cappuccino.v(421) " "Verilog HDL Casex/Casez warning at mor1kx_ctrl_cappuccino.v(421): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 421 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mor1kx_ctrl_cappuccino.v(713) " "Verilog HDL assignment warning at mor1kx_ctrl_cappuccino.v(713): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mor1kx_ctrl_cappuccino.v(718) " "Verilog HDL assignment warning at mor1kx_ctrl_cappuccino.v(718): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mor1kx_ctrl_cappuccino.v(722) " "Verilog HDL assignment warning at mor1kx_ctrl_cappuccino.v(722): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mor1kx_ctrl_cappuccino.v(995) " "Verilog HDL assignment warning at mor1kx_ctrl_cappuccino.v(995): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pstep\[2..0\] 0 mor1kx_ctrl_cappuccino.v(301) " "Net \"pstep\[2..0\]\" at mor1kx_ctrl_cappuccino.v(301) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 301 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "stepped_into_exception 0 mor1kx_ctrl_cappuccino.v(304) " "Net \"stepped_into_exception\" at mor1kx_ctrl_cappuccino.v(304) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 304 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "stepped_into_rfe 0 mor1kx_ctrl_cappuccino.v(305) " "Net \"stepped_into_rfe\" at mor1kx_ctrl_cappuccino.v(305) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 305 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "stall_on_trap 0 mor1kx_ctrl_cappuccino.v(308) " "Net \"stall_on_trap\" at mor1kx_ctrl_cappuccino.v(308) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 308 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556609382637 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_cfgrs ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino\|mor1kx_cfgrs:mor1kx_cfgrs " "Elaborating entity \"mor1kx_cfgrs\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino\|mor1kx_cfgrs:mor1kx_cfgrs\"" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "mor1kx_cfgrs" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382653 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mor1kx_cfgrs.v(98) " "Verilog HDL assignment warning at mor1kx_cfgrs.v(98): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cfgrs.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382653 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mor1kx_cfgrs.v(147) " "Verilog HDL assignment warning at mor1kx_cfgrs.v(147): truncated value with size 32 to match size of target (3)" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cfgrs.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382653 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mor1kx_cfgrs.v(150) " "Verilog HDL assignment warning at mor1kx_cfgrs.v(150): truncated value with size 32 to match size of target (2)" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cfgrs.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382653 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mor1kx_cfgrs.v(167) " "Verilog HDL assignment warning at mor1kx_cfgrs.v(167): truncated value with size 32 to match size of target (3)" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cfgrs.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382653 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mor1kx_cfgrs.v(170) " "Verilog HDL assignment warning at mor1kx_cfgrs.v(170): truncated value with size 32 to match size of target (2)" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cfgrs.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382653 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mor1kx_cfgrs.v(191) " "Verilog HDL assignment warning at mor1kx_cfgrs.v(191): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cfgrs.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382653 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mor1kx_cfgrs.v(195) " "Verilog HDL assignment warning at mor1kx_cfgrs.v(195): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cfgrs.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382653 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mor1kx_cfgrs.v(220) " "Verilog HDL assignment warning at mor1kx_cfgrs.v(220): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cfgrs.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382653 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mor1kx_cfgrs.v(224) " "Verilog HDL assignment warning at mor1kx_cfgrs.v(224): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cfgrs.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382653 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spr_dmmucfgr\[14..12\] mor1kx_cfgrs.v(69) " "Output port \"spr_dmmucfgr\[14..12\]\" at mor1kx_cfgrs.v(69) has no driver" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cfgrs.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609382653 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spr_immucfgr\[14..12\] mor1kx_cfgrs.v(70) " "Output port \"spr_immucfgr\[14..12\]\" at mor1kx_cfgrs.v(70) has no driver" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/mor1kx/mor1kx_cfgrs.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609382653 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_boot ctrl_top:ctrl_top\|ctrl_boot:ctrl_rom " "Elaborating entity \"ctrl_boot\" for hierarchy \"ctrl_top:ctrl_top\|ctrl_boot:ctrl_rom\"" {  } { { "../../rtl/ctrl/ctrl_top.v" "ctrl_rom" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_top.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_regs ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs " "Elaborating entity \"ctrl_regs\" for hierarchy \"ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\"" {  } { { "../../rtl/ctrl/ctrl_top.v" "ctrl_regs" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_top.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382747 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sys_stat_en ctrl_regs.v(136) " "Verilog HDL or VHDL warning at ctrl_regs.v(136): object \"sys_stat_en\" assigned a value but never read" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_regs.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382762 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_en ctrl_regs.v(219) " "Verilog HDL or VHDL warning at ctrl_regs.v(219): object \"rx_en\" assigned a value but never read" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_regs.v" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382762 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_stat_en ctrl_regs.v(221) " "Verilog HDL or VHDL warning at ctrl_regs.v(221): object \"uart_stat_en\" assigned a value but never read" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_regs.v" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382762 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ctrl_regs.v(235) " "Verilog HDL assignment warning at ctrl_regs.v(235): truncated value with size 32 to match size of target (5)" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_regs.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382762 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ctrl_regs.v(242) " "Verilog HDL assignment warning at ctrl_regs.v(242): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_regs.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382762 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ctrl_regs.v(252) " "Verilog HDL assignment warning at ctrl_regs.v(252): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/ctrl_regs.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609382762 "|UnAmiga_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmem_bridge qmem_bridge:qmem_bridge " "Elaborating entity \"qmem_bridge\" for hierarchy \"qmem_bridge:qmem_bridge\"" {  } { { "../../rtl/soc/UnAmiga_MIST_AGA_top.v" "qmem_bridge" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/soc/UnAmiga_MIST_AGA_top.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382762 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cs_posedge qmem_bridge.v(46) " "Verilog HDL or VHDL warning at qmem_bridge.v(46): object \"cs_posedge\" assigned a value but never read" {  } { { "../../rtl/ctrl/qmem_bridge.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/ctrl/qmem_bridge.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609382778 "|UnAmiga_MIST_AGA_top|qmem_bridge:qmem_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amiga_clk amiga_clk:amiga_clk " "Elaborating entity \"amiga_clk\" for hierarchy \"amiga_clk:amiga_clk\"" {  } { { "../../rtl/soc/UnAmiga_MIST_AGA_top.v" "amiga_clk" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/soc/UnAmiga_MIST_AGA_top.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amiga_clk_altera amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i " "Elaborating entity \"amiga_clk_altera\" for hierarchy \"amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\"" {  } { { "../../rtl/clock/amiga_clk.v" "amiga_clk_i" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/clock/amiga_clk.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\"" {  } { { "../../rtl/clock/amiga_clk_altera.v" "altpll_component" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/clock/amiga_clk_altera.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component " "Elaborated megafunction instantiation \"amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\"" {  } { { "../../rtl/clock/amiga_clk_altera.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/clock/amiga_clk_altera.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609382872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component " "Instantiated megafunction \"amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 7 " "Parameter \"clk0_divide_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 16 " "Parameter \"clk0_multiply_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 7 " "Parameter \"clk1_divide_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 7 " "Parameter \"clk2_divide_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 16 " "Parameter \"clk2_multiply_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -3540 " "Parameter \"clk2_phase_shift\" = \"-3540\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=amiga_clk_altera " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=amiga_clk_altera\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609382872 ""}  } { { "../../rtl/clock/amiga_clk_altera.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/clock/amiga_clk_altera.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556609382872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/amiga_clk_altera_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/amiga_clk_altera_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 amiga_clk_altera_altpll " "Found entity 1: amiga_clk_altera_altpll" {  } { { "db/amiga_clk_altera_altpll.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/fpga/UnAmiga/db/amiga_clk_altera_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609383075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609383075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amiga_clk_altera_altpll amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated " "Elaborating entity \"amiga_clk_altera_altpll\" for hierarchy \"amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609383075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68K TG68K:tg68k " "Elaborating entity \"TG68K\" for hierarchy \"TG68K:tg68k\"" {  } { { "../../rtl/soc/UnAmiga_MIST_AGA_top.v" "tg68k" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/soc/UnAmiga_MIST_AGA_top.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609383091 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vmaena TG68K.vhd(133) " "Verilog HDL or VHDL warning at TG68K.vhd(133): object \"vmaena\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383106 "|UnAmiga_MIST_AGA_top|TG68K:tg68k"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_ena TG68K.vhd(134) " "Verilog HDL or VHDL warning at TG68K.vhd(134): object \"state_ena\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383106 "|UnAmiga_MIST_AGA_top|TG68K:tg68k"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "autoconfig_data3 TG68K.vhd(141) " "Verilog HDL or VHDL warning at TG68K.vhd(141): object \"autoconfig_data3\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383106 "|UnAmiga_MIST_AGA_top|TG68K:tg68k"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NMI_active TG68K.vhd(166) " "Verilog HDL or VHDL warning at TG68K.vhd(166): object \"NMI_active\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383106 "|UnAmiga_MIST_AGA_top|TG68K:tg68k"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fastramcfg TG68K.vhd(355) " "VHDL Process Statement warning at TG68K.vhd(355): signal \"fastramcfg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556609383106 "|UnAmiga_MIST_AGA_top|TG68K:tg68k"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpuaddr TG68K.vhd(356) " "VHDL Process Statement warning at TG68K.vhd(356): signal \"cpuaddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556609383106 "|UnAmiga_MIST_AGA_top|TG68K:tg68k"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fastramcfg TG68K.vhd(359) " "VHDL Process Statement warning at TG68K.vhd(359): signal \"fastramcfg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556609383106 "|UnAmiga_MIST_AGA_top|TG68K:tg68k"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fastramcfg TG68K.vhd(375) " "VHDL Process Statement warning at TG68K.vhd(375): signal \"fastramcfg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556609383106 "|UnAmiga_MIST_AGA_top|TG68K:tg68k"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpuaddr TG68K.vhd(376) " "VHDL Process Statement warning at TG68K.vhd(376): signal \"cpuaddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 376 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556609383106 "|UnAmiga_MIST_AGA_top|TG68K:tg68k"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "eth_en TG68K.vhd(393) " "VHDL Process Statement warning at TG68K.vhd(393): signal \"eth_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 393 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556609383106 "|UnAmiga_MIST_AGA_top|TG68K:tg68k"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpuaddr TG68K.vhd(394) " "VHDL Process Statement warning at TG68K.vhd(394): signal \"cpuaddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556609383106 "|UnAmiga_MIST_AGA_top|TG68K:tg68k"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sel_eth TG68K.vhd(58) " "Output port \"sel_eth\" at TG68K.vhd(58) has no driver" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609383106 "|UnAmiga_MIST_AGA_top|TG68K:tg68k"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68KdotC_Kernel TG68K:tg68k\|TG68KdotC_Kernel:pf68K_Kernel_inst " "Elaborating entity \"TG68KdotC_Kernel\" for hierarchy \"TG68K:tg68k\|TG68KdotC_Kernel:pf68K_Kernel_inst\"" {  } { { "../../rtl/tg68k/TG68K.vhd" "pf68K_Kernel_inst" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609383106 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_write_mode TG68KdotC_Kernel.vhd(228) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(228): object \"illegal_write_mode\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68KdotC_Kernel.vhd" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383216 "|UnAmiga_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_read_mode TG68KdotC_Kernel.vhd(229) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(229): object \"illegal_read_mode\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68KdotC_Kernel.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383216 "|UnAmiga_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_byteaddr TG68KdotC_Kernel.vhd(230) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(230): object \"illegal_byteaddr\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68KdotC_Kernel.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383216 "|UnAmiga_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte TG68KdotC_Kernel.vhd(250) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(250): object \"byte\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68KdotC_Kernel.vhd" 250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383216 "|UnAmiga_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exec_d TG68KdotC_Kernel.vhd(285) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(285): object \"exec_d\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68KdotC_Kernel.vhd" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383216 "|UnAmiga_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_write_tmp TG68KdotC_Kernel.vhd(585) " "VHDL Process Statement warning at TG68KdotC_Kernel.vhd(585): signal \"data_write_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68KdotC_Kernel.vhd" 585 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556609383216 "|UnAmiga_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_data_in TG68KdotC_Kernel.vhd(3081) " "VHDL Process Statement warning at TG68KdotC_Kernel.vhd(3081): signal \"last_data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68KdotC_Kernel.vhd" 3081 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556609383216 "|UnAmiga_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68K_ALU TG68K:tg68k\|TG68KdotC_Kernel:pf68K_Kernel_inst\|TG68K_ALU:ALU " "Elaborating entity \"TG68K_ALU\" for hierarchy \"TG68K:tg68k\|TG68KdotC_Kernel:pf68K_Kernel_inst\|TG68K_ALU:ALU\"" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "ALU" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68KdotC_Kernel.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609383216 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exe_opcode TG68K_ALU.vhd(330) " "VHDL Process Statement warning at TG68K_ALU.vhd(330): signal \"exe_opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../rtl/tg68k/TG68K_ALU.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K_ALU.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556609383294 "|UnAmiga_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bf_loff_dir TG68K_ALU.vhd(496) " "VHDL Process Statement warning at TG68K_ALU.vhd(496): signal \"bf_loff_dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../rtl/tg68k/TG68K_ALU.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/tg68k/TG68K_ALU.vhd" 496 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556609383294 "|UnAmiga_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_ctrl:sdram " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_ctrl:sdram\"" {  } { { "../../rtl/soc/UnAmiga_MIST_AGA_top.v" "sdram" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/soc/UnAmiga_MIST_AGA_top.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609383309 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuAddr_reg sdram_ctrl.v(261) " "Verilog HDL or VHDL warning at sdram_ctrl.v(261): object \"cpuAddr_reg\" assigned a value but never read" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/sdram_ctrl.v" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpustate_reg sdram_ctrl.v(262) " "Verilog HDL or VHDL warning at sdram_ctrl.v(262): object \"cpustate_reg\" assigned a value but never read" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/sdram_ctrl.v" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuL_reg sdram_ctrl.v(263) " "Verilog HDL or VHDL warning at sdram_ctrl.v(263): object \"cpuL_reg\" assigned a value but never read" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/sdram_ctrl.v" 263 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuU_reg sdram_ctrl.v(264) " "Verilog HDL or VHDL warning at sdram_ctrl.v(264): object \"cpuU_reg\" assigned a value but never read" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/sdram_ctrl.v" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_dma_reg sdram_ctrl.v(265) " "Verilog HDL or VHDL warning at sdram_ctrl.v(265): object \"cpu_dma_reg\" assigned a value but never read" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/sdram_ctrl.v" 265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuWR_reg sdram_ctrl.v(266) " "Verilog HDL or VHDL warning at sdram_ctrl.v(266): object \"cpuWR_reg\" assigned a value but never read" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/sdram_ctrl.v" 266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdram_ctrl.v(249) " "Verilog HDL assignment warning at sdram_ctrl.v(249): truncated value with size 32 to match size of target (2)" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/sdram_ctrl.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cache sdram_ctrl:sdram\|cpu_cache:cpu_cache " "Elaborating entity \"cpu_cache\" for hierarchy \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\"" {  } { { "../../rtl/sdram/sdram_ctrl.v" "cpu_cache" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/sdram_ctrl.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_state_r cpu_cache.v(66) " "Verilog HDL or VHDL warning at cpu_cache.v(66): object \"cpu_state_r\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_adr_r cpu_cache.v(67) " "Verilog HDL or VHDL warning at cpu_cache.v(67): object \"cpu_adr_r\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_bs_r cpu_cache.v(68) " "Verilog HDL or VHDL warning at cpu_cache.v(68): object \"cpu_bs_r\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_dat_w_r cpu_cache.v(69) " "Verilog HDL or VHDL warning at cpu_cache.v(69): object \"cpu_dat_w_r\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdr_dat_r_r cpu_cache.v(70) " "Verilog HDL or VHDL warning at cpu_cache.v(70): object \"sdr_dat_r_r\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_rw cpu_cache.v(73) " "Verilog HDL or VHDL warning at cpu_cache.v(73): object \"cpu_rw\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tag_dat_r_reg cpu_cache.v(95) " "Verilog HDL or VHDL warning at cpu_cache.v(95): object \"tag_dat_r_reg\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tag_hit cpu_cache.v(99) " "Verilog HDL or VHDL warning at cpu_cache.v(99): object \"tag_hit\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_dat_r_0_reg cpu_cache.v(109) " "Verilog HDL or VHDL warning at cpu_cache.v(109): object \"mem_dat_r_0_reg\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_dat_r_1_reg cpu_cache.v(110) " "Verilog HDL or VHDL warning at cpu_cache.v(110): object \"mem_dat_r_1_reg\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_wb cpu_cache.v(164) " "Verilog HDL or VHDL warning at cpu_cache.v(164): object \"cpu_wb\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack cpu_cache.v(181) " "Verilog HDL or VHDL warning at cpu_cache.v(181): object \"ack\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdr_dat_w cpu_cache.v(29) " "Output port \"sdr_dat_w\" at cpu_cache.v(29) has no driver" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdr_cpu_act cpu_cache.v(31) " "Output port \"sdr_cpu_act\" at cpu_cache.v(31) has no driver" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 "|UnAmiga_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tpram_128x32 sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram " "Elaborating entity \"tpram_128x32\" for hierarchy \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\"" {  } { { "../../rtl/sdram/cpu_cache.v" "tag_ram" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609383325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\|altsyncram:altsyncram_component\"" {  } { { "../../rtl/sdram/tpram_128x32.v" "altsyncram_component" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/tpram_128x32.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609383653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\|altsyncram:altsyncram_component\"" {  } { { "../../rtl/sdram/tpram_128x32.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/tpram_128x32.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609383653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383653 ""}  } { { "../../rtl/sdram/tpram_128x32.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/tpram_128x32.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556609383653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c4p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c4p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c4p1 " "Found entity 1: altsyncram_c4p1" {  } { { "db/altsyncram_c4p1.tdf" "" { Text "F:/UnAmiga/UnAmigaFinal_src/fpga/UnAmiga/db/altsyncram_c4p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609383934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609383934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c4p1 sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\|altsyncram:altsyncram_component\|altsyncram_c4p1:auto_generated " "Elaborating entity \"altsyncram_c4p1\" for hierarchy \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\|altsyncram:altsyncram_component\|altsyncram_c4p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609383934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tpram_be_512x16 sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0 " "Elaborating entity \"tpram_be_512x16\" for hierarchy \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0\"" {  } { { "../../rtl/sdram/cpu_cache.v" "mem_ram_0" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/cpu_cache.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609383966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0\|altsyncram:altsyncram_component\"" {  } { { "../../rtl/sdram/tpram_be_512x16.v" "altsyncram_component" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/tpram_be_512x16.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609383997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0\|altsyncram:altsyncram_component\"" {  } { { "../../rtl/sdram/tpram_be_512x16.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/tpram_be_512x16.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609383997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609383997 ""}  } { { "../../rtl/sdram/tpram_be_512x16.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/sdram/tpram_be_512x16.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556609383997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q5r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q5r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q5r1 " "Found entity 1: altsyncram_q5r1" {  } { { "db/altsyncram_q5r1.tdf" "" { Text "F:/UnAmiga/UnAmigaFinal_src/fpga/UnAmiga/db/altsyncram_q5r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609384200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609384200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q5r1 sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0\|altsyncram:altsyncram_component\|altsyncram_q5r1:auto_generated " "Elaborating entity \"altsyncram_q5r1\" for hierarchy \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0\|altsyncram:altsyncram_component\|altsyncram_q5r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimig minimig:minimig " "Elaborating entity \"minimig\" for hierarchy \"minimig:minimig\"" {  } { { "../../rtl/soc/UnAmiga_MIST_AGA_top.v" "minimig" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/soc/UnAmiga_MIST_AGA_top.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384294 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 minimig.v(434) " "Verilog HDL assignment warning at minimig.v(434): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/minimig/minimig.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384294 "|UnAmiga_MIST_AGA_top|minimig:minimig"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 minimig.v(459) " "Verilog HDL assignment warning at minimig.v(459): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/minimig/minimig.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384294 "|UnAmiga_MIST_AGA_top|minimig:minimig"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agnus minimig:minimig\|agnus:AGNUS1 " "Elaborating entity \"agnus\" for hierarchy \"minimig:minimig\|agnus:AGNUS1\"" {  } { { "../../rtl/minimig/minimig.v" "AGNUS1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agnus_refresh minimig:minimig\|agnus:AGNUS1\|agnus_refresh:ref1 " "Elaborating entity \"agnus_refresh\" for hierarchy \"minimig:minimig\|agnus:AGNUS1\|agnus_refresh:ref1\"" {  } { { "../../rtl/minimig/agnus.v" "ref1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agnus_diskdma minimig:minimig\|agnus:AGNUS1\|agnus_diskdma:dsk1 " "Elaborating entity \"agnus_diskdma\" for hierarchy \"minimig:minimig\|agnus:AGNUS1\|agnus_diskdma:dsk1\"" {  } { { "../../rtl/minimig/agnus.v" "dsk1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agnus_audiodma minimig:minimig\|agnus:AGNUS1\|agnus_audiodma:aud1 " "Elaborating entity \"agnus_audiodma\" for hierarchy \"minimig:minimig\|agnus:AGNUS1\|agnus_audiodma:aud1\"" {  } { { "../../rtl/minimig/agnus.v" "aud1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agnus_bitplanedma minimig:minimig\|agnus:AGNUS1\|agnus_bitplanedma:bpd1 " "Elaborating entity \"agnus_bitplanedma\" for hierarchy \"minimig:minimig\|agnus:AGNUS1\|agnus_bitplanedma:bpd1\"" {  } { { "../../rtl/minimig/agnus.v" "bpd1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agnus_spritedma minimig:minimig\|agnus:AGNUS1\|agnus_spritedma:spr1 " "Elaborating entity \"agnus_spritedma\" for hierarchy \"minimig:minimig\|agnus:AGNUS1\|agnus_spritedma:spr1\"" {  } { { "../../rtl/minimig/agnus.v" "spr1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agnus_copper minimig:minimig\|agnus:AGNUS1\|agnus_copper:cp1 " "Elaborating entity \"agnus_copper\" for hierarchy \"minimig:minimig\|agnus:AGNUS1\|agnus_copper:cp1\"" {  } { { "../../rtl/minimig/agnus.v" "cp1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agnus_blitter minimig:minimig\|agnus:AGNUS1\|agnus_blitter:bl1 " "Elaborating entity \"agnus_blitter\" for hierarchy \"minimig:minimig\|agnus:AGNUS1\|agnus_blitter:bl1\"" {  } { { "../../rtl/minimig/agnus.v" "bl1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agnus_blitter_barrelshifter minimig:minimig\|agnus:AGNUS1\|agnus_blitter:bl1\|agnus_blitter_barrelshifter:barrel_shifter_A " "Elaborating entity \"agnus_blitter_barrelshifter\" for hierarchy \"minimig:minimig\|agnus:AGNUS1\|agnus_blitter:bl1\|agnus_blitter_barrelshifter:barrel_shifter_A\"" {  } { { "../../rtl/minimig/agnus_blitter.v" "barrel_shifter_A" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agnus_blitter_minterm minimig:minimig\|agnus:AGNUS1\|agnus_blitter:bl1\|agnus_blitter_minterm:bltmt1 " "Elaborating entity \"agnus_blitter_minterm\" for hierarchy \"minimig:minimig\|agnus:AGNUS1\|agnus_blitter:bl1\|agnus_blitter_minterm:bltmt1\"" {  } { { "../../rtl/minimig/agnus_blitter.v" "bltmt1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agnus_blitter_fill minimig:minimig\|agnus:AGNUS1\|agnus_blitter:bl1\|agnus_blitter_fill:bltfl1 " "Elaborating entity \"agnus_blitter_fill\" for hierarchy \"minimig:minimig\|agnus:AGNUS1\|agnus_blitter:bl1\|agnus_blitter_fill:bltfl1\"" {  } { { "../../rtl/minimig/agnus_blitter.v" "bltfl1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agnus_blitter_adrgen minimig:minimig\|agnus:AGNUS1\|agnus_blitter:bl1\|agnus_blitter_adrgen:address_generator_1 " "Elaborating entity \"agnus_blitter_adrgen\" for hierarchy \"minimig:minimig\|agnus:AGNUS1\|agnus_blitter:bl1\|agnus_blitter_adrgen:address_generator_1\"" {  } { { "../../rtl/minimig/agnus_blitter.v" "address_generator_1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_blitter.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agnus_beamcounter minimig:minimig\|agnus:AGNUS1\|agnus_beamcounter:bc1 " "Elaborating entity \"agnus_beamcounter\" for hierarchy \"minimig:minimig\|agnus:AGNUS1\|agnus_beamcounter:bc1\"" {  } { { "../../rtl/minimig/agnus.v" "bc1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lpendis agnus_beamcounter.v(141) " "Verilog HDL or VHDL warning at agnus_beamcounter.v(141): object \"lpendis\" assigned a value but never read" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cscben agnus_beamcounter.v(144) " "Verilog HDL or VHDL warning at agnus_beamcounter.v(144): object \"cscben\" assigned a value but never read" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "displaydual agnus_beamcounter.v(148) " "Verilog HDL or VHDL warning at agnus_beamcounter.v(148): object \"displaydual\" assigned a value but never read" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "displaypal agnus_beamcounter.v(149) " "Verilog HDL or VHDL warning at agnus_beamcounter.v(149): object \"displaypal\" assigned a value but never read" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "varcsyen agnus_beamcounter.v(150) " "Verilog HDL or VHDL warning at agnus_beamcounter.v(150): object \"varcsyen\" assigned a value but never read" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blanken agnus_beamcounter.v(151) " "Verilog HDL or VHDL warning at agnus_beamcounter.v(151): object \"blanken\" assigned a value but never read" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csynctrue agnus_beamcounter.v(152) " "Verilog HDL or VHDL warning at agnus_beamcounter.v(152): object \"csynctrue\" assigned a value but never read" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vsynctrue agnus_beamcounter.v(153) " "Verilog HDL or VHDL warning at agnus_beamcounter.v(153): object \"vsynctrue\" assigned a value but never read" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hsynctrue agnus_beamcounter.v(154) " "Verilog HDL or VHDL warning at agnus_beamcounter.v(154): object \"hsynctrue\" assigned a value but never read" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vbl_reg agnus_beamcounter.v(416) " "Verilog HDL or VHDL warning at agnus_beamcounter.v(416): object \"vbl_reg\" assigned a value but never read" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 416 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 agnus_beamcounter.v(202) " "Verilog HDL assignment warning at agnus_beamcounter.v(202): truncated value with size 32 to match size of target (9)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 agnus_beamcounter.v(203) " "Verilog HDL assignment warning at agnus_beamcounter.v(203): truncated value with size 32 to match size of target (9)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 agnus_beamcounter.v(204) " "Verilog HDL assignment warning at agnus_beamcounter.v(204): truncated value with size 32 to match size of target (9)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 agnus_beamcounter.v(205) " "Verilog HDL assignment warning at agnus_beamcounter.v(205): truncated value with size 32 to match size of target (9)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 agnus_beamcounter.v(206) " "Verilog HDL assignment warning at agnus_beamcounter.v(206): truncated value with size 32 to match size of target (9)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 agnus_beamcounter.v(208) " "Verilog HDL assignment warning at agnus_beamcounter.v(208): truncated value with size 32 to match size of target (11)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 agnus_beamcounter.v(209) " "Verilog HDL assignment warning at agnus_beamcounter.v(209): truncated value with size 32 to match size of target (11)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 agnus_beamcounter.v(210) " "Verilog HDL assignment warning at agnus_beamcounter.v(210): truncated value with size 32 to match size of target (11)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 agnus_beamcounter.v(244) " "Verilog HDL assignment warning at agnus_beamcounter.v(244): truncated value with size 32 to match size of target (9)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 agnus_beamcounter.v(245) " "Verilog HDL assignment warning at agnus_beamcounter.v(245): truncated value with size 32 to match size of target (9)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 agnus_beamcounter.v(246) " "Verilog HDL assignment warning at agnus_beamcounter.v(246): truncated value with size 32 to match size of target (9)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 agnus_beamcounter.v(247) " "Verilog HDL assignment warning at agnus_beamcounter.v(247): truncated value with size 32 to match size of target (9)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 agnus_beamcounter.v(248) " "Verilog HDL assignment warning at agnus_beamcounter.v(248): truncated value with size 32 to match size of target (9)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 agnus_beamcounter.v(250) " "Verilog HDL assignment warning at agnus_beamcounter.v(250): truncated value with size 32 to match size of target (11)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 agnus_beamcounter.v(251) " "Verilog HDL assignment warning at agnus_beamcounter.v(251): truncated value with size 32 to match size of target (11)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 agnus_beamcounter.v(252) " "Verilog HDL assignment warning at agnus_beamcounter.v(252): truncated value with size 32 to match size of target (11)" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/agnus_beamcounter.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384700 "|UnAmiga_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paula minimig:minimig\|paula:PAULA1 " "Elaborating entity \"paula\" for hierarchy \"minimig:minimig\|paula:PAULA1\"" {  } { { "../../rtl/minimig/minimig.v" "PAULA1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paula_uart minimig:minimig\|paula:PAULA1\|paula_uart:pu1 " "Elaborating entity \"paula_uart\" for hierarchy \"minimig:minimig\|paula:PAULA1\|paula_uart:pu1\"" {  } { { "../../rtl/minimig/paula.v" "pu1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paula_intcontroller minimig:minimig\|paula:PAULA1\|paula_intcontroller:pi1 " "Elaborating entity \"paula_intcontroller\" for hierarchy \"minimig:minimig\|paula:PAULA1\|paula_intcontroller:pi1\"" {  } { { "../../rtl/minimig/paula.v" "pi1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paula_floppy minimig:minimig\|paula:PAULA1\|paula_floppy:pf1 " "Elaborating entity \"paula_floppy\" for hierarchy \"minimig:minimig\|paula:PAULA1\|paula_floppy:pf1\"" {  } { { "../../rtl/minimig/paula.v" "pf1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paula_floppy_fifo minimig:minimig\|paula:PAULA1\|paula_floppy:pf1\|paula_floppy_fifo:db1 " "Elaborating entity \"paula_floppy_fifo\" for hierarchy \"minimig:minimig\|paula:PAULA1\|paula_floppy:pf1\|paula_floppy_fifo:db1\"" {  } { { "../../rtl/minimig/paula_floppy.v" "db1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_floppy.v" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paula_audio minimig:minimig\|paula:PAULA1\|paula_audio:ad1 " "Elaborating entity \"paula_audio\" for hierarchy \"minimig:minimig\|paula:PAULA1\|paula_audio:ad1\"" {  } { { "../../rtl/minimig/paula.v" "ad1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paula_audio_channel minimig:minimig\|paula:PAULA1\|paula_audio:ad1\|paula_audio_channel:ach0 " "Elaborating entity \"paula_audio_channel\" for hierarchy \"minimig:minimig\|paula:PAULA1\|paula_audio:ad1\|paula_audio_channel:ach0\"" {  } { { "../../rtl/minimig/paula_audio.v" "ach0" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384841 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "volcntrld paula_audio_channel.v(39) " "Verilog HDL or VHDL warning at paula_audio_channel.v(39): object \"volcntrld\" assigned a value but never read" {  } { { "../../rtl/minimig/paula_audio_channel.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_channel.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609384841 "|UnAmiga_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 paula_audio_channel.v(151) " "Verilog HDL assignment warning at paula_audio_channel.v(151): truncated value with size 32 to match size of target (16)" {  } { { "../../rtl/minimig/paula_audio_channel.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_channel.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384841 "|UnAmiga_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paula_audio_mixer minimig:minimig\|paula:PAULA1\|paula_audio:ad1\|paula_audio_mixer:mix " "Elaborating entity \"paula_audio_mixer\" for hierarchy \"minimig:minimig\|paula:PAULA1\|paula_audio:ad1\|paula_audio_mixer:mix\"" {  } { { "../../rtl/minimig/paula_audio.v" "mix" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paula_audio_volume minimig:minimig\|paula:PAULA1\|paula_audio:ad1\|paula_audio_mixer:mix\|paula_audio_volume:sv0 " "Elaborating entity \"paula_audio_volume\" for hierarchy \"minimig:minimig\|paula:PAULA1\|paula_audio:ad1\|paula_audio_mixer:mix\|paula_audio_volume:sv0\"" {  } { { "../../rtl/minimig/paula_audio_mixer.v" "sv0" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_mixer.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paula_audio_sigmadelta minimig:minimig\|paula:PAULA1\|paula_audio:ad1\|paula_audio_sigmadelta:dac " "Elaborating entity \"paula_audio_sigmadelta\" for hierarchy \"minimig:minimig\|paula:PAULA1\|paula_audio:ad1\|paula_audio_sigmadelta:dac\"" {  } { { "../../rtl/minimig/paula_audio.v" "dac" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 paula_audio_sigmadelta.v(63) " "Verilog HDL assignment warning at paula_audio_sigmadelta.v(63): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/minimig/paula_audio_sigmadelta.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_sigmadelta.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384966 "|UnAmiga_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 paula_audio_sigmadelta.v(81) " "Verilog HDL assignment warning at paula_audio_sigmadelta.v(81): truncated value with size 20 to match size of target (19)" {  } { { "../../rtl/minimig/paula_audio_sigmadelta.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_sigmadelta.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384966 "|UnAmiga_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 paula_audio_sigmadelta.v(82) " "Verilog HDL assignment warning at paula_audio_sigmadelta.v(82): truncated value with size 20 to match size of target (19)" {  } { { "../../rtl/minimig/paula_audio_sigmadelta.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_sigmadelta.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384966 "|UnAmiga_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 paula_audio_sigmadelta.v(84) " "Verilog HDL assignment warning at paula_audio_sigmadelta.v(84): truncated value with size 20 to match size of target (19)" {  } { { "../../rtl/minimig/paula_audio_sigmadelta.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_sigmadelta.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384966 "|UnAmiga_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 paula_audio_sigmadelta.v(85) " "Verilog HDL assignment warning at paula_audio_sigmadelta.v(85): truncated value with size 20 to match size of target (19)" {  } { { "../../rtl/minimig/paula_audio_sigmadelta.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_sigmadelta.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384966 "|UnAmiga_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 paula_audio_sigmadelta.v(134) " "Verilog HDL assignment warning at paula_audio_sigmadelta.v(134): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/minimig/paula_audio_sigmadelta.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_sigmadelta.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384966 "|UnAmiga_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 paula_audio_sigmadelta.v(135) " "Verilog HDL assignment warning at paula_audio_sigmadelta.v(135): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/minimig/paula_audio_sigmadelta.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/paula_audio_sigmadelta.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609384966 "|UnAmiga_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "userio minimig:minimig\|userio:USERIO1 " "Elaborating entity \"userio\" for hierarchy \"minimig:minimig\|userio:USERIO1\"" {  } { { "../../rtl/minimig/minimig.v" "USERIO1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609384966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 userio.v(324) " "Verilog HDL assignment warning at userio.v(324): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/minimig/userio.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609385044 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 userio.v(326) " "Verilog HDL assignment warning at userio.v(326): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/minimig/userio.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609385044 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 userio.v(337) " "Verilog HDL assignment warning at userio.v(337): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/minimig/userio.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609385044 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 userio.v(339) " "Verilog HDL assignment warning at userio.v(339): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/minimig/userio.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609385044 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 userio.v(351) " "Verilog HDL assignment warning at userio.v(351): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/minimig/userio.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609385044 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 userio.v(353) " "Verilog HDL assignment warning at userio.v(353): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/minimig/userio.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609385044 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 userio.v(364) " "Verilog HDL assignment warning at userio.v(364): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/minimig/userio.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609385044 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 userio.v(366) " "Verilog HDL assignment warning at userio.v(366): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/minimig/userio.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609385044 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "userio_ps2mouse minimig:minimig\|userio:USERIO1\|userio_ps2mouse:pm1 " "Elaborating entity \"userio_ps2mouse\" for hierarchy \"minimig:minimig\|userio:USERIO1\|userio_ps2mouse:pm1\"" {  } { { "../../rtl/minimig/userio.v" "pm1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "userio_osd minimig:minimig\|userio:USERIO1\|userio_osd:osd1 " "Elaborating entity \"userio_osd\" for hierarchy \"minimig:minimig\|userio:USERIO1\|userio_osd:osd1\"" {  } { { "../../rtl/minimig/userio.v" "osd1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385059 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hframe_varbeam userio_osd.v(129) " "Verilog HDL or VHDL warning at userio_osd.v(129): object \"hframe_varbeam\" assigned a value but never read" {  } { { "../../rtl/minimig/userio_osd.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio_osd.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385059 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_invalidate userio_osd.v(207) " "Verilog HDL or VHDL warning at userio_osd.v(207): object \"spi_invalidate\" assigned a value but never read" {  } { { "../../rtl/minimig/userio_osd.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio_osd.v" 207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385059 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_clock_ctrl_sel userio_osd.v(313) " "Verilog HDL or VHDL warning at userio_osd.v(313): object \"spi_clock_ctrl_sel\" assigned a value but never read" {  } { { "../../rtl/minimig/userio_osd.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio_osd.v" 313 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385059 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_toggle_d userio_osd.v(470) " "Verilog HDL or VHDL warning at userio_osd.v(470): object \"mem_toggle_d\" assigned a value but never read" {  } { { "../../rtl/minimig/userio_osd.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio_osd.v" 470 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385059 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cd32pad userio_osd.v(34) " "Output port \"cd32pad\" at userio_osd.v(34) has no driver" {  } { { "../../rtl/minimig/userio_osd.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio_osd.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609385059 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "userio_osd_spi minimig:minimig\|userio:USERIO1\|userio_osd:osd1\|userio_osd_spi:spi0 " "Elaborating entity \"userio_osd_spi\" for hierarchy \"minimig:minimig\|userio:USERIO1\|userio_osd:osd1\|userio_osd_spi:spi0\"" {  } { { "../../rtl/minimig/userio_osd.v" "spi0" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio_osd.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo minimig:minimig\|userio:USERIO1\|userio_osd:osd1\|sync_fifo:wr_fifo " "Elaborating entity \"sync_fifo\" for hierarchy \"minimig:minimig\|userio:USERIO1\|userio_osd:osd1\|sync_fifo:wr_fifo\"" {  } { { "../../rtl/minimig/userio_osd.v" "wr_fifo" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/userio_osd.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385075 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sync_fifo.v(99) " "Verilog HDL assignment warning at sync_fifo.v(99): truncated value with size 32 to match size of target (3)" {  } { { "../../rtl/fifo/sync_fifo.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/fifo/sync_fifo.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609385075 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sync_fifo.v(102) " "Verilog HDL assignment warning at sync_fifo.v(102): truncated value with size 32 to match size of target (3)" {  } { { "../../rtl/fifo/sync_fifo.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/fifo/sync_fifo.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556609385075 "|UnAmiga_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "denise minimig:minimig\|denise:DENISE1 " "Elaborating entity \"denise\" for hierarchy \"minimig:minimig\|denise:DENISE1\"" {  } { { "../../rtl/minimig/minimig.v" "DENISE1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385106 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color denise.v(123) " "Verilog HDL or VHDL warning at denise.v(123): object \"color\" assigned a value but never read" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385106 "|UnAmiga_MIST_AGA_top|minimig:minimig|denise:DENISE1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gaud denise.v(124) " "Verilog HDL or VHDL warning at denise.v(124): object \"gaud\" assigned a value but never read" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385169 "|UnAmiga_MIST_AGA_top|minimig:minimig|denise:DENISE1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uhres denise.v(125) " "Verilog HDL or VHDL warning at denise.v(125): object \"uhres\" assigned a value but never read" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385169 "|UnAmiga_MIST_AGA_top|minimig:minimig|denise:DENISE1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bypass denise.v(127) " "Verilog HDL or VHDL warning at denise.v(127): object \"bypass\" assigned a value but never read" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385169 "|UnAmiga_MIST_AGA_top|minimig:minimig|denise:DENISE1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lpen denise.v(128) " "Verilog HDL or VHDL warning at denise.v(128): object \"lpen\" assigned a value but never read" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385169 "|UnAmiga_MIST_AGA_top|minimig:minimig|denise:DENISE1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lace denise.v(129) " "Verilog HDL or VHDL warning at denise.v(129): object \"lace\" assigned a value but never read" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385169 "|UnAmiga_MIST_AGA_top|minimig:minimig|denise:DENISE1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ersy denise.v(130) " "Verilog HDL or VHDL warning at denise.v(130): object \"ersy\" assigned a value but never read" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385169 "|UnAmiga_MIST_AGA_top|minimig:minimig|denise:DENISE1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "brdntran denise.v(189) " "Verilog HDL or VHDL warning at denise.v(189): object \"brdntran\" assigned a value but never read" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385169 "|UnAmiga_MIST_AGA_top|minimig:minimig|denise:DENISE1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zdclken denise.v(190) " "Verilog HDL or VHDL warning at denise.v(190): object \"zdclken\" assigned a value but never read" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385169 "|UnAmiga_MIST_AGA_top|minimig:minimig|denise:DENISE1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "extblken denise.v(192) " "Verilog HDL or VHDL warning at denise.v(192): object \"extblken\" assigned a value but never read" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609385169 "|UnAmiga_MIST_AGA_top|minimig:minimig|denise:DENISE1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "denise_bitplanes minimig:minimig\|denise:DENISE1\|denise_bitplanes:bplm0 " "Elaborating entity \"denise_bitplanes\" for hierarchy \"minimig:minimig\|denise:DENISE1\|denise_bitplanes:bplm0\"" {  } { { "../../rtl/minimig/denise.v" "bplm0" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "denise_bitplane_shifter minimig:minimig\|denise:DENISE1\|denise_bitplanes:bplm0\|denise_bitplane_shifter:bplshft1 " "Elaborating entity \"denise_bitplane_shifter\" for hierarchy \"minimig:minimig\|denise:DENISE1\|denise_bitplanes:bplm0\|denise_bitplane_shifter:bplshft1\"" {  } { { "../../rtl/minimig/denise_bitplanes.v" "bplshft1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_bitplanes.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "denise_playfields minimig:minimig\|denise:DENISE1\|denise_playfields:plfm0 " "Elaborating entity \"denise_playfields\" for hierarchy \"minimig:minimig\|denise:DENISE1\|denise_playfields:plfm0\"" {  } { { "../../rtl/minimig/denise.v" "plfm0" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "denise_sprites minimig:minimig\|denise:DENISE1\|denise_sprites:sprm0 " "Elaborating entity \"denise_sprites\" for hierarchy \"minimig:minimig\|denise:DENISE1\|denise_sprites:sprm0\"" {  } { { "../../rtl/minimig/denise.v" "sprm0" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "denise_sprites_shifter minimig:minimig\|denise:DENISE1\|denise_sprites:sprm0\|denise_sprites_shifter:sps0 " "Elaborating entity \"denise_sprites_shifter\" for hierarchy \"minimig:minimig\|denise:DENISE1\|denise_sprites:sprm0\|denise_sprites_shifter:sps0\"" {  } { { "../../rtl/minimig/denise_sprites.v" "sps0" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_sprites.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "denise_spritepriority minimig:minimig\|denise:DENISE1\|denise_spritepriority:spm0 " "Elaborating entity \"denise_spritepriority\" for hierarchy \"minimig:minimig\|denise:DENISE1\|denise_spritepriority:spm0\"" {  } { { "../../rtl/minimig/denise.v" "spm0" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "denise_colortable minimig:minimig\|denise:DENISE1\|denise_colortable:clut0 " "Elaborating entity \"denise_colortable\" for hierarchy \"minimig:minimig\|denise:DENISE1\|denise_colortable:clut0\"" {  } { { "../../rtl/minimig/denise.v" "clut0" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "denise_colortable_ram_mf minimig:minimig\|denise:DENISE1\|denise_colortable:clut0\|denise_colortable_ram_mf:clut " "Elaborating entity \"denise_colortable_ram_mf\" for hierarchy \"minimig:minimig\|denise:DENISE1\|denise_colortable:clut0\|denise_colortable_ram_mf:clut\"" {  } { { "../../rtl/minimig/denise_colortable.v" "clut" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_colortable.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram minimig:minimig\|denise:DENISE1\|denise_colortable:clut0\|denise_colortable_ram_mf:clut\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"minimig:minimig\|denise:DENISE1\|denise_colortable:clut0\|denise_colortable_ram_mf:clut\|altsyncram:altsyncram_component\"" {  } { { "../../rtl/minimig/denise_colortable_ram_mf.v" "altsyncram_component" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_colortable_ram_mf.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "minimig:minimig\|denise:DENISE1\|denise_colortable:clut0\|denise_colortable_ram_mf:clut\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"minimig:minimig\|denise:DENISE1\|denise_colortable:clut0\|denise_colortable_ram_mf:clut\|altsyncram:altsyncram_component\"" {  } { { "../../rtl/minimig/denise_colortable_ram_mf.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_colortable_ram_mf.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "minimig:minimig\|denise:DENISE1\|denise_colortable:clut0\|denise_colortable_ram_mf:clut\|altsyncram:altsyncram_component " "Instantiated megafunction \"minimig:minimig\|denise:DENISE1\|denise_colortable:clut0\|denise_colortable_ram_mf:clut\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556609385466 ""}  } { { "../../rtl/minimig/denise_colortable_ram_mf.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise_colortable_ram_mf.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556609385466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_10r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_10r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_10r1 " "Found entity 1: altsyncram_10r1" {  } { { "db/altsyncram_10r1.tdf" "" { Text "F:/UnAmiga/UnAmigaFinal_src/fpga/UnAmiga/db/altsyncram_10r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556609385684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609385684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_10r1 minimig:minimig\|denise:DENISE1\|denise_colortable:clut0\|denise_colortable_ram_mf:clut\|altsyncram:altsyncram_component\|altsyncram_10r1:auto_generated " "Elaborating entity \"altsyncram_10r1\" for hierarchy \"minimig:minimig\|denise:DENISE1\|denise_colortable:clut0\|denise_colortable_ram_mf:clut\|altsyncram:altsyncram_component\|altsyncram_10r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "denise_hamgenerator minimig:minimig\|denise:DENISE1\|denise_hamgenerator:ham0 " "Elaborating entity \"denise_hamgenerator\" for hierarchy \"minimig:minimig\|denise:DENISE1\|denise_hamgenerator:ham0\"" {  } { { "../../rtl/minimig/denise.v" "ham0" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "denise_collision minimig:minimig\|denise:DENISE1\|denise_collision:col0 " "Elaborating entity \"denise_collision\" for hierarchy \"minimig:minimig\|denise:DENISE1\|denise_collision:col0\"" {  } { { "../../rtl/minimig/denise.v" "col0" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/denise.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amber minimig:minimig\|amber:AMBER1 " "Elaborating entity \"amber\" for hierarchy \"minimig:minimig\|amber:AMBER1\"" {  } { { "../../rtl/minimig/minimig.v" "AMBER1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609385794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ciaa minimig:minimig\|ciaa:CIAA1 " "Elaborating entity \"ciaa\" for hierarchy \"minimig:minimig\|ciaa:CIAA1\"" {  } { { "../../rtl/minimig/minimig.v" "CIAA1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ciaa_ps2keyboard minimig:minimig\|ciaa:CIAA1\|ciaa_ps2keyboard:kbd1 " "Elaborating entity \"ciaa_ps2keyboard\" for hierarchy \"minimig:minimig\|ciaa:CIAA1\|ciaa_ps2keyboard:kbd1\"" {  } { { "../../rtl/minimig/ciaa.v" "kbd1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/ciaa.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2keyboardmap minimig:minimig\|ciaa:CIAA1\|ciaa_ps2keyboard:kbd1\|ps2keyboardmap:km1 " "Elaborating entity \"ps2keyboardmap\" for hierarchy \"minimig:minimig\|ciaa:CIAA1\|ciaa_ps2keyboard:kbd1\|ps2keyboardmap:km1\"" {  } { { "../../rtl/minimig/ciaa_ps2keyboard.v" "km1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/ciaa_ps2keyboard.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386028 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "joy_emu ciaa_ps2keyboard_map.v(27) " "Output port \"joy_emu\" at ciaa_ps2keyboard_map.v(27) has no driver" {  } { { "../../rtl/minimig/ciaa_ps2keyboard_map.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/ciaa_ps2keyboard_map.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556609386028 "|UnAmiga_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|ps2keyboardmap:km1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cia_int minimig:minimig\|ciaa:CIAA1\|cia_int:cnt " "Elaborating entity \"cia_int\" for hierarchy \"minimig:minimig\|ciaa:CIAA1\|cia_int:cnt\"" {  } { { "../../rtl/minimig/ciaa.v" "cnt" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/ciaa.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cia_timera minimig:minimig\|ciaa:CIAA1\|cia_timera:tmra " "Elaborating entity \"cia_timera\" for hierarchy \"minimig:minimig\|ciaa:CIAA1\|cia_timera:tmra\"" {  } { { "../../rtl/minimig/ciaa.v" "tmra" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/ciaa.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cia_timerb minimig:minimig\|ciaa:CIAA1\|cia_timerb:tmrb " "Elaborating entity \"cia_timerb\" for hierarchy \"minimig:minimig\|ciaa:CIAA1\|cia_timerb:tmrb\"" {  } { { "../../rtl/minimig/ciaa.v" "tmrb" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/ciaa.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cia_timerd minimig:minimig\|ciaa:CIAA1\|cia_timerd:tmrd " "Elaborating entity \"cia_timerd\" for hierarchy \"minimig:minimig\|ciaa:CIAA1\|cia_timerd:tmrd\"" {  } { { "../../rtl/minimig/ciaa.v" "tmrd" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/ciaa.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ciab minimig:minimig\|ciab:CIAB1 " "Elaborating entity \"ciab\" for hierarchy \"minimig:minimig\|ciab:CIAB1\"" {  } { { "../../rtl/minimig/minimig.v" "CIAB1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimig_m68k_bridge minimig:minimig\|minimig_m68k_bridge:CPU1 " "Elaborating entity \"minimig_m68k_bridge\" for hierarchy \"minimig:minimig\|minimig_m68k_bridge:CPU1\"" {  } { { "../../rtl/minimig/minimig.v" "CPU1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386137 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "doe minimig_m68k_bridge.v(114) " "Verilog HDL or VHDL warning at minimig_m68k_bridge.v(114): object \"doe\" assigned a value but never read" {  } { { "../../rtl/minimig/minimig_m68k_bridge.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig_m68k_bridge.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609386153 "|UnAmiga_MIST_AGA_top|minimig:minimig|minimig_m68k_bridge:CPU1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "turbo_cpu minimig_m68k_bridge.v(146) " "Verilog HDL or VHDL warning at minimig_m68k_bridge.v(146): object \"turbo_cpu\" assigned a value but never read" {  } { { "../../rtl/minimig/minimig_m68k_bridge.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig_m68k_bridge.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609386153 "|UnAmiga_MIST_AGA_top|minimig:minimig|minimig_m68k_bridge:CPU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimig_bankmapper minimig:minimig\|minimig_bankmapper:BMAP1 " "Elaborating entity \"minimig_bankmapper\" for hierarchy \"minimig:minimig\|minimig_bankmapper:BMAP1\"" {  } { { "../../rtl/minimig/minimig.v" "BMAP1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimig_sram_bridge minimig:minimig\|minimig_sram_bridge:RAM1 " "Elaborating entity \"minimig_sram_bridge\" for hierarchy \"minimig:minimig\|minimig_sram_bridge:RAM1\"" {  } { { "../../rtl/minimig/minimig.v" "RAM1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386153 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "doe minimig_sram_bridge.v(71) " "Verilog HDL or VHDL warning at minimig_sram_bridge.v(71): object \"doe\" assigned a value but never read" {  } { { "../../rtl/minimig/minimig_sram_bridge.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig_sram_bridge.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609386153 "|UnAmiga_MIST_AGA_top|minimig:minimig|minimig_sram_bridge:RAM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cart minimig:minimig\|cart:CART1 " "Elaborating entity \"cart\" for hierarchy \"minimig:minimig\|cart:CART1\"" {  } { { "../../rtl/minimig/minimig.v" "CART1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gary minimig:minimig\|gary:GARY1 " "Elaborating entity \"gary\" for hierarchy \"minimig:minimig\|gary:GARY1\"" {  } { { "../../rtl/minimig/minimig.v" "GARY1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gayle minimig:minimig\|gayle:GAYLE1 " "Elaborating entity \"gayle\" for hierarchy \"minimig:minimig\|gayle:GAYLE1\"" {  } { { "../../rtl/minimig/minimig.v" "GAYLE1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386247 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "status_dbg gayle.v(158) " "Verilog HDL or VHDL warning at gayle.v(158): object \"status_dbg\" assigned a value but never read" {  } { { "../../rtl/minimig/gayle.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/gayle.v" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556609386247 "|UnAmiga_MIST_AGA_top|minimig:minimig|gayle:GAYLE1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gayle_fifo minimig:minimig\|gayle:GAYLE1\|gayle_fifo:SECBUF1 " "Elaborating entity \"gayle_fifo\" for hierarchy \"minimig:minimig\|gayle:GAYLE1\|gayle_fifo:SECBUF1\"" {  } { { "../../rtl/minimig/gayle.v" "SECBUF1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/gayle.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimig_syscontrol minimig:minimig\|minimig_syscontrol:CONTROL1 " "Elaborating entity \"minimig_syscontrol\" for hierarchy \"minimig:minimig\|minimig_syscontrol:CONTROL1\"" {  } { { "../../rtl/minimig/minimig.v" "CONTROL1" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556609386262 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "minimig:minimig\|vgaswich minimig:minimig\|mode_15khz " "Net \"minimig:minimig\|vgaswich\", which fans out to \"minimig:minimig\|mode_15khz\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1556609389622 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "minimig:minimig\|ciaa:CIAA1\|vgaswich " "Net is fed by \"minimig:minimig\|ciaa:CIAA1\|vgaswich\"" {  } { { "../../rtl/minimig/ciaa.v" "vgaswich" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/ciaa.v" 111 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1556609389622 ""}  } { { "../../rtl/minimig/minimig.v" "vgaswich" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 317 -1 0 } } { "../../rtl/minimig/minimig.v" "mode_15khz" { Text "F:/UnAmiga/UnAmigaFinal_src/rtl/minimig/minimig.v" 318 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1556609389622 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1556609389669 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/UnAmiga/UnAmigaFinal_src/fpga/UnAmiga/out/UnAmiga_MIST_AGA.map.smsg " "Generated suppressed messages file F:/UnAmiga/UnAmigaFinal_src/fpga/UnAmiga/out/UnAmiga_MIST_AGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609390137 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 234 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 234 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "792 " "Peak virtual memory: 792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556609390653 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 30 09:29:50 2019 " "Processing ended: Tue Apr 30 09:29:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556609390653 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556609390653 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556609390653 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556609390653 ""}
