<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF109-562-973  </DOCNO><DOCID>09 562 973.andO;</DOCID><JOURNAL>IEEE Transactions on Computers  Nov 1990 v39 n11 p1378(8).andM;</JOURNAL><TITLE>The testability of generalized counters under multiple faultycells. (technical)</TITLE><AUTHOR>Chatterjee, Abhijit; Abraham, Jacob A.andM;</AUTHOR><TEXT><ABSTRACT>Circuits that count the number of ones on sets of input bits arecalled generalized counters.andP;  The circuits are made up of full andhalf-adder cells that perform partial product summation in digitalmultiplication.andP;  An examination of the testability of the overallclass of generalized counters shows that, under a restricted faultmodel, all multiple faults can be detected with a test set thatgrows linearly with the number of counter inputs.andP;  If therestriction on the fault model are relaxed, it is possible todetect multiple faults with a larger number of tests, linear tothe number of counter inputs.andM;</ABSTRACT></TEXT><DESCRIPT>Topic:     AddersTestingTree StructuresCounters.andO;Feature:   illustrationchart.andO;Caption:   C(5,5:4) counter. (chart)Reduction trees for C(5,5:4) counter. (chart)Testing the reduction trees of a generalized counter. (chart)andM;</DESCRIPT></DOC>