acom -O3 -e 100 -work ds_fsm_convol -2002  $dsn/src/fsm_convol.asf
# Generating "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\compile\fsm_convol.vhd" from "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\src\fsm_convol.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Generating interface file...
# HDL code generation successful. 0 error(s), 0 warning(s)
# Compile Entity "fsm_convol"
# Compile Architecture "fsm_convol_arch" of Entity "fsm_convol"
# Error: COMP96_0123: fsm_convol.asf(fsm_convol.vhd) : (101, 5): Variable or constant cannot be the target of a signal assignment.
# Error: COMP96_0077: fsm_convol.asf(fsm_convol.vhd) : (101, 16): Undefined type of expression. Expected type 'UNSIGNED'.
# Error: COMP96_0367: fsm_convol.asf(fsm_convol.vhd) : (109, 16): Improper array length (4). Expected length is 3.
# Error: COMP96_0367: fsm_convol.asf(fsm_convol.vhd) : (128, 15): Improper array length (4). Expected length is 3.
# Compile failure 4 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work ds_fsm_convol -2002  $dsn/src/fsm_convol.asf
# Generating "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\compile\fsm_convol.vhd" from "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\src\fsm_convol.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Generating interface file...
# HDL code generation successful. 0 error(s), 0 warning(s)
# Compile Entity "fsm_convol"
# Compile Architecture "fsm_convol_arch" of Entity "fsm_convol"
# Error: COMP96_0077: fsm_convol.asf(fsm_convol.vhd) : (101, 16): Undefined type of expression. Expected type 'UNSIGNED'.
# Error: COMP96_0367: fsm_convol.asf(fsm_convol.vhd) : (109, 16): Improper array length (4). Expected length is 3.
# Error: COMP96_0367: fsm_convol.asf(fsm_convol.vhd) : (128, 15): Improper array length (4). Expected length is 3.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work ds_fsm_convol -2002  $dsn/src/fsm_convol.asf
# Generating "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\compile\fsm_convol.vhd" from "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\src\fsm_convol.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Generating interface file...
# HDL code generation successful. 0 error(s), 0 warning(s)
# Compile Entity "fsm_convol"
# Compile Architecture "fsm_convol_arch" of Entity "fsm_convol"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
acom -O3 -e 100 -work ds_fsm_convol -2002  $dsn/compile/fsm_convol.vhd
# Compile Entity "fsm_convol"
# Compile Architecture "fsm_convol_arch" of Entity "fsm_convol"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work ds_fsm_convol -2002  $dsn/src/fsm_convol.asf
# Generating "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\compile\fsm_convol.vhd" from "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\src\fsm_convol.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Generating interface file...
# HDL code generation successful. 0 error(s), 0 warning(s)
# Compile Entity "fsm_convol"
# Compile Architecture "fsm_convol_arch" of Entity "fsm_convol"
# Error: COMP96_0367: fsm_convol.asf(fsm_convol.vhd) : (101, 16): Improper array length (3). Expected length is 4.
# Error: COMP96_0367: fsm_convol.asf(fsm_convol.vhd) : (109, 15): Improper array length (4). Expected length is 3.
# Error: COMP96_0367: fsm_convol.asf(fsm_convol.vhd) : (128, 14): Improper array length (4). Expected length is 3.
# Compile failure 3 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work ds_fsm_convol -2002  $dsn/src/fsm_convol.asf
# Generating "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\compile\fsm_convol.vhd" from "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\src\fsm_convol.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Generating interface file...
# HDL code generation successful. 0 error(s), 0 warning(s)
# Compile Entity "fsm_convol"
# Compile Architecture "fsm_convol_arch" of Entity "fsm_convol"
# Error: COMP96_0367: fsm_convol.asf(fsm_convol.vhd) : (96, 15): Improper array length (3). Expected length is 4.
# Error: COMP96_0367: fsm_convol.asf(fsm_convol.vhd) : (100, 13): Improper array length (3). Expected length is 4.
# Error: COMP96_0367: fsm_convol.asf(fsm_convol.vhd) : (101, 16): Improper array length (3). Expected length is 4.
# Error: COMP96_0367: fsm_convol.asf(fsm_convol.vhd) : (123, 16): Improper array length (3). Expected length is 4.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work ds_fsm_convol -2002  $dsn/src/fsm_convol.asf
# Generating "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\compile\fsm_convol.vhd" from "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\src\fsm_convol.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Generating interface file...
# HDL code generation successful. 0 error(s), 0 warning(s)
# Compile Entity "fsm_convol"
# Compile Architecture "fsm_convol_arch" of Entity "fsm_convol"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
