-------------------------------------------------------------------------------
Questa PropCheck Version 2019.2_1 linux_x86_64 18 May 2019
-------------------------------------------------------------------------------
Report Generated               : Wed Dec 18 09:46:30 2019
-------------------------------------------------------------------------------

Command-line arguments:
	-jobs 4 \ 
	-init qs_files/fifo.init \ 
	-timeout 5m 

-------------------------------------------------------------------------------

Clock Relationships
-------------------------------------------------------------------------------
clk : P


Port Constraints
-------------------------------------------------------------------------------
Type                 Clock Domain         Value         Port
-------------------------------------------------------------------------------
Clock                <n/a>                -            'clk'
Unconstrained        <none>               -            'in_read_ctrl'
Unconstrained        <none>               -            'in_write_ctrl'
Unconstrained        <none>               -            'in_write_data'
Unconstrained        <none>               -            'rst'
-------------------------------------------------------------------------------



Using user-specified initialization sequence:

---------------- BEGIN RESET SEQUENCE --------------
$default_clock clk
$default_input_value 0
rst = 1'b1
##
rst = 1'b0

---------------- END RESET SEQUENCE ----------------


-------------------------------------------------------------------------------
Assumptions (3)
-------------------------------------------------------------------------------
fifo_assume_empty
fifo_assume_full
fifo_assume_in_rw_ctrl
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Active Targets (15)
-------------------------------------------------------------------------------
fifo_inst.asser_full
fifo_inst.assert_become_empty
fifo_inst.assert_become_full
fifo_inst.assert_empty
fifo_inst.assert_neither_full_nor_empty
fifo_inst.assert_not_empty
fifo_inst.assert_not_full
fifo_inst.assert_reset
fifo_num_entries_0
fifo_num_entries_1
fifo_num_entries_2
fifo_num_entries_3
fifo_num_entries_4
fifo_num_entries_5
fifo_num_entries_6
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
X Registers in Starting State
-------------------------------------------------------------------------------
  2 registers (25.0% of 8 in sequential fanin of properties)
-------------------------------------------------------------------------------
  last_out_is_empty (File /homes/user/stud/fall19/hz2619/fifo/quickstart_propcheck/src/vlog/fifo_wrapper.sv, Line 30) 1'bx
  last_out_is_full (File /homes/user/stud/fall19/hz2619/fifo/quickstart_propcheck/src/vlog/fifo_wrapper.sv, Line 31) 1'bx
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Z Registers in Starting State
-------------------------------------------------------------------------------
  0 registers (0.0% of 8 in sequential fanin of properties)
-------------------------------------------------------------------------------


---------------------------------------
Formal Netlist Statistics         Count
---------------------------------------
Control Point Bits                    5
  DUT Input Bits                      2
  Cut Point Bits                      0
  Black Box Output Bits               0
  Undriven Wire Bits                  3
  Modeling Bits                       0
State Bits                           10
  Counter State Bits                  3
  RAM State Bits                      0
  Register State Bits                 5
  Property State Bits                 2
Logic Gates                          52
  Design Gates                       26
  Property Gates                     26
---------------------------------------


-------------------------------------------------------------------------------
Targets Proven (7)
-------------------------------------------------------------------------------
fifo_inst.asser_full
fifo_inst.assert_become_empty
fifo_inst.assert_become_full
fifo_inst.assert_empty
fifo_inst.assert_neither_full_nor_empty
fifo_inst.assert_not_empty
fifo_inst.assert_not_full
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Targets Vacuously Proven (1)
-------------------------------------------------------------------------------
fifo_inst.assert_reset
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Targets Covered (7)
-------------------------------------------------------------------------------
fifo_num_entries_0
fifo_num_entries_1
fifo_num_entries_2
fifo_num_entries_3
fifo_num_entries_4
fifo_num_entries_5
fifo_num_entries_6
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Proofs
-------------------------------------------------------------------------------
Target:  fifo_inst.asser_full
		fifo_assume_empty
		fifo_assume_full
		fifo_assume_in_rw_ctrl
Target:  fifo_inst.assert_empty
		fifo_assume_empty
		fifo_assume_full
		fifo_assume_in_rw_ctrl
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Bounded Proofs
-------------------------------------------------------------------------------
<no assumptions used in bounded proofs>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Unsatisfiable Sanity Checks
-------------------------------------------------------------------------------
<no assumptions used in unsatisfiable sanity checks>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Bounded Unsatisfiable Sanity Checks
-------------------------------------------------------------------------------
<no assumptions used in bounded unsatisfiable sanity checkss>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Target Waveforms (7)
-------------------------------------------------------------------------------
  TB Time(ns) Dist  Target
-------------------------------------------------------------------------------
           20    1  fifo_num_entries_0
           20    1  fifo_num_entries_1
           20    1  fifo_num_entries_2
           20    1  fifo_num_entries_3
           20    1  fifo_num_entries_4
           20    1  fifo_num_entries_5
           20    1  fifo_num_entries_6
-------------------------------------------------------------------------------


---------------------------------------
Target Waveforms Summary by Distance
---------------------------------------
Distance                          Count
---------------------------------------
  1 cycle                             7
---------------------------------------
Total                                 7
---------------------------------------


-------------------------------------------------------------------------------
Proof Radius Summary by Target
-------------------------------------------------------------------------------
<all targets either proven or fired>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Engine Performance
---------------------- Proofs -------------------------- Waveforms ------------
   Engine |  Safety Liveness Vacuity  Sanity |  Safety Liveness Vacuity  Sanity
-------------------------------------------------------------------------------
        0 |       0        0       1       0 |       0        0       0       0
        7 |       4        0       0       0 |       6        0       5       0
       10 |       4        0       0       0 |       1        0       2       0
-------------------------------------------------------------------------------


---------------------------------------
Property Summary                  Count
---------------------------------------
Assumed                               3
Proven                                8
  Vacuous                             1
Covered                               7
Inconclusive                          0
Fired                                 0
Uncoverable                           0
---------------------------------------
Total                                18
---------------------------------------


--------- Process Statistics ----------
Elapsed Time                       0 s 
-------- Orchestration Process --------
------------ cadpc14:6361 -------------
CPU Time                           0 s 
Peak Memory                      0.4 GB
---------- Engine Processes -----------
------------ cadpc14:6370 -------------
CPU Time                           0 s 
Peak Memory                      0.1 GB
CPU Utilization                    0 % 
------------ cadpc14:6373 -------------
CPU Time                           1 s 
Peak Memory                      0.3 GB
CPU Utilization                    0 % 
------------ cadpc14:6377 -------------
CPU Time                           0 s 
Peak Memory                      0.1 GB
CPU Utilization                    0 % 
------------ cadpc14:6380 -------------
CPU Time                           0 s 
Peak Memory                      0.1 GB
CPU Utilization                    0 % 
---------------------------------------

