# Digital_Clock
Verilog 12-Hour Digital Clock with Edit &amp; Stop Modes A synthesizable RTL implementation of a digital clock featuring an FSM-controlled logic for Running, Editing, and Stopping. Includes a parameterized clock divider and a testbench for verification.
