Synthesis report
Thu Mar 16 08:51:21 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Synthesis Summary
  2. Synthesis Settings
  3. Synthesis Source Files Read
  4. Synthesis IP Cores Summary
  5. Synthesis Partition Summary
  6. Source Assignments for example_inst|example_internal_inst|example_internal
  7. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function
  8. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going5_example1_valid_fifo
  9. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going5_example1_valid_fifo|thei_llvm_fpga_pipeline_keep_going5_example1_valid_fifo|acl_reset_handler_inst
 10. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_valid_fifo
 11. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_valid_fifo|thei_llvm_fpga_pipeline_keep_going_example6_valid_fifo|acl_reset_handler_inst
 12. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3_sr_0_aunroll_x
 13. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_sr
 14. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2
 15. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|theexample_B2_branch
 16. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|theexample_B2_merge
 17. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region
 18. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theexample_B2_merge_reg_aunroll_x
 19. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x
 20. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x
 21. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x
 22. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst
 23. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst
 24. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst
 25. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector
 26. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|acl_reset_handler_inst
 27. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x
 28. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7
 29. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|acl_reset_handler_inst
 30. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg|acl_reset_handler_inst
 31. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_pop_f32_s_010_pop8_example4
 32. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_pop_f32_s_010_pop8_example4|thei_llvm_fpga_pop_f32_s_010_pop8_example1|acl_reset_handler_inst
 33. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_sub_example2
 34. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_add_example5
 35. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_ffwd_source_f32_unnamed_example7_example8
 36. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|acl_reset_handler_inst
 37. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|acl_reset_handler_inst
 38. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst
 39. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1
 40. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst
 41. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst
 42. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst
 43. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|acl_reset_handler_inst
 44. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|acl_reset_handler_inst
 45. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst
 46. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1
 47. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst
 48. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst
 49. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst
 50. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4
 51. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thereaddata_reg_unnamed_example6_example1
 52. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|acl_reset_handler_inst
 53. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|acl_reset_handler_inst
 54. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst
 55. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst
 56. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst
 57. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst
 58. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst
 59. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst
 60. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst
 61. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst
 62. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst
 63. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst
 64. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst
 65. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst
 66. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3
 67. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thereaddata_reg_unnamed_example5_example0
 68. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|acl_reset_handler_inst
 69. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|acl_reset_handler_inst
 70. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst
 71. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst
 72. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst
 73. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst
 74. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst
 75. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst
 76. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst
 77. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst
 78. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst
 79. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst
 80. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst
 81. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst
 82. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x
 83. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1_aunroll_x
 84. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1|acl_reset_handler_inst
 85. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x
 86. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_example27
 87. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_example27|thei_llvm_fpga_push_i4_cleanups_push10_example1|acl_reset_handler_inst
 88. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_example27|thei_llvm_fpga_push_i4_cleanups_push10_example1|fifo|acl_reset_handler_inst
 89. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_example2
 90. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_example2|thei_llvm_fpga_pop_i4_cleanups_pop10_example1|acl_reset_handler_inst
 91. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example29
 92. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example29|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example1|acl_reset_handler_inst
 93. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example29|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example1|fifo|acl_reset_handler_inst
 94. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_example20
 95. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_example20|thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_example1|acl_reset_handler_inst
 96. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24
 97. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|acl_reset_handler_inst
 98. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|fifo|acl_reset_handler_inst
 99. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|fifo|fifo
100. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|fifo|fifo|acl_reset_handler_inst
101. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9
102. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9|thei_llvm_fpga_push_i4_initerations_push9_example1|acl_reset_handler_inst
103. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9|thei_llvm_fpga_push_i4_initerations_push9_example1|fifo|acl_reset_handler_inst
104. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_example7
105. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_example7|thei_llvm_fpga_pop_i4_initerations_pop9_example1|acl_reset_handler_inst
106. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_example11
107. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_example11|thei_llvm_fpga_push_i1_lastiniteration_example1|acl_reset_handler_inst
108. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_example11|thei_llvm_fpga_push_i1_lastiniteration_example1|fifo|acl_reset_handler_inst
109. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6
110. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|acl_reset_handler_inst
111. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|pop1|acl_reset_handler_inst
112. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|pop2|acl_reset_handler_inst
113. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|push|acl_reset_handler_inst
114. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|push|staging_reg|acl_reset_handler_inst
115. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i32_i_011_push7_example19
116. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i32_i_011_push7_example19|thei_llvm_fpga_push_i32_i_011_push7_example1|acl_reset_handler_inst
117. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i32_i_011_push7_example19|thei_llvm_fpga_push_i32_i_011_push7_example1|fifo|acl_reset_handler_inst
118. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i32_i_011_pop7_example12
119. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i32_i_011_pop7_example12|thei_llvm_fpga_pop_i32_i_011_pop7_example1|acl_reset_handler_inst
120. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example16
121. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example16|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example1|acl_reset_handler_inst
122. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example14
123. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example14|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example1|acl_reset_handler_inst
124. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2_sr_1_aunroll_x
125. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0
126. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter|acl_reset_handler_inst
127. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going5_example1_sr
128. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start
129. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|theexample_B1_start_merge
130. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|theexample_B1_start_branch
131. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region
132. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|theexample_B1_start_merge_reg
133. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5
134. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example3_example4
135. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x
136. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst
137. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst
138. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1
139. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg
140. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|acl_reset_handler_inst
141. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x
142. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1_aunroll_x
143. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1|acl_reset_handler_inst
144. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x
145. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond6_example2
146. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond6_example2|thei_llvm_fpga_push_i1_notexitcond6_example1|acl_reset_handler_inst
147. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going5_example1
148. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going5_example1|thei_llvm_fpga_pipeline_keep_going5_example1|asr|acl_reset_handler_inst
149. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3
150. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|theexample_B3_merge
151. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|theexample_B3_branch
152. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region
153. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0
154. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|acl_reset_handler_inst
155. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2
156. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example2_reg
157. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|acl_reset_handler_inst
158. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|fifo
159. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|fifo|acl_reset_handler_inst
160. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_iowr_bl_return_example_unnamed_example10_example1
161. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_iowr_bl_return_example_unnamed_example10_example1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst
162. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce
163. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|theexample_B0_runOnce_branch
164. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region
165. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1
166. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1_reg
167. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1|acl_reset_handler_inst
168. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1|fifo
169. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1|fifo|acl_reset_handler_inst
170. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_example0
171. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_example0|thei_llvm_fpga_pop_token_i1_wt_limpop_example0_reg
172. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_example0|thei_llvm_fpga_pop_token_i1_wt_limpop_example1|acl_reset_handler_inst
173. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|theexample_B0_runOnce_merge_reg
174. Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|theexample_B0_runOnce_merge
175. Source Assignments for example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|wrp|acl_reset_handler_inst
176. Source Assignments for example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|acl_reset_handler_inst
177. Source Assignments for example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo
178. Source Assignments for example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|acl_reset_handler_inst
179. Source Assignments for example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|a[0].a|acl_reset_handler_inst
180. Source Assignments for example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst
181. Source Assignments for example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|acl_reset_handler_inst
182. Source Assignments for example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|acl_reset_handler_inst
183. Source Assignments for example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|acl_reset_handler_inst
184. Source Assignments for example_inst|example_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw|acl_reset_handler_inst
185. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going5_example1_valid_fifo|thei_llvm_fpga_pipeline_keep_going5_example1_valid_fifo
186. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going5_example1_valid_fifo|thei_llvm_fpga_pipeline_keep_going5_example1_valid_fifo|acl_reset_handler_inst
187. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_valid_fifo|thei_llvm_fpga_pipeline_keep_going_example6_valid_fifo
188. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_valid_fifo|thei_llvm_fpga_pipeline_keep_going_example6_valid_fifo|acl_reset_handler_inst
189. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0
190. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst
191. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst
192. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component
193. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst
194. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst
195. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst
196. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst
197. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst
198. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst
199. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|addr_match_inst
200. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst
201. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst
202. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst
203. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector
204. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|acl_reset_handler_inst
205. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist2_sync_together16_aunroll_x_in_c1_eni5_4_tpl_6
206. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1
207. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|acl_reset_handler_inst
208. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg
209. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg|acl_reset_handler_inst
210. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_pop_f32_s_010_pop8_example4|thei_llvm_fpga_pop_f32_s_010_pop8_example1
211. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_pop_f32_s_010_pop8_example4|thei_llvm_fpga_pop_f32_s_010_pop8_example1|acl_reset_handler_inst
212. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|oneIsNaN_uid52_i_cmp3_example3_delay
213. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|r_uid79_i_cmp3_example3_delay
214. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|rPostExc_uid80_i_cmp3_example3_delay
215. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist3_sync_together16_aunroll_x_in_c1_eni5_5_tpl_6
216. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_ffwd_source_f32_unnamed_example7_example8|thei_llvm_fpga_ffwd_source_f32_unnamed_example7_example1
217. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo
218. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|acl_reset_handler_inst
219. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo
220. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|acl_reset_handler_inst
221. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst
222. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst
223. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst
224. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram
225. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst
226. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst
227. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst
228. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst
229. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst
230. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst
231. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst
232. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst
233. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst
234. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst
235. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst
236. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst
237. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo
238. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|acl_reset_handler_inst
239. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo
240. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|acl_reset_handler_inst
241. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst
242. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst
243. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst
244. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram
245. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst
246. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst
247. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst
248. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst
249. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst
250. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst
251. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst
252. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst
253. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst
254. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst
255. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst
256. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst
257. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1
258. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|acl_reset_handler_inst
259. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|u_permute_address
260. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read
261. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|acl_reset_handler_inst
262. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo
263. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst
264. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst
265. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component
266. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst
267. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst
268. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst
269. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst
270. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst
271. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst
272. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst
273. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst
274. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst
275. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst
276. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo
277. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst
278. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst
279. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component
280. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst
281. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst
282. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst
283. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst
284. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst
285. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst
286. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst
287. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst
288. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst
289. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst
290. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo
291. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst
292. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst
293. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component
294. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst
295. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst
296. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst
297. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst
298. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst
299. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst
300. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst
301. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst
302. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst
303. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst
304. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo
305. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst
306. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst
307. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component
308. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst
309. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst
310. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst
311. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst
312. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst
313. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst
314. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst
315. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst
316. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst
317. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst
318. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1
319. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|acl_reset_handler_inst
320. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|u_permute_address
321. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read
322. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|acl_reset_handler_inst
323. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo
324. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst
325. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst
326. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component
327. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst
328. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst
329. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst
330. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst
331. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst
332. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst
333. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst
334. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst
335. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst
336. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst
337. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo
338. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst
339. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst
340. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component
341. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst
342. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst
343. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst
344. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst
345. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst
346. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst
347. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst
348. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst
349. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst
350. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst
351. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo
352. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst
353. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst
354. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component
355. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst
356. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst
357. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst
358. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst
359. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst
360. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst
361. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst
362. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst
363. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst
364. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst
365. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo
366. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst
367. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst
368. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component
369. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst
370. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst
371. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst
372. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst
373. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst
374. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst
375. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst
376. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst
377. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst
378. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst
379. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1
380. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1|acl_reset_handler_inst
381. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_example27|thei_llvm_fpga_push_i4_cleanups_push10_example1
382. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_example27|thei_llvm_fpga_push_i4_cleanups_push10_example1|acl_reset_handler_inst
383. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_example27|thei_llvm_fpga_push_i4_cleanups_push10_example1|fifo
384. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_example27|thei_llvm_fpga_push_i4_cleanups_push10_example1|fifo|acl_reset_handler_inst
385. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_example2|thei_llvm_fpga_pop_i4_cleanups_pop10_example1
386. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_example2|thei_llvm_fpga_pop_i4_cleanups_pop10_example1|acl_reset_handler_inst
387. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example29|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example1
388. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example29|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example1|acl_reset_handler_inst
389. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example29|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example1|fifo
390. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example29|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example1|fifo|acl_reset_handler_inst
391. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_example20|thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_example1
392. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_example20|thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_example1|acl_reset_handler_inst
393. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1
394. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|acl_reset_handler_inst
395. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|fifo
396. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|fifo|acl_reset_handler_inst
397. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|fifo|fifo
398. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|fifo|fifo|acl_reset_handler_inst
399. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9|thei_llvm_fpga_push_i4_initerations_push9_example1
400. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9|thei_llvm_fpga_push_i4_initerations_push9_example1|acl_reset_handler_inst
401. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9|thei_llvm_fpga_push_i4_initerations_push9_example1|fifo
402. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9|thei_llvm_fpga_push_i4_initerations_push9_example1|fifo|acl_reset_handler_inst
403. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_example7|thei_llvm_fpga_pop_i4_initerations_pop9_example1
404. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_example7|thei_llvm_fpga_pop_i4_initerations_pop9_example1|acl_reset_handler_inst
405. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_example11|thei_llvm_fpga_push_i1_lastiniteration_example1
406. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_example11|thei_llvm_fpga_push_i1_lastiniteration_example1|acl_reset_handler_inst
407. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_example11|thei_llvm_fpga_push_i1_lastiniteration_example1|fifo
408. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_example11|thei_llvm_fpga_push_i1_lastiniteration_example1|fifo|acl_reset_handler_inst
409. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thepassthru
410. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1
411. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|acl_reset_handler_inst
412. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|pop1
413. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|pop1|acl_reset_handler_inst
414. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|pop2
415. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|pop2|acl_reset_handler_inst
416. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|push
417. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|push|acl_reset_handler_inst
418. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|push|staging_reg
419. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|push|staging_reg|acl_reset_handler_inst
420. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i32_i_011_push7_example19|thei_llvm_fpga_push_i32_i_011_push7_example1
421. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i32_i_011_push7_example19|thei_llvm_fpga_push_i32_i_011_push7_example1|acl_reset_handler_inst
422. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i32_i_011_push7_example19|thei_llvm_fpga_push_i32_i_011_push7_example1|fifo
423. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i32_i_011_push7_example19|thei_llvm_fpga_push_i32_i_011_push7_example1|fifo|acl_reset_handler_inst
424. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i32_i_011_pop7_example12|thei_llvm_fpga_pop_i32_i_011_pop7_example1
425. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i32_i_011_pop7_example12|thei_llvm_fpga_pop_i32_i_011_pop7_example1|acl_reset_handler_inst
426. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example16|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example1
427. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example16|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example1|acl_reset_handler_inst
428. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example14|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example1
429. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example14|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example1|acl_reset_handler_inst
430. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter
431. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter|acl_reset_handler_inst
432. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1
433. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example3_example4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example3_example1
434. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord
435. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst
436. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst
437. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg
438. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst
439. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1
440. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|acl_reset_handler_inst
441. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1
442. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1|acl_reset_handler_inst
443. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond6_example2|thei_llvm_fpga_push_i1_notexitcond6_example1
444. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond6_example2|thei_llvm_fpga_push_i1_notexitcond6_example1|acl_reset_handler_inst
445. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going5_example1|thepassthru
446. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going5_example1|thei_llvm_fpga_pipeline_keep_going5_example1
447. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going5_example1|thei_llvm_fpga_pipeline_keep_going5_example1|asr
448. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going5_example1|thei_llvm_fpga_pipeline_keep_going5_example1|asr|acl_reset_handler_inst
449. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1
450. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|acl_reset_handler_inst
451. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1
452. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|acl_reset_handler_inst
453. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|fifo
454. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|fifo|acl_reset_handler_inst
455. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_iowr_bl_return_example_unnamed_example10_example1|theiowr
456. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_iowr_bl_return_example_unnamed_example10_example1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst
457. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_iowr_bl_return_example_unnamed_example10_example1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst
458. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|theexample_B1_start_x
459. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|theexample_B1_start_x|sim_tracker_inst
460. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|theexample_B2_x
461. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|theexample_B2_x|sim_tracker_inst
462. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1
463. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1|acl_reset_handler_inst
464. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1|fifo
465. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1|fifo|acl_reset_handler_inst
466. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_example0|thei_llvm_fpga_pop_token_i1_wt_limpop_example1
467. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_example0|thei_llvm_fpga_pop_token_i1_wt_limpop_example1|acl_reset_handler_inst
468. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.t[0].avmm_0_avm_to_ic
469. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.t[1].avmm_0_avm_to_ic
470. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw
471. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|m[0].m_endp
472. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|m[1].m_endp
473. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp
474. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|wrp
475. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|wrp|acl_reset_handler_inst
476. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp
477. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|acl_reset_handler_inst
478. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo
479. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|acl_reset_handler_inst
480. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|a[0].a
481. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|a[0].a|acl_reset_handler_inst
482. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp
483. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst
484. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp
485. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|acl_reset_handler_inst
486. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp
487. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|acl_reset_handler_inst
488. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp
489. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|acl_reset_handler_inst
490. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw
491. Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw|acl_reset_handler_inst
492. Partition "root_partition" Resource Utilization by Entity
493. General Register Statistics for Partition "root_partition"
494. Post-Synthesis Netlist Statistics for Partition "root_partition"
495. Synthesis Resource Usage Summary for Partition "root_partition"
496. Partition "component_example" Resource Utilization by Entity
497. Registers Protected by Synthesis
498. Registers Duplicated to Honor Maximum Fanout Requirements
499. Registers Removed During Synthesis
500. Removed Registers Triggering Further Register Optimizations
501. General Register Statistics for Partition "component_example"
502. Inverted Register Statistics
503. Multiplexer Restructuring Statistics (Restructuring Performed)
504. Post-Synthesis Netlist Statistics for Partition "component_example"
505. Synthesis Resource Usage Summary for Partition "component_example"
506. Synthesis RAM Summary for Partition "component_example"
507. Synthesis DSP Block Usage Summary for Partition "component_example"
508. Hierarchies Optimized Away During Sweep
509. Synthesis Messages
510. General Warnings
511. Warnings for ../components/example/example/example_internal_10/synth/acl_altera_syncram_wrapped.sv
512. Warnings for ../components/example/example/example_internal_10/synth/acl_latency_one_ram_fifo.sv
513. Warnings for ../components/example/example/example_internal_10/synth/acl_latency_zero_ram_fifo.sv
514. Warnings for ../components/example/example/example_internal_10/synth/acl_high_speed_fifo.sv
515. Warnings for ../components/example/example/example_internal_10/synth/acl_low_latency_fifo.sv
516. Warnings for ../components/example/example/example_internal_10/synth/acl_zero_latency_fifo.sv
517. Warnings for ../components/example/example/example_internal_10/synth/acl_push.v
518. Warnings for ../components/example/example/example_internal_10/synth/hld_iord.sv
519. Warnings for ../components/example/example/example_internal_10/synth/hld_iowr.sv
520. Warnings for ../components/example/example/example_internal_10/synth/acl_full_detector.v
521. Warnings for ../components/example/example/example_internal_10/synth/lsu_pipelined.v
522. Warnings for ../components/example/example/example_internal_10/synth/acl_enable_sink.v
523. Warnings for ../components/example/example/example_internal_10/synth/acl_token_fifo_counter.v
524. Warnings for ../components/example/example/example_internal_10/synth/acl_ic_agent_rrp.v
525. Warnings for ../components/example/example/example_internal_10/synth/acl_data_fifo.v
526. Warnings for tmp-clearbox/quartus_compile/233167/dpram_pj32.tdf
527. Warnings for ../components/example/example/example_internal_10/synth/acl_pipeline.v
528. Warnings for ../components/example/example/example_internal_10/synth/hld_iowr_stall_valid.sv
529. Warnings for ../components/example/example/synth/example.v



+---------------------------------------------------------------+
; Synthesis Summary                                             ;
+-----------------------+---------------------------------------+
; Synthesis Status      ; Successful - Thu Mar 16 08:51:19 2023 ;
; Revision Name         ; quartus_compile                       ;
; Top-level Entity Name ; quartus_compile                       ;
; Family                ; Arria 10                              ;
+-----------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Synthesis Settings                                                                                                        ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 10AX115U1F45I1SG   ;                    ;
; Top-level entity name                                                           ; quartus_compile    ; quartus_compile    ;
; Family name                                                                     ; Arria10            ; Cyclone 10 GX      ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Design Assistant include IP blocks                                              ; Off                ; Off                ;
; High fanout net threshold for RAM inference                                     ; 15                 ; 15                 ;
; Design Assistant limit on reported violations per rule                          ; 5000               ; 5000               ;
; Optimization Mode                                                               ; Balanced           ; Balanced           ;
; Allow Register Merging                                                          ; On                 ; On                 ;
; Allow Register Duplication                                                      ; On                 ; On                 ;
; Allow Register Retiming                                                         ; On                 ; On                 ;
; Allow RAM Retiming                                                              ; Off                ; Off                ;
; Allow DSP Retiming                                                              ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Auto               ; Auto               ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Number of Protected Registers Reported in Synthesis Report                      ; 100                ; 100                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Optimized Away Hierarchies Reported in Synthesis Report               ; 100                ; 100                ;
; Group Identical Hierarchies in Optimized Away Hierarchies Report                ; On                 ; On                 ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
; Disable DSP Negate Inferencing                                                  ; Off                ; Off                ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Parameter Settings to ASCII                                              ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Source Assignments to ASCII                                              ; On                 ; On                 ;
; Report Resource Utilization by Entity to ASCII                                  ; On                 ; On                 ;
; Size of the Latch Report                                                        ; 100                ; 100                ;
; Enable VHDL static assertion support                                            ; Off                ; Off                ;
; Enable SystemVerilog static assertion support                                   ; Off                ; Off                ;
; Enable State Machines Inference                                                 ; On                 ; On                 ;
; Enable formal verification support during compilation                           ; Off                ; Off                ;
; Size of the PR Initial Conditions Report                                        ; 100                ; 100                ;
; Number of Registers with Ignored Power-Up Settings Reported in Synthesis Report ; 500                ; 500                ;
; Report PR Initial Values as Errors                                              ; Off                ; Off                ;
; Fractal Synthesis                                                               ; Off                ; Off                ;
; Synthesis Available Resource Multiplier                                         ; 1                  ; 1                  ;
; Message Level for Unconnected Output Ports                                      ; Warning            ; Warning            ;
; Pack Barrelshifters into Carry Chains for Better Area                           ; Auto               ; Auto               ;
; Initialize Verilog enums to X                                                   ; Off                ; Off                ;
; Enable preserve for debug assignments                                           ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+----------------------------------+
; File Name with User-Entered Path                                                                                            ; File Type                                        ; File Name with Absolute Path                                                                                                                                         ; Library             ; MD5                              ;
+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+----------------------------------+
; quartus_compile.sdc                                                                                                         ; User-Specified Synopsys Design Constraints File  ; /home/dirren/IntelHLS/example/test-fpga.prj/quartus/quartus_compile.sdc                                                                                              ;                     ; 88cba55d698af22d131eb8caf3174f57 ;
; ../components/example/example.ip                                                                                            ; User-Specified IP File                           ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example.ip                                                                                            ;                     ; 0220f66aaadb18905c10eb1277710c2b ;
; ../components/example/example/example_internal_10/synth/dspba_library_ver.sv                                                ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/dspba_library_ver.sv                                                ; example_internal_10 ; eecbe363a9b93a27011a25c6b93cc46c ;
; ../components/example/example/example_internal_10/synth/acl_ecc_pkg.sv                                                      ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ecc_pkg.sv                                                      ; example_internal_10 ; 50ab6fde03c21b3274a0fcce3125b8ea ;
; ../components/example/example/example_internal_10/synth/acl_data_fifo.v                                                     ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_data_fifo.v                                                     ; example_internal_10 ; 7b7980059065cfc7e929054a585779ca ;
; ../components/example/example/example_internal_10/synth/acl_fifo.v                                                          ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_fifo.v                                                          ; example_internal_10 ; 4b07cd33139e1873a179aaf02adef7df ;
; ../components/example/example/example_internal_10/synth/acl_altera_syncram_wrapped.sv                                       ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_altera_syncram_wrapped.sv                                       ; example_internal_10 ; 37302a35a8afb1311d5554ce91b92954 ;
; ../components/example/example/example_internal_10/synth/acl_scfifo_wrapped.sv                                               ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_scfifo_wrapped.sv                                               ; example_internal_10 ; 5a1529c87a1f00102e029ac989ff7c52 ;
; ../components/example/example/example_internal_10/synth/acl_ecc_decoder.sv                                                  ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ecc_decoder.sv                                                  ; example_internal_10 ; 909a7a44d7990b3f756d0476ddcc05c7 ;
; ../components/example/example/example_internal_10/synth/acl_ecc_encoder.sv                                                  ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ecc_encoder.sv                                                  ; example_internal_10 ; 926b094eb78fe1d776c58f2b3ce5a726 ;
; ../components/example/example/example_internal_10/synth/acl_ll_fifo.v                                                       ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ll_fifo.v                                                       ; example_internal_10 ; e296311067710b8fb53460d41dc92ed0 ;
; ../components/example/example/example_internal_10/synth/acl_ll_ram_fifo.v                                                   ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ll_ram_fifo.v                                                   ; example_internal_10 ; b5b32f28b69be08309ec1c21390d2fcb ;
; ../components/example/example/example_internal_10/synth/acl_valid_fifo_counter.v                                            ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_valid_fifo_counter.v                                            ; example_internal_10 ; 1d82fcbe2799a4f1e48719aba0a26253 ;
; ../components/example/example/example_internal_10/synth/acl_dspba_valid_fifo_counter.v                                      ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_dspba_valid_fifo_counter.v                                      ; example_internal_10 ; bbdb441bbe1e38953544d4080b2153b3 ;
; ../components/example/example/example_internal_10/synth/acl_staging_reg.v                                                   ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_staging_reg.v                                                   ; example_internal_10 ; 6a3f9ef67bccaf8cdb25995b357fd99a ;
; ../components/example/example/example_internal_10/synth/hld_fifo.sv                                                         ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_fifo.sv                                                         ; example_internal_10 ; 56a1a28b406637efc0534eab9915311e ;
; ../components/example/example/example_internal_10/synth/acl_mid_speed_fifo.sv                                               ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_mid_speed_fifo.sv                                               ; example_internal_10 ; 2e8cbd51e2e41bc6ccec56e1d0bc1391 ;
; ../components/example/example/example_internal_10/synth/acl_latency_one_ram_fifo.sv                                         ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_latency_one_ram_fifo.sv                                         ; example_internal_10 ; f0a94606f6d66c6cae1ad513a7672888 ;
; ../components/example/example/example_internal_10/synth/acl_latency_zero_ram_fifo.sv                                        ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_latency_zero_ram_fifo.sv                                        ; example_internal_10 ; 6e21f8d2bf18a57b5bfdce104b3101c3 ;
; ../components/example/example/example_internal_10/synth/hld_fifo_zero_width.sv                                              ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_fifo_zero_width.sv                                              ; example_internal_10 ; c363b951cfa0f63cdc9fddef4d14a130 ;
; ../components/example/example/example_internal_10/synth/acl_high_speed_fifo.sv                                              ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_high_speed_fifo.sv                                              ; example_internal_10 ; 23beeedaff1d1f4b689e9e7f7c8a02d8 ;
; ../components/example/example/example_internal_10/synth/acl_low_latency_fifo.sv                                             ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_low_latency_fifo.sv                                             ; example_internal_10 ; 266b9875b10f6c457578e893eeb6995f ;
; ../components/example/example/example_internal_10/synth/acl_zero_latency_fifo.sv                                            ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_zero_latency_fifo.sv                                            ; example_internal_10 ; 8c86ed5ed9329e6e306e2b1569772d48 ;
; ../components/example/example/example_internal_10/synth/acl_fanout_pipeline.sv                                              ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_fanout_pipeline.sv                                              ; example_internal_10 ; 72159d7ad04edd597ccf3a8869aff849 ;
; ../components/example/example/example_internal_10/synth/acl_std_synchronizer_nocut.v                                        ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_std_synchronizer_nocut.v                                        ; example_internal_10 ; f1c22668b05ff62af84e48277095e1ec ;
; ../components/example/example/example_internal_10/synth/acl_tessellated_incr_decr_threshold.sv                              ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_tessellated_incr_decr_threshold.sv                              ; example_internal_10 ; c49e8a60a7eff6d7661d1414cbc9f100 ;
; ../components/example/example/example_internal_10/synth/acl_tessellated_incr_lookahead.sv                                   ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_tessellated_incr_lookahead.sv                                   ; example_internal_10 ; 776a18a7340895e0971a68fca6e5f779 ;
; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv                                                ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_reset_handler.sv                                                ; example_internal_10 ; 9f6cb36377d03504f7c6145835745923 ;
; ../components/example/example/example_internal_10/synth/acl_lfsr.sv                                                         ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_lfsr.sv                                                         ; example_internal_10 ; 072e28e2467a09969408493c78dd3d90 ;
; ../components/example/example/example_internal_10/synth/acl_mlab_fifo.sv                                                    ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_mlab_fifo.sv                                                    ; example_internal_10 ; 8d580e0c6a3fbbc2da323b9e7e4561d8 ;
; ../components/example/example/example_internal_10/synth/acl_parameter_assert.svh                                            ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_parameter_assert.svh                                            ; example_internal_10 ; 8204d14b82e9590c80d2d17caf92254f ;
; ../components/example/example/example_internal_10/synth/acl_pop.v                                                           ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_pop.v                                                           ; example_internal_10 ; 59552af119801e224fe00baf6099d5f8 ;
; ../components/example/example/example_internal_10/synth/acl_push.v                                                          ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_push.v                                                          ; example_internal_10 ; 114aaa7d3c649c53847b72861afcdd13 ;
; ../components/example/example/example_internal_10/synth/acl_token_fifo_counter.v                                            ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_token_fifo_counter.v                                            ; example_internal_10 ; 96e427e0b0e9885c2081b8c58389da72 ;
; ../components/example/example/example_internal_10/synth/acl_pipeline.v                                                      ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_pipeline.v                                                      ; example_internal_10 ; 265254803153ba3027e0326960f59528 ;
; ../components/example/example/example_internal_10/synth/acl_dspba_buffer.v                                                  ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_dspba_buffer.v                                                  ; example_internal_10 ; d7c967b0ab7264be28fce947a5474365 ;
; ../components/example/example/example_internal_10/synth/acl_enable_sink.v                                                   ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_enable_sink.v                                                   ; example_internal_10 ; 2006c3acdbddd2b6c6b69335916eaa7f ;
; ../components/example/example/example_internal_10/synth/hld_memory_depth_quantization_pkg.sv                                ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_memory_depth_quantization_pkg.sv                                ; example_internal_10 ; 83a6cdad9cdba9ce9c1447ead25c61d6 ;
; ../components/example/example/example_internal_10/synth/hld_iord.sv                                                         ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iord.sv                                                         ; example_internal_10 ; 09161ec6d703772b1c4d774cf01a126e ;
; ../components/example/example/example_internal_10/synth/hld_iord_stall_latency.sv                                           ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iord_stall_latency.sv                                           ; example_internal_10 ; 1b895ed1b3898d9397f234359903de05 ;
; ../components/example/example/example_internal_10/synth/hld_iord_stall_valid.sv                                             ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iord_stall_valid.sv                                             ; example_internal_10 ; 2b47a7ed92fb15ff81b6c97cdc78e4ad ;
; ../components/example/example/example_internal_10/synth/acl_shift_register_no_reset.sv                                      ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_shift_register_no_reset.sv                                      ; example_internal_10 ; 9e369e2f3deecbb5dd3f141fb98843c6 ;
; ../components/example/example/example_internal_10/synth/acl_ffwdsrc.v                                                       ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ffwdsrc.v                                                       ; example_internal_10 ; a35d6d7e1233db84bcc73e2710c6e1cb ;
; ../components/example/example/example_internal_10/synth/acl_ffwddst.sv                                                      ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ffwddst.sv                                                      ; example_internal_10 ; 6723d889fbc342e3e2967e8bbe196c08 ;
; ../components/example/example/example_internal_10/synth/lsu_top.v                                                           ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/lsu_top.v                                                           ; example_internal_10 ; d9d97346997b8bc6eed743e0f3fd506e ;
; ../components/example/example/example_internal_10/synth/lsu_permute_address.v                                               ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/lsu_permute_address.v                                               ; example_internal_10 ; bc1bfa987316741d8e60c278eccf3c37 ;
; ../components/example/example/example_internal_10/synth/lsu_pipelined.v                                                     ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/lsu_pipelined.v                                                     ; example_internal_10 ; 38aaa8466c85332a194d17e8cb6b01a0 ;
; ../components/example/example/example_internal_10/synth/lsu_enabled.v                                                       ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/lsu_enabled.v                                                       ; example_internal_10 ; a529130965c26405ca3f3dc04e8e8809 ;
; ../components/example/example/example_internal_10/synth/lsu_basic_coalescer.v                                               ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/lsu_basic_coalescer.v                                               ; example_internal_10 ; ef1a133aad8410954c33bad7f934ae25 ;
; ../components/example/example/example_internal_10/synth/lsu_simple.v                                                        ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/lsu_simple.v                                                        ; example_internal_10 ; f93a9f3d886706b14115ce371a2474f9 ;
; ../components/example/example/example_internal_10/synth/lsu_streaming.v                                                     ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/lsu_streaming.v                                                     ; example_internal_10 ; bfab5fb4ec386b155c22be49071841ec ;
; ../components/example/example/example_internal_10/synth/lsu_burst_host.v                                                    ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/lsu_burst_host.v                                                    ; example_internal_10 ; 7a22e1e7d26eae0a932d2fd68a4972ae ;
; ../components/example/example/example_internal_10/synth/lsu_bursting_load_stores.v                                          ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/lsu_bursting_load_stores.v                                          ; example_internal_10 ; 069d2f7149602d9f0230c74c9b719cbf ;
; ../components/example/example/example_internal_10/synth/lsu_non_aligned_write.v                                             ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/lsu_non_aligned_write.v                                             ; example_internal_10 ; a9a270b455bf6673fca56023fc6be72b ;
; ../components/example/example/example_internal_10/synth/lsu_read_cache.v                                                    ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/lsu_read_cache.v                                                    ; example_internal_10 ; 5314eb5b1f8ee964e578ef83adb1506a ;
; ../components/example/example/example_internal_10/synth/lsu_atomic.v                                                        ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/lsu_atomic.v                                                        ; example_internal_10 ; 02bc651659960f328fd2ad4521b5a257 ;
; ../components/example/example/example_internal_10/synth/lsu_prefetch_block.v                                                ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/lsu_prefetch_block.v                                                ; example_internal_10 ; 683951a9c7e2c9860e9f921c8542e762 ;
; ../components/example/example/example_internal_10/synth/lsu_wide_wrapper.v                                                  ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/lsu_wide_wrapper.v                                                  ; example_internal_10 ; 3961da322cfe6b405d74dec7fd032a08 ;
; ../components/example/example/example_internal_10/synth/lsu_streaming_prefetch.v                                            ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/lsu_streaming_prefetch.v                                            ; example_internal_10 ; 9da3790a6b0acf63ce370e0abfd4b0d9 ;
; ../components/example/example/example_internal_10/synth/acl_aligned_burst_coalesced_lsu.v                                   ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_aligned_burst_coalesced_lsu.v                                   ; example_internal_10 ; a9ae231ad86faaed6f7eddadb55587a6 ;
; ../components/example/example/example_internal_10/synth/acl_toggle_detect.v                                                 ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_toggle_detect.v                                                 ; example_internal_10 ; 8e83e54977e31d8f39aa881b9af48236 ;
; ../components/example/example/example_internal_10/synth/acl_debug_mem.v                                                     ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_debug_mem.v                                                     ; example_internal_10 ; 75423eb90aea7d24df949297d2d11fa4 ;
; ../components/example/example/example_internal_10/synth/lsu_burst_coalesced_pipelined_write.sv                              ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/lsu_burst_coalesced_pipelined_write.sv                              ; example_internal_10 ; d9c59fc174a2972184b077086eba56a9 ;
; ../components/example/example/example_internal_10/synth/lsu_burst_coalesced_pipelined_read.sv                               ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/lsu_burst_coalesced_pipelined_read.sv                               ; example_internal_10 ; c75e8b3ade9f2acfa622badde45252c5 ;
; ../components/example/example/example_internal_10/synth/acl_fifo_stall_valid_lookahead.sv                                   ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_fifo_stall_valid_lookahead.sv                                   ; example_internal_10 ; 1641ef61c57e9506d866003eb42a74ff ;
; ../components/example/example/example_internal_10/synth/hld_global_load_store.sv                                            ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_global_load_store.sv                                            ; example_internal_10 ; b05af52944a3b826bcbc57afbe04c5b3 ;
; ../components/example/example/example_internal_10/synth/hld_lsu.sv                                                          ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_lsu.sv                                                          ; example_internal_10 ; fe40d3d7ac01e6e098a5d095cd99b69b ;
; ../components/example/example/example_internal_10/synth/hld_lsu_burst_coalescer.sv                                          ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_lsu_burst_coalescer.sv                                          ; example_internal_10 ; 20d0fdf88f228ea79897b335fca72483 ;
; ../components/example/example/example_internal_10/synth/hld_lsu_coalescer_dynamic_timeout.sv                                ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_lsu_coalescer_dynamic_timeout.sv                                ; example_internal_10 ; d0cd35b9827d77c7e3581cdde32e49f1 ;
; ../components/example/example/example_internal_10/synth/hld_lsu_data_aligner.sv                                             ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_lsu_data_aligner.sv                                             ; example_internal_10 ; 26ee37c04aebd76e2a8c93ee34083f26 ;
; ../components/example/example/example_internal_10/synth/hld_lsu_read_cache.sv                                               ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_lsu_read_cache.sv                                               ; example_internal_10 ; 28db8d0f8002443b332eefbf22d94fb3 ;
; ../components/example/example/example_internal_10/synth/hld_lsu_read_data_alignment.sv                                      ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_lsu_read_data_alignment.sv                                      ; example_internal_10 ; 971d66f0f684996672ae6d1bff30ba43 ;
; ../components/example/example/example_internal_10/synth/hld_lsu_unaligned_controller.sv                                     ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_lsu_unaligned_controller.sv                                     ; example_internal_10 ; 57b8721b02df91950a9228be57193001 ;
; ../components/example/example/example_internal_10/synth/hld_lsu_word_coalescer.sv                                           ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_lsu_word_coalescer.sv                                           ; example_internal_10 ; 91cc4408e9a4baae61ffe4f533a1825b ;
; ../components/example/example/example_internal_10/synth/hld_lsu_write_data_alignment.sv                                     ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_lsu_write_data_alignment.sv                                     ; example_internal_10 ; 2026ea0f783f968357342f73881ee9e4 ;
; ../components/example/example/example_internal_10/synth/hld_lsu_write_kernel_downstream.sv                                  ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_lsu_write_kernel_downstream.sv                                  ; example_internal_10 ; 130a39bf705c28dfe856e19bce87c0d9 ;
; ../components/example/example/example_internal_10/synth/acl_full_detector.v                                                 ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_full_detector.v                                                 ; example_internal_10 ; 5a4085b685d62d39d52a975eed29a41c ;
; ../components/example/example/example_internal_10/synth/acl_tessellated_incr_decr_decr.sv                                   ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_tessellated_incr_decr_decr.sv                                   ; example_internal_10 ; 7525dc2c44f65b0e132510bb7335f7f7 ;
; ../components/example/example/example_internal_10/synth/hld_iowr.sv                                                         ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iowr.sv                                                         ; example_internal_10 ; 408ab319bd93dff748b370e5f4aa4008 ;
; ../components/example/example/example_internal_10/synth/hld_iowr_stall_latency.sv                                           ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iowr_stall_latency.sv                                           ; example_internal_10 ; ac6caea5066caf443a8e2c7f27fe32d4 ;
; ../components/example/example/example_internal_10/synth/hld_iowr_stall_valid.sv                                             ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iowr_stall_valid.sv                                             ; example_internal_10 ; c74fc083d985b8195411521853fe2656 ;
; ../components/example/example/example_internal_10/synth/hld_loop_profiler.sv                                                ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_loop_profiler.sv                                                ; example_internal_10 ; fb3a97e8f31ff6be6978ad8fc0951745 ;
; ../components/example/example/example_internal_10/synth/hld_sim_latency_tracker.sv                                          ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_sim_latency_tracker.sv                                          ; example_internal_10 ; 69210569deb803b96a76104e493500d1 ;
; ../components/example/example/example_internal_10/synth/acl_loop_limiter.v                                                  ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_loop_limiter.v                                                  ; example_internal_10 ; e9bb17d591dfbc2f5e4bd02244437954 ;
; ../components/example/example/example_internal_10/synth/acl_reset_wire.v                                                    ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_reset_wire.v                                                    ; example_internal_10 ; 476dd6a711eb105f6673736911855539 ;
; ../components/example/example/example_internal_10/synth/example_function_wrapper.sv                                         ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_function_wrapper.sv                                         ; example_internal_10 ; 49441e0805e32ba11ae1048de296937b ;
; ../components/example/example/example_internal_10/synth/example_function.sv                                                 ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_function.sv                                                 ; example_internal_10 ; 76cd5356f4933612fe0fe24628d1705b ;
; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce.sv                                            ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B0_runOnce.sv                                            ; example_internal_10 ; ffd436b66fb95365399f2ad9cc301243 ;
; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce_stall_region.sv                               ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B0_runOnce_stall_region.sv                               ; example_internal_10 ; 8fad3d165e11add0703a044d3c595dba ;
; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge_reg.sv                                     ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B0_runOnce_merge_reg.sv                                     ; example_internal_10 ; 2365af6bf1619c8161f0cab63e4961a0 ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv                     ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv                     ; example_internal_10 ; 5cf0f2ba032cc1ded34c59814364b42e ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv                 ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv                 ; example_internal_10 ; e6950bc1bcd9578d0575231e037f8a05 ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_0.sv                   ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_0.sv                   ; example_internal_10 ; cbf407c8240ffbdb12477b872e937e82 ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv               ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv               ; example_internal_10 ; ecc97341764b3878d204664608abe7b5 ;
; ../components/example/example/example_internal_10/synth/example_B0_runOnce_branch.sv                                        ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B0_runOnce_branch.sv                                        ; example_internal_10 ; 793c0cea9f503d73d5ff3c069509e56a ;
; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge.sv                                         ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B0_runOnce_merge.sv                                         ; example_internal_10 ; a2ea647d2704adce3d6f1336df8f7f9b ;
; ../components/example/example/example_internal_10/synth/example_bb_B1_start.sv                                              ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B1_start.sv                                              ; example_internal_10 ; 5fcd6a125ac9009267915f3cf0adddd3 ;
; ../components/example/example/example_internal_10/synth/example_bb_B1_start_stall_region.sv                                 ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B1_start_stall_region.sv                                 ; example_internal_10 ; 6d4b982128da25c878fc95a7410f0390 ;
; ../components/example/example/example_internal_10/synth/example_B1_start_merge_reg.sv                                       ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B1_start_merge_reg.sv                                       ; example_internal_10 ; dc84e063659ca6845fec73a09679ede0 ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_example0.sv      ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_example0.sv      ; example_internal_10 ; acf2d24e1959953e2a79b1d954fef86f ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_example0.sv      ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_example0.sv      ; example_internal_10 ; 930f83c195db3e2cad5b82deebdf0047 ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv               ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv               ; example_internal_10 ; 167e37e19fcd8270990878bce3f78144 ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv           ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv           ; example_internal_10 ; 51346c7f4bcb50c9f9450556c21cd018 ;
; ../components/example/example/example_internal_10/synth/example_i_iord_bl_call_unnamed_example2_example0.sv                 ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_iord_bl_call_unnamed_example2_example0.sv                 ; example_internal_10 ; 0bbaa9d7be5c0be658b386c033d5ab9b ;
; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_wt_entry_s_c0_enter1_example0.sv              ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_wt_entry_s_c0_enter1_example0.sv              ; example_internal_10 ; 2a7a81e98af2bbc0c651b97ce200888e ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_wt0000y_s_c0_exit_example0.sv ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_wt0000y_s_c0_exit_example0.sv ; example_internal_10 ; 77dc7245f16893fae2c767e736e39a21 ;
; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_example0.sv        ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_example0.sv        ; example_internal_10 ; 7a92ee640ed8d10da558a9b63769f0c8 ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_0.sv                       ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_0.sv                       ; example_internal_10 ; f0bedde17d16a04add45bfd9e91f4cc5 ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond6_0.sv                       ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond6_0.sv                       ; example_internal_10 ; cbd2e4e9f47f663dcb680a4a4df4df4a ;
; ../components/example/example/example_internal_10/synth/example_B1_start_branch.sv                                          ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B1_start_branch.sv                                          ; example_internal_10 ; 23d9cecf1c34f2bbc27da4677a3e9d4a ;
; ../components/example/example/example_internal_10/synth/example_B1_start_merge.sv                                           ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B1_start_merge.sv                                           ; example_internal_10 ; 8025c050c3f384babb0103b7a473387b ;
; ../components/example/example/example_internal_10/synth/example_bb_B2.sv                                                    ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B2.sv                                                    ; example_internal_10 ; 46fd7414e21f5b595b215fb608c3525e ;
; ../components/example/example/example_internal_10/synth/example_bb_B2_stall_region.sv                                       ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B2_stall_region.sv                                       ; example_internal_10 ; 3b5cd65f7d1f51a96aac1015fd18df11 ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_5_example0.sv                       ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_5_example0.sv                       ; example_internal_10 ; f9a8d6f06f4930b47ed28f97ee3e2ecf ;
; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_5_example0.sv                          ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_5_example0.sv                          ; example_internal_10 ; 486afa20982ee353dde5df0f3e4b6ddb ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_6_example0.sv                       ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_6_example0.sv                       ; example_internal_10 ; fa5866110e8446b20405aaf9159384d0 ;
; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_6_example1.sv                          ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_6_example1.sv                          ; example_internal_10 ; 6524b74080145f16ef8f8cbcc12fe776 ;
; ../components/example/example/example_internal_10/synth/example_B2_merge_reg.sv                                             ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B2_merge_reg.sv                                             ; example_internal_10 ; 3ced6e501cfeb0128910aab8a57b8a30 ;
; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_for_body_s_c0_enter82_example1.sv             ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_for_body_s_c0_enter82_example1.sv             ; example_internal_10 ; 02adbd72631f994556831ed77b9edae0 ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit10_example0.sv ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit10_example0.sv ; example_internal_10 ; 349238df28db6b40c48cb057399ed0dc ;
; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0.sv       ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0.sv       ; example_internal_10 ; 5c90521c474b3b83007b3436ac9d8f82 ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_a121_0.sv                    ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_a121_0.sv                    ; example_internal_10 ; 46e763bdd5ecc92788a1e91d9d3d91d2 ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_b132_0.sv                    ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_b132_0.sv                    ; example_internal_10 ; 444ec5aadf3faf9704fef05929cbcc8f ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_0.sv                        ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_0.sv                        ; example_internal_10 ; 50a1d92120de38017df4036dd5024c7a ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i32_i_011_pop7_0.sv                         ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i32_i_011_pop7_0.sv                         ; example_internal_10 ; c61c87b3589bb18ae45a30de1ad06742 ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv                      ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv                      ; example_internal_10 ; 73d2fb1d40c8585fe73746f7b7036ae2 ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_initerations_pop9_0.sv                   ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_initerations_pop9_0.sv                   ; example_internal_10 ; d8caaf71106f6b9c435111ac2349d03d ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_0.sv                ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_0.sv                ; example_internal_10 ; 0033fd4b308469b4c721ee67b044bfcc ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_lastiniteration_0.sv                    ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_lastiniteration_0.sv                    ; example_internal_10 ; 04f640df6d3081ec854215f8ec5f53ad ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond_0.sv                        ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond_0.sv                        ; example_internal_10 ; 3097b1c5da5dfce154ebfc34646f2408 ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i32_i_011_push7_0.sv                       ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i32_i_011_push7_0.sv                       ; example_internal_10 ; 760e350a4e036946afa3da1eb553f804 ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_cleanups_push10_0.sv                    ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_cleanups_push10_0.sv                    ; example_internal_10 ; ebce6fb6c2ae396231879b9445e849d8 ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_initerations_push9_0.sv                 ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_initerations_push9_0.sv                 ; example_internal_10 ; 8a1507a2b7b3ff6c104fd4d11f329c1e ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i8_fpga_indvars_iv_push6_0.sv              ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i8_fpga_indvars_iv_push6_0.sv              ; example_internal_10 ; de6f1a0f7f66e6e9efe3c83d139fb509 ;
; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c1_in_for_body_s_c1_enter_example6.sv               ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_sfc_s_c1_in_for_body_s_c1_enter_example6.sv               ; example_internal_10 ; b7e6429e44a2a03cf43bed5df2bced29 ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000y_s_c1_exit_example0.sv ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000y_s_c1_exit_example0.sv ; example_internal_10 ; 4f590067b553ac6afd3a945808f6a06a ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000ample1_full_detector.sv ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000ample1_full_detector.sv ; example_internal_10 ; 1b0133b6822335e862669b6d5695e51e ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000t_example1_data_fifo.sv ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000t_example1_data_fifo.sv ; example_internal_10 ; cdda76488543a9ced947c84c7c0e627d ;
; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c1_in_for_body_s_c1_enter_example0.sv         ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c1_in_for_body_s_c1_enter_example0.sv         ; example_internal_10 ; 92020abe173d2e2458d8d14019d7da25 ;
; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00003a0054c2a6344c246w65.sv ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00003a0054c2a6344c246w65.sv ; example_internal_10 ; 5a02a3c54274ea65babe568a28956735 ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_f32_unnamed_7_example0.sv           ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_f32_unnamed_7_example0.sv           ; example_internal_10 ; 10819b9f692dfeda1f69b9429ec1ba35 ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_f32_s_010_pop8_0.sv                         ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_f32_s_010_pop8_0.sv                         ; example_internal_10 ; c597d6e04d1844387e248381deb1595a ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_f32_s_010_push8_0.sv                       ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_f32_s_010_push8_0.sv                       ; example_internal_10 ; 4e805e0eaa7fcc4e36f00235d31905cf ;
; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00002463a0054c2a6342iyc5.sv ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00002463a0054c2a6342iyc5.sv ; example_internal_10 ; 93eddb9f7489cd922588ac8bb15e644d ;
; ../components/example/example/example_internal_10/synth/example_B2_branch.sv                                                ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B2_branch.sv                                                ; example_internal_10 ; 760a4b143ae68272aeb07e6a908a2b5a ;
; ../components/example/example/example_internal_10/synth/example_B2_merge.sv                                                 ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B2_merge.sv                                                 ; example_internal_10 ; edf7d7b394666732cb036c39453e0faf ;
; ../components/example/example/example_internal_10/synth/example_bb_B3.sv                                                    ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B3.sv                                                    ; example_internal_10 ; c13c0ba739bd7677e11d0352cee18006 ;
; ../components/example/example/example_internal_10/synth/example_bb_B3_stall_region.sv                                       ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B3_stall_region.sv                                       ; example_internal_10 ; c934be01372d2ef34b53e00771310524 ;
; ../components/example/example/example_internal_10/synth/example_i_iowr_bl_return_unnamed_example10_example0.sv              ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_iowr_bl_return_unnamed_example10_example0.sv              ; example_internal_10 ; 33a4e0db28b188fe03b9fa400312350c ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_f32_unnamed_9_example0.sv             ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_f32_unnamed_9_example0.sv             ; example_internal_10 ; 0c05e51ff8b708b68fc540668e1081fd ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_0.sv                ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_0.sv                ; example_internal_10 ; 248345c49d54cb4017ba005ca1bc0636 ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv            ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv            ; example_internal_10 ; 79861caa77963e83a6a4f55c661b1c8a ;
; ../components/example/example/example_internal_10/synth/example_B3_branch.sv                                                ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B3_branch.sv                                                ; example_internal_10 ; 745953cdb4ae12b22c89039725412077 ;
; ../components/example/example/example_internal_10/synth/example_B3_merge.sv                                                 ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B3_merge.sv                                                 ; example_internal_10 ; 051a2fa1b870aa22af2c4bfee1214293 ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_sr.sv                    ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_sr.sv                    ; example_internal_10 ; 0c17adb3eb41aca61019e245fa9eb1af ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_valid_fifo.sv            ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_valid_fifo.sv            ; example_internal_10 ; bb249c19be0c2528bf934e4037b6d4c5 ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_sr.sv                     ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_sr.sv                     ; example_internal_10 ; 02d715793150aae2adddea2ec69a06b7 ;
; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv             ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv             ; example_internal_10 ; 76950855fcaa4444598c5526d8f3f810 ;
; ../components/example/example/example_internal_10/synth/example_loop_limiter_0.sv                                           ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_loop_limiter_0.sv                                           ; example_internal_10 ; 5f9e7685eeab2c1d043802875a99e4d8 ;
; ../components/example/example/example_internal_10/synth/example_bb_B2_sr_1.sv                                               ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B2_sr_1.sv                                               ; example_internal_10 ; c7e87f1d3d233269cde89a6a308c8740 ;
; ../components/example/example/example_internal_10/synth/example_bb_B3_sr_0.sv                                               ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B3_sr_0.sv                                               ; example_internal_10 ; 914401321060d85e1b5df3e0239f788f ;
; ../components/example/example/example_internal_10/synth/acl_avm_to_ic.v                                                     ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_avm_to_ic.v                                                     ; example_internal_10 ; 027f929bd2199cc8913f23beef565293 ;
; ../components/example/example/example_internal_10/synth/acl_ic_host_endpoint.v                                              ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ic_host_endpoint.v                                              ; example_internal_10 ; 30d9b94fd5281d58057ed4849589a011 ;
; ../components/example/example/example_internal_10/synth/acl_arb_intf.v                                                      ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_arb_intf.v                                                      ; example_internal_10 ; 8e8469748bed348c785ce8ad1bf78a89 ;
; ../components/example/example/example_internal_10/synth/acl_ic_intf.v                                                       ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ic_intf.v                                                       ; example_internal_10 ; a1c6f2fab3a5f4eb54c0a92ccc1ce124 ;
; ../components/example/example/example_internal_10/synth/acl_ic_agent_endpoint.v                                             ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ic_agent_endpoint.v                                             ; example_internal_10 ; 57307277ab96177a7627b193d279d714 ;
; ../components/example/example/example_internal_10/synth/acl_ic_agent_rrp.v                                                  ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ic_agent_rrp.v                                                  ; example_internal_10 ; f676a8caa2f5f2643e9c7ab8511bf709 ;
; ../components/example/example/example_internal_10/synth/acl_ic_agent_wrp.v                                                  ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ic_agent_wrp.v                                                  ; example_internal_10 ; 6a57e3e81b06872e2a42ae51ec698dbe ;
; ../components/example/example/example_internal_10/synth/acl_arb2.v                                                          ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_arb2.v                                                          ; example_internal_10 ; 9c2cc4ef473cfdc13e85d3c645ec130a ;
; ../components/example/example/example_internal_10/synth/acl_ic_to_avm.v                                                     ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ic_to_avm.v                                                     ; example_internal_10 ; f0b8365e33624bb5ede8cda6d9e900a9 ;
; ../components/example/example/example_internal_10/synth/example_internal.v                                                  ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_internal.v                                                  ; example_internal_10 ; df7f5bdb953d7baa0958ab96c5be1ae0 ;
; ../components/example/example/synth/example.v                                                                               ; User-Specified Verilog HDL File                  ; /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v                                                                               ; example             ; 6f0bf47fd4214ad239899c58ea67caf6 ;
; quartus_compile.sv                                                                                                          ; User-Specified SystemVerilog HDL File            ; /home/dirren/IntelHLS/example/test-fpga.prj/quartus/quartus_compile.sv                                                                                               ;                     ; f561593824f85a03fff8f2e7a5cce730 ;
; /softs/intel/intelFPGA_pro/21.4/quartus/libraries/megafunctions/altdpram.tdf                                                ; Megafunction                                     ; /softs/intel/intelFPGA_pro/21.4/quartus/libraries/megafunctions/altdpram.tdf                                                                                         ; example_internal_10 ; ab823ad8a93988cb5dc35fa6fb59224b ;
; memmodes.inc                                                                                                                ; Megafunction                                     ; /softs/intel/intelFPGA_pro/21.4/quartus/libraries/others/maxplus2/memmodes.inc                                                                                       ;                     ; 44d4551a35f349f0dbacaf799d039950 ;
; lpm_decode.inc                                                                                                              ; Megafunction                                     ; /softs/intel/intelFPGA_pro/21.4/quartus/libraries/megafunctions/lpm_decode.inc                                                                                       ;                     ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; lpm_mux.inc                                                                                                                 ; Megafunction                                     ; /softs/intel/intelFPGA_pro/21.4/quartus/libraries/megafunctions/lpm_mux.inc                                                                                          ;                     ; c22bfd353214c01495b560fc34e47d79 ;
; a_hdffe.inc                                                                                                                 ; Megafunction                                     ; /softs/intel/intelFPGA_pro/21.4/quartus/libraries/megafunctions/a_hdffe.inc                                                                                          ;                     ; 6e1dd1dda0dcf1122cd2b84d660c10b3 ;
; a_rdenreg.inc                                                                                                               ; Megafunction                                     ; /softs/intel/intelFPGA_pro/21.4/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                        ;                     ; 60d2293400bc3c24acb0a137b4849830 ;
; alt_le_rden_reg.inc                                                                                                         ; Megafunction                                     ; /softs/intel/intelFPGA_pro/21.4/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                  ;                     ; 75091066e9fa6e1ee16e5ba18b60506f ;
; altsyncram.inc                                                                                                              ; Megafunction                                     ; /softs/intel/intelFPGA_pro/21.4/quartus/libraries/megafunctions/altsyncram.inc                                                                                       ;                     ; 287ef315327e54718fb79d338581f7f9 ;
; aglobal214.inc                                                                                                              ; Megafunction                                     ; /softs/intel/intelFPGA_pro/21.4/quartus/libraries/megafunctions/aglobal214.inc                                                                                       ;                     ; 3470515291165cfdb23ff7fddc00e874 ;
; cbx.lst                                                                                                                     ; Megafunction                                     ; /softs/intel/intelFPGA_pro/21.4/quartus/libraries/megafunctions/cbx.lst                                                                                              ;                     ; 9364e54b3730c324baf217a35ed85425 ;
; /home/dirren/IntelHLS/example/test-fpga.prj/quartus/tmp-clearbox/quartus_compile/233167/dpram_a942.tdf                      ; Auto-Generated Megafunction                      ; /home/dirren/IntelHLS/example/test-fpga.prj/quartus/tmp-clearbox/quartus_compile/233167/dpram_a942.tdf                                                               ;                     ; 08225704aa2d39bb62fa9d34b7c1d4c8 ;
; /softs/intel/intelFPGA_pro/21.4/quartus/libraries/megafunctions/altera_syncram.tdf                                          ; Megafunction                                     ; /softs/intel/intelFPGA_pro/21.4/quartus/libraries/megafunctions/altera_syncram.tdf                                                                                   ; example_internal_10 ; 478b8021fcfa8611f74bbced8ff8f34e ;
; /home/dirren/IntelHLS/example/test-fpga.prj/quartus/tmp-clearbox/quartus_compile/233167/altera_syncram_he72.tdf             ; Auto-Generated Megafunction                      ; /home/dirren/IntelHLS/example/test-fpga.prj/quartus/tmp-clearbox/quartus_compile/233167/altera_syncram_he72.tdf                                                      ;                     ; db0ff3e757d134fd53f516aa1b475b25 ;
; /home/dirren/IntelHLS/example/test-fpga.prj/quartus/tmp-clearbox/quartus_compile/233167/altsyncram_sjb4.tdf                 ; Auto-Generated Megafunction                      ; /home/dirren/IntelHLS/example/test-fpga.prj/quartus/tmp-clearbox/quartus_compile/233167/altsyncram_sjb4.tdf                                                          ;                     ; 326de8b91dbad21b33241fb73fdb6f0b ;
; /home/dirren/IntelHLS/example/test-fpga.prj/quartus/tmp-clearbox/quartus_compile/233167/altera_syncram_de72.tdf             ; Auto-Generated Megafunction                      ; /home/dirren/IntelHLS/example/test-fpga.prj/quartus/tmp-clearbox/quartus_compile/233167/altera_syncram_de72.tdf                                                      ;                     ; 873bc156e63523aa0d81a109085479bd ;
; /home/dirren/IntelHLS/example/test-fpga.prj/quartus/tmp-clearbox/quartus_compile/233167/altsyncram_ojb4.tdf                 ; Auto-Generated Megafunction                      ; /home/dirren/IntelHLS/example/test-fpga.prj/quartus/tmp-clearbox/quartus_compile/233167/altsyncram_ojb4.tdf                                                          ;                     ; d0400ab9497bf0cdf6ff0f22739abc46 ;
; /home/dirren/IntelHLS/example/test-fpga.prj/quartus/tmp-clearbox/quartus_compile/233167/dpram_pj32.tdf                      ; Auto-Generated Megafunction                      ; /home/dirren/IntelHLS/example/test-fpga.prj/quartus/tmp-clearbox/quartus_compile/233167/dpram_pj32.tdf                                                               ;                     ; 174f6a85de087ab274c7428be4c474aa ;
; /home/dirren/IntelHLS/example/test-fpga.prj/quartus/tmp-clearbox/quartus_compile/233167/dpram_sa42.tdf                      ; Auto-Generated Megafunction                      ; /home/dirren/IntelHLS/example/test-fpga.prj/quartus/tmp-clearbox/quartus_compile/233167/dpram_sa42.tdf                                                               ;                     ; 40f529246ccdf0cd1236514d759ba997 ;
; /home/dirren/IntelHLS/example/test-fpga.prj/quartus/tmp-clearbox/quartus_compile/233167/dpram_na42.tdf                      ; Auto-Generated Megafunction                      ; /home/dirren/IntelHLS/example/test-fpga.prj/quartus/tmp-clearbox/quartus_compile/233167/dpram_na42.tdf                                                               ;                     ; f0321da5344cc2f46cb984697a56faf1 ;
+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Synthesis IP Cores Summary                                                                                                    ;
+-------------------+--------------+---------+--------------+--------------+-----------------+----------------------------------+
; Vendor            ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File                  ;
+-------------------+--------------+---------+--------------+--------------+-----------------+----------------------------------+
; Intel Corporation ; QsysPrimePro ; 21.4    ; N/A          ; N/A          ; example_inst    ; ../components/example/example.ip ;
+-------------------+--------------+---------+--------------+--------------+-----------------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Synthesis Partition Summary                                                                    ;
+--------------------+----------------+---------+--------------+-------+-------------------------+
; Partition Name     ; Hierarchy Path ; Type    ; Preservation ; Empty ; Partition Database File ;
+--------------------+----------------+---------+--------------+-------+-------------------------+
; root_partition     ; |              ; Default ;              ;       ;                         ;
;  component_example ; example_inst   ; Default ;              ;       ;                         ;
+--------------------+----------------+---------+--------------+-------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal                                                                    ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                        ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function_wrapper.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function_wrapper.sv:23 ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function_wrapper.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function_wrapper.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function_wrapper.sv:23 ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function_wrapper.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function_wrapper.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function_wrapper.sv:23 ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function_wrapper.sv:23 ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function_wrapper.sv:23 ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function_wrapper.sv:23 ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function_wrapper.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function_wrapper.sv:23 ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function_wrapper.sv:23 ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function_wrapper.sv:23 ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function_wrapper.sv:23 ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function                                        ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function.sv:23 ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function.sv:23 ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function.sv:23 ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function.sv:23 ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function.sv:23 ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function.sv:23 ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function.sv:23 ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function.sv:23 ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function.sv:23 ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_function.sv:23 ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going5_example1_valid_fifo                     ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                     ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_valid_fifo.sv:23 ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going5_example1_valid_fifo|thei_llvm_fpga_pipeline_keep_going5_example1_valid_fifo|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                  ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                 ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_valid_fifo                     ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                    ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv:23 ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv:23 ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_valid_fifo|thei_llvm_fpga_pipeline_keep_going_example6_valid_fifo|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                               ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3_sr_0_aunroll_x          ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                  ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_sr_0.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_sr_0.sv:23 ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_sr_0.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_sr_0.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_sr_0.sv:23 ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_sr_0.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_sr_0.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_sr_0.sv:23 ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_sr_0.sv:23 ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_sr_0.sv:23 ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_sr_0.sv:23 ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_sr_0.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_sr_0.sv:23 ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_sr_0.sv:23 ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_sr_0.sv:23 ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_sr_0.sv:23 ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_sr                     ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                            ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_sr.sv:23 ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2                    ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                             ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2.sv:23 ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2.sv:23 ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2.sv:23 ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2.sv:23 ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2.sv:23 ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2.sv:23 ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2.sv:23 ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2.sv:23 ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2.sv:23 ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2.sv:23 ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|theexample_B2_branch   ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                 ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_branch.sv:23 ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|theexample_B2_merge   ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge.sv:23 ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region   ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                          ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_stall_region.sv:23 ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theexample_B2_merge_reg_aunroll_x ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                          ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge_reg.sv:23                                       ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge_reg.sv:23                                       ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge_reg.sv:23                                       ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge_reg.sv:23                                       ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge_reg.sv:23                                       ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge_reg.sv:23                                       ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge_reg.sv:23                                       ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge_reg.sv:23                                       ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge_reg.sv:23                                       ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge_reg.sv:23                                       ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge_reg.sv:23                                       ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge_reg.sv:23                                       ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge_reg.sv:23                                       ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge_reg.sv:23                                       ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge_reg.sv:23                                       ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B2_merge_reg.sv:23                                       ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                       ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c1_in_for_body_s_c1_enter_example6.sv:23                                      ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c1_in_for_body_s_c1_enter_example6.sv:23                                      ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c1_in_for_body_s_c1_enter_example6.sv:23                                      ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c1_in_for_body_s_c1_enter_example6.sv:23                                      ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c1_in_for_body_s_c1_enter_example6.sv:23                                      ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c1_in_for_body_s_c1_enter_example6.sv:23                                      ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c1_in_for_body_s_c1_enter_example6.sv:23                                      ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c1_in_for_body_s_c1_enter_example6.sv:23                                      ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c1_in_for_body_s_c1_enter_example6.sv:23                                      ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c1_in_for_body_s_c1_enter_example6.sv:23                                      ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c1_in_for_body_s_c1_enter_example6.sv:23                                      ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c1_in_for_body_s_c1_enter_example6.sv:23                                      ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c1_in_for_body_s_c1_enter_example6.sv:23                                      ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c1_in_for_body_s_c1_enter_example6.sv:23                                      ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c1_in_for_body_s_c1_enter_example6.sv:23                                      ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c1_in_for_body_s_c1_enter_example6.sv:23                                      ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                                                     ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000y_s_c1_exit_example0.sv:23                                                                                                      ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000y_s_c1_exit_example0.sv:23                                                                                                      ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000y_s_c1_exit_example0.sv:23                                                                                                      ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000y_s_c1_exit_example0.sv:23                                                                                                      ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000y_s_c1_exit_example0.sv:23                                                                                                      ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000y_s_c1_exit_example0.sv:23                                                                                                      ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000y_s_c1_exit_example0.sv:23                                                                                                      ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000y_s_c1_exit_example0.sv:23                                                                                                      ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000y_s_c1_exit_example0.sv:23                                                                                                      ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000y_s_c1_exit_example0.sv:23                                                                                                      ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000y_s_c1_exit_example0.sv:23                                                                                                      ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000y_s_c1_exit_example0.sv:23                                                                                                      ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000y_s_c1_exit_example0.sv:23                                                                                                      ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000y_s_c1_exit_example0.sv:23                                                                                                      ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000y_s_c1_exit_example0.sv:23                                                                                                      ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000y_s_c1_exit_example0.sv:23                                                                                                      ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000t_example1_data_fifo.sv:23                                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000t_example1_data_fifo.sv:23                                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000t_example1_data_fifo.sv:23                                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000t_example1_data_fifo.sv:23                                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000t_example1_data_fifo.sv:23                                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000t_example1_data_fifo.sv:23                                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000t_example1_data_fifo.sv:23                                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000t_example1_data_fifo.sv:23                                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000t_example1_data_fifo.sv:23                                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000t_example1_data_fifo.sv:23                                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000t_example1_data_fifo.sv:23                                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000t_example1_data_fifo.sv:23                                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000t_example1_data_fifo.sv:23                                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000t_example1_data_fifo.sv:23                                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000t_example1_data_fifo.sv:23                                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000t_example1_data_fifo.sv:23                                                                                                                                                                                              ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------------+------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000ample1_full_detector.sv:23                                                                                                                                                                                        ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000ample1_full_detector.sv:23                                                                                                                                                                                        ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000ample1_full_detector.sv:23                                                                                                                                                                                        ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000ample1_full_detector.sv:23                                                                                                                                                                                        ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000ample1_full_detector.sv:23                                                                                                                                                                                        ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000ample1_full_detector.sv:23                                                                                                                                                                                        ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000ample1_full_detector.sv:23                                                                                                                                                                                        ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000ample1_full_detector.sv:23                                                                                                                                                                                        ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000ample1_full_detector.sv:23                                                                                                                                                                                        ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000ample1_full_detector.sv:23                                                                                                                                                                                        ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000ample1_full_detector.sv:23                                                                                                                                                                                        ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000ample1_full_detector.sv:23                                                                                                                                                                                        ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000ample1_full_detector.sv:23                                                                                                                                                                                        ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000ample1_full_detector.sv:23                                                                                                                                                                                        ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000ample1_full_detector.sv:23                                                                                                                                                                                        ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000ample1_full_detector.sv:23                                                                                                                                                                                        ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x ;
+---------------------------------+--------+------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To                     ; Source Location                                                                                                                                                                                        ;
+---------------------------------+--------+------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c1_in_for_body_s_c1_enter_example0.sv:23                                                                                 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c1_in_for_body_s_c1_enter_example0.sv:23                                                                                 ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c1_in_for_body_s_c1_enter_example0.sv:23                                                                                 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c1_in_for_body_s_c1_enter_example0.sv:23                                                                                 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c1_in_for_body_s_c1_enter_example0.sv:23                                                                                 ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c1_in_for_body_s_c1_enter_example0.sv:23                                                                                 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c1_in_for_body_s_c1_enter_example0.sv:23                                                                                 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c1_in_for_body_s_c1_enter_example0.sv:23                                                                                 ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c1_in_for_body_s_c1_enter_example0.sv:23                                                                                 ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c1_in_for_body_s_c1_enter_example0.sv:23                                                                                 ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c1_in_for_body_s_c1_enter_example0.sv:23                                                                                 ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c1_in_for_body_s_c1_enter_example0.sv:23                                                                                 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c1_in_for_body_s_c1_enter_example0.sv:23                                                                                 ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c1_in_for_body_s_c1_enter_example0.sv:23                                                                                 ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c1_in_for_body_s_c1_enter_example0.sv:23                                                                                 ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c1_in_for_body_s_c1_enter_example0.sv:23                                                                                 ;
; DONT_MERGE_REGISTER             ; on     ; -    ; valid_fanout_reg0_q[0] ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c1_in_for_body_s_c1_enter_example0.sv:100                                                                                ;
; DONT_MERGE_REGISTER             ; on     ; -    ; valid_fanout_reg1_q[0] ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c1_in_for_body_s_c1_enter_example0.sv:101                                                                                ;
; DONT_MERGE_REGISTER             ; on     ; -    ; valid_fanout_reg2_q[0] ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c1_in_for_body_s_c1_enter_example0.sv:102                                                                                ;
; DONT_MERGE_REGISTER             ; on     ; -    ; valid_fanout_reg3_q[0] ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c1_in_for_body_s_c1_enter_example0.sv:103                                                                                ;
+---------------------------------+--------+------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7 ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                                                                                         ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_f32_s_010_push8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_f32_s_010_push8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_f32_s_010_push8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_f32_s_010_push8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_f32_s_010_push8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_f32_s_010_push8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_f32_s_010_push8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_f32_s_010_push8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_f32_s_010_push8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_f32_s_010_push8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_f32_s_010_push8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_f32_s_010_push8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_f32_s_010_push8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_f32_s_010_push8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_f32_s_010_push8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_f32_s_010_push8_0.sv:23                                                                                                                                                                ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                              ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                           ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                                          ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_pop_f32_s_010_pop8_example4 ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                                                                                       ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_f32_s_010_pop8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_f32_s_010_pop8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_f32_s_010_pop8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_f32_s_010_pop8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_f32_s_010_pop8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_f32_s_010_pop8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_f32_s_010_pop8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_f32_s_010_pop8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_f32_s_010_pop8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_f32_s_010_pop8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_f32_s_010_pop8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_f32_s_010_pop8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_f32_s_010_pop8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_f32_s_010_pop8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_f32_s_010_pop8_0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_f32_s_010_pop8_0.sv:23                                                                                                                                                                ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_pop_f32_s_010_pop8_example4|thei_llvm_fpga_pop_f32_s_010_pop8_example1|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                           ;
+---------------------+-------+------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                          ;
+---------------------+-------+------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_sub_example2 ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                                                              ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00002463a0054c2a6342iyc5.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00002463a0054c2a6342iyc5.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00002463a0054c2a6342iyc5.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00002463a0054c2a6342iyc5.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00002463a0054c2a6342iyc5.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00002463a0054c2a6342iyc5.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00002463a0054c2a6342iyc5.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00002463a0054c2a6342iyc5.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00002463a0054c2a6342iyc5.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00002463a0054c2a6342iyc5.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00002463a0054c2a6342iyc5.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00002463a0054c2a6342iyc5.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00002463a0054c2a6342iyc5.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00002463a0054c2a6342iyc5.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00002463a0054c2a6342iyc5.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00002463a0054c2a6342iyc5.sv:23                                                                                                               ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_add_example5 ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                                                              ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00003a0054c2a6344c246w65.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00003a0054c2a6344c246w65.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00003a0054c2a6344c246w65.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00003a0054c2a6344c246w65.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00003a0054c2a6344c246w65.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00003a0054c2a6344c246w65.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00003a0054c2a6344c246w65.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00003a0054c2a6344c246w65.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00003a0054c2a6344c246w65.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00003a0054c2a6344c246w65.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00003a0054c2a6344c246w65.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00003a0054c2a6344c246w65.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00003a0054c2a6344c246w65.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00003a0054c2a6344c246w65.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00003a0054c2a6344c246w65.sv:23                                                                                                               ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c1_in_for_body00003a0054c2a6344c246w65.sv:23                                                                                                               ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_ffwd_source_f32_unnamed_example7_example8 ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_f32_unnamed_7_example0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_f32_unnamed_7_example0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_f32_unnamed_7_example0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_f32_unnamed_7_example0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_f32_unnamed_7_example0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_f32_unnamed_7_example0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_f32_unnamed_7_example0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_f32_unnamed_7_example0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_f32_unnamed_7_example0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_f32_unnamed_7_example0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_f32_unnamed_7_example0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_f32_unnamed_7_example0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_f32_unnamed_7_example0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_f32_unnamed_7_example0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_f32_unnamed_7_example0.sv:23                                                                                                                                                                ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_f32_unnamed_7_example0.sv:23                                                                                                                                                                ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                           ;
+---------------------+-------+------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                          ;
+---------------------+-------+------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                               ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                      ;
+-----------------------------+-------------+------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                     ;
+-----------------------------+-------------+------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To ; Source Location                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -  ; tmp-clearbox/quartus_compile/233167/altsyncram_sjb4.tdf:0                                                                                                                                                     ;
+---------------------------------+--------------------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                      ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                     ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                        ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                        ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                      ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                     ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                           ;
+---------------------+-------+------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                          ;
+---------------------+-------+------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                                 ;
+-----------------------------+-------------+------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                ;
+-----------------------------+-------------+------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To ; Source Location                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -  ; tmp-clearbox/quartus_compile/233167/altsyncram_ojb4.tdf:0                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                                                 ;
+-----------------------------+-------------+------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                ;
+-----------------------------+-------------+------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                  ;
+-----------------------------+-------------+------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                  ;
+-----------------------------+-------------+------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4 ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                     ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_6_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_6_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_6_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_6_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_6_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_6_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_6_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_6_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_6_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_6_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_6_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_6_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_6_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_6_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_6_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_6_example0.sv:23                            ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thereaddata_reg_unnamed_example6_example1 ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                               ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_6_example1.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_6_example1.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_6_example1.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_6_example1.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_6_example1.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_6_example1.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_6_example1.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_6_example1.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_6_example1.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_6_example1.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_6_example1.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_6_example1.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_6_example1.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_6_example1.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_6_example1.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_6_example1.sv:23                                                                         ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                           ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                          ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                          ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[1][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                         ;
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                         ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                                                                           ;
+-----------------------------+-------------+------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                          ;
+-----------------------------+-------------+------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                            ;
+-----------------------------+-------------+------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                            ;
+-----------------------------+-------------+------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                                                               ;
+-----------------------------+-------------+------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                              ;
+-----------------------------+-------------+------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                                                                           ;
+-----------------------------+-------------+------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                          ;
+-----------------------------+-------------+------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                           ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                           ;
+-----------------------------+-------------+------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                                                              ;
+-----------------------------+-------------+------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3 ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                     ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_5_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_5_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_5_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_5_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_5_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_5_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_5_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_5_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_5_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_5_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_5_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_5_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_5_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_5_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_5_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_mem_unnamed_5_example0.sv:23                            ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thereaddata_reg_unnamed_example5_example0 ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                               ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_5_example0.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_5_example0.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_5_example0.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_5_example0.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_5_example0.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_5_example0.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_5_example0.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_5_example0.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_5_example0.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_5_example0.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_5_example0.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_5_example0.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_5_example0.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_5_example0.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_5_example0.sv:23                                                                         ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_readdata_reg_unnamed_5_example0.sv:23                                                                         ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                           ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                          ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                          ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[1][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                         ;
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                         ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                                                                           ;
+-----------------------------+-------------+------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                          ;
+-----------------------------+-------------+------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                            ;
+-----------------------------+-------------+------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                            ;
+-----------------------------+-------------+------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                                                               ;
+-----------------------------+-------------+------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                              ;
+-----------------------------+-------------+------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                                                                           ;
+-----------------------------+-------------+------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                          ;
+-----------------------------+-------------+------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                           ;
+-----------------------------+-------------+------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                           ;
+-----------------------------+-------------+------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst ;
+-----------------------------+-------------+------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                 ; Source Location                                                                                                                                                                                                                                              ;
+-----------------------------+-------------+------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_head ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:181                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; GEN_SYNCHRONIZER.synchronizer_body ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:182                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                         ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_for_body_s_c0_enter82_example1.sv:23                                      ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_for_body_s_c0_enter82_example1.sv:23                                      ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_for_body_s_c0_enter82_example1.sv:23                                      ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_for_body_s_c0_enter82_example1.sv:23                                      ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_for_body_s_c0_enter82_example1.sv:23                                      ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_for_body_s_c0_enter82_example1.sv:23                                      ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_for_body_s_c0_enter82_example1.sv:23                                      ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_for_body_s_c0_enter82_example1.sv:23                                      ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_for_body_s_c0_enter82_example1.sv:23                                      ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_for_body_s_c0_enter82_example1.sv:23                                      ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_for_body_s_c0_enter82_example1.sv:23                                      ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_for_body_s_c0_enter82_example1.sv:23                                      ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_for_body_s_c0_enter82_example1.sv:23                                      ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_for_body_s_c0_enter82_example1.sv:23                                      ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_for_body_s_c0_enter82_example1.sv:23                                      ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_for_body_s_c0_enter82_example1.sv:23                                      ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1_aunroll_x ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                                                         ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit10_example0.sv:23                                                                                                          ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit10_example0.sv:23                                                                                                          ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit10_example0.sv:23                                                                                                          ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit10_example0.sv:23                                                                                                          ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit10_example0.sv:23                                                                                                          ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit10_example0.sv:23                                                                                                          ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit10_example0.sv:23                                                                                                          ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit10_example0.sv:23                                                                                                          ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit10_example0.sv:23                                                                                                          ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit10_example0.sv:23                                                                                                          ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit10_example0.sv:23                                                                                                          ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit10_example0.sv:23                                                                                                          ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit10_example0.sv:23                                                                                                          ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit10_example0.sv:23                                                                                                          ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit10_example0.sv:23                                                                                                          ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit10_example0.sv:23                                                                                                          ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                        ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[2][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[1][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                       ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x ;
+---------------------------------+--------+------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To                     ; Source Location                                                                                                                                                                                            ;
+---------------------------------+--------+------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0.sv:23                                                                                   ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0.sv:23                                                                                   ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0.sv:23                                                                                   ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0.sv:23                                                                                   ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0.sv:23                                                                                   ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0.sv:23                                                                                   ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0.sv:23                                                                                   ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0.sv:23                                                                                   ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0.sv:23                                                                                   ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0.sv:23                                                                                   ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0.sv:23                                                                                   ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0.sv:23                                                                                   ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0.sv:23                                                                                   ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0.sv:23                                                                                   ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0.sv:23                                                                                   ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -                      ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0.sv:23                                                                                   ;
; DONT_MERGE_REGISTER             ; on     ; -    ; valid_fanout_reg0_q[0] ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0.sv:120                                                                                  ;
; DONT_MERGE_REGISTER             ; on     ; -    ; valid_fanout_reg1_q[0] ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0.sv:121                                                                                  ;
; DONT_MERGE_REGISTER             ; on     ; -    ; valid_fanout_reg2_q[0] ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0.sv:122                                                                                  ;
; DONT_MERGE_REGISTER             ; on     ; -    ; valid_fanout_reg3_q[0] ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0.sv:123                                                                                  ;
; DONT_MERGE_REGISTER             ; on     ; -    ; valid_fanout_reg4_q[0] ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0.sv:124                                                                                  ;
; DONT_MERGE_REGISTER             ; on     ; -    ; valid_fanout_reg5_q[0] ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0.sv:125                                                                                  ;
; DONT_MERGE_REGISTER             ; on     ; -    ; valid_fanout_reg6_q[0] ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0.sv:126                                                                                  ;
; DONT_MERGE_REGISTER             ; on     ; -    ; valid_fanout_reg7_q[0] ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0.sv:127                                                                                  ;
+---------------------------------+--------+------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_example27 ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_cleanups_push10_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_cleanups_push10_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_cleanups_push10_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_cleanups_push10_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_cleanups_push10_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_cleanups_push10_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_cleanups_push10_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_cleanups_push10_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_cleanups_push10_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_cleanups_push10_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_cleanups_push10_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_cleanups_push10_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_cleanups_push10_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_cleanups_push10_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_cleanups_push10_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_cleanups_push10_0.sv:23                                                                                                                                                                     ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_example27|thei_llvm_fpga_push_i4_cleanups_push10_example1|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                          ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                                         ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_example27|thei_llvm_fpga_push_i4_cleanups_push10_example1|fifo|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                                              ;
+---------------------+-------+------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_example2 ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                                                                                              ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv:23                                                                                                                                                                    ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_example2|thei_llvm_fpga_pop_i4_cleanups_pop10_example1|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                     ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                                    ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example29 ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i8_fpga_indvars_iv_push6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i8_fpga_indvars_iv_push6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i8_fpga_indvars_iv_push6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i8_fpga_indvars_iv_push6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i8_fpga_indvars_iv_push6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i8_fpga_indvars_iv_push6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i8_fpga_indvars_iv_push6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i8_fpga_indvars_iv_push6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i8_fpga_indvars_iv_push6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i8_fpga_indvars_iv_push6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i8_fpga_indvars_iv_push6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i8_fpga_indvars_iv_push6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i8_fpga_indvars_iv_push6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i8_fpga_indvars_iv_push6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i8_fpga_indvars_iv_push6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i8_fpga_indvars_iv_push6_0.sv:23                                                                                                                                                                     ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example29|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example1|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                                      ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                                                     ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example29|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example1|fifo|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                                           ;
+---------------------+-------+------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                                                          ;
+---------------------+-------+------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_example20 ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_0.sv:23                                                                                                                                                                     ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_example20|thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_example1|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                                                 ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24 ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                                                                                             ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond_0.sv:23                                                                                                                                                                     ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                  ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                                 ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|fifo|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                       ;
+---------------------+-------+------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                                      ;
+---------------------+-------+------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|fifo|fifo ;
+---------------------+-------+------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To        ; Source Location                                                                                                                                                                                                                                                                                                                         ;
+---------------------+-------+------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; wptr_copy ; ../components/example/example/example_internal_10/synth/acl_ll_fifo.v:52                                                                                                                                                                                                                                                                ;
+---------------------+-------+------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|fifo|fifo|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                                           ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9 ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_initerations_push9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_initerations_push9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_initerations_push9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_initerations_push9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_initerations_push9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_initerations_push9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_initerations_push9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_initerations_push9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_initerations_push9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_initerations_push9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_initerations_push9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_initerations_push9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_initerations_push9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_initerations_push9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_initerations_push9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_initerations_push9_0.sv:23                                                                                                                                                                    ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9|thei_llvm_fpga_push_i4_initerations_push9_example1|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                                              ;
+---------------------+-------+------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9|thei_llvm_fpga_push_i4_initerations_push9_example1|fifo|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                                    ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                                                   ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_example7 ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_initerations_pop9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_initerations_pop9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_initerations_pop9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_initerations_pop9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_initerations_pop9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_initerations_pop9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_initerations_pop9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_initerations_pop9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_initerations_pop9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_initerations_pop9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_initerations_pop9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_initerations_pop9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_initerations_pop9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_initerations_pop9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_initerations_pop9_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_initerations_pop9_0.sv:23                                                                                                                                                                    ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_example7|thei_llvm_fpga_pop_i4_initerations_pop9_example1|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                           ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                                          ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_example11 ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_lastiniteration_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_lastiniteration_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_lastiniteration_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_lastiniteration_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_lastiniteration_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_lastiniteration_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_lastiniteration_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_lastiniteration_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_lastiniteration_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_lastiniteration_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_lastiniteration_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_lastiniteration_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_lastiniteration_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_lastiniteration_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_lastiniteration_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_lastiniteration_0.sv:23                                                                                                                                                                     ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_example11|thei_llvm_fpga_push_i1_lastiniteration_example1|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                          ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                                         ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_example11|thei_llvm_fpga_push_i1_lastiniteration_example1|fifo|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                                              ;
+---------------------+-------+------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6 ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                                                                                            ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_0.sv:23                                                                                                                                                                    ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_0.sv:23                                                                                                                                                                    ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                 ;
+---------------------+-------+------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                                ;
+---------------------+-------+------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|pop1|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                      ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                                     ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|pop2|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                      ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                                     ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|push|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                      ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                                     ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|push|staging_reg|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                                                 ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i32_i_011_push7_example19 ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                                                                                              ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i32_i_011_push7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i32_i_011_push7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i32_i_011_push7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i32_i_011_push7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i32_i_011_push7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i32_i_011_push7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i32_i_011_push7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i32_i_011_push7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i32_i_011_push7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i32_i_011_push7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i32_i_011_push7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i32_i_011_push7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i32_i_011_push7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i32_i_011_push7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i32_i_011_push7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i32_i_011_push7_0.sv:23                                                                                                                                                                     ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i32_i_011_push7_example19|thei_llvm_fpga_push_i32_i_011_push7_example1|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                    ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                                   ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i32_i_011_push7_example19|thei_llvm_fpga_push_i32_i_011_push7_example1|fifo|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                         ;
+---------------------+-------+------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                                        ;
+---------------------+-------+------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i32_i_011_pop7_example12 ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                                                                                            ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i32_i_011_pop7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i32_i_011_pop7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i32_i_011_pop7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i32_i_011_pop7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i32_i_011_pop7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i32_i_011_pop7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i32_i_011_pop7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i32_i_011_pop7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i32_i_011_pop7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i32_i_011_pop7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i32_i_011_pop7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i32_i_011_pop7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i32_i_011_pop7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i32_i_011_pop7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i32_i_011_pop7_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i32_i_011_pop7_0.sv:23                                                                                                                                                                     ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i32_i_011_pop7_example12|thei_llvm_fpga_pop_i32_i_011_pop7_example1|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                               ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example16 ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_b132_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_b132_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_b132_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_b132_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_b132_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_b132_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_b132_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_b132_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_b132_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_b132_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_b132_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_b132_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_b132_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_b132_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_b132_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_b132_0.sv:23                                                                                                                                                                     ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example16|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example1|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                          ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                                         ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example14 ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_a121_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_a121_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_a121_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_a121_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_a121_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_a121_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_a121_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_a121_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_a121_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_a121_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_a121_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_a121_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_a121_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_a121_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_a121_0.sv:23                                                                                                                                                                     ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_p1024f32_a121_0.sv:23                                                                                                                                                                     ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example14|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example1|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                          ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                                         ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2_sr_1_aunroll_x          ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                  ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_sr_1.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_sr_1.sv:23 ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_sr_1.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_sr_1.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_sr_1.sv:23 ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_sr_1.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_sr_1.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_sr_1.sv:23 ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_sr_1.sv:23 ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_sr_1.sv:23 ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_sr_1.sv:23 ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_sr_1.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_sr_1.sv:23 ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_sr_1.sv:23 ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_sr_1.sv:23 ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B2_sr_1.sv:23 ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0                     ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                      ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_loop_limiter_0.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_loop_limiter_0.sv:23 ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_loop_limiter_0.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_loop_limiter_0.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_loop_limiter_0.sv:23 ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_loop_limiter_0.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_loop_limiter_0.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_loop_limiter_0.sv:23 ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_loop_limiter_0.sv:23 ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_loop_limiter_0.sv:23 ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_loop_limiter_0.sv:23 ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_loop_limiter_0.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_loop_limiter_0.sv:23 ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_loop_limiter_0.sv:23 ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_loop_limiter_0.sv:23 ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_loop_limiter_0.sv:23 ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                      ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[2][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299     ;
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[1][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299     ;
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299     ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going5_example1_sr                     ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                             ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_sr.sv:23 ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_1_sr.sv:23 ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start                    ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                   ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start.sv:23 ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start.sv:23 ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start.sv:23 ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start.sv:23 ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start.sv:23 ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start.sv:23 ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start.sv:23 ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start.sv:23 ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start.sv:23 ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start.sv:23 ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|theexample_B1_start_merge ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                          ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge.sv:23     ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge.sv:23     ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge.sv:23     ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge.sv:23     ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge.sv:23     ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge.sv:23     ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge.sv:23     ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge.sv:23     ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge.sv:23     ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge.sv:23     ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge.sv:23     ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge.sv:23     ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge.sv:23     ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge.sv:23     ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge.sv:23     ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge.sv:23     ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|theexample_B1_start_branch ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                           ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_branch.sv:23     ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_branch.sv:23     ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_branch.sv:23     ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_branch.sv:23     ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_branch.sv:23     ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_branch.sv:23     ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_branch.sv:23     ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_branch.sv:23     ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_branch.sv:23     ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_branch.sv:23     ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_branch.sv:23     ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_branch.sv:23     ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_branch.sv:23     ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_branch.sv:23     ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_branch.sv:23     ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_branch.sv:23     ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                    ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start_stall_region.sv:23     ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start_stall_region.sv:23     ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start_stall_region.sv:23     ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start_stall_region.sv:23     ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start_stall_region.sv:23     ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start_stall_region.sv:23     ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start_stall_region.sv:23     ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start_stall_region.sv:23     ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start_stall_region.sv:23     ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start_stall_region.sv:23     ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start_stall_region.sv:23     ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start_stall_region.sv:23     ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start_stall_region.sv:23     ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start_stall_region.sv:23     ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start_stall_region.sv:23     ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B1_start_stall_region.sv:23     ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|theexample_B1_start_merge_reg ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                  ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge_reg.sv:23                                         ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge_reg.sv:23                                         ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge_reg.sv:23                                         ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge_reg.sv:23                                         ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge_reg.sv:23                                         ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge_reg.sv:23                                         ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge_reg.sv:23                                         ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge_reg.sv:23                                         ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge_reg.sv:23                                         ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge_reg.sv:23                                         ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge_reg.sv:23                                         ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge_reg.sv:23                                         ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge_reg.sv:23                                         ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge_reg.sv:23                                         ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge_reg.sv:23                                         ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B1_start_merge_reg.sv:23                                         ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5 ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                  ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_example0.sv:23                                        ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example3_example4 ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                  ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_example0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_example0.sv:23                                        ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                  ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iord_bl_call_unnamed_example2_example0.sv:23                                                   ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iord_bl_call_unnamed_example2_example0.sv:23                                                   ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iord_bl_call_unnamed_example2_example0.sv:23                                                   ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iord_bl_call_unnamed_example2_example0.sv:23                                                   ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iord_bl_call_unnamed_example2_example0.sv:23                                                   ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iord_bl_call_unnamed_example2_example0.sv:23                                                   ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iord_bl_call_unnamed_example2_example0.sv:23                                                   ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iord_bl_call_unnamed_example2_example0.sv:23                                                   ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iord_bl_call_unnamed_example2_example0.sv:23                                                   ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iord_bl_call_unnamed_example2_example0.sv:23                                                   ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iord_bl_call_unnamed_example2_example0.sv:23                                                   ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iord_bl_call_unnamed_example2_example0.sv:23                                                   ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iord_bl_call_unnamed_example2_example0.sv:23                                                   ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iord_bl_call_unnamed_example2_example0.sv:23                                                   ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iord_bl_call_unnamed_example2_example0.sv:23                                                   ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iord_bl_call_unnamed_example2_example0.sv:23                                                   ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                             ;
+---------------------+-------+------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                            ;
+---------------------+-------+------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                         ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                        ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1 ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                         ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv:23                                        ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv:23                                        ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                                  ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv:23                                                                                             ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                       ;
+---------------------+-------+------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                      ;
+---------------------+-------+------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                    ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                  ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                  ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                  ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                  ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                  ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                  ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                  ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                  ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                  ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                  ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                  ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                  ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                  ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                  ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                  ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                  ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1_aunroll_x ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                                                                  ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_wt0000y_s_c0_exit_example0.sv:23                                                                                                                   ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_wt0000y_s_c0_exit_example0.sv:23                                                                                                                   ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_wt0000y_s_c0_exit_example0.sv:23                                                                                                                   ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_wt0000y_s_c0_exit_example0.sv:23                                                                                                                   ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_wt0000y_s_c0_exit_example0.sv:23                                                                                                                   ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_wt0000y_s_c0_exit_example0.sv:23                                                                                                                   ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_wt0000y_s_c0_exit_example0.sv:23                                                                                                                   ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_wt0000y_s_c0_exit_example0.sv:23                                                                                                                   ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_wt0000y_s_c0_exit_example0.sv:23                                                                                                                   ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_wt0000y_s_c0_exit_example0.sv:23                                                                                                                   ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_wt0000y_s_c0_exit_example0.sv:23                                                                                                                   ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_wt0000y_s_c0_exit_example0.sv:23                                                                                                                   ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_wt0000y_s_c0_exit_example0.sv:23                                                                                                                   ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_wt0000y_s_c0_exit_example0.sv:23                                                                                                                   ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_wt0000y_s_c0_exit_example0.sv:23                                                                                                                   ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_wt0000y_s_c0_exit_example0.sv:23                                                                                                                   ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[2][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[1][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                              ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                                                          ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                                                                                  ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                                                                                  ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                                                                                  ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                                                                                  ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                                                                                  ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                                                                                  ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                                                                                  ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                                                                                  ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                                                                                  ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                                                                                  ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                                                                                  ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                                                                                  ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                                                                                  ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                                                                                  ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                                                                                  ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_example0.sv:23                                                                                                                  ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond6_example2 ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond6_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond6_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond6_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond6_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond6_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond6_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond6_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond6_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond6_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond6_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond6_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond6_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond6_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond6_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond6_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond6_0.sv:23                                                                                                                                                                              ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond6_example2|thei_llvm_fpga_push_i1_notexitcond6_example1|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                             ;
+---------------------+-------+------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                                            ;
+---------------------+-------+------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going5_example1 ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_0.sv:23                                                                                                                                                                              ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going5_0.sv:23                                                                                                                                                                              ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going5_example1|thei_llvm_fpga_pipeline_keep_going5_example1|asr|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                                                                                                                                                ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3                    ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                             ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3.sv:23 ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3.sv:23 ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3.sv:23 ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3.sv:23 ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3.sv:23 ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3.sv:23 ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3.sv:23 ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3.sv:23 ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3.sv:23 ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3.sv:23 ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|theexample_B3_merge   ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_merge.sv:23 ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_merge.sv:23 ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|theexample_B3_branch   ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                 ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_branch.sv:23 ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B3_branch.sv:23 ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region   ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                          ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_stall_region.sv:23 ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B3_stall_region.sv:23 ;
+---------------------------------+--------+------+----+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0 ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                               ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_f32_unnamed_9_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_f32_unnamed_9_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_f32_unnamed_9_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_f32_unnamed_9_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_f32_unnamed_9_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_f32_unnamed_9_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_f32_unnamed_9_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_f32_unnamed_9_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_f32_unnamed_9_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_f32_unnamed_9_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_f32_unnamed_9_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_f32_unnamed_9_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_f32_unnamed_9_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_f32_unnamed_9_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_f32_unnamed_9_example0.sv:23                            ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_f32_unnamed_9_example0.sv:23                            ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                               ;
+---------------------+-------+------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                              ;
+---------------------+-------+------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2 ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                            ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_0.sv:23                            ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_0.sv:23                            ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_0.sv:23                            ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_0.sv:23                            ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_0.sv:23                            ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_0.sv:23                            ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_0.sv:23                            ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_0.sv:23                            ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_0.sv:23                            ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_0.sv:23                            ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_0.sv:23                            ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_0.sv:23                            ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_0.sv:23                            ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_0.sv:23                            ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_0.sv:23                            ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_0.sv:23                            ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example2_reg ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                    ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv:23                                                                                ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv:23                                                                                ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv:23                                                                                ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv:23                                                                                ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv:23                                                                                ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv:23                                                                                ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv:23                                                                                ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv:23                                                                                ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv:23                                                                                ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv:23                                                                                ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv:23                                                                                ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv:23                                                                                ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv:23                                                                                ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv:23                                                                                ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv:23                                                                                ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv:23                                                                                ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                         ;
+---------------------+-------+------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                        ;
+---------------------+-------+------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|fifo ;
+---------------------+-------+------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To               ; Source Location                                                                                                                                                                                    ;
+---------------------+-------+------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MAX_FANOUT          ; 1     ; -    ; valid_counter[0] ; ../components/example/example/example_internal_10/synth/acl_token_fifo_counter.v:97                                                                                                                ;
; DONT_MERGE_REGISTER ; on    ; -    ; valid_counter[0] ; ../components/example/example/example_internal_10/synth/acl_token_fifo_counter.v:97                                                                                                                ;
+---------------------+-------+------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|fifo|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                              ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                             ;
+---------------------+-------+------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_iowr_bl_return_example_unnamed_example10_example1 ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                               ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iowr_bl_return_unnamed_example10_example0.sv:23                             ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iowr_bl_return_unnamed_example10_example0.sv:23                             ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iowr_bl_return_unnamed_example10_example0.sv:23                             ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iowr_bl_return_unnamed_example10_example0.sv:23                             ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iowr_bl_return_unnamed_example10_example0.sv:23                             ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iowr_bl_return_unnamed_example10_example0.sv:23                             ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iowr_bl_return_unnamed_example10_example0.sv:23                             ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iowr_bl_return_unnamed_example10_example0.sv:23                             ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iowr_bl_return_unnamed_example10_example0.sv:23                             ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iowr_bl_return_unnamed_example10_example0.sv:23                             ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iowr_bl_return_unnamed_example10_example0.sv:23                             ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iowr_bl_return_unnamed_example10_example0.sv:23                             ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iowr_bl_return_unnamed_example10_example0.sv:23                             ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iowr_bl_return_unnamed_example10_example0.sv:23                             ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iowr_bl_return_unnamed_example10_example0.sv:23                             ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_iowr_bl_return_unnamed_example10_example0.sv:23                             ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_iowr_bl_return_example_unnamed_example10_example1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                          ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                         ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce                    ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                     ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce.sv:23 ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce.sv:23 ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce.sv:23 ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce.sv:23 ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce.sv:23 ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce.sv:23 ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce.sv:23 ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce.sv:23 ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce.sv:23 ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce.sv:23 ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce.sv:23 ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce.sv:23 ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce.sv:23 ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|theexample_B0_runOnce_branch ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                               ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_branch.sv:23       ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_branch.sv:23       ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_branch.sv:23       ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_branch.sv:23       ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_branch.sv:23       ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_branch.sv:23       ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_branch.sv:23       ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_branch.sv:23       ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_branch.sv:23       ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_branch.sv:23       ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_branch.sv:23       ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_branch.sv:23       ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_branch.sv:23       ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_branch.sv:23       ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_branch.sv:23       ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_branch.sv:23       ;
+---------------------------------+--------+------+----+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                        ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce_stall_region.sv:23       ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce_stall_region.sv:23       ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce_stall_region.sv:23       ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce_stall_region.sv:23       ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce_stall_region.sv:23       ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce_stall_region.sv:23       ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce_stall_region.sv:23       ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce_stall_region.sv:23       ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce_stall_region.sv:23       ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce_stall_region.sv:23       ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce_stall_region.sv:23       ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce_stall_region.sv:23       ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce_stall_region.sv:23       ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce_stall_region.sv:23       ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce_stall_region.sv:23       ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_bb_B0_runOnce_stall_region.sv:23       ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1 ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                         ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_0.sv:23                                            ;
+---------------------------------+--------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1_reg ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                              ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv:23                                                                                             ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv:23                                                                                             ;
+---------------------------------+--------+------+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                   ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                  ;
+---------------------+-------+------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1|fifo ;
+---------------------+-------+------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To               ; Source Location                                                                                                                                                                                              ;
+---------------------+-------+------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MAX_FANOUT          ; 1     ; -    ; valid_counter[0] ; ../components/example/example/example_internal_10/synth/acl_token_fifo_counter.v:97                                                                                                                          ;
; DONT_MERGE_REGISTER ; on    ; -    ; valid_counter[0] ; ../components/example/example/example_internal_10/synth/acl_token_fifo_counter.v:97                                                                                                                          ;
+---------------------+-------+------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1|fifo|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                                        ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                                       ;
+---------------------+-------+------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_example0 ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                       ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv:23                                            ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv:23                                            ;
+---------------------------------+--------+------+----+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_example0|thei_llvm_fpga_pop_token_i1_wt_limpop_example0_reg ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                                                                                          ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv:23                                                                                           ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv:23                                                                                           ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv:23                                                                                           ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv:23                                                                                           ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv:23                                                                                           ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv:23                                                                                           ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv:23                                                                                           ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv:23                                                                                           ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv:23                                                                                           ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv:23                                                                                           ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv:23                                                                                           ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv:23                                                                                           ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv:23                                                                                           ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv:23                                                                                           ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv:23                                                                                           ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv:23                                                                                           ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_example0|thei_llvm_fpga_pop_token_i1_wt_limpop_example1|acl_reset_handler_inst ;
+---------------------+-------+------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                                                                                                                                               ;
+---------------------+-------+------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299                                                                                                                              ;
+---------------------+-------+------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|theexample_B0_runOnce_merge_reg ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                                                                        ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge_reg.sv:23                                             ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge_reg.sv:23                                             ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge_reg.sv:23                                             ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge_reg.sv:23                                             ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge_reg.sv:23                                             ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge_reg.sv:23                                             ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge_reg.sv:23                                             ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge_reg.sv:23                                             ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge_reg.sv:23                                             ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge_reg.sv:23                                             ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge_reg.sv:23                                             ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge_reg.sv:23                                             ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge_reg.sv:23                                             ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge_reg.sv:23                                             ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge_reg.sv:23                                             ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge_reg.sv:23                                             ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|theexample_B0_runOnce_merge ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value  ; From ; To ; Source Location                                                                              ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF    ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge.sv:23       ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge.sv:23       ;
; MESSAGE_DISABLE                 ; 10037  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge.sv:23       ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge.sv:23       ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge.sv:23       ;
; MESSAGE_DISABLE                 ; 15400  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge.sv:23       ;
; MESSAGE_DISABLE                 ; 14130  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge.sv:23       ;
; MESSAGE_DISABLE                 ; 10036  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge.sv:23       ;
; MESSAGE_DISABLE                 ; 12020  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge.sv:23       ;
; MESSAGE_DISABLE                 ; 12030  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge.sv:23       ;
; MESSAGE_DISABLE                 ; 12010  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge.sv:23       ;
; MESSAGE_DISABLE                 ; 12110  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge.sv:23       ;
; MESSAGE_DISABLE                 ; 14320  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge.sv:23       ;
; MESSAGE_DISABLE                 ; 13410  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge.sv:23       ;
; MESSAGE_DISABLE                 ; 113007 ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge.sv:23       ;
; MESSAGE_DISABLE                 ; 10958  ; -    ; -  ; ../components/example/example/example_internal_10/synth/example_B0_runOnce_merge.sv:23       ;
+---------------------------------+--------+------+----+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|wrp|acl_reset_handler_inst                              ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                  ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[2][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299 ;
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[1][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299 ;
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299 ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|acl_reset_handler_inst                              ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                  ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[2][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299 ;
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[1][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299 ;
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299 ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo               ;
+---------------------+-------+------+-----------+--------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To        ; Source Location                                                          ;
+---------------------+-------+------+-----------+--------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; wptr_copy ; ../components/example/example/example_internal_10/synth/acl_ll_fifo.v:52 ;
+---------------------+-------+------+-----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|acl_reset_handler_inst                    ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                  ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299 ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|a[0].a|acl_reset_handler_inst                                    ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                  ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[2][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299 ;
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[1][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299 ;
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299 ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst                                  ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                  ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[2][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299 ;
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[1][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299 ;
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299 ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|acl_reset_handler_inst                                  ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                  ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[2][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299 ;
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[1][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299 ;
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299 ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|acl_reset_handler_inst                                  ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                  ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[2][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299 ;
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[1][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299 ;
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299 ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|acl_reset_handler_inst                                  ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                  ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[2][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299 ;
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[1][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299 ;
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299 ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for example_inst|example_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw|acl_reset_handler_inst                                ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                            ; Source Location                                                                  ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; GEN_RESET_PIPELINE.pipe[0][0] ; ../components/example/example/example_internal_10/synth/acl_reset_handler.sv:299 ;
+---------------------+-------+------+-------------------------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going5_example1_valid_fifo|thei_llvm_fpga_pipeline_keep_going5_example1_valid_fifo ;
+---------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value                            ; Type                                                                                                                                                                        ;
+---------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 2                                ; Signed Integer                                                                                                                                                              ;
; DEPTH               ; 1                                ; Signed Integer                                                                                                                                                              ;
; STRICT_DEPTH        ; 0                                ; Signed Integer                                                                                                                                                              ;
; ALLOW_FULL_WRITE    ; 0                                ; Signed Integer                                                                                                                                                              ;
; INITIALIZE_TO_VALID ; 0                                ; Signed Integer                                                                                                                                                              ;
; INITIAL_FIFO_VALUE  ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                             ;
; IMPL                ; passthrough                      ; String                                                                                                                                                                      ;
; ALMOST_FULL_VALUE   ; 0                                ; Signed Integer                                                                                                                                                              ;
; LPM_HINT            ; unused                           ; String                                                                                                                                                                      ;
; BACK_LL_REG_DEPTH   ; 2                                ; Signed Integer                                                                                                                                                              ;
; ACL_FIFO_IMPL       ; basic                            ; String                                                                                                                                                                      ;
; ASYNC_RESET         ; 1                                ; Unsigned Binary                                                                                                                                                             ;
; SYNCHRONIZE_RESET   ; 0                                ; Unsigned Binary                                                                                                                                                             ;
; enable_ecc          ; FALSE                            ; String                                                                                                                                                                      ;
+---------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going5_example1_valid_fifo|thei_llvm_fpga_pipeline_keep_going5_example1_valid_fifo|acl_reset_handler_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                 ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                 ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                 ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_valid_fifo|thei_llvm_fpga_pipeline_keep_going_example6_valid_fifo ;
+---------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value                            ; Type                                                                                                                                                                      ;
+---------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 2                                ; Signed Integer                                                                                                                                                            ;
; DEPTH               ; 1                                ; Signed Integer                                                                                                                                                            ;
; STRICT_DEPTH        ; 0                                ; Signed Integer                                                                                                                                                            ;
; ALLOW_FULL_WRITE    ; 0                                ; Signed Integer                                                                                                                                                            ;
; INITIALIZE_TO_VALID ; 0                                ; Signed Integer                                                                                                                                                            ;
; INITIAL_FIFO_VALUE  ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                           ;
; IMPL                ; passthrough                      ; String                                                                                                                                                                    ;
; ALMOST_FULL_VALUE   ; 0                                ; Signed Integer                                                                                                                                                            ;
; LPM_HINT            ; unused                           ; String                                                                                                                                                                    ;
; BACK_LL_REG_DEPTH   ; 2                                ; Signed Integer                                                                                                                                                            ;
; ACL_FIFO_IMPL       ; basic                            ; String                                                                                                                                                                    ;
; ASYNC_RESET         ; 1                                ; Unsigned Binary                                                                                                                                                           ;
; SYNCHRONIZE_RESET   ; 0                                ; Unsigned Binary                                                                                                                                                           ;
; enable_ecc          ; FALSE                            ; String                                                                                                                                                                    ;
+---------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_valid_fifo|thei_llvm_fpga_pipeline_keep_going_example6_valid_fifo|acl_reset_handler_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                               ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                               ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                               ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0 ;
+----------------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value          ; Type                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH                            ; 8              ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                           ;
; DEPTH                            ; 32             ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                           ;
; ALMOST_EMPTY_CUTOFF              ; 0              ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                           ;
; ALMOST_FULL_CUTOFF               ; 0              ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                           ;
; INITIAL_OCCUPANCY                ; 0              ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                           ;
; ASYNC_RESET                      ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZE_RESET                ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                          ;
; RESET_EVERYTHING                 ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                          ;
; RESET_EXTERNALLY_HELD            ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                          ;
; STALL_IN_EARLINESS               ; 0              ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                           ;
; VALID_IN_EARLINESS               ; 0              ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                           ;
; STALL_IN_OUTSIDE_REGS            ; 0              ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                           ;
; VALID_IN_OUTSIDE_REGS            ; 0              ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                           ;
; REGISTERED_DATA_OUT_COUNT        ; 0              ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                           ;
; NEVER_OVERFLOWS                  ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                          ;
; MAX_SLICE_WIDTH                  ; 0              ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                           ;
; HOLD_DATA_OUT_WHEN_EMPTY         ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                          ;
; WRITE_AND_READ_DURING_FULL       ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                          ;
; USE_STALL_LATENCY_UPSTREAM       ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                          ;
; USE_STALL_LATENCY_DOWNSTREAM     ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                   ; FIFO_TO_CHOOSE ; String                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; STYLE                            ; ms             ; String                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; enable_ecc                       ; FALSE          ; String                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; SIM_ONLY_RESTORE_RESET_BEHAVIOUR ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst ;
+----------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value          ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH                      ; 8              ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DEPTH                      ; 32             ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ALMOST_EMPTY_CUTOFF        ; 0              ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ALMOST_FULL_CUTOFF         ; 0              ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; INITIAL_OCCUPANCY          ; 0              ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ASYNC_RESET                ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZE_RESET          ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; RESET_EVERYTHING           ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; RESET_EXTERNALLY_HELD      ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE             ; FIFO_TO_CHOOSE ; String                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; STALL_IN_EARLINESS         ; 0              ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; VALID_IN_EARLINESS         ; 0              ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; STALL_IN_OUTSIDE_REGS      ; 0              ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; VALID_IN_OUTSIDE_REGS      ; 0              ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; NEVER_OVERFLOWS            ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; HOLD_DATA_OUT_WHEN_EMPTY   ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; WRITE_AND_READ_DURING_FULL ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; enable_ecc                 ; FALSE          ; String                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZE_ACLRN ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_SYNCHRONIZER  ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH                               ; 8            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; WIDTHAD                             ; 5            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; NUMWORDS                            ; 32           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FILE                                ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; OUTDATA_ACLR                        ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; OUTDATA_SCLR                        ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; USE_EAB                             ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; DEVICE_FAMILY                       ; Arria 10     ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; INTENDED_DEVICE_FAMILY              ; Stratix 10   ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                      ; MLAB         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH_BYTEENA                       ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CBXI_PARAMETER                      ; dpram_a942   ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                   ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; T1                ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; T1                ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|addr_match_inst ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CAPACITY                    ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; THRESHOLD                   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; INITIAL_OCCUPANCY           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; RESET_RELEASE_DELAY         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; THRESHOLD_REACHED_AT_RESET  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; WRITE_AND_READ_DURING_FULL  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; WRITE_AND_READ_DURING_EMPTY ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ASYNC_RESET                 ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZE_RESET           ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; RESET_EVERYTHING            ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; RESET_EXTERNALLY_HELD       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZE_ACLRN ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; USE_SYNCHRONIZER  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CAPACITY                    ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; THRESHOLD                   ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; INITIAL_OCCUPANCY           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; RESET_RELEASE_DELAY         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; THRESHOLD_REACHED_AT_RESET  ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WRITE_AND_READ_DURING_FULL  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WRITE_AND_READ_DURING_EMPTY ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; ASYNC_RESET                 ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZE_RESET           ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; RESET_EVERYTHING            ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; RESET_EXTERNALLY_HELD       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZE_ACLRN ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; USE_SYNCHRONIZER  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH                  ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; SCHEDULEII             ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; ALWAYS_THROTTLE        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FAST_COUNTER           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; UPSTREAM_STALL_LATENCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; DECREMENT_AGAIN        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; ASYNC_RESET            ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZE_RESET      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; EXTEND_RESET_STALL     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|acl_reset_handler_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZE_ACLRN ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; USE_SYNCHRONIZER  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist2_sync_together16_aunroll_x_in_c1_eni5_4_tpl_6 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; depth          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; reset_high     ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                                                                                              ;
; phase          ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; modulus        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1 ;
+----------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value                            ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                 ; 32                               ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; FIFO_DEPTH                 ; 1                                ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; MIN_FIFO_LATENCY           ; 0                                ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; STYLE                      ; REGULAR                          ; String                                                                                                                                                                                                                                                                                                                            ;
; STALLFREE                  ; 1                                ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ENABLED                    ; 0                                ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; INF_LOOP                   ; 0                                ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; INF_LOOP_INITIALIZATION    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                                                                                                                                                                   ;
; RAM_FIFO_DEPTH_INC         ; 0                                ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ASYNC_RESET                ; 1                                ; Unsigned Binary                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZE_RESET          ; 0                                ; Unsigned Binary                                                                                                                                                                                                                                                                                                                   ;
; RESET_EVERYTHING           ; 0                                ; Unsigned Binary                                                                                                                                                                                                                                                                                                                   ;
; enable_ecc                 ; FALSE                            ; String                                                                                                                                                                                                                                                                                                                            ;
; FEEDBACK_INITIAL_OCCUPANCY ; 0                                ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|acl_reset_handler_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                              ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg|acl_reset_handler_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                          ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                          ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                           ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                           ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                           ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_pop_f32_s_010_pop8_example4|thei_llvm_fpga_pop_f32_s_010_pop8_example1 ;
+---------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                ; 32      ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; STYLE                     ; REGULAR ; String                                                                                                                                                                                                                                                                                                                                                  ;
; COALESCE_DISTANCE         ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; INF_LOOP                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ASYNC_RESET               ; 1       ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZE_RESET         ; 0       ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                         ;
; ALWAYS_READ_FROM_FEEDBACK ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_pop_f32_s_010_pop8_example4|thei_llvm_fpga_pop_f32_s_010_pop8_example1|acl_reset_handler_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                          ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                          ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|oneIsNaN_uid52_i_cmp3_example3_delay ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; reset_high     ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                                                                              ;
; phase          ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; modulus        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|r_uid79_i_cmp3_example3_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; reset_high     ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                              ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                                                                       ;
; phase          ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; modulus        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|rPostExc_uid80_i_cmp3_example3_delay ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; reset_high     ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                                                                              ;
; phase          ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; modulus        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist3_sync_together16_aunroll_x_in_c1_eni5_5_tpl_6 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; depth          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; reset_high     ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                                                                                              ;
; phase          ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; modulus        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_ffwd_source_f32_unnamed_example7_example8|thei_llvm_fpga_ffwd_source_f32_unnamed_example7_example1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
; MAX_LATENCY    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
; MIN_CAPACITY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo ;
+---------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value                            ; Type                                                                                                                                 ;
+---------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 3                                ; Signed Integer                                                                                                                       ;
; DEPTH               ; 33                               ; Signed Integer                                                                                                                       ;
; STRICT_DEPTH        ; 0                                ; Signed Integer                                                                                                                       ;
; ALLOW_FULL_WRITE    ; 0                                ; Signed Integer                                                                                                                       ;
; INITIALIZE_TO_VALID ; 0                                ; Signed Integer                                                                                                                       ;
; INITIAL_FIFO_VALUE  ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                                                      ;
; IMPL                ; ram                              ; String                                                                                                                               ;
; ALMOST_FULL_VALUE   ; 0                                ; Signed Integer                                                                                                                       ;
; LPM_HINT            ; unused                           ; String                                                                                                                               ;
; BACK_LL_REG_DEPTH   ; 2                                ; Signed Integer                                                                                                                       ;
; ACL_FIFO_IMPL       ; basic                            ; String                                                                                                                               ;
; ASYNC_RESET         ; 1                                ; Unsigned Binary                                                                                                                      ;
; SYNCHRONIZE_RESET   ; 0                                ; Unsigned Binary                                                                                                                      ;
; enable_ecc          ; FALSE                            ; String                                                                                                                               ;
+---------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|acl_reset_handler_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                          ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                          ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                          ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                           ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                           ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                           ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo ;
+---------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value  ; Type                                                                                                                                                                ;
+---------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 3      ; Signed Integer                                                                                                                                                      ;
; DEPTH               ; 33     ; Signed Integer                                                                                                                                                      ;
; NUM_BITS_USED_WORDS ; 6      ; Signed Integer                                                                                                                                                      ;
; ALMOST_FULL_VALUE   ; 0      ; Signed Integer                                                                                                                                                      ;
; LPM_HINT            ; unused ; String                                                                                                                                                              ;
; IMPL                ; basic  ; String                                                                                                                                                              ;
; ASYNC_RESET         ; 1      ; Unsigned Binary                                                                                                                                                     ;
; SYNCHRONIZE_RESET   ; 0      ; Unsigned Binary                                                                                                                                                     ;
; enable_ecc          ; FALSE  ; String                                                                                                                                                              ;
+---------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|acl_reset_handler_inst ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                          ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                               ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                               ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                               ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst ;
+----------------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value          ; Type                                                                                                                                                         ;
+----------------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH                            ; 3              ; Signed Integer                                                                                                                                               ;
; DEPTH                            ; 33             ; Signed Integer                                                                                                                                               ;
; ALMOST_EMPTY_CUTOFF              ; 0              ; Signed Integer                                                                                                                                               ;
; ALMOST_FULL_CUTOFF               ; 33             ; Signed Integer                                                                                                                                               ;
; INITIAL_OCCUPANCY                ; 0              ; Signed Integer                                                                                                                                               ;
; ASYNC_RESET                      ; 1              ; Unsigned Binary                                                                                                                                              ;
; SYNCHRONIZE_RESET                ; 0              ; Unsigned Binary                                                                                                                                              ;
; RESET_EVERYTHING                 ; 0              ; Unsigned Binary                                                                                                                                              ;
; RESET_EXTERNALLY_HELD            ; 1              ; Unsigned Binary                                                                                                                                              ;
; STALL_IN_EARLINESS               ; 0              ; Signed Integer                                                                                                                                               ;
; VALID_IN_EARLINESS               ; 0              ; Signed Integer                                                                                                                                               ;
; STALL_IN_OUTSIDE_REGS            ; 0              ; Signed Integer                                                                                                                                               ;
; VALID_IN_OUTSIDE_REGS            ; 0              ; Signed Integer                                                                                                                                               ;
; REGISTERED_DATA_OUT_COUNT        ; 3              ; Signed Integer                                                                                                                                               ;
; NEVER_OVERFLOWS                  ; 0              ; Unsigned Binary                                                                                                                                              ;
; MAX_SLICE_WIDTH                  ; 0              ; Signed Integer                                                                                                                                               ;
; HOLD_DATA_OUT_WHEN_EMPTY         ; 0              ; Unsigned Binary                                                                                                                                              ;
; WRITE_AND_READ_DURING_FULL       ; 0              ; Unsigned Binary                                                                                                                                              ;
; USE_STALL_LATENCY_UPSTREAM       ; 0              ; Unsigned Binary                                                                                                                                              ;
; USE_STALL_LATENCY_DOWNSTREAM     ; 0              ; Unsigned Binary                                                                                                                                              ;
; RAM_BLOCK_TYPE                   ; FIFO_TO_CHOOSE ; String                                                                                                                                                       ;
; STYLE                            ; ms             ; String                                                                                                                                                       ;
; enable_ecc                       ; FALSE          ; String                                                                                                                                                       ;
; SIM_ONLY_RESTORE_RESET_BEHAVIOUR ; 0              ; Unsigned Binary                                                                                                                                              ;
+----------------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst ;
+----------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value          ; Type                                                                                                                                                                                          ;
+----------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH                      ; 3              ; Signed Integer                                                                                                                                                                                ;
; DEPTH                      ; 33             ; Signed Integer                                                                                                                                                                                ;
; ALMOST_EMPTY_CUTOFF        ; 0              ; Signed Integer                                                                                                                                                                                ;
; ALMOST_FULL_CUTOFF         ; 33             ; Signed Integer                                                                                                                                                                                ;
; INITIAL_OCCUPANCY          ; 0              ; Signed Integer                                                                                                                                                                                ;
; ASYNC_RESET                ; 1              ; Unsigned Binary                                                                                                                                                                               ;
; SYNCHRONIZE_RESET          ; 1              ; Unsigned Binary                                                                                                                                                                               ;
; RESET_EVERYTHING           ; 0              ; Unsigned Binary                                                                                                                                                                               ;
; RESET_EXTERNALLY_HELD      ; 1              ; Unsigned Binary                                                                                                                                                                               ;
; RAM_BLOCK_TYPE             ; FIFO_TO_CHOOSE ; String                                                                                                                                                                                        ;
; STALL_IN_EARLINESS         ; 0              ; Signed Integer                                                                                                                                                                                ;
; VALID_IN_EARLINESS         ; 0              ; Signed Integer                                                                                                                                                                                ;
; STALL_IN_OUTSIDE_REGS      ; 0              ; Signed Integer                                                                                                                                                                                ;
; VALID_IN_OUTSIDE_REGS      ; 0              ; Signed Integer                                                                                                                                                                                ;
; NEVER_OVERFLOWS            ; 0              ; Unsigned Binary                                                                                                                                                                               ;
; HOLD_DATA_OUT_WHEN_EMPTY   ; 0              ; Unsigned Binary                                                                                                                                                                               ;
; WRITE_AND_READ_DURING_FULL ; 0              ; Unsigned Binary                                                                                                                                                                               ;
; enable_ecc                 ; FALSE          ; String                                                                                                                                                                                        ;
+----------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                        ;
; SYNCHRONIZE_ACLRN ; 1     ; Unsigned Binary                                                                                                                                                                                                                        ;
; USE_SYNCHRONIZER  ; 1     ; Unsigned Binary                                                                                                                                                                                                                        ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram ;
+------------------------------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                                                    ;
+------------------------------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                                                 ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                                                 ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                                                 ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                                             ; CLEAR1               ; Untyped                                                                                                                                                                                 ;
; ADDRESS_REG_B                                              ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                                                                                                                                                                 ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                                                 ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                                                 ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                                                                 ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                                                 ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                                                                                                                 ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                                                 ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                                                 ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                                                 ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                                                 ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                                                 ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                                                                                                                                                                 ;
; NUMWORDS_A                                                 ; 64                   ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_B                                                 ; 64                   ; Signed Integer                                                                                                                                                                          ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                                                                 ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; OUTDATA_REG_B                                              ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                                 ;
; POWER_UP_UNINITIALIZED                                     ; TRUE                 ; Untyped                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; WIDTH_A                                                    ; 3                    ; Signed Integer                                                                                                                                                                          ;
; WIDTH_B                                                    ; 3                    ; Signed Integer                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped                                                                                                                                                                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                                                                                                                                                                 ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                                                                                                                                                                 ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                                                                                                                                                                 ;
; WIDTHAD_A                                                  ; 6                    ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_B                                                  ; 6                    ; Signed Integer                                                                                                                                                                          ;
; CBXI_PARAMETER                                             ; altera_syncram_he72  ; Untyped                                                                                                                                                                                 ;
+------------------------------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                             ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 6     ; Signed Integer                                                                                                                                                                                                                   ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                  ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                  ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                         ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                         ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                         ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                          ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                          ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                          ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 6     ; Signed Integer                                                                                                                                                                                                                             ;
; T1                ; 5     ; Signed Integer                                                                                                                                                                                                                             ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                             ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 6     ; Signed Integer                                                                                                                                                                                                                   ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                  ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                  ;
; INITIAL_OCCUPANCY ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                         ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                         ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                         ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                          ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                          ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                          ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 6     ; Signed Integer                                                                                                                                                                                                                             ;
; T1                ; 5     ; Signed Integer                                                                                                                                                                                                                             ;
; INITIAL_OCCUPANCY ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                  ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CAPACITY                    ; 33    ; Signed Integer                                                                                                                                                                                                        ;
; THRESHOLD                   ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; INITIAL_OCCUPANCY           ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; RESET_RELEASE_DELAY         ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; THRESHOLD_REACHED_AT_RESET  ; 0     ; Unsigned Binary                                                                                                                                                                                                       ;
; WRITE_AND_READ_DURING_FULL  ; 0     ; Unsigned Binary                                                                                                                                                                                                       ;
; WRITE_AND_READ_DURING_EMPTY ; 0     ; Unsigned Binary                                                                                                                                                                                                       ;
; ASYNC_RESET                 ; 1     ; Unsigned Binary                                                                                                                                                                                                       ;
; SYNCHRONIZE_RESET           ; 0     ; Unsigned Binary                                                                                                                                                                                                       ;
; RESET_EVERYTHING            ; 0     ; Unsigned Binary                                                                                                                                                                                                       ;
; RESET_EXTERNALLY_HELD       ; 1     ; Unsigned Binary                                                                                                                                                                                                       ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                        ;
; SYNCHRONIZE_ACLRN ; 1     ; Signed Integer                                                                                                                                                                                                                                         ;
; USE_SYNCHRONIZER  ; 1     ; Signed Integer                                                                                                                                                                                                                                         ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                         ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                         ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                         ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CAPACITY                    ; 33    ; Signed Integer                                                                                                                                                                                                                          ;
; THRESHOLD                   ; 33    ; Signed Integer                                                                                                                                                                                                                          ;
; INITIAL_OCCUPANCY           ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
; RESET_RELEASE_DELAY         ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
; THRESHOLD_REACHED_AT_RESET  ; 1     ; Unsigned Binary                                                                                                                                                                                                                         ;
; WRITE_AND_READ_DURING_FULL  ; 0     ; Unsigned Binary                                                                                                                                                                                                                         ;
; WRITE_AND_READ_DURING_EMPTY ; 0     ; Unsigned Binary                                                                                                                                                                                                                         ;
; ASYNC_RESET                 ; 1     ; Unsigned Binary                                                                                                                                                                                                                         ;
; SYNCHRONIZE_RESET           ; 0     ; Unsigned Binary                                                                                                                                                                                                                         ;
; RESET_EVERYTHING            ; 0     ; Unsigned Binary                                                                                                                                                                                                                         ;
; RESET_EXTERNALLY_HELD       ; 1     ; Unsigned Binary                                                                                                                                                                                                                         ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                          ;
; SYNCHRONIZE_ACLRN ; 1     ; Signed Integer                                                                                                                                                                                                                                                           ;
; USE_SYNCHRONIZER  ; 1     ; Signed Integer                                                                                                                                                                                                                                                           ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                           ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CAPACITY                    ; 33    ; Signed Integer                                                                                                                                                                                                                          ;
; THRESHOLD                   ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
; INITIAL_OCCUPANCY           ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
; RESET_RELEASE_DELAY         ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
; THRESHOLD_REACHED_AT_RESET  ; 1     ; Unsigned Binary                                                                                                                                                                                                                         ;
; WRITE_AND_READ_DURING_FULL  ; 0     ; Unsigned Binary                                                                                                                                                                                                                         ;
; WRITE_AND_READ_DURING_EMPTY ; 0     ; Unsigned Binary                                                                                                                                                                                                                         ;
; ASYNC_RESET                 ; 1     ; Unsigned Binary                                                                                                                                                                                                                         ;
; SYNCHRONIZE_RESET           ; 0     ; Unsigned Binary                                                                                                                                                                                                                         ;
; RESET_EVERYTHING            ; 0     ; Unsigned Binary                                                                                                                                                                                                                         ;
; RESET_EXTERNALLY_HELD       ; 1     ; Unsigned Binary                                                                                                                                                                                                                         ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                          ;
; SYNCHRONIZE_ACLRN ; 1     ; Signed Integer                                                                                                                                                                                                                                                           ;
; USE_SYNCHRONIZER  ; 1     ; Signed Integer                                                                                                                                                                                                                                                           ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                           ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo ;
+---------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value                            ; Type                                                                                                                                                                                                            ;
+---------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 1                                ; Signed Integer                                                                                                                                                                                                  ;
; DEPTH               ; 42                               ; Signed Integer                                                                                                                                                                                                  ;
; STRICT_DEPTH        ; 0                                ; Signed Integer                                                                                                                                                                                                  ;
; ALLOW_FULL_WRITE    ; 0                                ; Signed Integer                                                                                                                                                                                                  ;
; INITIALIZE_TO_VALID ; 0                                ; Signed Integer                                                                                                                                                                                                  ;
; INITIAL_FIFO_VALUE  ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                                                 ;
; IMPL                ; ram                              ; String                                                                                                                                                                                                          ;
; ALMOST_FULL_VALUE   ; 0                                ; Signed Integer                                                                                                                                                                                                  ;
; LPM_HINT            ; unused                           ; String                                                                                                                                                                                                          ;
; BACK_LL_REG_DEPTH   ; 2                                ; Signed Integer                                                                                                                                                                                                  ;
; ACL_FIFO_IMPL       ; basic                            ; String                                                                                                                                                                                                          ;
; ASYNC_RESET         ; 1                                ; Unsigned Binary                                                                                                                                                                                                 ;
; SYNCHRONIZE_RESET   ; 0                                ; Unsigned Binary                                                                                                                                                                                                 ;
; enable_ecc          ; FALSE                            ; String                                                                                                                                                                                                          ;
+---------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|acl_reset_handler_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                      ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                      ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                      ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo ;
+---------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value  ; Type                                                                                                                                                                                                                                           ;
+---------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 1      ; Signed Integer                                                                                                                                                                                                                                 ;
; DEPTH               ; 42     ; Signed Integer                                                                                                                                                                                                                                 ;
; NUM_BITS_USED_WORDS ; 6      ; Signed Integer                                                                                                                                                                                                                                 ;
; ALMOST_FULL_VALUE   ; 0      ; Signed Integer                                                                                                                                                                                                                                 ;
; LPM_HINT            ; unused ; String                                                                                                                                                                                                                                         ;
; IMPL                ; basic  ; String                                                                                                                                                                                                                                         ;
; ASYNC_RESET         ; 1      ; Unsigned Binary                                                                                                                                                                                                                                ;
; SYNCHRONIZE_RESET   ; 0      ; Unsigned Binary                                                                                                                                                                                                                                ;
; enable_ecc          ; FALSE  ; String                                                                                                                                                                                                                                         ;
+---------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|acl_reset_handler_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                          ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                          ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                          ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                           ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                           ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst ;
+----------------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value          ; Type                                                                                                                                                                                                                                    ;
+----------------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH                            ; 1              ; Signed Integer                                                                                                                                                                                                                          ;
; DEPTH                            ; 42             ; Signed Integer                                                                                                                                                                                                                          ;
; ALMOST_EMPTY_CUTOFF              ; 0              ; Signed Integer                                                                                                                                                                                                                          ;
; ALMOST_FULL_CUTOFF               ; 42             ; Signed Integer                                                                                                                                                                                                                          ;
; INITIAL_OCCUPANCY                ; 0              ; Signed Integer                                                                                                                                                                                                                          ;
; ASYNC_RESET                      ; 1              ; Unsigned Binary                                                                                                                                                                                                                         ;
; SYNCHRONIZE_RESET                ; 0              ; Unsigned Binary                                                                                                                                                                                                                         ;
; RESET_EVERYTHING                 ; 0              ; Unsigned Binary                                                                                                                                                                                                                         ;
; RESET_EXTERNALLY_HELD            ; 1              ; Unsigned Binary                                                                                                                                                                                                                         ;
; STALL_IN_EARLINESS               ; 0              ; Signed Integer                                                                                                                                                                                                                          ;
; VALID_IN_EARLINESS               ; 0              ; Signed Integer                                                                                                                                                                                                                          ;
; STALL_IN_OUTSIDE_REGS            ; 0              ; Signed Integer                                                                                                                                                                                                                          ;
; VALID_IN_OUTSIDE_REGS            ; 0              ; Signed Integer                                                                                                                                                                                                                          ;
; REGISTERED_DATA_OUT_COUNT        ; 1              ; Signed Integer                                                                                                                                                                                                                          ;
; NEVER_OVERFLOWS                  ; 0              ; Unsigned Binary                                                                                                                                                                                                                         ;
; MAX_SLICE_WIDTH                  ; 0              ; Signed Integer                                                                                                                                                                                                                          ;
; HOLD_DATA_OUT_WHEN_EMPTY         ; 0              ; Unsigned Binary                                                                                                                                                                                                                         ;
; WRITE_AND_READ_DURING_FULL       ; 0              ; Unsigned Binary                                                                                                                                                                                                                         ;
; USE_STALL_LATENCY_UPSTREAM       ; 0              ; Unsigned Binary                                                                                                                                                                                                                         ;
; USE_STALL_LATENCY_DOWNSTREAM     ; 0              ; Unsigned Binary                                                                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                   ; FIFO_TO_CHOOSE ; String                                                                                                                                                                                                                                  ;
; STYLE                            ; ms             ; String                                                                                                                                                                                                                                  ;
; enable_ecc                       ; FALSE          ; String                                                                                                                                                                                                                                  ;
; SIM_ONLY_RESTORE_RESET_BEHAVIOUR ; 0              ; Unsigned Binary                                                                                                                                                                                                                         ;
+----------------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst ;
+----------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value          ; Type                                                                                                                                                                                                                                                                     ;
+----------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH                      ; 1              ; Signed Integer                                                                                                                                                                                                                                                           ;
; DEPTH                      ; 42             ; Signed Integer                                                                                                                                                                                                                                                           ;
; ALMOST_EMPTY_CUTOFF        ; 0              ; Signed Integer                                                                                                                                                                                                                                                           ;
; ALMOST_FULL_CUTOFF         ; 42             ; Signed Integer                                                                                                                                                                                                                                                           ;
; INITIAL_OCCUPANCY          ; 0              ; Signed Integer                                                                                                                                                                                                                                                           ;
; ASYNC_RESET                ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                          ;
; SYNCHRONIZE_RESET          ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                          ;
; RESET_EVERYTHING           ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                          ;
; RESET_EXTERNALLY_HELD      ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE             ; FIFO_TO_CHOOSE ; String                                                                                                                                                                                                                                                                   ;
; STALL_IN_EARLINESS         ; 0              ; Signed Integer                                                                                                                                                                                                                                                           ;
; VALID_IN_EARLINESS         ; 0              ; Signed Integer                                                                                                                                                                                                                                                           ;
; STALL_IN_OUTSIDE_REGS      ; 0              ; Signed Integer                                                                                                                                                                                                                                                           ;
; VALID_IN_OUTSIDE_REGS      ; 0              ; Signed Integer                                                                                                                                                                                                                                                           ;
; NEVER_OVERFLOWS            ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                          ;
; HOLD_DATA_OUT_WHEN_EMPTY   ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                          ;
; WRITE_AND_READ_DURING_FULL ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                          ;
; enable_ecc                 ; FALSE          ; String                                                                                                                                                                                                                                                                   ;
+----------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZE_ACLRN ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                   ;
; USE_SYNCHRONIZER  ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                   ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram ;
+------------------------------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                                                                                                                            ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                                                                                                                            ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                                                                                                                            ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                                             ; CLEAR1               ; Untyped                                                                                                                                                                                                                                                            ;
; ADDRESS_REG_B                                              ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                            ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                                                                                                                                                                                                                                            ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                            ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                                                                                                                            ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                                                                                                                            ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                                                                                                                                            ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                                                                                                                            ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                                                                                                                                                                                            ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                                                                                                                            ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                                                                                                                            ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                            ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                                                                                                                            ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                                                                                                                            ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                                                                                                                            ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                                                                                                                                                                                                                                            ;
; NUMWORDS_A                                                 ; 64                   ; Signed Integer                                                                                                                                                                                                                                                     ;
; NUMWORDS_B                                                 ; 64                   ; Signed Integer                                                                                                                                                                                                                                                     ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                            ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                                                                                                            ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                            ;
; OUTDATA_REG_B                                              ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                            ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                                                                                                            ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                                                                                                            ;
; POWER_UP_UNINITIALIZED                                     ; TRUE                 ; Untyped                                                                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                                                                                                                                                                                                                                            ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                            ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                            ;
; WIDTH_A                                                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                     ;
; WIDTH_B                                                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped                                                                                                                                                                                                                                                            ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                                                                                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                                                                                                                                                                                                                                            ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                                                                                                                                                                                                                                            ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                                                                                                                                                                                                                                            ;
; WIDTHAD_A                                                  ; 6                    ; Signed Integer                                                                                                                                                                                                                                                     ;
; WIDTHAD_B                                                  ; 6                    ; Signed Integer                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER                                             ; altera_syncram_de72  ; Untyped                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                             ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                    ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                    ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; T1                ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                             ;
; INITIAL_OCCUPANCY ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                    ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                    ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; T1                ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; INITIAL_OCCUPANCY ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CAPACITY                    ; 42    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; THRESHOLD                   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; INITIAL_OCCUPANCY           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; RESET_RELEASE_DELAY         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; THRESHOLD_REACHED_AT_RESET  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                  ;
; WRITE_AND_READ_DURING_FULL  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                  ;
; WRITE_AND_READ_DURING_EMPTY ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                  ;
; ASYNC_RESET                 ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZE_RESET           ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                  ;
; RESET_EVERYTHING            ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                  ;
; RESET_EXTERNALLY_HELD       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZE_ACLRN ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_SYNCHRONIZER  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CAPACITY                    ; 42    ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; THRESHOLD                   ; 42    ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; INITIAL_OCCUPANCY           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; RESET_RELEASE_DELAY         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; THRESHOLD_REACHED_AT_RESET  ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                    ;
; WRITE_AND_READ_DURING_FULL  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                    ;
; WRITE_AND_READ_DURING_EMPTY ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                    ;
; ASYNC_RESET                 ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZE_RESET           ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                    ;
; RESET_EVERYTHING            ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                    ;
; RESET_EXTERNALLY_HELD       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZE_ACLRN ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; USE_SYNCHRONIZER  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CAPACITY                    ; 42    ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; THRESHOLD                   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; INITIAL_OCCUPANCY           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; RESET_RELEASE_DELAY         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; THRESHOLD_REACHED_AT_RESET  ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                    ;
; WRITE_AND_READ_DURING_FULL  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                    ;
; WRITE_AND_READ_DURING_EMPTY ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                    ;
; ASYNC_RESET                 ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZE_RESET           ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                    ;
; RESET_EVERYTHING            ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                    ;
; RESET_EXTERNALLY_HELD       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZE_ACLRN ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; USE_SYNCHRONIZER  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1 ;
+-------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value     ; Type                                                                                                                                                                                                              ;
+-------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; STYLE                         ; PIPELINED ; String                                                                                                                                                                                                            ;
; AWIDTH                        ; 64        ; Signed Integer                                                                                                                                                                                                    ;
; ATOMIC_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                    ;
; WIDTH_BYTES                   ; 4         ; Signed Integer                                                                                                                                                                                                    ;
; MWIDTH_BYTES                  ; 8         ; Signed Integer                                                                                                                                                                                                    ;
; WRITEDATAWIDTH_BYTES          ; 8         ; Signed Integer                                                                                                                                                                                                    ;
; ALIGNMENT_BYTES               ; 4         ; Signed Integer                                                                                                                                                                                                    ;
; READ                          ; 1         ; Signed Integer                                                                                                                                                                                                    ;
; ATOMIC                        ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; BURSTCOUNT_WIDTH              ; 1         ; Signed Integer                                                                                                                                                                                                    ;
; KERNEL_SIDE_MEM_LATENCY       ; 31        ; Signed Integer                                                                                                                                                                                                    ;
; MEMORY_SIDE_MEM_LATENCY       ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; USE_WRITE_ACK                 ; 1         ; Signed Integer                                                                                                                                                                                                    ;
; USE_BYTE_EN                   ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; USECACHING                    ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; CACHESIZE                     ; 1024      ; Signed Integer                                                                                                                                                                                                    ;
; PROFILE_ADDR_TOGGLE           ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; USEINPUTFIFO                  ; 1         ; Signed Integer                                                                                                                                                                                                    ;
; USEOUTPUTFIFO                 ; 1         ; Signed Integer                                                                                                                                                                                                    ;
; STALLFREE                     ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; FORCE_NOP_SUPPORT             ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; HIGH_FMAX                     ; 1         ; Signed Integer                                                                                                                                                                                                    ;
; AVM_WRITE_DATA_LATENESS       ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; AVM_READ_DATA_LATENESS        ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; WIDE_DATA_SLICING             ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; HYPER_PIPELINE                ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; USE_STALL_LATENCY             ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; UPSTREAM_STALL_LATENCY        ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; DOWNSTREAM_STALL_IN_EARLINESS ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; ALMOST_EMPTY_THRESH           ; 1         ; Signed Integer                                                                                                                                                                                                    ;
; ALLOW_HIGH_SPEED_FIFO_USAGE   ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; ASYNC_RESET                   ; 1         ; Signed Integer                                                                                                                                                                                                    ;
; SYNCHRONIZE_RESET             ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; ACL_PROFILE                   ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; ACL_PROFILE_SHARED            ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; ACL_PROFILE_INCREMENT_WIDTH   ; 32        ; Signed Integer                                                                                                                                                                                                    ;
; ADDRSPACE                     ; 1024      ; Signed Integer                                                                                                                                                                                                    ;
; ENABLE_BANKED_MEMORY          ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; ABITS_PER_LMEM_BANK           ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; NUMBER_BANKS                  ; 1         ; Signed Integer                                                                                                                                                                                                    ;
; LMEM_ADDR_PERMUTATION_STYLE   ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; enable_ecc                    ; FALSE     ; String                                                                                                                                                                                                            ;
; INPUTFIFO_USEDW_MAXBITS       ; 5         ; Signed Integer                                                                                                                                                                                                    ;
+-------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|acl_reset_handler_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Signed Integer                                                                                                                                                                                                                                           ;
; SYNCHRONIZE_ACLRN ; 0     ; Signed Integer                                                                                                                                                                                                                                           ;
; USE_SYNCHRONIZER  ; 0     ; Signed Integer                                                                                                                                                                                                                                           ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                           ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                           ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                           ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|u_permute_address ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AWIDTH               ; 64    ; Signed Integer                                                                                                                                                                                                                                   ;
; ENABLE_BANKED_MEMORY ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMBER_BANKS         ; 1     ; Signed Integer                                                                                                                                                                                                                                   ;
; BITS_IN_BYTE_SELECT  ; 3     ; Signed Integer                                                                                                                                                                                                                                   ;
; WORD_SELECT_BITS     ; -3    ; Untyped                                                                                                                                                                                                                                          ;
; MIN_BANK_BIT         ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                                                                                 ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AWIDTH                        ; 64    ; Signed Integer                                                                                                                                                                                                                       ;
; WIDTH_BYTES                   ; 4     ; Signed Integer                                                                                                                                                                                                                       ;
; MWIDTH_BYTES                  ; 8     ; Signed Integer                                                                                                                                                                                                                       ;
; ALIGNMENT_ABITS               ; 2     ; Signed Integer                                                                                                                                                                                                                       ;
; KERNEL_SIDE_MEM_LATENCY       ; 31    ; Signed Integer                                                                                                                                                                                                                       ;
; BURSTCOUNT_WIDTH              ; 6     ; Signed Integer                                                                                                                                                                                                                       ;
; FORCE_NOP_SUPPORT             ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; STALLFREE                     ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; USEINPUTFIFO                  ; 1     ; Signed Integer                                                                                                                                                                                                                       ;
; USEOUTPUTFIFO                 ; 1     ; Signed Integer                                                                                                                                                                                                                       ;
; INPUTFIFOSIZE                 ; 32    ; Signed Integer                                                                                                                                                                                                                       ;
; ASYNC_RESET                   ; 1     ; Signed Integer                                                                                                                                                                                                                       ;
; SYNCHRONIZE_RESET             ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; enable_ecc                    ; FALSE ; String                                                                                                                                                                                                                               ;
; USE_STALL_LATENCY             ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; UPSTREAM_STALL_LATENCY        ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; DOWNSTREAM_STALL_IN_EARLINESS ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; ALMOST_EMPTY_THRESH           ; 1     ; Signed Integer                                                                                                                                                                                                                       ;
; ALLOW_HIGH_SPEED_FIFO_USAGE   ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|acl_reset_handler_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Signed Integer                                                                                                                                                                                                                                                          ;
; SYNCHRONIZE_ACLRN ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; USE_SYNCHRONIZER  ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; PIPE_DEPTH        ; 2     ; Signed Integer                                                                                                                                                                                                                                                          ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                          ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo ;
+----------------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value          ; Type                                                                                                                                                                                                                              ;
+----------------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH                            ; 1              ; Signed Integer                                                                                                                                                                                                                    ;
; DEPTH                            ; 32             ; Signed Integer                                                                                                                                                                                                                    ;
; ALMOST_EMPTY_CUTOFF              ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; ALMOST_FULL_CUTOFF               ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; INITIAL_OCCUPANCY                ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; ASYNC_RESET                      ; 1              ; Unsigned Binary                                                                                                                                                                                                                   ;
; SYNCHRONIZE_RESET                ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
; RESET_EVERYTHING                 ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
; RESET_EXTERNALLY_HELD            ; 1              ; Unsigned Binary                                                                                                                                                                                                                   ;
; STALL_IN_EARLINESS               ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; VALID_IN_EARLINESS               ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; STALL_IN_OUTSIDE_REGS            ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; VALID_IN_OUTSIDE_REGS            ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; REGISTERED_DATA_OUT_COUNT        ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; NEVER_OVERFLOWS                  ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
; MAX_SLICE_WIDTH                  ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; HOLD_DATA_OUT_WHEN_EMPTY         ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
; WRITE_AND_READ_DURING_FULL       ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
; USE_STALL_LATENCY_UPSTREAM       ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
; USE_STALL_LATENCY_DOWNSTREAM     ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                   ; FIFO_TO_CHOOSE ; String                                                                                                                                                                                                                            ;
; STYLE                            ; ll             ; String                                                                                                                                                                                                                            ;
; enable_ecc                       ; FALSE          ; String                                                                                                                                                                                                                            ;
; SIM_ONLY_RESTORE_RESET_BEHAVIOUR ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
+----------------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst ;
+------------------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value          ; Type                                                                                                                                                                                                                                                                ;
+------------------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH                              ; 1              ; Signed Integer                                                                                                                                                                                                                                                      ;
; DEPTH                              ; 32             ; Signed Integer                                                                                                                                                                                                                                                      ;
; ALMOST_EMPTY_CUTOFF                ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; ALMOST_FULL_CUTOFF                 ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; INITIAL_OCCUPANCY                  ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; ASYNC_RESET                        ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; SYNCHRONIZE_RESET                  ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; RESET_EVERYTHING                   ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; RESET_EXTERNALLY_HELD              ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; FIFO_TO_CHOOSE ; String                                                                                                                                                                                                                                                              ;
; STALL_IN_EARLINESS                 ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; VALID_IN_EARLINESS                 ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; STALL_IN_OUTSIDE_REGS              ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; VALID_IN_OUTSIDE_REGS              ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; REGISTERED_DATA_OUT_COUNT          ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; NEVER_OVERFLOWS                    ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; HOLD_DATA_OUT_WHEN_EMPTY           ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; WRITE_AND_READ_DURING_FULL         ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; ZLRAM_RESET_RELEASE_DELAY_OVERRIDE ; -1             ; Untyped                                                                                                                                                                                                                                                             ;
; enable_ecc                         ; FALSE          ; String                                                                                                                                                                                                                                                              ;
+------------------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZE_ACLRN ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                      ;
; USE_SYNCHRONIZER  ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                      ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WIDTH                               ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; WIDTHAD                             ; 5            ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; NUMWORDS                            ; 32           ; Untyped                                                                                                                                                                                                                                                                                                       ;
; FILE                                ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                       ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                       ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                                                                                                                                                                                                                                       ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                                                                                                                                       ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                                                                                                                                       ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; OUTDATA_REG                         ; UNREGISTERED ; Untyped                                                                                                                                                                                                                                                                                                       ;
; OUTDATA_ACLR                        ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; OUTDATA_SCLR                        ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; USE_EAB                             ; ON           ; Untyped                                                                                                                                                                                                                                                                                                       ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY                       ; Arria 10     ; Untyped                                                                                                                                                                                                                                                                                                       ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY              ; Stratix 10   ; Untyped                                                                                                                                                                                                                                                                                                       ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                      ; MLAB         ; Untyped                                                                                                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                                                                                                                                                                                                                                       ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA                       ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER                      ; dpram_pj32   ; Untyped                                                                                                                                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                   ; ON           ; Untyped                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                       ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                       ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; T1                ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                       ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                       ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; T1                ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CAPACITY                    ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; THRESHOLD                   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; INITIAL_OCCUPANCY           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; RESET_RELEASE_DELAY         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; THRESHOLD_REACHED_AT_RESET  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
; WRITE_AND_READ_DURING_FULL  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
; WRITE_AND_READ_DURING_EMPTY ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
; ASYNC_RESET                 ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZE_RESET           ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
; RESET_EVERYTHING            ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
; RESET_EXTERNALLY_HELD       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZE_ACLRN ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; USE_SYNCHRONIZER  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CAPACITY                    ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; THRESHOLD                   ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; INITIAL_OCCUPANCY           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; RESET_RELEASE_DELAY         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; THRESHOLD_REACHED_AT_RESET  ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
; WRITE_AND_READ_DURING_FULL  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
; WRITE_AND_READ_DURING_EMPTY ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
; ASYNC_RESET                 ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZE_RESET           ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
; RESET_EVERYTHING            ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
; RESET_EXTERNALLY_HELD       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZE_ACLRN ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; USE_SYNCHRONIZER  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo ;
+----------------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value          ; Type                                                                                                                                                                                                                                ;
+----------------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH                            ; 64             ; Signed Integer                                                                                                                                                                                                                      ;
; DEPTH                            ; 32             ; Signed Integer                                                                                                                                                                                                                      ;
; ALMOST_EMPTY_CUTOFF              ; 0              ; Signed Integer                                                                                                                                                                                                                      ;
; ALMOST_FULL_CUTOFF               ; 0              ; Signed Integer                                                                                                                                                                                                                      ;
; INITIAL_OCCUPANCY                ; 0              ; Signed Integer                                                                                                                                                                                                                      ;
; ASYNC_RESET                      ; 1              ; Unsigned Binary                                                                                                                                                                                                                     ;
; SYNCHRONIZE_RESET                ; 0              ; Unsigned Binary                                                                                                                                                                                                                     ;
; RESET_EVERYTHING                 ; 0              ; Unsigned Binary                                                                                                                                                                                                                     ;
; RESET_EXTERNALLY_HELD            ; 1              ; Unsigned Binary                                                                                                                                                                                                                     ;
; STALL_IN_EARLINESS               ; 0              ; Signed Integer                                                                                                                                                                                                                      ;
; VALID_IN_EARLINESS               ; 0              ; Signed Integer                                                                                                                                                                                                                      ;
; STALL_IN_OUTSIDE_REGS            ; 0              ; Signed Integer                                                                                                                                                                                                                      ;
; VALID_IN_OUTSIDE_REGS            ; 0              ; Signed Integer                                                                                                                                                                                                                      ;
; REGISTERED_DATA_OUT_COUNT        ; 0              ; Signed Integer                                                                                                                                                                                                                      ;
; NEVER_OVERFLOWS                  ; 0              ; Unsigned Binary                                                                                                                                                                                                                     ;
; MAX_SLICE_WIDTH                  ; 0              ; Signed Integer                                                                                                                                                                                                                      ;
; HOLD_DATA_OUT_WHEN_EMPTY         ; 0              ; Unsigned Binary                                                                                                                                                                                                                     ;
; WRITE_AND_READ_DURING_FULL       ; 0              ; Unsigned Binary                                                                                                                                                                                                                     ;
; USE_STALL_LATENCY_UPSTREAM       ; 0              ; Unsigned Binary                                                                                                                                                                                                                     ;
; USE_STALL_LATENCY_DOWNSTREAM     ; 0              ; Unsigned Binary                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                   ; FIFO_TO_CHOOSE ; String                                                                                                                                                                                                                              ;
; STYLE                            ; ms             ; String                                                                                                                                                                                                                              ;
; enable_ecc                       ; FALSE          ; String                                                                                                                                                                                                                              ;
; SIM_ONLY_RESTORE_RESET_BEHAVIOUR ; 0              ; Unsigned Binary                                                                                                                                                                                                                     ;
+----------------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst ;
+----------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value          ; Type                                                                                                                                                                                                                                                                 ;
+----------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH                      ; 64             ; Signed Integer                                                                                                                                                                                                                                                       ;
; DEPTH                      ; 32             ; Signed Integer                                                                                                                                                                                                                                                       ;
; ALMOST_EMPTY_CUTOFF        ; 0              ; Signed Integer                                                                                                                                                                                                                                                       ;
; ALMOST_FULL_CUTOFF         ; 0              ; Signed Integer                                                                                                                                                                                                                                                       ;
; INITIAL_OCCUPANCY          ; 0              ; Signed Integer                                                                                                                                                                                                                                                       ;
; ASYNC_RESET                ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                      ;
; SYNCHRONIZE_RESET          ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                      ;
; RESET_EVERYTHING           ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                      ;
; RESET_EXTERNALLY_HELD      ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE             ; FIFO_TO_CHOOSE ; String                                                                                                                                                                                                                                                               ;
; STALL_IN_EARLINESS         ; 0              ; Signed Integer                                                                                                                                                                                                                                                       ;
; VALID_IN_EARLINESS         ; 0              ; Signed Integer                                                                                                                                                                                                                                                       ;
; STALL_IN_OUTSIDE_REGS      ; 0              ; Signed Integer                                                                                                                                                                                                                                                       ;
; VALID_IN_OUTSIDE_REGS      ; 0              ; Signed Integer                                                                                                                                                                                                                                                       ;
; NEVER_OVERFLOWS            ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                      ;
; HOLD_DATA_OUT_WHEN_EMPTY   ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                      ;
; WRITE_AND_READ_DURING_FULL ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                      ;
; enable_ecc                 ; FALSE          ; String                                                                                                                                                                                                                                                               ;
+----------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZE_ACLRN ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                               ;
; USE_SYNCHRONIZER  ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                               ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                                                                                                                                                                                                                              ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                                                                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                                                                                                                                                                                                                           ;
; WIDTH                               ; 64           ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; WIDTHAD                             ; 5            ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; NUMWORDS                            ; 32           ; Untyped                                                                                                                                                                                                                                                                                           ;
; FILE                                ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                           ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                           ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                                                                                                                                                                                                                           ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                                                                                                                                                                                                                           ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                                                                                                                           ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                           ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                                                                                                                           ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                           ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                                                                                                                           ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                           ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                                                                                                                           ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                           ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                                                                                                                                                                                                                           ;
; OUTDATA_ACLR                        ; OFF          ; Untyped                                                                                                                                                                                                                                                                                           ;
; OUTDATA_SCLR                        ; OFF          ; Untyped                                                                                                                                                                                                                                                                                           ;
; USE_EAB                             ; ON           ; Untyped                                                                                                                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                                                                                                                                                                                                                           ;
; DEVICE_FAMILY                       ; Arria 10     ; Untyped                                                                                                                                                                                                                                                                                           ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                                                                                                                                                                                                                           ;
; INTENDED_DEVICE_FAMILY              ; Stratix 10   ; Untyped                                                                                                                                                                                                                                                                                           ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                                                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                      ; MLAB         ; Untyped                                                                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                                                                                                                                                                                                                           ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                       ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                           ;
; CBXI_PARAMETER                      ; dpram_sa42   ; Untyped                                                                                                                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                   ; ON           ; Untyped                                                                                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; Untyped                                                                                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; Untyped                                                                                                                                                                                                                                                                                           ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                         ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; T1                ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                         ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; T1                ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CAPACITY                    ; 32    ; Signed Integer                                                                                                                                                                                                                                                                               ;
; THRESHOLD                   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; INITIAL_OCCUPANCY           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; RESET_RELEASE_DELAY         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; THRESHOLD_REACHED_AT_RESET  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                              ;
; WRITE_AND_READ_DURING_FULL  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                              ;
; WRITE_AND_READ_DURING_EMPTY ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                              ;
; ASYNC_RESET                 ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZE_RESET           ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                              ;
; RESET_EVERYTHING            ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                              ;
; RESET_EXTERNALLY_HELD       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                              ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZE_ACLRN ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; USE_SYNCHRONIZER  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CAPACITY                    ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; THRESHOLD                   ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; INITIAL_OCCUPANCY           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; RESET_RELEASE_DELAY         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; THRESHOLD_REACHED_AT_RESET  ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; WRITE_AND_READ_DURING_FULL  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; WRITE_AND_READ_DURING_EMPTY ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; ASYNC_RESET                 ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZE_RESET           ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; RESET_EVERYTHING            ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; RESET_EXTERNALLY_HELD       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZE_ACLRN ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; USE_SYNCHRONIZER  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo ;
+----------------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value          ; Type                                                                                                                                                                                                                              ;
+----------------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH                            ; 1              ; Signed Integer                                                                                                                                                                                                                    ;
; DEPTH                            ; 32             ; Signed Integer                                                                                                                                                                                                                    ;
; ALMOST_EMPTY_CUTOFF              ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; ALMOST_FULL_CUTOFF               ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; INITIAL_OCCUPANCY                ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; ASYNC_RESET                      ; 1              ; Unsigned Binary                                                                                                                                                                                                                   ;
; SYNCHRONIZE_RESET                ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
; RESET_EVERYTHING                 ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
; RESET_EXTERNALLY_HELD            ; 1              ; Unsigned Binary                                                                                                                                                                                                                   ;
; STALL_IN_EARLINESS               ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; VALID_IN_EARLINESS               ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; STALL_IN_OUTSIDE_REGS            ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; VALID_IN_OUTSIDE_REGS            ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; REGISTERED_DATA_OUT_COUNT        ; 1              ; Signed Integer                                                                                                                                                                                                                    ;
; NEVER_OVERFLOWS                  ; 1              ; Unsigned Binary                                                                                                                                                                                                                   ;
; MAX_SLICE_WIDTH                  ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; HOLD_DATA_OUT_WHEN_EMPTY         ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
; WRITE_AND_READ_DURING_FULL       ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
; USE_STALL_LATENCY_UPSTREAM       ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
; USE_STALL_LATENCY_DOWNSTREAM     ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                   ; FIFO_TO_CHOOSE ; String                                                                                                                                                                                                                            ;
; STYLE                            ; ll             ; String                                                                                                                                                                                                                            ;
; enable_ecc                       ; FALSE          ; String                                                                                                                                                                                                                            ;
; SIM_ONLY_RESTORE_RESET_BEHAVIOUR ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
+----------------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst ;
+------------------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value          ; Type                                                                                                                                                                                                                                                                ;
+------------------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH                              ; 1              ; Signed Integer                                                                                                                                                                                                                                                      ;
; DEPTH                              ; 32             ; Signed Integer                                                                                                                                                                                                                                                      ;
; ALMOST_EMPTY_CUTOFF                ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; ALMOST_FULL_CUTOFF                 ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; INITIAL_OCCUPANCY                  ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; ASYNC_RESET                        ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; SYNCHRONIZE_RESET                  ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; RESET_EVERYTHING                   ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; RESET_EXTERNALLY_HELD              ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; FIFO_TO_CHOOSE ; String                                                                                                                                                                                                                                                              ;
; STALL_IN_EARLINESS                 ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; VALID_IN_EARLINESS                 ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; STALL_IN_OUTSIDE_REGS              ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; VALID_IN_OUTSIDE_REGS              ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; REGISTERED_DATA_OUT_COUNT          ; 1              ; Signed Integer                                                                                                                                                                                                                                                      ;
; NEVER_OVERFLOWS                    ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; HOLD_DATA_OUT_WHEN_EMPTY           ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; WRITE_AND_READ_DURING_FULL         ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; ZLRAM_RESET_RELEASE_DELAY_OVERRIDE ; -1             ; Untyped                                                                                                                                                                                                                                                             ;
; enable_ecc                         ; FALSE          ; String                                                                                                                                                                                                                                                              ;
+------------------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZE_ACLRN ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                      ;
; USE_SYNCHRONIZER  ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                      ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CBXI_PARAMETER                      ; dpram_pj32   ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WIDTH                               ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; WIDTHAD                             ; 5            ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; NUMWORDS                            ; 32           ; Untyped                                                                                                                                                                                                                                                                                                       ;
; FILE                                ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                       ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                       ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                                                                                                                                                                                                                                       ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                                                                                                                                       ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                                                                                                                                       ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; OUTDATA_REG                         ; UNREGISTERED ; Untyped                                                                                                                                                                                                                                                                                                       ;
; OUTDATA_ACLR                        ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; OUTDATA_SCLR                        ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; USE_EAB                             ; ON           ; Untyped                                                                                                                                                                                                                                                                                                       ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY                       ; Arria 10     ; Untyped                                                                                                                                                                                                                                                                                                       ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY              ; Stratix 10   ; Untyped                                                                                                                                                                                                                                                                                                       ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                      ; MLAB         ; Untyped                                                                                                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                                                                                                                                                                                                                                       ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA                       ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER                      ; dpram_pj32   ; Untyped                                                                                                                                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                   ; ON           ; Untyped                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                       ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                       ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; T1                ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                       ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                       ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; T1                ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CAPACITY                    ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; THRESHOLD                   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; INITIAL_OCCUPANCY           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; RESET_RELEASE_DELAY         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; THRESHOLD_REACHED_AT_RESET  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
; WRITE_AND_READ_DURING_FULL  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
; WRITE_AND_READ_DURING_EMPTY ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
; ASYNC_RESET                 ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZE_RESET           ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
; RESET_EVERYTHING            ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
; RESET_EXTERNALLY_HELD       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZE_ACLRN ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; USE_SYNCHRONIZER  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CAPACITY                    ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; THRESHOLD                   ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; INITIAL_OCCUPANCY           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; RESET_RELEASE_DELAY         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; THRESHOLD_REACHED_AT_RESET  ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
; WRITE_AND_READ_DURING_FULL  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
; WRITE_AND_READ_DURING_EMPTY ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
; ASYNC_RESET                 ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZE_RESET           ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
; RESET_EVERYTHING            ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
; RESET_EXTERNALLY_HELD       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZE_ACLRN ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; USE_SYNCHRONIZER  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo ;
+----------------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value          ; Type                                                                                                                                                                                                                               ;
+----------------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH                            ; 32             ; Signed Integer                                                                                                                                                                                                                     ;
; DEPTH                            ; 32             ; Signed Integer                                                                                                                                                                                                                     ;
; ALMOST_EMPTY_CUTOFF              ; 0              ; Signed Integer                                                                                                                                                                                                                     ;
; ALMOST_FULL_CUTOFF               ; 0              ; Signed Integer                                                                                                                                                                                                                     ;
; INITIAL_OCCUPANCY                ; 0              ; Signed Integer                                                                                                                                                                                                                     ;
; ASYNC_RESET                      ; 1              ; Unsigned Binary                                                                                                                                                                                                                    ;
; SYNCHRONIZE_RESET                ; 0              ; Unsigned Binary                                                                                                                                                                                                                    ;
; RESET_EVERYTHING                 ; 0              ; Unsigned Binary                                                                                                                                                                                                                    ;
; RESET_EXTERNALLY_HELD            ; 1              ; Unsigned Binary                                                                                                                                                                                                                    ;
; STALL_IN_EARLINESS               ; 0              ; Signed Integer                                                                                                                                                                                                                     ;
; VALID_IN_EARLINESS               ; 0              ; Signed Integer                                                                                                                                                                                                                     ;
; STALL_IN_OUTSIDE_REGS            ; 0              ; Signed Integer                                                                                                                                                                                                                     ;
; VALID_IN_OUTSIDE_REGS            ; 0              ; Signed Integer                                                                                                                                                                                                                     ;
; REGISTERED_DATA_OUT_COUNT        ; 0              ; Signed Integer                                                                                                                                                                                                                     ;
; NEVER_OVERFLOWS                  ; 0              ; Unsigned Binary                                                                                                                                                                                                                    ;
; MAX_SLICE_WIDTH                  ; 0              ; Signed Integer                                                                                                                                                                                                                     ;
; HOLD_DATA_OUT_WHEN_EMPTY         ; 0              ; Unsigned Binary                                                                                                                                                                                                                    ;
; WRITE_AND_READ_DURING_FULL       ; 0              ; Unsigned Binary                                                                                                                                                                                                                    ;
; USE_STALL_LATENCY_UPSTREAM       ; 0              ; Unsigned Binary                                                                                                                                                                                                                    ;
; USE_STALL_LATENCY_DOWNSTREAM     ; 0              ; Unsigned Binary                                                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                   ; FIFO_TO_CHOOSE ; String                                                                                                                                                                                                                             ;
; STYLE                            ; ms             ; String                                                                                                                                                                                                                             ;
; enable_ecc                       ; FALSE          ; String                                                                                                                                                                                                                             ;
; SIM_ONLY_RESTORE_RESET_BEHAVIOUR ; 0              ; Unsigned Binary                                                                                                                                                                                                                    ;
+----------------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst ;
+----------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value          ; Type                                                                                                                                                                                                                                                                ;
+----------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH                      ; 32             ; Signed Integer                                                                                                                                                                                                                                                      ;
; DEPTH                      ; 32             ; Signed Integer                                                                                                                                                                                                                                                      ;
; ALMOST_EMPTY_CUTOFF        ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; ALMOST_FULL_CUTOFF         ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; INITIAL_OCCUPANCY          ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; ASYNC_RESET                ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; SYNCHRONIZE_RESET          ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; RESET_EVERYTHING           ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; RESET_EXTERNALLY_HELD      ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE             ; FIFO_TO_CHOOSE ; String                                                                                                                                                                                                                                                              ;
; STALL_IN_EARLINESS         ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; VALID_IN_EARLINESS         ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; STALL_IN_OUTSIDE_REGS      ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; VALID_IN_OUTSIDE_REGS      ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; NEVER_OVERFLOWS            ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; HOLD_DATA_OUT_WHEN_EMPTY   ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; WRITE_AND_READ_DURING_FULL ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; enable_ecc                 ; FALSE          ; String                                                                                                                                                                                                                                                              ;
+----------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZE_ACLRN ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                              ;
; USE_SYNCHRONIZER  ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                              ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component ;
+-------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                                                                                                                                                                                                                             ;
+-------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                                                                                                                                                                                                                          ;
; WIDTH                               ; 32           ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; WIDTHAD                             ; 5            ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; NUMWORDS                            ; 32           ; Untyped                                                                                                                                                                                                                                                                                          ;
; FILE                                ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                          ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                          ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                                                                                                                                                                                                                          ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                                                                                                                          ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                          ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                                                                                                                          ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                          ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR                        ; OFF          ; Untyped                                                                                                                                                                                                                                                                                          ;
; OUTDATA_SCLR                        ; OFF          ; Untyped                                                                                                                                                                                                                                                                                          ;
; USE_EAB                             ; ON           ; Untyped                                                                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                       ; Arria 10     ; Untyped                                                                                                                                                                                                                                                                                          ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                                                                                                                                                                                                                          ;
; INTENDED_DEVICE_FAMILY              ; Stratix 10   ; Untyped                                                                                                                                                                                                                                                                                          ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                      ; MLAB         ; Untyped                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                                                                                                                                                                                                                          ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA                       ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                      ; dpram_na42   ; Untyped                                                                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                   ; ON           ; Untyped                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; Untyped                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; Untyped                                                                                                                                                                                                                                                                                          ;
+-------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                        ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                               ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                               ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; T1                ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                        ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                               ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                               ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; T1                ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CAPACITY                    ; 32    ; Signed Integer                                                                                                                                                                                                                                                                              ;
; THRESHOLD                   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; INITIAL_OCCUPANCY           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; RESET_RELEASE_DELAY         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; THRESHOLD_REACHED_AT_RESET  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                             ;
; WRITE_AND_READ_DURING_FULL  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                             ;
; WRITE_AND_READ_DURING_EMPTY ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                             ;
; ASYNC_RESET                 ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZE_RESET           ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                             ;
; RESET_EVERYTHING            ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                             ;
; RESET_EXTERNALLY_HELD       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                             ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZE_ACLRN ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; USE_SYNCHRONIZER  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CAPACITY                    ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; THRESHOLD                   ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; INITIAL_OCCUPANCY           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; RESET_RELEASE_DELAY         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; THRESHOLD_REACHED_AT_RESET  ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                               ;
; WRITE_AND_READ_DURING_FULL  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                               ;
; WRITE_AND_READ_DURING_EMPTY ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                               ;
; ASYNC_RESET                 ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZE_RESET           ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                               ;
; RESET_EVERYTHING            ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                               ;
; RESET_EXTERNALLY_HELD       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZE_ACLRN ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; USE_SYNCHRONIZER  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1 ;
+-------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value     ; Type                                                                                                                                                                                                              ;
+-------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; STYLE                         ; PIPELINED ; String                                                                                                                                                                                                            ;
; AWIDTH                        ; 64        ; Signed Integer                                                                                                                                                                                                    ;
; ATOMIC_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                    ;
; WIDTH_BYTES                   ; 4         ; Signed Integer                                                                                                                                                                                                    ;
; MWIDTH_BYTES                  ; 8         ; Signed Integer                                                                                                                                                                                                    ;
; WRITEDATAWIDTH_BYTES          ; 8         ; Signed Integer                                                                                                                                                                                                    ;
; ALIGNMENT_BYTES               ; 4         ; Signed Integer                                                                                                                                                                                                    ;
; READ                          ; 1         ; Signed Integer                                                                                                                                                                                                    ;
; ATOMIC                        ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; BURSTCOUNT_WIDTH              ; 1         ; Signed Integer                                                                                                                                                                                                    ;
; KERNEL_SIDE_MEM_LATENCY       ; 31        ; Signed Integer                                                                                                                                                                                                    ;
; MEMORY_SIDE_MEM_LATENCY       ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; USE_WRITE_ACK                 ; 1         ; Signed Integer                                                                                                                                                                                                    ;
; USE_BYTE_EN                   ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; USECACHING                    ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; CACHESIZE                     ; 1024      ; Signed Integer                                                                                                                                                                                                    ;
; PROFILE_ADDR_TOGGLE           ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; USEINPUTFIFO                  ; 1         ; Signed Integer                                                                                                                                                                                                    ;
; USEOUTPUTFIFO                 ; 1         ; Signed Integer                                                                                                                                                                                                    ;
; STALLFREE                     ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; FORCE_NOP_SUPPORT             ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; HIGH_FMAX                     ; 1         ; Signed Integer                                                                                                                                                                                                    ;
; AVM_WRITE_DATA_LATENESS       ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; AVM_READ_DATA_LATENESS        ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; WIDE_DATA_SLICING             ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; HYPER_PIPELINE                ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; USE_STALL_LATENCY             ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; UPSTREAM_STALL_LATENCY        ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; DOWNSTREAM_STALL_IN_EARLINESS ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; ALMOST_EMPTY_THRESH           ; 1         ; Signed Integer                                                                                                                                                                                                    ;
; ALLOW_HIGH_SPEED_FIFO_USAGE   ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; ASYNC_RESET                   ; 1         ; Signed Integer                                                                                                                                                                                                    ;
; SYNCHRONIZE_RESET             ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; ACL_PROFILE                   ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; ACL_PROFILE_SHARED            ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; ACL_PROFILE_INCREMENT_WIDTH   ; 32        ; Signed Integer                                                                                                                                                                                                    ;
; ADDRSPACE                     ; 1024      ; Signed Integer                                                                                                                                                                                                    ;
; ENABLE_BANKED_MEMORY          ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; ABITS_PER_LMEM_BANK           ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; NUMBER_BANKS                  ; 1         ; Signed Integer                                                                                                                                                                                                    ;
; LMEM_ADDR_PERMUTATION_STYLE   ; 0         ; Signed Integer                                                                                                                                                                                                    ;
; enable_ecc                    ; FALSE     ; String                                                                                                                                                                                                            ;
; INPUTFIFO_USEDW_MAXBITS       ; 5         ; Signed Integer                                                                                                                                                                                                    ;
+-------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|acl_reset_handler_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Signed Integer                                                                                                                                                                                                                                           ;
; SYNCHRONIZE_ACLRN ; 0     ; Signed Integer                                                                                                                                                                                                                                           ;
; USE_SYNCHRONIZER  ; 0     ; Signed Integer                                                                                                                                                                                                                                           ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                           ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                           ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                           ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|u_permute_address ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AWIDTH               ; 64    ; Signed Integer                                                                                                                                                                                                                                   ;
; ENABLE_BANKED_MEMORY ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMBER_BANKS         ; 1     ; Signed Integer                                                                                                                                                                                                                                   ;
; BITS_IN_BYTE_SELECT  ; 3     ; Signed Integer                                                                                                                                                                                                                                   ;
; WORD_SELECT_BITS     ; -3    ; Untyped                                                                                                                                                                                                                                          ;
; MIN_BANK_BIT         ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                                                                                 ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AWIDTH                        ; 64    ; Signed Integer                                                                                                                                                                                                                       ;
; WIDTH_BYTES                   ; 4     ; Signed Integer                                                                                                                                                                                                                       ;
; MWIDTH_BYTES                  ; 8     ; Signed Integer                                                                                                                                                                                                                       ;
; ALIGNMENT_ABITS               ; 2     ; Signed Integer                                                                                                                                                                                                                       ;
; KERNEL_SIDE_MEM_LATENCY       ; 31    ; Signed Integer                                                                                                                                                                                                                       ;
; BURSTCOUNT_WIDTH              ; 6     ; Signed Integer                                                                                                                                                                                                                       ;
; FORCE_NOP_SUPPORT             ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; STALLFREE                     ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; USEINPUTFIFO                  ; 1     ; Signed Integer                                                                                                                                                                                                                       ;
; USEOUTPUTFIFO                 ; 1     ; Signed Integer                                                                                                                                                                                                                       ;
; INPUTFIFOSIZE                 ; 32    ; Signed Integer                                                                                                                                                                                                                       ;
; ASYNC_RESET                   ; 1     ; Signed Integer                                                                                                                                                                                                                       ;
; SYNCHRONIZE_RESET             ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; enable_ecc                    ; FALSE ; String                                                                                                                                                                                                                               ;
; USE_STALL_LATENCY             ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; UPSTREAM_STALL_LATENCY        ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; DOWNSTREAM_STALL_IN_EARLINESS ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; ALMOST_EMPTY_THRESH           ; 1     ; Signed Integer                                                                                                                                                                                                                       ;
; ALLOW_HIGH_SPEED_FIFO_USAGE   ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|acl_reset_handler_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Signed Integer                                                                                                                                                                                                                                                          ;
; SYNCHRONIZE_ACLRN ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; USE_SYNCHRONIZER  ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; PIPE_DEPTH        ; 2     ; Signed Integer                                                                                                                                                                                                                                                          ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                          ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo ;
+----------------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value          ; Type                                                                                                                                                                                                                              ;
+----------------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH                            ; 1              ; Signed Integer                                                                                                                                                                                                                    ;
; DEPTH                            ; 32             ; Signed Integer                                                                                                                                                                                                                    ;
; ALMOST_EMPTY_CUTOFF              ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; ALMOST_FULL_CUTOFF               ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; INITIAL_OCCUPANCY                ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; ASYNC_RESET                      ; 1              ; Unsigned Binary                                                                                                                                                                                                                   ;
; SYNCHRONIZE_RESET                ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
; RESET_EVERYTHING                 ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
; RESET_EXTERNALLY_HELD            ; 1              ; Unsigned Binary                                                                                                                                                                                                                   ;
; STALL_IN_EARLINESS               ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; VALID_IN_EARLINESS               ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; STALL_IN_OUTSIDE_REGS            ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; VALID_IN_OUTSIDE_REGS            ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; REGISTERED_DATA_OUT_COUNT        ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; NEVER_OVERFLOWS                  ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
; MAX_SLICE_WIDTH                  ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; HOLD_DATA_OUT_WHEN_EMPTY         ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
; WRITE_AND_READ_DURING_FULL       ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
; USE_STALL_LATENCY_UPSTREAM       ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
; USE_STALL_LATENCY_DOWNSTREAM     ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                   ; FIFO_TO_CHOOSE ; String                                                                                                                                                                                                                            ;
; STYLE                            ; ll             ; String                                                                                                                                                                                                                            ;
; enable_ecc                       ; FALSE          ; String                                                                                                                                                                                                                            ;
; SIM_ONLY_RESTORE_RESET_BEHAVIOUR ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
+----------------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst ;
+------------------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value          ; Type                                                                                                                                                                                                                                                                ;
+------------------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH                              ; 1              ; Signed Integer                                                                                                                                                                                                                                                      ;
; DEPTH                              ; 32             ; Signed Integer                                                                                                                                                                                                                                                      ;
; ALMOST_EMPTY_CUTOFF                ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; ALMOST_FULL_CUTOFF                 ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; INITIAL_OCCUPANCY                  ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; ASYNC_RESET                        ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; SYNCHRONIZE_RESET                  ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; RESET_EVERYTHING                   ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; RESET_EXTERNALLY_HELD              ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; FIFO_TO_CHOOSE ; String                                                                                                                                                                                                                                                              ;
; STALL_IN_EARLINESS                 ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; VALID_IN_EARLINESS                 ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; STALL_IN_OUTSIDE_REGS              ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; VALID_IN_OUTSIDE_REGS              ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; REGISTERED_DATA_OUT_COUNT          ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; NEVER_OVERFLOWS                    ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; HOLD_DATA_OUT_WHEN_EMPTY           ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; WRITE_AND_READ_DURING_FULL         ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; ZLRAM_RESET_RELEASE_DELAY_OVERRIDE ; -1             ; Untyped                                                                                                                                                                                                                                                             ;
; enable_ecc                         ; FALSE          ; String                                                                                                                                                                                                                                                              ;
+------------------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZE_ACLRN ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                      ;
; USE_SYNCHRONIZER  ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                      ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CBXI_PARAMETER                      ; dpram_pj32   ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WIDTH                               ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; WIDTHAD                             ; 5            ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; NUMWORDS                            ; 32           ; Untyped                                                                                                                                                                                                                                                                                                       ;
; FILE                                ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                       ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                       ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                                                                                                                                                                                                                                       ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                                                                                                                                       ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                                                                                                                                       ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; OUTDATA_REG                         ; UNREGISTERED ; Untyped                                                                                                                                                                                                                                                                                                       ;
; OUTDATA_ACLR                        ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; OUTDATA_SCLR                        ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; USE_EAB                             ; ON           ; Untyped                                                                                                                                                                                                                                                                                                       ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY                       ; Arria 10     ; Untyped                                                                                                                                                                                                                                                                                                       ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY              ; Stratix 10   ; Untyped                                                                                                                                                                                                                                                                                                       ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                      ; MLAB         ; Untyped                                                                                                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                                                                                                                                                                                                                                       ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA                       ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER                      ; dpram_pj32   ; Untyped                                                                                                                                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                   ; ON           ; Untyped                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                       ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                       ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; T1                ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                       ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                       ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; T1                ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CAPACITY                    ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; THRESHOLD                   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; INITIAL_OCCUPANCY           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; RESET_RELEASE_DELAY         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; THRESHOLD_REACHED_AT_RESET  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
; WRITE_AND_READ_DURING_FULL  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
; WRITE_AND_READ_DURING_EMPTY ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
; ASYNC_RESET                 ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZE_RESET           ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
; RESET_EVERYTHING            ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
; RESET_EXTERNALLY_HELD       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZE_ACLRN ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; USE_SYNCHRONIZER  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CAPACITY                    ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; THRESHOLD                   ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; INITIAL_OCCUPANCY           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; RESET_RELEASE_DELAY         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; THRESHOLD_REACHED_AT_RESET  ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
; WRITE_AND_READ_DURING_FULL  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
; WRITE_AND_READ_DURING_EMPTY ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
; ASYNC_RESET                 ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZE_RESET           ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
; RESET_EVERYTHING            ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
; RESET_EXTERNALLY_HELD       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZE_ACLRN ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; USE_SYNCHRONIZER  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo ;
+----------------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value          ; Type                                                                                                                                                                                                                                ;
+----------------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH                            ; 64             ; Signed Integer                                                                                                                                                                                                                      ;
; DEPTH                            ; 32             ; Signed Integer                                                                                                                                                                                                                      ;
; ALMOST_EMPTY_CUTOFF              ; 0              ; Signed Integer                                                                                                                                                                                                                      ;
; ALMOST_FULL_CUTOFF               ; 0              ; Signed Integer                                                                                                                                                                                                                      ;
; INITIAL_OCCUPANCY                ; 0              ; Signed Integer                                                                                                                                                                                                                      ;
; ASYNC_RESET                      ; 1              ; Unsigned Binary                                                                                                                                                                                                                     ;
; SYNCHRONIZE_RESET                ; 0              ; Unsigned Binary                                                                                                                                                                                                                     ;
; RESET_EVERYTHING                 ; 0              ; Unsigned Binary                                                                                                                                                                                                                     ;
; RESET_EXTERNALLY_HELD            ; 1              ; Unsigned Binary                                                                                                                                                                                                                     ;
; STALL_IN_EARLINESS               ; 0              ; Signed Integer                                                                                                                                                                                                                      ;
; VALID_IN_EARLINESS               ; 0              ; Signed Integer                                                                                                                                                                                                                      ;
; STALL_IN_OUTSIDE_REGS            ; 0              ; Signed Integer                                                                                                                                                                                                                      ;
; VALID_IN_OUTSIDE_REGS            ; 0              ; Signed Integer                                                                                                                                                                                                                      ;
; REGISTERED_DATA_OUT_COUNT        ; 0              ; Signed Integer                                                                                                                                                                                                                      ;
; NEVER_OVERFLOWS                  ; 0              ; Unsigned Binary                                                                                                                                                                                                                     ;
; MAX_SLICE_WIDTH                  ; 0              ; Signed Integer                                                                                                                                                                                                                      ;
; HOLD_DATA_OUT_WHEN_EMPTY         ; 0              ; Unsigned Binary                                                                                                                                                                                                                     ;
; WRITE_AND_READ_DURING_FULL       ; 0              ; Unsigned Binary                                                                                                                                                                                                                     ;
; USE_STALL_LATENCY_UPSTREAM       ; 0              ; Unsigned Binary                                                                                                                                                                                                                     ;
; USE_STALL_LATENCY_DOWNSTREAM     ; 0              ; Unsigned Binary                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                   ; FIFO_TO_CHOOSE ; String                                                                                                                                                                                                                              ;
; STYLE                            ; ms             ; String                                                                                                                                                                                                                              ;
; enable_ecc                       ; FALSE          ; String                                                                                                                                                                                                                              ;
; SIM_ONLY_RESTORE_RESET_BEHAVIOUR ; 0              ; Unsigned Binary                                                                                                                                                                                                                     ;
+----------------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst ;
+----------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value          ; Type                                                                                                                                                                                                                                                                 ;
+----------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH                      ; 64             ; Signed Integer                                                                                                                                                                                                                                                       ;
; DEPTH                      ; 32             ; Signed Integer                                                                                                                                                                                                                                                       ;
; ALMOST_EMPTY_CUTOFF        ; 0              ; Signed Integer                                                                                                                                                                                                                                                       ;
; ALMOST_FULL_CUTOFF         ; 0              ; Signed Integer                                                                                                                                                                                                                                                       ;
; INITIAL_OCCUPANCY          ; 0              ; Signed Integer                                                                                                                                                                                                                                                       ;
; ASYNC_RESET                ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                      ;
; SYNCHRONIZE_RESET          ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                      ;
; RESET_EVERYTHING           ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                      ;
; RESET_EXTERNALLY_HELD      ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE             ; FIFO_TO_CHOOSE ; String                                                                                                                                                                                                                                                               ;
; STALL_IN_EARLINESS         ; 0              ; Signed Integer                                                                                                                                                                                                                                                       ;
; VALID_IN_EARLINESS         ; 0              ; Signed Integer                                                                                                                                                                                                                                                       ;
; STALL_IN_OUTSIDE_REGS      ; 0              ; Signed Integer                                                                                                                                                                                                                                                       ;
; VALID_IN_OUTSIDE_REGS      ; 0              ; Signed Integer                                                                                                                                                                                                                                                       ;
; NEVER_OVERFLOWS            ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                      ;
; HOLD_DATA_OUT_WHEN_EMPTY   ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                      ;
; WRITE_AND_READ_DURING_FULL ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                      ;
; enable_ecc                 ; FALSE          ; String                                                                                                                                                                                                                                                               ;
+----------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZE_ACLRN ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                               ;
; USE_SYNCHRONIZER  ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                               ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                                                                                                                                                                                                                              ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CBXI_PARAMETER                      ; dpram_sa42   ; Untyped                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                                                                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                                                                                                                                                                                                                           ;
; WIDTH                               ; 64           ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; WIDTHAD                             ; 5            ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; NUMWORDS                            ; 32           ; Untyped                                                                                                                                                                                                                                                                                           ;
; FILE                                ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                           ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                           ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                                                                                                                                                                                                                           ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                                                                                                                                                                                                                           ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                                                                                                                           ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                           ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                                                                                                                           ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                           ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                                                                                                                           ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                           ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                                                                                                                           ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                           ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                                                                                                                                                                                                                           ;
; OUTDATA_ACLR                        ; OFF          ; Untyped                                                                                                                                                                                                                                                                                           ;
; OUTDATA_SCLR                        ; OFF          ; Untyped                                                                                                                                                                                                                                                                                           ;
; USE_EAB                             ; ON           ; Untyped                                                                                                                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                                                                                                                                                                                                                           ;
; DEVICE_FAMILY                       ; Arria 10     ; Untyped                                                                                                                                                                                                                                                                                           ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                                                                                                                                                                                                                           ;
; INTENDED_DEVICE_FAMILY              ; Stratix 10   ; Untyped                                                                                                                                                                                                                                                                                           ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                                                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                      ; MLAB         ; Untyped                                                                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                                                                                                                                                                                                                           ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                       ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                           ;
; CBXI_PARAMETER                      ; dpram_sa42   ; Untyped                                                                                                                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                   ; ON           ; Untyped                                                                                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; Untyped                                                                                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; Untyped                                                                                                                                                                                                                                                                                           ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                         ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; T1                ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                         ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; T1                ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CAPACITY                    ; 32    ; Signed Integer                                                                                                                                                                                                                                                                               ;
; THRESHOLD                   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; INITIAL_OCCUPANCY           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; RESET_RELEASE_DELAY         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; THRESHOLD_REACHED_AT_RESET  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                              ;
; WRITE_AND_READ_DURING_FULL  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                              ;
; WRITE_AND_READ_DURING_EMPTY ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                              ;
; ASYNC_RESET                 ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZE_RESET           ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                              ;
; RESET_EVERYTHING            ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                              ;
; RESET_EXTERNALLY_HELD       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                              ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZE_ACLRN ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; USE_SYNCHRONIZER  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CAPACITY                    ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; THRESHOLD                   ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; INITIAL_OCCUPANCY           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; RESET_RELEASE_DELAY         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; THRESHOLD_REACHED_AT_RESET  ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; WRITE_AND_READ_DURING_FULL  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; WRITE_AND_READ_DURING_EMPTY ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; ASYNC_RESET                 ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZE_RESET           ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; RESET_EVERYTHING            ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; RESET_EXTERNALLY_HELD       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZE_ACLRN ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; USE_SYNCHRONIZER  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo ;
+----------------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value          ; Type                                                                                                                                                                                                                              ;
+----------------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH                            ; 1              ; Signed Integer                                                                                                                                                                                                                    ;
; DEPTH                            ; 32             ; Signed Integer                                                                                                                                                                                                                    ;
; ALMOST_EMPTY_CUTOFF              ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; ALMOST_FULL_CUTOFF               ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; INITIAL_OCCUPANCY                ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; ASYNC_RESET                      ; 1              ; Unsigned Binary                                                                                                                                                                                                                   ;
; SYNCHRONIZE_RESET                ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
; RESET_EVERYTHING                 ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
; RESET_EXTERNALLY_HELD            ; 1              ; Unsigned Binary                                                                                                                                                                                                                   ;
; STALL_IN_EARLINESS               ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; VALID_IN_EARLINESS               ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; STALL_IN_OUTSIDE_REGS            ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; VALID_IN_OUTSIDE_REGS            ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; REGISTERED_DATA_OUT_COUNT        ; 1              ; Signed Integer                                                                                                                                                                                                                    ;
; NEVER_OVERFLOWS                  ; 1              ; Unsigned Binary                                                                                                                                                                                                                   ;
; MAX_SLICE_WIDTH                  ; 0              ; Signed Integer                                                                                                                                                                                                                    ;
; HOLD_DATA_OUT_WHEN_EMPTY         ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
; WRITE_AND_READ_DURING_FULL       ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
; USE_STALL_LATENCY_UPSTREAM       ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
; USE_STALL_LATENCY_DOWNSTREAM     ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                   ; FIFO_TO_CHOOSE ; String                                                                                                                                                                                                                            ;
; STYLE                            ; ll             ; String                                                                                                                                                                                                                            ;
; enable_ecc                       ; FALSE          ; String                                                                                                                                                                                                                            ;
; SIM_ONLY_RESTORE_RESET_BEHAVIOUR ; 0              ; Unsigned Binary                                                                                                                                                                                                                   ;
+----------------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst ;
+------------------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value          ; Type                                                                                                                                                                                                                                                                ;
+------------------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH                              ; 1              ; Signed Integer                                                                                                                                                                                                                                                      ;
; DEPTH                              ; 32             ; Signed Integer                                                                                                                                                                                                                                                      ;
; ALMOST_EMPTY_CUTOFF                ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; ALMOST_FULL_CUTOFF                 ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; INITIAL_OCCUPANCY                  ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; ASYNC_RESET                        ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; SYNCHRONIZE_RESET                  ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; RESET_EVERYTHING                   ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; RESET_EXTERNALLY_HELD              ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; FIFO_TO_CHOOSE ; String                                                                                                                                                                                                                                                              ;
; STALL_IN_EARLINESS                 ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; VALID_IN_EARLINESS                 ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; STALL_IN_OUTSIDE_REGS              ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; VALID_IN_OUTSIDE_REGS              ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; REGISTERED_DATA_OUT_COUNT          ; 1              ; Signed Integer                                                                                                                                                                                                                                                      ;
; NEVER_OVERFLOWS                    ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; HOLD_DATA_OUT_WHEN_EMPTY           ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; WRITE_AND_READ_DURING_FULL         ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; ZLRAM_RESET_RELEASE_DELAY_OVERRIDE ; -1             ; Untyped                                                                                                                                                                                                                                                             ;
; enable_ecc                         ; FALSE          ; String                                                                                                                                                                                                                                                              ;
+------------------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZE_ACLRN ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                      ;
; USE_SYNCHRONIZER  ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                      ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CBXI_PARAMETER                      ; dpram_pj32   ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WIDTH                               ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; WIDTHAD                             ; 5            ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; NUMWORDS                            ; 32           ; Untyped                                                                                                                                                                                                                                                                                                       ;
; FILE                                ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                       ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                       ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                                                                                                                                                                                                                                       ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                                                                                                                                       ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                                                                                                                                       ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; OUTDATA_REG                         ; UNREGISTERED ; Untyped                                                                                                                                                                                                                                                                                                       ;
; OUTDATA_ACLR                        ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; OUTDATA_SCLR                        ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; USE_EAB                             ; ON           ; Untyped                                                                                                                                                                                                                                                                                                       ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY                       ; Arria 10     ; Untyped                                                                                                                                                                                                                                                                                                       ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY              ; Stratix 10   ; Untyped                                                                                                                                                                                                                                                                                                       ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                      ; MLAB         ; Untyped                                                                                                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                                                                                                                                                                                                                                       ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA                       ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER                      ; dpram_pj32   ; Untyped                                                                                                                                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                   ; ON           ; Untyped                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                       ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                       ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; T1                ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                       ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                       ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; T1                ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CAPACITY                    ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; THRESHOLD                   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; INITIAL_OCCUPANCY           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; RESET_RELEASE_DELAY         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; THRESHOLD_REACHED_AT_RESET  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
; WRITE_AND_READ_DURING_FULL  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
; WRITE_AND_READ_DURING_EMPTY ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
; ASYNC_RESET                 ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZE_RESET           ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
; RESET_EVERYTHING            ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
; RESET_EXTERNALLY_HELD       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZE_ACLRN ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; USE_SYNCHRONIZER  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CAPACITY                    ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; THRESHOLD                   ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; INITIAL_OCCUPANCY           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; RESET_RELEASE_DELAY         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; THRESHOLD_REACHED_AT_RESET  ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
; WRITE_AND_READ_DURING_FULL  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
; WRITE_AND_READ_DURING_EMPTY ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
; ASYNC_RESET                 ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZE_RESET           ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
; RESET_EVERYTHING            ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
; RESET_EXTERNALLY_HELD       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZE_ACLRN ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; USE_SYNCHRONIZER  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo ;
+----------------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value          ; Type                                                                                                                                                                                                                               ;
+----------------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH                            ; 32             ; Signed Integer                                                                                                                                                                                                                     ;
; DEPTH                            ; 32             ; Signed Integer                                                                                                                                                                                                                     ;
; ALMOST_EMPTY_CUTOFF              ; 0              ; Signed Integer                                                                                                                                                                                                                     ;
; ALMOST_FULL_CUTOFF               ; 0              ; Signed Integer                                                                                                                                                                                                                     ;
; INITIAL_OCCUPANCY                ; 0              ; Signed Integer                                                                                                                                                                                                                     ;
; ASYNC_RESET                      ; 1              ; Unsigned Binary                                                                                                                                                                                                                    ;
; SYNCHRONIZE_RESET                ; 0              ; Unsigned Binary                                                                                                                                                                                                                    ;
; RESET_EVERYTHING                 ; 0              ; Unsigned Binary                                                                                                                                                                                                                    ;
; RESET_EXTERNALLY_HELD            ; 1              ; Unsigned Binary                                                                                                                                                                                                                    ;
; STALL_IN_EARLINESS               ; 0              ; Signed Integer                                                                                                                                                                                                                     ;
; VALID_IN_EARLINESS               ; 0              ; Signed Integer                                                                                                                                                                                                                     ;
; STALL_IN_OUTSIDE_REGS            ; 0              ; Signed Integer                                                                                                                                                                                                                     ;
; VALID_IN_OUTSIDE_REGS            ; 0              ; Signed Integer                                                                                                                                                                                                                     ;
; REGISTERED_DATA_OUT_COUNT        ; 0              ; Signed Integer                                                                                                                                                                                                                     ;
; NEVER_OVERFLOWS                  ; 0              ; Unsigned Binary                                                                                                                                                                                                                    ;
; MAX_SLICE_WIDTH                  ; 0              ; Signed Integer                                                                                                                                                                                                                     ;
; HOLD_DATA_OUT_WHEN_EMPTY         ; 0              ; Unsigned Binary                                                                                                                                                                                                                    ;
; WRITE_AND_READ_DURING_FULL       ; 0              ; Unsigned Binary                                                                                                                                                                                                                    ;
; USE_STALL_LATENCY_UPSTREAM       ; 0              ; Unsigned Binary                                                                                                                                                                                                                    ;
; USE_STALL_LATENCY_DOWNSTREAM     ; 0              ; Unsigned Binary                                                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                   ; FIFO_TO_CHOOSE ; String                                                                                                                                                                                                                             ;
; STYLE                            ; ms             ; String                                                                                                                                                                                                                             ;
; enable_ecc                       ; FALSE          ; String                                                                                                                                                                                                                             ;
; SIM_ONLY_RESTORE_RESET_BEHAVIOUR ; 0              ; Unsigned Binary                                                                                                                                                                                                                    ;
+----------------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst ;
+----------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value          ; Type                                                                                                                                                                                                                                                                ;
+----------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH                      ; 32             ; Signed Integer                                                                                                                                                                                                                                                      ;
; DEPTH                      ; 32             ; Signed Integer                                                                                                                                                                                                                                                      ;
; ALMOST_EMPTY_CUTOFF        ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; ALMOST_FULL_CUTOFF         ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; INITIAL_OCCUPANCY          ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; ASYNC_RESET                ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; SYNCHRONIZE_RESET          ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; RESET_EVERYTHING           ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; RESET_EXTERNALLY_HELD      ; 1              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE             ; FIFO_TO_CHOOSE ; String                                                                                                                                                                                                                                                              ;
; STALL_IN_EARLINESS         ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; VALID_IN_EARLINESS         ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; STALL_IN_OUTSIDE_REGS      ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; VALID_IN_OUTSIDE_REGS      ; 0              ; Signed Integer                                                                                                                                                                                                                                                      ;
; NEVER_OVERFLOWS            ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; HOLD_DATA_OUT_WHEN_EMPTY   ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; WRITE_AND_READ_DURING_FULL ; 0              ; Unsigned Binary                                                                                                                                                                                                                                                     ;
; enable_ecc                 ; FALSE          ; String                                                                                                                                                                                                                                                              ;
+----------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZE_ACLRN ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                              ;
; USE_SYNCHRONIZER  ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                              ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component ;
+-------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                                                                                                                                                                                                                             ;
+-------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CBXI_PARAMETER                      ; dpram_na42   ; Untyped                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                                                                                                                                                                                                                          ;
; WIDTH                               ; 32           ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; WIDTHAD                             ; 5            ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; NUMWORDS                            ; 32           ; Untyped                                                                                                                                                                                                                                                                                          ;
; FILE                                ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                          ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                          ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                                                                                                                                                                                                                          ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                                                                                                                          ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                          ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                                                                                                                          ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                          ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR                        ; OFF          ; Untyped                                                                                                                                                                                                                                                                                          ;
; OUTDATA_SCLR                        ; OFF          ; Untyped                                                                                                                                                                                                                                                                                          ;
; USE_EAB                             ; ON           ; Untyped                                                                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                       ; Arria 10     ; Untyped                                                                                                                                                                                                                                                                                          ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                                                                                                                                                                                                                          ;
; INTENDED_DEVICE_FAMILY              ; Stratix 10   ; Untyped                                                                                                                                                                                                                                                                                          ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                      ; MLAB         ; Untyped                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                                                                                                                                                                                                                          ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA                       ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                      ; dpram_na42   ; Untyped                                                                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                   ; ON           ; Untyped                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; Untyped                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; Untyped                                                                                                                                                                                                                                                                                          ;
+-------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                        ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                               ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                               ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; T1                ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                        ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                               ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                               ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; T1                ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CAPACITY                    ; 32    ; Signed Integer                                                                                                                                                                                                                                                                              ;
; THRESHOLD                   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; INITIAL_OCCUPANCY           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; RESET_RELEASE_DELAY         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; THRESHOLD_REACHED_AT_RESET  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                             ;
; WRITE_AND_READ_DURING_FULL  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                             ;
; WRITE_AND_READ_DURING_EMPTY ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                             ;
; ASYNC_RESET                 ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZE_RESET           ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                             ;
; RESET_EVERYTHING            ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                             ;
; RESET_EXTERNALLY_HELD       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                             ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZE_ACLRN ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; USE_SYNCHRONIZER  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CAPACITY                    ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; THRESHOLD                   ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; INITIAL_OCCUPANCY           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; RESET_RELEASE_DELAY         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; THRESHOLD_REACHED_AT_RESET  ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                               ;
; WRITE_AND_READ_DURING_FULL  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                               ;
; WRITE_AND_READ_DURING_EMPTY ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                               ;
; ASYNC_RESET                 ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZE_RESET           ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                               ;
; RESET_EVERYTHING            ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                               ;
; RESET_EXTERNALLY_HELD       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZE_ACLRN ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; USE_SYNCHRONIZER  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; PIPE_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                ; 256   ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; PIPELINE_DEPTH            ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; SCHEDULEII                ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; IP_PIPELINE_LATENCY_PLUS1 ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ZERO_LATENCY_OFFSET       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ASYNC_RESET               ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZE_RESET         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1|acl_reset_handler_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZE_ACLRN ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
; USE_SYNCHRONIZER  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
; PIPE_DEPTH        ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_example27|thei_llvm_fpga_push_i4_cleanups_push10_example1 ;
+----------------------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value    ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                 ; 8        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
; FIFO_DEPTH                 ; 1        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
; MIN_FIFO_LATENCY           ; 3        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
; STYLE                      ; REGULAR  ; String                                                                                                                                                                                                                                                                                                                                                               ;
; STALLFREE                  ; 1        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
; ENABLED                    ; 1        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
; INF_LOOP                   ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
; INF_LOOP_INITIALIZATION    ; 00000000 ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                      ;
; RAM_FIFO_DEPTH_INC         ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
; ASYNC_RESET                ; 1        ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZE_RESET          ; 0        ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                      ;
; RESET_EVERYTHING           ; 0        ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                      ;
; enable_ecc                 ; FALSE    ; String                                                                                                                                                                                                                                                                                                                                                               ;
; FEEDBACK_INITIAL_OCCUPANCY ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_example27|thei_llvm_fpga_push_i4_cleanups_push10_example1|acl_reset_handler_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                         ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                         ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_example27|thei_llvm_fpga_push_i4_cleanups_push10_example1|fifo ;
+---------------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value    ; Type                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 8        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; DEPTH               ; 1        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; STRICT_DEPTH        ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; ALLOW_FULL_WRITE    ; 1        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; INITIALIZE_TO_VALID ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; INITIAL_FIFO_VALUE  ; 00000000 ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                  ;
; IMPL                ; ll_reg   ; String                                                                                                                                                                                                                                                                                                                                                                           ;
; ALMOST_FULL_VALUE   ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; LPM_HINT            ; unused   ; String                                                                                                                                                                                                                                                                                                                                                                           ;
; BACK_LL_REG_DEPTH   ; 2        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; ACL_FIFO_IMPL       ; basic    ; String                                                                                                                                                                                                                                                                                                                                                                           ;
; ASYNC_RESET         ; 1        ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZE_RESET   ; 0        ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                  ;
; enable_ecc          ; FALSE    ; String                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_example27|thei_llvm_fpga_push_i4_cleanups_push10_example1|fifo|acl_reset_handler_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                              ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                               ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                               ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                               ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_example2|thei_llvm_fpga_pop_i4_cleanups_pop10_example1 ;
+---------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
; STYLE                     ; REGULAR ; String                                                                                                                                                                                                                                                                                                                                                            ;
; COALESCE_DISTANCE         ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
; INF_LOOP                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
; ASYNC_RESET               ; 1       ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZE_RESET         ; 0       ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                   ;
; ALWAYS_READ_FROM_FEEDBACK ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_example2|thei_llvm_fpga_pop_i4_cleanups_pop10_example1|acl_reset_handler_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                    ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example29|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example1 ;
+----------------------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value    ; Type                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                 ; 8        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; FIFO_DEPTH                 ; 1        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; MIN_FIFO_LATENCY           ; 3        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; STYLE                      ; REGULAR  ; String                                                                                                                                                                                                                                                                                                                                                                           ;
; STALLFREE                  ; 1        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; ENABLED                    ; 1        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; INF_LOOP                   ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; INF_LOOP_INITIALIZATION    ; 00000000 ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                  ;
; RAM_FIFO_DEPTH_INC         ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; ASYNC_RESET                ; 1        ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZE_RESET          ; 0        ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                  ;
; RESET_EVERYTHING           ; 0        ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                  ;
; enable_ecc                 ; FALSE    ; String                                                                                                                                                                                                                                                                                                                                                                           ;
; FEEDBACK_INITIAL_OCCUPANCY ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example29|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example1|acl_reset_handler_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                     ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                     ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                      ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                      ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                      ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example29|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example1|fifo ;
+---------------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value    ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 8        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
; DEPTH               ; 1        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
; STRICT_DEPTH        ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
; ALLOW_FULL_WRITE    ; 1        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
; INITIALIZE_TO_VALID ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
; INITIAL_FIFO_VALUE  ; 00000000 ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                              ;
; IMPL                ; ll_reg   ; String                                                                                                                                                                                                                                                                                                                                                                                       ;
; ALMOST_FULL_VALUE   ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
; LPM_HINT            ; unused   ; String                                                                                                                                                                                                                                                                                                                                                                                       ;
; BACK_LL_REG_DEPTH   ; 2        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
; ACL_FIFO_IMPL       ; basic    ; String                                                                                                                                                                                                                                                                                                                                                                                       ;
; ASYNC_RESET         ; 1        ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZE_RESET   ; 0        ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                              ;
; enable_ecc          ; FALSE    ; String                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example29|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example1|fifo|acl_reset_handler_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                          ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                          ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                           ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                           ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                           ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_example20|thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_example1 ;
+---------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
; STYLE                     ; REGULAR ; String                                                                                                                                                                                                                                                                                                                                                                         ;
; COALESCE_DISTANCE         ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
; INF_LOOP                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
; ASYNC_RESET               ; 1       ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZE_RESET         ; 0       ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                ;
; ALWAYS_READ_FROM_FEEDBACK ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_example20|thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_example1|acl_reset_handler_inst ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                 ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                 ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                  ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                  ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1 ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; FIFO_DEPTH                 ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; MIN_FIFO_LATENCY           ; 9       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; STYLE                      ; REGULAR ; String                                                                                                                                                                                                                                                                                                                                                        ;
; STALLFREE                  ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; ENABLED                    ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; INF_LOOP                   ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; INF_LOOP_INITIALIZATION    ; 0       ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                               ;
; RAM_FIFO_DEPTH_INC         ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; ASYNC_RESET                ; 1       ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZE_RESET          ; 0       ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                               ;
; RESET_EVERYTHING           ; 0       ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                               ;
; enable_ecc                 ; FALSE   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; FEEDBACK_INITIAL_OCCUPANCY ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|acl_reset_handler_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                 ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                 ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|fifo ;
+---------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; DEPTH               ; 3      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; STRICT_DEPTH        ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; ALLOW_FULL_WRITE    ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; INITIALIZE_TO_VALID ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; INITIAL_FIFO_VALUE  ; 0      ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                            ;
; IMPL                ; ll_reg ; String                                                                                                                                                                                                                                                                                                                                                                     ;
; ALMOST_FULL_VALUE   ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; LPM_HINT            ; unused ; String                                                                                                                                                                                                                                                                                                                                                                     ;
; BACK_LL_REG_DEPTH   ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; ACL_FIFO_IMPL       ; basic  ; String                                                                                                                                                                                                                                                                                                                                                                     ;
; ASYNC_RESET         ; 1      ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZE_RESET   ; 0      ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                            ;
; enable_ecc          ; FALSE  ; String                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|fifo|acl_reset_handler_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                      ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                      ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|fifo|fifo ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
; DEPTH             ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
; ALMOST_FULL_VALUE ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|fifo|fifo|acl_reset_handler_inst ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                           ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                           ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9|thei_llvm_fpga_push_i4_initerations_push9_example1 ;
+----------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value    ; Type                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                 ; 8        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
; FIFO_DEPTH                 ; 1        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
; MIN_FIFO_LATENCY           ; 3        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
; STYLE                      ; REGULAR  ; String                                                                                                                                                                                                                                                                                                                                                                    ;
; STALLFREE                  ; 1        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
; ENABLED                    ; 1        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
; INF_LOOP                   ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
; INF_LOOP_INITIALIZATION    ; 00000000 ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                           ;
; RAM_FIFO_DEPTH_INC         ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
; ASYNC_RESET                ; 1        ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZE_RESET          ; 0        ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                           ;
; RESET_EVERYTHING           ; 0        ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                           ;
; enable_ecc                 ; FALSE    ; String                                                                                                                                                                                                                                                                                                                                                                    ;
; FEEDBACK_INITIAL_OCCUPANCY ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9|thei_llvm_fpga_push_i4_initerations_push9_example1|acl_reset_handler_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                              ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                               ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                               ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                               ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9|thei_llvm_fpga_push_i4_initerations_push9_example1|fifo ;
+---------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value    ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 8        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
; DEPTH               ; 1        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
; STRICT_DEPTH        ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
; ALLOW_FULL_WRITE    ; 1        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
; INITIALIZE_TO_VALID ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
; INITIAL_FIFO_VALUE  ; 00000000 ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                       ;
; IMPL                ; ll_reg   ; String                                                                                                                                                                                                                                                                                                                                                                                ;
; ALMOST_FULL_VALUE   ; 0        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
; LPM_HINT            ; unused   ; String                                                                                                                                                                                                                                                                                                                                                                                ;
; BACK_LL_REG_DEPTH   ; 2        ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
; ACL_FIFO_IMPL       ; basic    ; String                                                                                                                                                                                                                                                                                                                                                                                ;
; ASYNC_RESET         ; 1        ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZE_RESET   ; 0        ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                       ;
; enable_ecc          ; FALSE    ; String                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9|thei_llvm_fpga_push_i4_initerations_push9_example1|fifo|acl_reset_handler_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                   ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                   ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                    ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                    ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                    ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_example7|thei_llvm_fpga_pop_i4_initerations_pop9_example1 ;
+---------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; STYLE                     ; REGULAR ; String                                                                                                                                                                                                                                                                                                                                                                  ;
; COALESCE_DISTANCE         ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; INF_LOOP                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; ASYNC_RESET               ; 1       ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZE_RESET         ; 0       ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                         ;
; ALWAYS_READ_FROM_FEEDBACK ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_example7|thei_llvm_fpga_pop_i4_initerations_pop9_example1|acl_reset_handler_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                          ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                          ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                           ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                           ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                           ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_example11|thei_llvm_fpga_push_i1_lastiniteration_example1 ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; FIFO_DEPTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; MIN_FIFO_LATENCY           ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; STYLE                      ; REGULAR ; String                                                                                                                                                                                                                                                                                                                                                                ;
; STALLFREE                  ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; ENABLED                    ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; INF_LOOP                   ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; INF_LOOP_INITIALIZATION    ; 0       ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                       ;
; RAM_FIFO_DEPTH_INC         ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; ASYNC_RESET                ; 1       ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZE_RESET          ; 0       ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                       ;
; RESET_EVERYTHING           ; 0       ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                       ;
; enable_ecc                 ; FALSE   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; FEEDBACK_INITIAL_OCCUPANCY ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_example11|thei_llvm_fpga_push_i1_lastiniteration_example1|acl_reset_handler_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                         ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                         ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_example11|thei_llvm_fpga_push_i1_lastiniteration_example1|fifo ;
+---------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
; DEPTH               ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
; STRICT_DEPTH        ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
; ALLOW_FULL_WRITE    ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
; INITIALIZE_TO_VALID ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
; INITIAL_FIFO_VALUE  ; 0      ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                    ;
; IMPL                ; ll_reg ; String                                                                                                                                                                                                                                                                                                                                                                             ;
; ALMOST_FULL_VALUE   ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
; LPM_HINT            ; unused ; String                                                                                                                                                                                                                                                                                                                                                                             ;
; BACK_LL_REG_DEPTH   ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
; ACL_FIFO_IMPL       ; basic  ; String                                                                                                                                                                                                                                                                                                                                                                             ;
; ASYNC_RESET         ; 1      ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZE_RESET   ; 0      ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                    ;
; enable_ecc          ; FALSE  ; String                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_example11|thei_llvm_fpga_push_i1_lastiniteration_example1|fifo|acl_reset_handler_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                              ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                               ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                               ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                               ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thepassthru ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1 ;
+-------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FIFO_DEPTH        ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
; STYLE             ; SPECULATIVE ; String                                                                                                                                                                                                                                                                                                                                                            ;
; ENABLED           ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
; ASYNC_RESET       ; 1           ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZE_RESET ; 0           ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                   ;
; enable_ecc        ; FALSE       ; String                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|acl_reset_handler_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|pop1 ;
+---------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; STYLE                     ; REGULAR ; String                                                                                                                                                                                                                                                                                                                                                             ;
; COALESCE_DISTANCE         ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; INF_LOOP                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ASYNC_RESET               ; 1       ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZE_RESET         ; 0       ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                    ;
; ALWAYS_READ_FROM_FEEDBACK ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|pop1|acl_reset_handler_inst ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                     ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                     ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                      ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                      ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                      ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|pop2 ;
+---------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; STYLE                     ; REGULAR ; String                                                                                                                                                                                                                                                                                                                                                             ;
; COALESCE_DISTANCE         ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; INF_LOOP                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ASYNC_RESET               ; 1       ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZE_RESET         ; 0       ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                    ;
; ALWAYS_READ_FROM_FEEDBACK ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|pop2|acl_reset_handler_inst ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                     ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                     ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                      ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                      ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                      ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|push ;
+----------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value                            ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                 ; 1                                ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; FIFO_DEPTH                 ; 1                                ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; MIN_FIFO_LATENCY           ; 0                                ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; STYLE                      ; REGULAR                          ; String                                                                                                                                                                                                                                                                                                                                   ;
; STALLFREE                  ; 0                                ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; ENABLED                    ; 1                                ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; INF_LOOP                   ; 0                                ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; INF_LOOP_INITIALIZATION    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                                                                                                                                                                          ;
; RAM_FIFO_DEPTH_INC         ; 1                                ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; ASYNC_RESET                ; 1                                ; Unsigned Binary                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZE_RESET          ; 0                                ; Unsigned Binary                                                                                                                                                                                                                                                                                                                          ;
; RESET_EVERYTHING           ; 0                                ; Unsigned Binary                                                                                                                                                                                                                                                                                                                          ;
; enable_ecc                 ; FALSE                            ; String                                                                                                                                                                                                                                                                                                                                   ;
; FEEDBACK_INITIAL_OCCUPANCY ; 0                                ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|push|acl_reset_handler_inst ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                     ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                     ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                      ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                      ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                      ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|push|staging_reg ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|push|staging_reg|acl_reset_handler_inst ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                 ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                 ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                  ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                  ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i32_i_011_push7_example19|thei_llvm_fpga_push_i32_i_011_push7_example1 ;
+----------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value                            ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                 ; 32                               ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; FIFO_DEPTH                 ; 1                                ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; MIN_FIFO_LATENCY           ; 3                                ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; STYLE                      ; REGULAR                          ; String                                                                                                                                                                                                                                                                                                                                 ;
; STALLFREE                  ; 1                                ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ENABLED                    ; 1                                ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; INF_LOOP                   ; 0                                ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; INF_LOOP_INITIALIZATION    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                                                                                                                                                                        ;
; RAM_FIFO_DEPTH_INC         ; 0                                ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ASYNC_RESET                ; 1                                ; Unsigned Binary                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZE_RESET          ; 0                                ; Unsigned Binary                                                                                                                                                                                                                                                                                                                        ;
; RESET_EVERYTHING           ; 0                                ; Unsigned Binary                                                                                                                                                                                                                                                                                                                        ;
; enable_ecc                 ; FALSE                            ; String                                                                                                                                                                                                                                                                                                                                 ;
; FEEDBACK_INITIAL_OCCUPANCY ; 0                                ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i32_i_011_push7_example19|thei_llvm_fpga_push_i32_i_011_push7_example1|acl_reset_handler_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                   ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                   ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                    ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                    ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                    ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i32_i_011_push7_example19|thei_llvm_fpga_push_i32_i_011_push7_example1|fifo ;
+---------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value                            ; Type                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32                               ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; DEPTH               ; 1                                ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; STRICT_DEPTH        ; 0                                ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ALLOW_FULL_WRITE    ; 1                                ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; INITIALIZE_TO_VALID ; 0                                ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; INITIAL_FIFO_VALUE  ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                    ;
; IMPL                ; ll_reg                           ; String                                                                                                                                                                                                                                                                                                                                             ;
; ALMOST_FULL_VALUE   ; 0                                ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; LPM_HINT            ; unused                           ; String                                                                                                                                                                                                                                                                                                                                             ;
; BACK_LL_REG_DEPTH   ; 2                                ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ACL_FIFO_IMPL       ; basic                            ; String                                                                                                                                                                                                                                                                                                                                             ;
; ASYNC_RESET         ; 1                                ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZE_RESET   ; 0                                ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                    ;
; enable_ecc          ; FALSE                            ; String                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i32_i_011_push7_example19|thei_llvm_fpga_push_i32_i_011_push7_example1|fifo|acl_reset_handler_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                        ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                        ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                         ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                         ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                         ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i32_i_011_pop7_example12|thei_llvm_fpga_pop_i32_i_011_pop7_example1 ;
+---------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                ; 32      ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; STYLE                     ; REGULAR ; String                                                                                                                                                                                                                                                                                                                                                       ;
; COALESCE_DISTANCE         ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; INF_LOOP                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ASYNC_RESET               ; 1       ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZE_RESET         ; 0       ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                              ;
; ALWAYS_READ_FROM_FEEDBACK ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i32_i_011_pop7_example12|thei_llvm_fpga_pop_i32_i_011_pop7_example1|acl_reset_handler_inst ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                               ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                               ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example16|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example1 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 64    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; STALL_FREE        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; MAX_LATENCY       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; MIN_CAPACITY      ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; DATA_IN_EARLINESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; ASYNC_RESET       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZE_RESET ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example16|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example1|acl_reset_handler_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZE_ACLRN ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; USE_SYNCHRONIZER  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example14|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example1 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 64    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; STALL_FREE        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; MAX_LATENCY       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; MIN_CAPACITY      ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; DATA_IN_EARLINESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; ASYNC_RESET       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZE_RESET ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example14|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example1|acl_reset_handler_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZE_ACLRN ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; USE_SYNCHRONIZER  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ENTRY_WIDTH        ; 1     ; Signed Integer                                                                                                              ;
; EXIT_WIDTH         ; 1     ; Signed Integer                                                                                                              ;
; THRESHOLD          ; 1     ; Signed Integer                                                                                                              ;
; THRESHOLD_NO_DELAY ; 0     ; Signed Integer                                                                                                              ;
; PEXIT_WIDTH        ; 1     ; Signed Integer                                                                                                              ;
; ASYNC_RESET        ; 1     ; Signed Integer                                                                                                              ;
; SYNCHRONIZE_RESET  ; 0     ; Signed Integer                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter|acl_reset_handler_inst ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Signed Integer                                                                                                                                      ;
; SYNCHRONIZE_ACLRN ; 0     ; Signed Integer                                                                                                                                      ;
; USE_SYNCHRONIZER  ; 0     ; Signed Integer                                                                                                                                      ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                      ;
; PIPE_DEPTH        ; 3     ; Signed Integer                                                                                                                                      ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                      ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MAX_LATENCY    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MIN_CAPACITY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example3_example4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example3_example1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MAX_LATENCY    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MIN_CAPACITY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                     ; 128   ; Signed Integer                                                                                                                                                                                               ;
; NON_BLOCKING                   ; 0     ; Unsigned Binary                                                                                                                                                                                              ;
; ASYNC_RESET                    ; 1     ; Unsigned Binary                                                                                                                                                                                              ;
; SYNCHRONIZE_RESET              ; 0     ; Unsigned Binary                                                                                                                                                                                              ;
; USE_STALL_LATENCY_UPSTREAM     ; 0     ; Unsigned Binary                                                                                                                                                                                              ;
; ALMOST_FULL_CUTOFF_UPSTREAM    ; 0     ; Signed Integer                                                                                                                                                                                               ;
; NO_PREDICATION                 ; 1     ; Unsigned Binary                                                                                                                                                                                              ;
; DISCONNECT_UPSTREAM            ; 0     ; Unsigned Binary                                                                                                                                                                                              ;
; ADD_CAPACITY_UPSTREAM          ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_STALL_LATENCY_DOWNSTREAM   ; 0     ; Unsigned Binary                                                                                                                                                                                              ;
; ALMOST_EMPTY_CUTOFF_DOWNSTREAM ; 0     ; Signed Integer                                                                                                                                                                                               ;
; STALL_IN_EARLINESS_DOWNSTREAM  ; 0     ; Signed Integer                                                                                                                                                                                               ;
; STAGING_CAPACITY               ; 1     ; Unsigned Binary                                                                                                                                                                                              ;
; USE_STALL_LATENCY_SIDEPATH     ; 0     ; Unsigned Binary                                                                                                                                                                                              ;
; ALMOST_FULL_CUTOFF_SIDEPATH    ; 0     ; Signed Integer                                                                                                                                                                                               ;
; CAPACITY_FROM_CHANNEL          ; 0     ; Signed Integer                                                                                                                                                                                               ;
; INTER_KERNEL_PIPELINING        ; 0     ; Signed Integer                                                                                                                                                                                               ;
; EMPTY_WIDTH                    ; 0     ; Signed Integer                                                                                                                                                                                               ;
; CUTPATHS                       ; 0     ; Unsigned Binary                                                                                                                                                                                              ;
; ACL_PROFILE                    ; 0     ; Unsigned Binary                                                                                                                                                                                              ;
; ACL_PROFILE_SHARED             ; 0     ; Unsigned Binary                                                                                                                                                                                              ;
; ALLOW_HIGH_SPEED_FIFO_USAGE    ; 0     ; Unsigned Binary                                                                                                                                                                                              ;
; enable_ecc                     ; FALSE ; String                                                                                                                                                                                                       ;
; EMPTY_PORT                     ; 1     ; Signed Integer                                                                                                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                  ; 130   ; Signed Integer                                                                                                                                                                                                                                            ;
; NON_BLOCKING                ; 0     ; Unsigned Binary                                                                                                                                                                                                                                           ;
; ASYNC_RESET                 ; 1     ; Unsigned Binary                                                                                                                                                                                                                                           ;
; SYNCHRONIZE_RESET           ; 0     ; Unsigned Binary                                                                                                                                                                                                                                           ;
; NO_PREDICATION              ; 1     ; Unsigned Binary                                                                                                                                                                                                                                           ;
; DISCONNECT_UPSTREAM         ; 0     ; Unsigned Binary                                                                                                                                                                                                                                           ;
; ADD_CAPACITY_UPSTREAM       ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; STAGING_CAPACITY            ; 1     ; Unsigned Binary                                                                                                                                                                                                                                           ;
; ALLOW_HIGH_SPEED_FIFO_USAGE ; 0     ; Unsigned Binary                                                                                                                                                                                                                                           ;
; enable_ecc                  ; FALSE ; String                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                            ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                            ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 131   ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                        ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                        ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1 ;
+---------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value   ; Type                                                                                                                                                                                                                                                ;
+---------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                ; 1       ; Signed Integer                                                                                                                                                                                                                                      ;
; STYLE                     ; REGULAR ; String                                                                                                                                                                                                                                              ;
; COALESCE_DISTANCE         ; 1       ; Signed Integer                                                                                                                                                                                                                                      ;
; INF_LOOP                  ; 0       ; Signed Integer                                                                                                                                                                                                                                      ;
; ASYNC_RESET               ; 1       ; Unsigned Binary                                                                                                                                                                                                                                     ;
; SYNCHRONIZE_RESET         ; 0       ; Unsigned Binary                                                                                                                                                                                                                                     ;
; ALWAYS_READ_FROM_FEEDBACK ; 0       ; Signed Integer                                                                                                                                                                                                                                      ;
+---------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|acl_reset_handler_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                      ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                      ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1 ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; PIPELINE_DEPTH            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; SCHEDULEII                ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; IP_PIPELINE_LATENCY_PLUS1 ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; ZERO_LATENCY_OFFSET       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; ASYNC_RESET               ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZE_RESET         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1|acl_reset_handler_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZE_ACLRN ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
; USE_SYNCHRONIZER  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
; PIPE_DEPTH        ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond6_example2|thei_llvm_fpga_push_i1_notexitcond6_example1 ;
+----------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; FIFO_DEPTH                 ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; MIN_FIFO_LATENCY           ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; STYLE                      ; REGULAR ; String                                                                                                                                                                                                                                                                                                                                                                   ;
; STALLFREE                  ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; ENABLED                    ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; INF_LOOP                   ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; INF_LOOP_INITIALIZATION    ; 0       ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                          ;
; RAM_FIFO_DEPTH_INC         ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; ASYNC_RESET                ; 1       ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZE_RESET          ; 0       ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                          ;
; RESET_EVERYTHING           ; 0       ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                          ;
; enable_ecc                 ; FALSE   ; String                                                                                                                                                                                                                                                                                                                                                                   ;
; FEEDBACK_INITIAL_OCCUPANCY ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond6_example2|thei_llvm_fpga_push_i1_notexitcond6_example1|acl_reset_handler_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                            ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                             ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                             ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                             ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going5_example1|thepassthru ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going5_example1|thei_llvm_fpga_pipeline_keep_going5_example1 ;
+-------------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value           ; Type                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FIFO_DEPTH        ; 0               ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
; STYLE             ; NON_SPECULATIVE ; String                                                                                                                                                                                                                                                                                                                                                                    ;
; ENABLED           ; 1               ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
; ASYNC_RESET       ; 1               ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZE_RESET ; 0               ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                           ;
; enable_ecc        ; FALSE           ; String                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going5_example1|thei_llvm_fpga_pipeline_keep_going5_example1|asr ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going5_example1|thei_llvm_fpga_pipeline_keep_going5_example1|asr|acl_reset_handler_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                                                                                ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                 ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 32    ; Signed Integer                                                                                                                                                                                                                                        ;
; STALL_FREE        ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; MAX_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                                                        ;
; MIN_CAPACITY      ; 1     ; Signed Integer                                                                                                                                                                                                                                        ;
; DATA_IN_EARLINESS ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; ASYNC_RESET       ; 1     ; Signed Integer                                                                                                                                                                                                                                        ;
; SYNCHRONIZE_RESET ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|acl_reset_handler_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; SYNCHRONIZE_ACLRN ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; USE_SYNCHRONIZER  ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1 ;
+----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                 ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; FIFO_DEPTH                 ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; MIN_FIFO_LATENCY           ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
; STYLE                      ; TOKEN ; String                                                                                                                                                                                                                                 ;
; STALLFREE                  ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
; ENABLED                    ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
; INF_LOOP                   ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
; INF_LOOP_INITIALIZATION    ; 0     ; Unsigned Binary                                                                                                                                                                                                                        ;
; RAM_FIFO_DEPTH_INC         ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
; ASYNC_RESET                ; 1     ; Unsigned Binary                                                                                                                                                                                                                        ;
; SYNCHRONIZE_RESET          ; 0     ; Unsigned Binary                                                                                                                                                                                                                        ;
; RESET_EVERYTHING           ; 0     ; Unsigned Binary                                                                                                                                                                                                                        ;
; enable_ecc                 ; FALSE ; String                                                                                                                                                                                                                                 ;
; FEEDBACK_INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|acl_reset_handler_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                        ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                        ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                        ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                         ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                         ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                         ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|fifo ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEPTH             ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; STRICT_DEPTH      ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; ALLOW_FULL_WRITE  ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                      ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                                      ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|fifo|acl_reset_handler_inst ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                        ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                             ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                             ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                             ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                              ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                              ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                              ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                              ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_iowr_bl_return_example_unnamed_example10_example1|theiowr ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                     ; 32    ; Signed Integer                                                                                                                                                                            ;
; NON_BLOCKING                   ; 0     ; Signed Integer                                                                                                                                                                            ;
; ASYNC_RESET                    ; 1     ; Unsigned Binary                                                                                                                                                                           ;
; SYNCHRONIZE_RESET              ; 0     ; Unsigned Binary                                                                                                                                                                           ;
; USE_STALL_LATENCY_UPSTREAM     ; 0     ; Unsigned Binary                                                                                                                                                                           ;
; ALMOST_FULL_CUTOFF_UPSTREAM    ; 0     ; Signed Integer                                                                                                                                                                            ;
; NO_PREDICATION                 ; 1     ; Signed Integer                                                                                                                                                                            ;
; USE_STALL_LATENCY_DOWNSTREAM   ; 0     ; Unsigned Binary                                                                                                                                                                           ;
; ALMOST_EMPTY_CUTOFF_DOWNSTREAM ; 0     ; Signed Integer                                                                                                                                                                            ;
; STALL_IN_EARLINESS_DOWNSTREAM  ; 0     ; Signed Integer                                                                                                                                                                            ;
; DISCONNECT_DOWNSTREAM          ; 0     ; Unsigned Binary                                                                                                                                                                           ;
; ENABLED                        ; 0     ; Unsigned Binary                                                                                                                                                                           ;
; ACK_AS_VALID                   ; 0     ; Unsigned Binary                                                                                                                                                                           ;
; USE_STALL_LATENCY_SIDEPATH     ; 0     ; Unsigned Binary                                                                                                                                                                           ;
; ALMOST_FULL_CUTOFF_SIDEPATH    ; 0     ; Signed Integer                                                                                                                                                                            ;
; CAPACITY_FROM_CHANNEL          ; 0     ; Signed Integer                                                                                                                                                                            ;
; INTER_KERNEL_PIPELINING        ; 0     ; Signed Integer                                                                                                                                                                            ;
; EMPTY_WIDTH                    ; 0     ; Signed Integer                                                                                                                                                                            ;
; CUTPATHS                       ; 0     ; Unsigned Binary                                                                                                                                                                           ;
; ACL_PROFILE                    ; 0     ; Unsigned Binary                                                                                                                                                                           ;
; ACL_PROFILE_SHARED             ; 0     ; Signed Integer                                                                                                                                                                            ;
; ALLOW_HIGH_SPEED_FIFO_USAGE    ; 0     ; Unsigned Binary                                                                                                                                                                           ;
; enable_ecc                     ; FALSE ; String                                                                                                                                                                                    ;
; EMPTY_PORT                     ; 1     ; Signed Integer                                                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_iowr_bl_return_example_unnamed_example10_example1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                                                                         ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH            ; 34    ; Signed Integer                                                                                                                                                                                                                               ;
; NON_BLOCKING          ; 0     ; Unsigned Binary                                                                                                                                                                                                                              ;
; ASYNC_RESET           ; 1     ; Unsigned Binary                                                                                                                                                                                                                              ;
; SYNCHRONIZE_RESET     ; 0     ; Unsigned Binary                                                                                                                                                                                                                              ;
; DISCONNECT_DOWNSTREAM ; 0     ; Unsigned Binary                                                                                                                                                                                                                              ;
; ENABLED               ; 0     ; Unsigned Binary                                                                                                                                                                                                                              ;
; ACK_AS_VALID          ; 0     ; Unsigned Binary                                                                                                                                                                                                                              ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_iowr_bl_return_example_unnamed_example10_example1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                         ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                         ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                         ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                          ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                          ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|theexample_B1_start_x ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                   ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------+
; LOOP_NAME      ; example.B1.start ; String                                                                                                 ;
; DAISY_WIDTH    ; 64               ; Signed Integer                                                                                         ;
; HLD_PROFILE    ; 0                ; Unsigned Binary                                                                                        ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|theexample_B1_start_x|sim_tracker_inst ;
+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                    ;
+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------+
; NAME           ; example.B1.start ; String                                                                                                                  ;
; IS_COMPONENT   ; 0                ; Signed Integer                                                                                                          ;
+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|theexample_B2_x ;
+----------------+------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                   ;
+----------------+------------+--------------------------------------------------------------------------------------------------------+
; LOOP_NAME      ; example.B2 ; String                                                                                                 ;
; DAISY_WIDTH    ; 64         ; Signed Integer                                                                                         ;
; HLD_PROFILE    ; 0          ; Unsigned Binary                                                                                        ;
+----------------+------------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|theexample_B2_x|sim_tracker_inst ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                    ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; NAME           ; example.B2 ; String                                                                                                                  ;
; IS_COMPONENT   ; 0          ; Signed Integer                                                                                                          ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1 ;
+----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                 ; 1     ; Signed Integer                                                                                                                                                                                                                                   ;
; FIFO_DEPTH                 ; 1     ; Signed Integer                                                                                                                                                                                                                                   ;
; MIN_FIFO_LATENCY           ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; STYLE                      ; TOKEN ; String                                                                                                                                                                                                                                           ;
; STALLFREE                  ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; ENABLED                    ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; INF_LOOP                   ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; INF_LOOP_INITIALIZATION    ; 0     ; Unsigned Binary                                                                                                                                                                                                                                  ;
; RAM_FIFO_DEPTH_INC         ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; ASYNC_RESET                ; 1     ; Unsigned Binary                                                                                                                                                                                                                                  ;
; SYNCHRONIZE_RESET          ; 0     ; Unsigned Binary                                                                                                                                                                                                                                  ;
; RESET_EVERYTHING           ; 0     ; Unsigned Binary                                                                                                                                                                                                                                  ;
; enable_ecc                 ; FALSE ; String                                                                                                                                                                                                                                           ;
; FEEDBACK_INITIAL_OCCUPANCY ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1|acl_reset_handler_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                             ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                  ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                  ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1|fifo ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEPTH             ; 1     ; Signed Integer                                                                                                                                                                                                                                                 ;
; STRICT_DEPTH      ; 1     ; Signed Integer                                                                                                                                                                                                                                                 ;
; ALLOW_FULL_WRITE  ; 0     ; Signed Integer                                                                                                                                                                                                                                                 ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1|fifo|acl_reset_handler_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                       ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                       ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_example0|thei_llvm_fpga_pop_token_i1_wt_limpop_example1 ;
+---------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value   ; Type                                                                                                                                                                                                                                        ;
+---------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                ; 1       ; Signed Integer                                                                                                                                                                                                                              ;
; STYLE                     ; REGULAR ; String                                                                                                                                                                                                                                      ;
; COALESCE_DISTANCE         ; 1       ; Signed Integer                                                                                                                                                                                                                              ;
; INF_LOOP                  ; 0       ; Signed Integer                                                                                                                                                                                                                              ;
; ASYNC_RESET               ; 1       ; Unsigned Binary                                                                                                                                                                                                                             ;
; SYNCHRONIZE_RESET         ; 0       ; Unsigned Binary                                                                                                                                                                                                                             ;
; ALWAYS_READ_FROM_FEEDBACK ; 0       ; Signed Integer                                                                                                                                                                                                                              ;
+---------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_example0|thei_llvm_fpga_pop_token_i1_wt_limpop_example1|acl_reset_handler_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                              ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                              ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                              ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.t[0].avmm_0_avm_to_ic ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; DATA_W         ; 64    ; Signed Integer                                                                       ;
; WRITEDATA_W    ; 64    ; Signed Integer                                                                       ;
; BURSTCOUNT_W   ; 1     ; Signed Integer                                                                       ;
; ADDRESS_W      ; 64    ; Signed Integer                                                                       ;
; BYTEENA_W      ; 8     ; Signed Integer                                                                       ;
; ID_W           ; 1     ; Signed Integer                                                                       ;
; ADDR_SHIFT     ; 1     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.t[1].avmm_0_avm_to_ic ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; DATA_W         ; 64    ; Signed Integer                                                                       ;
; WRITEDATA_W    ; 64    ; Signed Integer                                                                       ;
; BURSTCOUNT_W   ; 1     ; Signed Integer                                                                       ;
; ADDRESS_W      ; 64    ; Signed Integer                                                                       ;
; BYTEENA_W      ; 8     ; Signed Integer                                                                       ;
; ID_W           ; 1     ; Signed Integer                                                                       ;
; ADDR_SHIFT     ; 1     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw ;
+-----------------------------+-------+----------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                 ;
+-----------------------------+-------+----------------------------------------------------------------------+
; m[0].m_intf.DATA_W          ; 64    ; Signed Integer                                                       ;
; m[0].m_intf.BURSTCOUNT_W    ; 1     ; Signed Integer                                                       ;
; m[0].m_intf.ADDRESS_W       ; 61    ; Signed Integer                                                       ;
; m[0].m_intf.BYTEENA_W       ; 8     ; Signed Integer                                                       ;
; m[0].m_intf.ID_W            ; 1     ; Signed Integer                                                       ;
; m[0].arb_intf.DATA_W        ; 64    ; Signed Integer                                                       ;
; m[0].arb_intf.BURSTCOUNT_W  ; 1     ; Signed Integer                                                       ;
; m[0].arb_intf.ADDRESS_W     ; 61    ; Signed Integer                                                       ;
; m[0].arb_intf.BYTEENA_W     ; 8     ; Signed Integer                                                       ;
; m[0].arb_intf.ID_W          ; 1     ; Signed Integer                                                       ;
; m[0].wrp_intf.ID_W          ; 1     ; Signed Integer                                                       ;
; m[0].rrp_intf.DATA_W        ; 64    ; Signed Integer                                                       ;
; m[0].rrp_intf.ID_W          ; 1     ; Signed Integer                                                       ;
; m[1].m_intf.DATA_W          ; 64    ; Signed Integer                                                       ;
; m[1].m_intf.BURSTCOUNT_W    ; 1     ; Signed Integer                                                       ;
; m[1].m_intf.ADDRESS_W       ; 61    ; Signed Integer                                                       ;
; m[1].m_intf.BYTEENA_W       ; 8     ; Signed Integer                                                       ;
; m[1].m_intf.ID_W            ; 1     ; Signed Integer                                                       ;
; m[1].arb_intf.DATA_W        ; 64    ; Signed Integer                                                       ;
; m[1].arb_intf.BURSTCOUNT_W  ; 1     ; Signed Integer                                                       ;
; m[1].arb_intf.ADDRESS_W     ; 61    ; Signed Integer                                                       ;
; m[1].arb_intf.BYTEENA_W     ; 8     ; Signed Integer                                                       ;
; m[1].arb_intf.ID_W          ; 1     ; Signed Integer                                                       ;
; m[1].wrp_intf.ID_W          ; 1     ; Signed Integer                                                       ;
; m[1].rrp_intf.DATA_W        ; 64    ; Signed Integer                                                       ;
; m[1].rrp_intf.ID_W          ; 1     ; Signed Integer                                                       ;
; s.in_arb_intf.DATA_W        ; 64    ; Signed Integer                                                       ;
; s.in_arb_intf.BURSTCOUNT_W  ; 1     ; Signed Integer                                                       ;
; s.in_arb_intf.ADDRESS_W     ; 61    ; Signed Integer                                                       ;
; s.in_arb_intf.BYTEENA_W     ; 8     ; Signed Integer                                                       ;
; s.in_arb_intf.ID_W          ; 1     ; Signed Integer                                                       ;
; s.out_arb_intf.DATA_W       ; 64    ; Signed Integer                                                       ;
; s.out_arb_intf.BURSTCOUNT_W ; 1     ; Signed Integer                                                       ;
; s.out_arb_intf.ADDRESS_W    ; 61    ; Signed Integer                                                       ;
; s.out_arb_intf.BYTEENA_W    ; 8     ; Signed Integer                                                       ;
; s.out_arb_intf.ID_W         ; 1     ; Signed Integer                                                       ;
; s.wrp_intf.ID_W             ; 1     ; Signed Integer                                                       ;
; s.rrp_intf.DATA_W           ; 64    ; Signed Integer                                                       ;
; s.rrp_intf.ID_W             ; 1     ; Signed Integer                                                       ;
; a[0].m0_intf.DATA_W         ; 64    ; Signed Integer                                                       ;
; a[0].m0_intf.BURSTCOUNT_W   ; 1     ; Signed Integer                                                       ;
; a[0].m0_intf.ADDRESS_W      ; 61    ; Signed Integer                                                       ;
; a[0].m0_intf.BYTEENA_W      ; 8     ; Signed Integer                                                       ;
; a[0].m0_intf.ID_W           ; 1     ; Signed Integer                                                       ;
; a[0].m1_intf.DATA_W         ; 64    ; Signed Integer                                                       ;
; a[0].m1_intf.BURSTCOUNT_W   ; 1     ; Signed Integer                                                       ;
; a[0].m1_intf.ADDRESS_W      ; 61    ; Signed Integer                                                       ;
; a[0].m1_intf.BYTEENA_W      ; 8     ; Signed Integer                                                       ;
; a[0].m1_intf.ID_W           ; 1     ; Signed Integer                                                       ;
; a[0].mout_intf.DATA_W       ; 64    ; Signed Integer                                                       ;
; a[0].mout_intf.BURSTCOUNT_W ; 1     ; Signed Integer                                                       ;
; a[0].mout_intf.ADDRESS_W    ; 61    ; Signed Integer                                                       ;
; a[0].mout_intf.BYTEENA_W    ; 8     ; Signed Integer                                                       ;
; a[0].mout_intf.ID_W         ; 1     ; Signed Integer                                                       ;
; dp[0].in_intf.DATA_W        ; 64    ; Signed Integer                                                       ;
; dp[0].in_intf.BURSTCOUNT_W  ; 1     ; Signed Integer                                                       ;
; dp[0].in_intf.ADDRESS_W     ; 61    ; Signed Integer                                                       ;
; dp[0].in_intf.BYTEENA_W     ; 8     ; Signed Integer                                                       ;
; dp[0].in_intf.ID_W          ; 1     ; Signed Integer                                                       ;
; dp[0].out_intf.DATA_W       ; 64    ; Signed Integer                                                       ;
; dp[0].out_intf.BURSTCOUNT_W ; 1     ; Signed Integer                                                       ;
; dp[0].out_intf.ADDRESS_W    ; 61    ; Signed Integer                                                       ;
; dp[0].out_intf.BYTEENA_W    ; 8     ; Signed Integer                                                       ;
; dp[0].out_intf.ID_W         ; 1     ; Signed Integer                                                       ;
; dp[1].in_intf.DATA_W        ; 64    ; Signed Integer                                                       ;
; dp[1].in_intf.BURSTCOUNT_W  ; 1     ; Signed Integer                                                       ;
; dp[1].in_intf.ADDRESS_W     ; 61    ; Signed Integer                                                       ;
; dp[1].in_intf.BYTEENA_W     ; 8     ; Signed Integer                                                       ;
; dp[1].in_intf.ID_W          ; 1     ; Signed Integer                                                       ;
; dp[1].out_intf.DATA_W       ; 64    ; Signed Integer                                                       ;
; dp[1].out_intf.BURSTCOUNT_W ; 1     ; Signed Integer                                                       ;
; dp[1].out_intf.ADDRESS_W    ; 61    ; Signed Integer                                                       ;
; dp[1].out_intf.BYTEENA_W    ; 8     ; Signed Integer                                                       ;
; dp[1].out_intf.ID_W         ; 1     ; Signed Integer                                                       ;
; dp[2].in_intf.DATA_W        ; 64    ; Signed Integer                                                       ;
; dp[2].in_intf.BURSTCOUNT_W  ; 1     ; Signed Integer                                                       ;
; dp[2].in_intf.ADDRESS_W     ; 61    ; Signed Integer                                                       ;
; dp[2].in_intf.BYTEENA_W     ; 8     ; Signed Integer                                                       ;
; dp[2].in_intf.ID_W          ; 1     ; Signed Integer                                                       ;
; dp[2].out_intf.DATA_W       ; 64    ; Signed Integer                                                       ;
; dp[2].out_intf.BURSTCOUNT_W ; 1     ; Signed Integer                                                       ;
; dp[2].out_intf.ADDRESS_W    ; 61    ; Signed Integer                                                       ;
; dp[2].out_intf.BYTEENA_W    ; 8     ; Signed Integer                                                       ;
; dp[2].out_intf.ID_W         ; 1     ; Signed Integer                                                       ;
; sp[0].in_intf.DATA_W        ; 64    ; Signed Integer                                                       ;
; sp[0].in_intf.BURSTCOUNT_W  ; 1     ; Signed Integer                                                       ;
; sp[0].in_intf.ADDRESS_W     ; 61    ; Signed Integer                                                       ;
; sp[0].in_intf.BYTEENA_W     ; 8     ; Signed Integer                                                       ;
; sp[0].in_intf.ID_W          ; 1     ; Signed Integer                                                       ;
; sp[0].out_intf.DATA_W       ; 64    ; Signed Integer                                                       ;
; sp[0].out_intf.BURSTCOUNT_W ; 1     ; Signed Integer                                                       ;
; sp[0].out_intf.ADDRESS_W    ; 61    ; Signed Integer                                                       ;
; sp[0].out_intf.BYTEENA_W    ; 8     ; Signed Integer                                                       ;
; sp[0].out_intf.ID_W         ; 1     ; Signed Integer                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|m[0].m_endp ;
+-----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------+
; DATA_W          ; 64    ; Signed Integer                                                                               ;
; BURSTCOUNT_W    ; 1     ; Signed Integer                                                                               ;
; ADDRESS_W       ; 61    ; Signed Integer                                                                               ;
; BYTEENA_W       ; 8     ; Signed Integer                                                                               ;
; ID_W            ; 1     ; Signed Integer                                                                               ;
; NUM_READ_HOSTS  ; 2     ; Signed Integer                                                                               ;
; NUM_WRITE_HOSTS ; 2     ; Signed Integer                                                                               ;
; ID              ; 0     ; Signed Integer                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|m[1].m_endp ;
+-----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------+
; DATA_W          ; 64    ; Signed Integer                                                                               ;
; BURSTCOUNT_W    ; 1     ; Signed Integer                                                                               ;
; ADDRESS_W       ; 61    ; Signed Integer                                                                               ;
; BYTEENA_W       ; 8     ; Signed Integer                                                                               ;
; ID_W            ; 1     ; Signed Integer                                                                               ;
; NUM_READ_HOSTS  ; 2     ; Signed Integer                                                                               ;
; NUM_WRITE_HOSTS ; 2     ; Signed Integer                                                                               ;
; ID              ; 1     ; Signed Integer                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp ;
+----------------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                           ;
+----------------------------+-------+--------------------------------------------------------------------------------+
; DATA_W                     ; 64    ; Signed Integer                                                                 ;
; BURSTCOUNT_W               ; 1     ; Signed Integer                                                                 ;
; ADDRESS_W                  ; 61    ; Signed Integer                                                                 ;
; BYTEENA_W                  ; 8     ; Signed Integer                                                                 ;
; ID_W                       ; 1     ; Signed Integer                                                                 ;
; NUM_READ_HOSTS             ; 2     ; Signed Integer                                                                 ;
; NUM_WRITE_HOSTS            ; 2     ; Signed Integer                                                                 ;
; PIPELINE_RETURN_PATHS      ; 1     ; Signed Integer                                                                 ;
; WRP_FIFO_DEPTH             ; 0     ; Signed Integer                                                                 ;
; RRP_FIFO_DEPTH             ; 64    ; Signed Integer                                                                 ;
; RRP_USE_LL_FIFO            ; 1     ; Signed Integer                                                                 ;
; AGENT_FIXED_LATENCY        ; 3     ; Signed Integer                                                                 ;
; SEPARATE_READ_WRITE_STALLS ; 0     ; Signed Integer                                                                 ;
; ASYNC_RESET                ; 1     ; Signed Integer                                                                 ;
; SYNCHRONIZE_RESET          ; 0     ; Signed Integer                                                                 ;
+----------------------------+-------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|wrp ;
+-------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------+
; DATA_W            ; 64    ; Signed Integer                                                                              ;
; BURSTCOUNT_W      ; 1     ; Signed Integer                                                                              ;
; ADDRESS_W         ; 61    ; Signed Integer                                                                              ;
; BYTEENA_W         ; 8     ; Signed Integer                                                                              ;
; ID_W              ; 1     ; Signed Integer                                                                              ;
; NUM_HOSTS         ; 2     ; Signed Integer                                                                              ;
; FIFO_DEPTH        ; 0     ; Signed Integer                                                                              ;
; PIPELINE          ; 1     ; Signed Integer                                                                              ;
; ASYNC_RESET       ; 1     ; Signed Integer                                                                              ;
; SYNCHRONIZE_RESET ; 0     ; Signed Integer                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|wrp|acl_reset_handler_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Signed Integer                                                                                                     ;
; SYNCHRONIZE_ACLRN ; 0     ; Signed Integer                                                                                                     ;
; USE_SYNCHRONIZER  ; 0     ; Signed Integer                                                                                                     ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                     ;
; PIPE_DEPTH        ; 3     ; Signed Integer                                                                                                     ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                     ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp ;
+---------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------+
; DATA_W              ; 64    ; Signed Integer                                                                            ;
; BURSTCOUNT_W        ; 1     ; Signed Integer                                                                            ;
; ADDRESS_W           ; 61    ; Signed Integer                                                                            ;
; BYTEENA_W           ; 8     ; Signed Integer                                                                            ;
; ID_W                ; 1     ; Signed Integer                                                                            ;
; NUM_HOSTS           ; 2     ; Signed Integer                                                                            ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                            ;
; USE_LL_FIFO         ; 1     ; Signed Integer                                                                            ;
; AGENT_FIXED_LATENCY ; 3     ; Signed Integer                                                                            ;
; PIPELINE            ; 1     ; Signed Integer                                                                            ;
; ASYNC_RESET         ; 1     ; Signed Integer                                                                            ;
; SYNCHRONIZE_RESET   ; 0     ; Signed Integer                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|acl_reset_handler_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Signed Integer                                                                                                     ;
; SYNCHRONIZE_ACLRN ; 0     ; Signed Integer                                                                                                     ;
; USE_SYNCHRONIZER  ; 0     ; Signed Integer                                                                                                     ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                     ;
; PIPE_DEPTH        ; 3     ; Signed Integer                                                                                                     ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                     ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH             ; 2     ; Signed Integer                                                                                        ;
; DEPTH             ; 2     ; Signed Integer                                                                                        ;
; ALMOST_FULL_VALUE ; 0     ; Signed Integer                                                                                        ;
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                       ;
; SYNCHRONIZE_RESET ; 0     ; Unsigned Binary                                                                                       ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|acl_reset_handler_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Unsigned Binary                                                                                                              ;
; SYNCHRONIZE_ACLRN ; 0     ; Unsigned Binary                                                                                                              ;
; USE_SYNCHRONIZER  ; 0     ; Unsigned Binary                                                                                                              ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                               ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                               ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                               ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|a[0].a ;
+-----------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                              ;
+-----------------------+-------+-----------------------------------------------------------------------------------+
; PIPELINE              ; none  ; String                                                                            ;
; KEEP_LAST_GRANT       ; 1     ; Signed Integer                                                                    ;
; NO_STALL_NETWORK      ; 0     ; Signed Integer                                                                    ;
; ASYNC_RESET           ; 1     ; Signed Integer                                                                    ;
; SYNCHRONIZE_RESET     ; 0     ; Signed Integer                                                                    ;
; DATA_W                ; 64    ; Signed Integer                                                                    ;
; BURSTCOUNT_W          ; 1     ; Signed Integer                                                                    ;
; ADDRESS_W             ; 61    ; Signed Integer                                                                    ;
; BYTEENA_W             ; 8     ; Signed Integer                                                                    ;
; ID_W                  ; 1     ; Signed Integer                                                                    ;
; mux_intf.DATA_W       ; 64    ; Signed Integer                                                                    ;
; mux_intf.BURSTCOUNT_W ; 1     ; Signed Integer                                                                    ;
; mux_intf.ADDRESS_W    ; 61    ; Signed Integer                                                                    ;
; mux_intf.BYTEENA_W    ; 8     ; Signed Integer                                                                    ;
; mux_intf.ID_W         ; 1     ; Signed Integer                                                                    ;
+-----------------------+-------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|a[0].a|acl_reset_handler_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Signed Integer                                                                                               ;
; SYNCHRONIZE_ACLRN ; 0     ; Signed Integer                                                                                               ;
; USE_SYNCHRONIZER  ; 0     ; Signed Integer                                                                                               ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                               ;
; PIPE_DEPTH        ; 3     ; Signed Integer                                                                                               ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                               ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp ;
+---------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------+
; DATA_W              ; 64    ; Signed Integer                                                                        ;
; BURSTCOUNT_W        ; 1     ; Signed Integer                                                                        ;
; ADDRESS_W           ; 61    ; Signed Integer                                                                        ;
; BYTEENA_W           ; 8     ; Signed Integer                                                                        ;
; ID_W                ; 1     ; Signed Integer                                                                        ;
; ASYNC_RESET         ; 1     ; Signed Integer                                                                        ;
; SYNCHRONIZE_RESET   ; 0     ; Signed Integer                                                                        ;
; pipe_r.DATA_W       ; 64    ; Signed Integer                                                                        ;
; pipe_r.BURSTCOUNT_W ; 1     ; Signed Integer                                                                        ;
; pipe_r.ADDRESS_W    ; 61    ; Signed Integer                                                                        ;
; pipe_r.BYTEENA_W    ; 8     ; Signed Integer                                                                        ;
; pipe_r.ID_W         ; 1     ; Signed Integer                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Signed Integer                                                                                                 ;
; SYNCHRONIZE_ACLRN ; 0     ; Signed Integer                                                                                                 ;
; USE_SYNCHRONIZER  ; 0     ; Signed Integer                                                                                                 ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                 ;
; PIPE_DEPTH        ; 3     ; Signed Integer                                                                                                 ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                 ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp ;
+---------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------+
; DATA_W              ; 64    ; Signed Integer                                                                        ;
; BURSTCOUNT_W        ; 1     ; Signed Integer                                                                        ;
; ADDRESS_W           ; 61    ; Signed Integer                                                                        ;
; BYTEENA_W           ; 8     ; Signed Integer                                                                        ;
; ID_W                ; 1     ; Signed Integer                                                                        ;
; ASYNC_RESET         ; 1     ; Signed Integer                                                                        ;
; SYNCHRONIZE_RESET   ; 0     ; Signed Integer                                                                        ;
; pipe_r.DATA_W       ; 64    ; Signed Integer                                                                        ;
; pipe_r.BURSTCOUNT_W ; 1     ; Signed Integer                                                                        ;
; pipe_r.ADDRESS_W    ; 61    ; Signed Integer                                                                        ;
; pipe_r.BYTEENA_W    ; 8     ; Signed Integer                                                                        ;
; pipe_r.ID_W         ; 1     ; Signed Integer                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|acl_reset_handler_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Signed Integer                                                                                                 ;
; SYNCHRONIZE_ACLRN ; 0     ; Signed Integer                                                                                                 ;
; USE_SYNCHRONIZER  ; 0     ; Signed Integer                                                                                                 ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                 ;
; PIPE_DEPTH        ; 3     ; Signed Integer                                                                                                 ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                 ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp ;
+---------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------+
; DATA_W              ; 64    ; Signed Integer                                                                        ;
; BURSTCOUNT_W        ; 1     ; Signed Integer                                                                        ;
; ADDRESS_W           ; 61    ; Signed Integer                                                                        ;
; BYTEENA_W           ; 8     ; Signed Integer                                                                        ;
; ID_W                ; 1     ; Signed Integer                                                                        ;
; ASYNC_RESET         ; 1     ; Signed Integer                                                                        ;
; SYNCHRONIZE_RESET   ; 0     ; Signed Integer                                                                        ;
; pipe_r.DATA_W       ; 64    ; Signed Integer                                                                        ;
; pipe_r.BURSTCOUNT_W ; 1     ; Signed Integer                                                                        ;
; pipe_r.ADDRESS_W    ; 61    ; Signed Integer                                                                        ;
; pipe_r.BYTEENA_W    ; 8     ; Signed Integer                                                                        ;
; pipe_r.ID_W         ; 1     ; Signed Integer                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|acl_reset_handler_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Signed Integer                                                                                                 ;
; SYNCHRONIZE_ACLRN ; 0     ; Signed Integer                                                                                                 ;
; USE_SYNCHRONIZER  ; 0     ; Signed Integer                                                                                                 ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                 ;
; PIPE_DEPTH        ; 3     ; Signed Integer                                                                                                 ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                 ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp ;
+------------------------+-------+------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                               ;
+------------------------+-------+------------------------------------------------------------------------------------+
; DATA_W                 ; 64    ; Signed Integer                                                                     ;
; BURSTCOUNT_W           ; 1     ; Signed Integer                                                                     ;
; ADDRESS_W              ; 61    ; Signed Integer                                                                     ;
; BYTEENA_W              ; 8     ; Signed Integer                                                                     ;
; ID_W                   ; 1     ; Signed Integer                                                                     ;
; ASYNC_RESET            ; 1     ; Signed Integer                                                                     ;
; SYNCHRONIZE_RESET      ; 0     ; Signed Integer                                                                     ;
; staging_r.DATA_W       ; 64    ; Signed Integer                                                                     ;
; staging_r.BURSTCOUNT_W ; 1     ; Signed Integer                                                                     ;
; staging_r.ADDRESS_W    ; 61    ; Signed Integer                                                                     ;
; staging_r.BYTEENA_W    ; 8     ; Signed Integer                                                                     ;
; staging_r.ID_W         ; 1     ; Signed Integer                                                                     ;
+------------------------+-------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|acl_reset_handler_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Signed Integer                                                                                                 ;
; SYNCHRONIZE_ACLRN ; 0     ; Signed Integer                                                                                                 ;
; USE_SYNCHRONIZER  ; 0     ; Signed Integer                                                                                                 ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                 ;
; PIPE_DEPTH        ; 3     ; Signed Integer                                                                                                 ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                 ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw ;
+------------------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name               ; Value ; Type                                                                           ;
+------------------------------+-------+--------------------------------------------------------------------------------+
; DATA_W                       ; 64    ; Signed Integer                                                                 ;
; BURSTCOUNT_W                 ; 1     ; Signed Integer                                                                 ;
; ADDRESS_W                    ; 64    ; Signed Integer                                                                 ;
; BYTEENA_W                    ; 8     ; Signed Integer                                                                 ;
; ID_W                         ; 1     ; Signed Integer                                                                 ;
; LATENCY                      ; 1     ; Signed Integer                                                                 ;
; USE_WRITE_ACK                ; 0     ; Signed Integer                                                                 ;
; NO_IDLE_STALL                ; 0     ; Signed Integer                                                                 ;
; ASYNC_RESET                  ; 1     ; Signed Integer                                                                 ;
; SYNCHRONIZE_RESET            ; 0     ; Signed Integer                                                                 ;
; ENABLE_WAITREQUEST_ALLOWANCE ; 0     ; Signed Integer                                                                 ;
+------------------------------+-------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: example_inst|example_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw|acl_reset_handler_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET       ; 1     ; Signed Integer                                                                                                   ;
; SYNCHRONIZE_ACLRN ; 0     ; Signed Integer                                                                                                   ;
; USE_SYNCHRONIZER  ; 0     ; Signed Integer                                                                                                   ;
; PULSE_EXTENSION   ; 0     ; Signed Integer                                                                                                   ;
; PIPE_DEPTH        ; 1     ; Signed Integer                                                                                                   ;
; NUM_COPIES        ; 1     ; Signed Integer                                                                                                   ;
; DUPLICATE         ; 0     ; Signed Integer                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "root_partition" Resource Utilization by Entity                                                                                                                                           ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+---------------------+-----------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name ; Entity Name     ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+---------------------+-----------------+--------------+
; |                          ; 0 (0)               ; 369 (369)                 ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; |                   ; quartus_compile ; altera_work  ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+---------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------+
; General Register Statistics for Partition "root_partition" ;
+----------------------------------------------+-------------+
; Statistic                                    ; Value       ;
+----------------------------------------------+-------------+
; Total registers                              ; 369         ;
; Number of registers using Synchronous Clear  ; 0           ;
; Number of registers using Synchronous Load   ; 0           ;
; Number of registers using Asynchronous Clear ; 3           ;
; Number of registers using Asynchronous Load  ; 0           ;
; Number of registers using Clock Enable       ; 0           ;
; Number of registers using Preset             ; 0           ;
+----------------------------------------------+-------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition "root_partition" ;
+------------------------+-----------------------------------------+
; Type                   ; Count                                   ;
+------------------------+-----------------------------------------+
; blackbox               ; 1                                       ;
;     example_inst       ; 1                                       ;
; boundary_port          ; 368                                     ;
; twentynm_ff            ; 369                                     ;
;     CLR                ; 3                                       ;
;     plain              ; 366                                     ;
;                        ;                                         ;
; Number of carry chains ; 0                                       ;
; Max carry chain length ; 0                                       ;
;                        ;                                         ;
; Max LUT depth          ; 0.00                                    ;
; Average LUT depth      ; 0.00                                    ;
+------------------------+-----------------------------------------+


+-----------------------------------------------------------------+
; Synthesis Resource Usage Summary for Partition "root_partition" ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 185               ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 0                 ;
;     -- 7 input functions                    ; 0                 ;
;     -- 6 input functions                    ; 0                 ;
;     -- 5 input functions                    ; 0                 ;
;     -- 4 input functions                    ; 0                 ;
;     -- <=3 input functions                  ; 0                 ;
;                                             ;                   ;
; Dedicated logic registers                   ; 369               ;
;                                             ;                   ;
; I/O pins                                    ; 368               ;
;                                             ;                   ;
; Total DSP Blocks                            ; 0                 ;
;     -- [A] Total Fixed Point DSP Blocks     ; 0                 ;
;     -- [B] Total Floating Point DSP Blocks  ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; clock             ;
; Maximum fan-out                             ; 370               ;
; Total fan-out                               ; 936               ;
; Average fan-out                             ; 1.27              ;
+---------------------------------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "component_example" Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------+
; Compilation Hierarchy Node                                                                                                  ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                                      ; Library Name        ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------+
; |                                                                                                                           ; 867 (0)             ; 1645 (0)                  ; 256               ; 2          ; 0    ; 0            ; 0 (0)  ; |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; quartus_compile                                                  ; example             ;
;    |example_inst|                                                                                                           ; 867 (2)             ; 1645 (0)                  ; 256               ; 2          ; 0    ; 0            ; 0 (0)  ; example_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; example                                                          ; N/A                 ;
;       |example_internal_inst|                                                                                               ; 865 (0)             ; 1645 (0)                  ; 256               ; 2          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; example_internal                                                 ; example_internal_10 ;
;          |avmm_0_.global_icavmm_0_rw|                                                                                       ; 19 (0)              ; 265 (0)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                     ; example_internal_ic_15164838281812161745                         ; example_internal_10 ;
;             |a[0].a|                                                                                                        ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_arb2                                                         ; example_internal_10 ;
;             |dp[0].dp|                                                                                                      ; 0 (0)               ; 62 (62)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; example_internal_10 ;
;             |dp[1].dp|                                                                                                      ; 1 (1)               ; 62 (62)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; example_internal_10 ;
;             |dp[2].dp|                                                                                                      ; 1 (1)               ; 62 (62)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; example_internal_10 ;
;             |m[0].m_endp|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_ic_host_endpoint                                             ; example_internal_10 ;
;             |m[1].m_endp|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|m[1].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_ic_host_endpoint                                             ; example_internal_10 ;
;             |s.s_endp|                                                                                                      ; 13 (0)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_ic_agent_endpoint                                            ; example_internal_10 ;
;                |rrp|                                                                                                        ; 13 (2)              ; 78 (68)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_ic_agent_rrp                                                 ; example_internal_10 ;
;                   |read_fifo|                                                                                               ; 11 (11)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ll_fifo                                                      ; example_internal_10 ;
;          |avmm_0_.global_out_ic_to_avmavmm_0_rw|                                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_ic_to_avm                                                    ; example_internal_10 ;
;          |example_internal|                                                                                                 ; 846 (1)             ; 1379 (0)                  ; 256               ; 2          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal                                                                                                                                                                                                                                                                                                                                                                                                                                               ; example_function_wrapper                                         ; example_internal_10 ;
;             |theexample_function|                                                                                           ; 845 (0)             ; 1379 (0)                  ; 256               ; 2          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function                                                                                                                                                                                                                                                                                                                                                                                                                           ; example_function                                                 ; example_internal_10 ;
;                |thebb_example_B1_start|                                                                                     ; 128 (0)             ; 251 (0)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start                                                                                                                                                                                                                                                                                                                                                                                                    ; example_bb_B1_start                                              ; example_internal_10 ;
;                   |thebb_example_B1_start_stall_region|                                                                     ; 128 (1)             ; 251 (0)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                ; example_bb_B1_start_stall_region                                 ; example_internal_10 ;
;                      |theexample_B1_start_merge_reg|                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|theexample_B1_start_merge_reg                                                                                                                                                                                                                                                                                                                                  ; example_B1_start_merge_reg                                       ; example_internal_10 ;
;                      |thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|                                        ; 2 (0)               ; 125 (0)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x                                                                                                                                                                                                                                                                                                  ; example_i_iord_bl_call_unnamed_example2_example0                 ; example_internal_10 ;
;                         |theiord|                                                                                           ; 2 (0)               ; 125 (0)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord                                                                                                                                                                                                                                                                                          ; hld_iord                                                         ; example_internal_10 ;
;                            |GEN_STALL_VALID.hld_iord_stall_valid_inst|                                                      ; 2 (1)               ; 125 (0)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                ; hld_iord_stall_valid                                             ; example_internal_10 ;
;                               |GEN_DOWN_STAGING_REG.downstream_staging_reg|                                                 ; 1 (1)               ; 125 (125)                 ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                    ; acl_staging_reg                                                  ; example_internal_10 ;
;                      |thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example3_example4|                                        ; 62 (0)              ; 62 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example3_example4                                                                                                                                                                                                                                                                                                  ; example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_example0      ; example_internal_10 ;
;                         |thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example3_example1|                                     ; 62 (62)             ; 62 (62)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example3_example4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example3_example1                                                                                                                                                                                                                                    ; acl_ffwdsrc                                                      ; example_internal_10 ;
;                      |thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|                                        ; 62 (0)              ; 62 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5                                                                                                                                                                                                                                                                                                  ; example_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_example0      ; example_internal_10 ;
;                         |thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|                                     ; 62 (62)             ; 62 (62)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1                                                                                                                                                                                                                                    ; acl_ffwdsrc                                                      ; example_internal_10 ;
;                      |thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|                                                 ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1                                                                                                                                                                                                                                                                                                           ; example_i_llvm_fpga_pop_throttle_i1_throttle_pop_0               ; example_internal_10 ;
;                         |thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg|                                          ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg                                                                                                                                                                                                                                                  ; example_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg           ; example_internal_10 ;
;                |thebb_example_B2_sr_1_aunroll_x|                                                                            ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                           ; example_bb_B2_sr_1                                               ; example_internal_10 ;
;                |thebb_example_B2|                                                                                           ; 703 (0)             ; 1082 (0)                  ; 256               ; 2          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2                                                                                                                                                                                                                                                                                                                                                                                                          ; example_bb_B2                                                    ; example_internal_10 ;
;                   |thebb_example_B2_stall_region|                                                                           ; 699 (10)            ; 1081 (4)                  ; 256               ; 2          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region                                                                                                                                                                                                                                                                                                                                                                            ; example_bb_B2_stall_region                                       ; example_internal_10 ;
;                      |thecoalesced_delay_0_fifo|                                                                            ; 32 (0)              ; 47 (0)                    ; 192               ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                    ; example_internal_10 ;
;                         |fifo|                                                                                              ; 32 (0)              ; 47 (0)                    ; 192               ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo                                                                                                                                                                                                                                                                                                                                             ; acl_fifo                                                         ; example_internal_10 ;
;                            |hld_fifo_inst|                                                                                  ; 32 (0)              ; 47 (0)                    ; 192               ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                               ; hld_fifo                                                         ; example_internal_10 ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                  ; 32 (4)              ; 47 (3)                    ; 192               ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                    ; acl_mid_speed_fifo                                               ; example_internal_10 ;
;                                  |acl_reset_handler_inst|                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; example_internal_10 ;
;                                  |addr_match_inst|                                                                          ; 12 (12)             ; 14 (11)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; example_internal_10 ;
;                                     |acl_reset_handler_inst|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; example_internal_10 ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                          ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                    ; altera_syncram                                                   ; example_internal_10 ;
;                                     |auto_generated|                                                                        ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                     ; altera_syncram_he72                                              ; example_internal_10 ;
;                                        |altsyncram1|                                                                        ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                         ; altsyncram_sjb4                                                  ; altera_work         ;
;                                  |gen_real_stall_out.stall_out_inst|                                                        ; 12 (12)             ; 15 (12)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; example_internal_10 ;
;                                     |acl_reset_handler_inst|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; example_internal_10 ;
;                                  |ram_rd_addr_inst|                                                                         ; 3 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                   ; acl_lfsr                                                         ; example_internal_10 ;
;                                     |lfsr_inst|                                                                             ; 3 (3)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                         ; fibonacci_lfsr                                                   ; example_internal_10 ;
;                                  |ram_wr_addr_inst|                                                                         ; 1 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                   ; acl_lfsr                                                         ; example_internal_10 ;
;                                     |lfsr_inst|                                                                             ; 1 (1)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                         ; fibonacci_lfsr                                                   ; example_internal_10 ;
;                      |theexample_B2_merge_reg_aunroll_x|                                                                    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theexample_B2_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                          ; example_B2_merge_reg                                             ; example_internal_10 ;
;                      |thei_llvm_fpga_mem_unnamed_example5_example3|                                                         ; 139 (0)             ; 282 (0)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3                                                                                                                                                                                                                                                                                                                               ; example_i_llvm_fpga_mem_unnamed_5_example0                       ; example_internal_10 ;
;                         |thei_llvm_fpga_mem_unnamed_example5_example1|                                                      ; 138 (0)             ; 249 (0)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1                                                                                                                                                                                                                                                                                  ; lsu_top                                                          ; example_internal_10 ;
;                            |pipelined_read|                                                                                 ; 138 (45)            ; 249 (6)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read                                                                                                                                                                                                                                                                   ; lsu_pipelined_read                                               ; example_internal_10 ;
;                               |data_fifo|                                                                                   ; 24 (0)              ; 71 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; example_internal_10 ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                               ; 24 (4)              ; 71 (3)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                              ; acl_mid_speed_fifo                                               ; example_internal_10 ;
;                                     |acl_reset_handler_inst|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                       ; acl_reset_handler                                                ; example_internal_10 ;
;                                     |addr_match_inst|                                                                       ; 9 (9)               ; 11 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; example_internal_10 ;
;                                        |acl_reset_handler_inst|                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                       ; acl_reset_handler                                                ; example_internal_10 ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                   ; 0 (0)               ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                          ; altdpram                                                         ; example_internal_10 ;
;                                        |auto_generated|                                                                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                           ; dpram_na42                                                       ; example_internal_10 ;
;                                     |gen_real_stall_out.stall_out_inst|                                                     ; 9 (9)               ; 12 (9)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; example_internal_10 ;
;                                        |acl_reset_handler_inst|                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                     ; acl_reset_handler                                                ; example_internal_10 ;
;                                     |ram_rd_addr_inst|                                                                      ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                             ; acl_lfsr                                                         ; example_internal_10 ;
;                                        |lfsr_inst|                                                                          ; 1 (1)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; example_internal_10 ;
;                                     |ram_wr_addr_inst|                                                                      ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                             ; acl_lfsr                                                         ; example_internal_10 ;
;                                        |lfsr_inst|                                                                          ; 1 (1)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; example_internal_10 ;
;                               |input_fifo|                                                                                  ; 24 (0)              ; 101 (0)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo                                                                                                                                                                                                                                                        ; hld_fifo                                                         ; example_internal_10 ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                               ; 24 (5)              ; 101 (3)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                             ; acl_mid_speed_fifo                                               ; example_internal_10 ;
;                                     |acl_reset_handler_inst|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                      ; acl_reset_handler                                                ; example_internal_10 ;
;                                     |addr_match_inst|                                                                       ; 8 (8)               ; 11 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; example_internal_10 ;
;                                        |acl_reset_handler_inst|                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                      ; acl_reset_handler                                                ; example_internal_10 ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                   ; 0 (0)               ; 62 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                         ; altdpram                                                         ; example_internal_10 ;
;                                        |auto_generated|                                                                     ; 0 (0)               ; 62 (62)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                          ; dpram_sa42                                                       ; example_internal_10 ;
;                                     |gen_real_stall_out.stall_out_inst|                                                     ; 9 (9)               ; 12 (9)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; example_internal_10 ;
;                                        |acl_reset_handler_inst|                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                    ; acl_reset_handler                                                ; example_internal_10 ;
;                                     |ram_rd_addr_inst|                                                                      ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                            ; acl_lfsr                                                         ; example_internal_10 ;
;                                        |lfsr_inst|                                                                          ; 1 (1)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; example_internal_10 ;
;                                     |ram_wr_addr_inst|                                                                      ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                            ; acl_lfsr                                                         ; example_internal_10 ;
;                                        |lfsr_inst|                                                                          ; 1 (1)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; example_internal_10 ;
;                               |nop_fifo|                                                                                    ; 27 (0)              ; 41 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; example_internal_10 ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                      ; 27 (8)              ; 41 (5)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                      ; acl_latency_one_ram_fifo                                         ; example_internal_10 ;
;                                     |acl_reset_handler_inst|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                               ; acl_reset_handler                                                ; example_internal_10 ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                             ; altdpram                                                         ; example_internal_10 ;
;                                        |auto_generated|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                              ; dpram_pj32                                                       ; example_internal_10 ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                ; 8 (8)               ; 11 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; example_internal_10 ;
;                                        |acl_reset_handler_inst|                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                        ; acl_reset_handler                                                ; example_internal_10 ;
;                                     |gen_real_stall_out.stall_out_inst|                                                     ; 9 (9)               ; 12 (9)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; example_internal_10 ;
;                                        |acl_reset_handler_inst|                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                             ; acl_reset_handler                                                ; example_internal_10 ;
;                                     |m20k_rdaddr_inst|                                                                      ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                     ; acl_lfsr                                                         ; example_internal_10 ;
;                                        |lfsr_inst|                                                                          ; 1 (1)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; example_internal_10 ;
;                                     |m20k_wraddr_inst|                                                                      ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                     ; acl_lfsr                                                         ; example_internal_10 ;
;                                        |lfsr_inst|                                                                          ; 1 (1)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; example_internal_10 ;
;                               |req_fifo|                                                                                    ; 18 (0)              ; 30 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; example_internal_10 ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                      ; 18 (8)              ; 30 (6)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                      ; acl_latency_one_ram_fifo                                         ; example_internal_10 ;
;                                     |acl_reset_handler_inst|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                               ; acl_reset_handler                                                ; example_internal_10 ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                             ; altdpram                                                         ; example_internal_10 ;
;                                        |auto_generated|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                              ; dpram_pj32                                                       ; example_internal_10 ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                ; 8 (8)               ; 11 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; example_internal_10 ;
;                                        |acl_reset_handler_inst|                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                        ; acl_reset_handler                                                ; example_internal_10 ;
;                                     |m20k_rdaddr_inst|                                                                      ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                     ; acl_lfsr                                                         ; example_internal_10 ;
;                                        |lfsr_inst|                                                                          ; 1 (1)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; example_internal_10 ;
;                                     |m20k_wraddr_inst|                                                                      ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                     ; acl_lfsr                                                         ; example_internal_10 ;
;                                        |lfsr_inst|                                                                          ; 1 (1)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; example_internal_10 ;
;                         |thereaddata_reg_unnamed_example5_example0|                                                         ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thereaddata_reg_unnamed_example5_example0                                                                                                                                                                                                                                                                                     ; example_readdata_reg_unnamed_5_example0                          ; example_internal_10 ;
;                      |thei_llvm_fpga_mem_unnamed_example6_example4|                                                         ; 139 (0)             ; 282 (0)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4                                                                                                                                                                                                                                                                                                                               ; example_i_llvm_fpga_mem_unnamed_6_example0                       ; example_internal_10 ;
;                         |thei_llvm_fpga_mem_unnamed_example6_example1|                                                      ; 138 (0)             ; 249 (0)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1                                                                                                                                                                                                                                                                                  ; lsu_top                                                          ; example_internal_10 ;
;                            |pipelined_read|                                                                                 ; 138 (45)            ; 249 (6)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read                                                                                                                                                                                                                                                                   ; lsu_pipelined_read                                               ; example_internal_10 ;
;                               |data_fifo|                                                                                   ; 24 (0)              ; 71 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; example_internal_10 ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                               ; 24 (4)              ; 71 (3)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                              ; acl_mid_speed_fifo                                               ; example_internal_10 ;
;                                     |acl_reset_handler_inst|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                       ; acl_reset_handler                                                ; example_internal_10 ;
;                                     |addr_match_inst|                                                                       ; 9 (9)               ; 11 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; example_internal_10 ;
;                                        |acl_reset_handler_inst|                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                       ; acl_reset_handler                                                ; example_internal_10 ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                   ; 0 (0)               ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                          ; altdpram                                                         ; example_internal_10 ;
;                                        |auto_generated|                                                                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                           ; dpram_na42                                                       ; example_internal_10 ;
;                                     |gen_real_stall_out.stall_out_inst|                                                     ; 9 (9)               ; 12 (9)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; example_internal_10 ;
;                                        |acl_reset_handler_inst|                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                     ; acl_reset_handler                                                ; example_internal_10 ;
;                                     |ram_rd_addr_inst|                                                                      ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                             ; acl_lfsr                                                         ; example_internal_10 ;
;                                        |lfsr_inst|                                                                          ; 1 (1)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; example_internal_10 ;
;                                     |ram_wr_addr_inst|                                                                      ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                             ; acl_lfsr                                                         ; example_internal_10 ;
;                                        |lfsr_inst|                                                                          ; 1 (1)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; example_internal_10 ;
;                               |input_fifo|                                                                                  ; 24 (0)              ; 101 (0)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo                                                                                                                                                                                                                                                        ; hld_fifo                                                         ; example_internal_10 ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                               ; 24 (5)              ; 101 (3)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                             ; acl_mid_speed_fifo                                               ; example_internal_10 ;
;                                     |acl_reset_handler_inst|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                      ; acl_reset_handler                                                ; example_internal_10 ;
;                                     |addr_match_inst|                                                                       ; 8 (8)               ; 11 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; example_internal_10 ;
;                                        |acl_reset_handler_inst|                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                      ; acl_reset_handler                                                ; example_internal_10 ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                   ; 0 (0)               ; 62 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                         ; altdpram                                                         ; example_internal_10 ;
;                                        |auto_generated|                                                                     ; 0 (0)               ; 62 (62)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                          ; dpram_sa42                                                       ; example_internal_10 ;
;                                     |gen_real_stall_out.stall_out_inst|                                                     ; 9 (9)               ; 12 (9)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; example_internal_10 ;
;                                        |acl_reset_handler_inst|                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                    ; acl_reset_handler                                                ; example_internal_10 ;
;                                     |ram_rd_addr_inst|                                                                      ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                            ; acl_lfsr                                                         ; example_internal_10 ;
;                                        |lfsr_inst|                                                                          ; 1 (1)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; example_internal_10 ;
;                                     |ram_wr_addr_inst|                                                                      ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                            ; acl_lfsr                                                         ; example_internal_10 ;
;                                        |lfsr_inst|                                                                          ; 1 (1)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; example_internal_10 ;
;                               |nop_fifo|                                                                                    ; 27 (0)              ; 41 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; example_internal_10 ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                      ; 27 (8)              ; 41 (5)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                      ; acl_latency_one_ram_fifo                                         ; example_internal_10 ;
;                                     |acl_reset_handler_inst|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                               ; acl_reset_handler                                                ; example_internal_10 ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                             ; altdpram                                                         ; example_internal_10 ;
;                                        |auto_generated|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                              ; dpram_pj32                                                       ; example_internal_10 ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                ; 8 (8)               ; 11 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; example_internal_10 ;
;                                        |acl_reset_handler_inst|                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                        ; acl_reset_handler                                                ; example_internal_10 ;
;                                     |gen_real_stall_out.stall_out_inst|                                                     ; 9 (9)               ; 12 (9)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; example_internal_10 ;
;                                        |acl_reset_handler_inst|                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                             ; acl_reset_handler                                                ; example_internal_10 ;
;                                     |m20k_rdaddr_inst|                                                                      ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                     ; acl_lfsr                                                         ; example_internal_10 ;
;                                        |lfsr_inst|                                                                          ; 1 (1)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; example_internal_10 ;
;                                     |m20k_wraddr_inst|                                                                      ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                     ; acl_lfsr                                                         ; example_internal_10 ;
;                                        |lfsr_inst|                                                                          ; 1 (1)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; example_internal_10 ;
;                               |req_fifo|                                                                                    ; 18 (0)              ; 30 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; example_internal_10 ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                      ; 18 (8)              ; 30 (6)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                      ; acl_latency_one_ram_fifo                                         ; example_internal_10 ;
;                                     |acl_reset_handler_inst|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                               ; acl_reset_handler                                                ; example_internal_10 ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                             ; altdpram                                                         ; example_internal_10 ;
;                                        |auto_generated|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                              ; dpram_pj32                                                       ; example_internal_10 ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                ; 8 (8)               ; 11 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; example_internal_10 ;
;                                        |acl_reset_handler_inst|                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                        ; acl_reset_handler                                                ; example_internal_10 ;
;                                     |m20k_rdaddr_inst|                                                                      ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                     ; acl_lfsr                                                         ; example_internal_10 ;
;                                        |lfsr_inst|                                                                          ; 1 (1)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; example_internal_10 ;
;                                     |m20k_wraddr_inst|                                                                      ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                     ; acl_lfsr                                                         ; example_internal_10 ;
;                                        |lfsr_inst|                                                                          ; 1 (1)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; example_internal_10 ;
;                         |thereaddata_reg_unnamed_example6_example1|                                                         ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thereaddata_reg_unnamed_example6_example1                                                                                                                                                                                                                                                                                     ; example_readdata_reg_unnamed_6_example1                          ; example_internal_10 ;
;                      |thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|                                     ; 240 (0)             ; 199 (0)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x                                                                                                                                                                                                                                                                                                           ; example_i_sfc_s_c0_in_for_body_s_c0_enter82_example1             ; example_internal_10 ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1_aunroll_x|                   ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1_aunroll_x                                                                                                                                                                                                                           ; example_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit10_example0 ; example_internal_10 ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1|                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1                                                                                                                                                     ; acl_enable_sink                                                  ; example_internal_10 ;
;                         |thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|                            ; 239 (165)           ; 199 (12)                  ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x                                                                                                                                                                                                                                    ; example_i_sfc_logic_s_c0_in_for_body_s_c0_enter82_example0       ; example_internal_10 ;
;                            |thei_llvm_fpga_ffwd_dest_p1024f32_a121_example14|                                               ; 17 (0)              ; 63 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example14                                                                                                                                                                                   ; example_i_llvm_fpga_ffwd_dest_p1024f32_a121_0                    ; example_internal_10 ;
;                               |thei_llvm_fpga_ffwd_dest_p1024f32_a121_example1|                                             ; 17 (17)             ; 63 (63)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example14|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example1                                                                                                                                   ; acl_ffwddst                                                      ; example_internal_10 ;
;                            |thei_llvm_fpga_ffwd_dest_p1024f32_b132_example16|                                               ; 17 (0)              ; 63 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example16                                                                                                                                                                                   ; example_i_llvm_fpga_ffwd_dest_p1024f32_b132_0                    ; example_internal_10 ;
;                               |thei_llvm_fpga_ffwd_dest_p1024f32_b132_example1|                                             ; 17 (17)             ; 63 (63)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example16|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example1                                                                                                                                   ; acl_ffwddst                                                      ; example_internal_10 ;
;                            |thei_llvm_fpga_pipeline_keep_going_example6|                                                    ; 6 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6                                                                                                                                                                                        ; example_i_llvm_fpga_pipeline_keep_going_0                        ; example_internal_10 ;
;                               |thei_llvm_fpga_pipeline_keep_going_example1|                                                 ; 6 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1                                                                                                                                            ; acl_pipeline                                                     ; example_internal_10 ;
;                                  |pop2|                                                                                     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|pop2                                                                                                                                       ; acl_pop                                                          ; example_internal_10 ;
;                                  |push|                                                                                     ; 3 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|push                                                                                                                                       ; acl_push                                                         ; example_internal_10 ;
;                                     |staging_reg|                                                                           ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|push|staging_reg                                                                                                                           ; acl_staging_reg                                                  ; example_internal_10 ;
;                            |thei_llvm_fpga_pop_i32_i_011_pop7_example12|                                                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i32_i_011_pop7_example12                                                                                                                                                                                        ; example_i_llvm_fpga_pop_i32_i_011_pop7_0                         ; example_internal_10 ;
;                               |thei_llvm_fpga_pop_i32_i_011_pop7_example1|                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i32_i_011_pop7_example12|thei_llvm_fpga_pop_i32_i_011_pop7_example1                                                                                                                                             ; acl_pop                                                          ; example_internal_10 ;
;                            |thei_llvm_fpga_pop_i4_cleanups_pop10_example2|                                                  ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_example2                                                                                                                                                                                      ; example_i_llvm_fpga_pop_i4_cleanups_pop10_0                      ; example_internal_10 ;
;                               |thei_llvm_fpga_pop_i4_cleanups_pop10_example1|                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_example2|thei_llvm_fpga_pop_i4_cleanups_pop10_example1                                                                                                                                        ; acl_pop                                                          ; example_internal_10 ;
;                            |thei_llvm_fpga_pop_i4_initerations_pop9_example7|                                               ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_example7                                                                                                                                                                                   ; example_i_llvm_fpga_pop_i4_initerations_pop9_0                   ; example_internal_10 ;
;                               |thei_llvm_fpga_pop_i4_initerations_pop9_example1|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_example7|thei_llvm_fpga_pop_i4_initerations_pop9_example1                                                                                                                                  ; acl_pop                                                          ; example_internal_10 ;
;                            |thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_example20|                                           ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_example20                                                                                                                                                                               ; example_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_0                ; example_internal_10 ;
;                               |thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_example1|                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_example20|thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_example1                                                                                                                           ; acl_pop                                                          ; example_internal_10 ;
;                            |thei_llvm_fpga_push_i1_lastiniteration_example11|                                               ; 3 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_example11                                                                                                                                                                                   ; example_i_llvm_fpga_push_i1_lastiniteration_0                    ; example_internal_10 ;
;                               |thei_llvm_fpga_push_i1_lastiniteration_example1|                                             ; 3 (1)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_example11|thei_llvm_fpga_push_i1_lastiniteration_example1                                                                                                                                   ; acl_push                                                         ; example_internal_10 ;
;                                  |fifo|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_example11|thei_llvm_fpga_push_i1_lastiniteration_example1|fifo                                                                                                                              ; acl_data_fifo                                                    ; example_internal_10 ;
;                            |thei_llvm_fpga_push_i1_notexitcond_example24|                                                   ; 20 (0)              ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24                                                                                                                                                                                       ; example_i_llvm_fpga_push_i1_notexitcond_0                        ; example_internal_10 ;
;                               |thei_llvm_fpga_push_i1_notexitcond_example1|                                                 ; 20 (0)              ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1                                                                                                                                           ; acl_push                                                         ; example_internal_10 ;
;                                  |fifo|                                                                                     ; 20 (2)              ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|fifo                                                                                                                                      ; acl_data_fifo                                                    ; example_internal_10 ;
;                                     |fifo|                                                                                  ; 18 (18)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|fifo|fifo                                                                                                                                 ; acl_ll_fifo                                                      ; example_internal_10 ;
;                            |thei_llvm_fpga_push_i32_i_011_push7_example19|                                                  ; 2 (0)               ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i32_i_011_push7_example19                                                                                                                                                                                      ; example_i_llvm_fpga_push_i32_i_011_push7_0                       ; example_internal_10 ;
;                               |thei_llvm_fpga_push_i32_i_011_push7_example1|                                                ; 2 (1)               ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i32_i_011_push7_example19|thei_llvm_fpga_push_i32_i_011_push7_example1                                                                                                                                         ; acl_push                                                         ; example_internal_10 ;
;                                  |fifo|                                                                                     ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i32_i_011_push7_example19|thei_llvm_fpga_push_i32_i_011_push7_example1|fifo                                                                                                                                    ; acl_data_fifo                                                    ; example_internal_10 ;
;                            |thei_llvm_fpga_push_i4_cleanups_push10_example27|                                               ; 2 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_example27                                                                                                                                                                                   ; example_i_llvm_fpga_push_i4_cleanups_push10_0                    ; example_internal_10 ;
;                               |thei_llvm_fpga_push_i4_cleanups_push10_example1|                                             ; 2 (1)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_example27|thei_llvm_fpga_push_i4_cleanups_push10_example1                                                                                                                                   ; acl_push                                                         ; example_internal_10 ;
;                                  |fifo|                                                                                     ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_example27|thei_llvm_fpga_push_i4_cleanups_push10_example1|fifo                                                                                                                              ; acl_data_fifo                                                    ; example_internal_10 ;
;                            |thei_llvm_fpga_push_i4_initerations_push9_example9|                                             ; 2 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9                                                                                                                                                                                 ; example_i_llvm_fpga_push_i4_initerations_push9_0                 ; example_internal_10 ;
;                               |thei_llvm_fpga_push_i4_initerations_push9_example1|                                          ; 2 (1)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9|thei_llvm_fpga_push_i4_initerations_push9_example1                                                                                                                              ; acl_push                                                         ; example_internal_10 ;
;                                  |fifo|                                                                                     ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9|thei_llvm_fpga_push_i4_initerations_push9_example1|fifo                                                                                                                         ; acl_data_fifo                                                    ; example_internal_10 ;
;                            |thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example29|                                         ; 1 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example29                                                                                                                                                                             ; example_i_llvm_fpga_push_i8_fpga_indvars_iv_push6_0              ; example_internal_10 ;
;                               |thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example1|                                       ; 1 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example29|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example1                                                                                                                       ; acl_push                                                         ; example_internal_10 ;
;                                  |fifo|                                                                                     ; 1 (1)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example29|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example1|fifo                                                                                                                  ; acl_data_fifo                                                    ; example_internal_10 ;
;                      |thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|                                       ; 107 (0)             ; 218 (0)                   ; 0                 ; 2          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x                                                                                                                                                                                                                                                                                                             ; example_i_sfc_s_c1_in_for_body_s_c1_enter_example6               ; example_internal_10 ;
;                         |thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|                     ; 30 (3)              ; 29 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x                                                                                                                                                                                                                               ; example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000y_s_c1_exit_example0 ; example_internal_10 ;
;                            |thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|        ; 12 (0)              ; 17 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x                                                                                                                                       ; example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000t_example1_data_fifo ; example_internal_10 ;
;                               |thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|                         ; 12 (0)              ; 17 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0                                                                   ; hld_fifo                                                         ; example_internal_10 ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                               ; 12 (3)              ; 17 (3)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst                                        ; acl_mid_speed_fifo                                               ; example_internal_10 ;
;                                     |acl_reset_handler_inst|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                 ; acl_reset_handler                                                ; example_internal_10 ;
;                                     |addr_match_inst|                                                                       ; 9 (9)               ; 11 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|addr_match_inst                        ; acl_tessellated_incr_decr_threshold                              ; example_internal_10 ;
;                                        |acl_reset_handler_inst|                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst ; acl_reset_handler                                                ; example_internal_10 ;
;                            |thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|              ; 15 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector                                                                                                                                             ; example_i_llvm_fpga_sfc_exit_s_c1_out_fo0000ample1_full_detector ; example_internal_10 ;
;                               |thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|           ; 15 (15)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector                                                           ; acl_full_detector                                                ; example_internal_10 ;
;                         |thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|                              ; 77 (43)             ; 189 (109)                 ; 0                 ; 2          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x                                                                                                                                                                                                                                        ; example_i_sfc_logic_s_c1_in_for_body_s_c1_enter_example0         ; example_internal_10 ;
;                            |oneIsNaN_uid52_i_cmp3_example3_delay|                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|oneIsNaN_uid52_i_cmp3_example3_delay                                                                                                                                                                                                   ; dspba_delay_ver                                                  ; example_internal_10 ;
;                            |rPostExc_uid80_i_cmp3_example3_delay|                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|rPostExc_uid80_i_cmp3_example3_delay                                                                                                                                                                                                   ; dspba_delay_ver                                                  ; example_internal_10 ;
;                            |r_uid79_i_cmp3_example3_delay|                                                                  ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|r_uid79_i_cmp3_example3_delay                                                                                                                                                                                                          ; dspba_delay_ver                                                  ; example_internal_10 ;
;                            |redist2_sync_together16_aunroll_x_in_c1_eni5_4_tpl_6|                                           ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist2_sync_together16_aunroll_x_in_c1_eni5_4_tpl_6                                                                                                                                                                                   ; dspba_delay_ver                                                  ; example_internal_10 ;
;                            |redist3_sync_together16_aunroll_x_in_c1_eni5_5_tpl_6|                                           ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist3_sync_together16_aunroll_x_in_c1_eni5_5_tpl_6                                                                                                                                                                                   ; dspba_delay_ver                                                  ; example_internal_10 ;
;                            |thei_add_example5|                                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_add_example5                                                                                                                                                                                                                      ; example_flt_i_sfc_logic_s_c1_in_for_body00003a0054c2a6344c246w65 ; example_internal_10 ;
;                            |thei_llvm_fpga_ffwd_source_f32_unnamed_example7_example8|                                       ; 1 (0)               ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_ffwd_source_f32_unnamed_example7_example8                                                                                                                                                                               ; example_i_llvm_fpga_ffwd_source_f32_unnamed_7_example0           ; example_internal_10 ;
;                               |thei_llvm_fpga_ffwd_source_f32_unnamed_example7_example1|                                    ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_ffwd_source_f32_unnamed_example7_example8|thei_llvm_fpga_ffwd_source_f32_unnamed_example7_example1                                                                                                                      ; acl_ffwdsrc                                                      ; example_internal_10 ;
;                            |thei_llvm_fpga_pop_f32_s_010_pop8_example4|                                                     ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_pop_f32_s_010_pop8_example4                                                                                                                                                                                             ; example_i_llvm_fpga_pop_f32_s_010_pop8_0                         ; example_internal_10 ;
;                               |thei_llvm_fpga_pop_f32_s_010_pop8_example1|                                                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_pop_f32_s_010_pop8_example4|thei_llvm_fpga_pop_f32_s_010_pop8_example1                                                                                                                                                  ; acl_pop                                                          ; example_internal_10 ;
;                            |thei_llvm_fpga_push_f32_s_010_push8_example7|                                                   ; 1 (0)               ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7                                                                                                                                                                                           ; example_i_llvm_fpga_push_f32_s_010_push8_0                       ; example_internal_10 ;
;                               |thei_llvm_fpga_push_f32_s_010_push8_example1|                                                ; 1 (0)               ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1                                                                                                                                              ; acl_push                                                         ; example_internal_10 ;
;                                  |staging_reg|                                                                              ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg                                                                                                                                  ; acl_staging_reg                                                  ; example_internal_10 ;
;                            |thei_sub_example2|                                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_sub_example2                                                                                                                                                                                                                      ; example_flt_i_sfc_logic_s_c1_in_for_body00002463a0054c2a6342iyc5 ; example_internal_10 ;
;                      |theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo| ; 31 (0)              ; 47 (0)                    ; 64                ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo                                                                                                                                                                                                                                                                       ; acl_data_fifo                                                    ; example_internal_10 ;
;                         |fifo|                                                                                              ; 31 (0)              ; 47 (0)                    ; 64                ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo                                                                                                                                                                                                                                                                  ; acl_fifo                                                         ; example_internal_10 ;
;                            |hld_fifo_inst|                                                                                  ; 31 (0)              ; 47 (0)                    ; 64                ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                    ; hld_fifo                                                         ; example_internal_10 ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                  ; 31 (4)              ; 47 (3)                    ; 64                ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                         ; acl_mid_speed_fifo                                               ; example_internal_10 ;
;                                  |acl_reset_handler_inst|                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                  ; acl_reset_handler                                                ; example_internal_10 ;
;                                  |addr_match_inst|                                                                          ; 11 (11)             ; 14 (11)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; example_internal_10 ;
;                                     |acl_reset_handler_inst|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                  ; acl_reset_handler                                                ; example_internal_10 ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                          ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                         ; altera_syncram                                                   ; example_internal_10 ;
;                                     |auto_generated|                                                                        ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                          ; altera_syncram_de72                                              ; example_internal_10 ;
;                                        |altsyncram1|                                                                        ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                              ; altsyncram_ojb4                                                  ; altera_work         ;
;                                  |gen_real_stall_out.stall_out_inst|                                                        ; 12 (12)             ; 15 (12)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; example_internal_10 ;
;                                     |acl_reset_handler_inst|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                ; acl_reset_handler                                                ; example_internal_10 ;
;                                  |ram_rd_addr_inst|                                                                         ; 3 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                        ; acl_lfsr                                                         ; example_internal_10 ;
;                                     |lfsr_inst|                                                                             ; 3 (3)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                              ; fibonacci_lfsr                                                   ; example_internal_10 ;
;                                  |ram_wr_addr_inst|                                                                         ; 1 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                        ; acl_lfsr                                                         ; example_internal_10 ;
;                                     |lfsr_inst|                                                                             ; 1 (1)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                              ; fibonacci_lfsr                                                   ; example_internal_10 ;
;                   |theexample_B2_branch|                                                                                    ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|theexample_B2_branch                                                                                                                                                                                                                                                                                                                                                                                     ; example_B2_branch                                                ; example_internal_10 ;
;                   |theexample_B2_merge|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|theexample_B2_merge                                                                                                                                                                                                                                                                                                                                                                                      ; example_B2_merge                                                 ; example_internal_10 ;
;                |thebb_example_B3_sr_0_aunroll_x|                                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                           ; example_bb_B3_sr_0                                               ; example_internal_10 ;
;                |thebb_example_B3|                                                                                           ; 7 (0)               ; 41 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3                                                                                                                                                                                                                                                                                                                                                                                                          ; example_bb_B3                                                    ; example_internal_10 ;
;                   |thebb_example_B3_stall_region|                                                                           ; 7 (0)               ; 41 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                            ; example_bb_B3_stall_region                                       ; example_internal_10 ;
;                      |thei_iowr_bl_return_example_unnamed_example10_example1|                                               ; 4 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_iowr_bl_return_example_unnamed_example10_example1                                                                                                                                                                                                                                                                                                                     ; example_i_iowr_bl_return_unnamed_example10_example0              ; example_internal_10 ;
;                         |theiowr|                                                                                           ; 4 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_iowr_bl_return_example_unnamed_example10_example1|theiowr                                                                                                                                                                                                                                                                                                             ; hld_iowr                                                         ; example_internal_10 ;
;                            |GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                      ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_iowr_bl_return_example_unnamed_example10_example1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                   ; hld_iowr_stall_valid                                             ; example_internal_10 ;
;                      |thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|                                               ; 2 (0)               ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0                                                                                                                                                                                                                                                                                                                     ; example_i_llvm_fpga_ffwd_dest_f32_unnamed_9_example0             ; example_internal_10 ;
;                         |thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|                                            ; 2 (2)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1                                                                                                                                                                                                                                                              ; acl_ffwddst                                                      ; example_internal_10 ;
;                      |thei_llvm_fpga_push_token_i1_throttle_push_example2|                                                  ; 1 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2                                                                                                                                                                                                                                                                                                                        ; example_i_llvm_fpga_push_token_i1_throttle_push_0                ; example_internal_10 ;
;                         |thei_llvm_fpga_push_token_i1_throttle_push_example1|                                               ; 1 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1                                                                                                                                                                                                                                                                    ; acl_push                                                         ; example_internal_10 ;
;                            |fifo|                                                                                           ; 1 (1)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|fifo                                                                                                                                                                                                                                                               ; acl_token_fifo_counter                                           ; example_internal_10 ;
;                |thei_llvm_fpga_pipeline_keep_going_example6_sr|                                                             ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_sr                                                                                                                                                                                                                                                                                                                                                                            ; example_i_llvm_fpga_pipeline_keep_going_6_sr                     ; example_internal_10 ;
;                |theloop_limiter_example0|                                                                                   ; 2 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0                                                                                                                                                                                                                                                                                                                                                                                                  ; example_loop_limiter_0                                           ; example_internal_10 ;
;                   |thelimiter|                                                                                              ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter                                                                                                                                                                                                                                                                                                                                                                                       ; acl_loop_limiter                                                 ; example_internal_10 ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ; Cannot be Retimed (Protected by Synthesis Attribute or Quartus Assignment) ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------------------+
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                    ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                             ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                    ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                             ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                 ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                    ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                               ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                             ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                    ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                               ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                             ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                 ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                      ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                      ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                       ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                               ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                       ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                       ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                               ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                       ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                   ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                     ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                    ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                      ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                         ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                      ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                         ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                        ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                  ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                          ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                        ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                  ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                          ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                     ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head    ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                         ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                         ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                        ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                          ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                        ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                          ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                           ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                           ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                               ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                               ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                        ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                        ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                               ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                               ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                        ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                  ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                        ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                  ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                        ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                        ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                           ; yes                                                              ; yes                                        ; yes                                                                        ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                           ; yes                                                              ; yes                                        ; yes                                                                        ;
; Total number of protected registers is 90                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                                                  ;                                            ;                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Duplicated to Honor Maximum Fanout Requirements                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                                                                                                                                                        ; Maximum Fanout Requirement ; Number of Duplicate Registers Created ; Duplicate Register Names                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|fifo|valid_counter[0] ; 1                          ; 5                                     ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|fifo|valid_counter[0]~SynDup, example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|fifo|valid_counter[0]~SynDup_1, ..., example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|fifo|valid_counter[0]~SynDup_4 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going5_example1_valid_fifo|thei_llvm_fpga_pipeline_keep_going5_example1_valid_fifo|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_valid_fifo|thei_llvm_fpga_pipeline_keep_going_example6_valid_fifo|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3_sr_0_aunroll_x|sr_0_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_sr|sr_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|theexample_B2_branch|valid_1_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0..7]                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_pop_f32_s_010_pop8_example4|thei_llvm_fpga_pop_f32_s_010_pop8_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0,1]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0,1]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|o_active~reg0                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|o_active                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[1][0]                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0,1]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|o_active~reg0                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|o_active                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[1][0]                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0,1]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[1][0]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_example27|thei_llvm_fpga_push_i4_cleanups_push10_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_example27|thei_llvm_fpga_push_i4_cleanups_push10_example1|fifo|r_data_NO_SHIFT_REG[4..7]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_example27|thei_llvm_fpga_push_i4_cleanups_push10_example1|fifo|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_example2|thei_llvm_fpga_pop_i4_cleanups_pop10_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example29|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example29|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example1|fifo|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_example20|thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|fifo|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|fifo|fifo|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9|thei_llvm_fpga_push_i4_initerations_push9_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9|thei_llvm_fpga_push_i4_initerations_push9_example1|fifo|r_data_NO_SHIFT_REG[3..7]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9|thei_llvm_fpga_push_i4_initerations_push9_example1|fifo|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9|thei_llvm_fpga_push_i4_initerations_push9_example1|fifo|r_data_NO_SHIFT_REG[0]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_example7|thei_llvm_fpga_pop_i4_initerations_pop9_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_example11|thei_llvm_fpga_push_i1_lastiniteration_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_example11|thei_llvm_fpga_push_i1_lastiniteration_example1|fifo|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|pop1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|pop2|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|push|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|push|staging_reg|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i32_i_011_push7_example19|thei_llvm_fpga_push_i32_i_011_push7_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i32_i_011_push7_example19|thei_llvm_fpga_push_i32_i_011_push7_example1|fifo|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pop_i32_i_011_pop7_example12|thei_llvm_fpga_pop_i32_i_011_pop7_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example16|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example14|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[1][0]                                                                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going5_example1_sr|sr_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|theexample_B1_start_merge_reg|example_B1_start_merge_reg_data_reg_q[0]                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[0,129,130]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg_data_reg_q[0]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[1][0]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond6_example2|thei_llvm_fpga_push_i1_notexitcond6_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going5_example1|thei_llvm_fpga_pipeline_keep_going5_example1|asr|r_data[0..31]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going5_example1|thei_llvm_fpga_pipeline_keep_going5_example1|asr|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example2_reg|i_llvm_fpga_push_token_i1_throttle_push_example2_reg_data_reg_q[0]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example2_reg|i_llvm_fpga_push_token_i1_throttle_push_example2_reg_valid_reg_q[0]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|fifo|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_iowr_bl_return_example_unnamed_example10_example1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1_reg|i_llvm_fpga_push_token_i1_wt_limpush_example1_reg_data_reg_q[0]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1_reg|i_llvm_fpga_push_token_i1_wt_limpush_example1_reg_valid_reg_q[0]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1|consumed_upstream                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1|consumed_downstream                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1|fifo|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_example0|thei_llvm_fpga_pop_token_i1_wt_limpop_example0_reg|i_llvm_fpga_pop_token_i1_wt_limpop_example0_reg_data_reg_q[0]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_example0|thei_llvm_fpga_pop_token_i1_wt_limpop_example0_reg|i_llvm_fpga_pop_token_i1_wt_limpop_example0_reg_valid_reg_q[0]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_example0|thei_llvm_fpga_pop_token_i1_wt_limpop_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|theexample_B0_runOnce_merge_reg|example_B0_runOnce_merge_reg_data_reg_q[0]                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|wrp|wrp_intf.ack~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|wrp|wrp_intf.id[0]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|wrp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|wrp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|wrp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|a[0].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|a[0].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|a[0].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.burstcount[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.burstcount[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.id[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.id[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9|thei_llvm_fpga_push_i4_initerations_push9_example1|fifo|r_data_NO_SHIFT_REG[2]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|stall_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[0..63]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[0..60]                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.byteenable[0..7]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.read                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.write                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0..4]                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0..4]                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0..2]                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached~reg0                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|reset_exit_n                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0,1] ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|consumed_downstream                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0..2]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|threshold_reached~reg0                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|reset_exit_n                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0,1]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0..2]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|threshold_reached~reg0                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|reset_exit_n                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0,1]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_example27|thei_llvm_fpga_push_i4_cleanups_push10_example1|consumed_downstream                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_example27|thei_llvm_fpga_push_i4_cleanups_push10_example1|fifo|r_data_NO_SHIFT_REG[1..3]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example29|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example1|consumed_downstream                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|consumed_downstream                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9|thei_llvm_fpga_push_i4_initerations_push9_example1|consumed_downstream                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_example11|thei_llvm_fpga_push_i1_lastiniteration_example1|consumed_downstream                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|push|consumed_downstream                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i32_i_011_push7_example19|thei_llvm_fpga_push_i32_i_011_push7_example1|consumed_downstream                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going5_example1_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond6_example2|thei_llvm_fpga_push_i1_notexitcond6_example1|consumed_upstream                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond6_example2|thei_llvm_fpga_push_i1_notexitcond6_example1|consumed_downstream                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going5_example1|thei_llvm_fpga_pipeline_keep_going5_example1|asr|r_valid                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|consumed_downstream                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|fifo|token[-1]                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|fifo|token[0]                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|SE_out_example_B0_runOnce_merge_reg_fromReg1[0]                                                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|SE_out_example_B0_runOnce_merge_reg_fromReg0[0]                                                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1|fifo|token[-1]                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1|fifo|token[0]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1|fifo|valid_counter[0]                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|theexample_B0_runOnce_merge_reg|example_B0_runOnce_merge_reg_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.writedata[0..63]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.burstcount[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.byteenable[0..7]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.id[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.writedata[0..63]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.burstcount[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.byteenable[0..7]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.id[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[0..63]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.byteenable[0..7]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_example27|thei_llvm_fpga_push_i4_cleanups_push10_example1|consumed_upstream                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example29|thei_llvm_fpga_push_i8_fpga_indvars_iv_push6_example1|consumed_upstream                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|consumed_upstream                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9|thei_llvm_fpga_push_i4_initerations_push9_example1|consumed_upstream                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_example11|thei_llvm_fpga_push_i1_lastiniteration_example1|consumed_upstream                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_example6|thei_llvm_fpga_pipeline_keep_going_example1|push|consumed_upstream                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i32_i_011_push7_example19|thei_llvm_fpga_push_i32_i_011_push7_example1|consumed_upstream                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.write                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.write                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.write                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1|IIschedcount[0]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1|IIschedcount[0]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.read                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.read                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|SE_out_i_iord_bl_call_example_unnamed_example2_example2_aunroll_x_fromReg1[0]                                                                                                                                                                                                                                                                                                                                            ; Merged with example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|SE_out_i_iord_bl_call_example_unnamed_example2_example2_aunroll_x_fromReg0[0]                                                                                                                                                                                                                                                         ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1|threads_count[0]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1|threads_count[0]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|SE_out_i_iord_bl_call_example_unnamed_example2_example2_aunroll_x_fromReg0[0]                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|consumed_upstream                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|SE_out_i_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0_fromReg1[0]                                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|SE_out_i_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0_fromReg0[0]                                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|consumed_upstream                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                ; Merged with example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|fifo_in_reset ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example16|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example1|gen_stallable.data_reg[0]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example14|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example1|gen_stallable.data_reg[0]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example16|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example1|gen_stallable.data_reg[1]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example14|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example1|gen_stallable.data_reg[1]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_NO_SHIFT_REG[0]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[65]                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_NO_SHIFT_REG[1]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[66]                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example3_example4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example3_example1|source_NO_SHIFT_REG[0]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[1]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example3_example4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example3_example1|source_NO_SHIFT_REG[1]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[2]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Total Number of Removed Registers = 637                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|stall_r                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[63],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[62],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[61],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[60],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[59],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[58],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[57],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[56],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[55],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[54],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[53],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[52],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[51],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[50],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[49],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[48],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[47],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[46],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[45],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[44],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[43],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[42],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[41],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[40],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[39],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[38],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[37],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[36],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[35],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[34],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[33],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[32],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[31],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[30],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[29],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[28],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[27],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[26],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[25],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[24],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[23],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[22],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[21],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[20],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[19],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[18],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[17],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[16],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[15],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[14],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[13],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[12],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[11],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[10],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[9],                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[8],                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[7],                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[6],                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[5],                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[4],                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[3],                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[2],                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[1],                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.writedata[0],                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[60],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[59],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[58],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[57],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[56],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[55],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[54],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[53],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[52],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[51],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[50],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[49],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[48],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[47],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[46],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[45],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[44],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[43],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[42],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[41],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[40],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[39],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[38],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[37],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[36],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[35],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[34],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[33],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[32],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[31],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[30],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[29],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[28],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[27],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[26],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[25],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[24],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[23],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[22],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[21],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[20],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[19],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[18],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[17],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[16],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[15],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[14],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[13],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[12],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[11],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[10],                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[9],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[8],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[7],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[6],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[5],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[4],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[3],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[2],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[1],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.address[0],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.byteenable[7],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.byteenable[6],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.byteenable[5],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.byteenable[4],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.byteenable[3],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.byteenable[2],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.byteenable[1],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.byteenable[0],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.request,                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.read,                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.write,                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|threshold_reached~reg0,                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|reset_exit_n,                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|threshold_reached~reg0,                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|reset_exit_n,                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.burstcount[0],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.id[0],                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.burstcount[0],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.id[0],                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[63],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[62],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[61],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[60],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[59],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[58],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[57],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[56],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[55],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[54],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[53],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[52],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[51],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[50],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[49],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[48],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[47],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[46],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[45],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[44],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[43],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[42],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[41],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[40],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[39],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[38],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[37],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[36],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[35],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[34],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[33],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[32],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[31],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[30],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[29],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[28],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[27],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[26],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[25],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[24],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[23],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[22],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[21],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[20],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[19],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[18],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[17],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[16],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[15],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[14],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[13],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[12],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[11],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[10],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[9],                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[8],                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[7],                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[6],                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[5],                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[4],                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[3],                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[2],                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[1],                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[0],                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.byteenable[7],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.byteenable[6],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.byteenable[5],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.byteenable[4],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.byteenable[3],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.byteenable[2],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.byteenable[1],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.byteenable[0],                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.write                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[7] ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3],                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2],                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1],                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0],                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4],                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                                             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1_reg|i_llvm_fpga_push_token_i1_wt_limpush_example1_reg_valid_reg_q[0]                                                                                                                                                                                                                ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1|consumed_downstream,                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|SE_out_example_B0_runOnce_merge_reg_fromReg1[0],                                                                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|theexample_B0_runOnce_merge_reg|example_B0_runOnce_merge_reg_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                         ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                               ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                   ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                               ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                   ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                 ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1], ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0], ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1],                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                                              ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.burstcount[0]                                                                                                                                                                                                                                                                                                                                                                                                                              ; Lost Fanouts              ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.burstcount[0],                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                                                                                                  ; Lost Fanouts              ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[1][0],                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                                                                                                  ; Lost Fanouts              ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[1][0],                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                                                                                                  ; Lost Fanouts              ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[1][0],                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                                                                                                  ; Lost Fanouts              ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[1][0],                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|a[0].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                                                                                                    ; Lost Fanouts              ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|a[0].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[1][0],                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|a[0].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached~reg0          ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|reset_exit_n,                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                               ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                              ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                            ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                              ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                            ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example16|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example1|gen_stallable.data_reg[0]                                                                                                                                    ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_NO_SHIFT_REG[0],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[65]                                                                                                                                                                                                                                                  ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example14|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example1|gen_stallable.data_reg[0]                                                                                                                                    ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example3_example4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example3_example1|source_NO_SHIFT_REG[0],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[1]                                                                                                                                                                                                                                                   ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example16|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example1|gen_stallable.data_reg[1]                                                                                                                                    ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_NO_SHIFT_REG[1],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[66]                                                                                                                                                                                                                                                  ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example14|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example1|gen_stallable.data_reg[1]                                                                                                                                    ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example3_example4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example3_example1|source_NO_SHIFT_REG[1],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[2]                                                                                                                                                                                                                                                   ;
; example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                                                             ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[1][0],                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                                                                                                                                           ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                 ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                     ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                      ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                           ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[1][0],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                         ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                                                                                              ; Lost Fanouts              ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[1][0],                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going5_example1_sr|sr_q[0]                                                                                                                                                                                                                                                                                                                                                                                              ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going5_example1_sr|sr_valid_q[0],                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond6_example2|thei_llvm_fpga_push_i1_notexitcond6_example1|consumed_upstream                                                                                                                                                                       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                    ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[1][0],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_examples_c0_exit_example1|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                  ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_example0|thei_llvm_fpga_pop_token_i1_wt_limpop_example0_reg|i_llvm_fpga_pop_token_i1_wt_limpop_example0_reg_valid_reg_q[0]                                                                                                                                                                                                                      ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|SE_out_example_B0_runOnce_merge_reg_fromReg0[0],                                                                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1|fifo|valid_counter[0]                                                                                                                                                                                                                                                                                             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|wrp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                                                                                              ; Lost Fanouts              ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|wrp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[1][0],                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                           ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|wrp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going5_example1|thei_llvm_fpga_pipeline_keep_going5_example1|asr|r_data[31]                                                                                                                                            ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going5_example1|thei_llvm_fpga_pipeline_keep_going5_example1|asr|r_valid                                                                                                                                                                             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg_data_reg_q[0]                                                                                                                                                                                                         ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|fifo|token[0]                                                                                                                                                                                                                                                                                                               ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example2_reg|i_llvm_fpga_push_token_i1_throttle_push_example2_reg_valid_reg_q[0]                                                                                                                                                                                                                       ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|consumed_downstream                                                                                                                                                                                                                                                                                                         ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_example0|thei_llvm_fpga_pop_token_i1_wt_limpop_example0_reg|i_llvm_fpga_pop_token_i1_wt_limpop_example0_reg_data_reg_q[0]                                                                                                                                                                                                                       ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B0_runOnce|thebb_example_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_example1|thei_llvm_fpga_push_token_i1_wt_limpush_example1|fifo|token[0]                                                                                                                                                                                                                                                                                                     ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9|thei_llvm_fpga_push_i4_initerations_push9_example1|fifo|r_data_NO_SHIFT_REG[3]                                                                                                                             ; Stuck at GND              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_example9|thei_llvm_fpga_push_i4_initerations_push9_example1|fifo|r_data_NO_SHIFT_REG[2]                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[1][0]                                                                                                                                                                                                                                         ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|o_active~reg0                                                                                                                                                                                                                                                                                               ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|o_active                                                                                                                                                                                                                                                                                                                   ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1|IIschedcount[0]                                                                                                                                                                ; Stuck at GND              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_examples_c0_exit10_example1|threads_count[0]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[1][0]                                                                                                                                                                                                                                         ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|o_active~reg0                                                                                                                                                                                                                                                                                               ; Lost Fanouts              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|o_active                                                                                                                                                                                                                                                                                                                   ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.id[0]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Lost Fanouts              ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|staging_r.req.id[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; General Register Statistics for Partition "component_example" ;
+----------------------------------------------+----------------+
; Statistic                                    ; Value          ;
+----------------------------------------------+----------------+
; Total registers                              ; 1645           ;
; Number of registers using Synchronous Clear  ; 1              ;
; Number of registers using Synchronous Load   ; 61             ;
; Number of registers using Asynchronous Clear ; 673            ;
; Number of registers using Asynchronous Load  ; 0              ;
; Number of registers using Clock Enable       ; 967            ;
; Number of registers using Preset             ; 0              ;
+----------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter|valid_allow[0]                                                                                                                                                                                                                                                                                                                                                                  ; 4       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|fifo|fifo|wptr_copy[0]                                                                                                              ; 16      ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                                                                                          ; 4       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                               ; 4       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                   ; 4       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                            ; 5       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                   ; 4       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                            ; 5       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_example24|thei_llvm_fpga_push_i1_notexitcond_example1|fifo|fifo|wptr[0]                                                                                                                   ; 3       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|fifo_in_reset                    ; 5       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                            ; 8       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                                                                                     ; 3       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                                                                              ; 3       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                                                                                     ; 3       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                                                                              ; 3       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                                                                                                                                                               ; 2       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                           ; 5       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                ; 5       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                                                                ; 4       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                    ; 4       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                             ; 4       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                    ; 4       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                             ; 4       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                   ; 8       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]  ; 7       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                       ; 7       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                       ; 7       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                              ; 8       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                                          ; 2       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.HIGH_CAPACITY.hi[0]                                                                                                                                                                                                                              ; 2       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.HIGH_CAPACITY.hi[0]                                                                                                                                                   ; 2       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                        ; 7       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                        ; 7       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                  ; 5       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0] ; 4       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                      ; 4       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                      ; 4       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                             ; 5       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]                                                                                                                                                         ; 7       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]                                                                                                                                                         ; 3       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                    ; 2       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                       ; 4       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]                                                                                                                                                         ; 7       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]                                                                                                                                                         ; 3       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                    ; 2       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                       ; 4       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[1]                                                                                                                                                        ; 3       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                                                                                      ; 3       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[1]                                                                                                                                                        ; 3       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                                                                                      ; 3       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                     ; 4       ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|wptr_copy[0]                                                                                                                                                                                                                                                                                                                                                                                           ; 12      ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|wptr[0]                                                                                                                                                                                                                                                                                                                                                                                                ; 2       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                     ; 4       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|fifo_in_reset                                                                                                                                                                                                  ; 1       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|fifo_in_reset                                                                                                                                                                                                  ; 1       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]                                                                                                                                                         ; 7       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]                                                                                                                                                         ; 3       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]                                                                                                                                                         ; 7       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]                                                                                                                                                         ; 3       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[1]                                                                                                                                                        ; 3       ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[1]                                                                                                                                                        ; 3       ;
; Total number of inverted registers = 62                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                   ; Restructuring Performed ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; 3:1                ; 128 bits  ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; No         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]                                                                                 ; Yes                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_pop_f32_s_010_pop8_example4|thei_llvm_fpga_pop_f32_s_010_pop8_example1|data_out[0] ; Yes                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


+---------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition "component_example" ;
+------------------------+--------------------------------------------+
; Type                   ; Count                                      ;
+------------------------+--------------------------------------------+
; boundary_port          ; 368                                        ;
; twentynm_ff            ; 1645                                       ;
;     CLR                ; 403                                        ;
;     CLR SCLR           ; 1                                          ;
;     ENA                ; 698                                        ;
;     ENA CLR            ; 269                                        ;
;     SLD                ; 61                                         ;
;     plain              ; 213                                        ;
; twentynm_fp_mac        ; 2                                          ;
; twentynm_lcell_comb    ; 867                                        ;
;     arith              ; 181                                        ;
;         1 data inputs  ; 30                                         ;
;         2 data inputs  ; 38                                         ;
;         3 data inputs  ; 31                                         ;
;         5 data inputs  ; 82                                         ;
;     extend             ; 1                                          ;
;         7 data inputs  ; 1                                          ;
;     normal             ; 685                                        ;
;         0 data inputs  ; 2                                          ;
;         1 data inputs  ; 23                                         ;
;         2 data inputs  ; 58                                         ;
;         3 data inputs  ; 196                                        ;
;         4 data inputs  ; 124                                        ;
;         5 data inputs  ; 90                                         ;
;         6 data inputs  ; 192                                        ;
; twentynm_mlab_cell     ; 192                                        ;
; twentynm_ram_block     ; 4                                          ;
;                        ;                                            ;
; Number of carry chains ; 7                                          ;
; Max carry chain length ; 62                                         ;
;                        ;                                            ;
; Max LUT depth          ; 8.10                                       ;
; Average LUT depth      ; 2.33                                       ;
+------------------------+--------------------------------------------+


+--------------------------------------------------------------------+
; Synthesis Resource Usage Summary for Partition "component_example" ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Estimate of Logic utilization (ALMs needed) ; 990                  ;
;                                             ;                      ;
; Combinational ALUT usage for logic          ; 867                  ;
;     -- 7 input functions                    ; 1                    ;
;     -- 6 input functions                    ; 192                  ;
;     -- 5 input functions                    ; 172                  ;
;     -- 4 input functions                    ; 124                  ;
;     -- <=3 input functions                  ; 378                  ;
;                                             ;                      ;
; Memory ALUT usage                           ; 192                  ;
;     -- 64-address deep                      ; 0                    ;
;     -- 32-address deep                      ; 192                  ;
;                                             ;                      ;
; Dedicated logic registers                   ; 1645                 ;
;                                             ;                      ;
; I/O pins                                    ; 368                  ;
; Total MLAB memory bits                      ; 6144                 ;
; Total block memory bits                     ; 256                  ;
;                                             ;                      ;
; Total DSP Blocks                            ; 2                    ;
;     -- [A] Total Fixed Point DSP Blocks     ; 0                    ;
;     -- [B] Total Floating Point DSP Blocks  ; 2                    ;
;                                             ;                      ;
; Maximum fan-out node                        ; example_inst|clock   ;
; Maximum fan-out                             ; 1843                 ;
; Total fan-out                               ; 11431                ;
; Average fan-out                             ; 3.71                 ;
+---------------------------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis RAM Summary for Partition "component_example"                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                                                                                                                                   ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                   ; M20K block ; Simple Dual Port ; 64           ; 3            ; 64           ; 3            ; 192  ; None ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE              ; MLAB       ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE             ; MLAB       ; Simple Dual Port ; 32           ; 64           ; 32           ; 64           ; 2048 ; None ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE ; MLAB       ; Simple Dual Port ; 32           ; 1            ; 32           ; 1            ; 32   ; None ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE ; MLAB       ; Simple Dual Port ; 32           ; 1            ; 32           ; 1            ; 32   ; None ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE              ; MLAB       ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE             ; MLAB       ; Simple Dual Port ; 32           ; 64           ; 32           ; 64           ; 2048 ; None ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE ; MLAB       ; Simple Dual Port ; 32           ; 1            ; 32           ; 1            ; 32   ; None ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE ; MLAB       ; Simple Dual Port ; 32           ; 1            ; 32           ; 1            ; 32   ; None ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM        ; M20K block ; Simple Dual Port ; 64           ; 1            ; 64           ; 1            ; 64   ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------+
; Synthesis DSP Block Usage Summary for Partition "component_example" ;
+----------------------------+----------------------------------------+
; Statistic                  ; Number Used                            ;
+----------------------------+----------------------------------------+
; Floating Point Adder       ; 2                                      ;
; Total number of DSP blocks ; 2                                      ;
;                            ;                                        ;
+----------------------------+----------------------------------------+
Note: DSP block merging and most register packing occurs during the fitter.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hierarchies Optimized Away During Sweep                                                                                                                                                                                     ;
+-------------+---------------------+------------------------------+-------------------------------------+---------------------+----------------+-----------------------+-----------------------------+-----------------------+
; Entity Name ; Number of Instances ; Number of Gates before Sweep ; Number of Combinational Logic Gates ; Number of Registers ; Number of RAMs ; Number of Multipliers ; Number of Other Logic Gates ; Sample Hierarchy Name ;
+-------------+---------------------+------------------------------+-------------------------------------+---------------------+----------------+-----------------------+-----------------------------+-----------------------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Thu Mar 16 08:50:51 2023
    Info: System process ID: 233167
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile
Info: Using INI file /home/dirren/IntelHLS/example/test-fpga.prj/quartus/quartus.ini
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "quartus_compile"
Info: Revision = "quartus_compile"
Info: Analyzing source files
Warning (17326): Verilog HDL warning at acl_altera_syncram_wrapped.sv(246): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_altera_syncram_wrapped.sv Line: 246
Warning (17326): Verilog HDL warning at acl_altera_syncram_wrapped.sv(249): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_altera_syncram_wrapped.sv Line: 249
Info (16884): Verilog HDL info at hld_fifo.sv(146): analyzing included file /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_parameter_assert.svh File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_fifo.sv Line: 146
Info (19624): Verilog HDL info at hld_fifo.sv(146): back to file '/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_fifo.sv' File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_fifo.sv Line: 146
Info (16884): Verilog HDL info at acl_mid_speed_fifo.sv(85): analyzing included file /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_parameter_assert.svh File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_mid_speed_fifo.sv Line: 85
Info (19624): Verilog HDL info at acl_mid_speed_fifo.sv(85): back to file '/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_mid_speed_fifo.sv' File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_mid_speed_fifo.sv Line: 85
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(196): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_latency_one_ram_fifo.sv Line: 196
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(199): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_latency_one_ram_fifo.sv Line: 199
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(202): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_latency_one_ram_fifo.sv Line: 202
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(205): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_latency_one_ram_fifo.sv Line: 205
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(208): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_latency_one_ram_fifo.sv Line: 208
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(211): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_latency_one_ram_fifo.sv Line: 211
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(214): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_latency_one_ram_fifo.sv Line: 214
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(217): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_latency_one_ram_fifo.sv Line: 217
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(220): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_latency_one_ram_fifo.sv Line: 220
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(126): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_latency_zero_ram_fifo.sv Line: 126
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(129): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_latency_zero_ram_fifo.sv Line: 129
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(132): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_latency_zero_ram_fifo.sv Line: 132
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(135): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_latency_zero_ram_fifo.sv Line: 135
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(138): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_latency_zero_ram_fifo.sv Line: 138
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(141): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_latency_zero_ram_fifo.sv Line: 141
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(144): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_latency_zero_ram_fifo.sv Line: 144
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(147): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_latency_zero_ram_fifo.sv Line: 147
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(150): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_latency_zero_ram_fifo.sv Line: 150
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(218): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_high_speed_fifo.sv Line: 218
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(221): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_high_speed_fifo.sv Line: 221
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(224): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_high_speed_fifo.sv Line: 224
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(227): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_high_speed_fifo.sv Line: 227
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(230): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_high_speed_fifo.sv Line: 230
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(233): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_high_speed_fifo.sv Line: 233
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(236): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_high_speed_fifo.sv Line: 236
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(239): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_high_speed_fifo.sv Line: 239
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(242): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_high_speed_fifo.sv Line: 242
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(157): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_low_latency_fifo.sv Line: 157
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(160): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_low_latency_fifo.sv Line: 160
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(163): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_low_latency_fifo.sv Line: 163
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(166): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_low_latency_fifo.sv Line: 166
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(169): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_low_latency_fifo.sv Line: 169
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(172): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_low_latency_fifo.sv Line: 172
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(175): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_low_latency_fifo.sv Line: 175
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(178): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_low_latency_fifo.sv Line: 178
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(181): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_low_latency_fifo.sv Line: 181
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(161): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_zero_latency_fifo.sv Line: 161
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(164): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_zero_latency_fifo.sv Line: 164
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(167): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_zero_latency_fifo.sv Line: 167
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(170): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_zero_latency_fifo.sv Line: 170
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(173): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_zero_latency_fifo.sv Line: 173
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(176): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_zero_latency_fifo.sv Line: 176
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(179): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_zero_latency_fifo.sv Line: 179
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(182): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_zero_latency_fifo.sv Line: 182
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(185): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_zero_latency_fifo.sv Line: 185
Info (16884): Verilog HDL info at acl_mlab_fifo.sv(32): analyzing included file /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_parameter_assert.svh File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_mlab_fifo.sv Line: 32
Info (19624): Verilog HDL info at acl_mlab_fifo.sv(32): back to file '/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_mlab_fifo.sv' File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_mlab_fifo.sv Line: 32
Warning (17326): Verilog HDL warning at acl_push.v(100): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_push.v Line: 100
Info (16884): Verilog HDL info at hld_iord.sv(34): analyzing included file /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_parameter_assert.svh File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iord.sv Line: 34
Info (19624): Verilog HDL info at hld_iord.sv(34): back to file '/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iord.sv' File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iord.sv Line: 34
Info (16884): Verilog HDL info at hld_global_load_store.sv(66): analyzing included file /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_parameter_assert.svh File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_global_load_store.sv Line: 66
Info (19624): Verilog HDL info at hld_global_load_store.sv(66): back to file '/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_global_load_store.sv' File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_global_load_store.sv Line: 66
Info (16884): Verilog HDL info at hld_iowr.sv(34): analyzing included file /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_parameter_assert.svh File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iowr.sv Line: 34
Info (19624): Verilog HDL info at hld_iowr.sv(34): back to file '/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iowr.sv' File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iowr.sv Line: 34
Info: Elaborating from top-level entity "quartus_compile"
Info (18235): Library search order is as follows: "example_internal_10; example". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER.
Warning (13469): Verilog HDL assignment warning at acl_full_detector.v(185): truncated value with size 4 to match size of target (3) File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_full_detector.v Line: 185
Warning (16788): Net "usedw_true_width[4]" does not have a driver at lsu_pipelined.v(156) File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/lsu_pipelined.v Line: 156
Warning (13469): Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1) File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_enable_sink.v Line: 91
Warning (13469): Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 2 to match size of target (1) File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_enable_sink.v Line: 109
Warning (16735): Verilog HDL warning at hld_iord.sv(441): actual bit length 131 differs from formal bit length 130 for port "o_data" File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iord.sv Line: 441
Warning (16735): Verilog HDL warning at hld_iord.sv(446): actual bit length 131 differs from formal bit length 130 for port "i_fifodata" File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iord.sv Line: 446
Warning (13469): Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1) File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_enable_sink.v Line: 91
Warning (13469): Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 2 to match size of target (1) File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_enable_sink.v Line: 109
Warning (13469): Verilog HDL assignment warning at acl_token_fifo_counter.v(131): truncated value with size 2 to match size of target (1) File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_token_fifo_counter.v Line: 131
Warning (13469): Verilog HDL assignment warning at acl_token_fifo_counter.v(147): truncated value with size 2 to match size of target (1) File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_token_fifo_counter.v Line: 147
Warning (13469): Verilog HDL assignment warning at acl_token_fifo_counter.v(156): truncated value with size 3 to match size of target (2) File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_token_fifo_counter.v Line: 156
Warning (16735): Verilog HDL warning at hld_iowr.sv(419): actual bit length 35 differs from formal bit length 34 for port "i_data" File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iowr.sv Line: 419
Warning (16735): Verilog HDL warning at hld_iowr.sv(429): actual bit length 35 differs from formal bit length 34 for port "o_fifodata" File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iowr.sv Line: 429
Warning (13469): Verilog HDL assignment warning at acl_ic_agent_rrp.v(219): truncated value with size 32 to match size of target (1) File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ic_agent_rrp.v Line: 219
Warning (21610): Output port "almost_full" in instance "example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going5_example1_valid_fifo|thei_llvm_fpga_pipeline_keep_going5_example1_valid_fifo" of entity "acl_data_fifo" does not have a driver. Connecting to the default value "gnd". File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_data_fifo.v Line: 83
Warning (21610): Output port "almost_full" in instance "example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_valid_fifo|thei_llvm_fpga_pipeline_keep_going_example6_valid_fifo" of entity "acl_data_fifo" does not have a driver. Connecting to the default value "gnd". File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_data_fifo.v Line: 83
Warning (287013): Variable or input pin "outclock" is defined but never used. File: /home/dirren/IntelHLS/example/test-fpga.prj/quartus/tmp-clearbox/quartus_compile/233167/dpram_pj32.tdf Line: 30
Warning (21610): Output port "data_out" in instance "example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going5_example1|thei_llvm_fpga_pipeline_keep_going5_example1" of entity "acl_pipeline" does not have a driver. Connecting to the default value "gnd". File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_pipeline.v Line: 58
Warning (21610): Output port "o_ack" in instance "example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_iowr_bl_return_example_unnamed_example10_example1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst" of entity "hld_iowr_stall_valid" does not have a driver. Connecting to the default value "gnd". File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iowr_stall_valid.sv Line: 102
Info: Found 217 design entities
Info: There are 400 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Info: found pre-synthesis snapshots for 2 partition(s)
Info: Synthesizing partition "root_partition"
Info (286031): Timing-Driven Synthesis is running on partition "root_partition"
Info (21057): Implemented 738 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 196 input pins
    Info (21059): Implemented 172 output pins
    Info (21061): Implemented 369 logic cells
    Info (21071): Implemented 1 partitions
Info: Successfully synthesized partition
Info: Synthesizing partition "component_example"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "example_inst|avmm_0_rw_address[0]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 16
    Warning (13410): Pin "example_inst|avmm_0_rw_address[1]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 16
    Warning (13410): Pin "example_inst|avmm_0_rw_address[2]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 16
    Warning (13410): Pin "example_inst|avmm_0_rw_byteenable[0]" is stuck at VCC File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 17
    Warning (13410): Pin "example_inst|avmm_0_rw_byteenable[1]" is stuck at VCC File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 17
    Warning (13410): Pin "example_inst|avmm_0_rw_byteenable[2]" is stuck at VCC File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 17
    Warning (13410): Pin "example_inst|avmm_0_rw_byteenable[3]" is stuck at VCC File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 17
    Warning (13410): Pin "example_inst|avmm_0_rw_byteenable[4]" is stuck at VCC File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 17
    Warning (13410): Pin "example_inst|avmm_0_rw_byteenable[5]" is stuck at VCC File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 17
    Warning (13410): Pin "example_inst|avmm_0_rw_byteenable[6]" is stuck at VCC File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 17
    Warning (13410): Pin "example_inst|avmm_0_rw_byteenable[7]" is stuck at VCC File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 17
    Warning (13410): Pin "example_inst|avmm_0_rw_write" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 20
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[0]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[1]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[2]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[3]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[4]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[5]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[6]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[7]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[8]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[9]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[10]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[11]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[12]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[13]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[14]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[15]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[16]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[17]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[18]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[19]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[20]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[21]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[22]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[23]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[24]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[25]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[26]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[27]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[28]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[29]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[30]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[31]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[32]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[33]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[34]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[35]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[36]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[37]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[38]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[39]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[40]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[41]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[42]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[43]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[44]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[45]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[46]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[47]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[48]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[49]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[50]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[51]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[52]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[53]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[54]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[55]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[56]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[57]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[58]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[59]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[60]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[61]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[62]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
    Warning (13410): Pin "example_inst|avmm_0_rw_writedata[63]" is stuck at GND File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v Line: 21
Info (286031): Timing-Driven Synthesis is running on partition "component_example"
Info (18062): Inserted logic cells for Maximum Fan-Out assignment
    Info (18058): Inserted 5 logic cells for Maximum Fan-Out assignment on "example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|fifo|valid_counter[0]" File: /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_token_fifo_counter.v Line: 97
Info (17049): 383 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 2756 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 196 input pins
    Info (21059): Implemented 172 output pins
    Info (21061): Implemented 2190 logic cells
    Info (21064): Implemented 196 RAM segments
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 2 partition(s)
Info: Quartus Prime Synthesis was successful. 0 errors, 144 warnings
    Info: Peak virtual memory: 1843 megabytes
    Info: Processing ended: Thu Mar 16 08:51:21 2023
    Info: Elapsed time: 00:00:30
    Info: System process ID: 233167


+---------------------------------------------------------------------+
; General Warnings                                                    ;
+------------+----------+-------+-------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                      ;
+------------+----------+-------+-------------------------------------+
; 13024      ; Warning  ; 1     ; Output pins are stuck at VCC or GND ;
+------------+----------+-------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../components/example/example/example_internal_10/synth/acl_altera_syncram_wrapped.sv                                                        ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                            ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------+
; 17326      ; Warning  ; 2     ; Verilog HDL warning at acl_altera_syncram_wrapped.sv(246): elaboration system task fatal violates IEEE 1800 (2005) syntax ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../components/example/example/example_internal_10/synth/acl_latency_one_ram_fifo.sv                                                        ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                          ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------+
; 17326      ; Warning  ; 9     ; Verilog HDL warning at acl_latency_one_ram_fifo.sv(196): elaboration system task fatal violates IEEE 1800 (2005) syntax ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../components/example/example/example_internal_10/synth/acl_latency_zero_ram_fifo.sv                                                        ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                           ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+
; 17326      ; Warning  ; 9     ; Verilog HDL warning at acl_latency_zero_ram_fifo.sv(126): elaboration system task fatal violates IEEE 1800 (2005) syntax ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../components/example/example/example_internal_10/synth/acl_high_speed_fifo.sv                                                        ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                     ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------+
; 17326      ; Warning  ; 9     ; Verilog HDL warning at acl_high_speed_fifo.sv(218): elaboration system task fatal violates IEEE 1800 (2005) syntax ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../components/example/example/example_internal_10/synth/acl_low_latency_fifo.sv                                                        ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                      ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+
; 17326      ; Warning  ; 9     ; Verilog HDL warning at acl_low_latency_fifo.sv(157): elaboration system task fatal violates IEEE 1800 (2005) syntax ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../components/example/example/example_internal_10/synth/acl_zero_latency_fifo.sv                                                        ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                       ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------+
; 17326      ; Warning  ; 9     ; Verilog HDL warning at acl_zero_latency_fifo.sv(161): elaboration system task fatal violates IEEE 1800 (2005) syntax ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../components/example/example/example_internal_10/synth/acl_push.v                                                        ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                         ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------+
; 17326      ; Warning  ; 1     ; Verilog HDL warning at acl_push.v(100): elaboration system task fatal violates IEEE 1800 (2005) syntax ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../components/example/example/example_internal_10/synth/hld_iord.sv                                                                    ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                      ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+
; 16735      ; Warning  ; 2     ; Verilog HDL warning at hld_iord.sv(441): actual bit length 131 differs from formal bit length 130 for port "o_data" ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../components/example/example/example_internal_10/synth/hld_iowr.sv                                                                  ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                    ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------+
; 16735      ; Warning  ; 2     ; Verilog HDL warning at hld_iowr.sv(419): actual bit length 35 differs from formal bit length 34 for port "i_data" ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../components/example/example/example_internal_10/synth/acl_full_detector.v                                                            ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                      ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at acl_full_detector.v(185): truncated value with size 4 to match size of target (3) ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Warnings for ../components/example/example/example_internal_10/synth/lsu_pipelined.v                     ;
+------------+----------+-------+--------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                           ;
+------------+----------+-------+--------------------------------------------------------------------------+
; 16788      ; Warning  ; 1     ; Net "usedw_true_width[4]" does not have a driver at lsu_pipelined.v(156) ;
+------------+----------+-------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../components/example/example/example_internal_10/synth/acl_enable_sink.v                                                           ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                   ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 4     ; Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1) ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../components/example/example/example_internal_10/synth/acl_token_fifo_counter.v                                                            ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                           ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 3     ; Verilog HDL assignment warning at acl_token_fifo_counter.v(131): truncated value with size 2 to match size of target (1) ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../components/example/example/example_internal_10/synth/acl_ic_agent_rrp.v                                                             ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                      ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at acl_ic_agent_rrp.v(219): truncated value with size 32 to match size of target (1) ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../components/example/example/example_internal_10/synth/acl_data_fifo.v                                                                                                                                                                                                                                                                     ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                                                                                                           ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 21610      ; Warning  ; 2     ; Output port "almost_full" in instance "example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going5_example1_valid_fifo|thei_llvm_fpga_pipeline_keep_going5_example1_valid_fifo" of entity "acl_data_fifo" does not have a driver. Connecting to the default value "gnd". ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Warnings for tmp-clearbox/quartus_compile/233167/dpram_pj32.tdf                             ;
+------------+----------+-------+-------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                              ;
+------------+----------+-------+-------------------------------------------------------------+
; 287013     ; Warning  ; 1     ; Variable or input pin "outclock" is defined but never used. ;
+------------+----------+-------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../components/example/example/example_internal_10/synth/acl_pipeline.v                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 21610      ; Warning  ; 1     ; Output port "data_out" in instance "example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_examples_c0_enter1_example0_aunroll_x|thei_llvm_fpga_pipeline_keep_going5_example1|thei_llvm_fpga_pipeline_keep_going5_example1" of entity "acl_pipeline" does not have a driver. Connecting to the default value "gnd". ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../components/example/example/example_internal_10/synth/hld_iowr_stall_valid.sv                                                                                                                                                                                                                                                                                                      ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                                                                                                                                                    ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 21610      ; Warning  ; 1     ; Output port "o_ack" in instance "example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_iowr_bl_return_example_unnamed_example10_example1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst" of entity "hld_iowr_stall_valid" does not have a driver. Connecting to the default value "gnd". ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Warnings for ../components/example/example/synth/example.v                              ;
+------------+----------+-------+---------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                          ;
+------------+----------+-------+---------------------------------------------------------+
; 13410      ; Warning  ; 76    ; Pin "example_inst|avmm_0_rw_address[0]" is stuck at GND ;
+------------+----------+-------+---------------------------------------------------------+


