`timescale 1ns / 1ps

module circuit_1(input x, input b, input c, output o);

    wire nnw, y, n, z;
    
    and #(1) (w,x,b);
    not #(2) (n,x);
    or #(3) (y,n,c);
    nand #(2) (z,y,w);

    xor #(1) (o,y,z);
    
endmodule
