{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 11:07:56 2015 " "Info: Processing started: Fri Apr 17 11:07:56 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off addsub16 -c addsub16 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off addsub16 -c addsub16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub16.vhdl 10 5 " "Info: Found 10 design units, including 5 entities, in source file addsub16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorGate-ARCH " "Info: Found design unit 1: xorGate-ARCH" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 full_adder-ARCH " "Info: Found design unit 2: full_adder-ARCH" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ext-ARCH " "Info: Found design unit 3: ext-ARCH" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 convert-ARCH " "Info: Found design unit 4: convert-ARCH" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 addsub16-struct " "Info: Found design unit 5: addsub16-struct" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 100 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 xorGate " "Info: Found entity 1: xorGate" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Info: Found entity 2: full_adder" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 ext " "Info: Found entity 3: ext" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 convert " "Info: Found entity 4: convert" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 addsub16 " "Info: Found entity 5: addsub16" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 91 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "addsub16 " "Info: Elaborating entity \"addsub16\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext ext:extend0 " "Info: Elaborating entity \"ext\" for hierarchy \"ext:extend0\"" {  } { { "addsub16.vhdl" "extend0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorGate xorGate:GX0 " "Info: Elaborating entity \"xorGate\" for hierarchy \"xorGate:GX0\"" {  } { { "addsub16.vhdl" "GX0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:FA0 " "Info: Elaborating entity \"full_adder\" for hierarchy \"full_adder:FA0\"" {  } { { "addsub16.vhdl" "FA0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 161 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert convert:DISPLAY0 " "Info: Elaborating entity \"convert\" for hierarchy \"convert:DISPLAY0\"" {  } { { "addsub16.vhdl" "DISPLAY0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 181 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "overflow GND " "Warning (13410): Pin \"overflow\" is stuck at GND" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[0\] GND " "Warning (13410): Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[4\] GND " "Warning (13410): Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[0\] GND " "Warning (13410): Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[4\] GND " "Warning (13410): Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[5\] GND " "Warning (13410): Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Info: Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Info: Implemented 46 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Info: Implemented 46 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 11:08:03 2015 " "Info: Processing ended: Fri Apr 17 11:08:03 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
