<stg><name>Self_attention_Pipeline_l_S_k_0_k2_l_j6</name>


<trans_list>

<trans id="101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j6"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %k2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten37 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten37"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %tmp = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i10 0, i10 %indvar_flatten37

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %k2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i7 0, i7 %j6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc43.i41

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc43.i41:0 %indvar_flatten37_load = load i10 %indvar_flatten37

]]></Node>
<StgValue><ssdm name="indvar_flatten37_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc43.i41:1 %icmp_ln147 = icmp_eq  i10 %indvar_flatten37_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln147"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc43.i41:2 %add_ln147_2 = add i10 %indvar_flatten37_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln147_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc43.i41:3 %br_ln147 = br i1 %icmp_ln147, void %for.inc46.i44, void %for.inc59.i49.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc46.i44:0 %j6_load = load i7 %j6

]]></Node>
<StgValue><ssdm name="j6_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc46.i44:1 %k2_load = load i4 %k2

]]></Node>
<StgValue><ssdm name="k2_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc46.i44:2 %add_ln147 = add i4 %k2_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln147"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc46.i44:5 %icmp_ln148 = icmp_eq  i7 %j6_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln148"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc46.i44:6 %select_ln147 = select i1 %icmp_ln148, i7 0, i7 %j6_load

]]></Node>
<StgValue><ssdm name="select_ln147"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc46.i44:7 %select_ln147_1 = select i1 %icmp_ln148, i4 %add_ln147, i4 %k2_load

]]></Node>
<StgValue><ssdm name="select_ln147_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc46.i44:27 %add_ln148 = add i7 %select_ln147, i7 1

]]></Node>
<StgValue><ssdm name="add_ln148"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc46.i44:28 %store_ln148 = store i10 %add_ln147_2, i10 %indvar_flatten37

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc46.i44:29 %store_ln148 = store i4 %select_ln147_1, i4 %k2

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc46.i44:30 %store_ln148 = store i7 %add_ln148, i7 %j6

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc46.i44:8 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln147_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="4">
<![CDATA[
for.inc46.i44:9 %zext_ln147 = zext i4 %select_ln147_1

]]></Node>
<StgValue><ssdm name="zext_ln147"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc46.i44:10 %add_ln147_1 = add i8 %tmp, i8 %zext_ln147

]]></Node>
<StgValue><ssdm name="add_ln147_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="8">
<![CDATA[
for.inc46.i44:11 %add_ln147_1_cast = zext i8 %add_ln147_1

]]></Node>
<StgValue><ssdm name="add_ln147_1_cast"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.i44:12 %v89_addr = getelementptr i32 %v89, i64 0, i64 %add_ln147_1_cast

]]></Node>
<StgValue><ssdm name="v89_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.i44:13 %v89_load = load i8 %v89_addr

]]></Node>
<StgValue><ssdm name="v89_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="7">
<![CDATA[
for.inc46.i44:14 %zext_ln148 = zext i7 %select_ln147

]]></Node>
<StgValue><ssdm name="zext_ln148"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="7">
<![CDATA[
for.inc46.i44:15 %zext_ln151 = zext i7 %select_ln147

]]></Node>
<StgValue><ssdm name="zext_ln151"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc46.i44:16 %add_ln151 = add i10 %tmp_s, i10 %zext_ln151

]]></Node>
<StgValue><ssdm name="add_ln151"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="10">
<![CDATA[
for.inc46.i44:17 %zext_ln151_1 = zext i10 %add_ln151

]]></Node>
<StgValue><ssdm name="zext_ln151_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.i44:18 %V_h_addr = getelementptr i32 %V_h, i64 0, i64 %zext_ln151_1

]]></Node>
<StgValue><ssdm name="V_h_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="10">
<![CDATA[
for.inc46.i44:21 %v69 = load i10 %V_h_addr

]]></Node>
<StgValue><ssdm name="v69"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.i44:23 %v64_addr = getelementptr i32 %v64, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="v64_addr"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="51" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.i44:13 %v89_load = load i8 %v89_addr

]]></Node>
<StgValue><ssdm name="v89_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="10">
<![CDATA[
for.inc46.i44:21 %v69 = load i10 %V_h_addr

]]></Node>
<StgValue><ssdm name="v69"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="53" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46.i44:22 %v70 = fmul i32 %v89_load, i32 %v69

]]></Node>
<StgValue><ssdm name="v70"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="54" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46.i44:22 %v70 = fmul i32 %v89_load, i32 %v69

]]></Node>
<StgValue><ssdm name="v70"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="55" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46.i44:22 %v70 = fmul i32 %v89_load, i32 %v69

]]></Node>
<StgValue><ssdm name="v70"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="6">
<![CDATA[
for.inc46.i44:24 %v71 = load i6 %v64_addr

]]></Node>
<StgValue><ssdm name="v71"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="57" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46.i44:22 %v70 = fmul i32 %v89_load, i32 %v69

]]></Node>
<StgValue><ssdm name="v70"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="6">
<![CDATA[
for.inc46.i44:24 %v71 = load i6 %v64_addr

]]></Node>
<StgValue><ssdm name="v71"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="59" st_id="8" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46.i44:25 %v72 = fadd i32 %v71, i32 %v70

]]></Node>
<StgValue><ssdm name="v72"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="60" st_id="9" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46.i44:25 %v72 = fadd i32 %v71, i32 %v70

]]></Node>
<StgValue><ssdm name="v72"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="61" st_id="10" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46.i44:25 %v72 = fadd i32 %v71, i32 %v70

]]></Node>
<StgValue><ssdm name="v72"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="62" st_id="11" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46.i44:25 %v72 = fadd i32 %v71, i32 %v70

]]></Node>
<StgValue><ssdm name="v72"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="63" st_id="12" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46.i44:25 %v72 = fadd i32 %v71, i32 %v70

]]></Node>
<StgValue><ssdm name="v72"/></StgValue>
</operation>

<operation id="70" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0">
<![CDATA[
for.inc59.i49.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="64" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc46.i44:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_k_0_k2_l_j6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="65" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc46.i44:4 %empty_369 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="empty_369"/></StgValue>
</operation>

<operation id="66" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc46.i44:19 %specpipeline_ln149 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_35

]]></Node>
<StgValue><ssdm name="specpipeline_ln149"/></StgValue>
</operation>

<operation id="67" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc46.i44:20 %specloopname_ln148 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln148"/></StgValue>
</operation>

<operation id="68" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc46.i44:26 %store_ln155 = store i32 %v72, i6 %v64_addr

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="69" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
for.inc46.i44:31 %br_ln148 = br void %for.inc43.i41

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="102" name="empty" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="empty"/></StgValue>
</port>
<port id="103" name="v89" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v89"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="104" name="V_h" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="V_h"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="105" name="v64" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v64"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="107" from="StgValue_106" to="j6" fromId="106" toId="16">
</dataflow>
<dataflow id="108" from="StgValue_106" to="k2" fromId="106" toId="17">
</dataflow>
<dataflow id="109" from="StgValue_106" to="indvar_flatten37" fromId="106" toId="18">
</dataflow>
<dataflow id="111" from="_ssdm_op_Read.ap_auto.i8" to="tmp" fromId="110" toId="19">
</dataflow>
<dataflow id="112" from="empty" to="tmp" fromId="102" toId="19">
</dataflow>
<dataflow id="114" from="StgValue_113" to="store_ln0" fromId="113" toId="20">
</dataflow>
<dataflow id="115" from="indvar_flatten37" to="store_ln0" fromId="18" toId="20">
</dataflow>
<dataflow id="117" from="StgValue_116" to="store_ln0" fromId="116" toId="21">
</dataflow>
<dataflow id="118" from="k2" to="store_ln0" fromId="17" toId="21">
</dataflow>
<dataflow id="120" from="StgValue_119" to="store_ln0" fromId="119" toId="22">
</dataflow>
<dataflow id="121" from="j6" to="store_ln0" fromId="16" toId="22">
</dataflow>
<dataflow id="122" from="indvar_flatten37" to="indvar_flatten37_load" fromId="18" toId="24">
</dataflow>
<dataflow id="123" from="indvar_flatten37_load" to="icmp_ln147" fromId="24" toId="25">
</dataflow>
<dataflow id="125" from="StgValue_124" to="icmp_ln147" fromId="124" toId="25">
</dataflow>
<dataflow id="126" from="indvar_flatten37_load" to="add_ln147_2" fromId="24" toId="26">
</dataflow>
<dataflow id="128" from="StgValue_127" to="add_ln147_2" fromId="127" toId="26">
</dataflow>
<dataflow id="129" from="icmp_ln147" to="br_ln147" fromId="25" toId="27">
</dataflow>
<dataflow id="130" from="j6" to="j6_load" fromId="16" toId="28">
</dataflow>
<dataflow id="131" from="k2" to="k2_load" fromId="17" toId="29">
</dataflow>
<dataflow id="132" from="k2_load" to="add_ln147" fromId="29" toId="30">
</dataflow>
<dataflow id="134" from="StgValue_133" to="add_ln147" fromId="133" toId="30">
</dataflow>
<dataflow id="135" from="j6_load" to="icmp_ln148" fromId="28" toId="31">
</dataflow>
<dataflow id="137" from="StgValue_136" to="icmp_ln148" fromId="136" toId="31">
</dataflow>
<dataflow id="138" from="icmp_ln148" to="select_ln147" fromId="31" toId="32">
</dataflow>
<dataflow id="139" from="StgValue_119" to="select_ln147" fromId="119" toId="32">
</dataflow>
<dataflow id="140" from="j6_load" to="select_ln147" fromId="28" toId="32">
</dataflow>
<dataflow id="141" from="icmp_ln148" to="select_ln147_1" fromId="31" toId="33">
</dataflow>
<dataflow id="142" from="add_ln147" to="select_ln147_1" fromId="30" toId="33">
</dataflow>
<dataflow id="143" from="k2_load" to="select_ln147_1" fromId="29" toId="33">
</dataflow>
<dataflow id="144" from="select_ln147" to="add_ln148" fromId="32" toId="34">
</dataflow>
<dataflow id="146" from="StgValue_145" to="add_ln148" fromId="145" toId="34">
</dataflow>
<dataflow id="147" from="add_ln147_2" to="store_ln148" fromId="26" toId="35">
</dataflow>
<dataflow id="148" from="indvar_flatten37" to="store_ln148" fromId="18" toId="35">
</dataflow>
<dataflow id="149" from="select_ln147_1" to="store_ln148" fromId="33" toId="36">
</dataflow>
<dataflow id="150" from="k2" to="store_ln148" fromId="17" toId="36">
</dataflow>
<dataflow id="151" from="add_ln148" to="store_ln148" fromId="34" toId="37">
</dataflow>
<dataflow id="152" from="j6" to="store_ln148" fromId="16" toId="37">
</dataflow>
<dataflow id="154" from="_ssdm_op_BitConcatenate.i10.i4.i6" to="tmp_s" fromId="153" toId="38">
</dataflow>
<dataflow id="155" from="select_ln147_1" to="tmp_s" fromId="33" toId="38">
</dataflow>
<dataflow id="157" from="StgValue_156" to="tmp_s" fromId="156" toId="38">
</dataflow>
<dataflow id="158" from="select_ln147_1" to="zext_ln147" fromId="33" toId="39">
</dataflow>
<dataflow id="159" from="tmp" to="add_ln147_1" fromId="19" toId="40">
</dataflow>
<dataflow id="160" from="zext_ln147" to="add_ln147_1" fromId="39" toId="40">
</dataflow>
<dataflow id="161" from="add_ln147_1" to="add_ln147_1_cast" fromId="40" toId="41">
</dataflow>
<dataflow id="162" from="v89" to="v89_addr" fromId="103" toId="42">
</dataflow>
<dataflow id="164" from="StgValue_163" to="v89_addr" fromId="163" toId="42">
</dataflow>
<dataflow id="165" from="add_ln147_1_cast" to="v89_addr" fromId="41" toId="42">
</dataflow>
<dataflow id="166" from="v89_addr" to="v89_load" fromId="42" toId="43">
</dataflow>
<dataflow id="167" from="select_ln147" to="zext_ln148" fromId="32" toId="44">
</dataflow>
<dataflow id="168" from="select_ln147" to="zext_ln151" fromId="32" toId="45">
</dataflow>
<dataflow id="169" from="tmp_s" to="add_ln151" fromId="38" toId="46">
</dataflow>
<dataflow id="170" from="zext_ln151" to="add_ln151" fromId="45" toId="46">
</dataflow>
<dataflow id="171" from="add_ln151" to="zext_ln151_1" fromId="46" toId="47">
</dataflow>
<dataflow id="172" from="V_h" to="V_h_addr" fromId="104" toId="48">
</dataflow>
<dataflow id="173" from="StgValue_163" to="V_h_addr" fromId="163" toId="48">
</dataflow>
<dataflow id="174" from="zext_ln151_1" to="V_h_addr" fromId="47" toId="48">
</dataflow>
<dataflow id="175" from="V_h_addr" to="v69" fromId="48" toId="49">
</dataflow>
<dataflow id="176" from="v64" to="v64_addr" fromId="105" toId="50">
</dataflow>
<dataflow id="177" from="StgValue_163" to="v64_addr" fromId="163" toId="50">
</dataflow>
<dataflow id="178" from="zext_ln148" to="v64_addr" fromId="44" toId="50">
</dataflow>
<dataflow id="179" from="v89_addr" to="v89_load" fromId="42" toId="51">
</dataflow>
<dataflow id="180" from="V_h_addr" to="v69" fromId="48" toId="52">
</dataflow>
<dataflow id="181" from="v89_load" to="v70" fromId="51" toId="53">
</dataflow>
<dataflow id="182" from="v69" to="v70" fromId="52" toId="53">
</dataflow>
<dataflow id="183" from="v89_load" to="v70" fromId="51" toId="54">
</dataflow>
<dataflow id="184" from="v69" to="v70" fromId="52" toId="54">
</dataflow>
<dataflow id="185" from="v89_load" to="v70" fromId="51" toId="55">
</dataflow>
<dataflow id="186" from="v69" to="v70" fromId="52" toId="55">
</dataflow>
<dataflow id="187" from="v64_addr" to="v71" fromId="50" toId="56">
</dataflow>
<dataflow id="188" from="v89_load" to="v70" fromId="51" toId="57">
</dataflow>
<dataflow id="189" from="v69" to="v70" fromId="52" toId="57">
</dataflow>
<dataflow id="190" from="v64_addr" to="v71" fromId="50" toId="58">
</dataflow>
<dataflow id="191" from="v71" to="v72" fromId="58" toId="59">
</dataflow>
<dataflow id="192" from="v70" to="v72" fromId="57" toId="59">
</dataflow>
<dataflow id="193" from="v71" to="v72" fromId="58" toId="60">
</dataflow>
<dataflow id="194" from="v70" to="v72" fromId="57" toId="60">
</dataflow>
<dataflow id="195" from="v71" to="v72" fromId="58" toId="61">
</dataflow>
<dataflow id="196" from="v70" to="v72" fromId="57" toId="61">
</dataflow>
<dataflow id="197" from="v71" to="v72" fromId="58" toId="62">
</dataflow>
<dataflow id="198" from="v70" to="v72" fromId="57" toId="62">
</dataflow>
<dataflow id="199" from="v71" to="v72" fromId="58" toId="63">
</dataflow>
<dataflow id="200" from="v70" to="v72" fromId="57" toId="63">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="201" toId="64">
</dataflow>
<dataflow id="204" from="l_S_k_0_k2_l_j6_str" to="specloopname_ln0" fromId="203" toId="64">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecLoopTripCount" to="empty_369" fromId="205" toId="65">
</dataflow>
<dataflow id="208" from="StgValue_207" to="empty_369" fromId="207" toId="65">
</dataflow>
<dataflow id="209" from="StgValue_207" to="empty_369" fromId="207" toId="65">
</dataflow>
<dataflow id="210" from="StgValue_207" to="empty_369" fromId="207" toId="65">
</dataflow>
<dataflow id="212" from="_ssdm_op_SpecPipeline" to="specpipeline_ln149" fromId="211" toId="66">
</dataflow>
<dataflow id="213" from="StgValue_106" to="specpipeline_ln149" fromId="106" toId="66">
</dataflow>
<dataflow id="215" from="StgValue_214" to="specpipeline_ln149" fromId="214" toId="66">
</dataflow>
<dataflow id="216" from="StgValue_214" to="specpipeline_ln149" fromId="214" toId="66">
</dataflow>
<dataflow id="217" from="StgValue_214" to="specpipeline_ln149" fromId="214" toId="66">
</dataflow>
<dataflow id="219" from="empty_35" to="specpipeline_ln149" fromId="218" toId="66">
</dataflow>
<dataflow id="220" from="_ssdm_op_SpecLoopName" to="specloopname_ln148" fromId="201" toId="67">
</dataflow>
<dataflow id="222" from="empty_2" to="specloopname_ln148" fromId="221" toId="67">
</dataflow>
<dataflow id="223" from="v72" to="store_ln155" fromId="63" toId="68">
</dataflow>
<dataflow id="224" from="v64_addr" to="store_ln155" fromId="50" toId="68">
</dataflow>
<dataflow id="225" from="icmp_ln147" to="StgValue_2" fromId="25" toId="2">
</dataflow>
<dataflow id="226" from="icmp_ln147" to="StgValue_13" fromId="25" toId="13">
</dataflow>
</dataflows>


</stg>
