DSCH 3.9
VERSION 10/30/2025 4:53:01 PM
BB(196,-89,565,230)
SYM  #button
BB(451,-64,460,-56)
TITLE 455 -60  #A0
MODEL 59
PROP                                                                                                                                    
REC(452,-63,6,6,r)
VIS 1
PIN(460,-60,0.000,0.000)A0
LIG(459,-60,460,-60)
LIG(451,-56,451,-64)
LIG(459,-56,451,-56)
LIG(459,-64,459,-56)
LIG(451,-64,459,-64)
LIG(452,-57,452,-63)
LIG(458,-57,452,-57)
LIG(458,-63,458,-57)
LIG(452,-63,458,-63)
FSYM
SYM  #button
BB(556,-64,565,-56)
TITLE 560 -60  #A0
MODEL 59
PROP                                                                                                                                    
REC(557,-63,6,6,r)
VIS 1
PIN(565,-60,0.000,0.000)A0
LIG(564,-60,565,-60)
LIG(556,-56,556,-64)
LIG(564,-56,556,-56)
LIG(564,-64,564,-56)
LIG(556,-64,564,-64)
LIG(557,-57,557,-63)
LIG(563,-57,557,-57)
LIG(563,-63,563,-57)
LIG(557,-63,563,-63)
FSYM
SYM  #button
BB(436,-84,445,-76)
TITLE 440 -80  #A1
MODEL 59
PROP                                                                                                                                    
REC(437,-83,6,6,r)
VIS 1
PIN(445,-80,0.000,0.000)A1
LIG(444,-80,445,-80)
LIG(436,-76,436,-84)
LIG(444,-76,436,-76)
LIG(444,-84,444,-76)
LIG(436,-84,444,-84)
LIG(437,-77,437,-83)
LIG(443,-77,437,-77)
LIG(443,-83,443,-77)
LIG(437,-83,443,-83)
FSYM
SYM  #button
BB(541,-64,550,-56)
TITLE 545 -60  #A1
MODEL 59
PROP                                                                                                                                    
REC(542,-63,6,6,r)
VIS 1
PIN(550,-60,0.000,0.000)A1
LIG(549,-60,550,-60)
LIG(541,-56,541,-64)
LIG(549,-56,541,-56)
LIG(549,-64,549,-56)
LIG(541,-64,549,-64)
LIG(542,-57,542,-63)
LIG(548,-57,542,-57)
LIG(548,-63,548,-57)
LIG(542,-63,548,-63)
FSYM
SYM  #button
BB(256,-79,265,-71)
TITLE 260 -75  #A2
MODEL 59
PROP                                                                                                                                    
REC(257,-78,6,6,r)
VIS 1
PIN(265,-75,0.000,0.000)A2
LIG(264,-75,265,-75)
LIG(256,-71,256,-79)
LIG(264,-71,256,-71)
LIG(264,-79,264,-71)
LIG(256,-79,264,-79)
LIG(257,-72,257,-78)
LIG(263,-72,257,-72)
LIG(263,-78,263,-72)
LIG(257,-78,263,-78)
FSYM
SYM  #button
BB(356,-74,365,-66)
TITLE 360 -70  #A2
MODEL 59
PROP                                                                                                                                    
REC(357,-73,6,6,r)
VIS 1
PIN(365,-70,0.000,0.000)A2
LIG(364,-70,365,-70)
LIG(356,-66,356,-74)
LIG(364,-66,356,-66)
LIG(364,-74,364,-66)
LIG(356,-74,364,-74)
LIG(357,-67,357,-73)
LIG(363,-67,357,-67)
LIG(363,-73,363,-67)
LIG(357,-73,363,-73)
FSYM
SYM  #button
BB(346,-89,355,-81)
TITLE 350 -85  #A3
MODEL 59
PROP                                                                                                                                    
REC(347,-88,6,6,r)
VIS 1
PIN(355,-85,0.000,0.000)A3
LIG(354,-85,355,-85)
LIG(346,-81,346,-89)
LIG(354,-81,346,-81)
LIG(354,-89,354,-81)
LIG(346,-89,354,-89)
LIG(347,-82,347,-88)
LIG(353,-82,347,-82)
LIG(353,-88,353,-82)
LIG(347,-88,353,-88)
FSYM
SYM  #button
BB(231,-84,240,-76)
TITLE 235 -80  #A3
MODEL 59
PROP                                                                                                                                    
REC(232,-83,6,6,r)
VIS 1
PIN(240,-80,0.000,0.000)A3
LIG(239,-80,240,-80)
LIG(231,-76,231,-84)
LIG(239,-76,231,-76)
LIG(239,-84,239,-76)
LIG(231,-84,239,-84)
LIG(232,-77,232,-83)
LIG(238,-77,232,-77)
LIG(238,-83,238,-77)
LIG(232,-83,238,-83)
FSYM
SYM  #button
BB(326,-89,335,-81)
TITLE 330 -85  #B0
MODEL 59
PROP                                                                                                                                    
REC(327,-88,6,6,r)
VIS 1
PIN(335,-85,0.000,0.000)B0
LIG(334,-85,335,-85)
LIG(326,-81,326,-89)
LIG(334,-81,326,-81)
LIG(334,-89,334,-81)
LIG(326,-89,334,-89)
LIG(327,-82,327,-88)
LIG(333,-82,327,-82)
LIG(333,-88,333,-82)
LIG(327,-88,333,-88)
FSYM
SYM  #button
BB(526,-64,535,-56)
TITLE 530 -60  #B0
MODEL 59
PROP                                                                                                                                    
REC(527,-63,6,6,r)
VIS 1
PIN(535,-60,0.000,0.000)B0
LIG(534,-60,535,-60)
LIG(526,-56,526,-64)
LIG(534,-56,526,-56)
LIG(534,-64,534,-56)
LIG(526,-64,534,-64)
LIG(527,-57,527,-63)
LIG(533,-57,527,-57)
LIG(533,-63,533,-57)
LIG(527,-63,533,-63)
FSYM
SYM  #button
BB(511,-64,520,-56)
TITLE 515 -60  #B1
MODEL 59
PROP                                                                                                                                    
REC(512,-63,6,6,r)
VIS 1
PIN(520,-60,0.000,0.000)B1
LIG(519,-60,520,-60)
LIG(511,-56,511,-64)
LIG(519,-56,511,-56)
LIG(519,-64,519,-56)
LIG(511,-64,519,-64)
LIG(512,-57,512,-63)
LIG(518,-57,512,-57)
LIG(518,-63,518,-57)
LIG(512,-63,518,-63)
FSYM
SYM  #button
BB(301,-84,310,-76)
TITLE 305 -80  #B1
MODEL 59
PROP                                                                                                                                    
REC(302,-83,6,6,r)
VIS 1
PIN(310,-80,0.000,0.000)B1
LIG(309,-80,310,-80)
LIG(301,-76,301,-84)
LIG(309,-76,301,-76)
LIG(309,-84,309,-76)
LIG(301,-84,309,-84)
LIG(302,-77,302,-83)
LIG(308,-77,302,-77)
LIG(308,-83,308,-77)
LIG(302,-83,308,-83)
FSYM
SYM  #button
BB(421,-69,430,-61)
TITLE 425 -65  #B2
MODEL 59
PROP                                                                                                                                    
REC(422,-68,6,6,r)
VIS 1
PIN(430,-65,0.000,0.000)B2
LIG(429,-65,430,-65)
LIG(421,-61,421,-69)
LIG(429,-61,421,-61)
LIG(429,-69,429,-61)
LIG(421,-69,429,-69)
LIG(422,-62,422,-68)
LIG(428,-62,422,-62)
LIG(428,-68,428,-62)
LIG(422,-68,428,-68)
FSYM
SYM  #button
BB(216,-84,225,-76)
TITLE 220 -80  #B2
MODEL 59
PROP                                                                                                                                    
REC(217,-83,6,6,r)
VIS 1
PIN(225,-80,0.000,0.000)B2
LIG(224,-80,225,-80)
LIG(216,-76,216,-84)
LIG(224,-76,216,-76)
LIG(224,-84,224,-76)
LIG(216,-84,224,-84)
LIG(217,-77,217,-83)
LIG(223,-77,217,-77)
LIG(223,-83,223,-77)
LIG(217,-83,223,-83)
FSYM
SYM  #button
BB(196,-84,205,-76)
TITLE 200 -80  #B3
MODEL 59
PROP                                                                                                                                    
REC(197,-83,6,6,r)
VIS 1
PIN(205,-80,0.000,0.000)B3
LIG(204,-80,205,-80)
LIG(196,-76,196,-84)
LIG(204,-76,196,-76)
LIG(204,-84,204,-76)
LIG(196,-84,204,-84)
LIG(197,-77,197,-83)
LIG(203,-77,197,-77)
LIG(203,-83,203,-77)
LIG(197,-83,203,-83)
FSYM
SYM  #button
BB(401,-79,410,-71)
TITLE 405 -75  #B3
MODEL 59
PROP                                                                                                                                    
REC(402,-78,6,6,r)
VIS 1
PIN(410,-75,0.000,0.000)B3
LIG(409,-75,410,-75)
LIG(401,-71,401,-79)
LIG(409,-71,401,-71)
LIG(409,-79,409,-71)
LIG(401,-79,409,-79)
LIG(402,-72,402,-78)
LIG(408,-72,402,-72)
LIG(408,-78,408,-72)
LIG(402,-78,408,-78)
FSYM
SYM  #light
BB(503,155,509,169)
TITLE 505 169  #C2
MODEL 49
PROP                                                                                                                                    
REC(504,156,4,4,r)
VIS 1
PIN(505,170,0.000,0.000)C2
LIG(508,161,508,156)
LIG(508,156,507,155)
LIG(504,156,504,161)
LIG(507,166,507,163)
LIG(506,166,509,166)
LIG(506,168,508,166)
LIG(507,168,509,166)
LIG(503,163,509,163)
LIG(505,163,505,170)
LIG(503,161,503,163)
LIG(509,161,503,161)
LIG(509,163,509,161)
LIG(505,155,504,156)
LIG(507,155,505,155)
FSYM
SYM  #light
BB(318,185,324,199)
TITLE 320 199  #C3
MODEL 49
PROP                                                                                                                                    
REC(319,186,4,4,r)
VIS 1
PIN(320,200,0.000,0.000)C3
LIG(323,191,323,186)
LIG(323,186,322,185)
LIG(319,186,319,191)
LIG(322,196,322,193)
LIG(321,196,324,196)
LIG(321,198,323,196)
LIG(322,198,324,196)
LIG(318,193,324,193)
LIG(320,193,320,200)
LIG(318,191,318,193)
LIG(324,191,318,191)
LIG(324,193,324,191)
LIG(320,185,319,186)
LIG(322,185,320,185)
FSYM
SYM  #light
BB(548,180,554,194)
TITLE 550 194  #S0
MODEL 49
PROP                                                                                                                                    
REC(549,181,4,4,r)
VIS 1
PIN(550,195,0.000,0.000)S0
LIG(553,186,553,181)
LIG(553,181,552,180)
LIG(549,181,549,186)
LIG(552,191,552,188)
LIG(551,191,554,191)
LIG(551,193,553,191)
LIG(552,193,554,191)
LIG(548,188,554,188)
LIG(550,188,550,195)
LIG(548,186,548,188)
LIG(554,186,548,186)
LIG(554,188,554,186)
LIG(550,180,549,181)
LIG(552,180,550,180)
FSYM
SYM  #light
BB(513,185,519,199)
TITLE 515 199  #S1
MODEL 49
PROP                                                                                                                                    
REC(514,186,4,4,r)
VIS 1
PIN(515,200,0.000,0.000)S1
LIG(518,191,518,186)
LIG(518,186,517,185)
LIG(514,186,514,191)
LIG(517,196,517,193)
LIG(516,196,519,196)
LIG(516,198,518,196)
LIG(517,198,519,196)
LIG(513,193,519,193)
LIG(515,193,515,200)
LIG(513,191,513,193)
LIG(519,191,513,191)
LIG(519,193,519,191)
LIG(515,185,514,186)
LIG(517,185,515,185)
FSYM
SYM  #light
BB(483,180,489,194)
TITLE 485 194  #S2
MODEL 49
PROP                                                                                                                                    
REC(484,181,4,4,r)
VIS 1
PIN(485,195,0.000,0.000)S2
LIG(488,186,488,181)
LIG(488,181,487,180)
LIG(484,181,484,186)
LIG(487,191,487,188)
LIG(486,191,489,191)
LIG(486,193,488,191)
LIG(487,193,489,191)
LIG(483,188,489,188)
LIG(485,188,485,195)
LIG(483,186,483,188)
LIG(489,186,483,186)
LIG(489,188,489,186)
LIG(485,180,484,181)
LIG(487,180,485,180)
FSYM
SYM  #light
BB(458,180,464,194)
TITLE 460 194  #S3
MODEL 49
PROP                                                                                                                                    
REC(459,181,4,4,r)
VIS 1
PIN(460,195,0.000,0.000)S3
LIG(463,186,463,181)
LIG(463,181,462,180)
LIG(459,181,459,186)
LIG(462,191,462,188)
LIG(461,191,464,191)
LIG(461,193,463,191)
LIG(462,193,464,191)
LIG(458,188,464,188)
LIG(460,188,460,195)
LIG(458,186,458,188)
LIG(464,186,458,186)
LIG(464,188,464,186)
LIG(460,180,459,181)
LIG(462,180,460,180)
FSYM
SYM  #light
BB(308,215,314,229)
TITLE 310 229  #S4
MODEL 49
PROP                                                                                                                                    
REC(309,216,4,4,r)
VIS 1
PIN(310,230,0.000,0.000)S4
LIG(313,221,313,216)
LIG(313,216,312,215)
LIG(309,216,309,221)
LIG(312,226,312,223)
LIG(311,226,314,226)
LIG(311,228,313,226)
LIG(312,228,314,226)
LIG(308,223,314,223)
LIG(310,223,310,230)
LIG(308,221,308,223)
LIG(314,221,308,221)
LIG(314,223,314,221)
LIG(310,215,309,216)
LIG(312,215,310,215)
FSYM
SYM  #light
BB(278,215,284,229)
TITLE 280 229  #S5
MODEL 49
PROP                                                                                                                                    
REC(279,216,4,4,r)
VIS 1
PIN(280,230,0.000,0.000)S5
LIG(283,221,283,216)
LIG(283,216,282,215)
LIG(279,216,279,221)
LIG(282,226,282,223)
LIG(281,226,284,226)
LIG(281,228,283,226)
LIG(282,228,284,226)
LIG(278,223,284,223)
LIG(280,223,280,230)
LIG(278,221,278,223)
LIG(284,221,278,221)
LIG(284,223,284,221)
LIG(280,215,279,216)
LIG(282,215,280,215)
FSYM
SYM  #light
BB(258,215,264,229)
TITLE 260 229  #S6
MODEL 49
PROP                                                                                                                                    
REC(259,216,4,4,r)
VIS 1
PIN(260,230,0.000,0.000)S6
LIG(263,221,263,216)
LIG(263,216,262,215)
LIG(259,216,259,221)
LIG(262,226,262,223)
LIG(261,226,264,226)
LIG(261,228,263,226)
LIG(262,228,264,226)
LIG(258,223,264,223)
LIG(260,223,260,230)
LIG(258,221,258,223)
LIG(264,221,258,221)
LIG(264,223,264,221)
LIG(260,215,259,216)
LIG(262,215,260,215)
FSYM
SYM  #light
BB(223,210,229,224)
TITLE 225 224  #S7
MODEL 49
PROP                                                                                                                                    
REC(224,211,4,4,r)
VIS 1
PIN(225,225,0.000,0.000)S7
LIG(228,216,228,211)
LIG(228,211,227,210)
LIG(224,211,224,216)
LIG(227,221,227,218)
LIG(226,221,229,221)
LIG(226,223,228,221)
LIG(227,223,229,221)
LIG(223,218,229,218)
LIG(225,218,225,225)
LIG(223,216,223,218)
LIG(229,216,223,216)
LIG(229,218,229,216)
LIG(225,210,224,211)
LIG(227,210,225,210)
FSYM
SYM  #vss
BB(290,157,300,165)
TITLE 294 162  #vss
MODEL 0
PROP                                                                                                                                    
REC(290,155,0,0,b)
VIS 0
PIN(295,155,0.000,0.000)vss
LIG(295,155,295,160)
LIG(290,160,300,160)
LIG(290,163,292,160)
LIG(292,163,294,160)
LIG(294,163,296,160)
LIG(296,163,298,160)
FSYM
SYM  #vss
BB(485,77,495,85)
TITLE 489 82  #vss
MODEL 0
PROP                                                                                                                                    
REC(485,75,0,0,b)
VIS 0
PIN(490,75,0.000,0.000)vss
LIG(490,75,490,80)
LIG(485,80,495,80)
LIG(485,83,487,80)
LIG(487,83,489,80)
LIG(489,83,491,80)
LIG(491,83,493,80)
FSYM
SYM  #4_bit_ripple_carry_adder
BB(410,110,500,150)
TITLE 507 120  #4_bit_ripple_carry_adder
MODEL 6000
PROP                                                                                                                                    
REC(415,115,80,30,r)
VIS 5
PIN(490,110,0.000,0.000)A0
PIN(480,110,0.000,0.000)A1
PIN(470,110,0.000,0.000)A2
PIN(460,110,0.000,0.000)A3
PIN(450,110,0.000,0.000)B0
PIN(440,110,0.000,0.000)B1
PIN(430,110,0.000,0.000)B2
PIN(420,110,0.000,0.000)B3
PIN(490,150,0.005,0.004)Cout
PIN(480,150,0.005,0.004)S0
PIN(470,150,0.005,0.004)S1
PIN(460,150,0.005,0.008)S2
PIN(450,150,0.005,0.008)S3
LIG(490,110,490,115)
LIG(480,110,480,115)
LIG(470,110,470,115)
LIG(460,110,460,115)
LIG(450,110,450,115)
LIG(440,110,440,115)
LIG(430,110,430,115)
LIG(420,110,420,115)
LIG(490,145,490,150)
LIG(480,145,480,150)
LIG(470,145,470,150)
LIG(460,145,460,150)
LIG(450,145,450,150)
LIG(495,115,415,115)
LIG(495,115,495,145)
LIG(495,145,415,145)
LIG(415,145,415,115)
VLG module 4_bit_ripple_carry_adder( A0,A1,A2,A3,B0,B1,B2,B3,
VLG Cout,S0,S1,S2,S3);
VLG input A0,A1,A2,A3,B0,B1,B2,B3;
VLG output Cout,S0,S1,S2,S3;
VLG wire w15,w16,w17,w18,w19,w20,w21,w22;
VLG wire w23,w24,w25,w26,w27,w28,w29,w30;
VLG wire w31,w32,w33,w34,w35,w36,w37;
VLG pmos #(1) pmos_1_1(w18,B3,A3); //  
VLG nmos #(1) nmos_2_2(w18,w19,A3); //  
VLG pmos #(1) pmos_3_3(w21,w20,w15); //  
VLG nmos #(1) nmos_4_4(w21,w22,w15); //  
VLG pmos #(2) pmos_5_5(w20,vdd,w18); //  
VLG nmos #(2) nmos_6_6(w20,vss,w18); //  
VLG pmos #(1) pmos_7_7(S3,vdd,w21); //  
VLG nmos #(1) nmos_8_8(S3,vss,w21); //  
VLG pmos #(1) pmos_9_9(Cout,w15,w20); //  
VLG nmos #(1) nmos_10_10(Cout,A3,w20); //  
VLG pmos #(1) pmos_11_11(w22,w15,w20); //  
VLG nmos #(1) nmos_12_12(w19,vss,B3); //  
VLG pmos #(1) pmos_13_13(w19,A3,B3); //  
VLG nmos #(1) nmos_14_14(w22,vss,w20); //  
VLG pmos #(1) pmos_1_15(w23,B2,A2); //  
VLG nmos #(1) nmos_2_16(w23,w24,A2); //  
VLG pmos #(1) pmos_3_17(w26,w25,w16); //  
VLG nmos #(1) nmos_4_18(w26,w27,w16); //  
VLG pmos #(2) pmos_5_19(w25,vdd,w23); //  
VLG nmos #(2) nmos_6_20(w25,vss,w23); //  
VLG pmos #(1) pmos_7_21(S2,vdd,w26); //  
VLG nmos #(1) nmos_8_22(S2,vss,w26); //  
VLG pmos #(2) pmos_9_23(w15,w16,w25); //  
VLG nmos #(2) nmos_10_24(w15,A2,w25); //  
VLG pmos #(1) pmos_11_25(w27,w16,w25); //  
VLG nmos #(1) nmos_12_26(w24,vss,B2); //  
VLG pmos #(1) pmos_13_27(w24,A2,B2); //  
VLG nmos #(1) nmos_14_28(w27,vss,w25); //  
VLG pmos #(1) pmos_1_29(w28,B1,A1); //  
VLG nmos #(1) nmos_2_30(w28,w29,A1); //  
VLG pmos #(1) pmos_3_31(w31,w30,w17); //  
VLG nmos #(1) nmos_4_32(w31,w32,w17); //  
VLG pmos #(2) pmos_5_33(w30,vdd,w28); //  
VLG nmos #(2) nmos_6_34(w30,vss,w28); //  
VLG pmos #(1) pmos_7_35(S1,vdd,w31); //  
VLG nmos #(1) nmos_8_36(S1,vss,w31); //  
VLG pmos #(2) pmos_9_37(w16,w17,w30); //  
VLG nmos #(2) nmos_10_38(w16,A1,w30); //  
VLG pmos #(1) pmos_11_39(w32,w17,w30); //  
VLG nmos #(1) nmos_12_40(w29,vss,B1); //  
VLG pmos #(1) pmos_13_41(w29,A1,B1); //  
VLG nmos #(1) nmos_14_42(w32,vss,w30); //  
VLG pmos #(1) pmos_1_43(w33,B0,A0); //  
VLG nmos #(1) nmos_2_44(w33,w34,A0); //  
VLG pmos #(1) pmos_3_45(w36,w35,vss); //  
VLG nmos #(1) nmos_4_46(w36,w37,vss); //  
VLG pmos #(2) pmos_5_47(w35,vdd,w33); //  
VLG nmos #(2) nmos_6_48(w35,vss,w33); //  
VLG pmos #(1) pmos_7_49(S0,vdd,w36); //  
VLG nmos #(1) nmos_8_50(S0,vss,w36); //  
VLG pmos #(2) pmos_9_51(w17,vss,w35); //  
VLG nmos #(2) nmos_10_52(w17,A0,w35); //  
VLG pmos #(1) pmos_11_53(w37,vss,w35); //  
VLG nmos #(1) nmos_12_54(w34,vss,B0); //  
VLG pmos #(1) pmos_13_55(w34,A0,B0); //  
VLG nmos #(1) nmos_14_56(w37,vss,w35); //  
VLG endmodule
FSYM
SYM  #vss
BB(500,112,510,120)
TITLE 504 117  #vss
MODEL 0
PROP                                                                                                                                    
REC(500,110,0,0,b)
VIS 0
PIN(505,110,0.000,0.000)vss
LIG(505,110,505,115)
LIG(500,115,510,115)
LIG(500,118,502,115)
LIG(502,118,504,115)
LIG(504,118,506,115)
LIG(506,118,508,115)
FSYM
SYM  #4_bit_ripple_carry_adder
BB(200,155,290,195)
TITLE 297 165  #4_bit_ripple_carry_adder
MODEL 6000
PROP                                                                                                                                    
REC(205,160,80,30,r)
VIS 5
PIN(280,155,0.000,0.000)A0
PIN(270,155,0.000,0.000)A1
PIN(260,155,0.000,0.000)A2
PIN(250,155,0.000,0.000)A3
PIN(240,155,0.000,0.000)B0
PIN(230,155,0.000,0.000)B1
PIN(220,155,0.000,0.000)B2
PIN(210,155,0.000,0.000)B3
PIN(280,195,0.005,0.004)Cout
PIN(270,195,0.005,0.004)S0
PIN(260,195,0.005,0.004)S1
PIN(250,195,0.005,0.004)S2
PIN(240,195,0.005,0.004)S3
LIG(280,155,280,160)
LIG(270,155,270,160)
LIG(260,155,260,160)
LIG(250,155,250,160)
LIG(240,155,240,160)
LIG(230,155,230,160)
LIG(220,155,220,160)
LIG(210,155,210,160)
LIG(280,190,280,195)
LIG(270,190,270,195)
LIG(260,190,260,195)
LIG(250,190,250,195)
LIG(240,190,240,195)
LIG(285,160,205,160)
LIG(285,160,285,190)
LIG(285,190,205,190)
LIG(205,190,205,160)
VLG module 4_bit_ripple_carry_adder( A0,A1,A2,A3,B0,B1,B2,B3,
VLG Cout,S0,S1,S2,S3);
VLG input A0,A1,A2,A3,B0,B1,B2,B3;
VLG output Cout,S0,S1,S2,S3;
VLG wire w15,w16,w17,w18,w19,w20,w21,w22;
VLG wire w23,w24,w25,w26,w27,w28,w29,w30;
VLG wire w31,w32,w33,w34,w35,w36,w37;
VLG pmos #(1) pmos_1_1(w18,B3,A3); //  
VLG nmos #(1) nmos_2_2(w18,w19,A3); //  
VLG pmos #(1) pmos_3_3(w21,w20,w15); //  
VLG nmos #(1) nmos_4_4(w21,w22,w15); //  
VLG pmos #(2) pmos_5_5(w20,vdd,w18); //  
VLG nmos #(2) nmos_6_6(w20,vss,w18); //  
VLG pmos #(1) pmos_7_7(S3,vdd,w21); //  
VLG nmos #(1) nmos_8_8(S3,vss,w21); //  
VLG pmos #(1) pmos_9_9(Cout,w15,w20); //  
VLG nmos #(1) nmos_10_10(Cout,A3,w20); //  
VLG pmos #(1) pmos_11_11(w22,w15,w20); //  
VLG nmos #(1) nmos_12_12(w19,vss,B3); //  
VLG pmos #(1) pmos_13_13(w19,A3,B3); //  
VLG nmos #(1) nmos_14_14(w22,vss,w20); //  
VLG pmos #(1) pmos_1_15(w23,B2,A2); //  
VLG nmos #(1) nmos_2_16(w23,w24,A2); //  
VLG pmos #(1) pmos_3_17(w26,w25,w16); //  
VLG nmos #(1) nmos_4_18(w26,w27,w16); //  
VLG pmos #(2) pmos_5_19(w25,vdd,w23); //  
VLG nmos #(2) nmos_6_20(w25,vss,w23); //  
VLG pmos #(1) pmos_7_21(S2,vdd,w26); //  
VLG nmos #(1) nmos_8_22(S2,vss,w26); //  
VLG pmos #(2) pmos_9_23(w15,w16,w25); //  
VLG nmos #(2) nmos_10_24(w15,A2,w25); //  
VLG pmos #(1) pmos_11_25(w27,w16,w25); //  
VLG nmos #(1) nmos_12_26(w24,vss,B2); //  
VLG pmos #(1) pmos_13_27(w24,A2,B2); //  
VLG nmos #(1) nmos_14_28(w27,vss,w25); //  
VLG pmos #(1) pmos_1_29(w28,B1,A1); //  
VLG nmos #(1) nmos_2_30(w28,w29,A1); //  
VLG pmos #(1) pmos_3_31(w31,w30,w17); //  
VLG nmos #(1) nmos_4_32(w31,w32,w17); //  
VLG pmos #(2) pmos_5_33(w30,vdd,w28); //  
VLG nmos #(2) nmos_6_34(w30,vss,w28); //  
VLG pmos #(1) pmos_7_35(S1,vdd,w31); //  
VLG nmos #(1) nmos_8_36(S1,vss,w31); //  
VLG pmos #(2) pmos_9_37(w16,w17,w30); //  
VLG nmos #(2) nmos_10_38(w16,A1,w30); //  
VLG pmos #(1) pmos_11_39(w32,w17,w30); //  
VLG nmos #(1) nmos_12_40(w29,vss,B1); //  
VLG pmos #(1) pmos_13_41(w29,A1,B1); //  
VLG nmos #(1) nmos_14_42(w32,vss,w30); //  
VLG pmos #(1) pmos_1_43(w33,B0,A0); //  
VLG nmos #(1) nmos_2_44(w33,w34,A0); //  
VLG pmos #(1) pmos_3_45(w36,w35,vss); //  
VLG nmos #(1) nmos_4_46(w36,w37,vss); //  
VLG pmos #(2) pmos_5_47(w35,vdd,w33); //  
VLG nmos #(2) nmos_6_48(w35,vss,w33); //  
VLG pmos #(1) pmos_7_49(S0,vdd,w36); //  
VLG nmos #(1) nmos_8_50(S0,vss,w36); //  
VLG pmos #(2) pmos_9_51(w17,vss,w35); //  
VLG nmos #(2) nmos_10_52(w17,A0,w35); //  
VLG pmos #(1) pmos_11_53(w37,vss,w35); //  
VLG nmos #(1) nmos_12_54(w34,vss,B0); //  
VLG pmos #(1) pmos_13_55(w34,A0,B0); //  
VLG nmos #(1) nmos_14_56(w37,vss,w35); //  
VLG endmodule
FSYM
SYM  #4_bit_ripple_carry_adder
BB(340,40,430,80)
TITLE 437 50  #4_bit_ripple_carry_adder
MODEL 6000
PROP                                                                                                                                    
REC(345,45,80,30,r)
VIS 5
PIN(420,40,0.000,0.000)A0
PIN(410,40,0.000,0.000)A1
PIN(400,40,0.000,0.000)A2
PIN(390,40,0.000,0.000)A3
PIN(380,40,0.000,0.000)B0
PIN(370,40,0.000,0.000)B1
PIN(360,40,0.000,0.000)B2
PIN(350,40,0.000,0.000)B3
PIN(420,80,0.005,0.008)Cout
PIN(410,80,0.005,0.007)S0
PIN(400,80,0.005,0.007)S1
PIN(390,80,0.005,0.007)S2
PIN(380,80,0.005,0.007)S3
LIG(420,40,420,45)
LIG(410,40,410,45)
LIG(400,40,400,45)
LIG(390,40,390,45)
LIG(380,40,380,45)
LIG(370,40,370,45)
LIG(360,40,360,45)
LIG(350,40,350,45)
LIG(420,75,420,80)
LIG(410,75,410,80)
LIG(400,75,400,80)
LIG(390,75,390,80)
LIG(380,75,380,80)
LIG(425,45,345,45)
LIG(425,45,425,75)
LIG(425,75,345,75)
LIG(345,75,345,45)
VLG module 4_bit_ripple_carry_adder( A0,A1,A2,A3,B0,B1,B2,B3,
VLG Cout,S0,S1,S2,S3);
VLG input A0,A1,A2,A3,B0,B1,B2,B3;
VLG output Cout,S0,S1,S2,S3;
VLG wire w15,w16,w17,w18,w19,w20,w21,w22;
VLG wire w23,w24,w25,w26,w27,w28,w29,w30;
VLG wire w31,w32,w33,w34,w35,w36,w37;
VLG pmos #(1) pmos_1_1(w18,B3,A3); //  
VLG nmos #(1) nmos_2_2(w18,w19,A3); //  
VLG pmos #(1) pmos_3_3(w21,w20,w15); //  
VLG nmos #(1) nmos_4_4(w21,w22,w15); //  
VLG pmos #(2) pmos_5_5(w20,vdd,w18); //  
VLG nmos #(2) nmos_6_6(w20,vss,w18); //  
VLG pmos #(1) pmos_7_7(S3,vdd,w21); //  
VLG nmos #(1) nmos_8_8(S3,vss,w21); //  
VLG pmos #(1) pmos_9_9(Cout,w15,w20); //  
VLG nmos #(1) nmos_10_10(Cout,A3,w20); //  
VLG pmos #(1) pmos_11_11(w22,w15,w20); //  
VLG nmos #(1) nmos_12_12(w19,vss,B3); //  
VLG pmos #(1) pmos_13_13(w19,A3,B3); //  
VLG nmos #(1) nmos_14_14(w22,vss,w20); //  
VLG pmos #(1) pmos_1_15(w23,B2,A2); //  
VLG nmos #(1) nmos_2_16(w23,w24,A2); //  
VLG pmos #(1) pmos_3_17(w26,w25,w16); //  
VLG nmos #(1) nmos_4_18(w26,w27,w16); //  
VLG pmos #(2) pmos_5_19(w25,vdd,w23); //  
VLG nmos #(2) nmos_6_20(w25,vss,w23); //  
VLG pmos #(1) pmos_7_21(S2,vdd,w26); //  
VLG nmos #(1) nmos_8_22(S2,vss,w26); //  
VLG pmos #(2) pmos_9_23(w15,w16,w25); //  
VLG nmos #(2) nmos_10_24(w15,A2,w25); //  
VLG pmos #(1) pmos_11_25(w27,w16,w25); //  
VLG nmos #(1) nmos_12_26(w24,vss,B2); //  
VLG pmos #(1) pmos_13_27(w24,A2,B2); //  
VLG nmos #(1) nmos_14_28(w27,vss,w25); //  
VLG pmos #(1) pmos_1_29(w28,B1,A1); //  
VLG nmos #(1) nmos_2_30(w28,w29,A1); //  
VLG pmos #(1) pmos_3_31(w31,w30,w17); //  
VLG nmos #(1) nmos_4_32(w31,w32,w17); //  
VLG pmos #(2) pmos_5_33(w30,vdd,w28); //  
VLG nmos #(2) nmos_6_34(w30,vss,w28); //  
VLG pmos #(1) pmos_7_35(S1,vdd,w31); //  
VLG nmos #(1) nmos_8_36(S1,vss,w31); //  
VLG pmos #(2) pmos_9_37(w16,w17,w30); //  
VLG nmos #(2) nmos_10_38(w16,A1,w30); //  
VLG pmos #(1) pmos_11_39(w32,w17,w30); //  
VLG nmos #(1) nmos_12_40(w29,vss,B1); //  
VLG pmos #(1) pmos_13_41(w29,A1,B1); //  
VLG nmos #(1) nmos_14_42(w32,vss,w30); //  
VLG pmos #(1) pmos_1_43(w33,B0,A0); //  
VLG nmos #(1) nmos_2_44(w33,w34,A0); //  
VLG pmos #(1) pmos_3_45(w36,w35,vss); //  
VLG nmos #(1) nmos_4_46(w36,w37,vss); //  
VLG pmos #(2) pmos_5_47(w35,vdd,w33); //  
VLG nmos #(2) nmos_6_48(w35,vss,w33); //  
VLG pmos #(1) pmos_7_49(S0,vdd,w36); //  
VLG nmos #(1) nmos_8_50(S0,vss,w36); //  
VLG pmos #(2) pmos_9_51(w17,vss,w35); //  
VLG nmos #(2) nmos_10_52(w17,A0,w35); //  
VLG pmos #(1) pmos_11_53(w37,vss,w35); //  
VLG nmos #(1) nmos_12_54(w34,vss,B0); //  
VLG pmos #(1) pmos_13_55(w34,A0,B0); //  
VLG nmos #(1) nmos_14_56(w37,vss,w35); //  
VLG endmodule
FSYM
SYM  #vedic_multiplier_using_full_adder14T
BB(510,-45,560,-5)
TITLE 567 -35  #2x2 vedic multiplier
MODEL 6000
PROP                                                                                                                                    
REC(515,-40,40,30,r)
VIS 5
PIN(550,-45,0.000,0.000)A0
PIN(540,-45,0.000,0.000)A1
PIN(530,-45,0.000,0.000)B0
PIN(520,-45,0.000,0.000)B1
PIN(550,-5,0.005,0.008)COUT
PIN(540,-5,0.005,0.003)S0
PIN(530,-5,0.005,0.004)S1
PIN(520,-5,0.005,0.008)S2
LIG(550,-45,550,-40)
LIG(540,-45,540,-40)
LIG(530,-45,530,-40)
LIG(520,-45,520,-40)
LIG(550,-10,550,-5)
LIG(540,-10,540,-5)
LIG(530,-10,530,-5)
LIG(520,-10,520,-5)
LIG(555,-40,515,-40)
LIG(555,-40,555,-10)
LIG(555,-10,515,-10)
LIG(515,-10,515,-40)
VLG module vedic_multiplier_using_full_adder14T( A0,A1,B0,B1,COUT,S0,S1,S2);
VLG input A0,A1,B0,B1;
VLG output COUT,S0,S1,S2;
VLG wire w10,w11,w12,w13,w14,w15,w16,w17;
VLG wire w18,w19,w20,w21,w22,w23;
VLG and #(2) and2_1(S0,A0,B0);
VLG and #(2) and2_2(w10,A1,B0);
VLG and #(3) and2_3(w11,A0,B1);
VLG and #(3) and2_4(w13,A1,B1);
VLG pmos #(1) pmos_1_5(w14,w10,vss); //  
VLG nmos #(1) nmos_2_6(w14,w15,vss); //  
VLG pmos #(1) pmos_3_7(w17,w16,w11); //  
VLG nmos #(1) nmos_4_8(w17,w18,w11); //  
VLG pmos #(2) pmos_5_9(w16,vdd,w14); //  
VLG nmos #(2) nmos_6_10(w16,vss,w14); //  
VLG pmos #(1) pmos_7_11(S1,vdd,w17); //  
VLG nmos #(1) nmos_8_12(S1,vss,w17); //  
VLG pmos #(2) pmos_9_13(w12,w11,w16); //  
VLG nmos #(2) nmos_10_14(w12,vss,w16); //  
VLG pmos #(1) pmos_11_15(w18,w11,w16); //  
VLG nmos #(1) nmos_12_16(w15,vss,w10); //  
VLG pmos #(1) pmos_13_17(w15,vss,w10); //  
VLG nmos #(1) nmos_14_18(w18,vss,w16); //  
VLG pmos #(1) pmos_1_19(w19,w12,vss); //  
VLG nmos #(1) nmos_2_20(w19,w20,vss); //  
VLG pmos #(1) pmos_3_21(w22,w21,w13); //  
VLG nmos #(1) nmos_4_22(w22,w23,w13); //  
VLG pmos #(2) pmos_5_23(w21,vdd,w19); //  
VLG nmos #(2) nmos_6_24(w21,vss,w19); //  
VLG pmos #(1) pmos_7_25(S2,vdd,w22); //  
VLG nmos #(1) nmos_8_26(S2,vss,w22); //  
VLG pmos #(1) pmos_9_27(COUT,w13,w21); //  
VLG nmos #(1) nmos_10_28(COUT,vss,w21); //  
VLG pmos #(1) pmos_11_29(w23,w13,w21); //  
VLG nmos #(1) nmos_12_30(w20,vss,w12); //  
VLG pmos #(1) pmos_13_31(w20,vss,w12); //  
VLG nmos #(1) nmos_14_32(w23,vss,w21); //  
VLG endmodule
FSYM
SYM  #vedic_multiplier_using_full_adder14T
BB(405,-45,455,-5)
TITLE 462 -35  #2x2 vedic multiplier
MODEL 6000
PROP                                                                                                                                    
REC(410,-40,40,30,r)
VIS 5
PIN(445,-45,0.000,0.000)A0
PIN(435,-45,0.000,0.000)A1
PIN(425,-45,0.000,0.000)B0
PIN(415,-45,0.000,0.000)B1
PIN(445,-5,0.005,0.008)COUT
PIN(435,-5,0.005,0.007)S0
PIN(425,-5,0.005,0.008)S1
PIN(415,-5,0.005,0.008)S2
LIG(445,-45,445,-40)
LIG(435,-45,435,-40)
LIG(425,-45,425,-40)
LIG(415,-45,415,-40)
LIG(445,-10,445,-5)
LIG(435,-10,435,-5)
LIG(425,-10,425,-5)
LIG(415,-10,415,-5)
LIG(450,-40,410,-40)
LIG(450,-40,450,-10)
LIG(450,-10,410,-10)
LIG(410,-10,410,-40)
VLG module vedic_multiplier_using_full_adder14T( A0,A1,B0,B1,COUT,S0,S1,S2);
VLG input A0,A1,B0,B1;
VLG output COUT,S0,S1,S2;
VLG wire w10,w11,w12,w13,w14,w15,w16,w17;
VLG wire w18,w19,w20,w21,w22,w23;
VLG and #(2) and2_1(S0,A0,B0);
VLG and #(2) and2_2(w10,A1,B0);
VLG and #(3) and2_3(w11,A0,B1);
VLG and #(3) and2_4(w13,A1,B1);
VLG pmos #(1) pmos_1_5(w14,w10,vss); //  
VLG nmos #(1) nmos_2_6(w14,w15,vss); //  
VLG pmos #(1) pmos_3_7(w17,w16,w11); //  
VLG nmos #(1) nmos_4_8(w17,w18,w11); //  
VLG pmos #(2) pmos_5_9(w16,vdd,w14); //  
VLG nmos #(2) nmos_6_10(w16,vss,w14); //  
VLG pmos #(1) pmos_7_11(S1,vdd,w17); //  
VLG nmos #(1) nmos_8_12(S1,vss,w17); //  
VLG pmos #(2) pmos_9_13(w12,w11,w16); //  
VLG nmos #(2) nmos_10_14(w12,vss,w16); //  
VLG pmos #(1) pmos_11_15(w18,w11,w16); //  
VLG nmos #(1) nmos_12_16(w15,vss,w10); //  
VLG pmos #(1) pmos_13_17(w15,vss,w10); //  
VLG nmos #(1) nmos_14_18(w18,vss,w16); //  
VLG pmos #(1) pmos_1_19(w19,w12,vss); //  
VLG nmos #(1) nmos_2_20(w19,w20,vss); //  
VLG pmos #(1) pmos_3_21(w22,w21,w13); //  
VLG nmos #(1) nmos_4_22(w22,w23,w13); //  
VLG pmos #(2) pmos_5_23(w21,vdd,w19); //  
VLG nmos #(2) nmos_6_24(w21,vss,w19); //  
VLG pmos #(1) pmos_7_25(S2,vdd,w22); //  
VLG nmos #(1) nmos_8_26(S2,vss,w22); //  
VLG pmos #(1) pmos_9_27(COUT,w13,w21); //  
VLG nmos #(1) nmos_10_28(COUT,vss,w21); //  
VLG pmos #(1) pmos_11_29(w23,w13,w21); //  
VLG nmos #(1) nmos_12_30(w20,vss,w12); //  
VLG pmos #(1) pmos_13_31(w20,vss,w12); //  
VLG nmos #(1) nmos_14_32(w23,vss,w21); //  
VLG endmodule
FSYM
SYM  #vedic_multiplier_using_full_adder14T
BB(305,-45,355,-5)
TITLE 362 -35  #2x2 vedic multiplier
MODEL 6000
PROP                                                                                                                                    
REC(310,-40,40,30,r)
VIS 5
PIN(345,-45,0.000,0.000)A0
PIN(335,-45,0.000,0.000)A1
PIN(325,-45,0.000,0.000)B0
PIN(315,-45,0.000,0.000)B1
PIN(345,-5,0.005,0.007)COUT
PIN(335,-5,0.005,0.006)S0
PIN(325,-5,0.005,0.007)S1
PIN(315,-5,0.005,0.007)S2
LIG(345,-45,345,-40)
LIG(335,-45,335,-40)
LIG(325,-45,325,-40)
LIG(315,-45,315,-40)
LIG(345,-10,345,-5)
LIG(335,-10,335,-5)
LIG(325,-10,325,-5)
LIG(315,-10,315,-5)
LIG(350,-40,310,-40)
LIG(350,-40,350,-10)
LIG(350,-10,310,-10)
LIG(310,-10,310,-40)
VLG module vedic_multiplier_using_full_adder14T( A0,A1,B0,B1,COUT,S0,S1,S2);
VLG input A0,A1,B0,B1;
VLG output COUT,S0,S1,S2;
VLG wire w10,w11,w12,w13,w14,w15,w16,w17;
VLG wire w18,w19,w20,w21,w22,w23;
VLG and #(2) and2_1(S0,A0,B0);
VLG and #(2) and2_2(w10,A1,B0);
VLG and #(3) and2_3(w11,A0,B1);
VLG and #(3) and2_4(w13,A1,B1);
VLG pmos #(1) pmos_1_5(w14,w10,vss); //  
VLG nmos #(1) nmos_2_6(w14,w15,vss); //  
VLG pmos #(1) pmos_3_7(w17,w16,w11); //  
VLG nmos #(1) nmos_4_8(w17,w18,w11); //  
VLG pmos #(2) pmos_5_9(w16,vdd,w14); //  
VLG nmos #(2) nmos_6_10(w16,vss,w14); //  
VLG pmos #(1) pmos_7_11(S1,vdd,w17); //  
VLG nmos #(1) nmos_8_12(S1,vss,w17); //  
VLG pmos #(2) pmos_9_13(w12,w11,w16); //  
VLG nmos #(2) nmos_10_14(w12,vss,w16); //  
VLG pmos #(1) pmos_11_15(w18,w11,w16); //  
VLG nmos #(1) nmos_12_16(w15,vss,w10); //  
VLG pmos #(1) pmos_13_17(w15,vss,w10); //  
VLG nmos #(1) nmos_14_18(w18,vss,w16); //  
VLG pmos #(1) pmos_1_19(w19,w12,vss); //  
VLG nmos #(1) nmos_2_20(w19,w20,vss); //  
VLG pmos #(1) pmos_3_21(w22,w21,w13); //  
VLG nmos #(1) nmos_4_22(w22,w23,w13); //  
VLG pmos #(2) pmos_5_23(w21,vdd,w19); //  
VLG nmos #(2) nmos_6_24(w21,vss,w19); //  
VLG pmos #(1) pmos_7_25(S2,vdd,w22); //  
VLG nmos #(1) nmos_8_26(S2,vss,w22); //  
VLG pmos #(1) pmos_9_27(COUT,w13,w21); //  
VLG nmos #(1) nmos_10_28(COUT,vss,w21); //  
VLG pmos #(1) pmos_11_29(w23,w13,w21); //  
VLG nmos #(1) nmos_12_30(w20,vss,w12); //  
VLG pmos #(1) pmos_13_31(w20,vss,w12); //  
VLG nmos #(1) nmos_14_32(w23,vss,w21); //  
VLG endmodule
FSYM
SYM  #vedic_multiplier_using_full_adder14T
BB(200,-45,250,-5)
TITLE 257 -35  #2x2 vedic multiplier
MODEL 6000
PROP                                                                                                                                    
REC(205,-40,40,30,r)
VIS 5
PIN(240,-45,0.000,0.000)A0
PIN(230,-45,0.000,0.000)A1
PIN(220,-45,0.000,0.000)B0
PIN(210,-45,0.000,0.000)B1
PIN(240,-5,0.005,0.007)COUT
PIN(230,-5,0.005,0.006)S0
PIN(220,-5,0.005,0.007)S1
PIN(210,-5,0.005,0.007)S2
LIG(240,-45,240,-40)
LIG(230,-45,230,-40)
LIG(220,-45,220,-40)
LIG(210,-45,210,-40)
LIG(240,-10,240,-5)
LIG(230,-10,230,-5)
LIG(220,-10,220,-5)
LIG(210,-10,210,-5)
LIG(245,-40,205,-40)
LIG(245,-40,245,-10)
LIG(245,-10,205,-10)
LIG(205,-10,205,-40)
VLG module vedic_multiplier_using_full_adder14T( A0,A1,B0,B1,COUT,S0,S1,S2);
VLG input A0,A1,B0,B1;
VLG output COUT,S0,S1,S2;
VLG wire w10,w11,w12,w13,w14,w15,w16,w17;
VLG wire w18,w19,w20,w21,w22,w23;
VLG and #(2) and2_1(S0,A0,B0);
VLG and #(2) and2_2(w10,A1,B0);
VLG and #(3) and2_3(w11,A0,B1);
VLG and #(3) and2_4(w13,A1,B1);
VLG pmos #(1) pmos_1_5(w14,w10,vss); //  
VLG nmos #(1) nmos_2_6(w14,w15,vss); //  
VLG pmos #(1) pmos_3_7(w17,w16,w11); //  
VLG nmos #(1) nmos_4_8(w17,w18,w11); //  
VLG pmos #(2) pmos_5_9(w16,vdd,w14); //  
VLG nmos #(2) nmos_6_10(w16,vss,w14); //  
VLG pmos #(1) pmos_7_11(S1,vdd,w17); //  
VLG nmos #(1) nmos_8_12(S1,vss,w17); //  
VLG pmos #(2) pmos_9_13(w12,w11,w16); //  
VLG nmos #(2) nmos_10_14(w12,vss,w16); //  
VLG pmos #(1) pmos_11_15(w18,w11,w16); //  
VLG nmos #(1) nmos_12_16(w15,vss,w10); //  
VLG pmos #(1) pmos_13_17(w15,vss,w10); //  
VLG nmos #(1) nmos_14_18(w18,vss,w16); //  
VLG pmos #(1) pmos_1_19(w19,w12,vss); //  
VLG nmos #(1) nmos_2_20(w19,w20,vss); //  
VLG pmos #(1) pmos_3_21(w22,w21,w13); //  
VLG nmos #(1) nmos_4_22(w22,w23,w13); //  
VLG pmos #(2) pmos_5_23(w21,vdd,w19); //  
VLG nmos #(2) nmos_6_24(w21,vss,w19); //  
VLG pmos #(1) pmos_7_25(S2,vdd,w22); //  
VLG nmos #(1) nmos_8_26(S2,vss,w22); //  
VLG pmos #(1) pmos_9_27(COUT,w13,w21); //  
VLG nmos #(1) nmos_10_28(COUT,vss,w21); //  
VLG pmos #(1) pmos_11_29(w23,w13,w21); //  
VLG nmos #(1) nmos_12_30(w20,vss,w12); //  
VLG pmos #(1) pmos_13_31(w20,vss,w12); //  
VLG nmos #(1) nmos_14_32(w23,vss,w21); //  
VLG endmodule
FSYM
CNC(325 -75)
LIG(380,110,420,110)
LIG(380,80,380,110)
LIG(540,195,550,195)
LIG(315,-5,315,35)
LIG(315,35,350,35)
LIG(350,35,350,40)
LIG(325,-5,325,25)
LIG(325,25,360,25)
LIG(360,25,360,40)
LIG(540,-5,540,195)
LIG(390,80,390,100)
LIG(410,-75,410,-45)
LIG(300,200,320,200)
LIG(300,195,300,200)
LIG(280,195,300,195)
LIG(335,-5,335,20)
LIG(335,20,370,20)
LIG(370,20,370,40)
LIG(300,230,310,230)
LIG(300,205,300,230)
LIG(345,-5,345,15)
LIG(270,205,300,205)
LIG(270,195,270,205)
LIG(275,230,280,230)
LIG(345,15,380,15)
LIG(380,15,380,40)
LIG(415,-5,415,20)
LIG(390,20,415,20)
LIG(390,20,390,40)
LIG(275,210,275,230)
LIG(260,210,275,210)
LIG(400,40,400,30)
LIG(400,30,425,30)
LIG(425,-5,425,30)
LIG(410,40,410,35)
LIG(260,195,260,210)
LIG(240,195,240,225)
LIG(225,225,240,225)
LIG(255,230,260,230)
LIG(410,35,435,35)
LIG(435,35,435,-5)
LIG(255,195,255,230)
LIG(445,-5,445,40)
LIG(420,40,445,40)
LIG(250,195,255,195)
LIG(420,80,420,95)
LIG(555,-45,550,-45)
LIG(210,-5,210,155)
LIG(220,-5,220,155)
LIG(555,-60,555,-45)
LIG(565,-60,555,-60)
LIG(545,-45,540,-45)
LIG(545,-60,545,-45)
LIG(240,-5,240,155)
LIG(550,-60,545,-60)
LIG(530,-60,530,-45)
LIG(250,155,250,95)
LIG(535,-60,530,-60)
LIG(520,-60,520,-45)
LIG(450,-45,445,-45)
LIG(450,-60,450,-45)
LIG(460,-60,450,-60)
LIG(440,-45,435,-45)
LIG(450,150,450,160)
LIG(440,-80,440,-45)
LIG(445,-80,440,-80)
LIG(450,160,315,160)
LIG(425,-65,425,-45)
LIG(430,-65,425,-65)
LIG(460,150,460,165)
LIG(410,-45,415,-45)
LIG(355,-70,365,-70)
LIG(315,160,315,135)
LIG(355,-45,355,-70)
LIG(345,-45,355,-45)
LIG(355,-85,355,-80)
LIG(340,-80,355,-80)
LIG(340,-75,340,-80)
LIG(335,-75,340,-75)
LIG(335,-85,325,-75)
LIG(335,-85,325,-75)
LIG(310,-70,315,-70)
LIG(310,-80,310,-70)
LIG(265,-75,265,-65)
LIG(240,-65,265,-65)
LIG(305,165,460,165)
LIG(240,-45,240,-65)
LIG(240,-80,240,-70)
LIG(305,165,305,120)
LIG(230,-70,240,-70)
LIG(220,-70,225,-70)
LIG(225,-80,225,-70)
LIG(205,-70,210,-70)
LIG(205,-80,205,-70)
LIG(335,-45,335,-75)
LIG(325,-45,325,-75)
LIG(315,-45,315,-70)
LIG(230,-45,230,-70)
LIG(220,-45,220,-70)
LIG(210,-45,210,-70)
LIG(490,110,505,110)
LIG(480,75,490,75)
LIG(480,110,480,75)
LIG(470,100,550,100)
LIG(550,-5,550,100)
LIG(260,120,305,120)
LIG(470,110,470,100)
LIG(460,90,460,110)
LIG(260,120,260,155)
LIG(520,90,460,90)
LIG(520,-5,520,90)
LIG(450,85,450,110)
LIG(410,85,450,85)
LIG(410,80,410,85)
LIG(270,135,315,135)
LIG(440,90,440,110)
LIG(400,90,440,90)
LIG(270,135,270,155)
LIG(400,80,400,90)
LIG(250,95,420,95)
LIG(280,155,295,155)
LIG(430,100,430,110)
LIG(390,100,430,100)
LIG(515,200,530,200)
LIG(470,150,470,195)
LIG(460,195,470,195)
LIG(480,150,480,195)
LIG(480,195,485,195)
LIG(530,-5,530,200)
LIG(230,-5,230,155)
LIG(490,150,495,150)
LIG(495,150,495,170)
LIG(495,170,505,170)
FFIG C:\Users\colle\Downloads\Dsch39\Dsch39\system\4x4 vedic multiplier.sch
