{
	"auto_complete":
	{
		"selected_items":
		[
			[
				"d",
				"DSS"
			],
			[
				"w",
				"WORD"
			],
			[
				"m",
				"misc_sel"
			],
			[
				"end",
				"endmodule"
			],
			[
				"reg",
				"reg_sel"
			],
			[
				"re",
				"reg_sel_out"
			],
			[
				"mis",
				"misc_sel_out"
			],
			[
				"TEM",
				"tempMFC"
			],
			[
				"sRT",
				"SR_Flags_Out"
			],
			[
				"RAM",
				"RW_RAM"
			],
			[
				"S",
				"SRB"
			],
			[
				"Se",
				"SE_EN"
			],
			[
				"SS",
				"SSAB"
			],
			[
				"st",
				"STA"
			],
			[
				"SAL",
				"SALUB"
			],
			[
				"SR",
				"SR_EN"
			],
			[
				"mdr",
				"MDR_EN"
			],
			[
				"cl",
				"CLR"
			],
			[
				"md",
				"MDR_EN"
			],
			[
				"EN",
				"end"
			],
			[
				"C",
				"CIn"
			],
			[
				"O",
				"Out"
			],
			[
				"Data",
				"DataOut"
			],
			[
				"c",
				"CLK"
			],
			[
				"e",
				"registerEnable"
			],
			[
				"r",
				"registerEnable"
			],
			[
				"da",
				"DataSize"
			]
		]
	},
	"buffers":
	[
		{
			"file": "ARMSIM/data_size_selector.v",
			"settings":
			{
				"buffer_size": 1084,
				"line_ending": "Windows",
				"name": "module data_size_selector(output reg DataSize, inp"
			}
		},
		{
			"file": "ARMSIM/next_state_add_sel.v",
			"settings":
			{
				"buffer_size": 636,
				"line_ending": "Windows"
			}
		},
		{
			"file": "ARMSIM/Pipeline_Register.v",
			"settings":
			{
				"buffer_size": 216,
				"line_ending": "Windows"
			}
		},
		{
			"file": "ARMSIM/seven_bit_register.v",
			"settings":
			{
				"buffer_size": 173,
				"line_ending": "Windows"
			}
		},
		{
			"file": "ARMSIM/rom.v",
			"settings":
			{
				"buffer_size": 6448,
				"line_ending": "Windows"
			}
		},
		{
			"contents": "module test_data_size_sel;\n	parameter sim_time = 15;\n	wire [1:0] DataSize;\n	reg [31:0] IR;\n	reg [1:0] DSS;\n	reg [3:0] counter;\n	data_size_selector dss (DataSize, IR, DSS);\n	\n	initial #sim_time $finish; // Especifica cuando termina simulación\n	\n	initial begin\n	counter = 0;\n	repeat(10) #2 counter = counter + 1;\n	end\n\n	always@(counter)\n	begin\n		case(counter)\n			4'd0:\n			begin\n			IR<=32'b11100001111001100101101111011110;\n			DSS=2'b00;\n			end\n			4'd1:\n			begin\n			IR<=32'b1110010101010110010100000_0_0_10100;\n			DSS=2'b01;\n			end\n			4'd2:\n			begin\n			IR<=32'b11100001111001100101101111011110;\n			DSS<=2'b01;\n			end\n			4'd3:\n			begin\n			IR<=32'b11100001111001100101101111011110;\n			DSS<=2'b01;\n			end\n			4'd4:\n			begin\n			IR<=32'b11100001111001100101101111011110;\n			DSS<=2'b01;\n			end\n			4'd5:\n			begin\n			IR<=32'b11100001111001100101101111011110;\n			DSS<=2'b01;\n			end\n			4'd6:\n			begin\n			IR<=32'b11100001111001100101101111011110;\n			DSS<=2'b11;\n			end\n			4'd7:\n			begin\n			IR<=32'b11100001111001100101101111011110;\n			DSS<=2'b01;\n			end\n			4'd8:\n			begin\n			IR<=32'b11100001111001100101101111011110;\n			DSS<=2'b01;\n			end\n			4'd9:\n			begin\n			IR<=32'b11100001111001100101101111011110;\n			DSS<=2'b10;\n			end\n			default:\n			begin\n			IR<=32'b11100001111001100101101111011110;\n			DSS<=2'b11;\n			end\n		endcase\n	end\n\n	initial\n	begin\n	$display (\"IR\\t\\t\\t\\t\\t\\tDSS\\tDataSize\"); //imprime header\n	$monitor (\"%b\\t%b\\t%b\", IR, DSS, DataSize); //imprime las señales\n	end\n\nendmodule",
			"file": "ARMSIM/test_data_size_sel.v",
			"file_size": 1557,
			"file_write_time": 131052353277283021,
			"settings":
			{
				"buffer_size": 1471,
				"line_ending": "Windows"
			}
		},
		{
			"file": "ARMSIM/data_path.v",
			"settings":
			{
				"buffer_size": 2273,
				"line_ending": "Windows"
			}
		},
		{
			"file": "ARMSIM/compiling scripts",
			"settings":
			{
				"buffer_size": 1153,
				"line_ending": "Windows"
			}
		},
		{
			"file": "/C/Users/AbisaiRamosRodriguez/Downloads/theproject.v",
			"settings":
			{
				"buffer_size": 51189,
				"line_ending": "Unix"
			}
		}
	],
	"build_system": "",
	"build_system_choices":
	[
	],
	"build_varint": "",
	"command_palette":
	{
		"height": 360.0,
		"last_filter": "Package Control: ",
		"selected_items":
		[
			[
				"Package Control: ",
				"Package Control: Enable Package"
			]
		],
		"width": 400.0
	},
	"console":
	{
		"height": 405.0,
		"history":
		[
			"import urllib.request,os,hashlib; h = '2915d1851351e5ee549c20394736b442' + '8bc59f460fa1548d1514676163dafc88'; pf = 'Package Control.sublime-package'; ipp = sublime.installed_packages_path(); urllib.request.install_opener( urllib.request.build_opener( urllib.request.ProxyHandler()) ); by = urllib.request.urlopen( 'http://packagecontrol.io/' + pf.replace(' ', '%20')).read(); dh = hashlib.sha256(by).hexdigest(); print('Error validating download (got %s instead of %s), please try manual install' % (dh, h)) if dh != h else open(os.path.join( ipp, pf), 'wb' ).write(by)",
			"import urllib2,os,hashlib; h = '2915d1851351e5ee549c20394736b442' + '8bc59f460fa1548d1514676163dafc88'; pf = 'Package Control.sublime-package'; ipp = sublime.installed_packages_path(); os.makedirs( ipp ) if not os.path.exists(ipp) else None; urllib2.install_opener( urllib2.build_opener( urllib2.ProxyHandler()) ); by = urllib2.urlopen( 'http://packagecontrol.io/' + pf.replace(' ', '%20')).read(); dh = hashlib.sha256(by).hexdigest(); open( os.path.join( ipp, pf), 'wb' ).write(by) if dh == h else None; print('Error validating download (got %s instead of %s), please try manual install' % (dh, h) if dh != h else 'Please restart Sublime Text to finish installation')",
			"import urllib.request,os,hashlib; h = '2915d1851351e5ee549c20394736b442' + '8bc59f460fa1548d1514676163dafc88'; pf = 'Package Control.sublime-package'; ipp = sublime.installed_packages_path(); urllib.request.install_opener( urllib.request.build_opener( urllib.request.ProxyHandler()) ); by = urllib.request.urlopen( 'http://packagecontrol.io/' + pf.replace(' ', '%20')).read(); dh = hashlib.sha256(by).hexdigest(); print('Error validating download (got %s instead of %s), please try manual install' % (dh, h)) if dh != h else open(os.path.join( ipp, pf), 'wb' ).write(by)"
		]
	},
	"distraction_free":
	{
		"menu_visible": true,
		"show_minimap": false,
		"show_open_files": false,
		"show_tabs": false,
		"side_bar_visible": false,
		"status_bar_visible": false
	},
	"expanded_folders":
	[
		"/C/Development/ARMSIM/ARMSIM"
	],
	"file_history":
	[
		"/C/Development/ARMSIM/ARMSIM/Encoder.v",
		"/C/Development/ARMSIM/ARMSIM/branch_ext.v",
		"/C/Users/AbisaiRamosRodriguez/Desktop/DataPath.v",
		"/C/Development/ARMSIM/ARMSIM/test_ram_256.v",
		"/C/Development/ARMSIM/ARMSIM/next_state_add_sel.v",
		"/C/Development/ARMSIM/ARMSIM/test_data_path.v",
		"/C/Development/ARMSIM/ARMSIM/data_path.v",
		"/C/Development/ARMSIM/ARMSIM/test_register_file.v",
		"/C/Development/ARMSIM/ARMSIM/shifter.v",
		"/C/Development/ARMSIM/ARMSIM/compiling scripts",
		"/C/Development/ARMSIM/ARMSIM/sign_extension.v",
		"/C/Development/ARMSIM/ARMSIM/alu_arm.v",
		"/C/Development/ARMSIM/ARMSIM/test_sign_extension.v",
		"/C/Development/ARMSIM/ARMSIM/test_signExtension.v",
		"/C/Development/ARMSIM/ARMSIM/signExtension.v",
		"/C/Development/ARMSIM/ARMSIM/shifter.sv",
		"/C/Development/ARMSIM/ARMSIM/register_file.v",
		"/C/Development/ARMSIM/ARMSIM/Branch_Ext.v",
		"/C/Development/ARMSIM/ARMSIM/test_branch_ext.v",
		"/C/Development/ARMSIM/ARMSIM/dataPath.v",
		"/C/Development/ARMSIM/ARMSIM/amount_selector.v",
		"/C/Development/ARMSIM/ARMSIM/test_amount_selector.v",
		"/C/Development/ARMSIM/ARMSIM/test_mux_4x1.v",
		"/C/Development/ARMSIM/ARMSIM/immediate_sign_extension.v",
		"/C/Development/ARMSIM/ARMSIM/Shifter.sv",
		"/C/Development/ARMSIM/ARMSIM/test_mux_2x1.v",
		"/C/Development/ARMSIM/ARMSIM/test_immediate_sign_ext.v",
		"/C/Development/ARMSIM/ARMSIM/ram_256.v",
		"/C/Development/ARMSIM/ARMSIM/test_dec_4x16.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/decoder_4x16.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/test_register_file.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/register_32_bits.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/register_file.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/compiling scripts",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/test_dec_4x16.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/mux_4x1.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/test_ram_256.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/mux_2x1.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/mux_16x1.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/test_alu_arm.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/test_mux_4x1.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/test_dec_2x4.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/alu_arm.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/test_mux_16x1.v",
		"/C/Users/Abisai/Desktop/ARM-SIM/ARMSIM/mux_16x1.v",
		"/C/Users/Abisai/Desktop/ARM-SIM/ARMSIM/decoder_4x16.v",
		"/C/Users/Abisai/Downloads/Verilog.sublime-package"
	],
	"find":
	{
		"height": 34.0
	},
	"find_in_files":
	{
		"height": 0.0,
		"where_history":
		[
		]
	},
	"find_state":
	{
		"case_sensitive": true,
		"find_history":
		[
			"2",
			"word",
			"RAM",
			"IR<=32'b11100001111001100101101111011110;",
			"counter",
			"always",
			"ns",
			"sts",
			"SE_EN",
			"RF_CLR",
			"MUN",
			"ISO",
			"SHIFTER_EN",
			"aluFlagsOut",
			"D",
			"Q",
			"C_flag",
			"enable",
			"data",
			"shiftNum",
			"shifter_operand",
			"Rm",
			"enable",
			"CoutFlag",
			"carry",
			"Y",
			"=",
			"OUT",
			"Y",
			"signEN",
			"imme_SEL",
			"#99",
			".Y",
			"register",
			"regtb",
			"enbale"
		],
		"highlight": true,
		"in_selection": false,
		"preserve_case": false,
		"regex": false,
		"replace_history":
		[
			"3",
			"IR<=32'b111000001111001100101101111011110;",
			"DSS",
			"always@",
			"NS",
			"Sts",
			"ISE_EN",
			"STA",
			"SHT_EN",
			"SR_Flags_Out",
			"In",
			"Out",
			"CIn",
			"CIN",
			"EN",
			"Operand",
			"Amount",
			"Operand",
			"EN",
			"CIn",
			"Cout",
			"Out",
			"<=",
			"Out",
			"EN",
			"SISE",
			"#64",
			".Q",
			"R",
			"registerFile"
		],
		"reverse": false,
		"show_context": true,
		"use_buffer2": true,
		"whole_word": false,
		"wrap": true
	},
	"groups":
	[
		{
			"selected": 4,
			"sheets":
			[
				{
					"buffer": 0,
					"file": "ARMSIM/data_size_selector.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 1084,
						"regions":
						{
						},
						"selection":
						[
							[
								594,
								594
							]
						],
						"settings":
						{
							"auto_name": "module data_size_selector(output reg DataSize, inp",
							"syntax": "Packages/Verilog/verilog.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 3,
					"type": "text"
				},
				{
					"buffer": 1,
					"file": "ARMSIM/next_state_add_sel.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 636,
						"regions":
						{
						},
						"selection":
						[
							[
								54,
								54
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 2,
					"type": "text"
				},
				{
					"buffer": 2,
					"file": "ARMSIM/Pipeline_Register.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 216,
						"regions":
						{
						},
						"selection":
						[
							[
								215,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 4,
					"type": "text"
				},
				{
					"buffer": 3,
					"file": "ARMSIM/seven_bit_register.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 173,
						"regions":
						{
						},
						"selection":
						[
							[
								173,
								173
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 1,
					"type": "text"
				},
				{
					"buffer": 4,
					"file": "ARMSIM/rom.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 6448,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage"
						},
						"translation.x": -0.0,
						"translation.y": 45.0,
						"zoom_level": 1.0
					},
					"stack_index": 0,
					"type": "text"
				},
				{
					"buffer": 5,
					"file": "ARMSIM/test_data_size_sel.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 1471,
						"regions":
						{
						},
						"selection":
						[
							[
								315,
								315
							]
						],
						"settings":
						{
							"auto_name": "",
							"syntax": "Packages/Verilog/verilog.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 45.0,
						"zoom_level": 1.0
					},
					"stack_index": 5,
					"type": "text"
				},
				{
					"buffer": 6,
					"file": "ARMSIM/data_path.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 2273,
						"regions":
						{
						},
						"selection":
						[
							[
								16,
								16
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 7,
					"type": "text"
				},
				{
					"buffer": 7,
					"file": "ARMSIM/compiling scripts",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 1153,
						"regions":
						{
						},
						"selection":
						[
							[
								882,
								846
							]
						],
						"settings":
						{
							"syntax": "Packages/Text/Plain text.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 8,
					"type": "text"
				},
				{
					"buffer": 8,
					"file": "/C/Users/AbisaiRamosRodriguez/Downloads/theproject.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 51189,
						"regions":
						{
						},
						"selection":
						[
							[
								41820,
								41844
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 1502.0,
						"zoom_level": 1.0
					},
					"stack_index": 6,
					"type": "text"
				}
			]
		}
	],
	"incremental_find":
	{
		"height": 23.0
	},
	"input":
	{
		"height": 31.0
	},
	"layout":
	{
		"cells":
		[
			[
				0,
				0,
				1,
				1
			]
		],
		"cols":
		[
			0.0,
			1.0
		],
		"rows":
		[
			0.0,
			1.0
		]
	},
	"menu_visible": true,
	"output.find_results":
	{
		"height": 0.0
	},
	"pinned_build_system": "",
	"project": "ARMSIM.sublime-project",
	"replace":
	{
		"height": 62.0
	},
	"save_all_on_build": true,
	"select_file":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"select_project":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"select_symbol":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"selected_group": 0,
	"settings":
	{
	},
	"show_minimap": true,
	"show_open_files": false,
	"show_tabs": true,
	"side_bar_visible": true,
	"side_bar_width": 237.0,
	"status_bar_visible": true,
	"template_settings":
	{
	}
}
