module RA_str(A,B,cin,sum,car);

input [3:0] A;
input [3:0] B;
input cin;
output [3:0] sum;
output car;

wire fa1,fa2,fa3; //Intermediate carries

fa_str f1(A[0], B[0], cin, sum[0], fa1);
fa_str f2(A[1], B[1], fa1, sum[1], fa2);
fa_str f3(A[2], B[2], fa2, sum[2], fa3);
fa_str f4(A[3], B[3], fa3, sum[3], car);

endmodule