# Reading D:/SoftwareDownload/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do MyProcessor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/SoftwareDownload/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Duke_HW/ECE_550D/Project_1 {D:/Duke_HW/ECE_550D/Project_1/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:19 on Sep 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke_HW/ECE_550D/Project_1" D:/Duke_HW/ECE_550D/Project_1/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:35:20 on Sep 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke_HW/ECE_550D/Project_1 {D:/Duke_HW/ECE_550D/Project_1/full_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:20 on Sep 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke_HW/ECE_550D/Project_1" D:/Duke_HW/ECE_550D/Project_1/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 15:35:20 on Sep 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke_HW/ECE_550D/Project_1 {D:/Duke_HW/ECE_550D/Project_1/RCA_8bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:20 on Sep 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke_HW/ECE_550D/Project_1" D:/Duke_HW/ECE_550D/Project_1/RCA_8bit.v 
# -- Compiling module RCA_8bit
# 
# Top level modules:
# 	RCA_8bit
# End time: 15:35:20 on Sep 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke_HW/ECE_550D/Project_1 {D:/Duke_HW/ECE_550D/Project_1/RCA_8bit_pro.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:20 on Sep 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke_HW/ECE_550D/Project_1" D:/Duke_HW/ECE_550D/Project_1/RCA_8bit_pro.v 
# -- Compiling module RCA_8bit_pro
# 
# Top level modules:
# 	RCA_8bit_pro
# End time: 15:35:20 on Sep 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke_HW/ECE_550D/Project_1 {D:/Duke_HW/ECE_550D/Project_1/CSA_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:20 on Sep 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke_HW/ECE_550D/Project_1" D:/Duke_HW/ECE_550D/Project_1/CSA_32bit.v 
# -- Compiling module CSA_32bit
# 
# Top level modules:
# 	CSA_32bit
# End time: 15:35:20 on Sep 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Duke_HW/ECE_550D/Project_1 {D:/Duke_HW/ECE_550D/Project_1/alu_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:20 on Sep 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke_HW/ECE_550D/Project_1" D:/Duke_HW/ECE_550D/Project_1/alu_tb.v 
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 15:35:20 on Sep 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  alu_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" alu_tb 
# Start time: 15:35:21 on Sep 11,2024
# Loading work.alu_tb
# Loading work.alu
# Loading work.CSA_32bit
# Loading work.RCA_8bit
# Loading work.full_adder
# Loading work.RCA_8bit_pro
# ** Warning: (vsim-3015) D:/Duke_HW/ECE_550D/Project_1/RCA_8bit_pro.v(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/Duke_HW/ECE_550D/Project_1/RCA_8bit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/adder_32/adder1/RCA_1 File: D:/Duke_HW/ECE_550D/Project_1/RCA_8bit.v
# ** Warning: (vsim-3015) D:/Duke_HW/ECE_550D/Project_1/RCA_8bit_pro.v(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/Duke_HW/ECE_550D/Project_1/RCA_8bit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/adder_32/adder1/RCA_0 File: D:/Duke_HW/ECE_550D/Project_1/RCA_8bit.v
# ** Warning: (vsim-3015) D:/Duke_HW/ECE_550D/Project_1/RCA_8bit_pro.v(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/Duke_HW/ECE_550D/Project_1/RCA_8bit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/adder_32/adder2/RCA_1 File: D:/Duke_HW/ECE_550D/Project_1/RCA_8bit.v
# ** Warning: (vsim-3015) D:/Duke_HW/ECE_550D/Project_1/RCA_8bit_pro.v(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/Duke_HW/ECE_550D/Project_1/RCA_8bit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/adder_32/adder2/RCA_0 File: D:/Duke_HW/ECE_550D/Project_1/RCA_8bit.v
# ** Warning: (vsim-3015) D:/Duke_HW/ECE_550D/Project_1/RCA_8bit_pro.v(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/Duke_HW/ECE_550D/Project_1/RCA_8bit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/adder_32/adder3/RCA_1 File: D:/Duke_HW/ECE_550D/Project_1/RCA_8bit.v
# ** Warning: (vsim-3015) D:/Duke_HW/ECE_550D/Project_1/RCA_8bit_pro.v(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/Duke_HW/ECE_550D/Project_1/RCA_8bit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/adder_32/adder3/RCA_0 File: D:/Duke_HW/ECE_550D/Project_1/RCA_8bit.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
# The simulation completed without errors
# ** Note: $stop    : D:/Duke_HW/ECE_550D/Project_1/alu_tb.v(51)
#    Time: 1560 ns  Iteration: 1  Instance: /alu_tb
# Break in Module alu_tb at D:/Duke_HW/ECE_550D/Project_1/alu_tb.v line 51
# End time: 15:37:07 on Sep 11,2024, Elapsed time: 0:01:46
# Errors: 0, Warnings: 6
