{
  "design": {
    "design_info": {
      "boundary_crc": "0xFE8AA84FBA93439C",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../aurora_axi_bridge.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1"
    },
    "design_tree": {
      "sidewinder_board": {
        "clock_and_reset": {
          "system_reset": ""
        },
        "host_pc_interface": {
          "control_uart": "",
          "axi_uart_bridge": ""
        },
        "aurora_lite": {
          "aurora_lite_core": ""
        },
        "aximm_stream_client": "",
        "system_interconnect": {
          "s00_couplers": {}
        },
        "reset_inverter": ""
      },
      "global_clock": "",
      "ecd_board": {
        "clock_and_reset": {
          "system_reset": ""
        },
        "demonstration_slave": "",
        "system_interconnect": {
          "s00_couplers": {}
        },
        "reset_inverter": "",
        "aurora_lite": {
          "aurora_lite_core": ""
        },
        "aximm_stream_server": ""
      }
    },
    "interface_ports": {
      "UART": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "GPIO_LED": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "GPIO_SW": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      }
    },
    "ports": {
      "CPU_RESETN": {
        "type": "rst",
        "direction": "I"
      },
      "CLK100MHZ": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "CPU_RESETN"
          }
        }
      }
    },
    "components": {
      "sidewinder_board": {
        "interface_ports": {
          "UART": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
            "vlnv": "xilinx.com:interface:uart_rtl:1.0"
          },
          "QSFP_RX": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "QSFP_TX": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "sys_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "sys_clock": {
            "type": "clk",
            "direction": "I"
          },
          "qsfp_clock": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "clock_and_reset": {
            "ports": {
              "ext_clock": {
                "type": "clk",
                "direction": "I"
              },
              "sysclock": {
                "type": "clk",
                "direction": "O"
              },
              "interconnect_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ext_resetn": {
                "type": "rst",
                "direction": "I"
              },
              "peripheral_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "peripheral_reset": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "system_reset": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "design_1_proc_sys_reset_0_0",
                "xci_path": "ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xci",
                "inst_hier_path": "sidewinder_board/clock_and_reset/system_reset"
              }
            },
            "nets": {
              "CPU_RESETN_1": {
                "ports": [
                  "ext_resetn",
                  "system_reset/ext_reset_in"
                ]
              },
              "system_clock_clk_100mhz": {
                "ports": [
                  "ext_clock",
                  "sysclock",
                  "system_reset/slowest_sync_clk"
                ]
              },
              "system_reset_interconnect_aresetn": {
                "ports": [
                  "system_reset/interconnect_aresetn",
                  "interconnect_aresetn"
                ]
              },
              "system_reset_peripheral_aresetn": {
                "ports": [
                  "system_reset/peripheral_aresetn",
                  "peripheral_aresetn"
                ]
              },
              "system_reset_peripheral_reset": {
                "ports": [
                  "system_reset/peripheral_reset",
                  "peripheral_reset"
                ]
              }
            }
          },
          "host_pc_interface": {
            "interface_ports": {
              "UART": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
                "vlnv": "xilinx.com:interface:uart_rtl:1.0"
              },
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "control_uart": {
                "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
                "xci_name": "design_1_axi_uartlite_0_0",
                "xci_path": "ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xci",
                "inst_hier_path": "sidewinder_board/host_pc_interface/control_uart",
                "parameters": {
                  "C_BAUDRATE": {
                    "value": "115200"
                  }
                }
              },
              "axi_uart_bridge": {
                "vlnv": "xilinx.com:module_ref:axi_uart_bridge:1.0",
                "xci_name": "design_1_axi_uart_bridge_0_0",
                "xci_path": "ip/design_1_axi_uart_bridge_0_0/design_1_axi_uart_bridge_0_0.xci",
                "inst_hier_path": "sidewinder_board/host_pc_interface/axi_uart_bridge",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "axi_uart_bridge",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "parameters": {
                      "DATA_WIDTH": {
                        "value": "32",
                        "value_src": "constant"
                      },
                      "PROTOCOL": {
                        "value": "AXI4LITE",
                        "value_src": "constant"
                      },
                      "ID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "ADDR_WIDTH": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "AWUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "ARUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "WUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "RUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "BUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "HAS_BURST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_LOCK": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_PROT": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_CACHE": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_QOS": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_REGION": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_WSTRB": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_BRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_RRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "SUPPORTS_NARROW_BURST": {
                        "value": "0",
                        "value_src": "auto"
                      },
                      "NUM_READ_OUTSTANDING": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "NUM_WRITE_OUTSTANDING": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "MAX_BURST_LENGTH": {
                        "value": "1",
                        "value_src": "auto"
                      }
                    },
                    "address_space_ref": "M_AXI",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFFFFFFFFFF",
                      "width": "64"
                    },
                    "port_maps": {
                      "AWADDR": {
                        "physical_name": "M_AXI_AWADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "AWPROT": {
                        "physical_name": "M_AXI_AWPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "AWVALID": {
                        "physical_name": "M_AXI_AWVALID",
                        "direction": "O"
                      },
                      "AWREADY": {
                        "physical_name": "M_AXI_AWREADY",
                        "direction": "I"
                      },
                      "WDATA": {
                        "physical_name": "M_AXI_WDATA",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "WSTRB": {
                        "physical_name": "M_AXI_WSTRB",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "WVALID": {
                        "physical_name": "M_AXI_WVALID",
                        "direction": "O"
                      },
                      "WREADY": {
                        "physical_name": "M_AXI_WREADY",
                        "direction": "I"
                      },
                      "BRESP": {
                        "physical_name": "M_AXI_BRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "BVALID": {
                        "physical_name": "M_AXI_BVALID",
                        "direction": "I"
                      },
                      "BREADY": {
                        "physical_name": "M_AXI_BREADY",
                        "direction": "O"
                      },
                      "ARADDR": {
                        "physical_name": "M_AXI_ARADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "ARPROT": {
                        "physical_name": "M_AXI_ARPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "ARVALID": {
                        "physical_name": "M_AXI_ARVALID",
                        "direction": "O"
                      },
                      "ARREADY": {
                        "physical_name": "M_AXI_ARREADY",
                        "direction": "I"
                      },
                      "RDATA": {
                        "physical_name": "M_AXI_RDATA",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "RRESP": {
                        "physical_name": "M_AXI_RRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "RVALID": {
                        "physical_name": "M_AXI_RVALID",
                        "direction": "I"
                      },
                      "RREADY": {
                        "physical_name": "M_AXI_RREADY",
                        "direction": "O"
                      }
                    }
                  },
                  "M_UART": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "parameters": {
                      "DATA_WIDTH": {
                        "value": "32",
                        "value_src": "constant"
                      },
                      "PROTOCOL": {
                        "value": "AXI4LITE",
                        "value_src": "constant"
                      },
                      "ID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "ADDR_WIDTH": {
                        "value": "32",
                        "value_src": "constant"
                      },
                      "AWUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "ARUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "WUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "RUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "BUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "HAS_BURST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_LOCK": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_PROT": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_CACHE": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_QOS": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_REGION": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_WSTRB": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_BRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_RRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "SUPPORTS_NARROW_BURST": {
                        "value": "0",
                        "value_src": "auto"
                      },
                      "NUM_READ_OUTSTANDING": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "NUM_WRITE_OUTSTANDING": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "MAX_BURST_LENGTH": {
                        "value": "1",
                        "value_src": "auto"
                      }
                    },
                    "address_space_ref": "M_UART",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFF",
                      "width": "32"
                    },
                    "port_maps": {
                      "AWADDR": {
                        "physical_name": "M_UART_AWADDR",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "AWPROT": {
                        "physical_name": "M_UART_AWPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "AWVALID": {
                        "physical_name": "M_UART_AWVALID",
                        "direction": "O"
                      },
                      "AWREADY": {
                        "physical_name": "M_UART_AWREADY",
                        "direction": "I"
                      },
                      "WDATA": {
                        "physical_name": "M_UART_WDATA",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "WSTRB": {
                        "physical_name": "M_UART_WSTRB",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "WVALID": {
                        "physical_name": "M_UART_WVALID",
                        "direction": "O"
                      },
                      "WREADY": {
                        "physical_name": "M_UART_WREADY",
                        "direction": "I"
                      },
                      "BRESP": {
                        "physical_name": "M_UART_BRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "BVALID": {
                        "physical_name": "M_UART_BVALID",
                        "direction": "I"
                      },
                      "BREADY": {
                        "physical_name": "M_UART_BREADY",
                        "direction": "O"
                      },
                      "ARADDR": {
                        "physical_name": "M_UART_ARADDR",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "ARPROT": {
                        "physical_name": "M_UART_ARPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "ARVALID": {
                        "physical_name": "M_UART_ARVALID",
                        "direction": "O"
                      },
                      "ARREADY": {
                        "physical_name": "M_UART_ARREADY",
                        "direction": "I"
                      },
                      "RDATA": {
                        "physical_name": "M_UART_RDATA",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "RRESP": {
                        "physical_name": "M_UART_RRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "RVALID": {
                        "physical_name": "M_UART_RVALID",
                        "direction": "I"
                      },
                      "RREADY": {
                        "physical_name": "M_UART_RREADY",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "aclk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_UART:M_AXI",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "aresetn",
                        "value_src": "constant"
                      }
                    }
                  },
                  "aresetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "UART_INT": {
                    "direction": "I"
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "M_AXI": {
                      "range": "16E",
                      "width": "64"
                    },
                    "M_UART": {
                      "range": "4G",
                      "width": "32"
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "M_AXI",
                  "axi_uart_bridge/M_AXI"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "UART",
                  "control_uart/UART"
                ]
              },
              "axi_uart_bridge_M_UART": {
                "interface_ports": [
                  "control_uart/S_AXI",
                  "axi_uart_bridge/M_UART"
                ]
              }
            },
            "nets": {
              "control_uart_interrupt": {
                "ports": [
                  "control_uart/interrupt",
                  "axi_uart_bridge/UART_INT"
                ]
              },
              "s_axi_aclk_1": {
                "ports": [
                  "s_axi_aclk",
                  "control_uart/s_axi_aclk",
                  "axi_uart_bridge/aclk"
                ]
              },
              "s_axi_aresetn_1": {
                "ports": [
                  "s_axi_aresetn",
                  "control_uart/s_axi_aresetn",
                  "axi_uart_bridge/aresetn"
                ]
              }
            }
          },
          "aurora_lite": {
            "interface_ports": {
              "GT_SERIAL_RX": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "GT_SERIAL_TX": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "USER_DATA_M_AXIS_RX": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "USER_DATA_S_AXIS_TX": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "qsfp_clock": {
                "type": "clk",
                "direction": "I"
              },
              "reset_pb": {
                "direction": "I"
              },
              "sys_reset_out": {
                "direction": "O"
              },
              "user_clk_out": {
                "direction": "O"
              }
            },
            "components": {
              "aurora_lite_core": {
                "vlnv": "xilinx.com:module_ref:aurora_lite:1.0",
                "xci_name": "design_1_aurora_lite_0_8",
                "xci_path": "ip/design_1_aurora_lite_0_8/design_1_aurora_lite_0_8.xci",
                "inst_hier_path": "sidewinder_board/aurora_lite/aurora_lite_core",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "aurora_lite",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "GT_SERIAL_RX": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "32",
                        "value_src": "constant"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "GT_SERIAL_RX_TDATA",
                        "direction": "I",
                        "left": "255",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "GT_SERIAL_RX_TLAST",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "GT_SERIAL_RX_TVALID",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "GT_SERIAL_RX_TREADY",
                        "direction": "O"
                      }
                    }
                  },
                  "GT_SERIAL_TX": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "32",
                        "value_src": "constant"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "GT_SERIAL_TX_TDATA",
                        "direction": "O",
                        "left": "255",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "GT_SERIAL_TX_TLAST",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "GT_SERIAL_TX_TVALID",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "GT_SERIAL_TX_TREADY",
                        "direction": "I"
                      }
                    }
                  },
                  "USER_DATA_M_AXIS_RX": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "32",
                        "value_src": "constant"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "USER_DATA_M_AXIS_RX_TDATA",
                        "direction": "O",
                        "left": "255",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "USER_DATA_M_AXIS_RX_TLAST",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "USER_DATA_M_AXIS_RX_TVALID",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "USER_DATA_M_AXIS_RX_TREADY",
                        "direction": "I"
                      }
                    }
                  },
                  "USER_DATA_S_AXIS_TX": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "32",
                        "value_src": "constant"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "USER_DATA_S_AXIS_TX_TDATA",
                        "direction": "I",
                        "left": "255",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "USER_DATA_S_AXIS_TX_TLAST",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "USER_DATA_S_AXIS_TX_TVALID",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "USER_DATA_S_AXIS_TX_TREADY",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "GT_DIFF_REFCLK1": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "USER_DATA_S_AXIS_TX:USER_DATA_M_AXIS_RX:GT_SERIAL_TX:GT_SERIAL_RX",
                        "value_src": "constant"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "AXI_STR_RXD_1": {
                "interface_ports": [
                  "USER_DATA_M_AXIS_RX",
                  "aurora_lite_core/USER_DATA_M_AXIS_RX"
                ]
              },
              "AXI_STR_RXD_2": {
                "interface_ports": [
                  "GT_SERIAL_RX",
                  "aurora_lite_core/GT_SERIAL_RX"
                ]
              },
              "aurora_lite_0_GT_SERIAL_TX": {
                "interface_ports": [
                  "GT_SERIAL_TX",
                  "aurora_lite_core/GT_SERIAL_TX"
                ]
              },
              "axi_qsfp_client_AXI_STR_TXD": {
                "interface_ports": [
                  "USER_DATA_S_AXIS_TX",
                  "aurora_lite_core/USER_DATA_S_AXIS_TX"
                ]
              }
            },
            "nets": {
              "GT_DIFF_REFCLK1_0_1": {
                "ports": [
                  "qsfp_clock",
                  "aurora_lite_core/GT_DIFF_REFCLK1",
                  "user_clk_out"
                ]
              },
              "reset_pb_1": {
                "ports": [
                  "reset_pb",
                  "sys_reset_out"
                ]
              }
            }
          },
          "aximm_stream_client": {
            "vlnv": "xilinx.com:module_ref:aximm_over_stream_client:1.0",
            "xci_name": "design_1_aximm_over_stream_cl_0_0",
            "xci_path": "ip/design_1_aximm_over_stream_cl_0_0/design_1_aximm_over_stream_cl_0_0.xci",
            "inst_hier_path": "sidewinder_board/aximm_stream_client",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "aximm_over_stream_client",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXIS_RX": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_RX_TDATA",
                    "direction": "I",
                    "left": "255",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "AXIS_RX_TLAST",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_RX_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_RX_TREADY",
                    "direction": "O"
                  }
                }
              },
              "AXIS_TX": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_TX_TDATA",
                    "direction": "O",
                    "left": "255",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "AXIS_TX_TLAST",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_TX_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_TX_TREADY",
                    "direction": "I"
                  }
                }
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXIS_RX:AXIS_TX:S_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "system_interconnect": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/design_1_axi_interconnect_0_1/design_1_axi_interconnect_0_1.xci",
            "inst_hier_path": "sidewinder_board/system_interconnect",
            "xci_name": "design_1_axi_interconnect_0_1",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_system_interconnect": {
                "interface_ports": [
                  "M00_AXI",
                  "s00_couplers/M_AXI"
                ]
              },
              "system_interconnect_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "system_interconnect_ACLK_net": {
                "ports": [
                  "M00_ACLK",
                  "s00_couplers/M_ACLK"
                ]
              },
              "system_interconnect_ARESETN_net": {
                "ports": [
                  "M00_ARESETN",
                  "s00_couplers/M_ARESETN"
                ]
              }
            }
          },
          "reset_inverter": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_0_1",
            "xci_path": "ip/design_1_util_vector_logic_0_1/design_1_util_vector_logic_0_1.xci",
            "inst_hier_path": "sidewinder_board/reset_inverter",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "AXI_STR_RXD_2": {
            "interface_ports": [
              "QSFP_RX",
              "aurora_lite/GT_SERIAL_RX"
            ]
          },
          "USER_DATA_S_AXIS_TX_1": {
            "interface_ports": [
              "aurora_lite/USER_DATA_S_AXIS_TX",
              "aximm_stream_client/AXIS_TX"
            ]
          },
          "aurora_lite_0_GT_SERIAL_TX": {
            "interface_ports": [
              "QSFP_TX",
              "aurora_lite/GT_SERIAL_TX"
            ]
          },
          "aurora_lite_USER_DATA_M_AXIS_RX": {
            "interface_ports": [
              "aurora_lite/USER_DATA_M_AXIS_RX",
              "aximm_stream_client/AXIS_RX"
            ]
          },
          "host_interface_UART": {
            "interface_ports": [
              "UART",
              "host_pc_interface/UART"
            ]
          },
          "host_pc_interface_M_AXI": {
            "interface_ports": [
              "host_pc_interface/M_AXI",
              "system_interconnect/S00_AXI"
            ]
          },
          "system_interconnect_M00_AXI": {
            "interface_ports": [
              "system_interconnect/M00_AXI",
              "aximm_stream_client/S_AXI"
            ]
          }
        },
        "nets": {
          "CLK100MHZ_1": {
            "ports": [
              "sys_clock",
              "clock_and_reset/ext_clock"
            ]
          },
          "CPU_RESETN_1": {
            "ports": [
              "sys_resetn",
              "clock_and_reset/ext_resetn"
            ]
          },
          "GT_DIFF_REFCLK1_0_1": {
            "ports": [
              "qsfp_clock",
              "aurora_lite/qsfp_clock"
            ]
          },
          "aurora_lite_sys_reset_out": {
            "ports": [
              "aurora_lite/sys_reset_out",
              "reset_inverter/Op1"
            ]
          },
          "aurora_lite_user_clk_out": {
            "ports": [
              "aurora_lite/user_clk_out",
              "system_interconnect/M00_ACLK",
              "aximm_stream_client/clk"
            ]
          },
          "clock_and_reset_clk_100mhz": {
            "ports": [
              "clock_and_reset/sysclock",
              "host_pc_interface/s_axi_aclk",
              "system_interconnect/ACLK",
              "system_interconnect/S00_ACLK"
            ]
          },
          "clock_and_reset_interconnect_aresetn": {
            "ports": [
              "clock_and_reset/interconnect_aresetn",
              "system_interconnect/ARESETN"
            ]
          },
          "clock_and_reset_peripheral_aresetn": {
            "ports": [
              "clock_and_reset/peripheral_aresetn",
              "host_pc_interface/s_axi_aresetn",
              "system_interconnect/S00_ARESETN"
            ]
          },
          "clock_and_reset_peripheral_reset": {
            "ports": [
              "clock_and_reset/peripheral_reset",
              "aurora_lite/reset_pb"
            ]
          },
          "reset_inverter_Res": {
            "ports": [
              "reset_inverter/Res",
              "system_interconnect/M00_ARESETN",
              "aximm_stream_client/resetn"
            ]
          }
        }
      },
      "global_clock": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_1",
        "xci_path": "ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xci",
        "inst_hier_path": "global_clock",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFGCE"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_out_100mhz"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          },
          "USE_SAFE_CLOCK_STARTUP": {
            "value": "true"
          }
        }
      },
      "ecd_board": {
        "interface_ports": {
          "QSFP_TX": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "QSFP_RX": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "GPIO_LED": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          },
          "GPIO_SW": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          }
        },
        "ports": {
          "sys_clock": {
            "type": "clk",
            "direction": "I"
          },
          "sys_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "qsfp_clock": {
            "direction": "I"
          }
        },
        "components": {
          "clock_and_reset": {
            "ports": {
              "ext_clock": {
                "type": "clk",
                "direction": "I"
              },
              "ext_resetn": {
                "type": "rst",
                "direction": "I"
              },
              "peripheral_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "sysclock": {
                "direction": "O"
              },
              "interconnect_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "peripheral_reset": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "system_reset": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "design_1_proc_sys_reset_0_1",
                "xci_path": "ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.xci",
                "inst_hier_path": "ecd_board/clock_and_reset/system_reset"
              }
            },
            "nets": {
              "ext_reset_in_0_1": {
                "ports": [
                  "ext_resetn",
                  "system_reset/ext_reset_in"
                ]
              },
              "slowest_sync_clk_0_1": {
                "ports": [
                  "ext_clock",
                  "system_reset/slowest_sync_clk",
                  "sysclock"
                ]
              },
              "system_reset_interconnect_aresetn": {
                "ports": [
                  "system_reset/interconnect_aresetn",
                  "interconnect_aresetn"
                ]
              },
              "system_reset_peripheral_aresetn": {
                "ports": [
                  "system_reset/peripheral_aresetn",
                  "peripheral_aresetn"
                ]
              },
              "system_reset_peripheral_reset": {
                "ports": [
                  "system_reset/peripheral_reset",
                  "peripheral_reset"
                ]
              }
            }
          },
          "demonstration_slave": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_axi_gpio_0_0",
            "xci_path": "ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xci",
            "inst_hier_path": "ecd_board/demonstration_slave",
            "parameters": {
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO2_WIDTH": {
                "value": "16"
              },
              "C_GPIO_WIDTH": {
                "value": "16"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "system_interconnect": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/design_1_axi_interconnect_0_0/design_1_axi_interconnect_0_0.xci",
            "inst_hier_path": "ecd_board/system_interconnect",
            "xci_name": "design_1_axi_interconnect_0_0",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_system_interconnect": {
                "interface_ports": [
                  "M00_AXI",
                  "s00_couplers/M_AXI"
                ]
              },
              "system_interconnect_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "system_interconnect_ACLK_net": {
                "ports": [
                  "M00_ACLK",
                  "s00_couplers/M_ACLK"
                ]
              },
              "system_interconnect_ARESETN_net": {
                "ports": [
                  "M00_ARESETN",
                  "s00_couplers/M_ARESETN"
                ]
              }
            }
          },
          "reset_inverter": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_0_0",
            "xci_path": "ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.xci",
            "inst_hier_path": "ecd_board/reset_inverter",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "aurora_lite": {
            "interface_ports": {
              "GT_SERIAL_RX": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "GT_SERIAL_TX": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "USER_DATA_M_AXIS_RX": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "USER_DATA_S_AXIS_TX": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "qsfp_clock": {
                "direction": "I"
              },
              "user_clk_out": {
                "type": "clk",
                "direction": "O"
              },
              "reset_pb": {
                "type": "rst",
                "direction": "I"
              },
              "sys_reset_out": {
                "direction": "O"
              }
            },
            "components": {
              "aurora_lite_core": {
                "vlnv": "xilinx.com:module_ref:aurora_lite:1.0",
                "xci_name": "design_1_aurora_lite_0_9",
                "xci_path": "ip/design_1_aurora_lite_0_9/design_1_aurora_lite_0_9.xci",
                "inst_hier_path": "ecd_board/aurora_lite/aurora_lite_core",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "aurora_lite",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "GT_SERIAL_RX": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "32",
                        "value_src": "constant"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "GT_SERIAL_RX_TDATA",
                        "direction": "I",
                        "left": "255",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "GT_SERIAL_RX_TLAST",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "GT_SERIAL_RX_TVALID",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "GT_SERIAL_RX_TREADY",
                        "direction": "O"
                      }
                    }
                  },
                  "GT_SERIAL_TX": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "32",
                        "value_src": "constant"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "GT_SERIAL_TX_TDATA",
                        "direction": "O",
                        "left": "255",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "GT_SERIAL_TX_TLAST",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "GT_SERIAL_TX_TVALID",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "GT_SERIAL_TX_TREADY",
                        "direction": "I"
                      }
                    }
                  },
                  "USER_DATA_M_AXIS_RX": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "32",
                        "value_src": "constant"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "USER_DATA_M_AXIS_RX_TDATA",
                        "direction": "O",
                        "left": "255",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "USER_DATA_M_AXIS_RX_TLAST",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "USER_DATA_M_AXIS_RX_TVALID",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "USER_DATA_M_AXIS_RX_TREADY",
                        "direction": "I"
                      }
                    }
                  },
                  "USER_DATA_S_AXIS_TX": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "32",
                        "value_src": "constant"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "USER_DATA_S_AXIS_TX_TDATA",
                        "direction": "I",
                        "left": "255",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "USER_DATA_S_AXIS_TX_TLAST",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "USER_DATA_S_AXIS_TX_TVALID",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "USER_DATA_S_AXIS_TX_TREADY",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "GT_DIFF_REFCLK1": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "USER_DATA_S_AXIS_TX:USER_DATA_M_AXIS_RX:GT_SERIAL_TX:GT_SERIAL_RX",
                        "value_src": "constant"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "AXI_STR_RXD_1": {
                "interface_ports": [
                  "USER_DATA_M_AXIS_RX",
                  "aurora_lite_core/USER_DATA_M_AXIS_RX"
                ]
              },
              "QSFP_RX_1": {
                "interface_ports": [
                  "GT_SERIAL_RX",
                  "aurora_lite_core/GT_SERIAL_RX"
                ]
              },
              "aurora_lite_0_GT_SERIAL_TX": {
                "interface_ports": [
                  "GT_SERIAL_TX",
                  "aurora_lite_core/GT_SERIAL_TX"
                ]
              },
              "axi_qsfp_server_AXI_STR_TXD": {
                "interface_ports": [
                  "USER_DATA_S_AXIS_TX",
                  "aurora_lite_core/USER_DATA_S_AXIS_TX"
                ]
              }
            },
            "nets": {
              "clock_and_reset_peripheral_reset": {
                "ports": [
                  "reset_pb",
                  "sys_reset_out"
                ]
              },
              "qsfp_clock_1": {
                "ports": [
                  "qsfp_clock",
                  "aurora_lite_core/GT_DIFF_REFCLK1",
                  "user_clk_out"
                ]
              }
            }
          },
          "aximm_stream_server": {
            "vlnv": "xilinx.com:module_ref:aximm_over_stream_server:1.0",
            "xci_name": "design_1_aximm_over_stream_se_0_0",
            "xci_path": "ip/design_1_aximm_over_stream_se_0_0/design_1_aximm_over_stream_se_0_0.xci",
            "inst_hier_path": "ecd_board/aximm_stream_server",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "aximm_over_stream_server",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXIS_RX": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_RX_TDATA",
                    "direction": "I",
                    "left": "255",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "AXIS_RX_TLAST",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_RX_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_RX_TREADY",
                    "direction": "O"
                  }
                }
              },
              "AXIS_TX": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_TX_TDATA",
                    "direction": "O",
                    "left": "255",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "AXIS_TX_TLAST",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_TX_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_TX_TREADY",
                    "direction": "I"
                  }
                }
              },
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  }
                },
                "address_space_ref": "M_AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "M_AXI_AWADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "M_AXI_AWPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_WDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_WSTRB",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_BREADY",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "M_AXI_ARADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "M_AXI_ARPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_RDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_RREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXIS_RX:AXIS_TX:M_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXI": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn3": {
            "interface_ports": [
              "GPIO_LED",
              "demonstration_slave/GPIO"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "GPIO_SW",
              "demonstration_slave/GPIO2"
            ]
          },
          "QSFP_RX_1": {
            "interface_ports": [
              "QSFP_RX",
              "aurora_lite/GT_SERIAL_RX"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "system_interconnect/S00_AXI",
              "aximm_stream_server/M_AXI"
            ]
          },
          "USER_DATA_S_AXIS_TX_1": {
            "interface_ports": [
              "aurora_lite/USER_DATA_S_AXIS_TX",
              "aximm_stream_server/AXIS_TX"
            ]
          },
          "aurora_lite_0_GT_SERIAL_TX": {
            "interface_ports": [
              "QSFP_TX",
              "aurora_lite/GT_SERIAL_TX"
            ]
          },
          "aurora_lite_USER_DATA_M_AXIS_RX": {
            "interface_ports": [
              "aurora_lite/USER_DATA_M_AXIS_RX",
              "aximm_stream_server/AXIS_RX"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "system_interconnect/M00_AXI",
              "demonstration_slave/S_AXI"
            ]
          }
        },
        "nets": {
          "ARESETN_1": {
            "ports": [
              "clock_and_reset/interconnect_aresetn",
              "system_interconnect/ARESETN"
            ]
          },
          "aurora_lite_sys_reset_out": {
            "ports": [
              "aurora_lite/sys_reset_out",
              "reset_inverter/Op1"
            ]
          },
          "aurora_lite_user_clk_out": {
            "ports": [
              "aurora_lite/user_clk_out",
              "system_interconnect/S00_ACLK",
              "aximm_stream_server/clk"
            ]
          },
          "clock_and_reset_peripheral_aresetn": {
            "ports": [
              "clock_and_reset/peripheral_aresetn",
              "demonstration_slave/s_axi_aresetn",
              "system_interconnect/M00_ARESETN"
            ]
          },
          "clock_and_reset_peripheral_reset": {
            "ports": [
              "clock_and_reset/peripheral_reset",
              "aurora_lite/reset_pb"
            ]
          },
          "clock_and_reset_sysclock": {
            "ports": [
              "clock_and_reset/sysclock",
              "demonstration_slave/s_axi_aclk",
              "system_interconnect/M00_ACLK",
              "system_interconnect/ACLK"
            ]
          },
          "ext_reset_in_0_1": {
            "ports": [
              "sys_resetn",
              "clock_and_reset/ext_resetn"
            ]
          },
          "qsfp_clock_1": {
            "ports": [
              "qsfp_clock",
              "aurora_lite/qsfp_clock"
            ]
          },
          "reset_inverter_Res": {
            "ports": [
              "reset_inverter/Res",
              "system_interconnect/S00_ARESETN",
              "aximm_stream_server/resetn"
            ]
          },
          "slowest_sync_clk_0_1": {
            "ports": [
              "sys_clock",
              "clock_and_reset/ext_clock"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "AXI_STR_RXD_1": {
        "interface_ports": [
          "sidewinder_board/QSFP_RX",
          "ecd_board/QSFP_TX"
        ]
      },
      "ecd_board_GPIO2_0": {
        "interface_ports": [
          "GPIO_SW",
          "ecd_board/GPIO_SW"
        ]
      },
      "ecd_board_GPIO_0": {
        "interface_ports": [
          "GPIO_LED",
          "ecd_board/GPIO_LED"
        ]
      },
      "sidewinder_board_AXI_STR_TXD": {
        "interface_ports": [
          "sidewinder_board/QSFP_TX",
          "ecd_board/QSFP_RX"
        ]
      },
      "sidewinder_board_UART": {
        "interface_ports": [
          "UART",
          "sidewinder_board/UART"
        ]
      }
    },
    "nets": {
      "CLK100MHZ_1": {
        "ports": [
          "global_clock/clk_out_100mhz",
          "sidewinder_board/sys_clock",
          "ecd_board/sys_clock",
          "sidewinder_board/qsfp_clock",
          "ecd_board/qsfp_clock"
        ]
      },
      "CLK100MHZ_2": {
        "ports": [
          "CLK100MHZ",
          "global_clock/clk_in1"
        ]
      },
      "CPU_RESETN_1": {
        "ports": [
          "CPU_RESETN",
          "sidewinder_board/sys_resetn",
          "ecd_board/sys_resetn"
        ]
      }
    },
    "comments": {
      "/ecd_board/aurora_lite": {
        "comment_13": "This 'aurora_lite' simulates a XIlinx Aurora IP\ncore.   It contains the same basic signals that\nan Aurora does, and with the same names.\n\nIn a real Aurora, the GT_SERIAL_<RX|TX> lines\nare multi-gigabit tranceivers.   Here, they are\nAXI streams. ",
        "comment_0": "This 'aurora_lite' simulates a XIlinx Aurora IP\ncore.   It contains the same basic signals that\nan Aurora does, and with the same names.\n\nIn a real Aurora, the GT_SERIAL_<RX|TX> lines\nare multi-gigabit tranceivers.   Here, they are\nAXI streams. ",
        "comment_15": "This 'aurora_lite' simulates a XIlinx Aurora IP\ncore.   It contains the same basic signals that\nan Aurora does, and with the same names.\n\nIn a real Aurora, the GT_SERIAL_<RX|TX> lines\nare multi-gigabit tranceivers.   Here, they are\nAXI streams. ",
        "comment_17": "This 'aurora_lite' simulates a XIlinx Aurora IP\ncore.   It contains the same basic signals that\nan Aurora does, and with the same names.\n\nIn a real Aurora, the GT_SERIAL_<RX|TX> lines\nare multi-gigabit tranceivers.   Here, they are\nAXI streams. ",
        "comment_20": "This 'aurora_lite' simulates a XIlinx Aurora IP\ncore.   It contains the same basic signals that\nan Aurora does, and with the same names.\n\nIn a real Aurora, the GT_SERIAL_<RX|TX> lines\nare multi-gigabit tranceivers.   Here, they are\nAXI streams. ",
        "comment_22": "This 'aurora_lite' simulates a XIlinx Aurora IP\ncore.   It contains the same basic signals that\nan Aurora does, and with the same names.\n\nIn a real Aurora, the GT_SERIAL_<RX|TX> lines\nare multi-gigabit tranceivers.   Here, they are\nAXI streams. ",
        "comment_26": "This 'aurora_lite' simulates a XIlinx Aurora IP\ncore.   It contains the same basic signals that\nan Aurora does, and with the same names.\n\nIn a real Aurora, the GT_SERIAL_<RX|TX> lines\nare multi-gigabit tranceivers.   Here, they are\nAXI streams. ",
        "comment_27": "This 'aurora_lite' simulates a XIlinx Aurora IP\ncore.   It contains the same basic signals that\nan Aurora does, and with the same names.\n\nIn a real Aurora, the GT_SERIAL_<RX|TX> lines\nare multi-gigabit tranceivers.   Here, they are\nAXI streams. ",
        "comment_29": "This 'aurora_lite' simulates a XIlinx Aurora IP\ncore.   It contains the same basic signals that\nan Aurora does, and with the same names.\n\nIn a real Aurora, the GT_SERIAL_<RX|TX> lines\nare multi-gigabit tranceivers.   Here, they are\nAXI streams. ",
        "comment_31": "This 'aurora_lite' simulates a XIlinx Aurora IP\ncore.   It contains the same basic signals that\nan Aurora does, and with the same names.\n\nIn a real Aurora, the GT_SERIAL_<RX|TX> lines\nare multi-gigabit tranceivers.   Here, they are\nAXI streams. ",
        "comment_34": "This 'aurora_lite' simulates a XIlinx Aurora IP\ncore.   It contains the same basic signals that\nan Aurora does, and with the same names.\n\nIn a real Aurora, the GT_SERIAL_<RX|TX> lines\nare multi-gigabit tranceivers.   Here, they are\nAXI streams. "
      },
      "/ecd_board/aximm_stream_server": {
        "comment_33": "When the 'aximm_stream_client' on the \nother board is the object of AXI read/\nwrite transactions, those AXI transactions\nare actually carried out here, by the \n'aximm_stream_server'",
        "comment_2": "When the 'aximm_stream_client' on the \nother board is the object of AXI read/\nwrite transactions, those AXI transactions\nare actually carried out here, by the \n'aximm_stream_server'",
        "comment_36": "When the 'aximm_stream_client' on the \nother board is the object of AXI read/\nwrite transactions, those AXI transactions\nare actually carried out here, by the \n'aximm_stream_server'"
      },
      "/ecd_board/demonstration_slave": {
        "comment_28": "In this demonstration, the\n'demonstration_slave' serves\nas the target for AXI read/write\ntransactions originating from\nthe other system",
        "comment_30": "In this demonstration, the\n'demonstration_slave' serves\nas the target for AXI read/write\ntransactions originating from\nthe other system",
        "comment_32": "In this demonstration, the\n'demonstration_slave' serves\nas the target for AXI read/write\ntransactions originating from\nthe other system",
        "comment_1": "In this demonstration, the\n'demonstration_slave' serves\nas the target for AXI read/write\ntransactions originating from\nthe other system",
        "comment_35": "In this demonstration, the\n'demonstration_slave' serves\nas the target for AXI read/write\ntransactions originating from\nthe other system"
      },
      "/global_clock": {
        "comment_37": "In this example design we have a Sidewinder board and an ECD board represented\nby two wholly independent heirarchies, connected only by QSFP lines.\n\nIn a design using real QSFP28 hardware, the QSFP_<RX|TX> lines are a physical\ncable.   In this example design, they are a pair of AXI Stream interfaces.\n\nIn this demonstration, the clock and reset lines of both boards is supplied from a\ncommon set of signals.  In a real design, clock and reset would of course come\nfrom the appropriate pins on the individual boards\n"
      },
      "/sidewinder_board/aurora_lite": {
        "comment_0": "This 'aurora_lite' simulates a XIlinx Aurora IP\ncore.   It contains the same basic signals that\nan Aurora does, and with the same names.\n\nIn a real Aurora, the GT_SERIAL_<RX|TX> lines\nare multi-gigabit tranceivers.   Here, they are\nAXI streams. ",
        "comment_12": "Enter Comments here"
      },
      "/sidewinder_board/aximm_stream_client": {
        "comment_16": "The 'aximm_stream_client' serves\nas a gateway to the AXI bus of the\nother system. (i.e., \"ecd_board\").\n\nReading or writing the AXI4-Lite \nregisters of this IP core will seamlessly\nperform the appropriate AXI read or\nwrite on the remote system.",
        "comment_24": "The 'aximm_stream_client' is an \nAXI4-Lite slave device.  AXI read\nand write transactions to its \nregisters are seamlessly carried\nout on the remote system"
      },
      "/sidewinder_board/host_pc_interface": {
        "comment_14": "In this example design, the host\nPC interface into our AXI bus is via\na UART.   In a more complex design\nthe host PC would interface to our\nAXI bus via a PCIe bridge",
        "comment_16": "In this example design, the host PC\ninterface to our AXI bus is via UART.\n\nIn a more complex design, the host\nPC interface might be via a PCIe\nbridge",
        "comment_4": "iface comment",
        "comment_7": "iface comment"
      }
    },
    "addressing": {
      "/sidewinder_board/host_pc_interface/axi_uart_bridge": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_aximm_stream_client_reg0": {
                "address_block": "/sidewinder_board/aximm_stream_client/S_AXI/reg0",
                "offset": "0x0000000000001000",
                "range": "4K"
              }
            }
          },
          "M_UART": {
            "segments": {
              "SEG_control_uart_Reg": {
                "address_block": "/sidewinder_board/host_pc_interface/control_uart/S_AXI/Reg",
                "offset": "0x00000000",
                "range": "4K"
              }
            }
          }
        }
      },
      "/ecd_board/aximm_stream_server": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_demonstration_slave_Reg": {
                "address_block": "/ecd_board/demonstration_slave/S_AXI/Reg",
                "offset": "0x0000000000004000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}