EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 2 12
Title "MAXWELL Main Board"
Date "2020-06-15"
Rev "0.1"
Comp "Antikernel Labs"
Comment1 "Andrew D. Zonenberg"
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text Notes 1850 1950 0    50   ~ 0
Rail design targets including safety margin\n--------------------------------------------------\nINPUT: 24-48V at 5A\nIntermediate rail: 12V @ 9A\n1V0: 8A\n1V2: 1A\n1V5: 6A\n1V8: 1A\n2V0: 500 mA\n2V5: 250 mA\n3V3: 4A\n19V2 for LCD: 75 mA
$EndSCHEMATC
