<dec f='llvm/build/lib/Target/AArch64/AArch64GenInstrInfo.inc' l='4927' type='4912'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64CondBrTuning.cpp' l='166' c='_ZN12_GLOBAL__N_119AArch64CondBrTuning15tryToTuneBranchERN4llvm12MachineInstrES3_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='1455' u='r' c='_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rxEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='931' c='_ZN4llvm16AArch64InstrInfo20isFalkorShiftExtFastERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1252' u='r' c='_ZL26convertToNonFlagSettingOpcRKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='2161' c='_ZN4llvm16AArch64InstrInfo23convertToFlagSettingOpcEjRb'/>
<use f='llvm/llvm/lib/Target/AArch64/Disassembler/AArch64Disassembler.cpp' l='1597' c='_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenAsmWriter.inc' l='16660' u='r' c='_ZN4llvm18AArch64InstPrinter15printAliasInstrEPKNS_6MCInstEmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenAsmWriter1.inc' l='17383' u='r' c='_ZN4llvm23AArch64AppleInstPrinter15printAliasInstrEPKNS_6MCInstEmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc' l='9572' c='_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
