<!doctype html>
<html>
<head>
<title>IER (CAN) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___can.html")>CAN Module</a> &gt; IER (CAN) Register</p><h1>IER (CAN) Register</h1>
<h2>IER (CAN) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>IER</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000020</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FF060020 (CAN0)<br/>0x00FF070020 (CAN1)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Interrupt Enable</td></tr>
</table>
<p></p>
<h2>IER (CAN) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:15</td><td class="tooltip grayback">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved</td></tr>
<tr valign=top><td>ETXFEMP</td><td class="center">14</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable TXFIFO Empty Interrupt<br/>Writes to this bit enable or disable interrupts when the TXFEMP bit in the ISR is set.<br/>1: Enable interrupt generation if TXFEMP bit in ISR is set.<br/>0: Disable interrupt generation if TXFEMP bit in ISR is set.</td></tr>
<tr valign=top><td>ETXFWMEMP</td><td class="center">13</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable TXFIFO watermark Empty Interrupt<br/>Writes to this bit enable or disable interrupts when the TXFWMEMP bit in the ISR is set.<br/>1: Enable interrupt generation if TXFWMEMP bit in ISR is set.<br/>0: Disable interrupt generation if TXFWMEMP bit in ISR is set.</td></tr>
<tr valign=top><td>ERXFWMFLL</td><td class="center">12</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable RXFIFO watermark Full Interrupt<br/>Writes to this bit enable or disable interrupts when the RXFLL bit in the ISR is set.<br/>1: Enable interrupt generation if RXFWMFLL bit in ISR is set.<br/>0: Disable interrupt generation if RXFWMFLL bit in ISR is set.</td></tr>
<tr valign=top><td>EWKUP</td><td class="center">11</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable Wake up Interrupt<br/>Writes to this bit enable or disable interrupts when the WKUP bit in the ISR is set.<br/>1: Enable interrupt generation if WKUP bit in ISR is set.<br/>0: Disable interrupt generation if WKUP bit in ISR is set.</td></tr>
<tr valign=top><td>ESLP</td><td class="center">10</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable Sleep Interrupt<br/>Writes to this bit enable or disable interrupts when the SLP bit in the ISR is set.<br/>1: Enable interrupt generation if SLP bit in ISR is set.<br/>0: Disable interrupt generation if SLP bit in ISR is set.</td></tr>
<tr valign=top><td>EBSOFF</td><td class="center"> 9</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable Bus OFF Interrupt<br/>Writes to this bit enable or disable interrupts when the BSOFF bit in the ISR is set.<br/>1: Enable interrupt generation if BSOFF bit in ISR is set.<br/>0: Disable interrupt generation if BSOFF bit in ISR is set.</td></tr>
<tr valign=top><td>EERROR</td><td class="center"> 8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable Error Interrupt<br/>Writes to this bit enable or disable interrupts when the ERROR bit in the ISR is set.<br/>1: Enable interrupt generation if ERROR bit in ISR is set.<br/>0: Disable interrupt generation if ERROR bit in ISR is set.</td></tr>
<tr valign=top><td>ERXNEMP</td><td class="center"> 7</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable Receive FIFO Not Empty Interrupt<br/>Writes to this bit enable or disable interrupts when the RXNEMP bit in the ISR is set.<br/>1: Enable interrupt generation if RXNEMP bit in ISR is set.<br/>0: Disable interrupt generation if RXNEMP bit in ISR is set.</td></tr>
<tr valign=top><td>ERXOFLW</td><td class="center"> 6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable RX FIFO Overflow Interrupt<br/>Writes to this bit enable or disable interrupts when the RXOFLW bit in the ISR is set.<br/>1: Enable interrupt generation if RXOFLW bit in ISR is set.<br/>0: Disable interrupt generation if RXOFLW bit in ISR is set.</td></tr>
<tr valign=top><td>ERXUFLW</td><td class="center"> 5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable RX FIFO Underflow Interrupt<br/>Writes to this bit enable or disable interrupts when the RXUFLW bit in the ISR is set.<br/>1: Enable interrupt generation if RXUFLW bit in ISR is set.<br/>0: Disable interrupt generation if RXUFLW bit in ISR is set.</td></tr>
<tr valign=top><td>ERXOK</td><td class="center"> 4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable New Message Received Interrupt<br/>Writes to this bit enable or disable interrupts when the RXOK bit in the ISR is set.<br/>1: Enable interrupt generation if RXOK bit in ISR is set.<br/>0: Disable interrupt generation if RXOK bit in ISR is set.</td></tr>
<tr valign=top><td>ETXBFLL</td><td class="center"> 3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable High Priority Transmit Buffer Full Interrupt<br/>Writes to this bit enable or disable interrupts when the TXBFLL bit in the ISR is set.<br/>1: Enable interrupt generation if TXBFLL bit in ISR is set.<br/>0: Disable interrupt generation if TXBFLL bit in ISR is set.</td></tr>
<tr valign=top><td>ETXFLL</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable Transmit FIFO Full Interrupt<br/>Writes to this bit enable or disable interrupts when TXFLL bit in the ISR is set.<br/>1: Enable interrupt generation if TXFLL bit in ISR is set.<br/>0: Disable interrupt generation if TXFLL bit in ISR is set.</td></tr>
<tr valign=top><td>ETXOK</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable Transmission Successful Interrupt<br/>Writes to this bit enable or disable interrupts when the TXOK bit in the ISR is set.<br/>1: Enable interrupt generation if TXOK bit in ISR is set.<br/>0: Disable interrupt generation if TXOK bit in ISR is set.</td></tr>
<tr valign=top><td>EARBLST</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable Arbitration Lost Interrupt<br/>Writes to this bit enable or disable interrupts when the ARBLST bit in the ISR is set.<br/>1: Enable interrupt generation if ARBLST bit in ISR is set.<br/>0: Disable interrupt generation if ARBLST bit in ISR is set.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>