{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592657325974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592657325980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 20 09:48:45 2020 " "Processing started: Sat Jun 20 09:48:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592657325980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657325980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657325980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592657326480 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592657326480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_CONTROLLER-arch_1 " "Found design unit 1: u_CONTROLLER-arch_1" {  } { { "u_CONTROLLER.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_CONTROLLER.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334292 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_CONTROLLER " "Found entity 1: u_CONTROLLER" {  } { { "u_CONTROLLER.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_CONTROLLER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657334292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_INSTRUCTION_MEMORY-arch_1 " "Found design unit 1: u_INSTRUCTION_MEMORY-arch_1" {  } { { "u_INSTRUCTION_MEMORY.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_INSTRUCTION_MEMORY.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334294 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_INSTRUCTION_MEMORY " "Found entity 1: u_INSTRUCTION_MEMORY" {  } { { "u_INSTRUCTION_MEMORY.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_INSTRUCTION_MEMORY.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657334294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_PC-arch_1 " "Found design unit 1: u_PC-arch_1" {  } { { "u_PC.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_PC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334296 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_PC " "Found entity 1: u_PC" {  } { { "u_PC.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_PC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657334296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bank_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BANK_REGISTER-arch_1 " "Found design unit 1: BANK_REGISTER-arch_1" {  } { { "BANK_REGISTER.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/BANK_REGISTER.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334298 ""} { "Info" "ISGN_ENTITY_NAME" "1 BANK_REGISTER " "Found entity 1: BANK_REGISTER" {  } { { "BANK_REGISTER.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/BANK_REGISTER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657334298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_MIPS-arch_1 " "Found design unit 1: ULA_MIPS-arch_1" {  } { { "ULA_MIPS.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/ULA_MIPS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334300 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_MIPS " "Found entity 1: ULA_MIPS" {  } { { "ULA_MIPS.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/ULA_MIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657334300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_OP-arch_1 " "Found design unit 1: ULA_OP-arch_1" {  } { { "ULA_OP.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/ULA_OP.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334302 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_OP " "Found entity 1: ULA_OP" {  } { { "ULA_OP.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/ULA_OP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657334302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_MEMORY-arch_1 " "Found design unit 1: DATA_MEMORY-arch_1" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATA_MEMORY.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334304 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATA_MEMORY " "Found entity 1: DATA_MEMORY" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATA_MEMORY.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657334304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_32-arch_1 " "Found design unit 1: MUX_32-arch_1" {  } { { "MUX_32.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/MUX_32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334306 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_32 " "Found entity 1: MUX_32" {  } { { "MUX_32.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/MUX_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657334306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ext_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXT_32-arch_1 " "Found design unit 1: EXT_32-arch_1" {  } { { "EXT_32.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/EXT_32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334308 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXT_32 " "Found entity 1: EXT_32" {  } { { "EXT_32.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/EXT_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657334308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER_32-arch_1 " "Found design unit 1: ADDER_32-arch_1" {  } { { "ADDER_32.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/ADDER_32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334310 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER_32 " "Found entity 1: ADDER_32" {  } { { "ADDER_32.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/ADDER_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657334310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_2_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_2_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHIFT_2_32-arch_1 " "Found design unit 1: SHIFT_2_32-arch_1" {  } { { "SHIFT_2_32.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/SHIFT_2_32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334312 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_2_32 " "Found entity 1: SHIFT_2_32" {  } { { "SHIFT_2_32.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/SHIFT_2_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657334312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_2_26_28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_2_26_28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHIFT_2_26_28-arch_1 " "Found design unit 1: SHIFT_2_26_28-arch_1" {  } { { "SHIFT_2_26_28.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/SHIFT_2_26_28.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334314 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_2_26_28 " "Found entity 1: SHIFT_2_26_28" {  } { { "SHIFT_2_26_28.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/SHIFT_2_26_28.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657334314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conc_28_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conc_28_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONC_28_32-arch_1 " "Found design unit 1: CONC_28_32-arch_1" {  } { { "CONC_28_32.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/CONC_28_32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334315 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONC_28_32 " "Found entity 1: CONC_28_32" {  } { { "CONC_28_32.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/CONC_28_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657334315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATAPATH_MIPS-arch_1 " "Found design unit 1: DATAPATH_MIPS-arch_1" {  } { { "DATAPATH_MIPS.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334318 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH_MIPS " "Found entity 1: DATAPATH_MIPS" {  } { { "DATAPATH_MIPS.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657334318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_5-arch_1 " "Found design unit 1: MUX_5-arch_1" {  } { { "MUX_5.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/MUX_5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334319 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_5 " "Found entity 1: MUX_5" {  } { { "MUX_5.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/MUX_5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657334319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_top_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_top_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_TOP_MIPS-arch_1 " "Found design unit 1: u_TOP_MIPS-arch_1" {  } { { "u_TOP_MIPS.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_TOP_MIPS.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334321 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_TOP_MIPS " "Found entity 1: u_TOP_MIPS" {  } { { "u_TOP_MIPS.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_TOP_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657334321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657334321 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "i_ALUOp u_TOP_MIPS.vhd(56) " "VHDL Association List error at u_TOP_MIPS.vhd(56): formal \"i_ALUOp\" does not exist" {  } { { "u_TOP_MIPS.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_TOP_MIPS.vhd" 56 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1592657334324 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "i_ALU_OP u_TOP_MIPS.vhd(42) " "VHDL error at u_TOP_MIPS.vhd(42): formal port or parameter \"i_ALU_OP\" must have actual or default value" {  } { { "u_TOP_MIPS.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_TOP_MIPS.vhd" 42 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1592657334324 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "i_ALU_OP DATAPATH_MIPS.vhd(18) " "HDL error at DATAPATH_MIPS.vhd(18): see declaration for object \"i_ALU_OP\"" {  } { { "DATAPATH_MIPS.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd" 18 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592657334325 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592657334487 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 20 09:48:54 2020 " "Processing ended: Sat Jun 20 09:48:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592657334487 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592657334487 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592657334487 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657334487 ""}
