and r0, r1, r0, lsl #2 
mvn r2, r0 
mvn r0, r2 
