ARM GAS  /tmp/cc3SSc6C.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"arm_biquad_cascade_df2T_init_f32.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.arm_biquad_cascade_df2T_init_f32,"ax",%progbits
  17              		.align	1
  18              		.global	arm_biquad_cascade_df2T_init_f32
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	arm_biquad_cascade_df2T_init_f32:
  26              	.LFB145:
  27              		.file 1 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c"
   1:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** /* ----------------------------------------------------------------------
   2:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * Project:      CMSIS DSP Library
   3:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * Title:        arm_biquad_cascade_df2T_init_f32.c
   4:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * Description:  Initialization function for floating-point transposed direct form II Biquad cascad
   5:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  *
   6:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * $Date:        18. March 2019
   7:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * $Revision:    V1.6.0
   8:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  *
   9:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * Target Processor: Cortex-M cores
  10:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * -------------------------------------------------------------------- */
  11:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** /*
  12:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
  13:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  *
  14:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  *
  16:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * not use this file except in compliance with the License.
  18:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * You may obtain a copy of the License at
  19:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  *
  20:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  *
  22:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * See the License for the specific language governing permissions and
  26:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * limitations under the License.
  27:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  */
  28:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  29:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** #include "arm_math.h"
  30:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  31:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** /**
ARM GAS  /tmp/cc3SSc6C.s 			page 2


  32:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   @ingroup groupFilters
  33:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  */
  34:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  35:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** /**
  36:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   @addtogroup BiquadCascadeDF2T
  37:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   @{
  38:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  */
  39:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  40:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** /**
  41:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   @brief         Initialization function for the floating-point transposed direct form II Biquad ca
  42:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   @param[in,out] S           points to an instance of the filter data structure.
  43:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   @param[in]     numStages   number of 2nd order stages in the filter.
  44:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   @param[in]     pCoeffs     points to the filter coefficients.
  45:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   @param[in]     pState      points to the state buffer.
  46:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   @return        none
  47:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  48:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   @par           Coefficient and State Ordering
  49:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    The coefficients are stored in the array <code>pCoeffs</code> in the following o
  50:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    in the not Neon version.
  51:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   <pre>
  52:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       {b10, b11, b12, a11, a12, b20, b21, b22, a21, a22, ...}
  53:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   </pre>
  54:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    
  55:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   @par
  56:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    where <code>b1x</code> and <code>a1x</code> are the coefficients for the first s
  57:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    <code>b2x</code> and <code>a2x</code> are the coefficients for the second stage,
  58:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    and so on.  The <code>pCoeffs</code> array contains a total of <code>5*numStages
  59:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  60:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    For Neon version, this array is bigger. If numstages = 4x + y, then the array ha
  61:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    32*x + 5*y
  62:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    and it must be initialized using the function
  63:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    arm_biquad_cascade_df2T_compute_coefs_f32 which is taking the
  64:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    standard array coefficient as parameters.
  65:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  66:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    But, an array of 8*numstages is a good approximation.
  67:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  68:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    Then, the initialization can be done with:
  69:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   <pre>
  70:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    arm_biquad_cascade_df2T_init_f32(&SNeon, nbCascade, neonCoefs, stateNeon);
  71:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    arm_biquad_cascade_df2T_compute_coefs_f32(&SNeon,nbCascade,coefs);
  72:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   </pre>
  73:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  74:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   @par             In this example, neonCoefs is a bigger array of size 8 * numStages.
  75:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    coefs is the standard array:
  76:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  77:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   <pre>
  78:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       {b10, b11, b12, a11, a12, b20, b21, b22, a21, a22, ...}
  79:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   </pre>
  80:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  81:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  82:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   @par
  83:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    The <code>pState</code> is a pointer to state array.
  84:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    Each Biquad stage has 2 state variables <code>d1,</code> and <code>d2</code>.
  85:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    The 2 state variables for stage 1 are first, then the 2 state variables for stag
  86:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    The state array has a total length of <code>2*numStages</code> values.
  87:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    The state variables are updated after each block of data is processed; the coeff
  88:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  */
ARM GAS  /tmp/cc3SSc6C.s 			page 3


  89:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  90:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** #if defined(ARM_MATH_NEON) 
  91:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** /*
  92:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  93:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** Must be called after initializing the biquad instance.
  94:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** pCoeffs has size 5 * nbCascade
  95:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** Whereas the pCoeffs for the init has size (4*4 + 4*4)* nbCascade 
  96:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  97:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** So this pCoeffs is the one which would be used for the not Neon version.
  98:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** The pCoeffs passed in init is bigger than the one for the not Neon version.
  99:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 100:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** */
 101:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** void arm_biquad_cascade_df2T_compute_coefs_f32(
 102:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   arm_biquad_cascade_df2T_instance_f32 * S,
 103:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   uint8_t numStages,
 104:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   float32_t * pCoeffs)
 105:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** {
 106:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****    uint8_t cnt;
 107:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****    float32_t *pDstCoeffs;
 108:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****    float32_t b0[4],b1[4],b2[4],a1[4],a2[4];
 109:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 110:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****    pDstCoeffs = S->pCoeffs;
 111:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 112:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****    cnt = numStages >> 2; 
 113:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****    while(cnt > 0)
 114:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****    {
 115:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       for(int i=0;i<4;i++)
 116:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       {
 117:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****         b0[i] = pCoeffs[0];
 118:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****         b1[i] = pCoeffs[1];
 119:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****         b2[i] = pCoeffs[2];
 120:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****         a1[i] = pCoeffs[3];
 121:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****         a2[i] = pCoeffs[4];
 122:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****         pCoeffs += 5;
 123:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       }
 124:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 125:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       /* Vec 1 */
 126:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = 0;
 127:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b0[1];
 128:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b0[2];
 129:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b0[3];
 130:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 131:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       /* Vec 2 */
 132:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = 0;
 133:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = 0;
 134:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b0[1] * b0[2];
 135:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b0[2] * b0[3];
 136:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 137:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       /* Vec 3 */
 138:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = 0;
 139:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = 0;
 140:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = 0;
 141:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b0[1] * b0[2] * b0[3];
 142:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       
 143:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       /* Vec 4 */
 144:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b0[0];
 145:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b0[0] * b0[1];
ARM GAS  /tmp/cc3SSc6C.s 			page 4


 146:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b0[0] * b0[1] * b0[2];
 147:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b0[0] * b0[1] * b0[2] * b0[3];
 148:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 149:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       /* Vec 5 */
 150:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b1[0];
 151:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b1[1];
 152:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b1[2];
 153:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b1[3];
 154:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 155:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       /* Vec 6 */
 156:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b2[0];
 157:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b2[1];
 158:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b2[2];
 159:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b2[3];
 160:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 161:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       /* Vec 7 */
 162:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = a1[0];
 163:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = a1[1];
 164:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = a1[2];
 165:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = a1[3];
 166:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 167:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       /* Vec 8 */
 168:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = a2[0];
 169:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = a2[1];
 170:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = a2[2];
 171:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = a2[3];
 172:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 173:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       cnt--;
 174:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****    }
 175:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 176:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****    cnt = numStages & 0x3;
 177:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****    while(cnt > 0)
 178:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****    {
 179:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = *pCoeffs++;
 180:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = *pCoeffs++;
 181:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = *pCoeffs++;
 182:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = *pCoeffs++;
 183:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = *pCoeffs++;
 184:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       cnt--;
 185:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****    }
 186:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 187:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** }
 188:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** #endif 
 189:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 190:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** void arm_biquad_cascade_df2T_init_f32(
 191:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****         arm_biquad_cascade_df2T_instance_f32 * S,
 192:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****         uint8_t numStages,
 193:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   const float32_t * pCoeffs,
 194:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****         float32_t * pState)
 195:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** {
  28              		.loc 1 195 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 16
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32 0000 80B5     		push	{r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cc3SSc6C.s 			page 5


  35              		.cfi_offset 7, -8
  36              		.cfi_offset 14, -4
  37 0002 84B0     		sub	sp, sp, #16
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 24
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43 0006 F860     		str	r0, [r7, #12]
  44 0008 7A60     		str	r2, [r7, #4]
  45 000a 3B60     		str	r3, [r7]
  46 000c 0B46     		mov	r3, r1
  47 000e FB72     		strb	r3, [r7, #11]
 196:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   /* Assign filter stages */
 197:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   S->numStages = numStages;
  48              		.loc 1 197 16
  49 0010 FB68     		ldr	r3, [r7, #12]
  50 0012 FA7A     		ldrb	r2, [r7, #11]
  51 0014 1A70     		strb	r2, [r3]
 198:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 199:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   /* Assign coefficient pointer */
 200:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   S->pCoeffs = pCoeffs;
  52              		.loc 1 200 14
  53 0016 FB68     		ldr	r3, [r7, #12]
  54 0018 7A68     		ldr	r2, [r7, #4]
  55 001a 9A60     		str	r2, [r3, #8]
 201:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 202:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   /* Clear state buffer and size is always 2 * numStages */
 203:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   memset(pState, 0, (2U * (uint32_t) numStages) * sizeof(float32_t));
  56              		.loc 1 203 27
  57 001c FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
  58              		.loc 1 203 49
  59 001e DB00     		lsls	r3, r3, #3
  60              		.loc 1 203 3
  61 0020 1A46     		mov	r2, r3
  62 0022 0021     		movs	r1, #0
  63 0024 3868     		ldr	r0, [r7]
  64 0026 FFF7FEFF 		bl	memset
 204:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 205:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   /* Assign state pointer */
 206:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   S->pState = pState;
  65              		.loc 1 206 13
  66 002a FB68     		ldr	r3, [r7, #12]
  67 002c 3A68     		ldr	r2, [r7]
  68 002e 5A60     		str	r2, [r3, #4]
 207:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** }
  69              		.loc 1 207 1
  70 0030 00BF     		nop
  71 0032 1037     		adds	r7, r7, #16
  72              	.LCFI3:
  73              		.cfi_def_cfa_offset 8
  74 0034 BD46     		mov	sp, r7
  75              	.LCFI4:
  76              		.cfi_def_cfa_register 13
  77              		@ sp needed
  78 0036 80BD     		pop	{r7, pc}
  79              		.cfi_endproc
ARM GAS  /tmp/cc3SSc6C.s 			page 6


  80              	.LFE145:
  82              		.text
  83              	.Letext0:
  84              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
  85              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
  86              		.file 4 "/usr/include/newlib/sys/_types.h"
  87              		.file 5 "/usr/include/newlib/sys/reent.h"
  88              		.file 6 "/usr/include/newlib/sys/lock.h"
  89              		.file 7 "/usr/include/newlib/math.h"
  90              		.file 8 "./Libraries/CMSIS/DSP/Include/arm_math.h"
ARM GAS  /tmp/cc3SSc6C.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_biquad_cascade_df2T_init_f32.c
     /tmp/cc3SSc6C.s:17     .text.arm_biquad_cascade_df2T_init_f32:0000000000000000 $t
     /tmp/cc3SSc6C.s:25     .text.arm_biquad_cascade_df2T_init_f32:0000000000000000 arm_biquad_cascade_df2T_init_f32

UNDEFINED SYMBOLS
memset
