PPA Report for shift_preload_pipelined.v (Module: shift_preload_pipelined)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 19
IO Count: 21
Cell Count: 76

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 632.11 MHz
Reg-to-Reg Critical Path Delay: 1.439 ns

POWER METRICS:
-------------
Total Power Consumption: 0.454 W
