`timescale 1ns/1ns
module transmitter_tb();
    reg sin=1, clk=0, rst=0,sd1=0,sd0=0;
    wire detect,serout;
    wire [7:0] nt=8'b00001001;
    transmitter transmit(serout,rst,sd1,clk,nt,sin,detect,sd0);
    initial forever begin #100;clk=~clk; end
    initial begin
        #100; sd1=1;
        #100;
        #20; sin=0;
        #100; sin=1;
        #100; sin=1;
        #100; sin=1;
        #100; sin=1;
        #100; sin=1;
        #100; sin=0;
        #100; sin=1;
        #100; sin=0;
        #100; sin=0;
        #100; sin=1;
        #100; sin=1;
        #100; sin=1;
        #100; sin=0;
        #100; sin=0;
        #100; sin=1;
        #100; sin=1;
        #100; sin=1;
        #100; sin=1;
        #100; sin=0;
        #100; sin=0;
        #100; sin=1;
        #200
        $stop;
    end
endmodule