
AVR64DD32-MAIN-Controller.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000044a  00806000  00001834  000018c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001834  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000014  0080644a  0080644a  00001d12  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001d12  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001d70  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000002c0  00000000  00000000  00001db0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00005bc4  00000000  00000000  00002070  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000030cd  00000000  00000000  00007c34  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001b2d  00000000  00000000  0000ad01  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000006bc  00000000  00000000  0000c830  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00002744  00000000  00000000  0000ceec  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001b19  00000000  00000000  0000f630  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000238  00000000  00000000  00011149  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 48 00 	jmp	0x90	; 0x90 <__ctors_end>
       4:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       8:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      10:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      14:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      18:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      1c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      20:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      24:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      28:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      2c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      30:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      34:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      38:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      3c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      40:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      44:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      48:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      4c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      50:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      54:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      58:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      5c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      60:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      64:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      68:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      6c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      70:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      74:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      78:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      7c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      80:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      84:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      88:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      8c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>

00000090 <__ctors_end>:
      90:	11 24       	eor	r1, r1
      92:	1f be       	out	0x3f, r1	; 63
      94:	cf ef       	ldi	r28, 0xFF	; 255
      96:	cd bf       	out	0x3d, r28	; 61
      98:	df e7       	ldi	r29, 0x7F	; 127
      9a:	de bf       	out	0x3e, r29	; 62

0000009c <__do_copy_data>:
      9c:	14 e6       	ldi	r17, 0x64	; 100
      9e:	a0 e0       	ldi	r26, 0x00	; 0
      a0:	b0 e6       	ldi	r27, 0x60	; 96
      a2:	e4 e3       	ldi	r30, 0x34	; 52
      a4:	f8 e1       	ldi	r31, 0x18	; 24
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x10>
      a8:	05 90       	lpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	aa 34       	cpi	r26, 0x4A	; 74
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0xc>

000000b2 <__do_clear_bss>:
      b2:	24 e6       	ldi	r18, 0x64	; 100
      b4:	aa e4       	ldi	r26, 0x4A	; 74
      b6:	b4 e6       	ldi	r27, 0x64	; 100
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	ae 35       	cpi	r26, 0x5E	; 94
      be:	b2 07       	cpc	r27, r18
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	0e 94 80 03 	call	0x700	; 0x700 <main>
      c6:	0c 94 18 0c 	jmp	0x1830	; 0x1830 <_exit>

000000ca <__bad_interrupt>:
      ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ce <ADC0_init>:
 * - Prescaler: Division by 4
 * - Resolution: 12-bit
 * - Enables the ADC.
 */
void ADC0_init() {
    ADC0.CTRLB = ADC_SAMPNUM_ACC128_gc; // 1 measurements
      ce:	e0 e0       	ldi	r30, 0x00	; 0
      d0:	f6 e0       	ldi	r31, 0x06	; 6
      d2:	87 e0       	ldi	r24, 0x07	; 7
      d4:	81 83       	std	Z+1, r24	; 0x01
    ADC0.CTRLC = ADC_PRESC_DIV4_gc; // 24Mhz / 16 ADC speed
      d6:	81 e0       	ldi	r24, 0x01	; 1
      d8:	82 83       	std	Z+2, r24	; 0x02
    ADC0.CTRLA = ADC_ENABLE_bm | ADC_RESSEL_12BIT_gc; // 12-bit resolution
      da:	80 83       	st	Z, r24
      dc:	08 95       	ret

000000de <CLOCK_XOSCHF_clock_init>:
#include "Settings.h"

void CLOCK_XOSCHF_clock_init()
{
	/* Enable external (32 MHz) clock input */
	ccp_write_io((uint8_t *) &CLKCTRL.XOSCHFCTRLA, CLKCTRL_SELHF_EXTCLOCK_gc | CLKCTRL_FRQRANGE_24M_gc | CLKCTRL_ENABLE_bm);
      de:	6b e0       	ldi	r22, 0x0B	; 11
      e0:	80 e8       	ldi	r24, 0x80	; 128
      e2:	90 e0       	ldi	r25, 0x00	; 0
      e4:	0e 94 c6 0b 	call	0x178c	; 0x178c <ccp_write_io>

	/* Set the main clock to use external clock as source */
	ccp_write_io((uint8_t *) &CLKCTRL.MCLKCTRLA, CLKCTRL_CLKSEL_EXTCLK_gc);
      e8:	63 e0       	ldi	r22, 0x03	; 3
      ea:	80 e6       	ldi	r24, 0x60	; 96
      ec:	90 e0       	ldi	r25, 0x00	; 0
      ee:	0e 94 c6 0b 	call	0x178c	; 0x178c <ccp_write_io>

	/* Wait for system oscillator change to complete */
	while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm)
      f2:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7f0065>
      f6:	80 fd       	sbrc	r24, 0
      f8:	fc cf       	rjmp	.-8      	; 0xf2 <CLOCK_XOSCHF_clock_init+0x14>
	{};
	/* Configuration complete;*/
}
      fa:	08 95       	ret

000000fc <crc8_cdma2000>:
 * of the input data. The result is returned as a single byte (CRC value).
 * 
 * @param data The input data to calculate the CRC for.
 * @return The CRC-8 checksum value for the data.
 */
uint8_t crc8_cdma2000(uint64_t data) {
      fc:	2f 92       	push	r2
      fe:	3f 92       	push	r3
     100:	4f 92       	push	r4
     102:	5f 92       	push	r5
     104:	6f 92       	push	r6
     106:	7f 92       	push	r7
     108:	8f 92       	push	r8
     10a:	9f 92       	push	r9
     10c:	af 92       	push	r10
     10e:	bf 92       	push	r11
     110:	cf 92       	push	r12
     112:	df 92       	push	r13
     114:	ef 92       	push	r14
     116:	ff 92       	push	r15
     118:	0f 93       	push	r16
     11a:	1f 93       	push	r17
     11c:	cf 93       	push	r28
     11e:	df 93       	push	r29
     120:	cd b7       	in	r28, 0x3d	; 61
     122:	de b7       	in	r29, 0x3e	; 62
     124:	2b 97       	sbiw	r28, 0x0b	; 11
     126:	cd bf       	out	0x3d, r28	; 61
     128:	de bf       	out	0x3e, r29	; 62
     12a:	c2 2e       	mov	r12, r18
     12c:	b3 2e       	mov	r11, r19
     12e:	a4 2e       	mov	r10, r20
     130:	95 2e       	mov	r9, r21
     132:	86 2e       	mov	r8, r22
     134:	77 2e       	mov	r7, r23
     136:	68 2e       	mov	r6, r24
     138:	59 2e       	mov	r5, r25
    uint8_t crc = 0xFF;    ///< Initial CRC value.
    size_t length = 0;     ///< Length of the data in bytes.
    uint64_t temp = data;
     13a:	f2 2e       	mov	r15, r18
     13c:	03 2f       	mov	r16, r19
     13e:	14 2f       	mov	r17, r20
     140:	5a 87       	std	Y+10, r21	; 0x0a
     142:	69 83       	std	Y+1, r22	; 0x01
     144:	b7 2f       	mov	r27, r23
     146:	d8 2e       	mov	r13, r24
     148:	e9 2e       	mov	r14, r25
 * @param data The input data to calculate the CRC for.
 * @return The CRC-8 checksum value for the data.
 */
uint8_t crc8_cdma2000(uint64_t data) {
    uint8_t crc = 0xFF;    ///< Initial CRC value.
    size_t length = 0;     ///< Length of the data in bytes.
     14a:	e0 e0       	ldi	r30, 0x00	; 0
     14c:	f0 e0       	ldi	r31, 0x00	; 0
    uint64_t temp = data;

    // Calculate the number of bytes in the data.
    while (temp) {
     14e:	14 c0       	rjmp	.+40     	; 0x178 <__EEPROM_REGION_LENGTH__+0x78>
        length++;
     150:	31 96       	adiw	r30, 0x01	; 1
        temp >>= 8;
     152:	2f 2d       	mov	r18, r15
     154:	30 2f       	mov	r19, r16
     156:	41 2f       	mov	r20, r17
     158:	5a 85       	ldd	r21, Y+10	; 0x0a
     15a:	69 81       	ldd	r22, Y+1	; 0x01
     15c:	7b 2f       	mov	r23, r27
     15e:	8d 2d       	mov	r24, r13
     160:	9e 2d       	mov	r25, r14
     162:	08 e0       	ldi	r16, 0x08	; 8
     164:	0e 94 93 07 	call	0xf26	; 0xf26 <__lshrdi3>
     168:	f2 2e       	mov	r15, r18
     16a:	03 2f       	mov	r16, r19
     16c:	14 2f       	mov	r17, r20
     16e:	5a 87       	std	Y+10, r21	; 0x0a
     170:	69 83       	std	Y+1, r22	; 0x01
     172:	b7 2f       	mov	r27, r23
     174:	d8 2e       	mov	r13, r24
     176:	e9 2e       	mov	r14, r25
    uint8_t crc = 0xFF;    ///< Initial CRC value.
    size_t length = 0;     ///< Length of the data in bytes.
    uint64_t temp = data;

    // Calculate the number of bytes in the data.
    while (temp) {
     178:	2f 2d       	mov	r18, r15
     17a:	30 2f       	mov	r19, r16
     17c:	41 2f       	mov	r20, r17
     17e:	5a 85       	ldd	r21, Y+10	; 0x0a
     180:	69 81       	ldd	r22, Y+1	; 0x01
     182:	7b 2f       	mov	r23, r27
     184:	8d 2d       	mov	r24, r13
     186:	9e 2d       	mov	r25, r14
     188:	a0 e0       	ldi	r26, 0x00	; 0
     18a:	0e 94 af 07 	call	0xf5e	; 0xf5e <__cmpdi2_s8>
     18e:	01 f7       	brne	.-64     	; 0x150 <__EEPROM_REGION_LENGTH__+0x50>
     190:	8f ef       	ldi	r24, 0xFF	; 255
     192:	8a 87       	std	Y+10, r24	; 0x0a
     194:	cb 86       	std	Y+11, r12	; 0x0b
     196:	b9 82       	std	Y+1, r11	; 0x01
     198:	4a 2c       	mov	r4, r10
     19a:	39 2c       	mov	r3, r9
     19c:	28 2c       	mov	r2, r8
     19e:	1a c0       	rjmp	.+52     	; 0x1d4 <__EEPROM_REGION_LENGTH__+0xd4>
        temp >>= 8;
    }

    // Process each byte in the data.
    while (length--) {
        crc = crc8_table[crc ^ ((data >> (length * 8)) & 0xFF)];
     1a0:	8d 01       	movw	r16, r26
     1a2:	00 0f       	add	r16, r16
     1a4:	11 1f       	adc	r17, r17
     1a6:	00 0f       	add	r16, r16
     1a8:	11 1f       	adc	r17, r17
     1aa:	00 0f       	add	r16, r16
     1ac:	11 1f       	adc	r17, r17
     1ae:	2b 85       	ldd	r18, Y+11	; 0x0b
     1b0:	39 81       	ldd	r19, Y+1	; 0x01
     1b2:	44 2d       	mov	r20, r4
     1b4:	53 2d       	mov	r21, r3
     1b6:	62 2d       	mov	r22, r2
     1b8:	77 2d       	mov	r23, r7
     1ba:	86 2d       	mov	r24, r6
     1bc:	95 2d       	mov	r25, r5
     1be:	0e 94 93 07 	call	0xf26	; 0xf26 <__lshrdi3>
     1c2:	8a 84       	ldd	r8, Y+10	; 0x0a
     1c4:	82 26       	eor	r8, r18
     1c6:	91 2c       	mov	r9, r1
     1c8:	f4 01       	movw	r30, r8
     1ca:	eb 5b       	subi	r30, 0xBB	; 187
     1cc:	fc 49       	sbci	r31, 0x9C	; 156
     1ce:	80 81       	ld	r24, Z
     1d0:	8a 87       	std	Y+10, r24	; 0x0a
        length++;
        temp >>= 8;
    }

    // Process each byte in the data.
    while (length--) {
     1d2:	fd 01       	movw	r30, r26
     1d4:	df 01       	movw	r26, r30
     1d6:	11 97       	sbiw	r26, 0x01	; 1
     1d8:	ef 2b       	or	r30, r31
     1da:	11 f7       	brne	.-60     	; 0x1a0 <__EEPROM_REGION_LENGTH__+0xa0>
     1dc:	8a 85       	ldd	r24, Y+10	; 0x0a
        crc = crc8_table[crc ^ ((data >> (length * 8)) & 0xFF)];
    }
    return crc;  ///< Return the calculated CRC.
}
     1de:	2b 96       	adiw	r28, 0x0b	; 11
     1e0:	cd bf       	out	0x3d, r28	; 61
     1e2:	de bf       	out	0x3e, r29	; 62
     1e4:	df 91       	pop	r29
     1e6:	cf 91       	pop	r28
     1e8:	1f 91       	pop	r17
     1ea:	0f 91       	pop	r16
     1ec:	ff 90       	pop	r15
     1ee:	ef 90       	pop	r14
     1f0:	df 90       	pop	r13
     1f2:	cf 90       	pop	r12
     1f4:	bf 90       	pop	r11
     1f6:	af 90       	pop	r10
     1f8:	9f 90       	pop	r9
     1fa:	8f 90       	pop	r8
     1fc:	7f 90       	pop	r7
     1fe:	6f 90       	pop	r6
     200:	5f 90       	pop	r5
     202:	4f 90       	pop	r4
     204:	3f 90       	pop	r3
     206:	2f 90       	pop	r2
     208:	08 95       	ret

0000020a <verify_crc8_cdma2000>:
 * without the CRC byte. Otherwise, it returns 0 to indicate a mismatch.
 * 
 * @param data_with_crc The input data with the CRC byte appended.
 * @return The data without the CRC byte if the checksum is valid, or 0 if invalid.
 */
uint8_t verify_crc8_cdma2000(uint64_t data_without_crc, uint8_t crc) {
     20a:	0f 93       	push	r16
     20c:	cf 93       	push	r28
     20e:	c2 2f       	mov	r28, r18

	return crc8_cdma2000(data_without_crc) == crc ?  data_without_crc : 0;
     210:	0e 94 7e 00 	call	0xfc	; 0xfc <crc8_cdma2000>
     214:	80 13       	cpse	r24, r16
     216:	02 c0       	rjmp	.+4      	; 0x21c <verify_crc8_cdma2000+0x12>
     218:	8c 2f       	mov	r24, r28
     21a:	01 c0       	rjmp	.+2      	; 0x21e <verify_crc8_cdma2000+0x14>
     21c:	80 e0       	ldi	r24, 0x00	; 0

     21e:	cf 91       	pop	r28
     220:	0f 91       	pop	r16
     222:	08 95       	ret

00000224 <hexToUint64>:
 *  Author: Saulius
 */ 
#include "Settings.h"
#include "FOUSARTVar.h"

uint64_t hexToUint64(const char *str) {
     224:	0f 93       	push	r16
     226:	cf 93       	push	r28
     228:	df 93       	push	r29
     22a:	fc 01       	movw	r30, r24
	uint64_t result = 0;
     22c:	20 e0       	ldi	r18, 0x00	; 0
     22e:	30 e0       	ldi	r19, 0x00	; 0
     230:	40 e0       	ldi	r20, 0x00	; 0
     232:	50 e0       	ldi	r21, 0x00	; 0
     234:	60 e0       	ldi	r22, 0x00	; 0
     236:	70 e0       	ldi	r23, 0x00	; 0
     238:	80 e0       	ldi	r24, 0x00	; 0
     23a:	90 e0       	ldi	r25, 0x00	; 0
	char c;

	while ((c = *str++)) {
     23c:	3a c0       	rjmp	.+116    	; 0x2b2 <hexToUint64+0x8e>
		result <<= 4; // kiekvienas hex simbolis = 4 bitai
     23e:	04 e0       	ldi	r16, 0x04	; 4
     240:	0e 94 78 07 	call	0xef0	; 0xef0 <__ashldi3>

		if (c >= '0' && c <= '9') {
     244:	e0 ed       	ldi	r30, 0xD0	; 208
     246:	ec 0f       	add	r30, r28
     248:	ea 30       	cpi	r30, 0x0A	; 10
     24a:	70 f4       	brcc	.+28     	; 0x268 <hexToUint64+0x44>
			result |= (uint64_t)(c - '0');
     24c:	d0 e0       	ldi	r29, 0x00	; 0
     24e:	e0 97       	sbiw	r28, 0x30	; 48
     250:	ed 2f       	mov	r30, r29
     252:	ee 0f       	add	r30, r30
     254:	ee 0b       	sbc	r30, r30
     256:	2c 2b       	or	r18, r28
     258:	3d 2b       	or	r19, r29
     25a:	4e 2b       	or	r20, r30
     25c:	5e 2b       	or	r21, r30
     25e:	6e 2b       	or	r22, r30
     260:	7e 2b       	or	r23, r30
     262:	8e 2b       	or	r24, r30
     264:	9e 2b       	or	r25, r30
     266:	24 c0       	rjmp	.+72     	; 0x2b0 <hexToUint64+0x8c>
			} else if (c >= 'A' && c <= 'F') {
     268:	ef eb       	ldi	r30, 0xBF	; 191
     26a:	ec 0f       	add	r30, r28
     26c:	e6 30       	cpi	r30, 0x06	; 6
     26e:	70 f4       	brcc	.+28     	; 0x28c <hexToUint64+0x68>
			result |= (uint64_t)(c - 'A' + 10);
     270:	d0 e0       	ldi	r29, 0x00	; 0
     272:	e7 97       	sbiw	r28, 0x37	; 55
     274:	ed 2f       	mov	r30, r29
     276:	ee 0f       	add	r30, r30
     278:	ee 0b       	sbc	r30, r30
     27a:	2c 2b       	or	r18, r28
     27c:	3d 2b       	or	r19, r29
     27e:	4e 2b       	or	r20, r30
     280:	5e 2b       	or	r21, r30
     282:	6e 2b       	or	r22, r30
     284:	7e 2b       	or	r23, r30
     286:	8e 2b       	or	r24, r30
     288:	9e 2b       	or	r25, r30
     28a:	12 c0       	rjmp	.+36     	; 0x2b0 <hexToUint64+0x8c>
			} else if (c >= 'a' && c <= 'f') {
     28c:	ef e9       	ldi	r30, 0x9F	; 159
     28e:	ec 0f       	add	r30, r28
     290:	e6 30       	cpi	r30, 0x06	; 6
     292:	a8 f4       	brcc	.+42     	; 0x2be <hexToUint64+0x9a>
			result |= (uint64_t)(c - 'a' + 10);
     294:	d0 e0       	ldi	r29, 0x00	; 0
     296:	c7 55       	subi	r28, 0x57	; 87
     298:	d1 09       	sbc	r29, r1
     29a:	ed 2f       	mov	r30, r29
     29c:	ee 0f       	add	r30, r30
     29e:	ee 0b       	sbc	r30, r30
     2a0:	2c 2b       	or	r18, r28
     2a2:	3d 2b       	or	r19, r29
     2a4:	4e 2b       	or	r20, r30
     2a6:	5e 2b       	or	r21, r30
     2a8:	6e 2b       	or	r22, r30
     2aa:	7e 2b       	or	r23, r30
     2ac:	8e 2b       	or	r24, r30
     2ae:	9e 2b       	or	r25, r30
     2b0:	fd 01       	movw	r30, r26

uint64_t hexToUint64(const char *str) {
	uint64_t result = 0;
	char c;

	while ((c = *str++)) {
     2b2:	df 01       	movw	r26, r30
     2b4:	11 96       	adiw	r26, 0x01	; 1
     2b6:	c0 81       	ld	r28, Z
     2b8:	c1 11       	cpse	r28, r1
     2ba:	c1 cf       	rjmp	.-126    	; 0x23e <hexToUint64+0x1a>
     2bc:	08 c0       	rjmp	.+16     	; 0x2ce <hexToUint64+0xaa>
			result |= (uint64_t)(c - 'A' + 10);
			} else if (c >= 'a' && c <= 'f') {
			result |= (uint64_t)(c - 'a' + 10);
			} else {
			// netinkamas simbolis
			return 0;
     2be:	20 e0       	ldi	r18, 0x00	; 0
     2c0:	30 e0       	ldi	r19, 0x00	; 0
     2c2:	40 e0       	ldi	r20, 0x00	; 0
     2c4:	50 e0       	ldi	r21, 0x00	; 0
     2c6:	60 e0       	ldi	r22, 0x00	; 0
     2c8:	70 e0       	ldi	r23, 0x00	; 0
     2ca:	80 e0       	ldi	r24, 0x00	; 0
     2cc:	90 e0       	ldi	r25, 0x00	; 0
		}
	}
	return result;
}
     2ce:	df 91       	pop	r29
     2d0:	cf 91       	pop	r28
     2d2:	0f 91       	pop	r16
     2d4:	08 95       	ret

000002d6 <FODataSplitter>:

void FODataSplitter(char *command) {
     2d6:	7f 92       	push	r7
     2d8:	8f 92       	push	r8
     2da:	9f 92       	push	r9
     2dc:	af 92       	push	r10
     2de:	bf 92       	push	r11
     2e0:	cf 92       	push	r12
     2e2:	df 92       	push	r13
     2e4:	ef 92       	push	r14
     2e6:	ff 92       	push	r15
     2e8:	0f 93       	push	r16
     2ea:	1f 93       	push	r17
     2ec:	cf 93       	push	r28
     2ee:	df 93       	push	r29
     2f0:	cd b7       	in	r28, 0x3d	; 61
     2f2:	de b7       	in	r29, 0x3e	; 62
     2f4:	a0 97       	sbiw	r28, 0x20	; 32
     2f6:	cd bf       	out	0x3d, r28	; 61
     2f8:	de bf       	out	0x3e, r29	; 62
     2fa:	6c 01       	movw	r12, r24
	const uint8_t lengths[] = {4, 4, 3, 3, 1, 2};
     2fc:	86 e0       	ldi	r24, 0x06	; 6
     2fe:	ef e3       	ldi	r30, 0x3F	; 63
     300:	f3 e6       	ldi	r31, 0x63	; 99
     302:	de 01       	movw	r26, r28
     304:	11 96       	adiw	r26, 0x01	; 1
     306:	01 90       	ld	r0, Z+
     308:	0d 92       	st	X+, r0
     30a:	8a 95       	dec	r24
     30c:	e1 f7       	brne	.-8      	; 0x306 <FODataSplitter+0x30>
	const uint8_t count = sizeof(lengths) / sizeof(lengths[0]);
	char temp[16];

	strncpy(temp, command, 15);
     30e:	4f e0       	ldi	r20, 0x0F	; 15
     310:	50 e0       	ldi	r21, 0x00	; 0
     312:	b6 01       	movw	r22, r12
     314:	ce 01       	movw	r24, r28
     316:	07 96       	adiw	r24, 0x07	; 7
     318:	0e 94 f7 08 	call	0x11ee	; 0x11ee <strncpy>
	temp[15] = '\0';
     31c:	1e 8a       	std	Y+22, r1	; 0x16
	uint64_t datatocheck = hexToUint64(temp);
     31e:	ce 01       	movw	r24, r28
     320:	07 96       	adiw	r24, 0x07	; 7
     322:	0e 94 12 01 	call	0x224	; 0x224 <hexToUint64>
     326:	72 2e       	mov	r7, r18
     328:	83 2e       	mov	r8, r19
     32a:	94 2e       	mov	r9, r20
     32c:	a5 2e       	mov	r10, r21
     32e:	b6 2e       	mov	r11, r22
     330:	e7 2e       	mov	r14, r23
     332:	f8 2e       	mov	r15, r24
     334:	19 2f       	mov	r17, r25
	strncpy(temp, command + 15, 2); 
     336:	b6 01       	movw	r22, r12
     338:	61 5f       	subi	r22, 0xF1	; 241
     33a:	7f 4f       	sbci	r23, 0xFF	; 255
     33c:	42 e0       	ldi	r20, 0x02	; 2
     33e:	50 e0       	ldi	r21, 0x00	; 0
     340:	ce 01       	movw	r24, r28
     342:	07 96       	adiw	r24, 0x07	; 7
     344:	0e 94 f7 08 	call	0x11ee	; 0x11ee <strncpy>
	temp[2] = '\0';
     348:	19 86       	std	Y+9, r1	; 0x09
	uint8_t crctocheck = (uint8_t)strtol(temp, NULL, 16);
     34a:	40 e1       	ldi	r20, 0x10	; 16
     34c:	50 e0       	ldi	r21, 0x00	; 0
     34e:	60 e0       	ldi	r22, 0x00	; 0
     350:	70 e0       	ldi	r23, 0x00	; 0
     352:	ce 01       	movw	r24, r28
     354:	07 96       	adiw	r24, 0x07	; 7
     356:	0e 94 cf 07 	call	0xf9e	; 0xf9e <strtol>

	if(verify_crc8_cdma2000(datatocheck, crctocheck)){ //if data valid update it
     35a:	06 2f       	mov	r16, r22
     35c:	27 2d       	mov	r18, r7
     35e:	38 2d       	mov	r19, r8
     360:	49 2d       	mov	r20, r9
     362:	5a 2d       	mov	r21, r10
     364:	6b 2d       	mov	r22, r11
     366:	7e 2d       	mov	r23, r14
     368:	8f 2d       	mov	r24, r15
     36a:	91 2f       	mov	r25, r17
     36c:	0e 94 05 01 	call	0x20a	; 0x20a <verify_crc8_cdma2000>
     370:	81 11       	cpse	r24, r1
     372:	8c c0       	rjmp	.+280    	; 0x48c <__LOCK_REGION_LENGTH__+0x8c>
     374:	af c0       	rjmp	.+350    	; 0x4d4 <__LOCK_REGION_LENGTH__+0xd4>
		//screen_write_formatted_text("data is correct", 1, ALIGN_CENTER);//uncomment if nedded// crc ok
		const char *p = command;
		uint8_t EndSwitchesValue = 0;

		for (uint8_t i = 0; i < count; i++) {
			char token[10] = {0};
     376:	5e 01       	movw	r10, r28
     378:	87 e1       	ldi	r24, 0x17	; 23
     37a:	a8 0e       	add	r10, r24
     37c:	b1 1c       	adc	r11, r1
     37e:	8a e0       	ldi	r24, 0x0A	; 10
     380:	f5 01       	movw	r30, r10
     382:	11 92       	st	Z+, r1
     384:	8a 95       	dec	r24
     386:	e9 f7       	brne	.-6      	; 0x382 <FODataSplitter+0xac>

			memcpy(token, p, lengths[i]);
     388:	e1 e0       	ldi	r30, 0x01	; 1
     38a:	f0 e0       	ldi	r31, 0x00	; 0
     38c:	ec 0f       	add	r30, r28
     38e:	fd 1f       	adc	r31, r29
     390:	e1 0f       	add	r30, r17
     392:	f1 1d       	adc	r31, r1
     394:	e0 80       	ld	r14, Z
     396:	f1 2c       	mov	r15, r1
     398:	a7 01       	movw	r20, r14
     39a:	b6 01       	movw	r22, r12
     39c:	c5 01       	movw	r24, r10
     39e:	0e 94 ee 08 	call	0x11dc	; 0x11dc <memcpy>
			token[lengths[i]] = '\0';
     3a2:	f5 01       	movw	r30, r10
     3a4:	ee 0d       	add	r30, r14
     3a6:	ff 1d       	adc	r31, r15
     3a8:	10 82       	st	Z, r1

			switch (i) {
     3aa:	12 30       	cpi	r17, 0x02	; 2
     3ac:	91 f1       	breq	.+100    	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
     3ae:	28 f4       	brcc	.+10     	; 0x3ba <FODataSplitter+0xe4>
     3b0:	11 23       	and	r17, r17
     3b2:	51 f0       	breq	.+20     	; 0x3c8 <FODataSplitter+0xf2>
     3b4:	11 30       	cpi	r17, 0x01	; 1
     3b6:	a9 f0       	breq	.+42     	; 0x3e2 <FODataSplitter+0x10c>
     3b8:	65 c0       	rjmp	.+202    	; 0x484 <__LOCK_REGION_LENGTH__+0x84>
     3ba:	13 30       	cpi	r17, 0x03	; 3
     3bc:	09 f4       	brne	.+2      	; 0x3c0 <FODataSplitter+0xea>
     3be:	41 c0       	rjmp	.+130    	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
     3c0:	14 30       	cpi	r17, 0x04	; 4
     3c2:	09 f4       	brne	.+2      	; 0x3c6 <FODataSplitter+0xf0>
     3c4:	56 c0       	rjmp	.+172    	; 0x472 <__LOCK_REGION_LENGTH__+0x72>
     3c6:	5e c0       	rjmp	.+188    	; 0x484 <__LOCK_REGION_LENGTH__+0x84>
				case 0: SensorData.HPElevation   = (uint16_t)strtol(token, NULL, 16); break;
     3c8:	40 e1       	ldi	r20, 0x10	; 16
     3ca:	50 e0       	ldi	r21, 0x00	; 0
     3cc:	60 e0       	ldi	r22, 0x00	; 0
     3ce:	70 e0       	ldi	r23, 0x00	; 0
     3d0:	ce 01       	movw	r24, r28
     3d2:	47 96       	adiw	r24, 0x17	; 23
     3d4:	0e 94 cf 07 	call	0xf9e	; 0xf9e <strtol>
     3d8:	60 93 4c 64 	sts	0x644C, r22	; 0x80644c <__data_end+0x2>
     3dc:	70 93 4d 64 	sts	0x644D, r23	; 0x80644d <__data_end+0x3>
     3e0:	51 c0       	rjmp	.+162    	; 0x484 <__LOCK_REGION_LENGTH__+0x84>
				case 1: SensorData.Azimuth     = (uint16_t)strtol(token, NULL, 16)/ Angle_Precizion; break;
     3e2:	40 e1       	ldi	r20, 0x10	; 16
     3e4:	50 e0       	ldi	r21, 0x00	; 0
     3e6:	60 e0       	ldi	r22, 0x00	; 0
     3e8:	70 e0       	ldi	r23, 0x00	; 0
     3ea:	ce 01       	movw	r24, r28
     3ec:	47 96       	adiw	r24, 0x17	; 23
     3ee:	0e 94 cf 07 	call	0xf9e	; 0xf9e <strtol>
     3f2:	9b 01       	movw	r18, r22
     3f4:	36 95       	lsr	r19
     3f6:	27 95       	ror	r18
     3f8:	36 95       	lsr	r19
     3fa:	27 95       	ror	r18
     3fc:	ab e7       	ldi	r26, 0x7B	; 123
     3fe:	b4 e1       	ldi	r27, 0x14	; 20
     400:	0e 94 69 07 	call	0xed2	; 0xed2 <__umulhisi3>
     404:	96 95       	lsr	r25
     406:	87 95       	ror	r24
     408:	80 93 4e 64 	sts	0x644E, r24	; 0x80644e <__data_end+0x4>
     40c:	90 93 4f 64 	sts	0x644F, r25	; 0x80644f <__data_end+0x5>
     410:	39 c0       	rjmp	.+114    	; 0x484 <__LOCK_REGION_LENGTH__+0x84>
				case 2: SensorData.PVU         = (uint16_t)strtol(token, NULL, 16)/ U_I_Precizion; break;
     412:	40 e1       	ldi	r20, 0x10	; 16
     414:	50 e0       	ldi	r21, 0x00	; 0
     416:	60 e0       	ldi	r22, 0x00	; 0
     418:	70 e0       	ldi	r23, 0x00	; 0
     41a:	ce 01       	movw	r24, r28
     41c:	47 96       	adiw	r24, 0x17	; 23
     41e:	0e 94 cf 07 	call	0xf9e	; 0xf9e <strtol>
     422:	9b 01       	movw	r18, r22
     424:	ad ec       	ldi	r26, 0xCD	; 205
     426:	bc ec       	ldi	r27, 0xCC	; 204
     428:	0e 94 69 07 	call	0xed2	; 0xed2 <__umulhisi3>
     42c:	96 95       	lsr	r25
     42e:	87 95       	ror	r24
     430:	96 95       	lsr	r25
     432:	87 95       	ror	r24
     434:	96 95       	lsr	r25
     436:	87 95       	ror	r24
     438:	80 93 50 64 	sts	0x6450, r24	; 0x806450 <__data_end+0x6>
     43c:	90 93 51 64 	sts	0x6451, r25	; 0x806451 <__data_end+0x7>
     440:	21 c0       	rjmp	.+66     	; 0x484 <__LOCK_REGION_LENGTH__+0x84>
				case 3: SensorData.PVI         = (uint16_t)strtol(token, NULL, 16)/ U_I_Precizion; break;
     442:	40 e1       	ldi	r20, 0x10	; 16
     444:	50 e0       	ldi	r21, 0x00	; 0
     446:	60 e0       	ldi	r22, 0x00	; 0
     448:	70 e0       	ldi	r23, 0x00	; 0
     44a:	ce 01       	movw	r24, r28
     44c:	47 96       	adiw	r24, 0x17	; 23
     44e:	0e 94 cf 07 	call	0xf9e	; 0xf9e <strtol>
     452:	9b 01       	movw	r18, r22
     454:	ad ec       	ldi	r26, 0xCD	; 205
     456:	bc ec       	ldi	r27, 0xCC	; 204
     458:	0e 94 69 07 	call	0xed2	; 0xed2 <__umulhisi3>
     45c:	96 95       	lsr	r25
     45e:	87 95       	ror	r24
     460:	96 95       	lsr	r25
     462:	87 95       	ror	r24
     464:	96 95       	lsr	r25
     466:	87 95       	ror	r24
     468:	80 93 52 64 	sts	0x6452, r24	; 0x806452 <__data_end+0x8>
     46c:	90 93 53 64 	sts	0x6453, r25	; 0x806453 <__data_end+0x9>
     470:	09 c0       	rjmp	.+18     	; 0x484 <__LOCK_REGION_LENGTH__+0x84>
				case 4: EndSwitchesValue       = (uint8_t)strtol(token, NULL, 16); break; //common end switches value
     472:	40 e1       	ldi	r20, 0x10	; 16
     474:	50 e0       	ldi	r21, 0x00	; 0
     476:	60 e0       	ldi	r22, 0x00	; 0
     478:	70 e0       	ldi	r23, 0x00	; 0
     47a:	ce 01       	movw	r24, r28
     47c:	47 96       	adiw	r24, 0x17	; 23
     47e:	0e 94 cf 07 	call	0xf9e	; 0xf9e <strtol>
     482:	06 2f       	mov	r16, r22
			}

			p += lengths[i];
     484:	ce 0c       	add	r12, r14
     486:	df 1c       	adc	r13, r15
	if(verify_crc8_cdma2000(datatocheck, crctocheck)){ //if data valid update it
		//screen_write_formatted_text("data is correct", 1, ALIGN_CENTER);//uncomment if nedded// crc ok
		const char *p = command;
		uint8_t EndSwitchesValue = 0;

		for (uint8_t i = 0; i < count; i++) {
     488:	1f 5f       	subi	r17, 0xFF	; 255
     48a:	02 c0       	rjmp	.+4      	; 0x490 <__LOCK_REGION_LENGTH__+0x90>
     48c:	10 e0       	ldi	r17, 0x00	; 0
     48e:	00 e0       	ldi	r16, 0x00	; 0
     490:	16 30       	cpi	r17, 0x06	; 6
     492:	08 f4       	brcc	.+2      	; 0x496 <__LOCK_REGION_LENGTH__+0x96>
     494:	70 cf       	rjmp	.-288    	; 0x376 <FODataSplitter+0xa0>
				case 4: EndSwitchesValue       = (uint8_t)strtol(token, NULL, 16); break; //common end switches value
			}

			p += lengths[i];
		}
		SensorData.Elevation = SensorData.HPElevation / Angle_Precizion;
     496:	ea e4       	ldi	r30, 0x4A	; 74
     498:	f4 e6       	ldi	r31, 0x64	; 100
     49a:	22 81       	ldd	r18, Z+2	; 0x02
     49c:	33 81       	ldd	r19, Z+3	; 0x03
     49e:	36 95       	lsr	r19
     4a0:	27 95       	ror	r18
     4a2:	36 95       	lsr	r19
     4a4:	27 95       	ror	r18
     4a6:	ab e7       	ldi	r26, 0x7B	; 123
     4a8:	b4 e1       	ldi	r27, 0x14	; 20
     4aa:	0e 94 69 07 	call	0xed2	; 0xed2 <__umulhisi3>
     4ae:	96 95       	lsr	r25
     4b0:	87 95       	ror	r24
     4b2:	80 83       	st	Z, r24
     4b4:	91 83       	std	Z+1, r25	; 0x01
		//spliting end switch value to separate end switch value according to axis
		SensorData.ElMin = (EndSwitchesValue & 0x01) ? 1 : 0;
     4b6:	80 2f       	mov	r24, r16
     4b8:	81 70       	andi	r24, 0x01	; 1
     4ba:	82 87       	std	Z+10, r24	; 0x0a
		SensorData.ElMax = (EndSwitchesValue & 0x02) ? 1 : 0;
     4bc:	01 fb       	bst	r16, 1
     4be:	88 27       	eor	r24, r24
     4c0:	80 f9       	bld	r24, 0
     4c2:	83 87       	std	Z+11, r24	; 0x0b
		SensorData.AzMin = (EndSwitchesValue & 0x04) ? 1 : 0;
     4c4:	02 fb       	bst	r16, 2
     4c6:	88 27       	eor	r24, r24
     4c8:	80 f9       	bld	r24, 0
     4ca:	84 87       	std	Z+12, r24	; 0x0c
		SensorData.AzMax = (EndSwitchesValue & 0x08) ? 1 : 0;
     4cc:	03 fb       	bst	r16, 3
     4ce:	00 27       	eor	r16, r16
     4d0:	00 f9       	bld	r16, 0
     4d2:	05 87       	std	Z+13, r16	; 0x0d
	}
	else{
		//uncomment if nedded
		//screen_write_formatted_text("data is corupted!", 1, ALIGN_CENTER); // bad crc
	}	
}
     4d4:	a0 96       	adiw	r28, 0x20	; 32
     4d6:	cd bf       	out	0x3d, r28	; 61
     4d8:	de bf       	out	0x3e, r29	; 62
     4da:	df 91       	pop	r29
     4dc:	cf 91       	pop	r28
     4de:	1f 91       	pop	r17
     4e0:	0f 91       	pop	r16
     4e2:	ff 90       	pop	r15
     4e4:	ef 90       	pop	r14
     4e6:	df 90       	pop	r13
     4e8:	cf 90       	pop	r12
     4ea:	bf 90       	pop	r11
     4ec:	af 90       	pop	r10
     4ee:	9f 90       	pop	r9
     4f0:	8f 90       	pop	r8
     4f2:	7f 90       	pop	r7
     4f4:	08 95       	ret

000004f6 <FOReceiver>:
 * This function continuously reads incoming data via USART, processes the data, 
 * and executes the appropriate command. If an error occurs or a warning is set, 
 * it handles the corresponding state. The function handles both normal command 
 * processing and error recovery.
 */
void FOReceiver() {
     4f6:	0f 93       	push	r16
     4f8:	1f 93       	push	r17
     4fa:	cf 93       	push	r28
     4fc:	df 93       	push	r29
     4fe:	cd b7       	in	r28, 0x3d	; 61
     500:	de b7       	in	r29, 0x3e	; 62
     502:	61 97       	sbiw	r28, 0x11	; 17
     504:	cd bf       	out	0x3d, r28	; 61
     506:	de bf       	out	0x3e, r29	; 62
    uint8_t index = 0;
    char command[MESSAGE_LENGTH_FO] = {0}; // Empty command array
     508:	fe 01       	movw	r30, r28
     50a:	31 96       	adiw	r30, 0x01	; 1
     50c:	81 e1       	ldi	r24, 0x11	; 17
     50e:	df 01       	movw	r26, r30
     510:	1d 92       	st	X+, r1
     512:	8a 95       	dec	r24
     514:	e9 f7       	brne	.-6      	; 0x510 <FOReceiver+0x1a>
    uint8_t start = 0;
     516:	00 e0       	ldi	r16, 0x00	; 0
 * and executes the appropriate command. If an error occurs or a warning is set, 
 * it handles the corresponding state. The function handles both normal command 
 * processing and error recovery.
 */
void FOReceiver() {
    uint8_t index = 0;
     518:	10 e0       	ldi	r17, 0x00	; 0
    char command[MESSAGE_LENGTH_FO] = {0}; // Empty command array
    uint8_t start = 0;

    while (1) {
        char c = USART1_readChar(); // Reading a character from USART
     51a:	0e 94 84 05 	call	0xb08	; 0xb08 <USART1_readChar>

        if (Status_FO.error) { // If an error is active
     51e:	90 91 58 64 	lds	r25, 0x6458	; 0x806458 <Status_FO>
     522:	99 23       	and	r25, r25
     524:	29 f0       	breq	.+10     	; 0x530 <FOReceiver+0x3a>
            //FODataSplitter("0"); // Execute command 0 for error handling
            Status_FO.error = 0; // Reset error value
     526:	e8 e5       	ldi	r30, 0x58	; 88
     528:	f4 e6       	ldi	r31, 0x64	; 100
     52a:	10 82       	st	Z, r1
            Status_FO.errorCounter = 0;
     52c:	11 82       	std	Z+1, r1	; 0x01
            break;
     52e:	34 c0       	rjmp	.+104    	; 0x598 <FOReceiver+0xa2>
        }

        if (start) {
     530:	00 23       	and	r16, r16
     532:	c1 f0       	breq	.+48     	; 0x564 <FOReceiver+0x6e>
            if (c == '>') { // If received data end symbol
     534:	8e 33       	cpi	r24, 0x3E	; 62
     536:	61 f4       	brne	.+24     	; 0x550 <FOReceiver+0x5a>
               start = 0;
			   command[index] = '\0';
     538:	e1 e0       	ldi	r30, 0x01	; 1
     53a:	f0 e0       	ldi	r31, 0x00	; 0
     53c:	ec 0f       	add	r30, r28
     53e:	fd 1f       	adc	r31, r29
     540:	e1 0f       	add	r30, r17
     542:	f1 1d       	adc	r31, r1
     544:	10 82       	st	Z, r1
               index = 0;
               FODataSplitter(command); // Execute the received command //comment when testing lines below
     546:	ce 01       	movw	r24, r28
     548:	01 96       	adiw	r24, 0x01	; 1
     54a:	0e 94 6b 01 	call	0x2d6	; 0x2d6 <FODataSplitter>
				//screen_write_formatted_text("FO data:", 0, ALIGN_LEFT); //uncomment to testing purposes only
				//screen_write_formatted_text("%s", 3, ALIGN_RIGHT, command);
                break;
     54e:	24 c0       	rjmp	.+72     	; 0x598 <FOReceiver+0xa2>
            } else if (index < MESSAGE_LENGTH_FO) {
     550:	11 31       	cpi	r17, 0x11	; 17
     552:	40 f4       	brcc	.+16     	; 0x564 <FOReceiver+0x6e>
                command[index++] = c; // Store received character in command array
     554:	e1 e0       	ldi	r30, 0x01	; 1
     556:	f0 e0       	ldi	r31, 0x00	; 0
     558:	ec 0f       	add	r30, r28
     55a:	fd 1f       	adc	r31, r29
     55c:	e1 0f       	add	r30, r17
     55e:	f1 1d       	adc	r31, r1
     560:	80 83       	st	Z, r24
     562:	1f 5f       	subi	r17, 0xFF	; 255
            }
        }

        if (c == '<') { // If received data start symbol
     564:	8c 33       	cpi	r24, 0x3C	; 60
     566:	31 f4       	brne	.+12     	; 0x574 <FOReceiver+0x7e>
            start = 1;
            index = 0;
            Status_FO.error = 0; // Reset error state
     568:	e8 e5       	ldi	r30, 0x58	; 88
     56a:	f4 e6       	ldi	r31, 0x64	; 100
     56c:	10 82       	st	Z, r1
            Status_FO.errorCounter = 0; // Reset error counter
     56e:	11 82       	std	Z+1, r1	; 0x01
                command[index++] = c; // Store received character in command array
            }
        }

        if (c == '<') { // If received data start symbol
            start = 1;
     570:	01 e0       	ldi	r16, 0x01	; 1
            index = 0;
     572:	10 e0       	ldi	r17, 0x00	; 0
            Status_FO.error = 0; // Reset error state
            Status_FO.errorCounter = 0; // Reset error counter
        }

        if (Status_FO.warning) {
     574:	80 91 5a 64 	lds	r24, 0x645A	; 0x80645a <Status_FO+0x2>
     578:	88 23       	and	r24, r24
     57a:	79 f2       	breq	.-98     	; 0x51a <FOReceiver+0x24>
            Status_FO.warning = 0;
     57c:	e8 e5       	ldi	r30, 0x58	; 88
     57e:	f4 e6       	ldi	r31, 0x64	; 100
     580:	12 82       	std	Z+2, r1	; 0x02
            if (Status_FO.errorCounter < CountForError_FO) {
     582:	81 81       	ldd	r24, Z+1	; 0x01
     584:	8a 30       	cpi	r24, 0x0A	; 10
     586:	20 f4       	brcc	.+8      	; 0x590 <FOReceiver+0x9a>
                Status_FO.errorCounter++;
     588:	8f 5f       	subi	r24, 0xFF	; 255
     58a:	80 93 59 64 	sts	0x6459, r24	; 0x806459 <Status_FO+0x1>
     58e:	c5 cf       	rjmp	.-118    	; 0x51a <FOReceiver+0x24>
            } else {
                Status_FO.error = 1; // Set error flag if too many warnings
     590:	81 e0       	ldi	r24, 0x01	; 1
     592:	80 93 58 64 	sts	0x6458, r24	; 0x806458 <Status_FO>
     596:	c1 cf       	rjmp	.-126    	; 0x51a <FOReceiver+0x24>
            }
        }
    }
     598:	61 96       	adiw	r28, 0x11	; 17
     59a:	cd bf       	out	0x3d, r28	; 61
     59c:	de bf       	out	0x3e, r29	; 62
     59e:	df 91       	pop	r29
     5a0:	cf 91       	pop	r28
     5a2:	1f 91       	pop	r17
     5a4:	0f 91       	pop	r16
     5a6:	08 95       	ret

000005a8 <GPIO_init>:

#include "Settings.h"

void GPIO_init(){
    // Configure USART0 and USART1 pin routing
    PORTMUX.USARTROUTEA = PORTMUX_USART0_ALT1_gc | PORTMUX_USART1_ALT2_gc; // Set USART0 to alternative pins set 1, USART1 to alternative pins set 2
     5a8:	e0 ee       	ldi	r30, 0xE0	; 224
     5aa:	f5 e0       	ldi	r31, 0x05	; 5
     5ac:	81 e1       	ldi	r24, 0x11	; 17
     5ae:	82 83       	std	Z+2, r24	; 0x02
    PORTMUX.TWIROUTEA = PORTMUX_TWI0_DEFAULT_gc; // Set TWI0 to default pins
     5b0:	16 82       	std	Z+6, r1	; 0x06
	PORTMUX.TCAROUTEA = PORTMUX_TCA0_PORTD_gc;
     5b2:	83 e0       	ldi	r24, 0x03	; 3
     5b4:	87 83       	std	Z+7, r24	; 0x07
	PORTMUX.TCDROUTEA = PORTMUX_TCD0_ALT2_gc; ///< Select alternative WOC pin variant 2
     5b6:	82 e0       	ldi	r24, 0x02	; 2
     5b8:	81 87       	std	Z+9, r24	; 0x09


    // Configure Port A (PA) for RX LED, I2C SDA, SCL, USART0 TX, TX LED and XDIR
    PORTA.DIRSET = PIN2_bm | PIN3_bm | PIN4_bm | PIN6_bm | PIN7_bm; // Set PA2, PA3, PA4, PA7 as output (RX LED, I2C SDA, SCL, USART0 TX, TX LED, XDIR)
     5ba:	e0 e0       	ldi	r30, 0x00	; 0
     5bc:	f4 e0       	ldi	r31, 0x04	; 4
     5be:	8c ed       	ldi	r24, 0xDC	; 220
     5c0:	81 83       	std	Z+1, r24	; 0x01
    PORTA.DIRCLR = PIN1_bm | PIN5_bm; // Set  PA1 as Joystick button,  PA5 as input (USART0 RX)
     5c2:	82 e2       	ldi	r24, 0x22	; 34
     5c4:	82 83       	std	Z+2, r24	; 0x02
	PORTA.PIN1CTRL = PORT_PULLUPEN_bm; // Enable pull-up for PA1 (Joystick button)
     5c6:	88 e0       	ldi	r24, 0x08	; 8
     5c8:	81 8b       	std	Z+17, r24	; 0x11
    PORTA.PIN4CTRL = PORT_PULLUPEN_bm; // Enable pull-up for PA4 (I2C SCL)
     5ca:	84 8b       	std	Z+20, r24	; 0x14
    PORTA.PIN5CTRL = PORT_PULLUPEN_bm; // Enable pull-up for PA5 (USART0 RX)
     5cc:	85 8b       	std	Z+21, r24	; 0x15

    // Configure ADC pins for Joystick x and y axis
    PORTC.PIN1CTRL &= ~PORT_ISC_gm; // Disable interrupt sense for PC1 (X axis)
     5ce:	e0 e4       	ldi	r30, 0x40	; 64
     5d0:	f4 e0       	ldi	r31, 0x04	; 4
     5d2:	91 89       	ldd	r25, Z+17	; 0x11
     5d4:	98 7f       	andi	r25, 0xF8	; 248
     5d6:	91 8b       	std	Z+17, r25	; 0x11
    PORTC.PIN1CTRL |= PORT_ISC_INPUT_DISABLE_gc; // Disable input sense for PC1
     5d8:	91 89       	ldd	r25, Z+17	; 0x11
     5da:	94 60       	ori	r25, 0x04	; 4
     5dc:	91 8b       	std	Z+17, r25	; 0x11
    //PORTC.PIN1CTRL &= ~PORT_PULLUPEN_bm; // Disable pull-up for PC1

    PORTC.PIN2CTRL &= ~PORT_ISC_gm; // Disable interrupt sense for PC2 (Y axis)
     5de:	92 89       	ldd	r25, Z+18	; 0x12
     5e0:	98 7f       	andi	r25, 0xF8	; 248
     5e2:	92 8b       	std	Z+18, r25	; 0x12
    PORTC.PIN2CTRL |= PORT_ISC_INPUT_DISABLE_gc; // Disable input sense for PC2
     5e4:	92 89       	ldd	r25, Z+18	; 0x12
     5e6:	94 60       	ori	r25, 0x04	; 4
     5e8:	92 8b       	std	Z+18, r25	; 0x12
    //PORTC.PIN2CTRL &= ~PORT_PULLUPEN_bm; // Disable pull-up for PC2

	PORTC.DIRSET = PIN0_bm; //Set PC0 as RX LED
     5ea:	91 e0       	ldi	r25, 0x01	; 1
     5ec:	91 83       	std	Z+1, r25	; 0x01

    // Configure Port D (PD) for USART1 TX and RX
    PORTD.DIRSET = PIN2_bm | PIN3_bm | PIN5_bm; //Set PD2 as linear motor disable pin, PD3 as PWM, PD5 as direction
     5ee:	e0 e6       	ldi	r30, 0x60	; 96
     5f0:	f4 e0       	ldi	r31, 0x04	; 4
     5f2:	9c e2       	ldi	r25, 0x2C	; 44
     5f4:	91 83       	std	Z+1, r25	; 0x01
	PORTD.DIRCLR = PIN4_bm; //Linear motor driver TLE9201SG error flag pin
     5f6:	90 e1       	ldi	r25, 0x10	; 16
     5f8:	92 83       	std	Z+2, r25	; 0x02
	PORTD.OUTSET = PIN2_bm; //set output disabled for TLE9201SG
     5fa:	94 e0       	ldi	r25, 0x04	; 4
     5fc:	95 83       	std	Z+5, r25	; 0x05

	PORTF.DIRSET = PIN1_bm | PIN2_bm | PIN3_bm; //Set PF1 as enable, PF2 as pulse, PIN3 as direction signals output for HBS86 driver
     5fe:	e0 ea       	ldi	r30, 0xA0	; 160
     600:	f4 e0       	ldi	r31, 0x04	; 4
     602:	9e e0       	ldi	r25, 0x0E	; 14
     604:	91 83       	std	Z+1, r25	; 0x01
	PORTF.DIRCLR = PIN4_bm | PIN5_bm; //Set PF4 as alarm and PF5 as Pend signals inputs from HBS86 driver
     606:	90 e3       	ldi	r25, 0x30	; 48
     608:	92 83       	std	Z+2, r25	; 0x02
	PORTF.PIN4CTRL = PORT_PULLUPEN_bm; // Enable pull-up for PF4
     60a:	84 8b       	std	Z+20, r24	; 0x14
	PORTF.PIN5CTRL = PORT_PULLUPEN_bm; // Enable pull-up for PF5
     60c:	85 8b       	std	Z+21, r24	; 0x15
     60e:	08 95       	ret

00000610 <I2C_init>:
        }
    }

    TWI0.MCTRLB |= TWI_MCMD_STOP_gc; // Send STOP signal to release the bus
    return data;
}
     610:	e0 e0       	ldi	r30, 0x00	; 0
     612:	f9 e0       	ldi	r31, 0x09	; 9
     614:	82 e0       	ldi	r24, 0x02	; 2
     616:	80 83       	st	Z, r24
     618:	85 e0       	ldi	r24, 0x05	; 5
     61a:	86 83       	std	Z+6, r24	; 0x06
     61c:	81 e0       	ldi	r24, 0x01	; 1
     61e:	83 83       	std	Z+3, r24	; 0x03
     620:	85 83       	std	Z+5, r24	; 0x05
     622:	08 95       	ret

00000624 <TransmitAdd>:
     624:	90 e0       	ldi	r25, 0x00	; 0
     626:	88 0f       	add	r24, r24
     628:	99 1f       	adc	r25, r25
     62a:	86 2b       	or	r24, r22
     62c:	80 93 07 09 	sts	0x0907, r24	; 0x800907 <__TEXT_REGION_LENGTH__+0x7f0907>
     630:	48 e8       	ldi	r20, 0x88	; 136
     632:	53 e1       	ldi	r21, 0x13	; 19
     634:	60 e0       	ldi	r22, 0x00	; 0
     636:	70 e0       	ldi	r23, 0x00	; 0
     638:	09 c0       	rjmp	.+18     	; 0x64c <TransmitAdd+0x28>
     63a:	41 50       	subi	r20, 0x01	; 1
     63c:	51 09       	sbc	r21, r1
     63e:	61 09       	sbc	r22, r1
     640:	71 09       	sbc	r23, r1
     642:	21 f4       	brne	.+8      	; 0x64c <TransmitAdd+0x28>
     644:	83 e0       	ldi	r24, 0x03	; 3
     646:	80 93 04 09 	sts	0x0904, r24	; 0x800904 <__TEXT_REGION_LENGTH__+0x7f0904>
     64a:	05 c0       	rjmp	.+10     	; 0x656 <TransmitAdd+0x32>
     64c:	80 91 05 09 	lds	r24, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     650:	80 7c       	andi	r24, 0xC0	; 192
     652:	99 f3       	breq	.-26     	; 0x63a <TransmitAdd+0x16>
     654:	80 e0       	ldi	r24, 0x00	; 0
     656:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     65a:	94 fd       	sbrc	r25, 4
     65c:	81 e0       	ldi	r24, 0x01	; 1
     65e:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     662:	9c 70       	andi	r25, 0x0C	; 12
     664:	09 f0       	breq	.+2      	; 0x668 <TransmitAdd+0x44>
     666:	82 e0       	ldi	r24, 0x02	; 2
     668:	88 23       	and	r24, r24
     66a:	19 f0       	breq	.+6      	; 0x672 <TransmitAdd+0x4e>
     66c:	93 e0       	ldi	r25, 0x03	; 3
     66e:	90 93 04 09 	sts	0x0904, r25	; 0x800904 <__TEXT_REGION_LENGTH__+0x7f0904>
     672:	80 93 5b 64 	sts	0x645B, r24	; 0x80645b <I2C>
     676:	08 95       	ret

00000678 <TransmitByte>:
     678:	28 2f       	mov	r18, r24
     67a:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     67e:	94 fd       	sbrc	r25, 4
     680:	02 c0       	rjmp	.+4      	; 0x686 <TransmitByte+0xe>
     682:	80 e0       	ldi	r24, 0x00	; 0
     684:	01 c0       	rjmp	.+2      	; 0x688 <TransmitByte+0x10>
     686:	81 e0       	ldi	r24, 0x01	; 1
     688:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     68c:	9c 70       	andi	r25, 0x0C	; 12
     68e:	09 f0       	breq	.+2      	; 0x692 <TransmitByte+0x1a>
     690:	82 e0       	ldi	r24, 0x02	; 2
     692:	88 23       	and	r24, r24
     694:	19 f0       	breq	.+6      	; 0x69c <TransmitByte+0x24>
     696:	93 e0       	ldi	r25, 0x03	; 3
     698:	90 93 04 09 	sts	0x0904, r25	; 0x800904 <__TEXT_REGION_LENGTH__+0x7f0904>
     69c:	81 11       	cpse	r24, r1
     69e:	14 c0       	rjmp	.+40     	; 0x6c8 <TransmitByte+0x50>
     6a0:	20 93 08 09 	sts	0x0908, r18	; 0x800908 <__TEXT_REGION_LENGTH__+0x7f0908>
     6a4:	48 e8       	ldi	r20, 0x88	; 136
     6a6:	53 e1       	ldi	r21, 0x13	; 19
     6a8:	60 e0       	ldi	r22, 0x00	; 0
     6aa:	70 e0       	ldi	r23, 0x00	; 0
     6ac:	09 c0       	rjmp	.+18     	; 0x6c0 <TransmitByte+0x48>
     6ae:	41 50       	subi	r20, 0x01	; 1
     6b0:	51 09       	sbc	r21, r1
     6b2:	61 09       	sbc	r22, r1
     6b4:	71 09       	sbc	r23, r1
     6b6:	21 f4       	brne	.+8      	; 0x6c0 <TransmitByte+0x48>
     6b8:	83 e0       	ldi	r24, 0x03	; 3
     6ba:	80 93 04 09 	sts	0x0904, r24	; 0x800904 <__TEXT_REGION_LENGTH__+0x7f0904>
     6be:	04 c0       	rjmp	.+8      	; 0x6c8 <TransmitByte+0x50>
     6c0:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     6c4:	96 ff       	sbrs	r25, 6
     6c6:	f3 cf       	rjmp	.-26     	; 0x6ae <TransmitByte+0x36>
     6c8:	80 93 5b 64 	sts	0x645B, r24	; 0x80645b <I2C>
     6cc:	08 95       	ret

000006ce <WriteToReg>:
 * @param reg Register address to write to.
 * @param data Data to write to the register.
 * 
 * This function writes the data to a specific register of an I2C device.
 */
void WriteToReg(uint8_t addr, uint8_t reg, uint8_t data) {
     6ce:	cf 93       	push	r28
     6d0:	df 93       	push	r29
     6d2:	c6 2f       	mov	r28, r22
     6d4:	d4 2f       	mov	r29, r20
    if (!TransmitAdd(addr, WRITE)) { // Transmit address for write
     6d6:	60 e0       	ldi	r22, 0x00	; 0
     6d8:	0e 94 12 03 	call	0x624	; 0x624 <TransmitAdd>
     6dc:	81 11       	cpse	r24, r1
     6de:	08 c0       	rjmp	.+16     	; 0x6f0 <WriteToReg+0x22>
        if (!TransmitByte(reg)) { // Write register address
     6e0:	8c 2f       	mov	r24, r28
     6e2:	0e 94 3c 03 	call	0x678	; 0x678 <TransmitByte>
     6e6:	81 11       	cpse	r24, r1
     6e8:	03 c0       	rjmp	.+6      	; 0x6f0 <WriteToReg+0x22>
            TransmitByte(data); // Write the data with STOP
     6ea:	8d 2f       	mov	r24, r29
     6ec:	0e 94 3c 03 	call	0x678	; 0x678 <TransmitByte>
        }
    }

    TWI0.MCTRLB |= TWI_MCMD_STOP_gc; // Send STOP signal
     6f0:	e0 e0       	ldi	r30, 0x00	; 0
     6f2:	f9 e0       	ldi	r31, 0x09	; 9
     6f4:	84 81       	ldd	r24, Z+4	; 0x04
     6f6:	83 60       	ori	r24, 0x03	; 3
     6f8:	84 83       	std	Z+4, r24	; 0x04
}
     6fa:	df 91       	pop	r29
     6fc:	cf 91       	pop	r28
     6fe:	08 95       	ret

00000700 <main>:
#include "Settings.h"

int main(void)
{
    // Initialize system clock, GPIO, I2C, ADC, USART, and screen
    CLOCK_XOSCHF_clock_init();
     700:	0e 94 6f 00 	call	0xde	; 0xde <CLOCK_XOSCHF_clock_init>
    GPIO_init();
     704:	0e 94 d4 02 	call	0x5a8	; 0x5a8 <GPIO_init>
    I2C_init();
     708:	0e 94 08 03 	call	0x610	; 0x610 <I2C_init>
    ADC0_init();
     70c:	0e 94 67 00 	call	0xce	; 0xce <ADC0_init>
    USART0_init();
     710:	0e 94 6c 05 	call	0xad8	; 0xad8 <USART0_init>
    USART1_init();
     714:	0e 94 79 05 	call	0xaf2	; 0xaf2 <USART1_init>
    screen_init();
     718:	0e 94 d8 03 	call	0x7b0	; 0x7b0 <screen_init>
    screen_clear(); // Clear the screen
     71c:	0e 94 1f 04 	call	0x83e	; 0x83e <screen_clear>
	//PORTD.OUTCLR = PIN2_bm;
	//TCA0_init_WO3_PWM(20000, 50);
	Stepper_init();
     720:	0e 94 4d 05 	call	0xa9a	; 0xa9a <Stepper_init>
	//screen_write_formatted_text("Screen test:", 0, ALIGN_LEFT); //simple  screen test

	Stepper_enable();
     724:	0e 94 de 04 	call	0x9bc	; 0x9bc <Stepper_enable>
		RS485_Led(RX_LED_OFF);
		_delay_ms(100);
		RS485_Led(TX_LED_OFF);
		_delay_ms(100);*/

		FOReceiver(); // Received Fiber optic test
     728:	0e 94 7b 02 	call	0x4f6	; 0x4f6 <FOReceiver>
		//screen_write_formatted_text("%3d", 0, ALIGN_CENTER, SensorData.Elevation);
		//screen_write_formatted_text("%d", 1, ALIGN_CENTER, LinearMotor.angleError);
		screen_write_formatted_text("%3d", 1, ALIGN_CENTER, SensorData.Azimuth);
     72c:	ca e4       	ldi	r28, 0x4A	; 74
     72e:	d4 e6       	ldi	r29, 0x64	; 100
     730:	8d 81       	ldd	r24, Y+5	; 0x05
     732:	8f 93       	push	r24
     734:	8c 81       	ldd	r24, Y+4	; 0x04
     736:	8f 93       	push	r24
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	8f 93       	push	r24
     73c:	8f 93       	push	r24
     73e:	85 e4       	ldi	r24, 0x45	; 69
     740:	94 e6       	ldi	r25, 0x64	; 100
     742:	9f 93       	push	r25
     744:	8f 93       	push	r24
     746:	0e 94 c0 04 	call	0x980	; 0x980 <screen_write_formatted_text>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     74a:	2f ef       	ldi	r18, 0xFF	; 255
     74c:	82 e5       	ldi	r24, 0x52	; 82
     74e:	97 e0       	ldi	r25, 0x07	; 7
     750:	21 50       	subi	r18, 0x01	; 1
     752:	80 40       	sbci	r24, 0x00	; 0
     754:	90 40       	sbci	r25, 0x00	; 0
     756:	e1 f7       	brne	.-8      	; 0x750 <main+0x50>
     758:	00 c0       	rjmp	.+0      	; 0x75a <main+0x5a>
     75a:	00 00       	nop

		Motor_SetDirection();*/
		//Motor_SetTarget_NB(90);
		//_delay_ms(100);

		if (SensorData.Azimuth == 0) {
     75c:	8c 81       	ldd	r24, Y+4	; 0x04
     75e:	9d 81       	ldd	r25, Y+5	; 0x05
     760:	0f 90       	pop	r0
     762:	0f 90       	pop	r0
     764:	0f 90       	pop	r0
     766:	0f 90       	pop	r0
     768:	0f 90       	pop	r0
     76a:	0f 90       	pop	r0
     76c:	89 2b       	or	r24, r25
     76e:	19 f4       	brne	.+6      	; 0x776 <main+0x76>
			Stepper_stop();	
     770:	0e 94 f5 04 	call	0x9ea	; 0x9ea <Stepper_stop>
     774:	d9 cf       	rjmp	.-78     	; 0x728 <main+0x28>
			} else {
			Stepper_start();
     776:	0e 94 ec 04 	call	0x9d8	; 0x9d8 <Stepper_start>
			if (SensorData.Azimuth <= 180){
     77a:	80 91 4e 64 	lds	r24, 0x644E	; 0x80644e <__data_end+0x4>
     77e:	90 91 4f 64 	lds	r25, 0x644F	; 0x80644f <__data_end+0x5>
     782:	85 3b       	cpi	r24, 0xB5	; 181
     784:	91 05       	cpc	r25, r1
     786:	20 f4       	brcc	.+8      	; 0x790 <main+0x90>
				Stepper_set_direction(1);
     788:	81 e0       	ldi	r24, 0x01	; 1
     78a:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <Stepper_set_direction>
     78e:	cc cf       	rjmp	.-104    	; 0x728 <main+0x28>
			} 
			else{
				Stepper_set_direction(0);
     790:	80 e0       	ldi	r24, 0x00	; 0
     792:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <Stepper_set_direction>
     796:	c8 cf       	rjmp	.-112    	; 0x728 <main+0x28>

00000798 <screen_command>:
    if (contrast > 0x3f) {
        contrast = 0x3f;  ///< Ensure contrast does not exceed maximum
    }
    screen_command(0x81);  ///< Send command to set contrast
    screen_command(contrast);  ///< Set the contrast value
}
     798:	48 2f       	mov	r20, r24
     79a:	60 e0       	ldi	r22, 0x00	; 0
     79c:	8c e3       	ldi	r24, 0x3C	; 60
     79e:	0e 94 67 03 	call	0x6ce	; 0x6ce <WriteToReg>
     7a2:	08 95       	ret

000007a4 <screen_data>:
     7a4:	48 2f       	mov	r20, r24
     7a6:	60 e4       	ldi	r22, 0x40	; 64
     7a8:	8c e3       	ldi	r24, 0x3C	; 60
     7aa:	0e 94 67 03 	call	0x6ce	; 0x6ce <WriteToReg>
     7ae:	08 95       	ret

000007b0 <screen_init>:
     7b0:	cf 93       	push	r28
     7b2:	60 e0       	ldi	r22, 0x00	; 0
     7b4:	8c e3       	ldi	r24, 0x3C	; 60
     7b6:	0e 94 12 03 	call	0x624	; 0x624 <TransmitAdd>
     7ba:	c0 e0       	ldi	r28, 0x00	; 0
     7bc:	08 c0       	rjmp	.+16     	; 0x7ce <screen_init+0x1e>
     7be:	ec 2f       	mov	r30, r28
     7c0:	f0 e0       	ldi	r31, 0x00	; 0
     7c2:	eb 5d       	subi	r30, 0xDB	; 219
     7c4:	fc 49       	sbci	r31, 0x9C	; 156
     7c6:	80 81       	ld	r24, Z
     7c8:	0e 94 3c 03 	call	0x678	; 0x678 <TransmitByte>
     7cc:	cf 5f       	subi	r28, 0xFF	; 255
     7ce:	ca 31       	cpi	r28, 0x1A	; 26
     7d0:	b0 f3       	brcs	.-20     	; 0x7be <screen_init+0xe>
     7d2:	cf 91       	pop	r28
     7d4:	08 95       	ret

000007d6 <screen_draw_char>:
     7d6:	1f 93       	push	r17
     7d8:	cf 93       	push	r28
     7da:	df 93       	push	r29
     7dc:	d8 2f       	mov	r29, r24
     7de:	80 ee       	ldi	r24, 0xE0	; 224
     7e0:	8d 0f       	add	r24, r29
     7e2:	80 36       	cpi	r24, 0x60	; 96
     7e4:	28 f0       	brcs	.+10     	; 0x7f0 <screen_draw_char+0x1a>
     7e6:	d0 3b       	cpi	r29, 0xB0	; 176
     7e8:	19 f0       	breq	.+6      	; 0x7f0 <screen_draw_char+0x1a>
     7ea:	d0 3c       	cpi	r29, 0xC0	; 192
     7ec:	08 f4       	brcc	.+2      	; 0x7f0 <screen_draw_char+0x1a>
     7ee:	d0 e2       	ldi	r29, 0x20	; 32
     7f0:	d0 3b       	cpi	r29, 0xB0	; 176
     7f2:	21 f0       	breq	.+8      	; 0x7fc <screen_draw_char+0x26>
     7f4:	d0 3c       	cpi	r29, 0xC0	; 192
     7f6:	20 f4       	brcc	.+8      	; 0x800 <screen_draw_char+0x2a>
     7f8:	10 e2       	ldi	r17, 0x20	; 32
     7fa:	03 c0       	rjmp	.+6      	; 0x802 <screen_draw_char+0x2c>
     7fc:	10 e5       	ldi	r17, 0x50	; 80
     7fe:	01 c0       	rjmp	.+2      	; 0x802 <screen_draw_char+0x2c>
     800:	1f e5       	ldi	r17, 0x5F	; 95
     802:	c0 e0       	ldi	r28, 0x00	; 0
     804:	13 c0       	rjmp	.+38     	; 0x82c <screen_draw_char+0x56>
     806:	8d 2f       	mov	r24, r29
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	81 1b       	sub	r24, r17
     80c:	91 09       	sbc	r25, r1
     80e:	fc 01       	movw	r30, r24
     810:	ee 0f       	add	r30, r30
     812:	ff 1f       	adc	r31, r31
     814:	ee 0f       	add	r30, r30
     816:	ff 1f       	adc	r31, r31
     818:	e8 0f       	add	r30, r24
     81a:	f9 1f       	adc	r31, r25
     81c:	e0 50       	subi	r30, 0x00	; 0
     81e:	f0 4a       	sbci	r31, 0xA0	; 160
     820:	ec 0f       	add	r30, r28
     822:	f1 1d       	adc	r31, r1
     824:	80 81       	ld	r24, Z
     826:	0e 94 d2 03 	call	0x7a4	; 0x7a4 <screen_data>
     82a:	cf 5f       	subi	r28, 0xFF	; 255
     82c:	c5 30       	cpi	r28, 0x05	; 5
     82e:	58 f3       	brcs	.-42     	; 0x806 <screen_draw_char+0x30>
     830:	80 e0       	ldi	r24, 0x00	; 0
     832:	0e 94 d2 03 	call	0x7a4	; 0x7a4 <screen_data>
     836:	df 91       	pop	r29
     838:	cf 91       	pop	r28
     83a:	1f 91       	pop	r17
     83c:	08 95       	ret

0000083e <screen_clear>:
 * @brief Clears the ST7567S display.
 * 
 * This function clears the entire display by setting all pixels to 0 and restoring 
 * the default contrast.
 */
void screen_clear() {
     83e:	0f 93       	push	r16
     840:	1f 93       	push	r17
     842:	cf 93       	push	r28
     844:	df 93       	push	r29
    for (int page = 0; page < 8; page++) {
     846:	00 e0       	ldi	r16, 0x00	; 0
     848:	10 e0       	ldi	r17, 0x00	; 0
     84a:	16 c0       	rjmp	.+44     	; 0x878 <screen_clear+0x3a>
        screen_command(0xB0 + page);  ///< Select page
     84c:	80 eb       	ldi	r24, 0xB0	; 176
     84e:	80 0f       	add	r24, r16
     850:	0e 94 cc 03 	call	0x798	; 0x798 <screen_command>
        screen_command(0x00);  ///< Set column address
     854:	80 e0       	ldi	r24, 0x00	; 0
     856:	0e 94 cc 03 	call	0x798	; 0x798 <screen_command>
        screen_command(0x10);  ///< Set column address
     85a:	80 e1       	ldi	r24, 0x10	; 16
     85c:	0e 94 cc 03 	call	0x798	; 0x798 <screen_command>

        for (int column = 0; column < 128; column++) {
     860:	c0 e0       	ldi	r28, 0x00	; 0
     862:	d0 e0       	ldi	r29, 0x00	; 0
     864:	04 c0       	rjmp	.+8      	; 0x86e <screen_clear+0x30>
            screen_data(0x00);  ///< Clear each column
     866:	80 e0       	ldi	r24, 0x00	; 0
     868:	0e 94 d2 03 	call	0x7a4	; 0x7a4 <screen_data>
    for (int page = 0; page < 8; page++) {
        screen_command(0xB0 + page);  ///< Select page
        screen_command(0x00);  ///< Set column address
        screen_command(0x10);  ///< Set column address

        for (int column = 0; column < 128; column++) {
     86c:	21 96       	adiw	r28, 0x01	; 1
     86e:	c0 38       	cpi	r28, 0x80	; 128
     870:	d1 05       	cpc	r29, r1
     872:	cc f3       	brlt	.-14     	; 0x866 <screen_clear+0x28>
 * 
 * This function clears the entire display by setting all pixels to 0 and restoring 
 * the default contrast.
 */
void screen_clear() {
    for (int page = 0; page < 8; page++) {
     874:	0f 5f       	subi	r16, 0xFF	; 255
     876:	1f 4f       	sbci	r17, 0xFF	; 255
     878:	08 30       	cpi	r16, 0x08	; 8
     87a:	11 05       	cpc	r17, r1
     87c:	3c f3       	brlt	.-50     	; 0x84c <screen_clear+0xe>
        for (int column = 0; column < 128; column++) {
            screen_data(0x00);  ///< Clear each column
        }
    }
    //screen_contrast(SSD1306_CONTRAST);  ///< Restore contrast
}
     87e:	df 91       	pop	r29
     880:	cf 91       	pop	r28
     882:	1f 91       	pop	r17
     884:	0f 91       	pop	r16
     886:	08 95       	ret

00000888 <screen_draw_text>:
 * the maximum allowed characters are displayed.
 * 
 * @param text A pointer to the text string to draw.
 * @param max_length The maximum number of characters to display.
 */
void screen_draw_text(char *text, uint8_t max_length) {
     888:	0f 93       	push	r16
     88a:	1f 93       	push	r17
     88c:	cf 93       	push	r28
     88e:	df 93       	push	r29
     890:	8c 01       	movw	r16, r24
     892:	d6 2f       	mov	r29, r22
    uint8_t length = 0;
     894:	c0 e0       	ldi	r28, 0x00	; 0
    while (*text && length < max_length) {
     896:	05 c0       	rjmp	.+10     	; 0x8a2 <screen_draw_text+0x1a>
        screen_draw_char(*text);  ///< Draw each character in the string
     898:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <screen_draw_char>
        text++;
     89c:	0f 5f       	subi	r16, 0xFF	; 255
     89e:	1f 4f       	sbci	r17, 0xFF	; 255
        length++;
     8a0:	cf 5f       	subi	r28, 0xFF	; 255
 * @param text A pointer to the text string to draw.
 * @param max_length The maximum number of characters to display.
 */
void screen_draw_text(char *text, uint8_t max_length) {
    uint8_t length = 0;
    while (*text && length < max_length) {
     8a2:	f8 01       	movw	r30, r16
     8a4:	80 81       	ld	r24, Z
     8a6:	88 23       	and	r24, r24
     8a8:	39 f0       	breq	.+14     	; 0x8b8 <screen_draw_text+0x30>
     8aa:	cd 17       	cp	r28, r29
     8ac:	a8 f3       	brcs	.-22     	; 0x898 <screen_draw_text+0x10>
     8ae:	04 c0       	rjmp	.+8      	; 0x8b8 <screen_draw_text+0x30>
        screen_draw_char(*text);  ///< Draw each character in the string
        text++;
        length++;
    }
    while (length < max_length) {
        screen_draw_char(' ');  ///< Fill remaining space with spaces
     8b0:	80 e2       	ldi	r24, 0x20	; 32
     8b2:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <screen_draw_char>
        length++;
     8b6:	cf 5f       	subi	r28, 0xFF	; 255
    while (*text && length < max_length) {
        screen_draw_char(*text);  ///< Draw each character in the string
        text++;
        length++;
    }
    while (length < max_length) {
     8b8:	cd 17       	cp	r28, r29
     8ba:	d0 f3       	brcs	.-12     	; 0x8b0 <screen_draw_text+0x28>
        screen_draw_char(' ');  ///< Fill remaining space with spaces
        length++;
    }
}
     8bc:	df 91       	pop	r29
     8be:	cf 91       	pop	r28
     8c0:	1f 91       	pop	r17
     8c2:	0f 91       	pop	r16
     8c4:	08 95       	ret

000008c6 <screen_write_text>:
 * 
 * @param text A pointer to the text string to write.
 * @param line The line (page) where the text will be written.
 * @param start_pixel The starting pixel column for the text.
 */
void screen_write_text(char *text, uint8_t line, uint8_t start_pixel) {
     8c6:	0f 93       	push	r16
     8c8:	1f 93       	push	r17
     8ca:	cf 93       	push	r28
     8cc:	df 93       	push	r29
     8ce:	8c 01       	movw	r16, r24
     8d0:	26 2f       	mov	r18, r22
     8d2:	c4 2f       	mov	r28, r20
    uint8_t max_chars = (128 - start_pixel) / 6;  ///< Calculate max characters per line
     8d4:	80 e8       	ldi	r24, 0x80	; 128
     8d6:	90 e0       	ldi	r25, 0x00	; 0
     8d8:	84 1b       	sub	r24, r20
     8da:	91 09       	sbc	r25, r1
     8dc:	66 e0       	ldi	r22, 0x06	; 6
     8de:	70 e0       	ldi	r23, 0x00	; 0
     8e0:	0e 94 33 07 	call	0xe66	; 0xe66 <__divmodhi4>
     8e4:	d6 2f       	mov	r29, r22
    screen_command(0xB0 | line);  ///< Set the page (line)
     8e6:	82 2f       	mov	r24, r18
     8e8:	80 6b       	ori	r24, 0xB0	; 176
     8ea:	0e 94 cc 03 	call	0x798	; 0x798 <screen_command>
    screen_command(0x10 | (start_pixel >> 4));  ///< Set high byte of column address
     8ee:	8c 2f       	mov	r24, r28
     8f0:	82 95       	swap	r24
     8f2:	8f 70       	andi	r24, 0x0F	; 15
     8f4:	80 61       	ori	r24, 0x10	; 16
     8f6:	0e 94 cc 03 	call	0x798	; 0x798 <screen_command>
    screen_command(0x00 | (start_pixel & 0x0F));  ///< Set low byte of column address
     8fa:	8c 2f       	mov	r24, r28
     8fc:	8f 70       	andi	r24, 0x0F	; 15
     8fe:	0e 94 cc 03 	call	0x798	; 0x798 <screen_command>
    screen_draw_text(text, max_chars);  ///< Draw the text
     902:	6d 2f       	mov	r22, r29
     904:	c8 01       	movw	r24, r16
     906:	0e 94 44 04 	call	0x888	; 0x888 <screen_draw_text>
}
     90a:	df 91       	pop	r29
     90c:	cf 91       	pop	r28
     90e:	1f 91       	pop	r17
     910:	0f 91       	pop	r16
     912:	08 95       	ret

00000914 <calculate_start_pixel>:
 * @param max_length The maximum number of characters.
 * @param alignment The desired text alignment (left, center, right).
 * 
 * @return The starting pixel for the text.
 */
uint8_t calculate_start_pixel(char *text, /*uint8_t max_length,*/ alignment_t alignment) {
     914:	ac 01       	movw	r20, r24
    uint8_t text_length = 0;
     916:	90 e0       	ldi	r25, 0x00	; 0
    while (text[text_length] != '\0' /*&& text_length < max_length*/) {
     918:	01 c0       	rjmp	.+2      	; 0x91c <calculate_start_pixel+0x8>
        text_length++;
     91a:	9f 5f       	subi	r25, 0xFF	; 255
 * 
 * @return The starting pixel for the text.
 */
uint8_t calculate_start_pixel(char *text, /*uint8_t max_length,*/ alignment_t alignment) {
    uint8_t text_length = 0;
    while (text[text_length] != '\0' /*&& text_length < max_length*/) {
     91c:	fa 01       	movw	r30, r20
     91e:	e9 0f       	add	r30, r25
     920:	f1 1d       	adc	r31, r1
     922:	20 81       	ld	r18, Z
     924:	21 11       	cpse	r18, r1
     926:	f9 cf       	rjmp	.-14     	; 0x91a <calculate_start_pixel+0x6>
        text_length++;
    }

    uint8_t text_width = text_length * 6;  ///< Calculate the width of the text in pixels
     928:	89 2f       	mov	r24, r25
     92a:	88 0f       	add	r24, r24
     92c:	98 0f       	add	r25, r24
     92e:	29 2f       	mov	r18, r25
     930:	22 0f       	add	r18, r18
    switch (alignment) {
     932:	61 30       	cpi	r22, 0x01	; 1
     934:	19 f0       	breq	.+6      	; 0x93c <calculate_start_pixel+0x28>
     936:	62 30       	cpi	r22, 0x02	; 2
     938:	69 f0       	breq	.+26     	; 0x954 <calculate_start_pixel+0x40>
     93a:	0f c0       	rjmp	.+30     	; 0x95a <calculate_start_pixel+0x46>
        case ALIGN_CENTER:
            return (128 - text_width) / 2;  ///< Center the text
     93c:	80 e8       	ldi	r24, 0x80	; 128
     93e:	90 e0       	ldi	r25, 0x00	; 0
     940:	ac 01       	movw	r20, r24
     942:	42 1b       	sub	r20, r18
     944:	51 09       	sbc	r21, r1
     946:	ca 01       	movw	r24, r20
     948:	99 23       	and	r25, r25
     94a:	0c f4       	brge	.+2      	; 0x94e <calculate_start_pixel+0x3a>
     94c:	01 96       	adiw	r24, 0x01	; 1
     94e:	95 95       	asr	r25
     950:	87 95       	ror	r24
     952:	08 95       	ret
        case ALIGN_RIGHT:
            return (128 - text_width);  ///< Right-align the text
     954:	80 e8       	ldi	r24, 0x80	; 128
     956:	82 1b       	sub	r24, r18
     958:	08 95       	ret
        case ALIGN_LEFT:
        default:
            return 0;  ///< Left-align the text
     95a:	80 e0       	ldi	r24, 0x00	; 0
    }
}
     95c:	08 95       	ret

0000095e <screen_write_text_aligned>:
 * 
 * @param text A pointer to the text string to write.
 * @param line The line (page) where the text will be written.
 * @param alignment The desired text alignment (left, center, right).
 */
void screen_write_text_aligned(char *text, uint8_t line, alignment_t alignment) {
     95e:	1f 93       	push	r17
     960:	cf 93       	push	r28
     962:	df 93       	push	r29
     964:	ec 01       	movw	r28, r24
     966:	16 2f       	mov	r17, r22
    uint8_t start_pixel = calculate_start_pixel(text, alignment);  ///< Calculate start pixel
     968:	64 2f       	mov	r22, r20
     96a:	0e 94 8a 04 	call	0x914	; 0x914 <calculate_start_pixel>
   screen_write_text(text, line, start_pixel);
     96e:	48 2f       	mov	r20, r24
     970:	61 2f       	mov	r22, r17
     972:	ce 01       	movw	r24, r28
     974:	0e 94 63 04 	call	0x8c6	; 0x8c6 <screen_write_text>
}
     978:	df 91       	pop	r29
     97a:	cf 91       	pop	r28
     97c:	1f 91       	pop	r17
     97e:	08 95       	ret

00000980 <screen_write_formatted_text>:
 * 
 * @param format The format string for the text.
 * @param line The line (page) where the text will be written.
 * @param alignment The desired text alignment (left, center, right).
 */
void screen_write_formatted_text(const char *format, uint8_t line, alignment_t alignment, ...) {
     980:	cf 93       	push	r28
     982:	df 93       	push	r29
     984:	cd b7       	in	r28, 0x3d	; 61
     986:	de b7       	in	r29, 0x3e	; 62
     988:	e2 97       	sbiw	r28, 0x32	; 50
     98a:	cd bf       	out	0x3d, r28	; 61
     98c:	de bf       	out	0x3e, r29	; 62
    char textStorage[MAX_TEXT_LENGTH];  ///< Buffer for storing formatted text
    va_list args;  ///< Variable argument list

    va_start(args, alignment);  ///< Start reading variable arguments
    vsnprintf(textStorage, MAX_TEXT_LENGTH, format, args);  ///< Format the text
     98e:	9e 01       	movw	r18, r28
     990:	25 5c       	subi	r18, 0xC5	; 197
     992:	3f 4f       	sbci	r19, 0xFF	; 255
     994:	4f a9       	ldd	r20, Y+55	; 0x37
     996:	58 ad       	ldd	r21, Y+56	; 0x38
     998:	62 e3       	ldi	r22, 0x32	; 50
     99a:	70 e0       	ldi	r23, 0x00	; 0
     99c:	ce 01       	movw	r24, r28
     99e:	01 96       	adiw	r24, 0x01	; 1
     9a0:	0e 94 06 09 	call	0x120c	; 0x120c <vsnprintf>
    va_end(args);  ///< End reading variable arguments

    screen_write_text_aligned(textStorage, line, alignment);  ///< Write formatted text to display
     9a4:	4a ad       	ldd	r20, Y+58	; 0x3a
     9a6:	69 ad       	ldd	r22, Y+57	; 0x39
     9a8:	ce 01       	movw	r24, r28
     9aa:	01 96       	adiw	r24, 0x01	; 1
     9ac:	0e 94 af 04 	call	0x95e	; 0x95e <screen_write_text_aligned>
}
     9b0:	e2 96       	adiw	r28, 0x32	; 50
     9b2:	cd bf       	out	0x3d, r28	; 61
     9b4:	de bf       	out	0x3e, r29	; 62
     9b6:	df 91       	pop	r29
     9b8:	cf 91       	pop	r28
     9ba:	08 95       	ret

000009bc <Stepper_enable>:
void Stepper_enable() {
	PORTF.OUTCLR = PIN1_bm; // aktyvus LOW
}

void Stepper_disable() {
	PORTF.OUTSET = PIN1_bm; // HIGH = inactive
     9bc:	82 e0       	ldi	r24, 0x02	; 2
     9be:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7f04a6>
     9c2:	08 95       	ret

000009c4 <Stepper_set_direction>:

// -------------------------
// Stepper Direction
// -------------------------
void Stepper_set_direction(uint8_t dir) {
	if (dir)
     9c4:	88 23       	and	r24, r24
     9c6:	21 f0       	breq	.+8      	; 0x9d0 <Stepper_set_direction+0xc>
	PORTF.OUTSET = PIN3_bm;
     9c8:	88 e0       	ldi	r24, 0x08	; 8
     9ca:	80 93 a5 04 	sts	0x04A5, r24	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7f04a5>
     9ce:	08 95       	ret
	else
	PORTF.OUTCLR = PIN3_bm;
     9d0:	88 e0       	ldi	r24, 0x08	; 8
     9d2:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7f04a6>
     9d6:	08 95       	ret

000009d8 <Stepper_start>:
// -------------------------
// Stepper Start / Stop
// -------------------------
void Stepper_start() {
	// jungti WOC PF2
	TCD0.FAULTCTRL |= (TCD_CMPAEN_bm | TCD_CMPBEN_bm | TCD_CMPCEN_bm);
     9d8:	e0 e8       	ldi	r30, 0x80	; 128
     9da:	fb e0       	ldi	r31, 0x0B	; 11
     9dc:	82 89       	ldd	r24, Z+18	; 0x12
     9de:	80 67       	ori	r24, 0x70	; 112
     9e0:	82 8b       	std	Z+18, r24	; 0x12

	// jungti TCD counter
	TCD0.CTRLA |= TCD_ENABLE_bm;
     9e2:	80 81       	ld	r24, Z
     9e4:	81 60       	ori	r24, 0x01	; 1
     9e6:	80 83       	st	Z, r24
     9e8:	08 95       	ret

000009ea <Stepper_stop>:
	// PF2 dabar generuoja STEP signalus
}

void Stepper_stop() {
	// Sustabdyti TCD counter
	TCD0.CTRLA &= ~TCD_ENABLE_bm;
     9ea:	e0 e8       	ldi	r30, 0x80	; 128
     9ec:	fb e0       	ldi	r31, 0x0B	; 11
     9ee:	80 81       	ld	r24, Z
     9f0:	8e 7f       	andi	r24, 0xFE	; 254
     9f2:	80 83       	st	Z, r24

	// Atjungti WOC PF2
	TCD0.FAULTCTRL &= ~(TCD_CMPAEN_bm | TCD_CMPBEN_bm | TCD_CMPCEN_bm);
     9f4:	82 89       	ldd	r24, Z+18	; 0x12
     9f6:	8f 78       	andi	r24, 0x8F	; 143
     9f8:	82 8b       	std	Z+18, r24	; 0x12

	// Utikrinti, kad PF2 LOW (driver idle)
	PORTF.OUTCLR = PIN2_bm;
     9fa:	84 e0       	ldi	r24, 0x04	; 4
     9fc:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7f04a6>
     a00:	08 95       	ret

00000a02 <Stepper_set_frequency>:
}

// -------------------------
// PWM Update (Frequency / Duty Cycle)
// -------------------------
void Stepper_set_frequency(uint32_t target_freq, uint8_t duty_cycle) {
     a02:	cf 92       	push	r12
     a04:	df 92       	push	r13
     a06:	ef 92       	push	r14
     a08:	ff 92       	push	r15
     a0a:	1f 93       	push	r17
     a0c:	cf 93       	push	r28
     a0e:	df 93       	push	r29
     a10:	14 2f       	mov	r17, r20
	uint16_t cmpbclr = (F_CPU / (4 * target_freq * 2)) - 1;
     a12:	dc 01       	movw	r26, r24
     a14:	cb 01       	movw	r24, r22
     a16:	88 0f       	add	r24, r24
     a18:	99 1f       	adc	r25, r25
     a1a:	aa 1f       	adc	r26, r26
     a1c:	bb 1f       	adc	r27, r27
     a1e:	88 0f       	add	r24, r24
     a20:	99 1f       	adc	r25, r25
     a22:	aa 1f       	adc	r26, r26
     a24:	bb 1f       	adc	r27, r27
     a26:	9c 01       	movw	r18, r24
     a28:	ad 01       	movw	r20, r26
     a2a:	22 0f       	add	r18, r18
     a2c:	33 1f       	adc	r19, r19
     a2e:	44 1f       	adc	r20, r20
     a30:	55 1f       	adc	r21, r21
     a32:	60 e0       	ldi	r22, 0x00	; 0
     a34:	76 e3       	ldi	r23, 0x36	; 54
     a36:	8e e6       	ldi	r24, 0x6E	; 110
     a38:	91 e0       	ldi	r25, 0x01	; 1
     a3a:	0e 94 47 07 	call	0xe8e	; 0xe8e <__udivmodsi4>
     a3e:	e9 01       	movw	r28, r18
     a40:	21 97       	sbiw	r28, 0x01	; 1
	uint16_t cmpaset = (uint16_t)(cmpbclr * (duty_cycle / 100.0));
     a42:	61 2f       	mov	r22, r17
     a44:	70 e0       	ldi	r23, 0x00	; 0
     a46:	80 e0       	ldi	r24, 0x00	; 0
     a48:	90 e0       	ldi	r25, 0x00	; 0
     a4a:	0e 94 3a 06 	call	0xc74	; 0xc74 <__floatsisf>
     a4e:	20 e0       	ldi	r18, 0x00	; 0
     a50:	30 e0       	ldi	r19, 0x00	; 0
     a52:	48 ec       	ldi	r20, 0xC8	; 200
     a54:	52 e4       	ldi	r21, 0x42	; 66
     a56:	0e 94 97 05 	call	0xb2e	; 0xb2e <__divsf3>
     a5a:	6b 01       	movw	r12, r22
     a5c:	7c 01       	movw	r14, r24
     a5e:	be 01       	movw	r22, r28
     a60:	80 e0       	ldi	r24, 0x00	; 0
     a62:	90 e0       	ldi	r25, 0x00	; 0
     a64:	0e 94 38 06 	call	0xc70	; 0xc70 <__floatunsisf>
     a68:	a7 01       	movw	r20, r14
     a6a:	96 01       	movw	r18, r12
     a6c:	0e 94 c6 06 	call	0xd8c	; 0xd8c <__mulsf3>
     a70:	0e 94 09 06 	call	0xc12	; 0xc12 <__fixunssfsi>
	uint16_t cmpbset = cmpbclr - cmpaset;
     a74:	9e 01       	movw	r18, r28
     a76:	26 1b       	sub	r18, r22
     a78:	37 0b       	sbc	r19, r23

	TCD0.CMPBCLR = cmpbclr;
     a7a:	e0 e8       	ldi	r30, 0x80	; 128
     a7c:	fb e0       	ldi	r31, 0x0B	; 11
     a7e:	c6 a7       	std	Z+46, r28	; 0x2e
     a80:	d7 a7       	std	Z+47, r29	; 0x2f
	TCD0.CMPBSET = cmpbset;
     a82:	24 a7       	std	Z+44, r18	; 0x2c
     a84:	35 a7       	std	Z+45, r19	; 0x2d
	TCD0.CMPASET = cmpaset;
     a86:	60 a7       	std	Z+40, r22	; 0x28
     a88:	71 a7       	std	Z+41, r23	; 0x29
}
     a8a:	df 91       	pop	r29
     a8c:	cf 91       	pop	r28
     a8e:	1f 91       	pop	r17
     a90:	ff 90       	pop	r15
     a92:	ef 90       	pop	r14
     a94:	df 90       	pop	r13
     a96:	cf 90       	pop	r12
     a98:	08 95       	ret

00000a9a <Stepper_init>:
// -------------------------
// Init function
// -------------------------
void Stepper_init() {
	// jungiam WOC PF2
	TCD0_init();
     a9a:	0e 94 5f 05 	call	0xabe	; 0xabe <TCD0_init>

	// Default PWM
	Stepper_set_frequency(40000, 50); // 40kHz, 50% duty
     a9e:	42 e3       	ldi	r20, 0x32	; 50
     aa0:	60 e4       	ldi	r22, 0x40	; 64
     aa2:	7c e9       	ldi	r23, 0x9C	; 156
     aa4:	80 e0       	ldi	r24, 0x00	; 0
     aa6:	90 e0       	ldi	r25, 0x00	; 0
     aa8:	0e 94 01 05 	call	0xa02	; 0xa02 <Stepper_set_frequency>

	// Set idle states
	PORTF.OUTCLR = PIN2_bm;
     aac:	e0 ea       	ldi	r30, 0xA0	; 160
     aae:	f4 e0       	ldi	r31, 0x04	; 4
     ab0:	84 e0       	ldi	r24, 0x04	; 4
     ab2:	86 83       	std	Z+6, r24	; 0x06
	PORTF.OUTSET = PIN1_bm; // disable
     ab4:	82 e0       	ldi	r24, 0x02	; 2
     ab6:	85 83       	std	Z+5, r24	; 0x05
	PORTF.OUTCLR = PIN3_bm; // default direction
     ab8:	88 e0       	ldi	r24, 0x08	; 8
     aba:	86 83       	std	Z+6, r24	; 0x06
     abc:	08 95       	ret

00000abe <TCD0_init>:
 */

#include "Settings.h"

void TCD0_init() {
	ccp_write_io((uint8_t *) &TCD0.FAULTCTRL, TCD_CMPCEN_bm); ///< Enable WOC on PF2
     abe:	60 e4       	ldi	r22, 0x40	; 64
     ac0:	82 e9       	ldi	r24, 0x92	; 146
     ac2:	9b e0       	ldi	r25, 0x0B	; 11
     ac4:	0e 94 c6 0b 	call	0x178c	; 0x178c <ccp_write_io>

	TCD0.CTRLB = TCD_WGMODE_DS_gc; ///< Set waveform mode to double slope
     ac8:	83 e0       	ldi	r24, 0x03	; 3
     aca:	80 93 81 0b 	sts	0x0B81, r24	; 0x800b81 <__TEXT_REGION_LENGTH__+0x7f0b81>

	while (!(TCD0.STATUS & TCD_ENRDY_bm)); ///< Wait until TCD is ready for configuration
     ace:	80 91 8e 0b 	lds	r24, 0x0B8E	; 0x800b8e <__TEXT_REGION_LENGTH__+0x7f0b8e>
     ad2:	80 ff       	sbrs	r24, 0
     ad4:	fc cf       	rjmp	.-8      	; 0xace <TCD0_init+0x10>
}
     ad6:	08 95       	ret

00000ad8 <USART0_init>:
 * @return 0 on success.
 */
int USART1_printChar(char c, FILE *stream) {
	USART1_sendChar(c); // Send character
	return 0;
}
     ad8:	e0 e0       	ldi	r30, 0x00	; 0
     ada:	f8 e0       	ldi	r31, 0x08	; 8
     adc:	83 e8       	ldi	r24, 0x83	; 131
     ade:	96 e0       	ldi	r25, 0x06	; 6
     ae0:	80 87       	std	Z+8, r24	; 0x08
     ae2:	91 87       	std	Z+9, r25	; 0x09
     ae4:	81 e0       	ldi	r24, 0x01	; 1
     ae6:	85 83       	std	Z+5, r24	; 0x05
     ae8:	82 ec       	ldi	r24, 0xC2	; 194
     aea:	86 83       	std	Z+6, r24	; 0x06
     aec:	83 e0       	ldi	r24, 0x03	; 3
     aee:	87 83       	std	Z+7, r24	; 0x07
     af0:	08 95       	ret

00000af2 <USART1_init>:
     af2:	e0 e2       	ldi	r30, 0x20	; 32
     af4:	f8 e0       	ldi	r31, 0x08	; 8
     af6:	81 ea       	ldi	r24, 0xA1	; 161
     af8:	91 e0       	ldi	r25, 0x01	; 1
     afa:	80 87       	std	Z+8, r24	; 0x08
     afc:	91 87       	std	Z+9, r25	; 0x09
     afe:	82 e8       	ldi	r24, 0x82	; 130
     b00:	86 83       	std	Z+6, r24	; 0x06
     b02:	83 e0       	ldi	r24, 0x03	; 3
     b04:	87 83       	std	Z+7, r24	; 0x07
     b06:	08 95       	ret

00000b08 <USART1_readChar>:
 * If a timeout occurs, it returns a predefined warning.
 * 
 * @return The received character.
 */
char USART1_readChar() {
	USART1.STATUS = USART_RXCIF_bm; // Clear buffer before reading
     b08:	80 e8       	ldi	r24, 0x80	; 128
     b0a:	80 93 24 08 	sts	0x0824, r24	; 0x800824 <__TEXT_REGION_LENGTH__+0x7f0824>
	uint32_t timeout_counter = TIMEOUT_COUNTER; // Set a timeout counter
     b0e:	88 e8       	ldi	r24, 0x88	; 136
     b10:	93 e1       	ldi	r25, 0x13	; 19
     b12:	a0 e0       	ldi	r26, 0x00	; 0
     b14:	b0 e0       	ldi	r27, 0x00	; 0
	while (!(USART1.STATUS & USART_RXCIF_bm)) { // Wait for data to be received
     b16:	04 c0       	rjmp	.+8      	; 0xb20 <USART1_readChar+0x18>
		if (--timeout_counter == 0) { // Timeout condition
     b18:	01 97       	sbiw	r24, 0x01	; 1
     b1a:	a1 09       	sbc	r26, r1
     b1c:	b1 09       	sbc	r27, r1
     b1e:	21 f0       	breq	.+8      	; 0xb28 <USART1_readChar+0x20>
 * @return The received character.
 */
char USART1_readChar() {
	USART1.STATUS = USART_RXCIF_bm; // Clear buffer before reading
	uint32_t timeout_counter = TIMEOUT_COUNTER; // Set a timeout counter
	while (!(USART1.STATUS & USART_RXCIF_bm)) { // Wait for data to be received
     b20:	20 91 24 08 	lds	r18, 0x0824	; 0x800824 <__TEXT_REGION_LENGTH__+0x7f0824>
     b24:	22 23       	and	r18, r18
     b26:	c4 f7       	brge	.-16     	; 0xb18 <USART1_readChar+0x10>
		if (--timeout_counter == 0) { // Timeout condition
			//Date_Clock.warning = 3; // Set warning if timeout occurs
			break;
		}
	}
	return USART1.RXDATAL; // Return received character
     b28:	80 91 20 08 	lds	r24, 0x0820	; 0x800820 <__TEXT_REGION_LENGTH__+0x7f0820>
}
     b2c:	08 95       	ret

00000b2e <__divsf3>:
     b2e:	0e 94 ab 05 	call	0xb56	; 0xb56 <__divsf3x>
     b32:	0c 94 8c 06 	jmp	0xd18	; 0xd18 <__fp_round>
     b36:	0e 94 85 06 	call	0xd0a	; 0xd0a <__fp_pscB>
     b3a:	58 f0       	brcs	.+22     	; 0xb52 <__divsf3+0x24>
     b3c:	0e 94 7e 06 	call	0xcfc	; 0xcfc <__fp_pscA>
     b40:	40 f0       	brcs	.+16     	; 0xb52 <__divsf3+0x24>
     b42:	29 f4       	brne	.+10     	; 0xb4e <__divsf3+0x20>
     b44:	5f 3f       	cpi	r21, 0xFF	; 255
     b46:	29 f0       	breq	.+10     	; 0xb52 <__divsf3+0x24>
     b48:	0c 94 75 06 	jmp	0xcea	; 0xcea <__fp_inf>
     b4c:	51 11       	cpse	r21, r1
     b4e:	0c 94 c0 06 	jmp	0xd80	; 0xd80 <__fp_szero>
     b52:	0c 94 7b 06 	jmp	0xcf6	; 0xcf6 <__fp_nan>

00000b56 <__divsf3x>:
     b56:	0e 94 9d 06 	call	0xd3a	; 0xd3a <__fp_split3>
     b5a:	68 f3       	brcs	.-38     	; 0xb36 <__divsf3+0x8>

00000b5c <__divsf3_pse>:
     b5c:	99 23       	and	r25, r25
     b5e:	b1 f3       	breq	.-20     	; 0xb4c <__divsf3+0x1e>
     b60:	55 23       	and	r21, r21
     b62:	91 f3       	breq	.-28     	; 0xb48 <__divsf3+0x1a>
     b64:	95 1b       	sub	r25, r21
     b66:	55 0b       	sbc	r21, r21
     b68:	bb 27       	eor	r27, r27
     b6a:	aa 27       	eor	r26, r26
     b6c:	62 17       	cp	r22, r18
     b6e:	73 07       	cpc	r23, r19
     b70:	84 07       	cpc	r24, r20
     b72:	38 f0       	brcs	.+14     	; 0xb82 <__divsf3_pse+0x26>
     b74:	9f 5f       	subi	r25, 0xFF	; 255
     b76:	5f 4f       	sbci	r21, 0xFF	; 255
     b78:	22 0f       	add	r18, r18
     b7a:	33 1f       	adc	r19, r19
     b7c:	44 1f       	adc	r20, r20
     b7e:	aa 1f       	adc	r26, r26
     b80:	a9 f3       	breq	.-22     	; 0xb6c <__divsf3_pse+0x10>
     b82:	35 d0       	rcall	.+106    	; 0xbee <__divsf3_pse+0x92>
     b84:	0e 2e       	mov	r0, r30
     b86:	3a f0       	brmi	.+14     	; 0xb96 <__divsf3_pse+0x3a>
     b88:	e0 e8       	ldi	r30, 0x80	; 128
     b8a:	32 d0       	rcall	.+100    	; 0xbf0 <__divsf3_pse+0x94>
     b8c:	91 50       	subi	r25, 0x01	; 1
     b8e:	50 40       	sbci	r21, 0x00	; 0
     b90:	e6 95       	lsr	r30
     b92:	00 1c       	adc	r0, r0
     b94:	ca f7       	brpl	.-14     	; 0xb88 <__divsf3_pse+0x2c>
     b96:	2b d0       	rcall	.+86     	; 0xbee <__divsf3_pse+0x92>
     b98:	fe 2f       	mov	r31, r30
     b9a:	29 d0       	rcall	.+82     	; 0xbee <__divsf3_pse+0x92>
     b9c:	66 0f       	add	r22, r22
     b9e:	77 1f       	adc	r23, r23
     ba0:	88 1f       	adc	r24, r24
     ba2:	bb 1f       	adc	r27, r27
     ba4:	26 17       	cp	r18, r22
     ba6:	37 07       	cpc	r19, r23
     ba8:	48 07       	cpc	r20, r24
     baa:	ab 07       	cpc	r26, r27
     bac:	b0 e8       	ldi	r27, 0x80	; 128
     bae:	09 f0       	breq	.+2      	; 0xbb2 <__divsf3_pse+0x56>
     bb0:	bb 0b       	sbc	r27, r27
     bb2:	80 2d       	mov	r24, r0
     bb4:	bf 01       	movw	r22, r30
     bb6:	ff 27       	eor	r31, r31
     bb8:	93 58       	subi	r25, 0x83	; 131
     bba:	5f 4f       	sbci	r21, 0xFF	; 255
     bbc:	3a f0       	brmi	.+14     	; 0xbcc <__divsf3_pse+0x70>
     bbe:	9e 3f       	cpi	r25, 0xFE	; 254
     bc0:	51 05       	cpc	r21, r1
     bc2:	78 f0       	brcs	.+30     	; 0xbe2 <__divsf3_pse+0x86>
     bc4:	0c 94 75 06 	jmp	0xcea	; 0xcea <__fp_inf>
     bc8:	0c 94 c0 06 	jmp	0xd80	; 0xd80 <__fp_szero>
     bcc:	5f 3f       	cpi	r21, 0xFF	; 255
     bce:	e4 f3       	brlt	.-8      	; 0xbc8 <__divsf3_pse+0x6c>
     bd0:	98 3e       	cpi	r25, 0xE8	; 232
     bd2:	d4 f3       	brlt	.-12     	; 0xbc8 <__divsf3_pse+0x6c>
     bd4:	86 95       	lsr	r24
     bd6:	77 95       	ror	r23
     bd8:	67 95       	ror	r22
     bda:	b7 95       	ror	r27
     bdc:	f7 95       	ror	r31
     bde:	9f 5f       	subi	r25, 0xFF	; 255
     be0:	c9 f7       	brne	.-14     	; 0xbd4 <__divsf3_pse+0x78>
     be2:	88 0f       	add	r24, r24
     be4:	91 1d       	adc	r25, r1
     be6:	96 95       	lsr	r25
     be8:	87 95       	ror	r24
     bea:	97 f9       	bld	r25, 7
     bec:	08 95       	ret
     bee:	e1 e0       	ldi	r30, 0x01	; 1
     bf0:	66 0f       	add	r22, r22
     bf2:	77 1f       	adc	r23, r23
     bf4:	88 1f       	adc	r24, r24
     bf6:	bb 1f       	adc	r27, r27
     bf8:	62 17       	cp	r22, r18
     bfa:	73 07       	cpc	r23, r19
     bfc:	84 07       	cpc	r24, r20
     bfe:	ba 07       	cpc	r27, r26
     c00:	20 f0       	brcs	.+8      	; 0xc0a <__divsf3_pse+0xae>
     c02:	62 1b       	sub	r22, r18
     c04:	73 0b       	sbc	r23, r19
     c06:	84 0b       	sbc	r24, r20
     c08:	ba 0b       	sbc	r27, r26
     c0a:	ee 1f       	adc	r30, r30
     c0c:	88 f7       	brcc	.-30     	; 0xbf0 <__divsf3_pse+0x94>
     c0e:	e0 95       	com	r30
     c10:	08 95       	ret

00000c12 <__fixunssfsi>:
     c12:	0e 94 a5 06 	call	0xd4a	; 0xd4a <__fp_splitA>
     c16:	88 f0       	brcs	.+34     	; 0xc3a <__fixunssfsi+0x28>
     c18:	9f 57       	subi	r25, 0x7F	; 127
     c1a:	98 f0       	brcs	.+38     	; 0xc42 <__fixunssfsi+0x30>
     c1c:	b9 2f       	mov	r27, r25
     c1e:	99 27       	eor	r25, r25
     c20:	b7 51       	subi	r27, 0x17	; 23
     c22:	b0 f0       	brcs	.+44     	; 0xc50 <__fixunssfsi+0x3e>
     c24:	e1 f0       	breq	.+56     	; 0xc5e <__fixunssfsi+0x4c>
     c26:	66 0f       	add	r22, r22
     c28:	77 1f       	adc	r23, r23
     c2a:	88 1f       	adc	r24, r24
     c2c:	99 1f       	adc	r25, r25
     c2e:	1a f0       	brmi	.+6      	; 0xc36 <__fixunssfsi+0x24>
     c30:	ba 95       	dec	r27
     c32:	c9 f7       	brne	.-14     	; 0xc26 <__fixunssfsi+0x14>
     c34:	14 c0       	rjmp	.+40     	; 0xc5e <__fixunssfsi+0x4c>
     c36:	b1 30       	cpi	r27, 0x01	; 1
     c38:	91 f0       	breq	.+36     	; 0xc5e <__fixunssfsi+0x4c>
     c3a:	0e 94 bf 06 	call	0xd7e	; 0xd7e <__fp_zero>
     c3e:	b1 e0       	ldi	r27, 0x01	; 1
     c40:	08 95       	ret
     c42:	0c 94 bf 06 	jmp	0xd7e	; 0xd7e <__fp_zero>
     c46:	67 2f       	mov	r22, r23
     c48:	78 2f       	mov	r23, r24
     c4a:	88 27       	eor	r24, r24
     c4c:	b8 5f       	subi	r27, 0xF8	; 248
     c4e:	39 f0       	breq	.+14     	; 0xc5e <__fixunssfsi+0x4c>
     c50:	b9 3f       	cpi	r27, 0xF9	; 249
     c52:	cc f3       	brlt	.-14     	; 0xc46 <__fixunssfsi+0x34>
     c54:	86 95       	lsr	r24
     c56:	77 95       	ror	r23
     c58:	67 95       	ror	r22
     c5a:	b3 95       	inc	r27
     c5c:	d9 f7       	brne	.-10     	; 0xc54 <__fixunssfsi+0x42>
     c5e:	3e f4       	brtc	.+14     	; 0xc6e <__fixunssfsi+0x5c>
     c60:	90 95       	com	r25
     c62:	80 95       	com	r24
     c64:	70 95       	com	r23
     c66:	61 95       	neg	r22
     c68:	7f 4f       	sbci	r23, 0xFF	; 255
     c6a:	8f 4f       	sbci	r24, 0xFF	; 255
     c6c:	9f 4f       	sbci	r25, 0xFF	; 255
     c6e:	08 95       	ret

00000c70 <__floatunsisf>:
     c70:	e8 94       	clt
     c72:	09 c0       	rjmp	.+18     	; 0xc86 <__floatsisf+0x12>

00000c74 <__floatsisf>:
     c74:	97 fb       	bst	r25, 7
     c76:	3e f4       	brtc	.+14     	; 0xc86 <__floatsisf+0x12>
     c78:	90 95       	com	r25
     c7a:	80 95       	com	r24
     c7c:	70 95       	com	r23
     c7e:	61 95       	neg	r22
     c80:	7f 4f       	sbci	r23, 0xFF	; 255
     c82:	8f 4f       	sbci	r24, 0xFF	; 255
     c84:	9f 4f       	sbci	r25, 0xFF	; 255
     c86:	99 23       	and	r25, r25
     c88:	a9 f0       	breq	.+42     	; 0xcb4 <__floatsisf+0x40>
     c8a:	f9 2f       	mov	r31, r25
     c8c:	96 e9       	ldi	r25, 0x96	; 150
     c8e:	bb 27       	eor	r27, r27
     c90:	93 95       	inc	r25
     c92:	f6 95       	lsr	r31
     c94:	87 95       	ror	r24
     c96:	77 95       	ror	r23
     c98:	67 95       	ror	r22
     c9a:	b7 95       	ror	r27
     c9c:	f1 11       	cpse	r31, r1
     c9e:	f8 cf       	rjmp	.-16     	; 0xc90 <__floatsisf+0x1c>
     ca0:	fa f4       	brpl	.+62     	; 0xce0 <__floatsisf+0x6c>
     ca2:	bb 0f       	add	r27, r27
     ca4:	11 f4       	brne	.+4      	; 0xcaa <__floatsisf+0x36>
     ca6:	60 ff       	sbrs	r22, 0
     ca8:	1b c0       	rjmp	.+54     	; 0xce0 <__floatsisf+0x6c>
     caa:	6f 5f       	subi	r22, 0xFF	; 255
     cac:	7f 4f       	sbci	r23, 0xFF	; 255
     cae:	8f 4f       	sbci	r24, 0xFF	; 255
     cb0:	9f 4f       	sbci	r25, 0xFF	; 255
     cb2:	16 c0       	rjmp	.+44     	; 0xce0 <__floatsisf+0x6c>
     cb4:	88 23       	and	r24, r24
     cb6:	11 f0       	breq	.+4      	; 0xcbc <__floatsisf+0x48>
     cb8:	96 e9       	ldi	r25, 0x96	; 150
     cba:	11 c0       	rjmp	.+34     	; 0xcde <__floatsisf+0x6a>
     cbc:	77 23       	and	r23, r23
     cbe:	21 f0       	breq	.+8      	; 0xcc8 <__floatsisf+0x54>
     cc0:	9e e8       	ldi	r25, 0x8E	; 142
     cc2:	87 2f       	mov	r24, r23
     cc4:	76 2f       	mov	r23, r22
     cc6:	05 c0       	rjmp	.+10     	; 0xcd2 <__floatsisf+0x5e>
     cc8:	66 23       	and	r22, r22
     cca:	71 f0       	breq	.+28     	; 0xce8 <__floatsisf+0x74>
     ccc:	96 e8       	ldi	r25, 0x86	; 134
     cce:	86 2f       	mov	r24, r22
     cd0:	70 e0       	ldi	r23, 0x00	; 0
     cd2:	60 e0       	ldi	r22, 0x00	; 0
     cd4:	2a f0       	brmi	.+10     	; 0xce0 <__floatsisf+0x6c>
     cd6:	9a 95       	dec	r25
     cd8:	66 0f       	add	r22, r22
     cda:	77 1f       	adc	r23, r23
     cdc:	88 1f       	adc	r24, r24
     cde:	da f7       	brpl	.-10     	; 0xcd6 <__floatsisf+0x62>
     ce0:	88 0f       	add	r24, r24
     ce2:	96 95       	lsr	r25
     ce4:	87 95       	ror	r24
     ce6:	97 f9       	bld	r25, 7
     ce8:	08 95       	ret

00000cea <__fp_inf>:
     cea:	97 f9       	bld	r25, 7
     cec:	9f 67       	ori	r25, 0x7F	; 127
     cee:	80 e8       	ldi	r24, 0x80	; 128
     cf0:	70 e0       	ldi	r23, 0x00	; 0
     cf2:	60 e0       	ldi	r22, 0x00	; 0
     cf4:	08 95       	ret

00000cf6 <__fp_nan>:
     cf6:	9f ef       	ldi	r25, 0xFF	; 255
     cf8:	80 ec       	ldi	r24, 0xC0	; 192
     cfa:	08 95       	ret

00000cfc <__fp_pscA>:
     cfc:	00 24       	eor	r0, r0
     cfe:	0a 94       	dec	r0
     d00:	16 16       	cp	r1, r22
     d02:	17 06       	cpc	r1, r23
     d04:	18 06       	cpc	r1, r24
     d06:	09 06       	cpc	r0, r25
     d08:	08 95       	ret

00000d0a <__fp_pscB>:
     d0a:	00 24       	eor	r0, r0
     d0c:	0a 94       	dec	r0
     d0e:	12 16       	cp	r1, r18
     d10:	13 06       	cpc	r1, r19
     d12:	14 06       	cpc	r1, r20
     d14:	05 06       	cpc	r0, r21
     d16:	08 95       	ret

00000d18 <__fp_round>:
     d18:	09 2e       	mov	r0, r25
     d1a:	03 94       	inc	r0
     d1c:	00 0c       	add	r0, r0
     d1e:	11 f4       	brne	.+4      	; 0xd24 <__fp_round+0xc>
     d20:	88 23       	and	r24, r24
     d22:	52 f0       	brmi	.+20     	; 0xd38 <__fp_round+0x20>
     d24:	bb 0f       	add	r27, r27
     d26:	40 f4       	brcc	.+16     	; 0xd38 <__fp_round+0x20>
     d28:	bf 2b       	or	r27, r31
     d2a:	11 f4       	brne	.+4      	; 0xd30 <__fp_round+0x18>
     d2c:	60 ff       	sbrs	r22, 0
     d2e:	04 c0       	rjmp	.+8      	; 0xd38 <__fp_round+0x20>
     d30:	6f 5f       	subi	r22, 0xFF	; 255
     d32:	7f 4f       	sbci	r23, 0xFF	; 255
     d34:	8f 4f       	sbci	r24, 0xFF	; 255
     d36:	9f 4f       	sbci	r25, 0xFF	; 255
     d38:	08 95       	ret

00000d3a <__fp_split3>:
     d3a:	57 fd       	sbrc	r21, 7
     d3c:	90 58       	subi	r25, 0x80	; 128
     d3e:	44 0f       	add	r20, r20
     d40:	55 1f       	adc	r21, r21
     d42:	59 f0       	breq	.+22     	; 0xd5a <__fp_splitA+0x10>
     d44:	5f 3f       	cpi	r21, 0xFF	; 255
     d46:	71 f0       	breq	.+28     	; 0xd64 <__fp_splitA+0x1a>
     d48:	47 95       	ror	r20

00000d4a <__fp_splitA>:
     d4a:	88 0f       	add	r24, r24
     d4c:	97 fb       	bst	r25, 7
     d4e:	99 1f       	adc	r25, r25
     d50:	61 f0       	breq	.+24     	; 0xd6a <__fp_splitA+0x20>
     d52:	9f 3f       	cpi	r25, 0xFF	; 255
     d54:	79 f0       	breq	.+30     	; 0xd74 <__fp_splitA+0x2a>
     d56:	87 95       	ror	r24
     d58:	08 95       	ret
     d5a:	12 16       	cp	r1, r18
     d5c:	13 06       	cpc	r1, r19
     d5e:	14 06       	cpc	r1, r20
     d60:	55 1f       	adc	r21, r21
     d62:	f2 cf       	rjmp	.-28     	; 0xd48 <__fp_split3+0xe>
     d64:	46 95       	lsr	r20
     d66:	f1 df       	rcall	.-30     	; 0xd4a <__fp_splitA>
     d68:	08 c0       	rjmp	.+16     	; 0xd7a <__fp_splitA+0x30>
     d6a:	16 16       	cp	r1, r22
     d6c:	17 06       	cpc	r1, r23
     d6e:	18 06       	cpc	r1, r24
     d70:	99 1f       	adc	r25, r25
     d72:	f1 cf       	rjmp	.-30     	; 0xd56 <__fp_splitA+0xc>
     d74:	86 95       	lsr	r24
     d76:	71 05       	cpc	r23, r1
     d78:	61 05       	cpc	r22, r1
     d7a:	08 94       	sec
     d7c:	08 95       	ret

00000d7e <__fp_zero>:
     d7e:	e8 94       	clt

00000d80 <__fp_szero>:
     d80:	bb 27       	eor	r27, r27
     d82:	66 27       	eor	r22, r22
     d84:	77 27       	eor	r23, r23
     d86:	cb 01       	movw	r24, r22
     d88:	97 f9       	bld	r25, 7
     d8a:	08 95       	ret

00000d8c <__mulsf3>:
     d8c:	0e 94 d9 06 	call	0xdb2	; 0xdb2 <__mulsf3x>
     d90:	0c 94 8c 06 	jmp	0xd18	; 0xd18 <__fp_round>
     d94:	0e 94 7e 06 	call	0xcfc	; 0xcfc <__fp_pscA>
     d98:	38 f0       	brcs	.+14     	; 0xda8 <__mulsf3+0x1c>
     d9a:	0e 94 85 06 	call	0xd0a	; 0xd0a <__fp_pscB>
     d9e:	20 f0       	brcs	.+8      	; 0xda8 <__mulsf3+0x1c>
     da0:	95 23       	and	r25, r21
     da2:	11 f0       	breq	.+4      	; 0xda8 <__mulsf3+0x1c>
     da4:	0c 94 75 06 	jmp	0xcea	; 0xcea <__fp_inf>
     da8:	0c 94 7b 06 	jmp	0xcf6	; 0xcf6 <__fp_nan>
     dac:	11 24       	eor	r1, r1
     dae:	0c 94 c0 06 	jmp	0xd80	; 0xd80 <__fp_szero>

00000db2 <__mulsf3x>:
     db2:	0e 94 9d 06 	call	0xd3a	; 0xd3a <__fp_split3>
     db6:	70 f3       	brcs	.-36     	; 0xd94 <__mulsf3+0x8>

00000db8 <__mulsf3_pse>:
     db8:	95 9f       	mul	r25, r21
     dba:	c1 f3       	breq	.-16     	; 0xdac <__mulsf3+0x20>
     dbc:	95 0f       	add	r25, r21
     dbe:	50 e0       	ldi	r21, 0x00	; 0
     dc0:	55 1f       	adc	r21, r21
     dc2:	62 9f       	mul	r22, r18
     dc4:	f0 01       	movw	r30, r0
     dc6:	72 9f       	mul	r23, r18
     dc8:	bb 27       	eor	r27, r27
     dca:	f0 0d       	add	r31, r0
     dcc:	b1 1d       	adc	r27, r1
     dce:	63 9f       	mul	r22, r19
     dd0:	aa 27       	eor	r26, r26
     dd2:	f0 0d       	add	r31, r0
     dd4:	b1 1d       	adc	r27, r1
     dd6:	aa 1f       	adc	r26, r26
     dd8:	64 9f       	mul	r22, r20
     dda:	66 27       	eor	r22, r22
     ddc:	b0 0d       	add	r27, r0
     dde:	a1 1d       	adc	r26, r1
     de0:	66 1f       	adc	r22, r22
     de2:	82 9f       	mul	r24, r18
     de4:	22 27       	eor	r18, r18
     de6:	b0 0d       	add	r27, r0
     de8:	a1 1d       	adc	r26, r1
     dea:	62 1f       	adc	r22, r18
     dec:	73 9f       	mul	r23, r19
     dee:	b0 0d       	add	r27, r0
     df0:	a1 1d       	adc	r26, r1
     df2:	62 1f       	adc	r22, r18
     df4:	83 9f       	mul	r24, r19
     df6:	a0 0d       	add	r26, r0
     df8:	61 1d       	adc	r22, r1
     dfa:	22 1f       	adc	r18, r18
     dfc:	74 9f       	mul	r23, r20
     dfe:	33 27       	eor	r19, r19
     e00:	a0 0d       	add	r26, r0
     e02:	61 1d       	adc	r22, r1
     e04:	23 1f       	adc	r18, r19
     e06:	84 9f       	mul	r24, r20
     e08:	60 0d       	add	r22, r0
     e0a:	21 1d       	adc	r18, r1
     e0c:	82 2f       	mov	r24, r18
     e0e:	76 2f       	mov	r23, r22
     e10:	6a 2f       	mov	r22, r26
     e12:	11 24       	eor	r1, r1
     e14:	9f 57       	subi	r25, 0x7F	; 127
     e16:	50 40       	sbci	r21, 0x00	; 0
     e18:	9a f0       	brmi	.+38     	; 0xe40 <__mulsf3_pse+0x88>
     e1a:	f1 f0       	breq	.+60     	; 0xe58 <__mulsf3_pse+0xa0>
     e1c:	88 23       	and	r24, r24
     e1e:	4a f0       	brmi	.+18     	; 0xe32 <__mulsf3_pse+0x7a>
     e20:	ee 0f       	add	r30, r30
     e22:	ff 1f       	adc	r31, r31
     e24:	bb 1f       	adc	r27, r27
     e26:	66 1f       	adc	r22, r22
     e28:	77 1f       	adc	r23, r23
     e2a:	88 1f       	adc	r24, r24
     e2c:	91 50       	subi	r25, 0x01	; 1
     e2e:	50 40       	sbci	r21, 0x00	; 0
     e30:	a9 f7       	brne	.-22     	; 0xe1c <__mulsf3_pse+0x64>
     e32:	9e 3f       	cpi	r25, 0xFE	; 254
     e34:	51 05       	cpc	r21, r1
     e36:	80 f0       	brcs	.+32     	; 0xe58 <__mulsf3_pse+0xa0>
     e38:	0c 94 75 06 	jmp	0xcea	; 0xcea <__fp_inf>
     e3c:	0c 94 c0 06 	jmp	0xd80	; 0xd80 <__fp_szero>
     e40:	5f 3f       	cpi	r21, 0xFF	; 255
     e42:	e4 f3       	brlt	.-8      	; 0xe3c <__mulsf3_pse+0x84>
     e44:	98 3e       	cpi	r25, 0xE8	; 232
     e46:	d4 f3       	brlt	.-12     	; 0xe3c <__mulsf3_pse+0x84>
     e48:	86 95       	lsr	r24
     e4a:	77 95       	ror	r23
     e4c:	67 95       	ror	r22
     e4e:	b7 95       	ror	r27
     e50:	f7 95       	ror	r31
     e52:	e7 95       	ror	r30
     e54:	9f 5f       	subi	r25, 0xFF	; 255
     e56:	c1 f7       	brne	.-16     	; 0xe48 <__mulsf3_pse+0x90>
     e58:	fe 2b       	or	r31, r30
     e5a:	88 0f       	add	r24, r24
     e5c:	91 1d       	adc	r25, r1
     e5e:	96 95       	lsr	r25
     e60:	87 95       	ror	r24
     e62:	97 f9       	bld	r25, 7
     e64:	08 95       	ret

00000e66 <__divmodhi4>:
     e66:	97 fb       	bst	r25, 7
     e68:	07 2e       	mov	r0, r23
     e6a:	16 f4       	brtc	.+4      	; 0xe70 <__divmodhi4+0xa>
     e6c:	00 94       	com	r0
     e6e:	07 d0       	rcall	.+14     	; 0xe7e <__divmodhi4_neg1>
     e70:	77 fd       	sbrc	r23, 7
     e72:	09 d0       	rcall	.+18     	; 0xe86 <__divmodhi4_neg2>
     e74:	0e 94 bb 07 	call	0xf76	; 0xf76 <__udivmodhi4>
     e78:	07 fc       	sbrc	r0, 7
     e7a:	05 d0       	rcall	.+10     	; 0xe86 <__divmodhi4_neg2>
     e7c:	3e f4       	brtc	.+14     	; 0xe8c <__divmodhi4_exit>

00000e7e <__divmodhi4_neg1>:
     e7e:	90 95       	com	r25
     e80:	81 95       	neg	r24
     e82:	9f 4f       	sbci	r25, 0xFF	; 255
     e84:	08 95       	ret

00000e86 <__divmodhi4_neg2>:
     e86:	70 95       	com	r23
     e88:	61 95       	neg	r22
     e8a:	7f 4f       	sbci	r23, 0xFF	; 255

00000e8c <__divmodhi4_exit>:
     e8c:	08 95       	ret

00000e8e <__udivmodsi4>:
     e8e:	a1 e2       	ldi	r26, 0x21	; 33
     e90:	1a 2e       	mov	r1, r26
     e92:	aa 1b       	sub	r26, r26
     e94:	bb 1b       	sub	r27, r27
     e96:	fd 01       	movw	r30, r26
     e98:	0d c0       	rjmp	.+26     	; 0xeb4 <__udivmodsi4_ep>

00000e9a <__udivmodsi4_loop>:
     e9a:	aa 1f       	adc	r26, r26
     e9c:	bb 1f       	adc	r27, r27
     e9e:	ee 1f       	adc	r30, r30
     ea0:	ff 1f       	adc	r31, r31
     ea2:	a2 17       	cp	r26, r18
     ea4:	b3 07       	cpc	r27, r19
     ea6:	e4 07       	cpc	r30, r20
     ea8:	f5 07       	cpc	r31, r21
     eaa:	20 f0       	brcs	.+8      	; 0xeb4 <__udivmodsi4_ep>
     eac:	a2 1b       	sub	r26, r18
     eae:	b3 0b       	sbc	r27, r19
     eb0:	e4 0b       	sbc	r30, r20
     eb2:	f5 0b       	sbc	r31, r21

00000eb4 <__udivmodsi4_ep>:
     eb4:	66 1f       	adc	r22, r22
     eb6:	77 1f       	adc	r23, r23
     eb8:	88 1f       	adc	r24, r24
     eba:	99 1f       	adc	r25, r25
     ebc:	1a 94       	dec	r1
     ebe:	69 f7       	brne	.-38     	; 0xe9a <__udivmodsi4_loop>
     ec0:	60 95       	com	r22
     ec2:	70 95       	com	r23
     ec4:	80 95       	com	r24
     ec6:	90 95       	com	r25
     ec8:	9b 01       	movw	r18, r22
     eca:	ac 01       	movw	r20, r24
     ecc:	bd 01       	movw	r22, r26
     ece:	cf 01       	movw	r24, r30
     ed0:	08 95       	ret

00000ed2 <__umulhisi3>:
     ed2:	a2 9f       	mul	r26, r18
     ed4:	b0 01       	movw	r22, r0
     ed6:	b3 9f       	mul	r27, r19
     ed8:	c0 01       	movw	r24, r0
     eda:	a3 9f       	mul	r26, r19
     edc:	70 0d       	add	r23, r0
     ede:	81 1d       	adc	r24, r1
     ee0:	11 24       	eor	r1, r1
     ee2:	91 1d       	adc	r25, r1
     ee4:	b2 9f       	mul	r27, r18
     ee6:	70 0d       	add	r23, r0
     ee8:	81 1d       	adc	r24, r1
     eea:	11 24       	eor	r1, r1
     eec:	91 1d       	adc	r25, r1
     eee:	08 95       	ret

00000ef0 <__ashldi3>:
     ef0:	0f 93       	push	r16
     ef2:	08 30       	cpi	r16, 0x08	; 8
     ef4:	90 f0       	brcs	.+36     	; 0xf1a <__ashldi3+0x2a>
     ef6:	98 2f       	mov	r25, r24
     ef8:	87 2f       	mov	r24, r23
     efa:	76 2f       	mov	r23, r22
     efc:	65 2f       	mov	r22, r21
     efe:	54 2f       	mov	r21, r20
     f00:	43 2f       	mov	r20, r19
     f02:	32 2f       	mov	r19, r18
     f04:	22 27       	eor	r18, r18
     f06:	08 50       	subi	r16, 0x08	; 8
     f08:	f4 cf       	rjmp	.-24     	; 0xef2 <__ashldi3+0x2>
     f0a:	22 0f       	add	r18, r18
     f0c:	33 1f       	adc	r19, r19
     f0e:	44 1f       	adc	r20, r20
     f10:	55 1f       	adc	r21, r21
     f12:	66 1f       	adc	r22, r22
     f14:	77 1f       	adc	r23, r23
     f16:	88 1f       	adc	r24, r24
     f18:	99 1f       	adc	r25, r25
     f1a:	0a 95       	dec	r16
     f1c:	b2 f7       	brpl	.-20     	; 0xf0a <__ashldi3+0x1a>
     f1e:	0f 91       	pop	r16
     f20:	08 95       	ret

00000f22 <__ashrdi3>:
     f22:	97 fb       	bst	r25, 7
     f24:	10 f8       	bld	r1, 0

00000f26 <__lshrdi3>:
     f26:	16 94       	lsr	r1
     f28:	00 08       	sbc	r0, r0
     f2a:	0f 93       	push	r16
     f2c:	08 30       	cpi	r16, 0x08	; 8
     f2e:	98 f0       	brcs	.+38     	; 0xf56 <__lshrdi3+0x30>
     f30:	08 50       	subi	r16, 0x08	; 8
     f32:	23 2f       	mov	r18, r19
     f34:	34 2f       	mov	r19, r20
     f36:	45 2f       	mov	r20, r21
     f38:	56 2f       	mov	r21, r22
     f3a:	67 2f       	mov	r22, r23
     f3c:	78 2f       	mov	r23, r24
     f3e:	89 2f       	mov	r24, r25
     f40:	90 2d       	mov	r25, r0
     f42:	f4 cf       	rjmp	.-24     	; 0xf2c <__lshrdi3+0x6>
     f44:	05 94       	asr	r0
     f46:	97 95       	ror	r25
     f48:	87 95       	ror	r24
     f4a:	77 95       	ror	r23
     f4c:	67 95       	ror	r22
     f4e:	57 95       	ror	r21
     f50:	47 95       	ror	r20
     f52:	37 95       	ror	r19
     f54:	27 95       	ror	r18
     f56:	0a 95       	dec	r16
     f58:	aa f7       	brpl	.-22     	; 0xf44 <__lshrdi3+0x1e>
     f5a:	0f 91       	pop	r16
     f5c:	08 95       	ret

00000f5e <__cmpdi2_s8>:
     f5e:	00 24       	eor	r0, r0
     f60:	a7 fd       	sbrc	r26, 7
     f62:	00 94       	com	r0
     f64:	2a 17       	cp	r18, r26
     f66:	30 05       	cpc	r19, r0
     f68:	40 05       	cpc	r20, r0
     f6a:	50 05       	cpc	r21, r0
     f6c:	60 05       	cpc	r22, r0
     f6e:	70 05       	cpc	r23, r0
     f70:	80 05       	cpc	r24, r0
     f72:	90 05       	cpc	r25, r0
     f74:	08 95       	ret

00000f76 <__udivmodhi4>:
     f76:	aa 1b       	sub	r26, r26
     f78:	bb 1b       	sub	r27, r27
     f7a:	51 e1       	ldi	r21, 0x11	; 17
     f7c:	07 c0       	rjmp	.+14     	; 0xf8c <__udivmodhi4_ep>

00000f7e <__udivmodhi4_loop>:
     f7e:	aa 1f       	adc	r26, r26
     f80:	bb 1f       	adc	r27, r27
     f82:	a6 17       	cp	r26, r22
     f84:	b7 07       	cpc	r27, r23
     f86:	10 f0       	brcs	.+4      	; 0xf8c <__udivmodhi4_ep>
     f88:	a6 1b       	sub	r26, r22
     f8a:	b7 0b       	sbc	r27, r23

00000f8c <__udivmodhi4_ep>:
     f8c:	88 1f       	adc	r24, r24
     f8e:	99 1f       	adc	r25, r25
     f90:	5a 95       	dec	r21
     f92:	a9 f7       	brne	.-22     	; 0xf7e <__udivmodhi4_loop>
     f94:	80 95       	com	r24
     f96:	90 95       	com	r25
     f98:	bc 01       	movw	r22, r24
     f9a:	cd 01       	movw	r24, r26
     f9c:	08 95       	ret

00000f9e <strtol>:
     f9e:	a0 e0       	ldi	r26, 0x00	; 0
     fa0:	b0 e0       	ldi	r27, 0x00	; 0
     fa2:	e5 ed       	ldi	r30, 0xD5	; 213
     fa4:	f7 e0       	ldi	r31, 0x07	; 7
     fa6:	0c 94 e8 0b 	jmp	0x17d0	; 0x17d0 <__prologue_saves__+0x2>
     faa:	5c 01       	movw	r10, r24
     fac:	6b 01       	movw	r12, r22
     fae:	7a 01       	movw	r14, r20
     fb0:	61 15       	cp	r22, r1
     fb2:	71 05       	cpc	r23, r1
     fb4:	19 f0       	breq	.+6      	; 0xfbc <strtol+0x1e>
     fb6:	fb 01       	movw	r30, r22
     fb8:	80 83       	st	Z, r24
     fba:	91 83       	std	Z+1, r25	; 0x01
     fbc:	e1 14       	cp	r14, r1
     fbe:	f1 04       	cpc	r15, r1
     fc0:	29 f0       	breq	.+10     	; 0xfcc <strtol+0x2e>
     fc2:	c7 01       	movw	r24, r14
     fc4:	02 97       	sbiw	r24, 0x02	; 2
     fc6:	83 97       	sbiw	r24, 0x23	; 35
     fc8:	08 f0       	brcs	.+2      	; 0xfcc <strtol+0x2e>
     fca:	e5 c0       	rjmp	.+458    	; 0x1196 <strtol+0x1f8>
     fcc:	e5 01       	movw	r28, r10
     fce:	21 96       	adiw	r28, 0x01	; 1
     fd0:	f5 01       	movw	r30, r10
     fd2:	10 81       	ld	r17, Z
     fd4:	81 2f       	mov	r24, r17
     fd6:	90 e0       	ldi	r25, 0x00	; 0
     fd8:	0e 94 e5 08 	call	0x11ca	; 0x11ca <isspace>
     fdc:	89 2b       	or	r24, r25
     fde:	11 f0       	breq	.+4      	; 0xfe4 <strtol+0x46>
     fe0:	5e 01       	movw	r10, r28
     fe2:	f4 cf       	rjmp	.-24     	; 0xfcc <strtol+0x2e>
     fe4:	1d 32       	cpi	r17, 0x2D	; 45
     fe6:	29 f4       	brne	.+10     	; 0xff2 <strtol+0x54>
     fe8:	21 96       	adiw	r28, 0x01	; 1
     fea:	f5 01       	movw	r30, r10
     fec:	11 81       	ldd	r17, Z+1	; 0x01
     fee:	01 e0       	ldi	r16, 0x01	; 1
     ff0:	07 c0       	rjmp	.+14     	; 0x1000 <strtol+0x62>
     ff2:	1b 32       	cpi	r17, 0x2B	; 43
     ff4:	21 f4       	brne	.+8      	; 0xffe <strtol+0x60>
     ff6:	e5 01       	movw	r28, r10
     ff8:	22 96       	adiw	r28, 0x02	; 2
     ffa:	f5 01       	movw	r30, r10
     ffc:	11 81       	ldd	r17, Z+1	; 0x01
     ffe:	00 e0       	ldi	r16, 0x00	; 0
    1000:	e1 14       	cp	r14, r1
    1002:	f1 04       	cpc	r15, r1
    1004:	09 f1       	breq	.+66     	; 0x1048 <strtol+0xaa>
    1006:	f0 e1       	ldi	r31, 0x10	; 16
    1008:	ef 16       	cp	r14, r31
    100a:	f1 04       	cpc	r15, r1
    100c:	29 f4       	brne	.+10     	; 0x1018 <strtol+0x7a>
    100e:	3f c0       	rjmp	.+126    	; 0x108e <strtol+0xf0>
    1010:	10 e3       	ldi	r17, 0x30	; 48
    1012:	e1 14       	cp	r14, r1
    1014:	f1 04       	cpc	r15, r1
    1016:	21 f1       	breq	.+72     	; 0x1060 <strtol+0xc2>
    1018:	28 e0       	ldi	r18, 0x08	; 8
    101a:	e2 16       	cp	r14, r18
    101c:	f1 04       	cpc	r15, r1
    101e:	01 f1       	breq	.+64     	; 0x1060 <strtol+0xc2>
    1020:	54 f4       	brge	.+20     	; 0x1036 <strtol+0x98>
    1022:	e2 e0       	ldi	r30, 0x02	; 2
    1024:	ee 16       	cp	r14, r30
    1026:	f1 04       	cpc	r15, r1
    1028:	21 f5       	brne	.+72     	; 0x1072 <strtol+0xd4>
    102a:	81 2c       	mov	r8, r1
    102c:	91 2c       	mov	r9, r1
    102e:	a1 2c       	mov	r10, r1
    1030:	b0 e4       	ldi	r27, 0x40	; 64
    1032:	bb 2e       	mov	r11, r27
    1034:	3e c0       	rjmp	.+124    	; 0x10b2 <strtol+0x114>
    1036:	fa e0       	ldi	r31, 0x0A	; 10
    1038:	ef 16       	cp	r14, r31
    103a:	f1 04       	cpc	r15, r1
    103c:	39 f0       	breq	.+14     	; 0x104c <strtol+0xae>
    103e:	20 e1       	ldi	r18, 0x10	; 16
    1040:	e2 16       	cp	r14, r18
    1042:	f1 04       	cpc	r15, r1
    1044:	b1 f4       	brne	.+44     	; 0x1072 <strtol+0xd4>
    1046:	30 c0       	rjmp	.+96     	; 0x10a8 <strtol+0x10a>
    1048:	10 33       	cpi	r17, 0x30	; 48
    104a:	19 f1       	breq	.+70     	; 0x1092 <strtol+0xf4>
    104c:	fa e0       	ldi	r31, 0x0A	; 10
    104e:	ef 2e       	mov	r14, r31
    1050:	f1 2c       	mov	r15, r1
    1052:	ac ec       	ldi	r26, 0xCC	; 204
    1054:	8a 2e       	mov	r8, r26
    1056:	98 2c       	mov	r9, r8
    1058:	a8 2c       	mov	r10, r8
    105a:	ac e0       	ldi	r26, 0x0C	; 12
    105c:	ba 2e       	mov	r11, r26
    105e:	29 c0       	rjmp	.+82     	; 0x10b2 <strtol+0x114>
    1060:	78 e0       	ldi	r23, 0x08	; 8
    1062:	e7 2e       	mov	r14, r23
    1064:	f1 2c       	mov	r15, r1
    1066:	81 2c       	mov	r8, r1
    1068:	91 2c       	mov	r9, r1
    106a:	a1 2c       	mov	r10, r1
    106c:	e0 e1       	ldi	r30, 0x10	; 16
    106e:	be 2e       	mov	r11, r30
    1070:	20 c0       	rjmp	.+64     	; 0x10b2 <strtol+0x114>
    1072:	60 e0       	ldi	r22, 0x00	; 0
    1074:	70 e0       	ldi	r23, 0x00	; 0
    1076:	80 e0       	ldi	r24, 0x00	; 0
    1078:	90 e8       	ldi	r25, 0x80	; 128
    107a:	97 01       	movw	r18, r14
    107c:	0f 2c       	mov	r0, r15
    107e:	00 0c       	add	r0, r0
    1080:	44 0b       	sbc	r20, r20
    1082:	55 0b       	sbc	r21, r21
    1084:	0e 94 47 07 	call	0xe8e	; 0xe8e <__udivmodsi4>
    1088:	49 01       	movw	r8, r18
    108a:	5a 01       	movw	r10, r20
    108c:	12 c0       	rjmp	.+36     	; 0x10b2 <strtol+0x114>
    108e:	10 33       	cpi	r17, 0x30	; 48
    1090:	59 f4       	brne	.+22     	; 0x10a8 <strtol+0x10a>
    1092:	88 81       	ld	r24, Y
    1094:	8f 7d       	andi	r24, 0xDF	; 223
    1096:	88 35       	cpi	r24, 0x58	; 88
    1098:	09 f0       	breq	.+2      	; 0x109c <strtol+0xfe>
    109a:	ba cf       	rjmp	.-140    	; 0x1010 <strtol+0x72>
    109c:	19 81       	ldd	r17, Y+1	; 0x01
    109e:	22 96       	adiw	r28, 0x02	; 2
    10a0:	02 60       	ori	r16, 0x02	; 2
    10a2:	80 e1       	ldi	r24, 0x10	; 16
    10a4:	e8 2e       	mov	r14, r24
    10a6:	f1 2c       	mov	r15, r1
    10a8:	81 2c       	mov	r8, r1
    10aa:	91 2c       	mov	r9, r1
    10ac:	a1 2c       	mov	r10, r1
    10ae:	68 e0       	ldi	r22, 0x08	; 8
    10b0:	b6 2e       	mov	r11, r22
    10b2:	40 e0       	ldi	r20, 0x00	; 0
    10b4:	60 e0       	ldi	r22, 0x00	; 0
    10b6:	70 e0       	ldi	r23, 0x00	; 0
    10b8:	cb 01       	movw	r24, r22
    10ba:	27 01       	movw	r4, r14
    10bc:	0f 2c       	mov	r0, r15
    10be:	00 0c       	add	r0, r0
    10c0:	66 08       	sbc	r6, r6
    10c2:	77 08       	sbc	r7, r7
    10c4:	fe 01       	movw	r30, r28
    10c6:	50 ed       	ldi	r21, 0xD0	; 208
    10c8:	35 2e       	mov	r3, r21
    10ca:	31 0e       	add	r3, r17
    10cc:	29 e0       	ldi	r18, 0x09	; 9
    10ce:	23 15       	cp	r18, r3
    10d0:	70 f4       	brcc	.+28     	; 0x10ee <strtol+0x150>
    10d2:	2f eb       	ldi	r18, 0xBF	; 191
    10d4:	21 0f       	add	r18, r17
    10d6:	2a 31       	cpi	r18, 0x1A	; 26
    10d8:	18 f4       	brcc	.+6      	; 0x10e0 <strtol+0x142>
    10da:	39 ec       	ldi	r19, 0xC9	; 201
    10dc:	33 2e       	mov	r3, r19
    10de:	06 c0       	rjmp	.+12     	; 0x10ec <strtol+0x14e>
    10e0:	2f e9       	ldi	r18, 0x9F	; 159
    10e2:	21 0f       	add	r18, r17
    10e4:	2a 31       	cpi	r18, 0x1A	; 26
    10e6:	18 f5       	brcc	.+70     	; 0x112e <strtol+0x190>
    10e8:	29 ea       	ldi	r18, 0xA9	; 169
    10ea:	32 2e       	mov	r3, r18
    10ec:	31 0e       	add	r3, r17
    10ee:	23 2d       	mov	r18, r3
    10f0:	30 e0       	ldi	r19, 0x00	; 0
    10f2:	2e 15       	cp	r18, r14
    10f4:	3f 05       	cpc	r19, r15
    10f6:	dc f4       	brge	.+54     	; 0x112e <strtol+0x190>
    10f8:	47 fd       	sbrc	r20, 7
    10fa:	16 c0       	rjmp	.+44     	; 0x1128 <strtol+0x18a>
    10fc:	86 16       	cp	r8, r22
    10fe:	97 06       	cpc	r9, r23
    1100:	a8 06       	cpc	r10, r24
    1102:	b9 06       	cpc	r11, r25
    1104:	70 f0       	brcs	.+28     	; 0x1122 <strtol+0x184>
    1106:	a3 01       	movw	r20, r6
    1108:	92 01       	movw	r18, r4
    110a:	0e 94 cc 0b 	call	0x1798	; 0x1798 <__mulsi3>
    110e:	63 0d       	add	r22, r3
    1110:	71 1d       	adc	r23, r1
    1112:	81 1d       	adc	r24, r1
    1114:	91 1d       	adc	r25, r1
    1116:	61 30       	cpi	r22, 0x01	; 1
    1118:	71 05       	cpc	r23, r1
    111a:	81 05       	cpc	r24, r1
    111c:	20 e8       	ldi	r18, 0x80	; 128
    111e:	92 07       	cpc	r25, r18
    1120:	10 f0       	brcs	.+4      	; 0x1126 <strtol+0x188>
    1122:	4f ef       	ldi	r20, 0xFF	; 255
    1124:	01 c0       	rjmp	.+2      	; 0x1128 <strtol+0x18a>
    1126:	41 e0       	ldi	r20, 0x01	; 1
    1128:	21 96       	adiw	r28, 0x01	; 1
    112a:	10 81       	ld	r17, Z
    112c:	cb cf       	rjmp	.-106    	; 0x10c4 <strtol+0x126>
    112e:	20 2f       	mov	r18, r16
    1130:	21 70       	andi	r18, 0x01	; 1
    1132:	c1 14       	cp	r12, r1
    1134:	d1 04       	cpc	r13, r1
    1136:	71 f0       	breq	.+28     	; 0x1154 <strtol+0x1b6>
    1138:	44 23       	and	r20, r20
    113a:	29 f0       	breq	.+10     	; 0x1146 <strtol+0x1a8>
    113c:	21 97       	sbiw	r28, 0x01	; 1
    113e:	f6 01       	movw	r30, r12
    1140:	c0 83       	st	Z, r28
    1142:	d1 83       	std	Z+1, r29	; 0x01
    1144:	07 c0       	rjmp	.+14     	; 0x1154 <strtol+0x1b6>
    1146:	01 ff       	sbrs	r16, 1
    1148:	19 c0       	rjmp	.+50     	; 0x117c <strtol+0x1de>
    114a:	22 97       	sbiw	r28, 0x02	; 2
    114c:	f6 01       	movw	r30, r12
    114e:	c0 83       	st	Z, r28
    1150:	d1 83       	std	Z+1, r29	; 0x01
    1152:	14 c0       	rjmp	.+40     	; 0x117c <strtol+0x1de>
    1154:	47 ff       	sbrs	r20, 7
    1156:	12 c0       	rjmp	.+36     	; 0x117c <strtol+0x1de>
    1158:	22 23       	and	r18, r18
    115a:	29 f0       	breq	.+10     	; 0x1166 <strtol+0x1c8>
    115c:	60 e0       	ldi	r22, 0x00	; 0
    115e:	70 e0       	ldi	r23, 0x00	; 0
    1160:	80 e0       	ldi	r24, 0x00	; 0
    1162:	90 e8       	ldi	r25, 0x80	; 128
    1164:	04 c0       	rjmp	.+8      	; 0x116e <strtol+0x1d0>
    1166:	6f ef       	ldi	r22, 0xFF	; 255
    1168:	7f ef       	ldi	r23, 0xFF	; 255
    116a:	8f ef       	ldi	r24, 0xFF	; 255
    116c:	9f e7       	ldi	r25, 0x7F	; 127
    116e:	22 e2       	ldi	r18, 0x22	; 34
    1170:	30 e0       	ldi	r19, 0x00	; 0
    1172:	20 93 5c 64 	sts	0x645C, r18	; 0x80645c <errno>
    1176:	30 93 5d 64 	sts	0x645D, r19	; 0x80645d <errno+0x1>
    117a:	09 c0       	rjmp	.+18     	; 0x118e <strtol+0x1f0>
    117c:	22 23       	and	r18, r18
    117e:	81 f0       	breq	.+32     	; 0x11a0 <strtol+0x202>
    1180:	90 95       	com	r25
    1182:	80 95       	com	r24
    1184:	70 95       	com	r23
    1186:	61 95       	neg	r22
    1188:	7f 4f       	sbci	r23, 0xFF	; 255
    118a:	8f 4f       	sbci	r24, 0xFF	; 255
    118c:	9f 4f       	sbci	r25, 0xFF	; 255
    118e:	46 2f       	mov	r20, r22
    1190:	37 2f       	mov	r19, r23
    1192:	28 2f       	mov	r18, r24
    1194:	12 c0       	rjmp	.+36     	; 0x11ba <strtol+0x21c>
    1196:	40 e0       	ldi	r20, 0x00	; 0
    1198:	30 e0       	ldi	r19, 0x00	; 0
    119a:	20 e0       	ldi	r18, 0x00	; 0
    119c:	90 e0       	ldi	r25, 0x00	; 0
    119e:	0d c0       	rjmp	.+26     	; 0x11ba <strtol+0x21c>
    11a0:	97 ff       	sbrs	r25, 7
    11a2:	f5 cf       	rjmp	.-22     	; 0x118e <strtol+0x1f0>
    11a4:	82 e2       	ldi	r24, 0x22	; 34
    11a6:	90 e0       	ldi	r25, 0x00	; 0
    11a8:	80 93 5c 64 	sts	0x645C, r24	; 0x80645c <errno>
    11ac:	90 93 5d 64 	sts	0x645D, r25	; 0x80645d <errno+0x1>
    11b0:	6f ef       	ldi	r22, 0xFF	; 255
    11b2:	7f ef       	ldi	r23, 0xFF	; 255
    11b4:	8f ef       	ldi	r24, 0xFF	; 255
    11b6:	9f e7       	ldi	r25, 0x7F	; 127
    11b8:	ea cf       	rjmp	.-44     	; 0x118e <strtol+0x1f0>
    11ba:	64 2f       	mov	r22, r20
    11bc:	73 2f       	mov	r23, r19
    11be:	82 2f       	mov	r24, r18
    11c0:	cd b7       	in	r28, 0x3d	; 61
    11c2:	de b7       	in	r29, 0x3e	; 62
    11c4:	e1 e1       	ldi	r30, 0x11	; 17
    11c6:	0c 94 01 0c 	jmp	0x1802	; 0x1802 <__epilogue_restores__+0x2>

000011ca <isspace>:
    11ca:	91 11       	cpse	r25, r1
    11cc:	0c 94 13 0b 	jmp	0x1626	; 0x1626 <__ctype_isfalse>
    11d0:	80 32       	cpi	r24, 0x20	; 32
    11d2:	19 f0       	breq	.+6      	; 0x11da <isspace+0x10>
    11d4:	89 50       	subi	r24, 0x09	; 9
    11d6:	85 50       	subi	r24, 0x05	; 5
    11d8:	c8 f7       	brcc	.-14     	; 0x11cc <isspace+0x2>
    11da:	08 95       	ret

000011dc <memcpy>:
    11dc:	fb 01       	movw	r30, r22
    11de:	dc 01       	movw	r26, r24
    11e0:	02 c0       	rjmp	.+4      	; 0x11e6 <memcpy+0xa>
    11e2:	01 90       	ld	r0, Z+
    11e4:	0d 92       	st	X+, r0
    11e6:	41 50       	subi	r20, 0x01	; 1
    11e8:	50 40       	sbci	r21, 0x00	; 0
    11ea:	d8 f7       	brcc	.-10     	; 0x11e2 <memcpy+0x6>
    11ec:	08 95       	ret

000011ee <strncpy>:
    11ee:	fb 01       	movw	r30, r22
    11f0:	dc 01       	movw	r26, r24
    11f2:	41 50       	subi	r20, 0x01	; 1
    11f4:	50 40       	sbci	r21, 0x00	; 0
    11f6:	48 f0       	brcs	.+18     	; 0x120a <strncpy+0x1c>
    11f8:	01 90       	ld	r0, Z+
    11fa:	0d 92       	st	X+, r0
    11fc:	00 20       	and	r0, r0
    11fe:	c9 f7       	brne	.-14     	; 0x11f2 <strncpy+0x4>
    1200:	01 c0       	rjmp	.+2      	; 0x1204 <strncpy+0x16>
    1202:	1d 92       	st	X+, r1
    1204:	41 50       	subi	r20, 0x01	; 1
    1206:	50 40       	sbci	r21, 0x00	; 0
    1208:	e0 f7       	brcc	.-8      	; 0x1202 <strncpy+0x14>
    120a:	08 95       	ret

0000120c <vsnprintf>:
    120c:	ae e0       	ldi	r26, 0x0E	; 14
    120e:	b0 e0       	ldi	r27, 0x00	; 0
    1210:	ec e0       	ldi	r30, 0x0C	; 12
    1212:	f9 e0       	ldi	r31, 0x09	; 9
    1214:	0c 94 f5 0b 	jmp	0x17ea	; 0x17ea <__prologue_saves__+0x1c>
    1218:	8c 01       	movw	r16, r24
    121a:	fa 01       	movw	r30, r20
    121c:	86 e0       	ldi	r24, 0x06	; 6
    121e:	8c 83       	std	Y+4, r24	; 0x04
    1220:	09 83       	std	Y+1, r16	; 0x01
    1222:	1a 83       	std	Y+2, r17	; 0x02
    1224:	77 ff       	sbrs	r23, 7
    1226:	02 c0       	rjmp	.+4      	; 0x122c <vsnprintf+0x20>
    1228:	60 e0       	ldi	r22, 0x00	; 0
    122a:	70 e8       	ldi	r23, 0x80	; 128
    122c:	cb 01       	movw	r24, r22
    122e:	01 97       	sbiw	r24, 0x01	; 1
    1230:	8d 83       	std	Y+5, r24	; 0x05
    1232:	9e 83       	std	Y+6, r25	; 0x06
    1234:	a9 01       	movw	r20, r18
    1236:	bf 01       	movw	r22, r30
    1238:	ce 01       	movw	r24, r28
    123a:	01 96       	adiw	r24, 0x01	; 1
    123c:	0e 94 32 09 	call	0x1264	; 0x1264 <vfprintf>
    1240:	4d 81       	ldd	r20, Y+5	; 0x05
    1242:	5e 81       	ldd	r21, Y+6	; 0x06
    1244:	57 fd       	sbrc	r21, 7
    1246:	0a c0       	rjmp	.+20     	; 0x125c <vsnprintf+0x50>
    1248:	2f 81       	ldd	r18, Y+7	; 0x07
    124a:	38 85       	ldd	r19, Y+8	; 0x08
    124c:	42 17       	cp	r20, r18
    124e:	53 07       	cpc	r21, r19
    1250:	0c f4       	brge	.+2      	; 0x1254 <vsnprintf+0x48>
    1252:	9a 01       	movw	r18, r20
    1254:	f8 01       	movw	r30, r16
    1256:	e2 0f       	add	r30, r18
    1258:	f3 1f       	adc	r31, r19
    125a:	10 82       	st	Z, r1
    125c:	2e 96       	adiw	r28, 0x0e	; 14
    125e:	e4 e0       	ldi	r30, 0x04	; 4
    1260:	0c 94 0e 0c 	jmp	0x181c	; 0x181c <__epilogue_restores__+0x1c>

00001264 <vfprintf>:
    1264:	ab e0       	ldi	r26, 0x0B	; 11
    1266:	b0 e0       	ldi	r27, 0x00	; 0
    1268:	e8 e3       	ldi	r30, 0x38	; 56
    126a:	f9 e0       	ldi	r31, 0x09	; 9
    126c:	0c 94 e7 0b 	jmp	0x17ce	; 0x17ce <__prologue_saves__>
    1270:	6c 01       	movw	r12, r24
    1272:	7b 01       	movw	r14, r22
    1274:	8a 01       	movw	r16, r20
    1276:	fc 01       	movw	r30, r24
    1278:	16 82       	std	Z+6, r1	; 0x06
    127a:	17 82       	std	Z+7, r1	; 0x07
    127c:	83 81       	ldd	r24, Z+3	; 0x03
    127e:	81 ff       	sbrs	r24, 1
    1280:	cc c1       	rjmp	.+920    	; 0x161a <vfprintf+0x3b6>
    1282:	ce 01       	movw	r24, r28
    1284:	01 96       	adiw	r24, 0x01	; 1
    1286:	3c 01       	movw	r6, r24
    1288:	f6 01       	movw	r30, r12
    128a:	93 81       	ldd	r25, Z+3	; 0x03
    128c:	f7 01       	movw	r30, r14
    128e:	93 fd       	sbrc	r25, 3
    1290:	85 91       	lpm	r24, Z+
    1292:	93 ff       	sbrs	r25, 3
    1294:	81 91       	ld	r24, Z+
    1296:	7f 01       	movw	r14, r30
    1298:	88 23       	and	r24, r24
    129a:	09 f4       	brne	.+2      	; 0x129e <vfprintf+0x3a>
    129c:	ba c1       	rjmp	.+884    	; 0x1612 <vfprintf+0x3ae>
    129e:	85 32       	cpi	r24, 0x25	; 37
    12a0:	39 f4       	brne	.+14     	; 0x12b0 <vfprintf+0x4c>
    12a2:	93 fd       	sbrc	r25, 3
    12a4:	85 91       	lpm	r24, Z+
    12a6:	93 ff       	sbrs	r25, 3
    12a8:	81 91       	ld	r24, Z+
    12aa:	7f 01       	movw	r14, r30
    12ac:	85 32       	cpi	r24, 0x25	; 37
    12ae:	29 f4       	brne	.+10     	; 0x12ba <vfprintf+0x56>
    12b0:	b6 01       	movw	r22, r12
    12b2:	90 e0       	ldi	r25, 0x00	; 0
    12b4:	0e 94 2c 0b 	call	0x1658	; 0x1658 <fputc>
    12b8:	e7 cf       	rjmp	.-50     	; 0x1288 <vfprintf+0x24>
    12ba:	91 2c       	mov	r9, r1
    12bc:	21 2c       	mov	r2, r1
    12be:	31 2c       	mov	r3, r1
    12c0:	ff e1       	ldi	r31, 0x1F	; 31
    12c2:	f3 15       	cp	r31, r3
    12c4:	d8 f0       	brcs	.+54     	; 0x12fc <vfprintf+0x98>
    12c6:	8b 32       	cpi	r24, 0x2B	; 43
    12c8:	79 f0       	breq	.+30     	; 0x12e8 <vfprintf+0x84>
    12ca:	38 f4       	brcc	.+14     	; 0x12da <vfprintf+0x76>
    12cc:	80 32       	cpi	r24, 0x20	; 32
    12ce:	79 f0       	breq	.+30     	; 0x12ee <vfprintf+0x8a>
    12d0:	83 32       	cpi	r24, 0x23	; 35
    12d2:	a1 f4       	brne	.+40     	; 0x12fc <vfprintf+0x98>
    12d4:	23 2d       	mov	r18, r3
    12d6:	20 61       	ori	r18, 0x10	; 16
    12d8:	1d c0       	rjmp	.+58     	; 0x1314 <vfprintf+0xb0>
    12da:	8d 32       	cpi	r24, 0x2D	; 45
    12dc:	61 f0       	breq	.+24     	; 0x12f6 <vfprintf+0x92>
    12de:	80 33       	cpi	r24, 0x30	; 48
    12e0:	69 f4       	brne	.+26     	; 0x12fc <vfprintf+0x98>
    12e2:	23 2d       	mov	r18, r3
    12e4:	21 60       	ori	r18, 0x01	; 1
    12e6:	16 c0       	rjmp	.+44     	; 0x1314 <vfprintf+0xb0>
    12e8:	83 2d       	mov	r24, r3
    12ea:	82 60       	ori	r24, 0x02	; 2
    12ec:	38 2e       	mov	r3, r24
    12ee:	e3 2d       	mov	r30, r3
    12f0:	e4 60       	ori	r30, 0x04	; 4
    12f2:	3e 2e       	mov	r3, r30
    12f4:	2a c0       	rjmp	.+84     	; 0x134a <vfprintf+0xe6>
    12f6:	f3 2d       	mov	r31, r3
    12f8:	f8 60       	ori	r31, 0x08	; 8
    12fa:	1d c0       	rjmp	.+58     	; 0x1336 <vfprintf+0xd2>
    12fc:	37 fc       	sbrc	r3, 7
    12fe:	2d c0       	rjmp	.+90     	; 0x135a <vfprintf+0xf6>
    1300:	20 ed       	ldi	r18, 0xD0	; 208
    1302:	28 0f       	add	r18, r24
    1304:	2a 30       	cpi	r18, 0x0A	; 10
    1306:	40 f0       	brcs	.+16     	; 0x1318 <vfprintf+0xb4>
    1308:	8e 32       	cpi	r24, 0x2E	; 46
    130a:	b9 f4       	brne	.+46     	; 0x133a <vfprintf+0xd6>
    130c:	36 fc       	sbrc	r3, 6
    130e:	81 c1       	rjmp	.+770    	; 0x1612 <vfprintf+0x3ae>
    1310:	23 2d       	mov	r18, r3
    1312:	20 64       	ori	r18, 0x40	; 64
    1314:	32 2e       	mov	r3, r18
    1316:	19 c0       	rjmp	.+50     	; 0x134a <vfprintf+0xe6>
    1318:	36 fe       	sbrs	r3, 6
    131a:	06 c0       	rjmp	.+12     	; 0x1328 <vfprintf+0xc4>
    131c:	8a e0       	ldi	r24, 0x0A	; 10
    131e:	98 9e       	mul	r9, r24
    1320:	20 0d       	add	r18, r0
    1322:	11 24       	eor	r1, r1
    1324:	92 2e       	mov	r9, r18
    1326:	11 c0       	rjmp	.+34     	; 0x134a <vfprintf+0xe6>
    1328:	ea e0       	ldi	r30, 0x0A	; 10
    132a:	2e 9e       	mul	r2, r30
    132c:	20 0d       	add	r18, r0
    132e:	11 24       	eor	r1, r1
    1330:	22 2e       	mov	r2, r18
    1332:	f3 2d       	mov	r31, r3
    1334:	f0 62       	ori	r31, 0x20	; 32
    1336:	3f 2e       	mov	r3, r31
    1338:	08 c0       	rjmp	.+16     	; 0x134a <vfprintf+0xe6>
    133a:	8c 36       	cpi	r24, 0x6C	; 108
    133c:	21 f4       	brne	.+8      	; 0x1346 <vfprintf+0xe2>
    133e:	83 2d       	mov	r24, r3
    1340:	80 68       	ori	r24, 0x80	; 128
    1342:	38 2e       	mov	r3, r24
    1344:	02 c0       	rjmp	.+4      	; 0x134a <vfprintf+0xe6>
    1346:	88 36       	cpi	r24, 0x68	; 104
    1348:	41 f4       	brne	.+16     	; 0x135a <vfprintf+0xf6>
    134a:	f7 01       	movw	r30, r14
    134c:	93 fd       	sbrc	r25, 3
    134e:	85 91       	lpm	r24, Z+
    1350:	93 ff       	sbrs	r25, 3
    1352:	81 91       	ld	r24, Z+
    1354:	7f 01       	movw	r14, r30
    1356:	81 11       	cpse	r24, r1
    1358:	b3 cf       	rjmp	.-154    	; 0x12c0 <vfprintf+0x5c>
    135a:	98 2f       	mov	r25, r24
    135c:	9f 7d       	andi	r25, 0xDF	; 223
    135e:	95 54       	subi	r25, 0x45	; 69
    1360:	93 30       	cpi	r25, 0x03	; 3
    1362:	28 f4       	brcc	.+10     	; 0x136e <vfprintf+0x10a>
    1364:	0c 5f       	subi	r16, 0xFC	; 252
    1366:	1f 4f       	sbci	r17, 0xFF	; 255
    1368:	9f e3       	ldi	r25, 0x3F	; 63
    136a:	99 83       	std	Y+1, r25	; 0x01
    136c:	0d c0       	rjmp	.+26     	; 0x1388 <vfprintf+0x124>
    136e:	83 36       	cpi	r24, 0x63	; 99
    1370:	31 f0       	breq	.+12     	; 0x137e <vfprintf+0x11a>
    1372:	83 37       	cpi	r24, 0x73	; 115
    1374:	71 f0       	breq	.+28     	; 0x1392 <vfprintf+0x12e>
    1376:	83 35       	cpi	r24, 0x53	; 83
    1378:	09 f0       	breq	.+2      	; 0x137c <vfprintf+0x118>
    137a:	59 c0       	rjmp	.+178    	; 0x142e <vfprintf+0x1ca>
    137c:	21 c0       	rjmp	.+66     	; 0x13c0 <vfprintf+0x15c>
    137e:	f8 01       	movw	r30, r16
    1380:	80 81       	ld	r24, Z
    1382:	89 83       	std	Y+1, r24	; 0x01
    1384:	0e 5f       	subi	r16, 0xFE	; 254
    1386:	1f 4f       	sbci	r17, 0xFF	; 255
    1388:	88 24       	eor	r8, r8
    138a:	83 94       	inc	r8
    138c:	91 2c       	mov	r9, r1
    138e:	53 01       	movw	r10, r6
    1390:	13 c0       	rjmp	.+38     	; 0x13b8 <vfprintf+0x154>
    1392:	28 01       	movw	r4, r16
    1394:	f2 e0       	ldi	r31, 0x02	; 2
    1396:	4f 0e       	add	r4, r31
    1398:	51 1c       	adc	r5, r1
    139a:	f8 01       	movw	r30, r16
    139c:	a0 80       	ld	r10, Z
    139e:	b1 80       	ldd	r11, Z+1	; 0x01
    13a0:	36 fe       	sbrs	r3, 6
    13a2:	03 c0       	rjmp	.+6      	; 0x13aa <vfprintf+0x146>
    13a4:	69 2d       	mov	r22, r9
    13a6:	70 e0       	ldi	r23, 0x00	; 0
    13a8:	02 c0       	rjmp	.+4      	; 0x13ae <vfprintf+0x14a>
    13aa:	6f ef       	ldi	r22, 0xFF	; 255
    13ac:	7f ef       	ldi	r23, 0xFF	; 255
    13ae:	c5 01       	movw	r24, r10
    13b0:	0e 94 21 0b 	call	0x1642	; 0x1642 <strnlen>
    13b4:	4c 01       	movw	r8, r24
    13b6:	82 01       	movw	r16, r4
    13b8:	f3 2d       	mov	r31, r3
    13ba:	ff 77       	andi	r31, 0x7F	; 127
    13bc:	3f 2e       	mov	r3, r31
    13be:	16 c0       	rjmp	.+44     	; 0x13ec <vfprintf+0x188>
    13c0:	28 01       	movw	r4, r16
    13c2:	22 e0       	ldi	r18, 0x02	; 2
    13c4:	42 0e       	add	r4, r18
    13c6:	51 1c       	adc	r5, r1
    13c8:	f8 01       	movw	r30, r16
    13ca:	a0 80       	ld	r10, Z
    13cc:	b1 80       	ldd	r11, Z+1	; 0x01
    13ce:	36 fe       	sbrs	r3, 6
    13d0:	03 c0       	rjmp	.+6      	; 0x13d8 <vfprintf+0x174>
    13d2:	69 2d       	mov	r22, r9
    13d4:	70 e0       	ldi	r23, 0x00	; 0
    13d6:	02 c0       	rjmp	.+4      	; 0x13dc <vfprintf+0x178>
    13d8:	6f ef       	ldi	r22, 0xFF	; 255
    13da:	7f ef       	ldi	r23, 0xFF	; 255
    13dc:	c5 01       	movw	r24, r10
    13de:	0e 94 16 0b 	call	0x162c	; 0x162c <strnlen_P>
    13e2:	4c 01       	movw	r8, r24
    13e4:	f3 2d       	mov	r31, r3
    13e6:	f0 68       	ori	r31, 0x80	; 128
    13e8:	3f 2e       	mov	r3, r31
    13ea:	82 01       	movw	r16, r4
    13ec:	33 fc       	sbrc	r3, 3
    13ee:	1b c0       	rjmp	.+54     	; 0x1426 <vfprintf+0x1c2>
    13f0:	82 2d       	mov	r24, r2
    13f2:	90 e0       	ldi	r25, 0x00	; 0
    13f4:	88 16       	cp	r8, r24
    13f6:	99 06       	cpc	r9, r25
    13f8:	b0 f4       	brcc	.+44     	; 0x1426 <vfprintf+0x1c2>
    13fa:	b6 01       	movw	r22, r12
    13fc:	80 e2       	ldi	r24, 0x20	; 32
    13fe:	90 e0       	ldi	r25, 0x00	; 0
    1400:	0e 94 2c 0b 	call	0x1658	; 0x1658 <fputc>
    1404:	2a 94       	dec	r2
    1406:	f4 cf       	rjmp	.-24     	; 0x13f0 <vfprintf+0x18c>
    1408:	f5 01       	movw	r30, r10
    140a:	37 fc       	sbrc	r3, 7
    140c:	85 91       	lpm	r24, Z+
    140e:	37 fe       	sbrs	r3, 7
    1410:	81 91       	ld	r24, Z+
    1412:	5f 01       	movw	r10, r30
    1414:	b6 01       	movw	r22, r12
    1416:	90 e0       	ldi	r25, 0x00	; 0
    1418:	0e 94 2c 0b 	call	0x1658	; 0x1658 <fputc>
    141c:	21 10       	cpse	r2, r1
    141e:	2a 94       	dec	r2
    1420:	21 e0       	ldi	r18, 0x01	; 1
    1422:	82 1a       	sub	r8, r18
    1424:	91 08       	sbc	r9, r1
    1426:	81 14       	cp	r8, r1
    1428:	91 04       	cpc	r9, r1
    142a:	71 f7       	brne	.-36     	; 0x1408 <vfprintf+0x1a4>
    142c:	e8 c0       	rjmp	.+464    	; 0x15fe <vfprintf+0x39a>
    142e:	84 36       	cpi	r24, 0x64	; 100
    1430:	11 f0       	breq	.+4      	; 0x1436 <vfprintf+0x1d2>
    1432:	89 36       	cpi	r24, 0x69	; 105
    1434:	41 f5       	brne	.+80     	; 0x1486 <vfprintf+0x222>
    1436:	f8 01       	movw	r30, r16
    1438:	37 fe       	sbrs	r3, 7
    143a:	07 c0       	rjmp	.+14     	; 0x144a <vfprintf+0x1e6>
    143c:	60 81       	ld	r22, Z
    143e:	71 81       	ldd	r23, Z+1	; 0x01
    1440:	82 81       	ldd	r24, Z+2	; 0x02
    1442:	93 81       	ldd	r25, Z+3	; 0x03
    1444:	0c 5f       	subi	r16, 0xFC	; 252
    1446:	1f 4f       	sbci	r17, 0xFF	; 255
    1448:	08 c0       	rjmp	.+16     	; 0x145a <vfprintf+0x1f6>
    144a:	60 81       	ld	r22, Z
    144c:	71 81       	ldd	r23, Z+1	; 0x01
    144e:	07 2e       	mov	r0, r23
    1450:	00 0c       	add	r0, r0
    1452:	88 0b       	sbc	r24, r24
    1454:	99 0b       	sbc	r25, r25
    1456:	0e 5f       	subi	r16, 0xFE	; 254
    1458:	1f 4f       	sbci	r17, 0xFF	; 255
    145a:	f3 2d       	mov	r31, r3
    145c:	ff 76       	andi	r31, 0x6F	; 111
    145e:	3f 2e       	mov	r3, r31
    1460:	97 ff       	sbrs	r25, 7
    1462:	09 c0       	rjmp	.+18     	; 0x1476 <vfprintf+0x212>
    1464:	90 95       	com	r25
    1466:	80 95       	com	r24
    1468:	70 95       	com	r23
    146a:	61 95       	neg	r22
    146c:	7f 4f       	sbci	r23, 0xFF	; 255
    146e:	8f 4f       	sbci	r24, 0xFF	; 255
    1470:	9f 4f       	sbci	r25, 0xFF	; 255
    1472:	f0 68       	ori	r31, 0x80	; 128
    1474:	3f 2e       	mov	r3, r31
    1476:	2a e0       	ldi	r18, 0x0A	; 10
    1478:	30 e0       	ldi	r19, 0x00	; 0
    147a:	a3 01       	movw	r20, r6
    147c:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <__ultoa_invert>
    1480:	88 2e       	mov	r8, r24
    1482:	86 18       	sub	r8, r6
    1484:	45 c0       	rjmp	.+138    	; 0x1510 <vfprintf+0x2ac>
    1486:	85 37       	cpi	r24, 0x75	; 117
    1488:	31 f4       	brne	.+12     	; 0x1496 <vfprintf+0x232>
    148a:	23 2d       	mov	r18, r3
    148c:	2f 7e       	andi	r18, 0xEF	; 239
    148e:	b2 2e       	mov	r11, r18
    1490:	2a e0       	ldi	r18, 0x0A	; 10
    1492:	30 e0       	ldi	r19, 0x00	; 0
    1494:	25 c0       	rjmp	.+74     	; 0x14e0 <vfprintf+0x27c>
    1496:	93 2d       	mov	r25, r3
    1498:	99 7f       	andi	r25, 0xF9	; 249
    149a:	b9 2e       	mov	r11, r25
    149c:	8f 36       	cpi	r24, 0x6F	; 111
    149e:	c1 f0       	breq	.+48     	; 0x14d0 <vfprintf+0x26c>
    14a0:	18 f4       	brcc	.+6      	; 0x14a8 <vfprintf+0x244>
    14a2:	88 35       	cpi	r24, 0x58	; 88
    14a4:	79 f0       	breq	.+30     	; 0x14c4 <vfprintf+0x260>
    14a6:	b5 c0       	rjmp	.+362    	; 0x1612 <vfprintf+0x3ae>
    14a8:	80 37       	cpi	r24, 0x70	; 112
    14aa:	19 f0       	breq	.+6      	; 0x14b2 <vfprintf+0x24e>
    14ac:	88 37       	cpi	r24, 0x78	; 120
    14ae:	21 f0       	breq	.+8      	; 0x14b8 <vfprintf+0x254>
    14b0:	b0 c0       	rjmp	.+352    	; 0x1612 <vfprintf+0x3ae>
    14b2:	e9 2f       	mov	r30, r25
    14b4:	e0 61       	ori	r30, 0x10	; 16
    14b6:	be 2e       	mov	r11, r30
    14b8:	b4 fe       	sbrs	r11, 4
    14ba:	0d c0       	rjmp	.+26     	; 0x14d6 <vfprintf+0x272>
    14bc:	fb 2d       	mov	r31, r11
    14be:	f4 60       	ori	r31, 0x04	; 4
    14c0:	bf 2e       	mov	r11, r31
    14c2:	09 c0       	rjmp	.+18     	; 0x14d6 <vfprintf+0x272>
    14c4:	34 fe       	sbrs	r3, 4
    14c6:	0a c0       	rjmp	.+20     	; 0x14dc <vfprintf+0x278>
    14c8:	29 2f       	mov	r18, r25
    14ca:	26 60       	ori	r18, 0x06	; 6
    14cc:	b2 2e       	mov	r11, r18
    14ce:	06 c0       	rjmp	.+12     	; 0x14dc <vfprintf+0x278>
    14d0:	28 e0       	ldi	r18, 0x08	; 8
    14d2:	30 e0       	ldi	r19, 0x00	; 0
    14d4:	05 c0       	rjmp	.+10     	; 0x14e0 <vfprintf+0x27c>
    14d6:	20 e1       	ldi	r18, 0x10	; 16
    14d8:	30 e0       	ldi	r19, 0x00	; 0
    14da:	02 c0       	rjmp	.+4      	; 0x14e0 <vfprintf+0x27c>
    14dc:	20 e1       	ldi	r18, 0x10	; 16
    14de:	32 e0       	ldi	r19, 0x02	; 2
    14e0:	f8 01       	movw	r30, r16
    14e2:	b7 fe       	sbrs	r11, 7
    14e4:	07 c0       	rjmp	.+14     	; 0x14f4 <vfprintf+0x290>
    14e6:	60 81       	ld	r22, Z
    14e8:	71 81       	ldd	r23, Z+1	; 0x01
    14ea:	82 81       	ldd	r24, Z+2	; 0x02
    14ec:	93 81       	ldd	r25, Z+3	; 0x03
    14ee:	0c 5f       	subi	r16, 0xFC	; 252
    14f0:	1f 4f       	sbci	r17, 0xFF	; 255
    14f2:	06 c0       	rjmp	.+12     	; 0x1500 <vfprintf+0x29c>
    14f4:	60 81       	ld	r22, Z
    14f6:	71 81       	ldd	r23, Z+1	; 0x01
    14f8:	80 e0       	ldi	r24, 0x00	; 0
    14fa:	90 e0       	ldi	r25, 0x00	; 0
    14fc:	0e 5f       	subi	r16, 0xFE	; 254
    14fe:	1f 4f       	sbci	r17, 0xFF	; 255
    1500:	a3 01       	movw	r20, r6
    1502:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <__ultoa_invert>
    1506:	88 2e       	mov	r8, r24
    1508:	86 18       	sub	r8, r6
    150a:	fb 2d       	mov	r31, r11
    150c:	ff 77       	andi	r31, 0x7F	; 127
    150e:	3f 2e       	mov	r3, r31
    1510:	36 fe       	sbrs	r3, 6
    1512:	0d c0       	rjmp	.+26     	; 0x152e <vfprintf+0x2ca>
    1514:	23 2d       	mov	r18, r3
    1516:	2e 7f       	andi	r18, 0xFE	; 254
    1518:	a2 2e       	mov	r10, r18
    151a:	89 14       	cp	r8, r9
    151c:	58 f4       	brcc	.+22     	; 0x1534 <vfprintf+0x2d0>
    151e:	34 fe       	sbrs	r3, 4
    1520:	0b c0       	rjmp	.+22     	; 0x1538 <vfprintf+0x2d4>
    1522:	32 fc       	sbrc	r3, 2
    1524:	09 c0       	rjmp	.+18     	; 0x1538 <vfprintf+0x2d4>
    1526:	83 2d       	mov	r24, r3
    1528:	8e 7e       	andi	r24, 0xEE	; 238
    152a:	a8 2e       	mov	r10, r24
    152c:	05 c0       	rjmp	.+10     	; 0x1538 <vfprintf+0x2d4>
    152e:	b8 2c       	mov	r11, r8
    1530:	a3 2c       	mov	r10, r3
    1532:	03 c0       	rjmp	.+6      	; 0x153a <vfprintf+0x2d6>
    1534:	b8 2c       	mov	r11, r8
    1536:	01 c0       	rjmp	.+2      	; 0x153a <vfprintf+0x2d6>
    1538:	b9 2c       	mov	r11, r9
    153a:	a4 fe       	sbrs	r10, 4
    153c:	0f c0       	rjmp	.+30     	; 0x155c <vfprintf+0x2f8>
    153e:	fe 01       	movw	r30, r28
    1540:	e8 0d       	add	r30, r8
    1542:	f1 1d       	adc	r31, r1
    1544:	80 81       	ld	r24, Z
    1546:	80 33       	cpi	r24, 0x30	; 48
    1548:	21 f4       	brne	.+8      	; 0x1552 <vfprintf+0x2ee>
    154a:	9a 2d       	mov	r25, r10
    154c:	99 7e       	andi	r25, 0xE9	; 233
    154e:	a9 2e       	mov	r10, r25
    1550:	09 c0       	rjmp	.+18     	; 0x1564 <vfprintf+0x300>
    1552:	a2 fe       	sbrs	r10, 2
    1554:	06 c0       	rjmp	.+12     	; 0x1562 <vfprintf+0x2fe>
    1556:	b3 94       	inc	r11
    1558:	b3 94       	inc	r11
    155a:	04 c0       	rjmp	.+8      	; 0x1564 <vfprintf+0x300>
    155c:	8a 2d       	mov	r24, r10
    155e:	86 78       	andi	r24, 0x86	; 134
    1560:	09 f0       	breq	.+2      	; 0x1564 <vfprintf+0x300>
    1562:	b3 94       	inc	r11
    1564:	a3 fc       	sbrc	r10, 3
    1566:	11 c0       	rjmp	.+34     	; 0x158a <vfprintf+0x326>
    1568:	a0 fe       	sbrs	r10, 0
    156a:	06 c0       	rjmp	.+12     	; 0x1578 <vfprintf+0x314>
    156c:	b2 14       	cp	r11, r2
    156e:	88 f4       	brcc	.+34     	; 0x1592 <vfprintf+0x32e>
    1570:	28 0c       	add	r2, r8
    1572:	92 2c       	mov	r9, r2
    1574:	9b 18       	sub	r9, r11
    1576:	0e c0       	rjmp	.+28     	; 0x1594 <vfprintf+0x330>
    1578:	b2 14       	cp	r11, r2
    157a:	60 f4       	brcc	.+24     	; 0x1594 <vfprintf+0x330>
    157c:	b6 01       	movw	r22, r12
    157e:	80 e2       	ldi	r24, 0x20	; 32
    1580:	90 e0       	ldi	r25, 0x00	; 0
    1582:	0e 94 2c 0b 	call	0x1658	; 0x1658 <fputc>
    1586:	b3 94       	inc	r11
    1588:	f7 cf       	rjmp	.-18     	; 0x1578 <vfprintf+0x314>
    158a:	b2 14       	cp	r11, r2
    158c:	18 f4       	brcc	.+6      	; 0x1594 <vfprintf+0x330>
    158e:	2b 18       	sub	r2, r11
    1590:	02 c0       	rjmp	.+4      	; 0x1596 <vfprintf+0x332>
    1592:	98 2c       	mov	r9, r8
    1594:	21 2c       	mov	r2, r1
    1596:	a4 fe       	sbrs	r10, 4
    1598:	10 c0       	rjmp	.+32     	; 0x15ba <vfprintf+0x356>
    159a:	b6 01       	movw	r22, r12
    159c:	80 e3       	ldi	r24, 0x30	; 48
    159e:	90 e0       	ldi	r25, 0x00	; 0
    15a0:	0e 94 2c 0b 	call	0x1658	; 0x1658 <fputc>
    15a4:	a2 fe       	sbrs	r10, 2
    15a6:	17 c0       	rjmp	.+46     	; 0x15d6 <vfprintf+0x372>
    15a8:	a1 fc       	sbrc	r10, 1
    15aa:	03 c0       	rjmp	.+6      	; 0x15b2 <vfprintf+0x34e>
    15ac:	88 e7       	ldi	r24, 0x78	; 120
    15ae:	90 e0       	ldi	r25, 0x00	; 0
    15b0:	02 c0       	rjmp	.+4      	; 0x15b6 <vfprintf+0x352>
    15b2:	88 e5       	ldi	r24, 0x58	; 88
    15b4:	90 e0       	ldi	r25, 0x00	; 0
    15b6:	b6 01       	movw	r22, r12
    15b8:	0c c0       	rjmp	.+24     	; 0x15d2 <vfprintf+0x36e>
    15ba:	8a 2d       	mov	r24, r10
    15bc:	86 78       	andi	r24, 0x86	; 134
    15be:	59 f0       	breq	.+22     	; 0x15d6 <vfprintf+0x372>
    15c0:	a1 fe       	sbrs	r10, 1
    15c2:	02 c0       	rjmp	.+4      	; 0x15c8 <vfprintf+0x364>
    15c4:	8b e2       	ldi	r24, 0x2B	; 43
    15c6:	01 c0       	rjmp	.+2      	; 0x15ca <vfprintf+0x366>
    15c8:	80 e2       	ldi	r24, 0x20	; 32
    15ca:	a7 fc       	sbrc	r10, 7
    15cc:	8d e2       	ldi	r24, 0x2D	; 45
    15ce:	b6 01       	movw	r22, r12
    15d0:	90 e0       	ldi	r25, 0x00	; 0
    15d2:	0e 94 2c 0b 	call	0x1658	; 0x1658 <fputc>
    15d6:	89 14       	cp	r8, r9
    15d8:	38 f4       	brcc	.+14     	; 0x15e8 <vfprintf+0x384>
    15da:	b6 01       	movw	r22, r12
    15dc:	80 e3       	ldi	r24, 0x30	; 48
    15de:	90 e0       	ldi	r25, 0x00	; 0
    15e0:	0e 94 2c 0b 	call	0x1658	; 0x1658 <fputc>
    15e4:	9a 94       	dec	r9
    15e6:	f7 cf       	rjmp	.-18     	; 0x15d6 <vfprintf+0x372>
    15e8:	8a 94       	dec	r8
    15ea:	f3 01       	movw	r30, r6
    15ec:	e8 0d       	add	r30, r8
    15ee:	f1 1d       	adc	r31, r1
    15f0:	80 81       	ld	r24, Z
    15f2:	b6 01       	movw	r22, r12
    15f4:	90 e0       	ldi	r25, 0x00	; 0
    15f6:	0e 94 2c 0b 	call	0x1658	; 0x1658 <fputc>
    15fa:	81 10       	cpse	r8, r1
    15fc:	f5 cf       	rjmp	.-22     	; 0x15e8 <vfprintf+0x384>
    15fe:	22 20       	and	r2, r2
    1600:	09 f4       	brne	.+2      	; 0x1604 <vfprintf+0x3a0>
    1602:	42 ce       	rjmp	.-892    	; 0x1288 <vfprintf+0x24>
    1604:	b6 01       	movw	r22, r12
    1606:	80 e2       	ldi	r24, 0x20	; 32
    1608:	90 e0       	ldi	r25, 0x00	; 0
    160a:	0e 94 2c 0b 	call	0x1658	; 0x1658 <fputc>
    160e:	2a 94       	dec	r2
    1610:	f6 cf       	rjmp	.-20     	; 0x15fe <vfprintf+0x39a>
    1612:	f6 01       	movw	r30, r12
    1614:	86 81       	ldd	r24, Z+6	; 0x06
    1616:	97 81       	ldd	r25, Z+7	; 0x07
    1618:	02 c0       	rjmp	.+4      	; 0x161e <vfprintf+0x3ba>
    161a:	8f ef       	ldi	r24, 0xFF	; 255
    161c:	9f ef       	ldi	r25, 0xFF	; 255
    161e:	2b 96       	adiw	r28, 0x0b	; 11
    1620:	e2 e1       	ldi	r30, 0x12	; 18
    1622:	0c 94 00 0c 	jmp	0x1800	; 0x1800 <__epilogue_restores__>

00001626 <__ctype_isfalse>:
    1626:	99 27       	eor	r25, r25
    1628:	88 27       	eor	r24, r24

0000162a <__ctype_istrue>:
    162a:	08 95       	ret

0000162c <strnlen_P>:
    162c:	fc 01       	movw	r30, r24
    162e:	05 90       	lpm	r0, Z+
    1630:	61 50       	subi	r22, 0x01	; 1
    1632:	70 40       	sbci	r23, 0x00	; 0
    1634:	01 10       	cpse	r0, r1
    1636:	d8 f7       	brcc	.-10     	; 0x162e <strnlen_P+0x2>
    1638:	80 95       	com	r24
    163a:	90 95       	com	r25
    163c:	8e 0f       	add	r24, r30
    163e:	9f 1f       	adc	r25, r31
    1640:	08 95       	ret

00001642 <strnlen>:
    1642:	fc 01       	movw	r30, r24
    1644:	61 50       	subi	r22, 0x01	; 1
    1646:	70 40       	sbci	r23, 0x00	; 0
    1648:	01 90       	ld	r0, Z+
    164a:	01 10       	cpse	r0, r1
    164c:	d8 f7       	brcc	.-10     	; 0x1644 <strnlen+0x2>
    164e:	80 95       	com	r24
    1650:	90 95       	com	r25
    1652:	8e 0f       	add	r24, r30
    1654:	9f 1f       	adc	r25, r31
    1656:	08 95       	ret

00001658 <fputc>:
    1658:	0f 93       	push	r16
    165a:	1f 93       	push	r17
    165c:	cf 93       	push	r28
    165e:	df 93       	push	r29
    1660:	fb 01       	movw	r30, r22
    1662:	23 81       	ldd	r18, Z+3	; 0x03
    1664:	21 fd       	sbrc	r18, 1
    1666:	03 c0       	rjmp	.+6      	; 0x166e <fputc+0x16>
    1668:	8f ef       	ldi	r24, 0xFF	; 255
    166a:	9f ef       	ldi	r25, 0xFF	; 255
    166c:	2c c0       	rjmp	.+88     	; 0x16c6 <fputc+0x6e>
    166e:	22 ff       	sbrs	r18, 2
    1670:	16 c0       	rjmp	.+44     	; 0x169e <fputc+0x46>
    1672:	46 81       	ldd	r20, Z+6	; 0x06
    1674:	57 81       	ldd	r21, Z+7	; 0x07
    1676:	24 81       	ldd	r18, Z+4	; 0x04
    1678:	35 81       	ldd	r19, Z+5	; 0x05
    167a:	42 17       	cp	r20, r18
    167c:	53 07       	cpc	r21, r19
    167e:	44 f4       	brge	.+16     	; 0x1690 <fputc+0x38>
    1680:	a0 81       	ld	r26, Z
    1682:	b1 81       	ldd	r27, Z+1	; 0x01
    1684:	9d 01       	movw	r18, r26
    1686:	2f 5f       	subi	r18, 0xFF	; 255
    1688:	3f 4f       	sbci	r19, 0xFF	; 255
    168a:	20 83       	st	Z, r18
    168c:	31 83       	std	Z+1, r19	; 0x01
    168e:	8c 93       	st	X, r24
    1690:	26 81       	ldd	r18, Z+6	; 0x06
    1692:	37 81       	ldd	r19, Z+7	; 0x07
    1694:	2f 5f       	subi	r18, 0xFF	; 255
    1696:	3f 4f       	sbci	r19, 0xFF	; 255
    1698:	26 83       	std	Z+6, r18	; 0x06
    169a:	37 83       	std	Z+7, r19	; 0x07
    169c:	14 c0       	rjmp	.+40     	; 0x16c6 <fputc+0x6e>
    169e:	8b 01       	movw	r16, r22
    16a0:	ec 01       	movw	r28, r24
    16a2:	fb 01       	movw	r30, r22
    16a4:	00 84       	ldd	r0, Z+8	; 0x08
    16a6:	f1 85       	ldd	r31, Z+9	; 0x09
    16a8:	e0 2d       	mov	r30, r0
    16aa:	09 95       	icall
    16ac:	89 2b       	or	r24, r25
    16ae:	e1 f6       	brne	.-72     	; 0x1668 <fputc+0x10>
    16b0:	d8 01       	movw	r26, r16
    16b2:	16 96       	adiw	r26, 0x06	; 6
    16b4:	8d 91       	ld	r24, X+
    16b6:	9c 91       	ld	r25, X
    16b8:	17 97       	sbiw	r26, 0x07	; 7
    16ba:	01 96       	adiw	r24, 0x01	; 1
    16bc:	16 96       	adiw	r26, 0x06	; 6
    16be:	8d 93       	st	X+, r24
    16c0:	9c 93       	st	X, r25
    16c2:	17 97       	sbiw	r26, 0x07	; 7
    16c4:	ce 01       	movw	r24, r28
    16c6:	df 91       	pop	r29
    16c8:	cf 91       	pop	r28
    16ca:	1f 91       	pop	r17
    16cc:	0f 91       	pop	r16
    16ce:	08 95       	ret

000016d0 <__ultoa_invert>:
    16d0:	fa 01       	movw	r30, r20
    16d2:	aa 27       	eor	r26, r26
    16d4:	28 30       	cpi	r18, 0x08	; 8
    16d6:	51 f1       	breq	.+84     	; 0x172c <__ultoa_invert+0x5c>
    16d8:	20 31       	cpi	r18, 0x10	; 16
    16da:	81 f1       	breq	.+96     	; 0x173c <__ultoa_invert+0x6c>
    16dc:	e8 94       	clt
    16de:	6f 93       	push	r22
    16e0:	6e 7f       	andi	r22, 0xFE	; 254
    16e2:	6e 5f       	subi	r22, 0xFE	; 254
    16e4:	7f 4f       	sbci	r23, 0xFF	; 255
    16e6:	8f 4f       	sbci	r24, 0xFF	; 255
    16e8:	9f 4f       	sbci	r25, 0xFF	; 255
    16ea:	af 4f       	sbci	r26, 0xFF	; 255
    16ec:	b1 e0       	ldi	r27, 0x01	; 1
    16ee:	3e d0       	rcall	.+124    	; 0x176c <__ultoa_invert+0x9c>
    16f0:	b4 e0       	ldi	r27, 0x04	; 4
    16f2:	3c d0       	rcall	.+120    	; 0x176c <__ultoa_invert+0x9c>
    16f4:	67 0f       	add	r22, r23
    16f6:	78 1f       	adc	r23, r24
    16f8:	89 1f       	adc	r24, r25
    16fa:	9a 1f       	adc	r25, r26
    16fc:	a1 1d       	adc	r26, r1
    16fe:	68 0f       	add	r22, r24
    1700:	79 1f       	adc	r23, r25
    1702:	8a 1f       	adc	r24, r26
    1704:	91 1d       	adc	r25, r1
    1706:	a1 1d       	adc	r26, r1
    1708:	6a 0f       	add	r22, r26
    170a:	71 1d       	adc	r23, r1
    170c:	81 1d       	adc	r24, r1
    170e:	91 1d       	adc	r25, r1
    1710:	a1 1d       	adc	r26, r1
    1712:	20 d0       	rcall	.+64     	; 0x1754 <__ultoa_invert+0x84>
    1714:	09 f4       	brne	.+2      	; 0x1718 <__ultoa_invert+0x48>
    1716:	68 94       	set
    1718:	3f 91       	pop	r19
    171a:	2a e0       	ldi	r18, 0x0A	; 10
    171c:	26 9f       	mul	r18, r22
    171e:	11 24       	eor	r1, r1
    1720:	30 19       	sub	r19, r0
    1722:	30 5d       	subi	r19, 0xD0	; 208
    1724:	31 93       	st	Z+, r19
    1726:	de f6       	brtc	.-74     	; 0x16de <__ultoa_invert+0xe>
    1728:	cf 01       	movw	r24, r30
    172a:	08 95       	ret
    172c:	46 2f       	mov	r20, r22
    172e:	47 70       	andi	r20, 0x07	; 7
    1730:	40 5d       	subi	r20, 0xD0	; 208
    1732:	41 93       	st	Z+, r20
    1734:	b3 e0       	ldi	r27, 0x03	; 3
    1736:	0f d0       	rcall	.+30     	; 0x1756 <__ultoa_invert+0x86>
    1738:	c9 f7       	brne	.-14     	; 0x172c <__ultoa_invert+0x5c>
    173a:	f6 cf       	rjmp	.-20     	; 0x1728 <__ultoa_invert+0x58>
    173c:	46 2f       	mov	r20, r22
    173e:	4f 70       	andi	r20, 0x0F	; 15
    1740:	40 5d       	subi	r20, 0xD0	; 208
    1742:	4a 33       	cpi	r20, 0x3A	; 58
    1744:	18 f0       	brcs	.+6      	; 0x174c <__ultoa_invert+0x7c>
    1746:	49 5d       	subi	r20, 0xD9	; 217
    1748:	31 fd       	sbrc	r19, 1
    174a:	40 52       	subi	r20, 0x20	; 32
    174c:	41 93       	st	Z+, r20
    174e:	02 d0       	rcall	.+4      	; 0x1754 <__ultoa_invert+0x84>
    1750:	a9 f7       	brne	.-22     	; 0x173c <__ultoa_invert+0x6c>
    1752:	ea cf       	rjmp	.-44     	; 0x1728 <__ultoa_invert+0x58>
    1754:	b4 e0       	ldi	r27, 0x04	; 4
    1756:	a6 95       	lsr	r26
    1758:	97 95       	ror	r25
    175a:	87 95       	ror	r24
    175c:	77 95       	ror	r23
    175e:	67 95       	ror	r22
    1760:	ba 95       	dec	r27
    1762:	c9 f7       	brne	.-14     	; 0x1756 <__ultoa_invert+0x86>
    1764:	00 97       	sbiw	r24, 0x00	; 0
    1766:	61 05       	cpc	r22, r1
    1768:	71 05       	cpc	r23, r1
    176a:	08 95       	ret
    176c:	9b 01       	movw	r18, r22
    176e:	ac 01       	movw	r20, r24
    1770:	0a 2e       	mov	r0, r26
    1772:	06 94       	lsr	r0
    1774:	57 95       	ror	r21
    1776:	47 95       	ror	r20
    1778:	37 95       	ror	r19
    177a:	27 95       	ror	r18
    177c:	ba 95       	dec	r27
    177e:	c9 f7       	brne	.-14     	; 0x1772 <__ultoa_invert+0xa2>
    1780:	62 0f       	add	r22, r18
    1782:	73 1f       	adc	r23, r19
    1784:	84 1f       	adc	r24, r20
    1786:	95 1f       	adc	r25, r21
    1788:	a0 1d       	adc	r26, r0
    178a:	08 95       	ret

0000178c <ccp_write_io>:
    178c:	dc 01       	movw	r26, r24
    178e:	28 ed       	ldi	r18, 0xD8	; 216
    1790:	20 93 34 00 	sts	0x0034, r18	; 0x800034 <__TEXT_REGION_LENGTH__+0x7f0034>
    1794:	6c 93       	st	X, r22
    1796:	08 95       	ret

00001798 <__mulsi3>:
    1798:	db 01       	movw	r26, r22
    179a:	8f 93       	push	r24
    179c:	9f 93       	push	r25
    179e:	0e 94 dc 0b 	call	0x17b8	; 0x17b8 <__muluhisi3>
    17a2:	bf 91       	pop	r27
    17a4:	af 91       	pop	r26
    17a6:	a2 9f       	mul	r26, r18
    17a8:	80 0d       	add	r24, r0
    17aa:	91 1d       	adc	r25, r1
    17ac:	a3 9f       	mul	r26, r19
    17ae:	90 0d       	add	r25, r0
    17b0:	b2 9f       	mul	r27, r18
    17b2:	90 0d       	add	r25, r0
    17b4:	11 24       	eor	r1, r1
    17b6:	08 95       	ret

000017b8 <__muluhisi3>:
    17b8:	0e 94 69 07 	call	0xed2	; 0xed2 <__umulhisi3>
    17bc:	a5 9f       	mul	r26, r21
    17be:	90 0d       	add	r25, r0
    17c0:	b4 9f       	mul	r27, r20
    17c2:	90 0d       	add	r25, r0
    17c4:	a4 9f       	mul	r26, r20
    17c6:	80 0d       	add	r24, r0
    17c8:	91 1d       	adc	r25, r1
    17ca:	11 24       	eor	r1, r1
    17cc:	08 95       	ret

000017ce <__prologue_saves__>:
    17ce:	2f 92       	push	r2
    17d0:	3f 92       	push	r3
    17d2:	4f 92       	push	r4
    17d4:	5f 92       	push	r5
    17d6:	6f 92       	push	r6
    17d8:	7f 92       	push	r7
    17da:	8f 92       	push	r8
    17dc:	9f 92       	push	r9
    17de:	af 92       	push	r10
    17e0:	bf 92       	push	r11
    17e2:	cf 92       	push	r12
    17e4:	df 92       	push	r13
    17e6:	ef 92       	push	r14
    17e8:	ff 92       	push	r15
    17ea:	0f 93       	push	r16
    17ec:	1f 93       	push	r17
    17ee:	cf 93       	push	r28
    17f0:	df 93       	push	r29
    17f2:	cd b7       	in	r28, 0x3d	; 61
    17f4:	de b7       	in	r29, 0x3e	; 62
    17f6:	ca 1b       	sub	r28, r26
    17f8:	db 0b       	sbc	r29, r27
    17fa:	cd bf       	out	0x3d, r28	; 61
    17fc:	de bf       	out	0x3e, r29	; 62
    17fe:	09 94       	ijmp

00001800 <__epilogue_restores__>:
    1800:	2a 88       	ldd	r2, Y+18	; 0x12
    1802:	39 88       	ldd	r3, Y+17	; 0x11
    1804:	48 88       	ldd	r4, Y+16	; 0x10
    1806:	5f 84       	ldd	r5, Y+15	; 0x0f
    1808:	6e 84       	ldd	r6, Y+14	; 0x0e
    180a:	7d 84       	ldd	r7, Y+13	; 0x0d
    180c:	8c 84       	ldd	r8, Y+12	; 0x0c
    180e:	9b 84       	ldd	r9, Y+11	; 0x0b
    1810:	aa 84       	ldd	r10, Y+10	; 0x0a
    1812:	b9 84       	ldd	r11, Y+9	; 0x09
    1814:	c8 84       	ldd	r12, Y+8	; 0x08
    1816:	df 80       	ldd	r13, Y+7	; 0x07
    1818:	ee 80       	ldd	r14, Y+6	; 0x06
    181a:	fd 80       	ldd	r15, Y+5	; 0x05
    181c:	0c 81       	ldd	r16, Y+4	; 0x04
    181e:	1b 81       	ldd	r17, Y+3	; 0x03
    1820:	aa 81       	ldd	r26, Y+2	; 0x02
    1822:	b9 81       	ldd	r27, Y+1	; 0x01
    1824:	ce 0f       	add	r28, r30
    1826:	d1 1d       	adc	r29, r1
    1828:	cd bf       	out	0x3d, r28	; 61
    182a:	de bf       	out	0x3e, r29	; 62
    182c:	ed 01       	movw	r28, r26
    182e:	08 95       	ret

00001830 <_exit>:
    1830:	f8 94       	cli

00001832 <__stop_program>:
    1832:	ff cf       	rjmp	.-2      	; 0x1832 <__stop_program>
