{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1624259632099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624259632099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 21 10:13:52 2021 " "Processing started: Mon Jun 21 10:13:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624259632099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1624259632099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAPOSMachine -c FPGAPOSMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAPOSMachine -c FPGAPOSMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1624259632099 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "11 " "Parallel compilation is enabled and will use up to 11 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Quartus II" 0 -1 1624259632425 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "11 6 " "Parallel compilation is enabled for 11 processors, but there are only 6 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Quartus II" 0 -1 1624259632425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaposmachine.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgaposmachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGAPOSMachine " "Found entity 1: FPGAPOSMachine" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Documents/GitHub/FPGA-POS-Machine/Quartus/FPGAPOSMachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624259632472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624259632472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgasync.v 1 1 " "Found 1 design units, including 1 entities, in source file vgasync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgasync " "Found entity 1: vgasync" {  } { { "vgasync.v" "" { Text "C:/Users/menes/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624259632472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624259632472 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vgatest.v " "Can't analyze file -- file vgatest.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1624259632472 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "clkgenerator.v " "Can't analyze file -- file clkgenerator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1624259632472 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "imageloader.v(57) " "Verilog HDL information at imageloader.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "imageloader.v" "" { Text "C:/Users/menes/Documents/GitHub/FPGA-POS-Machine/Quartus/imageloader.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1624259632472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imageloader.v 1 1 " "Found 1 design units, including 1 entities, in source file imageloader.v" { { "Info" "ISGN_ENTITY_NAME" "1 imageloader " "Found entity 1: imageloader" {  } { { "imageloader.v" "" { Text "C:/Users/menes/Documents/GitHub/FPGA-POS-Machine/Quartus/imageloader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624259632472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624259632472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imageloader_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file imageloader_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 imageloader_tb " "Found entity 1: imageloader_tb" {  } { { "imageloader_tb.v" "" { Text "C:/Users/menes/Documents/GitHub/FPGA-POS-Machine/Quartus/imageloader_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624259632487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624259632487 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGAPOSMachine " "Elaborating entity \"FPGAPOSMachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1624259632510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgasync vgasync:vgasync " "Elaborating entity \"vgasync\" for hierarchy \"vgasync:vgasync\"" {  } { { "FPGAPOSMachine.v" "vgasync" { Text "C:/Users/menes/Documents/GitHub/FPGA-POS-Machine/Quartus/FPGAPOSMachine.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624259632510 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgasync.v(51) " "Verilog HDL assignment warning at vgasync.v(51): truncated value with size 32 to match size of target (10)" {  } { { "vgasync.v" "" { Text "C:/Users/menes/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1624259632510 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgasync.v(52) " "Verilog HDL assignment warning at vgasync.v(52): truncated value with size 32 to match size of target (10)" {  } { { "vgasync.v" "" { Text "C:/Users/menes/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1624259632510 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imageloader imageloader:imload " "Elaborating entity \"imageloader\" for hierarchy \"imageloader:imload\"" {  } { { "FPGAPOSMachine.v" "imload" { Text "C:/Users/menes/Documents/GitHub/FPGA-POS-Machine/Quartus/FPGAPOSMachine.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624259632525 ""}
