OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/openlane/volare_pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/project_4/runs/RUN_2025.06.01_19.31.16/tmp/routing/24-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   top
Die area:                 ( 0 0 ) ( 434795 445515 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     26549
Number of terminals:      85
Number of snets:          2
Number of nets:           6629

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 335.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 304924.
[INFO DRT-0033] mcon shape region query size = 92352.
[INFO DRT-0033] met1 shape region query size = 71221.
[INFO DRT-0033] via shape region query size = 13260.
[INFO DRT-0033] met2 shape region query size = 7956.
[INFO DRT-0033] via2 shape region query size = 10608.
[INFO DRT-0033] met3 shape region query size = 8039.
[INFO DRT-0033] via3 shape region query size = 10608.
[INFO DRT-0033] met4 shape region query size = 3298.
[INFO DRT-0033] via4 shape region query size = 578.
[INFO DRT-0033] met5 shape region query size = 646.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1171 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 317 unique inst patterns.
[INFO DRT-0084]   Complete 6982 groups.
#scanned instances     = 26549
#unique  instances     = 335
#stdCellGenAp          = 8936
#stdCellValidPlanarAp  = 77
#stdCellValidViaAp     = 6883
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 21302
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:39, elapsed time = 00:00:18, memory = 203.29 (MB), peak = 204.95 (MB)

Number of guides:     72100

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 63 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 64 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 21738.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 18472.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 11722.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 2934.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1116.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 96.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 34576 vertical wires in 2 frboxes and 21502 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 6384 vertical wires in 2 frboxes and 8831 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 328.17 (MB), peak = 328.17 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 328.17 (MB), peak = 328.17 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:07, memory = 386.57 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:11, memory = 473.94 (MB).
    Completing 30% with 2043 violations.
    elapsed time = 00:00:30, memory = 578.92 (MB).
    Completing 40% with 2043 violations.
    elapsed time = 00:00:34, memory = 581.80 (MB).
    Completing 50% with 2043 violations.
    elapsed time = 00:00:43, memory = 586.80 (MB).
    Completing 60% with 4122 violations.
    elapsed time = 00:01:01, memory = 585.10 (MB).
    Completing 70% with 4122 violations.
    elapsed time = 00:01:07, memory = 606.97 (MB).
    Completing 80% with 5833 violations.
    elapsed time = 00:01:30, memory = 608.69 (MB).
    Completing 90% with 5833 violations.
    elapsed time = 00:01:37, memory = 623.35 (MB).
    Completing 100% with 7778 violations.
    elapsed time = 00:01:54, memory = 626.10 (MB).
[INFO DRT-0199]   Number of violations = 11808.
Viol/Layer         li1   mcon   met1    via   met2   met3   via3   met4   met5
Cut Spacing          0      2      0      0      0      0      0      0      0
Metal Spacing       42      0    681      0    661    242      0     12      7
Min Hole             0      0      2      0      0      0      0      0      0
NS Metal             3      0      0      0      0      0      0      0      0
Recheck              2      0   1987      0   1425    468      0    138     10
Short                0      1   4238      3   1656    208      1     18      1
[INFO DRT-0267] cpu time = 00:03:40, elapsed time = 00:01:55, memory = 828.57 (MB), peak = 857.48 (MB)
Total wire length = 397690 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 133146 um.
Total wire length on LAYER met2 = 142965 um.
Total wire length on LAYER met3 = 80167 um.
Total wire length on LAYER met4 = 34740 um.
Total wire length on LAYER met5 = 6670 um.
Total number of vias = 67412.
Up-via summary (total 67412):

------------------------
 FR_MASTERSLICE        0
            li1    25573
           met1    33736
           met2     5784
           met3     2169
           met4      150
------------------------
                   67412


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 11808 violations.
    elapsed time = 00:00:05, memory = 829.82 (MB).
    Completing 20% with 11808 violations.
    elapsed time = 00:00:13, memory = 830.07 (MB).
    Completing 30% with 10072 violations.
    elapsed time = 00:00:28, memory = 858.57 (MB).
    Completing 40% with 10072 violations.
    elapsed time = 00:00:32, memory = 861.20 (MB).
    Completing 50% with 10072 violations.
    elapsed time = 00:00:48, memory = 861.20 (MB).
    Completing 60% with 8255 violations.
    elapsed time = 00:00:50, memory = 861.20 (MB).
    Completing 70% with 8255 violations.
    elapsed time = 00:01:02, memory = 861.20 (MB).
    Completing 80% with 6490 violations.
    elapsed time = 00:01:12, memory = 830.09 (MB).
    Completing 90% with 6490 violations.
    elapsed time = 00:01:17, memory = 830.09 (MB).
    Completing 100% with 4490 violations.
    elapsed time = 00:01:35, memory = 845.34 (MB).
[INFO DRT-0199]   Number of violations = 4497.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          2      0      0      0      0      0
Metal Spacing        0    431      0    409    165      8
Recheck              0      2      0      4      1      0
Short                0   2550      1    844     74      6
[INFO DRT-0267] cpu time = 00:03:02, elapsed time = 00:01:35, memory = 845.34 (MB), peak = 861.20 (MB)
Total wire length = 394018 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 131600 um.
Total wire length on LAYER met2 = 141283 um.
Total wire length on LAYER met3 = 79757 um.
Total wire length on LAYER met4 = 34703 um.
Total wire length on LAYER met5 = 6673 um.
Total number of vias = 67045.
Up-via summary (total 67045):

------------------------
 FR_MASTERSLICE        0
            li1    25570
           met1    33290
           met2     5879
           met3     2158
           met4      148
------------------------
                   67045


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 4497 violations.
    elapsed time = 00:00:08, memory = 845.34 (MB).
    Completing 20% with 4497 violations.
    elapsed time = 00:00:16, memory = 863.09 (MB).
    Completing 30% with 4497 violations.
    elapsed time = 00:00:27, memory = 863.09 (MB).
    Completing 40% with 4497 violations.
    elapsed time = 00:00:33, memory = 863.09 (MB).
    Completing 50% with 4497 violations.
    elapsed time = 00:00:45, memory = 863.09 (MB).
    Completing 60% with 4366 violations.
    elapsed time = 00:00:52, memory = 863.09 (MB).
    Completing 70% with 4366 violations.
    elapsed time = 00:01:01, memory = 863.09 (MB).
    Completing 80% with 4406 violations.
    elapsed time = 00:01:12, memory = 863.09 (MB).
    Completing 90% with 4406 violations.
    elapsed time = 00:01:18, memory = 863.09 (MB).
    Completing 100% with 4297 violations.
    elapsed time = 00:01:34, memory = 863.09 (MB).
[INFO DRT-0199]   Number of violations = 4297.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          3      0      0      0      0      0
Metal Spacing        0    379      0    399    194      4
Short                0   2451      3    783     77      4
[INFO DRT-0267] cpu time = 00:03:05, elapsed time = 00:01:34, memory = 865.97 (MB), peak = 865.97 (MB)
Total wire length = 392816 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 131279 um.
Total wire length on LAYER met2 = 141121 um.
Total wire length on LAYER met3 = 79489 um.
Total wire length on LAYER met4 = 34596 um.
Total wire length on LAYER met5 = 6329 um.
Total number of vias = 66633.
Up-via summary (total 66633):

------------------------
 FR_MASTERSLICE        0
            li1    25570
           met1    33048
           met2     5740
           met3     2142
           met4      133
------------------------
                   66633


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 4297 violations.
    elapsed time = 00:00:05, memory = 865.97 (MB).
    Completing 20% with 4297 violations.
    elapsed time = 00:00:10, memory = 865.97 (MB).
    Completing 30% with 3430 violations.
    elapsed time = 00:00:23, memory = 865.97 (MB).
    Completing 40% with 3430 violations.
    elapsed time = 00:00:25, memory = 865.97 (MB).
    Completing 50% with 3430 violations.
    elapsed time = 00:00:32, memory = 865.97 (MB).
    Completing 60% with 2573 violations.
    elapsed time = 00:00:43, memory = 865.97 (MB).
    Completing 70% with 2573 violations.
    elapsed time = 00:00:47, memory = 865.97 (MB).
    Completing 80% with 1635 violations.
    elapsed time = 00:01:05, memory = 894.84 (MB).
    Completing 90% with 1635 violations.
    elapsed time = 00:01:11, memory = 868.48 (MB).
    Completing 100% with 964 violations.
    elapsed time = 00:01:19, memory = 868.48 (MB).
[INFO DRT-0199]   Number of violations = 964.
Viol/Layer        met1    via   met2   met3   met5
Metal Spacing      160      0    105     36      1
Short              463      1    196      2      0
[INFO DRT-0267] cpu time = 00:02:26, elapsed time = 00:01:20, memory = 868.48 (MB), peak = 894.84 (MB)
Total wire length = 392843 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 125678 um.
Total wire length on LAYER met2 = 138046 um.
Total wire length on LAYER met3 = 84421 um.
Total wire length on LAYER met4 = 38379 um.
Total wire length on LAYER met5 = 6317 um.
Total number of vias = 68798.
Up-via summary (total 68798):

------------------------
 FR_MASTERSLICE        0
            li1    25570
           met1    33501
           met2     7060
           met3     2535
           met4      132
------------------------
                   68798


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 964 violations.
    elapsed time = 00:00:01, memory = 868.48 (MB).
    Completing 20% with 964 violations.
    elapsed time = 00:00:05, memory = 868.48 (MB).
    Completing 30% with 780 violations.
    elapsed time = 00:00:09, memory = 868.48 (MB).
    Completing 40% with 780 violations.
    elapsed time = 00:00:10, memory = 868.48 (MB).
    Completing 50% with 780 violations.
    elapsed time = 00:00:18, memory = 868.48 (MB).
    Completing 60% with 562 violations.
    elapsed time = 00:00:18, memory = 868.48 (MB).
    Completing 70% with 562 violations.
    elapsed time = 00:00:19, memory = 868.48 (MB).
    Completing 80% with 429 violations.
    elapsed time = 00:00:26, memory = 868.48 (MB).
    Completing 90% with 429 violations.
    elapsed time = 00:00:27, memory = 868.48 (MB).
    Completing 100% with 172 violations.
    elapsed time = 00:00:34, memory = 868.53 (MB).
[INFO DRT-0199]   Number of violations = 176.
Viol/Layer        met1   met2   met3   met5
Metal Spacing       40     18      4      1
Recheck              4      0      0      0
Short               73     33      3      0
[INFO DRT-0267] cpu time = 00:01:02, elapsed time = 00:00:34, memory = 868.53 (MB), peak = 898.61 (MB)
Total wire length = 392925 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 124746 um.
Total wire length on LAYER met2 = 137149 um.
Total wire length on LAYER met3 = 85416 um.
Total wire length on LAYER met4 = 39295 um.
Total wire length on LAYER met5 = 6317 um.
Total number of vias = 69085.
Up-via summary (total 69085):

------------------------
 FR_MASTERSLICE        0
            li1    25570
           met1    33531
           met2     7247
           met3     2605
           met4      132
------------------------
                   69085


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 176 violations.
    elapsed time = 00:00:00, memory = 868.53 (MB).
    Completing 20% with 176 violations.
    elapsed time = 00:00:00, memory = 868.53 (MB).
    Completing 30% with 113 violations.
    elapsed time = 00:00:02, memory = 868.53 (MB).
    Completing 40% with 113 violations.
    elapsed time = 00:00:02, memory = 868.53 (MB).
    Completing 50% with 113 violations.
    elapsed time = 00:00:05, memory = 868.53 (MB).
    Completing 60% with 60 violations.
    elapsed time = 00:00:05, memory = 868.53 (MB).
    Completing 70% with 60 violations.
    elapsed time = 00:00:05, memory = 868.53 (MB).
    Completing 80% with 60 violations.
    elapsed time = 00:00:05, memory = 868.53 (MB).
    Completing 90% with 60 violations.
    elapsed time = 00:00:06, memory = 868.53 (MB).
    Completing 100% with 30 violations.
    elapsed time = 00:00:07, memory = 868.53 (MB).
[INFO DRT-0199]   Number of violations = 30.
Viol/Layer        met1   met2   met4   met5
Metal Spacing        5      5      0      1
Short               10      8      1      0
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:07, memory = 868.53 (MB), peak = 898.61 (MB)
Total wire length = 392899 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 124605 um.
Total wire length on LAYER met2 = 136989 um.
Total wire length on LAYER met3 = 85537 um.
Total wire length on LAYER met4 = 39449 um.
Total wire length on LAYER met5 = 6317 um.
Total number of vias = 69147.
Up-via summary (total 69147):

------------------------
 FR_MASTERSLICE        0
            li1    25570
           met1    33552
           met2     7267
           met3     2626
           met4      132
------------------------
                   69147


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 30 violations.
    elapsed time = 00:00:00, memory = 868.53 (MB).
    Completing 20% with 30 violations.
    elapsed time = 00:00:00, memory = 868.53 (MB).
    Completing 30% with 25 violations.
    elapsed time = 00:00:00, memory = 868.53 (MB).
    Completing 40% with 25 violations.
    elapsed time = 00:00:00, memory = 868.53 (MB).
    Completing 50% with 25 violations.
    elapsed time = 00:00:02, memory = 868.53 (MB).
    Completing 60% with 25 violations.
    elapsed time = 00:00:02, memory = 868.53 (MB).
    Completing 70% with 25 violations.
    elapsed time = 00:00:02, memory = 868.53 (MB).
    Completing 80% with 23 violations.
    elapsed time = 00:00:03, memory = 868.53 (MB).
    Completing 90% with 23 violations.
    elapsed time = 00:00:03, memory = 868.53 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:04, memory = 868.53 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1   met5
Metal Spacing        2      1
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 868.53 (MB), peak = 898.61 (MB)
Total wire length = 392892 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 124577 um.
Total wire length on LAYER met2 = 136996 um.
Total wire length on LAYER met3 = 85554 um.
Total wire length on LAYER met4 = 39446 um.
Total wire length on LAYER met5 = 6317 um.
Total number of vias = 69130.
Up-via summary (total 69130):

------------------------
 FR_MASTERSLICE        0
            li1    25570
           met1    33539
           met2     7264
           met3     2625
           met4      132
------------------------
                   69130


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 868.53 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 868.53 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 868.53 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 868.53 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 868.53 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 868.53 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 868.53 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 868.53 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 868.53 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 868.53 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 868.53 (MB), peak = 898.61 (MB)
Total wire length = 392878 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 124570 um.
Total wire length on LAYER met2 = 136978 um.
Total wire length on LAYER met3 = 85560 um.
Total wire length on LAYER met4 = 39462 um.
Total wire length on LAYER met5 = 6306 um.
Total number of vias = 69124.
Up-via summary (total 69124):

------------------------
 FR_MASTERSLICE        0
            li1    25570
           met1    33532
           met2     7266
           met3     2624
           met4      132
------------------------
                   69124


[INFO DRT-0198] Complete detail routing.
Total wire length = 392878 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 124570 um.
Total wire length on LAYER met2 = 136978 um.
Total wire length on LAYER met3 = 85560 um.
Total wire length on LAYER met4 = 39462 um.
Total wire length on LAYER met5 = 6306 um.
Total number of vias = 69124.
Up-via summary (total 69124):

------------------------
 FR_MASTERSLICE        0
            li1    25570
           met1    33532
           met2     7266
           met3     2624
           met4      132
------------------------
                   69124


[INFO DRT-0267] cpu time = 00:13:38, elapsed time = 00:07:13, memory = 868.53 (MB), peak = 898.61 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/project_4/runs/RUN_2025.06.01_19.31.16/results/routing/top.odb'…
Writing netlist to '/openlane/designs/project_4/runs/RUN_2025.06.01_19.31.16/results/routing/top.nl.v'…
Writing powered netlist to '/openlane/designs/project_4/runs/RUN_2025.06.01_19.31.16/results/routing/top.pnl.v'…
Writing layout to '/openlane/designs/project_4/runs/RUN_2025.06.01_19.31.16/results/routing/top.def'…
