// Seed: 1963361562
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  id_3(
      id_2, -1, 1, id_4, -1, id_4, 1, -1'b0, id_1, -1, id_2 - -1, !-1, id_1
  );
  wire id_5, id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input supply0 id_2,
    output tri0 id_3,
    input wand id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6
  );
endmodule
