verilog work "G:/Github/Mojo/1DALU-master/work/planAhead/alu16bit/alu16bit.srcs/sources_1/imports/verilog/shift16_12.v"
verilog work "G:/Github/Mojo/1DALU-master/work/planAhead/alu16bit/alu16bit.srcs/sources_1/imports/verilog/pipeline_18.v"
verilog work "G:/Github/Mojo/1DALU-master/work/planAhead/alu16bit/alu16bit.srcs/sources_1/imports/verilog/comparator16_11.v"
verilog work "G:/Github/Mojo/1DALU-master/work/planAhead/alu16bit/alu16bit.srcs/sources_1/imports/verilog/boole16_10.v"
verilog work "G:/Github/Mojo/1DALU-master/work/planAhead/alu16bit/alu16bit.srcs/sources_1/imports/verilog/adder16_9.v"
verilog work "G:/Github/Mojo/1DALU-master/work/planAhead/alu16bit/alu16bit.srcs/sources_1/imports/verilog/seven_seg_7.v"
verilog work "G:/Github/Mojo/1DALU-master/work/planAhead/alu16bit/alu16bit.srcs/sources_1/imports/verilog/edge_detector_13.v"
verilog work "G:/Github/Mojo/1DALU-master/work/planAhead/alu16bit/alu16bit.srcs/sources_1/imports/verilog/decoder_8.v"
verilog work "G:/Github/Mojo/1DALU-master/work/planAhead/alu16bit/alu16bit.srcs/sources_1/imports/verilog/counter_6.v"
verilog work "G:/Github/Mojo/1DALU-master/work/planAhead/alu16bit/alu16bit.srcs/sources_1/imports/verilog/button_conditioner_15.v"
verilog work "G:/Github/Mojo/1DALU-master/work/planAhead/alu16bit/alu16bit.srcs/sources_1/imports/verilog/alu16_3.v"
verilog work "G:/Github/Mojo/1DALU-master/work/planAhead/alu16bit/alu16bit.srcs/sources_1/imports/verilog/tester16_5.v"
verilog work "G:/Github/Mojo/1DALU-master/work/planAhead/alu16bit/alu16bit.srcs/sources_1/imports/verilog/storeab_4.v"
verilog work "G:/Github/Mojo/1DALU-master/work/planAhead/alu16bit/alu16bit.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "G:/Github/Mojo/1DALU-master/work/planAhead/alu16bit/alu16bit.srcs/sources_1/imports/verilog/multi_seven_se_2.v"
verilog work "G:/Github/Mojo/1DALU-master/work/planAhead/alu16bit/alu16bit.srcs/sources_1/imports/verilog/mojo_top_0.v"
