vsim work.control_unit_tb
# vsim work.control_unit_tb 
# Start time: 09:45:48 on Nov 17,2019
# Loading sv_std.std
# Loading work.control_unit_tb
# Loading work.control_unit
# ** Warning: (vsim-3017) control_unit_tb.sv(17): [TFMPC] - Too few port connections. Expected 21, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/control_unit0 File: control_unit.sv
# ** Warning: (vsim-3015) control_unit_tb.sv(17): [PCDPC] - Port size (2) does not match connection size (1) for port 'pc_control'. The port definition is at: control_unit.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/control_unit0 File: control_unit.sv
# ** Warning: (vsim-3015) control_unit_tb.sv(17): [PCDPC] - Port size (1) does not match connection size (2) for port 'general_register_write_enable'. The port definition is at: control_unit.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/control_unit0 File: control_unit.sv
# ** Warning: (vsim-3015) control_unit_tb.sv(17): [PCDPC] - Port size (1) does not match connection size (2) for port 'jump_below_control'. The port definition is at: control_unit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/control_unit0 File: control_unit.sv
# ** Warning: (vsim-3722) control_unit_tb.sv(17): [TFMPC] - Missing connection for port 'jump_below_equal_control'.
# ** Warning: (vsim-3722) control_unit_tb.sv(17): [TFMPC] - Missing connection for port 'jump_above_control'.
# ** Warning: (vsim-3722) control_unit_tb.sv(17): [TFMPC] - Missing connection for port 'jump_above_equal_control'.
# ** Warning: (vsim-3722) control_unit_tb.sv(17): [TFMPC] - Missing connection for port 'jump_greater_control'.
# ** Warning: (vsim-3722) control_unit_tb.sv(17): [TFMPC] - Missing connection for port 'jump_greater_equal_control'.
# ** Warning: (vsim-3722) control_unit_tb.sv(17): [TFMPC] - Missing connection for port 'jump_less_control'.
# ** Warning: (vsim-3722) control_unit_tb.sv(17): [TFMPC] - Missing connection for port 'jump_less_equal_control'.
# ** Warning: (vsim-3722) control_unit_tb.sv(17): [TFMPC] - Missing connection for port 'memory_write_enable'.
# ** Warning: (vsim-3722) control_unit_tb.sv(17): [TFMPC] - Missing connection for port 'general_register_result_select'.
add wave -position insertpoint  \
sim:/control_unit_tb/clk
add wave -position insertpoint  \
sim:/control_unit_tb/clk \
sim:/control_unit_tb/opcode \
sim:/control_unit_tb/stack_control \
sim:/control_unit_tb/pc_increment_control \
sim:/control_unit_tb/pc_control \
sim:/control_unit_tb/general_register_write_enable \
sim:/control_unit_tb/stack_write_enable \
sim:/control_unit_tb/write_data_enable \
sim:/control_unit_tb/ALU_source_2 \
sim:/control_unit_tb/ALU_control \
sim:/control_unit_tb/branch \
sim:/control_unit_tb/memory_write_enable \
sim:/control_unit_tb/general_register_result_select
vlog control_unit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:05 on Nov 17,2019
# vlog -reportprogress 300 control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 09:50:05 on Nov 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog control_unit_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:07 on Nov 17,2019
# vlog -reportprogress 300 control_unit_tb.sv 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 09:50:07 on Nov 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.control_unit_tb
# Loading work.control_unit
# Warning in wave window restart: (vish-4014) No objects found matching '/control_unit_tb/ALU_source_2'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/control_unit_tb/branch'. 
add wave -position insertpoint  \
sim:/control_unit_tb/clk \
sim:/control_unit_tb/opcode \
sim:/control_unit_tb/pc_increment_control \
sim:/control_unit_tb/pc_control \
sim:/control_unit_tb/general_register_write_enable \
sim:/control_unit_tb/stack_write_enable \
sim:/control_unit_tb/stack_control \
sim:/control_unit_tb/write_data_enable \
sim:/control_unit_tb/ALU_soure_2 \
sim:/control_unit_tb/ALU_control \
sim:/control_unit_tb/flags_write_enable \
sim:/control_unit_tb/jump_zero_control \
sim:/control_unit_tb/jump_below_control \
sim:/control_unit_tb/jump_below_equal_control \
sim:/control_unit_tb/jump_above_control \
sim:/control_unit_tb/jump_above_equal_control \
sim:/control_unit_tb/jump_greater_control \
sim:/control_unit_tb/jump_greater_equal_control \
sim:/control_unit_tb/jump_less_control \
sim:/control_unit_tb/jump_less_equal_control \
sim:/control_unit_tb/memory_write_enable \
sim:/control_unit_tb/general_register_result_select
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100

run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100

run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
# End time: 09:52:30 on Nov 17,2019, Elapsed time: 0:06:42
# Errors: 2, Warnings: 14
