0.7
2020.2
Nov 18 2020
09:20:35
/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/trap_filter_2/trap_filter_2.sim/sim_1/behav/xsim/glbl.v,1625151594,verilog,,,,glbl,,,,,,,,
/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/trap_filter_2/trap_filter_2.srcs/sim_1/new/bench1.v,1625151594,verilog,,,,bench2,,,,,,,,
/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v,1625151594,verilog,,/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/trap_filter_2/trap_filter_2.srcs/sim_1/new/bench1.v,,trap_filter_2,,,,,,,,
