// Seed: 3116635168
`timescale 1 ps / 1ps
`define pp_0 0
module module_0;
  logic id_0 = id_0 & 1'b0;
  assign id_0 = 1;
  assign id_0 = 1;
  type_5(
      1, 1'b0 ? id_1 : id_1 ? id_1 : 1 ? 1 : id_2 / id_2 - 1 ? id_2 : 1 ? id_2 : 1'h0
  );
  always begin
    id_2 <= 1;
  end
  assign id_0 = 1 == 1;
  logic id_3;
endmodule
