

================================================================
== Vitis HLS Report for 'lz4CompressPart1_4096_8_Pipeline_lz4_divide'
================================================================
* Date:           Fri Oct 31 14:49:09 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lz4CompressEngineRun
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  5.065 ns|     0.70 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lz4_divide  |        ?|        ?|         2|          2|          2|     ?|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    254|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    118|    -|
|Register         |        -|    -|     206|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     206|    372|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln95_fu_299_p2                     |         +|   0|  0|  14|           9|           4|
    |i_11_fu_333_p2                         |         +|   0|  0|  39|          32|          32|
    |lit_count_3_fu_286_p2                  |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001_grp2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001_grp3         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_grp1         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone            |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1_grp2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1_grp3  |       and|   0|  0|   2|           1|           1|
    |ap_condition_141                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_417                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_421                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_425                       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op50_write_state3         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op58_write_state3         |       and|   0|  0|   2|           1|           1|
    |has_match_fu_231_p2                    |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln68_fu_206_p2                    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln82_fu_253_p2                    |      icmp|   0|  0|  39|          32|          32|
    |lit_overflow_fu_247_p2                 |      icmp|   0|  0|  27|          20|           1|
    |or_ln82_fu_270_p2                      |        or|   0|  0|   2|           1|           1|
    |select_ln106_fu_323_p3                 |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    |xor_ln82_1_fu_258_p2                   |       xor|   0|  0|   2|           1|           2|
    |xor_ln82_fu_264_p2                     |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 254|         183|         131|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  14|          3|    1|          3|
    |ap_done_int                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_has_next_value_1_phi_fu_167_p4  |  14|          3|    1|          3|
    |boosterStream_blk_n                        |   9|          2|    1|          2|
    |currentEncodedValue_1_fu_96                |   9|          2|   32|         64|
    |has_next_value_reg_152                     |   9|          2|    1|          2|
    |i_fu_84                                    |   9|          2|   32|         64|
    |lenOffset_Stream_blk_n                     |   9|          2|    1|          2|
    |lit_count_fu_92                            |   9|          2|   32|         64|
    |lit_outStream_blk_n                        |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 118|         26|  105|        212|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   2|   0|    2|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp1_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp2_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp3_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |currentEncodedValue_1_fu_96                |  32|   0|   32|          0|
    |has_match_reg_416                          |   1|   0|    1|          0|
    |has_next_value_reg_152                     |   1|   0|    1|          0|
    |i_10_reg_386                               |  32|   0|   32|          0|
    |i_fu_84                                    |  32|   0|   32|          0|
    |lit_count_2_reg_391                        |  32|   0|   32|          0|
    |lit_count_flag_fu_88                       |   1|   0|   32|         31|
    |lit_count_fu_92                            |  32|   0|   32|          0|
    |lit_overflow_reg_421                       |   1|   0|    1|          0|
    |or_ln82_reg_425                            |   1|   0|    1|          0|
    |tCh_reg_400                                |   8|   0|    8|          0|
    |tLen_reg_405                               |   8|   0|    8|          0|
    |tOffset_reg_411                            |  16|   0|   16|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 206|   0|  237|         31|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 8>_Pipeline_lz4_divide|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 8>_Pipeline_lz4_divide|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 8>_Pipeline_lz4_divide|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 8>_Pipeline_lz4_divide|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 8>_Pipeline_lz4_divide|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 8>_Pipeline_lz4_divide|  return value|
|currentEncodedValue              |   in|   32|     ap_none|                            currentEncodedValue|        scalar|
|input_size_5                     |   in|   32|     ap_none|                                   input_size_5|        scalar|
|lenOffset_Stream_din             |  out|   64|     ap_fifo|                               lenOffset_Stream|       pointer|
|lenOffset_Stream_full_n          |   in|    1|     ap_fifo|                               lenOffset_Stream|       pointer|
|lenOffset_Stream_write           |  out|    1|     ap_fifo|                               lenOffset_Stream|       pointer|
|lenOffset_Stream_num_data_valid  |   in|   10|     ap_fifo|                               lenOffset_Stream|       pointer|
|lenOffset_Stream_fifo_cap        |   in|   10|     ap_fifo|                               lenOffset_Stream|       pointer|
|sub_i                            |   in|   32|     ap_none|                                          sub_i|        scalar|
|boosterStream_dout               |   in|   32|     ap_fifo|                                  boosterStream|       pointer|
|boosterStream_empty_n            |   in|    1|     ap_fifo|                                  boosterStream|       pointer|
|boosterStream_read               |  out|    1|     ap_fifo|                                  boosterStream|       pointer|
|boosterStream_num_data_valid     |   in|    4|     ap_fifo|                                  boosterStream|       pointer|
|boosterStream_fifo_cap           |   in|    4|     ap_fifo|                                  boosterStream|       pointer|
|lit_outStream_din                |  out|    8|     ap_fifo|                                  lit_outStream|       pointer|
|lit_outStream_full_n             |   in|    1|     ap_fifo|                                  lit_outStream|       pointer|
|lit_outStream_write              |  out|    1|     ap_fifo|                                  lit_outStream|       pointer|
|lit_outStream_num_data_valid     |   in|   17|     ap_fifo|                                  lit_outStream|       pointer|
|lit_outStream_fifo_cap           |   in|   17|     ap_fifo|                                  lit_outStream|       pointer|
|lit_count_out                    |  out|   32|      ap_vld|                                  lit_count_out|       pointer|
|lit_count_out_ap_vld             |  out|    1|      ap_vld|                                  lit_count_out|       pointer|
|lit_count_flag_out               |  out|   32|      ap_vld|                             lit_count_flag_out|       pointer|
|lit_count_flag_out_ap_vld        |  out|    1|      ap_vld|                             lit_count_flag_out|       pointer|
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:68->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lit_count_flag = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:55->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 6 'alloca' 'lit_count_flag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lit_count = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:54->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 7 'alloca' 'lit_count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%currentEncodedValue_1 = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:58->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 8 'alloca' 'currentEncodedValue_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %boosterStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lit_outStream, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %lenOffset_Stream, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %boosterStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %lit_outStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %lenOffset_Stream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sub_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub_i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:45->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 15 'read' 'sub_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_size_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_size_5" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:45->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 16 'read' 'input_size_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%currentEncodedValue_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %currentEncodedValue" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:45->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 17 'read' 'currentEncodedValue_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln58 = store i32 %currentEncodedValue_read, i32 %currentEncodedValue_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:58->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 18 'store' 'store_ln58' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln54 = store i32 0, i32 %lit_count" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:54->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 19 'store' 'store_ln54' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln55 = store i32 0, i32 %lit_count_flag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:55->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 20 'store' 'store_ln55' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln68 = store i32 0, i32 %i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:68->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 21 'store' 'store_ln68' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%br_ln68 = br void %for.cond.i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:68->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 22 'br' 'br_ln68' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.53>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%has_next_value = phi i1 1, void %newFuncRoot, i1 %has_next_value_1, void %if.end31.i"   --->   Operation 23 'phi' 'has_next_value' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_10 = load i32 %i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:82->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 24 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%lit_count_2 = load i32 %lit_count" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:102->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 25 'load' 'lit_count_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%currentEncodedValue_2 = load i32 %currentEncodedValue_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:73->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 26 'load' 'currentEncodedValue_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.55ns)   --->   "%icmp_ln68 = icmp_ult  i32 %i_10, i32 %input_size_5_read" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:68->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 27 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.end.i.exitStub, void %for.body.i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:68->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 28 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tCh = trunc i32 %currentEncodedValue_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:73->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 29 'trunc' 'tCh' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tLen = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %currentEncodedValue_2, i32 8" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:74->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 30 'partselect' 'tLen' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tOffset = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32, i32 %currentEncodedValue_2, i32 16" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:75->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 31 'partselect' 'tOffset' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.91ns)   --->   "%has_match = icmp_ne  i8 %tLen, i8 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:78->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 32 'icmp' 'has_match' <Predicate = (icmp_ln68)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %lit_count_2, i32 12, i32 31" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:79->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 33 'partselect' 'tmp' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.19ns)   --->   "%lit_overflow = icmp_eq  i20 %tmp, i20 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:79->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 34 'icmp' 'lit_overflow' <Predicate = (icmp_ln68)> <Delay = 2.19> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (2.55ns)   --->   "%icmp_ln82 = icmp_ult  i32 %i_10, i32 %sub_i_read" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:82->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 35 'icmp' 'icmp_ln82' <Predicate = (icmp_ln68)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln82)   --->   "%xor_ln82_1 = xor i1 %icmp_ln82, i1 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:82->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 36 'xor' 'xor_ln82_1' <Predicate = (icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln82)   --->   "%xor_ln82 = xor i1 %has_next_value, i1 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:82->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 37 'xor' 'xor_ln82' <Predicate = (icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln82 = or i1 %xor_ln82_1, i1 %xor_ln82" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:82->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 38 'or' 'or_ln82' <Predicate = (icmp_ln68)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%lit_count_flag_load = load i32 %lit_count_flag"   --->   Operation 66 'load' 'lit_count_flag_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln102 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %lit_count_out, i32 %lit_count_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:102->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 67 'write' 'write_ln102' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %lit_count_flag_out, i32 %lit_count_flag_load"   --->   Operation 68 'write' 'write_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (!icmp_ln68)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.06>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:69->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 39 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:68->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 40 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.58ns)   --->   "%br_ln82 = br i1 %or_ln82, void %if.then15.i, void %if.end17.i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:82->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 41 'br' 'br_ln82' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 42 [1/1] ( I:3.15ns O:3.15ns )   --->   "%currentEncodedValue_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %boosterStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:83->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 42 'read' 'currentEncodedValue_3' <Predicate = (!or_ln82)> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_3 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln58 = store i32 %currentEncodedValue_3, i32 %currentEncodedValue_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:58->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 43 'store' 'store_ln58' <Predicate = (!or_ln82)> <Delay = 1.58>
ST_3 : Operation 44 [1/1] (1.58ns)   --->   "%br_ln84 = br void %if.end17.i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:84->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 44 'br' 'br_ln84' <Predicate = (!or_ln82)> <Delay = 1.58>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%has_next_value_1 = phi i1 1, void %if.then15.i, i1 0, void %for.body.i"   --->   Operation 45 'phi' 'has_next_value_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %lit_overflow, void %if.end17.i.if.end31.i_crit_edge, void %if.else19.i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:89->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 46 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln55 = store i32 1, i32 %lit_count_flag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:55->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 47 'store' 'store_ln55' <Predicate = (!lit_overflow)> <Delay = 1.58>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln89 = br void %if.end31.i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:89->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 48 'br' 'br_ln89' <Predicate = (!lit_overflow)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %has_match, void %if.else29.i, void %if.then20.i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:91->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 49 'br' 'br_ln91' <Predicate = (lit_overflow)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] ( I:3.15ns O:3.15ns )   --->   "%write_ln101 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %lit_outStream, i8 %tCh" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:101->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 50 'write' 'write_ln101' <Predicate = (lit_overflow & !has_match)> <Delay = 3.15> <CoreInst = "FIFO_BRAM">   --->   Core 78 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 65536> <FIFO>
ST_3 : Operation 51 [1/1] (2.55ns)   --->   "%lit_count_3 = add i32 %lit_count_2, i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:102->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 51 'add' 'lit_count_3' <Predicate = (lit_overflow & !has_match)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln54 = store i32 %lit_count_3, i32 %lit_count" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:54->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 52 'store' 'store_ln54' <Predicate = (lit_overflow & !has_match)> <Delay = 1.58>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end31.i"   --->   Operation 53 'br' 'br_ln0' <Predicate = (lit_overflow & !has_match)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i8 %tLen" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:95->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 54 'zext' 'zext_ln95' <Predicate = (lit_overflow & has_match)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.91ns)   --->   "%add_ln95 = add i9 %zext_ln95, i9 508" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:95->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 55 'add' 'add_ln95' <Predicate = (lit_overflow & has_match)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i9 %add_ln95" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:96->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 56 'sext' 'sext_ln96' <Predicate = (lit_overflow & has_match)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmpValue = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i16.i16, i32 %lit_count_2, i16 %tOffset, i16 %sext_ln96" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:96->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 57 'bitconcatenate' 'tmpValue' <Predicate = (lit_overflow & has_match)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] ( I:3.15ns O:3.15ns )   --->   "%write_ln98 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %lenOffset_Stream, i64 %tmpValue" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:98->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 58 'write' 'write_ln98' <Predicate = (lit_overflow & has_match)> <Delay = 3.15> <CoreInst = "FIFO_BRAM">   --->   Core 78 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 512> <FIFO>
ST_3 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln54 = store i32 0, i32 %lit_count" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:54->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 59 'store' 'store_ln54' <Predicate = (lit_overflow & has_match)> <Delay = 1.58>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln100 = br void %if.end31.i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:100->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 60 'br' 'br_ln100' <Predicate = (lit_overflow & has_match)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node i_11)   --->   "%select_ln106 = select i1 %has_match, i8 %tLen, i8 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:106->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 61 'select' 'select_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node i_11)   --->   "%zext_ln106 = zext i8 %select_ln106" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:106->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 62 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.55ns) (out node of the LUT)   --->   "%i_11 = add i32 %zext_ln106, i32 %i_10" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:106->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 63 'add' 'i_11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln68 = store i32 %i_11, i32 %i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:68->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 64 'store' 'store_ln68' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.cond.i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:68->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 65 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ currentEncodedValue]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_size_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lenOffset_Stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sub_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boosterStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lit_outStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lit_count_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lit_count_flag_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                        (alloca        ) [ 0111]
lit_count_flag           (alloca        ) [ 0111]
lit_count                (alloca        ) [ 0111]
currentEncodedValue_1    (alloca        ) [ 0111]
specmemcore_ln0          (specmemcore   ) [ 0000]
specmemcore_ln0          (specmemcore   ) [ 0000]
specmemcore_ln0          (specmemcore   ) [ 0000]
specinterface_ln0        (specinterface ) [ 0000]
specinterface_ln0        (specinterface ) [ 0000]
specinterface_ln0        (specinterface ) [ 0000]
sub_i_read               (read          ) [ 0010]
input_size_5_read        (read          ) [ 0010]
currentEncodedValue_read (read          ) [ 0000]
store_ln58               (store         ) [ 0000]
store_ln54               (store         ) [ 0000]
store_ln55               (store         ) [ 0000]
store_ln68               (store         ) [ 0000]
br_ln68                  (br            ) [ 0111]
has_next_value           (phi           ) [ 0010]
i_10                     (load          ) [ 0101]
lit_count_2              (load          ) [ 0101]
currentEncodedValue_2    (load          ) [ 0000]
icmp_ln68                (icmp          ) [ 0010]
br_ln68                  (br            ) [ 0000]
tCh                      (trunc         ) [ 0101]
tLen                     (partselect    ) [ 0101]
tOffset                  (partselect    ) [ 0101]
has_match                (icmp          ) [ 0101]
tmp                      (partselect    ) [ 0000]
lit_overflow             (icmp          ) [ 0101]
icmp_ln82                (icmp          ) [ 0000]
xor_ln82_1               (xor           ) [ 0000]
xor_ln82                 (xor           ) [ 0000]
or_ln82                  (or            ) [ 0101]
specpipeline_ln69        (specpipeline  ) [ 0000]
specloopname_ln68        (specloopname  ) [ 0000]
br_ln82                  (br            ) [ 0000]
currentEncodedValue_3    (read          ) [ 0000]
store_ln58               (store         ) [ 0000]
br_ln84                  (br            ) [ 0000]
has_next_value_1         (phi           ) [ 0111]
br_ln89                  (br            ) [ 0000]
store_ln55               (store         ) [ 0000]
br_ln89                  (br            ) [ 0000]
br_ln91                  (br            ) [ 0000]
write_ln101              (write         ) [ 0000]
lit_count_3              (add           ) [ 0000]
store_ln54               (store         ) [ 0000]
br_ln0                   (br            ) [ 0000]
zext_ln95                (zext          ) [ 0000]
add_ln95                 (add           ) [ 0000]
sext_ln96                (sext          ) [ 0000]
tmpValue                 (bitconcatenate) [ 0000]
write_ln98               (write         ) [ 0000]
store_ln54               (store         ) [ 0000]
br_ln100                 (br            ) [ 0000]
select_ln106             (select        ) [ 0000]
zext_ln106               (zext          ) [ 0000]
i_11                     (add           ) [ 0000]
store_ln68               (store         ) [ 0000]
br_ln68                  (br            ) [ 0111]
lit_count_flag_load      (load          ) [ 0000]
write_ln102              (write         ) [ 0000]
write_ln0                (write         ) [ 0000]
ret_ln0                  (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="currentEncodedValue">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentEncodedValue"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_size_5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size_5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lenOffset_Stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenOffset_Stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="boosterStream">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boosterStream"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="lit_outStream">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lit_outStream"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lit_count_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lit_count_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="lit_count_flag_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lit_count_flag_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="lit_count_flag_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lit_count_flag/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="lit_count_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lit_count/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="currentEncodedValue_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="currentEncodedValue_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sub_i_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_i_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="input_size_5_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_size_5_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="currentEncodedValue_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="currentEncodedValue_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="currentEncodedValue_3_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="currentEncodedValue_3/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln101_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="0" index="2" bw="8" slack="1"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln101/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="write_ln98_write_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="64" slack="0"/>
<pin id="134" dir="0" index="2" bw="64" slack="0"/>
<pin id="135" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln98/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln102_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln102/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="write_ln0_write_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="32" slack="0"/>
<pin id="149" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="has_next_value_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_next_value (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="has_next_value_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="1" slack="1"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="has_next_value/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="has_next_value_1_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_next_value_1 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="has_next_value_1_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="has_next_value_1/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln58_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln54_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln55_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln68_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="i_10_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_10/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="lit_count_2_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lit_count_2/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="currentEncodedValue_2_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="currentEncodedValue_2/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln68_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="1"/>
<pin id="209" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tCh_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tCh/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tLen_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="5" slack="0"/>
<pin id="219" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tLen/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tOffset_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="6" slack="0"/>
<pin id="227" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tOffset/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="has_match_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="has_match/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="20" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="0" index="2" bw="5" slack="0"/>
<pin id="241" dir="0" index="3" bw="6" slack="0"/>
<pin id="242" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="lit_overflow_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="20" slack="0"/>
<pin id="249" dir="0" index="1" bw="20" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="lit_overflow/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln82_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="1"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="xor_ln82_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln82_1/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="xor_ln82_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln82/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="or_ln82_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln58_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="2"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln55_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="2"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="lit_count_3_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lit_count_3/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln54_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="2"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln95_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="1"/>
<pin id="298" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln95_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="3" slack="0"/>
<pin id="302" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="sext_ln96_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="9" slack="0"/>
<pin id="307" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln96/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmpValue_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="1"/>
<pin id="312" dir="0" index="2" bw="16" slack="1"/>
<pin id="313" dir="0" index="3" bw="9" slack="0"/>
<pin id="314" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpValue/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln54_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="2"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="select_ln106_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="0" index="1" bw="8" slack="1"/>
<pin id="326" dir="0" index="2" bw="8" slack="0"/>
<pin id="327" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln106/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln106_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="i_11_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="1"/>
<pin id="336" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_11/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln68_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="2"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="lit_count_flag_load_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lit_count_flag_load/2 "/>
</bind>
</comp>

<comp id="347" class="1005" name="i_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="354" class="1005" name="lit_count_flag_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lit_count_flag "/>
</bind>
</comp>

<comp id="361" class="1005" name="lit_count_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lit_count "/>
</bind>
</comp>

<comp id="369" class="1005" name="currentEncodedValue_1_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="currentEncodedValue_1 "/>
</bind>
</comp>

<comp id="376" class="1005" name="sub_i_read_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_read "/>
</bind>
</comp>

<comp id="381" class="1005" name="input_size_5_read_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_size_5_read "/>
</bind>
</comp>

<comp id="386" class="1005" name="i_10_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="391" class="1005" name="lit_count_2_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lit_count_2 "/>
</bind>
</comp>

<comp id="400" class="1005" name="tCh_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="1"/>
<pin id="402" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tCh "/>
</bind>
</comp>

<comp id="405" class="1005" name="tLen_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="1"/>
<pin id="407" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tLen "/>
</bind>
</comp>

<comp id="411" class="1005" name="tOffset_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="1"/>
<pin id="413" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tOffset "/>
</bind>
</comp>

<comp id="416" class="1005" name="has_match_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_match "/>
</bind>
</comp>

<comp id="421" class="1005" name="lit_overflow_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="lit_overflow "/>
</bind>
</comp>

<comp id="425" class="1005" name="or_ln82_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="1"/>
<pin id="427" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln82 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="38" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="38" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="68" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="72" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="78" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="82" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="82" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="40" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="163" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="70" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="175"><net_src comp="167" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="180"><net_src comp="112" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="32" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="210"><net_src comp="196" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="203" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="42" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="203" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="228"><net_src comp="46" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="203" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="48" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="215" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="50" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="52" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="199" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="54" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="246"><net_src comp="56" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="251"><net_src comp="237" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="58" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="196" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="253" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="156" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="258" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="264" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="118" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="16" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="16" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="286" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="303"><net_src comp="296" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="74" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="76" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="305" pin="1"/><net_sink comp="309" pin=3"/></net>

<net id="317"><net_src comp="309" pin="4"/><net_sink comp="131" pin=2"/></net>

<net id="322"><net_src comp="32" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="80" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="323" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="333" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="343" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="350"><net_src comp="84" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="357"><net_src comp="88" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="360"><net_src comp="354" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="364"><net_src comp="92" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="368"><net_src comp="361" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="372"><net_src comp="96" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="375"><net_src comp="369" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="379"><net_src comp="100" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="384"><net_src comp="106" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="389"><net_src comp="196" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="394"><net_src comp="199" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="403"><net_src comp="211" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="408"><net_src comp="215" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="414"><net_src comp="223" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="419"><net_src comp="231" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="424"><net_src comp="247" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="270" pin="2"/><net_sink comp="425" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lenOffset_Stream | {3 }
	Port: boosterStream | {}
	Port: lit_outStream | {3 }
	Port: lit_count_out | {2 }
	Port: lit_count_flag_out | {2 }
 - Input state : 
	Port: lz4CompressPart1<4096, 8>_Pipeline_lz4_divide : currentEncodedValue | {1 }
	Port: lz4CompressPart1<4096, 8>_Pipeline_lz4_divide : input_size_5 | {1 }
	Port: lz4CompressPart1<4096, 8>_Pipeline_lz4_divide : lenOffset_Stream | {}
	Port: lz4CompressPart1<4096, 8>_Pipeline_lz4_divide : sub_i | {1 }
	Port: lz4CompressPart1<4096, 8>_Pipeline_lz4_divide : boosterStream | {3 }
	Port: lz4CompressPart1<4096, 8>_Pipeline_lz4_divide : lit_outStream | {}
  - Chain level:
	State 1
		store_ln54 : 1
		store_ln55 : 1
		store_ln68 : 1
	State 2
		icmp_ln68 : 1
		br_ln68 : 2
		tCh : 1
		tLen : 1
		tOffset : 1
		has_match : 2
		tmp : 1
		lit_overflow : 2
		icmp_ln82 : 1
		xor_ln82_1 : 2
		xor_ln82 : 1
		or_ln82 : 2
		write_ln102 : 1
		write_ln0 : 1
	State 3
		has_next_value_1 : 1
		store_ln54 : 1
		add_ln95 : 1
		sext_ln96 : 2
		tmpValue : 3
		write_ln98 : 4
		zext_ln106 : 1
		i_11 : 2
		store_ln68 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|          |           icmp_ln68_fu_206           |    0    |    39   |
|   icmp   |           has_match_fu_231           |    0    |    15   |
|          |          lit_overflow_fu_247         |    0    |    27   |
|          |           icmp_ln82_fu_253           |    0    |    39   |
|----------|--------------------------------------|---------|---------|
|          |          lit_count_3_fu_286          |    0    |    39   |
|    add   |            add_ln95_fu_299           |    0    |    15   |
|          |              i_11_fu_333             |    0    |    39   |
|----------|--------------------------------------|---------|---------|
|  select  |          select_ln106_fu_323         |    0    |    8    |
|----------|--------------------------------------|---------|---------|
|    xor   |           xor_ln82_1_fu_258          |    0    |    2    |
|          |            xor_ln82_fu_264           |    0    |    2    |
|----------|--------------------------------------|---------|---------|
|    or    |            or_ln82_fu_270            |    0    |    2    |
|----------|--------------------------------------|---------|---------|
|          |        sub_i_read_read_fu_100        |    0    |    0    |
|   read   |     input_size_5_read_read_fu_106    |    0    |    0    |
|          | currentEncodedValue_read_read_fu_112 |    0    |    0    |
|          |   currentEncodedValue_3_read_fu_118  |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |       write_ln101_write_fu_124       |    0    |    0    |
|   write  |        write_ln98_write_fu_131       |    0    |    0    |
|          |       write_ln102_write_fu_138       |    0    |    0    |
|          |        write_ln0_write_fu_145        |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   trunc  |              tCh_fu_211              |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |              tLen_fu_215             |    0    |    0    |
|partselect|            tOffset_fu_223            |    0    |    0    |
|          |              tmp_fu_237              |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   zext   |           zext_ln95_fu_296           |    0    |    0    |
|          |           zext_ln106_fu_329          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   sext   |           sext_ln96_fu_305           |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|bitconcatenate|            tmpValue_fu_309           |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |   227   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|currentEncodedValue_1_reg_369|   32   |
|      has_match_reg_416      |    1   |
|   has_next_value_1_reg_163  |    1   |
|    has_next_value_reg_152   |    1   |
|         i_10_reg_386        |   32   |
|          i_reg_347          |   32   |
|  input_size_5_read_reg_381  |   32   |
|     lit_count_2_reg_391     |   32   |
|    lit_count_flag_reg_354   |   32   |
|      lit_count_reg_361      |   32   |
|     lit_overflow_reg_421    |    1   |
|       or_ln82_reg_425       |    1   |
|      sub_i_read_reg_376     |   32   |
|         tCh_reg_400         |    8   |
|         tLen_reg_405        |    8   |
|       tOffset_reg_411       |   16   |
+-----------------------------+--------+
|            Total            |   293  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   227  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   293  |    -   |
+-----------+--------+--------+
|   Total   |   293  |   227  |
+-----------+--------+--------+
