// Seed: 1602542811
module module_0;
  wire id_1 = id_1;
  supply1 id_2;
  always @(posedge 1'h0 or posedge 1);
  assign id_1 = id_2;
  wire id_3 = id_3;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  initial begin : LABEL_0
    wait (1);
  end
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  wire id_5;
  logic [7:0] id_6;
  assign id_6[1 : 1] = id_5;
  id_7(
      .id_0(id_1),
      .id_1(1),
      .id_2(1),
      .id_3(1'b0),
      .id_4(id_5),
      .id_5(id_3 + id_4),
      .id_6(1),
      .id_7(1 - id_2),
      .id_8(),
      .id_9(1),
      .id_10(id_4),
      .id_11(id_1),
      .id_12(1'h0)
  );
  module_0 modCall_1 ();
endmodule
