// Seed: 1514140168
module module_0;
  logic [-1 : -1] id_1;
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd14,
    parameter id_2 = 32'd26,
    parameter id_4 = 32'd86
) (
    output logic id_0,
    output tri _id_1,
    input wor _id_2,
    output supply1 id_3,
    input tri _id_4,
    output wire id_5
);
  assign id_0 = id_2;
  module_0 modCall_1 ();
  logic [7:0] id_7;
  logic [-1  !=  id_1 : id_2] id_8;
  always @(1) begin : LABEL_0
    id_0 <= 1;
  end
  wire id_9;
  ;
  wire id_10;
  wire id_11;
  ;
  wire id_12;
  wire id_13;
  wire id_14 = id_9;
endmodule
