<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<title>QEMU Virtual Platform Proposal ‚Äî Datalink SoC</title>
<link href="https://fonts.googleapis.com/css2?family=DM+Sans:wght@400;500;700&family=JetBrains+Mono:wght@400;500&family=Playfair+Display:wght@700;800&display=swap" rel="stylesheet">
<style>
  :root {
    --bg: #0c0f14;
    --surface: #151921;
    --surface2: #1c2230;
    --border: #2a3142;
    --text: #d4dae6;
    --text-dim: #7c879e;
    --accent: #4f8fff;
    --accent2: #22d3a7;
    --accent3: #f59e0b;
    --danger: #ef4444;
    --purple: #a78bfa;
  }

  * { margin: 0; padding: 0; box-sizing: border-box; }

  body {
    background: var(--bg);
    color: var(--text);
    font-family: 'DM Sans', sans-serif;
    font-size: 15px;
    line-height: 1.7;
    padding: 0;
  }

  .page {
    max-width: 960px;
    margin: 0 auto;
    padding: 60px 40px;
  }

  /* Header */
  .header {
    border-bottom: 1px solid var(--border);
    padding-bottom: 40px;
    margin-bottom: 50px;
  }
  .header .tag {
    display: inline-block;
    background: rgba(79,143,255,0.12);
    color: var(--accent);
    font-family: 'JetBrains Mono', monospace;
    font-size: 11px;
    font-weight: 500;
    letter-spacing: 1.5px;
    text-transform: uppercase;
    padding: 5px 14px;
    border-radius: 4px;
    margin-bottom: 20px;
  }
  .header h1 {
    font-family: 'Playfair Display', serif;
    font-size: 38px;
    font-weight: 800;
    color: #fff;
    line-height: 1.2;
    margin-bottom: 14px;
  }
  .header h1 span { color: var(--accent); }
  .header .subtitle {
    font-size: 17px;
    color: var(--text-dim);
    max-width: 700px;
  }
  .meta-row {
    display: flex;
    gap: 30px;
    margin-top: 24px;
    flex-wrap: wrap;
  }
  .meta-item {
    font-family: 'JetBrains Mono', monospace;
    font-size: 12px;
    color: var(--text-dim);
  }
  .meta-item strong { color: var(--text); font-weight: 500; }

  /* Sections */
  .section { margin-bottom: 56px; }
  .section-label {
    font-family: 'JetBrains Mono', monospace;
    font-size: 11px;
    letter-spacing: 2px;
    text-transform: uppercase;
    color: var(--accent);
    margin-bottom: 10px;
  }
  .section h2 {
    font-family: 'Playfair Display', serif;
    font-size: 26px;
    font-weight: 700;
    color: #fff;
    margin-bottom: 18px;
  }
  .section p {
    color: var(--text);
    margin-bottom: 14px;
    max-width: 800px;
  }

  /* Problem cards */
  .problem-grid {
    display: grid;
    grid-template-columns: 1fr 1fr;
    gap: 16px;
    margin-top: 24px;
  }
  .problem-card {
    background: var(--surface);
    border: 1px solid var(--border);
    border-radius: 10px;
    padding: 24px;
    position: relative;
    overflow: hidden;
  }
  .problem-card::before {
    content: '';
    position: absolute;
    top: 0; left: 0;
    width: 3px; height: 100%;
    background: var(--danger);
    border-radius: 3px 0 0 3px;
  }
  .problem-card .num {
    font-family: 'JetBrains Mono', monospace;
    font-size: 11px;
    color: var(--danger);
    font-weight: 500;
    margin-bottom: 8px;
  }
  .problem-card h3 {
    font-size: 15px;
    font-weight: 700;
    color: #fff;
    margin-bottom: 8px;
  }
  .problem-card p {
    font-size: 13.5px;
    color: var(--text-dim);
    line-height: 1.6;
  }

  /* Timeline comparison */
  .timeline-compare {
    margin-top: 30px;
    background: var(--surface);
    border: 1px solid var(--border);
    border-radius: 12px;
    padding: 32px;
  }
  .timeline-compare h3 {
    font-size: 14px;
    font-weight: 700;
    color: #fff;
    margin-bottom: 6px;
  }
  .timeline-compare .note {
    font-size: 12px;
    color: var(--text-dim);
    margin-bottom: 24px;
  }
  .tl-row {
    display: flex;
    align-items: center;
    margin-bottom: 18px;
  }
  .tl-label {
    width: 140px;
    font-family: 'JetBrains Mono', monospace;
    font-size: 11px;
    color: var(--text-dim);
    flex-shrink: 0;
    text-transform: uppercase;
    letter-spacing: 0.5px;
  }
  .tl-bar-container {
    flex: 1;
    position: relative;
    height: 32px;
  }
  .tl-bar {
    position: absolute;
    height: 28px;
    border-radius: 5px;
    display: flex;
    align-items: center;
    padding: 0 10px;
    font-family: 'JetBrains Mono', monospace;
    font-size: 10px;
    font-weight: 500;
    color: #fff;
    top: 2px;
  }
  .tl-year-markers {
    display: flex;
    justify-content: space-between;
    margin-left: 140px;
    padding: 4px 0 0;
    border-top: 1px solid var(--border);
    margin-top: 8px;
  }
  .tl-year-markers span {
    font-family: 'JetBrains Mono', monospace;
    font-size: 10px;
    color: var(--text-dim);
  }

  /* Architecture diagram */
  .arch-diagram {
    background: var(--surface);
    border: 1px solid var(--border);
    border-radius: 12px;
    padding: 32px;
    margin-top: 24px;
  }
  .arch-diagram h3 {
    font-size: 14px;
    font-weight: 700;
    color: #fff;
    margin-bottom: 20px;
    text-align: center;
  }
  .soc-container {
    border: 2px solid var(--accent);
    border-radius: 12px;
    padding: 24px;
    margin: 0 auto;
    max-width: 780px;
    position: relative;
  }
  .soc-title {
    position: absolute;
    top: -12px;
    left: 24px;
    background: var(--surface);
    padding: 0 12px;
    font-family: 'JetBrains Mono', monospace;
    font-size: 12px;
    font-weight: 500;
    color: var(--accent);
    letter-spacing: 1px;
  }
  .ip-grid {
    display: grid;
    grid-template-columns: repeat(3, 1fr);
    gap: 12px;
    margin-top: 8px;
  }
  .ip-block {
    border-radius: 8px;
    padding: 16px;
    text-align: center;
    border: 1px solid;
  }
  .ip-block.core {
    background: rgba(79,143,255,0.08);
    border-color: rgba(79,143,255,0.3);
  }
  .ip-block.dsp {
    background: rgba(34,211,167,0.08);
    border-color: rgba(34,211,167,0.3);
  }
  .ip-block.rf {
    background: rgba(245,158,11,0.08);
    border-color: rgba(245,158,11,0.3);
  }
  .ip-block.periph {
    background: rgba(167,139,250,0.08);
    border-color: rgba(167,139,250,0.3);
  }
  .ip-block.mem {
    background: rgba(239,68,68,0.08);
    border-color: rgba(239,68,68,0.3);
  }
  .ip-block.bus {
    background: rgba(255,255,255,0.04);
    border-color: rgba(255,255,255,0.15);
  }
  .ip-block .icon { font-size: 22px; margin-bottom: 6px; }
  .ip-block .name {
    font-family: 'JetBrains Mono', monospace;
    font-size: 11px;
    font-weight: 500;
    color: #fff;
    margin-bottom: 3px;
  }
  .ip-block .desc {
    font-size: 11px;
    color: var(--text-dim);
    line-height: 1.4;
  }

  .ip-full-row {
    grid-column: 1 / -1;
  }

  /* IP Table */
  .ip-table-wrap {
    margin-top: 24px;
    overflow-x: auto;
  }
  .ip-table {
    width: 100%;
    border-collapse: collapse;
    font-size: 13px;
  }
  .ip-table thead th {
    background: var(--surface2);
    font-family: 'JetBrains Mono', monospace;
    font-size: 11px;
    font-weight: 500;
    color: var(--text-dim);
    letter-spacing: 0.8px;
    text-transform: uppercase;
    padding: 12px 16px;
    text-align: left;
    border-bottom: 1px solid var(--border);
  }
  .ip-table tbody td {
    padding: 14px 16px;
    border-bottom: 1px solid rgba(42,49,66,0.5);
    vertical-align: top;
  }
  .ip-table tbody tr:hover {
    background: rgba(79,143,255,0.03);
  }
  .ip-name {
    font-weight: 700;
    color: #fff;
  }
  .ip-cat {
    display: inline-block;
    font-family: 'JetBrains Mono', monospace;
    font-size: 10px;
    font-weight: 500;
    padding: 2px 8px;
    border-radius: 3px;
    letter-spacing: 0.5px;
  }
  .ip-cat.core { background: rgba(79,143,255,0.15); color: var(--accent); }
  .ip-cat.dsp { background: rgba(34,211,167,0.15); color: var(--accent2); }
  .ip-cat.rf { background: rgba(245,158,11,0.15); color: var(--accent3); }
  .ip-cat.periph { background: rgba(167,139,250,0.15); color: var(--purple); }
  .ip-cat.mem { background: rgba(239,68,68,0.15); color: var(--danger); }
  .ip-cat.bus { background: rgba(255,255,255,0.08); color: var(--text-dim); }

  .effort-bar {
    display: flex;
    align-items: center;
    gap: 8px;
  }
  .effort-fill {
    height: 6px;
    border-radius: 3px;
    background: var(--accent);
  }
  .effort-text {
    font-family: 'JetBrains Mono', monospace;
    font-size: 10px;
    color: var(--text-dim);
    white-space: nowrap;
  }

  /* Benefits */
  .benefit-grid {
    display: grid;
    grid-template-columns: repeat(3, 1fr);
    gap: 16px;
    margin-top: 24px;
  }
  .benefit-card {
    background: var(--surface);
    border: 1px solid var(--border);
    border-radius: 10px;
    padding: 24px;
    text-align: center;
  }
  .benefit-card .big-num {
    font-family: 'Playfair Display', serif;
    font-size: 36px;
    font-weight: 800;
    margin-bottom: 4px;
  }
  .benefit-card .big-num.green { color: var(--accent2); }
  .benefit-card .big-num.blue { color: var(--accent); }
  .benefit-card .big-num.amber { color: var(--accent3); }
  .benefit-card .label {
    font-size: 13px;
    color: var(--text-dim);
  }

  /* Gantt-like phase chart */
  .phase-chart {
    background: var(--surface);
    border: 1px solid var(--border);
    border-radius: 12px;
    padding: 32px;
    margin-top: 24px;
  }
  .phase-chart h3 {
    font-size: 14px;
    font-weight: 700;
    color: #fff;
    margin-bottom: 20px;
  }
  .phase-row {
    display: flex;
    align-items: center;
    margin-bottom: 10px;
  }
  .phase-label {
    width: 180px;
    font-size: 12.5px;
    color: var(--text);
    flex-shrink: 0;
  }
  .phase-bar-area {
    flex: 1;
    height: 26px;
    position: relative;
    background: rgba(255,255,255,0.02);
    border-radius: 4px;
  }
  .phase-bar {
    position: absolute;
    height: 100%;
    border-radius: 4px;
    display: flex;
    align-items: center;
    justify-content: center;
    font-family: 'JetBrains Mono', monospace;
    font-size: 10px;
    color: #fff;
    font-weight: 500;
  }
  .phase-quarters {
    display: flex;
    margin-left: 180px;
    margin-top: 6px;
    border-top: 1px solid var(--border);
    padding-top: 6px;
  }
  .phase-quarters span {
    flex: 1;
    font-family: 'JetBrains Mono', monospace;
    font-size: 9px;
    color: var(--text-dim);
    text-align: center;
  }

  /* Callout box */
  .callout {
    background: rgba(79,143,255,0.06);
    border: 1px solid rgba(79,143,255,0.2);
    border-radius: 10px;
    padding: 24px 28px;
    margin-top: 24px;
  }
  .callout h4 {
    color: var(--accent);
    font-size: 14px;
    margin-bottom: 10px;
  }
  .callout p {
    font-size: 13.5px;
    color: var(--text);
    line-height: 1.65;
  }

  /* Comparison flow */
  .flow-compare {
    display: grid;
    grid-template-columns: 1fr 1fr;
    gap: 16px;
    margin-top: 24px;
  }
  .flow-box {
    background: var(--surface);
    border: 1px solid var(--border);
    border-radius: 10px;
    padding: 24px;
  }
  .flow-box.bad { border-color: rgba(239,68,68,0.3); }
  .flow-box.good { border-color: rgba(34,211,167,0.3); }
  .flow-box h4 {
    font-size: 13px;
    font-weight: 700;
    margin-bottom: 14px;
  }
  .flow-box.bad h4 { color: var(--danger); }
  .flow-box.good h4 { color: var(--accent2); }
  .flow-step {
    display: flex;
    align-items: flex-start;
    gap: 10px;
    margin-bottom: 10px;
    font-size: 12.5px;
  }
  .flow-step .arrow {
    font-family: 'JetBrains Mono', monospace;
    color: var(--text-dim);
    flex-shrink: 0;
    margin-top: 1px;
  }
  .flow-step .content { color: var(--text); }
  .flow-step .dim { color: var(--text-dim); }
  .flow-step .highlight-bad { color: var(--danger); font-weight: 600; }
  .flow-step .highlight-good { color: var(--accent2); font-weight: 600; }

  /* Resource section */
  .resource-row {
    display: flex;
    gap: 16px;
    margin-top: 24px;
  }
  .resource-card {
    flex: 1;
    background: var(--surface);
    border: 1px solid var(--border);
    border-radius: 10px;
    padding: 20px 24px;
  }
  .resource-card .r-label {
    font-family: 'JetBrains Mono', monospace;
    font-size: 10px;
    letter-spacing: 1px;
    text-transform: uppercase;
    color: var(--text-dim);
    margin-bottom: 6px;
  }
  .resource-card .r-value {
    font-size: 22px;
    font-weight: 700;
    color: #fff;
  }
  .resource-card .r-detail {
    font-size: 12px;
    color: var(--text-dim);
    margin-top: 4px;
  }

  /* Cortex-A53 IP Status */
  .ip-status-grid {
    display: grid;
    grid-template-columns: 1fr;
    gap: 0;
    margin-top: 24px;
    border: 1px solid var(--border);
    border-radius: 12px;
    overflow: hidden;
  }
  .ip-status-group-header {
    background: var(--surface2);
    padding: 14px 24px;
    font-family: 'JetBrains Mono', monospace;
    font-size: 12px;
    font-weight: 500;
    letter-spacing: 1px;
    text-transform: uppercase;
    border-bottom: 1px solid var(--border);
    display: flex;
    align-items: center;
    gap: 10px;
  }
  .ip-status-group-header .dot {
    width: 8px; height: 8px;
    border-radius: 50%;
    flex-shrink: 0;
  }
  .ip-status-row {
    display: grid;
    grid-template-columns: 200px 1fr 120px;
    align-items: center;
    padding: 14px 24px;
    border-bottom: 1px solid rgba(42,49,66,0.4);
    background: var(--surface);
    transition: background 0.15s;
  }
  .ip-status-row:hover { background: var(--surface2); }
  .ip-status-row:last-child { border-bottom: none; }
  .ip-status-name {
    font-weight: 600;
    color: #fff;
    font-size: 13.5px;
  }
  .ip-status-detail {
    font-size: 12.5px;
    color: var(--text-dim);
    line-height: 1.5;
  }
  .ip-badge {
    font-family: 'JetBrains Mono', monospace;
    font-size: 10px;
    font-weight: 500;
    padding: 4px 10px;
    border-radius: 4px;
    text-align: center;
    letter-spacing: 0.3px;
    white-space: nowrap;
  }
  .ip-badge.builtin {
    background: rgba(34,211,167,0.12);
    color: var(--accent2);
    border: 1px solid rgba(34,211,167,0.25);
  }
  .ip-badge.partial {
    background: rgba(79,143,255,0.12);
    color: var(--accent);
    border: 1px solid rgba(79,143,255,0.25);
  }
  .ip-badge.custom {
    background: rgba(245,158,11,0.12);
    color: var(--accent3);
    border: 1px solid rgba(245,158,11,0.25);
  }
  .ip-badge.full-custom {
    background: rgba(239,68,68,0.12);
    color: var(--danger);
    border: 1px solid rgba(239,68,68,0.25);
  }

  /* Donut chart */
  .donut-row {
    display: flex;
    gap: 32px;
    align-items: center;
    margin-top: 28px;
    flex-wrap: wrap;
  }
  .donut-chart {
    width: 180px; height: 180px;
    position: relative;
    flex-shrink: 0;
  }
  .donut-chart svg { width: 100%; height: 100%; transform: rotate(-90deg); }
  .donut-center {
    position: absolute;
    top: 50%; left: 50%;
    transform: translate(-50%,-50%);
    text-align: center;
  }
  .donut-center .pct {
    font-family: 'Playfair Display', serif;
    font-size: 32px;
    font-weight: 800;
    color: var(--accent2);
  }
  .donut-center .pct-label {
    font-size: 11px;
    color: var(--text-dim);
  }
  .donut-legend { flex: 1; min-width: 200px; }
  .donut-legend-item {
    display: flex;
    align-items: center;
    gap: 10px;
    margin-bottom: 10px;
    font-size: 13px;
  }
  .donut-legend-item .swatch {
    width: 12px; height: 12px;
    border-radius: 3px;
    flex-shrink: 0;
  }
  .donut-legend-item .count {
    font-family: 'JetBrains Mono', monospace;
    font-size: 12px;
    color: var(--text-dim);
    margin-left: auto;
  }

  /* A53 subsystem diagram */
  .a53-diagram {
    background: var(--surface);
    border: 1px solid var(--border);
    border-radius: 12px;
    padding: 28px;
    margin-top: 24px;
  }
  .a53-diagram h3 {
    font-size: 14px;
    font-weight: 700;
    color: #fff;
    margin-bottom: 20px;
    text-align: center;
  }
  .a53-layers {
    display: flex;
    flex-direction: column;
    gap: 8px;
    max-width: 780px;
    margin: 0 auto;
  }
  .a53-layer {
    display: flex;
    gap: 8px;
    min-height: 52px;
  }
  .a53-block {
    flex: 1;
    border-radius: 6px;
    padding: 10px 14px;
    display: flex;
    flex-direction: column;
    justify-content: center;
    align-items: center;
    text-align: center;
    border: 1px solid;
    font-size: 11px;
    position: relative;
  }
  .a53-block .blk-name {
    font-family: 'JetBrains Mono', monospace;
    font-weight: 500;
    font-size: 10.5px;
    color: #fff;
  }
  .a53-block .blk-status {
    font-size: 9px;
    margin-top: 2px;
    font-family: 'JetBrains Mono', monospace;
    letter-spacing: 0.3px;
  }
  .a53-block.qemu-ok {
    background: rgba(34,211,167,0.08);
    border-color: rgba(34,211,167,0.3);
  }
  .a53-block.qemu-ok .blk-status { color: var(--accent2); }
  .a53-block.qemu-partial {
    background: rgba(79,143,255,0.08);
    border-color: rgba(79,143,255,0.3);
  }
  .a53-block.qemu-partial .blk-status { color: var(--accent); }
  .a53-block.qemu-custom {
    background: rgba(245,158,11,0.08);
    border-color: rgba(245,158,11,0.3);
  }
  .a53-block.qemu-custom .blk-status { color: var(--accent3); }
  .a53-block.qemu-hard {
    background: rgba(239,68,68,0.08);
    border-color: rgba(239,68,68,0.3);
  }
  .a53-block.qemu-hard .blk-status { color: var(--danger); }
  .a53-layer-label {
    writing-mode: vertical-rl;
    text-orientation: mixed;
    transform: rotate(180deg);
    font-family: 'JetBrains Mono', monospace;
    font-size: 9px;
    letter-spacing: 1px;
    text-transform: uppercase;
    color: var(--text-dim);
    display: flex;
    align-items: center;
    justify-content: center;
    width: 20px;
    flex-shrink: 0;
  }

  @media (max-width: 700px) {
    .page { padding: 30px 20px; }
    .header h1 { font-size: 26px; }
    .problem-grid, .ip-grid, .benefit-grid, .flow-compare { grid-template-columns: 1fr; }
    .tl-label, .phase-label { width: 100px; font-size: 10px; }
    .resource-row { flex-direction: column; }
  }
</style>
</head>
<body>
<div class="page">

  <!-- HEADER -->
  <div class="header">
    <div class="tag">Technical Proposal</div>
    <h1>QEMU Virtual Platform for<br><span>Datalink SoC Development</span></h1>
    <p class="subtitle">Model-Based Design (MBD) approach using QEMU system emulation to accelerate software development, de-risk ASIC tape-out, and enable continuous integration for the Datalink wireless communication SoC.</p>
    <div class="meta-row">
      <div class="meta-item"><strong>Project:</strong> Datalink System</div>
      <div class="meta-item"><strong>Duration:</strong> 48 months</div>
      <div class="meta-item"><strong>SoC:</strong> MCU + DSP + RF Transceiver</div>
      <div class="meta-item"><strong>Date:</strong> December 2025</div>
    </div>
  </div>

  <!-- 01: THE PROBLEM -->
  <div class="section">
    <div class="section-label">01 ‚Äî The Problem</div>
    <h2>Why FPGA Alone Cannot Support Software Development</h2>
    <p>The Datalink project has 8‚Äì12 software engineers responsible for delivering a complete Linux BSP, codec stack, modem firmware, and security layer. Without a virtual platform, these engineers face critical blockers that reduce their effective development window by 50%.</p>

    <div class="problem-grid">
      <div class="problem-card">
        <div class="num">PROBLEM 01</div>
        <h3>Hardware Not Available Early Enough</h3>
        <p>The FPGA-based SoC prototype arrives in Year 2. Software engineers have no target to develop against for the entire first year ‚Äî 12+ months of idle capacity from your most expensive team.</p>
      </div>
      <div class="problem-card">
        <div class="num">PROBLEM 02</div>
        <h3>FPGA Runs 100√ó Too Slow</h3>
        <p>SoC RTL on FPGA runs at 10‚Äì50 MHz vs. the target hundreds of MHz. Booting Linux takes 30‚Äì60 minutes. Each debug-recompile-test cycle becomes hours instead of minutes.</p>
      </div>
      <div class="problem-card">
        <div class="num">PROBLEM 03</div>
        <h3>Limited Board Availability</h3>
        <p>2‚Äì5 FPGA boards shared among 8‚Äì12 engineers creates bottlenecks. Lab access, board contention, and hardware failures block parallel development.</p>
      </div>
      <div class="problem-card">
        <div class="num">PROBLEM 04</div>
        <h3>RTL Changes Break Software Work</h3>
        <p>Every RTL update requires hours of FPGA re-synthesis and re-flashing. During that window, all software development stops completely.</p>
      </div>
    </div>
  </div>

  <!-- 02: WITH vs WITHOUT -->
  <div class="section">
    <div class="section-label">02 ‚Äî Development Flow Comparison</div>
    <h2>With vs. Without QEMU Virtual Platform</h2>

    <div class="flow-compare">
      <div class="flow-box bad">
        <h4>‚úó Without QEMU (Current Plan)</h4>
        <div class="flow-step"><span class="arrow">‚Üí</span><span class="content">Year 1: SW team waits for FPGA hardware</span></div>
        <div class="flow-step"><span class="arrow">‚Üí</span><span class="content">Year 2: FPGA ready, <span class="highlight-bad">30-min boot cycles</span></span></div>
        <div class="flow-step"><span class="arrow">‚Üí</span><span class="content">Year 2: 12 engineers share 3‚Äì5 boards</span></div>
        <div class="flow-step"><span class="arrow">‚Üí</span><span class="content">Year 3: ASIC tape-out, <span class="highlight-bad">SW untested on final HW</span></span></div>
        <div class="flow-step"><span class="arrow">‚Üí</span><span class="content">Year 3‚Äì4: Post-silicon SW debug <span class="highlight-bad">3‚Äì6 months</span></span></div>
        <div class="flow-step"><span class="arrow">‚Üí</span><span class="content dim">No automated testing until FPGA exists</span></div>
        <div class="flow-step"><span class="arrow">‚Üí</span><span class="content dim">ARM vs RISC-V decision based on theory</span></div>
      </div>
      <div class="flow-box good">
        <h4>‚úì With QEMU Virtual Platform</h4>
        <div class="flow-step"><span class="arrow">‚Üí</span><span class="content">Year 1 Q1: QEMU model ready, <span class="highlight-good">SW starts immediately</span></span></div>
        <div class="flow-step"><span class="arrow">‚Üí</span><span class="content">Year 1: Linux boot in <span class="highlight-good">seconds</span>, fast iteration</span></div>
        <div class="flow-step"><span class="arrow">‚Üí</span><span class="content">Year 1: <span class="highlight-good">Every engineer has their own virtual board</span></span></div>
        <div class="flow-step"><span class="arrow">‚Üí</span><span class="content">Year 3: Full SW stack <span class="highlight-good">pre-validated</span> before tape-out</span></div>
        <div class="flow-step"><span class="arrow">‚Üí</span><span class="content">Year 3: Post-silicon bring-up <span class="highlight-good">weeks, not months</span></span></div>
        <div class="flow-step"><span class="arrow">‚Üí</span><span class="content">CI/CD runs nightly regression from <span class="highlight-good">Month 2</span></span></div>
        <div class="flow-step"><span class="arrow">‚Üí</span><span class="content">ARM + RISC-V <span class="highlight-good">both prototyped</span> before deciding</span></div>
      </div>
    </div>
  </div>

  <!-- TIMELINE COMPARISON -->
  <div class="section">
    <div class="section-label">03 ‚Äî Software Timeline Impact</div>
    <h2>SW Team Effective Development Window</h2>

    <div class="timeline-compare">
      <h3>Software Development Timeline ‚Äî Without vs. With QEMU</h3>
      <div class="note">Green = active productive development, Red = blocked/waiting, Amber = limited by FPGA speed</div>

      <div class="tl-row">
        <div class="tl-label">Without QEMU</div>
        <div class="tl-bar-container">
          <div class="tl-bar" style="left:0; width:25%; background:rgba(239,68,68,0.7);">Idle / Waiting</div>
          <div class="tl-bar" style="left:25%; width:25%; background:rgba(245,158,11,0.7);">Slow FPGA Dev</div>
          <div class="tl-bar" style="left:50%; width:30%; background:rgba(245,158,11,0.6);">ASIC Debug</div>
          <div class="tl-bar" style="left:80%; width:20%; background:rgba(34,211,167,0.7);">Stable</div>
        </div>
      </div>

      <div class="tl-row">
        <div class="tl-label">With QEMU</div>
        <div class="tl-bar-container">
          <div class="tl-bar" style="left:0; width:6%; background:rgba(79,143,255,0.7);">Setup</div>
          <div class="tl-bar" style="left:6%; width:94%; background:rgba(34,211,167,0.7);">Full-Speed Development + CI/CD</div>
        </div>
      </div>

      <div class="tl-year-markers">
        <span>Year 1</span><span>Year 2</span><span>Year 3</span><span>Year 4</span>
      </div>
    </div>

    <div class="benefit-grid">
      <div class="benefit-card">
        <div class="big-num green">+18 mo</div>
        <div class="label">Additional productive SW dev time gained</div>
      </div>
      <div class="benefit-card">
        <div class="big-num blue">10√ó</div>
        <div class="label">Faster debug cycles vs. FPGA</div>
      </div>
      <div class="benefit-card">
        <div class="big-num amber">‚àû</div>
        <div class="label">Parallel dev instances (no board contention)</div>
      </div>
    </div>
  </div>

  <!-- 04: IP BLOCKS -->
  <div class="section">
    <div class="section-label">04 ‚Äî QEMU SoC Architecture</div>
    <h2>IP Blocks to Implement in QEMU</h2>
    <p>The virtual platform models the Datalink SoC at a functional level ‚Äî accurate enough for software development without cycle-accurate RTL simulation overhead. Below is the complete IP map that needs to be modeled.</p>

    <div class="arch-diagram">
      <h3>Datalink SoC ‚Äî QEMU Virtual Platform Model</h3>
      <div class="soc-container">
        <div class="soc-title">QEMU MACHINE: datalink-soc</div>
        <div class="ip-grid">
          <div class="ip-block core">
            <div class="icon">‚öôÔ∏è</div>
            <div class="name">CPU Core</div>
            <div class="desc">ARM Cortex-A / RISC-V<br>QEMU built-in support</div>
          </div>
          <div class="ip-block dsp">
            <div class="icon">üìä</div>
            <div class="name">DSP Subsystem</div>
            <div class="desc">Codec engine model<br>MMIO register interface</div>
          </div>
          <div class="ip-block rf">
            <div class="icon">üì°</div>
            <div class="name">RF Transceiver</div>
            <div class="desc">Modem register model<br>TX/RX data path stub</div>
          </div>
          <div class="ip-block mem">
            <div class="icon">üíæ</div>
            <div class="name">DDR Controller</div>
            <div class="desc">Memory map + training<br>sequence emulation</div>
          </div>
          <div class="ip-block periph">
            <div class="icon">üîå</div>
            <div class="name">Peripherals</div>
            <div class="desc">UART, SPI, I2C, GPIO<br>Timer, Watchdog, DMA</div>
          </div>
          <div class="ip-block periph">
            <div class="icon">üîê</div>
            <div class="name">Security Engine</div>
            <div class="desc">Crypto accelerator<br>Secure boot model</div>
          </div>
          <div class="ip-block bus ip-full-row">
            <div class="name">System Bus ‚Äî AXI / AHB Interconnect</div>
            <div class="desc">Address decode ¬∑ Interrupt controller (GIC / PLIC) ¬∑ Clock and reset controller</div>
          </div>
        </div>
      </div>
    </div>

    <!-- IP DETAIL TABLE -->
    <div class="ip-table-wrap">
      <table class="ip-table">
        <thead>
          <tr>
            <th>IP Block</th>
            <th>Category</th>
            <th>QEMU Model Scope</th>
            <th>Enables</th>
            <th>Effort</th>
          </tr>
        </thead>
        <tbody>
          <tr>
            <td class="ip-name">CPU Core (ARM / RISC-V)</td>
            <td><span class="ip-cat core">CORE</span></td>
            <td>Use QEMU built-in ARM Cortex-A53/A72 or RISC-V RV64GC. No custom modeling needed.</td>
            <td>Linux kernel boot, userspace, all SW execution</td>
            <td><div class="effort-bar"><div class="effort-fill" style="width:20px;"></div><span class="effort-text">Low ‚Äî built-in</span></div></td>
          </tr>
          <tr>
            <td class="ip-name">Interrupt Controller (GIC / PLIC)</td>
            <td><span class="ip-cat core">CORE</span></td>
            <td>GICv2/v3 for ARM, PLIC for RISC-V. Both available in QEMU.</td>
            <td>IRQ handling, driver development, real-time behavior</td>
            <td><div class="effort-bar"><div class="effort-fill" style="width:20px;"></div><span class="effort-text">Low ‚Äî built-in</span></div></td>
          </tr>
          <tr>
            <td class="ip-name">DDR Memory Controller</td>
            <td><span class="ip-cat mem">MEMORY</span></td>
            <td>Functional memory map model. Emulate training sequence registers and status bits. Critical for RISC-V custom DDR controller path.</td>
            <td>U-Boot DDR init, Linux memory subsystem, full system boot</td>
            <td><div class="effort-bar"><div class="effort-fill" style="width:80px; background:var(--danger);"></div><span class="effort-text">High ‚Äî custom</span></div></td>
          </tr>
          <tr>
            <td class="ip-name">UART Controller</td>
            <td><span class="ip-cat periph">PERIPH</span></td>
            <td>Standard 16550-compatible or PL011 model. QEMU has built-in support.</td>
            <td>Console output, debug logging, early boot bring-up</td>
            <td><div class="effort-bar"><div class="effort-fill" style="width:15px;"></div><span class="effort-text">Minimal</span></div></td>
          </tr>
          <tr>
            <td class="ip-name">SPI Controller</td>
            <td><span class="ip-cat periph">PERIPH</span></td>
            <td>Register-level model for SPI master. Connect to virtual flash (NOR/NAND) for firmware storage.</td>
            <td>Flash driver, firmware update, SPI device drivers</td>
            <td><div class="effort-bar"><div class="effort-fill" style="width:40px; background:var(--accent3);"></div><span class="effort-text">Medium</span></div></td>
          </tr>
          <tr>
            <td class="ip-name">I2C Controller</td>
            <td><span class="ip-cat periph">PERIPH</span></td>
            <td>Register-level model. Attach virtual sensor/PMIC devices.</td>
            <td>Sensor drivers, power management, board management</td>
            <td><div class="effort-bar"><div class="effort-fill" style="width:35px; background:var(--accent3);"></div><span class="effort-text">Medium</span></div></td>
          </tr>
          <tr>
            <td class="ip-name">GPIO Controller</td>
            <td><span class="ip-cat periph">PERIPH</span></td>
            <td>Pin mux register model, interrupt-capable GPIO model.</td>
            <td>Board control logic, LED/switch drivers, RF control signals</td>
            <td><div class="effort-bar"><div class="effort-fill" style="width:30px;"></div><span class="effort-text">Low</span></div></td>
          </tr>
          <tr>
            <td class="ip-name">Timer / Watchdog</td>
            <td><span class="ip-cat periph">PERIPH</span></td>
            <td>System timer for OS tick, watchdog for system health. Standard models available.</td>
            <td>Linux kernel scheduling, system reset, health monitoring</td>
            <td><div class="effort-bar"><div class="effort-fill" style="width:20px;"></div><span class="effort-text">Low</span></div></td>
          </tr>
          <tr>
            <td class="ip-name">DMA Controller</td>
            <td><span class="ip-cat periph">PERIPH</span></td>
            <td>Functional DMA model ‚Äî register interface for channel config, transfer completion IRQ. No need for cycle-accurate timing.</td>
            <td>High-speed data movement, codec data flow, RF data path</td>
            <td><div class="effort-bar"><div class="effort-fill" style="width:50px; background:var(--accent3);"></div><span class="effort-text">Medium</span></div></td>
          </tr>
          <tr>
            <td class="ip-name">DSP Subsystem</td>
            <td><span class="ip-cat dsp">DSP</span></td>
            <td>Memory-mapped register interface modeling command/status registers. Codec processing emulated as functional pass-through (input buffer ‚Üí output buffer with simulated latency).</td>
            <td>Codec driver development, image/video pipeline SW, DSP firmware loading</td>
            <td><div class="effort-bar"><div class="effort-fill" style="width:80px; background:var(--danger);"></div><span class="effort-text">High ‚Äî custom</span></div></td>
          </tr>
          <tr>
            <td class="ip-name">RF Transceiver Interface</td>
            <td><span class="ip-cat rf">RF</span></td>
            <td>Register-level model for modem control: frequency config, modulation mode, TX/RX enable, RSSI readback. Data path modeled as FIFO stubs.</td>
            <td>Modem driver, RF control SW, link management firmware</td>
            <td><div class="effort-bar"><div class="effort-fill" style="width:70px; background:var(--danger);"></div><span class="effort-text">High ‚Äî custom</span></div></td>
          </tr>
          <tr>
            <td class="ip-name">Crypto / Security Engine</td>
            <td><span class="ip-cat periph">PERIPH</span></td>
            <td>AES/SHA accelerator register model. Secure boot chain emulation. OTP fuse model for key storage.</td>
            <td>Secure boot development, encryption driver, security testing</td>
            <td><div class="effort-bar"><div class="effort-fill" style="width:60px; background:var(--accent3);"></div><span class="effort-text">Medium-High</span></div></td>
          </tr>
          <tr>
            <td class="ip-name">Clock / Reset Controller</td>
            <td><span class="ip-cat bus">SYSTEM</span></td>
            <td>PLL configuration registers, clock gate controls, reset domain model. Functional behavior, not electrical.</td>
            <td>Clock framework driver, power management, peripheral init</td>
            <td><div class="effort-bar"><div class="effort-fill" style="width:45px; background:var(--accent3);"></div><span class="effort-text">Medium</span></div></td>
          </tr>
          <tr>
            <td class="ip-name">System Bus (AXI/AHB)</td>
            <td><span class="ip-cat bus">SYSTEM</span></td>
            <td>QEMU memory region API handles address decode natively. Define memory map matching SoC spec.</td>
            <td>All peripheral access, correct address mapping for drivers</td>
            <td><div class="effort-bar"><div class="effort-fill" style="width:30px;"></div><span class="effort-text">Low ‚Äî QEMU native</span></div></td>
          </tr>
        </tbody>
      </table>
    </div>
  </div>

  <!-- 05: IMPLEMENTATION PHASES -->
  <div class="section">
    <div class="section-label">05 ‚Äî Implementation Roadmap</div>
    <h2>QEMU Virtual Platform Development Phases</h2>

    <div class="phase-chart">
      <h3>QEMU Development Gantt ‚Äî Aligned with Datalink Project Phases</h3>
      <!-- bars positioned as % of 4-year span -->
      <div class="phase-row">
        <div class="phase-label">Machine + CPU + Bus</div>
        <div class="phase-bar-area"><div class="phase-bar" style="left:0; width:10%; background:var(--accent);">Q1</div></div>
      </div>
      <div class="phase-row">
        <div class="phase-label">UART + Timer + GPIO</div>
        <div class="phase-bar-area"><div class="phase-bar" style="left:2%; width:8%; background:var(--accent);">Q1</div></div>
      </div>
      <div class="phase-row">
        <div class="phase-label">DDR Controller Model</div>
        <div class="phase-bar-area"><div class="phase-bar" style="left:4%; width:14%; background:var(--danger);">Q1‚ÄìQ2</div></div>
      </div>
      <div class="phase-row">
        <div class="phase-label">SPI + I2C + Flash</div>
        <div class="phase-bar-area"><div class="phase-bar" style="left:8%; width:12%; background:var(--accent3);">Q2</div></div>
      </div>
      <div class="phase-row">
        <div class="phase-label">DMA Engine</div>
        <div class="phase-bar-area"><div class="phase-bar" style="left:12%; width:10%; background:var(--accent3);">Q2</div></div>
      </div>
      <div class="phase-row">
        <div class="phase-label">DSP Subsystem Model</div>
        <div class="phase-bar-area"><div class="phase-bar" style="left:14%; width:18%; background:var(--danger);">Q2‚ÄìQ4</div></div>
      </div>
      <div class="phase-row">
        <div class="phase-label">RF Transceiver Model</div>
        <div class="phase-bar-area"><div class="phase-bar" style="left:16%; width:18%; background:var(--danger);">Q3‚ÄìQ4</div></div>
      </div>
      <div class="phase-row">
        <div class="phase-label">Security / Crypto Engine</div>
        <div class="phase-bar-area"><div class="phase-bar" style="left:18%; width:15%; background:var(--accent3);">Q3‚ÄìY2Q1</div></div>
      </div>
      <div class="phase-row">
        <div class="phase-label">Clock / Reset Controller</div>
        <div class="phase-bar-area"><div class="phase-bar" style="left:8%; width:10%; background:var(--purple);">Q2</div></div>
      </div>
      <div class="phase-row">
        <div class="phase-label">CI/CD Integration</div>
        <div class="phase-bar-area"><div class="phase-bar" style="left:10%; width:90%; background:rgba(34,211,167,0.5);">Continuous from Q2 Year 1</div></div>
      </div>
      <div class="phase-row">
        <div class="phase-label">Model Refinement</div>
        <div class="phase-bar-area"><div class="phase-bar" style="left:25%; width:75%; background:rgba(79,143,255,0.3);">Ongoing ‚Äî sync with FPGA/RTL changes</div></div>
      </div>
      <div class="phase-quarters">
        <span>Y1 Q1</span><span>Y1 Q2</span><span>Y1 Q3</span><span>Y1 Q4</span>
        <span>Y2 Q1</span><span>Y2 Q2</span><span>Y2 Q3</span><span>Y2 Q4</span>
        <span>Y3 Q1</span><span>Y3 Q2</span><span>Y3 Q3</span><span>Y3 Q4</span>
        <span>Y4 Q1</span><span>Y4 Q2</span><span>Y4 Q3</span><span>Y4 Q4</span>
      </div>
    </div>

    <div class="callout">
      <h4>üéØ Key Milestone: Linux Boot on QEMU</h4>
      <p>Target: <strong>Month 3 (Year 1 Q1 end)</strong>. Once the base machine model with CPU, UART, timer, and DDR model is complete, the software team can boot Linux on the virtual Datalink SoC. From this point forward, all driver development, BSP work, and application firmware can proceed in parallel with RTL design ‚Äî without waiting for any physical hardware.</p>
    </div>
  </div>

  <!-- 06: RESOURCE REQUIREMENTS -->
  <div class="section">
    <div class="section-label">06 ‚Äî Resource Requirements</div>
    <h2>What It Takes to Implement</h2>
    <p>The QEMU virtual platform is a high-leverage, low-cost investment. It requires a small dedicated effort that unlocks the productivity of the entire software team.</p>

    <div class="resource-row">
      <div class="resource-card">
        <div class="r-label">Team</div>
        <div class="r-value">1‚Äì2 Engineers</div>
        <div class="r-detail">Embedded SW or digital design background. Can be part of existing SW team ‚Äî not additional headcount.</div>
      </div>
      <div class="resource-card">
        <div class="r-label">Duration</div>
        <div class="r-value">3 months to MVP</div>
        <div class="r-detail">Base platform (CPU + boot + peripherals) in Q1. DSP/RF models refined through Year 1.</div>
      </div>
      <div class="resource-card">
        <div class="r-label">Cost</div>
        <div class="r-value">~$0</div>
        <div class="r-detail">QEMU is open-source (GPLv2). No EDA licenses, no hardware purchases. Runs on any developer laptop.</div>
      </div>
    </div>

    <div class="callout" style="margin-top: 20px; background: rgba(34,211,167,0.06); border-color: rgba(34,211,167,0.2);">
      <h4 style="color: var(--accent2);">üí° ROI Summary</h4>
      <p>Investing 1‚Äì2 engineers for 3 months unlocks 12‚Äì18 months of additional productive time for 8‚Äì12 software engineers. That's a <strong>40‚Äì100√ó return</strong> on engineering effort. Additionally, industry data shows pre-silicon software bring-up with virtual platforms reduces post-silicon debug time from months to weeks ‚Äî directly protecting your Year 3 ASIC tape-out schedule.</p>
    </div>
  </div>

  <!-- 07: ARM vs RISC-V -->
  <div class="section">
    <div class="section-label">07 ‚Äî Strategic Benefit</div>
    <h2>De-Risking the ARM vs. RISC-V Decision</h2>
    <p>QEMU natively supports both ARM and RISC-V architectures. This gives the team a unique ability to prototype both paths in software before committing silicon resources ‚Äî a decision that currently costs the most uncertainty in the project plan.</p>

    <div class="flow-compare">
      <div class="flow-box" style="border-color: rgba(79,143,255,0.3);">
        <h4 style="color: var(--accent);">ARM Path on QEMU</h4>
        <div class="flow-step"><span class="arrow">‚Üí</span><span class="content">Use QEMU Cortex-A53 machine as base</span></div>
        <div class="flow-step"><span class="arrow">‚Üí</span><span class="content">Mainline Linux + U-Boot ‚Äî well-tested</span></div>
        <div class="flow-step"><span class="arrow">‚Üí</span><span class="content">BSP development: fast, proven toolchain</span></div>
        <div class="flow-step"><span class="arrow">‚Üí</span><span class="content">Map custom peripherals into ARM memory space</span></div>
        <div class="flow-step"><span class="arrow">‚Üí</span><span class="content dim">Evaluate: time-to-boot, driver maturity, ecosystem</span></div>
      </div>
      <div class="flow-box" style="border-color: rgba(245,158,11,0.3);">
        <h4 style="color: var(--accent3);">RISC-V Path on QEMU</h4>
        <div class="flow-step"><span class="arrow">‚Üí</span><span class="content">Use QEMU RISC-V virt machine as base</span></div>
        <div class="flow-step"><span class="arrow">‚Üí</span><span class="content">Custom bootloader + OpenSBI bring-up</span></div>
        <div class="flow-step"><span class="arrow">‚Üí</span><span class="content">DDR controller driver on custom QEMU model</span></div>
        <div class="flow-step"><span class="arrow">‚Üí</span><span class="content">Measure: actual BSP effort required</span></div>
        <div class="flow-step"><span class="arrow">‚Üí</span><span class="content dim">Evaluate: real dev cost vs. licensing savings</span></div>
      </div>
    </div>

    <p style="margin-top: 18px; font-size: 14px; color: var(--text-dim);">By running both paths on QEMU in Year 1 Q1‚ÄìQ2, the team makes the ARM vs. RISC-V decision based on <strong style="color: #fff;">measured engineering data</strong>, not estimates ‚Äî and the decision can be made by Q2 Year 1, 6 months earlier than currently planned.</p>
  </div>

  <!-- CORTEX-A53 IP MAP -->
  <div class="section">
    <div class="section-label">08 ‚Äî Cortex-A53 Implementation Detail</div>
    <h2>IP Mapping: What QEMU Has vs. What We Build</h2>
    <p>If we select ARM Cortex-A53 as the CPU core, QEMU provides the strongest out-of-the-box support. The table below maps every IP block in the Datalink SoC to its QEMU readiness status ‚Äî showing that approximately 60% of the platform can be stood up with zero custom code, dramatically reducing time-to-first-boot.</p>

    <!-- Visual Architecture Diagram with status color coding -->
    <div class="a53-diagram">
      <h3>Datalink SoC on QEMU ‚Äî Cortex-A53 Configuration</h3>
      <div class="a53-layers">

        <!-- Software layer -->
        <div class="a53-layer">
          <div class="a53-layer-label">SOFTWARE</div>
          <div class="a53-block qemu-ok" style="flex:2;">
            <div class="blk-name">U-Boot / ARM Trusted Firmware</div>
            <div class="blk-status">‚úì QEMU SUPPORTED</div>
          </div>
          <div class="a53-block qemu-ok" style="flex:3;">
            <div class="blk-name">Linux Kernel (arm64) + Device Tree</div>
            <div class="blk-status">‚úì QEMU SUPPORTED</div>
          </div>
          <div class="a53-block qemu-custom" style="flex:2;">
            <div class="blk-name">Datalink App Firmware</div>
            <div class="blk-status">‚ö° CUSTOM SW</div>
          </div>
        </div>

        <!-- CPU + Memory layer -->
        <div class="a53-layer">
          <div class="a53-layer-label">CPU+MEM</div>
          <div class="a53-block qemu-ok" style="flex:2;">
            <div class="blk-name">Cortex-A53 (AArch64)</div>
            <div class="blk-status">‚úì QEMU BUILT-IN</div>
          </div>
          <div class="a53-block qemu-ok">
            <div class="blk-name">GICv2/v3</div>
            <div class="blk-status">‚úì BUILT-IN</div>
          </div>
          <div class="a53-block qemu-ok">
            <div class="blk-name">Generic Timer</div>
            <div class="blk-status">‚úì BUILT-IN</div>
          </div>
          <div class="a53-block qemu-ok">
            <div class="blk-name">L1/L2 Cache</div>
            <div class="blk-status">‚úì TRANSPARENT</div>
          </div>
          <div class="a53-block qemu-partial" style="flex:2;">
            <div class="blk-name">DDR Controller + PHY</div>
            <div class="blk-status">‚óê ADAPT EXISTING</div>
          </div>
        </div>

        <!-- Bus layer -->
        <div class="a53-layer">
          <div class="a53-layer-label">BUS</div>
          <div class="a53-block qemu-ok" style="flex:1;">
            <div class="blk-name">AXI/AHB Interconnect (Memory Region API)</div>
            <div class="blk-status">‚úì QEMU NATIVE ‚Äî memory_region_init_io()</div>
          </div>
        </div>

        <!-- Peripheral layer -->
        <div class="a53-layer">
          <div class="a53-layer-label">PERIPH</div>
          <div class="a53-block qemu-ok">
            <div class="blk-name">PL011 UART</div>
            <div class="blk-status">‚úì BUILT-IN</div>
          </div>
          <div class="a53-block qemu-ok">
            <div class="blk-name">PL061 GPIO</div>
            <div class="blk-status">‚úì BUILT-IN</div>
          </div>
          <div class="a53-block qemu-partial">
            <div class="blk-name">SPI (PL022)</div>
            <div class="blk-status">‚óê ADAPT</div>
          </div>
          <div class="a53-block qemu-partial">
            <div class="blk-name">I2C</div>
            <div class="blk-status">‚óê ADAPT</div>
          </div>
          <div class="a53-block qemu-ok">
            <div class="blk-name">Watchdog</div>
            <div class="blk-status">‚úì BUILT-IN</div>
          </div>
          <div class="a53-block qemu-custom">
            <div class="blk-name">DMA (PL330)</div>
            <div class="blk-status">‚ö° CUSTOMIZE</div>
          </div>
        </div>

        <!-- Custom IP layer -->
        <div class="a53-layer">
          <div class="a53-layer-label">CUSTOM</div>
          <div class="a53-block qemu-hard" style="flex:2;">
            <div class="blk-name">DSP Subsystem (Codec Engine)</div>
            <div class="blk-status">‚ú¶ FULL CUSTOM MODEL</div>
          </div>
          <div class="a53-block qemu-hard" style="flex:2;">
            <div class="blk-name">RF Transceiver Interface</div>
            <div class="blk-status">‚ú¶ FULL CUSTOM MODEL</div>
          </div>
          <div class="a53-block qemu-custom" style="flex:1.5;">
            <div class="blk-name">Crypto/Security Engine</div>
            <div class="blk-status">‚ö° CUSTOMIZE</div>
          </div>
          <div class="a53-block qemu-custom" style="flex:1;">
            <div class="blk-name">Clock/PLL</div>
            <div class="blk-status">‚ö° CUSTOMIZE</div>
          </div>
        </div>

      </div>
    </div>

    <!-- Donut chart: effort breakdown -->
    <div style="background: var(--surface); border: 1px solid var(--border); border-radius: 12px; padding: 28px; margin-top: 20px;">
      <h3 style="font-size: 14px; font-weight: 700; color: #fff; margin-bottom: 4px;">IP Effort Breakdown ‚Äî Cortex-A53 Path</h3>
      <p style="font-size: 12px; color: var(--text-dim); margin-bottom: 0;">Out of 17 IP blocks in the Datalink SoC virtual platform:</p>
      <div class="donut-row">
        <div class="donut-chart">
          <svg viewBox="0 0 100 100">
            <!-- Background circle -->
            <circle cx="50" cy="50" r="38" fill="none" stroke="rgba(255,255,255,0.05)" stroke-width="12"/>
            <!-- QEMU Built-in: 8/17 = 47% ‚Üí dasharray = 47% of 238.76 ‚âà 112 -->
            <circle cx="50" cy="50" r="38" fill="none" stroke="rgba(34,211,167,0.8)" stroke-width="12"
              stroke-dasharray="112 127" stroke-dashoffset="0" stroke-linecap="round"/>
            <!-- Adapt Existing: 3/17 = 18% ‚Üí 43 -->
            <circle cx="50" cy="50" r="38" fill="none" stroke="rgba(79,143,255,0.8)" stroke-width="12"
              stroke-dasharray="43 196" stroke-dashoffset="-112" stroke-linecap="round"/>
            <!-- Light Custom: 4/17 = 23% ‚Üí 55 -->
            <circle cx="50" cy="50" r="38" fill="none" stroke="rgba(245,158,11,0.8)" stroke-width="12"
              stroke-dasharray="55 184" stroke-dashoffset="-155" stroke-linecap="round"/>
            <!-- Full Custom: 2/17 = 12% ‚Üí 29 -->
            <circle cx="50" cy="50" r="38" fill="none" stroke="rgba(239,68,68,0.8)" stroke-width="12"
              stroke-dasharray="29 210" stroke-dashoffset="-210" stroke-linecap="round"/>
          </svg>
          <div class="donut-center">
            <div class="pct">47%</div>
            <div class="pct-label">Zero effort</div>
          </div>
        </div>
        <div class="donut-legend">
          <div class="donut-legend-item">
            <div class="swatch" style="background: rgba(34,211,167,0.8);"></div>
            <span style="color: var(--accent2); font-weight: 600;">QEMU Built-in</span> <span style="color: var(--text-dim); font-size: 12px;">‚Äî use as-is, zero code</span>
            <span class="count">8 IPs</span>
          </div>
          <div class="donut-legend-item">
            <div class="swatch" style="background: rgba(79,143,255,0.8);"></div>
            <span style="color: var(--accent); font-weight: 600;">Adapt Existing</span> <span style="color: var(--text-dim); font-size: 12px;">‚Äî minor config/wiring</span>
            <span class="count">3 IPs</span>
          </div>
          <div class="donut-legend-item">
            <div class="swatch" style="background: rgba(245,158,11,0.8);"></div>
            <span style="color: var(--accent3); font-weight: 600;">Light Customization</span> <span style="color: var(--text-dim); font-size: 12px;">‚Äî 1‚Äì3 weeks each</span>
            <span class="count">4 IPs</span>
          </div>
          <div class="donut-legend-item">
            <div class="swatch" style="background: rgba(239,68,68,0.8);"></div>
            <span style="color: var(--danger); font-weight: 600;">Full Custom Model</span> <span style="color: var(--text-dim); font-size: 12px;">‚Äî 4‚Äì8 weeks each</span>
            <span class="count">2 IPs</span>
          </div>
        </div>
      </div>
    </div>

    <!-- Detailed IP status list -->
    <div class="ip-status-grid" style="margin-top: 24px;">

      <!-- GROUP 1: QEMU Built-in -->
      <div class="ip-status-group-header">
        <div class="dot" style="background: var(--accent2);"></div>
        <span style="color: var(--accent2);">QEMU Built-in ‚Äî Zero Custom Code Required</span>
      </div>
      <div class="ip-status-row">
        <div class="ip-status-name">Cortex-A53 CPU</div>
        <div class="ip-status-detail">Full AArch64 ISA emulation, EL0‚ÄìEL3 exception levels, NEON SIMD, crypto extensions. QEMU's <code>-cpu cortex-a53</code> flag. Supports SMP (up to 4 cores). Includes MMU, TLB, branch prediction modeling.</div>
        <div><span class="ip-badge builtin">BUILT-IN</span></div>
      </div>
      <div class="ip-status-row">
        <div class="ip-status-name">GICv2 / GICv3</div>
        <div class="ip-status-detail">Generic Interrupt Controller ‚Äî distributor, CPU interface, and redistributor (v3). Full IRQ/FIQ routing, SPI/PPI/SGI support. Standard for all ARM Linux platforms.</div>
        <div><span class="ip-badge builtin">BUILT-IN</span></div>
      </div>
      <div class="ip-status-row">
        <div class="ip-status-name">ARM Generic Timer</div>
        <div class="ip-status-detail">ARMv8 architected timer (CNTPCT_EL0, CNTP_CTL_EL0). Used by Linux for scheduling and timekeeping. No modeling needed.</div>
        <div><span class="ip-badge builtin">BUILT-IN</span></div>
      </div>
      <div class="ip-status-row">
        <div class="ip-status-name">PL011 UART</div>
        <div class="ip-status-detail">ARM PrimeCell UART. Full register set (DR, FR, IBRD, FBRD, LCR, CR, IMSC, RIS, MIS, ICR). Interrupt-driven TX/RX. Console output from U-Boot and Linux kernel immediately available.</div>
        <div><span class="ip-badge builtin">BUILT-IN</span></div>
      </div>
      <div class="ip-status-row">
        <div class="ip-status-name">PL061 GPIO</div>
        <div class="ip-status-detail">ARM PrimeCell GPIO controller. 8-bit GPIO with interrupt support, direction control, alternate function select. Sufficient for board control signals.</div>
        <div><span class="ip-badge builtin">BUILT-IN</span></div>
      </div>
      <div class="ip-status-row">
        <div class="ip-status-name">SP805 Watchdog</div>
        <div class="ip-status-detail">ARM watchdog timer. Load value, control, interrupt clear, lock registers. Enables watchdog driver development and system health monitoring.</div>
        <div><span class="ip-badge builtin">BUILT-IN</span></div>
      </div>
      <div class="ip-status-row">
        <div class="ip-status-name">Flash (CFI / pflash)</div>
        <div class="ip-status-detail">QEMU parallel flash emulation. Use for U-Boot environment storage, firmware images. Standard <code>-drive if=pflash</code> support.</div>
        <div><span class="ip-badge builtin">BUILT-IN</span></div>
      </div>
      <div class="ip-status-row">
        <div class="ip-status-name">System Bus / Memory Map</div>
        <div class="ip-status-detail">QEMU <code>MemoryRegion</code> API natively provides address decode, overlapping regions, sub-regions, and aliasing. Define the SoC memory map using <code>memory_region_init_io()</code> ‚Äî this IS the bus model.</div>
        <div><span class="ip-badge builtin">BUILT-IN</span></div>
      </div>

      <!-- GROUP 2: Adapt Existing -->
      <div class="ip-status-group-header">
        <div class="dot" style="background: var(--accent);"></div>
        <span style="color: var(--accent);">Adapt Existing QEMU Models ‚Äî Minor Configuration</span>
      </div>
      <div class="ip-status-row">
        <div class="ip-status-name">DDR Controller</div>
        <div class="ip-status-detail">QEMU models RAM as flat memory by default. For Cortex-A53, DDR training is handled by ARM Trusted Firmware ‚Äî much simpler than custom RISC-V DDR controller. Model: add MMIO registers for controller status/config that ATF and U-Boot expect, backed by QEMU's existing RAM backend.</div>
        <div><span class="ip-badge partial">ADAPT</span></div>
      </div>
      <div class="ip-status-row">
        <div class="ip-status-name">PL022 SPI Controller</div>
        <div class="ip-status-detail">QEMU has SSI (Synchronous Serial Interface) framework. PL022 model exists but may need connecting to virtual SPI flash (e.g., <code>sst25wf080</code>). Wire the SPI bus to NOR flash for firmware storage access.</div>
        <div><span class="ip-badge partial">ADAPT</span></div>
      </div>
      <div class="ip-status-row">
        <div class="ip-status-name">I2C Controller</div>
        <div class="ip-status-detail">QEMU has I2C bus framework with device hotplug. Use existing Versatile I2C or add MMIO registers matching your SoC I2C spec. Attach virtual PMIC, temperature sensor, and EEPROM slave devices.</div>
        <div><span class="ip-badge partial">ADAPT</span></div>
      </div>

      <!-- GROUP 3: Light Customization -->
      <div class="ip-status-group-header">
        <div class="dot" style="background: var(--accent3);"></div>
        <span style="color: var(--accent3);">Light Customization ‚Äî 1‚Äì3 Weeks Engineering Each</span>
      </div>
      <div class="ip-status-row">
        <div class="ip-status-name">DMA Controller</div>
        <div class="ip-status-detail">QEMU has PL330 DMA model (ARM PrimeCell). For the Datalink SoC: extend with channel configuration registers matching your DMA spec, add transfer-complete IRQ generation. Functional model ‚Äî no need for cycle-accurate transfer timing.</div>
        <div><span class="ip-badge custom">CUSTOMIZE</span></div>
      </div>
      <div class="ip-status-row">
        <div class="ip-status-name">Clock / Reset Controller</div>
        <div class="ip-status-detail">No standard QEMU clock tree model. Create MMIO device with PLL config registers, clock gate bits, and divider settings. Functional: software reads/writes take effect immediately, no PLL lock timing needed. ~200‚Äì400 lines of C.</div>
        <div><span class="ip-badge custom">CUSTOMIZE</span></div>
      </div>
      <div class="ip-status-row">
        <div class="ip-status-name">Crypto / Security Engine</div>
        <div class="ip-status-detail">Create MMIO device modeling AES/SHA accelerator registers (key input, data input, status, output). Functional: crypto operations complete instantly with correct results using host CPU's libcrypto. Secure boot OTP fuse registers for key storage emulation.</div>
        <div><span class="ip-badge custom">CUSTOMIZE</span></div>
      </div>
      <div class="ip-status-row">
        <div class="ip-status-name">Power Management</div>
        <div class="ip-status-detail">Stub MMIO for DVFS control, sleep mode registers, power domain on/off. Software can exercise the full PM driver path; actual power states are no-ops in emulation.</div>
        <div><span class="ip-badge custom">CUSTOMIZE</span></div>
      </div>

      <!-- GROUP 4: Full Custom -->
      <div class="ip-status-group-header">
        <div class="dot" style="background: var(--danger);"></div>
        <span style="color: var(--danger);">Full Custom QEMU Models ‚Äî 4‚Äì8 Weeks Engineering Each</span>
      </div>
      <div class="ip-status-row">
        <div class="ip-status-name">DSP Subsystem</div>
        <div class="ip-status-detail">No QEMU equivalent exists. Model as a memory-mapped co-processor: command registers (start codec, set mode, load firmware), status registers (busy/done/error), input/output data buffers. Codec processing emulated as functional transform ‚Äî write raw data to input buffer, trigger processing, read compressed data from output buffer after simulated latency. Enables full codec driver + image/video pipeline SW development.</div>
        <div><span class="ip-badge full-custom">FULL CUSTOM</span></div>
      </div>
      <div class="ip-status-row">
        <div class="ip-status-name">RF Transceiver Interface</div>
        <div class="ip-status-detail">No QEMU equivalent exists. Model as MMIO device: frequency/channel registers, modulation mode select, TX/RX enable, power control, RSSI/signal quality readback, TX data FIFO, RX data FIFO. Optionally connect two QEMU instances via socket to simulate actual RF link between two Datalink units. Enables full modem driver, link management, and frequency-hopping firmware development.</div>
        <div><span class="ip-badge full-custom">FULL CUSTOM</span></div>
      </div>
    </div>

    <div class="callout" style="margin-top: 24px;">
      <h4>üîë Key Advantage of Cortex-A53 for QEMU</h4>
      <p>Choosing Cortex-A53 means QEMU gives us the CPU, interrupt controller, timer, UART, GPIO, watchdog, flash, and bus fabric <strong>for free</strong>. Compared to a RISC-V path ‚Äî where we'd additionally need to custom-build the DDR controller model (with training sequence emulation), OpenSBI firmware model, and PLIC interrupt controller adaptation ‚Äî the A53 path saves approximately <strong>4‚Äì6 weeks of QEMU platform development</strong> and produces a more stable base for software teams from Day 1. The total custom effort is concentrated on just two domain-specific blocks (DSP + RF) that would be custom regardless of CPU choice.</p>
    </div>

    <div class="callout" style="margin-top: 16px; background: rgba(167,139,250,0.06); border-color: rgba(167,139,250,0.2);">
      <h4 style="color: var(--purple);">üìã QEMU Implementation Summary ‚Äî Cortex-A53</h4>
      <p>
        <strong>Week 1‚Äì2:</strong> Create QEMU machine type <code>datalink-soc</code>, instantiate A53 CPU + GIC + timer + UART + memory map. <strong>Goal: U-Boot prompt.</strong><br>
        <strong>Week 3‚Äì4:</strong> Add pflash, SPI flash, I2C bus, GPIO, watchdog. <strong>Goal: Linux kernel boot to shell.</strong><br>
        <strong>Week 5‚Äì8:</strong> Implement DMA, clock controller, crypto engine stubs. <strong>Goal: Full BSP driver development begins.</strong><br>
        <strong>Week 6‚Äì12:</strong> Build DSP subsystem and RF transceiver custom models. <strong>Goal: Codec + modem driver development begins.</strong><br>
        <strong>Week 12+:</strong> Refinement, CI integration, cross-validation with FPGA when available.
      </p>
    </div>
  </div>

  <!-- SUMMARY -->
  <div class="section" style="margin-bottom: 0;">
    <div class="section-label">09 ‚Äî Recommendation</div>
    <h2>Summary</h2>
    <p>The QEMU virtual platform is not an optional enhancement ‚Äî it is a critical enabler for the Datalink project's software development timeline. Without it, the 8‚Äì12 person software team loses over a year of productive development time, the ARM/RISC-V decision is made without empirical data, and the Year 3 ASIC tape-out carries significant software-readiness risk.</p>
    <p>The investment is minimal (1‚Äì2 engineers, 3 months, $0 tooling cost) and the return is transformative: 18 months of reclaimed engineering time, 10√ó faster development cycles, automated regression testing from Month 2, and a de-risked architecture decision. This should be initiated in <strong>Month 1 of Year 1</strong> as a first-priority activity.</p>
  </div>

</div>
</body>
</html>
