#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Nov 22 16:15:36 2016
# Process ID: 25181
# Current directory: /home/trk/git_fpga/new_git/projects/Vivado/verilog/Lab6/Lab6.runs/impl_1
# Command line: vivado -log RAM.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source RAM.tcl -notrace
# Log file: /home/trk/git_fpga/new_git/projects/Vivado/verilog/Lab6/Lab6.runs/impl_1/RAM.vdi
# Journal file: /home/trk/git_fpga/new_git/projects/Vivado/verilog/Lab6/Lab6.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source RAM.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/trk/git_fpga/new_git/projects/Vivado/verilog/Lab6/Lab6.srcs/constrs_1/new/Lab6.xdc]
Finished Parsing XDC File [/home/trk/git_fpga/new_git/projects/Vivado/verilog/Lab6/Lab6.srcs/constrs_1/new/Lab6.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1317.730 ; gain = 92.031 ; free physical = 1773 ; free virtual = 23237
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: c5418a89

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c5418a89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1722.223 ; gain = 0.000 ; free physical = 1427 ; free virtual = 22890

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: c5418a89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1722.223 ; gain = 0.000 ; free physical = 1427 ; free virtual = 22890

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: c5418a89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1722.223 ; gain = 0.000 ; free physical = 1427 ; free virtual = 22890

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: c5418a89

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1722.223 ; gain = 0.000 ; free physical = 1427 ; free virtual = 22890

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1722.223 ; gain = 0.000 ; free physical = 1427 ; free virtual = 22890
Ending Logic Optimization Task | Checksum: c5418a89

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1722.223 ; gain = 0.000 ; free physical = 1427 ; free virtual = 22890

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c5418a89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1722.223 ; gain = 0.000 ; free physical = 1427 ; free virtual = 22890
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1722.223 ; gain = 496.523 ; free physical = 1427 ; free virtual = 22890
INFO: [Common 17-1381] The checkpoint '/home/trk/git_fpga/new_git/projects/Vivado/verilog/Lab6/Lab6.runs/impl_1/RAM_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trk/git_fpga/new_git/projects/Vivado/verilog/Lab6/Lab6.runs/impl_1/RAM_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1786.254 ; gain = 0.000 ; free physical = 1400 ; free virtual = 22863
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1786.254 ; gain = 0.000 ; free physical = 1400 ; free virtual = 22863

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 118dd982a

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1847.266 ; gain = 61.012 ; free physical = 1399 ; free virtual = 22863

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 19e0584b7

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1847.266 ; gain = 61.012 ; free physical = 1399 ; free virtual = 22863

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 19e0584b7

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1847.266 ; gain = 61.012 ; free physical = 1399 ; free virtual = 22863
Phase 1 Placer Initialization | Checksum: 19e0584b7

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1847.266 ; gain = 61.012 ; free physical = 1399 ; free virtual = 22863

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 145530b0e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1935.309 ; gain = 149.055 ; free physical = 1399 ; free virtual = 22862

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 145530b0e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.86 . Memory (MB): peak = 1935.309 ; gain = 149.055 ; free physical = 1399 ; free virtual = 22862

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19604ac06

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1935.309 ; gain = 149.055 ; free physical = 1399 ; free virtual = 22862

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b03eda4a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.90 . Memory (MB): peak = 1935.309 ; gain = 149.055 ; free physical = 1399 ; free virtual = 22862

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b03eda4a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.90 . Memory (MB): peak = 1935.309 ; gain = 149.055 ; free physical = 1399 ; free virtual = 22862

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: fefda31d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1935.309 ; gain = 149.055 ; free physical = 1399 ; free virtual = 22863

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: fefda31d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1935.309 ; gain = 149.055 ; free physical = 1399 ; free virtual = 22863

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: fefda31d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1935.309 ; gain = 149.055 ; free physical = 1400 ; free virtual = 22863
Phase 3 Detail Placement | Checksum: fefda31d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1935.309 ; gain = 149.055 ; free physical = 1400 ; free virtual = 22863

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: fefda31d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1935.309 ; gain = 149.055 ; free physical = 1400 ; free virtual = 22863

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fefda31d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1935.309 ; gain = 149.055 ; free physical = 1400 ; free virtual = 22863

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: fefda31d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1935.309 ; gain = 149.055 ; free physical = 1400 ; free virtual = 22863

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: fefda31d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1935.309 ; gain = 149.055 ; free physical = 1400 ; free virtual = 22863
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fefda31d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1935.309 ; gain = 149.055 ; free physical = 1400 ; free virtual = 22863
Ending Placer Task | Checksum: f405637a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1935.309 ; gain = 149.055 ; free physical = 1400 ; free virtual = 22863
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1935.309 ; gain = 0.000 ; free physical = 1399 ; free virtual = 22864
INFO: [Common 17-1381] The checkpoint '/home/trk/git_fpga/new_git/projects/Vivado/verilog/Lab6/Lab6.runs/impl_1/RAM_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1935.309 ; gain = 0.000 ; free physical = 1393 ; free virtual = 22856
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1935.309 ; gain = 0.000 ; free physical = 1392 ; free virtual = 22856
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1935.309 ; gain = 0.000 ; free physical = 1392 ; free virtual = 22856
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d3afeab0 ConstDB: 0 ShapeSum: 205578ca RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1c0d67118

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1945.953 ; gain = 10.645 ; free physical = 1279 ; free virtual = 22743

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1c0d67118

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1950.941 ; gain = 15.633 ; free physical = 1253 ; free virtual = 22717

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c0d67118

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1950.941 ; gain = 15.633 ; free physical = 1253 ; free virtual = 22717
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 15b8ef039

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1962.996 ; gain = 27.688 ; free physical = 1241 ; free virtual = 22705

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: c2692ee9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1962.996 ; gain = 27.688 ; free physical = 1242 ; free virtual = 22706

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 164228d9b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1962.996 ; gain = 27.688 ; free physical = 1242 ; free virtual = 22706
Phase 4 Rip-up And Reroute | Checksum: 164228d9b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1962.996 ; gain = 27.688 ; free physical = 1242 ; free virtual = 22706

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 164228d9b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1962.996 ; gain = 27.688 ; free physical = 1242 ; free virtual = 22706

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 164228d9b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1962.996 ; gain = 27.688 ; free physical = 1242 ; free virtual = 22706
Phase 6 Post Hold Fix | Checksum: 164228d9b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1962.996 ; gain = 27.688 ; free physical = 1242 ; free virtual = 22706

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00377964 %
  Global Horizontal Routing Utilization  = 0.00295808 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 7.35294%, No Congested Regions.
Phase 7 Route finalize | Checksum: 164228d9b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1962.996 ; gain = 27.688 ; free physical = 1242 ; free virtual = 22706

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 164228d9b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1962.996 ; gain = 27.688 ; free physical = 1242 ; free virtual = 22706

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 160ff9429

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1962.996 ; gain = 27.688 ; free physical = 1242 ; free virtual = 22706
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1962.996 ; gain = 27.688 ; free physical = 1242 ; free virtual = 22706

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1996.934 ; gain = 61.625 ; free physical = 1241 ; free virtual = 22705
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1996.934 ; gain = 0.000 ; free physical = 1240 ; free virtual = 22706
INFO: [Common 17-1381] The checkpoint '/home/trk/git_fpga/new_git/projects/Vivado/verilog/Lab6/Lab6.runs/impl_1/RAM_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trk/git_fpga/new_git/projects/Vivado/verilog/Lab6/Lab6.runs/impl_1/RAM_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/trk/git_fpga/new_git/projects/Vivado/verilog/Lab6/Lab6.runs/impl_1/RAM_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
Command: report_power -file RAM_power_routed.rpt -pb RAM_power_summary_routed.pb -rpx RAM_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
56 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Tue Nov 22 16:16:09 2016...
