// WL DEMUX U1000
// J4, LA02_P
set_property PACKAGE_PIN V2       [get_ports "mux_signals[17]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "mux_signals[17]"] ;
// J3, LA33_P
set_property PACKAGE_PIN V12      [get_ports "mux_signals[16]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "mux_signals[16]"] ;

// BL DEMUX U1001
// J4, LA07_P
set_property PACKAGE_PIN U5       [get_ports "mux_signals[15]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "mux_signals[15]"] ;
// J4, LA04_N
set_property PACKAGE_PIN AA1      [get_ports "mux_signals[14]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "mux_signals[14]"] ;
// J4, LA04_P
set_property PACKAGE_PIN AA2      [get_ports "mux_signals[13]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "mux_signals[13]"] ;
// J4, LA02_N
set_property PACKAGE_PIN V1       [get_ports "mux_signals[12]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "mux_signals[12]"] ;

// SL DEMUX U1002
// J4, LA11_P
set_property PACKAGE_PIN AB6      [get_ports "mux_signals[11]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "mux_signals[11]"] ;
// J4, LA07_N
set_property PACKAGE_PIN U4       [get_ports "mux_signals[10]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "mux_signals[10]"] ;

// BSL DEMUX U1005
// J4, LA15_P
set_property PACKAGE_PIN Y10      [get_ports "mux_signals[9]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "mux_signals[9]"] ;
// J4, LA11_N
set_property PACKAGE_PIN AB5      [get_ports "mux_signals[8]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "mux_signals[8]"] ;

// BL MUX U1006
// J4, LA32_N
set_property PACKAGE_PIN T11      [get_ports "mux_signals[7]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "mux_signals[7]"] ;
// J4, LA30_P
set_property PACKAGE_PIN V6       [get_ports "mux_signals[6]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "mux_signals[6]"] ;
// J4, LA30_N
set_property PACKAGE_PIN U6       [get_ports "mux_signals[5]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "mux_signals[5]"] ;
// J4, LA32_P
set_property PACKAGE_PIN U11      [get_ports "mux_signals[4]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "mux_signals[4]"] ;

// BL MUX U1016
// J4, LA28_N
set_property PACKAGE_PIN T6	      [get_ports "mux_signals[3]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "mux_signals[3]"] ;
// J4, LA24_P
set_property PACKAGE_PIN L12      [get_ports "mux_signals[2]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "mux_signals[2]"] ;
// J4, LA24_N
set_property PACKAGE_PIN K12      [get_ports "mux_signals[1]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "mux_signals[1]"] ;
// J4, LA28_P
set_property PACKAGE_PIN T7       [get_ports "mux_signals[0]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "mux_signals[0]"] ;

// RRAM mux_signals
// J1, LA27_N
set_property PACKAGE_PIN L10	  [get_ports "rram_signals[18]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "rram_signals[18]"] ;
// J1, LA27_P
set_property PACKAGE_PIN M10	  [get_ports "rram_signals[17]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "rram_signals[17]"] ;
// J1, LA18_N
set_property PACKAGE_PIN N8	      [get_ports "rram_signals[16]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "rram_signals[16]"] ;
// J1, LA18_P
set_property PACKAGE_PIN N9	      [get_ports "rram_signals[15]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "rram_signals[15]"] ;
// J1, LA14_N
set_property PACKAGE_PIN AC6	  [get_ports "rram_signals[14]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "rram_signals[14]"] ;
// J1, LA14_P
set_property PACKAGE_PIN AC7	  [get_ports "rram_signals[13]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "rram_signals[13]"] ;
// J1, LA10_N
set_property PACKAGE_PIN W4 	  [get_ports "rram_signals[12]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "rram_signals[12]"] ;
// J1, LA10_P
set_property PACKAGE_PIN W5 	  [get_ports "rram_signals[11]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "rram_signals[11]"] ;
// J1, LA06_N
set_property PACKAGE_PIN AC1 	  [get_ports "rram_signals[10]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "rram_signals[10]"] ;
// J1, LA06_P
set_property PACKAGE_PIN AC2 	  [get_ports "rram_signals[9]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "rram_signals[9]"] ;
// J2, LA26_N
set_property PACKAGE_PIN K15 	  [get_ports "rram_signals[8]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "rram_signals[8]"] ;
// J2, LA26_P
set_property PACKAGE_PIN L15 	  [get_ports "rram_signals[7]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "rram_signals[7]"] ;
// J2, LA23_N
set_property PACKAGE_PIN K16 	  [get_ports "rram_signals[6]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "rram_signals[6]"] ;
// J2, LA23_P
set_property PACKAGE_PIN L16 	  [get_ports "rram_signals[5]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "rram_signals[5]"] ;
// J2, LA17_N
set_property PACKAGE_PIN N11 	  [get_ports "rram_signals[4]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "rram_signals[4]"] ;
// J2, LA17_P
set_property PACKAGE_PIN P11	  [get_ports "rram_signals[3]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "rram_signals[3]"] ;
// J2, LA13_N
set_property PACKAGE_PIN AC8	  [get_ports "rram_signals[2]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "rram_signals[2]"] ;
// J2, LA13_P
set_property PACKAGE_PIN AB8	  [get_ports "rram_signals[1]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "rram_signals[1]"] ;
// J2, LA09_N
set_property PACKAGE_PIN W1 	  [get_ports "rram_signals[0]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "rram_signals[0]"] ;

// ADC
// FMC_HPC0_LA15_N
set_property PACKAGE_PIN Y9       [get_ports "CONVST_18"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "CONVST_18"] ;
// FMC_HPC0_LA19_N
set_property PACKAGE_PIN K13      [get_ports "RD_18"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "RD_18"] ;
// FMC_HPC0_LA19_P
set_property PACKAGE_PIN L13      [get_ports "EOC_18"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "EOC_18"] ;
// FMC_HPC0_LA21_P
set_property PACKAGE_PIN P12      [get_ports "PD_18"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "PD_18"] ;

// DAC U1004
// J2, LA09_P
set_property PACKAGE_PIN W2 	  [get_ports "dac_signals_4[3]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "dac_signals_4[3]"] ;
// J2, LA05_N
set_property PACKAGE_PIN AC3	  [get_ports "dac_signals_4[2]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "dac_signals_4[2]"] ;
// J2, LA05_P
set_property PACKAGE_PIN AB3	  [get_ports "dac_signals_4[1]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "dac_signals_4[1]"] ;
// J2, LA01_N
set_property PACKAGE_PIN AC4 	  [get_ports "dac_signals_4[0]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "dac_signals_4[0]"] ;

// DAC U1015
// J2, LA01_P
set_property PACKAGE_PIN AB4      [get_ports "dac_signals_15[3]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "dac_signals_15[3]"] ;
// J2, LA33_N
set_property PACKAGE_PIN V11	  [get_ports "dac_signals_15[2]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "dac_signals_15[2]"] ;
// J2, LA31_N
set_property PACKAGE_PIN V7		  [get_ports "dac_signals_15[1]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "dac_signals_15[1]"] ;
// J2, LA31_P
set_property PACKAGE_PIN V8 	  [get_ports "dac_signals_15[0]"] ;
set_property IOSTANDARD  LVCMOS18 [get_ports "dac_signals_15[0]"] ;