---
layout: archive
title: "CV"
permalink: /cv/
author_profile: true
redirect_from:
  - /resume
---
[Download Resume Here]()

Education
======
* M.S. in Electrical Engineering, Georgia Institute of Technology, 2028 (expected)
* B.S. in Electrical Engineering, University of California Davis, 2026 (expected)

Classes Taken
======
* VLSI Design
  * VLSI design methodologies for performance, power, and area
  * Transistor level layouts and circuit design, development of functional units
  * Physical design with CAD tools for layout, simulation, and verification

* Digital Integrated Circuits
  * Analysis and design of digital integrated circuits with emphasis on MOS logic circuit families
  * Logic gate construction, optimization for propagration delay, power consumption
  * Design of regenerative circuits, sequential elements, RAMs, ROMs, PLAs

* Low Power Digital Integrated Circuit Design
  * Design of low power acrhitectures, and logic styles
  * Analysis on power consumption, energy recovery, and leakage
  * Optimization of logic blocks for power and performance

* Hardware for Machine Learning
  * Fundamental concepts of deep learning, hardware accelerators, and hardware co-optimization
  * Analysis and of techniques for improving hardware efficiency during inference on deep learning networks
  * Design and optimization of systolic matrix multiplier blocks

* Computer Architecture
  * RISC-V ISA design and hardware module design
  * Analysis of cache performance and pipelining
  * Design of memory hierarchies

* Computer Architecture (graduate)
  * Modern techniques in software and hardware for high performance multiple processor systems
  * Advanced pipeline and memory hierarchy design to support multicore processors
  * Optimizating pipeline, and memory sharing among multiprocessors

* Digital Systems II
  * Design of digital systems in Verilog on FPGAs
  * Static timing analysis on implemented digital designs
  * Implementation of self checking testbenches to verify functionality

* Advanced Design Verification of Digital Systems
  * Design verification techniques for digital systems
  * Simulation-based design verification techniques
  * Formal verification techniques, including equivalence checking, model checking, and theorem proving

* Digital System Testing
  * Introduced several current techniques used to diagnose faults in both combinational and sequential circuits
  * D-algorithm random test generation for faults
  * Analysis of the effects of intermittent faults

