

================================================================
== Vitis HLS Report for 'cnn_Pipeline_1'
================================================================
* Date:           Tue Jan 28 19:05:37 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.915 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       44|       44|  0.440 us|  0.440 us|   44|   44|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       42|       42|        11|          1|          1|    33|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     30|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|    130|    120|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     36|    -|
|Register         |        -|   -|     99|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    229|    218|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |mul_6ns_8ns_13_1_1_U1   |mul_6ns_8ns_13_1_1   |        0|   0|    0|  41|    0|
    |urem_6ns_4ns_3_10_1_U2  |urem_6ns_4ns_3_10_1  |        0|   0|  130|  79|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |Total                   |                     |        0|   0|  130| 120|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln69_fu_194_p2   |         +|   0|  0|  14|           6|           1|
    |icmp_ln69_fu_200_p2  |      icmp|   0|  0|  14|           6|           6|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  30|          13|           9|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg       |   9|          2|    1|          2|
    |ap_sig_allocacmp_arrayinit_curidx_load  |   9|          2|    6|         12|
    |arrayinit_curidx_fu_58                  |   9|          2|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  36|          8|   14|         28|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |arrayinit_curidx_fu_58             |   6|   0|    6|          0|
    |tmp_reg_237                        |   4|   0|    4|          0|
    |trunc_ln69_reg_246                 |   3|   0|    3|          0|
    |tmp_reg_237                        |  64|  32|    4|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  99|  32|   39|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_1|  return value|
|pad_img0_address0    |  out|    6|   ap_memory|        pad_img0|         array|
|pad_img0_ce0         |  out|    1|   ap_memory|        pad_img0|         array|
|pad_img0_we0         |  out|    1|   ap_memory|        pad_img0|         array|
|pad_img0_d0          |  out|   24|   ap_memory|        pad_img0|         array|
|pad_img0_1_address0  |  out|    6|   ap_memory|      pad_img0_1|         array|
|pad_img0_1_ce0       |  out|    1|   ap_memory|      pad_img0_1|         array|
|pad_img0_1_we0       |  out|    1|   ap_memory|      pad_img0_1|         array|
|pad_img0_1_d0        |  out|   24|   ap_memory|      pad_img0_1|         array|
|pad_img0_2_address0  |  out|    6|   ap_memory|      pad_img0_2|         array|
|pad_img0_2_ce0       |  out|    1|   ap_memory|      pad_img0_2|         array|
|pad_img0_2_we0       |  out|    1|   ap_memory|      pad_img0_2|         array|
|pad_img0_2_d0        |  out|   24|   ap_memory|      pad_img0_2|         array|
|pad_img0_3_address0  |  out|    6|   ap_memory|      pad_img0_3|         array|
|pad_img0_3_ce0       |  out|    1|   ap_memory|      pad_img0_3|         array|
|pad_img0_3_we0       |  out|    1|   ap_memory|      pad_img0_3|         array|
|pad_img0_3_d0        |  out|   24|   ap_memory|      pad_img0_3|         array|
|pad_img0_4_address0  |  out|    6|   ap_memory|      pad_img0_4|         array|
|pad_img0_4_ce0       |  out|    1|   ap_memory|      pad_img0_4|         array|
|pad_img0_4_we0       |  out|    1|   ap_memory|      pad_img0_4|         array|
|pad_img0_4_d0        |  out|   24|   ap_memory|      pad_img0_4|         array|
|pad_img0_5_address0  |  out|    6|   ap_memory|      pad_img0_5|         array|
|pad_img0_5_ce0       |  out|    1|   ap_memory|      pad_img0_5|         array|
|pad_img0_5_we0       |  out|    1|   ap_memory|      pad_img0_5|         array|
|pad_img0_5_d0        |  out|   24|   ap_memory|      pad_img0_5|         array|
|pad_img0_6_address0  |  out|    6|   ap_memory|      pad_img0_6|         array|
|pad_img0_6_ce0       |  out|    1|   ap_memory|      pad_img0_6|         array|
|pad_img0_6_we0       |  out|    1|   ap_memory|      pad_img0_6|         array|
|pad_img0_6_d0        |  out|   24|   ap_memory|      pad_img0_6|         array|
+---------------------+-----+-----+------------+----------------+--------------+

