Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jan 23 23:31:51 2024
| Host         : LAPTOP-HLQDUBUP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (49)
7. checking multiple_clock (741)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (49)
--------------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (741)
--------------------------------
 There are 741 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.888        0.000                      0                 1756        0.075        0.000                      0                 1756        3.000        0.000                       0                   747  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk108mhz_ClkGen    {0.000 4.630}        9.259           108.000         
  clkfbout_ClkGen     {0.000 5.000}        10.000          100.000         
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk108mhz_ClkGen_1  {0.000 4.630}        9.259           108.000         
  clkfbout_ClkGen_1   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk108mhz_ClkGen          0.888        0.000                      0                 1756        0.148        0.000                      0                 1756        3.650        0.000                       0                   743  
  clkfbout_ClkGen                                                                                                                                                       7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk108mhz_ClkGen_1        0.889        0.000                      0                 1756        0.148        0.000                      0                 1756        3.650        0.000                       0                   743  
  clkfbout_ClkGen_1                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk108mhz_ClkGen_1  clk108mhz_ClkGen          0.888        0.000                      0                 1756        0.075        0.000                      0                 1756  
clk108mhz_ClkGen    clk108mhz_ClkGen_1        0.888        0.000                      0                 1756        0.075        0.000                      0                 1756  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk108mhz_ClkGen                        
(none)              clk108mhz_ClkGen_1                      
(none)              clkfbout_ClkGen                         
(none)              clkfbout_ClkGen_1                       
(none)                                  clk108mhz_ClkGen    
(none)                                  clk108mhz_ClkGen_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen
  To Clock:  clk108mhz_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack        0.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_obj/ROM_address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 2.620ns (34.255%)  route 5.028ns (65.745%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.690     2.851    spaceship/ROM_address_reg[10]_i_12_2[7]
    SLICE_X74Y137        LUT6 (Prop_lut6_I0_O)        0.332     3.183 r  spaceship/ROM_address[10]_i_33/O
                         net (fo=1, routed)           0.476     3.660    spaceship/ROM_address[10]_i_33_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.148 f  spaceship/ROM_address_reg[10]_i_12/CO[1]
                         net (fo=2, routed)           0.829     4.977    spaceship/drawer/spaceship_obj/ROM_address34_in
    SLICE_X71Y136        LUT4 (Prop_lut4_I1_O)        0.332     5.309 r  spaceship/valid_i_2/O
                         net (fo=2, routed)           0.426     5.735    VGA/vsync/ROM_address_reg[0]
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  VGA/vsync/ROM_address[10]_i_4/O
                         net (fo=1, routed)           0.159     6.017    VGA/hsync/ROM_address_reg[0]_0
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     6.141 r  VGA/hsync/ROM_address[10]_i_1__6/O
                         net (fo=22, routed)          0.662     6.803    drawer/spaceship_obj/ROM_address_reg[0]_0[0]
    SLICE_X62Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.490     7.728    drawer/spaceship_obj/clk108mhz
    SLICE_X62Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg[2]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.073     8.215    
    SLICE_X62Y136        FDRE (Setup_fdre_C_R)       -0.524     7.691    drawer/spaceship_obj/ROM_address_reg[2]
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_obj/ROM_address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 2.620ns (34.255%)  route 5.028ns (65.745%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.690     2.851    spaceship/ROM_address_reg[10]_i_12_2[7]
    SLICE_X74Y137        LUT6 (Prop_lut6_I0_O)        0.332     3.183 r  spaceship/ROM_address[10]_i_33/O
                         net (fo=1, routed)           0.476     3.660    spaceship/ROM_address[10]_i_33_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.148 f  spaceship/ROM_address_reg[10]_i_12/CO[1]
                         net (fo=2, routed)           0.829     4.977    spaceship/drawer/spaceship_obj/ROM_address34_in
    SLICE_X71Y136        LUT4 (Prop_lut4_I1_O)        0.332     5.309 r  spaceship/valid_i_2/O
                         net (fo=2, routed)           0.426     5.735    VGA/vsync/ROM_address_reg[0]
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  VGA/vsync/ROM_address[10]_i_4/O
                         net (fo=1, routed)           0.159     6.017    VGA/hsync/ROM_address_reg[0]_0
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     6.141 r  VGA/hsync/ROM_address[10]_i_1__6/O
                         net (fo=22, routed)          0.662     6.803    drawer/spaceship_obj/ROM_address_reg[0]_0[0]
    SLICE_X62Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.490     7.728    drawer/spaceship_obj/clk108mhz
    SLICE_X62Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg[3]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.073     8.215    
    SLICE_X62Y136        FDRE (Setup_fdre_C_R)       -0.524     7.691    drawer/spaceship_obj/ROM_address_reg[3]
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_obj/ROM_address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.755ns  (logic 2.470ns (31.849%)  route 5.285ns (68.151%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.912     3.073    drawer/star_obj/ROM_address_reg[12]_i_9_0[7]
    SLICE_X80Y138        LUT6 (Prop_lut6_I4_O)        0.332     3.405 r  drawer/star_obj/ROM_address[12]_i_28/O
                         net (fo=1, routed)           0.489     3.894    drawer/star_obj/ROM_address[12]_i_28_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.359 f  drawer/star_obj/ROM_address_reg[12]_i_10/CO[1]
                         net (fo=3, routed)           0.597     4.956    drawer/star_obj/ROM_address34_in
    SLICE_X77Y137        LUT4 (Prop_lut4_I1_O)        0.329     5.285 r  drawer/star_obj/ROM_address[12]_i_4/O
                         net (fo=1, routed)           0.517     5.802    VGA/hsync/ROM_address_reg[0]_1
    SLICE_X76Y137        LUT6 (Prop_lut6_I0_O)        0.124     5.926 r  VGA/hsync/ROM_address[12]_i_1/O
                         net (fo=26, routed)          0.984     6.910    drawer/star_obj/ROM_address_reg[0]_0[0]
    SLICE_X86Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.592     7.830    drawer/star_obj/clk108mhz
    SLICE_X86Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[2]/C
                         clock pessimism              0.560     8.390    
                         clock uncertainty           -0.073     8.317    
    SLICE_X86Y137        FDRE (Setup_fdre_C_R)       -0.429     7.888    drawer/star_obj/ROM_address_reg[2]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_obj/ROM_address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.755ns  (logic 2.470ns (31.849%)  route 5.285ns (68.151%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.912     3.073    drawer/star_obj/ROM_address_reg[12]_i_9_0[7]
    SLICE_X80Y138        LUT6 (Prop_lut6_I4_O)        0.332     3.405 r  drawer/star_obj/ROM_address[12]_i_28/O
                         net (fo=1, routed)           0.489     3.894    drawer/star_obj/ROM_address[12]_i_28_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.359 f  drawer/star_obj/ROM_address_reg[12]_i_10/CO[1]
                         net (fo=3, routed)           0.597     4.956    drawer/star_obj/ROM_address34_in
    SLICE_X77Y137        LUT4 (Prop_lut4_I1_O)        0.329     5.285 r  drawer/star_obj/ROM_address[12]_i_4/O
                         net (fo=1, routed)           0.517     5.802    VGA/hsync/ROM_address_reg[0]_1
    SLICE_X76Y137        LUT6 (Prop_lut6_I0_O)        0.124     5.926 r  VGA/hsync/ROM_address[12]_i_1/O
                         net (fo=26, routed)          0.984     6.910    drawer/star_obj/ROM_address_reg[0]_0[0]
    SLICE_X86Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.592     7.830    drawer/star_obj/clk108mhz
    SLICE_X86Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[4]/C
                         clock pessimism              0.560     8.390    
                         clock uncertainty           -0.073     8.317    
    SLICE_X86Y137        FDRE (Setup_fdre_C_R)       -0.429     7.888    drawer/star_obj/ROM_address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_obj/ROM_address_reg_rep[12]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.755ns  (logic 2.470ns (31.849%)  route 5.285ns (68.151%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.912     3.073    drawer/star_obj/ROM_address_reg[12]_i_9_0[7]
    SLICE_X80Y138        LUT6 (Prop_lut6_I4_O)        0.332     3.405 r  drawer/star_obj/ROM_address[12]_i_28/O
                         net (fo=1, routed)           0.489     3.894    drawer/star_obj/ROM_address[12]_i_28_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.359 f  drawer/star_obj/ROM_address_reg[12]_i_10/CO[1]
                         net (fo=3, routed)           0.597     4.956    drawer/star_obj/ROM_address34_in
    SLICE_X77Y137        LUT4 (Prop_lut4_I1_O)        0.329     5.285 r  drawer/star_obj/ROM_address[12]_i_4/O
                         net (fo=1, routed)           0.517     5.802    VGA/hsync/ROM_address_reg[0]_1
    SLICE_X76Y137        LUT6 (Prop_lut6_I0_O)        0.124     5.926 r  VGA/hsync/ROM_address[12]_i_1/O
                         net (fo=26, routed)          0.984     6.910    drawer/star_obj/ROM_address_reg[0]_0[0]
    SLICE_X86Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg_rep[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.592     7.830    drawer/star_obj/clk108mhz
    SLICE_X86Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg_rep[12]/C
                         clock pessimism              0.560     8.390    
                         clock uncertainty           -0.073     8.317    
    SLICE_X86Y137        FDRE (Setup_fdre_C_R)       -0.429     7.888    drawer/star_obj/ROM_address_reg_rep[12]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_obj/ROM_address_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.751ns  (logic 2.470ns (31.867%)  route 5.281ns (68.133%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.912     3.073    drawer/star_obj/ROM_address_reg[12]_i_9_0[7]
    SLICE_X80Y138        LUT6 (Prop_lut6_I4_O)        0.332     3.405 r  drawer/star_obj/ROM_address[12]_i_28/O
                         net (fo=1, routed)           0.489     3.894    drawer/star_obj/ROM_address[12]_i_28_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.359 f  drawer/star_obj/ROM_address_reg[12]_i_10/CO[1]
                         net (fo=3, routed)           0.597     4.956    drawer/star_obj/ROM_address34_in
    SLICE_X77Y137        LUT4 (Prop_lut4_I1_O)        0.329     5.285 r  drawer/star_obj/ROM_address[12]_i_4/O
                         net (fo=1, routed)           0.517     5.802    VGA/hsync/ROM_address_reg[0]_1
    SLICE_X76Y137        LUT6 (Prop_lut6_I0_O)        0.124     5.926 r  VGA/hsync/ROM_address[12]_i_1/O
                         net (fo=26, routed)          0.980     6.906    drawer/star_obj/ROM_address_reg[0]_0[0]
    SLICE_X87Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.592     7.830    drawer/star_obj/clk108mhz
    SLICE_X87Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[12]/C
                         clock pessimism              0.560     8.390    
                         clock uncertainty           -0.073     8.317    
    SLICE_X87Y137        FDRE (Setup_fdre_C_R)       -0.429     7.888    drawer/star_obj/ROM_address_reg[12]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_obj/ROM_address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.751ns  (logic 2.470ns (31.867%)  route 5.281ns (68.133%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.912     3.073    drawer/star_obj/ROM_address_reg[12]_i_9_0[7]
    SLICE_X80Y138        LUT6 (Prop_lut6_I4_O)        0.332     3.405 r  drawer/star_obj/ROM_address[12]_i_28/O
                         net (fo=1, routed)           0.489     3.894    drawer/star_obj/ROM_address[12]_i_28_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.359 f  drawer/star_obj/ROM_address_reg[12]_i_10/CO[1]
                         net (fo=3, routed)           0.597     4.956    drawer/star_obj/ROM_address34_in
    SLICE_X77Y137        LUT4 (Prop_lut4_I1_O)        0.329     5.285 r  drawer/star_obj/ROM_address[12]_i_4/O
                         net (fo=1, routed)           0.517     5.802    VGA/hsync/ROM_address_reg[0]_1
    SLICE_X76Y137        LUT6 (Prop_lut6_I0_O)        0.124     5.926 r  VGA/hsync/ROM_address[12]_i_1/O
                         net (fo=26, routed)          0.980     6.906    drawer/star_obj/ROM_address_reg[0]_0[0]
    SLICE_X87Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.592     7.830    drawer/star_obj/clk108mhz
    SLICE_X87Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[3]/C
                         clock pessimism              0.560     8.390    
                         clock uncertainty           -0.073     8.317    
    SLICE_X87Y137        FDRE (Setup_fdre_C_R)       -0.429     7.888    drawer/star_obj/ROM_address_reg[3]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_obj/ROM_address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 2.620ns (34.255%)  route 5.028ns (65.745%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.690     2.851    spaceship/ROM_address_reg[10]_i_12_2[7]
    SLICE_X74Y137        LUT6 (Prop_lut6_I0_O)        0.332     3.183 r  spaceship/ROM_address[10]_i_33/O
                         net (fo=1, routed)           0.476     3.660    spaceship/ROM_address[10]_i_33_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.148 f  spaceship/ROM_address_reg[10]_i_12/CO[1]
                         net (fo=2, routed)           0.829     4.977    spaceship/drawer/spaceship_obj/ROM_address34_in
    SLICE_X71Y136        LUT4 (Prop_lut4_I1_O)        0.332     5.309 r  spaceship/valid_i_2/O
                         net (fo=2, routed)           0.426     5.735    VGA/vsync/ROM_address_reg[0]
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  VGA/vsync/ROM_address[10]_i_4/O
                         net (fo=1, routed)           0.159     6.017    VGA/hsync/ROM_address_reg[0]_0
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     6.141 r  VGA/hsync/ROM_address[10]_i_1__6/O
                         net (fo=22, routed)          0.662     6.803    drawer/spaceship_obj/ROM_address_reg[0]_0[0]
    SLICE_X63Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.490     7.728    drawer/spaceship_obj/clk108mhz
    SLICE_X63Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg_rep[0]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.073     8.215    
    SLICE_X63Y136        FDRE (Setup_fdre_C_R)       -0.429     7.786    drawer/spaceship_obj/ROM_address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_obj/ROM_address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 2.620ns (34.255%)  route 5.028ns (65.745%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.690     2.851    spaceship/ROM_address_reg[10]_i_12_2[7]
    SLICE_X74Y137        LUT6 (Prop_lut6_I0_O)        0.332     3.183 r  spaceship/ROM_address[10]_i_33/O
                         net (fo=1, routed)           0.476     3.660    spaceship/ROM_address[10]_i_33_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.148 f  spaceship/ROM_address_reg[10]_i_12/CO[1]
                         net (fo=2, routed)           0.829     4.977    spaceship/drawer/spaceship_obj/ROM_address34_in
    SLICE_X71Y136        LUT4 (Prop_lut4_I1_O)        0.332     5.309 r  spaceship/valid_i_2/O
                         net (fo=2, routed)           0.426     5.735    VGA/vsync/ROM_address_reg[0]
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  VGA/vsync/ROM_address[10]_i_4/O
                         net (fo=1, routed)           0.159     6.017    VGA/hsync/ROM_address_reg[0]_0
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     6.141 r  VGA/hsync/ROM_address[10]_i_1__6/O
                         net (fo=22, routed)          0.662     6.803    drawer/spaceship_obj/ROM_address_reg[0]_0[0]
    SLICE_X63Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.490     7.728    drawer/spaceship_obj/clk108mhz
    SLICE_X63Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg_rep[1]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.073     8.215    
    SLICE_X63Y136        FDRE (Setup_fdre_C_R)       -0.429     7.786    drawer/spaceship_obj/ROM_address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_obj/ROM_address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 2.620ns (34.255%)  route 5.028ns (65.745%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.690     2.851    spaceship/ROM_address_reg[10]_i_12_2[7]
    SLICE_X74Y137        LUT6 (Prop_lut6_I0_O)        0.332     3.183 r  spaceship/ROM_address[10]_i_33/O
                         net (fo=1, routed)           0.476     3.660    spaceship/ROM_address[10]_i_33_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.148 f  spaceship/ROM_address_reg[10]_i_12/CO[1]
                         net (fo=2, routed)           0.829     4.977    spaceship/drawer/spaceship_obj/ROM_address34_in
    SLICE_X71Y136        LUT4 (Prop_lut4_I1_O)        0.332     5.309 r  spaceship/valid_i_2/O
                         net (fo=2, routed)           0.426     5.735    VGA/vsync/ROM_address_reg[0]
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  VGA/vsync/ROM_address[10]_i_4/O
                         net (fo=1, routed)           0.159     6.017    VGA/hsync/ROM_address_reg[0]_0
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     6.141 r  VGA/hsync/ROM_address[10]_i_1__6/O
                         net (fo=22, routed)          0.662     6.803    drawer/spaceship_obj/ROM_address_reg[0]_0[0]
    SLICE_X63Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.490     7.728    drawer/spaceship_obj/clk108mhz
    SLICE_X63Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg_rep[2]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.073     8.215    
    SLICE_X63Y136        FDRE (Setup_fdre_C_R)       -0.429     7.786    drawer/spaceship_obj/ROM_address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 microphone/bits_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.066%)  route 0.066ns (31.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.593    -0.571    microphone/clk108mhz
    SLICE_X82Y131        FDRE                                         r  microphone/bits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  microphone/bits_reg[2]/Q
                         net (fo=3, routed)           0.066    -0.364    microphone/p_1_in[3]
    SLICE_X83Y131        FDRE                                         r  microphone/bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.863    -0.810    microphone/clk108mhz
    SLICE_X83Y131        FDRE                                         r  microphone/bits_reg[3]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X83Y131        FDRE (Hold_fdre_C_D)         0.046    -0.512    microphone/bits_reg[3]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_send_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.595    -0.569    accelerometer/adxl/clk108mhz
    SLICE_X84Y116        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  accelerometer/adxl/command_regiset_reg[2][2]/Q
                         net (fo=1, routed)           0.049    -0.356    accelerometer/adxl/command_regiset_reg[2]_0[2]
    SLICE_X85Y116        FDRE                                         r  accelerometer/adxl/data_send_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.865    -0.808    accelerometer/adxl/clk108mhz
    SLICE_X85Y116        FDRE                                         r  accelerometer/adxl/data_send_reg[2]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X85Y116        FDRE (Hold_fdre_C_D)         0.047    -0.509    accelerometer/adxl/data_send_reg[2]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 score/seven_seg/anodes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/seven_seg/anodes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.588    -0.576    score/seven_seg/clk108mhz
    SLICE_X75Y112        FDRE                                         r  score/seven_seg/anodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  score/seven_seg/anodes_reg[0]/Q
                         net (fo=6, routed)           0.110    -0.325    score/seven_seg/ROTATE_LEFT[1]
    SLICE_X74Y112        LUT3 (Prop_lut3_I0_O)        0.048    -0.277 r  score/seven_seg/anodes[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    score/seven_seg/anodes[1]_i_1_n_0
    SLICE_X74Y112        FDRE                                         r  score/seven_seg/anodes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.860    -0.813    score/seven_seg/clk108mhz
    SLICE_X74Y112        FDRE                                         r  score/seven_seg/anodes_reg[1]/C
                         clock pessimism              0.250    -0.563    
    SLICE_X74Y112        FDRE (Hold_fdre_C_D)         0.133    -0.430    score/seven_seg/anodes_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 microphone/bits_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/value_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.590    -0.574    microphone/clk108mhz
    SLICE_X79Y136        FDRE                                         r  microphone/bits_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  microphone/bits_reg[20]/Q
                         net (fo=1, routed)           0.117    -0.316    microphone/p_1_in[21]
    SLICE_X80Y136        FDRE                                         r  microphone/value_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.862    -0.810    microphone/clk108mhz
    SLICE_X80Y136        FDRE                                         r  microphone/value_reg[20]/C
                         clock pessimism              0.275    -0.535    
    SLICE_X80Y136        FDRE (Hold_fdre_C_D)         0.063    -0.472    microphone/value_reg[20]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 microphone/value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_pos_x_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.566%)  route 0.085ns (31.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.594    -0.570    microphone/clk108mhz
    SLICE_X82Y132        FDRE                                         r  microphone/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  microphone/value_reg[8]/Q
                         net (fo=6, routed)           0.085    -0.344    microphone/rand_value[8]
    SLICE_X83Y132        LUT6 (Prop_lut6_I5_O)        0.045    -0.299 r  microphone/star_pos_x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    drawer/D[9]
    SLICE_X83Y132        FDSE                                         r  drawer/star_pos_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.863    -0.809    drawer/clk108mhz
    SLICE_X83Y132        FDSE                                         r  drawer/star_pos_x_reg[9]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X83Y132        FDSE (Hold_fdse_C_D)         0.092    -0.465    drawer/star_pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 accelerometer/adxl/current_state_controller_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/current_state_controller_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.679%)  route 0.122ns (39.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.590    -0.574    accelerometer/adxl/clk108mhz
    SLICE_X79Y114        FDRE                                         r  accelerometer/adxl/current_state_controller_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  accelerometer/adxl/current_state_controller_reg[2]/Q
                         net (fo=10, routed)          0.122    -0.311    accelerometer/adxl/reset_sample_rate_counter
    SLICE_X78Y114        LUT4 (Prop_lut4_I2_O)        0.048    -0.263 r  accelerometer/adxl/current_state_controller[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    accelerometer/adxl/next_state_controller__1[9]
    SLICE_X78Y114        FDRE                                         r  accelerometer/adxl/current_state_controller_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.860    -0.812    accelerometer/adxl/clk108mhz
    SLICE_X78Y114        FDRE                                         r  accelerometer/adxl/current_state_controller_reg[9]/C
                         clock pessimism              0.251    -0.561    
    SLICE_X78Y114        FDRE (Hold_fdre_C_D)         0.131    -0.430    accelerometer/adxl/current_state_controller_reg[9]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 microphone/bits_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/value_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.216%)  route 0.129ns (47.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.590    -0.574    microphone/clk108mhz
    SLICE_X79Y136        FDRE                                         r  microphone/bits_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  microphone/bits_reg[19]/Q
                         net (fo=2, routed)           0.129    -0.304    microphone/p_1_in[20]
    SLICE_X80Y136        FDRE                                         r  microphone/value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.862    -0.810    microphone/clk108mhz
    SLICE_X80Y136        FDRE                                         r  microphone/value_reg[19]/C
                         clock pessimism              0.275    -0.535    
    SLICE_X80Y136        FDRE (Hold_fdre_C_D)         0.063    -0.472    microphone/value_reg[19]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y121        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  accelerometer/adxl/spi/data_out_reg[5]/Q
                         net (fo=1, routed)           0.117    -0.329    accelerometer/adxl/data_out[5]
    SLICE_X88Y121        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.860    -0.812    accelerometer/adxl/clk108mhz
    SLICE_X88Y121        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][5]_srl4/CLK
                         clock pessimism              0.252    -0.560    
    SLICE_X88Y121        SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.497    accelerometer/adxl/data_register_reg[3][5]_srl4
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][6]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y121        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  accelerometer/adxl/spi/data_out_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.329    accelerometer/adxl/data_out[6]
    SLICE_X88Y121        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][6]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.860    -0.812    accelerometer/adxl/clk108mhz
    SLICE_X88Y121        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][6]_srl4/CLK
                         clock pessimism              0.252    -0.560    
    SLICE_X88Y121        SRL16E (Hold_srl16e_CLK_D)
                                                      0.062    -0.498    accelerometer/adxl/data_register_reg[3][6]_srl4
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X87Y121        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/spi/data_out_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.316    accelerometer/adxl/data_out[0]
    SLICE_X86Y120        FDRE                                         r  accelerometer/adxl/data_register_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.861    -0.811    accelerometer/adxl/clk108mhz
    SLICE_X86Y120        FDRE                                         r  accelerometer/adxl/data_register_reg[0][0]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X86Y120        FDRE (Hold_fdre_C_D)         0.070    -0.488    accelerometer/adxl/data_register_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108mhz_ClkGen
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk108/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   clk108/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X74Y138    VGA/hsync/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X76Y138    VGA/hsync/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X74Y138    VGA/hsync/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X74Y138    VGA/hsync/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X76Y139    VGA/hsync/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X76Y139    VGA/hsync/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X74Y139    VGA/hsync/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X76Y139    VGA/hsync/count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y118    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y118    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y118    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y118    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen
  To Clock:  clkfbout_ClkGen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk108/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk108/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen_1
  To Clock:  clk108mhz_ClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack        0.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_obj/ROM_address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 2.620ns (34.255%)  route 5.028ns (65.745%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.690     2.851    spaceship/ROM_address_reg[10]_i_12_2[7]
    SLICE_X74Y137        LUT6 (Prop_lut6_I0_O)        0.332     3.183 r  spaceship/ROM_address[10]_i_33/O
                         net (fo=1, routed)           0.476     3.660    spaceship/ROM_address[10]_i_33_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.148 f  spaceship/ROM_address_reg[10]_i_12/CO[1]
                         net (fo=2, routed)           0.829     4.977    spaceship/drawer/spaceship_obj/ROM_address34_in
    SLICE_X71Y136        LUT4 (Prop_lut4_I1_O)        0.332     5.309 r  spaceship/valid_i_2/O
                         net (fo=2, routed)           0.426     5.735    VGA/vsync/ROM_address_reg[0]
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  VGA/vsync/ROM_address[10]_i_4/O
                         net (fo=1, routed)           0.159     6.017    VGA/hsync/ROM_address_reg[0]_0
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     6.141 r  VGA/hsync/ROM_address[10]_i_1__6/O
                         net (fo=22, routed)          0.662     6.803    drawer/spaceship_obj/ROM_address_reg[0]_0[0]
    SLICE_X62Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.490     7.728    drawer/spaceship_obj/clk108mhz
    SLICE_X62Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg[2]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.072     8.216    
    SLICE_X62Y136        FDRE (Setup_fdre_C_R)       -0.524     7.692    drawer/spaceship_obj/ROM_address_reg[2]
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_obj/ROM_address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 2.620ns (34.255%)  route 5.028ns (65.745%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.690     2.851    spaceship/ROM_address_reg[10]_i_12_2[7]
    SLICE_X74Y137        LUT6 (Prop_lut6_I0_O)        0.332     3.183 r  spaceship/ROM_address[10]_i_33/O
                         net (fo=1, routed)           0.476     3.660    spaceship/ROM_address[10]_i_33_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.148 f  spaceship/ROM_address_reg[10]_i_12/CO[1]
                         net (fo=2, routed)           0.829     4.977    spaceship/drawer/spaceship_obj/ROM_address34_in
    SLICE_X71Y136        LUT4 (Prop_lut4_I1_O)        0.332     5.309 r  spaceship/valid_i_2/O
                         net (fo=2, routed)           0.426     5.735    VGA/vsync/ROM_address_reg[0]
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  VGA/vsync/ROM_address[10]_i_4/O
                         net (fo=1, routed)           0.159     6.017    VGA/hsync/ROM_address_reg[0]_0
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     6.141 r  VGA/hsync/ROM_address[10]_i_1__6/O
                         net (fo=22, routed)          0.662     6.803    drawer/spaceship_obj/ROM_address_reg[0]_0[0]
    SLICE_X62Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.490     7.728    drawer/spaceship_obj/clk108mhz
    SLICE_X62Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg[3]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.072     8.216    
    SLICE_X62Y136        FDRE (Setup_fdre_C_R)       -0.524     7.692    drawer/spaceship_obj/ROM_address_reg[3]
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_obj/ROM_address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.755ns  (logic 2.470ns (31.849%)  route 5.285ns (68.151%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.912     3.073    drawer/star_obj/ROM_address_reg[12]_i_9_0[7]
    SLICE_X80Y138        LUT6 (Prop_lut6_I4_O)        0.332     3.405 r  drawer/star_obj/ROM_address[12]_i_28/O
                         net (fo=1, routed)           0.489     3.894    drawer/star_obj/ROM_address[12]_i_28_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.359 f  drawer/star_obj/ROM_address_reg[12]_i_10/CO[1]
                         net (fo=3, routed)           0.597     4.956    drawer/star_obj/ROM_address34_in
    SLICE_X77Y137        LUT4 (Prop_lut4_I1_O)        0.329     5.285 r  drawer/star_obj/ROM_address[12]_i_4/O
                         net (fo=1, routed)           0.517     5.802    VGA/hsync/ROM_address_reg[0]_1
    SLICE_X76Y137        LUT6 (Prop_lut6_I0_O)        0.124     5.926 r  VGA/hsync/ROM_address[12]_i_1/O
                         net (fo=26, routed)          0.984     6.910    drawer/star_obj/ROM_address_reg[0]_0[0]
    SLICE_X86Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.592     7.830    drawer/star_obj/clk108mhz
    SLICE_X86Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[2]/C
                         clock pessimism              0.560     8.390    
                         clock uncertainty           -0.072     8.318    
    SLICE_X86Y137        FDRE (Setup_fdre_C_R)       -0.429     7.889    drawer/star_obj/ROM_address_reg[2]
  -------------------------------------------------------------------
                         required time                          7.889    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_obj/ROM_address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.755ns  (logic 2.470ns (31.849%)  route 5.285ns (68.151%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.912     3.073    drawer/star_obj/ROM_address_reg[12]_i_9_0[7]
    SLICE_X80Y138        LUT6 (Prop_lut6_I4_O)        0.332     3.405 r  drawer/star_obj/ROM_address[12]_i_28/O
                         net (fo=1, routed)           0.489     3.894    drawer/star_obj/ROM_address[12]_i_28_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.359 f  drawer/star_obj/ROM_address_reg[12]_i_10/CO[1]
                         net (fo=3, routed)           0.597     4.956    drawer/star_obj/ROM_address34_in
    SLICE_X77Y137        LUT4 (Prop_lut4_I1_O)        0.329     5.285 r  drawer/star_obj/ROM_address[12]_i_4/O
                         net (fo=1, routed)           0.517     5.802    VGA/hsync/ROM_address_reg[0]_1
    SLICE_X76Y137        LUT6 (Prop_lut6_I0_O)        0.124     5.926 r  VGA/hsync/ROM_address[12]_i_1/O
                         net (fo=26, routed)          0.984     6.910    drawer/star_obj/ROM_address_reg[0]_0[0]
    SLICE_X86Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.592     7.830    drawer/star_obj/clk108mhz
    SLICE_X86Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[4]/C
                         clock pessimism              0.560     8.390    
                         clock uncertainty           -0.072     8.318    
    SLICE_X86Y137        FDRE (Setup_fdre_C_R)       -0.429     7.889    drawer/star_obj/ROM_address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.889    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_obj/ROM_address_reg_rep[12]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.755ns  (logic 2.470ns (31.849%)  route 5.285ns (68.151%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.912     3.073    drawer/star_obj/ROM_address_reg[12]_i_9_0[7]
    SLICE_X80Y138        LUT6 (Prop_lut6_I4_O)        0.332     3.405 r  drawer/star_obj/ROM_address[12]_i_28/O
                         net (fo=1, routed)           0.489     3.894    drawer/star_obj/ROM_address[12]_i_28_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.359 f  drawer/star_obj/ROM_address_reg[12]_i_10/CO[1]
                         net (fo=3, routed)           0.597     4.956    drawer/star_obj/ROM_address34_in
    SLICE_X77Y137        LUT4 (Prop_lut4_I1_O)        0.329     5.285 r  drawer/star_obj/ROM_address[12]_i_4/O
                         net (fo=1, routed)           0.517     5.802    VGA/hsync/ROM_address_reg[0]_1
    SLICE_X76Y137        LUT6 (Prop_lut6_I0_O)        0.124     5.926 r  VGA/hsync/ROM_address[12]_i_1/O
                         net (fo=26, routed)          0.984     6.910    drawer/star_obj/ROM_address_reg[0]_0[0]
    SLICE_X86Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg_rep[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.592     7.830    drawer/star_obj/clk108mhz
    SLICE_X86Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg_rep[12]/C
                         clock pessimism              0.560     8.390    
                         clock uncertainty           -0.072     8.318    
    SLICE_X86Y137        FDRE (Setup_fdre_C_R)       -0.429     7.889    drawer/star_obj/ROM_address_reg_rep[12]
  -------------------------------------------------------------------
                         required time                          7.889    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_obj/ROM_address_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.751ns  (logic 2.470ns (31.867%)  route 5.281ns (68.133%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.912     3.073    drawer/star_obj/ROM_address_reg[12]_i_9_0[7]
    SLICE_X80Y138        LUT6 (Prop_lut6_I4_O)        0.332     3.405 r  drawer/star_obj/ROM_address[12]_i_28/O
                         net (fo=1, routed)           0.489     3.894    drawer/star_obj/ROM_address[12]_i_28_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.359 f  drawer/star_obj/ROM_address_reg[12]_i_10/CO[1]
                         net (fo=3, routed)           0.597     4.956    drawer/star_obj/ROM_address34_in
    SLICE_X77Y137        LUT4 (Prop_lut4_I1_O)        0.329     5.285 r  drawer/star_obj/ROM_address[12]_i_4/O
                         net (fo=1, routed)           0.517     5.802    VGA/hsync/ROM_address_reg[0]_1
    SLICE_X76Y137        LUT6 (Prop_lut6_I0_O)        0.124     5.926 r  VGA/hsync/ROM_address[12]_i_1/O
                         net (fo=26, routed)          0.980     6.906    drawer/star_obj/ROM_address_reg[0]_0[0]
    SLICE_X87Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.592     7.830    drawer/star_obj/clk108mhz
    SLICE_X87Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[12]/C
                         clock pessimism              0.560     8.390    
                         clock uncertainty           -0.072     8.318    
    SLICE_X87Y137        FDRE (Setup_fdre_C_R)       -0.429     7.889    drawer/star_obj/ROM_address_reg[12]
  -------------------------------------------------------------------
                         required time                          7.889    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_obj/ROM_address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.751ns  (logic 2.470ns (31.867%)  route 5.281ns (68.133%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.912     3.073    drawer/star_obj/ROM_address_reg[12]_i_9_0[7]
    SLICE_X80Y138        LUT6 (Prop_lut6_I4_O)        0.332     3.405 r  drawer/star_obj/ROM_address[12]_i_28/O
                         net (fo=1, routed)           0.489     3.894    drawer/star_obj/ROM_address[12]_i_28_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.359 f  drawer/star_obj/ROM_address_reg[12]_i_10/CO[1]
                         net (fo=3, routed)           0.597     4.956    drawer/star_obj/ROM_address34_in
    SLICE_X77Y137        LUT4 (Prop_lut4_I1_O)        0.329     5.285 r  drawer/star_obj/ROM_address[12]_i_4/O
                         net (fo=1, routed)           0.517     5.802    VGA/hsync/ROM_address_reg[0]_1
    SLICE_X76Y137        LUT6 (Prop_lut6_I0_O)        0.124     5.926 r  VGA/hsync/ROM_address[12]_i_1/O
                         net (fo=26, routed)          0.980     6.906    drawer/star_obj/ROM_address_reg[0]_0[0]
    SLICE_X87Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.592     7.830    drawer/star_obj/clk108mhz
    SLICE_X87Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[3]/C
                         clock pessimism              0.560     8.390    
                         clock uncertainty           -0.072     8.318    
    SLICE_X87Y137        FDRE (Setup_fdre_C_R)       -0.429     7.889    drawer/star_obj/ROM_address_reg[3]
  -------------------------------------------------------------------
                         required time                          7.889    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_obj/ROM_address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 2.620ns (34.255%)  route 5.028ns (65.745%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.690     2.851    spaceship/ROM_address_reg[10]_i_12_2[7]
    SLICE_X74Y137        LUT6 (Prop_lut6_I0_O)        0.332     3.183 r  spaceship/ROM_address[10]_i_33/O
                         net (fo=1, routed)           0.476     3.660    spaceship/ROM_address[10]_i_33_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.148 f  spaceship/ROM_address_reg[10]_i_12/CO[1]
                         net (fo=2, routed)           0.829     4.977    spaceship/drawer/spaceship_obj/ROM_address34_in
    SLICE_X71Y136        LUT4 (Prop_lut4_I1_O)        0.332     5.309 r  spaceship/valid_i_2/O
                         net (fo=2, routed)           0.426     5.735    VGA/vsync/ROM_address_reg[0]
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  VGA/vsync/ROM_address[10]_i_4/O
                         net (fo=1, routed)           0.159     6.017    VGA/hsync/ROM_address_reg[0]_0
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     6.141 r  VGA/hsync/ROM_address[10]_i_1__6/O
                         net (fo=22, routed)          0.662     6.803    drawer/spaceship_obj/ROM_address_reg[0]_0[0]
    SLICE_X63Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.490     7.728    drawer/spaceship_obj/clk108mhz
    SLICE_X63Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg_rep[0]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.072     8.216    
    SLICE_X63Y136        FDRE (Setup_fdre_C_R)       -0.429     7.787    drawer/spaceship_obj/ROM_address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          7.787    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_obj/ROM_address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 2.620ns (34.255%)  route 5.028ns (65.745%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.690     2.851    spaceship/ROM_address_reg[10]_i_12_2[7]
    SLICE_X74Y137        LUT6 (Prop_lut6_I0_O)        0.332     3.183 r  spaceship/ROM_address[10]_i_33/O
                         net (fo=1, routed)           0.476     3.660    spaceship/ROM_address[10]_i_33_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.148 f  spaceship/ROM_address_reg[10]_i_12/CO[1]
                         net (fo=2, routed)           0.829     4.977    spaceship/drawer/spaceship_obj/ROM_address34_in
    SLICE_X71Y136        LUT4 (Prop_lut4_I1_O)        0.332     5.309 r  spaceship/valid_i_2/O
                         net (fo=2, routed)           0.426     5.735    VGA/vsync/ROM_address_reg[0]
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  VGA/vsync/ROM_address[10]_i_4/O
                         net (fo=1, routed)           0.159     6.017    VGA/hsync/ROM_address_reg[0]_0
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     6.141 r  VGA/hsync/ROM_address[10]_i_1__6/O
                         net (fo=22, routed)          0.662     6.803    drawer/spaceship_obj/ROM_address_reg[0]_0[0]
    SLICE_X63Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.490     7.728    drawer/spaceship_obj/clk108mhz
    SLICE_X63Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg_rep[1]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.072     8.216    
    SLICE_X63Y136        FDRE (Setup_fdre_C_R)       -0.429     7.787    drawer/spaceship_obj/ROM_address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          7.787    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_obj/ROM_address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 2.620ns (34.255%)  route 5.028ns (65.745%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.690     2.851    spaceship/ROM_address_reg[10]_i_12_2[7]
    SLICE_X74Y137        LUT6 (Prop_lut6_I0_O)        0.332     3.183 r  spaceship/ROM_address[10]_i_33/O
                         net (fo=1, routed)           0.476     3.660    spaceship/ROM_address[10]_i_33_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.148 f  spaceship/ROM_address_reg[10]_i_12/CO[1]
                         net (fo=2, routed)           0.829     4.977    spaceship/drawer/spaceship_obj/ROM_address34_in
    SLICE_X71Y136        LUT4 (Prop_lut4_I1_O)        0.332     5.309 r  spaceship/valid_i_2/O
                         net (fo=2, routed)           0.426     5.735    VGA/vsync/ROM_address_reg[0]
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  VGA/vsync/ROM_address[10]_i_4/O
                         net (fo=1, routed)           0.159     6.017    VGA/hsync/ROM_address_reg[0]_0
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     6.141 r  VGA/hsync/ROM_address[10]_i_1__6/O
                         net (fo=22, routed)          0.662     6.803    drawer/spaceship_obj/ROM_address_reg[0]_0[0]
    SLICE_X63Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.490     7.728    drawer/spaceship_obj/clk108mhz
    SLICE_X63Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg_rep[2]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.072     8.216    
    SLICE_X63Y136        FDRE (Setup_fdre_C_R)       -0.429     7.787    drawer/spaceship_obj/ROM_address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          7.787    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 microphone/bits_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.066%)  route 0.066ns (31.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.593    -0.571    microphone/clk108mhz
    SLICE_X82Y131        FDRE                                         r  microphone/bits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  microphone/bits_reg[2]/Q
                         net (fo=3, routed)           0.066    -0.364    microphone/p_1_in[3]
    SLICE_X83Y131        FDRE                                         r  microphone/bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.863    -0.810    microphone/clk108mhz
    SLICE_X83Y131        FDRE                                         r  microphone/bits_reg[3]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X83Y131        FDRE (Hold_fdre_C_D)         0.046    -0.512    microphone/bits_reg[3]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_send_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.595    -0.569    accelerometer/adxl/clk108mhz
    SLICE_X84Y116        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  accelerometer/adxl/command_regiset_reg[2][2]/Q
                         net (fo=1, routed)           0.049    -0.356    accelerometer/adxl/command_regiset_reg[2]_0[2]
    SLICE_X85Y116        FDRE                                         r  accelerometer/adxl/data_send_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.865    -0.808    accelerometer/adxl/clk108mhz
    SLICE_X85Y116        FDRE                                         r  accelerometer/adxl/data_send_reg[2]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X85Y116        FDRE (Hold_fdre_C_D)         0.047    -0.509    accelerometer/adxl/data_send_reg[2]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 score/seven_seg/anodes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/seven_seg/anodes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.588    -0.576    score/seven_seg/clk108mhz
    SLICE_X75Y112        FDRE                                         r  score/seven_seg/anodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  score/seven_seg/anodes_reg[0]/Q
                         net (fo=6, routed)           0.110    -0.325    score/seven_seg/ROTATE_LEFT[1]
    SLICE_X74Y112        LUT3 (Prop_lut3_I0_O)        0.048    -0.277 r  score/seven_seg/anodes[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    score/seven_seg/anodes[1]_i_1_n_0
    SLICE_X74Y112        FDRE                                         r  score/seven_seg/anodes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.860    -0.813    score/seven_seg/clk108mhz
    SLICE_X74Y112        FDRE                                         r  score/seven_seg/anodes_reg[1]/C
                         clock pessimism              0.250    -0.563    
    SLICE_X74Y112        FDRE (Hold_fdre_C_D)         0.133    -0.430    score/seven_seg/anodes_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 microphone/bits_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/value_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.590    -0.574    microphone/clk108mhz
    SLICE_X79Y136        FDRE                                         r  microphone/bits_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  microphone/bits_reg[20]/Q
                         net (fo=1, routed)           0.117    -0.316    microphone/p_1_in[21]
    SLICE_X80Y136        FDRE                                         r  microphone/value_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.862    -0.810    microphone/clk108mhz
    SLICE_X80Y136        FDRE                                         r  microphone/value_reg[20]/C
                         clock pessimism              0.275    -0.535    
    SLICE_X80Y136        FDRE (Hold_fdre_C_D)         0.063    -0.472    microphone/value_reg[20]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 microphone/value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_pos_x_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.566%)  route 0.085ns (31.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.594    -0.570    microphone/clk108mhz
    SLICE_X82Y132        FDRE                                         r  microphone/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  microphone/value_reg[8]/Q
                         net (fo=6, routed)           0.085    -0.344    microphone/rand_value[8]
    SLICE_X83Y132        LUT6 (Prop_lut6_I5_O)        0.045    -0.299 r  microphone/star_pos_x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    drawer/D[9]
    SLICE_X83Y132        FDSE                                         r  drawer/star_pos_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.863    -0.809    drawer/clk108mhz
    SLICE_X83Y132        FDSE                                         r  drawer/star_pos_x_reg[9]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X83Y132        FDSE (Hold_fdse_C_D)         0.092    -0.465    drawer/star_pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 accelerometer/adxl/current_state_controller_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/current_state_controller_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.679%)  route 0.122ns (39.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.590    -0.574    accelerometer/adxl/clk108mhz
    SLICE_X79Y114        FDRE                                         r  accelerometer/adxl/current_state_controller_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  accelerometer/adxl/current_state_controller_reg[2]/Q
                         net (fo=10, routed)          0.122    -0.311    accelerometer/adxl/reset_sample_rate_counter
    SLICE_X78Y114        LUT4 (Prop_lut4_I2_O)        0.048    -0.263 r  accelerometer/adxl/current_state_controller[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    accelerometer/adxl/next_state_controller__1[9]
    SLICE_X78Y114        FDRE                                         r  accelerometer/adxl/current_state_controller_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.860    -0.812    accelerometer/adxl/clk108mhz
    SLICE_X78Y114        FDRE                                         r  accelerometer/adxl/current_state_controller_reg[9]/C
                         clock pessimism              0.251    -0.561    
    SLICE_X78Y114        FDRE (Hold_fdre_C_D)         0.131    -0.430    accelerometer/adxl/current_state_controller_reg[9]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 microphone/bits_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/value_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.216%)  route 0.129ns (47.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.590    -0.574    microphone/clk108mhz
    SLICE_X79Y136        FDRE                                         r  microphone/bits_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  microphone/bits_reg[19]/Q
                         net (fo=2, routed)           0.129    -0.304    microphone/p_1_in[20]
    SLICE_X80Y136        FDRE                                         r  microphone/value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.862    -0.810    microphone/clk108mhz
    SLICE_X80Y136        FDRE                                         r  microphone/value_reg[19]/C
                         clock pessimism              0.275    -0.535    
    SLICE_X80Y136        FDRE (Hold_fdre_C_D)         0.063    -0.472    microphone/value_reg[19]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y121        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  accelerometer/adxl/spi/data_out_reg[5]/Q
                         net (fo=1, routed)           0.117    -0.329    accelerometer/adxl/data_out[5]
    SLICE_X88Y121        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.860    -0.812    accelerometer/adxl/clk108mhz
    SLICE_X88Y121        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][5]_srl4/CLK
                         clock pessimism              0.252    -0.560    
    SLICE_X88Y121        SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.497    accelerometer/adxl/data_register_reg[3][5]_srl4
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][6]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y121        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  accelerometer/adxl/spi/data_out_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.329    accelerometer/adxl/data_out[6]
    SLICE_X88Y121        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][6]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.860    -0.812    accelerometer/adxl/clk108mhz
    SLICE_X88Y121        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][6]_srl4/CLK
                         clock pessimism              0.252    -0.560    
    SLICE_X88Y121        SRL16E (Hold_srl16e_CLK_D)
                                                      0.062    -0.498    accelerometer/adxl/data_register_reg[3][6]_srl4
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X87Y121        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/spi/data_out_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.316    accelerometer/adxl/data_out[0]
    SLICE_X86Y120        FDRE                                         r  accelerometer/adxl/data_register_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.861    -0.811    accelerometer/adxl/clk108mhz
    SLICE_X86Y120        FDRE                                         r  accelerometer/adxl/data_register_reg[0][0]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X86Y120        FDRE (Hold_fdre_C_D)         0.070    -0.488    accelerometer/adxl/data_register_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108mhz_ClkGen_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk108/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   clk108/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X74Y138    VGA/hsync/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X76Y138    VGA/hsync/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X74Y138    VGA/hsync/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X74Y138    VGA/hsync/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X76Y139    VGA/hsync/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X76Y139    VGA/hsync/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X74Y139    VGA/hsync/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X76Y139    VGA/hsync/count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y118    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y118    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y118    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y118    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y121    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen_1
  To Clock:  clkfbout_ClkGen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk108/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk108/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen_1
  To Clock:  clk108mhz_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack        0.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_obj/ROM_address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 2.620ns (34.255%)  route 5.028ns (65.745%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.690     2.851    spaceship/ROM_address_reg[10]_i_12_2[7]
    SLICE_X74Y137        LUT6 (Prop_lut6_I0_O)        0.332     3.183 r  spaceship/ROM_address[10]_i_33/O
                         net (fo=1, routed)           0.476     3.660    spaceship/ROM_address[10]_i_33_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.148 f  spaceship/ROM_address_reg[10]_i_12/CO[1]
                         net (fo=2, routed)           0.829     4.977    spaceship/drawer/spaceship_obj/ROM_address34_in
    SLICE_X71Y136        LUT4 (Prop_lut4_I1_O)        0.332     5.309 r  spaceship/valid_i_2/O
                         net (fo=2, routed)           0.426     5.735    VGA/vsync/ROM_address_reg[0]
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  VGA/vsync/ROM_address[10]_i_4/O
                         net (fo=1, routed)           0.159     6.017    VGA/hsync/ROM_address_reg[0]_0
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     6.141 r  VGA/hsync/ROM_address[10]_i_1__6/O
                         net (fo=22, routed)          0.662     6.803    drawer/spaceship_obj/ROM_address_reg[0]_0[0]
    SLICE_X62Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.490     7.728    drawer/spaceship_obj/clk108mhz
    SLICE_X62Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg[2]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.073     8.215    
    SLICE_X62Y136        FDRE (Setup_fdre_C_R)       -0.524     7.691    drawer/spaceship_obj/ROM_address_reg[2]
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_obj/ROM_address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 2.620ns (34.255%)  route 5.028ns (65.745%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.690     2.851    spaceship/ROM_address_reg[10]_i_12_2[7]
    SLICE_X74Y137        LUT6 (Prop_lut6_I0_O)        0.332     3.183 r  spaceship/ROM_address[10]_i_33/O
                         net (fo=1, routed)           0.476     3.660    spaceship/ROM_address[10]_i_33_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.148 f  spaceship/ROM_address_reg[10]_i_12/CO[1]
                         net (fo=2, routed)           0.829     4.977    spaceship/drawer/spaceship_obj/ROM_address34_in
    SLICE_X71Y136        LUT4 (Prop_lut4_I1_O)        0.332     5.309 r  spaceship/valid_i_2/O
                         net (fo=2, routed)           0.426     5.735    VGA/vsync/ROM_address_reg[0]
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  VGA/vsync/ROM_address[10]_i_4/O
                         net (fo=1, routed)           0.159     6.017    VGA/hsync/ROM_address_reg[0]_0
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     6.141 r  VGA/hsync/ROM_address[10]_i_1__6/O
                         net (fo=22, routed)          0.662     6.803    drawer/spaceship_obj/ROM_address_reg[0]_0[0]
    SLICE_X62Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.490     7.728    drawer/spaceship_obj/clk108mhz
    SLICE_X62Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg[3]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.073     8.215    
    SLICE_X62Y136        FDRE (Setup_fdre_C_R)       -0.524     7.691    drawer/spaceship_obj/ROM_address_reg[3]
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_obj/ROM_address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.755ns  (logic 2.470ns (31.849%)  route 5.285ns (68.151%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.912     3.073    drawer/star_obj/ROM_address_reg[12]_i_9_0[7]
    SLICE_X80Y138        LUT6 (Prop_lut6_I4_O)        0.332     3.405 r  drawer/star_obj/ROM_address[12]_i_28/O
                         net (fo=1, routed)           0.489     3.894    drawer/star_obj/ROM_address[12]_i_28_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.359 f  drawer/star_obj/ROM_address_reg[12]_i_10/CO[1]
                         net (fo=3, routed)           0.597     4.956    drawer/star_obj/ROM_address34_in
    SLICE_X77Y137        LUT4 (Prop_lut4_I1_O)        0.329     5.285 r  drawer/star_obj/ROM_address[12]_i_4/O
                         net (fo=1, routed)           0.517     5.802    VGA/hsync/ROM_address_reg[0]_1
    SLICE_X76Y137        LUT6 (Prop_lut6_I0_O)        0.124     5.926 r  VGA/hsync/ROM_address[12]_i_1/O
                         net (fo=26, routed)          0.984     6.910    drawer/star_obj/ROM_address_reg[0]_0[0]
    SLICE_X86Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.592     7.830    drawer/star_obj/clk108mhz
    SLICE_X86Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[2]/C
                         clock pessimism              0.560     8.390    
                         clock uncertainty           -0.073     8.317    
    SLICE_X86Y137        FDRE (Setup_fdre_C_R)       -0.429     7.888    drawer/star_obj/ROM_address_reg[2]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_obj/ROM_address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.755ns  (logic 2.470ns (31.849%)  route 5.285ns (68.151%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.912     3.073    drawer/star_obj/ROM_address_reg[12]_i_9_0[7]
    SLICE_X80Y138        LUT6 (Prop_lut6_I4_O)        0.332     3.405 r  drawer/star_obj/ROM_address[12]_i_28/O
                         net (fo=1, routed)           0.489     3.894    drawer/star_obj/ROM_address[12]_i_28_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.359 f  drawer/star_obj/ROM_address_reg[12]_i_10/CO[1]
                         net (fo=3, routed)           0.597     4.956    drawer/star_obj/ROM_address34_in
    SLICE_X77Y137        LUT4 (Prop_lut4_I1_O)        0.329     5.285 r  drawer/star_obj/ROM_address[12]_i_4/O
                         net (fo=1, routed)           0.517     5.802    VGA/hsync/ROM_address_reg[0]_1
    SLICE_X76Y137        LUT6 (Prop_lut6_I0_O)        0.124     5.926 r  VGA/hsync/ROM_address[12]_i_1/O
                         net (fo=26, routed)          0.984     6.910    drawer/star_obj/ROM_address_reg[0]_0[0]
    SLICE_X86Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.592     7.830    drawer/star_obj/clk108mhz
    SLICE_X86Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[4]/C
                         clock pessimism              0.560     8.390    
                         clock uncertainty           -0.073     8.317    
    SLICE_X86Y137        FDRE (Setup_fdre_C_R)       -0.429     7.888    drawer/star_obj/ROM_address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_obj/ROM_address_reg_rep[12]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.755ns  (logic 2.470ns (31.849%)  route 5.285ns (68.151%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.912     3.073    drawer/star_obj/ROM_address_reg[12]_i_9_0[7]
    SLICE_X80Y138        LUT6 (Prop_lut6_I4_O)        0.332     3.405 r  drawer/star_obj/ROM_address[12]_i_28/O
                         net (fo=1, routed)           0.489     3.894    drawer/star_obj/ROM_address[12]_i_28_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.359 f  drawer/star_obj/ROM_address_reg[12]_i_10/CO[1]
                         net (fo=3, routed)           0.597     4.956    drawer/star_obj/ROM_address34_in
    SLICE_X77Y137        LUT4 (Prop_lut4_I1_O)        0.329     5.285 r  drawer/star_obj/ROM_address[12]_i_4/O
                         net (fo=1, routed)           0.517     5.802    VGA/hsync/ROM_address_reg[0]_1
    SLICE_X76Y137        LUT6 (Prop_lut6_I0_O)        0.124     5.926 r  VGA/hsync/ROM_address[12]_i_1/O
                         net (fo=26, routed)          0.984     6.910    drawer/star_obj/ROM_address_reg[0]_0[0]
    SLICE_X86Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg_rep[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.592     7.830    drawer/star_obj/clk108mhz
    SLICE_X86Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg_rep[12]/C
                         clock pessimism              0.560     8.390    
                         clock uncertainty           -0.073     8.317    
    SLICE_X86Y137        FDRE (Setup_fdre_C_R)       -0.429     7.888    drawer/star_obj/ROM_address_reg_rep[12]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_obj/ROM_address_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.751ns  (logic 2.470ns (31.867%)  route 5.281ns (68.133%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.912     3.073    drawer/star_obj/ROM_address_reg[12]_i_9_0[7]
    SLICE_X80Y138        LUT6 (Prop_lut6_I4_O)        0.332     3.405 r  drawer/star_obj/ROM_address[12]_i_28/O
                         net (fo=1, routed)           0.489     3.894    drawer/star_obj/ROM_address[12]_i_28_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.359 f  drawer/star_obj/ROM_address_reg[12]_i_10/CO[1]
                         net (fo=3, routed)           0.597     4.956    drawer/star_obj/ROM_address34_in
    SLICE_X77Y137        LUT4 (Prop_lut4_I1_O)        0.329     5.285 r  drawer/star_obj/ROM_address[12]_i_4/O
                         net (fo=1, routed)           0.517     5.802    VGA/hsync/ROM_address_reg[0]_1
    SLICE_X76Y137        LUT6 (Prop_lut6_I0_O)        0.124     5.926 r  VGA/hsync/ROM_address[12]_i_1/O
                         net (fo=26, routed)          0.980     6.906    drawer/star_obj/ROM_address_reg[0]_0[0]
    SLICE_X87Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.592     7.830    drawer/star_obj/clk108mhz
    SLICE_X87Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[12]/C
                         clock pessimism              0.560     8.390    
                         clock uncertainty           -0.073     8.317    
    SLICE_X87Y137        FDRE (Setup_fdre_C_R)       -0.429     7.888    drawer/star_obj/ROM_address_reg[12]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_obj/ROM_address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.751ns  (logic 2.470ns (31.867%)  route 5.281ns (68.133%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.912     3.073    drawer/star_obj/ROM_address_reg[12]_i_9_0[7]
    SLICE_X80Y138        LUT6 (Prop_lut6_I4_O)        0.332     3.405 r  drawer/star_obj/ROM_address[12]_i_28/O
                         net (fo=1, routed)           0.489     3.894    drawer/star_obj/ROM_address[12]_i_28_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.359 f  drawer/star_obj/ROM_address_reg[12]_i_10/CO[1]
                         net (fo=3, routed)           0.597     4.956    drawer/star_obj/ROM_address34_in
    SLICE_X77Y137        LUT4 (Prop_lut4_I1_O)        0.329     5.285 r  drawer/star_obj/ROM_address[12]_i_4/O
                         net (fo=1, routed)           0.517     5.802    VGA/hsync/ROM_address_reg[0]_1
    SLICE_X76Y137        LUT6 (Prop_lut6_I0_O)        0.124     5.926 r  VGA/hsync/ROM_address[12]_i_1/O
                         net (fo=26, routed)          0.980     6.906    drawer/star_obj/ROM_address_reg[0]_0[0]
    SLICE_X87Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.592     7.830    drawer/star_obj/clk108mhz
    SLICE_X87Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[3]/C
                         clock pessimism              0.560     8.390    
                         clock uncertainty           -0.073     8.317    
    SLICE_X87Y137        FDRE (Setup_fdre_C_R)       -0.429     7.888    drawer/star_obj/ROM_address_reg[3]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_obj/ROM_address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 2.620ns (34.255%)  route 5.028ns (65.745%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.690     2.851    spaceship/ROM_address_reg[10]_i_12_2[7]
    SLICE_X74Y137        LUT6 (Prop_lut6_I0_O)        0.332     3.183 r  spaceship/ROM_address[10]_i_33/O
                         net (fo=1, routed)           0.476     3.660    spaceship/ROM_address[10]_i_33_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.148 f  spaceship/ROM_address_reg[10]_i_12/CO[1]
                         net (fo=2, routed)           0.829     4.977    spaceship/drawer/spaceship_obj/ROM_address34_in
    SLICE_X71Y136        LUT4 (Prop_lut4_I1_O)        0.332     5.309 r  spaceship/valid_i_2/O
                         net (fo=2, routed)           0.426     5.735    VGA/vsync/ROM_address_reg[0]
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  VGA/vsync/ROM_address[10]_i_4/O
                         net (fo=1, routed)           0.159     6.017    VGA/hsync/ROM_address_reg[0]_0
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     6.141 r  VGA/hsync/ROM_address[10]_i_1__6/O
                         net (fo=22, routed)          0.662     6.803    drawer/spaceship_obj/ROM_address_reg[0]_0[0]
    SLICE_X63Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.490     7.728    drawer/spaceship_obj/clk108mhz
    SLICE_X63Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg_rep[0]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.073     8.215    
    SLICE_X63Y136        FDRE (Setup_fdre_C_R)       -0.429     7.786    drawer/spaceship_obj/ROM_address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_obj/ROM_address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 2.620ns (34.255%)  route 5.028ns (65.745%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.690     2.851    spaceship/ROM_address_reg[10]_i_12_2[7]
    SLICE_X74Y137        LUT6 (Prop_lut6_I0_O)        0.332     3.183 r  spaceship/ROM_address[10]_i_33/O
                         net (fo=1, routed)           0.476     3.660    spaceship/ROM_address[10]_i_33_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.148 f  spaceship/ROM_address_reg[10]_i_12/CO[1]
                         net (fo=2, routed)           0.829     4.977    spaceship/drawer/spaceship_obj/ROM_address34_in
    SLICE_X71Y136        LUT4 (Prop_lut4_I1_O)        0.332     5.309 r  spaceship/valid_i_2/O
                         net (fo=2, routed)           0.426     5.735    VGA/vsync/ROM_address_reg[0]
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  VGA/vsync/ROM_address[10]_i_4/O
                         net (fo=1, routed)           0.159     6.017    VGA/hsync/ROM_address_reg[0]_0
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     6.141 r  VGA/hsync/ROM_address[10]_i_1__6/O
                         net (fo=22, routed)          0.662     6.803    drawer/spaceship_obj/ROM_address_reg[0]_0[0]
    SLICE_X63Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.490     7.728    drawer/spaceship_obj/clk108mhz
    SLICE_X63Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg_rep[1]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.073     8.215    
    SLICE_X63Y136        FDRE (Setup_fdre_C_R)       -0.429     7.786    drawer/spaceship_obj/ROM_address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_obj/ROM_address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 2.620ns (34.255%)  route 5.028ns (65.745%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.690     2.851    spaceship/ROM_address_reg[10]_i_12_2[7]
    SLICE_X74Y137        LUT6 (Prop_lut6_I0_O)        0.332     3.183 r  spaceship/ROM_address[10]_i_33/O
                         net (fo=1, routed)           0.476     3.660    spaceship/ROM_address[10]_i_33_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.148 f  spaceship/ROM_address_reg[10]_i_12/CO[1]
                         net (fo=2, routed)           0.829     4.977    spaceship/drawer/spaceship_obj/ROM_address34_in
    SLICE_X71Y136        LUT4 (Prop_lut4_I1_O)        0.332     5.309 r  spaceship/valid_i_2/O
                         net (fo=2, routed)           0.426     5.735    VGA/vsync/ROM_address_reg[0]
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  VGA/vsync/ROM_address[10]_i_4/O
                         net (fo=1, routed)           0.159     6.017    VGA/hsync/ROM_address_reg[0]_0
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     6.141 r  VGA/hsync/ROM_address[10]_i_1__6/O
                         net (fo=22, routed)          0.662     6.803    drawer/spaceship_obj/ROM_address_reg[0]_0[0]
    SLICE_X63Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.490     7.728    drawer/spaceship_obj/clk108mhz
    SLICE_X63Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg_rep[2]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.073     8.215    
    SLICE_X63Y136        FDRE (Setup_fdre_C_R)       -0.429     7.786    drawer/spaceship_obj/ROM_address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 microphone/bits_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.066%)  route 0.066ns (31.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.593    -0.571    microphone/clk108mhz
    SLICE_X82Y131        FDRE                                         r  microphone/bits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  microphone/bits_reg[2]/Q
                         net (fo=3, routed)           0.066    -0.364    microphone/p_1_in[3]
    SLICE_X83Y131        FDRE                                         r  microphone/bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.863    -0.810    microphone/clk108mhz
    SLICE_X83Y131        FDRE                                         r  microphone/bits_reg[3]/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.073    -0.485    
    SLICE_X83Y131        FDRE (Hold_fdre_C_D)         0.046    -0.439    microphone/bits_reg[3]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_send_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.595    -0.569    accelerometer/adxl/clk108mhz
    SLICE_X84Y116        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  accelerometer/adxl/command_regiset_reg[2][2]/Q
                         net (fo=1, routed)           0.049    -0.356    accelerometer/adxl/command_regiset_reg[2]_0[2]
    SLICE_X85Y116        FDRE                                         r  accelerometer/adxl/data_send_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.865    -0.808    accelerometer/adxl/clk108mhz
    SLICE_X85Y116        FDRE                                         r  accelerometer/adxl/data_send_reg[2]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.073    -0.483    
    SLICE_X85Y116        FDRE (Hold_fdre_C_D)         0.047    -0.436    accelerometer/adxl/data_send_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 score/seven_seg/anodes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/seven_seg/anodes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.588    -0.576    score/seven_seg/clk108mhz
    SLICE_X75Y112        FDRE                                         r  score/seven_seg/anodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  score/seven_seg/anodes_reg[0]/Q
                         net (fo=6, routed)           0.110    -0.325    score/seven_seg/ROTATE_LEFT[1]
    SLICE_X74Y112        LUT3 (Prop_lut3_I0_O)        0.048    -0.277 r  score/seven_seg/anodes[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    score/seven_seg/anodes[1]_i_1_n_0
    SLICE_X74Y112        FDRE                                         r  score/seven_seg/anodes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.860    -0.813    score/seven_seg/clk108mhz
    SLICE_X74Y112        FDRE                                         r  score/seven_seg/anodes_reg[1]/C
                         clock pessimism              0.250    -0.563    
                         clock uncertainty            0.073    -0.490    
    SLICE_X74Y112        FDRE (Hold_fdre_C_D)         0.133    -0.357    score/seven_seg/anodes_reg[1]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 microphone/bits_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/value_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.590    -0.574    microphone/clk108mhz
    SLICE_X79Y136        FDRE                                         r  microphone/bits_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  microphone/bits_reg[20]/Q
                         net (fo=1, routed)           0.117    -0.316    microphone/p_1_in[21]
    SLICE_X80Y136        FDRE                                         r  microphone/value_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.862    -0.810    microphone/clk108mhz
    SLICE_X80Y136        FDRE                                         r  microphone/value_reg[20]/C
                         clock pessimism              0.275    -0.535    
                         clock uncertainty            0.073    -0.462    
    SLICE_X80Y136        FDRE (Hold_fdre_C_D)         0.063    -0.399    microphone/value_reg[20]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 microphone/value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_pos_x_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.566%)  route 0.085ns (31.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.594    -0.570    microphone/clk108mhz
    SLICE_X82Y132        FDRE                                         r  microphone/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  microphone/value_reg[8]/Q
                         net (fo=6, routed)           0.085    -0.344    microphone/rand_value[8]
    SLICE_X83Y132        LUT6 (Prop_lut6_I5_O)        0.045    -0.299 r  microphone/star_pos_x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    drawer/D[9]
    SLICE_X83Y132        FDSE                                         r  drawer/star_pos_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.863    -0.809    drawer/clk108mhz
    SLICE_X83Y132        FDSE                                         r  drawer/star_pos_x_reg[9]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.073    -0.484    
    SLICE_X83Y132        FDSE (Hold_fdse_C_D)         0.092    -0.392    drawer/star_pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 accelerometer/adxl/current_state_controller_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/current_state_controller_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.679%)  route 0.122ns (39.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.590    -0.574    accelerometer/adxl/clk108mhz
    SLICE_X79Y114        FDRE                                         r  accelerometer/adxl/current_state_controller_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  accelerometer/adxl/current_state_controller_reg[2]/Q
                         net (fo=10, routed)          0.122    -0.311    accelerometer/adxl/reset_sample_rate_counter
    SLICE_X78Y114        LUT4 (Prop_lut4_I2_O)        0.048    -0.263 r  accelerometer/adxl/current_state_controller[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    accelerometer/adxl/next_state_controller__1[9]
    SLICE_X78Y114        FDRE                                         r  accelerometer/adxl/current_state_controller_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.860    -0.812    accelerometer/adxl/clk108mhz
    SLICE_X78Y114        FDRE                                         r  accelerometer/adxl/current_state_controller_reg[9]/C
                         clock pessimism              0.251    -0.561    
                         clock uncertainty            0.073    -0.488    
    SLICE_X78Y114        FDRE (Hold_fdre_C_D)         0.131    -0.357    accelerometer/adxl/current_state_controller_reg[9]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 microphone/bits_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/value_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.216%)  route 0.129ns (47.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.590    -0.574    microphone/clk108mhz
    SLICE_X79Y136        FDRE                                         r  microphone/bits_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  microphone/bits_reg[19]/Q
                         net (fo=2, routed)           0.129    -0.304    microphone/p_1_in[20]
    SLICE_X80Y136        FDRE                                         r  microphone/value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.862    -0.810    microphone/clk108mhz
    SLICE_X80Y136        FDRE                                         r  microphone/value_reg[19]/C
                         clock pessimism              0.275    -0.535    
                         clock uncertainty            0.073    -0.462    
    SLICE_X80Y136        FDRE (Hold_fdre_C_D)         0.063    -0.399    microphone/value_reg[19]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y121        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  accelerometer/adxl/spi/data_out_reg[5]/Q
                         net (fo=1, routed)           0.117    -0.329    accelerometer/adxl/data_out[5]
    SLICE_X88Y121        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.860    -0.812    accelerometer/adxl/clk108mhz
    SLICE_X88Y121        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][5]_srl4/CLK
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.073    -0.487    
    SLICE_X88Y121        SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.424    accelerometer/adxl/data_register_reg[3][5]_srl4
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][6]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y121        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  accelerometer/adxl/spi/data_out_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.329    accelerometer/adxl/data_out[6]
    SLICE_X88Y121        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][6]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.860    -0.812    accelerometer/adxl/clk108mhz
    SLICE_X88Y121        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][6]_srl4/CLK
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.073    -0.487    
    SLICE_X88Y121        SRL16E (Hold_srl16e_CLK_D)
                                                      0.062    -0.425    accelerometer/adxl/data_register_reg[3][6]_srl4
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X87Y121        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/spi/data_out_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.316    accelerometer/adxl/data_out[0]
    SLICE_X86Y120        FDRE                                         r  accelerometer/adxl/data_register_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.861    -0.811    accelerometer/adxl/clk108mhz
    SLICE_X86Y120        FDRE                                         r  accelerometer/adxl/data_register_reg[0][0]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.073    -0.485    
    SLICE_X86Y120        FDRE (Hold_fdre_C_D)         0.070    -0.415    accelerometer/adxl/data_register_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen
  To Clock:  clk108mhz_ClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack        0.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_obj/ROM_address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 2.620ns (34.255%)  route 5.028ns (65.745%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.690     2.851    spaceship/ROM_address_reg[10]_i_12_2[7]
    SLICE_X74Y137        LUT6 (Prop_lut6_I0_O)        0.332     3.183 r  spaceship/ROM_address[10]_i_33/O
                         net (fo=1, routed)           0.476     3.660    spaceship/ROM_address[10]_i_33_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.148 f  spaceship/ROM_address_reg[10]_i_12/CO[1]
                         net (fo=2, routed)           0.829     4.977    spaceship/drawer/spaceship_obj/ROM_address34_in
    SLICE_X71Y136        LUT4 (Prop_lut4_I1_O)        0.332     5.309 r  spaceship/valid_i_2/O
                         net (fo=2, routed)           0.426     5.735    VGA/vsync/ROM_address_reg[0]
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  VGA/vsync/ROM_address[10]_i_4/O
                         net (fo=1, routed)           0.159     6.017    VGA/hsync/ROM_address_reg[0]_0
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     6.141 r  VGA/hsync/ROM_address[10]_i_1__6/O
                         net (fo=22, routed)          0.662     6.803    drawer/spaceship_obj/ROM_address_reg[0]_0[0]
    SLICE_X62Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.490     7.728    drawer/spaceship_obj/clk108mhz
    SLICE_X62Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg[2]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.073     8.215    
    SLICE_X62Y136        FDRE (Setup_fdre_C_R)       -0.524     7.691    drawer/spaceship_obj/ROM_address_reg[2]
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_obj/ROM_address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 2.620ns (34.255%)  route 5.028ns (65.745%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.690     2.851    spaceship/ROM_address_reg[10]_i_12_2[7]
    SLICE_X74Y137        LUT6 (Prop_lut6_I0_O)        0.332     3.183 r  spaceship/ROM_address[10]_i_33/O
                         net (fo=1, routed)           0.476     3.660    spaceship/ROM_address[10]_i_33_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.148 f  spaceship/ROM_address_reg[10]_i_12/CO[1]
                         net (fo=2, routed)           0.829     4.977    spaceship/drawer/spaceship_obj/ROM_address34_in
    SLICE_X71Y136        LUT4 (Prop_lut4_I1_O)        0.332     5.309 r  spaceship/valid_i_2/O
                         net (fo=2, routed)           0.426     5.735    VGA/vsync/ROM_address_reg[0]
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  VGA/vsync/ROM_address[10]_i_4/O
                         net (fo=1, routed)           0.159     6.017    VGA/hsync/ROM_address_reg[0]_0
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     6.141 r  VGA/hsync/ROM_address[10]_i_1__6/O
                         net (fo=22, routed)          0.662     6.803    drawer/spaceship_obj/ROM_address_reg[0]_0[0]
    SLICE_X62Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.490     7.728    drawer/spaceship_obj/clk108mhz
    SLICE_X62Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg[3]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.073     8.215    
    SLICE_X62Y136        FDRE (Setup_fdre_C_R)       -0.524     7.691    drawer/spaceship_obj/ROM_address_reg[3]
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_obj/ROM_address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.755ns  (logic 2.470ns (31.849%)  route 5.285ns (68.151%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.912     3.073    drawer/star_obj/ROM_address_reg[12]_i_9_0[7]
    SLICE_X80Y138        LUT6 (Prop_lut6_I4_O)        0.332     3.405 r  drawer/star_obj/ROM_address[12]_i_28/O
                         net (fo=1, routed)           0.489     3.894    drawer/star_obj/ROM_address[12]_i_28_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.359 f  drawer/star_obj/ROM_address_reg[12]_i_10/CO[1]
                         net (fo=3, routed)           0.597     4.956    drawer/star_obj/ROM_address34_in
    SLICE_X77Y137        LUT4 (Prop_lut4_I1_O)        0.329     5.285 r  drawer/star_obj/ROM_address[12]_i_4/O
                         net (fo=1, routed)           0.517     5.802    VGA/hsync/ROM_address_reg[0]_1
    SLICE_X76Y137        LUT6 (Prop_lut6_I0_O)        0.124     5.926 r  VGA/hsync/ROM_address[12]_i_1/O
                         net (fo=26, routed)          0.984     6.910    drawer/star_obj/ROM_address_reg[0]_0[0]
    SLICE_X86Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.592     7.830    drawer/star_obj/clk108mhz
    SLICE_X86Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[2]/C
                         clock pessimism              0.560     8.390    
                         clock uncertainty           -0.073     8.317    
    SLICE_X86Y137        FDRE (Setup_fdre_C_R)       -0.429     7.888    drawer/star_obj/ROM_address_reg[2]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_obj/ROM_address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.755ns  (logic 2.470ns (31.849%)  route 5.285ns (68.151%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.912     3.073    drawer/star_obj/ROM_address_reg[12]_i_9_0[7]
    SLICE_X80Y138        LUT6 (Prop_lut6_I4_O)        0.332     3.405 r  drawer/star_obj/ROM_address[12]_i_28/O
                         net (fo=1, routed)           0.489     3.894    drawer/star_obj/ROM_address[12]_i_28_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.359 f  drawer/star_obj/ROM_address_reg[12]_i_10/CO[1]
                         net (fo=3, routed)           0.597     4.956    drawer/star_obj/ROM_address34_in
    SLICE_X77Y137        LUT4 (Prop_lut4_I1_O)        0.329     5.285 r  drawer/star_obj/ROM_address[12]_i_4/O
                         net (fo=1, routed)           0.517     5.802    VGA/hsync/ROM_address_reg[0]_1
    SLICE_X76Y137        LUT6 (Prop_lut6_I0_O)        0.124     5.926 r  VGA/hsync/ROM_address[12]_i_1/O
                         net (fo=26, routed)          0.984     6.910    drawer/star_obj/ROM_address_reg[0]_0[0]
    SLICE_X86Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.592     7.830    drawer/star_obj/clk108mhz
    SLICE_X86Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[4]/C
                         clock pessimism              0.560     8.390    
                         clock uncertainty           -0.073     8.317    
    SLICE_X86Y137        FDRE (Setup_fdre_C_R)       -0.429     7.888    drawer/star_obj/ROM_address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_obj/ROM_address_reg_rep[12]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.755ns  (logic 2.470ns (31.849%)  route 5.285ns (68.151%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.912     3.073    drawer/star_obj/ROM_address_reg[12]_i_9_0[7]
    SLICE_X80Y138        LUT6 (Prop_lut6_I4_O)        0.332     3.405 r  drawer/star_obj/ROM_address[12]_i_28/O
                         net (fo=1, routed)           0.489     3.894    drawer/star_obj/ROM_address[12]_i_28_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.359 f  drawer/star_obj/ROM_address_reg[12]_i_10/CO[1]
                         net (fo=3, routed)           0.597     4.956    drawer/star_obj/ROM_address34_in
    SLICE_X77Y137        LUT4 (Prop_lut4_I1_O)        0.329     5.285 r  drawer/star_obj/ROM_address[12]_i_4/O
                         net (fo=1, routed)           0.517     5.802    VGA/hsync/ROM_address_reg[0]_1
    SLICE_X76Y137        LUT6 (Prop_lut6_I0_O)        0.124     5.926 r  VGA/hsync/ROM_address[12]_i_1/O
                         net (fo=26, routed)          0.984     6.910    drawer/star_obj/ROM_address_reg[0]_0[0]
    SLICE_X86Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg_rep[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.592     7.830    drawer/star_obj/clk108mhz
    SLICE_X86Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg_rep[12]/C
                         clock pessimism              0.560     8.390    
                         clock uncertainty           -0.073     8.317    
    SLICE_X86Y137        FDRE (Setup_fdre_C_R)       -0.429     7.888    drawer/star_obj/ROM_address_reg_rep[12]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_obj/ROM_address_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.751ns  (logic 2.470ns (31.867%)  route 5.281ns (68.133%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.912     3.073    drawer/star_obj/ROM_address_reg[12]_i_9_0[7]
    SLICE_X80Y138        LUT6 (Prop_lut6_I4_O)        0.332     3.405 r  drawer/star_obj/ROM_address[12]_i_28/O
                         net (fo=1, routed)           0.489     3.894    drawer/star_obj/ROM_address[12]_i_28_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.359 f  drawer/star_obj/ROM_address_reg[12]_i_10/CO[1]
                         net (fo=3, routed)           0.597     4.956    drawer/star_obj/ROM_address34_in
    SLICE_X77Y137        LUT4 (Prop_lut4_I1_O)        0.329     5.285 r  drawer/star_obj/ROM_address[12]_i_4/O
                         net (fo=1, routed)           0.517     5.802    VGA/hsync/ROM_address_reg[0]_1
    SLICE_X76Y137        LUT6 (Prop_lut6_I0_O)        0.124     5.926 r  VGA/hsync/ROM_address[12]_i_1/O
                         net (fo=26, routed)          0.980     6.906    drawer/star_obj/ROM_address_reg[0]_0[0]
    SLICE_X87Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.592     7.830    drawer/star_obj/clk108mhz
    SLICE_X87Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[12]/C
                         clock pessimism              0.560     8.390    
                         clock uncertainty           -0.073     8.317    
    SLICE_X87Y137        FDRE (Setup_fdre_C_R)       -0.429     7.888    drawer/star_obj/ROM_address_reg[12]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_obj/ROM_address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.751ns  (logic 2.470ns (31.867%)  route 5.281ns (68.133%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.912     3.073    drawer/star_obj/ROM_address_reg[12]_i_9_0[7]
    SLICE_X80Y138        LUT6 (Prop_lut6_I4_O)        0.332     3.405 r  drawer/star_obj/ROM_address[12]_i_28/O
                         net (fo=1, routed)           0.489     3.894    drawer/star_obj/ROM_address[12]_i_28_n_0
    SLICE_X79Y138        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.359 f  drawer/star_obj/ROM_address_reg[12]_i_10/CO[1]
                         net (fo=3, routed)           0.597     4.956    drawer/star_obj/ROM_address34_in
    SLICE_X77Y137        LUT4 (Prop_lut4_I1_O)        0.329     5.285 r  drawer/star_obj/ROM_address[12]_i_4/O
                         net (fo=1, routed)           0.517     5.802    VGA/hsync/ROM_address_reg[0]_1
    SLICE_X76Y137        LUT6 (Prop_lut6_I0_O)        0.124     5.926 r  VGA/hsync/ROM_address[12]_i_1/O
                         net (fo=26, routed)          0.980     6.906    drawer/star_obj/ROM_address_reg[0]_0[0]
    SLICE_X87Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.592     7.830    drawer/star_obj/clk108mhz
    SLICE_X87Y137        FDRE                                         r  drawer/star_obj/ROM_address_reg[3]/C
                         clock pessimism              0.560     8.390    
                         clock uncertainty           -0.073     8.317    
    SLICE_X87Y137        FDRE (Setup_fdre_C_R)       -0.429     7.888    drawer/star_obj/ROM_address_reg[3]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_obj/ROM_address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 2.620ns (34.255%)  route 5.028ns (65.745%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.690     2.851    spaceship/ROM_address_reg[10]_i_12_2[7]
    SLICE_X74Y137        LUT6 (Prop_lut6_I0_O)        0.332     3.183 r  spaceship/ROM_address[10]_i_33/O
                         net (fo=1, routed)           0.476     3.660    spaceship/ROM_address[10]_i_33_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.148 f  spaceship/ROM_address_reg[10]_i_12/CO[1]
                         net (fo=2, routed)           0.829     4.977    spaceship/drawer/spaceship_obj/ROM_address34_in
    SLICE_X71Y136        LUT4 (Prop_lut4_I1_O)        0.332     5.309 r  spaceship/valid_i_2/O
                         net (fo=2, routed)           0.426     5.735    VGA/vsync/ROM_address_reg[0]
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  VGA/vsync/ROM_address[10]_i_4/O
                         net (fo=1, routed)           0.159     6.017    VGA/hsync/ROM_address_reg[0]_0
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     6.141 r  VGA/hsync/ROM_address[10]_i_1__6/O
                         net (fo=22, routed)          0.662     6.803    drawer/spaceship_obj/ROM_address_reg[0]_0[0]
    SLICE_X63Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.490     7.728    drawer/spaceship_obj/clk108mhz
    SLICE_X63Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg_rep[0]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.073     8.215    
    SLICE_X63Y136        FDRE (Setup_fdre_C_R)       -0.429     7.786    drawer/spaceship_obj/ROM_address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_obj/ROM_address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 2.620ns (34.255%)  route 5.028ns (65.745%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.690     2.851    spaceship/ROM_address_reg[10]_i_12_2[7]
    SLICE_X74Y137        LUT6 (Prop_lut6_I0_O)        0.332     3.183 r  spaceship/ROM_address[10]_i_33/O
                         net (fo=1, routed)           0.476     3.660    spaceship/ROM_address[10]_i_33_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.148 f  spaceship/ROM_address_reg[10]_i_12/CO[1]
                         net (fo=2, routed)           0.829     4.977    spaceship/drawer/spaceship_obj/ROM_address34_in
    SLICE_X71Y136        LUT4 (Prop_lut4_I1_O)        0.332     5.309 r  spaceship/valid_i_2/O
                         net (fo=2, routed)           0.426     5.735    VGA/vsync/ROM_address_reg[0]
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  VGA/vsync/ROM_address[10]_i_4/O
                         net (fo=1, routed)           0.159     6.017    VGA/hsync/ROM_address_reg[0]_0
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     6.141 r  VGA/hsync/ROM_address[10]_i_1__6/O
                         net (fo=22, routed)          0.662     6.803    drawer/spaceship_obj/ROM_address_reg[0]_0[0]
    SLICE_X63Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.490     7.728    drawer/spaceship_obj/clk108mhz
    SLICE_X63Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg_rep[1]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.073     8.215    
    SLICE_X63Y136        FDRE (Setup_fdre_C_R)       -0.429     7.786    drawer/spaceship_obj/ROM_address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_obj/ROM_address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 2.620ns (34.255%)  route 5.028ns (65.745%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.695    -0.845    VGA/vsync/clk108mhz
    SLICE_X72Y137        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.419    -0.426 f  VGA/vsync/count_reg[1]/Q
                         net (fo=28, routed)          0.974     0.548    VGA/vsync/count_reg[1]
    SLICE_X72Y136        LUT3 (Prop_lut3_I0_O)        0.323     0.871 f  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=3, routed)           0.315     1.185    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.326     1.511 r  VGA/vsync/ROM_address[12]_i_36/O
                         net (fo=1, routed)           0.497     2.009    VGA/vsync/ROM_address[12]_i_36_n_0
    SLICE_X72Y137        LUT4 (Prop_lut4_I1_O)        0.152     2.161 r  VGA/vsync/ROM_address[12]_i_15/O
                         net (fo=24, routed)          0.690     2.851    spaceship/ROM_address_reg[10]_i_12_2[7]
    SLICE_X74Y137        LUT6 (Prop_lut6_I0_O)        0.332     3.183 r  spaceship/ROM_address[10]_i_33/O
                         net (fo=1, routed)           0.476     3.660    spaceship/ROM_address[10]_i_33_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.148 f  spaceship/ROM_address_reg[10]_i_12/CO[1]
                         net (fo=2, routed)           0.829     4.977    spaceship/drawer/spaceship_obj/ROM_address34_in
    SLICE_X71Y136        LUT4 (Prop_lut4_I1_O)        0.332     5.309 r  spaceship/valid_i_2/O
                         net (fo=2, routed)           0.426     5.735    VGA/vsync/ROM_address_reg[0]
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  VGA/vsync/ROM_address[10]_i_4/O
                         net (fo=1, routed)           0.159     6.017    VGA/hsync/ROM_address_reg[0]_0
    SLICE_X68Y136        LUT6 (Prop_lut6_I0_O)        0.124     6.141 r  VGA/hsync/ROM_address[10]_i_1__6/O
                         net (fo=22, routed)          0.662     6.803    drawer/spaceship_obj/ROM_address_reg[0]_0[0]
    SLICE_X63Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.490     7.728    drawer/spaceship_obj/clk108mhz
    SLICE_X63Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg_rep[2]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.073     8.215    
    SLICE_X63Y136        FDRE (Setup_fdre_C_R)       -0.429     7.786    drawer/spaceship_obj/ROM_address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 microphone/bits_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.066%)  route 0.066ns (31.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.593    -0.571    microphone/clk108mhz
    SLICE_X82Y131        FDRE                                         r  microphone/bits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  microphone/bits_reg[2]/Q
                         net (fo=3, routed)           0.066    -0.364    microphone/p_1_in[3]
    SLICE_X83Y131        FDRE                                         r  microphone/bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.863    -0.810    microphone/clk108mhz
    SLICE_X83Y131        FDRE                                         r  microphone/bits_reg[3]/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.073    -0.485    
    SLICE_X83Y131        FDRE (Hold_fdre_C_D)         0.046    -0.439    microphone/bits_reg[3]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_send_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.595    -0.569    accelerometer/adxl/clk108mhz
    SLICE_X84Y116        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  accelerometer/adxl/command_regiset_reg[2][2]/Q
                         net (fo=1, routed)           0.049    -0.356    accelerometer/adxl/command_regiset_reg[2]_0[2]
    SLICE_X85Y116        FDRE                                         r  accelerometer/adxl/data_send_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.865    -0.808    accelerometer/adxl/clk108mhz
    SLICE_X85Y116        FDRE                                         r  accelerometer/adxl/data_send_reg[2]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.073    -0.483    
    SLICE_X85Y116        FDRE (Hold_fdre_C_D)         0.047    -0.436    accelerometer/adxl/data_send_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 score/seven_seg/anodes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/seven_seg/anodes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.588    -0.576    score/seven_seg/clk108mhz
    SLICE_X75Y112        FDRE                                         r  score/seven_seg/anodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  score/seven_seg/anodes_reg[0]/Q
                         net (fo=6, routed)           0.110    -0.325    score/seven_seg/ROTATE_LEFT[1]
    SLICE_X74Y112        LUT3 (Prop_lut3_I0_O)        0.048    -0.277 r  score/seven_seg/anodes[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    score/seven_seg/anodes[1]_i_1_n_0
    SLICE_X74Y112        FDRE                                         r  score/seven_seg/anodes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.860    -0.813    score/seven_seg/clk108mhz
    SLICE_X74Y112        FDRE                                         r  score/seven_seg/anodes_reg[1]/C
                         clock pessimism              0.250    -0.563    
                         clock uncertainty            0.073    -0.490    
    SLICE_X74Y112        FDRE (Hold_fdre_C_D)         0.133    -0.357    score/seven_seg/anodes_reg[1]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 microphone/bits_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/value_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.590    -0.574    microphone/clk108mhz
    SLICE_X79Y136        FDRE                                         r  microphone/bits_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  microphone/bits_reg[20]/Q
                         net (fo=1, routed)           0.117    -0.316    microphone/p_1_in[21]
    SLICE_X80Y136        FDRE                                         r  microphone/value_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.862    -0.810    microphone/clk108mhz
    SLICE_X80Y136        FDRE                                         r  microphone/value_reg[20]/C
                         clock pessimism              0.275    -0.535    
                         clock uncertainty            0.073    -0.462    
    SLICE_X80Y136        FDRE (Hold_fdre_C_D)         0.063    -0.399    microphone/value_reg[20]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 microphone/value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_pos_x_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.566%)  route 0.085ns (31.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.594    -0.570    microphone/clk108mhz
    SLICE_X82Y132        FDRE                                         r  microphone/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  microphone/value_reg[8]/Q
                         net (fo=6, routed)           0.085    -0.344    microphone/rand_value[8]
    SLICE_X83Y132        LUT6 (Prop_lut6_I5_O)        0.045    -0.299 r  microphone/star_pos_x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    drawer/D[9]
    SLICE_X83Y132        FDSE                                         r  drawer/star_pos_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.863    -0.809    drawer/clk108mhz
    SLICE_X83Y132        FDSE                                         r  drawer/star_pos_x_reg[9]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.073    -0.484    
    SLICE_X83Y132        FDSE (Hold_fdse_C_D)         0.092    -0.392    drawer/star_pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 accelerometer/adxl/current_state_controller_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/current_state_controller_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.679%)  route 0.122ns (39.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.590    -0.574    accelerometer/adxl/clk108mhz
    SLICE_X79Y114        FDRE                                         r  accelerometer/adxl/current_state_controller_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  accelerometer/adxl/current_state_controller_reg[2]/Q
                         net (fo=10, routed)          0.122    -0.311    accelerometer/adxl/reset_sample_rate_counter
    SLICE_X78Y114        LUT4 (Prop_lut4_I2_O)        0.048    -0.263 r  accelerometer/adxl/current_state_controller[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    accelerometer/adxl/next_state_controller__1[9]
    SLICE_X78Y114        FDRE                                         r  accelerometer/adxl/current_state_controller_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.860    -0.812    accelerometer/adxl/clk108mhz
    SLICE_X78Y114        FDRE                                         r  accelerometer/adxl/current_state_controller_reg[9]/C
                         clock pessimism              0.251    -0.561    
                         clock uncertainty            0.073    -0.488    
    SLICE_X78Y114        FDRE (Hold_fdre_C_D)         0.131    -0.357    accelerometer/adxl/current_state_controller_reg[9]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 microphone/bits_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/value_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.216%)  route 0.129ns (47.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.590    -0.574    microphone/clk108mhz
    SLICE_X79Y136        FDRE                                         r  microphone/bits_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  microphone/bits_reg[19]/Q
                         net (fo=2, routed)           0.129    -0.304    microphone/p_1_in[20]
    SLICE_X80Y136        FDRE                                         r  microphone/value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.862    -0.810    microphone/clk108mhz
    SLICE_X80Y136        FDRE                                         r  microphone/value_reg[19]/C
                         clock pessimism              0.275    -0.535    
                         clock uncertainty            0.073    -0.462    
    SLICE_X80Y136        FDRE (Hold_fdre_C_D)         0.063    -0.399    microphone/value_reg[19]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y121        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  accelerometer/adxl/spi/data_out_reg[5]/Q
                         net (fo=1, routed)           0.117    -0.329    accelerometer/adxl/data_out[5]
    SLICE_X88Y121        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.860    -0.812    accelerometer/adxl/clk108mhz
    SLICE_X88Y121        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][5]_srl4/CLK
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.073    -0.487    
    SLICE_X88Y121        SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.424    accelerometer/adxl/data_register_reg[3][5]_srl4
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][6]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y121        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  accelerometer/adxl/spi/data_out_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.329    accelerometer/adxl/data_out[6]
    SLICE_X88Y121        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][6]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.860    -0.812    accelerometer/adxl/clk108mhz
    SLICE_X88Y121        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][6]_srl4/CLK
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.073    -0.487    
    SLICE_X88Y121        SRL16E (Hold_srl16e_CLK_D)
                                                      0.062    -0.425    accelerometer/adxl/data_register_reg[3][6]_srl4
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X87Y121        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/spi/data_out_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.316    accelerometer/adxl/data_out[0]
    SLICE_X86Y120        FDRE                                         r  accelerometer/adxl/data_register_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.861    -0.811    accelerometer/adxl/clk108mhz
    SLICE_X86Y120        FDRE                                         r  accelerometer/adxl/data_register_reg[0][0]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.073    -0.485    
    SLICE_X86Y120        FDRE (Hold_fdre_C_D)         0.070    -0.415    accelerometer/adxl/data_register_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.099    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.961ns  (logic 5.208ns (32.629%)  route 10.753ns (67.371%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          5.424     6.931    score/counter/CPU_RESETN_IBUF
    SLICE_X71Y112        LUT5 (Prop_lut5_I0_O)        0.124     7.055 r  score/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.329    12.384    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.961 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.961    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.625ns  (logic 5.186ns (33.194%)  route 10.438ns (66.806%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          5.283     6.790    score/counter/CPU_RESETN_IBUF
    SLICE_X71Y110        LUT5 (Prop_lut5_I0_O)        0.124     6.914 r  score/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.156    12.069    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.625 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.625    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.549ns  (logic 5.205ns (33.477%)  route 10.344ns (66.523%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          4.920     6.427    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X75Y113        LUT2 (Prop_lut2_I1_O)        0.124     6.551 r  score/seven_seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.424    11.975    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    15.549 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.549    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.488ns  (logic 5.184ns (33.474%)  route 10.303ns (66.526%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          4.862     6.369    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X75Y112        LUT2 (Prop_lut2_I1_O)        0.124     6.493 r  score/seven_seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.441    11.934    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    15.488 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.488    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.172ns  (logic 5.183ns (34.160%)  route 9.989ns (65.840%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          4.926     6.433    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X74Y113        LUT2 (Prop_lut2_I1_O)        0.124     6.557 r  score/seven_seg/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.063    11.620    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552    15.172 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.172    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ACL_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.170ns  (logic 5.169ns (34.076%)  route 10.000ns (65.923%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          5.721     7.228    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X86Y118        LUT4 (Prop_lut4_I3_O)        0.124     7.352 r  accelerometer/adxl/spi/ACL_SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.279    11.631    ACL_SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538    15.170 r  ACL_SS_OBUF_inst/O
                         net (fo=0)                   0.000    15.170    ACL_SS
    D15                                                               r  ACL_SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.918ns  (logic 5.426ns (36.370%)  route 9.492ns (63.630%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          5.281     6.788    score/counter/CPU_RESETN_IBUF
    SLICE_X71Y110        LUT5 (Prop_lut5_I0_O)        0.150     6.938 r  score/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.212    11.149    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    14.918 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.918    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.918ns  (logic 5.165ns (34.620%)  route 9.753ns (65.380%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          5.281     6.788    score/counter/CPU_RESETN_IBUF
    SLICE_X71Y110        LUT5 (Prop_lut5_I2_O)        0.124     6.912 r  score/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.473    11.384    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.918 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.918    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.427ns  (logic 5.181ns (35.912%)  route 9.246ns (64.088%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          4.676     6.183    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X75Y113        LUT2 (Prop_lut2_I1_O)        0.124     6.307 r  score/seven_seg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.570    10.877    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    14.427 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.427    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.357ns  (logic 5.352ns (37.278%)  route 9.005ns (62.722%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          5.283     6.790    score/counter/CPU_RESETN_IBUF
    SLICE_X71Y110        LUT5 (Prop_lut5_I0_O)        0.150     6.940 r  score/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.722    10.662    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.695    14.357 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.357    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.499ns  (logic 1.538ns (34.188%)  route 2.961ns (65.812%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          2.310     2.584    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X75Y112        LUT2 (Prop_lut2_I1_O)        0.045     2.629 r  score/seven_seg/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.651     3.281    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         1.219     4.499 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.499    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.017ns  (logic 1.572ns (31.339%)  route 3.445ns (68.661%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          2.172     2.446    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X74Y112        LUT2 (Prop_lut2_I1_O)        0.045     2.491 r  score/seven_seg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.273     3.764    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     5.017 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.017    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.101ns  (logic 1.556ns (30.503%)  route 3.545ns (69.497%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          2.173     2.447    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X74Y112        LUT2 (Prop_lut2_I1_O)        0.045     2.492 r  score/seven_seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.372     3.865    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     5.101 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.101    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.217ns  (logic 1.556ns (29.828%)  route 3.661ns (70.172%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          2.234     2.508    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X75Y113        LUT2 (Prop_lut2_I1_O)        0.045     2.553 r  score/seven_seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.427     3.980    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     5.217 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.217    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.341ns  (logic 1.577ns (29.525%)  route 3.764ns (70.475%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          2.474     2.748    score/counter/CPU_RESETN_IBUF
    SLICE_X71Y110        LUT5 (Prop_lut5_I0_O)        0.046     2.794 r  score/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.290     4.085    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.256     5.341 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.341    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.352ns  (logic 1.634ns (30.522%)  route 3.719ns (69.478%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          2.533     2.808    score/counter/CPU_RESETN_IBUF
    SLICE_X71Y112        LUT5 (Prop_lut5_I0_O)        0.046     2.854 r  score/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.186     4.039    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.313     5.352 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.352    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.422ns  (logic 1.558ns (28.730%)  route 3.864ns (71.270%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          2.388     2.662    score/counter/CPU_RESETN_IBUF
    SLICE_X71Y110        LUT5 (Prop_lut5_I3_O)        0.045     2.707 r  score/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.477     4.184    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     5.422 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.422    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.457ns  (logic 1.570ns (28.774%)  route 3.887ns (71.226%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          2.126     2.400    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X75Y113        LUT2 (Prop_lut2_I1_O)        0.045     2.445 r  score/seven_seg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.761     4.206    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     5.457 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.457    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.578ns  (logic 1.648ns (29.541%)  route 3.930ns (70.459%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          2.474     2.748    score/counter/CPU_RESETN_IBUF
    SLICE_X71Y110        LUT5 (Prop_lut5_I0_O)        0.045     2.793 r  score/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.457     4.250    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.328     5.578 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.578    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.715ns  (logic 1.554ns (27.190%)  route 4.161ns (72.810%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          2.474     2.748    score/counter/CPU_RESETN_IBUF
    SLICE_X71Y110        LUT5 (Prop_lut5_I2_O)        0.045     2.793 r  score/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.688     4.481    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     5.715 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.715    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk108mhz_ClkGen
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.152ns  (logic 5.129ns (36.245%)  route 9.023ns (63.755%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.696    -0.844    score/seven_seg/clk108mhz
    SLICE_X75Y113        FDRE                                         r  score/seven_seg/anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  score/seven_seg/anodes_reg[2]/Q
                         net (fo=5, routed)           1.040     0.652    score/seven_seg/ROTATE_LEFT[3]
    SLICE_X74Y113        LUT4 (Prop_lut4_I3_O)        0.150     0.802 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.469     1.271    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X74Y113        LUT5 (Prop_lut5_I4_O)        0.328     1.599 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.033     2.632    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X73Y115        LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  score/counter/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     2.756    score/counter/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X73Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     2.973 r  score/counter/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.325     4.298    score/counter/seven_seg/digit[1]
    SLICE_X71Y110        LUT5 (Prop_lut5_I2_O)        0.299     4.597 r  score/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.156     9.753    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.308 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.308    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.146ns  (logic 5.151ns (36.412%)  route 8.995ns (63.588%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.696    -0.844    score/seven_seg/clk108mhz
    SLICE_X75Y113        FDRE                                         r  score/seven_seg/anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  score/seven_seg/anodes_reg[2]/Q
                         net (fo=5, routed)           1.040     0.652    score/seven_seg/ROTATE_LEFT[3]
    SLICE_X74Y113        LUT4 (Prop_lut4_I3_O)        0.150     0.802 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.469     1.271    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X74Y113        LUT5 (Prop_lut5_I4_O)        0.328     1.599 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.033     2.632    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X73Y115        LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  score/counter/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     2.756    score/counter/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X73Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     2.973 r  score/counter/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.124     4.097    score/counter/seven_seg/digit[1]
    SLICE_X71Y112        LUT5 (Prop_lut5_I1_O)        0.299     4.396 r  score/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.329     9.725    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.302 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.302    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.448ns  (logic 5.371ns (39.936%)  route 8.078ns (60.064%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.696    -0.844    score/seven_seg/clk108mhz
    SLICE_X75Y113        FDRE                                         r  score/seven_seg/anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  score/seven_seg/anodes_reg[2]/Q
                         net (fo=5, routed)           1.040     0.652    score/seven_seg/ROTATE_LEFT[3]
    SLICE_X74Y113        LUT4 (Prop_lut4_I3_O)        0.150     0.802 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.469     1.271    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X74Y113        LUT5 (Prop_lut5_I4_O)        0.328     1.599 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.033     2.632    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X73Y115        LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  score/counter/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     2.756    score/counter/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X73Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     2.973 r  score/counter/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.324     4.297    score/counter/seven_seg/digit[1]
    SLICE_X71Y110        LUT5 (Prop_lut5_I2_O)        0.327     4.624 r  score/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.212     8.835    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    12.604 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.604    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.446ns  (logic 5.108ns (37.985%)  route 8.338ns (62.015%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.696    -0.844    score/seven_seg/clk108mhz
    SLICE_X75Y113        FDRE                                         r  score/seven_seg/anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  score/seven_seg/anodes_reg[2]/Q
                         net (fo=5, routed)           1.040     0.652    score/seven_seg/ROTATE_LEFT[3]
    SLICE_X74Y113        LUT4 (Prop_lut4_I3_O)        0.150     0.802 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.469     1.271    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X74Y113        LUT5 (Prop_lut5_I4_O)        0.328     1.599 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.033     2.632    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X73Y115        LUT6 (Prop_lut6_I3_O)        0.124     2.756 f  score/counter/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     2.756    score/counter/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X73Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     2.973 f  score/counter/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.324     4.297    score/counter/seven_seg/digit[1]
    SLICE_X71Y110        LUT5 (Prop_lut5_I0_O)        0.299     4.596 r  score/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.473     9.068    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.602 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.602    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.886ns  (logic 5.297ns (41.106%)  route 7.589ns (58.894%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.696    -0.844    score/seven_seg/clk108mhz
    SLICE_X75Y113        FDRE                                         r  score/seven_seg/anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  score/seven_seg/anodes_reg[2]/Q
                         net (fo=5, routed)           1.040     0.652    score/seven_seg/ROTATE_LEFT[3]
    SLICE_X74Y113        LUT4 (Prop_lut4_I3_O)        0.150     0.802 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.469     1.271    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X74Y113        LUT5 (Prop_lut5_I4_O)        0.328     1.599 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.033     2.632    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X73Y115        LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  score/counter/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     2.756    score/counter/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X73Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     2.973 r  score/counter/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.325     4.298    score/counter/seven_seg/digit[1]
    SLICE_X71Y110        LUT5 (Prop_lut5_I1_O)        0.327     4.625 r  score/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.722     8.347    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.695    12.042 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.042    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.833ns  (logic 5.138ns (40.041%)  route 7.694ns (59.959%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.696    -0.844    score/seven_seg/clk108mhz
    SLICE_X75Y113        FDRE                                         r  score/seven_seg/anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  score/seven_seg/anodes_reg[2]/Q
                         net (fo=5, routed)           1.040     0.652    score/seven_seg/ROTATE_LEFT[3]
    SLICE_X74Y113        LUT4 (Prop_lut4_I3_O)        0.150     0.802 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.469     1.271    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X74Y113        LUT5 (Prop_lut5_I4_O)        0.328     1.599 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.033     2.632    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X73Y115        LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  score/counter/SEG_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.756    score/counter/SEG_OBUF[6]_inst_i_8_n_0
    SLICE_X73Y115        MUXF7 (Prop_muxf7_I1_O)      0.245     3.001 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.122     4.123    score/counter/seven_seg/digit[0]
    SLICE_X71Y110        LUT5 (Prop_lut5_I0_O)        0.298     4.421 r  score/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.031     8.451    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.989 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.989    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.520ns  (logic 5.354ns (42.766%)  route 7.166ns (57.234%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.696    -0.844    score/seven_seg/clk108mhz
    SLICE_X75Y113        FDRE                                         r  score/seven_seg/anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  score/seven_seg/anodes_reg[2]/Q
                         net (fo=5, routed)           1.040     0.652    score/seven_seg/ROTATE_LEFT[3]
    SLICE_X74Y113        LUT4 (Prop_lut4_I3_O)        0.150     0.802 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.469     1.271    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X74Y113        LUT5 (Prop_lut5_I4_O)        0.328     1.599 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.033     2.632    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X73Y115        LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  score/counter/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     2.756    score/counter/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X73Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     2.973 r  score/counter/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.124     4.097    score/counter/seven_seg/digit[1]
    SLICE_X71Y112        LUT5 (Prop_lut5_I2_O)        0.327     4.424 r  score/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.500     7.924    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    11.676 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.676    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 microphone/LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.356ns  (logic 4.073ns (39.333%)  route 6.283ns (60.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.703    -0.837    microphone/clk108mhz
    SLICE_X84Y131        FDRE                                         r  microphone/LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.319 r  microphone/LED_reg[7]/Q
                         net (fo=1, routed)           6.283     5.963    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     9.519 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.519    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.195ns  (logic 4.327ns (42.444%)  route 5.868ns (57.556%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.697    -0.843    score/seven_seg/clk108mhz
    SLICE_X74Y112        FDRE                                         r  score/seven_seg/anodes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y112        FDRE (Prop_fdre_C_Q)         0.478    -0.365 r  score/seven_seg/anodes_reg[7]/Q
                         net (fo=6, routed)           0.427     0.061    score/seven_seg/ROTATE_LEFT[0]
    SLICE_X75Y112        LUT2 (Prop_lut2_I0_O)        0.296     0.357 r  score/seven_seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.441     5.799    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     9.352 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.352    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.089ns  (logic 4.154ns (41.179%)  route 5.934ns (58.821%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.696    -0.844    score/seven_seg/clk108mhz
    SLICE_X75Y113        FDRE                                         r  score/seven_seg/anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  score/seven_seg/anodes_reg[2]/Q
                         net (fo=5, routed)           0.510     0.122    score/seven_seg/ROTATE_LEFT[3]
    SLICE_X75Y113        LUT2 (Prop_lut2_I0_O)        0.124     0.246 r  score/seven_seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.424     5.670    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     9.244 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.244    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microphone/mic_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            M_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.859ns  (logic 1.353ns (72.772%)  route 0.506ns (27.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.598    -0.566    microphone/clk108mhz
    SLICE_X83Y110        FDRE                                         r  microphone/mic_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  microphone/mic_clk_reg/Q
                         net (fo=3, routed)           0.506     0.081    M_CLK_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.212     1.293 r  M_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.293    M_CLK
    J5                                                                r  M_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.188ns  (logic 1.393ns (63.682%)  route 0.795ns (36.318%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.559    -0.605    drawer/clk108mhz
    SLICE_X65Y137        FDSE                                         r  drawer/vga_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  drawer/vga_r_reg[3]/Q
                         net (fo=1, routed)           0.795     0.330    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     1.583 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.583    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.386ns (63.094%)  route 0.811ns (36.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.559    -0.605    drawer/clk108mhz
    SLICE_X65Y137        FDSE                                         r  drawer/vga_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  drawer/vga_g_reg[1]/Q
                         net (fo=1, routed)           0.811     0.347    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     1.592 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.592    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.388ns (63.166%)  route 0.809ns (36.834%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.560    -0.604    drawer/clk108mhz
    SLICE_X64Y138        FDSE                                         r  drawer/vga_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y138        FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  drawer/vga_g_reg[3]/Q
                         net (fo=1, routed)           0.809     0.346    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     1.593 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.593    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.388ns (62.952%)  route 0.817ns (37.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.559    -0.605    drawer/clk108mhz
    SLICE_X65Y137        FDSE                                         r  drawer/vga_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  drawer/vga_g_reg[2]/Q
                         net (fo=1, routed)           0.817     0.353    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     1.600 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.600    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.390ns (63.013%)  route 0.816ns (36.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.559    -0.605    drawer/clk108mhz
    SLICE_X63Y137        FDSE                                         r  drawer/vga_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y137        FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  drawer/vga_r_reg[1]/Q
                         net (fo=1, routed)           0.816     0.352    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     1.601 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.601    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.389ns (62.877%)  route 0.820ns (37.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.560    -0.604    drawer/clk108mhz
    SLICE_X64Y138        FDSE                                         r  drawer/vga_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y138        FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  drawer/vga_b_reg[0]/Q
                         net (fo=1, routed)           0.820     0.357    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     1.604 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.604    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.400ns (63.118%)  route 0.818ns (36.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.560    -0.604    drawer/clk108mhz
    SLICE_X66Y138        FDSE                                         r  drawer/vga_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y138        FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  drawer/vga_r_reg[2]/Q
                         net (fo=1, routed)           0.818     0.378    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     1.614 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.614    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.365ns (60.955%)  route 0.875ns (39.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.557    -0.607    drawer/clk108mhz
    SLICE_X61Y137        FDSE                                         r  drawer/vga_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDSE (Prop_fdse_C_Q)         0.141    -0.466 r  drawer/vga_b_reg[2]/Q
                         net (fo=1, routed)           0.875     0.408    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     1.633 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.633    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.393ns (61.040%)  route 0.889ns (38.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.558    -0.606    drawer/clk108mhz
    SLICE_X61Y138        FDSE                                         r  drawer/vga_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y138        FDSE (Prop_fdse_C_Q)         0.141    -0.465 r  drawer/vga_b_reg[3]/Q
                         net (fo=1, routed)           0.889     0.424    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     1.676 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.676    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk108mhz_ClkGen_1
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.152ns  (logic 5.129ns (36.245%)  route 9.023ns (63.755%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.696    -0.844    score/seven_seg/clk108mhz
    SLICE_X75Y113        FDRE                                         r  score/seven_seg/anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  score/seven_seg/anodes_reg[2]/Q
                         net (fo=5, routed)           1.040     0.652    score/seven_seg/ROTATE_LEFT[3]
    SLICE_X74Y113        LUT4 (Prop_lut4_I3_O)        0.150     0.802 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.469     1.271    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X74Y113        LUT5 (Prop_lut5_I4_O)        0.328     1.599 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.033     2.632    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X73Y115        LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  score/counter/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     2.756    score/counter/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X73Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     2.973 r  score/counter/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.325     4.298    score/counter/seven_seg/digit[1]
    SLICE_X71Y110        LUT5 (Prop_lut5_I2_O)        0.299     4.597 r  score/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.156     9.753    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.308 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.308    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.146ns  (logic 5.151ns (36.412%)  route 8.995ns (63.588%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.696    -0.844    score/seven_seg/clk108mhz
    SLICE_X75Y113        FDRE                                         r  score/seven_seg/anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  score/seven_seg/anodes_reg[2]/Q
                         net (fo=5, routed)           1.040     0.652    score/seven_seg/ROTATE_LEFT[3]
    SLICE_X74Y113        LUT4 (Prop_lut4_I3_O)        0.150     0.802 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.469     1.271    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X74Y113        LUT5 (Prop_lut5_I4_O)        0.328     1.599 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.033     2.632    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X73Y115        LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  score/counter/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     2.756    score/counter/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X73Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     2.973 r  score/counter/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.124     4.097    score/counter/seven_seg/digit[1]
    SLICE_X71Y112        LUT5 (Prop_lut5_I1_O)        0.299     4.396 r  score/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.329     9.725    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.302 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.302    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.448ns  (logic 5.371ns (39.936%)  route 8.078ns (60.064%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.696    -0.844    score/seven_seg/clk108mhz
    SLICE_X75Y113        FDRE                                         r  score/seven_seg/anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  score/seven_seg/anodes_reg[2]/Q
                         net (fo=5, routed)           1.040     0.652    score/seven_seg/ROTATE_LEFT[3]
    SLICE_X74Y113        LUT4 (Prop_lut4_I3_O)        0.150     0.802 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.469     1.271    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X74Y113        LUT5 (Prop_lut5_I4_O)        0.328     1.599 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.033     2.632    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X73Y115        LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  score/counter/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     2.756    score/counter/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X73Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     2.973 r  score/counter/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.324     4.297    score/counter/seven_seg/digit[1]
    SLICE_X71Y110        LUT5 (Prop_lut5_I2_O)        0.327     4.624 r  score/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.212     8.835    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    12.604 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.604    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.446ns  (logic 5.108ns (37.985%)  route 8.338ns (62.015%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.696    -0.844    score/seven_seg/clk108mhz
    SLICE_X75Y113        FDRE                                         r  score/seven_seg/anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  score/seven_seg/anodes_reg[2]/Q
                         net (fo=5, routed)           1.040     0.652    score/seven_seg/ROTATE_LEFT[3]
    SLICE_X74Y113        LUT4 (Prop_lut4_I3_O)        0.150     0.802 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.469     1.271    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X74Y113        LUT5 (Prop_lut5_I4_O)        0.328     1.599 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.033     2.632    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X73Y115        LUT6 (Prop_lut6_I3_O)        0.124     2.756 f  score/counter/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     2.756    score/counter/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X73Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     2.973 f  score/counter/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.324     4.297    score/counter/seven_seg/digit[1]
    SLICE_X71Y110        LUT5 (Prop_lut5_I0_O)        0.299     4.596 r  score/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.473     9.068    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.602 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.602    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.886ns  (logic 5.297ns (41.106%)  route 7.589ns (58.894%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.696    -0.844    score/seven_seg/clk108mhz
    SLICE_X75Y113        FDRE                                         r  score/seven_seg/anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  score/seven_seg/anodes_reg[2]/Q
                         net (fo=5, routed)           1.040     0.652    score/seven_seg/ROTATE_LEFT[3]
    SLICE_X74Y113        LUT4 (Prop_lut4_I3_O)        0.150     0.802 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.469     1.271    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X74Y113        LUT5 (Prop_lut5_I4_O)        0.328     1.599 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.033     2.632    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X73Y115        LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  score/counter/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     2.756    score/counter/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X73Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     2.973 r  score/counter/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.325     4.298    score/counter/seven_seg/digit[1]
    SLICE_X71Y110        LUT5 (Prop_lut5_I1_O)        0.327     4.625 r  score/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.722     8.347    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.695    12.042 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.042    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.833ns  (logic 5.138ns (40.041%)  route 7.694ns (59.959%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.696    -0.844    score/seven_seg/clk108mhz
    SLICE_X75Y113        FDRE                                         r  score/seven_seg/anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  score/seven_seg/anodes_reg[2]/Q
                         net (fo=5, routed)           1.040     0.652    score/seven_seg/ROTATE_LEFT[3]
    SLICE_X74Y113        LUT4 (Prop_lut4_I3_O)        0.150     0.802 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.469     1.271    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X74Y113        LUT5 (Prop_lut5_I4_O)        0.328     1.599 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.033     2.632    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X73Y115        LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  score/counter/SEG_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.756    score/counter/SEG_OBUF[6]_inst_i_8_n_0
    SLICE_X73Y115        MUXF7 (Prop_muxf7_I1_O)      0.245     3.001 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.122     4.123    score/counter/seven_seg/digit[0]
    SLICE_X71Y110        LUT5 (Prop_lut5_I0_O)        0.298     4.421 r  score/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.031     8.451    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.989 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.989    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.520ns  (logic 5.354ns (42.766%)  route 7.166ns (57.234%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.696    -0.844    score/seven_seg/clk108mhz
    SLICE_X75Y113        FDRE                                         r  score/seven_seg/anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  score/seven_seg/anodes_reg[2]/Q
                         net (fo=5, routed)           1.040     0.652    score/seven_seg/ROTATE_LEFT[3]
    SLICE_X74Y113        LUT4 (Prop_lut4_I3_O)        0.150     0.802 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.469     1.271    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X74Y113        LUT5 (Prop_lut5_I4_O)        0.328     1.599 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.033     2.632    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X73Y115        LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  score/counter/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     2.756    score/counter/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X73Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     2.973 r  score/counter/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.124     4.097    score/counter/seven_seg/digit[1]
    SLICE_X71Y112        LUT5 (Prop_lut5_I2_O)        0.327     4.424 r  score/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.500     7.924    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    11.676 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.676    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 microphone/LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.356ns  (logic 4.073ns (39.333%)  route 6.283ns (60.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.703    -0.837    microphone/clk108mhz
    SLICE_X84Y131        FDRE                                         r  microphone/LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.319 r  microphone/LED_reg[7]/Q
                         net (fo=1, routed)           6.283     5.963    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     9.519 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.519    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.195ns  (logic 4.327ns (42.444%)  route 5.868ns (57.556%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.697    -0.843    score/seven_seg/clk108mhz
    SLICE_X74Y112        FDRE                                         r  score/seven_seg/anodes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y112        FDRE (Prop_fdre_C_Q)         0.478    -0.365 r  score/seven_seg/anodes_reg[7]/Q
                         net (fo=6, routed)           0.427     0.061    score/seven_seg/ROTATE_LEFT[0]
    SLICE_X75Y112        LUT2 (Prop_lut2_I0_O)        0.296     0.357 r  score/seven_seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.441     5.799    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     9.352 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.352    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.089ns  (logic 4.154ns (41.179%)  route 5.934ns (58.821%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.696    -0.844    score/seven_seg/clk108mhz
    SLICE_X75Y113        FDRE                                         r  score/seven_seg/anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  score/seven_seg/anodes_reg[2]/Q
                         net (fo=5, routed)           0.510     0.122    score/seven_seg/ROTATE_LEFT[3]
    SLICE_X75Y113        LUT2 (Prop_lut2_I0_O)        0.124     0.246 r  score/seven_seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.424     5.670    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     9.244 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.244    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microphone/mic_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            M_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.859ns  (logic 1.353ns (72.772%)  route 0.506ns (27.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.598    -0.566    microphone/clk108mhz
    SLICE_X83Y110        FDRE                                         r  microphone/mic_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  microphone/mic_clk_reg/Q
                         net (fo=3, routed)           0.506     0.081    M_CLK_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.212     1.293 r  M_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.293    M_CLK
    J5                                                                r  M_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.188ns  (logic 1.393ns (63.682%)  route 0.795ns (36.318%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.559    -0.605    drawer/clk108mhz
    SLICE_X65Y137        FDSE                                         r  drawer/vga_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  drawer/vga_r_reg[3]/Q
                         net (fo=1, routed)           0.795     0.330    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     1.583 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.583    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.386ns (63.094%)  route 0.811ns (36.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.559    -0.605    drawer/clk108mhz
    SLICE_X65Y137        FDSE                                         r  drawer/vga_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  drawer/vga_g_reg[1]/Q
                         net (fo=1, routed)           0.811     0.347    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     1.592 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.592    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.388ns (63.166%)  route 0.809ns (36.834%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.560    -0.604    drawer/clk108mhz
    SLICE_X64Y138        FDSE                                         r  drawer/vga_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y138        FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  drawer/vga_g_reg[3]/Q
                         net (fo=1, routed)           0.809     0.346    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     1.593 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.593    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.388ns (62.952%)  route 0.817ns (37.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.559    -0.605    drawer/clk108mhz
    SLICE_X65Y137        FDSE                                         r  drawer/vga_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  drawer/vga_g_reg[2]/Q
                         net (fo=1, routed)           0.817     0.353    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     1.600 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.600    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.390ns (63.013%)  route 0.816ns (36.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.559    -0.605    drawer/clk108mhz
    SLICE_X63Y137        FDSE                                         r  drawer/vga_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y137        FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  drawer/vga_r_reg[1]/Q
                         net (fo=1, routed)           0.816     0.352    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     1.601 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.601    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.389ns (62.877%)  route 0.820ns (37.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.560    -0.604    drawer/clk108mhz
    SLICE_X64Y138        FDSE                                         r  drawer/vga_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y138        FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  drawer/vga_b_reg[0]/Q
                         net (fo=1, routed)           0.820     0.357    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     1.604 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.604    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.400ns (63.118%)  route 0.818ns (36.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.560    -0.604    drawer/clk108mhz
    SLICE_X66Y138        FDSE                                         r  drawer/vga_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y138        FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  drawer/vga_r_reg[2]/Q
                         net (fo=1, routed)           0.818     0.378    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     1.614 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.614    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.365ns (60.955%)  route 0.875ns (39.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.557    -0.607    drawer/clk108mhz
    SLICE_X61Y137        FDSE                                         r  drawer/vga_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDSE (Prop_fdse_C_Q)         0.141    -0.466 r  drawer/vga_b_reg[2]/Q
                         net (fo=1, routed)           0.875     0.408    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     1.633 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.633    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.393ns (61.040%)  route 0.889ns (38.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.558    -0.606    drawer/clk108mhz
    SLICE_X61Y138        FDSE                                         r  drawer/vga_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y138        FDSE (Prop_fdse_C_Q)         0.141    -0.465 r  drawer/vga_b_reg[3]/Q
                         net (fo=1, routed)           0.889     0.424    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     1.676 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.676    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ClkGen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ClkGen_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk108mhz_ClkGen

Max Delay           598 Endpoints
Min Delay           598 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            VGA/vsync/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.092ns  (logic 1.655ns (14.921%)  route 9.437ns (85.079%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          4.517     6.024    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X84Y139        LUT1 (Prop_lut1_I0_O)        0.148     6.172 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.920    11.092    VGA/vsync/SR[0]
    SLICE_X66Y135        FDRE                                         r  VGA/vsync/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.491    -1.530    VGA/vsync/clk108mhz
    SLICE_X66Y135        FDRE                                         r  VGA/vsync/q_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            microphone/sampler/clock_enable_reg/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.624ns  (logic 1.655ns (15.578%)  route 8.969ns (84.422%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          4.517     6.024    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X84Y139        LUT1 (Prop_lut1_I0_O)        0.148     6.172 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.452    10.624    microphone/sampler/SR[0]
    SLICE_X82Y139        FDRE                                         r  microphone/sampler/clock_enable_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.592    -1.429    microphone/sampler/clk108mhz
    SLICE_X82Y139        FDRE                                         r  microphone/sampler/clock_enable_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/clock_enable_reg/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.555ns  (logic 1.655ns (15.679%)  route 8.900ns (84.321%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          4.517     6.024    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X84Y139        LUT1 (Prop_lut1_I0_O)        0.148     6.172 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.383    10.555    spaceship/SR[0]
    SLICE_X73Y132        FDRE                                         r  spaceship/clock_enable_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.571    -1.450    spaceship/clk108mhz
    SLICE_X73Y132        FDRE                                         r  spaceship/clock_enable_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_pos_x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.426ns  (logic 1.655ns (15.873%)  route 8.771ns (84.127%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          4.517     6.024    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X84Y139        LUT1 (Prop_lut1_I0_O)        0.148     6.172 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.254    10.426    drawer/SR[0]
    SLICE_X83Y133        FDRE                                         r  drawer/star_pos_x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.587    -1.434    drawer/clk108mhz
    SLICE_X83Y133        FDRE                                         r  drawer/star_pos_x_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_pos_x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.426ns  (logic 1.655ns (15.873%)  route 8.771ns (84.127%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          4.517     6.024    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X84Y139        LUT1 (Prop_lut1_I0_O)        0.148     6.172 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.254    10.426    drawer/SR[0]
    SLICE_X83Y133        FDRE                                         r  drawer/star_pos_x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.587    -1.434    drawer/clk108mhz
    SLICE_X83Y133        FDRE                                         r  drawer/star_pos_x_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/speed_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.275ns  (logic 1.655ns (16.107%)  route 8.620ns (83.893%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          4.517     6.024    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X84Y139        LUT1 (Prop_lut1_I0_O)        0.148     6.172 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.103    10.275    spaceship/SR[0]
    SLICE_X78Y126        FDRE                                         r  spaceship/speed_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.569    -1.452    spaceship/clk108mhz
    SLICE_X78Y126        FDRE                                         r  spaceship/speed_y_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/speed_y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.275ns  (logic 1.655ns (16.107%)  route 8.620ns (83.893%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          4.517     6.024    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X84Y139        LUT1 (Prop_lut1_I0_O)        0.148     6.172 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.103    10.275    spaceship/SR[0]
    SLICE_X79Y126        FDRE                                         r  spaceship/speed_y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.569    -1.452    spaceship/clk108mhz
    SLICE_X79Y126        FDRE                                         r  spaceship/speed_y_reg[9]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_pos_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.190ns  (logic 1.655ns (16.241%)  route 8.535ns (83.759%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          4.517     6.024    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X84Y139        LUT1 (Prop_lut1_I0_O)        0.148     6.172 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.018    10.190    drawer/SR[0]
    SLICE_X81Y133        FDRE                                         r  drawer/star_pos_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.580    -1.441    drawer/clk108mhz
    SLICE_X81Y133        FDRE                                         r  drawer/star_pos_x_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/speed_y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.129ns  (logic 1.655ns (16.339%)  route 8.474ns (83.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          4.517     6.024    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X84Y139        LUT1 (Prop_lut1_I0_O)        0.148     6.172 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         3.957    10.129    spaceship/SR[0]
    SLICE_X78Y125        FDRE                                         r  spaceship/speed_y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.567    -1.454    spaceship/clk108mhz
    SLICE_X78Y125        FDRE                                         r  spaceship/speed_y_reg[0]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            microphone/sampler/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.041ns  (logic 2.899ns (28.867%)  route 7.143ns (71.133%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=16, routed)          5.133     6.613    microphone/sampler/SW_IBUF[1]
    SLICE_X82Y136        LUT3 (Prop_lut3_I0_O)        0.124     6.737 r  microphone/sampler/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.737    microphone/sampler/count0_carry_i_5_n_0
    SLICE_X82Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.138 r  microphone/sampler/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.138    microphone/sampler/count0_carry_n_0
    SLICE_X82Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  microphone/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.252    microphone/sampler/count0_carry__0_n_0
    SLICE_X82Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  microphone/sampler/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.366    microphone/sampler/count0_carry__1_n_0
    SLICE_X82Y139        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.659 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           0.590     8.249    microphone/sampler/count0_carry__2_n_3
    SLICE_X84Y139        LUT2 (Prop_lut2_I0_O)        0.373     8.622 r  microphone/sampler/count[0]_i_1__1/O
                         net (fo=27, routed)          1.419    10.041    microphone/sampler/count[0]_i_1__1_n_0
    SLICE_X83Y134        FDRE                                         r  microphone/sampler/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.588    -1.433    microphone/sampler/clk108mhz
    SLICE_X83Y134        FDRE                                         r  microphone/sampler/count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            microphone/bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.243ns (23.566%)  route 0.787ns (76.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=1, routed)           0.787     1.030    microphone/bits_reg[0]_0[0]
    SLICE_X81Y127        FDRE                                         r  microphone/bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.854    -0.818    microphone/clk108mhz
    SLICE_X81Y127        FDRE                                         r  microphone/bits_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/spaceship_obj/valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.545ns  (logic 0.320ns (20.684%)  route 1.225ns (79.316%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          1.225     1.500    spaceship/CPU_RESETN_IBUF
    SLICE_X66Y136        LUT4 (Prop_lut4_I1_O)        0.045     1.545 r  spaceship/valid_i_1/O
                         net (fo=1, routed)           0.000     1.545    drawer/spaceship_obj/valid_reg_9
    SLICE_X66Y136        FDRE                                         r  drawer/spaceship_obj/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.829    -0.844    drawer/spaceship_obj/clk108mhz
    SLICE_X66Y136        FDRE                                         r  drawer/spaceship_obj/valid_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/collision_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.630ns  (logic 0.320ns (19.605%)  route 1.310ns (80.395%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          1.310     1.585    drawer/spaceship_obj/CPU_RESETN_IBUF
    SLICE_X66Y136        LUT6 (Prop_lut6_I4_O)        0.045     1.630 r  drawer/spaceship_obj/collision_i_1/O
                         net (fo=1, routed)           0.000     1.630    drawer/spaceship_obj_n_12
    SLICE_X66Y136        FDRE                                         r  drawer/collision_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.829    -0.844    drawer/clk108mhz
    SLICE_X66Y136        FDRE                                         r  drawer/collision_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/a3_obj/valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.842ns  (logic 0.317ns (17.184%)  route 1.526ns (82.816%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          1.347     1.621    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X69Y135        LUT2 (Prop_lut2_I1_O)        0.042     1.663 r  VGA/hsync/valid_i_1__7/O
                         net (fo=8, routed)           0.179     1.842    drawer/a3_obj/valid_reg_10
    SLICE_X67Y136        FDRE                                         r  drawer/a3_obj/valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.829    -0.844    drawer/a3_obj/clk108mhz
    SLICE_X67Y136        FDRE                                         r  drawer/a3_obj/valid_reg/C

Slack:                    inf
  Source:                 ACL_MISO
                            (input port)
  Destination:            accelerometer/adxl/spi/miso_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.848ns  (logic 0.247ns (13.391%)  route 1.601ns (86.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  ACL_MISO (IN)
                         net (fo=0)                   0.000     0.000    ACL_MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ACL_MISO_IBUF_inst/O
                         net (fo=1, routed)           1.601     1.848    accelerometer/adxl/spi/miso_register_reg[0]_0[0]
    SLICE_X87Y122        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.859    -0.813    accelerometer/adxl/spi/clk108mhz
    SLICE_X87Y122        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/a2_obj/valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.852ns  (logic 0.317ns (17.096%)  route 1.535ns (82.904%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          1.347     1.621    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X69Y135        LUT2 (Prop_lut2_I1_O)        0.042     1.663 r  VGA/hsync/valid_i_1__7/O
                         net (fo=8, routed)           0.189     1.852    drawer/a2_obj/valid_reg_7
    SLICE_X68Y137        FDRE                                         r  drawer/a2_obj/valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.830    -0.843    drawer/a2_obj/clk108mhz
    SLICE_X68Y137        FDRE                                         r  drawer/a2_obj/valid_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/a7_obj/valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.870ns  (logic 0.317ns (16.926%)  route 1.554ns (83.074%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          1.347     1.621    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X69Y135        LUT2 (Prop_lut2_I1_O)        0.042     1.663 r  VGA/hsync/valid_i_1__7/O
                         net (fo=8, routed)           0.207     1.870    drawer/a7_obj/valid_reg_11
    SLICE_X70Y137        FDRE                                         r  drawer/a7_obj/valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.830    -0.843    drawer/a7_obj/clk108mhz
    SLICE_X70Y137        FDRE                                         r  drawer/a7_obj/valid_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/a6_obj/valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.883ns  (logic 0.317ns (16.810%)  route 1.567ns (83.190%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          1.347     1.621    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X69Y135        LUT2 (Prop_lut2_I1_O)        0.042     1.663 r  VGA/hsync/valid_i_1__7/O
                         net (fo=8, routed)           0.220     1.883    drawer/a6_obj/valid_reg_14
    SLICE_X67Y135        FDRE                                         r  drawer/a6_obj/valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.829    -0.844    drawer/a6_obj/clk108mhz
    SLICE_X67Y135        FDRE                                         r  drawer/a6_obj/valid_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/spaceship_obj/ROM_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.900ns  (logic 0.320ns (16.819%)  route 1.581ns (83.181%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          1.385     1.660    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X68Y136        LUT6 (Prop_lut6_I5_O)        0.045     1.705 r  VGA/hsync/ROM_address[10]_i_1__6/O
                         net (fo=22, routed)          0.195     1.900    drawer/spaceship_obj/ROM_address_reg[0]_0[0]
    SLICE_X65Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.829    -0.844    drawer/spaceship_obj/clk108mhz
    SLICE_X65Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/spaceship_obj/ROM_address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.900ns  (logic 0.320ns (16.819%)  route 1.581ns (83.181%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          1.385     1.660    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X68Y136        LUT6 (Prop_lut6_I5_O)        0.045     1.705 r  VGA/hsync/ROM_address[10]_i_1__6/O
                         net (fo=22, routed)          0.195     1.900    drawer/spaceship_obj/ROM_address_reg[0]_0[0]
    SLICE_X65Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.829    -0.844    drawer/spaceship_obj/clk108mhz
    SLICE_X65Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk108mhz_ClkGen_1

Max Delay           598 Endpoints
Min Delay           598 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            VGA/vsync/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.092ns  (logic 1.655ns (14.921%)  route 9.437ns (85.079%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          4.517     6.024    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X84Y139        LUT1 (Prop_lut1_I0_O)        0.148     6.172 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.920    11.092    VGA/vsync/SR[0]
    SLICE_X66Y135        FDRE                                         r  VGA/vsync/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.491    -1.530    VGA/vsync/clk108mhz
    SLICE_X66Y135        FDRE                                         r  VGA/vsync/q_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            microphone/sampler/clock_enable_reg/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.624ns  (logic 1.655ns (15.578%)  route 8.969ns (84.422%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          4.517     6.024    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X84Y139        LUT1 (Prop_lut1_I0_O)        0.148     6.172 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.452    10.624    microphone/sampler/SR[0]
    SLICE_X82Y139        FDRE                                         r  microphone/sampler/clock_enable_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.592    -1.429    microphone/sampler/clk108mhz
    SLICE_X82Y139        FDRE                                         r  microphone/sampler/clock_enable_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/clock_enable_reg/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.555ns  (logic 1.655ns (15.679%)  route 8.900ns (84.321%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          4.517     6.024    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X84Y139        LUT1 (Prop_lut1_I0_O)        0.148     6.172 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.383    10.555    spaceship/SR[0]
    SLICE_X73Y132        FDRE                                         r  spaceship/clock_enable_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.571    -1.450    spaceship/clk108mhz
    SLICE_X73Y132        FDRE                                         r  spaceship/clock_enable_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_pos_x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.426ns  (logic 1.655ns (15.873%)  route 8.771ns (84.127%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          4.517     6.024    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X84Y139        LUT1 (Prop_lut1_I0_O)        0.148     6.172 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.254    10.426    drawer/SR[0]
    SLICE_X83Y133        FDRE                                         r  drawer/star_pos_x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.587    -1.434    drawer/clk108mhz
    SLICE_X83Y133        FDRE                                         r  drawer/star_pos_x_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_pos_x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.426ns  (logic 1.655ns (15.873%)  route 8.771ns (84.127%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          4.517     6.024    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X84Y139        LUT1 (Prop_lut1_I0_O)        0.148     6.172 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.254    10.426    drawer/SR[0]
    SLICE_X83Y133        FDRE                                         r  drawer/star_pos_x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.587    -1.434    drawer/clk108mhz
    SLICE_X83Y133        FDRE                                         r  drawer/star_pos_x_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/speed_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.275ns  (logic 1.655ns (16.107%)  route 8.620ns (83.893%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          4.517     6.024    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X84Y139        LUT1 (Prop_lut1_I0_O)        0.148     6.172 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.103    10.275    spaceship/SR[0]
    SLICE_X78Y126        FDRE                                         r  spaceship/speed_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.569    -1.452    spaceship/clk108mhz
    SLICE_X78Y126        FDRE                                         r  spaceship/speed_y_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/speed_y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.275ns  (logic 1.655ns (16.107%)  route 8.620ns (83.893%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          4.517     6.024    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X84Y139        LUT1 (Prop_lut1_I0_O)        0.148     6.172 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.103    10.275    spaceship/SR[0]
    SLICE_X79Y126        FDRE                                         r  spaceship/speed_y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.569    -1.452    spaceship/clk108mhz
    SLICE_X79Y126        FDRE                                         r  spaceship/speed_y_reg[9]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_pos_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.190ns  (logic 1.655ns (16.241%)  route 8.535ns (83.759%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          4.517     6.024    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X84Y139        LUT1 (Prop_lut1_I0_O)        0.148     6.172 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.018    10.190    drawer/SR[0]
    SLICE_X81Y133        FDRE                                         r  drawer/star_pos_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.580    -1.441    drawer/clk108mhz
    SLICE_X81Y133        FDRE                                         r  drawer/star_pos_x_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/speed_y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.129ns  (logic 1.655ns (16.339%)  route 8.474ns (83.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          4.517     6.024    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X84Y139        LUT1 (Prop_lut1_I0_O)        0.148     6.172 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         3.957    10.129    spaceship/SR[0]
    SLICE_X78Y125        FDRE                                         r  spaceship/speed_y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.567    -1.454    spaceship/clk108mhz
    SLICE_X78Y125        FDRE                                         r  spaceship/speed_y_reg[0]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            microphone/sampler/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.041ns  (logic 2.899ns (28.867%)  route 7.143ns (71.133%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=16, routed)          5.133     6.613    microphone/sampler/SW_IBUF[1]
    SLICE_X82Y136        LUT3 (Prop_lut3_I0_O)        0.124     6.737 r  microphone/sampler/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.737    microphone/sampler/count0_carry_i_5_n_0
    SLICE_X82Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.138 r  microphone/sampler/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.138    microphone/sampler/count0_carry_n_0
    SLICE_X82Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  microphone/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.252    microphone/sampler/count0_carry__0_n_0
    SLICE_X82Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  microphone/sampler/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.366    microphone/sampler/count0_carry__1_n_0
    SLICE_X82Y139        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.659 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           0.590     8.249    microphone/sampler/count0_carry__2_n_3
    SLICE_X84Y139        LUT2 (Prop_lut2_I0_O)        0.373     8.622 r  microphone/sampler/count[0]_i_1__1/O
                         net (fo=27, routed)          1.419    10.041    microphone/sampler/count[0]_i_1__1_n_0
    SLICE_X83Y134        FDRE                                         r  microphone/sampler/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         1.588    -1.433    microphone/sampler/clk108mhz
    SLICE_X83Y134        FDRE                                         r  microphone/sampler/count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            microphone/bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.243ns (23.566%)  route 0.787ns (76.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=1, routed)           0.787     1.030    microphone/bits_reg[0]_0[0]
    SLICE_X81Y127        FDRE                                         r  microphone/bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.854    -0.818    microphone/clk108mhz
    SLICE_X81Y127        FDRE                                         r  microphone/bits_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/spaceship_obj/valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.545ns  (logic 0.320ns (20.684%)  route 1.225ns (79.316%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          1.225     1.500    spaceship/CPU_RESETN_IBUF
    SLICE_X66Y136        LUT4 (Prop_lut4_I1_O)        0.045     1.545 r  spaceship/valid_i_1/O
                         net (fo=1, routed)           0.000     1.545    drawer/spaceship_obj/valid_reg_9
    SLICE_X66Y136        FDRE                                         r  drawer/spaceship_obj/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.829    -0.844    drawer/spaceship_obj/clk108mhz
    SLICE_X66Y136        FDRE                                         r  drawer/spaceship_obj/valid_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/collision_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.630ns  (logic 0.320ns (19.605%)  route 1.310ns (80.395%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          1.310     1.585    drawer/spaceship_obj/CPU_RESETN_IBUF
    SLICE_X66Y136        LUT6 (Prop_lut6_I4_O)        0.045     1.630 r  drawer/spaceship_obj/collision_i_1/O
                         net (fo=1, routed)           0.000     1.630    drawer/spaceship_obj_n_12
    SLICE_X66Y136        FDRE                                         r  drawer/collision_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.829    -0.844    drawer/clk108mhz
    SLICE_X66Y136        FDRE                                         r  drawer/collision_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/a3_obj/valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.842ns  (logic 0.317ns (17.184%)  route 1.526ns (82.816%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          1.347     1.621    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X69Y135        LUT2 (Prop_lut2_I1_O)        0.042     1.663 r  VGA/hsync/valid_i_1__7/O
                         net (fo=8, routed)           0.179     1.842    drawer/a3_obj/valid_reg_10
    SLICE_X67Y136        FDRE                                         r  drawer/a3_obj/valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.829    -0.844    drawer/a3_obj/clk108mhz
    SLICE_X67Y136        FDRE                                         r  drawer/a3_obj/valid_reg/C

Slack:                    inf
  Source:                 ACL_MISO
                            (input port)
  Destination:            accelerometer/adxl/spi/miso_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.848ns  (logic 0.247ns (13.391%)  route 1.601ns (86.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  ACL_MISO (IN)
                         net (fo=0)                   0.000     0.000    ACL_MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ACL_MISO_IBUF_inst/O
                         net (fo=1, routed)           1.601     1.848    accelerometer/adxl/spi/miso_register_reg[0]_0[0]
    SLICE_X87Y122        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.859    -0.813    accelerometer/adxl/spi/clk108mhz
    SLICE_X87Y122        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/a2_obj/valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.852ns  (logic 0.317ns (17.096%)  route 1.535ns (82.904%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          1.347     1.621    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X69Y135        LUT2 (Prop_lut2_I1_O)        0.042     1.663 r  VGA/hsync/valid_i_1__7/O
                         net (fo=8, routed)           0.189     1.852    drawer/a2_obj/valid_reg_7
    SLICE_X68Y137        FDRE                                         r  drawer/a2_obj/valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.830    -0.843    drawer/a2_obj/clk108mhz
    SLICE_X68Y137        FDRE                                         r  drawer/a2_obj/valid_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/a7_obj/valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.870ns  (logic 0.317ns (16.926%)  route 1.554ns (83.074%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          1.347     1.621    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X69Y135        LUT2 (Prop_lut2_I1_O)        0.042     1.663 r  VGA/hsync/valid_i_1__7/O
                         net (fo=8, routed)           0.207     1.870    drawer/a7_obj/valid_reg_11
    SLICE_X70Y137        FDRE                                         r  drawer/a7_obj/valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.830    -0.843    drawer/a7_obj/clk108mhz
    SLICE_X70Y137        FDRE                                         r  drawer/a7_obj/valid_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/a6_obj/valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.883ns  (logic 0.317ns (16.810%)  route 1.567ns (83.190%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          1.347     1.621    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X69Y135        LUT2 (Prop_lut2_I1_O)        0.042     1.663 r  VGA/hsync/valid_i_1__7/O
                         net (fo=8, routed)           0.220     1.883    drawer/a6_obj/valid_reg_14
    SLICE_X67Y135        FDRE                                         r  drawer/a6_obj/valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.829    -0.844    drawer/a6_obj/clk108mhz
    SLICE_X67Y135        FDRE                                         r  drawer/a6_obj/valid_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/spaceship_obj/ROM_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.900ns  (logic 0.320ns (16.819%)  route 1.581ns (83.181%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          1.385     1.660    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X68Y136        LUT6 (Prop_lut6_I5_O)        0.045     1.705 r  VGA/hsync/ROM_address[10]_i_1__6/O
                         net (fo=22, routed)          0.195     1.900    drawer/spaceship_obj/ROM_address_reg[0]_0[0]
    SLICE_X65Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.829    -0.844    drawer/spaceship_obj/clk108mhz
    SLICE_X65Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/spaceship_obj/ROM_address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.900ns  (logic 0.320ns (16.819%)  route 1.581ns (83.181%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=61, routed)          1.385     1.660    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X68Y136        LUT6 (Prop_lut6_I5_O)        0.045     1.705 r  VGA/hsync/ROM_address[10]_i_1__6/O
                         net (fo=22, routed)          0.195     1.900    drawer/spaceship_obj/ROM_address_reg[0]_0[0]
    SLICE_X65Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=741, routed)         0.829    -0.844    drawer/spaceship_obj/clk108mhz
    SLICE_X65Y136        FDRE                                         r  drawer/spaceship_obj/ROM_address_reg[10]/C





