{
  "module_name": "smu_7_0_0_d.h",
  "hash_id": "7b6c3f1f84e5ee7682475e592cdc21f26aabee49bfe494a3d729c63b26e19adc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/smu/smu_7_0_0_d.h",
  "human_readable_source": " \n\n#ifndef SMU_7_0_0_D_H\n#define SMU_7_0_0_D_H\n\n#define mmGCK_SMC_IND_INDEX                                                     0x80\n#define mmGCK0_GCK_SMC_IND_INDEX                                                0x80\n#define mmGCK1_GCK_SMC_IND_INDEX                                                0x82\n#define mmGCK2_GCK_SMC_IND_INDEX                                                0x84\n#define mmGCK3_GCK_SMC_IND_INDEX                                                0x86\n#define mmGCK_SMC_IND_DATA                                                      0x81\n#define mmGCK0_GCK_SMC_IND_DATA                                                 0x81\n#define mmGCK1_GCK_SMC_IND_DATA                                                 0x83\n#define mmGCK2_GCK_SMC_IND_DATA                                                 0x85\n#define mmGCK3_GCK_SMC_IND_DATA                                                 0x87\n#define ixCG_DCLK_CNTL                                                          0xc050009c\n#define ixCG_DCLK_STATUS                                                        0xc05000a0\n#define ixCG_VCLK_CNTL                                                          0xc05000a4\n#define ixCG_VCLK_STATUS                                                        0xc05000a8\n#define ixCG_ECLK_CNTL                                                          0xc05000ac\n#define ixCG_ECLK_STATUS                                                        0xc05000b0\n#define ixCG_ACLK_CNTL                                                          0xc05000dc\n#define ixGCK_DFS_BYPASS_CNTL                                                   0xc0500118\n#define ixCG_SPLL_FUNC_CNTL                                                     0xc0500140\n#define ixCG_SPLL_FUNC_CNTL_2                                                   0xc0500144\n#define ixCG_SPLL_FUNC_CNTL_3                                                   0xc0500148\n#define ixCG_SPLL_FUNC_CNTL_4                                                   0xc050014c\n#define ixCG_SPLL_FUNC_CNTL_5                                                   0xc0500150\n#define ixCG_SPLL_FUNC_CNTL_6                                                   0xc0500154\n#define ixCG_SPLL_FUNC_CNTL_7                                                   0xc0500158\n#define ixSPLL_CNTL_MODE                                                        0xc0500160\n#define ixCG_SPLL_SPREAD_SPECTRUM                                               0xc0500164\n#define ixCG_SPLL_SPREAD_SPECTRUM_2                                             0xc0500168\n#define ixMPLL_BYPASSCLK_SEL                                                    0xc050019c\n#define ixCG_CLKPIN_CNTL                                                        0xc05001a0\n#define ixCG_CLKPIN_CNTL_2                                                      0xc05001a4\n#define ixTHM_CLK_CNTL                                                          0xc05001a8\n#define ixMISC_CLK_CTRL                                                         0xc05001ac\n#define ixGCK_PLL_TEST_CNTL                                                     0xc05001c0\n#define ixGCK_PLL_TEST_CNTL_2                                                   0xc05001c4\n#define ixGCK_ADFS_CLK_BYPASS_CNTL1                                             0xc05001c8\n#define mmSMC_IND_INDEX                                                         0x80\n#define mmSMC0_SMC_IND_INDEX                                                    0x80\n#define mmSMC1_SMC_IND_INDEX                                                    0x82\n#define mmSMC2_SMC_IND_INDEX                                                    0x84\n#define mmSMC3_SMC_IND_INDEX                                                    0x86\n#define mmSMC_IND_DATA                                                          0x81\n#define mmSMC0_SMC_IND_DATA                                                     0x81\n#define mmSMC1_SMC_IND_DATA                                                     0x83\n#define mmSMC2_SMC_IND_DATA                                                     0x85\n#define mmSMC3_SMC_IND_DATA                                                     0x87\n#define mmSMC_IND_INDEX_0                                                       0x80\n#define mmSMC_IND_DATA_0                                                        0x81\n#define mmSMC_IND_INDEX_1                                                       0x82\n#define mmSMC_IND_DATA_1                                                        0x83\n#define mmSMC_IND_INDEX_2                                                       0x84\n#define mmSMC_IND_DATA_2                                                        0x85\n#define mmSMC_IND_INDEX_3                                                       0x86\n#define mmSMC_IND_DATA_3                                                        0x87\n#define mmSMC_IND_INDEX_4                                                       0x88\n#define mmSMC_IND_DATA_4                                                        0x89\n#define mmSMC_IND_INDEX_5                                                       0x8a\n#define mmSMC_IND_DATA_5                                                        0x8b\n#define mmSMC_IND_INDEX_6                                                       0x8c\n#define mmSMC_IND_DATA_6                                                        0x8d\n#define mmSMC_IND_INDEX_7                                                       0x8e\n#define mmSMC_IND_DATA_7                                                        0x8f\n#define mmSMC_IND_ACCESS_CNTL                                                   0x90\n#define mmSMC_MESSAGE_0                                                         0x94\n#define mmSMC_RESP_0                                                            0x95\n#define mmSMC_MESSAGE_1                                                         0x96\n#define mmSMC_RESP_1                                                            0x97\n#define mmSMC_MESSAGE_2                                                         0x98\n#define mmSMC_RESP_2                                                            0x99\n#define mmSMC_MESSAGE_3                                                         0x9a\n#define mmSMC_RESP_3                                                            0x9b\n#define mmSMC_MESSAGE_4                                                         0x9c\n#define mmSMC_RESP_4                                                            0x9d\n#define mmSMC_MESSAGE_5                                                         0x9e\n#define mmSMC_RESP_5                                                            0x9f\n#define mmSMC_MESSAGE_6                                                         0xa0\n#define mmSMC_RESP_6                                                            0xa1\n#define mmSMC_MESSAGE_7                                                         0xa2\n#define mmSMC_RESP_7                                                            0xa3\n#define mmSMC_MSG_ARG_0                                                         0xa4\n#define mmSMC_MSG_ARG_1                                                         0xa5\n#define mmSMC_MSG_ARG_2                                                         0xa6\n#define mmSMC_MSG_ARG_3                                                         0xa7\n#define mmSMC_MSG_ARG_4                                                         0xa8\n#define mmSMC_MSG_ARG_5                                                         0xa9\n#define mmSMC_MSG_ARG_6                                                         0xaa\n#define mmSMC_MSG_ARG_7                                                         0xab\n#define mmSMC_MESSAGE_8                                                         0xb5\n#define mmSMC_RESP_8                                                            0xb6\n#define mmSMC_MESSAGE_9                                                         0xb7\n#define mmSMC_RESP_9                                                            0xb8\n#define mmSMC_MESSAGE_10                                                        0xb9\n#define mmSMC_RESP_10                                                           0xba\n#define mmSMC_MESSAGE_11                                                        0xbb\n#define mmSMC_RESP_11                                                           0xbc\n#define mmSMC_MSG_ARG_8                                                         0xbd\n#define mmSMC_MSG_ARG_9                                                         0xbe\n#define mmSMC_MSG_ARG_10                                                        0xbf\n#define mmSMC_MSG_ARG_11                                                        0x91\n#define ixSMC_SYSCON_RESET_CNTL                                                 0x80000000\n#define ixSMC_SYSCON_CLOCK_CNTL_0                                               0x80000004\n#define ixSMC_SYSCON_CLOCK_CNTL_1                                               0x80000008\n#define ixSMC_SYSCON_CLOCK_CNTL_2                                               0x8000000c\n#define ixSMC_SYSCON_MISC_CNTL                                                  0x80000010\n#define ixSMC_SYSCON_MSG_ARG_0                                                  0x80000068\n#define ixSMC_PC_C                                                              0x80000370\n#define ixSMC_SCRATCH9                                                          0x80000424\n#define mmCG_FPS_CNT                                                            0x1a4\n#define mmSMU_SMC_IND_INDEX                                                     0x80\n#define mmSMU0_SMU_SMC_IND_INDEX                                                0x80\n#define mmSMU1_SMU_SMC_IND_INDEX                                                0x82\n#define mmSMU2_SMU_SMC_IND_INDEX                                                0x84\n#define mmSMU3_SMU_SMC_IND_INDEX                                                0x86\n#define mmSMU_SMC_IND_DATA                                                      0x81\n#define mmSMU0_SMU_SMC_IND_DATA                                                 0x81\n#define mmSMU1_SMU_SMC_IND_DATA                                                 0x83\n#define mmSMU2_SMU_SMC_IND_DATA                                                 0x85\n#define mmSMU3_SMU_SMC_IND_DATA                                                 0x87\n#define ixRCU_UC_EVENTS                                                         0xc0000004\n#define ixRCU_MISC_CTRL                                                         0xc0000010\n#define ixCC_RCU_FUSES                                                          0xc00c0000\n#define ixCC_SMU_MISC_FUSES                                                     0xc00c0004\n#define ixCC_SCLK_VID_FUSES                                                     0xc00c0008\n#define ixCC_GIO_IOCCFG_FUSES                                                   0xc00c000c\n#define ixCC_GIO_IOC_FUSES                                                      0xc00c0010\n#define ixCC_SMU_TST_EFUSE1_MISC                                                0xc00c001c\n#define ixCC_TST_ID_STRAPS                                                      0xc00c0020\n#define ixCC_FCTRL_FUSES                                                        0xc00c0024\n#define ixSMU_MAIN_PLL_OP_FREQ                                                  0xe0003020\n#define ixSMU_STATUS                                                            0xe0003088\n#define ixSMU_FIRMWARE                                                          0xe00030a4\n#define ixSMU_INPUT_DATA                                                        0xe00030b8\n#define ixSMU_EFUSE_0                                                           0xc0100000\n#define ixDPM_TABLE_1                                                           0x3f000\n#define ixDPM_TABLE_2                                                           0x3f004\n#define ixDPM_TABLE_3                                                           0x3f008\n#define ixDPM_TABLE_4                                                           0x3f00c\n#define ixDPM_TABLE_5                                                           0x3f010\n#define ixDPM_TABLE_6                                                           0x3f014\n#define ixDPM_TABLE_7                                                           0x3f018\n#define ixDPM_TABLE_8                                                           0x3f01c\n#define ixDPM_TABLE_9                                                           0x3f020\n#define ixDPM_TABLE_10                                                          0x3f024\n#define ixDPM_TABLE_11                                                          0x3f028\n#define ixDPM_TABLE_12                                                          0x3f02c\n#define ixDPM_TABLE_13                                                          0x3f030\n#define ixDPM_TABLE_14                                                          0x3f034\n#define ixDPM_TABLE_15                                                          0x3f038\n#define ixDPM_TABLE_16                                                          0x3f03c\n#define ixDPM_TABLE_17                                                          0x3f040\n#define ixDPM_TABLE_18                                                          0x3f044\n#define ixDPM_TABLE_19                                                          0x3f048\n#define ixDPM_TABLE_20                                                          0x3f04c\n#define ixDPM_TABLE_21                                                          0x3f050\n#define ixDPM_TABLE_22                                                          0x3f054\n#define ixDPM_TABLE_23                                                          0x3f058\n#define ixDPM_TABLE_24                                                          0x3f05c\n#define ixDPM_TABLE_25                                                          0x3f060\n#define ixDPM_TABLE_26                                                          0x3f064\n#define ixDPM_TABLE_27                                                          0x3f068\n#define ixDPM_TABLE_28                                                          0x3f06c\n#define ixDPM_TABLE_29                                                          0x3f070\n#define ixDPM_TABLE_30                                                          0x3f074\n#define ixDPM_TABLE_31                                                          0x3f078\n#define ixDPM_TABLE_32                                                          0x3f07c\n#define ixDPM_TABLE_33                                                          0x3f080\n#define ixDPM_TABLE_34                                                          0x3f084\n#define ixDPM_TABLE_35                                                          0x3f088\n#define ixDPM_TABLE_36                                                          0x3f08c\n#define ixDPM_TABLE_37                                                          0x3f090\n#define ixDPM_TABLE_38                                                          0x3f094\n#define ixDPM_TABLE_39                                                          0x3f098\n#define ixDPM_TABLE_40                                                          0x3f09c\n#define ixDPM_TABLE_41                                                          0x3f0a0\n#define ixDPM_TABLE_42                                                          0x3f0a4\n#define ixDPM_TABLE_43                                                          0x3f0a8\n#define ixDPM_TABLE_44                                                          0x3f0ac\n#define ixDPM_TABLE_45                                                          0x3f0b0\n#define ixDPM_TABLE_46                                                          0x3f0b4\n#define ixDPM_TABLE_47                                                          0x3f0b8\n#define ixDPM_TABLE_48                                                          0x3f0bc\n#define ixDPM_TABLE_49                                                          0x3f0c0\n#define ixDPM_TABLE_50                                                          0x3f0c4\n#define ixDPM_TABLE_51                                                          0x3f0c8\n#define ixDPM_TABLE_52                                                          0x3f0cc\n#define ixDPM_TABLE_53                                                          0x3f0d0\n#define ixDPM_TABLE_54                                                          0x3f0d4\n#define ixDPM_TABLE_55                                                          0x3f0d8\n#define ixDPM_TABLE_56                                                          0x3f0dc\n#define ixDPM_TABLE_57                                                          0x3f0e0\n#define ixDPM_TABLE_58                                                          0x3f0e4\n#define ixDPM_TABLE_59                                                          0x3f0e8\n#define ixDPM_TABLE_60                                                          0x3f0ec\n#define ixDPM_TABLE_61                                                          0x3f0f0\n#define ixDPM_TABLE_62                                                          0x3f0f4\n#define ixDPM_TABLE_63                                                          0x3f0f8\n#define ixDPM_TABLE_64                                                          0x3f0fc\n#define ixDPM_TABLE_65                                                          0x3f100\n#define ixDPM_TABLE_66                                                          0x3f104\n#define ixDPM_TABLE_67                                                          0x3f108\n#define ixDPM_TABLE_68                                                          0x3f10c\n#define ixDPM_TABLE_69                                                          0x3f110\n#define ixDPM_TABLE_70                                                          0x3f114\n#define ixDPM_TABLE_71                                                          0x3f118\n#define ixDPM_TABLE_72                                                          0x3f11c\n#define ixDPM_TABLE_73                                                          0x3f120\n#define ixDPM_TABLE_74                                                          0x3f124\n#define ixDPM_TABLE_75                                                          0x3f128\n#define ixDPM_TABLE_76                                                          0x3f12c\n#define ixDPM_TABLE_77                                                          0x3f130\n#define ixDPM_TABLE_78                                                          0x3f134\n#define ixDPM_TABLE_79                                                          0x3f138\n#define ixDPM_TABLE_80                                                          0x3f13c\n#define ixDPM_TABLE_81                                                          0x3f140\n#define ixDPM_TABLE_82                                                          0x3f144\n#define ixDPM_TABLE_83                                                          0x3f148\n#define ixDPM_TABLE_84                                                          0x3f14c\n#define ixDPM_TABLE_85                                                          0x3f150\n#define ixDPM_TABLE_86                                                          0x3f154\n#define ixDPM_TABLE_87                                                          0x3f158\n#define ixDPM_TABLE_88                                                          0x3f15c\n#define ixDPM_TABLE_89                                                          0x3f160\n#define ixDPM_TABLE_90                                                          0x3f164\n#define ixDPM_TABLE_91                                                          0x3f168\n#define ixDPM_TABLE_92                                                          0x3f16c\n#define ixDPM_TABLE_93                                                          0x3f170\n#define ixDPM_TABLE_94                                                          0x3f174\n#define ixDPM_TABLE_95                                                          0x3f178\n#define ixDPM_TABLE_96                                                          0x3f17c\n#define ixDPM_TABLE_97                                                          0x3f180\n#define ixDPM_TABLE_98                                                          0x3f184\n#define ixDPM_TABLE_99                                                          0x3f188\n#define ixDPM_TABLE_100                                                         0x3f18c\n#define ixDPM_TABLE_101                                                         0x3f190\n#define ixDPM_TABLE_102                                                         0x3f194\n#define ixDPM_TABLE_103                                                         0x3f198\n#define ixDPM_TABLE_104                                                         0x3f19c\n#define ixDPM_TABLE_105                                                         0x3f1a0\n#define ixDPM_TABLE_106                                                         0x3f1a4\n#define ixDPM_TABLE_107                                                         0x3f1a8\n#define ixDPM_TABLE_108                                                         0x3f1ac\n#define ixDPM_TABLE_109                                                         0x3f1b0\n#define ixDPM_TABLE_110                                                         0x3f1b4\n#define ixDPM_TABLE_111                                                         0x3f1b8\n#define ixDPM_TABLE_112                                                         0x3f1bc\n#define ixDPM_TABLE_113                                                         0x3f1c0\n#define ixDPM_TABLE_114                                                         0x3f1c4\n#define ixDPM_TABLE_115                                                         0x3f1c8\n#define ixDPM_TABLE_116                                                         0x3f1cc\n#define ixDPM_TABLE_117                                                         0x3f1d0\n#define ixDPM_TABLE_118                                                         0x3f1d4\n#define ixDPM_TABLE_119                                                         0x3f1d8\n#define ixDPM_TABLE_120                                                         0x3f1dc\n#define ixDPM_TABLE_121                                                         0x3f1e0\n#define ixDPM_TABLE_122                                                         0x3f1e4\n#define ixDPM_TABLE_123                                                         0x3f1e8\n#define ixDPM_TABLE_124                                                         0x3f1ec\n#define ixDPM_TABLE_125                                                         0x3f1f0\n#define ixDPM_TABLE_126                                                         0x3f1f4\n#define ixDPM_TABLE_127                                                         0x3f1f8\n#define ixDPM_TABLE_128                                                         0x3f1fc\n#define ixDPM_TABLE_129                                                         0x3f200\n#define ixDPM_TABLE_130                                                         0x3f204\n#define ixDPM_TABLE_131                                                         0x3f208\n#define ixDPM_TABLE_132                                                         0x3f20c\n#define ixDPM_TABLE_133                                                         0x3f210\n#define ixDPM_TABLE_134                                                         0x3f214\n#define ixDPM_TABLE_135                                                         0x3f218\n#define ixDPM_TABLE_136                                                         0x3f21c\n#define ixDPM_TABLE_137                                                         0x3f220\n#define ixDPM_TABLE_138                                                         0x3f224\n#define ixDPM_TABLE_139                                                         0x3f228\n#define ixDPM_TABLE_140                                                         0x3f22c\n#define ixDPM_TABLE_141                                                         0x3f230\n#define ixDPM_TABLE_142                                                         0x3f234\n#define ixDPM_TABLE_143                                                         0x3f238\n#define ixDPM_TABLE_144                                                         0x3f23c\n#define ixDPM_TABLE_145                                                         0x3f240\n#define ixDPM_TABLE_146                                                         0x3f244\n#define ixDPM_TABLE_147                                                         0x3f248\n#define ixDPM_TABLE_148                                                         0x3f24c\n#define ixDPM_TABLE_149                                                         0x3f250\n#define ixDPM_TABLE_150                                                         0x3f254\n#define ixDPM_TABLE_151                                                         0x3f258\n#define ixDPM_TABLE_152                                                         0x3f25c\n#define ixDPM_TABLE_153                                                         0x3f260\n#define ixDPM_TABLE_154                                                         0x3f264\n#define ixDPM_TABLE_155                                                         0x3f268\n#define ixDPM_TABLE_156                                                         0x3f26c\n#define ixDPM_TABLE_157                                                         0x3f270\n#define ixDPM_TABLE_158                                                         0x3f274\n#define ixDPM_TABLE_159                                                         0x3f278\n#define ixDPM_TABLE_160                                                         0x3f27c\n#define ixDPM_TABLE_161                                                         0x3f280\n#define ixDPM_TABLE_162                                                         0x3f284\n#define ixDPM_TABLE_163                                                         0x3f288\n#define ixDPM_TABLE_164                                                         0x3f28c\n#define ixDPM_TABLE_165                                                         0x3f290\n#define ixDPM_TABLE_166                                                         0x3f294\n#define ixDPM_TABLE_167                                                         0x3f298\n#define ixDPM_TABLE_168                                                         0x3f29c\n#define ixDPM_TABLE_169                                                         0x3f2a0\n#define ixDPM_TABLE_170                                                         0x3f2a4\n#define ixDPM_TABLE_171                                                         0x3f2a8\n#define ixDPM_TABLE_172                                                         0x3f2ac\n#define ixDPM_TABLE_173                                                         0x3f2b0\n#define ixDPM_TABLE_174                                                         0x3f2b4\n#define ixDPM_TABLE_175                                                         0x3f2b8\n#define ixDPM_TABLE_176                                                         0x3f2bc\n#define ixDPM_TABLE_177                                                         0x3f2c0\n#define ixDPM_TABLE_178                                                         0x3f2c4\n#define ixDPM_TABLE_179                                                         0x3f2c8\n#define ixDPM_TABLE_180                                                         0x3f2cc\n#define ixDPM_TABLE_181                                                         0x3f2d0\n#define ixDPM_TABLE_182                                                         0x3f2d4\n#define ixDPM_TABLE_183                                                         0x3f2d8\n#define ixDPM_TABLE_184                                                         0x3f2dc\n#define ixDPM_TABLE_185                                                         0x3f2e0\n#define ixDPM_TABLE_186                                                         0x3f2e4\n#define ixDPM_TABLE_187                                                         0x3f2e8\n#define ixDPM_TABLE_188                                                         0x3f2ec\n#define ixDPM_TABLE_189                                                         0x3f2f0\n#define ixDPM_TABLE_190                                                         0x3f2f4\n#define ixDPM_TABLE_191                                                         0x3f2f8\n#define ixSOFT_REGISTERS_TABLE_1                                                0x3f900\n#define ixSOFT_REGISTERS_TABLE_2                                                0x3f904\n#define ixSOFT_REGISTERS_TABLE_3                                                0x3f908\n#define ixSOFT_REGISTERS_TABLE_4                                                0x3f90c\n#define ixSOFT_REGISTERS_TABLE_5                                                0x3f910\n#define ixSOFT_REGISTERS_TABLE_6                                                0x3f914\n#define ixSOFT_REGISTERS_TABLE_7                                                0x3f918\n#define ixSOFT_REGISTERS_TABLE_8                                                0x3f91c\n#define ixSOFT_REGISTERS_TABLE_9                                                0x3f920\n#define ixSOFT_REGISTERS_TABLE_10                                               0x3f924\n#define ixSOFT_REGISTERS_TABLE_11                                               0x3f928\n#define ixSOFT_REGISTERS_TABLE_12                                               0x3f92c\n#define ixSOFT_REGISTERS_TABLE_13                                               0x3f930\n#define ixSOFT_REGISTERS_TABLE_14                                               0x3f934\n#define ixSOFT_REGISTERS_TABLE_15                                               0x3f938\n#define ixSOFT_REGISTERS_TABLE_16                                               0x3f93c\n#define ixSOFT_REGISTERS_TABLE_17                                               0x3f940\n#define ixSOFT_REGISTERS_TABLE_18                                               0x3f944\n#define ixSOFT_REGISTERS_TABLE_19                                               0x3f948\n#define ixSOFT_REGISTERS_TABLE_20                                               0x3f94c\n#define ixSOFT_REGISTERS_TABLE_21                                               0x3f950\n#define ixSMU_LCLK_DPM_STATE_0_CNTL_0                                           0x3fd00\n#define ixSMU_LCLK_DPM_STATE_1_CNTL_0                                           0x3fd14\n#define ixSMU_LCLK_DPM_STATE_2_CNTL_0                                           0x3fd28\n#define ixSMU_LCLK_DPM_STATE_3_CNTL_0                                           0x3fd3c\n#define ixSMU_LCLK_DPM_STATE_4_CNTL_0                                           0x3fd50\n#define ixSMU_LCLK_DPM_STATE_5_CNTL_0                                           0x3fd64\n#define ixSMU_LCLK_DPM_STATE_6_CNTL_0                                           0x3fd78\n#define ixSMU_LCLK_DPM_STATE_7_CNTL_0                                           0x3fd8c\n#define ixSMU_LCLK_DPM_STATE_0_CNTL_1                                           0x3fd04\n#define ixSMU_LCLK_DPM_STATE_1_CNTL_1                                           0x3fd18\n#define ixSMU_LCLK_DPM_STATE_2_CNTL_1                                           0x3fd2c\n#define ixSMU_LCLK_DPM_STATE_3_CNTL_1                                           0x3fd40\n#define ixSMU_LCLK_DPM_STATE_4_CNTL_1                                           0x3fd54\n#define ixSMU_LCLK_DPM_STATE_5_CNTL_1                                           0x3fd68\n#define ixSMU_LCLK_DPM_STATE_6_CNTL_1                                           0x3fd7c\n#define ixSMU_LCLK_DPM_STATE_7_CNTL_1                                           0x3fd90\n#define ixSMU_LCLK_DPM_STATE_0_CNTL_2                                           0x3fd08\n#define ixSMU_LCLK_DPM_STATE_1_CNTL_2                                           0x3fd1c\n#define ixSMU_LCLK_DPM_STATE_2_CNTL_2                                           0x3fd30\n#define ixSMU_LCLK_DPM_STATE_3_CNTL_2                                           0x3fd44\n#define ixSMU_LCLK_DPM_STATE_4_CNTL_2                                           0x3fd58\n#define ixSMU_LCLK_DPM_STATE_5_CNTL_2                                           0x3fd6c\n#define ixSMU_LCLK_DPM_STATE_6_CNTL_2                                           0x3fd80\n#define ixSMU_LCLK_DPM_STATE_7_CNTL_2                                           0x3fd94\n#define ixSMU_LCLK_DPM_STATE_0_CNTL_3                                           0x3fd0c\n#define ixSMU_LCLK_DPM_STATE_1_CNTL_3                                           0x3fd20\n#define ixSMU_LCLK_DPM_STATE_2_CNTL_3                                           0x3fd34\n#define ixSMU_LCLK_DPM_STATE_3_CNTL_3                                           0x3fd48\n#define ixSMU_LCLK_DPM_STATE_4_CNTL_3                                           0x3fd5c\n#define ixSMU_LCLK_DPM_STATE_5_CNTL_3                                           0x3fd70\n#define ixSMU_LCLK_DPM_STATE_6_CNTL_3                                           0x3fd84\n#define ixSMU_LCLK_DPM_STATE_7_CNTL_3                                           0x3fd98\n#define ixSMU_LCLK_DPM_STATE_0_ACTIVITY_THRESHOLD                               0x3fd10\n#define ixSMU_LCLK_DPM_STATE_1_ACTIVITY_THRESHOLD                               0x3fd24\n#define ixSMU_LCLK_DPM_STATE_2_ACTIVITY_THRESHOLD                               0x3fd38\n#define ixSMU_LCLK_DPM_STATE_3_ACTIVITY_THRESHOLD                               0x3fd4c\n#define ixSMU_LCLK_DPM_STATE_4_ACTIVITY_THRESHOLD                               0x3fd60\n#define ixSMU_LCLK_DPM_STATE_5_ACTIVITY_THRESHOLD                               0x3fd74\n#define ixSMU_LCLK_DPM_STATE_6_ACTIVITY_THRESHOLD                               0x3fd88\n#define ixSMU_LCLK_DPM_STATE_7_ACTIVITY_THRESHOLD                               0x3fd9c\n#define ixGIO_PID_CONTROLLER_CNTL_0                                             0x3fda0\n#define ixGIO_PID_CONTROLLER_CNTL_1                                             0x3fda4\n#define ixGIO_PID_CONTROLLER_CNTL_2                                             0x3fda8\n#define ixGIO_PID_CONTROLLER_CNTL_3                                             0x3fdac\n#define ixGIO_PID_CONTROLLER_CNTL_4                                             0x3fdb0\n#define ixGIO_PID_CONTROLLER_CNTL_5                                             0x3fdb4\n#define ixGIO_PID_CONTROLLER_CNTL_6                                             0x3fdb8\n#define ixGIO_PID_CONTROLLER_CNTL_7                                             0x3fdbc\n#define ixGIO_PID_CONTROLLER_CNTL_8                                             0x3fdc0\n#define ixSMU_LCLK_DPM_LEVEL_COUNT                                              0x3fdc4\n#define ixSMU_LCLK_DPM_CNTL                                                     0x3fdc8\n#define ixSMU_LCLK_DPM_CURRENT_AND_TARGET_STATE                                 0x3fdcc\n#define ixSMU_LCLK_DPM_THERMAL_THROTTLING_CNTL                                  0x3fdd0\n#define ixSMU_LCLK_DPM_THERMAL_THROTTLING_THRESHOLDS                            0x3fdd4\n#define ixPM_FUSES_1                                                            0x3fa80\n#define ixPM_FUSES_2                                                            0x3fa84\n#define ixPM_FUSES_3                                                            0x3fa88\n#define ixPM_FUSES_4                                                            0x3fa8c\n#define ixPM_FUSES_5                                                            0x3fa90\n#define ixPM_FUSES_6                                                            0x3fa94\n#define ixPM_FUSES_7                                                            0x3fa98\n#define ixPM_FUSES_8                                                            0x3fa9c\n#define ixPM_FUSES_9                                                            0x3faa0\n#define ixPM_FUSES_10                                                           0x3faa4\n#define ixPM_FUSES_11                                                           0x3faa8\n#define ixPM_FUSES_12                                                           0x3faac\n#define ixPM_FUSES_13                                                           0x3fab0\n#define ixPM_FUSES_14                                                           0x3fab4\n#define ixPM_FUSES_15                                                           0x3fab8\n#define ixPM_FUSES_16                                                           0x3fabc\n#define ixPM_FUSES_17                                                           0x3fac0\n#define ixPM_FUSES_18                                                           0x3fac4\n#define ixPM_FUSES_19                                                           0x3fac8\n#define ixPM_FUSES_20                                                           0x3facc\n#define ixPM_FUSES_21                                                           0x3fad0\n#define ixPM_FUSES_22                                                           0x3fad4\n#define ixPM_FUSES_23                                                           0x3fad8\n#define ixPM_FUSES_24                                                           0x3fadc\n#define ixPM_FUSES_25                                                           0x3fae0\n#define ixPM_FUSES_26                                                           0x3fae4\n#define ixPM_FUSES_27                                                           0x3fae8\n#define ixPM_FUSES_28                                                           0x3faec\n#define ixPM_FUSES_29                                                           0x3faf0\n#define ixPM_FUSES_30                                                           0x3faf4\n#define ixPM_FUSES_31                                                           0x3faf8\n#define ixPM_FUSES_32                                                           0x3fafc\n#define ixPM_FUSES_33                                                           0x3fb00\n#define ixPM_FUSES_34                                                           0x3fb04\n#define ixPM_FUSES_35                                                           0x3fb08\n#define ixPM_FUSES_36                                                           0x3fb0c\n#define ixPM_FUSES_37                                                           0x3fb10\n#define ixPM_FUSES_38                                                           0x3fb14\n#define ixPM_FUSES_39                                                           0x3fb18\n#define ixPM_FUSES_40                                                           0x3fb1c\n#define ixPM_FUSES_41                                                           0x3fb20\n#define ixPM_FUSES_42                                                           0x3fb24\n#define ixPM_FUSES_43                                                           0x3fb28\n#define ixPM_FUSES_44                                                           0x3fb2c\n#define ixPM_FUSES_45                                                           0x3fb30\n#define ixPM_FUSES_46                                                           0x3fb34\n#define ixPM_FUSES_47                                                           0x3fb38\n#define ixPM_FUSES_48                                                           0x3fb3c\n#define ixPM_FUSES_49                                                           0x3fb40\n#define ixPM_FUSES_50                                                           0x3fb44\n#define ixPM_FUSES_51                                                           0x3fb48\n#define ixPM_FUSES_52                                                           0x3fb4c\n#define ixPM_FUSES_53                                                           0x3fb50\n#define ixPM_FUSES_54                                                           0x3fb54\n#define ixPM_FUSES_55                                                           0x3fb58\n#define ixPM_FUSES_56                                                           0x3fb5c\n#define ixPM_FUSES_57                                                           0x3fb60\n#define ixPM_FUSES_58                                                           0x3fb64\n#define ixPM_FUSES_59                                                           0x3fb68\n#define ixPM_FUSES_60                                                           0x3fb6c\n#define ixPM_FUSES_61                                                           0x3fb70\n#define ixPM_FUSES_62                                                           0x3fb74\n#define ixPM_FUSES_63                                                           0x3fb78\n#define ixPM_FUSES_64                                                           0x3fb7c\n#define ixPM_FUSES_65                                                           0x3fb80\n#define ixFIRMWARE_FLAGS                                                        0x3f800\n#define ixTEMPERATURE_READ_ADDR                                                 0x3f808\n#define ixCURRENT_GNB_TEMP                                                      0x3f810\n#define ixCURRENT_GLOBAL_TEMP                                                   0x3f814\n#define ixFEATURE_STATUS                                                        0x3f818\n#define ixPCIE_PLL_RECONF                                                       0x3f81c\n#define ixPM_INTERVAL_CNTL_0                                                    0x3f820\n#define ixPM_INTERVAL_CNTL_1                                                    0x3f824\n#define ixPM_INTERVAL_CNTL_2                                                    0x3f82c\n#define ixVPC_INTERVAL_CNTL                                                     0x3f830\n#define ixDISP_PHY_TDP_LIMIT                                                    0x3f834\n#define ixFCH_PWR_CREDIT                                                        0x3f838\n#define ixPKGPWR_MV_AVG                                                         0x3f83c\n#define ixPACKAGE_POWER                                                         0x3f840\n#define ixPKG_PWR_CNTL                                                          0x3f844\n#define ixPKG_PWR_STATUS                                                        0x3f848\n#define ixDISP_PHY_CONFIG                                                       0x3f84c\n#define ixGPU_TDP_LIMIT                                                         0x3f850\n#define ixEXT_API_IN_DATA_0_0                                                   0x3f858\n#define ixEXT_API_IN_DATA_0_1                                                   0x3f85c\n#define ixEXT_API_IN_DATA_0_2                                                   0x3f860\n#define ixEXT_API_IN_DATA_0_3                                                   0x3f864\n#define ixEXT_API_OUT_DATA_0_0                                                  0x3f868\n#define ixEXT_API_OUT_DATA_0_1                                                  0x3f86c\n#define ixEXT_API_OUT_DATA_0_2                                                  0x3f870\n#define ixEXT_API_OUT_DATA_0_3                                                  0x3f874\n#define ixBAPM_PARAMETERS                                                       0x3f984\n#define ixBAPM_PARAMETERS_2                                                     0x3f988\n#define ixBAPM_PARAMETERS_3                                                     0x3f98c\n#define ixBAPM_PARAMETERS_4                                                     0x3f990\n#define ixSMU_SVI_TELEMETRY                                                     0x3f994\n#define ixBAPM_STATUS                                                           0x3f998\n#define ixSMU_HTC_STATUS                                                        0x3f99c\n#define ixSMU_VPC_STATUS                                                        0x3f9a0\n#define ixENTITY_TEMPERATURES_1                                                 0x3f9a4\n#define ixENTITY_TEMPERATURES_2                                                 0x3f9a8\n#define ixENTITY_TEMPERATURES_3                                                 0x3f9ac\n#define ixCU_POWER                                                              0x3f9b0\n#define ixGPU_POWER                                                             0x3f9b4\n#define ixNTE_POWER                                                             0x3f9b8\n#define ixTDC_STATUS                                                            0x3f9d0\n#define ixTDC_MV_AVERAGE                                                        0x3f9d4\n#define ixPM_CONFIG                                                             0x3f9d8\n#define ixTE0_TEMPERATURE_READ_ADDR                                             0x3f9dc\n#define ixTE1_TEMPERATURE_READ_ADDR                                             0x3f9e0\n#define ixTE2_TEMPERATURE_READ_ADDR                                             0x3f9e4\n#define ixNB_DPM_CONFIG_1                                                       0x3f9e8\n#define ixNB_DPM_CONFIG_2                                                       0x3f9ec\n#define ixNB_DPM_CONFIG_3                                                       0x3f9f0\n#define ixSMU_IDD_OVERRIDE                                                      0x3f9fc\n#define ixAVS_CONFIG                                                            0x3fa00\n#define ixTDC_VRM_LIMIT                                                         0x3fa04\n#define ixCU0_PSM_CONFIG                                                        0x3fa08\n#define ixCU1_PSM_CONFIG                                                        0x3fa0c\n#define ixSPMI_CONFIG                                                           0x3fa10\n#define ixSPMI_SMC_CHAIN_ADDR                                                   0x3fa14\n#define ixSPMI_STATUS                                                           0x3fa30\n#define ixAVSNB_CONFIG                                                          0x3fa34\n#define ixHTC_CONFIG                                                            0x3fa38\n#define ixAVS_CU0_TEMPERATURE_SENSOR                                            0x3fa3c\n#define ixAVS_CU1_TEMPERATURE_SENSOR                                            0x3fa40\n#define ixAVS_GNB_TEMPERATURE_SENSOR                                            0x3fa44\n#define ixAVS_UNB_TEMPERATURE_SENSOR                                            0x3fa48\n#define ixSMU_MONITOR_PORT80_MMIO_ADDR                                          0x3fa4c\n#define ixSMU_MONITOR_PORT80_MEMBASE_HI                                         0x3fa50\n#define ixSMU_MONITOR_PORT80_MEMBASE_LO                                         0x3fa54\n#define ixSMU_MONITOR_PORT80_MEMSETUP                                           0x3fa58\n#define ixSMU_MONITOR_PORT80_CTRL                                               0x3fa5c\n#define ixSMU_TCEN_ALIVE                                                        0x3fa60\n#define ixPDM_STATUS                                                            0x3fa64\n#define ixPDM_CNTL_1                                                            0x3fa68\n#define ixPDM_CNTL_2                                                            0x3fa6c\n#define ixPDM_CNTL_3                                                            0x3fa70\n#define ixSMU_PM_STATUS_0                                                       0x3fe00\n#define ixSMU_PM_STATUS_1                                                       0x3fe04\n#define ixSMU_PM_STATUS_2                                                       0x3fe08\n#define ixSMU_PM_STATUS_3                                                       0x3fe0c\n#define ixSMU_PM_STATUS_4                                                       0x3fe10\n#define ixSMU_PM_STATUS_5                                                       0x3fe14\n#define ixSMU_PM_STATUS_6                                                       0x3fe18\n#define ixSMU_PM_STATUS_7                                                       0x3fe1c\n#define ixSMU_PM_STATUS_8                                                       0x3fe20\n#define ixSMU_PM_STATUS_9                                                       0x3fe24\n#define ixSMU_PM_STATUS_10                                                      0x3fe28\n#define ixSMU_PM_STATUS_11                                                      0x3fe2c\n#define ixSMU_PM_STATUS_12                                                      0x3fe30\n#define ixSMU_PM_STATUS_13                                                      0x3fe34\n#define ixSMU_PM_STATUS_14                                                      0x3fe38\n#define ixSMU_PM_STATUS_15                                                      0x3fe3c\n#define ixSMU_PM_STATUS_16                                                      0x3fe40\n#define ixSMU_PM_STATUS_17                                                      0x3fe44\n#define ixSMU_PM_STATUS_18                                                      0x3fe48\n#define ixSMU_PM_STATUS_19                                                      0x3fe4c\n#define ixSMU_PM_STATUS_20                                                      0x3fe50\n#define ixSMU_PM_STATUS_21                                                      0x3fe54\n#define ixSMU_PM_STATUS_22                                                      0x3fe58\n#define ixSMU_PM_STATUS_23                                                      0x3fe5c\n#define ixSMU_PM_STATUS_24                                                      0x3fe60\n#define ixSMU_PM_STATUS_25                                                      0x3fe64\n#define ixSMU_PM_STATUS_26                                                      0x3fe68\n#define ixSMU_PM_STATUS_27                                                      0x3fe6c\n#define ixSMU_PM_STATUS_28                                                      0x3fe70\n#define ixSMU_PM_STATUS_29                                                      0x3fe74\n#define ixSMU_PM_STATUS_30                                                      0x3fe78\n#define ixSMU_PM_STATUS_31                                                      0x3fe7c\n#define ixSMU_PM_STATUS_32                                                      0x3fe80\n#define ixSMU_PM_STATUS_33                                                      0x3fe84\n#define ixSMU_PM_STATUS_34                                                      0x3fe88\n#define ixSMU_PM_STATUS_35                                                      0x3fe8c\n#define ixSMU_PM_STATUS_36                                                      0x3fe90\n#define ixSMU_PM_STATUS_37                                                      0x3fe94\n#define ixSMU_PM_STATUS_38                                                      0x3fe98\n#define ixSMU_PM_STATUS_39                                                      0x3fe9c\n#define ixSMU_PM_STATUS_40                                                      0x3fea0\n#define ixSMU_PM_STATUS_41                                                      0x3fea4\n#define ixSMU_PM_STATUS_42                                                      0x3fea8\n#define ixSMU_PM_STATUS_43                                                      0x3feac\n#define ixSMU_PM_STATUS_44                                                      0x3feb0\n#define ixSMU_PM_STATUS_45                                                      0x3feb4\n#define ixSMU_PM_STATUS_46                                                      0x3feb8\n#define ixSMU_PM_STATUS_47                                                      0x3febc\n#define ixSMU_PM_STATUS_48                                                      0x3fec0\n#define ixSMU_PM_STATUS_49                                                      0x3fec4\n#define ixSMU_PM_STATUS_50                                                      0x3fec8\n#define ixSMU_PM_STATUS_51                                                      0x3fecc\n#define ixSMU_PM_STATUS_52                                                      0x3fed0\n#define ixSMU_PM_STATUS_53                                                      0x3fed4\n#define ixSMU_PM_STATUS_54                                                      0x3fed8\n#define ixSMU_PM_STATUS_55                                                      0x3fedc\n#define ixSMU_PM_STATUS_56                                                      0x3fee0\n#define ixSMU_PM_STATUS_57                                                      0x3fee4\n#define ixSMU_PM_STATUS_58                                                      0x3fee8\n#define ixSMU_PM_STATUS_59                                                      0x3feec\n#define ixSMU_PM_STATUS_60                                                      0x3fef0\n#define ixSMU_PM_STATUS_61                                                      0x3fef4\n#define ixSMU_PM_STATUS_62                                                      0x3fef8\n#define ixSMU_PM_STATUS_63                                                      0x3fefc\n#define ixSMU_PM_STATUS_64                                                      0x3ff00\n#define ixSMU_PM_STATUS_65                                                      0x3ff04\n#define ixSMU_PM_STATUS_66                                                      0x3ff08\n#define ixSMU_PM_STATUS_67                                                      0x3ff0c\n#define ixSMU_PM_STATUS_68                                                      0x3ff10\n#define ixSMU_PM_STATUS_69                                                      0x3ff14\n#define ixSMU_PM_STATUS_70                                                      0x3ff18\n#define ixSMU_PM_STATUS_71                                                      0x3ff1c\n#define ixSMU_PM_STATUS_72                                                      0x3ff20\n#define ixSMU_PM_STATUS_73                                                      0x3ff24\n#define ixSMU_PM_STATUS_74                                                      0x3ff28\n#define ixSMU_PM_STATUS_75                                                      0x3ff2c\n#define ixSMU_PM_STATUS_76                                                      0x3ff30\n#define ixSMU_PM_STATUS_77                                                      0x3ff34\n#define ixSMU_PM_STATUS_78                                                      0x3ff38\n#define ixSMU_PM_STATUS_79                                                      0x3ff3c\n#define ixSMU_PM_STATUS_80                                                      0x3ff40\n#define ixSMU_PM_STATUS_81                                                      0x3ff44\n#define ixSMU_PM_STATUS_82                                                      0x3ff48\n#define ixSMU_PM_STATUS_83                                                      0x3ff4c\n#define ixSMU_PM_STATUS_84                                                      0x3ff50\n#define ixSMU_PM_STATUS_85                                                      0x3ff54\n#define ixSMU_PM_STATUS_86                                                      0x3ff58\n#define ixSMU_PM_STATUS_87                                                      0x3ff5c\n#define ixSMU_PM_STATUS_88                                                      0x3ff60\n#define ixSMU_PM_STATUS_89                                                      0x3ff64\n#define ixSMU_PM_STATUS_90                                                      0x3ff68\n#define ixSMU_PM_STATUS_91                                                      0x3ff6c\n#define ixSMU_PM_STATUS_92                                                      0x3ff70\n#define ixSMU_PM_STATUS_93                                                      0x3ff74\n#define ixSMU_PM_STATUS_94                                                      0x3ff78\n#define ixSMU_PM_STATUS_95                                                      0x3ff7c\n#define ixSMU_PM_STATUS_96                                                      0x3ff80\n#define ixSMU_PM_STATUS_97                                                      0x3ff84\n#define ixSMU_PM_STATUS_98                                                      0x3ff88\n#define ixSMU_PM_STATUS_99                                                      0x3ff8c\n#define ixSMU_PM_STATUS_100                                                     0x3ff90\n#define ixSMU_PM_STATUS_101                                                     0x3ff94\n#define ixSMU_PM_STATUS_102                                                     0x3ff98\n#define ixSMU_PM_STATUS_103                                                     0x3ff9c\n#define ixSMU_PM_STATUS_104                                                     0x3ffa0\n#define ixSMU_PM_STATUS_105                                                     0x3ffa4\n#define ixSMU_PM_STATUS_106                                                     0x3ffa8\n#define ixSMU_PM_STATUS_107                                                     0x3ffac\n#define ixSMU_PM_STATUS_108                                                     0x3ffb0\n#define ixSMU_PM_STATUS_109                                                     0x3ffb4\n#define ixSMU_PM_STATUS_110                                                     0x3ffb8\n#define ixSMU_PM_STATUS_111                                                     0x3ffbc\n#define ixSMU_PM_STATUS_112                                                     0x3ffc0\n#define ixSMU_PM_STATUS_113                                                     0x3ffc4\n#define ixSMU_PM_STATUS_114                                                     0x3ffc8\n#define ixSMU_PM_STATUS_115                                                     0x3ffcc\n#define ixSMU_PM_STATUS_116                                                     0x3ffd0\n#define ixSMU_PM_STATUS_117                                                     0x3ffd4\n#define ixSMU_PM_STATUS_118                                                     0x3ffd8\n#define ixSMU_PM_STATUS_119                                                     0x3ffdc\n#define ixSMU_PM_STATUS_120                                                     0x3ffe0\n#define ixSMU_PM_STATUS_121                                                     0x3ffe4\n#define ixSMU_PM_STATUS_122                                                     0x3ffe8\n#define ixSMU_PM_STATUS_123                                                     0x3ffec\n#define ixSMU_PM_STATUS_124                                                     0x3fff0\n#define ixSMU_PM_STATUS_125                                                     0x3fff4\n#define ixSMU_PM_STATUS_126                                                     0x3fff8\n#define ixSMU_PM_STATUS_127                                                     0x3fffc\n#define ixCG_THERMAL_INT_ENA                                                    0xc2100024\n#define ixCG_THERMAL_INT_CTRL                                                   0xc2100028\n#define ixCG_THERMAL_INT_STATUS                                                 0xc210002c\n#define ixGENERAL_PWRMGT                                                        0xc0200000\n#define ixCNB_PWRMGT_CNTL                                                       0xc0200004\n#define ixSCLK_PWRMGT_CNTL                                                      0xc0200008\n#define ixTARGET_AND_CURRENT_PROFILE_INDEX                                      0xc0200014\n#define ixCG_FREQ_TRAN_VOTING_0                                                 0xc02001a8\n#define ixCG_FREQ_TRAN_VOTING_1                                                 0xc02001ac\n#define ixCG_FREQ_TRAN_VOTING_2                                                 0xc02001b0\n#define ixCG_FREQ_TRAN_VOTING_3                                                 0xc02001b4\n#define ixCG_FREQ_TRAN_VOTING_4                                                 0xc02001b8\n#define ixCG_FREQ_TRAN_VOTING_5                                                 0xc02001bc\n#define ixCG_FREQ_TRAN_VOTING_6                                                 0xc02001c0\n#define ixCG_FREQ_TRAN_VOTING_7                                                 0xc02001c4\n#define ixPLL_TEST_CNTL                                                         0xc020003c\n#define ixCG_STATIC_SCREEN_PARAMETER                                            0xc0200044\n#define ixCG_DISPLAY_GAP_CNTL                                                   0xc0200060\n#define ixCG_DISPLAY_GAP_CNTL2                                                  0xc0200230\n#define ixCG_ACPI_CNTL                                                          0xc0200064\n#define ixSCLK_DEEP_SLEEP_CNTL                                                  0xc0200080\n#define ixSCLK_DEEP_SLEEP_CNTL2                                                 0xc0200084\n#define ixSCLK_DEEP_SLEEP_CNTL3                                                 0xc020009c\n#define ixSCLK_DEEP_SLEEP_MISC_CNTL                                             0xc0200088\n#define ixLCLK_DEEP_SLEEP_CNTL                                                  0xc020008c\n#define ixLCLK_DEEP_SLEEP_CNTL2                                                 0xc0200310\n#define ixSMU_VOLTAGE_STATUS                                                    0xc0200094\n#define ixTARGET_AND_CURRENT_PROFILE_INDEX_1                                    0xc02000f0\n#define ixCG_ULV_PARAMETER                                                      0xc020015c\n#define ixSCLK_MIN_DIV                                                          0xc0200308\n#define ixLCAC_SX0_CNTL                                                         0xc0400d00\n#define ixLCAC_SX0_OVR_SEL                                                      0xc0400d04\n#define ixLCAC_SX0_OVR_VAL                                                      0xc0400d08\n#define ixLCAC_MC0_CNTL                                                         0xc0400d30\n#define ixLCAC_MC0_OVR_SEL                                                      0xc0400d34\n#define ixLCAC_MC0_OVR_VAL                                                      0xc0400d38\n#define ixLCAC_MC1_CNTL                                                         0xc0400d3c\n#define ixLCAC_MC1_OVR_SEL                                                      0xc0400d40\n#define ixLCAC_MC1_OVR_VAL                                                      0xc0400d44\n#define ixLCAC_MC2_CNTL                                                         0xc0400d48\n#define ixLCAC_MC2_OVR_SEL                                                      0xc0400d4c\n#define ixLCAC_MC2_OVR_VAL                                                      0xc0400d50\n#define ixLCAC_MC3_CNTL                                                         0xc0400d54\n#define ixLCAC_MC3_OVR_SEL                                                      0xc0400d58\n#define ixLCAC_MC3_OVR_VAL                                                      0xc0400d5c\n#define ixLCAC_CPL_CNTL                                                         0xc0400d80\n#define ixLCAC_CPL_OVR_SEL                                                      0xc0400d84\n#define ixLCAC_CPL_OVR_VAL                                                      0xc0400d88\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}