Time resolution is 1 ps
$finish called at time : 110 ns : File "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/quadro_addrbus_ram_dist/quadro_addrbus_ram_dist.srcs/sim_1/new/quadro_addrbus_ram_dist_tb.v" Line 39
