-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
-- Date        : Thu May 30 17:02:56 2024
-- Host        : DESKTOP-M5OR15L running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_NN_AXI_0_1_sim_netlist.vhdl
-- Design      : design_1_NN_AXI_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_S_AXI is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    weightValid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    weightValid_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    weightValid_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    biasValid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    biasValid_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    biasValid_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    biasValid_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \waddr_reg[0]\ : out STD_LOGIC;
    wen : out STD_LOGIC;
    \waddr_reg[0]_0\ : out STD_LOGIC;
    wen_0 : out STD_LOGIC;
    \waddr_reg[0]_1\ : out STD_LOGIC;
    wen_1 : out STD_LOGIC;
    \waddr_reg[0]_2\ : out STD_LOGIC;
    wen_2 : out STD_LOGIC;
    \waddr_reg[0]_3\ : out STD_LOGIC;
    wen_3 : out STD_LOGIC;
    \waddr_reg[0]_4\ : out STD_LOGIC;
    wen_4 : out STD_LOGIC;
    biasValid_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    biasValid_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    biasValid_reg_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    biasValid_reg_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_neuron_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_neuron_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_AWREADY : out STD_LOGIC;
    rst : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_bias_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_BVALID : out STD_LOGIC;
    \waddr_reg[0]_5\ : in STD_LOGIC;
    \waddr_reg[0]_6\ : in STD_LOGIC;
    \waddr_reg[0]_7\ : in STD_LOGIC;
    \waddr_reg[0]_8\ : in STD_LOGIC;
    \waddr_reg[0]_9\ : in STD_LOGIC;
    \waddr_reg[0]_10\ : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_S_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_S_AXI is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal biasValid : STD_LOGIC;
  signal biasValid_i_1_n_0 : STD_LOGIC;
  signal \bias[63]_i_10__0_n_0\ : STD_LOGIC;
  signal \bias[63]_i_10_n_0\ : STD_LOGIC;
  signal \bias[63]_i_11__0_n_0\ : STD_LOGIC;
  signal \bias[63]_i_11_n_0\ : STD_LOGIC;
  signal \bias[63]_i_12__0_n_0\ : STD_LOGIC;
  signal \bias[63]_i_12_n_0\ : STD_LOGIC;
  signal \bias[63]_i_13__0_n_0\ : STD_LOGIC;
  signal \bias[63]_i_13_n_0\ : STD_LOGIC;
  signal \bias[63]_i_14__0_n_0\ : STD_LOGIC;
  signal \bias[63]_i_14_n_0\ : STD_LOGIC;
  signal \bias[63]_i_2__0_n_0\ : STD_LOGIC;
  signal \bias[63]_i_2__1_n_0\ : STD_LOGIC;
  signal \bias[63]_i_2__3_n_0\ : STD_LOGIC;
  signal \bias[63]_i_2__4_n_0\ : STD_LOGIC;
  signal \bias[63]_i_2_n_0\ : STD_LOGIC;
  signal \bias[63]_i_3__0_n_0\ : STD_LOGIC;
  signal \bias[63]_i_3__1_n_0\ : STD_LOGIC;
  signal \bias[63]_i_3_n_0\ : STD_LOGIC;
  signal \bias[63]_i_4__0_n_0\ : STD_LOGIC;
  signal \bias[63]_i_4__1_n_0\ : STD_LOGIC;
  signal \bias[63]_i_4_n_0\ : STD_LOGIC;
  signal \bias[63]_i_5__0_n_0\ : STD_LOGIC;
  signal \bias[63]_i_5_n_0\ : STD_LOGIC;
  signal \bias[63]_i_6__0_n_0\ : STD_LOGIC;
  signal \bias[63]_i_6_n_0\ : STD_LOGIC;
  signal \bias[63]_i_7__0_n_0\ : STD_LOGIC;
  signal \bias[63]_i_7_n_0\ : STD_LOGIC;
  signal \bias[63]_i_8__0_n_0\ : STD_LOGIC;
  signal \bias[63]_i_8_n_0\ : STD_LOGIC;
  signal \bias[63]_i_9__0_n_0\ : STD_LOGIC;
  signal \bias[63]_i_9_n_0\ : STD_LOGIC;
  signal config_layer_num : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal config_neuron_num : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \hl2/wen1\ : STD_LOGIC;
  signal \mem_reg_0_15_0_5_i_2__0_n_0\ : STD_LOGIC;
  signal \mem_reg_0_15_0_5_i_2__1_n_0\ : STD_LOGIC;
  signal mem_reg_0_15_0_5_i_2_n_0 : STD_LOGIC;
  signal \mem_reg_0_3_0_5_i_10__0_n_0\ : STD_LOGIC;
  signal mem_reg_0_3_0_5_i_10_n_0 : STD_LOGIC;
  signal \mem_reg_0_3_0_5_i_11__0_n_0\ : STD_LOGIC;
  signal mem_reg_0_3_0_5_i_11_n_0 : STD_LOGIC;
  signal \mem_reg_0_3_0_5_i_12__0_n_0\ : STD_LOGIC;
  signal mem_reg_0_3_0_5_i_12_n_0 : STD_LOGIC;
  signal \mem_reg_0_3_0_5_i_13__0_n_0\ : STD_LOGIC;
  signal mem_reg_0_3_0_5_i_13_n_0 : STD_LOGIC;
  signal \mem_reg_0_3_0_5_i_14__0_n_0\ : STD_LOGIC;
  signal mem_reg_0_3_0_5_i_14_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_5_i_15_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_5_i_16_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_5_i_17_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_5_i_18_n_0 : STD_LOGIC;
  signal \mem_reg_0_3_0_5_i_2__0_n_0\ : STD_LOGIC;
  signal \mem_reg_0_3_0_5_i_2__1_n_0\ : STD_LOGIC;
  signal \mem_reg_0_3_0_5_i_2__2_n_0\ : STD_LOGIC;
  signal \mem_reg_0_3_0_5_i_2__3_n_0\ : STD_LOGIC;
  signal \mem_reg_0_3_0_5_i_2__4_n_0\ : STD_LOGIC;
  signal mem_reg_0_3_0_5_i_2_n_0 : STD_LOGIC;
  signal \mem_reg_0_3_0_5_i_3__0_n_0\ : STD_LOGIC;
  signal mem_reg_0_3_0_5_i_3_n_0 : STD_LOGIC;
  signal \mem_reg_0_3_0_5_i_4__0_n_0\ : STD_LOGIC;
  signal mem_reg_0_3_0_5_i_4_n_0 : STD_LOGIC;
  signal \mem_reg_0_3_0_5_i_5__0_n_0\ : STD_LOGIC;
  signal mem_reg_0_3_0_5_i_5_n_0 : STD_LOGIC;
  signal \mem_reg_0_3_0_5_i_6__0_n_0\ : STD_LOGIC;
  signal mem_reg_0_3_0_5_i_6_n_0 : STD_LOGIC;
  signal \mem_reg_0_3_0_5_i_7__0_n_0\ : STD_LOGIC;
  signal mem_reg_0_3_0_5_i_7_n_0 : STD_LOGIC;
  signal \mem_reg_0_3_0_5_i_8__0_n_0\ : STD_LOGIC;
  signal mem_reg_0_3_0_5_i_8_n_0 : STD_LOGIC;
  signal \mem_reg_0_3_0_5_i_9__0_n_0\ : STD_LOGIC;
  signal mem_reg_0_3_0_5_i_9_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^rst\ : STD_LOGIC;
  signal slv_bias_reg : STD_LOGIC;
  signal \^slv_bias_reg_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_layer_reg : STD_LOGIC;
  signal slv_neuron_reg : STD_LOGIC;
  signal slv_reg_rden : STD_LOGIC;
  signal slv_reg_wren : STD_LOGIC;
  signal slv_weight_reg : STD_LOGIC;
  signal weightValid : STD_LOGIC;
  signal weightValid_i_1_n_0 : STD_LOGIC;
  signal \^wen\ : STD_LOGIC;
  signal \^wen_0\ : STD_LOGIC;
  signal \^wen_1\ : STD_LOGIC;
  signal \^wen_2\ : STD_LOGIC;
  signal \^wen_3\ : STD_LOGIC;
  signal \^wen_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_araddr[3]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of axi_awready_i_2 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \bias[63]_i_10\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \bias[63]_i_11__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \bias[63]_i_12\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \bias[63]_i_14\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \bias[63]_i_1__3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \bias[63]_i_1__4\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \bias[63]_i_1__5\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \bias[63]_i_1__6\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \bias[63]_i_1__7\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \bias[63]_i_1__8\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \bias[63]_i_2__4\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \bias[63]_i_3__1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \bias[63]_i_4__1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \bias[63]_i_6__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \bias[63]_i_8\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \bias[63]_i_9\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of mem_reg_0_15_0_5_i_2 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \mem_reg_0_15_0_5_i_2__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \mem_reg_0_15_0_5_i_2__1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_5_i_10 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_5_i_11 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_5_i_12 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_5_i_13 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_5_i_14 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_5_i_16 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_5_i_18 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_5_i_2 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \mem_reg_0_3_0_5_i_2__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \mem_reg_0_3_0_5_i_2__1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \mem_reg_0_3_0_5_i_2__3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \mem_reg_0_3_0_5_i_2__4\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_5_i_4 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_5_i_5 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_5_i_6 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \mem_reg_0_3_0_5_i_7__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \mem_reg_0_3_0_5_i_8__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of weightValid_i_2 : label is "soft_lutpair15";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_BVALID <= \^s_axi_bvalid\;
  S_AXI_RVALID <= \^s_axi_rvalid\;
  S_AXI_WREADY <= \^s_axi_wready\;
  rst <= \^rst\;
  \slv_bias_reg_reg[31]_0\(31 downto 0) <= \^slv_bias_reg_reg[31]_0\(31 downto 0);
  wen <= \^wen\;
  wen_0 <= \^wen_0\;
  wen_1 <= \^wen_1\;
  wen_2 <= \^wen_2\;
  wen_3 <= \^wen_3\;
  wen_4 <= \^wen_4\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF8CCC8CCC8CCC"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => aw_en_reg_n_0,
      I2 => S_AXI_WVALID,
      I3 => S_AXI_AWVALID,
      I4 => S_AXI_BREADY,
      I5 => \^s_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => \^rst\
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => S_AXI_ARADDR(0),
      I1 => S_AXI_ARVALID,
      I2 => \^s_axi_arready\,
      I3 => axi_araddr(2),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => S_AXI_ARADDR(1),
      I1 => S_AXI_ARVALID,
      I2 => \^s_axi_arready\,
      I3 => axi_araddr(3),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => axi_araddr(2),
      R => \^rst\
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => axi_araddr(3),
      R => \^rst\
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_ARVALID,
      I1 => \^s_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => axi_arready0,
      Q => \^s_axi_arready\,
      R => \^rst\
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => S_AXI_AWADDR(0),
      I1 => S_AXI_AWVALID,
      I2 => S_AXI_WVALID,
      I3 => aw_en_reg_n_0,
      I4 => \^s_axi_awready\,
      I5 => p_0_in(0),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => S_AXI_AWADDR(1),
      I1 => S_AXI_AWVALID,
      I2 => S_AXI_WVALID,
      I3 => aw_en_reg_n_0,
      I4 => \^s_axi_awready\,
      I5 => p_0_in(1),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => p_0_in(0),
      R => \^rst\
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => p_0_in(1),
      R => \^rst\
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S_AXI_ARESETN,
      O => \^rst\
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => S_AXI_AWVALID,
      I1 => S_AXI_WVALID,
      I2 => aw_en_reg_n_0,
      I3 => \^s_axi_awready\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => \^rst\
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => S_AXI_AWVALID,
      I1 => \^s_axi_wready\,
      I2 => \^s_axi_awready\,
      I3 => S_AXI_WVALID,
      I4 => S_AXI_BREADY,
      I5 => \^s_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => \^rst\
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(0),
      I1 => config_layer_num(0),
      I2 => \^slv_bias_reg_reg[31]_0\(0),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(0),
      O => reg_data_out(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(10),
      I1 => config_layer_num(10),
      I2 => \^slv_bias_reg_reg[31]_0\(10),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(10),
      O => reg_data_out(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(11),
      I1 => config_layer_num(11),
      I2 => \^slv_bias_reg_reg[31]_0\(11),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(11),
      O => reg_data_out(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(12),
      I1 => config_layer_num(12),
      I2 => \^slv_bias_reg_reg[31]_0\(12),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(12),
      O => reg_data_out(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(13),
      I1 => config_layer_num(13),
      I2 => \^slv_bias_reg_reg[31]_0\(13),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(13),
      O => reg_data_out(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(14),
      I1 => config_layer_num(14),
      I2 => \^slv_bias_reg_reg[31]_0\(14),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(14),
      O => reg_data_out(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(15),
      I1 => config_layer_num(15),
      I2 => \^slv_bias_reg_reg[31]_0\(15),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(15),
      O => reg_data_out(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(16),
      I1 => config_layer_num(16),
      I2 => \^slv_bias_reg_reg[31]_0\(16),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(16),
      O => reg_data_out(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(17),
      I1 => config_layer_num(17),
      I2 => \^slv_bias_reg_reg[31]_0\(17),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(17),
      O => reg_data_out(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(18),
      I1 => config_layer_num(18),
      I2 => \^slv_bias_reg_reg[31]_0\(18),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(18),
      O => reg_data_out(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(19),
      I1 => config_layer_num(19),
      I2 => \^slv_bias_reg_reg[31]_0\(19),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(19),
      O => reg_data_out(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(1),
      I1 => config_layer_num(1),
      I2 => \^slv_bias_reg_reg[31]_0\(1),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(1),
      O => reg_data_out(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(20),
      I1 => config_layer_num(20),
      I2 => \^slv_bias_reg_reg[31]_0\(20),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(20),
      O => reg_data_out(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(21),
      I1 => config_layer_num(21),
      I2 => \^slv_bias_reg_reg[31]_0\(21),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(21),
      O => reg_data_out(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(22),
      I1 => config_layer_num(22),
      I2 => \^slv_bias_reg_reg[31]_0\(22),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(22),
      O => reg_data_out(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(23),
      I1 => config_layer_num(23),
      I2 => \^slv_bias_reg_reg[31]_0\(23),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(23),
      O => reg_data_out(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(24),
      I1 => config_layer_num(24),
      I2 => \^slv_bias_reg_reg[31]_0\(24),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(24),
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(25),
      I1 => config_layer_num(25),
      I2 => \^slv_bias_reg_reg[31]_0\(25),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(25),
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(26),
      I1 => config_layer_num(26),
      I2 => \^slv_bias_reg_reg[31]_0\(26),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(26),
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(27),
      I1 => config_layer_num(27),
      I2 => \^slv_bias_reg_reg[31]_0\(27),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(27),
      O => reg_data_out(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(28),
      I1 => config_layer_num(28),
      I2 => \^slv_bias_reg_reg[31]_0\(28),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(28),
      O => reg_data_out(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(29),
      I1 => config_layer_num(29),
      I2 => \^slv_bias_reg_reg[31]_0\(29),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(29),
      O => reg_data_out(29)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(2),
      I1 => config_layer_num(2),
      I2 => \^slv_bias_reg_reg[31]_0\(2),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(2),
      O => reg_data_out(2)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(30),
      I1 => config_layer_num(30),
      I2 => \^slv_bias_reg_reg[31]_0\(30),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(30),
      O => reg_data_out(30)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => S_AXI_ARVALID,
      I1 => \^s_axi_rvalid\,
      I2 => \^s_axi_arready\,
      O => slv_reg_rden
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(31),
      I1 => config_layer_num(31),
      I2 => \^slv_bias_reg_reg[31]_0\(31),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(31),
      O => reg_data_out(31)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(3),
      I1 => config_layer_num(3),
      I2 => \^slv_bias_reg_reg[31]_0\(3),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(3),
      O => reg_data_out(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(4),
      I1 => config_layer_num(4),
      I2 => \^slv_bias_reg_reg[31]_0\(4),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(4),
      O => reg_data_out(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(5),
      I1 => config_layer_num(5),
      I2 => \^slv_bias_reg_reg[31]_0\(5),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(5),
      O => reg_data_out(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(6),
      I1 => config_layer_num(6),
      I2 => \^slv_bias_reg_reg[31]_0\(6),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(6),
      O => reg_data_out(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(7),
      I1 => config_layer_num(7),
      I2 => \^slv_bias_reg_reg[31]_0\(7),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(7),
      O => reg_data_out(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(8),
      I1 => config_layer_num(8),
      I2 => \^slv_bias_reg_reg[31]_0\(8),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(8),
      O => reg_data_out(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => config_neuron_num(9),
      I1 => config_layer_num(9),
      I2 => \^slv_bias_reg_reg[31]_0\(9),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \^q\(9),
      O => reg_data_out(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(0),
      Q => S_AXI_RDATA(0),
      R => \^rst\
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(10),
      Q => S_AXI_RDATA(10),
      R => \^rst\
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(11),
      Q => S_AXI_RDATA(11),
      R => \^rst\
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(12),
      Q => S_AXI_RDATA(12),
      R => \^rst\
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(13),
      Q => S_AXI_RDATA(13),
      R => \^rst\
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(14),
      Q => S_AXI_RDATA(14),
      R => \^rst\
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(15),
      Q => S_AXI_RDATA(15),
      R => \^rst\
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(16),
      Q => S_AXI_RDATA(16),
      R => \^rst\
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(17),
      Q => S_AXI_RDATA(17),
      R => \^rst\
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(18),
      Q => S_AXI_RDATA(18),
      R => \^rst\
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(19),
      Q => S_AXI_RDATA(19),
      R => \^rst\
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(1),
      Q => S_AXI_RDATA(1),
      R => \^rst\
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(20),
      Q => S_AXI_RDATA(20),
      R => \^rst\
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(21),
      Q => S_AXI_RDATA(21),
      R => \^rst\
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(22),
      Q => S_AXI_RDATA(22),
      R => \^rst\
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(23),
      Q => S_AXI_RDATA(23),
      R => \^rst\
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(24),
      Q => S_AXI_RDATA(24),
      R => \^rst\
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(25),
      Q => S_AXI_RDATA(25),
      R => \^rst\
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(26),
      Q => S_AXI_RDATA(26),
      R => \^rst\
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(27),
      Q => S_AXI_RDATA(27),
      R => \^rst\
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(28),
      Q => S_AXI_RDATA(28),
      R => \^rst\
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(29),
      Q => S_AXI_RDATA(29),
      R => \^rst\
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(2),
      Q => S_AXI_RDATA(2),
      R => \^rst\
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(30),
      Q => S_AXI_RDATA(30),
      R => \^rst\
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(31),
      Q => S_AXI_RDATA(31),
      R => \^rst\
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(3),
      Q => S_AXI_RDATA(3),
      R => \^rst\
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(4),
      Q => S_AXI_RDATA(4),
      R => \^rst\
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(5),
      Q => S_AXI_RDATA(5),
      R => \^rst\
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(6),
      Q => S_AXI_RDATA(6),
      R => \^rst\
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(7),
      Q => S_AXI_RDATA(7),
      R => \^rst\
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(8),
      Q => S_AXI_RDATA(8),
      R => \^rst\
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(9),
      Q => S_AXI_RDATA(9),
      R => \^rst\
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => S_AXI_ARVALID,
      I2 => \^s_axi_rvalid\,
      I3 => S_AXI_RREADY,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s_axi_rvalid\,
      R => \^rst\
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => S_AXI_AWVALID,
      I1 => S_AXI_WVALID,
      I2 => aw_en_reg_n_0,
      I3 => \^s_axi_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => \^rst\
    );
biasValid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000AAAA"
    )
        port map (
      I0 => biasValid,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => slv_reg_wren,
      I4 => S_AXI_ARESETN,
      O => biasValid_i_1_n_0
    );
biasValid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => biasValid_i_1_n_0,
      Q => biasValid,
      R => '0'
    );
\bias[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => mem_reg_0_15_0_5_i_2_n_0,
      I1 => biasValid,
      I2 => \bias[63]_i_3_n_0\,
      I3 => \bias[63]_i_4_n_0\,
      I4 => \bias[63]_i_5_n_0\,
      I5 => \bias[63]_i_6_n_0\,
      O => biasValid_reg_0(0)
    );
\bias[63]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => config_neuron_num(29),
      I1 => config_neuron_num(28),
      I2 => config_neuron_num(30),
      I3 => config_neuron_num(31),
      I4 => \bias[63]_i_10__0_n_0\,
      O => \bias[63]_i_10_n_0\
    );
\bias[63]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => config_neuron_num(25),
      I1 => config_neuron_num(24),
      I2 => config_neuron_num(27),
      I3 => config_neuron_num(26),
      O => \bias[63]_i_10__0_n_0\
    );
\bias[63]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => config_layer_num(2),
      I1 => config_layer_num(3),
      I2 => config_layer_num(0),
      I3 => config_layer_num(1),
      I4 => \mem_reg_0_3_0_5_i_13__0_n_0\,
      I5 => \mem_reg_0_3_0_5_i_12__0_n_0\,
      O => \bias[63]_i_11_n_0\
    );
\bias[63]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => config_neuron_num(28),
      I1 => config_neuron_num(29),
      O => \bias[63]_i_11__0_n_0\
    );
\bias[63]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => config_neuron_num(23),
      I1 => config_neuron_num(22),
      I2 => config_neuron_num(21),
      I3 => config_neuron_num(20),
      O => \bias[63]_i_12_n_0\
    );
\bias[63]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => config_layer_num(9),
      I1 => config_layer_num(8),
      I2 => config_layer_num(11),
      I3 => config_layer_num(10),
      O => \bias[63]_i_12__0_n_0\
    );
\bias[63]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => config_layer_num(18),
      I1 => config_layer_num(19),
      I2 => config_layer_num(16),
      I3 => config_layer_num(17),
      I4 => mem_reg_0_3_0_5_i_8_n_0,
      I5 => \mem_reg_0_3_0_5_i_7__0_n_0\,
      O => \bias[63]_i_13_n_0\
    );
\bias[63]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => config_neuron_num(19),
      I1 => config_neuron_num(18),
      I2 => config_neuron_num(17),
      I3 => config_neuron_num(16),
      O => \bias[63]_i_13__0_n_0\
    );
\bias[63]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => config_neuron_num(7),
      I1 => config_neuron_num(6),
      I2 => config_neuron_num(5),
      I3 => config_neuron_num(4),
      O => \bias[63]_i_14_n_0\
    );
\bias[63]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => config_layer_num(25),
      I1 => config_layer_num(24),
      I2 => config_layer_num(27),
      I3 => config_layer_num(26),
      O => \bias[63]_i_14__0_n_0\
    );
\bias[63]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \mem_reg_0_15_0_5_i_2__1_n_0\,
      I1 => biasValid,
      I2 => \bias[63]_i_3_n_0\,
      I3 => \bias[63]_i_4_n_0\,
      I4 => \bias[63]_i_5_n_0\,
      I5 => \bias[63]_i_6_n_0\,
      O => biasValid_reg_1(0)
    );
\bias[63]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \mem_reg_0_15_0_5_i_2__0_n_0\,
      I1 => biasValid,
      I2 => \bias[63]_i_3_n_0\,
      I3 => \bias[63]_i_4_n_0\,
      I4 => \bias[63]_i_5_n_0\,
      I5 => \bias[63]_i_6_n_0\,
      O => biasValid_reg_2(0)
    );
\bias[63]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bias[63]_i_2__4_n_0\,
      I1 => biasValid,
      I2 => \bias[63]_i_3_n_0\,
      I3 => \bias[63]_i_4_n_0\,
      I4 => \bias[63]_i_5_n_0\,
      I5 => \bias[63]_i_6_n_0\,
      O => biasValid_reg_3(0)
    );
\bias[63]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => biasValid,
      I1 => \hl2/wen1\,
      I2 => \bias[63]_i_3__0_n_0\,
      I3 => \bias[63]_i_2_n_0\,
      O => biasValid_reg_4(0)
    );
\bias[63]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => biasValid,
      I1 => \hl2/wen1\,
      I2 => \bias[63]_i_3__0_n_0\,
      I3 => \bias[63]_i_2__0_n_0\,
      O => biasValid_reg_5(0)
    );
\bias[63]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => biasValid,
      I1 => \hl2/wen1\,
      I2 => \bias[63]_i_3__0_n_0\,
      I3 => \bias[63]_i_2__1_n_0\,
      O => biasValid_reg_6(0)
    );
\bias[63]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => biasValid,
      I1 => \hl2/wen1\,
      I2 => \bias[63]_i_3__0_n_0\,
      I3 => \bias[63]_i_4__0_n_0\,
      O => biasValid_reg_7(0)
    );
\bias[63]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => config_neuron_num(0),
      I1 => biasValid,
      I2 => \bias[63]_i_2__3_n_0\,
      O => \slv_neuron_reg_reg[0]_0\(0)
    );
\bias[63]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => config_neuron_num(0),
      I1 => biasValid,
      I2 => \bias[63]_i_2__3_n_0\,
      O => \slv_neuron_reg_reg[0]_1\(0)
    );
\bias[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => config_neuron_num(1),
      I1 => config_neuron_num(0),
      I2 => config_neuron_num(3),
      I3 => config_neuron_num(2),
      I4 => \bias[63]_i_14_n_0\,
      I5 => mem_reg_0_3_0_5_i_4_n_0,
      O => \bias[63]_i_2_n_0\
    );
\bias[63]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
        port map (
      I0 => config_neuron_num(1),
      I1 => config_neuron_num(0),
      I2 => config_neuron_num(3),
      I3 => config_neuron_num(2),
      I4 => \bias[63]_i_14_n_0\,
      I5 => mem_reg_0_3_0_5_i_4_n_0,
      O => \bias[63]_i_2__0_n_0\
    );
\bias[63]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
        port map (
      I0 => config_neuron_num(0),
      I1 => config_neuron_num(1),
      I2 => config_neuron_num(3),
      I3 => config_neuron_num(2),
      I4 => \bias[63]_i_14_n_0\,
      I5 => mem_reg_0_3_0_5_i_4_n_0,
      O => \bias[63]_i_2__1_n_0\
    );
\bias[63]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \bias[63]_i_5__0_n_0\,
      I1 => \bias[63]_i_6__0_n_0\,
      I2 => \bias[63]_i_7_n_0\,
      I3 => \bias[63]_i_8__0_n_0\,
      I4 => \bias[63]_i_12__0_n_0\,
      I5 => \bias[63]_i_9__0_n_0\,
      O => \hl2/wen1\
    );
\bias[63]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bias[63]_i_3__1_n_0\,
      I1 => \bias[63]_i_4__1_n_0\,
      I2 => \mem_reg_0_3_0_5_i_6__0_n_0\,
      I3 => \mem_reg_0_3_0_5_i_5__0_n_0\,
      I4 => \mem_reg_0_3_0_5_i_4__0_n_0\,
      I5 => \mem_reg_0_3_0_5_i_3__0_n_0\,
      O => \bias[63]_i_2__3_n_0\
    );
\bias[63]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => config_neuron_num(0),
      I1 => config_neuron_num(1),
      O => \bias[63]_i_2__4_n_0\
    );
\bias[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \bias[63]_i_7__0_n_0\,
      I1 => config_neuron_num(4),
      I2 => config_neuron_num(5),
      I3 => config_neuron_num(7),
      I4 => config_neuron_num(6),
      I5 => \bias[63]_i_8_n_0\,
      O => \bias[63]_i_3_n_0\
    );
\bias[63]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \bias[63]_i_10__0_n_0\,
      I1 => config_neuron_num(30),
      I2 => config_neuron_num(31),
      I3 => \bias[63]_i_11__0_n_0\,
      I4 => \bias[63]_i_12_n_0\,
      I5 => \bias[63]_i_13__0_n_0\,
      O => \bias[63]_i_3__0_n_0\
    );
\bias[63]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => config_neuron_num(23),
      I1 => config_neuron_num(24),
      I2 => config_neuron_num(25),
      I3 => config_neuron_num(26),
      I4 => mem_reg_0_3_0_5_i_15_n_0,
      O => \bias[63]_i_3__1_n_0\
    );
\bias[63]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \bias[63]_i_9_n_0\,
      I1 => config_neuron_num(16),
      I2 => config_neuron_num(17),
      I3 => config_neuron_num(19),
      I4 => config_neuron_num(18),
      I5 => \bias[63]_i_10_n_0\,
      O => \bias[63]_i_4_n_0\
    );
\bias[63]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => config_neuron_num(1),
      I1 => config_neuron_num(0),
      I2 => config_neuron_num(3),
      I3 => config_neuron_num(2),
      I4 => \bias[63]_i_14_n_0\,
      I5 => mem_reg_0_3_0_5_i_4_n_0,
      O => \bias[63]_i_4__0_n_0\
    );
\bias[63]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => config_neuron_num(15),
      I1 => config_neuron_num(16),
      I2 => config_neuron_num(17),
      I3 => config_neuron_num(18),
      I4 => mem_reg_0_3_0_5_i_17_n_0,
      O => \bias[63]_i_4__1_n_0\
    );
\bias[63]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \bias[63]_i_11_n_0\,
      I1 => \bias[63]_i_12__0_n_0\,
      I2 => config_layer_num(15),
      I3 => config_layer_num(14),
      I4 => config_layer_num(13),
      I5 => config_layer_num(12),
      O => \bias[63]_i_5_n_0\
    );
\bias[63]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => config_layer_num(17),
      I1 => config_layer_num(16),
      I2 => config_layer_num(18),
      I3 => config_layer_num(19),
      I4 => mem_reg_0_3_0_5_i_8_n_0,
      I5 => \mem_reg_0_3_0_5_i_7__0_n_0\,
      O => \bias[63]_i_5__0_n_0\
    );
\bias[63]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \bias[63]_i_13_n_0\,
      I1 => \bias[63]_i_14__0_n_0\,
      I2 => config_layer_num(31),
      I3 => config_layer_num(30),
      I4 => config_layer_num(29),
      I5 => config_layer_num(28),
      O => \bias[63]_i_6_n_0\
    );
\bias[63]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => config_layer_num(29),
      I1 => config_layer_num(28),
      I2 => config_layer_num(31),
      I3 => config_layer_num(30),
      I4 => \bias[63]_i_14__0_n_0\,
      O => \bias[63]_i_6__0_n_0\
    );
\bias[63]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => config_layer_num(12),
      I1 => config_layer_num(13),
      O => \bias[63]_i_7_n_0\
    );
\bias[63]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => config_neuron_num(2),
      I1 => config_neuron_num(3),
      O => \bias[63]_i_7__0_n_0\
    );
\bias[63]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => config_neuron_num(13),
      I1 => config_neuron_num(12),
      I2 => config_neuron_num(14),
      I3 => config_neuron_num(15),
      I4 => mem_reg_0_3_0_5_i_14_n_0,
      O => \bias[63]_i_8_n_0\
    );
\bias[63]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => config_layer_num(14),
      I1 => config_layer_num(15),
      O => \bias[63]_i_8__0_n_0\
    );
\bias[63]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => config_neuron_num(23),
      I1 => config_neuron_num(22),
      I2 => config_neuron_num(20),
      I3 => config_neuron_num(21),
      O => \bias[63]_i_9_n_0\
    );
\bias[63]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \mem_reg_0_3_0_5_i_13__0_n_0\,
      I1 => config_layer_num(6),
      I2 => config_layer_num(7),
      I3 => \mem_reg_0_3_0_5_i_8__0_n_0\,
      I4 => config_layer_num(0),
      I5 => config_layer_num(1),
      O => \bias[63]_i_9__0_n_0\
    );
mem_reg_0_15_0_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => mem_reg_0_15_0_5_i_2_n_0,
      I1 => weightValid,
      I2 => \bias[63]_i_3_n_0\,
      I3 => \bias[63]_i_4_n_0\,
      I4 => \bias[63]_i_5_n_0\,
      I5 => \bias[63]_i_6_n_0\,
      O => E(0)
    );
\mem_reg_0_15_0_5_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \mem_reg_0_15_0_5_i_2__1_n_0\,
      I1 => weightValid,
      I2 => \bias[63]_i_3_n_0\,
      I3 => \bias[63]_i_4_n_0\,
      I4 => \bias[63]_i_5_n_0\,
      I5 => \bias[63]_i_6_n_0\,
      O => weightValid_reg_0(0)
    );
\mem_reg_0_15_0_5_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \mem_reg_0_15_0_5_i_2__0_n_0\,
      I1 => weightValid,
      I2 => \bias[63]_i_3_n_0\,
      I3 => \bias[63]_i_4_n_0\,
      I4 => \bias[63]_i_5_n_0\,
      I5 => \bias[63]_i_6_n_0\,
      O => weightValid_reg_1(0)
    );
\mem_reg_0_15_0_5_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bias[63]_i_2__4_n_0\,
      I1 => weightValid,
      I2 => \bias[63]_i_3_n_0\,
      I3 => \bias[63]_i_4_n_0\,
      I4 => \bias[63]_i_5_n_0\,
      I5 => \bias[63]_i_6_n_0\,
      O => weightValid_reg_2(0)
    );
mem_reg_0_15_0_5_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => config_neuron_num(0),
      I1 => config_neuron_num(1),
      O => mem_reg_0_15_0_5_i_2_n_0
    );
\mem_reg_0_15_0_5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => config_neuron_num(0),
      I1 => config_neuron_num(1),
      O => \mem_reg_0_15_0_5_i_2__0_n_0\
    );
\mem_reg_0_15_0_5_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => config_neuron_num(1),
      I1 => config_neuron_num(0),
      O => \mem_reg_0_15_0_5_i_2__1_n_0\
    );
mem_reg_0_3_0_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => weightValid,
      I1 => \mem_reg_0_3_0_5_i_2__2_n_0\,
      I2 => mem_reg_0_3_0_5_i_3_n_0,
      I3 => \bias[63]_i_3__0_n_0\,
      I4 => mem_reg_0_3_0_5_i_4_n_0,
      I5 => \mem_reg_0_3_0_5_i_2__1_n_0\,
      O => \^wen_2\
    );
mem_reg_0_3_0_5_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => config_layer_num(25),
      I1 => config_layer_num(24),
      I2 => config_layer_num(23),
      I3 => config_layer_num(22),
      O => mem_reg_0_3_0_5_i_10_n_0
    );
\mem_reg_0_3_0_5_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => config_layer_num(16),
      I1 => config_layer_num(17),
      O => \mem_reg_0_3_0_5_i_10__0_n_0\
    );
mem_reg_0_3_0_5_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => config_layer_num(1),
      I1 => config_layer_num(0),
      I2 => config_layer_num(3),
      I3 => config_layer_num(2),
      O => mem_reg_0_3_0_5_i_11_n_0
    );
\mem_reg_0_3_0_5_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => config_neuron_num(14),
      I1 => config_neuron_num(13),
      I2 => config_neuron_num(12),
      I3 => config_neuron_num(11),
      O => \mem_reg_0_3_0_5_i_11__0_n_0\
    );
mem_reg_0_3_0_5_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => config_neuron_num(10),
      I1 => config_neuron_num(9),
      I2 => config_neuron_num(8),
      I3 => config_neuron_num(7),
      O => mem_reg_0_3_0_5_i_12_n_0
    );
\mem_reg_0_3_0_5_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => config_layer_num(6),
      I1 => config_layer_num(7),
      O => \mem_reg_0_3_0_5_i_12__0_n_0\
    );
mem_reg_0_3_0_5_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => config_neuron_num(6),
      I1 => config_neuron_num(5),
      I2 => config_neuron_num(4),
      I3 => config_neuron_num(3),
      O => mem_reg_0_3_0_5_i_13_n_0
    );
\mem_reg_0_3_0_5_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => config_layer_num(4),
      I1 => config_layer_num(5),
      O => \mem_reg_0_3_0_5_i_13__0_n_0\
    );
mem_reg_0_3_0_5_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => config_neuron_num(9),
      I1 => config_neuron_num(8),
      I2 => config_neuron_num(11),
      I3 => config_neuron_num(10),
      O => mem_reg_0_3_0_5_i_14_n_0
    );
\mem_reg_0_3_0_5_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => config_layer_num(30),
      I1 => config_layer_num(31),
      O => \mem_reg_0_3_0_5_i_14__0_n_0\
    );
mem_reg_0_3_0_5_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => config_neuron_num(30),
      I1 => config_neuron_num(29),
      I2 => config_neuron_num(28),
      I3 => config_neuron_num(27),
      O => mem_reg_0_3_0_5_i_15_n_0
    );
mem_reg_0_3_0_5_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => config_neuron_num(26),
      I1 => config_neuron_num(25),
      I2 => config_neuron_num(24),
      I3 => config_neuron_num(23),
      O => mem_reg_0_3_0_5_i_16_n_0
    );
mem_reg_0_3_0_5_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => config_neuron_num(22),
      I1 => config_neuron_num(21),
      I2 => config_neuron_num(20),
      I3 => config_neuron_num(19),
      O => mem_reg_0_3_0_5_i_17_n_0
    );
mem_reg_0_3_0_5_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => config_neuron_num(18),
      I1 => config_neuron_num(17),
      I2 => config_neuron_num(16),
      I3 => config_neuron_num(15),
      O => mem_reg_0_3_0_5_i_18_n_0
    );
\mem_reg_0_3_0_5_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => weightValid,
      I1 => \mem_reg_0_3_0_5_i_2__2_n_0\,
      I2 => mem_reg_0_3_0_5_i_3_n_0,
      I3 => \bias[63]_i_3__0_n_0\,
      I4 => mem_reg_0_3_0_5_i_4_n_0,
      I5 => \mem_reg_0_3_0_5_i_2__0_n_0\,
      O => \^wen_0\
    );
\mem_reg_0_3_0_5_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => weightValid,
      I1 => \mem_reg_0_3_0_5_i_2__2_n_0\,
      I2 => mem_reg_0_3_0_5_i_3_n_0,
      I3 => \bias[63]_i_3__0_n_0\,
      I4 => mem_reg_0_3_0_5_i_4_n_0,
      I5 => mem_reg_0_3_0_5_i_2_n_0,
      O => \^wen_1\
    );
\mem_reg_0_3_0_5_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => weightValid,
      I1 => \mem_reg_0_3_0_5_i_2__2_n_0\,
      I2 => mem_reg_0_3_0_5_i_3_n_0,
      I3 => \bias[63]_i_3__0_n_0\,
      I4 => mem_reg_0_3_0_5_i_4_n_0,
      I5 => mem_reg_0_3_0_5_i_5_n_0,
      O => \^wen\
    );
\mem_reg_0_3_0_5_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \mem_reg_0_3_0_5_i_2__4_n_0\,
      I1 => \mem_reg_0_3_0_5_i_3__0_n_0\,
      I2 => \mem_reg_0_3_0_5_i_4__0_n_0\,
      I3 => \mem_reg_0_3_0_5_i_5__0_n_0\,
      I4 => \mem_reg_0_3_0_5_i_6__0_n_0\,
      I5 => mem_reg_0_3_0_5_i_7_n_0,
      O => \^wen_4\
    );
\mem_reg_0_3_0_5_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \mem_reg_0_3_0_5_i_2__3_n_0\,
      I1 => \mem_reg_0_3_0_5_i_3__0_n_0\,
      I2 => \mem_reg_0_3_0_5_i_4__0_n_0\,
      I3 => \mem_reg_0_3_0_5_i_5__0_n_0\,
      I4 => \mem_reg_0_3_0_5_i_6__0_n_0\,
      I5 => mem_reg_0_3_0_5_i_7_n_0,
      O => \^wen_3\
    );
mem_reg_0_3_0_5_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \bias[63]_i_14_n_0\,
      I1 => config_neuron_num(2),
      I2 => config_neuron_num(3),
      I3 => config_neuron_num(1),
      I4 => config_neuron_num(0),
      O => mem_reg_0_3_0_5_i_2_n_0
    );
\mem_reg_0_3_0_5_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \bias[63]_i_14_n_0\,
      I1 => config_neuron_num(2),
      I2 => config_neuron_num(3),
      I3 => config_neuron_num(0),
      I4 => config_neuron_num(1),
      O => \mem_reg_0_3_0_5_i_2__0_n_0\
    );
\mem_reg_0_3_0_5_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \bias[63]_i_14_n_0\,
      I1 => config_neuron_num(2),
      I2 => config_neuron_num(3),
      I3 => config_neuron_num(0),
      I4 => config_neuron_num(1),
      O => \mem_reg_0_3_0_5_i_2__1_n_0\
    );
\mem_reg_0_3_0_5_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \bias[63]_i_14__0_n_0\,
      I1 => mem_reg_0_3_0_5_i_6_n_0,
      I2 => \mem_reg_0_3_0_5_i_7__0_n_0\,
      I3 => mem_reg_0_3_0_5_i_8_n_0,
      I4 => \mem_reg_0_3_0_5_i_9__0_n_0\,
      I5 => \mem_reg_0_3_0_5_i_10__0_n_0\,
      O => \mem_reg_0_3_0_5_i_2__2_n_0\
    );
\mem_reg_0_3_0_5_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weightValid,
      I1 => config_neuron_num(0),
      O => \mem_reg_0_3_0_5_i_2__3_n_0\
    );
\mem_reg_0_3_0_5_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => weightValid,
      I1 => config_neuron_num(0),
      O => \mem_reg_0_3_0_5_i_2__4_n_0\
    );
mem_reg_0_3_0_5_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFFFFFFF"
    )
        port map (
      I0 => mem_reg_0_3_0_5_i_11_n_0,
      I1 => \mem_reg_0_3_0_5_i_12__0_n_0\,
      I2 => \mem_reg_0_3_0_5_i_13__0_n_0\,
      I3 => \bias[63]_i_12__0_n_0\,
      I4 => \bias[63]_i_8__0_n_0\,
      I5 => \bias[63]_i_7_n_0\,
      O => mem_reg_0_3_0_5_i_3_n_0
    );
\mem_reg_0_3_0_5_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => config_neuron_num(31),
      I1 => config_layer_num(1),
      I2 => config_layer_num(0),
      I3 => \mem_reg_0_3_0_5_i_8__0_n_0\,
      I4 => config_layer_num(4),
      I5 => config_layer_num(5),
      O => \mem_reg_0_3_0_5_i_3__0_n_0\
    );
mem_reg_0_3_0_5_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => config_neuron_num(12),
      I1 => config_neuron_num(13),
      I2 => config_neuron_num(14),
      I3 => config_neuron_num(15),
      I4 => mem_reg_0_3_0_5_i_14_n_0,
      O => mem_reg_0_3_0_5_i_4_n_0
    );
\mem_reg_0_3_0_5_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \mem_reg_0_3_0_5_i_12__0_n_0\,
      I1 => config_layer_num(8),
      I2 => config_layer_num(9),
      I3 => config_layer_num(10),
      I4 => config_layer_num(11),
      I5 => \bias[63]_i_7_n_0\,
      O => \mem_reg_0_3_0_5_i_4__0_n_0\
    );
mem_reg_0_3_0_5_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \bias[63]_i_14_n_0\,
      I1 => config_neuron_num(2),
      I2 => config_neuron_num(3),
      I3 => config_neuron_num(0),
      I4 => config_neuron_num(1),
      O => mem_reg_0_3_0_5_i_5_n_0
    );
\mem_reg_0_3_0_5_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => mem_reg_0_3_0_5_i_9_n_0,
      I1 => mem_reg_0_3_0_5_i_10_n_0,
      I2 => mem_reg_0_3_0_5_i_8_n_0,
      I3 => \mem_reg_0_3_0_5_i_9__0_n_0\,
      I4 => \mem_reg_0_3_0_5_i_10__0_n_0\,
      I5 => \bias[63]_i_8__0_n_0\,
      O => \mem_reg_0_3_0_5_i_5__0_n_0\
    );
mem_reg_0_3_0_5_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => config_layer_num(30),
      I1 => config_layer_num(31),
      I2 => config_layer_num(28),
      I3 => config_layer_num(29),
      O => mem_reg_0_3_0_5_i_6_n_0
    );
\mem_reg_0_3_0_5_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \mem_reg_0_3_0_5_i_11__0_n_0\,
      I1 => mem_reg_0_3_0_5_i_12_n_0,
      I2 => mem_reg_0_3_0_5_i_13_n_0,
      I3 => config_neuron_num(2),
      I4 => config_neuron_num(1),
      I5 => \mem_reg_0_3_0_5_i_14__0_n_0\,
      O => \mem_reg_0_3_0_5_i_6__0_n_0\
    );
mem_reg_0_3_0_5_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => mem_reg_0_3_0_5_i_15_n_0,
      I1 => mem_reg_0_3_0_5_i_16_n_0,
      I2 => mem_reg_0_3_0_5_i_17_n_0,
      I3 => mem_reg_0_3_0_5_i_18_n_0,
      O => mem_reg_0_3_0_5_i_7_n_0
    );
\mem_reg_0_3_0_5_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => config_layer_num(22),
      I1 => config_layer_num(23),
      O => \mem_reg_0_3_0_5_i_7__0_n_0\
    );
mem_reg_0_3_0_5_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => config_layer_num(20),
      I1 => config_layer_num(21),
      O => mem_reg_0_3_0_5_i_8_n_0
    );
\mem_reg_0_3_0_5_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => config_layer_num(2),
      I1 => config_layer_num(3),
      O => \mem_reg_0_3_0_5_i_8__0_n_0\
    );
mem_reg_0_3_0_5_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => config_layer_num(29),
      I1 => config_layer_num(28),
      I2 => config_layer_num(27),
      I3 => config_layer_num(26),
      O => mem_reg_0_3_0_5_i_9_n_0
    );
\mem_reg_0_3_0_5_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => config_layer_num(18),
      I1 => config_layer_num(19),
      O => \mem_reg_0_3_0_5_i_9__0_n_0\
    );
\neuron_1_0/waddr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wen\,
      I1 => \waddr_reg[0]_5\,
      O => \waddr_reg[0]\
    );
\neuron_1_1/waddr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wen_0\,
      I1 => \waddr_reg[0]_6\,
      O => \waddr_reg[0]_0\
    );
\neuron_1_2/waddr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wen_1\,
      I1 => \waddr_reg[0]_7\,
      O => \waddr_reg[0]_1\
    );
\neuron_1_3/waddr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wen_2\,
      I1 => \waddr_reg[0]_8\,
      O => \waddr_reg[0]_2\
    );
\neuron_2_0/waddr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wen_3\,
      I1 => \waddr_reg[0]_9\,
      O => \waddr_reg[0]_3\
    );
\neuron_2_1/waddr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wen_4\,
      I1 => \waddr_reg[0]_10\,
      O => \waddr_reg[0]_4\
    );
\slv_bias_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => S_AXI_WVALID,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => S_AXI_AWVALID,
      I4 => p_0_in(1),
      I5 => p_0_in(0),
      O => slv_bias_reg
    );
\slv_bias_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(0),
      Q => \^slv_bias_reg_reg[31]_0\(0),
      R => \^rst\
    );
\slv_bias_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(10),
      Q => \^slv_bias_reg_reg[31]_0\(10),
      R => \^rst\
    );
\slv_bias_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(11),
      Q => \^slv_bias_reg_reg[31]_0\(11),
      R => \^rst\
    );
\slv_bias_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(12),
      Q => \^slv_bias_reg_reg[31]_0\(12),
      R => \^rst\
    );
\slv_bias_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(13),
      Q => \^slv_bias_reg_reg[31]_0\(13),
      R => \^rst\
    );
\slv_bias_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(14),
      Q => \^slv_bias_reg_reg[31]_0\(14),
      R => \^rst\
    );
\slv_bias_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(15),
      Q => \^slv_bias_reg_reg[31]_0\(15),
      R => \^rst\
    );
\slv_bias_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(16),
      Q => \^slv_bias_reg_reg[31]_0\(16),
      R => \^rst\
    );
\slv_bias_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(17),
      Q => \^slv_bias_reg_reg[31]_0\(17),
      R => \^rst\
    );
\slv_bias_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(18),
      Q => \^slv_bias_reg_reg[31]_0\(18),
      R => \^rst\
    );
\slv_bias_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(19),
      Q => \^slv_bias_reg_reg[31]_0\(19),
      R => \^rst\
    );
\slv_bias_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(1),
      Q => \^slv_bias_reg_reg[31]_0\(1),
      R => \^rst\
    );
\slv_bias_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(20),
      Q => \^slv_bias_reg_reg[31]_0\(20),
      R => \^rst\
    );
\slv_bias_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(21),
      Q => \^slv_bias_reg_reg[31]_0\(21),
      R => \^rst\
    );
\slv_bias_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(22),
      Q => \^slv_bias_reg_reg[31]_0\(22),
      R => \^rst\
    );
\slv_bias_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(23),
      Q => \^slv_bias_reg_reg[31]_0\(23),
      R => \^rst\
    );
\slv_bias_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(24),
      Q => \^slv_bias_reg_reg[31]_0\(24),
      R => \^rst\
    );
\slv_bias_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(25),
      Q => \^slv_bias_reg_reg[31]_0\(25),
      R => \^rst\
    );
\slv_bias_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(26),
      Q => \^slv_bias_reg_reg[31]_0\(26),
      R => \^rst\
    );
\slv_bias_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(27),
      Q => \^slv_bias_reg_reg[31]_0\(27),
      R => \^rst\
    );
\slv_bias_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(28),
      Q => \^slv_bias_reg_reg[31]_0\(28),
      R => \^rst\
    );
\slv_bias_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(29),
      Q => \^slv_bias_reg_reg[31]_0\(29),
      R => \^rst\
    );
\slv_bias_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(2),
      Q => \^slv_bias_reg_reg[31]_0\(2),
      R => \^rst\
    );
\slv_bias_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(30),
      Q => \^slv_bias_reg_reg[31]_0\(30),
      R => \^rst\
    );
\slv_bias_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(31),
      Q => \^slv_bias_reg_reg[31]_0\(31),
      R => \^rst\
    );
\slv_bias_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(3),
      Q => \^slv_bias_reg_reg[31]_0\(3),
      R => \^rst\
    );
\slv_bias_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(4),
      Q => \^slv_bias_reg_reg[31]_0\(4),
      R => \^rst\
    );
\slv_bias_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(5),
      Q => \^slv_bias_reg_reg[31]_0\(5),
      R => \^rst\
    );
\slv_bias_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(6),
      Q => \^slv_bias_reg_reg[31]_0\(6),
      R => \^rst\
    );
\slv_bias_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(7),
      Q => \^slv_bias_reg_reg[31]_0\(7),
      R => \^rst\
    );
\slv_bias_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(8),
      Q => \^slv_bias_reg_reg[31]_0\(8),
      R => \^rst\
    );
\slv_bias_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_bias_reg,
      D => S_AXI_WDATA(9),
      Q => \^slv_bias_reg_reg[31]_0\(9),
      R => \^rst\
    );
\slv_layer_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => S_AXI_WVALID,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => S_AXI_AWVALID,
      I4 => p_0_in(1),
      I5 => p_0_in(0),
      O => slv_layer_reg
    );
\slv_layer_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(0),
      Q => config_layer_num(0),
      R => \^rst\
    );
\slv_layer_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(10),
      Q => config_layer_num(10),
      R => \^rst\
    );
\slv_layer_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(11),
      Q => config_layer_num(11),
      R => \^rst\
    );
\slv_layer_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(12),
      Q => config_layer_num(12),
      R => \^rst\
    );
\slv_layer_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(13),
      Q => config_layer_num(13),
      R => \^rst\
    );
\slv_layer_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(14),
      Q => config_layer_num(14),
      R => \^rst\
    );
\slv_layer_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(15),
      Q => config_layer_num(15),
      R => \^rst\
    );
\slv_layer_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(16),
      Q => config_layer_num(16),
      R => \^rst\
    );
\slv_layer_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(17),
      Q => config_layer_num(17),
      R => \^rst\
    );
\slv_layer_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(18),
      Q => config_layer_num(18),
      R => \^rst\
    );
\slv_layer_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(19),
      Q => config_layer_num(19),
      R => \^rst\
    );
\slv_layer_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(1),
      Q => config_layer_num(1),
      R => \^rst\
    );
\slv_layer_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(20),
      Q => config_layer_num(20),
      R => \^rst\
    );
\slv_layer_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(21),
      Q => config_layer_num(21),
      R => \^rst\
    );
\slv_layer_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(22),
      Q => config_layer_num(22),
      R => \^rst\
    );
\slv_layer_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(23),
      Q => config_layer_num(23),
      R => \^rst\
    );
\slv_layer_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(24),
      Q => config_layer_num(24),
      R => \^rst\
    );
\slv_layer_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(25),
      Q => config_layer_num(25),
      R => \^rst\
    );
\slv_layer_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(26),
      Q => config_layer_num(26),
      R => \^rst\
    );
\slv_layer_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(27),
      Q => config_layer_num(27),
      R => \^rst\
    );
\slv_layer_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(28),
      Q => config_layer_num(28),
      R => \^rst\
    );
\slv_layer_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(29),
      Q => config_layer_num(29),
      R => \^rst\
    );
\slv_layer_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(2),
      Q => config_layer_num(2),
      R => \^rst\
    );
\slv_layer_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(30),
      Q => config_layer_num(30),
      R => \^rst\
    );
\slv_layer_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(31),
      Q => config_layer_num(31),
      R => \^rst\
    );
\slv_layer_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(3),
      Q => config_layer_num(3),
      R => \^rst\
    );
\slv_layer_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(4),
      Q => config_layer_num(4),
      R => \^rst\
    );
\slv_layer_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(5),
      Q => config_layer_num(5),
      R => \^rst\
    );
\slv_layer_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(6),
      Q => config_layer_num(6),
      R => \^rst\
    );
\slv_layer_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(7),
      Q => config_layer_num(7),
      R => \^rst\
    );
\slv_layer_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(8),
      Q => config_layer_num(8),
      R => \^rst\
    );
\slv_layer_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_layer_reg,
      D => S_AXI_WDATA(9),
      Q => config_layer_num(9),
      R => \^rst\
    );
\slv_neuron_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => S_AXI_WVALID,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => S_AXI_AWVALID,
      I4 => p_0_in(1),
      I5 => p_0_in(0),
      O => slv_neuron_reg
    );
\slv_neuron_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(0),
      Q => config_neuron_num(0),
      R => \^rst\
    );
\slv_neuron_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(10),
      Q => config_neuron_num(10),
      R => \^rst\
    );
\slv_neuron_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(11),
      Q => config_neuron_num(11),
      R => \^rst\
    );
\slv_neuron_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(12),
      Q => config_neuron_num(12),
      R => \^rst\
    );
\slv_neuron_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(13),
      Q => config_neuron_num(13),
      R => \^rst\
    );
\slv_neuron_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(14),
      Q => config_neuron_num(14),
      R => \^rst\
    );
\slv_neuron_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(15),
      Q => config_neuron_num(15),
      R => \^rst\
    );
\slv_neuron_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(16),
      Q => config_neuron_num(16),
      R => \^rst\
    );
\slv_neuron_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(17),
      Q => config_neuron_num(17),
      R => \^rst\
    );
\slv_neuron_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(18),
      Q => config_neuron_num(18),
      R => \^rst\
    );
\slv_neuron_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(19),
      Q => config_neuron_num(19),
      R => \^rst\
    );
\slv_neuron_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(1),
      Q => config_neuron_num(1),
      R => \^rst\
    );
\slv_neuron_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(20),
      Q => config_neuron_num(20),
      R => \^rst\
    );
\slv_neuron_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(21),
      Q => config_neuron_num(21),
      R => \^rst\
    );
\slv_neuron_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(22),
      Q => config_neuron_num(22),
      R => \^rst\
    );
\slv_neuron_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(23),
      Q => config_neuron_num(23),
      R => \^rst\
    );
\slv_neuron_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(24),
      Q => config_neuron_num(24),
      R => \^rst\
    );
\slv_neuron_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(25),
      Q => config_neuron_num(25),
      R => \^rst\
    );
\slv_neuron_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(26),
      Q => config_neuron_num(26),
      R => \^rst\
    );
\slv_neuron_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(27),
      Q => config_neuron_num(27),
      R => \^rst\
    );
\slv_neuron_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(28),
      Q => config_neuron_num(28),
      R => \^rst\
    );
\slv_neuron_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(29),
      Q => config_neuron_num(29),
      R => \^rst\
    );
\slv_neuron_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(2),
      Q => config_neuron_num(2),
      R => \^rst\
    );
\slv_neuron_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(30),
      Q => config_neuron_num(30),
      R => \^rst\
    );
\slv_neuron_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(31),
      Q => config_neuron_num(31),
      R => \^rst\
    );
\slv_neuron_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(3),
      Q => config_neuron_num(3),
      R => \^rst\
    );
\slv_neuron_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(4),
      Q => config_neuron_num(4),
      R => \^rst\
    );
\slv_neuron_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(5),
      Q => config_neuron_num(5),
      R => \^rst\
    );
\slv_neuron_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(6),
      Q => config_neuron_num(6),
      R => \^rst\
    );
\slv_neuron_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(7),
      Q => config_neuron_num(7),
      R => \^rst\
    );
\slv_neuron_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(8),
      Q => config_neuron_num(8),
      R => \^rst\
    );
\slv_neuron_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_neuron_reg,
      D => S_AXI_WDATA(9),
      Q => config_neuron_num(9),
      R => \^rst\
    );
\slv_weight_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => S_AXI_WVALID,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => S_AXI_AWVALID,
      I4 => p_0_in(0),
      I5 => p_0_in(1),
      O => slv_weight_reg
    );
\slv_weight_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(0),
      Q => \^q\(0),
      R => \^rst\
    );
\slv_weight_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(10),
      Q => \^q\(10),
      R => \^rst\
    );
\slv_weight_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(11),
      Q => \^q\(11),
      R => \^rst\
    );
\slv_weight_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(12),
      Q => \^q\(12),
      R => \^rst\
    );
\slv_weight_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(13),
      Q => \^q\(13),
      R => \^rst\
    );
\slv_weight_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(14),
      Q => \^q\(14),
      R => \^rst\
    );
\slv_weight_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(15),
      Q => \^q\(15),
      R => \^rst\
    );
\slv_weight_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(16),
      Q => \^q\(16),
      R => \^rst\
    );
\slv_weight_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(17),
      Q => \^q\(17),
      R => \^rst\
    );
\slv_weight_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(18),
      Q => \^q\(18),
      R => \^rst\
    );
\slv_weight_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(19),
      Q => \^q\(19),
      R => \^rst\
    );
\slv_weight_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(1),
      Q => \^q\(1),
      R => \^rst\
    );
\slv_weight_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(20),
      Q => \^q\(20),
      R => \^rst\
    );
\slv_weight_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(21),
      Q => \^q\(21),
      R => \^rst\
    );
\slv_weight_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(22),
      Q => \^q\(22),
      R => \^rst\
    );
\slv_weight_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(23),
      Q => \^q\(23),
      R => \^rst\
    );
\slv_weight_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(24),
      Q => \^q\(24),
      R => \^rst\
    );
\slv_weight_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(25),
      Q => \^q\(25),
      R => \^rst\
    );
\slv_weight_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(26),
      Q => \^q\(26),
      R => \^rst\
    );
\slv_weight_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(27),
      Q => \^q\(27),
      R => \^rst\
    );
\slv_weight_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(28),
      Q => \^q\(28),
      R => \^rst\
    );
\slv_weight_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(29),
      Q => \^q\(29),
      R => \^rst\
    );
\slv_weight_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(2),
      Q => \^q\(2),
      R => \^rst\
    );
\slv_weight_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(30),
      Q => \^q\(30),
      R => \^rst\
    );
\slv_weight_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(31),
      Q => \^q\(31),
      R => \^rst\
    );
\slv_weight_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(3),
      Q => \^q\(3),
      R => \^rst\
    );
\slv_weight_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(4),
      Q => \^q\(4),
      R => \^rst\
    );
\slv_weight_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(5),
      Q => \^q\(5),
      R => \^rst\
    );
\slv_weight_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(6),
      Q => \^q\(6),
      R => \^rst\
    );
\slv_weight_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(7),
      Q => \^q\(7),
      R => \^rst\
    );
\slv_weight_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(8),
      Q => \^q\(8),
      R => \^rst\
    );
\slv_weight_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_weight_reg,
      D => S_AXI_WDATA(9),
      Q => \^q\(9),
      R => \^rst\
    );
weightValid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3000AAAA"
    )
        port map (
      I0 => weightValid,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => slv_reg_wren,
      I4 => S_AXI_ARESETN,
      O => weightValid_i_1_n_0
    );
weightValid_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => S_AXI_AWVALID,
      I1 => \^s_axi_wready\,
      I2 => \^s_axi_awready\,
      I3 => S_AXI_WVALID,
      O => slv_reg_wren
    );
weightValid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => weightValid_i_1_n_0,
      Q => weightValid,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_findOutputMax is
  port (
    \outData_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    outNNValid : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    outDataValid_reg_0 : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_findOutputMax;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_findOutputMax is
  signal count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \count[2]_i_1_n_0\ : STD_LOGIC;
  signal \count[3]_i_1_n_0\ : STD_LOGIC;
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal index : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal maxVal : STD_LOGIC;
  signal \maxVal[30]_i_10_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_11_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_13_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_14_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_15_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_16_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_17_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_18_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_19_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_20_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_22_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_23_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_24_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_25_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_26_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_27_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_28_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_29_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_30_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_31_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_32_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_33_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_34_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_35_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_36_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_37_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_4_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_5_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_6_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_7_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_8_n_0\ : STD_LOGIC;
  signal \maxVal[30]_i_9_n_0\ : STD_LOGIC;
  signal \maxVal_reg[30]_i_12_n_0\ : STD_LOGIC;
  signal \maxVal_reg[30]_i_12_n_1\ : STD_LOGIC;
  signal \maxVal_reg[30]_i_12_n_2\ : STD_LOGIC;
  signal \maxVal_reg[30]_i_12_n_3\ : STD_LOGIC;
  signal \maxVal_reg[30]_i_21_n_0\ : STD_LOGIC;
  signal \maxVal_reg[30]_i_21_n_1\ : STD_LOGIC;
  signal \maxVal_reg[30]_i_21_n_2\ : STD_LOGIC;
  signal \maxVal_reg[30]_i_21_n_3\ : STD_LOGIC;
  signal \maxVal_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \maxVal_reg[30]_i_2_n_1\ : STD_LOGIC;
  signal \maxVal_reg[30]_i_2_n_2\ : STD_LOGIC;
  signal \maxVal_reg[30]_i_2_n_3\ : STD_LOGIC;
  signal \maxVal_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \maxVal_reg[30]_i_3_n_1\ : STD_LOGIC;
  signal \maxVal_reg[30]_i_3_n_2\ : STD_LOGIC;
  signal \maxVal_reg[30]_i_3_n_3\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[0]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[10]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[11]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[12]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[13]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[14]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[15]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[16]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[17]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[18]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[19]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[1]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[20]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[21]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[22]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[23]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[24]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[25]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[26]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[27]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[28]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[29]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[2]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[30]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[3]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[4]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[5]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[6]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[7]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[8]\ : STD_LOGIC;
  signal \maxVal_reg_n_0_[9]\ : STD_LOGIC;
  signal outDataValid_i_1_n_0 : STD_LOGIC;
  signal \^outnnvalid\ : STD_LOGIC;
  signal \NLW_maxVal_reg[30]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_maxVal_reg[30]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_maxVal_reg[30]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_maxVal_reg[30]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \count[3]_i_2\ : label is "soft_lutpair20";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \maxVal_reg[30]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \maxVal_reg[30]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \maxVal_reg[30]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \maxVal_reg[30]_i_3\ : label is 11;
begin
  outNNValid <= \^outnnvalid\;
\count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => outDataValid_reg_0,
      I1 => count(0),
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => outDataValid_reg_0,
      I1 => count(1),
      I2 => count(0),
      O => \count[1]_i_1_n_0\
    );
\count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => outDataValid_reg_0,
      I1 => count(2),
      I2 => count(1),
      I3 => count(0),
      O => \count[2]_i_1_n_0\
    );
\count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => count(2),
      I1 => count(3),
      I2 => count(1),
      I3 => count(0),
      O => \count[3]_i_1_n_0\
    );
\count[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => outDataValid_reg_0,
      I1 => count(3),
      I2 => count(2),
      I3 => count(0),
      I4 => count(1),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \count[0]_i_1_n_0\,
      Q => count(0),
      R => \count[3]_i_1_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \count[1]_i_1_n_0\,
      Q => count(1),
      R => \count[3]_i_1_n_0\
    );
\count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \count[2]_i_1_n_0\,
      Q => count(2),
      R => \count[3]_i_1_n_0\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \count[3]_i_2_n_0\,
      Q => count(3),
      R => \count[3]_i_1_n_0\
    );
\index_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => count(0),
      Q => index(0),
      R => '0'
    );
\index_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => count(1),
      Q => index(1),
      R => '0'
    );
\index_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => count(2),
      Q => index(2),
      R => '0'
    );
\index_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => count(3),
      Q => index(3),
      R => '0'
    );
\maxVal[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888A"
    )
        port map (
      I0 => outDataValid_reg_0,
      I1 => \maxVal_reg[30]_i_2_n_0\,
      I2 => count(2),
      I3 => count(3),
      I4 => count(0),
      I5 => count(1),
      O => maxVal
    );
\maxVal[30]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(26),
      I1 => \maxVal_reg_n_0_[26]\,
      I2 => Q(27),
      I3 => \maxVal_reg_n_0_[27]\,
      O => \maxVal[30]_i_10_n_0\
    );
\maxVal[30]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(24),
      I1 => \maxVal_reg_n_0_[24]\,
      I2 => Q(25),
      I3 => \maxVal_reg_n_0_[25]\,
      O => \maxVal[30]_i_11_n_0\
    );
\maxVal[30]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(22),
      I1 => \maxVal_reg_n_0_[22]\,
      I2 => \maxVal_reg_n_0_[23]\,
      I3 => Q(23),
      O => \maxVal[30]_i_13_n_0\
    );
\maxVal[30]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(20),
      I1 => \maxVal_reg_n_0_[20]\,
      I2 => \maxVal_reg_n_0_[21]\,
      I3 => Q(21),
      O => \maxVal[30]_i_14_n_0\
    );
\maxVal[30]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(18),
      I1 => \maxVal_reg_n_0_[18]\,
      I2 => \maxVal_reg_n_0_[19]\,
      I3 => Q(19),
      O => \maxVal[30]_i_15_n_0\
    );
\maxVal[30]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(16),
      I1 => \maxVal_reg_n_0_[16]\,
      I2 => \maxVal_reg_n_0_[17]\,
      I3 => Q(17),
      O => \maxVal[30]_i_16_n_0\
    );
\maxVal[30]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(22),
      I1 => \maxVal_reg_n_0_[22]\,
      I2 => Q(23),
      I3 => \maxVal_reg_n_0_[23]\,
      O => \maxVal[30]_i_17_n_0\
    );
\maxVal[30]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(20),
      I1 => \maxVal_reg_n_0_[20]\,
      I2 => Q(21),
      I3 => \maxVal_reg_n_0_[21]\,
      O => \maxVal[30]_i_18_n_0\
    );
\maxVal[30]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(18),
      I1 => \maxVal_reg_n_0_[18]\,
      I2 => Q(19),
      I3 => \maxVal_reg_n_0_[19]\,
      O => \maxVal[30]_i_19_n_0\
    );
\maxVal[30]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(16),
      I1 => \maxVal_reg_n_0_[16]\,
      I2 => Q(17),
      I3 => \maxVal_reg_n_0_[17]\,
      O => \maxVal[30]_i_20_n_0\
    );
\maxVal[30]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(14),
      I1 => \maxVal_reg_n_0_[14]\,
      I2 => \maxVal_reg_n_0_[15]\,
      I3 => Q(15),
      O => \maxVal[30]_i_22_n_0\
    );
\maxVal[30]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(12),
      I1 => \maxVal_reg_n_0_[12]\,
      I2 => \maxVal_reg_n_0_[13]\,
      I3 => Q(13),
      O => \maxVal[30]_i_23_n_0\
    );
\maxVal[30]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(10),
      I1 => \maxVal_reg_n_0_[10]\,
      I2 => \maxVal_reg_n_0_[11]\,
      I3 => Q(11),
      O => \maxVal[30]_i_24_n_0\
    );
\maxVal[30]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(8),
      I1 => \maxVal_reg_n_0_[8]\,
      I2 => \maxVal_reg_n_0_[9]\,
      I3 => Q(9),
      O => \maxVal[30]_i_25_n_0\
    );
\maxVal[30]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(14),
      I1 => \maxVal_reg_n_0_[14]\,
      I2 => Q(15),
      I3 => \maxVal_reg_n_0_[15]\,
      O => \maxVal[30]_i_26_n_0\
    );
\maxVal[30]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(12),
      I1 => \maxVal_reg_n_0_[12]\,
      I2 => Q(13),
      I3 => \maxVal_reg_n_0_[13]\,
      O => \maxVal[30]_i_27_n_0\
    );
\maxVal[30]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(10),
      I1 => \maxVal_reg_n_0_[10]\,
      I2 => Q(11),
      I3 => \maxVal_reg_n_0_[11]\,
      O => \maxVal[30]_i_28_n_0\
    );
\maxVal[30]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(8),
      I1 => \maxVal_reg_n_0_[8]\,
      I2 => Q(9),
      I3 => \maxVal_reg_n_0_[9]\,
      O => \maxVal[30]_i_29_n_0\
    );
\maxVal[30]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(6),
      I1 => \maxVal_reg_n_0_[6]\,
      I2 => \maxVal_reg_n_0_[7]\,
      I3 => Q(7),
      O => \maxVal[30]_i_30_n_0\
    );
\maxVal[30]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(4),
      I1 => \maxVal_reg_n_0_[4]\,
      I2 => \maxVal_reg_n_0_[5]\,
      I3 => Q(5),
      O => \maxVal[30]_i_31_n_0\
    );
\maxVal[30]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(2),
      I1 => \maxVal_reg_n_0_[2]\,
      I2 => \maxVal_reg_n_0_[3]\,
      I3 => Q(3),
      O => \maxVal[30]_i_32_n_0\
    );
\maxVal[30]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(0),
      I1 => \maxVal_reg_n_0_[0]\,
      I2 => \maxVal_reg_n_0_[1]\,
      I3 => Q(1),
      O => \maxVal[30]_i_33_n_0\
    );
\maxVal[30]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(6),
      I1 => \maxVal_reg_n_0_[6]\,
      I2 => Q(7),
      I3 => \maxVal_reg_n_0_[7]\,
      O => \maxVal[30]_i_34_n_0\
    );
\maxVal[30]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(4),
      I1 => \maxVal_reg_n_0_[4]\,
      I2 => Q(5),
      I3 => \maxVal_reg_n_0_[5]\,
      O => \maxVal[30]_i_35_n_0\
    );
\maxVal[30]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(2),
      I1 => \maxVal_reg_n_0_[2]\,
      I2 => Q(3),
      I3 => \maxVal_reg_n_0_[3]\,
      O => \maxVal[30]_i_36_n_0\
    );
\maxVal[30]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(0),
      I1 => \maxVal_reg_n_0_[0]\,
      I2 => Q(1),
      I3 => \maxVal_reg_n_0_[1]\,
      O => \maxVal[30]_i_37_n_0\
    );
\maxVal[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(30),
      I1 => \maxVal_reg_n_0_[30]\,
      O => \maxVal[30]_i_4_n_0\
    );
\maxVal[30]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(28),
      I1 => \maxVal_reg_n_0_[28]\,
      I2 => \maxVal_reg_n_0_[29]\,
      I3 => Q(29),
      O => \maxVal[30]_i_5_n_0\
    );
\maxVal[30]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(26),
      I1 => \maxVal_reg_n_0_[26]\,
      I2 => \maxVal_reg_n_0_[27]\,
      I3 => Q(27),
      O => \maxVal[30]_i_6_n_0\
    );
\maxVal[30]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(24),
      I1 => \maxVal_reg_n_0_[24]\,
      I2 => \maxVal_reg_n_0_[25]\,
      I3 => Q(25),
      O => \maxVal[30]_i_7_n_0\
    );
\maxVal[30]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \maxVal_reg_n_0_[30]\,
      I1 => Q(30),
      O => \maxVal[30]_i_8_n_0\
    );
\maxVal[30]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(28),
      I1 => \maxVal_reg_n_0_[28]\,
      I2 => Q(29),
      I3 => \maxVal_reg_n_0_[29]\,
      O => \maxVal[30]_i_9_n_0\
    );
\maxVal_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(0),
      Q => \maxVal_reg_n_0_[0]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(10),
      Q => \maxVal_reg_n_0_[10]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(11),
      Q => \maxVal_reg_n_0_[11]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(12),
      Q => \maxVal_reg_n_0_[12]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(13),
      Q => \maxVal_reg_n_0_[13]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(14),
      Q => \maxVal_reg_n_0_[14]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(15),
      Q => \maxVal_reg_n_0_[15]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(16),
      Q => \maxVal_reg_n_0_[16]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(17),
      Q => \maxVal_reg_n_0_[17]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(18),
      Q => \maxVal_reg_n_0_[18]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(19),
      Q => \maxVal_reg_n_0_[19]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(1),
      Q => \maxVal_reg_n_0_[1]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(20),
      Q => \maxVal_reg_n_0_[20]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(21),
      Q => \maxVal_reg_n_0_[21]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(22),
      Q => \maxVal_reg_n_0_[22]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(23),
      Q => \maxVal_reg_n_0_[23]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(24),
      Q => \maxVal_reg_n_0_[24]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(25),
      Q => \maxVal_reg_n_0_[25]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(26),
      Q => \maxVal_reg_n_0_[26]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(27),
      Q => \maxVal_reg_n_0_[27]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(28),
      Q => \maxVal_reg_n_0_[28]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(29),
      Q => \maxVal_reg_n_0_[29]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(2),
      Q => \maxVal_reg_n_0_[2]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(30),
      Q => \maxVal_reg_n_0_[30]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[30]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \maxVal_reg[30]_i_21_n_0\,
      CO(3) => \maxVal_reg[30]_i_12_n_0\,
      CO(2) => \maxVal_reg[30]_i_12_n_1\,
      CO(1) => \maxVal_reg[30]_i_12_n_2\,
      CO(0) => \maxVal_reg[30]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \maxVal[30]_i_22_n_0\,
      DI(2) => \maxVal[30]_i_23_n_0\,
      DI(1) => \maxVal[30]_i_24_n_0\,
      DI(0) => \maxVal[30]_i_25_n_0\,
      O(3 downto 0) => \NLW_maxVal_reg[30]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \maxVal[30]_i_26_n_0\,
      S(2) => \maxVal[30]_i_27_n_0\,
      S(1) => \maxVal[30]_i_28_n_0\,
      S(0) => \maxVal[30]_i_29_n_0\
    );
\maxVal_reg[30]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \maxVal_reg[30]_i_3_n_0\,
      CO(3) => \maxVal_reg[30]_i_2_n_0\,
      CO(2) => \maxVal_reg[30]_i_2_n_1\,
      CO(1) => \maxVal_reg[30]_i_2_n_2\,
      CO(0) => \maxVal_reg[30]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \maxVal[30]_i_4_n_0\,
      DI(2) => \maxVal[30]_i_5_n_0\,
      DI(1) => \maxVal[30]_i_6_n_0\,
      DI(0) => \maxVal[30]_i_7_n_0\,
      O(3 downto 0) => \NLW_maxVal_reg[30]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \maxVal[30]_i_8_n_0\,
      S(2) => \maxVal[30]_i_9_n_0\,
      S(1) => \maxVal[30]_i_10_n_0\,
      S(0) => \maxVal[30]_i_11_n_0\
    );
\maxVal_reg[30]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \maxVal_reg[30]_i_21_n_0\,
      CO(2) => \maxVal_reg[30]_i_21_n_1\,
      CO(1) => \maxVal_reg[30]_i_21_n_2\,
      CO(0) => \maxVal_reg[30]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \maxVal[30]_i_30_n_0\,
      DI(2) => \maxVal[30]_i_31_n_0\,
      DI(1) => \maxVal[30]_i_32_n_0\,
      DI(0) => \maxVal[30]_i_33_n_0\,
      O(3 downto 0) => \NLW_maxVal_reg[30]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \maxVal[30]_i_34_n_0\,
      S(2) => \maxVal[30]_i_35_n_0\,
      S(1) => \maxVal[30]_i_36_n_0\,
      S(0) => \maxVal[30]_i_37_n_0\
    );
\maxVal_reg[30]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \maxVal_reg[30]_i_12_n_0\,
      CO(3) => \maxVal_reg[30]_i_3_n_0\,
      CO(2) => \maxVal_reg[30]_i_3_n_1\,
      CO(1) => \maxVal_reg[30]_i_3_n_2\,
      CO(0) => \maxVal_reg[30]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \maxVal[30]_i_13_n_0\,
      DI(2) => \maxVal[30]_i_14_n_0\,
      DI(1) => \maxVal[30]_i_15_n_0\,
      DI(0) => \maxVal[30]_i_16_n_0\,
      O(3 downto 0) => \NLW_maxVal_reg[30]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \maxVal[30]_i_17_n_0\,
      S(2) => \maxVal[30]_i_18_n_0\,
      S(1) => \maxVal[30]_i_19_n_0\,
      S(0) => \maxVal[30]_i_20_n_0\
    );
\maxVal_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(3),
      Q => \maxVal_reg_n_0_[3]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(4),
      Q => \maxVal_reg_n_0_[4]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(5),
      Q => \maxVal_reg_n_0_[5]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(6),
      Q => \maxVal_reg_n_0_[6]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(7),
      Q => \maxVal_reg_n_0_[7]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(8),
      Q => \maxVal_reg_n_0_[8]\,
      R => \count[3]_i_1_n_0\
    );
\maxVal_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => maxVal,
      D => Q(9),
      Q => \maxVal_reg_n_0_[9]\,
      R => \count[3]_i_1_n_0\
    );
outDataValid_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => outDataValid_reg_0,
      I1 => \^outnnvalid\,
      O => outDataValid_i_1_n_0
    );
outDataValid_reg: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => outDataValid_i_1_n_0,
      Q => \^outnnvalid\,
      S => \count[3]_i_1_n_0\
    );
\outData_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \count[3]_i_1_n_0\,
      D => index(0),
      Q => \outData_reg[3]_0\(0),
      R => '0'
    );
\outData_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \count[3]_i_1_n_0\,
      D => index(1),
      Q => \outData_reg[3]_0\(1),
      R => '0'
    );
\outData_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \count[3]_i_1_n_0\,
      D => index(2),
      Q => \outData_reg[3]_0\(2),
      R => '0'
    );
\outData_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \count[3]_i_1_n_0\,
      D => index(3),
      Q => \outData_reg[3]_0\(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram is
  port (
    dout0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_reg__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_reg__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram is
  signal NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_30_31_SPO_UNCONNECTED : STD_LOGIC;
  signal \NLW_mem_reg_0_15_30_31__0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_5 : label is 416;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_5 : label is "neuron_0_0/WBram/mem_reg_0_15_0_5";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_5 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_12_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_12_17 : label is 416;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_17 : label is "neuron_0_0/WBram/mem_reg_0_15_12_17";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_12_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_17 : label is 12;
  attribute ram_offset of mem_reg_0_15_12_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_17 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_18_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_18_23 : label is 416;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_23 : label is "neuron_0_0/WBram/mem_reg_0_15_18_23";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_18_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_23 : label is 12;
  attribute ram_offset of mem_reg_0_15_18_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_23 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_24_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_24_29 : label is 416;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_29 : label is "neuron_0_0/WBram/mem_reg_0_15_24_29";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_24_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_29 : label is 12;
  attribute ram_offset of mem_reg_0_15_24_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_29 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_30_31 : label is 416;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_31 : label is "inst/hl1/neuron_0_0/WBram/mem_reg_0_15_30_31";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_30_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_31 : label is 12;
  attribute ram_offset of mem_reg_0_15_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \mem_reg_0_15_30_31__0\ : label is "";
  attribute RTL_RAM_BITS of \mem_reg_0_15_30_31__0\ : label is 416;
  attribute RTL_RAM_NAME of \mem_reg_0_15_30_31__0\ : label is "inst/hl1/neuron_0_0/WBram/mem_reg_0_15_30_31";
  attribute RTL_RAM_TYPE of \mem_reg_0_15_30_31__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \mem_reg_0_15_30_31__0\ : label is 0;
  attribute ram_addr_end of \mem_reg_0_15_30_31__0\ : label is 12;
  attribute ram_offset of \mem_reg_0_15_30_31__0\ : label is 0;
  attribute ram_slice_begin of \mem_reg_0_15_30_31__0\ : label is 30;
  attribute ram_slice_end of \mem_reg_0_15_30_31__0\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_6_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_6_11 : label is 416;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_11 : label is "neuron_0_0/WBram/mem_reg_0_15_6_11";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_6_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_11 : label is 12;
  attribute ram_offset of mem_reg_0_15_6_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_11 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_11 : label is 11;
begin
mem_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \mul_reg__0\(3 downto 0),
      DIA(1 downto 0) => Q(1 downto 0),
      DIB(1 downto 0) => Q(3 downto 2),
      DIC(1 downto 0) => Q(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(1 downto 0),
      DOB(1 downto 0) => dout0(3 downto 2),
      DOC(1 downto 0) => dout0(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => E(0)
    );
mem_reg_0_15_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \mul_reg__0\(3 downto 0),
      DIA(1 downto 0) => Q(13 downto 12),
      DIB(1 downto 0) => Q(15 downto 14),
      DIC(1 downto 0) => Q(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(13 downto 12),
      DOB(1 downto 0) => dout0(15 downto 14),
      DOC(1 downto 0) => dout0(17 downto 16),
      DOD(1 downto 0) => NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => E(0)
    );
mem_reg_0_15_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \mul_reg__0\(3 downto 0),
      DIA(1 downto 0) => Q(19 downto 18),
      DIB(1 downto 0) => Q(21 downto 20),
      DIC(1 downto 0) => Q(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(19 downto 18),
      DOB(1 downto 0) => dout0(21 downto 20),
      DOC(1 downto 0) => dout0(23 downto 22),
      DOD(1 downto 0) => NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => E(0)
    );
mem_reg_0_15_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \mul_reg__0\(3 downto 0),
      DIA(1 downto 0) => Q(25 downto 24),
      DIB(1 downto 0) => Q(27 downto 26),
      DIC(1 downto 0) => Q(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(25 downto 24),
      DOB(1 downto 0) => dout0(27 downto 26),
      DOC(1 downto 0) => dout0(29 downto 28),
      DOD(1 downto 0) => NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => E(0)
    );
mem_reg_0_15_30_31: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \mul_reg__0\(0),
      A1 => \mul_reg__0\(1),
      A2 => \mul_reg__0\(2),
      A3 => \mul_reg__0\(3),
      A4 => '0',
      D => Q(30),
      DPO => dout0(30),
      DPRA0 => \mul_reg__0_0\(0),
      DPRA1 => \mul_reg__0_0\(1),
      DPRA2 => \mul_reg__0_0\(2),
      DPRA3 => \mul_reg__0_0\(3),
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_15_30_31_SPO_UNCONNECTED,
      WCLK => S_AXI_ACLK,
      WE => E(0)
    );
\mem_reg_0_15_30_31__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \mul_reg__0\(0),
      A1 => \mul_reg__0\(1),
      A2 => \mul_reg__0\(2),
      A3 => \mul_reg__0\(3),
      A4 => '0',
      D => Q(31),
      DPO => dout0(31),
      DPRA0 => \mul_reg__0_0\(0),
      DPRA1 => \mul_reg__0_0\(1),
      DPRA2 => \mul_reg__0_0\(2),
      DPRA3 => \mul_reg__0_0\(3),
      DPRA4 => '0',
      SPO => \NLW_mem_reg_0_15_30_31__0_SPO_UNCONNECTED\,
      WCLK => S_AXI_ACLK,
      WE => E(0)
    );
mem_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \mul_reg__0\(3 downto 0),
      DIA(1 downto 0) => Q(7 downto 6),
      DIB(1 downto 0) => Q(9 downto 8),
      DIC(1 downto 0) => Q(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(7 downto 6),
      DOB(1 downto 0) => dout0(9 downto 8),
      DOC(1 downto 0) => dout0(11 downto 10),
      DOD(1 downto 0) => NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized0\ is
  port (
    B : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dout0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mul_reg__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_reg__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_reg__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized0\ : entity is "weight_bram";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized0\ is
  signal NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_30_31_SPO_UNCONNECTED : STD_LOGIC;
  signal \NLW_mem_reg_0_15_30_31__0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_5 : label is 416;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_5 : label is "neuron_0_1/WBram/mem_reg_0_15_0_5";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_5 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_12_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_12_17 : label is 416;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_17 : label is "neuron_0_1/WBram/mem_reg_0_15_12_17";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_12_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_17 : label is 12;
  attribute ram_offset of mem_reg_0_15_12_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_17 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_18_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_18_23 : label is 416;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_23 : label is "neuron_0_1/WBram/mem_reg_0_15_18_23";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_18_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_23 : label is 12;
  attribute ram_offset of mem_reg_0_15_18_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_23 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_24_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_24_29 : label is 416;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_29 : label is "neuron_0_1/WBram/mem_reg_0_15_24_29";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_24_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_29 : label is 12;
  attribute ram_offset of mem_reg_0_15_24_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_29 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_30_31 : label is 416;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_31 : label is "inst/hl1/neuron_0_1/WBram/mem_reg_0_15_30_31";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_30_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_31 : label is 12;
  attribute ram_offset of mem_reg_0_15_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \mem_reg_0_15_30_31__0\ : label is "";
  attribute RTL_RAM_BITS of \mem_reg_0_15_30_31__0\ : label is 416;
  attribute RTL_RAM_NAME of \mem_reg_0_15_30_31__0\ : label is "inst/hl1/neuron_0_1/WBram/mem_reg_0_15_30_31";
  attribute RTL_RAM_TYPE of \mem_reg_0_15_30_31__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \mem_reg_0_15_30_31__0\ : label is 0;
  attribute ram_addr_end of \mem_reg_0_15_30_31__0\ : label is 12;
  attribute ram_offset of \mem_reg_0_15_30_31__0\ : label is 0;
  attribute ram_slice_begin of \mem_reg_0_15_30_31__0\ : label is 30;
  attribute ram_slice_end of \mem_reg_0_15_30_31__0\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_6_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_6_11 : label is 416;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_11 : label is "neuron_0_1/WBram/mem_reg_0_15_6_11";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_6_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_11 : label is 12;
  attribute ram_offset of mem_reg_0_15_6_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_11 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_11 : label is 11;
begin
mem_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      DIA(1 downto 0) => Q(1 downto 0),
      DIB(1 downto 0) => Q(3 downto 2),
      DIC(1 downto 0) => Q(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(1 downto 0),
      DOB(1 downto 0) => dout0(3 downto 2),
      DOC(1 downto 0) => dout0(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => \mul_reg__0\(0)
    );
mem_reg_0_15_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      DIA(1 downto 0) => Q(13 downto 12),
      DIB(1 downto 0) => Q(15 downto 14),
      DIC(1 downto 0) => Q(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(13 downto 12),
      DOB(1 downto 0) => dout0(15 downto 14),
      DOC(1) => B(0),
      DOC(0) => dout0(16),
      DOD(1 downto 0) => NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => \mul_reg__0\(0)
    );
mem_reg_0_15_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      DIA(1 downto 0) => Q(19 downto 18),
      DIB(1 downto 0) => Q(21 downto 20),
      DIC(1 downto 0) => Q(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => B(2 downto 1),
      DOB(1 downto 0) => B(4 downto 3),
      DOC(1 downto 0) => B(6 downto 5),
      DOD(1 downto 0) => NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => \mul_reg__0\(0)
    );
mem_reg_0_15_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      DIA(1 downto 0) => Q(25 downto 24),
      DIB(1 downto 0) => Q(27 downto 26),
      DIC(1 downto 0) => Q(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => B(8 downto 7),
      DOB(1 downto 0) => B(10 downto 9),
      DOC(1 downto 0) => B(12 downto 11),
      DOD(1 downto 0) => NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => \mul_reg__0\(0)
    );
mem_reg_0_15_30_31: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \mul_reg__0_0\(0),
      A1 => \mul_reg__0_0\(1),
      A2 => \mul_reg__0_0\(2),
      A3 => \mul_reg__0_0\(3),
      A4 => '0',
      D => Q(30),
      DPO => B(13),
      DPRA0 => \mul_reg__0_1\(0),
      DPRA1 => \mul_reg__0_1\(1),
      DPRA2 => \mul_reg__0_1\(2),
      DPRA3 => \mul_reg__0_1\(3),
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_15_30_31_SPO_UNCONNECTED,
      WCLK => S_AXI_ACLK,
      WE => \mul_reg__0\(0)
    );
\mem_reg_0_15_30_31__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \mul_reg__0_0\(0),
      A1 => \mul_reg__0_0\(1),
      A2 => \mul_reg__0_0\(2),
      A3 => \mul_reg__0_0\(3),
      A4 => '0',
      D => Q(31),
      DPO => B(14),
      DPRA0 => \mul_reg__0_1\(0),
      DPRA1 => \mul_reg__0_1\(1),
      DPRA2 => \mul_reg__0_1\(2),
      DPRA3 => \mul_reg__0_1\(3),
      DPRA4 => '0',
      SPO => \NLW_mem_reg_0_15_30_31__0_SPO_UNCONNECTED\,
      WCLK => S_AXI_ACLK,
      WE => \mul_reg__0\(0)
    );
mem_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      DIA(1 downto 0) => Q(7 downto 6),
      DIB(1 downto 0) => Q(9 downto 8),
      DIC(1 downto 0) => Q(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(7 downto 6),
      DOB(1 downto 0) => dout0(9 downto 8),
      DOC(1 downto 0) => dout0(11 downto 10),
      DOD(1 downto 0) => NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => \mul_reg__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized1\ is
  port (
    B : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dout0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mul_reg__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_reg__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_reg__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized1\ : entity is "weight_bram";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized1\ is
  signal NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_30_31_SPO_UNCONNECTED : STD_LOGIC;
  signal \NLW_mem_reg_0_15_30_31__0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_5 : label is 416;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_5 : label is "neuron_0_2/WBram/mem_reg_0_15_0_5";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_5 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_12_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_12_17 : label is 416;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_17 : label is "neuron_0_2/WBram/mem_reg_0_15_12_17";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_12_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_17 : label is 12;
  attribute ram_offset of mem_reg_0_15_12_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_17 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_18_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_18_23 : label is 416;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_23 : label is "neuron_0_2/WBram/mem_reg_0_15_18_23";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_18_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_23 : label is 12;
  attribute ram_offset of mem_reg_0_15_18_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_23 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_24_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_24_29 : label is 416;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_29 : label is "neuron_0_2/WBram/mem_reg_0_15_24_29";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_24_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_29 : label is 12;
  attribute ram_offset of mem_reg_0_15_24_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_29 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_30_31 : label is 416;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_31 : label is "inst/hl1/neuron_0_2/WBram/mem_reg_0_15_30_31";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_30_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_31 : label is 12;
  attribute ram_offset of mem_reg_0_15_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \mem_reg_0_15_30_31__0\ : label is "";
  attribute RTL_RAM_BITS of \mem_reg_0_15_30_31__0\ : label is 416;
  attribute RTL_RAM_NAME of \mem_reg_0_15_30_31__0\ : label is "inst/hl1/neuron_0_2/WBram/mem_reg_0_15_30_31";
  attribute RTL_RAM_TYPE of \mem_reg_0_15_30_31__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \mem_reg_0_15_30_31__0\ : label is 0;
  attribute ram_addr_end of \mem_reg_0_15_30_31__0\ : label is 12;
  attribute ram_offset of \mem_reg_0_15_30_31__0\ : label is 0;
  attribute ram_slice_begin of \mem_reg_0_15_30_31__0\ : label is 30;
  attribute ram_slice_end of \mem_reg_0_15_30_31__0\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_6_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_6_11 : label is 416;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_11 : label is "neuron_0_2/WBram/mem_reg_0_15_6_11";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_6_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_11 : label is 12;
  attribute ram_offset of mem_reg_0_15_6_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_11 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_11 : label is 11;
begin
mem_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      DIA(1 downto 0) => Q(1 downto 0),
      DIB(1 downto 0) => Q(3 downto 2),
      DIC(1 downto 0) => Q(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(1 downto 0),
      DOB(1 downto 0) => dout0(3 downto 2),
      DOC(1 downto 0) => dout0(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => \mul_reg__0\(0)
    );
mem_reg_0_15_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      DIA(1 downto 0) => Q(13 downto 12),
      DIB(1 downto 0) => Q(15 downto 14),
      DIC(1 downto 0) => Q(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(13 downto 12),
      DOB(1 downto 0) => dout0(15 downto 14),
      DOC(1) => B(0),
      DOC(0) => dout0(16),
      DOD(1 downto 0) => NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => \mul_reg__0\(0)
    );
mem_reg_0_15_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      DIA(1 downto 0) => Q(19 downto 18),
      DIB(1 downto 0) => Q(21 downto 20),
      DIC(1 downto 0) => Q(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => B(2 downto 1),
      DOB(1 downto 0) => B(4 downto 3),
      DOC(1 downto 0) => B(6 downto 5),
      DOD(1 downto 0) => NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => \mul_reg__0\(0)
    );
mem_reg_0_15_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      DIA(1 downto 0) => Q(25 downto 24),
      DIB(1 downto 0) => Q(27 downto 26),
      DIC(1 downto 0) => Q(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => B(8 downto 7),
      DOB(1 downto 0) => B(10 downto 9),
      DOC(1 downto 0) => B(12 downto 11),
      DOD(1 downto 0) => NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => \mul_reg__0\(0)
    );
mem_reg_0_15_30_31: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \mul_reg__0_0\(0),
      A1 => \mul_reg__0_0\(1),
      A2 => \mul_reg__0_0\(2),
      A3 => \mul_reg__0_0\(3),
      A4 => '0',
      D => Q(30),
      DPO => B(13),
      DPRA0 => \mul_reg__0_1\(0),
      DPRA1 => \mul_reg__0_1\(1),
      DPRA2 => \mul_reg__0_1\(2),
      DPRA3 => \mul_reg__0_1\(3),
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_15_30_31_SPO_UNCONNECTED,
      WCLK => S_AXI_ACLK,
      WE => \mul_reg__0\(0)
    );
\mem_reg_0_15_30_31__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \mul_reg__0_0\(0),
      A1 => \mul_reg__0_0\(1),
      A2 => \mul_reg__0_0\(2),
      A3 => \mul_reg__0_0\(3),
      A4 => '0',
      D => Q(31),
      DPO => B(14),
      DPRA0 => \mul_reg__0_1\(0),
      DPRA1 => \mul_reg__0_1\(1),
      DPRA2 => \mul_reg__0_1\(2),
      DPRA3 => \mul_reg__0_1\(3),
      DPRA4 => '0',
      SPO => \NLW_mem_reg_0_15_30_31__0_SPO_UNCONNECTED\,
      WCLK => S_AXI_ACLK,
      WE => \mul_reg__0\(0)
    );
mem_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      DIA(1 downto 0) => Q(7 downto 6),
      DIB(1 downto 0) => Q(9 downto 8),
      DIC(1 downto 0) => Q(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(7 downto 6),
      DOB(1 downto 0) => dout0(9 downto 8),
      DOC(1 downto 0) => dout0(11 downto 10),
      DOD(1 downto 0) => NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => \mul_reg__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized2\ is
  port (
    B : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dout0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mul_reg__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_reg__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_reg__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized2\ : entity is "weight_bram";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized2\ is
  signal NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_30_31_SPO_UNCONNECTED : STD_LOGIC;
  signal \NLW_mem_reg_0_15_30_31__0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_5 : label is 416;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_5 : label is "neuron_0_3/WBram/mem_reg_0_15_0_5";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_5 : label is 12;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_12_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_12_17 : label is 416;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_17 : label is "neuron_0_3/WBram/mem_reg_0_15_12_17";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_12_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_17 : label is 12;
  attribute ram_offset of mem_reg_0_15_12_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_17 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_18_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_18_23 : label is 416;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_23 : label is "neuron_0_3/WBram/mem_reg_0_15_18_23";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_18_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_23 : label is 12;
  attribute ram_offset of mem_reg_0_15_18_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_23 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_24_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_24_29 : label is 416;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_29 : label is "neuron_0_3/WBram/mem_reg_0_15_24_29";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_24_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_29 : label is 12;
  attribute ram_offset of mem_reg_0_15_24_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_29 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_30_31 : label is 416;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_31 : label is "inst/hl1/neuron_0_3/WBram/mem_reg_0_15_30_31";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_30_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_31 : label is 12;
  attribute ram_offset of mem_reg_0_15_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \mem_reg_0_15_30_31__0\ : label is "";
  attribute RTL_RAM_BITS of \mem_reg_0_15_30_31__0\ : label is 416;
  attribute RTL_RAM_NAME of \mem_reg_0_15_30_31__0\ : label is "inst/hl1/neuron_0_3/WBram/mem_reg_0_15_30_31";
  attribute RTL_RAM_TYPE of \mem_reg_0_15_30_31__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \mem_reg_0_15_30_31__0\ : label is 0;
  attribute ram_addr_end of \mem_reg_0_15_30_31__0\ : label is 12;
  attribute ram_offset of \mem_reg_0_15_30_31__0\ : label is 0;
  attribute ram_slice_begin of \mem_reg_0_15_30_31__0\ : label is 30;
  attribute ram_slice_end of \mem_reg_0_15_30_31__0\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_6_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_6_11 : label is 416;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_11 : label is "neuron_0_3/WBram/mem_reg_0_15_6_11";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_6_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_11 : label is 12;
  attribute ram_offset of mem_reg_0_15_6_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_11 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_11 : label is 11;
begin
mem_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      DIA(1 downto 0) => Q(1 downto 0),
      DIB(1 downto 0) => Q(3 downto 2),
      DIC(1 downto 0) => Q(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(1 downto 0),
      DOB(1 downto 0) => dout0(3 downto 2),
      DOC(1 downto 0) => dout0(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => \mul_reg__0\(0)
    );
mem_reg_0_15_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      DIA(1 downto 0) => Q(13 downto 12),
      DIB(1 downto 0) => Q(15 downto 14),
      DIC(1 downto 0) => Q(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(13 downto 12),
      DOB(1 downto 0) => dout0(15 downto 14),
      DOC(1) => B(0),
      DOC(0) => dout0(16),
      DOD(1 downto 0) => NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => \mul_reg__0\(0)
    );
mem_reg_0_15_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      DIA(1 downto 0) => Q(19 downto 18),
      DIB(1 downto 0) => Q(21 downto 20),
      DIC(1 downto 0) => Q(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => B(2 downto 1),
      DOB(1 downto 0) => B(4 downto 3),
      DOC(1 downto 0) => B(6 downto 5),
      DOD(1 downto 0) => NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => \mul_reg__0\(0)
    );
mem_reg_0_15_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      DIA(1 downto 0) => Q(25 downto 24),
      DIB(1 downto 0) => Q(27 downto 26),
      DIC(1 downto 0) => Q(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => B(8 downto 7),
      DOB(1 downto 0) => B(10 downto 9),
      DOC(1 downto 0) => B(12 downto 11),
      DOD(1 downto 0) => NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => \mul_reg__0\(0)
    );
mem_reg_0_15_30_31: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \mul_reg__0_0\(0),
      A1 => \mul_reg__0_0\(1),
      A2 => \mul_reg__0_0\(2),
      A3 => \mul_reg__0_0\(3),
      A4 => '0',
      D => Q(30),
      DPO => B(13),
      DPRA0 => \mul_reg__0_1\(0),
      DPRA1 => \mul_reg__0_1\(1),
      DPRA2 => \mul_reg__0_1\(2),
      DPRA3 => \mul_reg__0_1\(3),
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_15_30_31_SPO_UNCONNECTED,
      WCLK => S_AXI_ACLK,
      WE => \mul_reg__0\(0)
    );
\mem_reg_0_15_30_31__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \mul_reg__0_0\(0),
      A1 => \mul_reg__0_0\(1),
      A2 => \mul_reg__0_0\(2),
      A3 => \mul_reg__0_0\(3),
      A4 => '0',
      D => Q(31),
      DPO => B(14),
      DPRA0 => \mul_reg__0_1\(0),
      DPRA1 => \mul_reg__0_1\(1),
      DPRA2 => \mul_reg__0_1\(2),
      DPRA3 => \mul_reg__0_1\(3),
      DPRA4 => '0',
      SPO => \NLW_mem_reg_0_15_30_31__0_SPO_UNCONNECTED\,
      WCLK => S_AXI_ACLK,
      WE => \mul_reg__0\(0)
    );
mem_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \mul_reg__0_1\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \mul_reg__0_0\(3 downto 0),
      DIA(1 downto 0) => Q(7 downto 6),
      DIB(1 downto 0) => Q(9 downto 8),
      DIC(1 downto 0) => Q(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(7 downto 6),
      DOB(1 downto 0) => dout0(9 downto 8),
      DOC(1 downto 0) => dout0(11 downto 10),
      DOD(1 downto 0) => NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => \mul_reg__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized3\ is
  port (
    dout0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wen : in STD_LOGIC;
    \mul0__0\ : in STD_LOGIC;
    \mul0__0_0\ : in STD_LOGIC;
    raddr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized3\ : entity is "weight_bram";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized3\ is
  signal NLW_mem_reg_0_3_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_30_31_SPO_UNCONNECTED : STD_LOGIC;
  signal \NLW_mem_reg_0_3_30_31__0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal NLW_mem_reg_0_3_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_3_0_5 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_3_0_5 : label is "neuron_1_0/WBram/mem_reg_0_3_0_5";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_3_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_3_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_3_0_5 : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_3_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_3_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_3_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_12_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_12_17 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_12_17 : label is "neuron_1_0/WBram/mem_reg_0_3_12_17";
  attribute RTL_RAM_TYPE of mem_reg_0_3_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_12_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_12_17 : label is 3;
  attribute ram_offset of mem_reg_0_3_12_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_12_17 : label is 12;
  attribute ram_slice_end of mem_reg_0_3_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_18_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_18_23 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_18_23 : label is "neuron_1_0/WBram/mem_reg_0_3_18_23";
  attribute RTL_RAM_TYPE of mem_reg_0_3_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_18_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_18_23 : label is 3;
  attribute ram_offset of mem_reg_0_3_18_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_18_23 : label is 18;
  attribute ram_slice_end of mem_reg_0_3_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_24_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_24_29 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_24_29 : label is "neuron_1_0/WBram/mem_reg_0_3_24_29";
  attribute RTL_RAM_TYPE of mem_reg_0_3_24_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_24_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_24_29 : label is 3;
  attribute ram_offset of mem_reg_0_3_24_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_24_29 : label is 24;
  attribute ram_slice_end of mem_reg_0_3_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_30_31 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_30_31 : label is "inst/hl2/neuron_1_0/WBram/mem_reg_0_3_30_31";
  attribute RTL_RAM_TYPE of mem_reg_0_3_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_30_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_30_31 : label is 3;
  attribute ram_offset of mem_reg_0_3_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_0_3_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \mem_reg_0_3_30_31__0\ : label is "";
  attribute RTL_RAM_BITS of \mem_reg_0_3_30_31__0\ : label is 128;
  attribute RTL_RAM_NAME of \mem_reg_0_3_30_31__0\ : label is "inst/hl2/neuron_1_0/WBram/mem_reg_0_3_30_31";
  attribute RTL_RAM_TYPE of \mem_reg_0_3_30_31__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \mem_reg_0_3_30_31__0\ : label is 0;
  attribute ram_addr_end of \mem_reg_0_3_30_31__0\ : label is 3;
  attribute ram_offset of \mem_reg_0_3_30_31__0\ : label is 0;
  attribute ram_slice_begin of \mem_reg_0_3_30_31__0\ : label is 30;
  attribute ram_slice_end of \mem_reg_0_3_30_31__0\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_6_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_6_11 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_6_11 : label is "neuron_1_0/WBram/mem_reg_0_3_6_11";
  attribute RTL_RAM_TYPE of mem_reg_0_3_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_6_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_6_11 : label is 3;
  attribute ram_offset of mem_reg_0_3_6_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_6_11 : label is 6;
  attribute ram_slice_end of mem_reg_0_3_6_11 : label is 11;
begin
mem_reg_0_3_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(1 downto 0),
      DIB(1 downto 0) => Q(3 downto 2),
      DIC(1 downto 0) => Q(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(1 downto 0),
      DOB(1 downto 0) => dout0(3 downto 2),
      DOC(1 downto 0) => dout0(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_3_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen
    );
mem_reg_0_3_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(13 downto 12),
      DIB(1 downto 0) => Q(15 downto 14),
      DIC(1 downto 0) => Q(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(13 downto 12),
      DOB(1 downto 0) => dout0(15 downto 14),
      DOC(1 downto 0) => dout0(17 downto 16),
      DOD(1 downto 0) => NLW_mem_reg_0_3_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen
    );
mem_reg_0_3_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(19 downto 18),
      DIB(1 downto 0) => Q(21 downto 20),
      DIC(1 downto 0) => Q(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(19 downto 18),
      DOB(1 downto 0) => dout0(21 downto 20),
      DOC(1 downto 0) => dout0(23 downto 22),
      DOD(1 downto 0) => NLW_mem_reg_0_3_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen
    );
mem_reg_0_3_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(25 downto 24),
      DIB(1 downto 0) => Q(27 downto 26),
      DIC(1 downto 0) => Q(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(25 downto 24),
      DOB(1 downto 0) => dout0(27 downto 26),
      DOC(1 downto 0) => dout0(29 downto 28),
      DOD(1 downto 0) => NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen
    );
mem_reg_0_3_30_31: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \mul0__0\,
      A1 => \mul0__0_0\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => Q(30),
      DPO => dout0(30),
      DPRA0 => raddr(0),
      DPRA1 => raddr(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_30_31_SPO_UNCONNECTED,
      WCLK => S_AXI_ACLK,
      WE => wen
    );
\mem_reg_0_3_30_31__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \mul0__0\,
      A1 => \mul0__0_0\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => Q(31),
      DPO => dout0(31),
      DPRA0 => raddr(0),
      DPRA1 => raddr(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \NLW_mem_reg_0_3_30_31__0_SPO_UNCONNECTED\,
      WCLK => S_AXI_ACLK,
      WE => wen
    );
mem_reg_0_3_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(7 downto 6),
      DIB(1 downto 0) => Q(9 downto 8),
      DIC(1 downto 0) => Q(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(7 downto 6),
      DOB(1 downto 0) => dout0(9 downto 8),
      DOC(1 downto 0) => dout0(11 downto 10),
      DOD(1 downto 0) => NLW_mem_reg_0_3_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized4\ is
  port (
    B : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dout0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wen_0 : in STD_LOGIC;
    \mul0__0\ : in STD_LOGIC;
    \mul0__0_0\ : in STD_LOGIC;
    raddr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized4\ : entity is "weight_bram";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized4\ is
  signal NLW_mem_reg_0_3_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_30_31_SPO_UNCONNECTED : STD_LOGIC;
  signal \NLW_mem_reg_0_3_30_31__0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal NLW_mem_reg_0_3_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_3_0_5 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_3_0_5 : label is "neuron_1_1/WBram/mem_reg_0_3_0_5";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_3_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_3_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_3_0_5 : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_3_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_3_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_3_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_12_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_12_17 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_12_17 : label is "neuron_1_1/WBram/mem_reg_0_3_12_17";
  attribute RTL_RAM_TYPE of mem_reg_0_3_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_12_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_12_17 : label is 3;
  attribute ram_offset of mem_reg_0_3_12_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_12_17 : label is 12;
  attribute ram_slice_end of mem_reg_0_3_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_18_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_18_23 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_18_23 : label is "neuron_1_1/WBram/mem_reg_0_3_18_23";
  attribute RTL_RAM_TYPE of mem_reg_0_3_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_18_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_18_23 : label is 3;
  attribute ram_offset of mem_reg_0_3_18_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_18_23 : label is 18;
  attribute ram_slice_end of mem_reg_0_3_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_24_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_24_29 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_24_29 : label is "neuron_1_1/WBram/mem_reg_0_3_24_29";
  attribute RTL_RAM_TYPE of mem_reg_0_3_24_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_24_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_24_29 : label is 3;
  attribute ram_offset of mem_reg_0_3_24_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_24_29 : label is 24;
  attribute ram_slice_end of mem_reg_0_3_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_30_31 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_30_31 : label is "inst/hl2/neuron_1_1/WBram/mem_reg_0_3_30_31";
  attribute RTL_RAM_TYPE of mem_reg_0_3_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_30_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_30_31 : label is 3;
  attribute ram_offset of mem_reg_0_3_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_0_3_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \mem_reg_0_3_30_31__0\ : label is "";
  attribute RTL_RAM_BITS of \mem_reg_0_3_30_31__0\ : label is 128;
  attribute RTL_RAM_NAME of \mem_reg_0_3_30_31__0\ : label is "inst/hl2/neuron_1_1/WBram/mem_reg_0_3_30_31";
  attribute RTL_RAM_TYPE of \mem_reg_0_3_30_31__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \mem_reg_0_3_30_31__0\ : label is 0;
  attribute ram_addr_end of \mem_reg_0_3_30_31__0\ : label is 3;
  attribute ram_offset of \mem_reg_0_3_30_31__0\ : label is 0;
  attribute ram_slice_begin of \mem_reg_0_3_30_31__0\ : label is 30;
  attribute ram_slice_end of \mem_reg_0_3_30_31__0\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_6_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_6_11 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_6_11 : label is "neuron_1_1/WBram/mem_reg_0_3_6_11";
  attribute RTL_RAM_TYPE of mem_reg_0_3_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_6_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_6_11 : label is 3;
  attribute ram_offset of mem_reg_0_3_6_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_6_11 : label is 6;
  attribute ram_slice_end of mem_reg_0_3_6_11 : label is 11;
begin
mem_reg_0_3_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(1 downto 0),
      DIB(1 downto 0) => Q(3 downto 2),
      DIC(1 downto 0) => Q(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(1 downto 0),
      DOB(1 downto 0) => dout0(3 downto 2),
      DOC(1 downto 0) => dout0(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_3_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen_0
    );
mem_reg_0_3_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(13 downto 12),
      DIB(1 downto 0) => Q(15 downto 14),
      DIC(1 downto 0) => Q(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(13 downto 12),
      DOB(1 downto 0) => dout0(15 downto 14),
      DOC(1) => B(0),
      DOC(0) => dout0(16),
      DOD(1 downto 0) => NLW_mem_reg_0_3_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen_0
    );
mem_reg_0_3_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(19 downto 18),
      DIB(1 downto 0) => Q(21 downto 20),
      DIC(1 downto 0) => Q(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => B(2 downto 1),
      DOB(1 downto 0) => B(4 downto 3),
      DOC(1 downto 0) => B(6 downto 5),
      DOD(1 downto 0) => NLW_mem_reg_0_3_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen_0
    );
mem_reg_0_3_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(25 downto 24),
      DIB(1 downto 0) => Q(27 downto 26),
      DIC(1 downto 0) => Q(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => B(8 downto 7),
      DOB(1 downto 0) => B(10 downto 9),
      DOC(1 downto 0) => B(12 downto 11),
      DOD(1 downto 0) => NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen_0
    );
mem_reg_0_3_30_31: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \mul0__0\,
      A1 => \mul0__0_0\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => Q(30),
      DPO => B(13),
      DPRA0 => raddr(0),
      DPRA1 => raddr(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_30_31_SPO_UNCONNECTED,
      WCLK => S_AXI_ACLK,
      WE => wen_0
    );
\mem_reg_0_3_30_31__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \mul0__0\,
      A1 => \mul0__0_0\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => Q(31),
      DPO => B(14),
      DPRA0 => raddr(0),
      DPRA1 => raddr(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \NLW_mem_reg_0_3_30_31__0_SPO_UNCONNECTED\,
      WCLK => S_AXI_ACLK,
      WE => wen_0
    );
mem_reg_0_3_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(7 downto 6),
      DIB(1 downto 0) => Q(9 downto 8),
      DIC(1 downto 0) => Q(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(7 downto 6),
      DOB(1 downto 0) => dout0(9 downto 8),
      DOC(1 downto 0) => dout0(11 downto 10),
      DOD(1 downto 0) => NLW_mem_reg_0_3_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized5\ is
  port (
    B : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dout0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wen_1 : in STD_LOGIC;
    \mul0__0\ : in STD_LOGIC;
    \mul0__0_0\ : in STD_LOGIC;
    raddr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized5\ : entity is "weight_bram";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized5\ is
  signal NLW_mem_reg_0_3_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_30_31_SPO_UNCONNECTED : STD_LOGIC;
  signal \NLW_mem_reg_0_3_30_31__0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal NLW_mem_reg_0_3_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_3_0_5 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_3_0_5 : label is "neuron_1_2/WBram/mem_reg_0_3_0_5";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_3_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_3_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_3_0_5 : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_3_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_3_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_3_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_12_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_12_17 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_12_17 : label is "neuron_1_2/WBram/mem_reg_0_3_12_17";
  attribute RTL_RAM_TYPE of mem_reg_0_3_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_12_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_12_17 : label is 3;
  attribute ram_offset of mem_reg_0_3_12_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_12_17 : label is 12;
  attribute ram_slice_end of mem_reg_0_3_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_18_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_18_23 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_18_23 : label is "neuron_1_2/WBram/mem_reg_0_3_18_23";
  attribute RTL_RAM_TYPE of mem_reg_0_3_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_18_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_18_23 : label is 3;
  attribute ram_offset of mem_reg_0_3_18_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_18_23 : label is 18;
  attribute ram_slice_end of mem_reg_0_3_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_24_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_24_29 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_24_29 : label is "neuron_1_2/WBram/mem_reg_0_3_24_29";
  attribute RTL_RAM_TYPE of mem_reg_0_3_24_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_24_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_24_29 : label is 3;
  attribute ram_offset of mem_reg_0_3_24_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_24_29 : label is 24;
  attribute ram_slice_end of mem_reg_0_3_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_30_31 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_30_31 : label is "inst/hl2/neuron_1_2/WBram/mem_reg_0_3_30_31";
  attribute RTL_RAM_TYPE of mem_reg_0_3_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_30_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_30_31 : label is 3;
  attribute ram_offset of mem_reg_0_3_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_0_3_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \mem_reg_0_3_30_31__0\ : label is "";
  attribute RTL_RAM_BITS of \mem_reg_0_3_30_31__0\ : label is 128;
  attribute RTL_RAM_NAME of \mem_reg_0_3_30_31__0\ : label is "inst/hl2/neuron_1_2/WBram/mem_reg_0_3_30_31";
  attribute RTL_RAM_TYPE of \mem_reg_0_3_30_31__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \mem_reg_0_3_30_31__0\ : label is 0;
  attribute ram_addr_end of \mem_reg_0_3_30_31__0\ : label is 3;
  attribute ram_offset of \mem_reg_0_3_30_31__0\ : label is 0;
  attribute ram_slice_begin of \mem_reg_0_3_30_31__0\ : label is 30;
  attribute ram_slice_end of \mem_reg_0_3_30_31__0\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_6_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_6_11 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_6_11 : label is "neuron_1_2/WBram/mem_reg_0_3_6_11";
  attribute RTL_RAM_TYPE of mem_reg_0_3_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_6_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_6_11 : label is 3;
  attribute ram_offset of mem_reg_0_3_6_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_6_11 : label is 6;
  attribute ram_slice_end of mem_reg_0_3_6_11 : label is 11;
begin
mem_reg_0_3_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(1 downto 0),
      DIB(1 downto 0) => Q(3 downto 2),
      DIC(1 downto 0) => Q(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(1 downto 0),
      DOB(1 downto 0) => dout0(3 downto 2),
      DOC(1 downto 0) => dout0(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_3_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen_1
    );
mem_reg_0_3_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(13 downto 12),
      DIB(1 downto 0) => Q(15 downto 14),
      DIC(1 downto 0) => Q(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(13 downto 12),
      DOB(1 downto 0) => dout0(15 downto 14),
      DOC(1) => B(0),
      DOC(0) => dout0(16),
      DOD(1 downto 0) => NLW_mem_reg_0_3_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen_1
    );
mem_reg_0_3_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(19 downto 18),
      DIB(1 downto 0) => Q(21 downto 20),
      DIC(1 downto 0) => Q(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => B(2 downto 1),
      DOB(1 downto 0) => B(4 downto 3),
      DOC(1 downto 0) => B(6 downto 5),
      DOD(1 downto 0) => NLW_mem_reg_0_3_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen_1
    );
mem_reg_0_3_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(25 downto 24),
      DIB(1 downto 0) => Q(27 downto 26),
      DIC(1 downto 0) => Q(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => B(8 downto 7),
      DOB(1 downto 0) => B(10 downto 9),
      DOC(1 downto 0) => B(12 downto 11),
      DOD(1 downto 0) => NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen_1
    );
mem_reg_0_3_30_31: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \mul0__0\,
      A1 => \mul0__0_0\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => Q(30),
      DPO => B(13),
      DPRA0 => raddr(0),
      DPRA1 => raddr(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_30_31_SPO_UNCONNECTED,
      WCLK => S_AXI_ACLK,
      WE => wen_1
    );
\mem_reg_0_3_30_31__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \mul0__0\,
      A1 => \mul0__0_0\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => Q(31),
      DPO => B(14),
      DPRA0 => raddr(0),
      DPRA1 => raddr(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \NLW_mem_reg_0_3_30_31__0_SPO_UNCONNECTED\,
      WCLK => S_AXI_ACLK,
      WE => wen_1
    );
mem_reg_0_3_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(7 downto 6),
      DIB(1 downto 0) => Q(9 downto 8),
      DIC(1 downto 0) => Q(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(7 downto 6),
      DOB(1 downto 0) => dout0(9 downto 8),
      DOC(1 downto 0) => dout0(11 downto 10),
      DOD(1 downto 0) => NLW_mem_reg_0_3_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized6\ is
  port (
    B : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dout0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wen_2 : in STD_LOGIC;
    \mul0__0\ : in STD_LOGIC;
    \mul0__0_0\ : in STD_LOGIC;
    raddr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized6\ : entity is "weight_bram";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized6\ is
  signal NLW_mem_reg_0_3_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_30_31_SPO_UNCONNECTED : STD_LOGIC;
  signal \NLW_mem_reg_0_3_30_31__0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal NLW_mem_reg_0_3_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_3_0_5 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_3_0_5 : label is "neuron_1_3/WBram/mem_reg_0_3_0_5";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_3_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_3_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_3_0_5 : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_3_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_3_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_3_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_12_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_12_17 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_12_17 : label is "neuron_1_3/WBram/mem_reg_0_3_12_17";
  attribute RTL_RAM_TYPE of mem_reg_0_3_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_12_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_12_17 : label is 3;
  attribute ram_offset of mem_reg_0_3_12_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_12_17 : label is 12;
  attribute ram_slice_end of mem_reg_0_3_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_18_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_18_23 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_18_23 : label is "neuron_1_3/WBram/mem_reg_0_3_18_23";
  attribute RTL_RAM_TYPE of mem_reg_0_3_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_18_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_18_23 : label is 3;
  attribute ram_offset of mem_reg_0_3_18_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_18_23 : label is 18;
  attribute ram_slice_end of mem_reg_0_3_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_24_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_24_29 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_24_29 : label is "neuron_1_3/WBram/mem_reg_0_3_24_29";
  attribute RTL_RAM_TYPE of mem_reg_0_3_24_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_24_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_24_29 : label is 3;
  attribute ram_offset of mem_reg_0_3_24_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_24_29 : label is 24;
  attribute ram_slice_end of mem_reg_0_3_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_30_31 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_30_31 : label is "inst/hl2/neuron_1_3/WBram/mem_reg_0_3_30_31";
  attribute RTL_RAM_TYPE of mem_reg_0_3_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_30_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_30_31 : label is 3;
  attribute ram_offset of mem_reg_0_3_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_0_3_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \mem_reg_0_3_30_31__0\ : label is "";
  attribute RTL_RAM_BITS of \mem_reg_0_3_30_31__0\ : label is 128;
  attribute RTL_RAM_NAME of \mem_reg_0_3_30_31__0\ : label is "inst/hl2/neuron_1_3/WBram/mem_reg_0_3_30_31";
  attribute RTL_RAM_TYPE of \mem_reg_0_3_30_31__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \mem_reg_0_3_30_31__0\ : label is 0;
  attribute ram_addr_end of \mem_reg_0_3_30_31__0\ : label is 3;
  attribute ram_offset of \mem_reg_0_3_30_31__0\ : label is 0;
  attribute ram_slice_begin of \mem_reg_0_3_30_31__0\ : label is 30;
  attribute ram_slice_end of \mem_reg_0_3_30_31__0\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_6_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_6_11 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_6_11 : label is "neuron_1_3/WBram/mem_reg_0_3_6_11";
  attribute RTL_RAM_TYPE of mem_reg_0_3_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_6_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_6_11 : label is 3;
  attribute ram_offset of mem_reg_0_3_6_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_6_11 : label is 6;
  attribute ram_slice_end of mem_reg_0_3_6_11 : label is 11;
begin
mem_reg_0_3_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(1 downto 0),
      DIB(1 downto 0) => Q(3 downto 2),
      DIC(1 downto 0) => Q(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(1 downto 0),
      DOB(1 downto 0) => dout0(3 downto 2),
      DOC(1 downto 0) => dout0(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_3_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen_2
    );
mem_reg_0_3_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(13 downto 12),
      DIB(1 downto 0) => Q(15 downto 14),
      DIC(1 downto 0) => Q(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(13 downto 12),
      DOB(1 downto 0) => dout0(15 downto 14),
      DOC(1) => B(0),
      DOC(0) => dout0(16),
      DOD(1 downto 0) => NLW_mem_reg_0_3_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen_2
    );
mem_reg_0_3_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(19 downto 18),
      DIB(1 downto 0) => Q(21 downto 20),
      DIC(1 downto 0) => Q(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => B(2 downto 1),
      DOB(1 downto 0) => B(4 downto 3),
      DOC(1 downto 0) => B(6 downto 5),
      DOD(1 downto 0) => NLW_mem_reg_0_3_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen_2
    );
mem_reg_0_3_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(25 downto 24),
      DIB(1 downto 0) => Q(27 downto 26),
      DIC(1 downto 0) => Q(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => B(8 downto 7),
      DOB(1 downto 0) => B(10 downto 9),
      DOC(1 downto 0) => B(12 downto 11),
      DOD(1 downto 0) => NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen_2
    );
mem_reg_0_3_30_31: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \mul0__0\,
      A1 => \mul0__0_0\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => Q(30),
      DPO => B(13),
      DPRA0 => raddr(0),
      DPRA1 => raddr(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_30_31_SPO_UNCONNECTED,
      WCLK => S_AXI_ACLK,
      WE => wen_2
    );
\mem_reg_0_3_30_31__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \mul0__0\,
      A1 => \mul0__0_0\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => Q(31),
      DPO => B(14),
      DPRA0 => raddr(0),
      DPRA1 => raddr(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \NLW_mem_reg_0_3_30_31__0_SPO_UNCONNECTED\,
      WCLK => S_AXI_ACLK,
      WE => wen_2
    );
mem_reg_0_3_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(7 downto 6),
      DIB(1 downto 0) => Q(9 downto 8),
      DIC(1 downto 0) => Q(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(7 downto 6),
      DOB(1 downto 0) => dout0(9 downto 8),
      DOC(1 downto 0) => dout0(11 downto 10),
      DOD(1 downto 0) => NLW_mem_reg_0_3_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized7\ is
  port (
    dout0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wen : in STD_LOGIC;
    \mul0__0\ : in STD_LOGIC;
    \mul0__0_0\ : in STD_LOGIC;
    raddr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized7\ : entity is "weight_bram";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized7\ is
  signal NLW_mem_reg_0_3_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_30_31_SPO_UNCONNECTED : STD_LOGIC;
  signal \NLW_mem_reg_0_3_30_31__0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal NLW_mem_reg_0_3_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_3_0_5 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_3_0_5 : label is "neuron_2_0/WBram/mem_reg_0_3_0_5";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_3_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_3_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_3_0_5 : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_3_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_3_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_3_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_12_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_12_17 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_12_17 : label is "neuron_2_0/WBram/mem_reg_0_3_12_17";
  attribute RTL_RAM_TYPE of mem_reg_0_3_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_12_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_12_17 : label is 3;
  attribute ram_offset of mem_reg_0_3_12_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_12_17 : label is 12;
  attribute ram_slice_end of mem_reg_0_3_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_18_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_18_23 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_18_23 : label is "neuron_2_0/WBram/mem_reg_0_3_18_23";
  attribute RTL_RAM_TYPE of mem_reg_0_3_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_18_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_18_23 : label is 3;
  attribute ram_offset of mem_reg_0_3_18_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_18_23 : label is 18;
  attribute ram_slice_end of mem_reg_0_3_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_24_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_24_29 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_24_29 : label is "neuron_2_0/WBram/mem_reg_0_3_24_29";
  attribute RTL_RAM_TYPE of mem_reg_0_3_24_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_24_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_24_29 : label is 3;
  attribute ram_offset of mem_reg_0_3_24_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_24_29 : label is 24;
  attribute ram_slice_end of mem_reg_0_3_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_30_31 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_30_31 : label is "inst/ol1/neuron_2_0/WBram/mem_reg_0_3_30_31";
  attribute RTL_RAM_TYPE of mem_reg_0_3_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_30_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_30_31 : label is 3;
  attribute ram_offset of mem_reg_0_3_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_0_3_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \mem_reg_0_3_30_31__0\ : label is "";
  attribute RTL_RAM_BITS of \mem_reg_0_3_30_31__0\ : label is 128;
  attribute RTL_RAM_NAME of \mem_reg_0_3_30_31__0\ : label is "inst/ol1/neuron_2_0/WBram/mem_reg_0_3_30_31";
  attribute RTL_RAM_TYPE of \mem_reg_0_3_30_31__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \mem_reg_0_3_30_31__0\ : label is 0;
  attribute ram_addr_end of \mem_reg_0_3_30_31__0\ : label is 3;
  attribute ram_offset of \mem_reg_0_3_30_31__0\ : label is 0;
  attribute ram_slice_begin of \mem_reg_0_3_30_31__0\ : label is 30;
  attribute ram_slice_end of \mem_reg_0_3_30_31__0\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_6_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_6_11 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_6_11 : label is "neuron_2_0/WBram/mem_reg_0_3_6_11";
  attribute RTL_RAM_TYPE of mem_reg_0_3_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_6_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_6_11 : label is 3;
  attribute ram_offset of mem_reg_0_3_6_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_6_11 : label is 6;
  attribute ram_slice_end of mem_reg_0_3_6_11 : label is 11;
begin
mem_reg_0_3_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(1 downto 0),
      DIB(1 downto 0) => Q(3 downto 2),
      DIC(1 downto 0) => Q(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(1 downto 0),
      DOB(1 downto 0) => dout0(3 downto 2),
      DOC(1 downto 0) => dout0(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_3_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen
    );
mem_reg_0_3_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(13 downto 12),
      DIB(1 downto 0) => Q(15 downto 14),
      DIC(1 downto 0) => Q(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(13 downto 12),
      DOB(1 downto 0) => dout0(15 downto 14),
      DOC(1 downto 0) => dout0(17 downto 16),
      DOD(1 downto 0) => NLW_mem_reg_0_3_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen
    );
mem_reg_0_3_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(19 downto 18),
      DIB(1 downto 0) => Q(21 downto 20),
      DIC(1 downto 0) => Q(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(19 downto 18),
      DOB(1 downto 0) => dout0(21 downto 20),
      DOC(1 downto 0) => dout0(23 downto 22),
      DOD(1 downto 0) => NLW_mem_reg_0_3_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen
    );
mem_reg_0_3_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(25 downto 24),
      DIB(1 downto 0) => Q(27 downto 26),
      DIC(1 downto 0) => Q(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(25 downto 24),
      DOB(1 downto 0) => dout0(27 downto 26),
      DOC(1 downto 0) => dout0(29 downto 28),
      DOD(1 downto 0) => NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen
    );
mem_reg_0_3_30_31: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \mul0__0\,
      A1 => \mul0__0_0\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => Q(30),
      DPO => dout0(30),
      DPRA0 => raddr(0),
      DPRA1 => raddr(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_30_31_SPO_UNCONNECTED,
      WCLK => S_AXI_ACLK,
      WE => wen
    );
\mem_reg_0_3_30_31__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \mul0__0\,
      A1 => \mul0__0_0\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => Q(31),
      DPO => dout0(31),
      DPRA0 => raddr(0),
      DPRA1 => raddr(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \NLW_mem_reg_0_3_30_31__0_SPO_UNCONNECTED\,
      WCLK => S_AXI_ACLK,
      WE => wen
    );
mem_reg_0_3_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(7 downto 6),
      DIB(1 downto 0) => Q(9 downto 8),
      DIC(1 downto 0) => Q(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(7 downto 6),
      DOB(1 downto 0) => dout0(9 downto 8),
      DOC(1 downto 0) => dout0(11 downto 10),
      DOD(1 downto 0) => NLW_mem_reg_0_3_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized8\ is
  port (
    B : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dout0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wen_0 : in STD_LOGIC;
    \mul0__0\ : in STD_LOGIC;
    \mul0__0_0\ : in STD_LOGIC;
    raddr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized8\ : entity is "weight_bram";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized8\ is
  signal NLW_mem_reg_0_3_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_30_31_SPO_UNCONNECTED : STD_LOGIC;
  signal \NLW_mem_reg_0_3_30_31__0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal NLW_mem_reg_0_3_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_3_0_5 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_3_0_5 : label is "neuron_2_1/WBram/mem_reg_0_3_0_5";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_3_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_3_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_3_0_5 : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_3_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_3_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_3_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_12_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_12_17 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_12_17 : label is "neuron_2_1/WBram/mem_reg_0_3_12_17";
  attribute RTL_RAM_TYPE of mem_reg_0_3_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_12_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_12_17 : label is 3;
  attribute ram_offset of mem_reg_0_3_12_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_12_17 : label is 12;
  attribute ram_slice_end of mem_reg_0_3_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_18_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_18_23 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_18_23 : label is "neuron_2_1/WBram/mem_reg_0_3_18_23";
  attribute RTL_RAM_TYPE of mem_reg_0_3_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_18_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_18_23 : label is 3;
  attribute ram_offset of mem_reg_0_3_18_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_18_23 : label is 18;
  attribute ram_slice_end of mem_reg_0_3_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_24_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_24_29 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_24_29 : label is "neuron_2_1/WBram/mem_reg_0_3_24_29";
  attribute RTL_RAM_TYPE of mem_reg_0_3_24_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_24_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_24_29 : label is 3;
  attribute ram_offset of mem_reg_0_3_24_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_24_29 : label is 24;
  attribute ram_slice_end of mem_reg_0_3_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_30_31 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_30_31 : label is "inst/ol1/neuron_2_1/WBram/mem_reg_0_3_30_31";
  attribute RTL_RAM_TYPE of mem_reg_0_3_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_30_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_30_31 : label is 3;
  attribute ram_offset of mem_reg_0_3_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_0_3_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \mem_reg_0_3_30_31__0\ : label is "";
  attribute RTL_RAM_BITS of \mem_reg_0_3_30_31__0\ : label is 128;
  attribute RTL_RAM_NAME of \mem_reg_0_3_30_31__0\ : label is "inst/ol1/neuron_2_1/WBram/mem_reg_0_3_30_31";
  attribute RTL_RAM_TYPE of \mem_reg_0_3_30_31__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \mem_reg_0_3_30_31__0\ : label is 0;
  attribute ram_addr_end of \mem_reg_0_3_30_31__0\ : label is 3;
  attribute ram_offset of \mem_reg_0_3_30_31__0\ : label is 0;
  attribute ram_slice_begin of \mem_reg_0_3_30_31__0\ : label is 30;
  attribute ram_slice_end of \mem_reg_0_3_30_31__0\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_3_6_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_3_6_11 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_6_11 : label is "neuron_2_1/WBram/mem_reg_0_3_6_11";
  attribute RTL_RAM_TYPE of mem_reg_0_3_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_3_6_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_6_11 : label is 3;
  attribute ram_offset of mem_reg_0_3_6_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_6_11 : label is 6;
  attribute ram_slice_end of mem_reg_0_3_6_11 : label is 11;
begin
mem_reg_0_3_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(1 downto 0),
      DIB(1 downto 0) => Q(3 downto 2),
      DIC(1 downto 0) => Q(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(1 downto 0),
      DOB(1 downto 0) => dout0(3 downto 2),
      DOC(1 downto 0) => dout0(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_3_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen_0
    );
mem_reg_0_3_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(13 downto 12),
      DIB(1 downto 0) => Q(15 downto 14),
      DIC(1 downto 0) => Q(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(13 downto 12),
      DOB(1 downto 0) => dout0(15 downto 14),
      DOC(1) => B(0),
      DOC(0) => dout0(16),
      DOD(1 downto 0) => NLW_mem_reg_0_3_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen_0
    );
mem_reg_0_3_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(19 downto 18),
      DIB(1 downto 0) => Q(21 downto 20),
      DIC(1 downto 0) => Q(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => B(2 downto 1),
      DOB(1 downto 0) => B(4 downto 3),
      DOC(1 downto 0) => B(6 downto 5),
      DOD(1 downto 0) => NLW_mem_reg_0_3_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen_0
    );
mem_reg_0_3_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(25 downto 24),
      DIB(1 downto 0) => Q(27 downto 26),
      DIC(1 downto 0) => Q(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => B(8 downto 7),
      DOB(1 downto 0) => B(10 downto 9),
      DOC(1 downto 0) => B(12 downto 11),
      DOD(1 downto 0) => NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen_0
    );
mem_reg_0_3_30_31: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \mul0__0\,
      A1 => \mul0__0_0\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => Q(30),
      DPO => B(13),
      DPRA0 => raddr(0),
      DPRA1 => raddr(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_30_31_SPO_UNCONNECTED,
      WCLK => S_AXI_ACLK,
      WE => wen_0
    );
\mem_reg_0_3_30_31__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \mul0__0\,
      A1 => \mul0__0_0\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => Q(31),
      DPO => B(14),
      DPRA0 => raddr(0),
      DPRA1 => raddr(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \NLW_mem_reg_0_3_30_31__0_SPO_UNCONNECTED\,
      WCLK => S_AXI_ACLK,
      WE => wen_0
    );
mem_reg_0_3_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1) => \mul0__0_0\,
      ADDRD(0) => \mul0__0\,
      DIA(1 downto 0) => Q(7 downto 6),
      DIB(1 downto 0) => Q(9 downto 8),
      DIC(1 downto 0) => Q(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(7 downto 6),
      DOB(1 downto 0) => dout0(9 downto 8),
      DOC(1 downto 0) => dout0(11 downto 10),
      DOD(1 downto 0) => NLW_mem_reg_0_3_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => S_AXI_ACLK,
      WE => wen_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron is
  port (
    mult_valid : out STD_LOGIC;
    muxValid_f : out STD_LOGIC;
    outvalid_reg_0 : out STD_LOGIC;
    RSTP : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    outvalid_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    mult_valid_reg_0 : out STD_LOGIC;
    mult_valid_reg_1 : out STD_LOGIC;
    mult_valid_reg_2 : out STD_LOGIC;
    outvalid_reg_2 : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXIS_TVALID : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ARESETN : in STD_LOGIC;
    outLayer1Data : in STD_LOGIC;
    \sum_reg[62]_0\ : in STD_LOGIC;
    \sum_reg[62]_1\ : in STD_LOGIC;
    \sum_reg[62]_2\ : in STD_LOGIC;
    FSM_sequential_state1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[63]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rst : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron is
  signal \^rstp\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_7\ : STD_LOGIC;
  signal accumulateSum_carry_i_1_n_0 : STD_LOGIC;
  signal accumulateSum_carry_i_2_n_0 : STD_LOGIC;
  signal accumulateSum_carry_i_3_n_0 : STD_LOGIC;
  signal accumulateSum_carry_i_4_n_0 : STD_LOGIC;
  signal accumulateSum_carry_n_0 : STD_LOGIC;
  signal accumulateSum_carry_n_1 : STD_LOGIC;
  signal accumulateSum_carry_n_2 : STD_LOGIC;
  signal accumulateSum_carry_n_3 : STD_LOGIC;
  signal accumulateSum_carry_n_4 : STD_LOGIC;
  signal accumulateSum_carry_n_5 : STD_LOGIC;
  signal accumulateSum_carry_n_6 : STD_LOGIC;
  signal accumulateSum_carry_n_7 : STD_LOGIC;
  signal \biasSum_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_n_1\ : STD_LOGIC;
  signal \biasSum_carry__0_n_2\ : STD_LOGIC;
  signal \biasSum_carry__0_n_3\ : STD_LOGIC;
  signal \biasSum_carry__0_n_4\ : STD_LOGIC;
  signal \biasSum_carry__0_n_5\ : STD_LOGIC;
  signal \biasSum_carry__0_n_6\ : STD_LOGIC;
  signal \biasSum_carry__0_n_7\ : STD_LOGIC;
  signal \biasSum_carry__10_i_1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_n_1\ : STD_LOGIC;
  signal \biasSum_carry__10_n_2\ : STD_LOGIC;
  signal \biasSum_carry__10_n_3\ : STD_LOGIC;
  signal \biasSum_carry__10_n_4\ : STD_LOGIC;
  signal \biasSum_carry__10_n_5\ : STD_LOGIC;
  signal \biasSum_carry__10_n_6\ : STD_LOGIC;
  signal \biasSum_carry__10_n_7\ : STD_LOGIC;
  signal \biasSum_carry__11_i_1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_n_1\ : STD_LOGIC;
  signal \biasSum_carry__11_n_2\ : STD_LOGIC;
  signal \biasSum_carry__11_n_3\ : STD_LOGIC;
  signal \biasSum_carry__11_n_4\ : STD_LOGIC;
  signal \biasSum_carry__11_n_5\ : STD_LOGIC;
  signal \biasSum_carry__11_n_6\ : STD_LOGIC;
  signal \biasSum_carry__11_n_7\ : STD_LOGIC;
  signal \biasSum_carry__12_i_1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_n_1\ : STD_LOGIC;
  signal \biasSum_carry__12_n_2\ : STD_LOGIC;
  signal \biasSum_carry__12_n_3\ : STD_LOGIC;
  signal \biasSum_carry__12_n_4\ : STD_LOGIC;
  signal \biasSum_carry__12_n_5\ : STD_LOGIC;
  signal \biasSum_carry__12_n_6\ : STD_LOGIC;
  signal \biasSum_carry__12_n_7\ : STD_LOGIC;
  signal \biasSum_carry__13_i_1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_n_1\ : STD_LOGIC;
  signal \biasSum_carry__13_n_2\ : STD_LOGIC;
  signal \biasSum_carry__13_n_3\ : STD_LOGIC;
  signal \biasSum_carry__13_n_4\ : STD_LOGIC;
  signal \biasSum_carry__13_n_5\ : STD_LOGIC;
  signal \biasSum_carry__13_n_6\ : STD_LOGIC;
  signal \biasSum_carry__13_n_7\ : STD_LOGIC;
  signal \biasSum_carry__14_i_1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_n_1\ : STD_LOGIC;
  signal \biasSum_carry__14_n_2\ : STD_LOGIC;
  signal \biasSum_carry__14_n_3\ : STD_LOGIC;
  signal \biasSum_carry__14_n_5\ : STD_LOGIC;
  signal \biasSum_carry__14_n_6\ : STD_LOGIC;
  signal \biasSum_carry__14_n_7\ : STD_LOGIC;
  signal \biasSum_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_n_1\ : STD_LOGIC;
  signal \biasSum_carry__1_n_2\ : STD_LOGIC;
  signal \biasSum_carry__1_n_3\ : STD_LOGIC;
  signal \biasSum_carry__1_n_4\ : STD_LOGIC;
  signal \biasSum_carry__1_n_5\ : STD_LOGIC;
  signal \biasSum_carry__1_n_6\ : STD_LOGIC;
  signal \biasSum_carry__1_n_7\ : STD_LOGIC;
  signal \biasSum_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_n_1\ : STD_LOGIC;
  signal \biasSum_carry__2_n_2\ : STD_LOGIC;
  signal \biasSum_carry__2_n_3\ : STD_LOGIC;
  signal \biasSum_carry__2_n_4\ : STD_LOGIC;
  signal \biasSum_carry__2_n_5\ : STD_LOGIC;
  signal \biasSum_carry__2_n_6\ : STD_LOGIC;
  signal \biasSum_carry__2_n_7\ : STD_LOGIC;
  signal \biasSum_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_n_1\ : STD_LOGIC;
  signal \biasSum_carry__3_n_2\ : STD_LOGIC;
  signal \biasSum_carry__3_n_3\ : STD_LOGIC;
  signal \biasSum_carry__3_n_4\ : STD_LOGIC;
  signal \biasSum_carry__3_n_5\ : STD_LOGIC;
  signal \biasSum_carry__3_n_6\ : STD_LOGIC;
  signal \biasSum_carry__3_n_7\ : STD_LOGIC;
  signal \biasSum_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_n_1\ : STD_LOGIC;
  signal \biasSum_carry__4_n_2\ : STD_LOGIC;
  signal \biasSum_carry__4_n_3\ : STD_LOGIC;
  signal \biasSum_carry__4_n_4\ : STD_LOGIC;
  signal \biasSum_carry__4_n_5\ : STD_LOGIC;
  signal \biasSum_carry__4_n_6\ : STD_LOGIC;
  signal \biasSum_carry__4_n_7\ : STD_LOGIC;
  signal \biasSum_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_n_1\ : STD_LOGIC;
  signal \biasSum_carry__5_n_2\ : STD_LOGIC;
  signal \biasSum_carry__5_n_3\ : STD_LOGIC;
  signal \biasSum_carry__5_n_4\ : STD_LOGIC;
  signal \biasSum_carry__5_n_5\ : STD_LOGIC;
  signal \biasSum_carry__5_n_6\ : STD_LOGIC;
  signal \biasSum_carry__5_n_7\ : STD_LOGIC;
  signal \biasSum_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_n_1\ : STD_LOGIC;
  signal \biasSum_carry__6_n_2\ : STD_LOGIC;
  signal \biasSum_carry__6_n_3\ : STD_LOGIC;
  signal \biasSum_carry__6_n_4\ : STD_LOGIC;
  signal \biasSum_carry__6_n_5\ : STD_LOGIC;
  signal \biasSum_carry__6_n_6\ : STD_LOGIC;
  signal \biasSum_carry__6_n_7\ : STD_LOGIC;
  signal \biasSum_carry__7_i_1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_n_1\ : STD_LOGIC;
  signal \biasSum_carry__7_n_2\ : STD_LOGIC;
  signal \biasSum_carry__7_n_3\ : STD_LOGIC;
  signal \biasSum_carry__7_n_4\ : STD_LOGIC;
  signal \biasSum_carry__7_n_5\ : STD_LOGIC;
  signal \biasSum_carry__7_n_6\ : STD_LOGIC;
  signal \biasSum_carry__7_n_7\ : STD_LOGIC;
  signal \biasSum_carry__8_i_1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_n_1\ : STD_LOGIC;
  signal \biasSum_carry__8_n_2\ : STD_LOGIC;
  signal \biasSum_carry__8_n_3\ : STD_LOGIC;
  signal \biasSum_carry__8_n_4\ : STD_LOGIC;
  signal \biasSum_carry__8_n_5\ : STD_LOGIC;
  signal \biasSum_carry__8_n_6\ : STD_LOGIC;
  signal \biasSum_carry__8_n_7\ : STD_LOGIC;
  signal \biasSum_carry__9_i_1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_n_1\ : STD_LOGIC;
  signal \biasSum_carry__9_n_2\ : STD_LOGIC;
  signal \biasSum_carry__9_n_3\ : STD_LOGIC;
  signal \biasSum_carry__9_n_4\ : STD_LOGIC;
  signal \biasSum_carry__9_n_5\ : STD_LOGIC;
  signal \biasSum_carry__9_n_6\ : STD_LOGIC;
  signal \biasSum_carry__9_n_7\ : STD_LOGIC;
  signal biasSum_carry_i_1_n_0 : STD_LOGIC;
  signal biasSum_carry_i_2_n_0 : STD_LOGIC;
  signal biasSum_carry_i_3_n_0 : STD_LOGIC;
  signal biasSum_carry_i_4_n_0 : STD_LOGIC;
  signal biasSum_carry_n_0 : STD_LOGIC;
  signal biasSum_carry_n_1 : STD_LOGIC;
  signal biasSum_carry_n_2 : STD_LOGIC;
  signal biasSum_carry_n_3 : STD_LOGIC;
  signal biasSum_carry_n_4 : STD_LOGIC;
  signal biasSum_carry_n_5 : STD_LOGIC;
  signal biasSum_carry_n_6 : STD_LOGIC;
  signal biasSum_carry_n_7 : STD_LOGIC;
  signal \bias_reg_n_0_[16]\ : STD_LOGIC;
  signal \bias_reg_n_0_[17]\ : STD_LOGIC;
  signal \bias_reg_n_0_[18]\ : STD_LOGIC;
  signal \bias_reg_n_0_[19]\ : STD_LOGIC;
  signal \bias_reg_n_0_[20]\ : STD_LOGIC;
  signal \bias_reg_n_0_[21]\ : STD_LOGIC;
  signal \bias_reg_n_0_[22]\ : STD_LOGIC;
  signal \bias_reg_n_0_[23]\ : STD_LOGIC;
  signal \bias_reg_n_0_[24]\ : STD_LOGIC;
  signal \bias_reg_n_0_[25]\ : STD_LOGIC;
  signal \bias_reg_n_0_[26]\ : STD_LOGIC;
  signal \bias_reg_n_0_[27]\ : STD_LOGIC;
  signal \bias_reg_n_0_[28]\ : STD_LOGIC;
  signal \bias_reg_n_0_[29]\ : STD_LOGIC;
  signal \bias_reg_n_0_[30]\ : STD_LOGIC;
  signal \bias_reg_n_0_[31]\ : STD_LOGIC;
  signal \bias_reg_n_0_[32]\ : STD_LOGIC;
  signal \bias_reg_n_0_[33]\ : STD_LOGIC;
  signal \bias_reg_n_0_[34]\ : STD_LOGIC;
  signal \bias_reg_n_0_[35]\ : STD_LOGIC;
  signal \bias_reg_n_0_[36]\ : STD_LOGIC;
  signal \bias_reg_n_0_[37]\ : STD_LOGIC;
  signal \bias_reg_n_0_[38]\ : STD_LOGIC;
  signal \bias_reg_n_0_[39]\ : STD_LOGIC;
  signal \bias_reg_n_0_[40]\ : STD_LOGIC;
  signal \bias_reg_n_0_[41]\ : STD_LOGIC;
  signal \bias_reg_n_0_[42]\ : STD_LOGIC;
  signal \bias_reg_n_0_[43]\ : STD_LOGIC;
  signal \bias_reg_n_0_[44]\ : STD_LOGIC;
  signal \bias_reg_n_0_[45]\ : STD_LOGIC;
  signal \bias_reg_n_0_[46]\ : STD_LOGIC;
  signal dout0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mul0__0_n_100\ : STD_LOGIC;
  signal \mul0__0_n_101\ : STD_LOGIC;
  signal \mul0__0_n_102\ : STD_LOGIC;
  signal \mul0__0_n_103\ : STD_LOGIC;
  signal \mul0__0_n_104\ : STD_LOGIC;
  signal \mul0__0_n_105\ : STD_LOGIC;
  signal \mul0__0_n_106\ : STD_LOGIC;
  signal \mul0__0_n_107\ : STD_LOGIC;
  signal \mul0__0_n_108\ : STD_LOGIC;
  signal \mul0__0_n_109\ : STD_LOGIC;
  signal \mul0__0_n_110\ : STD_LOGIC;
  signal \mul0__0_n_111\ : STD_LOGIC;
  signal \mul0__0_n_112\ : STD_LOGIC;
  signal \mul0__0_n_113\ : STD_LOGIC;
  signal \mul0__0_n_114\ : STD_LOGIC;
  signal \mul0__0_n_115\ : STD_LOGIC;
  signal \mul0__0_n_116\ : STD_LOGIC;
  signal \mul0__0_n_117\ : STD_LOGIC;
  signal \mul0__0_n_118\ : STD_LOGIC;
  signal \mul0__0_n_119\ : STD_LOGIC;
  signal \mul0__0_n_120\ : STD_LOGIC;
  signal \mul0__0_n_121\ : STD_LOGIC;
  signal \mul0__0_n_122\ : STD_LOGIC;
  signal \mul0__0_n_123\ : STD_LOGIC;
  signal \mul0__0_n_124\ : STD_LOGIC;
  signal \mul0__0_n_125\ : STD_LOGIC;
  signal \mul0__0_n_126\ : STD_LOGIC;
  signal \mul0__0_n_127\ : STD_LOGIC;
  signal \mul0__0_n_128\ : STD_LOGIC;
  signal \mul0__0_n_129\ : STD_LOGIC;
  signal \mul0__0_n_130\ : STD_LOGIC;
  signal \mul0__0_n_131\ : STD_LOGIC;
  signal \mul0__0_n_132\ : STD_LOGIC;
  signal \mul0__0_n_133\ : STD_LOGIC;
  signal \mul0__0_n_134\ : STD_LOGIC;
  signal \mul0__0_n_135\ : STD_LOGIC;
  signal \mul0__0_n_136\ : STD_LOGIC;
  signal \mul0__0_n_137\ : STD_LOGIC;
  signal \mul0__0_n_138\ : STD_LOGIC;
  signal \mul0__0_n_139\ : STD_LOGIC;
  signal \mul0__0_n_140\ : STD_LOGIC;
  signal \mul0__0_n_141\ : STD_LOGIC;
  signal \mul0__0_n_142\ : STD_LOGIC;
  signal \mul0__0_n_143\ : STD_LOGIC;
  signal \mul0__0_n_144\ : STD_LOGIC;
  signal \mul0__0_n_145\ : STD_LOGIC;
  signal \mul0__0_n_146\ : STD_LOGIC;
  signal \mul0__0_n_147\ : STD_LOGIC;
  signal \mul0__0_n_148\ : STD_LOGIC;
  signal \mul0__0_n_149\ : STD_LOGIC;
  signal \mul0__0_n_150\ : STD_LOGIC;
  signal \mul0__0_n_151\ : STD_LOGIC;
  signal \mul0__0_n_152\ : STD_LOGIC;
  signal \mul0__0_n_153\ : STD_LOGIC;
  signal \mul0__0_n_58\ : STD_LOGIC;
  signal \mul0__0_n_59\ : STD_LOGIC;
  signal \mul0__0_n_60\ : STD_LOGIC;
  signal \mul0__0_n_61\ : STD_LOGIC;
  signal \mul0__0_n_62\ : STD_LOGIC;
  signal \mul0__0_n_63\ : STD_LOGIC;
  signal \mul0__0_n_64\ : STD_LOGIC;
  signal \mul0__0_n_65\ : STD_LOGIC;
  signal \mul0__0_n_66\ : STD_LOGIC;
  signal \mul0__0_n_67\ : STD_LOGIC;
  signal \mul0__0_n_68\ : STD_LOGIC;
  signal \mul0__0_n_69\ : STD_LOGIC;
  signal \mul0__0_n_70\ : STD_LOGIC;
  signal \mul0__0_n_71\ : STD_LOGIC;
  signal \mul0__0_n_72\ : STD_LOGIC;
  signal \mul0__0_n_73\ : STD_LOGIC;
  signal \mul0__0_n_74\ : STD_LOGIC;
  signal \mul0__0_n_75\ : STD_LOGIC;
  signal \mul0__0_n_76\ : STD_LOGIC;
  signal \mul0__0_n_77\ : STD_LOGIC;
  signal \mul0__0_n_78\ : STD_LOGIC;
  signal \mul0__0_n_79\ : STD_LOGIC;
  signal \mul0__0_n_80\ : STD_LOGIC;
  signal \mul0__0_n_81\ : STD_LOGIC;
  signal \mul0__0_n_82\ : STD_LOGIC;
  signal \mul0__0_n_83\ : STD_LOGIC;
  signal \mul0__0_n_84\ : STD_LOGIC;
  signal \mul0__0_n_85\ : STD_LOGIC;
  signal \mul0__0_n_86\ : STD_LOGIC;
  signal \mul0__0_n_87\ : STD_LOGIC;
  signal \mul0__0_n_88\ : STD_LOGIC;
  signal \mul0__0_n_89\ : STD_LOGIC;
  signal \mul0__0_n_90\ : STD_LOGIC;
  signal \mul0__0_n_91\ : STD_LOGIC;
  signal \mul0__0_n_92\ : STD_LOGIC;
  signal \mul0__0_n_93\ : STD_LOGIC;
  signal \mul0__0_n_94\ : STD_LOGIC;
  signal \mul0__0_n_95\ : STD_LOGIC;
  signal \mul0__0_n_96\ : STD_LOGIC;
  signal \mul0__0_n_97\ : STD_LOGIC;
  signal \mul0__0_n_98\ : STD_LOGIC;
  signal \mul0__0_n_99\ : STD_LOGIC;
  signal \mul0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_n_1\ : STD_LOGIC;
  signal \mul0_carry__0_n_2\ : STD_LOGIC;
  signal \mul0_carry__0_n_3\ : STD_LOGIC;
  signal \mul0_carry__10_i_1_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_2_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_3_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_4_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_n_1\ : STD_LOGIC;
  signal \mul0_carry__10_n_2\ : STD_LOGIC;
  signal \mul0_carry__10_n_3\ : STD_LOGIC;
  signal \mul0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_n_1\ : STD_LOGIC;
  signal \mul0_carry__1_n_2\ : STD_LOGIC;
  signal \mul0_carry__1_n_3\ : STD_LOGIC;
  signal \mul0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_n_1\ : STD_LOGIC;
  signal \mul0_carry__2_n_2\ : STD_LOGIC;
  signal \mul0_carry__2_n_3\ : STD_LOGIC;
  signal \mul0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_n_1\ : STD_LOGIC;
  signal \mul0_carry__3_n_2\ : STD_LOGIC;
  signal \mul0_carry__3_n_3\ : STD_LOGIC;
  signal \mul0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_n_1\ : STD_LOGIC;
  signal \mul0_carry__4_n_2\ : STD_LOGIC;
  signal \mul0_carry__4_n_3\ : STD_LOGIC;
  signal \mul0_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_n_1\ : STD_LOGIC;
  signal \mul0_carry__5_n_2\ : STD_LOGIC;
  signal \mul0_carry__5_n_3\ : STD_LOGIC;
  signal \mul0_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_n_1\ : STD_LOGIC;
  signal \mul0_carry__6_n_2\ : STD_LOGIC;
  signal \mul0_carry__6_n_3\ : STD_LOGIC;
  signal \mul0_carry__7_i_1_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_2_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_3_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_4_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_n_1\ : STD_LOGIC;
  signal \mul0_carry__7_n_2\ : STD_LOGIC;
  signal \mul0_carry__7_n_3\ : STD_LOGIC;
  signal \mul0_carry__8_i_1_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_2_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_3_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_4_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_n_1\ : STD_LOGIC;
  signal \mul0_carry__8_n_2\ : STD_LOGIC;
  signal \mul0_carry__8_n_3\ : STD_LOGIC;
  signal \mul0_carry__9_i_1_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_2_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_3_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_4_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_n_1\ : STD_LOGIC;
  signal \mul0_carry__9_n_2\ : STD_LOGIC;
  signal \mul0_carry__9_n_3\ : STD_LOGIC;
  signal mul0_carry_i_1_n_0 : STD_LOGIC;
  signal mul0_carry_i_2_n_0 : STD_LOGIC;
  signal mul0_carry_i_3_n_0 : STD_LOGIC;
  signal mul0_carry_n_0 : STD_LOGIC;
  signal mul0_carry_n_1 : STD_LOGIC;
  signal mul0_carry_n_2 : STD_LOGIC;
  signal mul0_carry_n_3 : STD_LOGIC;
  signal mul0_n_100 : STD_LOGIC;
  signal mul0_n_101 : STD_LOGIC;
  signal mul0_n_102 : STD_LOGIC;
  signal mul0_n_103 : STD_LOGIC;
  signal mul0_n_104 : STD_LOGIC;
  signal mul0_n_105 : STD_LOGIC;
  signal mul0_n_106 : STD_LOGIC;
  signal mul0_n_107 : STD_LOGIC;
  signal mul0_n_108 : STD_LOGIC;
  signal mul0_n_109 : STD_LOGIC;
  signal mul0_n_110 : STD_LOGIC;
  signal mul0_n_111 : STD_LOGIC;
  signal mul0_n_112 : STD_LOGIC;
  signal mul0_n_113 : STD_LOGIC;
  signal mul0_n_114 : STD_LOGIC;
  signal mul0_n_115 : STD_LOGIC;
  signal mul0_n_116 : STD_LOGIC;
  signal mul0_n_117 : STD_LOGIC;
  signal mul0_n_118 : STD_LOGIC;
  signal mul0_n_119 : STD_LOGIC;
  signal mul0_n_120 : STD_LOGIC;
  signal mul0_n_121 : STD_LOGIC;
  signal mul0_n_122 : STD_LOGIC;
  signal mul0_n_123 : STD_LOGIC;
  signal mul0_n_124 : STD_LOGIC;
  signal mul0_n_125 : STD_LOGIC;
  signal mul0_n_126 : STD_LOGIC;
  signal mul0_n_127 : STD_LOGIC;
  signal mul0_n_128 : STD_LOGIC;
  signal mul0_n_129 : STD_LOGIC;
  signal mul0_n_130 : STD_LOGIC;
  signal mul0_n_131 : STD_LOGIC;
  signal mul0_n_132 : STD_LOGIC;
  signal mul0_n_133 : STD_LOGIC;
  signal mul0_n_134 : STD_LOGIC;
  signal mul0_n_135 : STD_LOGIC;
  signal mul0_n_136 : STD_LOGIC;
  signal mul0_n_137 : STD_LOGIC;
  signal mul0_n_138 : STD_LOGIC;
  signal mul0_n_139 : STD_LOGIC;
  signal mul0_n_140 : STD_LOGIC;
  signal mul0_n_141 : STD_LOGIC;
  signal mul0_n_142 : STD_LOGIC;
  signal mul0_n_143 : STD_LOGIC;
  signal mul0_n_144 : STD_LOGIC;
  signal mul0_n_145 : STD_LOGIC;
  signal mul0_n_146 : STD_LOGIC;
  signal mul0_n_147 : STD_LOGIC;
  signal mul0_n_148 : STD_LOGIC;
  signal mul0_n_149 : STD_LOGIC;
  signal mul0_n_150 : STD_LOGIC;
  signal mul0_n_151 : STD_LOGIC;
  signal mul0_n_152 : STD_LOGIC;
  signal mul0_n_153 : STD_LOGIC;
  signal mul0_n_58 : STD_LOGIC;
  signal mul0_n_59 : STD_LOGIC;
  signal mul0_n_60 : STD_LOGIC;
  signal mul0_n_61 : STD_LOGIC;
  signal mul0_n_62 : STD_LOGIC;
  signal mul0_n_63 : STD_LOGIC;
  signal mul0_n_64 : STD_LOGIC;
  signal mul0_n_65 : STD_LOGIC;
  signal mul0_n_66 : STD_LOGIC;
  signal mul0_n_67 : STD_LOGIC;
  signal mul0_n_68 : STD_LOGIC;
  signal mul0_n_69 : STD_LOGIC;
  signal mul0_n_70 : STD_LOGIC;
  signal mul0_n_71 : STD_LOGIC;
  signal mul0_n_72 : STD_LOGIC;
  signal mul0_n_73 : STD_LOGIC;
  signal mul0_n_74 : STD_LOGIC;
  signal mul0_n_75 : STD_LOGIC;
  signal mul0_n_76 : STD_LOGIC;
  signal mul0_n_77 : STD_LOGIC;
  signal mul0_n_78 : STD_LOGIC;
  signal mul0_n_79 : STD_LOGIC;
  signal mul0_n_80 : STD_LOGIC;
  signal mul0_n_81 : STD_LOGIC;
  signal mul0_n_82 : STD_LOGIC;
  signal mul0_n_83 : STD_LOGIC;
  signal mul0_n_84 : STD_LOGIC;
  signal mul0_n_85 : STD_LOGIC;
  signal mul0_n_86 : STD_LOGIC;
  signal mul0_n_87 : STD_LOGIC;
  signal mul0_n_88 : STD_LOGIC;
  signal mul0_n_89 : STD_LOGIC;
  signal mul0_n_90 : STD_LOGIC;
  signal mul0_n_91 : STD_LOGIC;
  signal mul0_n_92 : STD_LOGIC;
  signal mul0_n_93 : STD_LOGIC;
  signal mul0_n_94 : STD_LOGIC;
  signal mul0_n_95 : STD_LOGIC;
  signal mul0_n_96 : STD_LOGIC;
  signal mul0_n_97 : STD_LOGIC;
  signal mul0_n_98 : STD_LOGIC;
  signal mul0_n_99 : STD_LOGIC;
  signal \mul_reg[0]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[10]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[11]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[12]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[13]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[14]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[15]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[16]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[1]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[2]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[3]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[4]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[5]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[6]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[7]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[8]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[9]__0_n_0\ : STD_LOGIC;
  signal \mul_reg__0_n_100\ : STD_LOGIC;
  signal \mul_reg__0_n_101\ : STD_LOGIC;
  signal \mul_reg__0_n_102\ : STD_LOGIC;
  signal \mul_reg__0_n_103\ : STD_LOGIC;
  signal \mul_reg__0_n_104\ : STD_LOGIC;
  signal \mul_reg__0_n_105\ : STD_LOGIC;
  signal \mul_reg__0_n_58\ : STD_LOGIC;
  signal \mul_reg__0_n_59\ : STD_LOGIC;
  signal \mul_reg__0_n_60\ : STD_LOGIC;
  signal \mul_reg__0_n_61\ : STD_LOGIC;
  signal \mul_reg__0_n_62\ : STD_LOGIC;
  signal \mul_reg__0_n_63\ : STD_LOGIC;
  signal \mul_reg__0_n_64\ : STD_LOGIC;
  signal \mul_reg__0_n_65\ : STD_LOGIC;
  signal \mul_reg__0_n_66\ : STD_LOGIC;
  signal \mul_reg__0_n_67\ : STD_LOGIC;
  signal \mul_reg__0_n_68\ : STD_LOGIC;
  signal \mul_reg__0_n_69\ : STD_LOGIC;
  signal \mul_reg__0_n_70\ : STD_LOGIC;
  signal \mul_reg__0_n_71\ : STD_LOGIC;
  signal \mul_reg__0_n_72\ : STD_LOGIC;
  signal \mul_reg__0_n_73\ : STD_LOGIC;
  signal \mul_reg__0_n_74\ : STD_LOGIC;
  signal \mul_reg__0_n_75\ : STD_LOGIC;
  signal \mul_reg__0_n_76\ : STD_LOGIC;
  signal \mul_reg__0_n_77\ : STD_LOGIC;
  signal \mul_reg__0_n_78\ : STD_LOGIC;
  signal \mul_reg__0_n_79\ : STD_LOGIC;
  signal \mul_reg__0_n_80\ : STD_LOGIC;
  signal \mul_reg__0_n_81\ : STD_LOGIC;
  signal \mul_reg__0_n_82\ : STD_LOGIC;
  signal \mul_reg__0_n_83\ : STD_LOGIC;
  signal \mul_reg__0_n_84\ : STD_LOGIC;
  signal \mul_reg__0_n_85\ : STD_LOGIC;
  signal \mul_reg__0_n_86\ : STD_LOGIC;
  signal \mul_reg__0_n_87\ : STD_LOGIC;
  signal \mul_reg__0_n_88\ : STD_LOGIC;
  signal \mul_reg__0_n_89\ : STD_LOGIC;
  signal \mul_reg__0_n_90\ : STD_LOGIC;
  signal \mul_reg__0_n_91\ : STD_LOGIC;
  signal \mul_reg__0_n_92\ : STD_LOGIC;
  signal \mul_reg__0_n_93\ : STD_LOGIC;
  signal \mul_reg__0_n_94\ : STD_LOGIC;
  signal \mul_reg__0_n_95\ : STD_LOGIC;
  signal \mul_reg__0_n_96\ : STD_LOGIC;
  signal \mul_reg__0_n_97\ : STD_LOGIC;
  signal \mul_reg__0_n_98\ : STD_LOGIC;
  signal \mul_reg__0_n_99\ : STD_LOGIC;
  signal \mul_reg__1\ : STD_LOGIC_VECTOR ( 62 downto 16 );
  signal mul_reg_n_58 : STD_LOGIC;
  signal mul_reg_n_59 : STD_LOGIC;
  signal mul_reg_n_60 : STD_LOGIC;
  signal mul_reg_n_61 : STD_LOGIC;
  signal mul_reg_n_62 : STD_LOGIC;
  signal mul_reg_n_63 : STD_LOGIC;
  signal mul_reg_n_64 : STD_LOGIC;
  signal mul_reg_n_65 : STD_LOGIC;
  signal mul_reg_n_66 : STD_LOGIC;
  signal mul_reg_n_67 : STD_LOGIC;
  signal mul_reg_n_68 : STD_LOGIC;
  signal mul_reg_n_69 : STD_LOGIC;
  signal mul_reg_n_70 : STD_LOGIC;
  signal mul_reg_n_71 : STD_LOGIC;
  signal mul_reg_n_72 : STD_LOGIC;
  signal mul_reg_n_73 : STD_LOGIC;
  signal mul_reg_n_74 : STD_LOGIC;
  signal mul_reg_n_75 : STD_LOGIC;
  signal \^mult_valid\ : STD_LOGIC;
  signal muxValid_d : STD_LOGIC;
  signal \^muxvalid_f\ : STD_LOGIC;
  signal muxValid_f0 : STD_LOGIC;
  signal outNeuron0 : STD_LOGIC;
  signal \outNeuron[0]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[10]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[11]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[12]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[13]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[14]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[15]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[16]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[17]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[18]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[19]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[1]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[20]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[21]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[22]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[23]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[24]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[25]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[26]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[27]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[28]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[29]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[2]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_2_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_4_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_5_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_6_n_0\ : STD_LOGIC;
  signal \outNeuron[31]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[3]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[4]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[5]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[6]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[7]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[8]_i_1_n_0\ : STD_LOGIC;
  signal \outNeuron[9]_i_1_n_0\ : STD_LOGIC;
  signal \^outvalid_reg_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 63 downto 17 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \raddr_reg__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal sigValid : STD_LOGIC;
  signal sum1 : STD_LOGIC;
  signal sum11_out : STD_LOGIC;
  signal \sum[62]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[62]_i_2_n_0\ : STD_LOGIC;
  signal \sum[62]_i_4_n_0\ : STD_LOGIC;
  signal \sum[62]_i_5_n_0\ : STD_LOGIC;
  signal \sum[62]_i_6_n_0\ : STD_LOGIC;
  signal \sum[63]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_n_0_[0]\ : STD_LOGIC;
  signal \sum_reg_n_0_[10]\ : STD_LOGIC;
  signal \sum_reg_n_0_[11]\ : STD_LOGIC;
  signal \sum_reg_n_0_[12]\ : STD_LOGIC;
  signal \sum_reg_n_0_[13]\ : STD_LOGIC;
  signal \sum_reg_n_0_[14]\ : STD_LOGIC;
  signal \sum_reg_n_0_[15]\ : STD_LOGIC;
  signal \sum_reg_n_0_[1]\ : STD_LOGIC;
  signal \sum_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_reg_n_0_[48]\ : STD_LOGIC;
  signal \sum_reg_n_0_[49]\ : STD_LOGIC;
  signal \sum_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_reg_n_0_[50]\ : STD_LOGIC;
  signal \sum_reg_n_0_[51]\ : STD_LOGIC;
  signal \sum_reg_n_0_[52]\ : STD_LOGIC;
  signal \sum_reg_n_0_[53]\ : STD_LOGIC;
  signal \sum_reg_n_0_[54]\ : STD_LOGIC;
  signal \sum_reg_n_0_[55]\ : STD_LOGIC;
  signal \sum_reg_n_0_[56]\ : STD_LOGIC;
  signal \sum_reg_n_0_[57]\ : STD_LOGIC;
  signal \sum_reg_n_0_[58]\ : STD_LOGIC;
  signal \sum_reg_n_0_[59]\ : STD_LOGIC;
  signal \sum_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_reg_n_0_[60]\ : STD_LOGIC;
  signal \sum_reg_n_0_[61]\ : STD_LOGIC;
  signal \sum_reg_n_0_[62]\ : STD_LOGIC;
  signal \sum_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_reg_n_0_[7]\ : STD_LOGIC;
  signal \sum_reg_n_0_[8]\ : STD_LOGIC;
  signal \sum_reg_n_0_[9]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal weight_valid : STD_LOGIC;
  signal \NLW_accumulateSum_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_biasSum_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul0__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_mul0__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_mul0__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul0_carry__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_mul_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_mul_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of accumulateSum_carry : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__9\ : label is 35;
  attribute ADDER_THRESHOLD of biasSum_carry : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul0 : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \mul0__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute ADDER_THRESHOLD of mul0_carry : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of mul_reg : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of muxValid_f_i_1 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \outNeuron[0]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \outNeuron[10]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \outNeuron[11]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \outNeuron[12]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \outNeuron[13]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \outNeuron[14]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \outNeuron[15]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \outNeuron[16]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \outNeuron[17]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \outNeuron[18]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \outNeuron[19]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \outNeuron[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \outNeuron[20]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \outNeuron[21]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \outNeuron[22]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \outNeuron[23]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \outNeuron[24]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \outNeuron[25]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \outNeuron[26]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \outNeuron[27]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \outNeuron[28]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \outNeuron[29]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \outNeuron[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \outNeuron[30]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \outNeuron[3]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \outNeuron[4]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \outNeuron[5]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \outNeuron[6]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \outNeuron[7]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \outNeuron[8]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \outNeuron[9]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \raddr[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \raddr[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \raddr[4]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \sum[62]_i_2__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \sum[62]_i_2__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \sum[62]_i_2__2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \sum[63]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \waddr[0]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair23";
begin
  RSTP <= \^rstp\;
  mult_valid <= \^mult_valid\;
  muxValid_f <= \^muxvalid_f\;
  outvalid_reg_0 <= \^outvalid_reg_0\;
FSM_sequential_state1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFCFAAAAAAAA"
    )
        port map (
      I0 => \^outvalid_reg_0\,
      I1 => FSM_sequential_state1_reg(1),
      I2 => FSM_sequential_state1_reg(2),
      I3 => FSM_sequential_state1_reg(0),
      I4 => FSM_sequential_state1_reg(3),
      I5 => outLayer1Data,
      O => outvalid_reg_2
    );
WBram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram
     port map (
      E(0) => E(0),
      Q(31 downto 0) => Q(31 downto 0),
      S_AXI_ACLK => S_AXI_ACLK,
      dout0(31 downto 0) => dout0(31 downto 0),
      \mul_reg__0\(3) => \waddr_reg_n_0_[3]\,
      \mul_reg__0\(2) => \waddr_reg_n_0_[2]\,
      \mul_reg__0\(1) => \waddr_reg_n_0_[1]\,
      \mul_reg__0\(0) => \waddr_reg_n_0_[0]\,
      \mul_reg__0_0\(3 downto 0) => raddr_reg(3 downto 0)
    );
accumulateSum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => accumulateSum_carry_n_0,
      CO(2) => accumulateSum_carry_n_1,
      CO(1) => accumulateSum_carry_n_2,
      CO(0) => accumulateSum_carry_n_3,
      CYINIT => '0',
      DI(3) => \mul_reg[3]__0_n_0\,
      DI(2) => \mul_reg[2]__0_n_0\,
      DI(1) => \mul_reg[1]__0_n_0\,
      DI(0) => \mul_reg[0]__0_n_0\,
      O(3) => accumulateSum_carry_n_4,
      O(2) => accumulateSum_carry_n_5,
      O(1) => accumulateSum_carry_n_6,
      O(0) => accumulateSum_carry_n_7,
      S(3) => accumulateSum_carry_i_1_n_0,
      S(2) => accumulateSum_carry_i_2_n_0,
      S(1) => accumulateSum_carry_i_3_n_0,
      S(0) => accumulateSum_carry_i_4_n_0
    );
\accumulateSum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => accumulateSum_carry_n_0,
      CO(3) => \accumulateSum_carry__0_n_0\,
      CO(2) => \accumulateSum_carry__0_n_1\,
      CO(1) => \accumulateSum_carry__0_n_2\,
      CO(0) => \accumulateSum_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[7]__0_n_0\,
      DI(2) => \mul_reg[6]__0_n_0\,
      DI(1) => \mul_reg[5]__0_n_0\,
      DI(0) => \mul_reg[4]__0_n_0\,
      O(3) => \accumulateSum_carry__0_n_4\,
      O(2) => \accumulateSum_carry__0_n_5\,
      O(1) => \accumulateSum_carry__0_n_6\,
      O(0) => \accumulateSum_carry__0_n_7\,
      S(3) => \accumulateSum_carry__0_i_1_n_0\,
      S(2) => \accumulateSum_carry__0_i_2_n_0\,
      S(1) => \accumulateSum_carry__0_i_3_n_0\,
      S(0) => \accumulateSum_carry__0_i_4_n_0\
    );
\accumulateSum_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[7]__0_n_0\,
      I1 => \sum_reg_n_0_[7]\,
      O => \accumulateSum_carry__0_i_1_n_0\
    );
\accumulateSum_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[6]__0_n_0\,
      I1 => \sum_reg_n_0_[6]\,
      O => \accumulateSum_carry__0_i_2_n_0\
    );
\accumulateSum_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[5]__0_n_0\,
      I1 => \sum_reg_n_0_[5]\,
      O => \accumulateSum_carry__0_i_3_n_0\
    );
\accumulateSum_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[4]__0_n_0\,
      I1 => \sum_reg_n_0_[4]\,
      O => \accumulateSum_carry__0_i_4_n_0\
    );
\accumulateSum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__0_n_0\,
      CO(3) => \accumulateSum_carry__1_n_0\,
      CO(2) => \accumulateSum_carry__1_n_1\,
      CO(1) => \accumulateSum_carry__1_n_2\,
      CO(0) => \accumulateSum_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[11]__0_n_0\,
      DI(2) => \mul_reg[10]__0_n_0\,
      DI(1) => \mul_reg[9]__0_n_0\,
      DI(0) => \mul_reg[8]__0_n_0\,
      O(3) => \accumulateSum_carry__1_n_4\,
      O(2) => \accumulateSum_carry__1_n_5\,
      O(1) => \accumulateSum_carry__1_n_6\,
      O(0) => \accumulateSum_carry__1_n_7\,
      S(3) => \accumulateSum_carry__1_i_1_n_0\,
      S(2) => \accumulateSum_carry__1_i_2_n_0\,
      S(1) => \accumulateSum_carry__1_i_3_n_0\,
      S(0) => \accumulateSum_carry__1_i_4_n_0\
    );
\accumulateSum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__9_n_0\,
      CO(3) => \accumulateSum_carry__10_n_0\,
      CO(2) => \accumulateSum_carry__10_n_1\,
      CO(1) => \accumulateSum_carry__10_n_2\,
      CO(0) => \accumulateSum_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(47 downto 44),
      O(3) => \accumulateSum_carry__10_n_4\,
      O(2) => \accumulateSum_carry__10_n_5\,
      O(1) => \accumulateSum_carry__10_n_6\,
      O(0) => \accumulateSum_carry__10_n_7\,
      S(3) => \accumulateSum_carry__10_i_1_n_0\,
      S(2) => \accumulateSum_carry__10_i_2_n_0\,
      S(1) => \accumulateSum_carry__10_i_3_n_0\,
      S(0) => \accumulateSum_carry__10_i_4_n_0\
    );
\accumulateSum_carry__10_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(47),
      I1 => \p_2_in__0\(31),
      O => \accumulateSum_carry__10_i_1_n_0\
    );
\accumulateSum_carry__10_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(46),
      I1 => \p_2_in__0\(30),
      O => \accumulateSum_carry__10_i_2_n_0\
    );
\accumulateSum_carry__10_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(45),
      I1 => \p_2_in__0\(29),
      O => \accumulateSum_carry__10_i_3_n_0\
    );
\accumulateSum_carry__10_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(44),
      I1 => \p_2_in__0\(28),
      O => \accumulateSum_carry__10_i_4_n_0\
    );
\accumulateSum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__10_n_0\,
      CO(3) => \accumulateSum_carry__11_n_0\,
      CO(2) => \accumulateSum_carry__11_n_1\,
      CO(1) => \accumulateSum_carry__11_n_2\,
      CO(0) => \accumulateSum_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(51 downto 48),
      O(3) => \accumulateSum_carry__11_n_4\,
      O(2) => \accumulateSum_carry__11_n_5\,
      O(1) => \accumulateSum_carry__11_n_6\,
      O(0) => \accumulateSum_carry__11_n_7\,
      S(3) => \accumulateSum_carry__11_i_1_n_0\,
      S(2) => \accumulateSum_carry__11_i_2_n_0\,
      S(1) => \accumulateSum_carry__11_i_3_n_0\,
      S(0) => \accumulateSum_carry__11_i_4_n_0\
    );
\accumulateSum_carry__11_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(51),
      I1 => \sum_reg_n_0_[51]\,
      O => \accumulateSum_carry__11_i_1_n_0\
    );
\accumulateSum_carry__11_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(50),
      I1 => \sum_reg_n_0_[50]\,
      O => \accumulateSum_carry__11_i_2_n_0\
    );
\accumulateSum_carry__11_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(49),
      I1 => \sum_reg_n_0_[49]\,
      O => \accumulateSum_carry__11_i_3_n_0\
    );
\accumulateSum_carry__11_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(48),
      I1 => \sum_reg_n_0_[48]\,
      O => \accumulateSum_carry__11_i_4_n_0\
    );
\accumulateSum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__11_n_0\,
      CO(3) => \accumulateSum_carry__12_n_0\,
      CO(2) => \accumulateSum_carry__12_n_1\,
      CO(1) => \accumulateSum_carry__12_n_2\,
      CO(0) => \accumulateSum_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(55 downto 52),
      O(3) => \accumulateSum_carry__12_n_4\,
      O(2) => \accumulateSum_carry__12_n_5\,
      O(1) => \accumulateSum_carry__12_n_6\,
      O(0) => \accumulateSum_carry__12_n_7\,
      S(3) => \accumulateSum_carry__12_i_1_n_0\,
      S(2) => \accumulateSum_carry__12_i_2_n_0\,
      S(1) => \accumulateSum_carry__12_i_3_n_0\,
      S(0) => \accumulateSum_carry__12_i_4_n_0\
    );
\accumulateSum_carry__12_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(55),
      I1 => \sum_reg_n_0_[55]\,
      O => \accumulateSum_carry__12_i_1_n_0\
    );
\accumulateSum_carry__12_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(54),
      I1 => \sum_reg_n_0_[54]\,
      O => \accumulateSum_carry__12_i_2_n_0\
    );
\accumulateSum_carry__12_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(53),
      I1 => \sum_reg_n_0_[53]\,
      O => \accumulateSum_carry__12_i_3_n_0\
    );
\accumulateSum_carry__12_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(52),
      I1 => \sum_reg_n_0_[52]\,
      O => \accumulateSum_carry__12_i_4_n_0\
    );
\accumulateSum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__12_n_0\,
      CO(3) => \accumulateSum_carry__13_n_0\,
      CO(2) => \accumulateSum_carry__13_n_1\,
      CO(1) => \accumulateSum_carry__13_n_2\,
      CO(0) => \accumulateSum_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(59 downto 56),
      O(3) => \accumulateSum_carry__13_n_4\,
      O(2) => \accumulateSum_carry__13_n_5\,
      O(1) => \accumulateSum_carry__13_n_6\,
      O(0) => \accumulateSum_carry__13_n_7\,
      S(3) => \accumulateSum_carry__13_i_1_n_0\,
      S(2) => \accumulateSum_carry__13_i_2_n_0\,
      S(1) => \accumulateSum_carry__13_i_3_n_0\,
      S(0) => \accumulateSum_carry__13_i_4_n_0\
    );
\accumulateSum_carry__13_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(59),
      I1 => \sum_reg_n_0_[59]\,
      O => \accumulateSum_carry__13_i_1_n_0\
    );
\accumulateSum_carry__13_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(58),
      I1 => \sum_reg_n_0_[58]\,
      O => \accumulateSum_carry__13_i_2_n_0\
    );
\accumulateSum_carry__13_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(57),
      I1 => \sum_reg_n_0_[57]\,
      O => \accumulateSum_carry__13_i_3_n_0\
    );
\accumulateSum_carry__13_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(56),
      I1 => \sum_reg_n_0_[56]\,
      O => \accumulateSum_carry__13_i_4_n_0\
    );
\accumulateSum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__13_n_0\,
      CO(3) => \NLW_accumulateSum_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \accumulateSum_carry__14_n_1\,
      CO(1) => \accumulateSum_carry__14_n_2\,
      CO(0) => \accumulateSum_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \mul_reg__1\(62 downto 60),
      O(3) => p_4_in,
      O(2) => \accumulateSum_carry__14_n_5\,
      O(1) => \accumulateSum_carry__14_n_6\,
      O(0) => \accumulateSum_carry__14_n_7\,
      S(3) => \accumulateSum_carry__14_i_1_n_0\,
      S(2) => \accumulateSum_carry__14_i_2_n_0\,
      S(1) => \accumulateSum_carry__14_i_3_n_0\,
      S(0) => \accumulateSum_carry__14_i_4_n_0\
    );
\accumulateSum_carry__14_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in,
      I1 => p_0_in,
      O => \accumulateSum_carry__14_i_1_n_0\
    );
\accumulateSum_carry__14_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(62),
      I1 => \sum_reg_n_0_[62]\,
      O => \accumulateSum_carry__14_i_2_n_0\
    );
\accumulateSum_carry__14_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(61),
      I1 => \sum_reg_n_0_[61]\,
      O => \accumulateSum_carry__14_i_3_n_0\
    );
\accumulateSum_carry__14_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(60),
      I1 => \sum_reg_n_0_[60]\,
      O => \accumulateSum_carry__14_i_4_n_0\
    );
\accumulateSum_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[11]__0_n_0\,
      I1 => \sum_reg_n_0_[11]\,
      O => \accumulateSum_carry__1_i_1_n_0\
    );
\accumulateSum_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[10]__0_n_0\,
      I1 => \sum_reg_n_0_[10]\,
      O => \accumulateSum_carry__1_i_2_n_0\
    );
\accumulateSum_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[9]__0_n_0\,
      I1 => \sum_reg_n_0_[9]\,
      O => \accumulateSum_carry__1_i_3_n_0\
    );
\accumulateSum_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[8]__0_n_0\,
      I1 => \sum_reg_n_0_[8]\,
      O => \accumulateSum_carry__1_i_4_n_0\
    );
\accumulateSum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__1_n_0\,
      CO(3) => \accumulateSum_carry__2_n_0\,
      CO(2) => \accumulateSum_carry__2_n_1\,
      CO(1) => \accumulateSum_carry__2_n_2\,
      CO(0) => \accumulateSum_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[15]__0_n_0\,
      DI(2) => \mul_reg[14]__0_n_0\,
      DI(1) => \mul_reg[13]__0_n_0\,
      DI(0) => \mul_reg[12]__0_n_0\,
      O(3) => \accumulateSum_carry__2_n_4\,
      O(2) => \accumulateSum_carry__2_n_5\,
      O(1) => \accumulateSum_carry__2_n_6\,
      O(0) => \accumulateSum_carry__2_n_7\,
      S(3) => \accumulateSum_carry__2_i_1_n_0\,
      S(2) => \accumulateSum_carry__2_i_2_n_0\,
      S(1) => \accumulateSum_carry__2_i_3_n_0\,
      S(0) => \accumulateSum_carry__2_i_4_n_0\
    );
\accumulateSum_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[15]__0_n_0\,
      I1 => \sum_reg_n_0_[15]\,
      O => \accumulateSum_carry__2_i_1_n_0\
    );
\accumulateSum_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[14]__0_n_0\,
      I1 => \sum_reg_n_0_[14]\,
      O => \accumulateSum_carry__2_i_2_n_0\
    );
\accumulateSum_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[13]__0_n_0\,
      I1 => \sum_reg_n_0_[13]\,
      O => \accumulateSum_carry__2_i_3_n_0\
    );
\accumulateSum_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[12]__0_n_0\,
      I1 => \sum_reg_n_0_[12]\,
      O => \accumulateSum_carry__2_i_4_n_0\
    );
\accumulateSum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__2_n_0\,
      CO(3) => \accumulateSum_carry__3_n_0\,
      CO(2) => \accumulateSum_carry__3_n_1\,
      CO(1) => \accumulateSum_carry__3_n_2\,
      CO(0) => \accumulateSum_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(19 downto 16),
      O(3) => \accumulateSum_carry__3_n_4\,
      O(2) => \accumulateSum_carry__3_n_5\,
      O(1) => \accumulateSum_carry__3_n_6\,
      O(0) => \accumulateSum_carry__3_n_7\,
      S(3) => \accumulateSum_carry__3_i_1_n_0\,
      S(2) => \accumulateSum_carry__3_i_2_n_0\,
      S(1) => \accumulateSum_carry__3_i_3_n_0\,
      S(0) => \accumulateSum_carry__3_i_4_n_0\
    );
\accumulateSum_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(19),
      I1 => \p_2_in__0\(3),
      O => \accumulateSum_carry__3_i_1_n_0\
    );
\accumulateSum_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(18),
      I1 => \p_2_in__0\(2),
      O => \accumulateSum_carry__3_i_2_n_0\
    );
\accumulateSum_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(17),
      I1 => \p_2_in__0\(1),
      O => \accumulateSum_carry__3_i_3_n_0\
    );
\accumulateSum_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(16),
      I1 => \p_2_in__0\(0),
      O => \accumulateSum_carry__3_i_4_n_0\
    );
\accumulateSum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__3_n_0\,
      CO(3) => \accumulateSum_carry__4_n_0\,
      CO(2) => \accumulateSum_carry__4_n_1\,
      CO(1) => \accumulateSum_carry__4_n_2\,
      CO(0) => \accumulateSum_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(23 downto 20),
      O(3) => \accumulateSum_carry__4_n_4\,
      O(2) => \accumulateSum_carry__4_n_5\,
      O(1) => \accumulateSum_carry__4_n_6\,
      O(0) => \accumulateSum_carry__4_n_7\,
      S(3) => \accumulateSum_carry__4_i_1_n_0\,
      S(2) => \accumulateSum_carry__4_i_2_n_0\,
      S(1) => \accumulateSum_carry__4_i_3_n_0\,
      S(0) => \accumulateSum_carry__4_i_4_n_0\
    );
\accumulateSum_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(23),
      I1 => \p_2_in__0\(7),
      O => \accumulateSum_carry__4_i_1_n_0\
    );
\accumulateSum_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(22),
      I1 => \p_2_in__0\(6),
      O => \accumulateSum_carry__4_i_2_n_0\
    );
\accumulateSum_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(21),
      I1 => \p_2_in__0\(5),
      O => \accumulateSum_carry__4_i_3_n_0\
    );
\accumulateSum_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(20),
      I1 => \p_2_in__0\(4),
      O => \accumulateSum_carry__4_i_4_n_0\
    );
\accumulateSum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__4_n_0\,
      CO(3) => \accumulateSum_carry__5_n_0\,
      CO(2) => \accumulateSum_carry__5_n_1\,
      CO(1) => \accumulateSum_carry__5_n_2\,
      CO(0) => \accumulateSum_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(27 downto 24),
      O(3) => \accumulateSum_carry__5_n_4\,
      O(2) => \accumulateSum_carry__5_n_5\,
      O(1) => \accumulateSum_carry__5_n_6\,
      O(0) => \accumulateSum_carry__5_n_7\,
      S(3) => \accumulateSum_carry__5_i_1_n_0\,
      S(2) => \accumulateSum_carry__5_i_2_n_0\,
      S(1) => \accumulateSum_carry__5_i_3_n_0\,
      S(0) => \accumulateSum_carry__5_i_4_n_0\
    );
\accumulateSum_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(27),
      I1 => \p_2_in__0\(11),
      O => \accumulateSum_carry__5_i_1_n_0\
    );
\accumulateSum_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(26),
      I1 => \p_2_in__0\(10),
      O => \accumulateSum_carry__5_i_2_n_0\
    );
\accumulateSum_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(25),
      I1 => \p_2_in__0\(9),
      O => \accumulateSum_carry__5_i_3_n_0\
    );
\accumulateSum_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(24),
      I1 => \p_2_in__0\(8),
      O => \accumulateSum_carry__5_i_4_n_0\
    );
\accumulateSum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__5_n_0\,
      CO(3) => \accumulateSum_carry__6_n_0\,
      CO(2) => \accumulateSum_carry__6_n_1\,
      CO(1) => \accumulateSum_carry__6_n_2\,
      CO(0) => \accumulateSum_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(31 downto 28),
      O(3) => \accumulateSum_carry__6_n_4\,
      O(2) => \accumulateSum_carry__6_n_5\,
      O(1) => \accumulateSum_carry__6_n_6\,
      O(0) => \accumulateSum_carry__6_n_7\,
      S(3) => \accumulateSum_carry__6_i_1_n_0\,
      S(2) => \accumulateSum_carry__6_i_2_n_0\,
      S(1) => \accumulateSum_carry__6_i_3_n_0\,
      S(0) => \accumulateSum_carry__6_i_4_n_0\
    );
\accumulateSum_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(31),
      I1 => \p_2_in__0\(15),
      O => \accumulateSum_carry__6_i_1_n_0\
    );
\accumulateSum_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(30),
      I1 => \p_2_in__0\(14),
      O => \accumulateSum_carry__6_i_2_n_0\
    );
\accumulateSum_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(29),
      I1 => \p_2_in__0\(13),
      O => \accumulateSum_carry__6_i_3_n_0\
    );
\accumulateSum_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(28),
      I1 => \p_2_in__0\(12),
      O => \accumulateSum_carry__6_i_4_n_0\
    );
\accumulateSum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__6_n_0\,
      CO(3) => \accumulateSum_carry__7_n_0\,
      CO(2) => \accumulateSum_carry__7_n_1\,
      CO(1) => \accumulateSum_carry__7_n_2\,
      CO(0) => \accumulateSum_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(35 downto 32),
      O(3) => \accumulateSum_carry__7_n_4\,
      O(2) => \accumulateSum_carry__7_n_5\,
      O(1) => \accumulateSum_carry__7_n_6\,
      O(0) => \accumulateSum_carry__7_n_7\,
      S(3) => \accumulateSum_carry__7_i_1_n_0\,
      S(2) => \accumulateSum_carry__7_i_2_n_0\,
      S(1) => \accumulateSum_carry__7_i_3_n_0\,
      S(0) => \accumulateSum_carry__7_i_4_n_0\
    );
\accumulateSum_carry__7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(35),
      I1 => \p_2_in__0\(19),
      O => \accumulateSum_carry__7_i_1_n_0\
    );
\accumulateSum_carry__7_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(34),
      I1 => \p_2_in__0\(18),
      O => \accumulateSum_carry__7_i_2_n_0\
    );
\accumulateSum_carry__7_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(33),
      I1 => \p_2_in__0\(17),
      O => \accumulateSum_carry__7_i_3_n_0\
    );
\accumulateSum_carry__7_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(32),
      I1 => \p_2_in__0\(16),
      O => \accumulateSum_carry__7_i_4_n_0\
    );
\accumulateSum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__7_n_0\,
      CO(3) => \accumulateSum_carry__8_n_0\,
      CO(2) => \accumulateSum_carry__8_n_1\,
      CO(1) => \accumulateSum_carry__8_n_2\,
      CO(0) => \accumulateSum_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(39 downto 36),
      O(3) => \accumulateSum_carry__8_n_4\,
      O(2) => \accumulateSum_carry__8_n_5\,
      O(1) => \accumulateSum_carry__8_n_6\,
      O(0) => \accumulateSum_carry__8_n_7\,
      S(3) => \accumulateSum_carry__8_i_1_n_0\,
      S(2) => \accumulateSum_carry__8_i_2_n_0\,
      S(1) => \accumulateSum_carry__8_i_3_n_0\,
      S(0) => \accumulateSum_carry__8_i_4_n_0\
    );
\accumulateSum_carry__8_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(39),
      I1 => \p_2_in__0\(23),
      O => \accumulateSum_carry__8_i_1_n_0\
    );
\accumulateSum_carry__8_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(38),
      I1 => \p_2_in__0\(22),
      O => \accumulateSum_carry__8_i_2_n_0\
    );
\accumulateSum_carry__8_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(37),
      I1 => \p_2_in__0\(21),
      O => \accumulateSum_carry__8_i_3_n_0\
    );
\accumulateSum_carry__8_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(36),
      I1 => \p_2_in__0\(20),
      O => \accumulateSum_carry__8_i_4_n_0\
    );
\accumulateSum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__8_n_0\,
      CO(3) => \accumulateSum_carry__9_n_0\,
      CO(2) => \accumulateSum_carry__9_n_1\,
      CO(1) => \accumulateSum_carry__9_n_2\,
      CO(0) => \accumulateSum_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(43 downto 40),
      O(3) => \accumulateSum_carry__9_n_4\,
      O(2) => \accumulateSum_carry__9_n_5\,
      O(1) => \accumulateSum_carry__9_n_6\,
      O(0) => \accumulateSum_carry__9_n_7\,
      S(3) => \accumulateSum_carry__9_i_1_n_0\,
      S(2) => \accumulateSum_carry__9_i_2_n_0\,
      S(1) => \accumulateSum_carry__9_i_3_n_0\,
      S(0) => \accumulateSum_carry__9_i_4_n_0\
    );
\accumulateSum_carry__9_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(43),
      I1 => \p_2_in__0\(27),
      O => \accumulateSum_carry__9_i_1_n_0\
    );
\accumulateSum_carry__9_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(42),
      I1 => \p_2_in__0\(26),
      O => \accumulateSum_carry__9_i_2_n_0\
    );
\accumulateSum_carry__9_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(41),
      I1 => \p_2_in__0\(25),
      O => \accumulateSum_carry__9_i_3_n_0\
    );
\accumulateSum_carry__9_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(40),
      I1 => \p_2_in__0\(24),
      O => \accumulateSum_carry__9_i_4_n_0\
    );
accumulateSum_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[3]__0_n_0\,
      I1 => \sum_reg_n_0_[3]\,
      O => accumulateSum_carry_i_1_n_0
    );
accumulateSum_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[2]__0_n_0\,
      I1 => \sum_reg_n_0_[2]\,
      O => accumulateSum_carry_i_2_n_0
    );
accumulateSum_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[1]__0_n_0\,
      I1 => \sum_reg_n_0_[1]\,
      O => accumulateSum_carry_i_3_n_0
    );
accumulateSum_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[0]__0_n_0\,
      I1 => \sum_reg_n_0_[0]\,
      O => accumulateSum_carry_i_4_n_0
    );
biasSum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => biasSum_carry_n_0,
      CO(2) => biasSum_carry_n_1,
      CO(1) => biasSum_carry_n_2,
      CO(0) => biasSum_carry_n_3,
      CYINIT => '0',
      DI(3) => p_1_in,
      DI(2) => p_1_in,
      DI(1) => p_1_in,
      DI(0) => p_1_in,
      O(3) => biasSum_carry_n_4,
      O(2) => biasSum_carry_n_5,
      O(1) => biasSum_carry_n_6,
      O(0) => biasSum_carry_n_7,
      S(3) => biasSum_carry_i_1_n_0,
      S(2) => biasSum_carry_i_2_n_0,
      S(1) => biasSum_carry_i_3_n_0,
      S(0) => biasSum_carry_i_4_n_0
    );
\biasSum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => biasSum_carry_n_0,
      CO(3) => \biasSum_carry__0_n_0\,
      CO(2) => \biasSum_carry__0_n_1\,
      CO(1) => \biasSum_carry__0_n_2\,
      CO(0) => \biasSum_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in,
      DI(2) => p_1_in,
      DI(1) => p_1_in,
      DI(0) => p_1_in,
      O(3) => \biasSum_carry__0_n_4\,
      O(2) => \biasSum_carry__0_n_5\,
      O(1) => \biasSum_carry__0_n_6\,
      O(0) => \biasSum_carry__0_n_7\,
      S(3) => \biasSum_carry__0_i_1_n_0\,
      S(2) => \biasSum_carry__0_i_2_n_0\,
      S(1) => \biasSum_carry__0_i_3_n_0\,
      S(0) => \biasSum_carry__0_i_4_n_0\
    );
\biasSum_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[7]\,
      O => \biasSum_carry__0_i_1_n_0\
    );
\biasSum_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[6]\,
      O => \biasSum_carry__0_i_2_n_0\
    );
\biasSum_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[5]\,
      O => \biasSum_carry__0_i_3_n_0\
    );
\biasSum_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[4]\,
      O => \biasSum_carry__0_i_4_n_0\
    );
\biasSum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__0_n_0\,
      CO(3) => \biasSum_carry__1_n_0\,
      CO(2) => \biasSum_carry__1_n_1\,
      CO(1) => \biasSum_carry__1_n_2\,
      CO(0) => \biasSum_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in,
      DI(2) => p_1_in,
      DI(1) => p_1_in,
      DI(0) => p_1_in,
      O(3) => \biasSum_carry__1_n_4\,
      O(2) => \biasSum_carry__1_n_5\,
      O(1) => \biasSum_carry__1_n_6\,
      O(0) => \biasSum_carry__1_n_7\,
      S(3) => \biasSum_carry__1_i_1_n_0\,
      S(2) => \biasSum_carry__1_i_2_n_0\,
      S(1) => \biasSum_carry__1_i_3_n_0\,
      S(0) => \biasSum_carry__1_i_4_n_0\
    );
\biasSum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__9_n_0\,
      CO(3) => \biasSum_carry__10_n_0\,
      CO(2) => \biasSum_carry__10_n_1\,
      CO(1) => \biasSum_carry__10_n_2\,
      CO(0) => \biasSum_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in,
      DI(2) => \bias_reg_n_0_[46]\,
      DI(1) => \bias_reg_n_0_[45]\,
      DI(0) => \bias_reg_n_0_[44]\,
      O(3) => \biasSum_carry__10_n_4\,
      O(2) => \biasSum_carry__10_n_5\,
      O(1) => \biasSum_carry__10_n_6\,
      O(0) => \biasSum_carry__10_n_7\,
      S(3) => \biasSum_carry__10_i_1_n_0\,
      S(2) => \biasSum_carry__10_i_2_n_0\,
      S(1) => \biasSum_carry__10_i_3_n_0\,
      S(0) => \biasSum_carry__10_i_4_n_0\
    );
\biasSum_carry__10_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \p_2_in__0\(31),
      O => \biasSum_carry__10_i_1_n_0\
    );
\biasSum_carry__10_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[46]\,
      I1 => \p_2_in__0\(30),
      O => \biasSum_carry__10_i_2_n_0\
    );
\biasSum_carry__10_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[45]\,
      I1 => \p_2_in__0\(29),
      O => \biasSum_carry__10_i_3_n_0\
    );
\biasSum_carry__10_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[44]\,
      I1 => \p_2_in__0\(28),
      O => \biasSum_carry__10_i_4_n_0\
    );
\biasSum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__10_n_0\,
      CO(3) => \biasSum_carry__11_n_0\,
      CO(2) => \biasSum_carry__11_n_1\,
      CO(1) => \biasSum_carry__11_n_2\,
      CO(0) => \biasSum_carry__11_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in,
      DI(2) => p_1_in,
      DI(1) => p_1_in,
      DI(0) => p_1_in,
      O(3) => \biasSum_carry__11_n_4\,
      O(2) => \biasSum_carry__11_n_5\,
      O(1) => \biasSum_carry__11_n_6\,
      O(0) => \biasSum_carry__11_n_7\,
      S(3) => \biasSum_carry__11_i_1_n_0\,
      S(2) => \biasSum_carry__11_i_2_n_0\,
      S(1) => \biasSum_carry__11_i_3_n_0\,
      S(0) => \biasSum_carry__11_i_4_n_0\
    );
\biasSum_carry__11_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[51]\,
      O => \biasSum_carry__11_i_1_n_0\
    );
\biasSum_carry__11_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[50]\,
      O => \biasSum_carry__11_i_2_n_0\
    );
\biasSum_carry__11_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[49]\,
      O => \biasSum_carry__11_i_3_n_0\
    );
\biasSum_carry__11_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[48]\,
      O => \biasSum_carry__11_i_4_n_0\
    );
\biasSum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__11_n_0\,
      CO(3) => \biasSum_carry__12_n_0\,
      CO(2) => \biasSum_carry__12_n_1\,
      CO(1) => \biasSum_carry__12_n_2\,
      CO(0) => \biasSum_carry__12_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in,
      DI(2) => p_1_in,
      DI(1) => p_1_in,
      DI(0) => p_1_in,
      O(3) => \biasSum_carry__12_n_4\,
      O(2) => \biasSum_carry__12_n_5\,
      O(1) => \biasSum_carry__12_n_6\,
      O(0) => \biasSum_carry__12_n_7\,
      S(3) => \biasSum_carry__12_i_1_n_0\,
      S(2) => \biasSum_carry__12_i_2_n_0\,
      S(1) => \biasSum_carry__12_i_3_n_0\,
      S(0) => \biasSum_carry__12_i_4_n_0\
    );
\biasSum_carry__12_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[55]\,
      O => \biasSum_carry__12_i_1_n_0\
    );
\biasSum_carry__12_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[54]\,
      O => \biasSum_carry__12_i_2_n_0\
    );
\biasSum_carry__12_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[53]\,
      O => \biasSum_carry__12_i_3_n_0\
    );
\biasSum_carry__12_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[52]\,
      O => \biasSum_carry__12_i_4_n_0\
    );
\biasSum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__12_n_0\,
      CO(3) => \biasSum_carry__13_n_0\,
      CO(2) => \biasSum_carry__13_n_1\,
      CO(1) => \biasSum_carry__13_n_2\,
      CO(0) => \biasSum_carry__13_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in,
      DI(2) => p_1_in,
      DI(1) => p_1_in,
      DI(0) => p_1_in,
      O(3) => \biasSum_carry__13_n_4\,
      O(2) => \biasSum_carry__13_n_5\,
      O(1) => \biasSum_carry__13_n_6\,
      O(0) => \biasSum_carry__13_n_7\,
      S(3) => \biasSum_carry__13_i_1_n_0\,
      S(2) => \biasSum_carry__13_i_2_n_0\,
      S(1) => \biasSum_carry__13_i_3_n_0\,
      S(0) => \biasSum_carry__13_i_4_n_0\
    );
\biasSum_carry__13_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[59]\,
      O => \biasSum_carry__13_i_1_n_0\
    );
\biasSum_carry__13_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[58]\,
      O => \biasSum_carry__13_i_2_n_0\
    );
\biasSum_carry__13_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[57]\,
      O => \biasSum_carry__13_i_3_n_0\
    );
\biasSum_carry__13_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[56]\,
      O => \biasSum_carry__13_i_4_n_0\
    );
\biasSum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__13_n_0\,
      CO(3) => \NLW_biasSum_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \biasSum_carry__14_n_1\,
      CO(1) => \biasSum_carry__14_n_2\,
      CO(0) => \biasSum_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_1_in,
      DI(1) => p_1_in,
      DI(0) => p_1_in,
      O(3) => p_2_in,
      O(2) => \biasSum_carry__14_n_5\,
      O(1) => \biasSum_carry__14_n_6\,
      O(0) => \biasSum_carry__14_n_7\,
      S(3) => \biasSum_carry__14_i_1_n_0\,
      S(2) => \biasSum_carry__14_i_2_n_0\,
      S(1) => \biasSum_carry__14_i_3_n_0\,
      S(0) => \biasSum_carry__14_i_4_n_0\
    );
\biasSum_carry__14_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in,
      O => \biasSum_carry__14_i_1_n_0\
    );
\biasSum_carry__14_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[62]\,
      O => \biasSum_carry__14_i_2_n_0\
    );
\biasSum_carry__14_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[61]\,
      O => \biasSum_carry__14_i_3_n_0\
    );
\biasSum_carry__14_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[60]\,
      O => \biasSum_carry__14_i_4_n_0\
    );
\biasSum_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[11]\,
      O => \biasSum_carry__1_i_1_n_0\
    );
\biasSum_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[10]\,
      O => \biasSum_carry__1_i_2_n_0\
    );
\biasSum_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[9]\,
      O => \biasSum_carry__1_i_3_n_0\
    );
\biasSum_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[8]\,
      O => \biasSum_carry__1_i_4_n_0\
    );
\biasSum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__1_n_0\,
      CO(3) => \biasSum_carry__2_n_0\,
      CO(2) => \biasSum_carry__2_n_1\,
      CO(1) => \biasSum_carry__2_n_2\,
      CO(0) => \biasSum_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in,
      DI(2) => p_1_in,
      DI(1) => p_1_in,
      DI(0) => p_1_in,
      O(3) => \biasSum_carry__2_n_4\,
      O(2) => \biasSum_carry__2_n_5\,
      O(1) => \biasSum_carry__2_n_6\,
      O(0) => \biasSum_carry__2_n_7\,
      S(3) => \biasSum_carry__2_i_1_n_0\,
      S(2) => \biasSum_carry__2_i_2_n_0\,
      S(1) => \biasSum_carry__2_i_3_n_0\,
      S(0) => \biasSum_carry__2_i_4_n_0\
    );
\biasSum_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[15]\,
      O => \biasSum_carry__2_i_1_n_0\
    );
\biasSum_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[14]\,
      O => \biasSum_carry__2_i_2_n_0\
    );
\biasSum_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[13]\,
      O => \biasSum_carry__2_i_3_n_0\
    );
\biasSum_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[12]\,
      O => \biasSum_carry__2_i_4_n_0\
    );
\biasSum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__2_n_0\,
      CO(3) => \biasSum_carry__3_n_0\,
      CO(2) => \biasSum_carry__3_n_1\,
      CO(1) => \biasSum_carry__3_n_2\,
      CO(0) => \biasSum_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[19]\,
      DI(2) => \bias_reg_n_0_[18]\,
      DI(1) => \bias_reg_n_0_[17]\,
      DI(0) => \bias_reg_n_0_[16]\,
      O(3) => \biasSum_carry__3_n_4\,
      O(2) => \biasSum_carry__3_n_5\,
      O(1) => \biasSum_carry__3_n_6\,
      O(0) => \biasSum_carry__3_n_7\,
      S(3) => \biasSum_carry__3_i_1_n_0\,
      S(2) => \biasSum_carry__3_i_2_n_0\,
      S(1) => \biasSum_carry__3_i_3_n_0\,
      S(0) => \biasSum_carry__3_i_4_n_0\
    );
\biasSum_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[19]\,
      I1 => \p_2_in__0\(3),
      O => \biasSum_carry__3_i_1_n_0\
    );
\biasSum_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[18]\,
      I1 => \p_2_in__0\(2),
      O => \biasSum_carry__3_i_2_n_0\
    );
\biasSum_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[17]\,
      I1 => \p_2_in__0\(1),
      O => \biasSum_carry__3_i_3_n_0\
    );
\biasSum_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[16]\,
      I1 => \p_2_in__0\(0),
      O => \biasSum_carry__3_i_4_n_0\
    );
\biasSum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__3_n_0\,
      CO(3) => \biasSum_carry__4_n_0\,
      CO(2) => \biasSum_carry__4_n_1\,
      CO(1) => \biasSum_carry__4_n_2\,
      CO(0) => \biasSum_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[23]\,
      DI(2) => \bias_reg_n_0_[22]\,
      DI(1) => \bias_reg_n_0_[21]\,
      DI(0) => \bias_reg_n_0_[20]\,
      O(3) => \biasSum_carry__4_n_4\,
      O(2) => \biasSum_carry__4_n_5\,
      O(1) => \biasSum_carry__4_n_6\,
      O(0) => \biasSum_carry__4_n_7\,
      S(3) => \biasSum_carry__4_i_1_n_0\,
      S(2) => \biasSum_carry__4_i_2_n_0\,
      S(1) => \biasSum_carry__4_i_3_n_0\,
      S(0) => \biasSum_carry__4_i_4_n_0\
    );
\biasSum_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[23]\,
      I1 => \p_2_in__0\(7),
      O => \biasSum_carry__4_i_1_n_0\
    );
\biasSum_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[22]\,
      I1 => \p_2_in__0\(6),
      O => \biasSum_carry__4_i_2_n_0\
    );
\biasSum_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[21]\,
      I1 => \p_2_in__0\(5),
      O => \biasSum_carry__4_i_3_n_0\
    );
\biasSum_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[20]\,
      I1 => \p_2_in__0\(4),
      O => \biasSum_carry__4_i_4_n_0\
    );
\biasSum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__4_n_0\,
      CO(3) => \biasSum_carry__5_n_0\,
      CO(2) => \biasSum_carry__5_n_1\,
      CO(1) => \biasSum_carry__5_n_2\,
      CO(0) => \biasSum_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[27]\,
      DI(2) => \bias_reg_n_0_[26]\,
      DI(1) => \bias_reg_n_0_[25]\,
      DI(0) => \bias_reg_n_0_[24]\,
      O(3) => \biasSum_carry__5_n_4\,
      O(2) => \biasSum_carry__5_n_5\,
      O(1) => \biasSum_carry__5_n_6\,
      O(0) => \biasSum_carry__5_n_7\,
      S(3) => \biasSum_carry__5_i_1_n_0\,
      S(2) => \biasSum_carry__5_i_2_n_0\,
      S(1) => \biasSum_carry__5_i_3_n_0\,
      S(0) => \biasSum_carry__5_i_4_n_0\
    );
\biasSum_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[27]\,
      I1 => \p_2_in__0\(11),
      O => \biasSum_carry__5_i_1_n_0\
    );
\biasSum_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[26]\,
      I1 => \p_2_in__0\(10),
      O => \biasSum_carry__5_i_2_n_0\
    );
\biasSum_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[25]\,
      I1 => \p_2_in__0\(9),
      O => \biasSum_carry__5_i_3_n_0\
    );
\biasSum_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[24]\,
      I1 => \p_2_in__0\(8),
      O => \biasSum_carry__5_i_4_n_0\
    );
\biasSum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__5_n_0\,
      CO(3) => \biasSum_carry__6_n_0\,
      CO(2) => \biasSum_carry__6_n_1\,
      CO(1) => \biasSum_carry__6_n_2\,
      CO(0) => \biasSum_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[31]\,
      DI(2) => \bias_reg_n_0_[30]\,
      DI(1) => \bias_reg_n_0_[29]\,
      DI(0) => \bias_reg_n_0_[28]\,
      O(3) => \biasSum_carry__6_n_4\,
      O(2) => \biasSum_carry__6_n_5\,
      O(1) => \biasSum_carry__6_n_6\,
      O(0) => \biasSum_carry__6_n_7\,
      S(3) => \biasSum_carry__6_i_1_n_0\,
      S(2) => \biasSum_carry__6_i_2_n_0\,
      S(1) => \biasSum_carry__6_i_3_n_0\,
      S(0) => \biasSum_carry__6_i_4_n_0\
    );
\biasSum_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[31]\,
      I1 => \p_2_in__0\(15),
      O => \biasSum_carry__6_i_1_n_0\
    );
\biasSum_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[30]\,
      I1 => \p_2_in__0\(14),
      O => \biasSum_carry__6_i_2_n_0\
    );
\biasSum_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[29]\,
      I1 => \p_2_in__0\(13),
      O => \biasSum_carry__6_i_3_n_0\
    );
\biasSum_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[28]\,
      I1 => \p_2_in__0\(12),
      O => \biasSum_carry__6_i_4_n_0\
    );
\biasSum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__6_n_0\,
      CO(3) => \biasSum_carry__7_n_0\,
      CO(2) => \biasSum_carry__7_n_1\,
      CO(1) => \biasSum_carry__7_n_2\,
      CO(0) => \biasSum_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[35]\,
      DI(2) => \bias_reg_n_0_[34]\,
      DI(1) => \bias_reg_n_0_[33]\,
      DI(0) => \bias_reg_n_0_[32]\,
      O(3) => \biasSum_carry__7_n_4\,
      O(2) => \biasSum_carry__7_n_5\,
      O(1) => \biasSum_carry__7_n_6\,
      O(0) => \biasSum_carry__7_n_7\,
      S(3) => \biasSum_carry__7_i_1_n_0\,
      S(2) => \biasSum_carry__7_i_2_n_0\,
      S(1) => \biasSum_carry__7_i_3_n_0\,
      S(0) => \biasSum_carry__7_i_4_n_0\
    );
\biasSum_carry__7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[35]\,
      I1 => \p_2_in__0\(19),
      O => \biasSum_carry__7_i_1_n_0\
    );
\biasSum_carry__7_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[34]\,
      I1 => \p_2_in__0\(18),
      O => \biasSum_carry__7_i_2_n_0\
    );
\biasSum_carry__7_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[33]\,
      I1 => \p_2_in__0\(17),
      O => \biasSum_carry__7_i_3_n_0\
    );
\biasSum_carry__7_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[32]\,
      I1 => \p_2_in__0\(16),
      O => \biasSum_carry__7_i_4_n_0\
    );
\biasSum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__7_n_0\,
      CO(3) => \biasSum_carry__8_n_0\,
      CO(2) => \biasSum_carry__8_n_1\,
      CO(1) => \biasSum_carry__8_n_2\,
      CO(0) => \biasSum_carry__8_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[39]\,
      DI(2) => \bias_reg_n_0_[38]\,
      DI(1) => \bias_reg_n_0_[37]\,
      DI(0) => \bias_reg_n_0_[36]\,
      O(3) => \biasSum_carry__8_n_4\,
      O(2) => \biasSum_carry__8_n_5\,
      O(1) => \biasSum_carry__8_n_6\,
      O(0) => \biasSum_carry__8_n_7\,
      S(3) => \biasSum_carry__8_i_1_n_0\,
      S(2) => \biasSum_carry__8_i_2_n_0\,
      S(1) => \biasSum_carry__8_i_3_n_0\,
      S(0) => \biasSum_carry__8_i_4_n_0\
    );
\biasSum_carry__8_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[39]\,
      I1 => \p_2_in__0\(23),
      O => \biasSum_carry__8_i_1_n_0\
    );
\biasSum_carry__8_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[38]\,
      I1 => \p_2_in__0\(22),
      O => \biasSum_carry__8_i_2_n_0\
    );
\biasSum_carry__8_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[37]\,
      I1 => \p_2_in__0\(21),
      O => \biasSum_carry__8_i_3_n_0\
    );
\biasSum_carry__8_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[36]\,
      I1 => \p_2_in__0\(20),
      O => \biasSum_carry__8_i_4_n_0\
    );
\biasSum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__8_n_0\,
      CO(3) => \biasSum_carry__9_n_0\,
      CO(2) => \biasSum_carry__9_n_1\,
      CO(1) => \biasSum_carry__9_n_2\,
      CO(0) => \biasSum_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[43]\,
      DI(2) => \bias_reg_n_0_[42]\,
      DI(1) => \bias_reg_n_0_[41]\,
      DI(0) => \bias_reg_n_0_[40]\,
      O(3) => \biasSum_carry__9_n_4\,
      O(2) => \biasSum_carry__9_n_5\,
      O(1) => \biasSum_carry__9_n_6\,
      O(0) => \biasSum_carry__9_n_7\,
      S(3) => \biasSum_carry__9_i_1_n_0\,
      S(2) => \biasSum_carry__9_i_2_n_0\,
      S(1) => \biasSum_carry__9_i_3_n_0\,
      S(0) => \biasSum_carry__9_i_4_n_0\
    );
\biasSum_carry__9_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[43]\,
      I1 => \p_2_in__0\(27),
      O => \biasSum_carry__9_i_1_n_0\
    );
\biasSum_carry__9_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[42]\,
      I1 => \p_2_in__0\(26),
      O => \biasSum_carry__9_i_2_n_0\
    );
\biasSum_carry__9_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[41]\,
      I1 => \p_2_in__0\(25),
      O => \biasSum_carry__9_i_3_n_0\
    );
\biasSum_carry__9_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[40]\,
      I1 => \p_2_in__0\(24),
      O => \biasSum_carry__9_i_4_n_0\
    );
biasSum_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[3]\,
      O => biasSum_carry_i_1_n_0
    );
biasSum_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[2]\,
      O => biasSum_carry_i_2_n_0
    );
biasSum_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[1]\,
      O => biasSum_carry_i_3_n_0
    );
biasSum_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[0]\,
      O => biasSum_carry_i_4_n_0
    );
\bias_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(0),
      Q => \bias_reg_n_0_[16]\,
      R => '0'
    );
\bias_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(1),
      Q => \bias_reg_n_0_[17]\,
      R => '0'
    );
\bias_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(2),
      Q => \bias_reg_n_0_[18]\,
      R => '0'
    );
\bias_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(3),
      Q => \bias_reg_n_0_[19]\,
      R => '0'
    );
\bias_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(4),
      Q => \bias_reg_n_0_[20]\,
      R => '0'
    );
\bias_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(5),
      Q => \bias_reg_n_0_[21]\,
      R => '0'
    );
\bias_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(6),
      Q => \bias_reg_n_0_[22]\,
      R => '0'
    );
\bias_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(7),
      Q => \bias_reg_n_0_[23]\,
      R => '0'
    );
\bias_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(8),
      Q => \bias_reg_n_0_[24]\,
      R => '0'
    );
\bias_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(9),
      Q => \bias_reg_n_0_[25]\,
      R => '0'
    );
\bias_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(10),
      Q => \bias_reg_n_0_[26]\,
      R => '0'
    );
\bias_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(11),
      Q => \bias_reg_n_0_[27]\,
      R => '0'
    );
\bias_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(12),
      Q => \bias_reg_n_0_[28]\,
      R => '0'
    );
\bias_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(13),
      Q => \bias_reg_n_0_[29]\,
      R => '0'
    );
\bias_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(14),
      Q => \bias_reg_n_0_[30]\,
      R => '0'
    );
\bias_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(15),
      Q => \bias_reg_n_0_[31]\,
      R => '0'
    );
\bias_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(16),
      Q => \bias_reg_n_0_[32]\,
      R => '0'
    );
\bias_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(17),
      Q => \bias_reg_n_0_[33]\,
      R => '0'
    );
\bias_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(18),
      Q => \bias_reg_n_0_[34]\,
      R => '0'
    );
\bias_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(19),
      Q => \bias_reg_n_0_[35]\,
      R => '0'
    );
\bias_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(20),
      Q => \bias_reg_n_0_[36]\,
      R => '0'
    );
\bias_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(21),
      Q => \bias_reg_n_0_[37]\,
      R => '0'
    );
\bias_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(22),
      Q => \bias_reg_n_0_[38]\,
      R => '0'
    );
\bias_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(23),
      Q => \bias_reg_n_0_[39]\,
      R => '0'
    );
\bias_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(24),
      Q => \bias_reg_n_0_[40]\,
      R => '0'
    );
\bias_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(25),
      Q => \bias_reg_n_0_[41]\,
      R => '0'
    );
\bias_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(26),
      Q => \bias_reg_n_0_[42]\,
      R => '0'
    );
\bias_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(27),
      Q => \bias_reg_n_0_[43]\,
      R => '0'
    );
\bias_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(28),
      Q => \bias_reg_n_0_[44]\,
      R => '0'
    );
\bias_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(29),
      Q => \bias_reg_n_0_[45]\,
      R => '0'
    );
\bias_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(30),
      Q => \bias_reg_n_0_[46]\,
      R => '0'
    );
\bias_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(31),
      Q => p_1_in,
      R => '0'
    );
mul0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => dout0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => S_AXIS_TDATA(31),
      B(16) => S_AXIS_TDATA(31),
      B(15) => S_AXIS_TDATA(31),
      B(14 downto 0) => S_AXIS_TDATA(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => S_AXIS_TVALID,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul0_OVERFLOW_UNCONNECTED,
      P(47) => mul0_n_58,
      P(46) => mul0_n_59,
      P(45) => mul0_n_60,
      P(44) => mul0_n_61,
      P(43) => mul0_n_62,
      P(42) => mul0_n_63,
      P(41) => mul0_n_64,
      P(40) => mul0_n_65,
      P(39) => mul0_n_66,
      P(38) => mul0_n_67,
      P(37) => mul0_n_68,
      P(36) => mul0_n_69,
      P(35) => mul0_n_70,
      P(34) => mul0_n_71,
      P(33) => mul0_n_72,
      P(32) => mul0_n_73,
      P(31) => mul0_n_74,
      P(30) => mul0_n_75,
      P(29) => mul0_n_76,
      P(28) => mul0_n_77,
      P(27) => mul0_n_78,
      P(26) => mul0_n_79,
      P(25) => mul0_n_80,
      P(24) => mul0_n_81,
      P(23) => mul0_n_82,
      P(22) => mul0_n_83,
      P(21) => mul0_n_84,
      P(20) => mul0_n_85,
      P(19) => mul0_n_86,
      P(18) => mul0_n_87,
      P(17) => mul0_n_88,
      P(16) => mul0_n_89,
      P(15) => mul0_n_90,
      P(14) => mul0_n_91,
      P(13) => mul0_n_92,
      P(12) => mul0_n_93,
      P(11) => mul0_n_94,
      P(10) => mul0_n_95,
      P(9) => mul0_n_96,
      P(8) => mul0_n_97,
      P(7) => mul0_n_98,
      P(6) => mul0_n_99,
      P(5) => mul0_n_100,
      P(4) => mul0_n_101,
      P(3) => mul0_n_102,
      P(2) => mul0_n_103,
      P(1) => mul0_n_104,
      P(0) => mul0_n_105,
      PATTERNBDETECT => NLW_mul0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => mul0_n_106,
      PCOUT(46) => mul0_n_107,
      PCOUT(45) => mul0_n_108,
      PCOUT(44) => mul0_n_109,
      PCOUT(43) => mul0_n_110,
      PCOUT(42) => mul0_n_111,
      PCOUT(41) => mul0_n_112,
      PCOUT(40) => mul0_n_113,
      PCOUT(39) => mul0_n_114,
      PCOUT(38) => mul0_n_115,
      PCOUT(37) => mul0_n_116,
      PCOUT(36) => mul0_n_117,
      PCOUT(35) => mul0_n_118,
      PCOUT(34) => mul0_n_119,
      PCOUT(33) => mul0_n_120,
      PCOUT(32) => mul0_n_121,
      PCOUT(31) => mul0_n_122,
      PCOUT(30) => mul0_n_123,
      PCOUT(29) => mul0_n_124,
      PCOUT(28) => mul0_n_125,
      PCOUT(27) => mul0_n_126,
      PCOUT(26) => mul0_n_127,
      PCOUT(25) => mul0_n_128,
      PCOUT(24) => mul0_n_129,
      PCOUT(23) => mul0_n_130,
      PCOUT(22) => mul0_n_131,
      PCOUT(21) => mul0_n_132,
      PCOUT(20) => mul0_n_133,
      PCOUT(19) => mul0_n_134,
      PCOUT(18) => mul0_n_135,
      PCOUT(17) => mul0_n_136,
      PCOUT(16) => mul0_n_137,
      PCOUT(15) => mul0_n_138,
      PCOUT(14) => mul0_n_139,
      PCOUT(13) => mul0_n_140,
      PCOUT(12) => mul0_n_141,
      PCOUT(11) => mul0_n_142,
      PCOUT(10) => mul0_n_143,
      PCOUT(9) => mul0_n_144,
      PCOUT(8) => mul0_n_145,
      PCOUT(7) => mul0_n_146,
      PCOUT(6) => mul0_n_147,
      PCOUT(5) => mul0_n_148,
      PCOUT(4) => mul0_n_149,
      PCOUT(3) => mul0_n_150,
      PCOUT(2) => mul0_n_151,
      PCOUT(1) => mul0_n_152,
      PCOUT(0) => mul0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul0_UNDERFLOW_UNCONNECTED
    );
\mul0__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => S_AXIS_TDATA(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_mul0__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => dout0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_mul0__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_mul0__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_mul0__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => S_AXIS_TVALID,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_mul0__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_mul0__0_OVERFLOW_UNCONNECTED\,
      P(47) => \mul0__0_n_58\,
      P(46) => \mul0__0_n_59\,
      P(45) => \mul0__0_n_60\,
      P(44) => \mul0__0_n_61\,
      P(43) => \mul0__0_n_62\,
      P(42) => \mul0__0_n_63\,
      P(41) => \mul0__0_n_64\,
      P(40) => \mul0__0_n_65\,
      P(39) => \mul0__0_n_66\,
      P(38) => \mul0__0_n_67\,
      P(37) => \mul0__0_n_68\,
      P(36) => \mul0__0_n_69\,
      P(35) => \mul0__0_n_70\,
      P(34) => \mul0__0_n_71\,
      P(33) => \mul0__0_n_72\,
      P(32) => \mul0__0_n_73\,
      P(31) => \mul0__0_n_74\,
      P(30) => \mul0__0_n_75\,
      P(29) => \mul0__0_n_76\,
      P(28) => \mul0__0_n_77\,
      P(27) => \mul0__0_n_78\,
      P(26) => \mul0__0_n_79\,
      P(25) => \mul0__0_n_80\,
      P(24) => \mul0__0_n_81\,
      P(23) => \mul0__0_n_82\,
      P(22) => \mul0__0_n_83\,
      P(21) => \mul0__0_n_84\,
      P(20) => \mul0__0_n_85\,
      P(19) => \mul0__0_n_86\,
      P(18) => \mul0__0_n_87\,
      P(17) => \mul0__0_n_88\,
      P(16) => \mul0__0_n_89\,
      P(15) => \mul0__0_n_90\,
      P(14) => \mul0__0_n_91\,
      P(13) => \mul0__0_n_92\,
      P(12) => \mul0__0_n_93\,
      P(11) => \mul0__0_n_94\,
      P(10) => \mul0__0_n_95\,
      P(9) => \mul0__0_n_96\,
      P(8) => \mul0__0_n_97\,
      P(7) => \mul0__0_n_98\,
      P(6) => \mul0__0_n_99\,
      P(5) => \mul0__0_n_100\,
      P(4) => \mul0__0_n_101\,
      P(3) => \mul0__0_n_102\,
      P(2) => \mul0__0_n_103\,
      P(1) => \mul0__0_n_104\,
      P(0) => \mul0__0_n_105\,
      PATTERNBDETECT => \NLW_mul0__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_mul0__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \mul0__0_n_106\,
      PCOUT(46) => \mul0__0_n_107\,
      PCOUT(45) => \mul0__0_n_108\,
      PCOUT(44) => \mul0__0_n_109\,
      PCOUT(43) => \mul0__0_n_110\,
      PCOUT(42) => \mul0__0_n_111\,
      PCOUT(41) => \mul0__0_n_112\,
      PCOUT(40) => \mul0__0_n_113\,
      PCOUT(39) => \mul0__0_n_114\,
      PCOUT(38) => \mul0__0_n_115\,
      PCOUT(37) => \mul0__0_n_116\,
      PCOUT(36) => \mul0__0_n_117\,
      PCOUT(35) => \mul0__0_n_118\,
      PCOUT(34) => \mul0__0_n_119\,
      PCOUT(33) => \mul0__0_n_120\,
      PCOUT(32) => \mul0__0_n_121\,
      PCOUT(31) => \mul0__0_n_122\,
      PCOUT(30) => \mul0__0_n_123\,
      PCOUT(29) => \mul0__0_n_124\,
      PCOUT(28) => \mul0__0_n_125\,
      PCOUT(27) => \mul0__0_n_126\,
      PCOUT(26) => \mul0__0_n_127\,
      PCOUT(25) => \mul0__0_n_128\,
      PCOUT(24) => \mul0__0_n_129\,
      PCOUT(23) => \mul0__0_n_130\,
      PCOUT(22) => \mul0__0_n_131\,
      PCOUT(21) => \mul0__0_n_132\,
      PCOUT(20) => \mul0__0_n_133\,
      PCOUT(19) => \mul0__0_n_134\,
      PCOUT(18) => \mul0__0_n_135\,
      PCOUT(17) => \mul0__0_n_136\,
      PCOUT(16) => \mul0__0_n_137\,
      PCOUT(15) => \mul0__0_n_138\,
      PCOUT(14) => \mul0__0_n_139\,
      PCOUT(13) => \mul0__0_n_140\,
      PCOUT(12) => \mul0__0_n_141\,
      PCOUT(11) => \mul0__0_n_142\,
      PCOUT(10) => \mul0__0_n_143\,
      PCOUT(9) => \mul0__0_n_144\,
      PCOUT(8) => \mul0__0_n_145\,
      PCOUT(7) => \mul0__0_n_146\,
      PCOUT(6) => \mul0__0_n_147\,
      PCOUT(5) => \mul0__0_n_148\,
      PCOUT(4) => \mul0__0_n_149\,
      PCOUT(3) => \mul0__0_n_150\,
      PCOUT(2) => \mul0__0_n_151\,
      PCOUT(1) => \mul0__0_n_152\,
      PCOUT(0) => \mul0__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_mul0__0_UNDERFLOW_UNCONNECTED\
    );
mul0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mul0_carry_n_0,
      CO(2) => mul0_carry_n_1,
      CO(1) => mul0_carry_n_2,
      CO(0) => mul0_carry_n_3,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_103\,
      DI(2) => \mul_reg__0_n_104\,
      DI(1) => \mul_reg__0_n_105\,
      DI(0) => '0',
      O(3 downto 0) => \mul_reg__1\(19 downto 16),
      S(3) => mul0_carry_i_1_n_0,
      S(2) => mul0_carry_i_2_n_0,
      S(1) => mul0_carry_i_3_n_0,
      S(0) => \mul_reg[16]__0_n_0\
    );
\mul0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => mul0_carry_n_0,
      CO(3) => \mul0_carry__0_n_0\,
      CO(2) => \mul0_carry__0_n_1\,
      CO(1) => \mul0_carry__0_n_2\,
      CO(0) => \mul0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_99\,
      DI(2) => \mul_reg__0_n_100\,
      DI(1) => \mul_reg__0_n_101\,
      DI(0) => \mul_reg__0_n_102\,
      O(3 downto 0) => \mul_reg__1\(23 downto 20),
      S(3) => \mul0_carry__0_i_1_n_0\,
      S(2) => \mul0_carry__0_i_2_n_0\,
      S(1) => \mul0_carry__0_i_3_n_0\,
      S(0) => \mul0_carry__0_i_4_n_0\
    );
\mul0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_99\,
      I1 => \p_0_in__0\(23),
      O => \mul0_carry__0_i_1_n_0\
    );
\mul0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_100\,
      I1 => \p_0_in__0\(22),
      O => \mul0_carry__0_i_2_n_0\
    );
\mul0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_101\,
      I1 => \p_0_in__0\(21),
      O => \mul0_carry__0_i_3_n_0\
    );
\mul0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_102\,
      I1 => \p_0_in__0\(20),
      O => \mul0_carry__0_i_4_n_0\
    );
\mul0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__0_n_0\,
      CO(3) => \mul0_carry__1_n_0\,
      CO(2) => \mul0_carry__1_n_1\,
      CO(1) => \mul0_carry__1_n_2\,
      CO(0) => \mul0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_95\,
      DI(2) => \mul_reg__0_n_96\,
      DI(1) => \mul_reg__0_n_97\,
      DI(0) => \mul_reg__0_n_98\,
      O(3 downto 0) => \mul_reg__1\(27 downto 24),
      S(3) => \mul0_carry__1_i_1_n_0\,
      S(2) => \mul0_carry__1_i_2_n_0\,
      S(1) => \mul0_carry__1_i_3_n_0\,
      S(0) => \mul0_carry__1_i_4_n_0\
    );
\mul0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__9_n_0\,
      CO(3) => \NLW_mul0_carry__10_CO_UNCONNECTED\(3),
      CO(2) => \mul0_carry__10_n_1\,
      CO(1) => \mul0_carry__10_n_2\,
      CO(0) => \mul0_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mul_reg__0_n_60\,
      DI(1) => \mul_reg__0_n_61\,
      DI(0) => \mul_reg__0_n_62\,
      O(3) => p_3_in,
      O(2 downto 0) => \mul_reg__1\(62 downto 60),
      S(3) => \mul0_carry__10_i_1_n_0\,
      S(2) => \mul0_carry__10_i_2_n_0\,
      S(1) => \mul0_carry__10_i_3_n_0\,
      S(0) => \mul0_carry__10_i_4_n_0\
    );
\mul0_carry__10_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_59\,
      I1 => \p_0_in__0\(63),
      O => \mul0_carry__10_i_1_n_0\
    );
\mul0_carry__10_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_60\,
      I1 => \p_0_in__0\(62),
      O => \mul0_carry__10_i_2_n_0\
    );
\mul0_carry__10_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_61\,
      I1 => \p_0_in__0\(61),
      O => \mul0_carry__10_i_3_n_0\
    );
\mul0_carry__10_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_62\,
      I1 => \p_0_in__0\(60),
      O => \mul0_carry__10_i_4_n_0\
    );
\mul0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_95\,
      I1 => \p_0_in__0\(27),
      O => \mul0_carry__1_i_1_n_0\
    );
\mul0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_96\,
      I1 => \p_0_in__0\(26),
      O => \mul0_carry__1_i_2_n_0\
    );
\mul0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_97\,
      I1 => \p_0_in__0\(25),
      O => \mul0_carry__1_i_3_n_0\
    );
\mul0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_98\,
      I1 => \p_0_in__0\(24),
      O => \mul0_carry__1_i_4_n_0\
    );
\mul0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__1_n_0\,
      CO(3) => \mul0_carry__2_n_0\,
      CO(2) => \mul0_carry__2_n_1\,
      CO(1) => \mul0_carry__2_n_2\,
      CO(0) => \mul0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_91\,
      DI(2) => \mul_reg__0_n_92\,
      DI(1) => \mul_reg__0_n_93\,
      DI(0) => \mul_reg__0_n_94\,
      O(3 downto 0) => \mul_reg__1\(31 downto 28),
      S(3) => \mul0_carry__2_i_1_n_0\,
      S(2) => \mul0_carry__2_i_2_n_0\,
      S(1) => \mul0_carry__2_i_3_n_0\,
      S(0) => \mul0_carry__2_i_4_n_0\
    );
\mul0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_91\,
      I1 => \p_0_in__0\(31),
      O => \mul0_carry__2_i_1_n_0\
    );
\mul0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_92\,
      I1 => \p_0_in__0\(30),
      O => \mul0_carry__2_i_2_n_0\
    );
\mul0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_93\,
      I1 => \p_0_in__0\(29),
      O => \mul0_carry__2_i_3_n_0\
    );
\mul0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_94\,
      I1 => \p_0_in__0\(28),
      O => \mul0_carry__2_i_4_n_0\
    );
\mul0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__2_n_0\,
      CO(3) => \mul0_carry__3_n_0\,
      CO(2) => \mul0_carry__3_n_1\,
      CO(1) => \mul0_carry__3_n_2\,
      CO(0) => \mul0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_87\,
      DI(2) => \mul_reg__0_n_88\,
      DI(1) => \mul_reg__0_n_89\,
      DI(0) => \mul_reg__0_n_90\,
      O(3 downto 0) => \mul_reg__1\(35 downto 32),
      S(3) => \mul0_carry__3_i_1_n_0\,
      S(2) => \mul0_carry__3_i_2_n_0\,
      S(1) => \mul0_carry__3_i_3_n_0\,
      S(0) => \mul0_carry__3_i_4_n_0\
    );
\mul0_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_87\,
      I1 => \p_0_in__0\(35),
      O => \mul0_carry__3_i_1_n_0\
    );
\mul0_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_88\,
      I1 => \p_0_in__0\(34),
      O => \mul0_carry__3_i_2_n_0\
    );
\mul0_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_89\,
      I1 => \p_0_in__0\(33),
      O => \mul0_carry__3_i_3_n_0\
    );
\mul0_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_90\,
      I1 => \p_0_in__0\(32),
      O => \mul0_carry__3_i_4_n_0\
    );
\mul0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__3_n_0\,
      CO(3) => \mul0_carry__4_n_0\,
      CO(2) => \mul0_carry__4_n_1\,
      CO(1) => \mul0_carry__4_n_2\,
      CO(0) => \mul0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_83\,
      DI(2) => \mul_reg__0_n_84\,
      DI(1) => \mul_reg__0_n_85\,
      DI(0) => \mul_reg__0_n_86\,
      O(3 downto 0) => \mul_reg__1\(39 downto 36),
      S(3) => \mul0_carry__4_i_1_n_0\,
      S(2) => \mul0_carry__4_i_2_n_0\,
      S(1) => \mul0_carry__4_i_3_n_0\,
      S(0) => \mul0_carry__4_i_4_n_0\
    );
\mul0_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_83\,
      I1 => \p_0_in__0\(39),
      O => \mul0_carry__4_i_1_n_0\
    );
\mul0_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_84\,
      I1 => \p_0_in__0\(38),
      O => \mul0_carry__4_i_2_n_0\
    );
\mul0_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_85\,
      I1 => \p_0_in__0\(37),
      O => \mul0_carry__4_i_3_n_0\
    );
\mul0_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_86\,
      I1 => \p_0_in__0\(36),
      O => \mul0_carry__4_i_4_n_0\
    );
\mul0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__4_n_0\,
      CO(3) => \mul0_carry__5_n_0\,
      CO(2) => \mul0_carry__5_n_1\,
      CO(1) => \mul0_carry__5_n_2\,
      CO(0) => \mul0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_79\,
      DI(2) => \mul_reg__0_n_80\,
      DI(1) => \mul_reg__0_n_81\,
      DI(0) => \mul_reg__0_n_82\,
      O(3 downto 0) => \mul_reg__1\(43 downto 40),
      S(3) => \mul0_carry__5_i_1_n_0\,
      S(2) => \mul0_carry__5_i_2_n_0\,
      S(1) => \mul0_carry__5_i_3_n_0\,
      S(0) => \mul0_carry__5_i_4_n_0\
    );
\mul0_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_79\,
      I1 => \p_0_in__0\(43),
      O => \mul0_carry__5_i_1_n_0\
    );
\mul0_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_80\,
      I1 => \p_0_in__0\(42),
      O => \mul0_carry__5_i_2_n_0\
    );
\mul0_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_81\,
      I1 => \p_0_in__0\(41),
      O => \mul0_carry__5_i_3_n_0\
    );
\mul0_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_82\,
      I1 => \p_0_in__0\(40),
      O => \mul0_carry__5_i_4_n_0\
    );
\mul0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__5_n_0\,
      CO(3) => \mul0_carry__6_n_0\,
      CO(2) => \mul0_carry__6_n_1\,
      CO(1) => \mul0_carry__6_n_2\,
      CO(0) => \mul0_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_75\,
      DI(2) => \mul_reg__0_n_76\,
      DI(1) => \mul_reg__0_n_77\,
      DI(0) => \mul_reg__0_n_78\,
      O(3 downto 0) => \mul_reg__1\(47 downto 44),
      S(3) => \mul0_carry__6_i_1_n_0\,
      S(2) => \mul0_carry__6_i_2_n_0\,
      S(1) => \mul0_carry__6_i_3_n_0\,
      S(0) => \mul0_carry__6_i_4_n_0\
    );
\mul0_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_75\,
      I1 => \p_0_in__0\(47),
      O => \mul0_carry__6_i_1_n_0\
    );
\mul0_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_76\,
      I1 => \p_0_in__0\(46),
      O => \mul0_carry__6_i_2_n_0\
    );
\mul0_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_77\,
      I1 => \p_0_in__0\(45),
      O => \mul0_carry__6_i_3_n_0\
    );
\mul0_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_78\,
      I1 => \p_0_in__0\(44),
      O => \mul0_carry__6_i_4_n_0\
    );
\mul0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__6_n_0\,
      CO(3) => \mul0_carry__7_n_0\,
      CO(2) => \mul0_carry__7_n_1\,
      CO(1) => \mul0_carry__7_n_2\,
      CO(0) => \mul0_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_71\,
      DI(2) => \mul_reg__0_n_72\,
      DI(1) => \mul_reg__0_n_73\,
      DI(0) => \mul_reg__0_n_74\,
      O(3 downto 0) => \mul_reg__1\(51 downto 48),
      S(3) => \mul0_carry__7_i_1_n_0\,
      S(2) => \mul0_carry__7_i_2_n_0\,
      S(1) => \mul0_carry__7_i_3_n_0\,
      S(0) => \mul0_carry__7_i_4_n_0\
    );
\mul0_carry__7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_71\,
      I1 => \p_0_in__0\(51),
      O => \mul0_carry__7_i_1_n_0\
    );
\mul0_carry__7_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_72\,
      I1 => \p_0_in__0\(50),
      O => \mul0_carry__7_i_2_n_0\
    );
\mul0_carry__7_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_73\,
      I1 => \p_0_in__0\(49),
      O => \mul0_carry__7_i_3_n_0\
    );
\mul0_carry__7_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_74\,
      I1 => \p_0_in__0\(48),
      O => \mul0_carry__7_i_4_n_0\
    );
\mul0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__7_n_0\,
      CO(3) => \mul0_carry__8_n_0\,
      CO(2) => \mul0_carry__8_n_1\,
      CO(1) => \mul0_carry__8_n_2\,
      CO(0) => \mul0_carry__8_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_67\,
      DI(2) => \mul_reg__0_n_68\,
      DI(1) => \mul_reg__0_n_69\,
      DI(0) => \mul_reg__0_n_70\,
      O(3 downto 0) => \mul_reg__1\(55 downto 52),
      S(3) => \mul0_carry__8_i_1_n_0\,
      S(2) => \mul0_carry__8_i_2_n_0\,
      S(1) => \mul0_carry__8_i_3_n_0\,
      S(0) => \mul0_carry__8_i_4_n_0\
    );
\mul0_carry__8_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_67\,
      I1 => \p_0_in__0\(55),
      O => \mul0_carry__8_i_1_n_0\
    );
\mul0_carry__8_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_68\,
      I1 => \p_0_in__0\(54),
      O => \mul0_carry__8_i_2_n_0\
    );
\mul0_carry__8_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_69\,
      I1 => \p_0_in__0\(53),
      O => \mul0_carry__8_i_3_n_0\
    );
\mul0_carry__8_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_70\,
      I1 => \p_0_in__0\(52),
      O => \mul0_carry__8_i_4_n_0\
    );
\mul0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__8_n_0\,
      CO(3) => \mul0_carry__9_n_0\,
      CO(2) => \mul0_carry__9_n_1\,
      CO(1) => \mul0_carry__9_n_2\,
      CO(0) => \mul0_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_63\,
      DI(2) => \mul_reg__0_n_64\,
      DI(1) => \mul_reg__0_n_65\,
      DI(0) => \mul_reg__0_n_66\,
      O(3 downto 0) => \mul_reg__1\(59 downto 56),
      S(3) => \mul0_carry__9_i_1_n_0\,
      S(2) => \mul0_carry__9_i_2_n_0\,
      S(1) => \mul0_carry__9_i_3_n_0\,
      S(0) => \mul0_carry__9_i_4_n_0\
    );
\mul0_carry__9_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_63\,
      I1 => \p_0_in__0\(59),
      O => \mul0_carry__9_i_1_n_0\
    );
\mul0_carry__9_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_64\,
      I1 => \p_0_in__0\(58),
      O => \mul0_carry__9_i_2_n_0\
    );
\mul0_carry__9_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_65\,
      I1 => \p_0_in__0\(57),
      O => \mul0_carry__9_i_3_n_0\
    );
\mul0_carry__9_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_66\,
      I1 => \p_0_in__0\(56),
      O => \mul0_carry__9_i_4_n_0\
    );
mul0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_103\,
      I1 => \p_0_in__0\(19),
      O => mul0_carry_i_1_n_0
    );
mul0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_104\,
      I1 => \p_0_in__0\(18),
      O => mul0_carry_i_2_n_0
    );
mul0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_105\,
      I1 => \p_0_in__0\(17),
      O => mul0_carry_i_3_n_0
    );
\mul[16]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => weight_valid,
      O => \^rstp\
    );
mul_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => S_AXIS_TDATA(31),
      A(28) => S_AXIS_TDATA(31),
      A(27) => S_AXIS_TDATA(31),
      A(26) => S_AXIS_TDATA(31),
      A(25) => S_AXIS_TDATA(31),
      A(24) => S_AXIS_TDATA(31),
      A(23) => S_AXIS_TDATA(31),
      A(22) => S_AXIS_TDATA(31),
      A(21) => S_AXIS_TDATA(31),
      A(20) => S_AXIS_TDATA(31),
      A(19) => S_AXIS_TDATA(31),
      A(18) => S_AXIS_TDATA(31),
      A(17) => S_AXIS_TDATA(31),
      A(16) => S_AXIS_TDATA(31),
      A(15) => S_AXIS_TDATA(31),
      A(14 downto 0) => S_AXIS_TDATA(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => dout0(31),
      B(16) => dout0(31),
      B(15) => dout0(31),
      B(14 downto 0) => dout0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => S_AXIS_TVALID,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_mul_reg_OVERFLOW_UNCONNECTED,
      P(47) => mul_reg_n_58,
      P(46) => mul_reg_n_59,
      P(45) => mul_reg_n_60,
      P(44) => mul_reg_n_61,
      P(43) => mul_reg_n_62,
      P(42) => mul_reg_n_63,
      P(41) => mul_reg_n_64,
      P(40) => mul_reg_n_65,
      P(39) => mul_reg_n_66,
      P(38) => mul_reg_n_67,
      P(37) => mul_reg_n_68,
      P(36) => mul_reg_n_69,
      P(35) => mul_reg_n_70,
      P(34) => mul_reg_n_71,
      P(33) => mul_reg_n_72,
      P(32) => mul_reg_n_73,
      P(31) => mul_reg_n_74,
      P(30) => mul_reg_n_75,
      P(29 downto 0) => \p_0_in__0\(63 downto 34),
      PATTERNBDETECT => NLW_mul_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mul0_n_106,
      PCIN(46) => mul0_n_107,
      PCIN(45) => mul0_n_108,
      PCIN(44) => mul0_n_109,
      PCIN(43) => mul0_n_110,
      PCIN(42) => mul0_n_111,
      PCIN(41) => mul0_n_112,
      PCIN(40) => mul0_n_113,
      PCIN(39) => mul0_n_114,
      PCIN(38) => mul0_n_115,
      PCIN(37) => mul0_n_116,
      PCIN(36) => mul0_n_117,
      PCIN(35) => mul0_n_118,
      PCIN(34) => mul0_n_119,
      PCIN(33) => mul0_n_120,
      PCIN(32) => mul0_n_121,
      PCIN(31) => mul0_n_122,
      PCIN(30) => mul0_n_123,
      PCIN(29) => mul0_n_124,
      PCIN(28) => mul0_n_125,
      PCIN(27) => mul0_n_126,
      PCIN(26) => mul0_n_127,
      PCIN(25) => mul0_n_128,
      PCIN(24) => mul0_n_129,
      PCIN(23) => mul0_n_130,
      PCIN(22) => mul0_n_131,
      PCIN(21) => mul0_n_132,
      PCIN(20) => mul0_n_133,
      PCIN(19) => mul0_n_134,
      PCIN(18) => mul0_n_135,
      PCIN(17) => mul0_n_136,
      PCIN(16) => mul0_n_137,
      PCIN(15) => mul0_n_138,
      PCIN(14) => mul0_n_139,
      PCIN(13) => mul0_n_140,
      PCIN(12) => mul0_n_141,
      PCIN(11) => mul0_n_142,
      PCIN(10) => mul0_n_143,
      PCIN(9) => mul0_n_144,
      PCIN(8) => mul0_n_145,
      PCIN(7) => mul0_n_146,
      PCIN(6) => mul0_n_147,
      PCIN(5) => mul0_n_148,
      PCIN(4) => mul0_n_149,
      PCIN(3) => mul0_n_150,
      PCIN(2) => mul0_n_151,
      PCIN(1) => mul0_n_152,
      PCIN(0) => mul0_n_153,
      PCOUT(47 downto 0) => NLW_mul_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => \^rstp\,
      UNDERFLOW => NLW_mul_reg_UNDERFLOW_UNCONNECTED
    );
\mul_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_105,
      Q => \p_0_in__0\(17),
      R => \^rstp\
    );
\mul_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_105\,
      Q => \mul_reg[0]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_95,
      Q => \p_0_in__0\(27),
      R => \^rstp\
    );
\mul_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_95\,
      Q => \mul_reg[10]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_94,
      Q => \p_0_in__0\(28),
      R => \^rstp\
    );
\mul_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_94\,
      Q => \mul_reg[11]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_93,
      Q => \p_0_in__0\(29),
      R => \^rstp\
    );
\mul_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_93\,
      Q => \mul_reg[12]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_92,
      Q => \p_0_in__0\(30),
      R => \^rstp\
    );
\mul_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_92\,
      Q => \mul_reg[13]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_91,
      Q => \p_0_in__0\(31),
      R => \^rstp\
    );
\mul_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_91\,
      Q => \mul_reg[14]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_90,
      Q => \p_0_in__0\(32),
      R => \^rstp\
    );
\mul_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_90\,
      Q => \mul_reg[15]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_89,
      Q => \p_0_in__0\(33),
      R => \^rstp\
    );
\mul_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_89\,
      Q => \mul_reg[16]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_104,
      Q => \p_0_in__0\(18),
      R => \^rstp\
    );
\mul_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_104\,
      Q => \mul_reg[1]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_103,
      Q => \p_0_in__0\(19),
      R => \^rstp\
    );
\mul_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_103\,
      Q => \mul_reg[2]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_102,
      Q => \p_0_in__0\(20),
      R => \^rstp\
    );
\mul_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_102\,
      Q => \mul_reg[3]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_101,
      Q => \p_0_in__0\(21),
      R => \^rstp\
    );
\mul_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_101\,
      Q => \mul_reg[4]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_100,
      Q => \p_0_in__0\(22),
      R => \^rstp\
    );
\mul_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_100\,
      Q => \mul_reg[5]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_99,
      Q => \p_0_in__0\(23),
      R => \^rstp\
    );
\mul_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_99\,
      Q => \mul_reg[6]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_98,
      Q => \p_0_in__0\(24),
      R => \^rstp\
    );
\mul_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_98\,
      Q => \mul_reg[7]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_97,
      Q => \p_0_in__0\(25),
      R => \^rstp\
    );
\mul_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_97\,
      Q => \mul_reg[8]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_96,
      Q => \p_0_in__0\(26),
      R => \^rstp\
    );
\mul_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_96\,
      Q => \mul_reg[9]__0_n_0\,
      R => \^rstp\
    );
\mul_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => S_AXIS_TDATA(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_mul_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => dout0(31),
      B(16) => dout0(31),
      B(15) => dout0(31),
      B(14 downto 0) => dout0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_mul_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_mul_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_mul_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => S_AXIS_TVALID,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_mul_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_mul_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \mul_reg__0_n_58\,
      P(46) => \mul_reg__0_n_59\,
      P(45) => \mul_reg__0_n_60\,
      P(44) => \mul_reg__0_n_61\,
      P(43) => \mul_reg__0_n_62\,
      P(42) => \mul_reg__0_n_63\,
      P(41) => \mul_reg__0_n_64\,
      P(40) => \mul_reg__0_n_65\,
      P(39) => \mul_reg__0_n_66\,
      P(38) => \mul_reg__0_n_67\,
      P(37) => \mul_reg__0_n_68\,
      P(36) => \mul_reg__0_n_69\,
      P(35) => \mul_reg__0_n_70\,
      P(34) => \mul_reg__0_n_71\,
      P(33) => \mul_reg__0_n_72\,
      P(32) => \mul_reg__0_n_73\,
      P(31) => \mul_reg__0_n_74\,
      P(30) => \mul_reg__0_n_75\,
      P(29) => \mul_reg__0_n_76\,
      P(28) => \mul_reg__0_n_77\,
      P(27) => \mul_reg__0_n_78\,
      P(26) => \mul_reg__0_n_79\,
      P(25) => \mul_reg__0_n_80\,
      P(24) => \mul_reg__0_n_81\,
      P(23) => \mul_reg__0_n_82\,
      P(22) => \mul_reg__0_n_83\,
      P(21) => \mul_reg__0_n_84\,
      P(20) => \mul_reg__0_n_85\,
      P(19) => \mul_reg__0_n_86\,
      P(18) => \mul_reg__0_n_87\,
      P(17) => \mul_reg__0_n_88\,
      P(16) => \mul_reg__0_n_89\,
      P(15) => \mul_reg__0_n_90\,
      P(14) => \mul_reg__0_n_91\,
      P(13) => \mul_reg__0_n_92\,
      P(12) => \mul_reg__0_n_93\,
      P(11) => \mul_reg__0_n_94\,
      P(10) => \mul_reg__0_n_95\,
      P(9) => \mul_reg__0_n_96\,
      P(8) => \mul_reg__0_n_97\,
      P(7) => \mul_reg__0_n_98\,
      P(6) => \mul_reg__0_n_99\,
      P(5) => \mul_reg__0_n_100\,
      P(4) => \mul_reg__0_n_101\,
      P(3) => \mul_reg__0_n_102\,
      P(2) => \mul_reg__0_n_103\,
      P(1) => \mul_reg__0_n_104\,
      P(0) => \mul_reg__0_n_105\,
      PATTERNBDETECT => \NLW_mul_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_mul_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \mul0__0_n_106\,
      PCIN(46) => \mul0__0_n_107\,
      PCIN(45) => \mul0__0_n_108\,
      PCIN(44) => \mul0__0_n_109\,
      PCIN(43) => \mul0__0_n_110\,
      PCIN(42) => \mul0__0_n_111\,
      PCIN(41) => \mul0__0_n_112\,
      PCIN(40) => \mul0__0_n_113\,
      PCIN(39) => \mul0__0_n_114\,
      PCIN(38) => \mul0__0_n_115\,
      PCIN(37) => \mul0__0_n_116\,
      PCIN(36) => \mul0__0_n_117\,
      PCIN(35) => \mul0__0_n_118\,
      PCIN(34) => \mul0__0_n_119\,
      PCIN(33) => \mul0__0_n_120\,
      PCIN(32) => \mul0__0_n_121\,
      PCIN(31) => \mul0__0_n_122\,
      PCIN(30) => \mul0__0_n_123\,
      PCIN(29) => \mul0__0_n_124\,
      PCIN(28) => \mul0__0_n_125\,
      PCIN(27) => \mul0__0_n_126\,
      PCIN(26) => \mul0__0_n_127\,
      PCIN(25) => \mul0__0_n_128\,
      PCIN(24) => \mul0__0_n_129\,
      PCIN(23) => \mul0__0_n_130\,
      PCIN(22) => \mul0__0_n_131\,
      PCIN(21) => \mul0__0_n_132\,
      PCIN(20) => \mul0__0_n_133\,
      PCIN(19) => \mul0__0_n_134\,
      PCIN(18) => \mul0__0_n_135\,
      PCIN(17) => \mul0__0_n_136\,
      PCIN(16) => \mul0__0_n_137\,
      PCIN(15) => \mul0__0_n_138\,
      PCIN(14) => \mul0__0_n_139\,
      PCIN(13) => \mul0__0_n_140\,
      PCIN(12) => \mul0__0_n_141\,
      PCIN(11) => \mul0__0_n_142\,
      PCIN(10) => \mul0__0_n_143\,
      PCIN(9) => \mul0__0_n_144\,
      PCIN(8) => \mul0__0_n_145\,
      PCIN(7) => \mul0__0_n_146\,
      PCIN(6) => \mul0__0_n_147\,
      PCIN(5) => \mul0__0_n_148\,
      PCIN(4) => \mul0__0_n_149\,
      PCIN(3) => \mul0__0_n_150\,
      PCIN(2) => \mul0__0_n_151\,
      PCIN(1) => \mul0__0_n_152\,
      PCIN(0) => \mul0__0_n_153\,
      PCOUT(47 downto 0) => \NLW_mul_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => \^rstp\,
      UNDERFLOW => \NLW_mul_reg__0_UNDERFLOW_UNCONNECTED\
    );
mult_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => weight_valid,
      Q => \^mult_valid\,
      R => '0'
    );
muxValid_d_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \^mult_valid\,
      Q => muxValid_d,
      R => '0'
    );
muxValid_f_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => muxValid_d,
      I1 => \^mult_valid\,
      O => muxValid_f0
    );
muxValid_f_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => muxValid_f0,
      Q => \^muxvalid_f\,
      R => '0'
    );
\outLayer1Reg[127]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^outvalid_reg_0\,
      I1 => outLayer1Data,
      O => outvalid_reg_1(0)
    );
\outNeuron[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(0),
      I1 => p_0_in,
      O => \outNeuron[0]_i_1_n_0\
    );
\outNeuron[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(10),
      I1 => p_0_in,
      O => \outNeuron[10]_i_1_n_0\
    );
\outNeuron[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(11),
      I1 => p_0_in,
      O => \outNeuron[11]_i_1_n_0\
    );
\outNeuron[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(12),
      I1 => p_0_in,
      O => \outNeuron[12]_i_1_n_0\
    );
\outNeuron[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(13),
      I1 => p_0_in,
      O => \outNeuron[13]_i_1_n_0\
    );
\outNeuron[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(14),
      I1 => p_0_in,
      O => \outNeuron[14]_i_1_n_0\
    );
\outNeuron[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(15),
      I1 => p_0_in,
      O => \outNeuron[15]_i_1_n_0\
    );
\outNeuron[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(16),
      I1 => p_0_in,
      O => \outNeuron[16]_i_1_n_0\
    );
\outNeuron[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(17),
      I1 => p_0_in,
      O => \outNeuron[17]_i_1_n_0\
    );
\outNeuron[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(18),
      I1 => p_0_in,
      O => \outNeuron[18]_i_1_n_0\
    );
\outNeuron[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(19),
      I1 => p_0_in,
      O => \outNeuron[19]_i_1_n_0\
    );
\outNeuron[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(1),
      I1 => p_0_in,
      O => \outNeuron[1]_i_1_n_0\
    );
\outNeuron[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(20),
      I1 => p_0_in,
      O => \outNeuron[20]_i_1_n_0\
    );
\outNeuron[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(21),
      I1 => p_0_in,
      O => \outNeuron[21]_i_1_n_0\
    );
\outNeuron[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(22),
      I1 => p_0_in,
      O => \outNeuron[22]_i_1_n_0\
    );
\outNeuron[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(23),
      I1 => p_0_in,
      O => \outNeuron[23]_i_1_n_0\
    );
\outNeuron[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(24),
      I1 => p_0_in,
      O => \outNeuron[24]_i_1_n_0\
    );
\outNeuron[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(25),
      I1 => p_0_in,
      O => \outNeuron[25]_i_1_n_0\
    );
\outNeuron[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(26),
      I1 => p_0_in,
      O => \outNeuron[26]_i_1_n_0\
    );
\outNeuron[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(27),
      I1 => p_0_in,
      O => \outNeuron[27]_i_1_n_0\
    );
\outNeuron[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(28),
      I1 => p_0_in,
      O => \outNeuron[28]_i_1_n_0\
    );
\outNeuron[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(29),
      I1 => p_0_in,
      O => \outNeuron[29]_i_1_n_0\
    );
\outNeuron[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(2),
      I1 => p_0_in,
      O => \outNeuron[2]_i_1_n_0\
    );
\outNeuron[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => outNeuron0,
      I1 => p_0_in,
      O => \outNeuron[30]_i_1_n_0\
    );
\outNeuron[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(30),
      I1 => p_0_in,
      O => \outNeuron[30]_i_2_n_0\
    );
\outNeuron[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[61]\,
      I1 => \sum_reg_n_0_[60]\,
      I2 => \sum_reg_n_0_[59]\,
      I3 => \sum_reg_n_0_[58]\,
      I4 => \outNeuron[30]_i_4_n_0\,
      I5 => \outNeuron[30]_i_5_n_0\,
      O => outNeuron0
    );
\outNeuron[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p_2_in__0\(31),
      I1 => \sum_reg_n_0_[48]\,
      I2 => \sum_reg_n_0_[49]\,
      I3 => p_0_in,
      I4 => \sum_reg_n_0_[62]\,
      O => \outNeuron[30]_i_4_n_0\
    );
\outNeuron[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[54]\,
      I1 => \sum_reg_n_0_[55]\,
      I2 => \sum_reg_n_0_[56]\,
      I3 => \sum_reg_n_0_[57]\,
      I4 => \outNeuron[30]_i_6_n_0\,
      O => \outNeuron[30]_i_5_n_0\
    );
\outNeuron[30]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[53]\,
      I1 => \sum_reg_n_0_[52]\,
      I2 => \sum_reg_n_0_[51]\,
      I3 => \sum_reg_n_0_[50]\,
      O => \outNeuron[30]_i_6_n_0\
    );
\outNeuron[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => p_0_in,
      I1 => \p_2_in__0\(31),
      I2 => outNeuron0,
      O => \outNeuron[31]_i_1_n_0\
    );
\outNeuron[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(3),
      I1 => p_0_in,
      O => \outNeuron[3]_i_1_n_0\
    );
\outNeuron[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(4),
      I1 => p_0_in,
      O => \outNeuron[4]_i_1_n_0\
    );
\outNeuron[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(5),
      I1 => p_0_in,
      O => \outNeuron[5]_i_1_n_0\
    );
\outNeuron[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(6),
      I1 => p_0_in,
      O => \outNeuron[6]_i_1_n_0\
    );
\outNeuron[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(7),
      I1 => p_0_in,
      O => \outNeuron[7]_i_1_n_0\
    );
\outNeuron[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(8),
      I1 => p_0_in,
      O => \outNeuron[8]_i_1_n_0\
    );
\outNeuron[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(9),
      I1 => p_0_in,
      O => \outNeuron[9]_i_1_n_0\
    );
\outNeuron_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[0]_i_1_n_0\,
      Q => D(0),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[10]_i_1_n_0\,
      Q => D(10),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[11]_i_1_n_0\,
      Q => D(11),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[12]_i_1_n_0\,
      Q => D(12),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[13]_i_1_n_0\,
      Q => D(13),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[14]_i_1_n_0\,
      Q => D(14),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[15]_i_1_n_0\,
      Q => D(15),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[16]_i_1_n_0\,
      Q => D(16),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[17]_i_1_n_0\,
      Q => D(17),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[18]_i_1_n_0\,
      Q => D(18),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[19]_i_1_n_0\,
      Q => D(19),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[1]_i_1_n_0\,
      Q => D(1),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[20]_i_1_n_0\,
      Q => D(20),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[21]_i_1_n_0\,
      Q => D(21),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[22]_i_1_n_0\,
      Q => D(22),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[23]_i_1_n_0\,
      Q => D(23),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[24]_i_1_n_0\,
      Q => D(24),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[25]_i_1_n_0\,
      Q => D(25),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[26]_i_1_n_0\,
      Q => D(26),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[27]_i_1_n_0\,
      Q => D(27),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[28]_i_1_n_0\,
      Q => D(28),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[29]_i_1_n_0\,
      Q => D(29),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[2]_i_1_n_0\,
      Q => D(2),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[30]_i_2_n_0\,
      Q => D(30),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[31]_i_1_n_0\,
      Q => D(31),
      R => '0'
    );
\outNeuron_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[3]_i_1_n_0\,
      Q => D(3),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[4]_i_1_n_0\,
      Q => D(4),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[5]_i_1_n_0\,
      Q => D(5),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[6]_i_1_n_0\,
      Q => D(6),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[7]_i_1_n_0\,
      Q => D(7),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[8]_i_1_n_0\,
      Q => D(8),
      S => \outNeuron[30]_i_1_n_0\
    );
\outNeuron_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[9]_i_1_n_0\,
      Q => D(9),
      S => \outNeuron[30]_i_1_n_0\
    );
outvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => sigValid,
      Q => \^outvalid_reg_0\,
      R => '0'
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \p_0_in__1\(0)
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      O => \p_0_in__1\(1)
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      I2 => raddr_reg(2),
      O => \p_0_in__1\(2)
    );
\raddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => raddr_reg(2),
      I1 => raddr_reg(1),
      I2 => raddr_reg(0),
      I3 => raddr_reg(3),
      O => \p_0_in__1\(3)
    );
\raddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => raddr_reg(3),
      I1 => raddr_reg(0),
      I2 => raddr_reg(1),
      I3 => raddr_reg(2),
      I4 => \raddr_reg__0\(4),
      O => \p_0_in__1\(4)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => S_AXIS_TVALID,
      D => \p_0_in__1\(0),
      Q => raddr_reg(0),
      R => \sum[62]_i_1__8_n_0\
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => S_AXIS_TVALID,
      D => \p_0_in__1\(1),
      Q => raddr_reg(1),
      R => \sum[62]_i_1__8_n_0\
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => S_AXIS_TVALID,
      D => \p_0_in__1\(2),
      Q => raddr_reg(2),
      R => \sum[62]_i_1__8_n_0\
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => S_AXIS_TVALID,
      D => \p_0_in__1\(3),
      Q => raddr_reg(3),
      R => \sum[62]_i_1__8_n_0\
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => S_AXIS_TVALID,
      D => \p_0_in__1\(4),
      Q => \raddr_reg__0\(4),
      R => \sum[62]_i_1__8_n_0\
    );
sigValid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => raddr_reg(2),
      I1 => raddr_reg(1),
      I2 => \^muxvalid_f\,
      I3 => raddr_reg(0),
      I4 => \raddr_reg__0\(4),
      I5 => raddr_reg(3),
      O => sum11_out
    );
sigValid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => sum11_out,
      Q => sigValid,
      R => '0'
    );
\sum[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => accumulateSum_carry_n_7,
      I3 => biasSum_carry_n_7,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(0)
    );
\sum[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__1_n_5\,
      I3 => \biasSum_carry__1_n_5\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(10)
    );
\sum[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__1_n_4\,
      I3 => \biasSum_carry__1_n_4\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(11)
    );
\sum[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__2_n_7\,
      I3 => \biasSum_carry__2_n_7\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(12)
    );
\sum[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__2_n_6\,
      I3 => \biasSum_carry__2_n_6\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(13)
    );
\sum[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__2_n_5\,
      I3 => \biasSum_carry__2_n_5\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(14)
    );
\sum[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__2_n_4\,
      I3 => \biasSum_carry__2_n_4\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(15)
    );
\sum[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__3_n_7\,
      I3 => \biasSum_carry__3_n_7\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(16)
    );
\sum[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__3_n_6\,
      I3 => \biasSum_carry__3_n_6\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(17)
    );
\sum[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__3_n_5\,
      I3 => \biasSum_carry__3_n_5\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(18)
    );
\sum[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__3_n_4\,
      I3 => \biasSum_carry__3_n_4\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(19)
    );
\sum[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => accumulateSum_carry_n_6,
      I3 => biasSum_carry_n_6,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(1)
    );
\sum[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__4_n_7\,
      I3 => \biasSum_carry__4_n_7\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(20)
    );
\sum[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__4_n_6\,
      I3 => \biasSum_carry__4_n_6\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(21)
    );
\sum[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__4_n_5\,
      I3 => \biasSum_carry__4_n_5\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(22)
    );
\sum[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__4_n_4\,
      I3 => \biasSum_carry__4_n_4\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(23)
    );
\sum[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__5_n_7\,
      I3 => \biasSum_carry__5_n_7\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(24)
    );
\sum[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__5_n_6\,
      I3 => \biasSum_carry__5_n_6\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(25)
    );
\sum[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__5_n_5\,
      I3 => \biasSum_carry__5_n_5\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(26)
    );
\sum[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__5_n_4\,
      I3 => \biasSum_carry__5_n_4\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(27)
    );
\sum[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__6_n_7\,
      I3 => \biasSum_carry__6_n_7\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(28)
    );
\sum[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__6_n_6\,
      I3 => \biasSum_carry__6_n_6\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(29)
    );
\sum[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => accumulateSum_carry_n_5,
      I3 => biasSum_carry_n_5,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(2)
    );
\sum[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__6_n_5\,
      I3 => \biasSum_carry__6_n_5\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(30)
    );
\sum[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__6_n_4\,
      I3 => \biasSum_carry__6_n_4\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(31)
    );
\sum[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__7_n_7\,
      I3 => \biasSum_carry__7_n_7\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(32)
    );
\sum[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__7_n_6\,
      I3 => \biasSum_carry__7_n_6\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(33)
    );
\sum[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__7_n_5\,
      I3 => \biasSum_carry__7_n_5\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(34)
    );
\sum[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__7_n_4\,
      I3 => \biasSum_carry__7_n_4\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(35)
    );
\sum[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__8_n_7\,
      I3 => \biasSum_carry__8_n_7\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(36)
    );
\sum[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__8_n_6\,
      I3 => \biasSum_carry__8_n_6\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(37)
    );
\sum[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__8_n_5\,
      I3 => \biasSum_carry__8_n_5\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(38)
    );
\sum[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__8_n_4\,
      I3 => \biasSum_carry__8_n_4\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(39)
    );
\sum[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => accumulateSum_carry_n_4,
      I3 => biasSum_carry_n_4,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(3)
    );
\sum[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__9_n_7\,
      I3 => \biasSum_carry__9_n_7\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(40)
    );
\sum[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__9_n_6\,
      I3 => \biasSum_carry__9_n_6\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(41)
    );
\sum[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__9_n_5\,
      I3 => \biasSum_carry__9_n_5\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(42)
    );
\sum[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__9_n_4\,
      I3 => \biasSum_carry__9_n_4\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(43)
    );
\sum[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__10_n_7\,
      I3 => \biasSum_carry__10_n_7\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(44)
    );
\sum[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__10_n_6\,
      I3 => \biasSum_carry__10_n_6\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(45)
    );
\sum[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__10_n_5\,
      I3 => \biasSum_carry__10_n_5\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(46)
    );
\sum[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__10_n_4\,
      I3 => \biasSum_carry__10_n_4\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(47)
    );
\sum[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__11_n_7\,
      I3 => \biasSum_carry__11_n_7\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(48)
    );
\sum[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__11_n_6\,
      I3 => \biasSum_carry__11_n_6\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(49)
    );
\sum[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__0_n_7\,
      I3 => \biasSum_carry__0_n_7\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(4)
    );
\sum[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__11_n_5\,
      I3 => \biasSum_carry__11_n_5\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(50)
    );
\sum[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__11_n_4\,
      I3 => \biasSum_carry__11_n_4\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(51)
    );
\sum[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__12_n_7\,
      I3 => \biasSum_carry__12_n_7\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(52)
    );
\sum[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__12_n_6\,
      I3 => \biasSum_carry__12_n_6\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(53)
    );
\sum[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__12_n_5\,
      I3 => \biasSum_carry__12_n_5\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(54)
    );
\sum[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__12_n_4\,
      I3 => \biasSum_carry__12_n_4\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(55)
    );
\sum[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__13_n_7\,
      I3 => \biasSum_carry__13_n_7\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(56)
    );
\sum[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__13_n_6\,
      I3 => \biasSum_carry__13_n_6\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(57)
    );
\sum[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__13_n_5\,
      I3 => \biasSum_carry__13_n_5\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(58)
    );
\sum[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__13_n_4\,
      I3 => \biasSum_carry__13_n_4\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(59)
    );
\sum[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__0_n_6\,
      I3 => \biasSum_carry__0_n_6\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(5)
    );
\sum[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__14_n_7\,
      I3 => \biasSum_carry__14_n_7\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(60)
    );
\sum[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__14_n_6\,
      I3 => \biasSum_carry__14_n_6\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(61)
    );
\sum[62]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^outvalid_reg_0\,
      I1 => S_AXI_ARESETN,
      O => \sum[62]_i_1__8_n_0\
    );
\sum[62]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^mult_valid\,
      I1 => sum11_out,
      O => \sum[62]_i_2_n_0\
    );
\sum[62]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^mult_valid\,
      I1 => \sum_reg[62]_0\,
      O => mult_valid_reg_0
    );
\sum[62]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^mult_valid\,
      I1 => \sum_reg[62]_1\,
      O => mult_valid_reg_1
    );
\sum[62]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^mult_valid\,
      I1 => \sum_reg[62]_2\,
      O => mult_valid_reg_2
    );
\sum[62]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__14_n_5\,
      I3 => \biasSum_carry__14_n_5\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(62)
    );
\sum[62]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004F00400040"
    )
        port map (
      I0 => p_1_in,
      I1 => p_2_in,
      I2 => sum11_out,
      I3 => p_0_in,
      I4 => p_3_in,
      I5 => p_4_in,
      O => \sum[62]_i_4_n_0\
    );
\sum[62]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
        port map (
      I0 => p_4_in,
      I1 => p_3_in,
      I2 => p_0_in,
      I3 => sum11_out,
      O => \sum[62]_i_5_n_0\
    );
\sum[62]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => sum11_out,
      I1 => p_2_in,
      I2 => p_1_in,
      I3 => p_0_in,
      O => \sum[62]_i_6_n_0\
    );
\sum[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000454044444540"
    )
        port map (
      I0 => \sum[62]_i_1__8_n_0\,
      I1 => \p_1_in__0\(63),
      I2 => \^mult_valid\,
      I3 => p_0_in,
      I4 => sum11_out,
      I5 => sum1,
      O => \sum[63]_i_1_n_0\
    );
\sum[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF8FEF8FE080E08"
    )
        port map (
      I0 => p_3_in,
      I1 => p_4_in,
      I2 => sum11_out,
      I3 => p_0_in,
      I4 => p_1_in,
      I5 => p_2_in,
      O => \p_1_in__0\(63)
    );
\sum[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      I2 => p_2_in,
      O => sum1
    );
\sum[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__0_n_5\,
      I3 => \biasSum_carry__0_n_5\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(6)
    );
\sum[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__0_n_4\,
      I3 => \biasSum_carry__0_n_4\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(7)
    );
\sum[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__1_n_7\,
      I3 => \biasSum_carry__1_n_7\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(8)
    );
\sum[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4_n_0\,
      I1 => \sum[62]_i_5_n_0\,
      I2 => \accumulateSum_carry__1_n_6\,
      I3 => \biasSum_carry__1_n_6\,
      I4 => \sum[62]_i_6_n_0\,
      O => \p_1_in__0\(9)
    );
\sum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(0),
      Q => \sum_reg_n_0_[0]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(10),
      Q => \sum_reg_n_0_[10]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(11),
      Q => \sum_reg_n_0_[11]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(12),
      Q => \sum_reg_n_0_[12]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(13),
      Q => \sum_reg_n_0_[13]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(14),
      Q => \sum_reg_n_0_[14]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(15),
      Q => \sum_reg_n_0_[15]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(16),
      Q => \p_2_in__0\(0),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(17),
      Q => \p_2_in__0\(1),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(18),
      Q => \p_2_in__0\(2),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(19),
      Q => \p_2_in__0\(3),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(1),
      Q => \sum_reg_n_0_[1]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(20),
      Q => \p_2_in__0\(4),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(21),
      Q => \p_2_in__0\(5),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(22),
      Q => \p_2_in__0\(6),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(23),
      Q => \p_2_in__0\(7),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(24),
      Q => \p_2_in__0\(8),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(25),
      Q => \p_2_in__0\(9),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(26),
      Q => \p_2_in__0\(10),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(27),
      Q => \p_2_in__0\(11),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(28),
      Q => \p_2_in__0\(12),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(29),
      Q => \p_2_in__0\(13),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(2),
      Q => \sum_reg_n_0_[2]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(30),
      Q => \p_2_in__0\(14),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(31),
      Q => \p_2_in__0\(15),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(32),
      Q => \p_2_in__0\(16),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(33),
      Q => \p_2_in__0\(17),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(34),
      Q => \p_2_in__0\(18),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(35),
      Q => \p_2_in__0\(19),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(36),
      Q => \p_2_in__0\(20),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(37),
      Q => \p_2_in__0\(21),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(38),
      Q => \p_2_in__0\(22),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(39),
      Q => \p_2_in__0\(23),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(3),
      Q => \sum_reg_n_0_[3]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(40),
      Q => \p_2_in__0\(24),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(41),
      Q => \p_2_in__0\(25),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(42),
      Q => \p_2_in__0\(26),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(43),
      Q => \p_2_in__0\(27),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(44),
      Q => \p_2_in__0\(28),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(45),
      Q => \p_2_in__0\(29),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(46),
      Q => \p_2_in__0\(30),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(47),
      Q => \p_2_in__0\(31),
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(48),
      Q => \sum_reg_n_0_[48]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(49),
      Q => \sum_reg_n_0_[49]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(4),
      Q => \sum_reg_n_0_[4]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(50),
      Q => \sum_reg_n_0_[50]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(51),
      Q => \sum_reg_n_0_[51]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(52),
      Q => \sum_reg_n_0_[52]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(53),
      Q => \sum_reg_n_0_[53]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(54),
      Q => \sum_reg_n_0_[54]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(55),
      Q => \sum_reg_n_0_[55]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(56),
      Q => \sum_reg_n_0_[56]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(57),
      Q => \sum_reg_n_0_[57]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(58),
      Q => \sum_reg_n_0_[58]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(59),
      Q => \sum_reg_n_0_[59]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(5),
      Q => \sum_reg_n_0_[5]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(60),
      Q => \sum_reg_n_0_[60]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(61),
      Q => \sum_reg_n_0_[61]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(62),
      Q => \sum_reg_n_0_[62]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \sum[63]_i_1_n_0\,
      Q => p_0_in,
      R => '0'
    );
\sum_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(6),
      Q => \sum_reg_n_0_[6]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(7),
      Q => \sum_reg_n_0_[7]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(8),
      Q => \sum_reg_n_0_[8]\,
      R => \sum[62]_i_1__8_n_0\
    );
\sum_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2_n_0\,
      D => \p_1_in__0\(9),
      Q => \sum_reg_n_0_[9]\,
      R => \sum[62]_i_1__8_n_0\
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[1]\,
      I2 => \waddr_reg_n_0_[2]\,
      O => \p_0_in__5\(2)
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[1]\,
      I2 => \waddr_reg_n_0_[0]\,
      I3 => \waddr_reg_n_0_[3]\,
      O => \p_0_in__5\(3)
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => \p_0_in__5\(0),
      Q => \waddr_reg_n_0_[0]\,
      R => rst
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => \p_0_in__5\(1),
      Q => \waddr_reg_n_0_[1]\,
      R => rst
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => \p_0_in__5\(2),
      Q => \waddr_reg_n_0_[2]\,
      R => rst
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => \p_0_in__5\(3),
      Q => \waddr_reg_n_0_[3]\,
      R => rst
    );
weight_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => S_AXIS_TVALID,
      Q => weight_valid,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized0\ is
  port (
    \raddr_reg[2]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \waddr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXIS_TVALID : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    RSTP : in STD_LOGIC;
    \sum_reg[62]_0\ : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    mult_valid : in STD_LOGIC;
    muxValid_f : in STD_LOGIC;
    \bias_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[63]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized0\ : entity is "neuron";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized0\ is
  signal WBram_n_0 : STD_LOGIC;
  signal WBram_n_1 : STD_LOGIC;
  signal WBram_n_10 : STD_LOGIC;
  signal WBram_n_11 : STD_LOGIC;
  signal WBram_n_12 : STD_LOGIC;
  signal WBram_n_13 : STD_LOGIC;
  signal WBram_n_14 : STD_LOGIC;
  signal WBram_n_15 : STD_LOGIC;
  signal WBram_n_16 : STD_LOGIC;
  signal WBram_n_17 : STD_LOGIC;
  signal WBram_n_18 : STD_LOGIC;
  signal WBram_n_19 : STD_LOGIC;
  signal WBram_n_2 : STD_LOGIC;
  signal WBram_n_20 : STD_LOGIC;
  signal WBram_n_21 : STD_LOGIC;
  signal WBram_n_22 : STD_LOGIC;
  signal WBram_n_23 : STD_LOGIC;
  signal WBram_n_24 : STD_LOGIC;
  signal WBram_n_25 : STD_LOGIC;
  signal WBram_n_26 : STD_LOGIC;
  signal WBram_n_27 : STD_LOGIC;
  signal WBram_n_28 : STD_LOGIC;
  signal WBram_n_29 : STD_LOGIC;
  signal WBram_n_3 : STD_LOGIC;
  signal WBram_n_30 : STD_LOGIC;
  signal WBram_n_31 : STD_LOGIC;
  signal WBram_n_4 : STD_LOGIC;
  signal WBram_n_5 : STD_LOGIC;
  signal WBram_n_6 : STD_LOGIC;
  signal WBram_n_7 : STD_LOGIC;
  signal WBram_n_8 : STD_LOGIC;
  signal WBram_n_9 : STD_LOGIC;
  signal \accumulateSum_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_1__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_2__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_3__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_4__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_1__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_2__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_3__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_4__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_1__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_2__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_3__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_4__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_1__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_2__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_3__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_4__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_1__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_2__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_3__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_4__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_4__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_1__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_2__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_3__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_4__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_1__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_2__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_3__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_4__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_1__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_2__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_3__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_4__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry_i_4__0_n_0\ : STD_LOGIC;
  signal accumulateSum_carry_n_0 : STD_LOGIC;
  signal accumulateSum_carry_n_1 : STD_LOGIC;
  signal accumulateSum_carry_n_2 : STD_LOGIC;
  signal accumulateSum_carry_n_3 : STD_LOGIC;
  signal accumulateSum_carry_n_4 : STD_LOGIC;
  signal accumulateSum_carry_n_5 : STD_LOGIC;
  signal accumulateSum_carry_n_6 : STD_LOGIC;
  signal accumulateSum_carry_n_7 : STD_LOGIC;
  signal \biasSum_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_n_1\ : STD_LOGIC;
  signal \biasSum_carry__0_n_2\ : STD_LOGIC;
  signal \biasSum_carry__0_n_3\ : STD_LOGIC;
  signal \biasSum_carry__0_n_4\ : STD_LOGIC;
  signal \biasSum_carry__0_n_5\ : STD_LOGIC;
  signal \biasSum_carry__0_n_6\ : STD_LOGIC;
  signal \biasSum_carry__0_n_7\ : STD_LOGIC;
  signal \biasSum_carry__10_i_1__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_2__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_3__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_4__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_n_1\ : STD_LOGIC;
  signal \biasSum_carry__10_n_2\ : STD_LOGIC;
  signal \biasSum_carry__10_n_3\ : STD_LOGIC;
  signal \biasSum_carry__10_n_4\ : STD_LOGIC;
  signal \biasSum_carry__10_n_5\ : STD_LOGIC;
  signal \biasSum_carry__10_n_6\ : STD_LOGIC;
  signal \biasSum_carry__10_n_7\ : STD_LOGIC;
  signal \biasSum_carry__11_i_1__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_2__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_3__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_4__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_n_1\ : STD_LOGIC;
  signal \biasSum_carry__11_n_2\ : STD_LOGIC;
  signal \biasSum_carry__11_n_3\ : STD_LOGIC;
  signal \biasSum_carry__11_n_4\ : STD_LOGIC;
  signal \biasSum_carry__11_n_5\ : STD_LOGIC;
  signal \biasSum_carry__11_n_6\ : STD_LOGIC;
  signal \biasSum_carry__11_n_7\ : STD_LOGIC;
  signal \biasSum_carry__12_i_1__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_2__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_3__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_4__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_n_1\ : STD_LOGIC;
  signal \biasSum_carry__12_n_2\ : STD_LOGIC;
  signal \biasSum_carry__12_n_3\ : STD_LOGIC;
  signal \biasSum_carry__12_n_4\ : STD_LOGIC;
  signal \biasSum_carry__12_n_5\ : STD_LOGIC;
  signal \biasSum_carry__12_n_6\ : STD_LOGIC;
  signal \biasSum_carry__12_n_7\ : STD_LOGIC;
  signal \biasSum_carry__13_i_1__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_2__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_3__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_4__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_n_1\ : STD_LOGIC;
  signal \biasSum_carry__13_n_2\ : STD_LOGIC;
  signal \biasSum_carry__13_n_3\ : STD_LOGIC;
  signal \biasSum_carry__13_n_4\ : STD_LOGIC;
  signal \biasSum_carry__13_n_5\ : STD_LOGIC;
  signal \biasSum_carry__13_n_6\ : STD_LOGIC;
  signal \biasSum_carry__13_n_7\ : STD_LOGIC;
  signal \biasSum_carry__14_i_1__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_2__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_3__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_4__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_n_1\ : STD_LOGIC;
  signal \biasSum_carry__14_n_2\ : STD_LOGIC;
  signal \biasSum_carry__14_n_3\ : STD_LOGIC;
  signal \biasSum_carry__14_n_4\ : STD_LOGIC;
  signal \biasSum_carry__14_n_5\ : STD_LOGIC;
  signal \biasSum_carry__14_n_6\ : STD_LOGIC;
  signal \biasSum_carry__14_n_7\ : STD_LOGIC;
  signal \biasSum_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_n_1\ : STD_LOGIC;
  signal \biasSum_carry__1_n_2\ : STD_LOGIC;
  signal \biasSum_carry__1_n_3\ : STD_LOGIC;
  signal \biasSum_carry__1_n_4\ : STD_LOGIC;
  signal \biasSum_carry__1_n_5\ : STD_LOGIC;
  signal \biasSum_carry__1_n_6\ : STD_LOGIC;
  signal \biasSum_carry__1_n_7\ : STD_LOGIC;
  signal \biasSum_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_n_1\ : STD_LOGIC;
  signal \biasSum_carry__2_n_2\ : STD_LOGIC;
  signal \biasSum_carry__2_n_3\ : STD_LOGIC;
  signal \biasSum_carry__2_n_4\ : STD_LOGIC;
  signal \biasSum_carry__2_n_5\ : STD_LOGIC;
  signal \biasSum_carry__2_n_6\ : STD_LOGIC;
  signal \biasSum_carry__2_n_7\ : STD_LOGIC;
  signal \biasSum_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_n_1\ : STD_LOGIC;
  signal \biasSum_carry__3_n_2\ : STD_LOGIC;
  signal \biasSum_carry__3_n_3\ : STD_LOGIC;
  signal \biasSum_carry__3_n_4\ : STD_LOGIC;
  signal \biasSum_carry__3_n_5\ : STD_LOGIC;
  signal \biasSum_carry__3_n_6\ : STD_LOGIC;
  signal \biasSum_carry__3_n_7\ : STD_LOGIC;
  signal \biasSum_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_n_1\ : STD_LOGIC;
  signal \biasSum_carry__4_n_2\ : STD_LOGIC;
  signal \biasSum_carry__4_n_3\ : STD_LOGIC;
  signal \biasSum_carry__4_n_4\ : STD_LOGIC;
  signal \biasSum_carry__4_n_5\ : STD_LOGIC;
  signal \biasSum_carry__4_n_6\ : STD_LOGIC;
  signal \biasSum_carry__4_n_7\ : STD_LOGIC;
  signal \biasSum_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_n_1\ : STD_LOGIC;
  signal \biasSum_carry__5_n_2\ : STD_LOGIC;
  signal \biasSum_carry__5_n_3\ : STD_LOGIC;
  signal \biasSum_carry__5_n_4\ : STD_LOGIC;
  signal \biasSum_carry__5_n_5\ : STD_LOGIC;
  signal \biasSum_carry__5_n_6\ : STD_LOGIC;
  signal \biasSum_carry__5_n_7\ : STD_LOGIC;
  signal \biasSum_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_4__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_n_1\ : STD_LOGIC;
  signal \biasSum_carry__6_n_2\ : STD_LOGIC;
  signal \biasSum_carry__6_n_3\ : STD_LOGIC;
  signal \biasSum_carry__6_n_4\ : STD_LOGIC;
  signal \biasSum_carry__6_n_5\ : STD_LOGIC;
  signal \biasSum_carry__6_n_6\ : STD_LOGIC;
  signal \biasSum_carry__6_n_7\ : STD_LOGIC;
  signal \biasSum_carry__7_i_1__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_2__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_3__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_4__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_n_1\ : STD_LOGIC;
  signal \biasSum_carry__7_n_2\ : STD_LOGIC;
  signal \biasSum_carry__7_n_3\ : STD_LOGIC;
  signal \biasSum_carry__7_n_4\ : STD_LOGIC;
  signal \biasSum_carry__7_n_5\ : STD_LOGIC;
  signal \biasSum_carry__7_n_6\ : STD_LOGIC;
  signal \biasSum_carry__7_n_7\ : STD_LOGIC;
  signal \biasSum_carry__8_i_1__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_2__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_3__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_4__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_n_1\ : STD_LOGIC;
  signal \biasSum_carry__8_n_2\ : STD_LOGIC;
  signal \biasSum_carry__8_n_3\ : STD_LOGIC;
  signal \biasSum_carry__8_n_4\ : STD_LOGIC;
  signal \biasSum_carry__8_n_5\ : STD_LOGIC;
  signal \biasSum_carry__8_n_6\ : STD_LOGIC;
  signal \biasSum_carry__8_n_7\ : STD_LOGIC;
  signal \biasSum_carry__9_i_1__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_2__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_3__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_4__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_n_1\ : STD_LOGIC;
  signal \biasSum_carry__9_n_2\ : STD_LOGIC;
  signal \biasSum_carry__9_n_3\ : STD_LOGIC;
  signal \biasSum_carry__9_n_4\ : STD_LOGIC;
  signal \biasSum_carry__9_n_5\ : STD_LOGIC;
  signal \biasSum_carry__9_n_6\ : STD_LOGIC;
  signal \biasSum_carry__9_n_7\ : STD_LOGIC;
  signal \biasSum_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry_i_4__0_n_0\ : STD_LOGIC;
  signal biasSum_carry_n_0 : STD_LOGIC;
  signal biasSum_carry_n_1 : STD_LOGIC;
  signal biasSum_carry_n_2 : STD_LOGIC;
  signal biasSum_carry_n_3 : STD_LOGIC;
  signal biasSum_carry_n_4 : STD_LOGIC;
  signal biasSum_carry_n_5 : STD_LOGIC;
  signal biasSum_carry_n_6 : STD_LOGIC;
  signal biasSum_carry_n_7 : STD_LOGIC;
  signal \bias_reg_n_0_[16]\ : STD_LOGIC;
  signal \bias_reg_n_0_[17]\ : STD_LOGIC;
  signal \bias_reg_n_0_[18]\ : STD_LOGIC;
  signal \bias_reg_n_0_[19]\ : STD_LOGIC;
  signal \bias_reg_n_0_[20]\ : STD_LOGIC;
  signal \bias_reg_n_0_[21]\ : STD_LOGIC;
  signal \bias_reg_n_0_[22]\ : STD_LOGIC;
  signal \bias_reg_n_0_[23]\ : STD_LOGIC;
  signal \bias_reg_n_0_[24]\ : STD_LOGIC;
  signal \bias_reg_n_0_[25]\ : STD_LOGIC;
  signal \bias_reg_n_0_[26]\ : STD_LOGIC;
  signal \bias_reg_n_0_[27]\ : STD_LOGIC;
  signal \bias_reg_n_0_[28]\ : STD_LOGIC;
  signal \bias_reg_n_0_[29]\ : STD_LOGIC;
  signal \bias_reg_n_0_[30]\ : STD_LOGIC;
  signal \bias_reg_n_0_[31]\ : STD_LOGIC;
  signal \bias_reg_n_0_[32]\ : STD_LOGIC;
  signal \bias_reg_n_0_[33]\ : STD_LOGIC;
  signal \bias_reg_n_0_[34]\ : STD_LOGIC;
  signal \bias_reg_n_0_[35]\ : STD_LOGIC;
  signal \bias_reg_n_0_[36]\ : STD_LOGIC;
  signal \bias_reg_n_0_[37]\ : STD_LOGIC;
  signal \bias_reg_n_0_[38]\ : STD_LOGIC;
  signal \bias_reg_n_0_[39]\ : STD_LOGIC;
  signal \bias_reg_n_0_[40]\ : STD_LOGIC;
  signal \bias_reg_n_0_[41]\ : STD_LOGIC;
  signal \bias_reg_n_0_[42]\ : STD_LOGIC;
  signal \bias_reg_n_0_[43]\ : STD_LOGIC;
  signal \bias_reg_n_0_[44]\ : STD_LOGIC;
  signal \bias_reg_n_0_[45]\ : STD_LOGIC;
  signal \bias_reg_n_0_[46]\ : STD_LOGIC;
  signal \bias_reg_n_0_[63]\ : STD_LOGIC;
  signal \mul0__0_n_100\ : STD_LOGIC;
  signal \mul0__0_n_101\ : STD_LOGIC;
  signal \mul0__0_n_102\ : STD_LOGIC;
  signal \mul0__0_n_103\ : STD_LOGIC;
  signal \mul0__0_n_104\ : STD_LOGIC;
  signal \mul0__0_n_105\ : STD_LOGIC;
  signal \mul0__0_n_106\ : STD_LOGIC;
  signal \mul0__0_n_107\ : STD_LOGIC;
  signal \mul0__0_n_108\ : STD_LOGIC;
  signal \mul0__0_n_109\ : STD_LOGIC;
  signal \mul0__0_n_110\ : STD_LOGIC;
  signal \mul0__0_n_111\ : STD_LOGIC;
  signal \mul0__0_n_112\ : STD_LOGIC;
  signal \mul0__0_n_113\ : STD_LOGIC;
  signal \mul0__0_n_114\ : STD_LOGIC;
  signal \mul0__0_n_115\ : STD_LOGIC;
  signal \mul0__0_n_116\ : STD_LOGIC;
  signal \mul0__0_n_117\ : STD_LOGIC;
  signal \mul0__0_n_118\ : STD_LOGIC;
  signal \mul0__0_n_119\ : STD_LOGIC;
  signal \mul0__0_n_120\ : STD_LOGIC;
  signal \mul0__0_n_121\ : STD_LOGIC;
  signal \mul0__0_n_122\ : STD_LOGIC;
  signal \mul0__0_n_123\ : STD_LOGIC;
  signal \mul0__0_n_124\ : STD_LOGIC;
  signal \mul0__0_n_125\ : STD_LOGIC;
  signal \mul0__0_n_126\ : STD_LOGIC;
  signal \mul0__0_n_127\ : STD_LOGIC;
  signal \mul0__0_n_128\ : STD_LOGIC;
  signal \mul0__0_n_129\ : STD_LOGIC;
  signal \mul0__0_n_130\ : STD_LOGIC;
  signal \mul0__0_n_131\ : STD_LOGIC;
  signal \mul0__0_n_132\ : STD_LOGIC;
  signal \mul0__0_n_133\ : STD_LOGIC;
  signal \mul0__0_n_134\ : STD_LOGIC;
  signal \mul0__0_n_135\ : STD_LOGIC;
  signal \mul0__0_n_136\ : STD_LOGIC;
  signal \mul0__0_n_137\ : STD_LOGIC;
  signal \mul0__0_n_138\ : STD_LOGIC;
  signal \mul0__0_n_139\ : STD_LOGIC;
  signal \mul0__0_n_140\ : STD_LOGIC;
  signal \mul0__0_n_141\ : STD_LOGIC;
  signal \mul0__0_n_142\ : STD_LOGIC;
  signal \mul0__0_n_143\ : STD_LOGIC;
  signal \mul0__0_n_144\ : STD_LOGIC;
  signal \mul0__0_n_145\ : STD_LOGIC;
  signal \mul0__0_n_146\ : STD_LOGIC;
  signal \mul0__0_n_147\ : STD_LOGIC;
  signal \mul0__0_n_148\ : STD_LOGIC;
  signal \mul0__0_n_149\ : STD_LOGIC;
  signal \mul0__0_n_150\ : STD_LOGIC;
  signal \mul0__0_n_151\ : STD_LOGIC;
  signal \mul0__0_n_152\ : STD_LOGIC;
  signal \mul0__0_n_153\ : STD_LOGIC;
  signal \mul0__0_n_58\ : STD_LOGIC;
  signal \mul0__0_n_59\ : STD_LOGIC;
  signal \mul0__0_n_60\ : STD_LOGIC;
  signal \mul0__0_n_61\ : STD_LOGIC;
  signal \mul0__0_n_62\ : STD_LOGIC;
  signal \mul0__0_n_63\ : STD_LOGIC;
  signal \mul0__0_n_64\ : STD_LOGIC;
  signal \mul0__0_n_65\ : STD_LOGIC;
  signal \mul0__0_n_66\ : STD_LOGIC;
  signal \mul0__0_n_67\ : STD_LOGIC;
  signal \mul0__0_n_68\ : STD_LOGIC;
  signal \mul0__0_n_69\ : STD_LOGIC;
  signal \mul0__0_n_70\ : STD_LOGIC;
  signal \mul0__0_n_71\ : STD_LOGIC;
  signal \mul0__0_n_72\ : STD_LOGIC;
  signal \mul0__0_n_73\ : STD_LOGIC;
  signal \mul0__0_n_74\ : STD_LOGIC;
  signal \mul0__0_n_75\ : STD_LOGIC;
  signal \mul0__0_n_76\ : STD_LOGIC;
  signal \mul0__0_n_77\ : STD_LOGIC;
  signal \mul0__0_n_78\ : STD_LOGIC;
  signal \mul0__0_n_79\ : STD_LOGIC;
  signal \mul0__0_n_80\ : STD_LOGIC;
  signal \mul0__0_n_81\ : STD_LOGIC;
  signal \mul0__0_n_82\ : STD_LOGIC;
  signal \mul0__0_n_83\ : STD_LOGIC;
  signal \mul0__0_n_84\ : STD_LOGIC;
  signal \mul0__0_n_85\ : STD_LOGIC;
  signal \mul0__0_n_86\ : STD_LOGIC;
  signal \mul0__0_n_87\ : STD_LOGIC;
  signal \mul0__0_n_88\ : STD_LOGIC;
  signal \mul0__0_n_89\ : STD_LOGIC;
  signal \mul0__0_n_90\ : STD_LOGIC;
  signal \mul0__0_n_91\ : STD_LOGIC;
  signal \mul0__0_n_92\ : STD_LOGIC;
  signal \mul0__0_n_93\ : STD_LOGIC;
  signal \mul0__0_n_94\ : STD_LOGIC;
  signal \mul0__0_n_95\ : STD_LOGIC;
  signal \mul0__0_n_96\ : STD_LOGIC;
  signal \mul0__0_n_97\ : STD_LOGIC;
  signal \mul0__0_n_98\ : STD_LOGIC;
  signal \mul0__0_n_99\ : STD_LOGIC;
  signal \mul0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_n_1\ : STD_LOGIC;
  signal \mul0_carry__0_n_2\ : STD_LOGIC;
  signal \mul0_carry__0_n_3\ : STD_LOGIC;
  signal \mul0_carry__10_i_1__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_2__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_3__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_4__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_n_1\ : STD_LOGIC;
  signal \mul0_carry__10_n_2\ : STD_LOGIC;
  signal \mul0_carry__10_n_3\ : STD_LOGIC;
  signal \mul0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_n_1\ : STD_LOGIC;
  signal \mul0_carry__1_n_2\ : STD_LOGIC;
  signal \mul0_carry__1_n_3\ : STD_LOGIC;
  signal \mul0_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_n_1\ : STD_LOGIC;
  signal \mul0_carry__2_n_2\ : STD_LOGIC;
  signal \mul0_carry__2_n_3\ : STD_LOGIC;
  signal \mul0_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_n_1\ : STD_LOGIC;
  signal \mul0_carry__3_n_2\ : STD_LOGIC;
  signal \mul0_carry__3_n_3\ : STD_LOGIC;
  signal \mul0_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_n_1\ : STD_LOGIC;
  signal \mul0_carry__4_n_2\ : STD_LOGIC;
  signal \mul0_carry__4_n_3\ : STD_LOGIC;
  signal \mul0_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_n_1\ : STD_LOGIC;
  signal \mul0_carry__5_n_2\ : STD_LOGIC;
  signal \mul0_carry__5_n_3\ : STD_LOGIC;
  signal \mul0_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_4__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_n_1\ : STD_LOGIC;
  signal \mul0_carry__6_n_2\ : STD_LOGIC;
  signal \mul0_carry__6_n_3\ : STD_LOGIC;
  signal \mul0_carry__7_i_1__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_2__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_3__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_4__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_n_1\ : STD_LOGIC;
  signal \mul0_carry__7_n_2\ : STD_LOGIC;
  signal \mul0_carry__7_n_3\ : STD_LOGIC;
  signal \mul0_carry__8_i_1__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_2__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_3__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_4__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_n_1\ : STD_LOGIC;
  signal \mul0_carry__8_n_2\ : STD_LOGIC;
  signal \mul0_carry__8_n_3\ : STD_LOGIC;
  signal \mul0_carry__9_i_1__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_2__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_3__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_4__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_n_1\ : STD_LOGIC;
  signal \mul0_carry__9_n_2\ : STD_LOGIC;
  signal \mul0_carry__9_n_3\ : STD_LOGIC;
  signal \mul0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \mul0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \mul0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal mul0_carry_n_0 : STD_LOGIC;
  signal mul0_carry_n_1 : STD_LOGIC;
  signal mul0_carry_n_2 : STD_LOGIC;
  signal mul0_carry_n_3 : STD_LOGIC;
  signal mul0_n_100 : STD_LOGIC;
  signal mul0_n_101 : STD_LOGIC;
  signal mul0_n_102 : STD_LOGIC;
  signal mul0_n_103 : STD_LOGIC;
  signal mul0_n_104 : STD_LOGIC;
  signal mul0_n_105 : STD_LOGIC;
  signal mul0_n_106 : STD_LOGIC;
  signal mul0_n_107 : STD_LOGIC;
  signal mul0_n_108 : STD_LOGIC;
  signal mul0_n_109 : STD_LOGIC;
  signal mul0_n_110 : STD_LOGIC;
  signal mul0_n_111 : STD_LOGIC;
  signal mul0_n_112 : STD_LOGIC;
  signal mul0_n_113 : STD_LOGIC;
  signal mul0_n_114 : STD_LOGIC;
  signal mul0_n_115 : STD_LOGIC;
  signal mul0_n_116 : STD_LOGIC;
  signal mul0_n_117 : STD_LOGIC;
  signal mul0_n_118 : STD_LOGIC;
  signal mul0_n_119 : STD_LOGIC;
  signal mul0_n_120 : STD_LOGIC;
  signal mul0_n_121 : STD_LOGIC;
  signal mul0_n_122 : STD_LOGIC;
  signal mul0_n_123 : STD_LOGIC;
  signal mul0_n_124 : STD_LOGIC;
  signal mul0_n_125 : STD_LOGIC;
  signal mul0_n_126 : STD_LOGIC;
  signal mul0_n_127 : STD_LOGIC;
  signal mul0_n_128 : STD_LOGIC;
  signal mul0_n_129 : STD_LOGIC;
  signal mul0_n_130 : STD_LOGIC;
  signal mul0_n_131 : STD_LOGIC;
  signal mul0_n_132 : STD_LOGIC;
  signal mul0_n_133 : STD_LOGIC;
  signal mul0_n_134 : STD_LOGIC;
  signal mul0_n_135 : STD_LOGIC;
  signal mul0_n_136 : STD_LOGIC;
  signal mul0_n_137 : STD_LOGIC;
  signal mul0_n_138 : STD_LOGIC;
  signal mul0_n_139 : STD_LOGIC;
  signal mul0_n_140 : STD_LOGIC;
  signal mul0_n_141 : STD_LOGIC;
  signal mul0_n_142 : STD_LOGIC;
  signal mul0_n_143 : STD_LOGIC;
  signal mul0_n_144 : STD_LOGIC;
  signal mul0_n_145 : STD_LOGIC;
  signal mul0_n_146 : STD_LOGIC;
  signal mul0_n_147 : STD_LOGIC;
  signal mul0_n_148 : STD_LOGIC;
  signal mul0_n_149 : STD_LOGIC;
  signal mul0_n_150 : STD_LOGIC;
  signal mul0_n_151 : STD_LOGIC;
  signal mul0_n_152 : STD_LOGIC;
  signal mul0_n_153 : STD_LOGIC;
  signal mul0_n_58 : STD_LOGIC;
  signal mul0_n_59 : STD_LOGIC;
  signal mul0_n_60 : STD_LOGIC;
  signal mul0_n_61 : STD_LOGIC;
  signal mul0_n_62 : STD_LOGIC;
  signal mul0_n_63 : STD_LOGIC;
  signal mul0_n_64 : STD_LOGIC;
  signal mul0_n_65 : STD_LOGIC;
  signal mul0_n_66 : STD_LOGIC;
  signal mul0_n_67 : STD_LOGIC;
  signal mul0_n_68 : STD_LOGIC;
  signal mul0_n_69 : STD_LOGIC;
  signal mul0_n_70 : STD_LOGIC;
  signal mul0_n_71 : STD_LOGIC;
  signal mul0_n_72 : STD_LOGIC;
  signal mul0_n_73 : STD_LOGIC;
  signal mul0_n_74 : STD_LOGIC;
  signal mul0_n_75 : STD_LOGIC;
  signal mul0_n_76 : STD_LOGIC;
  signal mul0_n_77 : STD_LOGIC;
  signal mul0_n_78 : STD_LOGIC;
  signal mul0_n_79 : STD_LOGIC;
  signal mul0_n_80 : STD_LOGIC;
  signal mul0_n_81 : STD_LOGIC;
  signal mul0_n_82 : STD_LOGIC;
  signal mul0_n_83 : STD_LOGIC;
  signal mul0_n_84 : STD_LOGIC;
  signal mul0_n_85 : STD_LOGIC;
  signal mul0_n_86 : STD_LOGIC;
  signal mul0_n_87 : STD_LOGIC;
  signal mul0_n_88 : STD_LOGIC;
  signal mul0_n_89 : STD_LOGIC;
  signal mul0_n_90 : STD_LOGIC;
  signal mul0_n_91 : STD_LOGIC;
  signal mul0_n_92 : STD_LOGIC;
  signal mul0_n_93 : STD_LOGIC;
  signal mul0_n_94 : STD_LOGIC;
  signal mul0_n_95 : STD_LOGIC;
  signal mul0_n_96 : STD_LOGIC;
  signal mul0_n_97 : STD_LOGIC;
  signal mul0_n_98 : STD_LOGIC;
  signal mul0_n_99 : STD_LOGIC;
  signal \mul_reg[0]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[10]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[11]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[12]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[13]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[14]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[15]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[16]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[1]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[2]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[3]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[4]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[5]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[6]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[7]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[8]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[9]__0_n_0\ : STD_LOGIC;
  signal \mul_reg__0_n_100\ : STD_LOGIC;
  signal \mul_reg__0_n_101\ : STD_LOGIC;
  signal \mul_reg__0_n_102\ : STD_LOGIC;
  signal \mul_reg__0_n_103\ : STD_LOGIC;
  signal \mul_reg__0_n_104\ : STD_LOGIC;
  signal \mul_reg__0_n_105\ : STD_LOGIC;
  signal \mul_reg__0_n_58\ : STD_LOGIC;
  signal \mul_reg__0_n_59\ : STD_LOGIC;
  signal \mul_reg__0_n_60\ : STD_LOGIC;
  signal \mul_reg__0_n_61\ : STD_LOGIC;
  signal \mul_reg__0_n_62\ : STD_LOGIC;
  signal \mul_reg__0_n_63\ : STD_LOGIC;
  signal \mul_reg__0_n_64\ : STD_LOGIC;
  signal \mul_reg__0_n_65\ : STD_LOGIC;
  signal \mul_reg__0_n_66\ : STD_LOGIC;
  signal \mul_reg__0_n_67\ : STD_LOGIC;
  signal \mul_reg__0_n_68\ : STD_LOGIC;
  signal \mul_reg__0_n_69\ : STD_LOGIC;
  signal \mul_reg__0_n_70\ : STD_LOGIC;
  signal \mul_reg__0_n_71\ : STD_LOGIC;
  signal \mul_reg__0_n_72\ : STD_LOGIC;
  signal \mul_reg__0_n_73\ : STD_LOGIC;
  signal \mul_reg__0_n_74\ : STD_LOGIC;
  signal \mul_reg__0_n_75\ : STD_LOGIC;
  signal \mul_reg__0_n_76\ : STD_LOGIC;
  signal \mul_reg__0_n_77\ : STD_LOGIC;
  signal \mul_reg__0_n_78\ : STD_LOGIC;
  signal \mul_reg__0_n_79\ : STD_LOGIC;
  signal \mul_reg__0_n_80\ : STD_LOGIC;
  signal \mul_reg__0_n_81\ : STD_LOGIC;
  signal \mul_reg__0_n_82\ : STD_LOGIC;
  signal \mul_reg__0_n_83\ : STD_LOGIC;
  signal \mul_reg__0_n_84\ : STD_LOGIC;
  signal \mul_reg__0_n_85\ : STD_LOGIC;
  signal \mul_reg__0_n_86\ : STD_LOGIC;
  signal \mul_reg__0_n_87\ : STD_LOGIC;
  signal \mul_reg__0_n_88\ : STD_LOGIC;
  signal \mul_reg__0_n_89\ : STD_LOGIC;
  signal \mul_reg__0_n_90\ : STD_LOGIC;
  signal \mul_reg__0_n_91\ : STD_LOGIC;
  signal \mul_reg__0_n_92\ : STD_LOGIC;
  signal \mul_reg__0_n_93\ : STD_LOGIC;
  signal \mul_reg__0_n_94\ : STD_LOGIC;
  signal \mul_reg__0_n_95\ : STD_LOGIC;
  signal \mul_reg__0_n_96\ : STD_LOGIC;
  signal \mul_reg__0_n_97\ : STD_LOGIC;
  signal \mul_reg__0_n_98\ : STD_LOGIC;
  signal \mul_reg__0_n_99\ : STD_LOGIC;
  signal \mul_reg__1\ : STD_LOGIC_VECTOR ( 63 to 63 );
  signal \mul_reg__2\ : STD_LOGIC_VECTOR ( 62 downto 16 );
  signal \mul_reg__3\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal mul_reg_n_100 : STD_LOGIC;
  signal mul_reg_n_101 : STD_LOGIC;
  signal mul_reg_n_102 : STD_LOGIC;
  signal mul_reg_n_103 : STD_LOGIC;
  signal mul_reg_n_104 : STD_LOGIC;
  signal mul_reg_n_105 : STD_LOGIC;
  signal mul_reg_n_58 : STD_LOGIC;
  signal mul_reg_n_59 : STD_LOGIC;
  signal mul_reg_n_60 : STD_LOGIC;
  signal mul_reg_n_61 : STD_LOGIC;
  signal mul_reg_n_62 : STD_LOGIC;
  signal mul_reg_n_63 : STD_LOGIC;
  signal mul_reg_n_64 : STD_LOGIC;
  signal mul_reg_n_65 : STD_LOGIC;
  signal mul_reg_n_66 : STD_LOGIC;
  signal mul_reg_n_67 : STD_LOGIC;
  signal mul_reg_n_68 : STD_LOGIC;
  signal mul_reg_n_69 : STD_LOGIC;
  signal mul_reg_n_70 : STD_LOGIC;
  signal mul_reg_n_71 : STD_LOGIC;
  signal mul_reg_n_72 : STD_LOGIC;
  signal mul_reg_n_73 : STD_LOGIC;
  signal mul_reg_n_74 : STD_LOGIC;
  signal mul_reg_n_75 : STD_LOGIC;
  signal mul_reg_n_76 : STD_LOGIC;
  signal mul_reg_n_77 : STD_LOGIC;
  signal mul_reg_n_78 : STD_LOGIC;
  signal mul_reg_n_79 : STD_LOGIC;
  signal mul_reg_n_80 : STD_LOGIC;
  signal mul_reg_n_81 : STD_LOGIC;
  signal mul_reg_n_82 : STD_LOGIC;
  signal mul_reg_n_83 : STD_LOGIC;
  signal mul_reg_n_84 : STD_LOGIC;
  signal mul_reg_n_85 : STD_LOGIC;
  signal mul_reg_n_86 : STD_LOGIC;
  signal mul_reg_n_87 : STD_LOGIC;
  signal mul_reg_n_88 : STD_LOGIC;
  signal mul_reg_n_89 : STD_LOGIC;
  signal mul_reg_n_90 : STD_LOGIC;
  signal mul_reg_n_91 : STD_LOGIC;
  signal mul_reg_n_92 : STD_LOGIC;
  signal mul_reg_n_93 : STD_LOGIC;
  signal mul_reg_n_94 : STD_LOGIC;
  signal mul_reg_n_95 : STD_LOGIC;
  signal mul_reg_n_96 : STD_LOGIC;
  signal mul_reg_n_97 : STD_LOGIC;
  signal mul_reg_n_98 : STD_LOGIC;
  signal mul_reg_n_99 : STD_LOGIC;
  signal \outNeuron[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_4__0_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_5__0_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_6__0_n_0\ : STD_LOGIC;
  signal \outNeuron[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \outNeuron[9]_i_1__0_n_0\ : STD_LOGIC;
  signal outvalid_reg_n_0 : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^raddr_reg[2]_0\ : STD_LOGIC;
  signal \raddr_reg__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal sigValid_reg_n_0 : STD_LOGIC;
  signal \sum[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[33]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[34]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[35]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[36]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[37]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[38]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[39]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[40]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[41]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[42]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[43]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[44]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[45]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[46]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[47]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[48]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[49]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[50]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[51]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[52]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[53]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[54]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[55]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[56]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[57]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[58]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[59]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[60]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[61]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[62]_i_1_n_0\ : STD_LOGIC;
  signal \sum[62]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum[62]_i_4__0_n_0\ : STD_LOGIC;
  signal \sum[62]_i_5__0_n_0\ : STD_LOGIC;
  signal \sum[62]_i_6__0_n_0\ : STD_LOGIC;
  signal \sum[63]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[63]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum[63]_i_3__6_n_0\ : STD_LOGIC;
  signal \sum[63]_i_4_n_0\ : STD_LOGIC;
  signal \sum[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_reg_n_0_[0]\ : STD_LOGIC;
  signal \sum_reg_n_0_[10]\ : STD_LOGIC;
  signal \sum_reg_n_0_[11]\ : STD_LOGIC;
  signal \sum_reg_n_0_[12]\ : STD_LOGIC;
  signal \sum_reg_n_0_[13]\ : STD_LOGIC;
  signal \sum_reg_n_0_[14]\ : STD_LOGIC;
  signal \sum_reg_n_0_[15]\ : STD_LOGIC;
  signal \sum_reg_n_0_[16]\ : STD_LOGIC;
  signal \sum_reg_n_0_[17]\ : STD_LOGIC;
  signal \sum_reg_n_0_[18]\ : STD_LOGIC;
  signal \sum_reg_n_0_[19]\ : STD_LOGIC;
  signal \sum_reg_n_0_[1]\ : STD_LOGIC;
  signal \sum_reg_n_0_[20]\ : STD_LOGIC;
  signal \sum_reg_n_0_[21]\ : STD_LOGIC;
  signal \sum_reg_n_0_[22]\ : STD_LOGIC;
  signal \sum_reg_n_0_[23]\ : STD_LOGIC;
  signal \sum_reg_n_0_[24]\ : STD_LOGIC;
  signal \sum_reg_n_0_[25]\ : STD_LOGIC;
  signal \sum_reg_n_0_[26]\ : STD_LOGIC;
  signal \sum_reg_n_0_[27]\ : STD_LOGIC;
  signal \sum_reg_n_0_[28]\ : STD_LOGIC;
  signal \sum_reg_n_0_[29]\ : STD_LOGIC;
  signal \sum_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_reg_n_0_[30]\ : STD_LOGIC;
  signal \sum_reg_n_0_[31]\ : STD_LOGIC;
  signal \sum_reg_n_0_[32]\ : STD_LOGIC;
  signal \sum_reg_n_0_[33]\ : STD_LOGIC;
  signal \sum_reg_n_0_[34]\ : STD_LOGIC;
  signal \sum_reg_n_0_[35]\ : STD_LOGIC;
  signal \sum_reg_n_0_[36]\ : STD_LOGIC;
  signal \sum_reg_n_0_[37]\ : STD_LOGIC;
  signal \sum_reg_n_0_[38]\ : STD_LOGIC;
  signal \sum_reg_n_0_[39]\ : STD_LOGIC;
  signal \sum_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_reg_n_0_[40]\ : STD_LOGIC;
  signal \sum_reg_n_0_[41]\ : STD_LOGIC;
  signal \sum_reg_n_0_[42]\ : STD_LOGIC;
  signal \sum_reg_n_0_[43]\ : STD_LOGIC;
  signal \sum_reg_n_0_[44]\ : STD_LOGIC;
  signal \sum_reg_n_0_[45]\ : STD_LOGIC;
  signal \sum_reg_n_0_[46]\ : STD_LOGIC;
  signal \sum_reg_n_0_[47]\ : STD_LOGIC;
  signal \sum_reg_n_0_[48]\ : STD_LOGIC;
  signal \sum_reg_n_0_[49]\ : STD_LOGIC;
  signal \sum_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_reg_n_0_[50]\ : STD_LOGIC;
  signal \sum_reg_n_0_[51]\ : STD_LOGIC;
  signal \sum_reg_n_0_[52]\ : STD_LOGIC;
  signal \sum_reg_n_0_[53]\ : STD_LOGIC;
  signal \sum_reg_n_0_[54]\ : STD_LOGIC;
  signal \sum_reg_n_0_[55]\ : STD_LOGIC;
  signal \sum_reg_n_0_[56]\ : STD_LOGIC;
  signal \sum_reg_n_0_[57]\ : STD_LOGIC;
  signal \sum_reg_n_0_[58]\ : STD_LOGIC;
  signal \sum_reg_n_0_[59]\ : STD_LOGIC;
  signal \sum_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_reg_n_0_[60]\ : STD_LOGIC;
  signal \sum_reg_n_0_[61]\ : STD_LOGIC;
  signal \sum_reg_n_0_[62]\ : STD_LOGIC;
  signal \sum_reg_n_0_[63]\ : STD_LOGIC;
  signal \sum_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_reg_n_0_[7]\ : STD_LOGIC;
  signal \sum_reg_n_0_[8]\ : STD_LOGIC;
  signal \sum_reg_n_0_[9]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \NLW_accumulateSum_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_biasSum_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul0__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_mul0__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_mul0__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul0_carry__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_mul_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_mul_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of accumulateSum_carry : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__9\ : label is 35;
  attribute ADDER_THRESHOLD of biasSum_carry : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul0 : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \mul0__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute ADDER_THRESHOLD of mul0_carry : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of mul_reg : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \outNeuron[0]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \outNeuron[10]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \outNeuron[11]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \outNeuron[12]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \outNeuron[13]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \outNeuron[14]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \outNeuron[15]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \outNeuron[16]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \outNeuron[17]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \outNeuron[18]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \outNeuron[19]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \outNeuron[1]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \outNeuron[20]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \outNeuron[21]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \outNeuron[22]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \outNeuron[23]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \outNeuron[24]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \outNeuron[25]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \outNeuron[26]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \outNeuron[27]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \outNeuron[28]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \outNeuron[29]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \outNeuron[2]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \outNeuron[30]_i_2__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \outNeuron[3]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \outNeuron[4]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \outNeuron[5]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \outNeuron[6]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \outNeuron[7]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \outNeuron[8]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \outNeuron[9]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \raddr[3]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \raddr[4]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \sum[63]_i_4\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__0\ : label is "soft_lutpair45";
begin
  \raddr_reg[2]_0\ <= \^raddr_reg[2]_0\;
WBram: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized0\
     port map (
      B(14) => WBram_n_0,
      B(13) => WBram_n_1,
      B(12) => WBram_n_2,
      B(11) => WBram_n_3,
      B(10) => WBram_n_4,
      B(9) => WBram_n_5,
      B(8) => WBram_n_6,
      B(7) => WBram_n_7,
      B(6) => WBram_n_8,
      B(5) => WBram_n_9,
      B(4) => WBram_n_10,
      B(3) => WBram_n_11,
      B(2) => WBram_n_12,
      B(1) => WBram_n_13,
      B(0) => WBram_n_14,
      Q(31 downto 0) => Q(31 downto 0),
      S_AXI_ACLK => S_AXI_ACLK,
      dout0(16) => WBram_n_15,
      dout0(15) => WBram_n_16,
      dout0(14) => WBram_n_17,
      dout0(13) => WBram_n_18,
      dout0(12) => WBram_n_19,
      dout0(11) => WBram_n_20,
      dout0(10) => WBram_n_21,
      dout0(9) => WBram_n_22,
      dout0(8) => WBram_n_23,
      dout0(7) => WBram_n_24,
      dout0(6) => WBram_n_25,
      dout0(5) => WBram_n_26,
      dout0(4) => WBram_n_27,
      dout0(3) => WBram_n_28,
      dout0(2) => WBram_n_29,
      dout0(1) => WBram_n_30,
      dout0(0) => WBram_n_31,
      \mul_reg__0\(0) => \waddr_reg[3]_0\(0),
      \mul_reg__0_0\(3) => \waddr_reg_n_0_[3]\,
      \mul_reg__0_0\(2) => \waddr_reg_n_0_[2]\,
      \mul_reg__0_0\(1) => \waddr_reg_n_0_[1]\,
      \mul_reg__0_0\(0) => \waddr_reg_n_0_[0]\,
      \mul_reg__0_1\(3 downto 0) => raddr_reg(3 downto 0)
    );
accumulateSum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => accumulateSum_carry_n_0,
      CO(2) => accumulateSum_carry_n_1,
      CO(1) => accumulateSum_carry_n_2,
      CO(0) => accumulateSum_carry_n_3,
      CYINIT => '0',
      DI(3) => \mul_reg[3]__0_n_0\,
      DI(2) => \mul_reg[2]__0_n_0\,
      DI(1) => \mul_reg[1]__0_n_0\,
      DI(0) => \mul_reg[0]__0_n_0\,
      O(3) => accumulateSum_carry_n_4,
      O(2) => accumulateSum_carry_n_5,
      O(1) => accumulateSum_carry_n_6,
      O(0) => accumulateSum_carry_n_7,
      S(3) => \accumulateSum_carry_i_1__0_n_0\,
      S(2) => \accumulateSum_carry_i_2__0_n_0\,
      S(1) => \accumulateSum_carry_i_3__0_n_0\,
      S(0) => \accumulateSum_carry_i_4__0_n_0\
    );
\accumulateSum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => accumulateSum_carry_n_0,
      CO(3) => \accumulateSum_carry__0_n_0\,
      CO(2) => \accumulateSum_carry__0_n_1\,
      CO(1) => \accumulateSum_carry__0_n_2\,
      CO(0) => \accumulateSum_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[7]__0_n_0\,
      DI(2) => \mul_reg[6]__0_n_0\,
      DI(1) => \mul_reg[5]__0_n_0\,
      DI(0) => \mul_reg[4]__0_n_0\,
      O(3) => \accumulateSum_carry__0_n_4\,
      O(2) => \accumulateSum_carry__0_n_5\,
      O(1) => \accumulateSum_carry__0_n_6\,
      O(0) => \accumulateSum_carry__0_n_7\,
      S(3) => \accumulateSum_carry__0_i_1__0_n_0\,
      S(2) => \accumulateSum_carry__0_i_2__0_n_0\,
      S(1) => \accumulateSum_carry__0_i_3__0_n_0\,
      S(0) => \accumulateSum_carry__0_i_4__0_n_0\
    );
\accumulateSum_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[7]__0_n_0\,
      I1 => \sum_reg_n_0_[7]\,
      O => \accumulateSum_carry__0_i_1__0_n_0\
    );
\accumulateSum_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[6]__0_n_0\,
      I1 => \sum_reg_n_0_[6]\,
      O => \accumulateSum_carry__0_i_2__0_n_0\
    );
\accumulateSum_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[5]__0_n_0\,
      I1 => \sum_reg_n_0_[5]\,
      O => \accumulateSum_carry__0_i_3__0_n_0\
    );
\accumulateSum_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[4]__0_n_0\,
      I1 => \sum_reg_n_0_[4]\,
      O => \accumulateSum_carry__0_i_4__0_n_0\
    );
\accumulateSum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__0_n_0\,
      CO(3) => \accumulateSum_carry__1_n_0\,
      CO(2) => \accumulateSum_carry__1_n_1\,
      CO(1) => \accumulateSum_carry__1_n_2\,
      CO(0) => \accumulateSum_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[11]__0_n_0\,
      DI(2) => \mul_reg[10]__0_n_0\,
      DI(1) => \mul_reg[9]__0_n_0\,
      DI(0) => \mul_reg[8]__0_n_0\,
      O(3) => \accumulateSum_carry__1_n_4\,
      O(2) => \accumulateSum_carry__1_n_5\,
      O(1) => \accumulateSum_carry__1_n_6\,
      O(0) => \accumulateSum_carry__1_n_7\,
      S(3) => \accumulateSum_carry__1_i_1__0_n_0\,
      S(2) => \accumulateSum_carry__1_i_2__0_n_0\,
      S(1) => \accumulateSum_carry__1_i_3__0_n_0\,
      S(0) => \accumulateSum_carry__1_i_4__0_n_0\
    );
\accumulateSum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__9_n_0\,
      CO(3) => \accumulateSum_carry__10_n_0\,
      CO(2) => \accumulateSum_carry__10_n_1\,
      CO(1) => \accumulateSum_carry__10_n_2\,
      CO(0) => \accumulateSum_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(47 downto 44),
      O(3) => \accumulateSum_carry__10_n_4\,
      O(2) => \accumulateSum_carry__10_n_5\,
      O(1) => \accumulateSum_carry__10_n_6\,
      O(0) => \accumulateSum_carry__10_n_7\,
      S(3) => \accumulateSum_carry__10_i_1__0_n_0\,
      S(2) => \accumulateSum_carry__10_i_2__0_n_0\,
      S(1) => \accumulateSum_carry__10_i_3__0_n_0\,
      S(0) => \accumulateSum_carry__10_i_4__0_n_0\
    );
\accumulateSum_carry__10_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(47),
      I1 => \sum_reg_n_0_[47]\,
      O => \accumulateSum_carry__10_i_1__0_n_0\
    );
\accumulateSum_carry__10_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(46),
      I1 => \sum_reg_n_0_[46]\,
      O => \accumulateSum_carry__10_i_2__0_n_0\
    );
\accumulateSum_carry__10_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(45),
      I1 => \sum_reg_n_0_[45]\,
      O => \accumulateSum_carry__10_i_3__0_n_0\
    );
\accumulateSum_carry__10_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(44),
      I1 => \sum_reg_n_0_[44]\,
      O => \accumulateSum_carry__10_i_4__0_n_0\
    );
\accumulateSum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__10_n_0\,
      CO(3) => \accumulateSum_carry__11_n_0\,
      CO(2) => \accumulateSum_carry__11_n_1\,
      CO(1) => \accumulateSum_carry__11_n_2\,
      CO(0) => \accumulateSum_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(51 downto 48),
      O(3) => \accumulateSum_carry__11_n_4\,
      O(2) => \accumulateSum_carry__11_n_5\,
      O(1) => \accumulateSum_carry__11_n_6\,
      O(0) => \accumulateSum_carry__11_n_7\,
      S(3) => \accumulateSum_carry__11_i_1__0_n_0\,
      S(2) => \accumulateSum_carry__11_i_2__0_n_0\,
      S(1) => \accumulateSum_carry__11_i_3__0_n_0\,
      S(0) => \accumulateSum_carry__11_i_4__0_n_0\
    );
\accumulateSum_carry__11_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(51),
      I1 => \sum_reg_n_0_[51]\,
      O => \accumulateSum_carry__11_i_1__0_n_0\
    );
\accumulateSum_carry__11_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(50),
      I1 => \sum_reg_n_0_[50]\,
      O => \accumulateSum_carry__11_i_2__0_n_0\
    );
\accumulateSum_carry__11_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(49),
      I1 => \sum_reg_n_0_[49]\,
      O => \accumulateSum_carry__11_i_3__0_n_0\
    );
\accumulateSum_carry__11_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(48),
      I1 => \sum_reg_n_0_[48]\,
      O => \accumulateSum_carry__11_i_4__0_n_0\
    );
\accumulateSum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__11_n_0\,
      CO(3) => \accumulateSum_carry__12_n_0\,
      CO(2) => \accumulateSum_carry__12_n_1\,
      CO(1) => \accumulateSum_carry__12_n_2\,
      CO(0) => \accumulateSum_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(55 downto 52),
      O(3) => \accumulateSum_carry__12_n_4\,
      O(2) => \accumulateSum_carry__12_n_5\,
      O(1) => \accumulateSum_carry__12_n_6\,
      O(0) => \accumulateSum_carry__12_n_7\,
      S(3) => \accumulateSum_carry__12_i_1__0_n_0\,
      S(2) => \accumulateSum_carry__12_i_2__0_n_0\,
      S(1) => \accumulateSum_carry__12_i_3__0_n_0\,
      S(0) => \accumulateSum_carry__12_i_4__0_n_0\
    );
\accumulateSum_carry__12_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(55),
      I1 => \sum_reg_n_0_[55]\,
      O => \accumulateSum_carry__12_i_1__0_n_0\
    );
\accumulateSum_carry__12_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(54),
      I1 => \sum_reg_n_0_[54]\,
      O => \accumulateSum_carry__12_i_2__0_n_0\
    );
\accumulateSum_carry__12_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(53),
      I1 => \sum_reg_n_0_[53]\,
      O => \accumulateSum_carry__12_i_3__0_n_0\
    );
\accumulateSum_carry__12_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(52),
      I1 => \sum_reg_n_0_[52]\,
      O => \accumulateSum_carry__12_i_4__0_n_0\
    );
\accumulateSum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__12_n_0\,
      CO(3) => \accumulateSum_carry__13_n_0\,
      CO(2) => \accumulateSum_carry__13_n_1\,
      CO(1) => \accumulateSum_carry__13_n_2\,
      CO(0) => \accumulateSum_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(59 downto 56),
      O(3) => \accumulateSum_carry__13_n_4\,
      O(2) => \accumulateSum_carry__13_n_5\,
      O(1) => \accumulateSum_carry__13_n_6\,
      O(0) => \accumulateSum_carry__13_n_7\,
      S(3) => \accumulateSum_carry__13_i_1__0_n_0\,
      S(2) => \accumulateSum_carry__13_i_2__0_n_0\,
      S(1) => \accumulateSum_carry__13_i_3__0_n_0\,
      S(0) => \accumulateSum_carry__13_i_4__0_n_0\
    );
\accumulateSum_carry__13_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(59),
      I1 => \sum_reg_n_0_[59]\,
      O => \accumulateSum_carry__13_i_1__0_n_0\
    );
\accumulateSum_carry__13_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(58),
      I1 => \sum_reg_n_0_[58]\,
      O => \accumulateSum_carry__13_i_2__0_n_0\
    );
\accumulateSum_carry__13_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(57),
      I1 => \sum_reg_n_0_[57]\,
      O => \accumulateSum_carry__13_i_3__0_n_0\
    );
\accumulateSum_carry__13_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(56),
      I1 => \sum_reg_n_0_[56]\,
      O => \accumulateSum_carry__13_i_4__0_n_0\
    );
\accumulateSum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__13_n_0\,
      CO(3) => \NLW_accumulateSum_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \accumulateSum_carry__14_n_1\,
      CO(1) => \accumulateSum_carry__14_n_2\,
      CO(0) => \accumulateSum_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \mul_reg__2\(62 downto 60),
      O(3) => \accumulateSum_carry__14_n_4\,
      O(2) => \accumulateSum_carry__14_n_5\,
      O(1) => \accumulateSum_carry__14_n_6\,
      O(0) => \accumulateSum_carry__14_n_7\,
      S(3) => \accumulateSum_carry__14_i_1__0_n_0\,
      S(2) => \accumulateSum_carry__14_i_2__0_n_0\,
      S(1) => \accumulateSum_carry__14_i_3__0_n_0\,
      S(0) => \accumulateSum_carry__14_i_4__0_n_0\
    );
\accumulateSum_carry__14_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(63),
      I1 => \sum_reg_n_0_[63]\,
      O => \accumulateSum_carry__14_i_1__0_n_0\
    );
\accumulateSum_carry__14_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(62),
      I1 => \sum_reg_n_0_[62]\,
      O => \accumulateSum_carry__14_i_2__0_n_0\
    );
\accumulateSum_carry__14_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(61),
      I1 => \sum_reg_n_0_[61]\,
      O => \accumulateSum_carry__14_i_3__0_n_0\
    );
\accumulateSum_carry__14_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(60),
      I1 => \sum_reg_n_0_[60]\,
      O => \accumulateSum_carry__14_i_4__0_n_0\
    );
\accumulateSum_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[11]__0_n_0\,
      I1 => \sum_reg_n_0_[11]\,
      O => \accumulateSum_carry__1_i_1__0_n_0\
    );
\accumulateSum_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[10]__0_n_0\,
      I1 => \sum_reg_n_0_[10]\,
      O => \accumulateSum_carry__1_i_2__0_n_0\
    );
\accumulateSum_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[9]__0_n_0\,
      I1 => \sum_reg_n_0_[9]\,
      O => \accumulateSum_carry__1_i_3__0_n_0\
    );
\accumulateSum_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[8]__0_n_0\,
      I1 => \sum_reg_n_0_[8]\,
      O => \accumulateSum_carry__1_i_4__0_n_0\
    );
\accumulateSum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__1_n_0\,
      CO(3) => \accumulateSum_carry__2_n_0\,
      CO(2) => \accumulateSum_carry__2_n_1\,
      CO(1) => \accumulateSum_carry__2_n_2\,
      CO(0) => \accumulateSum_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[15]__0_n_0\,
      DI(2) => \mul_reg[14]__0_n_0\,
      DI(1) => \mul_reg[13]__0_n_0\,
      DI(0) => \mul_reg[12]__0_n_0\,
      O(3) => \accumulateSum_carry__2_n_4\,
      O(2) => \accumulateSum_carry__2_n_5\,
      O(1) => \accumulateSum_carry__2_n_6\,
      O(0) => \accumulateSum_carry__2_n_7\,
      S(3) => \accumulateSum_carry__2_i_1__0_n_0\,
      S(2) => \accumulateSum_carry__2_i_2__0_n_0\,
      S(1) => \accumulateSum_carry__2_i_3__0_n_0\,
      S(0) => \accumulateSum_carry__2_i_4__0_n_0\
    );
\accumulateSum_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[15]__0_n_0\,
      I1 => \sum_reg_n_0_[15]\,
      O => \accumulateSum_carry__2_i_1__0_n_0\
    );
\accumulateSum_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[14]__0_n_0\,
      I1 => \sum_reg_n_0_[14]\,
      O => \accumulateSum_carry__2_i_2__0_n_0\
    );
\accumulateSum_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[13]__0_n_0\,
      I1 => \sum_reg_n_0_[13]\,
      O => \accumulateSum_carry__2_i_3__0_n_0\
    );
\accumulateSum_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[12]__0_n_0\,
      I1 => \sum_reg_n_0_[12]\,
      O => \accumulateSum_carry__2_i_4__0_n_0\
    );
\accumulateSum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__2_n_0\,
      CO(3) => \accumulateSum_carry__3_n_0\,
      CO(2) => \accumulateSum_carry__3_n_1\,
      CO(1) => \accumulateSum_carry__3_n_2\,
      CO(0) => \accumulateSum_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(19 downto 16),
      O(3) => \accumulateSum_carry__3_n_4\,
      O(2) => \accumulateSum_carry__3_n_5\,
      O(1) => \accumulateSum_carry__3_n_6\,
      O(0) => \accumulateSum_carry__3_n_7\,
      S(3) => \accumulateSum_carry__3_i_1__0_n_0\,
      S(2) => \accumulateSum_carry__3_i_2__0_n_0\,
      S(1) => \accumulateSum_carry__3_i_3__0_n_0\,
      S(0) => \accumulateSum_carry__3_i_4__0_n_0\
    );
\accumulateSum_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(19),
      I1 => \sum_reg_n_0_[19]\,
      O => \accumulateSum_carry__3_i_1__0_n_0\
    );
\accumulateSum_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(18),
      I1 => \sum_reg_n_0_[18]\,
      O => \accumulateSum_carry__3_i_2__0_n_0\
    );
\accumulateSum_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(17),
      I1 => \sum_reg_n_0_[17]\,
      O => \accumulateSum_carry__3_i_3__0_n_0\
    );
\accumulateSum_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(16),
      I1 => \sum_reg_n_0_[16]\,
      O => \accumulateSum_carry__3_i_4__0_n_0\
    );
\accumulateSum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__3_n_0\,
      CO(3) => \accumulateSum_carry__4_n_0\,
      CO(2) => \accumulateSum_carry__4_n_1\,
      CO(1) => \accumulateSum_carry__4_n_2\,
      CO(0) => \accumulateSum_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(23 downto 20),
      O(3) => \accumulateSum_carry__4_n_4\,
      O(2) => \accumulateSum_carry__4_n_5\,
      O(1) => \accumulateSum_carry__4_n_6\,
      O(0) => \accumulateSum_carry__4_n_7\,
      S(3) => \accumulateSum_carry__4_i_1__0_n_0\,
      S(2) => \accumulateSum_carry__4_i_2__0_n_0\,
      S(1) => \accumulateSum_carry__4_i_3__0_n_0\,
      S(0) => \accumulateSum_carry__4_i_4__0_n_0\
    );
\accumulateSum_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(23),
      I1 => \sum_reg_n_0_[23]\,
      O => \accumulateSum_carry__4_i_1__0_n_0\
    );
\accumulateSum_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(22),
      I1 => \sum_reg_n_0_[22]\,
      O => \accumulateSum_carry__4_i_2__0_n_0\
    );
\accumulateSum_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(21),
      I1 => \sum_reg_n_0_[21]\,
      O => \accumulateSum_carry__4_i_3__0_n_0\
    );
\accumulateSum_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(20),
      I1 => \sum_reg_n_0_[20]\,
      O => \accumulateSum_carry__4_i_4__0_n_0\
    );
\accumulateSum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__4_n_0\,
      CO(3) => \accumulateSum_carry__5_n_0\,
      CO(2) => \accumulateSum_carry__5_n_1\,
      CO(1) => \accumulateSum_carry__5_n_2\,
      CO(0) => \accumulateSum_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(27 downto 24),
      O(3) => \accumulateSum_carry__5_n_4\,
      O(2) => \accumulateSum_carry__5_n_5\,
      O(1) => \accumulateSum_carry__5_n_6\,
      O(0) => \accumulateSum_carry__5_n_7\,
      S(3) => \accumulateSum_carry__5_i_1__0_n_0\,
      S(2) => \accumulateSum_carry__5_i_2__0_n_0\,
      S(1) => \accumulateSum_carry__5_i_3__0_n_0\,
      S(0) => \accumulateSum_carry__5_i_4__0_n_0\
    );
\accumulateSum_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(27),
      I1 => \sum_reg_n_0_[27]\,
      O => \accumulateSum_carry__5_i_1__0_n_0\
    );
\accumulateSum_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(26),
      I1 => \sum_reg_n_0_[26]\,
      O => \accumulateSum_carry__5_i_2__0_n_0\
    );
\accumulateSum_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(25),
      I1 => \sum_reg_n_0_[25]\,
      O => \accumulateSum_carry__5_i_3__0_n_0\
    );
\accumulateSum_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(24),
      I1 => \sum_reg_n_0_[24]\,
      O => \accumulateSum_carry__5_i_4__0_n_0\
    );
\accumulateSum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__5_n_0\,
      CO(3) => \accumulateSum_carry__6_n_0\,
      CO(2) => \accumulateSum_carry__6_n_1\,
      CO(1) => \accumulateSum_carry__6_n_2\,
      CO(0) => \accumulateSum_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(31 downto 28),
      O(3) => \accumulateSum_carry__6_n_4\,
      O(2) => \accumulateSum_carry__6_n_5\,
      O(1) => \accumulateSum_carry__6_n_6\,
      O(0) => \accumulateSum_carry__6_n_7\,
      S(3) => \accumulateSum_carry__6_i_1__0_n_0\,
      S(2) => \accumulateSum_carry__6_i_2__0_n_0\,
      S(1) => \accumulateSum_carry__6_i_3__0_n_0\,
      S(0) => \accumulateSum_carry__6_i_4__0_n_0\
    );
\accumulateSum_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(31),
      I1 => \sum_reg_n_0_[31]\,
      O => \accumulateSum_carry__6_i_1__0_n_0\
    );
\accumulateSum_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(30),
      I1 => \sum_reg_n_0_[30]\,
      O => \accumulateSum_carry__6_i_2__0_n_0\
    );
\accumulateSum_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(29),
      I1 => \sum_reg_n_0_[29]\,
      O => \accumulateSum_carry__6_i_3__0_n_0\
    );
\accumulateSum_carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(28),
      I1 => \sum_reg_n_0_[28]\,
      O => \accumulateSum_carry__6_i_4__0_n_0\
    );
\accumulateSum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__6_n_0\,
      CO(3) => \accumulateSum_carry__7_n_0\,
      CO(2) => \accumulateSum_carry__7_n_1\,
      CO(1) => \accumulateSum_carry__7_n_2\,
      CO(0) => \accumulateSum_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(35 downto 32),
      O(3) => \accumulateSum_carry__7_n_4\,
      O(2) => \accumulateSum_carry__7_n_5\,
      O(1) => \accumulateSum_carry__7_n_6\,
      O(0) => \accumulateSum_carry__7_n_7\,
      S(3) => \accumulateSum_carry__7_i_1__0_n_0\,
      S(2) => \accumulateSum_carry__7_i_2__0_n_0\,
      S(1) => \accumulateSum_carry__7_i_3__0_n_0\,
      S(0) => \accumulateSum_carry__7_i_4__0_n_0\
    );
\accumulateSum_carry__7_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(35),
      I1 => \sum_reg_n_0_[35]\,
      O => \accumulateSum_carry__7_i_1__0_n_0\
    );
\accumulateSum_carry__7_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(34),
      I1 => \sum_reg_n_0_[34]\,
      O => \accumulateSum_carry__7_i_2__0_n_0\
    );
\accumulateSum_carry__7_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(33),
      I1 => \sum_reg_n_0_[33]\,
      O => \accumulateSum_carry__7_i_3__0_n_0\
    );
\accumulateSum_carry__7_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(32),
      I1 => \sum_reg_n_0_[32]\,
      O => \accumulateSum_carry__7_i_4__0_n_0\
    );
\accumulateSum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__7_n_0\,
      CO(3) => \accumulateSum_carry__8_n_0\,
      CO(2) => \accumulateSum_carry__8_n_1\,
      CO(1) => \accumulateSum_carry__8_n_2\,
      CO(0) => \accumulateSum_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(39 downto 36),
      O(3) => \accumulateSum_carry__8_n_4\,
      O(2) => \accumulateSum_carry__8_n_5\,
      O(1) => \accumulateSum_carry__8_n_6\,
      O(0) => \accumulateSum_carry__8_n_7\,
      S(3) => \accumulateSum_carry__8_i_1__0_n_0\,
      S(2) => \accumulateSum_carry__8_i_2__0_n_0\,
      S(1) => \accumulateSum_carry__8_i_3__0_n_0\,
      S(0) => \accumulateSum_carry__8_i_4__0_n_0\
    );
\accumulateSum_carry__8_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(39),
      I1 => \sum_reg_n_0_[39]\,
      O => \accumulateSum_carry__8_i_1__0_n_0\
    );
\accumulateSum_carry__8_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(38),
      I1 => \sum_reg_n_0_[38]\,
      O => \accumulateSum_carry__8_i_2__0_n_0\
    );
\accumulateSum_carry__8_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(37),
      I1 => \sum_reg_n_0_[37]\,
      O => \accumulateSum_carry__8_i_3__0_n_0\
    );
\accumulateSum_carry__8_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(36),
      I1 => \sum_reg_n_0_[36]\,
      O => \accumulateSum_carry__8_i_4__0_n_0\
    );
\accumulateSum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__8_n_0\,
      CO(3) => \accumulateSum_carry__9_n_0\,
      CO(2) => \accumulateSum_carry__9_n_1\,
      CO(1) => \accumulateSum_carry__9_n_2\,
      CO(0) => \accumulateSum_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(43 downto 40),
      O(3) => \accumulateSum_carry__9_n_4\,
      O(2) => \accumulateSum_carry__9_n_5\,
      O(1) => \accumulateSum_carry__9_n_6\,
      O(0) => \accumulateSum_carry__9_n_7\,
      S(3) => \accumulateSum_carry__9_i_1__0_n_0\,
      S(2) => \accumulateSum_carry__9_i_2__0_n_0\,
      S(1) => \accumulateSum_carry__9_i_3__0_n_0\,
      S(0) => \accumulateSum_carry__9_i_4__0_n_0\
    );
\accumulateSum_carry__9_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(43),
      I1 => \sum_reg_n_0_[43]\,
      O => \accumulateSum_carry__9_i_1__0_n_0\
    );
\accumulateSum_carry__9_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(42),
      I1 => \sum_reg_n_0_[42]\,
      O => \accumulateSum_carry__9_i_2__0_n_0\
    );
\accumulateSum_carry__9_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(41),
      I1 => \sum_reg_n_0_[41]\,
      O => \accumulateSum_carry__9_i_3__0_n_0\
    );
\accumulateSum_carry__9_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(40),
      I1 => \sum_reg_n_0_[40]\,
      O => \accumulateSum_carry__9_i_4__0_n_0\
    );
\accumulateSum_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[3]__0_n_0\,
      I1 => \sum_reg_n_0_[3]\,
      O => \accumulateSum_carry_i_1__0_n_0\
    );
\accumulateSum_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[2]__0_n_0\,
      I1 => \sum_reg_n_0_[2]\,
      O => \accumulateSum_carry_i_2__0_n_0\
    );
\accumulateSum_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[1]__0_n_0\,
      I1 => \sum_reg_n_0_[1]\,
      O => \accumulateSum_carry_i_3__0_n_0\
    );
\accumulateSum_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[0]__0_n_0\,
      I1 => \sum_reg_n_0_[0]\,
      O => \accumulateSum_carry_i_4__0_n_0\
    );
biasSum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => biasSum_carry_n_0,
      CO(2) => biasSum_carry_n_1,
      CO(1) => biasSum_carry_n_2,
      CO(0) => biasSum_carry_n_3,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => biasSum_carry_n_4,
      O(2) => biasSum_carry_n_5,
      O(1) => biasSum_carry_n_6,
      O(0) => biasSum_carry_n_7,
      S(3) => \biasSum_carry_i_1__0_n_0\,
      S(2) => \biasSum_carry_i_2__0_n_0\,
      S(1) => \biasSum_carry_i_3__0_n_0\,
      S(0) => \biasSum_carry_i_4__0_n_0\
    );
\biasSum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => biasSum_carry_n_0,
      CO(3) => \biasSum_carry__0_n_0\,
      CO(2) => \biasSum_carry__0_n_1\,
      CO(1) => \biasSum_carry__0_n_2\,
      CO(0) => \biasSum_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__0_n_4\,
      O(2) => \biasSum_carry__0_n_5\,
      O(1) => \biasSum_carry__0_n_6\,
      O(0) => \biasSum_carry__0_n_7\,
      S(3) => \biasSum_carry__0_i_1__0_n_0\,
      S(2) => \biasSum_carry__0_i_2__0_n_0\,
      S(1) => \biasSum_carry__0_i_3__0_n_0\,
      S(0) => \biasSum_carry__0_i_4__0_n_0\
    );
\biasSum_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[7]\,
      O => \biasSum_carry__0_i_1__0_n_0\
    );
\biasSum_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[6]\,
      O => \biasSum_carry__0_i_2__0_n_0\
    );
\biasSum_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[5]\,
      O => \biasSum_carry__0_i_3__0_n_0\
    );
\biasSum_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[4]\,
      O => \biasSum_carry__0_i_4__0_n_0\
    );
\biasSum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__0_n_0\,
      CO(3) => \biasSum_carry__1_n_0\,
      CO(2) => \biasSum_carry__1_n_1\,
      CO(1) => \biasSum_carry__1_n_2\,
      CO(0) => \biasSum_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__1_n_4\,
      O(2) => \biasSum_carry__1_n_5\,
      O(1) => \biasSum_carry__1_n_6\,
      O(0) => \biasSum_carry__1_n_7\,
      S(3) => \biasSum_carry__1_i_1__0_n_0\,
      S(2) => \biasSum_carry__1_i_2__0_n_0\,
      S(1) => \biasSum_carry__1_i_3__0_n_0\,
      S(0) => \biasSum_carry__1_i_4__0_n_0\
    );
\biasSum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__9_n_0\,
      CO(3) => \biasSum_carry__10_n_0\,
      CO(2) => \biasSum_carry__10_n_1\,
      CO(1) => \biasSum_carry__10_n_2\,
      CO(0) => \biasSum_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[46]\,
      DI(1) => \bias_reg_n_0_[45]\,
      DI(0) => \bias_reg_n_0_[44]\,
      O(3) => \biasSum_carry__10_n_4\,
      O(2) => \biasSum_carry__10_n_5\,
      O(1) => \biasSum_carry__10_n_6\,
      O(0) => \biasSum_carry__10_n_7\,
      S(3) => \biasSum_carry__10_i_1__0_n_0\,
      S(2) => \biasSum_carry__10_i_2__0_n_0\,
      S(1) => \biasSum_carry__10_i_3__0_n_0\,
      S(0) => \biasSum_carry__10_i_4__0_n_0\
    );
\biasSum_carry__10_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[47]\,
      O => \biasSum_carry__10_i_1__0_n_0\
    );
\biasSum_carry__10_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[46]\,
      I1 => \sum_reg_n_0_[46]\,
      O => \biasSum_carry__10_i_2__0_n_0\
    );
\biasSum_carry__10_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[45]\,
      I1 => \sum_reg_n_0_[45]\,
      O => \biasSum_carry__10_i_3__0_n_0\
    );
\biasSum_carry__10_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[44]\,
      I1 => \sum_reg_n_0_[44]\,
      O => \biasSum_carry__10_i_4__0_n_0\
    );
\biasSum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__10_n_0\,
      CO(3) => \biasSum_carry__11_n_0\,
      CO(2) => \biasSum_carry__11_n_1\,
      CO(1) => \biasSum_carry__11_n_2\,
      CO(0) => \biasSum_carry__11_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__11_n_4\,
      O(2) => \biasSum_carry__11_n_5\,
      O(1) => \biasSum_carry__11_n_6\,
      O(0) => \biasSum_carry__11_n_7\,
      S(3) => \biasSum_carry__11_i_1__0_n_0\,
      S(2) => \biasSum_carry__11_i_2__0_n_0\,
      S(1) => \biasSum_carry__11_i_3__0_n_0\,
      S(0) => \biasSum_carry__11_i_4__0_n_0\
    );
\biasSum_carry__11_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[51]\,
      O => \biasSum_carry__11_i_1__0_n_0\
    );
\biasSum_carry__11_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[50]\,
      O => \biasSum_carry__11_i_2__0_n_0\
    );
\biasSum_carry__11_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[49]\,
      O => \biasSum_carry__11_i_3__0_n_0\
    );
\biasSum_carry__11_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[48]\,
      O => \biasSum_carry__11_i_4__0_n_0\
    );
\biasSum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__11_n_0\,
      CO(3) => \biasSum_carry__12_n_0\,
      CO(2) => \biasSum_carry__12_n_1\,
      CO(1) => \biasSum_carry__12_n_2\,
      CO(0) => \biasSum_carry__12_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__12_n_4\,
      O(2) => \biasSum_carry__12_n_5\,
      O(1) => \biasSum_carry__12_n_6\,
      O(0) => \biasSum_carry__12_n_7\,
      S(3) => \biasSum_carry__12_i_1__0_n_0\,
      S(2) => \biasSum_carry__12_i_2__0_n_0\,
      S(1) => \biasSum_carry__12_i_3__0_n_0\,
      S(0) => \biasSum_carry__12_i_4__0_n_0\
    );
\biasSum_carry__12_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[55]\,
      O => \biasSum_carry__12_i_1__0_n_0\
    );
\biasSum_carry__12_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[54]\,
      O => \biasSum_carry__12_i_2__0_n_0\
    );
\biasSum_carry__12_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[53]\,
      O => \biasSum_carry__12_i_3__0_n_0\
    );
\biasSum_carry__12_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[52]\,
      O => \biasSum_carry__12_i_4__0_n_0\
    );
\biasSum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__12_n_0\,
      CO(3) => \biasSum_carry__13_n_0\,
      CO(2) => \biasSum_carry__13_n_1\,
      CO(1) => \biasSum_carry__13_n_2\,
      CO(0) => \biasSum_carry__13_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__13_n_4\,
      O(2) => \biasSum_carry__13_n_5\,
      O(1) => \biasSum_carry__13_n_6\,
      O(0) => \biasSum_carry__13_n_7\,
      S(3) => \biasSum_carry__13_i_1__0_n_0\,
      S(2) => \biasSum_carry__13_i_2__0_n_0\,
      S(1) => \biasSum_carry__13_i_3__0_n_0\,
      S(0) => \biasSum_carry__13_i_4__0_n_0\
    );
\biasSum_carry__13_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[59]\,
      O => \biasSum_carry__13_i_1__0_n_0\
    );
\biasSum_carry__13_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[58]\,
      O => \biasSum_carry__13_i_2__0_n_0\
    );
\biasSum_carry__13_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[57]\,
      O => \biasSum_carry__13_i_3__0_n_0\
    );
\biasSum_carry__13_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[56]\,
      O => \biasSum_carry__13_i_4__0_n_0\
    );
\biasSum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__13_n_0\,
      CO(3) => \NLW_biasSum_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \biasSum_carry__14_n_1\,
      CO(1) => \biasSum_carry__14_n_2\,
      CO(0) => \biasSum_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__14_n_4\,
      O(2) => \biasSum_carry__14_n_5\,
      O(1) => \biasSum_carry__14_n_6\,
      O(0) => \biasSum_carry__14_n_7\,
      S(3) => \biasSum_carry__14_i_1__0_n_0\,
      S(2) => \biasSum_carry__14_i_2__0_n_0\,
      S(1) => \biasSum_carry__14_i_3__0_n_0\,
      S(0) => \biasSum_carry__14_i_4__0_n_0\
    );
\biasSum_carry__14_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \biasSum_carry__14_i_1__0_n_0\
    );
\biasSum_carry__14_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[62]\,
      O => \biasSum_carry__14_i_2__0_n_0\
    );
\biasSum_carry__14_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[61]\,
      O => \biasSum_carry__14_i_3__0_n_0\
    );
\biasSum_carry__14_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[60]\,
      O => \biasSum_carry__14_i_4__0_n_0\
    );
\biasSum_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[11]\,
      O => \biasSum_carry__1_i_1__0_n_0\
    );
\biasSum_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[10]\,
      O => \biasSum_carry__1_i_2__0_n_0\
    );
\biasSum_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[9]\,
      O => \biasSum_carry__1_i_3__0_n_0\
    );
\biasSum_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[8]\,
      O => \biasSum_carry__1_i_4__0_n_0\
    );
\biasSum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__1_n_0\,
      CO(3) => \biasSum_carry__2_n_0\,
      CO(2) => \biasSum_carry__2_n_1\,
      CO(1) => \biasSum_carry__2_n_2\,
      CO(0) => \biasSum_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__2_n_4\,
      O(2) => \biasSum_carry__2_n_5\,
      O(1) => \biasSum_carry__2_n_6\,
      O(0) => \biasSum_carry__2_n_7\,
      S(3) => \biasSum_carry__2_i_1__0_n_0\,
      S(2) => \biasSum_carry__2_i_2__0_n_0\,
      S(1) => \biasSum_carry__2_i_3__0_n_0\,
      S(0) => \biasSum_carry__2_i_4__0_n_0\
    );
\biasSum_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[15]\,
      O => \biasSum_carry__2_i_1__0_n_0\
    );
\biasSum_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[14]\,
      O => \biasSum_carry__2_i_2__0_n_0\
    );
\biasSum_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[13]\,
      O => \biasSum_carry__2_i_3__0_n_0\
    );
\biasSum_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[12]\,
      O => \biasSum_carry__2_i_4__0_n_0\
    );
\biasSum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__2_n_0\,
      CO(3) => \biasSum_carry__3_n_0\,
      CO(2) => \biasSum_carry__3_n_1\,
      CO(1) => \biasSum_carry__3_n_2\,
      CO(0) => \biasSum_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[19]\,
      DI(2) => \bias_reg_n_0_[18]\,
      DI(1) => \bias_reg_n_0_[17]\,
      DI(0) => \bias_reg_n_0_[16]\,
      O(3) => \biasSum_carry__3_n_4\,
      O(2) => \biasSum_carry__3_n_5\,
      O(1) => \biasSum_carry__3_n_6\,
      O(0) => \biasSum_carry__3_n_7\,
      S(3) => \biasSum_carry__3_i_1__0_n_0\,
      S(2) => \biasSum_carry__3_i_2__0_n_0\,
      S(1) => \biasSum_carry__3_i_3__0_n_0\,
      S(0) => \biasSum_carry__3_i_4__0_n_0\
    );
\biasSum_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[19]\,
      I1 => \sum_reg_n_0_[19]\,
      O => \biasSum_carry__3_i_1__0_n_0\
    );
\biasSum_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[18]\,
      I1 => \sum_reg_n_0_[18]\,
      O => \biasSum_carry__3_i_2__0_n_0\
    );
\biasSum_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[17]\,
      I1 => \sum_reg_n_0_[17]\,
      O => \biasSum_carry__3_i_3__0_n_0\
    );
\biasSum_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[16]\,
      I1 => \sum_reg_n_0_[16]\,
      O => \biasSum_carry__3_i_4__0_n_0\
    );
\biasSum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__3_n_0\,
      CO(3) => \biasSum_carry__4_n_0\,
      CO(2) => \biasSum_carry__4_n_1\,
      CO(1) => \biasSum_carry__4_n_2\,
      CO(0) => \biasSum_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[23]\,
      DI(2) => \bias_reg_n_0_[22]\,
      DI(1) => \bias_reg_n_0_[21]\,
      DI(0) => \bias_reg_n_0_[20]\,
      O(3) => \biasSum_carry__4_n_4\,
      O(2) => \biasSum_carry__4_n_5\,
      O(1) => \biasSum_carry__4_n_6\,
      O(0) => \biasSum_carry__4_n_7\,
      S(3) => \biasSum_carry__4_i_1__0_n_0\,
      S(2) => \biasSum_carry__4_i_2__0_n_0\,
      S(1) => \biasSum_carry__4_i_3__0_n_0\,
      S(0) => \biasSum_carry__4_i_4__0_n_0\
    );
\biasSum_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[23]\,
      I1 => \sum_reg_n_0_[23]\,
      O => \biasSum_carry__4_i_1__0_n_0\
    );
\biasSum_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[22]\,
      I1 => \sum_reg_n_0_[22]\,
      O => \biasSum_carry__4_i_2__0_n_0\
    );
\biasSum_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[21]\,
      I1 => \sum_reg_n_0_[21]\,
      O => \biasSum_carry__4_i_3__0_n_0\
    );
\biasSum_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[20]\,
      I1 => \sum_reg_n_0_[20]\,
      O => \biasSum_carry__4_i_4__0_n_0\
    );
\biasSum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__4_n_0\,
      CO(3) => \biasSum_carry__5_n_0\,
      CO(2) => \biasSum_carry__5_n_1\,
      CO(1) => \biasSum_carry__5_n_2\,
      CO(0) => \biasSum_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[27]\,
      DI(2) => \bias_reg_n_0_[26]\,
      DI(1) => \bias_reg_n_0_[25]\,
      DI(0) => \bias_reg_n_0_[24]\,
      O(3) => \biasSum_carry__5_n_4\,
      O(2) => \biasSum_carry__5_n_5\,
      O(1) => \biasSum_carry__5_n_6\,
      O(0) => \biasSum_carry__5_n_7\,
      S(3) => \biasSum_carry__5_i_1__0_n_0\,
      S(2) => \biasSum_carry__5_i_2__0_n_0\,
      S(1) => \biasSum_carry__5_i_3__0_n_0\,
      S(0) => \biasSum_carry__5_i_4__0_n_0\
    );
\biasSum_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[27]\,
      I1 => \sum_reg_n_0_[27]\,
      O => \biasSum_carry__5_i_1__0_n_0\
    );
\biasSum_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[26]\,
      I1 => \sum_reg_n_0_[26]\,
      O => \biasSum_carry__5_i_2__0_n_0\
    );
\biasSum_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[25]\,
      I1 => \sum_reg_n_0_[25]\,
      O => \biasSum_carry__5_i_3__0_n_0\
    );
\biasSum_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[24]\,
      I1 => \sum_reg_n_0_[24]\,
      O => \biasSum_carry__5_i_4__0_n_0\
    );
\biasSum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__5_n_0\,
      CO(3) => \biasSum_carry__6_n_0\,
      CO(2) => \biasSum_carry__6_n_1\,
      CO(1) => \biasSum_carry__6_n_2\,
      CO(0) => \biasSum_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[31]\,
      DI(2) => \bias_reg_n_0_[30]\,
      DI(1) => \bias_reg_n_0_[29]\,
      DI(0) => \bias_reg_n_0_[28]\,
      O(3) => \biasSum_carry__6_n_4\,
      O(2) => \biasSum_carry__6_n_5\,
      O(1) => \biasSum_carry__6_n_6\,
      O(0) => \biasSum_carry__6_n_7\,
      S(3) => \biasSum_carry__6_i_1__0_n_0\,
      S(2) => \biasSum_carry__6_i_2__0_n_0\,
      S(1) => \biasSum_carry__6_i_3__0_n_0\,
      S(0) => \biasSum_carry__6_i_4__0_n_0\
    );
\biasSum_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[31]\,
      I1 => \sum_reg_n_0_[31]\,
      O => \biasSum_carry__6_i_1__0_n_0\
    );
\biasSum_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[30]\,
      I1 => \sum_reg_n_0_[30]\,
      O => \biasSum_carry__6_i_2__0_n_0\
    );
\biasSum_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[29]\,
      I1 => \sum_reg_n_0_[29]\,
      O => \biasSum_carry__6_i_3__0_n_0\
    );
\biasSum_carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[28]\,
      I1 => \sum_reg_n_0_[28]\,
      O => \biasSum_carry__6_i_4__0_n_0\
    );
\biasSum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__6_n_0\,
      CO(3) => \biasSum_carry__7_n_0\,
      CO(2) => \biasSum_carry__7_n_1\,
      CO(1) => \biasSum_carry__7_n_2\,
      CO(0) => \biasSum_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[35]\,
      DI(2) => \bias_reg_n_0_[34]\,
      DI(1) => \bias_reg_n_0_[33]\,
      DI(0) => \bias_reg_n_0_[32]\,
      O(3) => \biasSum_carry__7_n_4\,
      O(2) => \biasSum_carry__7_n_5\,
      O(1) => \biasSum_carry__7_n_6\,
      O(0) => \biasSum_carry__7_n_7\,
      S(3) => \biasSum_carry__7_i_1__0_n_0\,
      S(2) => \biasSum_carry__7_i_2__0_n_0\,
      S(1) => \biasSum_carry__7_i_3__0_n_0\,
      S(0) => \biasSum_carry__7_i_4__0_n_0\
    );
\biasSum_carry__7_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[35]\,
      I1 => \sum_reg_n_0_[35]\,
      O => \biasSum_carry__7_i_1__0_n_0\
    );
\biasSum_carry__7_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[34]\,
      I1 => \sum_reg_n_0_[34]\,
      O => \biasSum_carry__7_i_2__0_n_0\
    );
\biasSum_carry__7_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[33]\,
      I1 => \sum_reg_n_0_[33]\,
      O => \biasSum_carry__7_i_3__0_n_0\
    );
\biasSum_carry__7_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[32]\,
      I1 => \sum_reg_n_0_[32]\,
      O => \biasSum_carry__7_i_4__0_n_0\
    );
\biasSum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__7_n_0\,
      CO(3) => \biasSum_carry__8_n_0\,
      CO(2) => \biasSum_carry__8_n_1\,
      CO(1) => \biasSum_carry__8_n_2\,
      CO(0) => \biasSum_carry__8_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[39]\,
      DI(2) => \bias_reg_n_0_[38]\,
      DI(1) => \bias_reg_n_0_[37]\,
      DI(0) => \bias_reg_n_0_[36]\,
      O(3) => \biasSum_carry__8_n_4\,
      O(2) => \biasSum_carry__8_n_5\,
      O(1) => \biasSum_carry__8_n_6\,
      O(0) => \biasSum_carry__8_n_7\,
      S(3) => \biasSum_carry__8_i_1__0_n_0\,
      S(2) => \biasSum_carry__8_i_2__0_n_0\,
      S(1) => \biasSum_carry__8_i_3__0_n_0\,
      S(0) => \biasSum_carry__8_i_4__0_n_0\
    );
\biasSum_carry__8_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[39]\,
      I1 => \sum_reg_n_0_[39]\,
      O => \biasSum_carry__8_i_1__0_n_0\
    );
\biasSum_carry__8_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[38]\,
      I1 => \sum_reg_n_0_[38]\,
      O => \biasSum_carry__8_i_2__0_n_0\
    );
\biasSum_carry__8_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[37]\,
      I1 => \sum_reg_n_0_[37]\,
      O => \biasSum_carry__8_i_3__0_n_0\
    );
\biasSum_carry__8_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[36]\,
      I1 => \sum_reg_n_0_[36]\,
      O => \biasSum_carry__8_i_4__0_n_0\
    );
\biasSum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__8_n_0\,
      CO(3) => \biasSum_carry__9_n_0\,
      CO(2) => \biasSum_carry__9_n_1\,
      CO(1) => \biasSum_carry__9_n_2\,
      CO(0) => \biasSum_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[43]\,
      DI(2) => \bias_reg_n_0_[42]\,
      DI(1) => \bias_reg_n_0_[41]\,
      DI(0) => \bias_reg_n_0_[40]\,
      O(3) => \biasSum_carry__9_n_4\,
      O(2) => \biasSum_carry__9_n_5\,
      O(1) => \biasSum_carry__9_n_6\,
      O(0) => \biasSum_carry__9_n_7\,
      S(3) => \biasSum_carry__9_i_1__0_n_0\,
      S(2) => \biasSum_carry__9_i_2__0_n_0\,
      S(1) => \biasSum_carry__9_i_3__0_n_0\,
      S(0) => \biasSum_carry__9_i_4__0_n_0\
    );
\biasSum_carry__9_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[43]\,
      I1 => \sum_reg_n_0_[43]\,
      O => \biasSum_carry__9_i_1__0_n_0\
    );
\biasSum_carry__9_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[42]\,
      I1 => \sum_reg_n_0_[42]\,
      O => \biasSum_carry__9_i_2__0_n_0\
    );
\biasSum_carry__9_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[41]\,
      I1 => \sum_reg_n_0_[41]\,
      O => \biasSum_carry__9_i_3__0_n_0\
    );
\biasSum_carry__9_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[40]\,
      I1 => \sum_reg_n_0_[40]\,
      O => \biasSum_carry__9_i_4__0_n_0\
    );
\biasSum_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[3]\,
      O => \biasSum_carry_i_1__0_n_0\
    );
\biasSum_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[2]\,
      O => \biasSum_carry_i_2__0_n_0\
    );
\biasSum_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[1]\,
      O => \biasSum_carry_i_3__0_n_0\
    );
\biasSum_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[0]\,
      O => \biasSum_carry_i_4__0_n_0\
    );
\bias_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(0),
      Q => \bias_reg_n_0_[16]\,
      R => '0'
    );
\bias_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(1),
      Q => \bias_reg_n_0_[17]\,
      R => '0'
    );
\bias_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(2),
      Q => \bias_reg_n_0_[18]\,
      R => '0'
    );
\bias_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(3),
      Q => \bias_reg_n_0_[19]\,
      R => '0'
    );
\bias_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(4),
      Q => \bias_reg_n_0_[20]\,
      R => '0'
    );
\bias_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(5),
      Q => \bias_reg_n_0_[21]\,
      R => '0'
    );
\bias_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(6),
      Q => \bias_reg_n_0_[22]\,
      R => '0'
    );
\bias_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(7),
      Q => \bias_reg_n_0_[23]\,
      R => '0'
    );
\bias_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(8),
      Q => \bias_reg_n_0_[24]\,
      R => '0'
    );
\bias_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(9),
      Q => \bias_reg_n_0_[25]\,
      R => '0'
    );
\bias_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(10),
      Q => \bias_reg_n_0_[26]\,
      R => '0'
    );
\bias_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(11),
      Q => \bias_reg_n_0_[27]\,
      R => '0'
    );
\bias_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(12),
      Q => \bias_reg_n_0_[28]\,
      R => '0'
    );
\bias_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(13),
      Q => \bias_reg_n_0_[29]\,
      R => '0'
    );
\bias_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(14),
      Q => \bias_reg_n_0_[30]\,
      R => '0'
    );
\bias_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(15),
      Q => \bias_reg_n_0_[31]\,
      R => '0'
    );
\bias_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(16),
      Q => \bias_reg_n_0_[32]\,
      R => '0'
    );
\bias_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(17),
      Q => \bias_reg_n_0_[33]\,
      R => '0'
    );
\bias_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(18),
      Q => \bias_reg_n_0_[34]\,
      R => '0'
    );
\bias_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(19),
      Q => \bias_reg_n_0_[35]\,
      R => '0'
    );
\bias_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(20),
      Q => \bias_reg_n_0_[36]\,
      R => '0'
    );
\bias_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(21),
      Q => \bias_reg_n_0_[37]\,
      R => '0'
    );
\bias_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(22),
      Q => \bias_reg_n_0_[38]\,
      R => '0'
    );
\bias_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(23),
      Q => \bias_reg_n_0_[39]\,
      R => '0'
    );
\bias_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(24),
      Q => \bias_reg_n_0_[40]\,
      R => '0'
    );
\bias_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(25),
      Q => \bias_reg_n_0_[41]\,
      R => '0'
    );
\bias_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(26),
      Q => \bias_reg_n_0_[42]\,
      R => '0'
    );
\bias_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(27),
      Q => \bias_reg_n_0_[43]\,
      R => '0'
    );
\bias_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(28),
      Q => \bias_reg_n_0_[44]\,
      R => '0'
    );
\bias_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(29),
      Q => \bias_reg_n_0_[45]\,
      R => '0'
    );
\bias_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(30),
      Q => \bias_reg_n_0_[46]\,
      R => '0'
    );
\bias_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(31),
      Q => \bias_reg_n_0_[63]\,
      R => '0'
    );
mul0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => WBram_n_15,
      A(15) => WBram_n_16,
      A(14) => WBram_n_17,
      A(13) => WBram_n_18,
      A(12) => WBram_n_19,
      A(11) => WBram_n_20,
      A(10) => WBram_n_21,
      A(9) => WBram_n_22,
      A(8) => WBram_n_23,
      A(7) => WBram_n_24,
      A(6) => WBram_n_25,
      A(5) => WBram_n_26,
      A(4) => WBram_n_27,
      A(3) => WBram_n_28,
      A(2) => WBram_n_29,
      A(1) => WBram_n_30,
      A(0) => WBram_n_31,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => S_AXIS_TDATA(31),
      B(16) => S_AXIS_TDATA(31),
      B(15) => S_AXIS_TDATA(31),
      B(14 downto 0) => S_AXIS_TDATA(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => S_AXIS_TVALID,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul0_OVERFLOW_UNCONNECTED,
      P(47) => mul0_n_58,
      P(46) => mul0_n_59,
      P(45) => mul0_n_60,
      P(44) => mul0_n_61,
      P(43) => mul0_n_62,
      P(42) => mul0_n_63,
      P(41) => mul0_n_64,
      P(40) => mul0_n_65,
      P(39) => mul0_n_66,
      P(38) => mul0_n_67,
      P(37) => mul0_n_68,
      P(36) => mul0_n_69,
      P(35) => mul0_n_70,
      P(34) => mul0_n_71,
      P(33) => mul0_n_72,
      P(32) => mul0_n_73,
      P(31) => mul0_n_74,
      P(30) => mul0_n_75,
      P(29) => mul0_n_76,
      P(28) => mul0_n_77,
      P(27) => mul0_n_78,
      P(26) => mul0_n_79,
      P(25) => mul0_n_80,
      P(24) => mul0_n_81,
      P(23) => mul0_n_82,
      P(22) => mul0_n_83,
      P(21) => mul0_n_84,
      P(20) => mul0_n_85,
      P(19) => mul0_n_86,
      P(18) => mul0_n_87,
      P(17) => mul0_n_88,
      P(16) => mul0_n_89,
      P(15) => mul0_n_90,
      P(14) => mul0_n_91,
      P(13) => mul0_n_92,
      P(12) => mul0_n_93,
      P(11) => mul0_n_94,
      P(10) => mul0_n_95,
      P(9) => mul0_n_96,
      P(8) => mul0_n_97,
      P(7) => mul0_n_98,
      P(6) => mul0_n_99,
      P(5) => mul0_n_100,
      P(4) => mul0_n_101,
      P(3) => mul0_n_102,
      P(2) => mul0_n_103,
      P(1) => mul0_n_104,
      P(0) => mul0_n_105,
      PATTERNBDETECT => NLW_mul0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => mul0_n_106,
      PCOUT(46) => mul0_n_107,
      PCOUT(45) => mul0_n_108,
      PCOUT(44) => mul0_n_109,
      PCOUT(43) => mul0_n_110,
      PCOUT(42) => mul0_n_111,
      PCOUT(41) => mul0_n_112,
      PCOUT(40) => mul0_n_113,
      PCOUT(39) => mul0_n_114,
      PCOUT(38) => mul0_n_115,
      PCOUT(37) => mul0_n_116,
      PCOUT(36) => mul0_n_117,
      PCOUT(35) => mul0_n_118,
      PCOUT(34) => mul0_n_119,
      PCOUT(33) => mul0_n_120,
      PCOUT(32) => mul0_n_121,
      PCOUT(31) => mul0_n_122,
      PCOUT(30) => mul0_n_123,
      PCOUT(29) => mul0_n_124,
      PCOUT(28) => mul0_n_125,
      PCOUT(27) => mul0_n_126,
      PCOUT(26) => mul0_n_127,
      PCOUT(25) => mul0_n_128,
      PCOUT(24) => mul0_n_129,
      PCOUT(23) => mul0_n_130,
      PCOUT(22) => mul0_n_131,
      PCOUT(21) => mul0_n_132,
      PCOUT(20) => mul0_n_133,
      PCOUT(19) => mul0_n_134,
      PCOUT(18) => mul0_n_135,
      PCOUT(17) => mul0_n_136,
      PCOUT(16) => mul0_n_137,
      PCOUT(15) => mul0_n_138,
      PCOUT(14) => mul0_n_139,
      PCOUT(13) => mul0_n_140,
      PCOUT(12) => mul0_n_141,
      PCOUT(11) => mul0_n_142,
      PCOUT(10) => mul0_n_143,
      PCOUT(9) => mul0_n_144,
      PCOUT(8) => mul0_n_145,
      PCOUT(7) => mul0_n_146,
      PCOUT(6) => mul0_n_147,
      PCOUT(5) => mul0_n_148,
      PCOUT(4) => mul0_n_149,
      PCOUT(3) => mul0_n_150,
      PCOUT(2) => mul0_n_151,
      PCOUT(1) => mul0_n_152,
      PCOUT(0) => mul0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul0_UNDERFLOW_UNCONNECTED
    );
\mul0__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => S_AXIS_TDATA(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_mul0__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => WBram_n_15,
      B(15) => WBram_n_16,
      B(14) => WBram_n_17,
      B(13) => WBram_n_18,
      B(12) => WBram_n_19,
      B(11) => WBram_n_20,
      B(10) => WBram_n_21,
      B(9) => WBram_n_22,
      B(8) => WBram_n_23,
      B(7) => WBram_n_24,
      B(6) => WBram_n_25,
      B(5) => WBram_n_26,
      B(4) => WBram_n_27,
      B(3) => WBram_n_28,
      B(2) => WBram_n_29,
      B(1) => WBram_n_30,
      B(0) => WBram_n_31,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_mul0__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_mul0__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_mul0__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => S_AXIS_TVALID,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_mul0__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_mul0__0_OVERFLOW_UNCONNECTED\,
      P(47) => \mul0__0_n_58\,
      P(46) => \mul0__0_n_59\,
      P(45) => \mul0__0_n_60\,
      P(44) => \mul0__0_n_61\,
      P(43) => \mul0__0_n_62\,
      P(42) => \mul0__0_n_63\,
      P(41) => \mul0__0_n_64\,
      P(40) => \mul0__0_n_65\,
      P(39) => \mul0__0_n_66\,
      P(38) => \mul0__0_n_67\,
      P(37) => \mul0__0_n_68\,
      P(36) => \mul0__0_n_69\,
      P(35) => \mul0__0_n_70\,
      P(34) => \mul0__0_n_71\,
      P(33) => \mul0__0_n_72\,
      P(32) => \mul0__0_n_73\,
      P(31) => \mul0__0_n_74\,
      P(30) => \mul0__0_n_75\,
      P(29) => \mul0__0_n_76\,
      P(28) => \mul0__0_n_77\,
      P(27) => \mul0__0_n_78\,
      P(26) => \mul0__0_n_79\,
      P(25) => \mul0__0_n_80\,
      P(24) => \mul0__0_n_81\,
      P(23) => \mul0__0_n_82\,
      P(22) => \mul0__0_n_83\,
      P(21) => \mul0__0_n_84\,
      P(20) => \mul0__0_n_85\,
      P(19) => \mul0__0_n_86\,
      P(18) => \mul0__0_n_87\,
      P(17) => \mul0__0_n_88\,
      P(16) => \mul0__0_n_89\,
      P(15) => \mul0__0_n_90\,
      P(14) => \mul0__0_n_91\,
      P(13) => \mul0__0_n_92\,
      P(12) => \mul0__0_n_93\,
      P(11) => \mul0__0_n_94\,
      P(10) => \mul0__0_n_95\,
      P(9) => \mul0__0_n_96\,
      P(8) => \mul0__0_n_97\,
      P(7) => \mul0__0_n_98\,
      P(6) => \mul0__0_n_99\,
      P(5) => \mul0__0_n_100\,
      P(4) => \mul0__0_n_101\,
      P(3) => \mul0__0_n_102\,
      P(2) => \mul0__0_n_103\,
      P(1) => \mul0__0_n_104\,
      P(0) => \mul0__0_n_105\,
      PATTERNBDETECT => \NLW_mul0__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_mul0__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \mul0__0_n_106\,
      PCOUT(46) => \mul0__0_n_107\,
      PCOUT(45) => \mul0__0_n_108\,
      PCOUT(44) => \mul0__0_n_109\,
      PCOUT(43) => \mul0__0_n_110\,
      PCOUT(42) => \mul0__0_n_111\,
      PCOUT(41) => \mul0__0_n_112\,
      PCOUT(40) => \mul0__0_n_113\,
      PCOUT(39) => \mul0__0_n_114\,
      PCOUT(38) => \mul0__0_n_115\,
      PCOUT(37) => \mul0__0_n_116\,
      PCOUT(36) => \mul0__0_n_117\,
      PCOUT(35) => \mul0__0_n_118\,
      PCOUT(34) => \mul0__0_n_119\,
      PCOUT(33) => \mul0__0_n_120\,
      PCOUT(32) => \mul0__0_n_121\,
      PCOUT(31) => \mul0__0_n_122\,
      PCOUT(30) => \mul0__0_n_123\,
      PCOUT(29) => \mul0__0_n_124\,
      PCOUT(28) => \mul0__0_n_125\,
      PCOUT(27) => \mul0__0_n_126\,
      PCOUT(26) => \mul0__0_n_127\,
      PCOUT(25) => \mul0__0_n_128\,
      PCOUT(24) => \mul0__0_n_129\,
      PCOUT(23) => \mul0__0_n_130\,
      PCOUT(22) => \mul0__0_n_131\,
      PCOUT(21) => \mul0__0_n_132\,
      PCOUT(20) => \mul0__0_n_133\,
      PCOUT(19) => \mul0__0_n_134\,
      PCOUT(18) => \mul0__0_n_135\,
      PCOUT(17) => \mul0__0_n_136\,
      PCOUT(16) => \mul0__0_n_137\,
      PCOUT(15) => \mul0__0_n_138\,
      PCOUT(14) => \mul0__0_n_139\,
      PCOUT(13) => \mul0__0_n_140\,
      PCOUT(12) => \mul0__0_n_141\,
      PCOUT(11) => \mul0__0_n_142\,
      PCOUT(10) => \mul0__0_n_143\,
      PCOUT(9) => \mul0__0_n_144\,
      PCOUT(8) => \mul0__0_n_145\,
      PCOUT(7) => \mul0__0_n_146\,
      PCOUT(6) => \mul0__0_n_147\,
      PCOUT(5) => \mul0__0_n_148\,
      PCOUT(4) => \mul0__0_n_149\,
      PCOUT(3) => \mul0__0_n_150\,
      PCOUT(2) => \mul0__0_n_151\,
      PCOUT(1) => \mul0__0_n_152\,
      PCOUT(0) => \mul0__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_mul0__0_UNDERFLOW_UNCONNECTED\
    );
mul0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mul0_carry_n_0,
      CO(2) => mul0_carry_n_1,
      CO(1) => mul0_carry_n_2,
      CO(0) => mul0_carry_n_3,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_103\,
      DI(2) => \mul_reg__0_n_104\,
      DI(1) => \mul_reg__0_n_105\,
      DI(0) => '0',
      O(3 downto 0) => \mul_reg__2\(19 downto 16),
      S(3) => \mul0_carry_i_1__0_n_0\,
      S(2) => \mul0_carry_i_2__0_n_0\,
      S(1) => \mul0_carry_i_3__0_n_0\,
      S(0) => \mul_reg[16]__0_n_0\
    );
\mul0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => mul0_carry_n_0,
      CO(3) => \mul0_carry__0_n_0\,
      CO(2) => \mul0_carry__0_n_1\,
      CO(1) => \mul0_carry__0_n_2\,
      CO(0) => \mul0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_99\,
      DI(2) => \mul_reg__0_n_100\,
      DI(1) => \mul_reg__0_n_101\,
      DI(0) => \mul_reg__0_n_102\,
      O(3 downto 0) => \mul_reg__2\(23 downto 20),
      S(3) => \mul0_carry__0_i_1__0_n_0\,
      S(2) => \mul0_carry__0_i_2__0_n_0\,
      S(1) => \mul0_carry__0_i_3__0_n_0\,
      S(0) => \mul0_carry__0_i_4__0_n_0\
    );
\mul0_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_99\,
      I1 => \mul_reg__3\(6),
      O => \mul0_carry__0_i_1__0_n_0\
    );
\mul0_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_100\,
      I1 => \mul_reg__3\(5),
      O => \mul0_carry__0_i_2__0_n_0\
    );
\mul0_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_101\,
      I1 => \mul_reg__3\(4),
      O => \mul0_carry__0_i_3__0_n_0\
    );
\mul0_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_102\,
      I1 => \mul_reg__3\(3),
      O => \mul0_carry__0_i_4__0_n_0\
    );
\mul0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__0_n_0\,
      CO(3) => \mul0_carry__1_n_0\,
      CO(2) => \mul0_carry__1_n_1\,
      CO(1) => \mul0_carry__1_n_2\,
      CO(0) => \mul0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_95\,
      DI(2) => \mul_reg__0_n_96\,
      DI(1) => \mul_reg__0_n_97\,
      DI(0) => \mul_reg__0_n_98\,
      O(3 downto 0) => \mul_reg__2\(27 downto 24),
      S(3) => \mul0_carry__1_i_1__0_n_0\,
      S(2) => \mul0_carry__1_i_2__0_n_0\,
      S(1) => \mul0_carry__1_i_3__0_n_0\,
      S(0) => \mul0_carry__1_i_4__0_n_0\
    );
\mul0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__9_n_0\,
      CO(3) => \NLW_mul0_carry__10_CO_UNCONNECTED\(3),
      CO(2) => \mul0_carry__10_n_1\,
      CO(1) => \mul0_carry__10_n_2\,
      CO(0) => \mul0_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mul_reg__0_n_60\,
      DI(1) => \mul_reg__0_n_61\,
      DI(0) => \mul_reg__0_n_62\,
      O(3) => \mul_reg__1\(63),
      O(2 downto 0) => \mul_reg__2\(62 downto 60),
      S(3) => \mul0_carry__10_i_1__0_n_0\,
      S(2) => \mul0_carry__10_i_2__0_n_0\,
      S(1) => \mul0_carry__10_i_3__0_n_0\,
      S(0) => \mul0_carry__10_i_4__0_n_0\
    );
\mul0_carry__10_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_59\,
      I1 => mul_reg_n_76,
      O => \mul0_carry__10_i_1__0_n_0\
    );
\mul0_carry__10_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_60\,
      I1 => mul_reg_n_77,
      O => \mul0_carry__10_i_2__0_n_0\
    );
\mul0_carry__10_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_61\,
      I1 => mul_reg_n_78,
      O => \mul0_carry__10_i_3__0_n_0\
    );
\mul0_carry__10_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_62\,
      I1 => mul_reg_n_79,
      O => \mul0_carry__10_i_4__0_n_0\
    );
\mul0_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_95\,
      I1 => \mul_reg__3\(10),
      O => \mul0_carry__1_i_1__0_n_0\
    );
\mul0_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_96\,
      I1 => \mul_reg__3\(9),
      O => \mul0_carry__1_i_2__0_n_0\
    );
\mul0_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_97\,
      I1 => \mul_reg__3\(8),
      O => \mul0_carry__1_i_3__0_n_0\
    );
\mul0_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_98\,
      I1 => \mul_reg__3\(7),
      O => \mul0_carry__1_i_4__0_n_0\
    );
\mul0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__1_n_0\,
      CO(3) => \mul0_carry__2_n_0\,
      CO(2) => \mul0_carry__2_n_1\,
      CO(1) => \mul0_carry__2_n_2\,
      CO(0) => \mul0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_91\,
      DI(2) => \mul_reg__0_n_92\,
      DI(1) => \mul_reg__0_n_93\,
      DI(0) => \mul_reg__0_n_94\,
      O(3 downto 0) => \mul_reg__2\(31 downto 28),
      S(3) => \mul0_carry__2_i_1__0_n_0\,
      S(2) => \mul0_carry__2_i_2__0_n_0\,
      S(1) => \mul0_carry__2_i_3__0_n_0\,
      S(0) => \mul0_carry__2_i_4__0_n_0\
    );
\mul0_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_91\,
      I1 => \mul_reg__3\(14),
      O => \mul0_carry__2_i_1__0_n_0\
    );
\mul0_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_92\,
      I1 => \mul_reg__3\(13),
      O => \mul0_carry__2_i_2__0_n_0\
    );
\mul0_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_93\,
      I1 => \mul_reg__3\(12),
      O => \mul0_carry__2_i_3__0_n_0\
    );
\mul0_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_94\,
      I1 => \mul_reg__3\(11),
      O => \mul0_carry__2_i_4__0_n_0\
    );
\mul0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__2_n_0\,
      CO(3) => \mul0_carry__3_n_0\,
      CO(2) => \mul0_carry__3_n_1\,
      CO(1) => \mul0_carry__3_n_2\,
      CO(0) => \mul0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_87\,
      DI(2) => \mul_reg__0_n_88\,
      DI(1) => \mul_reg__0_n_89\,
      DI(0) => \mul_reg__0_n_90\,
      O(3 downto 0) => \mul_reg__2\(35 downto 32),
      S(3) => \mul0_carry__3_i_1__0_n_0\,
      S(2) => \mul0_carry__3_i_2__0_n_0\,
      S(1) => \mul0_carry__3_i_3__0_n_0\,
      S(0) => \mul0_carry__3_i_4__0_n_0\
    );
\mul0_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_87\,
      I1 => mul_reg_n_104,
      O => \mul0_carry__3_i_1__0_n_0\
    );
\mul0_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_88\,
      I1 => mul_reg_n_105,
      O => \mul0_carry__3_i_2__0_n_0\
    );
\mul0_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_89\,
      I1 => \mul_reg__3\(16),
      O => \mul0_carry__3_i_3__0_n_0\
    );
\mul0_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_90\,
      I1 => \mul_reg__3\(15),
      O => \mul0_carry__3_i_4__0_n_0\
    );
\mul0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__3_n_0\,
      CO(3) => \mul0_carry__4_n_0\,
      CO(2) => \mul0_carry__4_n_1\,
      CO(1) => \mul0_carry__4_n_2\,
      CO(0) => \mul0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_83\,
      DI(2) => \mul_reg__0_n_84\,
      DI(1) => \mul_reg__0_n_85\,
      DI(0) => \mul_reg__0_n_86\,
      O(3 downto 0) => \mul_reg__2\(39 downto 36),
      S(3) => \mul0_carry__4_i_1__0_n_0\,
      S(2) => \mul0_carry__4_i_2__0_n_0\,
      S(1) => \mul0_carry__4_i_3__0_n_0\,
      S(0) => \mul0_carry__4_i_4__0_n_0\
    );
\mul0_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_83\,
      I1 => mul_reg_n_100,
      O => \mul0_carry__4_i_1__0_n_0\
    );
\mul0_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_84\,
      I1 => mul_reg_n_101,
      O => \mul0_carry__4_i_2__0_n_0\
    );
\mul0_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_85\,
      I1 => mul_reg_n_102,
      O => \mul0_carry__4_i_3__0_n_0\
    );
\mul0_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_86\,
      I1 => mul_reg_n_103,
      O => \mul0_carry__4_i_4__0_n_0\
    );
\mul0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__4_n_0\,
      CO(3) => \mul0_carry__5_n_0\,
      CO(2) => \mul0_carry__5_n_1\,
      CO(1) => \mul0_carry__5_n_2\,
      CO(0) => \mul0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_79\,
      DI(2) => \mul_reg__0_n_80\,
      DI(1) => \mul_reg__0_n_81\,
      DI(0) => \mul_reg__0_n_82\,
      O(3 downto 0) => \mul_reg__2\(43 downto 40),
      S(3) => \mul0_carry__5_i_1__0_n_0\,
      S(2) => \mul0_carry__5_i_2__0_n_0\,
      S(1) => \mul0_carry__5_i_3__0_n_0\,
      S(0) => \mul0_carry__5_i_4__0_n_0\
    );
\mul0_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_79\,
      I1 => mul_reg_n_96,
      O => \mul0_carry__5_i_1__0_n_0\
    );
\mul0_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_80\,
      I1 => mul_reg_n_97,
      O => \mul0_carry__5_i_2__0_n_0\
    );
\mul0_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_81\,
      I1 => mul_reg_n_98,
      O => \mul0_carry__5_i_3__0_n_0\
    );
\mul0_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_82\,
      I1 => mul_reg_n_99,
      O => \mul0_carry__5_i_4__0_n_0\
    );
\mul0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__5_n_0\,
      CO(3) => \mul0_carry__6_n_0\,
      CO(2) => \mul0_carry__6_n_1\,
      CO(1) => \mul0_carry__6_n_2\,
      CO(0) => \mul0_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_75\,
      DI(2) => \mul_reg__0_n_76\,
      DI(1) => \mul_reg__0_n_77\,
      DI(0) => \mul_reg__0_n_78\,
      O(3 downto 0) => \mul_reg__2\(47 downto 44),
      S(3) => \mul0_carry__6_i_1__0_n_0\,
      S(2) => \mul0_carry__6_i_2__0_n_0\,
      S(1) => \mul0_carry__6_i_3__0_n_0\,
      S(0) => \mul0_carry__6_i_4__0_n_0\
    );
\mul0_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_75\,
      I1 => mul_reg_n_92,
      O => \mul0_carry__6_i_1__0_n_0\
    );
\mul0_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_76\,
      I1 => mul_reg_n_93,
      O => \mul0_carry__6_i_2__0_n_0\
    );
\mul0_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_77\,
      I1 => mul_reg_n_94,
      O => \mul0_carry__6_i_3__0_n_0\
    );
\mul0_carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_78\,
      I1 => mul_reg_n_95,
      O => \mul0_carry__6_i_4__0_n_0\
    );
\mul0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__6_n_0\,
      CO(3) => \mul0_carry__7_n_0\,
      CO(2) => \mul0_carry__7_n_1\,
      CO(1) => \mul0_carry__7_n_2\,
      CO(0) => \mul0_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_71\,
      DI(2) => \mul_reg__0_n_72\,
      DI(1) => \mul_reg__0_n_73\,
      DI(0) => \mul_reg__0_n_74\,
      O(3 downto 0) => \mul_reg__2\(51 downto 48),
      S(3) => \mul0_carry__7_i_1__0_n_0\,
      S(2) => \mul0_carry__7_i_2__0_n_0\,
      S(1) => \mul0_carry__7_i_3__0_n_0\,
      S(0) => \mul0_carry__7_i_4__0_n_0\
    );
\mul0_carry__7_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_71\,
      I1 => mul_reg_n_88,
      O => \mul0_carry__7_i_1__0_n_0\
    );
\mul0_carry__7_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_72\,
      I1 => mul_reg_n_89,
      O => \mul0_carry__7_i_2__0_n_0\
    );
\mul0_carry__7_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_73\,
      I1 => mul_reg_n_90,
      O => \mul0_carry__7_i_3__0_n_0\
    );
\mul0_carry__7_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_74\,
      I1 => mul_reg_n_91,
      O => \mul0_carry__7_i_4__0_n_0\
    );
\mul0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__7_n_0\,
      CO(3) => \mul0_carry__8_n_0\,
      CO(2) => \mul0_carry__8_n_1\,
      CO(1) => \mul0_carry__8_n_2\,
      CO(0) => \mul0_carry__8_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_67\,
      DI(2) => \mul_reg__0_n_68\,
      DI(1) => \mul_reg__0_n_69\,
      DI(0) => \mul_reg__0_n_70\,
      O(3 downto 0) => \mul_reg__2\(55 downto 52),
      S(3) => \mul0_carry__8_i_1__0_n_0\,
      S(2) => \mul0_carry__8_i_2__0_n_0\,
      S(1) => \mul0_carry__8_i_3__0_n_0\,
      S(0) => \mul0_carry__8_i_4__0_n_0\
    );
\mul0_carry__8_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_67\,
      I1 => mul_reg_n_84,
      O => \mul0_carry__8_i_1__0_n_0\
    );
\mul0_carry__8_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_68\,
      I1 => mul_reg_n_85,
      O => \mul0_carry__8_i_2__0_n_0\
    );
\mul0_carry__8_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_69\,
      I1 => mul_reg_n_86,
      O => \mul0_carry__8_i_3__0_n_0\
    );
\mul0_carry__8_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_70\,
      I1 => mul_reg_n_87,
      O => \mul0_carry__8_i_4__0_n_0\
    );
\mul0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__8_n_0\,
      CO(3) => \mul0_carry__9_n_0\,
      CO(2) => \mul0_carry__9_n_1\,
      CO(1) => \mul0_carry__9_n_2\,
      CO(0) => \mul0_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_63\,
      DI(2) => \mul_reg__0_n_64\,
      DI(1) => \mul_reg__0_n_65\,
      DI(0) => \mul_reg__0_n_66\,
      O(3 downto 0) => \mul_reg__2\(59 downto 56),
      S(3) => \mul0_carry__9_i_1__0_n_0\,
      S(2) => \mul0_carry__9_i_2__0_n_0\,
      S(1) => \mul0_carry__9_i_3__0_n_0\,
      S(0) => \mul0_carry__9_i_4__0_n_0\
    );
\mul0_carry__9_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_63\,
      I1 => mul_reg_n_80,
      O => \mul0_carry__9_i_1__0_n_0\
    );
\mul0_carry__9_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_64\,
      I1 => mul_reg_n_81,
      O => \mul0_carry__9_i_2__0_n_0\
    );
\mul0_carry__9_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_65\,
      I1 => mul_reg_n_82,
      O => \mul0_carry__9_i_3__0_n_0\
    );
\mul0_carry__9_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_66\,
      I1 => mul_reg_n_83,
      O => \mul0_carry__9_i_4__0_n_0\
    );
\mul0_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_103\,
      I1 => \mul_reg__3\(2),
      O => \mul0_carry_i_1__0_n_0\
    );
\mul0_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_104\,
      I1 => \mul_reg__3\(1),
      O => \mul0_carry_i_2__0_n_0\
    );
\mul0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_105\,
      I1 => \mul_reg__3\(0),
      O => \mul0_carry_i_3__0_n_0\
    );
mul_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => S_AXIS_TDATA(31),
      A(28) => S_AXIS_TDATA(31),
      A(27) => S_AXIS_TDATA(31),
      A(26) => S_AXIS_TDATA(31),
      A(25) => S_AXIS_TDATA(31),
      A(24) => S_AXIS_TDATA(31),
      A(23) => S_AXIS_TDATA(31),
      A(22) => S_AXIS_TDATA(31),
      A(21) => S_AXIS_TDATA(31),
      A(20) => S_AXIS_TDATA(31),
      A(19) => S_AXIS_TDATA(31),
      A(18) => S_AXIS_TDATA(31),
      A(17) => S_AXIS_TDATA(31),
      A(16) => S_AXIS_TDATA(31),
      A(15) => S_AXIS_TDATA(31),
      A(14 downto 0) => S_AXIS_TDATA(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => WBram_n_0,
      B(16) => WBram_n_0,
      B(15) => WBram_n_0,
      B(14) => WBram_n_0,
      B(13) => WBram_n_1,
      B(12) => WBram_n_2,
      B(11) => WBram_n_3,
      B(10) => WBram_n_4,
      B(9) => WBram_n_5,
      B(8) => WBram_n_6,
      B(7) => WBram_n_7,
      B(6) => WBram_n_8,
      B(5) => WBram_n_9,
      B(4) => WBram_n_10,
      B(3) => WBram_n_11,
      B(2) => WBram_n_12,
      B(1) => WBram_n_13,
      B(0) => WBram_n_14,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => S_AXIS_TVALID,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_mul_reg_OVERFLOW_UNCONNECTED,
      P(47) => mul_reg_n_58,
      P(46) => mul_reg_n_59,
      P(45) => mul_reg_n_60,
      P(44) => mul_reg_n_61,
      P(43) => mul_reg_n_62,
      P(42) => mul_reg_n_63,
      P(41) => mul_reg_n_64,
      P(40) => mul_reg_n_65,
      P(39) => mul_reg_n_66,
      P(38) => mul_reg_n_67,
      P(37) => mul_reg_n_68,
      P(36) => mul_reg_n_69,
      P(35) => mul_reg_n_70,
      P(34) => mul_reg_n_71,
      P(33) => mul_reg_n_72,
      P(32) => mul_reg_n_73,
      P(31) => mul_reg_n_74,
      P(30) => mul_reg_n_75,
      P(29) => mul_reg_n_76,
      P(28) => mul_reg_n_77,
      P(27) => mul_reg_n_78,
      P(26) => mul_reg_n_79,
      P(25) => mul_reg_n_80,
      P(24) => mul_reg_n_81,
      P(23) => mul_reg_n_82,
      P(22) => mul_reg_n_83,
      P(21) => mul_reg_n_84,
      P(20) => mul_reg_n_85,
      P(19) => mul_reg_n_86,
      P(18) => mul_reg_n_87,
      P(17) => mul_reg_n_88,
      P(16) => mul_reg_n_89,
      P(15) => mul_reg_n_90,
      P(14) => mul_reg_n_91,
      P(13) => mul_reg_n_92,
      P(12) => mul_reg_n_93,
      P(11) => mul_reg_n_94,
      P(10) => mul_reg_n_95,
      P(9) => mul_reg_n_96,
      P(8) => mul_reg_n_97,
      P(7) => mul_reg_n_98,
      P(6) => mul_reg_n_99,
      P(5) => mul_reg_n_100,
      P(4) => mul_reg_n_101,
      P(3) => mul_reg_n_102,
      P(2) => mul_reg_n_103,
      P(1) => mul_reg_n_104,
      P(0) => mul_reg_n_105,
      PATTERNBDETECT => NLW_mul_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mul0_n_106,
      PCIN(46) => mul0_n_107,
      PCIN(45) => mul0_n_108,
      PCIN(44) => mul0_n_109,
      PCIN(43) => mul0_n_110,
      PCIN(42) => mul0_n_111,
      PCIN(41) => mul0_n_112,
      PCIN(40) => mul0_n_113,
      PCIN(39) => mul0_n_114,
      PCIN(38) => mul0_n_115,
      PCIN(37) => mul0_n_116,
      PCIN(36) => mul0_n_117,
      PCIN(35) => mul0_n_118,
      PCIN(34) => mul0_n_119,
      PCIN(33) => mul0_n_120,
      PCIN(32) => mul0_n_121,
      PCIN(31) => mul0_n_122,
      PCIN(30) => mul0_n_123,
      PCIN(29) => mul0_n_124,
      PCIN(28) => mul0_n_125,
      PCIN(27) => mul0_n_126,
      PCIN(26) => mul0_n_127,
      PCIN(25) => mul0_n_128,
      PCIN(24) => mul0_n_129,
      PCIN(23) => mul0_n_130,
      PCIN(22) => mul0_n_131,
      PCIN(21) => mul0_n_132,
      PCIN(20) => mul0_n_133,
      PCIN(19) => mul0_n_134,
      PCIN(18) => mul0_n_135,
      PCIN(17) => mul0_n_136,
      PCIN(16) => mul0_n_137,
      PCIN(15) => mul0_n_138,
      PCIN(14) => mul0_n_139,
      PCIN(13) => mul0_n_140,
      PCIN(12) => mul0_n_141,
      PCIN(11) => mul0_n_142,
      PCIN(10) => mul0_n_143,
      PCIN(9) => mul0_n_144,
      PCIN(8) => mul0_n_145,
      PCIN(7) => mul0_n_146,
      PCIN(6) => mul0_n_147,
      PCIN(5) => mul0_n_148,
      PCIN(4) => mul0_n_149,
      PCIN(3) => mul0_n_150,
      PCIN(2) => mul0_n_151,
      PCIN(1) => mul0_n_152,
      PCIN(0) => mul0_n_153,
      PCOUT(47 downto 0) => NLW_mul_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTP,
      UNDERFLOW => NLW_mul_reg_UNDERFLOW_UNCONNECTED
    );
\mul_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_105,
      Q => \mul_reg__3\(0),
      R => RSTP
    );
\mul_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_105\,
      Q => \mul_reg[0]__0_n_0\,
      R => RSTP
    );
\mul_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_95,
      Q => \mul_reg__3\(10),
      R => RSTP
    );
\mul_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_95\,
      Q => \mul_reg[10]__0_n_0\,
      R => RSTP
    );
\mul_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_94,
      Q => \mul_reg__3\(11),
      R => RSTP
    );
\mul_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_94\,
      Q => \mul_reg[11]__0_n_0\,
      R => RSTP
    );
\mul_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_93,
      Q => \mul_reg__3\(12),
      R => RSTP
    );
\mul_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_93\,
      Q => \mul_reg[12]__0_n_0\,
      R => RSTP
    );
\mul_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_92,
      Q => \mul_reg__3\(13),
      R => RSTP
    );
\mul_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_92\,
      Q => \mul_reg[13]__0_n_0\,
      R => RSTP
    );
\mul_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_91,
      Q => \mul_reg__3\(14),
      R => RSTP
    );
\mul_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_91\,
      Q => \mul_reg[14]__0_n_0\,
      R => RSTP
    );
\mul_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_90,
      Q => \mul_reg__3\(15),
      R => RSTP
    );
\mul_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_90\,
      Q => \mul_reg[15]__0_n_0\,
      R => RSTP
    );
\mul_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_89,
      Q => \mul_reg__3\(16),
      R => RSTP
    );
\mul_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_89\,
      Q => \mul_reg[16]__0_n_0\,
      R => RSTP
    );
\mul_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_104,
      Q => \mul_reg__3\(1),
      R => RSTP
    );
\mul_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_104\,
      Q => \mul_reg[1]__0_n_0\,
      R => RSTP
    );
\mul_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_103,
      Q => \mul_reg__3\(2),
      R => RSTP
    );
\mul_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_103\,
      Q => \mul_reg[2]__0_n_0\,
      R => RSTP
    );
\mul_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_102,
      Q => \mul_reg__3\(3),
      R => RSTP
    );
\mul_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_102\,
      Q => \mul_reg[3]__0_n_0\,
      R => RSTP
    );
\mul_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_101,
      Q => \mul_reg__3\(4),
      R => RSTP
    );
\mul_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_101\,
      Q => \mul_reg[4]__0_n_0\,
      R => RSTP
    );
\mul_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_100,
      Q => \mul_reg__3\(5),
      R => RSTP
    );
\mul_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_100\,
      Q => \mul_reg[5]__0_n_0\,
      R => RSTP
    );
\mul_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_99,
      Q => \mul_reg__3\(6),
      R => RSTP
    );
\mul_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_99\,
      Q => \mul_reg[6]__0_n_0\,
      R => RSTP
    );
\mul_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_98,
      Q => \mul_reg__3\(7),
      R => RSTP
    );
\mul_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_98\,
      Q => \mul_reg[7]__0_n_0\,
      R => RSTP
    );
\mul_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_97,
      Q => \mul_reg__3\(8),
      R => RSTP
    );
\mul_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_97\,
      Q => \mul_reg[8]__0_n_0\,
      R => RSTP
    );
\mul_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_96,
      Q => \mul_reg__3\(9),
      R => RSTP
    );
\mul_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_96\,
      Q => \mul_reg[9]__0_n_0\,
      R => RSTP
    );
\mul_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => S_AXIS_TDATA(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_mul_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => WBram_n_0,
      B(16) => WBram_n_0,
      B(15) => WBram_n_0,
      B(14) => WBram_n_0,
      B(13) => WBram_n_1,
      B(12) => WBram_n_2,
      B(11) => WBram_n_3,
      B(10) => WBram_n_4,
      B(9) => WBram_n_5,
      B(8) => WBram_n_6,
      B(7) => WBram_n_7,
      B(6) => WBram_n_8,
      B(5) => WBram_n_9,
      B(4) => WBram_n_10,
      B(3) => WBram_n_11,
      B(2) => WBram_n_12,
      B(1) => WBram_n_13,
      B(0) => WBram_n_14,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_mul_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_mul_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_mul_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => S_AXIS_TVALID,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_mul_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_mul_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \mul_reg__0_n_58\,
      P(46) => \mul_reg__0_n_59\,
      P(45) => \mul_reg__0_n_60\,
      P(44) => \mul_reg__0_n_61\,
      P(43) => \mul_reg__0_n_62\,
      P(42) => \mul_reg__0_n_63\,
      P(41) => \mul_reg__0_n_64\,
      P(40) => \mul_reg__0_n_65\,
      P(39) => \mul_reg__0_n_66\,
      P(38) => \mul_reg__0_n_67\,
      P(37) => \mul_reg__0_n_68\,
      P(36) => \mul_reg__0_n_69\,
      P(35) => \mul_reg__0_n_70\,
      P(34) => \mul_reg__0_n_71\,
      P(33) => \mul_reg__0_n_72\,
      P(32) => \mul_reg__0_n_73\,
      P(31) => \mul_reg__0_n_74\,
      P(30) => \mul_reg__0_n_75\,
      P(29) => \mul_reg__0_n_76\,
      P(28) => \mul_reg__0_n_77\,
      P(27) => \mul_reg__0_n_78\,
      P(26) => \mul_reg__0_n_79\,
      P(25) => \mul_reg__0_n_80\,
      P(24) => \mul_reg__0_n_81\,
      P(23) => \mul_reg__0_n_82\,
      P(22) => \mul_reg__0_n_83\,
      P(21) => \mul_reg__0_n_84\,
      P(20) => \mul_reg__0_n_85\,
      P(19) => \mul_reg__0_n_86\,
      P(18) => \mul_reg__0_n_87\,
      P(17) => \mul_reg__0_n_88\,
      P(16) => \mul_reg__0_n_89\,
      P(15) => \mul_reg__0_n_90\,
      P(14) => \mul_reg__0_n_91\,
      P(13) => \mul_reg__0_n_92\,
      P(12) => \mul_reg__0_n_93\,
      P(11) => \mul_reg__0_n_94\,
      P(10) => \mul_reg__0_n_95\,
      P(9) => \mul_reg__0_n_96\,
      P(8) => \mul_reg__0_n_97\,
      P(7) => \mul_reg__0_n_98\,
      P(6) => \mul_reg__0_n_99\,
      P(5) => \mul_reg__0_n_100\,
      P(4) => \mul_reg__0_n_101\,
      P(3) => \mul_reg__0_n_102\,
      P(2) => \mul_reg__0_n_103\,
      P(1) => \mul_reg__0_n_104\,
      P(0) => \mul_reg__0_n_105\,
      PATTERNBDETECT => \NLW_mul_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_mul_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \mul0__0_n_106\,
      PCIN(46) => \mul0__0_n_107\,
      PCIN(45) => \mul0__0_n_108\,
      PCIN(44) => \mul0__0_n_109\,
      PCIN(43) => \mul0__0_n_110\,
      PCIN(42) => \mul0__0_n_111\,
      PCIN(41) => \mul0__0_n_112\,
      PCIN(40) => \mul0__0_n_113\,
      PCIN(39) => \mul0__0_n_114\,
      PCIN(38) => \mul0__0_n_115\,
      PCIN(37) => \mul0__0_n_116\,
      PCIN(36) => \mul0__0_n_117\,
      PCIN(35) => \mul0__0_n_118\,
      PCIN(34) => \mul0__0_n_119\,
      PCIN(33) => \mul0__0_n_120\,
      PCIN(32) => \mul0__0_n_121\,
      PCIN(31) => \mul0__0_n_122\,
      PCIN(30) => \mul0__0_n_123\,
      PCIN(29) => \mul0__0_n_124\,
      PCIN(28) => \mul0__0_n_125\,
      PCIN(27) => \mul0__0_n_126\,
      PCIN(26) => \mul0__0_n_127\,
      PCIN(25) => \mul0__0_n_128\,
      PCIN(24) => \mul0__0_n_129\,
      PCIN(23) => \mul0__0_n_130\,
      PCIN(22) => \mul0__0_n_131\,
      PCIN(21) => \mul0__0_n_132\,
      PCIN(20) => \mul0__0_n_133\,
      PCIN(19) => \mul0__0_n_134\,
      PCIN(18) => \mul0__0_n_135\,
      PCIN(17) => \mul0__0_n_136\,
      PCIN(16) => \mul0__0_n_137\,
      PCIN(15) => \mul0__0_n_138\,
      PCIN(14) => \mul0__0_n_139\,
      PCIN(13) => \mul0__0_n_140\,
      PCIN(12) => \mul0__0_n_141\,
      PCIN(11) => \mul0__0_n_142\,
      PCIN(10) => \mul0__0_n_143\,
      PCIN(9) => \mul0__0_n_144\,
      PCIN(8) => \mul0__0_n_145\,
      PCIN(7) => \mul0__0_n_146\,
      PCIN(6) => \mul0__0_n_147\,
      PCIN(5) => \mul0__0_n_148\,
      PCIN(4) => \mul0__0_n_149\,
      PCIN(3) => \mul0__0_n_150\,
      PCIN(2) => \mul0__0_n_151\,
      PCIN(1) => \mul0__0_n_152\,
      PCIN(0) => \mul0__0_n_153\,
      PCOUT(47 downto 0) => \NLW_mul_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTP,
      UNDERFLOW => \NLW_mul_reg__0_UNDERFLOW_UNCONNECTED\
    );
\outNeuron[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[16]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[0]_i_1__0_n_0\
    );
\outNeuron[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[26]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[10]_i_1__0_n_0\
    );
\outNeuron[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[27]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[11]_i_1__0_n_0\
    );
\outNeuron[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[28]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[12]_i_1__0_n_0\
    );
\outNeuron[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[29]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[13]_i_1__0_n_0\
    );
\outNeuron[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[30]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[14]_i_1__0_n_0\
    );
\outNeuron[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[31]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[15]_i_1__0_n_0\
    );
\outNeuron[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[32]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[16]_i_1__0_n_0\
    );
\outNeuron[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[33]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[17]_i_1__0_n_0\
    );
\outNeuron[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[34]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[18]_i_1__0_n_0\
    );
\outNeuron[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[35]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[19]_i_1__0_n_0\
    );
\outNeuron[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[17]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[1]_i_1__0_n_0\
    );
\outNeuron[20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[36]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[20]_i_1__0_n_0\
    );
\outNeuron[21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[37]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[21]_i_1__0_n_0\
    );
\outNeuron[22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[38]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[22]_i_1__0_n_0\
    );
\outNeuron[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[39]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[23]_i_1__0_n_0\
    );
\outNeuron[24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[40]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[24]_i_1__0_n_0\
    );
\outNeuron[25]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[41]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[25]_i_1__0_n_0\
    );
\outNeuron[26]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[42]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[26]_i_1__0_n_0\
    );
\outNeuron[27]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[43]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[27]_i_1__0_n_0\
    );
\outNeuron[28]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[44]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[28]_i_1__0_n_0\
    );
\outNeuron[29]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[45]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[29]_i_1__0_n_0\
    );
\outNeuron[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[18]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[2]_i_1__0_n_0\
    );
\outNeuron[30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \outNeuron[30]_i_3__0_n_0\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron[30]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[46]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[30]_i_2__0_n_0\
    );
\outNeuron[30]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[61]\,
      I1 => \sum_reg_n_0_[60]\,
      I2 => \sum_reg_n_0_[59]\,
      I3 => \sum_reg_n_0_[58]\,
      I4 => \outNeuron[30]_i_4__0_n_0\,
      I5 => \outNeuron[30]_i_5__0_n_0\,
      O => \outNeuron[30]_i_3__0_n_0\
    );
\outNeuron[30]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[47]\,
      I1 => \sum_reg_n_0_[48]\,
      I2 => \sum_reg_n_0_[49]\,
      I3 => \sum_reg_n_0_[63]\,
      I4 => \sum_reg_n_0_[62]\,
      O => \outNeuron[30]_i_4__0_n_0\
    );
\outNeuron[30]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[54]\,
      I1 => \sum_reg_n_0_[55]\,
      I2 => \sum_reg_n_0_[56]\,
      I3 => \sum_reg_n_0_[57]\,
      I4 => \outNeuron[30]_i_6__0_n_0\,
      O => \outNeuron[30]_i_5__0_n_0\
    );
\outNeuron[30]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[53]\,
      I1 => \sum_reg_n_0_[52]\,
      I2 => \sum_reg_n_0_[51]\,
      I3 => \sum_reg_n_0_[50]\,
      O => \outNeuron[30]_i_6__0_n_0\
    );
\outNeuron[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \sum_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[47]\,
      I2 => \outNeuron[30]_i_3__0_n_0\,
      O => \outNeuron[31]_i_1__0_n_0\
    );
\outNeuron[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[19]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[3]_i_1__0_n_0\
    );
\outNeuron[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[20]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[4]_i_1__0_n_0\
    );
\outNeuron[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[21]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[5]_i_1__0_n_0\
    );
\outNeuron[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[22]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[6]_i_1__0_n_0\
    );
\outNeuron[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[23]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[7]_i_1__0_n_0\
    );
\outNeuron[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[24]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[8]_i_1__0_n_0\
    );
\outNeuron[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[25]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[9]_i_1__0_n_0\
    );
\outNeuron_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[0]_i_1__0_n_0\,
      Q => D(0),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[10]_i_1__0_n_0\,
      Q => D(10),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[11]_i_1__0_n_0\,
      Q => D(11),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[12]_i_1__0_n_0\,
      Q => D(12),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[13]_i_1__0_n_0\,
      Q => D(13),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[14]_i_1__0_n_0\,
      Q => D(14),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[15]_i_1__0_n_0\,
      Q => D(15),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[16]_i_1__0_n_0\,
      Q => D(16),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[17]_i_1__0_n_0\,
      Q => D(17),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[18]_i_1__0_n_0\,
      Q => D(18),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[19]_i_1__0_n_0\,
      Q => D(19),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[1]_i_1__0_n_0\,
      Q => D(1),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[20]_i_1__0_n_0\,
      Q => D(20),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[21]_i_1__0_n_0\,
      Q => D(21),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[22]_i_1__0_n_0\,
      Q => D(22),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[23]_i_1__0_n_0\,
      Q => D(23),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[24]_i_1__0_n_0\,
      Q => D(24),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[25]_i_1__0_n_0\,
      Q => D(25),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[26]_i_1__0_n_0\,
      Q => D(26),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[27]_i_1__0_n_0\,
      Q => D(27),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[28]_i_1__0_n_0\,
      Q => D(28),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[29]_i_1__0_n_0\,
      Q => D(29),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[2]_i_1__0_n_0\,
      Q => D(2),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[30]_i_2__0_n_0\,
      Q => D(30),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[31]_i_1__0_n_0\,
      Q => D(31),
      R => '0'
    );
\outNeuron_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[3]_i_1__0_n_0\,
      Q => D(3),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[4]_i_1__0_n_0\,
      Q => D(4),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[5]_i_1__0_n_0\,
      Q => D(5),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[6]_i_1__0_n_0\,
      Q => D(6),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[7]_i_1__0_n_0\,
      Q => D(7),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[8]_i_1__0_n_0\,
      Q => D(8),
      S => \outNeuron[30]_i_1__0_n_0\
    );
\outNeuron_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[9]_i_1__0_n_0\,
      Q => D(9),
      S => \outNeuron[30]_i_1__0_n_0\
    );
outvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => sigValid_reg_n_0,
      Q => outvalid_reg_n_0,
      R => '0'
    );
\raddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \p_0_in__2\(0)
    );
\raddr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      O => \p_0_in__2\(1)
    );
\raddr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      I2 => raddr_reg(2),
      O => \p_0_in__2\(2)
    );
\raddr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => raddr_reg(2),
      I1 => raddr_reg(1),
      I2 => raddr_reg(0),
      I3 => raddr_reg(3),
      O => \p_0_in__2\(3)
    );
\raddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => raddr_reg(3),
      I1 => raddr_reg(0),
      I2 => raddr_reg(1),
      I3 => raddr_reg(2),
      I4 => \raddr_reg__0\(4),
      O => \p_0_in__2\(4)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => S_AXIS_TVALID,
      D => \p_0_in__2\(0),
      Q => raddr_reg(0),
      R => \sum[62]_i_1_n_0\
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => S_AXIS_TVALID,
      D => \p_0_in__2\(1),
      Q => raddr_reg(1),
      R => \sum[62]_i_1_n_0\
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => S_AXIS_TVALID,
      D => \p_0_in__2\(2),
      Q => raddr_reg(2),
      R => \sum[62]_i_1_n_0\
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => S_AXIS_TVALID,
      D => \p_0_in__2\(3),
      Q => raddr_reg(3),
      R => \sum[62]_i_1_n_0\
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => S_AXIS_TVALID,
      D => \p_0_in__2\(4),
      Q => \raddr_reg__0\(4),
      R => \sum[62]_i_1_n_0\
    );
\sigValid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => raddr_reg(2),
      I1 => raddr_reg(1),
      I2 => muxValid_f,
      I3 => raddr_reg(0),
      I4 => \raddr_reg__0\(4),
      I5 => raddr_reg(3),
      O => \^raddr_reg[2]_0\
    );
sigValid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \^raddr_reg[2]_0\,
      Q => sigValid_reg_n_0,
      R => '0'
    );
\sum[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => accumulateSum_carry_n_7,
      I3 => biasSum_carry_n_7,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[0]_i_1__0_n_0\
    );
\sum[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__1_n_5\,
      I3 => \biasSum_carry__1_n_5\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[10]_i_1__0_n_0\
    );
\sum[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__1_n_4\,
      I3 => \biasSum_carry__1_n_4\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[11]_i_1__0_n_0\
    );
\sum[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__2_n_7\,
      I3 => \biasSum_carry__2_n_7\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[12]_i_1__0_n_0\
    );
\sum[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__2_n_6\,
      I3 => \biasSum_carry__2_n_6\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[13]_i_1__0_n_0\
    );
\sum[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__2_n_5\,
      I3 => \biasSum_carry__2_n_5\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[14]_i_1__0_n_0\
    );
\sum[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__2_n_4\,
      I3 => \biasSum_carry__2_n_4\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[15]_i_1__0_n_0\
    );
\sum[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__3_n_7\,
      I3 => \biasSum_carry__3_n_7\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[16]_i_1__0_n_0\
    );
\sum[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__3_n_6\,
      I3 => \biasSum_carry__3_n_6\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[17]_i_1__0_n_0\
    );
\sum[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__3_n_5\,
      I3 => \biasSum_carry__3_n_5\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[18]_i_1__0_n_0\
    );
\sum[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__3_n_4\,
      I3 => \biasSum_carry__3_n_4\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[19]_i_1__0_n_0\
    );
\sum[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => accumulateSum_carry_n_6,
      I3 => biasSum_carry_n_6,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[1]_i_1__0_n_0\
    );
\sum[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__4_n_7\,
      I3 => \biasSum_carry__4_n_7\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[20]_i_1__0_n_0\
    );
\sum[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__4_n_6\,
      I3 => \biasSum_carry__4_n_6\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[21]_i_1__0_n_0\
    );
\sum[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__4_n_5\,
      I3 => \biasSum_carry__4_n_5\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[22]_i_1__0_n_0\
    );
\sum[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__4_n_4\,
      I3 => \biasSum_carry__4_n_4\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[23]_i_1__0_n_0\
    );
\sum[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__5_n_7\,
      I3 => \biasSum_carry__5_n_7\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[24]_i_1__0_n_0\
    );
\sum[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__5_n_6\,
      I3 => \biasSum_carry__5_n_6\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[25]_i_1__0_n_0\
    );
\sum[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__5_n_5\,
      I3 => \biasSum_carry__5_n_5\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[26]_i_1__0_n_0\
    );
\sum[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__5_n_4\,
      I3 => \biasSum_carry__5_n_4\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[27]_i_1__0_n_0\
    );
\sum[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__6_n_7\,
      I3 => \biasSum_carry__6_n_7\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[28]_i_1__0_n_0\
    );
\sum[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__6_n_6\,
      I3 => \biasSum_carry__6_n_6\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[29]_i_1__0_n_0\
    );
\sum[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => accumulateSum_carry_n_5,
      I3 => biasSum_carry_n_5,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[2]_i_1__0_n_0\
    );
\sum[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__6_n_5\,
      I3 => \biasSum_carry__6_n_5\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[30]_i_1__0_n_0\
    );
\sum[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__6_n_4\,
      I3 => \biasSum_carry__6_n_4\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[31]_i_1__0_n_0\
    );
\sum[32]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__7_n_7\,
      I3 => \biasSum_carry__7_n_7\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[32]_i_1__0_n_0\
    );
\sum[33]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__7_n_6\,
      I3 => \biasSum_carry__7_n_6\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[33]_i_1__0_n_0\
    );
\sum[34]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__7_n_5\,
      I3 => \biasSum_carry__7_n_5\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[34]_i_1__0_n_0\
    );
\sum[35]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__7_n_4\,
      I3 => \biasSum_carry__7_n_4\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[35]_i_1__0_n_0\
    );
\sum[36]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__8_n_7\,
      I3 => \biasSum_carry__8_n_7\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[36]_i_1__0_n_0\
    );
\sum[37]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__8_n_6\,
      I3 => \biasSum_carry__8_n_6\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[37]_i_1__0_n_0\
    );
\sum[38]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__8_n_5\,
      I3 => \biasSum_carry__8_n_5\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[38]_i_1__0_n_0\
    );
\sum[39]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__8_n_4\,
      I3 => \biasSum_carry__8_n_4\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[39]_i_1__0_n_0\
    );
\sum[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => accumulateSum_carry_n_4,
      I3 => biasSum_carry_n_4,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[3]_i_1__0_n_0\
    );
\sum[40]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__9_n_7\,
      I3 => \biasSum_carry__9_n_7\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[40]_i_1__0_n_0\
    );
\sum[41]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__9_n_6\,
      I3 => \biasSum_carry__9_n_6\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[41]_i_1__0_n_0\
    );
\sum[42]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__9_n_5\,
      I3 => \biasSum_carry__9_n_5\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[42]_i_1__0_n_0\
    );
\sum[43]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__9_n_4\,
      I3 => \biasSum_carry__9_n_4\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[43]_i_1__0_n_0\
    );
\sum[44]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__10_n_7\,
      I3 => \biasSum_carry__10_n_7\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[44]_i_1__0_n_0\
    );
\sum[45]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__10_n_6\,
      I3 => \biasSum_carry__10_n_6\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[45]_i_1__0_n_0\
    );
\sum[46]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__10_n_5\,
      I3 => \biasSum_carry__10_n_5\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[46]_i_1__0_n_0\
    );
\sum[47]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__10_n_4\,
      I3 => \biasSum_carry__10_n_4\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[47]_i_1__0_n_0\
    );
\sum[48]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__11_n_7\,
      I3 => \biasSum_carry__11_n_7\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[48]_i_1__0_n_0\
    );
\sum[49]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__11_n_6\,
      I3 => \biasSum_carry__11_n_6\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[49]_i_1__0_n_0\
    );
\sum[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__0_n_7\,
      I3 => \biasSum_carry__0_n_7\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[4]_i_1__0_n_0\
    );
\sum[50]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__11_n_5\,
      I3 => \biasSum_carry__11_n_5\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[50]_i_1__0_n_0\
    );
\sum[51]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__11_n_4\,
      I3 => \biasSum_carry__11_n_4\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[51]_i_1__0_n_0\
    );
\sum[52]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__12_n_7\,
      I3 => \biasSum_carry__12_n_7\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[52]_i_1__0_n_0\
    );
\sum[53]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__12_n_6\,
      I3 => \biasSum_carry__12_n_6\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[53]_i_1__0_n_0\
    );
\sum[54]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__12_n_5\,
      I3 => \biasSum_carry__12_n_5\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[54]_i_1__0_n_0\
    );
\sum[55]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__12_n_4\,
      I3 => \biasSum_carry__12_n_4\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[55]_i_1__0_n_0\
    );
\sum[56]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__13_n_7\,
      I3 => \biasSum_carry__13_n_7\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[56]_i_1__0_n_0\
    );
\sum[57]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__13_n_6\,
      I3 => \biasSum_carry__13_n_6\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[57]_i_1__0_n_0\
    );
\sum[58]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__13_n_5\,
      I3 => \biasSum_carry__13_n_5\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[58]_i_1__0_n_0\
    );
\sum[59]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__13_n_4\,
      I3 => \biasSum_carry__13_n_4\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[59]_i_1__0_n_0\
    );
\sum[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__0_n_6\,
      I3 => \biasSum_carry__0_n_6\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[5]_i_1__0_n_0\
    );
\sum[60]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__14_n_7\,
      I3 => \biasSum_carry__14_n_7\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[60]_i_1__0_n_0\
    );
\sum[61]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__14_n_6\,
      I3 => \biasSum_carry__14_n_6\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[61]_i_1__0_n_0\
    );
\sum[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => outvalid_reg_n_0,
      I1 => S_AXI_ARESETN,
      O => \sum[62]_i_1_n_0\
    );
\sum[62]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__14_n_5\,
      I3 => \biasSum_carry__14_n_5\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[62]_i_3__0_n_0\
    );
\sum[62]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004F00400040"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \biasSum_carry__14_n_4\,
      I2 => \^raddr_reg[2]_0\,
      I3 => \sum_reg_n_0_[63]\,
      I4 => \mul_reg__1\(63),
      I5 => \accumulateSum_carry__14_n_4\,
      O => \sum[62]_i_4__0_n_0\
    );
\sum[62]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
        port map (
      I0 => \accumulateSum_carry__14_n_4\,
      I1 => \mul_reg__1\(63),
      I2 => \sum_reg_n_0_[63]\,
      I3 => \^raddr_reg[2]_0\,
      O => \sum[62]_i_5__0_n_0\
    );
\sum[62]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \^raddr_reg[2]_0\,
      I1 => \biasSum_carry__14_n_4\,
      I2 => \bias_reg_n_0_[63]\,
      I3 => \sum_reg_n_0_[63]\,
      O => \sum[62]_i_6__0_n_0\
    );
\sum[63]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B800AA00B800"
    )
        port map (
      I0 => \sum[63]_i_2__0_n_0\,
      I1 => mult_valid,
      I2 => \sum_reg_n_0_[63]\,
      I3 => \sum[63]_i_3__6_n_0\,
      I4 => \^raddr_reg[2]_0\,
      I5 => \sum[63]_i_4_n_0\,
      O => \sum[63]_i_1__0_n_0\
    );
\sum[63]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF8FEF8FE080E08"
    )
        port map (
      I0 => \mul_reg__1\(63),
      I1 => \accumulateSum_carry__14_n_4\,
      I2 => \^raddr_reg[2]_0\,
      I3 => \sum_reg_n_0_[63]\,
      I4 => \bias_reg_n_0_[63]\,
      I5 => \biasSum_carry__14_n_4\,
      O => \sum[63]_i_2__0_n_0\
    );
\sum[63]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_ARESETN,
      I1 => outvalid_reg_n_0,
      O => \sum[63]_i_3__6_n_0\
    );
\sum[63]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \sum_reg_n_0_[63]\,
      I1 => \bias_reg_n_0_[63]\,
      I2 => \biasSum_carry__14_n_4\,
      O => \sum[63]_i_4_n_0\
    );
\sum[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__0_n_5\,
      I3 => \biasSum_carry__0_n_5\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[6]_i_1__0_n_0\
    );
\sum[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__0_n_4\,
      I3 => \biasSum_carry__0_n_4\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[7]_i_1__0_n_0\
    );
\sum[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__1_n_7\,
      I3 => \biasSum_carry__1_n_7\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[8]_i_1__0_n_0\
    );
\sum[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__0_n_0\,
      I1 => \sum[62]_i_5__0_n_0\,
      I2 => \accumulateSum_carry__1_n_6\,
      I3 => \biasSum_carry__1_n_6\,
      I4 => \sum[62]_i_6__0_n_0\,
      O => \sum[9]_i_1__0_n_0\
    );
\sum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[0]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[0]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[10]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[10]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[11]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[11]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[12]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[12]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[13]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[13]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[14]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[14]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[15]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[15]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[16]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[16]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[17]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[17]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[18]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[18]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[19]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[19]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[1]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[1]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[20]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[20]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[21]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[21]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[22]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[22]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[23]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[23]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[24]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[24]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[25]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[25]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[26]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[26]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[27]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[27]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[28]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[28]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[29]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[29]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[2]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[2]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[30]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[30]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[31]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[31]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[32]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[32]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[33]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[33]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[34]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[34]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[35]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[35]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[36]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[36]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[37]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[37]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[38]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[38]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[39]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[39]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[3]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[3]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[40]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[40]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[41]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[41]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[42]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[42]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[43]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[43]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[44]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[44]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[45]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[45]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[46]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[46]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[47]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[47]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[48]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[48]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[49]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[49]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[4]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[4]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[50]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[50]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[51]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[51]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[52]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[52]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[53]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[53]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[54]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[54]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[55]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[55]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[56]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[56]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[57]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[57]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[58]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[58]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[59]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[59]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[5]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[5]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[60]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[60]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[61]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[61]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[62]_i_3__0_n_0\,
      Q => \sum_reg_n_0_[62]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \sum[63]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[63]\,
      R => '0'
    );
\sum_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[6]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[6]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[7]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[7]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[8]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[8]\,
      R => \sum[62]_i_1_n_0\
    );
\sum_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[9]_i_1__0_n_0\,
      Q => \sum_reg_n_0_[9]\,
      R => \sum[62]_i_1_n_0\
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      O => \p_0_in__6\(0)
    );
\waddr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[1]\,
      O => \p_0_in__6\(1)
    );
\waddr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[1]\,
      I2 => \waddr_reg_n_0_[2]\,
      O => \p_0_in__6\(2)
    );
\waddr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[1]\,
      I2 => \waddr_reg_n_0_[0]\,
      I3 => \waddr_reg_n_0_[3]\,
      O => \p_0_in__6\(3)
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \waddr_reg[3]_0\(0),
      D => \p_0_in__6\(0),
      Q => \waddr_reg_n_0_[0]\,
      R => rst
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \waddr_reg[3]_0\(0),
      D => \p_0_in__6\(1),
      Q => \waddr_reg_n_0_[1]\,
      R => rst
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \waddr_reg[3]_0\(0),
      D => \p_0_in__6\(2),
      Q => \waddr_reg_n_0_[2]\,
      R => rst
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \waddr_reg[3]_0\(0),
      D => \p_0_in__6\(3),
      Q => \waddr_reg_n_0_[3]\,
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized1\ is
  port (
    \raddr_reg[2]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \waddr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXIS_TVALID : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    RSTP : in STD_LOGIC;
    \sum_reg[62]_0\ : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    mult_valid : in STD_LOGIC;
    muxValid_f : in STD_LOGIC;
    \bias_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[63]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized1\ : entity is "neuron";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized1\ is
  signal WBram_n_0 : STD_LOGIC;
  signal WBram_n_1 : STD_LOGIC;
  signal WBram_n_10 : STD_LOGIC;
  signal WBram_n_11 : STD_LOGIC;
  signal WBram_n_12 : STD_LOGIC;
  signal WBram_n_13 : STD_LOGIC;
  signal WBram_n_14 : STD_LOGIC;
  signal WBram_n_15 : STD_LOGIC;
  signal WBram_n_16 : STD_LOGIC;
  signal WBram_n_17 : STD_LOGIC;
  signal WBram_n_18 : STD_LOGIC;
  signal WBram_n_19 : STD_LOGIC;
  signal WBram_n_2 : STD_LOGIC;
  signal WBram_n_20 : STD_LOGIC;
  signal WBram_n_21 : STD_LOGIC;
  signal WBram_n_22 : STD_LOGIC;
  signal WBram_n_23 : STD_LOGIC;
  signal WBram_n_24 : STD_LOGIC;
  signal WBram_n_25 : STD_LOGIC;
  signal WBram_n_26 : STD_LOGIC;
  signal WBram_n_27 : STD_LOGIC;
  signal WBram_n_28 : STD_LOGIC;
  signal WBram_n_29 : STD_LOGIC;
  signal WBram_n_3 : STD_LOGIC;
  signal WBram_n_30 : STD_LOGIC;
  signal WBram_n_31 : STD_LOGIC;
  signal WBram_n_4 : STD_LOGIC;
  signal WBram_n_5 : STD_LOGIC;
  signal WBram_n_6 : STD_LOGIC;
  signal WBram_n_7 : STD_LOGIC;
  signal WBram_n_8 : STD_LOGIC;
  signal WBram_n_9 : STD_LOGIC;
  signal \accumulateSum_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_1__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_2__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_3__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_4__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_1__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_2__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_3__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_4__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_1__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_2__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_3__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_4__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_1__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_2__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_3__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_4__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_1__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_2__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_3__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_4__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_1__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_2__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_3__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_4__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_1__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_2__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_3__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_4__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_1__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_2__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_3__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_4__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_1__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_2__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_3__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_4__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_1__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_2__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_3__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_4__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_1__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_2__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_3__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_4__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_1__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_2__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_3__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_4__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry_i_4__1_n_0\ : STD_LOGIC;
  signal accumulateSum_carry_n_0 : STD_LOGIC;
  signal accumulateSum_carry_n_1 : STD_LOGIC;
  signal accumulateSum_carry_n_2 : STD_LOGIC;
  signal accumulateSum_carry_n_3 : STD_LOGIC;
  signal accumulateSum_carry_n_4 : STD_LOGIC;
  signal accumulateSum_carry_n_5 : STD_LOGIC;
  signal accumulateSum_carry_n_6 : STD_LOGIC;
  signal accumulateSum_carry_n_7 : STD_LOGIC;
  signal \biasSum_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_n_1\ : STD_LOGIC;
  signal \biasSum_carry__0_n_2\ : STD_LOGIC;
  signal \biasSum_carry__0_n_3\ : STD_LOGIC;
  signal \biasSum_carry__0_n_4\ : STD_LOGIC;
  signal \biasSum_carry__0_n_5\ : STD_LOGIC;
  signal \biasSum_carry__0_n_6\ : STD_LOGIC;
  signal \biasSum_carry__0_n_7\ : STD_LOGIC;
  signal \biasSum_carry__10_i_1__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_2__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_3__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_4__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_n_1\ : STD_LOGIC;
  signal \biasSum_carry__10_n_2\ : STD_LOGIC;
  signal \biasSum_carry__10_n_3\ : STD_LOGIC;
  signal \biasSum_carry__10_n_4\ : STD_LOGIC;
  signal \biasSum_carry__10_n_5\ : STD_LOGIC;
  signal \biasSum_carry__10_n_6\ : STD_LOGIC;
  signal \biasSum_carry__10_n_7\ : STD_LOGIC;
  signal \biasSum_carry__11_i_1__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_2__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_3__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_4__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_n_1\ : STD_LOGIC;
  signal \biasSum_carry__11_n_2\ : STD_LOGIC;
  signal \biasSum_carry__11_n_3\ : STD_LOGIC;
  signal \biasSum_carry__11_n_4\ : STD_LOGIC;
  signal \biasSum_carry__11_n_5\ : STD_LOGIC;
  signal \biasSum_carry__11_n_6\ : STD_LOGIC;
  signal \biasSum_carry__11_n_7\ : STD_LOGIC;
  signal \biasSum_carry__12_i_1__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_2__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_3__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_4__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_n_1\ : STD_LOGIC;
  signal \biasSum_carry__12_n_2\ : STD_LOGIC;
  signal \biasSum_carry__12_n_3\ : STD_LOGIC;
  signal \biasSum_carry__12_n_4\ : STD_LOGIC;
  signal \biasSum_carry__12_n_5\ : STD_LOGIC;
  signal \biasSum_carry__12_n_6\ : STD_LOGIC;
  signal \biasSum_carry__12_n_7\ : STD_LOGIC;
  signal \biasSum_carry__13_i_1__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_2__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_3__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_4__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_n_1\ : STD_LOGIC;
  signal \biasSum_carry__13_n_2\ : STD_LOGIC;
  signal \biasSum_carry__13_n_3\ : STD_LOGIC;
  signal \biasSum_carry__13_n_4\ : STD_LOGIC;
  signal \biasSum_carry__13_n_5\ : STD_LOGIC;
  signal \biasSum_carry__13_n_6\ : STD_LOGIC;
  signal \biasSum_carry__13_n_7\ : STD_LOGIC;
  signal \biasSum_carry__14_i_1__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_2__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_3__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_4__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_n_1\ : STD_LOGIC;
  signal \biasSum_carry__14_n_2\ : STD_LOGIC;
  signal \biasSum_carry__14_n_3\ : STD_LOGIC;
  signal \biasSum_carry__14_n_4\ : STD_LOGIC;
  signal \biasSum_carry__14_n_5\ : STD_LOGIC;
  signal \biasSum_carry__14_n_6\ : STD_LOGIC;
  signal \biasSum_carry__14_n_7\ : STD_LOGIC;
  signal \biasSum_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_n_1\ : STD_LOGIC;
  signal \biasSum_carry__1_n_2\ : STD_LOGIC;
  signal \biasSum_carry__1_n_3\ : STD_LOGIC;
  signal \biasSum_carry__1_n_4\ : STD_LOGIC;
  signal \biasSum_carry__1_n_5\ : STD_LOGIC;
  signal \biasSum_carry__1_n_6\ : STD_LOGIC;
  signal \biasSum_carry__1_n_7\ : STD_LOGIC;
  signal \biasSum_carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_n_1\ : STD_LOGIC;
  signal \biasSum_carry__2_n_2\ : STD_LOGIC;
  signal \biasSum_carry__2_n_3\ : STD_LOGIC;
  signal \biasSum_carry__2_n_4\ : STD_LOGIC;
  signal \biasSum_carry__2_n_5\ : STD_LOGIC;
  signal \biasSum_carry__2_n_6\ : STD_LOGIC;
  signal \biasSum_carry__2_n_7\ : STD_LOGIC;
  signal \biasSum_carry__3_i_1__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_2__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_3__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_4__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_n_1\ : STD_LOGIC;
  signal \biasSum_carry__3_n_2\ : STD_LOGIC;
  signal \biasSum_carry__3_n_3\ : STD_LOGIC;
  signal \biasSum_carry__3_n_4\ : STD_LOGIC;
  signal \biasSum_carry__3_n_5\ : STD_LOGIC;
  signal \biasSum_carry__3_n_6\ : STD_LOGIC;
  signal \biasSum_carry__3_n_7\ : STD_LOGIC;
  signal \biasSum_carry__4_i_1__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_2__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_3__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_4__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_n_1\ : STD_LOGIC;
  signal \biasSum_carry__4_n_2\ : STD_LOGIC;
  signal \biasSum_carry__4_n_3\ : STD_LOGIC;
  signal \biasSum_carry__4_n_4\ : STD_LOGIC;
  signal \biasSum_carry__4_n_5\ : STD_LOGIC;
  signal \biasSum_carry__4_n_6\ : STD_LOGIC;
  signal \biasSum_carry__4_n_7\ : STD_LOGIC;
  signal \biasSum_carry__5_i_1__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_2__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_3__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_4__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_n_1\ : STD_LOGIC;
  signal \biasSum_carry__5_n_2\ : STD_LOGIC;
  signal \biasSum_carry__5_n_3\ : STD_LOGIC;
  signal \biasSum_carry__5_n_4\ : STD_LOGIC;
  signal \biasSum_carry__5_n_5\ : STD_LOGIC;
  signal \biasSum_carry__5_n_6\ : STD_LOGIC;
  signal \biasSum_carry__5_n_7\ : STD_LOGIC;
  signal \biasSum_carry__6_i_1__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_2__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_3__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_4__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_n_1\ : STD_LOGIC;
  signal \biasSum_carry__6_n_2\ : STD_LOGIC;
  signal \biasSum_carry__6_n_3\ : STD_LOGIC;
  signal \biasSum_carry__6_n_4\ : STD_LOGIC;
  signal \biasSum_carry__6_n_5\ : STD_LOGIC;
  signal \biasSum_carry__6_n_6\ : STD_LOGIC;
  signal \biasSum_carry__6_n_7\ : STD_LOGIC;
  signal \biasSum_carry__7_i_1__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_2__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_3__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_4__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_n_1\ : STD_LOGIC;
  signal \biasSum_carry__7_n_2\ : STD_LOGIC;
  signal \biasSum_carry__7_n_3\ : STD_LOGIC;
  signal \biasSum_carry__7_n_4\ : STD_LOGIC;
  signal \biasSum_carry__7_n_5\ : STD_LOGIC;
  signal \biasSum_carry__7_n_6\ : STD_LOGIC;
  signal \biasSum_carry__7_n_7\ : STD_LOGIC;
  signal \biasSum_carry__8_i_1__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_2__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_3__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_4__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_n_1\ : STD_LOGIC;
  signal \biasSum_carry__8_n_2\ : STD_LOGIC;
  signal \biasSum_carry__8_n_3\ : STD_LOGIC;
  signal \biasSum_carry__8_n_4\ : STD_LOGIC;
  signal \biasSum_carry__8_n_5\ : STD_LOGIC;
  signal \biasSum_carry__8_n_6\ : STD_LOGIC;
  signal \biasSum_carry__8_n_7\ : STD_LOGIC;
  signal \biasSum_carry__9_i_1__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_2__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_3__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_4__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_n_1\ : STD_LOGIC;
  signal \biasSum_carry__9_n_2\ : STD_LOGIC;
  signal \biasSum_carry__9_n_3\ : STD_LOGIC;
  signal \biasSum_carry__9_n_4\ : STD_LOGIC;
  signal \biasSum_carry__9_n_5\ : STD_LOGIC;
  signal \biasSum_carry__9_n_6\ : STD_LOGIC;
  signal \biasSum_carry__9_n_7\ : STD_LOGIC;
  signal \biasSum_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry_i_4__1_n_0\ : STD_LOGIC;
  signal biasSum_carry_n_0 : STD_LOGIC;
  signal biasSum_carry_n_1 : STD_LOGIC;
  signal biasSum_carry_n_2 : STD_LOGIC;
  signal biasSum_carry_n_3 : STD_LOGIC;
  signal biasSum_carry_n_4 : STD_LOGIC;
  signal biasSum_carry_n_5 : STD_LOGIC;
  signal biasSum_carry_n_6 : STD_LOGIC;
  signal biasSum_carry_n_7 : STD_LOGIC;
  signal \bias_reg_n_0_[16]\ : STD_LOGIC;
  signal \bias_reg_n_0_[17]\ : STD_LOGIC;
  signal \bias_reg_n_0_[18]\ : STD_LOGIC;
  signal \bias_reg_n_0_[19]\ : STD_LOGIC;
  signal \bias_reg_n_0_[20]\ : STD_LOGIC;
  signal \bias_reg_n_0_[21]\ : STD_LOGIC;
  signal \bias_reg_n_0_[22]\ : STD_LOGIC;
  signal \bias_reg_n_0_[23]\ : STD_LOGIC;
  signal \bias_reg_n_0_[24]\ : STD_LOGIC;
  signal \bias_reg_n_0_[25]\ : STD_LOGIC;
  signal \bias_reg_n_0_[26]\ : STD_LOGIC;
  signal \bias_reg_n_0_[27]\ : STD_LOGIC;
  signal \bias_reg_n_0_[28]\ : STD_LOGIC;
  signal \bias_reg_n_0_[29]\ : STD_LOGIC;
  signal \bias_reg_n_0_[30]\ : STD_LOGIC;
  signal \bias_reg_n_0_[31]\ : STD_LOGIC;
  signal \bias_reg_n_0_[32]\ : STD_LOGIC;
  signal \bias_reg_n_0_[33]\ : STD_LOGIC;
  signal \bias_reg_n_0_[34]\ : STD_LOGIC;
  signal \bias_reg_n_0_[35]\ : STD_LOGIC;
  signal \bias_reg_n_0_[36]\ : STD_LOGIC;
  signal \bias_reg_n_0_[37]\ : STD_LOGIC;
  signal \bias_reg_n_0_[38]\ : STD_LOGIC;
  signal \bias_reg_n_0_[39]\ : STD_LOGIC;
  signal \bias_reg_n_0_[40]\ : STD_LOGIC;
  signal \bias_reg_n_0_[41]\ : STD_LOGIC;
  signal \bias_reg_n_0_[42]\ : STD_LOGIC;
  signal \bias_reg_n_0_[43]\ : STD_LOGIC;
  signal \bias_reg_n_0_[44]\ : STD_LOGIC;
  signal \bias_reg_n_0_[45]\ : STD_LOGIC;
  signal \bias_reg_n_0_[46]\ : STD_LOGIC;
  signal \bias_reg_n_0_[63]\ : STD_LOGIC;
  signal \mul0__0_n_100\ : STD_LOGIC;
  signal \mul0__0_n_101\ : STD_LOGIC;
  signal \mul0__0_n_102\ : STD_LOGIC;
  signal \mul0__0_n_103\ : STD_LOGIC;
  signal \mul0__0_n_104\ : STD_LOGIC;
  signal \mul0__0_n_105\ : STD_LOGIC;
  signal \mul0__0_n_106\ : STD_LOGIC;
  signal \mul0__0_n_107\ : STD_LOGIC;
  signal \mul0__0_n_108\ : STD_LOGIC;
  signal \mul0__0_n_109\ : STD_LOGIC;
  signal \mul0__0_n_110\ : STD_LOGIC;
  signal \mul0__0_n_111\ : STD_LOGIC;
  signal \mul0__0_n_112\ : STD_LOGIC;
  signal \mul0__0_n_113\ : STD_LOGIC;
  signal \mul0__0_n_114\ : STD_LOGIC;
  signal \mul0__0_n_115\ : STD_LOGIC;
  signal \mul0__0_n_116\ : STD_LOGIC;
  signal \mul0__0_n_117\ : STD_LOGIC;
  signal \mul0__0_n_118\ : STD_LOGIC;
  signal \mul0__0_n_119\ : STD_LOGIC;
  signal \mul0__0_n_120\ : STD_LOGIC;
  signal \mul0__0_n_121\ : STD_LOGIC;
  signal \mul0__0_n_122\ : STD_LOGIC;
  signal \mul0__0_n_123\ : STD_LOGIC;
  signal \mul0__0_n_124\ : STD_LOGIC;
  signal \mul0__0_n_125\ : STD_LOGIC;
  signal \mul0__0_n_126\ : STD_LOGIC;
  signal \mul0__0_n_127\ : STD_LOGIC;
  signal \mul0__0_n_128\ : STD_LOGIC;
  signal \mul0__0_n_129\ : STD_LOGIC;
  signal \mul0__0_n_130\ : STD_LOGIC;
  signal \mul0__0_n_131\ : STD_LOGIC;
  signal \mul0__0_n_132\ : STD_LOGIC;
  signal \mul0__0_n_133\ : STD_LOGIC;
  signal \mul0__0_n_134\ : STD_LOGIC;
  signal \mul0__0_n_135\ : STD_LOGIC;
  signal \mul0__0_n_136\ : STD_LOGIC;
  signal \mul0__0_n_137\ : STD_LOGIC;
  signal \mul0__0_n_138\ : STD_LOGIC;
  signal \mul0__0_n_139\ : STD_LOGIC;
  signal \mul0__0_n_140\ : STD_LOGIC;
  signal \mul0__0_n_141\ : STD_LOGIC;
  signal \mul0__0_n_142\ : STD_LOGIC;
  signal \mul0__0_n_143\ : STD_LOGIC;
  signal \mul0__0_n_144\ : STD_LOGIC;
  signal \mul0__0_n_145\ : STD_LOGIC;
  signal \mul0__0_n_146\ : STD_LOGIC;
  signal \mul0__0_n_147\ : STD_LOGIC;
  signal \mul0__0_n_148\ : STD_LOGIC;
  signal \mul0__0_n_149\ : STD_LOGIC;
  signal \mul0__0_n_150\ : STD_LOGIC;
  signal \mul0__0_n_151\ : STD_LOGIC;
  signal \mul0__0_n_152\ : STD_LOGIC;
  signal \mul0__0_n_153\ : STD_LOGIC;
  signal \mul0__0_n_58\ : STD_LOGIC;
  signal \mul0__0_n_59\ : STD_LOGIC;
  signal \mul0__0_n_60\ : STD_LOGIC;
  signal \mul0__0_n_61\ : STD_LOGIC;
  signal \mul0__0_n_62\ : STD_LOGIC;
  signal \mul0__0_n_63\ : STD_LOGIC;
  signal \mul0__0_n_64\ : STD_LOGIC;
  signal \mul0__0_n_65\ : STD_LOGIC;
  signal \mul0__0_n_66\ : STD_LOGIC;
  signal \mul0__0_n_67\ : STD_LOGIC;
  signal \mul0__0_n_68\ : STD_LOGIC;
  signal \mul0__0_n_69\ : STD_LOGIC;
  signal \mul0__0_n_70\ : STD_LOGIC;
  signal \mul0__0_n_71\ : STD_LOGIC;
  signal \mul0__0_n_72\ : STD_LOGIC;
  signal \mul0__0_n_73\ : STD_LOGIC;
  signal \mul0__0_n_74\ : STD_LOGIC;
  signal \mul0__0_n_75\ : STD_LOGIC;
  signal \mul0__0_n_76\ : STD_LOGIC;
  signal \mul0__0_n_77\ : STD_LOGIC;
  signal \mul0__0_n_78\ : STD_LOGIC;
  signal \mul0__0_n_79\ : STD_LOGIC;
  signal \mul0__0_n_80\ : STD_LOGIC;
  signal \mul0__0_n_81\ : STD_LOGIC;
  signal \mul0__0_n_82\ : STD_LOGIC;
  signal \mul0__0_n_83\ : STD_LOGIC;
  signal \mul0__0_n_84\ : STD_LOGIC;
  signal \mul0__0_n_85\ : STD_LOGIC;
  signal \mul0__0_n_86\ : STD_LOGIC;
  signal \mul0__0_n_87\ : STD_LOGIC;
  signal \mul0__0_n_88\ : STD_LOGIC;
  signal \mul0__0_n_89\ : STD_LOGIC;
  signal \mul0__0_n_90\ : STD_LOGIC;
  signal \mul0__0_n_91\ : STD_LOGIC;
  signal \mul0__0_n_92\ : STD_LOGIC;
  signal \mul0__0_n_93\ : STD_LOGIC;
  signal \mul0__0_n_94\ : STD_LOGIC;
  signal \mul0__0_n_95\ : STD_LOGIC;
  signal \mul0__0_n_96\ : STD_LOGIC;
  signal \mul0__0_n_97\ : STD_LOGIC;
  signal \mul0__0_n_98\ : STD_LOGIC;
  signal \mul0__0_n_99\ : STD_LOGIC;
  signal \mul0_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_n_1\ : STD_LOGIC;
  signal \mul0_carry__0_n_2\ : STD_LOGIC;
  signal \mul0_carry__0_n_3\ : STD_LOGIC;
  signal \mul0_carry__10_i_1__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_2__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_3__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_4__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_n_1\ : STD_LOGIC;
  signal \mul0_carry__10_n_2\ : STD_LOGIC;
  signal \mul0_carry__10_n_3\ : STD_LOGIC;
  signal \mul0_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_n_1\ : STD_LOGIC;
  signal \mul0_carry__1_n_2\ : STD_LOGIC;
  signal \mul0_carry__1_n_3\ : STD_LOGIC;
  signal \mul0_carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_n_1\ : STD_LOGIC;
  signal \mul0_carry__2_n_2\ : STD_LOGIC;
  signal \mul0_carry__2_n_3\ : STD_LOGIC;
  signal \mul0_carry__3_i_1__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_2__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_3__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_4__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_n_1\ : STD_LOGIC;
  signal \mul0_carry__3_n_2\ : STD_LOGIC;
  signal \mul0_carry__3_n_3\ : STD_LOGIC;
  signal \mul0_carry__4_i_1__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_2__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_3__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_4__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_n_1\ : STD_LOGIC;
  signal \mul0_carry__4_n_2\ : STD_LOGIC;
  signal \mul0_carry__4_n_3\ : STD_LOGIC;
  signal \mul0_carry__5_i_1__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_2__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_3__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_4__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_n_1\ : STD_LOGIC;
  signal \mul0_carry__5_n_2\ : STD_LOGIC;
  signal \mul0_carry__5_n_3\ : STD_LOGIC;
  signal \mul0_carry__6_i_1__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_2__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_3__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_4__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_n_1\ : STD_LOGIC;
  signal \mul0_carry__6_n_2\ : STD_LOGIC;
  signal \mul0_carry__6_n_3\ : STD_LOGIC;
  signal \mul0_carry__7_i_1__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_2__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_3__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_4__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_n_1\ : STD_LOGIC;
  signal \mul0_carry__7_n_2\ : STD_LOGIC;
  signal \mul0_carry__7_n_3\ : STD_LOGIC;
  signal \mul0_carry__8_i_1__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_2__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_3__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_4__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_n_1\ : STD_LOGIC;
  signal \mul0_carry__8_n_2\ : STD_LOGIC;
  signal \mul0_carry__8_n_3\ : STD_LOGIC;
  signal \mul0_carry__9_i_1__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_2__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_3__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_4__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_n_1\ : STD_LOGIC;
  signal \mul0_carry__9_n_2\ : STD_LOGIC;
  signal \mul0_carry__9_n_3\ : STD_LOGIC;
  signal \mul0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \mul0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \mul0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal mul0_carry_n_0 : STD_LOGIC;
  signal mul0_carry_n_1 : STD_LOGIC;
  signal mul0_carry_n_2 : STD_LOGIC;
  signal mul0_carry_n_3 : STD_LOGIC;
  signal mul0_n_100 : STD_LOGIC;
  signal mul0_n_101 : STD_LOGIC;
  signal mul0_n_102 : STD_LOGIC;
  signal mul0_n_103 : STD_LOGIC;
  signal mul0_n_104 : STD_LOGIC;
  signal mul0_n_105 : STD_LOGIC;
  signal mul0_n_106 : STD_LOGIC;
  signal mul0_n_107 : STD_LOGIC;
  signal mul0_n_108 : STD_LOGIC;
  signal mul0_n_109 : STD_LOGIC;
  signal mul0_n_110 : STD_LOGIC;
  signal mul0_n_111 : STD_LOGIC;
  signal mul0_n_112 : STD_LOGIC;
  signal mul0_n_113 : STD_LOGIC;
  signal mul0_n_114 : STD_LOGIC;
  signal mul0_n_115 : STD_LOGIC;
  signal mul0_n_116 : STD_LOGIC;
  signal mul0_n_117 : STD_LOGIC;
  signal mul0_n_118 : STD_LOGIC;
  signal mul0_n_119 : STD_LOGIC;
  signal mul0_n_120 : STD_LOGIC;
  signal mul0_n_121 : STD_LOGIC;
  signal mul0_n_122 : STD_LOGIC;
  signal mul0_n_123 : STD_LOGIC;
  signal mul0_n_124 : STD_LOGIC;
  signal mul0_n_125 : STD_LOGIC;
  signal mul0_n_126 : STD_LOGIC;
  signal mul0_n_127 : STD_LOGIC;
  signal mul0_n_128 : STD_LOGIC;
  signal mul0_n_129 : STD_LOGIC;
  signal mul0_n_130 : STD_LOGIC;
  signal mul0_n_131 : STD_LOGIC;
  signal mul0_n_132 : STD_LOGIC;
  signal mul0_n_133 : STD_LOGIC;
  signal mul0_n_134 : STD_LOGIC;
  signal mul0_n_135 : STD_LOGIC;
  signal mul0_n_136 : STD_LOGIC;
  signal mul0_n_137 : STD_LOGIC;
  signal mul0_n_138 : STD_LOGIC;
  signal mul0_n_139 : STD_LOGIC;
  signal mul0_n_140 : STD_LOGIC;
  signal mul0_n_141 : STD_LOGIC;
  signal mul0_n_142 : STD_LOGIC;
  signal mul0_n_143 : STD_LOGIC;
  signal mul0_n_144 : STD_LOGIC;
  signal mul0_n_145 : STD_LOGIC;
  signal mul0_n_146 : STD_LOGIC;
  signal mul0_n_147 : STD_LOGIC;
  signal mul0_n_148 : STD_LOGIC;
  signal mul0_n_149 : STD_LOGIC;
  signal mul0_n_150 : STD_LOGIC;
  signal mul0_n_151 : STD_LOGIC;
  signal mul0_n_152 : STD_LOGIC;
  signal mul0_n_153 : STD_LOGIC;
  signal mul0_n_58 : STD_LOGIC;
  signal mul0_n_59 : STD_LOGIC;
  signal mul0_n_60 : STD_LOGIC;
  signal mul0_n_61 : STD_LOGIC;
  signal mul0_n_62 : STD_LOGIC;
  signal mul0_n_63 : STD_LOGIC;
  signal mul0_n_64 : STD_LOGIC;
  signal mul0_n_65 : STD_LOGIC;
  signal mul0_n_66 : STD_LOGIC;
  signal mul0_n_67 : STD_LOGIC;
  signal mul0_n_68 : STD_LOGIC;
  signal mul0_n_69 : STD_LOGIC;
  signal mul0_n_70 : STD_LOGIC;
  signal mul0_n_71 : STD_LOGIC;
  signal mul0_n_72 : STD_LOGIC;
  signal mul0_n_73 : STD_LOGIC;
  signal mul0_n_74 : STD_LOGIC;
  signal mul0_n_75 : STD_LOGIC;
  signal mul0_n_76 : STD_LOGIC;
  signal mul0_n_77 : STD_LOGIC;
  signal mul0_n_78 : STD_LOGIC;
  signal mul0_n_79 : STD_LOGIC;
  signal mul0_n_80 : STD_LOGIC;
  signal mul0_n_81 : STD_LOGIC;
  signal mul0_n_82 : STD_LOGIC;
  signal mul0_n_83 : STD_LOGIC;
  signal mul0_n_84 : STD_LOGIC;
  signal mul0_n_85 : STD_LOGIC;
  signal mul0_n_86 : STD_LOGIC;
  signal mul0_n_87 : STD_LOGIC;
  signal mul0_n_88 : STD_LOGIC;
  signal mul0_n_89 : STD_LOGIC;
  signal mul0_n_90 : STD_LOGIC;
  signal mul0_n_91 : STD_LOGIC;
  signal mul0_n_92 : STD_LOGIC;
  signal mul0_n_93 : STD_LOGIC;
  signal mul0_n_94 : STD_LOGIC;
  signal mul0_n_95 : STD_LOGIC;
  signal mul0_n_96 : STD_LOGIC;
  signal mul0_n_97 : STD_LOGIC;
  signal mul0_n_98 : STD_LOGIC;
  signal mul0_n_99 : STD_LOGIC;
  signal \mul_reg[0]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[10]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[11]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[12]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[13]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[14]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[15]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[16]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[1]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[2]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[3]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[4]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[5]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[6]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[7]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[8]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[9]__0_n_0\ : STD_LOGIC;
  signal \mul_reg__0_n_100\ : STD_LOGIC;
  signal \mul_reg__0_n_101\ : STD_LOGIC;
  signal \mul_reg__0_n_102\ : STD_LOGIC;
  signal \mul_reg__0_n_103\ : STD_LOGIC;
  signal \mul_reg__0_n_104\ : STD_LOGIC;
  signal \mul_reg__0_n_105\ : STD_LOGIC;
  signal \mul_reg__0_n_58\ : STD_LOGIC;
  signal \mul_reg__0_n_59\ : STD_LOGIC;
  signal \mul_reg__0_n_60\ : STD_LOGIC;
  signal \mul_reg__0_n_61\ : STD_LOGIC;
  signal \mul_reg__0_n_62\ : STD_LOGIC;
  signal \mul_reg__0_n_63\ : STD_LOGIC;
  signal \mul_reg__0_n_64\ : STD_LOGIC;
  signal \mul_reg__0_n_65\ : STD_LOGIC;
  signal \mul_reg__0_n_66\ : STD_LOGIC;
  signal \mul_reg__0_n_67\ : STD_LOGIC;
  signal \mul_reg__0_n_68\ : STD_LOGIC;
  signal \mul_reg__0_n_69\ : STD_LOGIC;
  signal \mul_reg__0_n_70\ : STD_LOGIC;
  signal \mul_reg__0_n_71\ : STD_LOGIC;
  signal \mul_reg__0_n_72\ : STD_LOGIC;
  signal \mul_reg__0_n_73\ : STD_LOGIC;
  signal \mul_reg__0_n_74\ : STD_LOGIC;
  signal \mul_reg__0_n_75\ : STD_LOGIC;
  signal \mul_reg__0_n_76\ : STD_LOGIC;
  signal \mul_reg__0_n_77\ : STD_LOGIC;
  signal \mul_reg__0_n_78\ : STD_LOGIC;
  signal \mul_reg__0_n_79\ : STD_LOGIC;
  signal \mul_reg__0_n_80\ : STD_LOGIC;
  signal \mul_reg__0_n_81\ : STD_LOGIC;
  signal \mul_reg__0_n_82\ : STD_LOGIC;
  signal \mul_reg__0_n_83\ : STD_LOGIC;
  signal \mul_reg__0_n_84\ : STD_LOGIC;
  signal \mul_reg__0_n_85\ : STD_LOGIC;
  signal \mul_reg__0_n_86\ : STD_LOGIC;
  signal \mul_reg__0_n_87\ : STD_LOGIC;
  signal \mul_reg__0_n_88\ : STD_LOGIC;
  signal \mul_reg__0_n_89\ : STD_LOGIC;
  signal \mul_reg__0_n_90\ : STD_LOGIC;
  signal \mul_reg__0_n_91\ : STD_LOGIC;
  signal \mul_reg__0_n_92\ : STD_LOGIC;
  signal \mul_reg__0_n_93\ : STD_LOGIC;
  signal \mul_reg__0_n_94\ : STD_LOGIC;
  signal \mul_reg__0_n_95\ : STD_LOGIC;
  signal \mul_reg__0_n_96\ : STD_LOGIC;
  signal \mul_reg__0_n_97\ : STD_LOGIC;
  signal \mul_reg__0_n_98\ : STD_LOGIC;
  signal \mul_reg__0_n_99\ : STD_LOGIC;
  signal \mul_reg__1\ : STD_LOGIC_VECTOR ( 63 to 63 );
  signal \mul_reg__2\ : STD_LOGIC_VECTOR ( 62 downto 16 );
  signal \mul_reg__3\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal mul_reg_n_100 : STD_LOGIC;
  signal mul_reg_n_101 : STD_LOGIC;
  signal mul_reg_n_102 : STD_LOGIC;
  signal mul_reg_n_103 : STD_LOGIC;
  signal mul_reg_n_104 : STD_LOGIC;
  signal mul_reg_n_105 : STD_LOGIC;
  signal mul_reg_n_58 : STD_LOGIC;
  signal mul_reg_n_59 : STD_LOGIC;
  signal mul_reg_n_60 : STD_LOGIC;
  signal mul_reg_n_61 : STD_LOGIC;
  signal mul_reg_n_62 : STD_LOGIC;
  signal mul_reg_n_63 : STD_LOGIC;
  signal mul_reg_n_64 : STD_LOGIC;
  signal mul_reg_n_65 : STD_LOGIC;
  signal mul_reg_n_66 : STD_LOGIC;
  signal mul_reg_n_67 : STD_LOGIC;
  signal mul_reg_n_68 : STD_LOGIC;
  signal mul_reg_n_69 : STD_LOGIC;
  signal mul_reg_n_70 : STD_LOGIC;
  signal mul_reg_n_71 : STD_LOGIC;
  signal mul_reg_n_72 : STD_LOGIC;
  signal mul_reg_n_73 : STD_LOGIC;
  signal mul_reg_n_74 : STD_LOGIC;
  signal mul_reg_n_75 : STD_LOGIC;
  signal mul_reg_n_76 : STD_LOGIC;
  signal mul_reg_n_77 : STD_LOGIC;
  signal mul_reg_n_78 : STD_LOGIC;
  signal mul_reg_n_79 : STD_LOGIC;
  signal mul_reg_n_80 : STD_LOGIC;
  signal mul_reg_n_81 : STD_LOGIC;
  signal mul_reg_n_82 : STD_LOGIC;
  signal mul_reg_n_83 : STD_LOGIC;
  signal mul_reg_n_84 : STD_LOGIC;
  signal mul_reg_n_85 : STD_LOGIC;
  signal mul_reg_n_86 : STD_LOGIC;
  signal mul_reg_n_87 : STD_LOGIC;
  signal mul_reg_n_88 : STD_LOGIC;
  signal mul_reg_n_89 : STD_LOGIC;
  signal mul_reg_n_90 : STD_LOGIC;
  signal mul_reg_n_91 : STD_LOGIC;
  signal mul_reg_n_92 : STD_LOGIC;
  signal mul_reg_n_93 : STD_LOGIC;
  signal mul_reg_n_94 : STD_LOGIC;
  signal mul_reg_n_95 : STD_LOGIC;
  signal mul_reg_n_96 : STD_LOGIC;
  signal mul_reg_n_97 : STD_LOGIC;
  signal mul_reg_n_98 : STD_LOGIC;
  signal mul_reg_n_99 : STD_LOGIC;
  signal \outNeuron[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_2__1_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_3__1_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_4__1_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_5__1_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_6__1_n_0\ : STD_LOGIC;
  signal \outNeuron[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \outNeuron[9]_i_1__1_n_0\ : STD_LOGIC;
  signal outvalid_reg_n_0 : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^raddr_reg[2]_0\ : STD_LOGIC;
  signal \raddr_reg__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal sigValid_reg_n_0 : STD_LOGIC;
  signal \sum[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[32]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[33]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[34]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[35]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[36]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[37]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[38]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[39]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[40]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[41]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[42]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[43]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[44]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[45]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[46]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[47]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[48]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[49]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[50]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[51]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[52]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[53]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[54]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[55]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[56]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[57]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[58]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[59]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[60]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[61]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[62]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum[62]_i_3__1_n_0\ : STD_LOGIC;
  signal \sum[62]_i_4__1_n_0\ : STD_LOGIC;
  signal \sum[62]_i_5__1_n_0\ : STD_LOGIC;
  signal \sum[62]_i_6__1_n_0\ : STD_LOGIC;
  signal \sum[63]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[63]_i_2__1_n_0\ : STD_LOGIC;
  signal \sum[63]_i_3__7_n_0\ : STD_LOGIC;
  signal \sum[63]_i_4__0_n_0\ : STD_LOGIC;
  signal \sum[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_reg_n_0_[0]\ : STD_LOGIC;
  signal \sum_reg_n_0_[10]\ : STD_LOGIC;
  signal \sum_reg_n_0_[11]\ : STD_LOGIC;
  signal \sum_reg_n_0_[12]\ : STD_LOGIC;
  signal \sum_reg_n_0_[13]\ : STD_LOGIC;
  signal \sum_reg_n_0_[14]\ : STD_LOGIC;
  signal \sum_reg_n_0_[15]\ : STD_LOGIC;
  signal \sum_reg_n_0_[16]\ : STD_LOGIC;
  signal \sum_reg_n_0_[17]\ : STD_LOGIC;
  signal \sum_reg_n_0_[18]\ : STD_LOGIC;
  signal \sum_reg_n_0_[19]\ : STD_LOGIC;
  signal \sum_reg_n_0_[1]\ : STD_LOGIC;
  signal \sum_reg_n_0_[20]\ : STD_LOGIC;
  signal \sum_reg_n_0_[21]\ : STD_LOGIC;
  signal \sum_reg_n_0_[22]\ : STD_LOGIC;
  signal \sum_reg_n_0_[23]\ : STD_LOGIC;
  signal \sum_reg_n_0_[24]\ : STD_LOGIC;
  signal \sum_reg_n_0_[25]\ : STD_LOGIC;
  signal \sum_reg_n_0_[26]\ : STD_LOGIC;
  signal \sum_reg_n_0_[27]\ : STD_LOGIC;
  signal \sum_reg_n_0_[28]\ : STD_LOGIC;
  signal \sum_reg_n_0_[29]\ : STD_LOGIC;
  signal \sum_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_reg_n_0_[30]\ : STD_LOGIC;
  signal \sum_reg_n_0_[31]\ : STD_LOGIC;
  signal \sum_reg_n_0_[32]\ : STD_LOGIC;
  signal \sum_reg_n_0_[33]\ : STD_LOGIC;
  signal \sum_reg_n_0_[34]\ : STD_LOGIC;
  signal \sum_reg_n_0_[35]\ : STD_LOGIC;
  signal \sum_reg_n_0_[36]\ : STD_LOGIC;
  signal \sum_reg_n_0_[37]\ : STD_LOGIC;
  signal \sum_reg_n_0_[38]\ : STD_LOGIC;
  signal \sum_reg_n_0_[39]\ : STD_LOGIC;
  signal \sum_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_reg_n_0_[40]\ : STD_LOGIC;
  signal \sum_reg_n_0_[41]\ : STD_LOGIC;
  signal \sum_reg_n_0_[42]\ : STD_LOGIC;
  signal \sum_reg_n_0_[43]\ : STD_LOGIC;
  signal \sum_reg_n_0_[44]\ : STD_LOGIC;
  signal \sum_reg_n_0_[45]\ : STD_LOGIC;
  signal \sum_reg_n_0_[46]\ : STD_LOGIC;
  signal \sum_reg_n_0_[47]\ : STD_LOGIC;
  signal \sum_reg_n_0_[48]\ : STD_LOGIC;
  signal \sum_reg_n_0_[49]\ : STD_LOGIC;
  signal \sum_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_reg_n_0_[50]\ : STD_LOGIC;
  signal \sum_reg_n_0_[51]\ : STD_LOGIC;
  signal \sum_reg_n_0_[52]\ : STD_LOGIC;
  signal \sum_reg_n_0_[53]\ : STD_LOGIC;
  signal \sum_reg_n_0_[54]\ : STD_LOGIC;
  signal \sum_reg_n_0_[55]\ : STD_LOGIC;
  signal \sum_reg_n_0_[56]\ : STD_LOGIC;
  signal \sum_reg_n_0_[57]\ : STD_LOGIC;
  signal \sum_reg_n_0_[58]\ : STD_LOGIC;
  signal \sum_reg_n_0_[59]\ : STD_LOGIC;
  signal \sum_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_reg_n_0_[60]\ : STD_LOGIC;
  signal \sum_reg_n_0_[61]\ : STD_LOGIC;
  signal \sum_reg_n_0_[62]\ : STD_LOGIC;
  signal \sum_reg_n_0_[63]\ : STD_LOGIC;
  signal \sum_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_reg_n_0_[7]\ : STD_LOGIC;
  signal \sum_reg_n_0_[8]\ : STD_LOGIC;
  signal \sum_reg_n_0_[9]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \NLW_accumulateSum_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_biasSum_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul0__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_mul0__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_mul0__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul0_carry__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_mul_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_mul_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of accumulateSum_carry : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__9\ : label is 35;
  attribute ADDER_THRESHOLD of biasSum_carry : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul0 : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \mul0__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute ADDER_THRESHOLD of mul0_carry : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of mul_reg : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \outNeuron[0]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \outNeuron[10]_i_1__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \outNeuron[11]_i_1__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \outNeuron[12]_i_1__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \outNeuron[13]_i_1__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \outNeuron[14]_i_1__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \outNeuron[15]_i_1__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \outNeuron[16]_i_1__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \outNeuron[17]_i_1__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \outNeuron[18]_i_1__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \outNeuron[19]_i_1__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \outNeuron[1]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \outNeuron[20]_i_1__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \outNeuron[21]_i_1__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \outNeuron[22]_i_1__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \outNeuron[23]_i_1__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \outNeuron[24]_i_1__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \outNeuron[25]_i_1__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \outNeuron[26]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \outNeuron[27]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \outNeuron[28]_i_1__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \outNeuron[29]_i_1__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \outNeuron[2]_i_1__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \outNeuron[30]_i_2__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \outNeuron[3]_i_1__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \outNeuron[4]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \outNeuron[5]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \outNeuron[6]_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \outNeuron[7]_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \outNeuron[8]_i_1__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \outNeuron[9]_i_1__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \raddr[3]_i_1__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \raddr[4]_i_1__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sum[63]_i_4__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__1\ : label is "soft_lutpair65";
begin
  \raddr_reg[2]_0\ <= \^raddr_reg[2]_0\;
WBram: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized1\
     port map (
      B(14) => WBram_n_0,
      B(13) => WBram_n_1,
      B(12) => WBram_n_2,
      B(11) => WBram_n_3,
      B(10) => WBram_n_4,
      B(9) => WBram_n_5,
      B(8) => WBram_n_6,
      B(7) => WBram_n_7,
      B(6) => WBram_n_8,
      B(5) => WBram_n_9,
      B(4) => WBram_n_10,
      B(3) => WBram_n_11,
      B(2) => WBram_n_12,
      B(1) => WBram_n_13,
      B(0) => WBram_n_14,
      Q(31 downto 0) => Q(31 downto 0),
      S_AXI_ACLK => S_AXI_ACLK,
      dout0(16) => WBram_n_15,
      dout0(15) => WBram_n_16,
      dout0(14) => WBram_n_17,
      dout0(13) => WBram_n_18,
      dout0(12) => WBram_n_19,
      dout0(11) => WBram_n_20,
      dout0(10) => WBram_n_21,
      dout0(9) => WBram_n_22,
      dout0(8) => WBram_n_23,
      dout0(7) => WBram_n_24,
      dout0(6) => WBram_n_25,
      dout0(5) => WBram_n_26,
      dout0(4) => WBram_n_27,
      dout0(3) => WBram_n_28,
      dout0(2) => WBram_n_29,
      dout0(1) => WBram_n_30,
      dout0(0) => WBram_n_31,
      \mul_reg__0\(0) => \waddr_reg[3]_0\(0),
      \mul_reg__0_0\(3) => \waddr_reg_n_0_[3]\,
      \mul_reg__0_0\(2) => \waddr_reg_n_0_[2]\,
      \mul_reg__0_0\(1) => \waddr_reg_n_0_[1]\,
      \mul_reg__0_0\(0) => \waddr_reg_n_0_[0]\,
      \mul_reg__0_1\(3 downto 0) => raddr_reg(3 downto 0)
    );
accumulateSum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => accumulateSum_carry_n_0,
      CO(2) => accumulateSum_carry_n_1,
      CO(1) => accumulateSum_carry_n_2,
      CO(0) => accumulateSum_carry_n_3,
      CYINIT => '0',
      DI(3) => \mul_reg[3]__0_n_0\,
      DI(2) => \mul_reg[2]__0_n_0\,
      DI(1) => \mul_reg[1]__0_n_0\,
      DI(0) => \mul_reg[0]__0_n_0\,
      O(3) => accumulateSum_carry_n_4,
      O(2) => accumulateSum_carry_n_5,
      O(1) => accumulateSum_carry_n_6,
      O(0) => accumulateSum_carry_n_7,
      S(3) => \accumulateSum_carry_i_1__1_n_0\,
      S(2) => \accumulateSum_carry_i_2__1_n_0\,
      S(1) => \accumulateSum_carry_i_3__1_n_0\,
      S(0) => \accumulateSum_carry_i_4__1_n_0\
    );
\accumulateSum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => accumulateSum_carry_n_0,
      CO(3) => \accumulateSum_carry__0_n_0\,
      CO(2) => \accumulateSum_carry__0_n_1\,
      CO(1) => \accumulateSum_carry__0_n_2\,
      CO(0) => \accumulateSum_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[7]__0_n_0\,
      DI(2) => \mul_reg[6]__0_n_0\,
      DI(1) => \mul_reg[5]__0_n_0\,
      DI(0) => \mul_reg[4]__0_n_0\,
      O(3) => \accumulateSum_carry__0_n_4\,
      O(2) => \accumulateSum_carry__0_n_5\,
      O(1) => \accumulateSum_carry__0_n_6\,
      O(0) => \accumulateSum_carry__0_n_7\,
      S(3) => \accumulateSum_carry__0_i_1__1_n_0\,
      S(2) => \accumulateSum_carry__0_i_2__1_n_0\,
      S(1) => \accumulateSum_carry__0_i_3__1_n_0\,
      S(0) => \accumulateSum_carry__0_i_4__1_n_0\
    );
\accumulateSum_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[7]__0_n_0\,
      I1 => \sum_reg_n_0_[7]\,
      O => \accumulateSum_carry__0_i_1__1_n_0\
    );
\accumulateSum_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[6]__0_n_0\,
      I1 => \sum_reg_n_0_[6]\,
      O => \accumulateSum_carry__0_i_2__1_n_0\
    );
\accumulateSum_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[5]__0_n_0\,
      I1 => \sum_reg_n_0_[5]\,
      O => \accumulateSum_carry__0_i_3__1_n_0\
    );
\accumulateSum_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[4]__0_n_0\,
      I1 => \sum_reg_n_0_[4]\,
      O => \accumulateSum_carry__0_i_4__1_n_0\
    );
\accumulateSum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__0_n_0\,
      CO(3) => \accumulateSum_carry__1_n_0\,
      CO(2) => \accumulateSum_carry__1_n_1\,
      CO(1) => \accumulateSum_carry__1_n_2\,
      CO(0) => \accumulateSum_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[11]__0_n_0\,
      DI(2) => \mul_reg[10]__0_n_0\,
      DI(1) => \mul_reg[9]__0_n_0\,
      DI(0) => \mul_reg[8]__0_n_0\,
      O(3) => \accumulateSum_carry__1_n_4\,
      O(2) => \accumulateSum_carry__1_n_5\,
      O(1) => \accumulateSum_carry__1_n_6\,
      O(0) => \accumulateSum_carry__1_n_7\,
      S(3) => \accumulateSum_carry__1_i_1__1_n_0\,
      S(2) => \accumulateSum_carry__1_i_2__1_n_0\,
      S(1) => \accumulateSum_carry__1_i_3__1_n_0\,
      S(0) => \accumulateSum_carry__1_i_4__1_n_0\
    );
\accumulateSum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__9_n_0\,
      CO(3) => \accumulateSum_carry__10_n_0\,
      CO(2) => \accumulateSum_carry__10_n_1\,
      CO(1) => \accumulateSum_carry__10_n_2\,
      CO(0) => \accumulateSum_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(47 downto 44),
      O(3) => \accumulateSum_carry__10_n_4\,
      O(2) => \accumulateSum_carry__10_n_5\,
      O(1) => \accumulateSum_carry__10_n_6\,
      O(0) => \accumulateSum_carry__10_n_7\,
      S(3) => \accumulateSum_carry__10_i_1__1_n_0\,
      S(2) => \accumulateSum_carry__10_i_2__1_n_0\,
      S(1) => \accumulateSum_carry__10_i_3__1_n_0\,
      S(0) => \accumulateSum_carry__10_i_4__1_n_0\
    );
\accumulateSum_carry__10_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(47),
      I1 => \sum_reg_n_0_[47]\,
      O => \accumulateSum_carry__10_i_1__1_n_0\
    );
\accumulateSum_carry__10_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(46),
      I1 => \sum_reg_n_0_[46]\,
      O => \accumulateSum_carry__10_i_2__1_n_0\
    );
\accumulateSum_carry__10_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(45),
      I1 => \sum_reg_n_0_[45]\,
      O => \accumulateSum_carry__10_i_3__1_n_0\
    );
\accumulateSum_carry__10_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(44),
      I1 => \sum_reg_n_0_[44]\,
      O => \accumulateSum_carry__10_i_4__1_n_0\
    );
\accumulateSum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__10_n_0\,
      CO(3) => \accumulateSum_carry__11_n_0\,
      CO(2) => \accumulateSum_carry__11_n_1\,
      CO(1) => \accumulateSum_carry__11_n_2\,
      CO(0) => \accumulateSum_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(51 downto 48),
      O(3) => \accumulateSum_carry__11_n_4\,
      O(2) => \accumulateSum_carry__11_n_5\,
      O(1) => \accumulateSum_carry__11_n_6\,
      O(0) => \accumulateSum_carry__11_n_7\,
      S(3) => \accumulateSum_carry__11_i_1__1_n_0\,
      S(2) => \accumulateSum_carry__11_i_2__1_n_0\,
      S(1) => \accumulateSum_carry__11_i_3__1_n_0\,
      S(0) => \accumulateSum_carry__11_i_4__1_n_0\
    );
\accumulateSum_carry__11_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(51),
      I1 => \sum_reg_n_0_[51]\,
      O => \accumulateSum_carry__11_i_1__1_n_0\
    );
\accumulateSum_carry__11_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(50),
      I1 => \sum_reg_n_0_[50]\,
      O => \accumulateSum_carry__11_i_2__1_n_0\
    );
\accumulateSum_carry__11_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(49),
      I1 => \sum_reg_n_0_[49]\,
      O => \accumulateSum_carry__11_i_3__1_n_0\
    );
\accumulateSum_carry__11_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(48),
      I1 => \sum_reg_n_0_[48]\,
      O => \accumulateSum_carry__11_i_4__1_n_0\
    );
\accumulateSum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__11_n_0\,
      CO(3) => \accumulateSum_carry__12_n_0\,
      CO(2) => \accumulateSum_carry__12_n_1\,
      CO(1) => \accumulateSum_carry__12_n_2\,
      CO(0) => \accumulateSum_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(55 downto 52),
      O(3) => \accumulateSum_carry__12_n_4\,
      O(2) => \accumulateSum_carry__12_n_5\,
      O(1) => \accumulateSum_carry__12_n_6\,
      O(0) => \accumulateSum_carry__12_n_7\,
      S(3) => \accumulateSum_carry__12_i_1__1_n_0\,
      S(2) => \accumulateSum_carry__12_i_2__1_n_0\,
      S(1) => \accumulateSum_carry__12_i_3__1_n_0\,
      S(0) => \accumulateSum_carry__12_i_4__1_n_0\
    );
\accumulateSum_carry__12_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(55),
      I1 => \sum_reg_n_0_[55]\,
      O => \accumulateSum_carry__12_i_1__1_n_0\
    );
\accumulateSum_carry__12_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(54),
      I1 => \sum_reg_n_0_[54]\,
      O => \accumulateSum_carry__12_i_2__1_n_0\
    );
\accumulateSum_carry__12_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(53),
      I1 => \sum_reg_n_0_[53]\,
      O => \accumulateSum_carry__12_i_3__1_n_0\
    );
\accumulateSum_carry__12_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(52),
      I1 => \sum_reg_n_0_[52]\,
      O => \accumulateSum_carry__12_i_4__1_n_0\
    );
\accumulateSum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__12_n_0\,
      CO(3) => \accumulateSum_carry__13_n_0\,
      CO(2) => \accumulateSum_carry__13_n_1\,
      CO(1) => \accumulateSum_carry__13_n_2\,
      CO(0) => \accumulateSum_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(59 downto 56),
      O(3) => \accumulateSum_carry__13_n_4\,
      O(2) => \accumulateSum_carry__13_n_5\,
      O(1) => \accumulateSum_carry__13_n_6\,
      O(0) => \accumulateSum_carry__13_n_7\,
      S(3) => \accumulateSum_carry__13_i_1__1_n_0\,
      S(2) => \accumulateSum_carry__13_i_2__1_n_0\,
      S(1) => \accumulateSum_carry__13_i_3__1_n_0\,
      S(0) => \accumulateSum_carry__13_i_4__1_n_0\
    );
\accumulateSum_carry__13_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(59),
      I1 => \sum_reg_n_0_[59]\,
      O => \accumulateSum_carry__13_i_1__1_n_0\
    );
\accumulateSum_carry__13_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(58),
      I1 => \sum_reg_n_0_[58]\,
      O => \accumulateSum_carry__13_i_2__1_n_0\
    );
\accumulateSum_carry__13_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(57),
      I1 => \sum_reg_n_0_[57]\,
      O => \accumulateSum_carry__13_i_3__1_n_0\
    );
\accumulateSum_carry__13_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(56),
      I1 => \sum_reg_n_0_[56]\,
      O => \accumulateSum_carry__13_i_4__1_n_0\
    );
\accumulateSum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__13_n_0\,
      CO(3) => \NLW_accumulateSum_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \accumulateSum_carry__14_n_1\,
      CO(1) => \accumulateSum_carry__14_n_2\,
      CO(0) => \accumulateSum_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \mul_reg__2\(62 downto 60),
      O(3) => \accumulateSum_carry__14_n_4\,
      O(2) => \accumulateSum_carry__14_n_5\,
      O(1) => \accumulateSum_carry__14_n_6\,
      O(0) => \accumulateSum_carry__14_n_7\,
      S(3) => \accumulateSum_carry__14_i_1__1_n_0\,
      S(2) => \accumulateSum_carry__14_i_2__1_n_0\,
      S(1) => \accumulateSum_carry__14_i_3__1_n_0\,
      S(0) => \accumulateSum_carry__14_i_4__1_n_0\
    );
\accumulateSum_carry__14_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(63),
      I1 => \sum_reg_n_0_[63]\,
      O => \accumulateSum_carry__14_i_1__1_n_0\
    );
\accumulateSum_carry__14_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(62),
      I1 => \sum_reg_n_0_[62]\,
      O => \accumulateSum_carry__14_i_2__1_n_0\
    );
\accumulateSum_carry__14_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(61),
      I1 => \sum_reg_n_0_[61]\,
      O => \accumulateSum_carry__14_i_3__1_n_0\
    );
\accumulateSum_carry__14_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(60),
      I1 => \sum_reg_n_0_[60]\,
      O => \accumulateSum_carry__14_i_4__1_n_0\
    );
\accumulateSum_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[11]__0_n_0\,
      I1 => \sum_reg_n_0_[11]\,
      O => \accumulateSum_carry__1_i_1__1_n_0\
    );
\accumulateSum_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[10]__0_n_0\,
      I1 => \sum_reg_n_0_[10]\,
      O => \accumulateSum_carry__1_i_2__1_n_0\
    );
\accumulateSum_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[9]__0_n_0\,
      I1 => \sum_reg_n_0_[9]\,
      O => \accumulateSum_carry__1_i_3__1_n_0\
    );
\accumulateSum_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[8]__0_n_0\,
      I1 => \sum_reg_n_0_[8]\,
      O => \accumulateSum_carry__1_i_4__1_n_0\
    );
\accumulateSum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__1_n_0\,
      CO(3) => \accumulateSum_carry__2_n_0\,
      CO(2) => \accumulateSum_carry__2_n_1\,
      CO(1) => \accumulateSum_carry__2_n_2\,
      CO(0) => \accumulateSum_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[15]__0_n_0\,
      DI(2) => \mul_reg[14]__0_n_0\,
      DI(1) => \mul_reg[13]__0_n_0\,
      DI(0) => \mul_reg[12]__0_n_0\,
      O(3) => \accumulateSum_carry__2_n_4\,
      O(2) => \accumulateSum_carry__2_n_5\,
      O(1) => \accumulateSum_carry__2_n_6\,
      O(0) => \accumulateSum_carry__2_n_7\,
      S(3) => \accumulateSum_carry__2_i_1__1_n_0\,
      S(2) => \accumulateSum_carry__2_i_2__1_n_0\,
      S(1) => \accumulateSum_carry__2_i_3__1_n_0\,
      S(0) => \accumulateSum_carry__2_i_4__1_n_0\
    );
\accumulateSum_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[15]__0_n_0\,
      I1 => \sum_reg_n_0_[15]\,
      O => \accumulateSum_carry__2_i_1__1_n_0\
    );
\accumulateSum_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[14]__0_n_0\,
      I1 => \sum_reg_n_0_[14]\,
      O => \accumulateSum_carry__2_i_2__1_n_0\
    );
\accumulateSum_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[13]__0_n_0\,
      I1 => \sum_reg_n_0_[13]\,
      O => \accumulateSum_carry__2_i_3__1_n_0\
    );
\accumulateSum_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[12]__0_n_0\,
      I1 => \sum_reg_n_0_[12]\,
      O => \accumulateSum_carry__2_i_4__1_n_0\
    );
\accumulateSum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__2_n_0\,
      CO(3) => \accumulateSum_carry__3_n_0\,
      CO(2) => \accumulateSum_carry__3_n_1\,
      CO(1) => \accumulateSum_carry__3_n_2\,
      CO(0) => \accumulateSum_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(19 downto 16),
      O(3) => \accumulateSum_carry__3_n_4\,
      O(2) => \accumulateSum_carry__3_n_5\,
      O(1) => \accumulateSum_carry__3_n_6\,
      O(0) => \accumulateSum_carry__3_n_7\,
      S(3) => \accumulateSum_carry__3_i_1__1_n_0\,
      S(2) => \accumulateSum_carry__3_i_2__1_n_0\,
      S(1) => \accumulateSum_carry__3_i_3__1_n_0\,
      S(0) => \accumulateSum_carry__3_i_4__1_n_0\
    );
\accumulateSum_carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(19),
      I1 => \sum_reg_n_0_[19]\,
      O => \accumulateSum_carry__3_i_1__1_n_0\
    );
\accumulateSum_carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(18),
      I1 => \sum_reg_n_0_[18]\,
      O => \accumulateSum_carry__3_i_2__1_n_0\
    );
\accumulateSum_carry__3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(17),
      I1 => \sum_reg_n_0_[17]\,
      O => \accumulateSum_carry__3_i_3__1_n_0\
    );
\accumulateSum_carry__3_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(16),
      I1 => \sum_reg_n_0_[16]\,
      O => \accumulateSum_carry__3_i_4__1_n_0\
    );
\accumulateSum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__3_n_0\,
      CO(3) => \accumulateSum_carry__4_n_0\,
      CO(2) => \accumulateSum_carry__4_n_1\,
      CO(1) => \accumulateSum_carry__4_n_2\,
      CO(0) => \accumulateSum_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(23 downto 20),
      O(3) => \accumulateSum_carry__4_n_4\,
      O(2) => \accumulateSum_carry__4_n_5\,
      O(1) => \accumulateSum_carry__4_n_6\,
      O(0) => \accumulateSum_carry__4_n_7\,
      S(3) => \accumulateSum_carry__4_i_1__1_n_0\,
      S(2) => \accumulateSum_carry__4_i_2__1_n_0\,
      S(1) => \accumulateSum_carry__4_i_3__1_n_0\,
      S(0) => \accumulateSum_carry__4_i_4__1_n_0\
    );
\accumulateSum_carry__4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(23),
      I1 => \sum_reg_n_0_[23]\,
      O => \accumulateSum_carry__4_i_1__1_n_0\
    );
\accumulateSum_carry__4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(22),
      I1 => \sum_reg_n_0_[22]\,
      O => \accumulateSum_carry__4_i_2__1_n_0\
    );
\accumulateSum_carry__4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(21),
      I1 => \sum_reg_n_0_[21]\,
      O => \accumulateSum_carry__4_i_3__1_n_0\
    );
\accumulateSum_carry__4_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(20),
      I1 => \sum_reg_n_0_[20]\,
      O => \accumulateSum_carry__4_i_4__1_n_0\
    );
\accumulateSum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__4_n_0\,
      CO(3) => \accumulateSum_carry__5_n_0\,
      CO(2) => \accumulateSum_carry__5_n_1\,
      CO(1) => \accumulateSum_carry__5_n_2\,
      CO(0) => \accumulateSum_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(27 downto 24),
      O(3) => \accumulateSum_carry__5_n_4\,
      O(2) => \accumulateSum_carry__5_n_5\,
      O(1) => \accumulateSum_carry__5_n_6\,
      O(0) => \accumulateSum_carry__5_n_7\,
      S(3) => \accumulateSum_carry__5_i_1__1_n_0\,
      S(2) => \accumulateSum_carry__5_i_2__1_n_0\,
      S(1) => \accumulateSum_carry__5_i_3__1_n_0\,
      S(0) => \accumulateSum_carry__5_i_4__1_n_0\
    );
\accumulateSum_carry__5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(27),
      I1 => \sum_reg_n_0_[27]\,
      O => \accumulateSum_carry__5_i_1__1_n_0\
    );
\accumulateSum_carry__5_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(26),
      I1 => \sum_reg_n_0_[26]\,
      O => \accumulateSum_carry__5_i_2__1_n_0\
    );
\accumulateSum_carry__5_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(25),
      I1 => \sum_reg_n_0_[25]\,
      O => \accumulateSum_carry__5_i_3__1_n_0\
    );
\accumulateSum_carry__5_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(24),
      I1 => \sum_reg_n_0_[24]\,
      O => \accumulateSum_carry__5_i_4__1_n_0\
    );
\accumulateSum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__5_n_0\,
      CO(3) => \accumulateSum_carry__6_n_0\,
      CO(2) => \accumulateSum_carry__6_n_1\,
      CO(1) => \accumulateSum_carry__6_n_2\,
      CO(0) => \accumulateSum_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(31 downto 28),
      O(3) => \accumulateSum_carry__6_n_4\,
      O(2) => \accumulateSum_carry__6_n_5\,
      O(1) => \accumulateSum_carry__6_n_6\,
      O(0) => \accumulateSum_carry__6_n_7\,
      S(3) => \accumulateSum_carry__6_i_1__1_n_0\,
      S(2) => \accumulateSum_carry__6_i_2__1_n_0\,
      S(1) => \accumulateSum_carry__6_i_3__1_n_0\,
      S(0) => \accumulateSum_carry__6_i_4__1_n_0\
    );
\accumulateSum_carry__6_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(31),
      I1 => \sum_reg_n_0_[31]\,
      O => \accumulateSum_carry__6_i_1__1_n_0\
    );
\accumulateSum_carry__6_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(30),
      I1 => \sum_reg_n_0_[30]\,
      O => \accumulateSum_carry__6_i_2__1_n_0\
    );
\accumulateSum_carry__6_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(29),
      I1 => \sum_reg_n_0_[29]\,
      O => \accumulateSum_carry__6_i_3__1_n_0\
    );
\accumulateSum_carry__6_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(28),
      I1 => \sum_reg_n_0_[28]\,
      O => \accumulateSum_carry__6_i_4__1_n_0\
    );
\accumulateSum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__6_n_0\,
      CO(3) => \accumulateSum_carry__7_n_0\,
      CO(2) => \accumulateSum_carry__7_n_1\,
      CO(1) => \accumulateSum_carry__7_n_2\,
      CO(0) => \accumulateSum_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(35 downto 32),
      O(3) => \accumulateSum_carry__7_n_4\,
      O(2) => \accumulateSum_carry__7_n_5\,
      O(1) => \accumulateSum_carry__7_n_6\,
      O(0) => \accumulateSum_carry__7_n_7\,
      S(3) => \accumulateSum_carry__7_i_1__1_n_0\,
      S(2) => \accumulateSum_carry__7_i_2__1_n_0\,
      S(1) => \accumulateSum_carry__7_i_3__1_n_0\,
      S(0) => \accumulateSum_carry__7_i_4__1_n_0\
    );
\accumulateSum_carry__7_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(35),
      I1 => \sum_reg_n_0_[35]\,
      O => \accumulateSum_carry__7_i_1__1_n_0\
    );
\accumulateSum_carry__7_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(34),
      I1 => \sum_reg_n_0_[34]\,
      O => \accumulateSum_carry__7_i_2__1_n_0\
    );
\accumulateSum_carry__7_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(33),
      I1 => \sum_reg_n_0_[33]\,
      O => \accumulateSum_carry__7_i_3__1_n_0\
    );
\accumulateSum_carry__7_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(32),
      I1 => \sum_reg_n_0_[32]\,
      O => \accumulateSum_carry__7_i_4__1_n_0\
    );
\accumulateSum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__7_n_0\,
      CO(3) => \accumulateSum_carry__8_n_0\,
      CO(2) => \accumulateSum_carry__8_n_1\,
      CO(1) => \accumulateSum_carry__8_n_2\,
      CO(0) => \accumulateSum_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(39 downto 36),
      O(3) => \accumulateSum_carry__8_n_4\,
      O(2) => \accumulateSum_carry__8_n_5\,
      O(1) => \accumulateSum_carry__8_n_6\,
      O(0) => \accumulateSum_carry__8_n_7\,
      S(3) => \accumulateSum_carry__8_i_1__1_n_0\,
      S(2) => \accumulateSum_carry__8_i_2__1_n_0\,
      S(1) => \accumulateSum_carry__8_i_3__1_n_0\,
      S(0) => \accumulateSum_carry__8_i_4__1_n_0\
    );
\accumulateSum_carry__8_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(39),
      I1 => \sum_reg_n_0_[39]\,
      O => \accumulateSum_carry__8_i_1__1_n_0\
    );
\accumulateSum_carry__8_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(38),
      I1 => \sum_reg_n_0_[38]\,
      O => \accumulateSum_carry__8_i_2__1_n_0\
    );
\accumulateSum_carry__8_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(37),
      I1 => \sum_reg_n_0_[37]\,
      O => \accumulateSum_carry__8_i_3__1_n_0\
    );
\accumulateSum_carry__8_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(36),
      I1 => \sum_reg_n_0_[36]\,
      O => \accumulateSum_carry__8_i_4__1_n_0\
    );
\accumulateSum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__8_n_0\,
      CO(3) => \accumulateSum_carry__9_n_0\,
      CO(2) => \accumulateSum_carry__9_n_1\,
      CO(1) => \accumulateSum_carry__9_n_2\,
      CO(0) => \accumulateSum_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(43 downto 40),
      O(3) => \accumulateSum_carry__9_n_4\,
      O(2) => \accumulateSum_carry__9_n_5\,
      O(1) => \accumulateSum_carry__9_n_6\,
      O(0) => \accumulateSum_carry__9_n_7\,
      S(3) => \accumulateSum_carry__9_i_1__1_n_0\,
      S(2) => \accumulateSum_carry__9_i_2__1_n_0\,
      S(1) => \accumulateSum_carry__9_i_3__1_n_0\,
      S(0) => \accumulateSum_carry__9_i_4__1_n_0\
    );
\accumulateSum_carry__9_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(43),
      I1 => \sum_reg_n_0_[43]\,
      O => \accumulateSum_carry__9_i_1__1_n_0\
    );
\accumulateSum_carry__9_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(42),
      I1 => \sum_reg_n_0_[42]\,
      O => \accumulateSum_carry__9_i_2__1_n_0\
    );
\accumulateSum_carry__9_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(41),
      I1 => \sum_reg_n_0_[41]\,
      O => \accumulateSum_carry__9_i_3__1_n_0\
    );
\accumulateSum_carry__9_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(40),
      I1 => \sum_reg_n_0_[40]\,
      O => \accumulateSum_carry__9_i_4__1_n_0\
    );
\accumulateSum_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[3]__0_n_0\,
      I1 => \sum_reg_n_0_[3]\,
      O => \accumulateSum_carry_i_1__1_n_0\
    );
\accumulateSum_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[2]__0_n_0\,
      I1 => \sum_reg_n_0_[2]\,
      O => \accumulateSum_carry_i_2__1_n_0\
    );
\accumulateSum_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[1]__0_n_0\,
      I1 => \sum_reg_n_0_[1]\,
      O => \accumulateSum_carry_i_3__1_n_0\
    );
\accumulateSum_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[0]__0_n_0\,
      I1 => \sum_reg_n_0_[0]\,
      O => \accumulateSum_carry_i_4__1_n_0\
    );
biasSum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => biasSum_carry_n_0,
      CO(2) => biasSum_carry_n_1,
      CO(1) => biasSum_carry_n_2,
      CO(0) => biasSum_carry_n_3,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => biasSum_carry_n_4,
      O(2) => biasSum_carry_n_5,
      O(1) => biasSum_carry_n_6,
      O(0) => biasSum_carry_n_7,
      S(3) => \biasSum_carry_i_1__1_n_0\,
      S(2) => \biasSum_carry_i_2__1_n_0\,
      S(1) => \biasSum_carry_i_3__1_n_0\,
      S(0) => \biasSum_carry_i_4__1_n_0\
    );
\biasSum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => biasSum_carry_n_0,
      CO(3) => \biasSum_carry__0_n_0\,
      CO(2) => \biasSum_carry__0_n_1\,
      CO(1) => \biasSum_carry__0_n_2\,
      CO(0) => \biasSum_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__0_n_4\,
      O(2) => \biasSum_carry__0_n_5\,
      O(1) => \biasSum_carry__0_n_6\,
      O(0) => \biasSum_carry__0_n_7\,
      S(3) => \biasSum_carry__0_i_1__1_n_0\,
      S(2) => \biasSum_carry__0_i_2__1_n_0\,
      S(1) => \biasSum_carry__0_i_3__1_n_0\,
      S(0) => \biasSum_carry__0_i_4__1_n_0\
    );
\biasSum_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[7]\,
      O => \biasSum_carry__0_i_1__1_n_0\
    );
\biasSum_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[6]\,
      O => \biasSum_carry__0_i_2__1_n_0\
    );
\biasSum_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[5]\,
      O => \biasSum_carry__0_i_3__1_n_0\
    );
\biasSum_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[4]\,
      O => \biasSum_carry__0_i_4__1_n_0\
    );
\biasSum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__0_n_0\,
      CO(3) => \biasSum_carry__1_n_0\,
      CO(2) => \biasSum_carry__1_n_1\,
      CO(1) => \biasSum_carry__1_n_2\,
      CO(0) => \biasSum_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__1_n_4\,
      O(2) => \biasSum_carry__1_n_5\,
      O(1) => \biasSum_carry__1_n_6\,
      O(0) => \biasSum_carry__1_n_7\,
      S(3) => \biasSum_carry__1_i_1__1_n_0\,
      S(2) => \biasSum_carry__1_i_2__1_n_0\,
      S(1) => \biasSum_carry__1_i_3__1_n_0\,
      S(0) => \biasSum_carry__1_i_4__1_n_0\
    );
\biasSum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__9_n_0\,
      CO(3) => \biasSum_carry__10_n_0\,
      CO(2) => \biasSum_carry__10_n_1\,
      CO(1) => \biasSum_carry__10_n_2\,
      CO(0) => \biasSum_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[46]\,
      DI(1) => \bias_reg_n_0_[45]\,
      DI(0) => \bias_reg_n_0_[44]\,
      O(3) => \biasSum_carry__10_n_4\,
      O(2) => \biasSum_carry__10_n_5\,
      O(1) => \biasSum_carry__10_n_6\,
      O(0) => \biasSum_carry__10_n_7\,
      S(3) => \biasSum_carry__10_i_1__1_n_0\,
      S(2) => \biasSum_carry__10_i_2__1_n_0\,
      S(1) => \biasSum_carry__10_i_3__1_n_0\,
      S(0) => \biasSum_carry__10_i_4__1_n_0\
    );
\biasSum_carry__10_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[47]\,
      O => \biasSum_carry__10_i_1__1_n_0\
    );
\biasSum_carry__10_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[46]\,
      I1 => \sum_reg_n_0_[46]\,
      O => \biasSum_carry__10_i_2__1_n_0\
    );
\biasSum_carry__10_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[45]\,
      I1 => \sum_reg_n_0_[45]\,
      O => \biasSum_carry__10_i_3__1_n_0\
    );
\biasSum_carry__10_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[44]\,
      I1 => \sum_reg_n_0_[44]\,
      O => \biasSum_carry__10_i_4__1_n_0\
    );
\biasSum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__10_n_0\,
      CO(3) => \biasSum_carry__11_n_0\,
      CO(2) => \biasSum_carry__11_n_1\,
      CO(1) => \biasSum_carry__11_n_2\,
      CO(0) => \biasSum_carry__11_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__11_n_4\,
      O(2) => \biasSum_carry__11_n_5\,
      O(1) => \biasSum_carry__11_n_6\,
      O(0) => \biasSum_carry__11_n_7\,
      S(3) => \biasSum_carry__11_i_1__1_n_0\,
      S(2) => \biasSum_carry__11_i_2__1_n_0\,
      S(1) => \biasSum_carry__11_i_3__1_n_0\,
      S(0) => \biasSum_carry__11_i_4__1_n_0\
    );
\biasSum_carry__11_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[51]\,
      O => \biasSum_carry__11_i_1__1_n_0\
    );
\biasSum_carry__11_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[50]\,
      O => \biasSum_carry__11_i_2__1_n_0\
    );
\biasSum_carry__11_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[49]\,
      O => \biasSum_carry__11_i_3__1_n_0\
    );
\biasSum_carry__11_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[48]\,
      O => \biasSum_carry__11_i_4__1_n_0\
    );
\biasSum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__11_n_0\,
      CO(3) => \biasSum_carry__12_n_0\,
      CO(2) => \biasSum_carry__12_n_1\,
      CO(1) => \biasSum_carry__12_n_2\,
      CO(0) => \biasSum_carry__12_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__12_n_4\,
      O(2) => \biasSum_carry__12_n_5\,
      O(1) => \biasSum_carry__12_n_6\,
      O(0) => \biasSum_carry__12_n_7\,
      S(3) => \biasSum_carry__12_i_1__1_n_0\,
      S(2) => \biasSum_carry__12_i_2__1_n_0\,
      S(1) => \biasSum_carry__12_i_3__1_n_0\,
      S(0) => \biasSum_carry__12_i_4__1_n_0\
    );
\biasSum_carry__12_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[55]\,
      O => \biasSum_carry__12_i_1__1_n_0\
    );
\biasSum_carry__12_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[54]\,
      O => \biasSum_carry__12_i_2__1_n_0\
    );
\biasSum_carry__12_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[53]\,
      O => \biasSum_carry__12_i_3__1_n_0\
    );
\biasSum_carry__12_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[52]\,
      O => \biasSum_carry__12_i_4__1_n_0\
    );
\biasSum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__12_n_0\,
      CO(3) => \biasSum_carry__13_n_0\,
      CO(2) => \biasSum_carry__13_n_1\,
      CO(1) => \biasSum_carry__13_n_2\,
      CO(0) => \biasSum_carry__13_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__13_n_4\,
      O(2) => \biasSum_carry__13_n_5\,
      O(1) => \biasSum_carry__13_n_6\,
      O(0) => \biasSum_carry__13_n_7\,
      S(3) => \biasSum_carry__13_i_1__1_n_0\,
      S(2) => \biasSum_carry__13_i_2__1_n_0\,
      S(1) => \biasSum_carry__13_i_3__1_n_0\,
      S(0) => \biasSum_carry__13_i_4__1_n_0\
    );
\biasSum_carry__13_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[59]\,
      O => \biasSum_carry__13_i_1__1_n_0\
    );
\biasSum_carry__13_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[58]\,
      O => \biasSum_carry__13_i_2__1_n_0\
    );
\biasSum_carry__13_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[57]\,
      O => \biasSum_carry__13_i_3__1_n_0\
    );
\biasSum_carry__13_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[56]\,
      O => \biasSum_carry__13_i_4__1_n_0\
    );
\biasSum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__13_n_0\,
      CO(3) => \NLW_biasSum_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \biasSum_carry__14_n_1\,
      CO(1) => \biasSum_carry__14_n_2\,
      CO(0) => \biasSum_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__14_n_4\,
      O(2) => \biasSum_carry__14_n_5\,
      O(1) => \biasSum_carry__14_n_6\,
      O(0) => \biasSum_carry__14_n_7\,
      S(3) => \biasSum_carry__14_i_1__1_n_0\,
      S(2) => \biasSum_carry__14_i_2__1_n_0\,
      S(1) => \biasSum_carry__14_i_3__1_n_0\,
      S(0) => \biasSum_carry__14_i_4__1_n_0\
    );
\biasSum_carry__14_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \biasSum_carry__14_i_1__1_n_0\
    );
\biasSum_carry__14_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[62]\,
      O => \biasSum_carry__14_i_2__1_n_0\
    );
\biasSum_carry__14_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[61]\,
      O => \biasSum_carry__14_i_3__1_n_0\
    );
\biasSum_carry__14_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[60]\,
      O => \biasSum_carry__14_i_4__1_n_0\
    );
\biasSum_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[11]\,
      O => \biasSum_carry__1_i_1__1_n_0\
    );
\biasSum_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[10]\,
      O => \biasSum_carry__1_i_2__1_n_0\
    );
\biasSum_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[9]\,
      O => \biasSum_carry__1_i_3__1_n_0\
    );
\biasSum_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[8]\,
      O => \biasSum_carry__1_i_4__1_n_0\
    );
\biasSum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__1_n_0\,
      CO(3) => \biasSum_carry__2_n_0\,
      CO(2) => \biasSum_carry__2_n_1\,
      CO(1) => \biasSum_carry__2_n_2\,
      CO(0) => \biasSum_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__2_n_4\,
      O(2) => \biasSum_carry__2_n_5\,
      O(1) => \biasSum_carry__2_n_6\,
      O(0) => \biasSum_carry__2_n_7\,
      S(3) => \biasSum_carry__2_i_1__1_n_0\,
      S(2) => \biasSum_carry__2_i_2__1_n_0\,
      S(1) => \biasSum_carry__2_i_3__1_n_0\,
      S(0) => \biasSum_carry__2_i_4__1_n_0\
    );
\biasSum_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[15]\,
      O => \biasSum_carry__2_i_1__1_n_0\
    );
\biasSum_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[14]\,
      O => \biasSum_carry__2_i_2__1_n_0\
    );
\biasSum_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[13]\,
      O => \biasSum_carry__2_i_3__1_n_0\
    );
\biasSum_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[12]\,
      O => \biasSum_carry__2_i_4__1_n_0\
    );
\biasSum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__2_n_0\,
      CO(3) => \biasSum_carry__3_n_0\,
      CO(2) => \biasSum_carry__3_n_1\,
      CO(1) => \biasSum_carry__3_n_2\,
      CO(0) => \biasSum_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[19]\,
      DI(2) => \bias_reg_n_0_[18]\,
      DI(1) => \bias_reg_n_0_[17]\,
      DI(0) => \bias_reg_n_0_[16]\,
      O(3) => \biasSum_carry__3_n_4\,
      O(2) => \biasSum_carry__3_n_5\,
      O(1) => \biasSum_carry__3_n_6\,
      O(0) => \biasSum_carry__3_n_7\,
      S(3) => \biasSum_carry__3_i_1__1_n_0\,
      S(2) => \biasSum_carry__3_i_2__1_n_0\,
      S(1) => \biasSum_carry__3_i_3__1_n_0\,
      S(0) => \biasSum_carry__3_i_4__1_n_0\
    );
\biasSum_carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[19]\,
      I1 => \sum_reg_n_0_[19]\,
      O => \biasSum_carry__3_i_1__1_n_0\
    );
\biasSum_carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[18]\,
      I1 => \sum_reg_n_0_[18]\,
      O => \biasSum_carry__3_i_2__1_n_0\
    );
\biasSum_carry__3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[17]\,
      I1 => \sum_reg_n_0_[17]\,
      O => \biasSum_carry__3_i_3__1_n_0\
    );
\biasSum_carry__3_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[16]\,
      I1 => \sum_reg_n_0_[16]\,
      O => \biasSum_carry__3_i_4__1_n_0\
    );
\biasSum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__3_n_0\,
      CO(3) => \biasSum_carry__4_n_0\,
      CO(2) => \biasSum_carry__4_n_1\,
      CO(1) => \biasSum_carry__4_n_2\,
      CO(0) => \biasSum_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[23]\,
      DI(2) => \bias_reg_n_0_[22]\,
      DI(1) => \bias_reg_n_0_[21]\,
      DI(0) => \bias_reg_n_0_[20]\,
      O(3) => \biasSum_carry__4_n_4\,
      O(2) => \biasSum_carry__4_n_5\,
      O(1) => \biasSum_carry__4_n_6\,
      O(0) => \biasSum_carry__4_n_7\,
      S(3) => \biasSum_carry__4_i_1__1_n_0\,
      S(2) => \biasSum_carry__4_i_2__1_n_0\,
      S(1) => \biasSum_carry__4_i_3__1_n_0\,
      S(0) => \biasSum_carry__4_i_4__1_n_0\
    );
\biasSum_carry__4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[23]\,
      I1 => \sum_reg_n_0_[23]\,
      O => \biasSum_carry__4_i_1__1_n_0\
    );
\biasSum_carry__4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[22]\,
      I1 => \sum_reg_n_0_[22]\,
      O => \biasSum_carry__4_i_2__1_n_0\
    );
\biasSum_carry__4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[21]\,
      I1 => \sum_reg_n_0_[21]\,
      O => \biasSum_carry__4_i_3__1_n_0\
    );
\biasSum_carry__4_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[20]\,
      I1 => \sum_reg_n_0_[20]\,
      O => \biasSum_carry__4_i_4__1_n_0\
    );
\biasSum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__4_n_0\,
      CO(3) => \biasSum_carry__5_n_0\,
      CO(2) => \biasSum_carry__5_n_1\,
      CO(1) => \biasSum_carry__5_n_2\,
      CO(0) => \biasSum_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[27]\,
      DI(2) => \bias_reg_n_0_[26]\,
      DI(1) => \bias_reg_n_0_[25]\,
      DI(0) => \bias_reg_n_0_[24]\,
      O(3) => \biasSum_carry__5_n_4\,
      O(2) => \biasSum_carry__5_n_5\,
      O(1) => \biasSum_carry__5_n_6\,
      O(0) => \biasSum_carry__5_n_7\,
      S(3) => \biasSum_carry__5_i_1__1_n_0\,
      S(2) => \biasSum_carry__5_i_2__1_n_0\,
      S(1) => \biasSum_carry__5_i_3__1_n_0\,
      S(0) => \biasSum_carry__5_i_4__1_n_0\
    );
\biasSum_carry__5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[27]\,
      I1 => \sum_reg_n_0_[27]\,
      O => \biasSum_carry__5_i_1__1_n_0\
    );
\biasSum_carry__5_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[26]\,
      I1 => \sum_reg_n_0_[26]\,
      O => \biasSum_carry__5_i_2__1_n_0\
    );
\biasSum_carry__5_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[25]\,
      I1 => \sum_reg_n_0_[25]\,
      O => \biasSum_carry__5_i_3__1_n_0\
    );
\biasSum_carry__5_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[24]\,
      I1 => \sum_reg_n_0_[24]\,
      O => \biasSum_carry__5_i_4__1_n_0\
    );
\biasSum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__5_n_0\,
      CO(3) => \biasSum_carry__6_n_0\,
      CO(2) => \biasSum_carry__6_n_1\,
      CO(1) => \biasSum_carry__6_n_2\,
      CO(0) => \biasSum_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[31]\,
      DI(2) => \bias_reg_n_0_[30]\,
      DI(1) => \bias_reg_n_0_[29]\,
      DI(0) => \bias_reg_n_0_[28]\,
      O(3) => \biasSum_carry__6_n_4\,
      O(2) => \biasSum_carry__6_n_5\,
      O(1) => \biasSum_carry__6_n_6\,
      O(0) => \biasSum_carry__6_n_7\,
      S(3) => \biasSum_carry__6_i_1__1_n_0\,
      S(2) => \biasSum_carry__6_i_2__1_n_0\,
      S(1) => \biasSum_carry__6_i_3__1_n_0\,
      S(0) => \biasSum_carry__6_i_4__1_n_0\
    );
\biasSum_carry__6_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[31]\,
      I1 => \sum_reg_n_0_[31]\,
      O => \biasSum_carry__6_i_1__1_n_0\
    );
\biasSum_carry__6_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[30]\,
      I1 => \sum_reg_n_0_[30]\,
      O => \biasSum_carry__6_i_2__1_n_0\
    );
\biasSum_carry__6_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[29]\,
      I1 => \sum_reg_n_0_[29]\,
      O => \biasSum_carry__6_i_3__1_n_0\
    );
\biasSum_carry__6_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[28]\,
      I1 => \sum_reg_n_0_[28]\,
      O => \biasSum_carry__6_i_4__1_n_0\
    );
\biasSum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__6_n_0\,
      CO(3) => \biasSum_carry__7_n_0\,
      CO(2) => \biasSum_carry__7_n_1\,
      CO(1) => \biasSum_carry__7_n_2\,
      CO(0) => \biasSum_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[35]\,
      DI(2) => \bias_reg_n_0_[34]\,
      DI(1) => \bias_reg_n_0_[33]\,
      DI(0) => \bias_reg_n_0_[32]\,
      O(3) => \biasSum_carry__7_n_4\,
      O(2) => \biasSum_carry__7_n_5\,
      O(1) => \biasSum_carry__7_n_6\,
      O(0) => \biasSum_carry__7_n_7\,
      S(3) => \biasSum_carry__7_i_1__1_n_0\,
      S(2) => \biasSum_carry__7_i_2__1_n_0\,
      S(1) => \biasSum_carry__7_i_3__1_n_0\,
      S(0) => \biasSum_carry__7_i_4__1_n_0\
    );
\biasSum_carry__7_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[35]\,
      I1 => \sum_reg_n_0_[35]\,
      O => \biasSum_carry__7_i_1__1_n_0\
    );
\biasSum_carry__7_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[34]\,
      I1 => \sum_reg_n_0_[34]\,
      O => \biasSum_carry__7_i_2__1_n_0\
    );
\biasSum_carry__7_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[33]\,
      I1 => \sum_reg_n_0_[33]\,
      O => \biasSum_carry__7_i_3__1_n_0\
    );
\biasSum_carry__7_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[32]\,
      I1 => \sum_reg_n_0_[32]\,
      O => \biasSum_carry__7_i_4__1_n_0\
    );
\biasSum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__7_n_0\,
      CO(3) => \biasSum_carry__8_n_0\,
      CO(2) => \biasSum_carry__8_n_1\,
      CO(1) => \biasSum_carry__8_n_2\,
      CO(0) => \biasSum_carry__8_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[39]\,
      DI(2) => \bias_reg_n_0_[38]\,
      DI(1) => \bias_reg_n_0_[37]\,
      DI(0) => \bias_reg_n_0_[36]\,
      O(3) => \biasSum_carry__8_n_4\,
      O(2) => \biasSum_carry__8_n_5\,
      O(1) => \biasSum_carry__8_n_6\,
      O(0) => \biasSum_carry__8_n_7\,
      S(3) => \biasSum_carry__8_i_1__1_n_0\,
      S(2) => \biasSum_carry__8_i_2__1_n_0\,
      S(1) => \biasSum_carry__8_i_3__1_n_0\,
      S(0) => \biasSum_carry__8_i_4__1_n_0\
    );
\biasSum_carry__8_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[39]\,
      I1 => \sum_reg_n_0_[39]\,
      O => \biasSum_carry__8_i_1__1_n_0\
    );
\biasSum_carry__8_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[38]\,
      I1 => \sum_reg_n_0_[38]\,
      O => \biasSum_carry__8_i_2__1_n_0\
    );
\biasSum_carry__8_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[37]\,
      I1 => \sum_reg_n_0_[37]\,
      O => \biasSum_carry__8_i_3__1_n_0\
    );
\biasSum_carry__8_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[36]\,
      I1 => \sum_reg_n_0_[36]\,
      O => \biasSum_carry__8_i_4__1_n_0\
    );
\biasSum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__8_n_0\,
      CO(3) => \biasSum_carry__9_n_0\,
      CO(2) => \biasSum_carry__9_n_1\,
      CO(1) => \biasSum_carry__9_n_2\,
      CO(0) => \biasSum_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[43]\,
      DI(2) => \bias_reg_n_0_[42]\,
      DI(1) => \bias_reg_n_0_[41]\,
      DI(0) => \bias_reg_n_0_[40]\,
      O(3) => \biasSum_carry__9_n_4\,
      O(2) => \biasSum_carry__9_n_5\,
      O(1) => \biasSum_carry__9_n_6\,
      O(0) => \biasSum_carry__9_n_7\,
      S(3) => \biasSum_carry__9_i_1__1_n_0\,
      S(2) => \biasSum_carry__9_i_2__1_n_0\,
      S(1) => \biasSum_carry__9_i_3__1_n_0\,
      S(0) => \biasSum_carry__9_i_4__1_n_0\
    );
\biasSum_carry__9_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[43]\,
      I1 => \sum_reg_n_0_[43]\,
      O => \biasSum_carry__9_i_1__1_n_0\
    );
\biasSum_carry__9_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[42]\,
      I1 => \sum_reg_n_0_[42]\,
      O => \biasSum_carry__9_i_2__1_n_0\
    );
\biasSum_carry__9_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[41]\,
      I1 => \sum_reg_n_0_[41]\,
      O => \biasSum_carry__9_i_3__1_n_0\
    );
\biasSum_carry__9_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[40]\,
      I1 => \sum_reg_n_0_[40]\,
      O => \biasSum_carry__9_i_4__1_n_0\
    );
\biasSum_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[3]\,
      O => \biasSum_carry_i_1__1_n_0\
    );
\biasSum_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[2]\,
      O => \biasSum_carry_i_2__1_n_0\
    );
\biasSum_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[1]\,
      O => \biasSum_carry_i_3__1_n_0\
    );
\biasSum_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[0]\,
      O => \biasSum_carry_i_4__1_n_0\
    );
\bias_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(0),
      Q => \bias_reg_n_0_[16]\,
      R => '0'
    );
\bias_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(1),
      Q => \bias_reg_n_0_[17]\,
      R => '0'
    );
\bias_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(2),
      Q => \bias_reg_n_0_[18]\,
      R => '0'
    );
\bias_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(3),
      Q => \bias_reg_n_0_[19]\,
      R => '0'
    );
\bias_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(4),
      Q => \bias_reg_n_0_[20]\,
      R => '0'
    );
\bias_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(5),
      Q => \bias_reg_n_0_[21]\,
      R => '0'
    );
\bias_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(6),
      Q => \bias_reg_n_0_[22]\,
      R => '0'
    );
\bias_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(7),
      Q => \bias_reg_n_0_[23]\,
      R => '0'
    );
\bias_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(8),
      Q => \bias_reg_n_0_[24]\,
      R => '0'
    );
\bias_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(9),
      Q => \bias_reg_n_0_[25]\,
      R => '0'
    );
\bias_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(10),
      Q => \bias_reg_n_0_[26]\,
      R => '0'
    );
\bias_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(11),
      Q => \bias_reg_n_0_[27]\,
      R => '0'
    );
\bias_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(12),
      Q => \bias_reg_n_0_[28]\,
      R => '0'
    );
\bias_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(13),
      Q => \bias_reg_n_0_[29]\,
      R => '0'
    );
\bias_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(14),
      Q => \bias_reg_n_0_[30]\,
      R => '0'
    );
\bias_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(15),
      Q => \bias_reg_n_0_[31]\,
      R => '0'
    );
\bias_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(16),
      Q => \bias_reg_n_0_[32]\,
      R => '0'
    );
\bias_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(17),
      Q => \bias_reg_n_0_[33]\,
      R => '0'
    );
\bias_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(18),
      Q => \bias_reg_n_0_[34]\,
      R => '0'
    );
\bias_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(19),
      Q => \bias_reg_n_0_[35]\,
      R => '0'
    );
\bias_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(20),
      Q => \bias_reg_n_0_[36]\,
      R => '0'
    );
\bias_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(21),
      Q => \bias_reg_n_0_[37]\,
      R => '0'
    );
\bias_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(22),
      Q => \bias_reg_n_0_[38]\,
      R => '0'
    );
\bias_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(23),
      Q => \bias_reg_n_0_[39]\,
      R => '0'
    );
\bias_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(24),
      Q => \bias_reg_n_0_[40]\,
      R => '0'
    );
\bias_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(25),
      Q => \bias_reg_n_0_[41]\,
      R => '0'
    );
\bias_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(26),
      Q => \bias_reg_n_0_[42]\,
      R => '0'
    );
\bias_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(27),
      Q => \bias_reg_n_0_[43]\,
      R => '0'
    );
\bias_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(28),
      Q => \bias_reg_n_0_[44]\,
      R => '0'
    );
\bias_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(29),
      Q => \bias_reg_n_0_[45]\,
      R => '0'
    );
\bias_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(30),
      Q => \bias_reg_n_0_[46]\,
      R => '0'
    );
\bias_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(31),
      Q => \bias_reg_n_0_[63]\,
      R => '0'
    );
mul0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => WBram_n_15,
      A(15) => WBram_n_16,
      A(14) => WBram_n_17,
      A(13) => WBram_n_18,
      A(12) => WBram_n_19,
      A(11) => WBram_n_20,
      A(10) => WBram_n_21,
      A(9) => WBram_n_22,
      A(8) => WBram_n_23,
      A(7) => WBram_n_24,
      A(6) => WBram_n_25,
      A(5) => WBram_n_26,
      A(4) => WBram_n_27,
      A(3) => WBram_n_28,
      A(2) => WBram_n_29,
      A(1) => WBram_n_30,
      A(0) => WBram_n_31,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => S_AXIS_TDATA(31),
      B(16) => S_AXIS_TDATA(31),
      B(15) => S_AXIS_TDATA(31),
      B(14 downto 0) => S_AXIS_TDATA(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => S_AXIS_TVALID,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul0_OVERFLOW_UNCONNECTED,
      P(47) => mul0_n_58,
      P(46) => mul0_n_59,
      P(45) => mul0_n_60,
      P(44) => mul0_n_61,
      P(43) => mul0_n_62,
      P(42) => mul0_n_63,
      P(41) => mul0_n_64,
      P(40) => mul0_n_65,
      P(39) => mul0_n_66,
      P(38) => mul0_n_67,
      P(37) => mul0_n_68,
      P(36) => mul0_n_69,
      P(35) => mul0_n_70,
      P(34) => mul0_n_71,
      P(33) => mul0_n_72,
      P(32) => mul0_n_73,
      P(31) => mul0_n_74,
      P(30) => mul0_n_75,
      P(29) => mul0_n_76,
      P(28) => mul0_n_77,
      P(27) => mul0_n_78,
      P(26) => mul0_n_79,
      P(25) => mul0_n_80,
      P(24) => mul0_n_81,
      P(23) => mul0_n_82,
      P(22) => mul0_n_83,
      P(21) => mul0_n_84,
      P(20) => mul0_n_85,
      P(19) => mul0_n_86,
      P(18) => mul0_n_87,
      P(17) => mul0_n_88,
      P(16) => mul0_n_89,
      P(15) => mul0_n_90,
      P(14) => mul0_n_91,
      P(13) => mul0_n_92,
      P(12) => mul0_n_93,
      P(11) => mul0_n_94,
      P(10) => mul0_n_95,
      P(9) => mul0_n_96,
      P(8) => mul0_n_97,
      P(7) => mul0_n_98,
      P(6) => mul0_n_99,
      P(5) => mul0_n_100,
      P(4) => mul0_n_101,
      P(3) => mul0_n_102,
      P(2) => mul0_n_103,
      P(1) => mul0_n_104,
      P(0) => mul0_n_105,
      PATTERNBDETECT => NLW_mul0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => mul0_n_106,
      PCOUT(46) => mul0_n_107,
      PCOUT(45) => mul0_n_108,
      PCOUT(44) => mul0_n_109,
      PCOUT(43) => mul0_n_110,
      PCOUT(42) => mul0_n_111,
      PCOUT(41) => mul0_n_112,
      PCOUT(40) => mul0_n_113,
      PCOUT(39) => mul0_n_114,
      PCOUT(38) => mul0_n_115,
      PCOUT(37) => mul0_n_116,
      PCOUT(36) => mul0_n_117,
      PCOUT(35) => mul0_n_118,
      PCOUT(34) => mul0_n_119,
      PCOUT(33) => mul0_n_120,
      PCOUT(32) => mul0_n_121,
      PCOUT(31) => mul0_n_122,
      PCOUT(30) => mul0_n_123,
      PCOUT(29) => mul0_n_124,
      PCOUT(28) => mul0_n_125,
      PCOUT(27) => mul0_n_126,
      PCOUT(26) => mul0_n_127,
      PCOUT(25) => mul0_n_128,
      PCOUT(24) => mul0_n_129,
      PCOUT(23) => mul0_n_130,
      PCOUT(22) => mul0_n_131,
      PCOUT(21) => mul0_n_132,
      PCOUT(20) => mul0_n_133,
      PCOUT(19) => mul0_n_134,
      PCOUT(18) => mul0_n_135,
      PCOUT(17) => mul0_n_136,
      PCOUT(16) => mul0_n_137,
      PCOUT(15) => mul0_n_138,
      PCOUT(14) => mul0_n_139,
      PCOUT(13) => mul0_n_140,
      PCOUT(12) => mul0_n_141,
      PCOUT(11) => mul0_n_142,
      PCOUT(10) => mul0_n_143,
      PCOUT(9) => mul0_n_144,
      PCOUT(8) => mul0_n_145,
      PCOUT(7) => mul0_n_146,
      PCOUT(6) => mul0_n_147,
      PCOUT(5) => mul0_n_148,
      PCOUT(4) => mul0_n_149,
      PCOUT(3) => mul0_n_150,
      PCOUT(2) => mul0_n_151,
      PCOUT(1) => mul0_n_152,
      PCOUT(0) => mul0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul0_UNDERFLOW_UNCONNECTED
    );
\mul0__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => S_AXIS_TDATA(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_mul0__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => WBram_n_15,
      B(15) => WBram_n_16,
      B(14) => WBram_n_17,
      B(13) => WBram_n_18,
      B(12) => WBram_n_19,
      B(11) => WBram_n_20,
      B(10) => WBram_n_21,
      B(9) => WBram_n_22,
      B(8) => WBram_n_23,
      B(7) => WBram_n_24,
      B(6) => WBram_n_25,
      B(5) => WBram_n_26,
      B(4) => WBram_n_27,
      B(3) => WBram_n_28,
      B(2) => WBram_n_29,
      B(1) => WBram_n_30,
      B(0) => WBram_n_31,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_mul0__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_mul0__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_mul0__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => S_AXIS_TVALID,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_mul0__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_mul0__0_OVERFLOW_UNCONNECTED\,
      P(47) => \mul0__0_n_58\,
      P(46) => \mul0__0_n_59\,
      P(45) => \mul0__0_n_60\,
      P(44) => \mul0__0_n_61\,
      P(43) => \mul0__0_n_62\,
      P(42) => \mul0__0_n_63\,
      P(41) => \mul0__0_n_64\,
      P(40) => \mul0__0_n_65\,
      P(39) => \mul0__0_n_66\,
      P(38) => \mul0__0_n_67\,
      P(37) => \mul0__0_n_68\,
      P(36) => \mul0__0_n_69\,
      P(35) => \mul0__0_n_70\,
      P(34) => \mul0__0_n_71\,
      P(33) => \mul0__0_n_72\,
      P(32) => \mul0__0_n_73\,
      P(31) => \mul0__0_n_74\,
      P(30) => \mul0__0_n_75\,
      P(29) => \mul0__0_n_76\,
      P(28) => \mul0__0_n_77\,
      P(27) => \mul0__0_n_78\,
      P(26) => \mul0__0_n_79\,
      P(25) => \mul0__0_n_80\,
      P(24) => \mul0__0_n_81\,
      P(23) => \mul0__0_n_82\,
      P(22) => \mul0__0_n_83\,
      P(21) => \mul0__0_n_84\,
      P(20) => \mul0__0_n_85\,
      P(19) => \mul0__0_n_86\,
      P(18) => \mul0__0_n_87\,
      P(17) => \mul0__0_n_88\,
      P(16) => \mul0__0_n_89\,
      P(15) => \mul0__0_n_90\,
      P(14) => \mul0__0_n_91\,
      P(13) => \mul0__0_n_92\,
      P(12) => \mul0__0_n_93\,
      P(11) => \mul0__0_n_94\,
      P(10) => \mul0__0_n_95\,
      P(9) => \mul0__0_n_96\,
      P(8) => \mul0__0_n_97\,
      P(7) => \mul0__0_n_98\,
      P(6) => \mul0__0_n_99\,
      P(5) => \mul0__0_n_100\,
      P(4) => \mul0__0_n_101\,
      P(3) => \mul0__0_n_102\,
      P(2) => \mul0__0_n_103\,
      P(1) => \mul0__0_n_104\,
      P(0) => \mul0__0_n_105\,
      PATTERNBDETECT => \NLW_mul0__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_mul0__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \mul0__0_n_106\,
      PCOUT(46) => \mul0__0_n_107\,
      PCOUT(45) => \mul0__0_n_108\,
      PCOUT(44) => \mul0__0_n_109\,
      PCOUT(43) => \mul0__0_n_110\,
      PCOUT(42) => \mul0__0_n_111\,
      PCOUT(41) => \mul0__0_n_112\,
      PCOUT(40) => \mul0__0_n_113\,
      PCOUT(39) => \mul0__0_n_114\,
      PCOUT(38) => \mul0__0_n_115\,
      PCOUT(37) => \mul0__0_n_116\,
      PCOUT(36) => \mul0__0_n_117\,
      PCOUT(35) => \mul0__0_n_118\,
      PCOUT(34) => \mul0__0_n_119\,
      PCOUT(33) => \mul0__0_n_120\,
      PCOUT(32) => \mul0__0_n_121\,
      PCOUT(31) => \mul0__0_n_122\,
      PCOUT(30) => \mul0__0_n_123\,
      PCOUT(29) => \mul0__0_n_124\,
      PCOUT(28) => \mul0__0_n_125\,
      PCOUT(27) => \mul0__0_n_126\,
      PCOUT(26) => \mul0__0_n_127\,
      PCOUT(25) => \mul0__0_n_128\,
      PCOUT(24) => \mul0__0_n_129\,
      PCOUT(23) => \mul0__0_n_130\,
      PCOUT(22) => \mul0__0_n_131\,
      PCOUT(21) => \mul0__0_n_132\,
      PCOUT(20) => \mul0__0_n_133\,
      PCOUT(19) => \mul0__0_n_134\,
      PCOUT(18) => \mul0__0_n_135\,
      PCOUT(17) => \mul0__0_n_136\,
      PCOUT(16) => \mul0__0_n_137\,
      PCOUT(15) => \mul0__0_n_138\,
      PCOUT(14) => \mul0__0_n_139\,
      PCOUT(13) => \mul0__0_n_140\,
      PCOUT(12) => \mul0__0_n_141\,
      PCOUT(11) => \mul0__0_n_142\,
      PCOUT(10) => \mul0__0_n_143\,
      PCOUT(9) => \mul0__0_n_144\,
      PCOUT(8) => \mul0__0_n_145\,
      PCOUT(7) => \mul0__0_n_146\,
      PCOUT(6) => \mul0__0_n_147\,
      PCOUT(5) => \mul0__0_n_148\,
      PCOUT(4) => \mul0__0_n_149\,
      PCOUT(3) => \mul0__0_n_150\,
      PCOUT(2) => \mul0__0_n_151\,
      PCOUT(1) => \mul0__0_n_152\,
      PCOUT(0) => \mul0__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_mul0__0_UNDERFLOW_UNCONNECTED\
    );
mul0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mul0_carry_n_0,
      CO(2) => mul0_carry_n_1,
      CO(1) => mul0_carry_n_2,
      CO(0) => mul0_carry_n_3,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_103\,
      DI(2) => \mul_reg__0_n_104\,
      DI(1) => \mul_reg__0_n_105\,
      DI(0) => '0',
      O(3 downto 0) => \mul_reg__2\(19 downto 16),
      S(3) => \mul0_carry_i_1__1_n_0\,
      S(2) => \mul0_carry_i_2__1_n_0\,
      S(1) => \mul0_carry_i_3__1_n_0\,
      S(0) => \mul_reg[16]__0_n_0\
    );
\mul0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => mul0_carry_n_0,
      CO(3) => \mul0_carry__0_n_0\,
      CO(2) => \mul0_carry__0_n_1\,
      CO(1) => \mul0_carry__0_n_2\,
      CO(0) => \mul0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_99\,
      DI(2) => \mul_reg__0_n_100\,
      DI(1) => \mul_reg__0_n_101\,
      DI(0) => \mul_reg__0_n_102\,
      O(3 downto 0) => \mul_reg__2\(23 downto 20),
      S(3) => \mul0_carry__0_i_1__1_n_0\,
      S(2) => \mul0_carry__0_i_2__1_n_0\,
      S(1) => \mul0_carry__0_i_3__1_n_0\,
      S(0) => \mul0_carry__0_i_4__1_n_0\
    );
\mul0_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_99\,
      I1 => \mul_reg__3\(6),
      O => \mul0_carry__0_i_1__1_n_0\
    );
\mul0_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_100\,
      I1 => \mul_reg__3\(5),
      O => \mul0_carry__0_i_2__1_n_0\
    );
\mul0_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_101\,
      I1 => \mul_reg__3\(4),
      O => \mul0_carry__0_i_3__1_n_0\
    );
\mul0_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_102\,
      I1 => \mul_reg__3\(3),
      O => \mul0_carry__0_i_4__1_n_0\
    );
\mul0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__0_n_0\,
      CO(3) => \mul0_carry__1_n_0\,
      CO(2) => \mul0_carry__1_n_1\,
      CO(1) => \mul0_carry__1_n_2\,
      CO(0) => \mul0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_95\,
      DI(2) => \mul_reg__0_n_96\,
      DI(1) => \mul_reg__0_n_97\,
      DI(0) => \mul_reg__0_n_98\,
      O(3 downto 0) => \mul_reg__2\(27 downto 24),
      S(3) => \mul0_carry__1_i_1__1_n_0\,
      S(2) => \mul0_carry__1_i_2__1_n_0\,
      S(1) => \mul0_carry__1_i_3__1_n_0\,
      S(0) => \mul0_carry__1_i_4__1_n_0\
    );
\mul0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__9_n_0\,
      CO(3) => \NLW_mul0_carry__10_CO_UNCONNECTED\(3),
      CO(2) => \mul0_carry__10_n_1\,
      CO(1) => \mul0_carry__10_n_2\,
      CO(0) => \mul0_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mul_reg__0_n_60\,
      DI(1) => \mul_reg__0_n_61\,
      DI(0) => \mul_reg__0_n_62\,
      O(3) => \mul_reg__1\(63),
      O(2 downto 0) => \mul_reg__2\(62 downto 60),
      S(3) => \mul0_carry__10_i_1__1_n_0\,
      S(2) => \mul0_carry__10_i_2__1_n_0\,
      S(1) => \mul0_carry__10_i_3__1_n_0\,
      S(0) => \mul0_carry__10_i_4__1_n_0\
    );
\mul0_carry__10_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_59\,
      I1 => mul_reg_n_76,
      O => \mul0_carry__10_i_1__1_n_0\
    );
\mul0_carry__10_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_60\,
      I1 => mul_reg_n_77,
      O => \mul0_carry__10_i_2__1_n_0\
    );
\mul0_carry__10_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_61\,
      I1 => mul_reg_n_78,
      O => \mul0_carry__10_i_3__1_n_0\
    );
\mul0_carry__10_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_62\,
      I1 => mul_reg_n_79,
      O => \mul0_carry__10_i_4__1_n_0\
    );
\mul0_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_95\,
      I1 => \mul_reg__3\(10),
      O => \mul0_carry__1_i_1__1_n_0\
    );
\mul0_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_96\,
      I1 => \mul_reg__3\(9),
      O => \mul0_carry__1_i_2__1_n_0\
    );
\mul0_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_97\,
      I1 => \mul_reg__3\(8),
      O => \mul0_carry__1_i_3__1_n_0\
    );
\mul0_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_98\,
      I1 => \mul_reg__3\(7),
      O => \mul0_carry__1_i_4__1_n_0\
    );
\mul0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__1_n_0\,
      CO(3) => \mul0_carry__2_n_0\,
      CO(2) => \mul0_carry__2_n_1\,
      CO(1) => \mul0_carry__2_n_2\,
      CO(0) => \mul0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_91\,
      DI(2) => \mul_reg__0_n_92\,
      DI(1) => \mul_reg__0_n_93\,
      DI(0) => \mul_reg__0_n_94\,
      O(3 downto 0) => \mul_reg__2\(31 downto 28),
      S(3) => \mul0_carry__2_i_1__1_n_0\,
      S(2) => \mul0_carry__2_i_2__1_n_0\,
      S(1) => \mul0_carry__2_i_3__1_n_0\,
      S(0) => \mul0_carry__2_i_4__1_n_0\
    );
\mul0_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_91\,
      I1 => \mul_reg__3\(14),
      O => \mul0_carry__2_i_1__1_n_0\
    );
\mul0_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_92\,
      I1 => \mul_reg__3\(13),
      O => \mul0_carry__2_i_2__1_n_0\
    );
\mul0_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_93\,
      I1 => \mul_reg__3\(12),
      O => \mul0_carry__2_i_3__1_n_0\
    );
\mul0_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_94\,
      I1 => \mul_reg__3\(11),
      O => \mul0_carry__2_i_4__1_n_0\
    );
\mul0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__2_n_0\,
      CO(3) => \mul0_carry__3_n_0\,
      CO(2) => \mul0_carry__3_n_1\,
      CO(1) => \mul0_carry__3_n_2\,
      CO(0) => \mul0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_87\,
      DI(2) => \mul_reg__0_n_88\,
      DI(1) => \mul_reg__0_n_89\,
      DI(0) => \mul_reg__0_n_90\,
      O(3 downto 0) => \mul_reg__2\(35 downto 32),
      S(3) => \mul0_carry__3_i_1__1_n_0\,
      S(2) => \mul0_carry__3_i_2__1_n_0\,
      S(1) => \mul0_carry__3_i_3__1_n_0\,
      S(0) => \mul0_carry__3_i_4__1_n_0\
    );
\mul0_carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_87\,
      I1 => mul_reg_n_104,
      O => \mul0_carry__3_i_1__1_n_0\
    );
\mul0_carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_88\,
      I1 => mul_reg_n_105,
      O => \mul0_carry__3_i_2__1_n_0\
    );
\mul0_carry__3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_89\,
      I1 => \mul_reg__3\(16),
      O => \mul0_carry__3_i_3__1_n_0\
    );
\mul0_carry__3_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_90\,
      I1 => \mul_reg__3\(15),
      O => \mul0_carry__3_i_4__1_n_0\
    );
\mul0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__3_n_0\,
      CO(3) => \mul0_carry__4_n_0\,
      CO(2) => \mul0_carry__4_n_1\,
      CO(1) => \mul0_carry__4_n_2\,
      CO(0) => \mul0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_83\,
      DI(2) => \mul_reg__0_n_84\,
      DI(1) => \mul_reg__0_n_85\,
      DI(0) => \mul_reg__0_n_86\,
      O(3 downto 0) => \mul_reg__2\(39 downto 36),
      S(3) => \mul0_carry__4_i_1__1_n_0\,
      S(2) => \mul0_carry__4_i_2__1_n_0\,
      S(1) => \mul0_carry__4_i_3__1_n_0\,
      S(0) => \mul0_carry__4_i_4__1_n_0\
    );
\mul0_carry__4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_83\,
      I1 => mul_reg_n_100,
      O => \mul0_carry__4_i_1__1_n_0\
    );
\mul0_carry__4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_84\,
      I1 => mul_reg_n_101,
      O => \mul0_carry__4_i_2__1_n_0\
    );
\mul0_carry__4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_85\,
      I1 => mul_reg_n_102,
      O => \mul0_carry__4_i_3__1_n_0\
    );
\mul0_carry__4_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_86\,
      I1 => mul_reg_n_103,
      O => \mul0_carry__4_i_4__1_n_0\
    );
\mul0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__4_n_0\,
      CO(3) => \mul0_carry__5_n_0\,
      CO(2) => \mul0_carry__5_n_1\,
      CO(1) => \mul0_carry__5_n_2\,
      CO(0) => \mul0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_79\,
      DI(2) => \mul_reg__0_n_80\,
      DI(1) => \mul_reg__0_n_81\,
      DI(0) => \mul_reg__0_n_82\,
      O(3 downto 0) => \mul_reg__2\(43 downto 40),
      S(3) => \mul0_carry__5_i_1__1_n_0\,
      S(2) => \mul0_carry__5_i_2__1_n_0\,
      S(1) => \mul0_carry__5_i_3__1_n_0\,
      S(0) => \mul0_carry__5_i_4__1_n_0\
    );
\mul0_carry__5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_79\,
      I1 => mul_reg_n_96,
      O => \mul0_carry__5_i_1__1_n_0\
    );
\mul0_carry__5_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_80\,
      I1 => mul_reg_n_97,
      O => \mul0_carry__5_i_2__1_n_0\
    );
\mul0_carry__5_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_81\,
      I1 => mul_reg_n_98,
      O => \mul0_carry__5_i_3__1_n_0\
    );
\mul0_carry__5_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_82\,
      I1 => mul_reg_n_99,
      O => \mul0_carry__5_i_4__1_n_0\
    );
\mul0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__5_n_0\,
      CO(3) => \mul0_carry__6_n_0\,
      CO(2) => \mul0_carry__6_n_1\,
      CO(1) => \mul0_carry__6_n_2\,
      CO(0) => \mul0_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_75\,
      DI(2) => \mul_reg__0_n_76\,
      DI(1) => \mul_reg__0_n_77\,
      DI(0) => \mul_reg__0_n_78\,
      O(3 downto 0) => \mul_reg__2\(47 downto 44),
      S(3) => \mul0_carry__6_i_1__1_n_0\,
      S(2) => \mul0_carry__6_i_2__1_n_0\,
      S(1) => \mul0_carry__6_i_3__1_n_0\,
      S(0) => \mul0_carry__6_i_4__1_n_0\
    );
\mul0_carry__6_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_75\,
      I1 => mul_reg_n_92,
      O => \mul0_carry__6_i_1__1_n_0\
    );
\mul0_carry__6_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_76\,
      I1 => mul_reg_n_93,
      O => \mul0_carry__6_i_2__1_n_0\
    );
\mul0_carry__6_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_77\,
      I1 => mul_reg_n_94,
      O => \mul0_carry__6_i_3__1_n_0\
    );
\mul0_carry__6_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_78\,
      I1 => mul_reg_n_95,
      O => \mul0_carry__6_i_4__1_n_0\
    );
\mul0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__6_n_0\,
      CO(3) => \mul0_carry__7_n_0\,
      CO(2) => \mul0_carry__7_n_1\,
      CO(1) => \mul0_carry__7_n_2\,
      CO(0) => \mul0_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_71\,
      DI(2) => \mul_reg__0_n_72\,
      DI(1) => \mul_reg__0_n_73\,
      DI(0) => \mul_reg__0_n_74\,
      O(3 downto 0) => \mul_reg__2\(51 downto 48),
      S(3) => \mul0_carry__7_i_1__1_n_0\,
      S(2) => \mul0_carry__7_i_2__1_n_0\,
      S(1) => \mul0_carry__7_i_3__1_n_0\,
      S(0) => \mul0_carry__7_i_4__1_n_0\
    );
\mul0_carry__7_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_71\,
      I1 => mul_reg_n_88,
      O => \mul0_carry__7_i_1__1_n_0\
    );
\mul0_carry__7_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_72\,
      I1 => mul_reg_n_89,
      O => \mul0_carry__7_i_2__1_n_0\
    );
\mul0_carry__7_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_73\,
      I1 => mul_reg_n_90,
      O => \mul0_carry__7_i_3__1_n_0\
    );
\mul0_carry__7_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_74\,
      I1 => mul_reg_n_91,
      O => \mul0_carry__7_i_4__1_n_0\
    );
\mul0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__7_n_0\,
      CO(3) => \mul0_carry__8_n_0\,
      CO(2) => \mul0_carry__8_n_1\,
      CO(1) => \mul0_carry__8_n_2\,
      CO(0) => \mul0_carry__8_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_67\,
      DI(2) => \mul_reg__0_n_68\,
      DI(1) => \mul_reg__0_n_69\,
      DI(0) => \mul_reg__0_n_70\,
      O(3 downto 0) => \mul_reg__2\(55 downto 52),
      S(3) => \mul0_carry__8_i_1__1_n_0\,
      S(2) => \mul0_carry__8_i_2__1_n_0\,
      S(1) => \mul0_carry__8_i_3__1_n_0\,
      S(0) => \mul0_carry__8_i_4__1_n_0\
    );
\mul0_carry__8_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_67\,
      I1 => mul_reg_n_84,
      O => \mul0_carry__8_i_1__1_n_0\
    );
\mul0_carry__8_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_68\,
      I1 => mul_reg_n_85,
      O => \mul0_carry__8_i_2__1_n_0\
    );
\mul0_carry__8_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_69\,
      I1 => mul_reg_n_86,
      O => \mul0_carry__8_i_3__1_n_0\
    );
\mul0_carry__8_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_70\,
      I1 => mul_reg_n_87,
      O => \mul0_carry__8_i_4__1_n_0\
    );
\mul0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__8_n_0\,
      CO(3) => \mul0_carry__9_n_0\,
      CO(2) => \mul0_carry__9_n_1\,
      CO(1) => \mul0_carry__9_n_2\,
      CO(0) => \mul0_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_63\,
      DI(2) => \mul_reg__0_n_64\,
      DI(1) => \mul_reg__0_n_65\,
      DI(0) => \mul_reg__0_n_66\,
      O(3 downto 0) => \mul_reg__2\(59 downto 56),
      S(3) => \mul0_carry__9_i_1__1_n_0\,
      S(2) => \mul0_carry__9_i_2__1_n_0\,
      S(1) => \mul0_carry__9_i_3__1_n_0\,
      S(0) => \mul0_carry__9_i_4__1_n_0\
    );
\mul0_carry__9_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_63\,
      I1 => mul_reg_n_80,
      O => \mul0_carry__9_i_1__1_n_0\
    );
\mul0_carry__9_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_64\,
      I1 => mul_reg_n_81,
      O => \mul0_carry__9_i_2__1_n_0\
    );
\mul0_carry__9_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_65\,
      I1 => mul_reg_n_82,
      O => \mul0_carry__9_i_3__1_n_0\
    );
\mul0_carry__9_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_66\,
      I1 => mul_reg_n_83,
      O => \mul0_carry__9_i_4__1_n_0\
    );
\mul0_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_103\,
      I1 => \mul_reg__3\(2),
      O => \mul0_carry_i_1__1_n_0\
    );
\mul0_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_104\,
      I1 => \mul_reg__3\(1),
      O => \mul0_carry_i_2__1_n_0\
    );
\mul0_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_105\,
      I1 => \mul_reg__3\(0),
      O => \mul0_carry_i_3__1_n_0\
    );
mul_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => S_AXIS_TDATA(31),
      A(28) => S_AXIS_TDATA(31),
      A(27) => S_AXIS_TDATA(31),
      A(26) => S_AXIS_TDATA(31),
      A(25) => S_AXIS_TDATA(31),
      A(24) => S_AXIS_TDATA(31),
      A(23) => S_AXIS_TDATA(31),
      A(22) => S_AXIS_TDATA(31),
      A(21) => S_AXIS_TDATA(31),
      A(20) => S_AXIS_TDATA(31),
      A(19) => S_AXIS_TDATA(31),
      A(18) => S_AXIS_TDATA(31),
      A(17) => S_AXIS_TDATA(31),
      A(16) => S_AXIS_TDATA(31),
      A(15) => S_AXIS_TDATA(31),
      A(14 downto 0) => S_AXIS_TDATA(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => WBram_n_0,
      B(16) => WBram_n_0,
      B(15) => WBram_n_0,
      B(14) => WBram_n_0,
      B(13) => WBram_n_1,
      B(12) => WBram_n_2,
      B(11) => WBram_n_3,
      B(10) => WBram_n_4,
      B(9) => WBram_n_5,
      B(8) => WBram_n_6,
      B(7) => WBram_n_7,
      B(6) => WBram_n_8,
      B(5) => WBram_n_9,
      B(4) => WBram_n_10,
      B(3) => WBram_n_11,
      B(2) => WBram_n_12,
      B(1) => WBram_n_13,
      B(0) => WBram_n_14,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => S_AXIS_TVALID,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_mul_reg_OVERFLOW_UNCONNECTED,
      P(47) => mul_reg_n_58,
      P(46) => mul_reg_n_59,
      P(45) => mul_reg_n_60,
      P(44) => mul_reg_n_61,
      P(43) => mul_reg_n_62,
      P(42) => mul_reg_n_63,
      P(41) => mul_reg_n_64,
      P(40) => mul_reg_n_65,
      P(39) => mul_reg_n_66,
      P(38) => mul_reg_n_67,
      P(37) => mul_reg_n_68,
      P(36) => mul_reg_n_69,
      P(35) => mul_reg_n_70,
      P(34) => mul_reg_n_71,
      P(33) => mul_reg_n_72,
      P(32) => mul_reg_n_73,
      P(31) => mul_reg_n_74,
      P(30) => mul_reg_n_75,
      P(29) => mul_reg_n_76,
      P(28) => mul_reg_n_77,
      P(27) => mul_reg_n_78,
      P(26) => mul_reg_n_79,
      P(25) => mul_reg_n_80,
      P(24) => mul_reg_n_81,
      P(23) => mul_reg_n_82,
      P(22) => mul_reg_n_83,
      P(21) => mul_reg_n_84,
      P(20) => mul_reg_n_85,
      P(19) => mul_reg_n_86,
      P(18) => mul_reg_n_87,
      P(17) => mul_reg_n_88,
      P(16) => mul_reg_n_89,
      P(15) => mul_reg_n_90,
      P(14) => mul_reg_n_91,
      P(13) => mul_reg_n_92,
      P(12) => mul_reg_n_93,
      P(11) => mul_reg_n_94,
      P(10) => mul_reg_n_95,
      P(9) => mul_reg_n_96,
      P(8) => mul_reg_n_97,
      P(7) => mul_reg_n_98,
      P(6) => mul_reg_n_99,
      P(5) => mul_reg_n_100,
      P(4) => mul_reg_n_101,
      P(3) => mul_reg_n_102,
      P(2) => mul_reg_n_103,
      P(1) => mul_reg_n_104,
      P(0) => mul_reg_n_105,
      PATTERNBDETECT => NLW_mul_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mul0_n_106,
      PCIN(46) => mul0_n_107,
      PCIN(45) => mul0_n_108,
      PCIN(44) => mul0_n_109,
      PCIN(43) => mul0_n_110,
      PCIN(42) => mul0_n_111,
      PCIN(41) => mul0_n_112,
      PCIN(40) => mul0_n_113,
      PCIN(39) => mul0_n_114,
      PCIN(38) => mul0_n_115,
      PCIN(37) => mul0_n_116,
      PCIN(36) => mul0_n_117,
      PCIN(35) => mul0_n_118,
      PCIN(34) => mul0_n_119,
      PCIN(33) => mul0_n_120,
      PCIN(32) => mul0_n_121,
      PCIN(31) => mul0_n_122,
      PCIN(30) => mul0_n_123,
      PCIN(29) => mul0_n_124,
      PCIN(28) => mul0_n_125,
      PCIN(27) => mul0_n_126,
      PCIN(26) => mul0_n_127,
      PCIN(25) => mul0_n_128,
      PCIN(24) => mul0_n_129,
      PCIN(23) => mul0_n_130,
      PCIN(22) => mul0_n_131,
      PCIN(21) => mul0_n_132,
      PCIN(20) => mul0_n_133,
      PCIN(19) => mul0_n_134,
      PCIN(18) => mul0_n_135,
      PCIN(17) => mul0_n_136,
      PCIN(16) => mul0_n_137,
      PCIN(15) => mul0_n_138,
      PCIN(14) => mul0_n_139,
      PCIN(13) => mul0_n_140,
      PCIN(12) => mul0_n_141,
      PCIN(11) => mul0_n_142,
      PCIN(10) => mul0_n_143,
      PCIN(9) => mul0_n_144,
      PCIN(8) => mul0_n_145,
      PCIN(7) => mul0_n_146,
      PCIN(6) => mul0_n_147,
      PCIN(5) => mul0_n_148,
      PCIN(4) => mul0_n_149,
      PCIN(3) => mul0_n_150,
      PCIN(2) => mul0_n_151,
      PCIN(1) => mul0_n_152,
      PCIN(0) => mul0_n_153,
      PCOUT(47 downto 0) => NLW_mul_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTP,
      UNDERFLOW => NLW_mul_reg_UNDERFLOW_UNCONNECTED
    );
\mul_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_105,
      Q => \mul_reg__3\(0),
      R => RSTP
    );
\mul_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_105\,
      Q => \mul_reg[0]__0_n_0\,
      R => RSTP
    );
\mul_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_95,
      Q => \mul_reg__3\(10),
      R => RSTP
    );
\mul_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_95\,
      Q => \mul_reg[10]__0_n_0\,
      R => RSTP
    );
\mul_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_94,
      Q => \mul_reg__3\(11),
      R => RSTP
    );
\mul_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_94\,
      Q => \mul_reg[11]__0_n_0\,
      R => RSTP
    );
\mul_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_93,
      Q => \mul_reg__3\(12),
      R => RSTP
    );
\mul_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_93\,
      Q => \mul_reg[12]__0_n_0\,
      R => RSTP
    );
\mul_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_92,
      Q => \mul_reg__3\(13),
      R => RSTP
    );
\mul_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_92\,
      Q => \mul_reg[13]__0_n_0\,
      R => RSTP
    );
\mul_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_91,
      Q => \mul_reg__3\(14),
      R => RSTP
    );
\mul_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_91\,
      Q => \mul_reg[14]__0_n_0\,
      R => RSTP
    );
\mul_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_90,
      Q => \mul_reg__3\(15),
      R => RSTP
    );
\mul_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_90\,
      Q => \mul_reg[15]__0_n_0\,
      R => RSTP
    );
\mul_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_89,
      Q => \mul_reg__3\(16),
      R => RSTP
    );
\mul_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_89\,
      Q => \mul_reg[16]__0_n_0\,
      R => RSTP
    );
\mul_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_104,
      Q => \mul_reg__3\(1),
      R => RSTP
    );
\mul_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_104\,
      Q => \mul_reg[1]__0_n_0\,
      R => RSTP
    );
\mul_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_103,
      Q => \mul_reg__3\(2),
      R => RSTP
    );
\mul_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_103\,
      Q => \mul_reg[2]__0_n_0\,
      R => RSTP
    );
\mul_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_102,
      Q => \mul_reg__3\(3),
      R => RSTP
    );
\mul_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_102\,
      Q => \mul_reg[3]__0_n_0\,
      R => RSTP
    );
\mul_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_101,
      Q => \mul_reg__3\(4),
      R => RSTP
    );
\mul_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_101\,
      Q => \mul_reg[4]__0_n_0\,
      R => RSTP
    );
\mul_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_100,
      Q => \mul_reg__3\(5),
      R => RSTP
    );
\mul_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_100\,
      Q => \mul_reg[5]__0_n_0\,
      R => RSTP
    );
\mul_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_99,
      Q => \mul_reg__3\(6),
      R => RSTP
    );
\mul_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_99\,
      Q => \mul_reg[6]__0_n_0\,
      R => RSTP
    );
\mul_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_98,
      Q => \mul_reg__3\(7),
      R => RSTP
    );
\mul_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_98\,
      Q => \mul_reg[7]__0_n_0\,
      R => RSTP
    );
\mul_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_97,
      Q => \mul_reg__3\(8),
      R => RSTP
    );
\mul_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_97\,
      Q => \mul_reg[8]__0_n_0\,
      R => RSTP
    );
\mul_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_96,
      Q => \mul_reg__3\(9),
      R => RSTP
    );
\mul_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_96\,
      Q => \mul_reg[9]__0_n_0\,
      R => RSTP
    );
\mul_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => S_AXIS_TDATA(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_mul_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => WBram_n_0,
      B(16) => WBram_n_0,
      B(15) => WBram_n_0,
      B(14) => WBram_n_0,
      B(13) => WBram_n_1,
      B(12) => WBram_n_2,
      B(11) => WBram_n_3,
      B(10) => WBram_n_4,
      B(9) => WBram_n_5,
      B(8) => WBram_n_6,
      B(7) => WBram_n_7,
      B(6) => WBram_n_8,
      B(5) => WBram_n_9,
      B(4) => WBram_n_10,
      B(3) => WBram_n_11,
      B(2) => WBram_n_12,
      B(1) => WBram_n_13,
      B(0) => WBram_n_14,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_mul_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_mul_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_mul_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => S_AXIS_TVALID,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_mul_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_mul_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \mul_reg__0_n_58\,
      P(46) => \mul_reg__0_n_59\,
      P(45) => \mul_reg__0_n_60\,
      P(44) => \mul_reg__0_n_61\,
      P(43) => \mul_reg__0_n_62\,
      P(42) => \mul_reg__0_n_63\,
      P(41) => \mul_reg__0_n_64\,
      P(40) => \mul_reg__0_n_65\,
      P(39) => \mul_reg__0_n_66\,
      P(38) => \mul_reg__0_n_67\,
      P(37) => \mul_reg__0_n_68\,
      P(36) => \mul_reg__0_n_69\,
      P(35) => \mul_reg__0_n_70\,
      P(34) => \mul_reg__0_n_71\,
      P(33) => \mul_reg__0_n_72\,
      P(32) => \mul_reg__0_n_73\,
      P(31) => \mul_reg__0_n_74\,
      P(30) => \mul_reg__0_n_75\,
      P(29) => \mul_reg__0_n_76\,
      P(28) => \mul_reg__0_n_77\,
      P(27) => \mul_reg__0_n_78\,
      P(26) => \mul_reg__0_n_79\,
      P(25) => \mul_reg__0_n_80\,
      P(24) => \mul_reg__0_n_81\,
      P(23) => \mul_reg__0_n_82\,
      P(22) => \mul_reg__0_n_83\,
      P(21) => \mul_reg__0_n_84\,
      P(20) => \mul_reg__0_n_85\,
      P(19) => \mul_reg__0_n_86\,
      P(18) => \mul_reg__0_n_87\,
      P(17) => \mul_reg__0_n_88\,
      P(16) => \mul_reg__0_n_89\,
      P(15) => \mul_reg__0_n_90\,
      P(14) => \mul_reg__0_n_91\,
      P(13) => \mul_reg__0_n_92\,
      P(12) => \mul_reg__0_n_93\,
      P(11) => \mul_reg__0_n_94\,
      P(10) => \mul_reg__0_n_95\,
      P(9) => \mul_reg__0_n_96\,
      P(8) => \mul_reg__0_n_97\,
      P(7) => \mul_reg__0_n_98\,
      P(6) => \mul_reg__0_n_99\,
      P(5) => \mul_reg__0_n_100\,
      P(4) => \mul_reg__0_n_101\,
      P(3) => \mul_reg__0_n_102\,
      P(2) => \mul_reg__0_n_103\,
      P(1) => \mul_reg__0_n_104\,
      P(0) => \mul_reg__0_n_105\,
      PATTERNBDETECT => \NLW_mul_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_mul_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \mul0__0_n_106\,
      PCIN(46) => \mul0__0_n_107\,
      PCIN(45) => \mul0__0_n_108\,
      PCIN(44) => \mul0__0_n_109\,
      PCIN(43) => \mul0__0_n_110\,
      PCIN(42) => \mul0__0_n_111\,
      PCIN(41) => \mul0__0_n_112\,
      PCIN(40) => \mul0__0_n_113\,
      PCIN(39) => \mul0__0_n_114\,
      PCIN(38) => \mul0__0_n_115\,
      PCIN(37) => \mul0__0_n_116\,
      PCIN(36) => \mul0__0_n_117\,
      PCIN(35) => \mul0__0_n_118\,
      PCIN(34) => \mul0__0_n_119\,
      PCIN(33) => \mul0__0_n_120\,
      PCIN(32) => \mul0__0_n_121\,
      PCIN(31) => \mul0__0_n_122\,
      PCIN(30) => \mul0__0_n_123\,
      PCIN(29) => \mul0__0_n_124\,
      PCIN(28) => \mul0__0_n_125\,
      PCIN(27) => \mul0__0_n_126\,
      PCIN(26) => \mul0__0_n_127\,
      PCIN(25) => \mul0__0_n_128\,
      PCIN(24) => \mul0__0_n_129\,
      PCIN(23) => \mul0__0_n_130\,
      PCIN(22) => \mul0__0_n_131\,
      PCIN(21) => \mul0__0_n_132\,
      PCIN(20) => \mul0__0_n_133\,
      PCIN(19) => \mul0__0_n_134\,
      PCIN(18) => \mul0__0_n_135\,
      PCIN(17) => \mul0__0_n_136\,
      PCIN(16) => \mul0__0_n_137\,
      PCIN(15) => \mul0__0_n_138\,
      PCIN(14) => \mul0__0_n_139\,
      PCIN(13) => \mul0__0_n_140\,
      PCIN(12) => \mul0__0_n_141\,
      PCIN(11) => \mul0__0_n_142\,
      PCIN(10) => \mul0__0_n_143\,
      PCIN(9) => \mul0__0_n_144\,
      PCIN(8) => \mul0__0_n_145\,
      PCIN(7) => \mul0__0_n_146\,
      PCIN(6) => \mul0__0_n_147\,
      PCIN(5) => \mul0__0_n_148\,
      PCIN(4) => \mul0__0_n_149\,
      PCIN(3) => \mul0__0_n_150\,
      PCIN(2) => \mul0__0_n_151\,
      PCIN(1) => \mul0__0_n_152\,
      PCIN(0) => \mul0__0_n_153\,
      PCOUT(47 downto 0) => \NLW_mul_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTP,
      UNDERFLOW => \NLW_mul_reg__0_UNDERFLOW_UNCONNECTED\
    );
\outNeuron[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[16]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[0]_i_1__1_n_0\
    );
\outNeuron[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[26]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[10]_i_1__1_n_0\
    );
\outNeuron[11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[27]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[11]_i_1__1_n_0\
    );
\outNeuron[12]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[28]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[12]_i_1__1_n_0\
    );
\outNeuron[13]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[29]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[13]_i_1__1_n_0\
    );
\outNeuron[14]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[30]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[14]_i_1__1_n_0\
    );
\outNeuron[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[31]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[15]_i_1__1_n_0\
    );
\outNeuron[16]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[32]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[16]_i_1__1_n_0\
    );
\outNeuron[17]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[33]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[17]_i_1__1_n_0\
    );
\outNeuron[18]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[34]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[18]_i_1__1_n_0\
    );
\outNeuron[19]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[35]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[19]_i_1__1_n_0\
    );
\outNeuron[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[17]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[1]_i_1__1_n_0\
    );
\outNeuron[20]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[36]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[20]_i_1__1_n_0\
    );
\outNeuron[21]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[37]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[21]_i_1__1_n_0\
    );
\outNeuron[22]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[38]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[22]_i_1__1_n_0\
    );
\outNeuron[23]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[39]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[23]_i_1__1_n_0\
    );
\outNeuron[24]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[40]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[24]_i_1__1_n_0\
    );
\outNeuron[25]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[41]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[25]_i_1__1_n_0\
    );
\outNeuron[26]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[42]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[26]_i_1__1_n_0\
    );
\outNeuron[27]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[43]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[27]_i_1__1_n_0\
    );
\outNeuron[28]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[44]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[28]_i_1__1_n_0\
    );
\outNeuron[29]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[45]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[29]_i_1__1_n_0\
    );
\outNeuron[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[18]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[2]_i_1__1_n_0\
    );
\outNeuron[30]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \outNeuron[30]_i_3__1_n_0\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron[30]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[46]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[30]_i_2__1_n_0\
    );
\outNeuron[30]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[61]\,
      I1 => \sum_reg_n_0_[60]\,
      I2 => \sum_reg_n_0_[59]\,
      I3 => \sum_reg_n_0_[58]\,
      I4 => \outNeuron[30]_i_4__1_n_0\,
      I5 => \outNeuron[30]_i_5__1_n_0\,
      O => \outNeuron[30]_i_3__1_n_0\
    );
\outNeuron[30]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[47]\,
      I1 => \sum_reg_n_0_[48]\,
      I2 => \sum_reg_n_0_[49]\,
      I3 => \sum_reg_n_0_[63]\,
      I4 => \sum_reg_n_0_[62]\,
      O => \outNeuron[30]_i_4__1_n_0\
    );
\outNeuron[30]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[54]\,
      I1 => \sum_reg_n_0_[55]\,
      I2 => \sum_reg_n_0_[56]\,
      I3 => \sum_reg_n_0_[57]\,
      I4 => \outNeuron[30]_i_6__1_n_0\,
      O => \outNeuron[30]_i_5__1_n_0\
    );
\outNeuron[30]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[53]\,
      I1 => \sum_reg_n_0_[52]\,
      I2 => \sum_reg_n_0_[51]\,
      I3 => \sum_reg_n_0_[50]\,
      O => \outNeuron[30]_i_6__1_n_0\
    );
\outNeuron[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \sum_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[47]\,
      I2 => \outNeuron[30]_i_3__1_n_0\,
      O => \outNeuron[31]_i_1__1_n_0\
    );
\outNeuron[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[19]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[3]_i_1__1_n_0\
    );
\outNeuron[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[20]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[4]_i_1__1_n_0\
    );
\outNeuron[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[21]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[5]_i_1__1_n_0\
    );
\outNeuron[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[22]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[6]_i_1__1_n_0\
    );
\outNeuron[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[23]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[7]_i_1__1_n_0\
    );
\outNeuron[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[24]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[8]_i_1__1_n_0\
    );
\outNeuron[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[25]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[9]_i_1__1_n_0\
    );
\outNeuron_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[0]_i_1__1_n_0\,
      Q => D(0),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[10]_i_1__1_n_0\,
      Q => D(10),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[11]_i_1__1_n_0\,
      Q => D(11),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[12]_i_1__1_n_0\,
      Q => D(12),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[13]_i_1__1_n_0\,
      Q => D(13),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[14]_i_1__1_n_0\,
      Q => D(14),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[15]_i_1__1_n_0\,
      Q => D(15),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[16]_i_1__1_n_0\,
      Q => D(16),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[17]_i_1__1_n_0\,
      Q => D(17),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[18]_i_1__1_n_0\,
      Q => D(18),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[19]_i_1__1_n_0\,
      Q => D(19),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[1]_i_1__1_n_0\,
      Q => D(1),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[20]_i_1__1_n_0\,
      Q => D(20),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[21]_i_1__1_n_0\,
      Q => D(21),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[22]_i_1__1_n_0\,
      Q => D(22),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[23]_i_1__1_n_0\,
      Q => D(23),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[24]_i_1__1_n_0\,
      Q => D(24),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[25]_i_1__1_n_0\,
      Q => D(25),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[26]_i_1__1_n_0\,
      Q => D(26),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[27]_i_1__1_n_0\,
      Q => D(27),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[28]_i_1__1_n_0\,
      Q => D(28),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[29]_i_1__1_n_0\,
      Q => D(29),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[2]_i_1__1_n_0\,
      Q => D(2),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[30]_i_2__1_n_0\,
      Q => D(30),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[31]_i_1__1_n_0\,
      Q => D(31),
      R => '0'
    );
\outNeuron_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[3]_i_1__1_n_0\,
      Q => D(3),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[4]_i_1__1_n_0\,
      Q => D(4),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[5]_i_1__1_n_0\,
      Q => D(5),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[6]_i_1__1_n_0\,
      Q => D(6),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[7]_i_1__1_n_0\,
      Q => D(7),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[8]_i_1__1_n_0\,
      Q => D(8),
      S => \outNeuron[30]_i_1__1_n_0\
    );
\outNeuron_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[9]_i_1__1_n_0\,
      Q => D(9),
      S => \outNeuron[30]_i_1__1_n_0\
    );
outvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => sigValid_reg_n_0,
      Q => outvalid_reg_n_0,
      R => '0'
    );
\raddr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \p_0_in__3\(0)
    );
\raddr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      O => \p_0_in__3\(1)
    );
\raddr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      I2 => raddr_reg(2),
      O => \p_0_in__3\(2)
    );
\raddr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => raddr_reg(2),
      I1 => raddr_reg(1),
      I2 => raddr_reg(0),
      I3 => raddr_reg(3),
      O => \p_0_in__3\(3)
    );
\raddr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => raddr_reg(3),
      I1 => raddr_reg(0),
      I2 => raddr_reg(1),
      I3 => raddr_reg(2),
      I4 => \raddr_reg__0\(4),
      O => \p_0_in__3\(4)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => S_AXIS_TVALID,
      D => \p_0_in__3\(0),
      Q => raddr_reg(0),
      R => \sum[62]_i_1__0_n_0\
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => S_AXIS_TVALID,
      D => \p_0_in__3\(1),
      Q => raddr_reg(1),
      R => \sum[62]_i_1__0_n_0\
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => S_AXIS_TVALID,
      D => \p_0_in__3\(2),
      Q => raddr_reg(2),
      R => \sum[62]_i_1__0_n_0\
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => S_AXIS_TVALID,
      D => \p_0_in__3\(3),
      Q => raddr_reg(3),
      R => \sum[62]_i_1__0_n_0\
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => S_AXIS_TVALID,
      D => \p_0_in__3\(4),
      Q => \raddr_reg__0\(4),
      R => \sum[62]_i_1__0_n_0\
    );
\sigValid_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => raddr_reg(2),
      I1 => raddr_reg(1),
      I2 => muxValid_f,
      I3 => raddr_reg(0),
      I4 => \raddr_reg__0\(4),
      I5 => raddr_reg(3),
      O => \^raddr_reg[2]_0\
    );
sigValid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \^raddr_reg[2]_0\,
      Q => sigValid_reg_n_0,
      R => '0'
    );
\sum[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => accumulateSum_carry_n_7,
      I3 => biasSum_carry_n_7,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[0]_i_1__1_n_0\
    );
\sum[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__1_n_5\,
      I3 => \biasSum_carry__1_n_5\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[10]_i_1__1_n_0\
    );
\sum[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__1_n_4\,
      I3 => \biasSum_carry__1_n_4\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[11]_i_1__1_n_0\
    );
\sum[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__2_n_7\,
      I3 => \biasSum_carry__2_n_7\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[12]_i_1__1_n_0\
    );
\sum[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__2_n_6\,
      I3 => \biasSum_carry__2_n_6\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[13]_i_1__1_n_0\
    );
\sum[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__2_n_5\,
      I3 => \biasSum_carry__2_n_5\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[14]_i_1__1_n_0\
    );
\sum[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__2_n_4\,
      I3 => \biasSum_carry__2_n_4\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[15]_i_1__1_n_0\
    );
\sum[16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__3_n_7\,
      I3 => \biasSum_carry__3_n_7\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[16]_i_1__1_n_0\
    );
\sum[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__3_n_6\,
      I3 => \biasSum_carry__3_n_6\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[17]_i_1__1_n_0\
    );
\sum[18]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__3_n_5\,
      I3 => \biasSum_carry__3_n_5\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[18]_i_1__1_n_0\
    );
\sum[19]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__3_n_4\,
      I3 => \biasSum_carry__3_n_4\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[19]_i_1__1_n_0\
    );
\sum[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => accumulateSum_carry_n_6,
      I3 => biasSum_carry_n_6,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[1]_i_1__1_n_0\
    );
\sum[20]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__4_n_7\,
      I3 => \biasSum_carry__4_n_7\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[20]_i_1__1_n_0\
    );
\sum[21]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__4_n_6\,
      I3 => \biasSum_carry__4_n_6\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[21]_i_1__1_n_0\
    );
\sum[22]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__4_n_5\,
      I3 => \biasSum_carry__4_n_5\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[22]_i_1__1_n_0\
    );
\sum[23]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__4_n_4\,
      I3 => \biasSum_carry__4_n_4\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[23]_i_1__1_n_0\
    );
\sum[24]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__5_n_7\,
      I3 => \biasSum_carry__5_n_7\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[24]_i_1__1_n_0\
    );
\sum[25]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__5_n_6\,
      I3 => \biasSum_carry__5_n_6\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[25]_i_1__1_n_0\
    );
\sum[26]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__5_n_5\,
      I3 => \biasSum_carry__5_n_5\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[26]_i_1__1_n_0\
    );
\sum[27]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__5_n_4\,
      I3 => \biasSum_carry__5_n_4\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[27]_i_1__1_n_0\
    );
\sum[28]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__6_n_7\,
      I3 => \biasSum_carry__6_n_7\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[28]_i_1__1_n_0\
    );
\sum[29]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__6_n_6\,
      I3 => \biasSum_carry__6_n_6\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[29]_i_1__1_n_0\
    );
\sum[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => accumulateSum_carry_n_5,
      I3 => biasSum_carry_n_5,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[2]_i_1__1_n_0\
    );
\sum[30]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__6_n_5\,
      I3 => \biasSum_carry__6_n_5\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[30]_i_1__1_n_0\
    );
\sum[31]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__6_n_4\,
      I3 => \biasSum_carry__6_n_4\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[31]_i_1__1_n_0\
    );
\sum[32]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__7_n_7\,
      I3 => \biasSum_carry__7_n_7\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[32]_i_1__1_n_0\
    );
\sum[33]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__7_n_6\,
      I3 => \biasSum_carry__7_n_6\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[33]_i_1__1_n_0\
    );
\sum[34]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__7_n_5\,
      I3 => \biasSum_carry__7_n_5\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[34]_i_1__1_n_0\
    );
\sum[35]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__7_n_4\,
      I3 => \biasSum_carry__7_n_4\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[35]_i_1__1_n_0\
    );
\sum[36]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__8_n_7\,
      I3 => \biasSum_carry__8_n_7\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[36]_i_1__1_n_0\
    );
\sum[37]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__8_n_6\,
      I3 => \biasSum_carry__8_n_6\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[37]_i_1__1_n_0\
    );
\sum[38]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__8_n_5\,
      I3 => \biasSum_carry__8_n_5\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[38]_i_1__1_n_0\
    );
\sum[39]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__8_n_4\,
      I3 => \biasSum_carry__8_n_4\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[39]_i_1__1_n_0\
    );
\sum[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => accumulateSum_carry_n_4,
      I3 => biasSum_carry_n_4,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[3]_i_1__1_n_0\
    );
\sum[40]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__9_n_7\,
      I3 => \biasSum_carry__9_n_7\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[40]_i_1__1_n_0\
    );
\sum[41]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__9_n_6\,
      I3 => \biasSum_carry__9_n_6\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[41]_i_1__1_n_0\
    );
\sum[42]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__9_n_5\,
      I3 => \biasSum_carry__9_n_5\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[42]_i_1__1_n_0\
    );
\sum[43]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__9_n_4\,
      I3 => \biasSum_carry__9_n_4\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[43]_i_1__1_n_0\
    );
\sum[44]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__10_n_7\,
      I3 => \biasSum_carry__10_n_7\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[44]_i_1__1_n_0\
    );
\sum[45]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__10_n_6\,
      I3 => \biasSum_carry__10_n_6\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[45]_i_1__1_n_0\
    );
\sum[46]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__10_n_5\,
      I3 => \biasSum_carry__10_n_5\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[46]_i_1__1_n_0\
    );
\sum[47]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__10_n_4\,
      I3 => \biasSum_carry__10_n_4\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[47]_i_1__1_n_0\
    );
\sum[48]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__11_n_7\,
      I3 => \biasSum_carry__11_n_7\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[48]_i_1__1_n_0\
    );
\sum[49]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__11_n_6\,
      I3 => \biasSum_carry__11_n_6\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[49]_i_1__1_n_0\
    );
\sum[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__0_n_7\,
      I3 => \biasSum_carry__0_n_7\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[4]_i_1__1_n_0\
    );
\sum[50]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__11_n_5\,
      I3 => \biasSum_carry__11_n_5\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[50]_i_1__1_n_0\
    );
\sum[51]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__11_n_4\,
      I3 => \biasSum_carry__11_n_4\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[51]_i_1__1_n_0\
    );
\sum[52]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__12_n_7\,
      I3 => \biasSum_carry__12_n_7\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[52]_i_1__1_n_0\
    );
\sum[53]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__12_n_6\,
      I3 => \biasSum_carry__12_n_6\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[53]_i_1__1_n_0\
    );
\sum[54]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__12_n_5\,
      I3 => \biasSum_carry__12_n_5\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[54]_i_1__1_n_0\
    );
\sum[55]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__12_n_4\,
      I3 => \biasSum_carry__12_n_4\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[55]_i_1__1_n_0\
    );
\sum[56]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__13_n_7\,
      I3 => \biasSum_carry__13_n_7\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[56]_i_1__1_n_0\
    );
\sum[57]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__13_n_6\,
      I3 => \biasSum_carry__13_n_6\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[57]_i_1__1_n_0\
    );
\sum[58]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__13_n_5\,
      I3 => \biasSum_carry__13_n_5\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[58]_i_1__1_n_0\
    );
\sum[59]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__13_n_4\,
      I3 => \biasSum_carry__13_n_4\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[59]_i_1__1_n_0\
    );
\sum[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__0_n_6\,
      I3 => \biasSum_carry__0_n_6\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[5]_i_1__1_n_0\
    );
\sum[60]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__14_n_7\,
      I3 => \biasSum_carry__14_n_7\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[60]_i_1__1_n_0\
    );
\sum[61]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__14_n_6\,
      I3 => \biasSum_carry__14_n_6\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[61]_i_1__1_n_0\
    );
\sum[62]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => outvalid_reg_n_0,
      I1 => S_AXI_ARESETN,
      O => \sum[62]_i_1__0_n_0\
    );
\sum[62]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__14_n_5\,
      I3 => \biasSum_carry__14_n_5\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[62]_i_3__1_n_0\
    );
\sum[62]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004F00400040"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \biasSum_carry__14_n_4\,
      I2 => \^raddr_reg[2]_0\,
      I3 => \sum_reg_n_0_[63]\,
      I4 => \mul_reg__1\(63),
      I5 => \accumulateSum_carry__14_n_4\,
      O => \sum[62]_i_4__1_n_0\
    );
\sum[62]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
        port map (
      I0 => \accumulateSum_carry__14_n_4\,
      I1 => \mul_reg__1\(63),
      I2 => \sum_reg_n_0_[63]\,
      I3 => \^raddr_reg[2]_0\,
      O => \sum[62]_i_5__1_n_0\
    );
\sum[62]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \^raddr_reg[2]_0\,
      I1 => \biasSum_carry__14_n_4\,
      I2 => \bias_reg_n_0_[63]\,
      I3 => \sum_reg_n_0_[63]\,
      O => \sum[62]_i_6__1_n_0\
    );
\sum[63]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B800AA00B800"
    )
        port map (
      I0 => \sum[63]_i_2__1_n_0\,
      I1 => mult_valid,
      I2 => \sum_reg_n_0_[63]\,
      I3 => \sum[63]_i_3__7_n_0\,
      I4 => \^raddr_reg[2]_0\,
      I5 => \sum[63]_i_4__0_n_0\,
      O => \sum[63]_i_1__1_n_0\
    );
\sum[63]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF8FEF8FE080E08"
    )
        port map (
      I0 => \mul_reg__1\(63),
      I1 => \accumulateSum_carry__14_n_4\,
      I2 => \^raddr_reg[2]_0\,
      I3 => \sum_reg_n_0_[63]\,
      I4 => \bias_reg_n_0_[63]\,
      I5 => \biasSum_carry__14_n_4\,
      O => \sum[63]_i_2__1_n_0\
    );
\sum[63]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_ARESETN,
      I1 => outvalid_reg_n_0,
      O => \sum[63]_i_3__7_n_0\
    );
\sum[63]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \sum_reg_n_0_[63]\,
      I1 => \bias_reg_n_0_[63]\,
      I2 => \biasSum_carry__14_n_4\,
      O => \sum[63]_i_4__0_n_0\
    );
\sum[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__0_n_5\,
      I3 => \biasSum_carry__0_n_5\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[6]_i_1__1_n_0\
    );
\sum[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__0_n_4\,
      I3 => \biasSum_carry__0_n_4\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[7]_i_1__1_n_0\
    );
\sum[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__1_n_7\,
      I3 => \biasSum_carry__1_n_7\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[8]_i_1__1_n_0\
    );
\sum[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__1_n_0\,
      I1 => \sum[62]_i_5__1_n_0\,
      I2 => \accumulateSum_carry__1_n_6\,
      I3 => \biasSum_carry__1_n_6\,
      I4 => \sum[62]_i_6__1_n_0\,
      O => \sum[9]_i_1__1_n_0\
    );
\sum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[0]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[0]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[10]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[10]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[11]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[11]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[12]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[12]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[13]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[13]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[14]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[14]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[15]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[15]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[16]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[16]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[17]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[17]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[18]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[18]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[19]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[19]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[1]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[1]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[20]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[20]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[21]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[21]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[22]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[22]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[23]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[23]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[24]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[24]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[25]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[25]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[26]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[26]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[27]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[27]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[28]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[28]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[29]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[29]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[2]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[2]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[30]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[30]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[31]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[31]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[32]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[32]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[33]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[33]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[34]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[34]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[35]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[35]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[36]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[36]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[37]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[37]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[38]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[38]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[39]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[39]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[3]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[3]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[40]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[40]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[41]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[41]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[42]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[42]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[43]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[43]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[44]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[44]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[45]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[45]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[46]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[46]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[47]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[47]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[48]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[48]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[49]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[49]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[4]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[4]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[50]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[50]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[51]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[51]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[52]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[52]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[53]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[53]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[54]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[54]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[55]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[55]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[56]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[56]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[57]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[57]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[58]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[58]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[59]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[59]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[5]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[5]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[60]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[60]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[61]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[61]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[62]_i_3__1_n_0\,
      Q => \sum_reg_n_0_[62]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \sum[63]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[63]\,
      R => '0'
    );
\sum_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[6]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[6]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[7]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[7]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[8]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[8]\,
      R => \sum[62]_i_1__0_n_0\
    );
\sum_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[9]_i_1__1_n_0\,
      Q => \sum_reg_n_0_[9]\,
      R => \sum[62]_i_1__0_n_0\
    );
\waddr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      O => \p_0_in__7\(0)
    );
\waddr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[1]\,
      O => \p_0_in__7\(1)
    );
\waddr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[1]\,
      I2 => \waddr_reg_n_0_[2]\,
      O => \p_0_in__7\(2)
    );
\waddr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[1]\,
      I2 => \waddr_reg_n_0_[0]\,
      I3 => \waddr_reg_n_0_[3]\,
      O => \p_0_in__7\(3)
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \waddr_reg[3]_0\(0),
      D => \p_0_in__7\(0),
      Q => \waddr_reg_n_0_[0]\,
      R => rst
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \waddr_reg[3]_0\(0),
      D => \p_0_in__7\(1),
      Q => \waddr_reg_n_0_[1]\,
      R => rst
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \waddr_reg[3]_0\(0),
      D => \p_0_in__7\(2),
      Q => \waddr_reg_n_0_[2]\,
      R => rst
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \waddr_reg[3]_0\(0),
      D => \p_0_in__7\(3),
      Q => \waddr_reg_n_0_[3]\,
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized2\ is
  port (
    \raddr_reg[2]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \waddr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXIS_TVALID : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    RSTP : in STD_LOGIC;
    \sum_reg[62]_0\ : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    mult_valid : in STD_LOGIC;
    muxValid_f : in STD_LOGIC;
    \bias_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[63]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized2\ : entity is "neuron";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized2\ is
  signal WBram_n_0 : STD_LOGIC;
  signal WBram_n_1 : STD_LOGIC;
  signal WBram_n_10 : STD_LOGIC;
  signal WBram_n_11 : STD_LOGIC;
  signal WBram_n_12 : STD_LOGIC;
  signal WBram_n_13 : STD_LOGIC;
  signal WBram_n_14 : STD_LOGIC;
  signal WBram_n_15 : STD_LOGIC;
  signal WBram_n_16 : STD_LOGIC;
  signal WBram_n_17 : STD_LOGIC;
  signal WBram_n_18 : STD_LOGIC;
  signal WBram_n_19 : STD_LOGIC;
  signal WBram_n_2 : STD_LOGIC;
  signal WBram_n_20 : STD_LOGIC;
  signal WBram_n_21 : STD_LOGIC;
  signal WBram_n_22 : STD_LOGIC;
  signal WBram_n_23 : STD_LOGIC;
  signal WBram_n_24 : STD_LOGIC;
  signal WBram_n_25 : STD_LOGIC;
  signal WBram_n_26 : STD_LOGIC;
  signal WBram_n_27 : STD_LOGIC;
  signal WBram_n_28 : STD_LOGIC;
  signal WBram_n_29 : STD_LOGIC;
  signal WBram_n_3 : STD_LOGIC;
  signal WBram_n_30 : STD_LOGIC;
  signal WBram_n_31 : STD_LOGIC;
  signal WBram_n_4 : STD_LOGIC;
  signal WBram_n_5 : STD_LOGIC;
  signal WBram_n_6 : STD_LOGIC;
  signal WBram_n_7 : STD_LOGIC;
  signal WBram_n_8 : STD_LOGIC;
  signal WBram_n_9 : STD_LOGIC;
  signal \accumulateSum_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_1__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_2__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_3__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_4__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_1__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_2__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_3__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_4__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_1__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_2__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_3__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_4__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_1__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_2__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_3__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_4__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_1__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_2__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_3__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_4__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_1__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_2__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_3__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_4__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_1__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_2__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_3__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_4__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_1__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_2__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_3__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_4__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_1__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_2__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_3__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_4__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_1__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_2__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_3__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_4__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_1__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_2__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_3__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_4__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_1__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_2__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_3__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_4__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry_i_4__2_n_0\ : STD_LOGIC;
  signal accumulateSum_carry_n_0 : STD_LOGIC;
  signal accumulateSum_carry_n_1 : STD_LOGIC;
  signal accumulateSum_carry_n_2 : STD_LOGIC;
  signal accumulateSum_carry_n_3 : STD_LOGIC;
  signal accumulateSum_carry_n_4 : STD_LOGIC;
  signal accumulateSum_carry_n_5 : STD_LOGIC;
  signal accumulateSum_carry_n_6 : STD_LOGIC;
  signal accumulateSum_carry_n_7 : STD_LOGIC;
  signal \biasSum_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_n_1\ : STD_LOGIC;
  signal \biasSum_carry__0_n_2\ : STD_LOGIC;
  signal \biasSum_carry__0_n_3\ : STD_LOGIC;
  signal \biasSum_carry__0_n_4\ : STD_LOGIC;
  signal \biasSum_carry__0_n_5\ : STD_LOGIC;
  signal \biasSum_carry__0_n_6\ : STD_LOGIC;
  signal \biasSum_carry__0_n_7\ : STD_LOGIC;
  signal \biasSum_carry__10_i_1__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_2__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_3__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_4__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_n_1\ : STD_LOGIC;
  signal \biasSum_carry__10_n_2\ : STD_LOGIC;
  signal \biasSum_carry__10_n_3\ : STD_LOGIC;
  signal \biasSum_carry__10_n_4\ : STD_LOGIC;
  signal \biasSum_carry__10_n_5\ : STD_LOGIC;
  signal \biasSum_carry__10_n_6\ : STD_LOGIC;
  signal \biasSum_carry__10_n_7\ : STD_LOGIC;
  signal \biasSum_carry__11_i_1__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_2__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_3__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_4__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_n_1\ : STD_LOGIC;
  signal \biasSum_carry__11_n_2\ : STD_LOGIC;
  signal \biasSum_carry__11_n_3\ : STD_LOGIC;
  signal \biasSum_carry__11_n_4\ : STD_LOGIC;
  signal \biasSum_carry__11_n_5\ : STD_LOGIC;
  signal \biasSum_carry__11_n_6\ : STD_LOGIC;
  signal \biasSum_carry__11_n_7\ : STD_LOGIC;
  signal \biasSum_carry__12_i_1__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_2__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_3__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_4__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_n_1\ : STD_LOGIC;
  signal \biasSum_carry__12_n_2\ : STD_LOGIC;
  signal \biasSum_carry__12_n_3\ : STD_LOGIC;
  signal \biasSum_carry__12_n_4\ : STD_LOGIC;
  signal \biasSum_carry__12_n_5\ : STD_LOGIC;
  signal \biasSum_carry__12_n_6\ : STD_LOGIC;
  signal \biasSum_carry__12_n_7\ : STD_LOGIC;
  signal \biasSum_carry__13_i_1__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_2__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_3__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_4__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_n_1\ : STD_LOGIC;
  signal \biasSum_carry__13_n_2\ : STD_LOGIC;
  signal \biasSum_carry__13_n_3\ : STD_LOGIC;
  signal \biasSum_carry__13_n_4\ : STD_LOGIC;
  signal \biasSum_carry__13_n_5\ : STD_LOGIC;
  signal \biasSum_carry__13_n_6\ : STD_LOGIC;
  signal \biasSum_carry__13_n_7\ : STD_LOGIC;
  signal \biasSum_carry__14_i_1__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_2__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_3__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_4__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_n_1\ : STD_LOGIC;
  signal \biasSum_carry__14_n_2\ : STD_LOGIC;
  signal \biasSum_carry__14_n_3\ : STD_LOGIC;
  signal \biasSum_carry__14_n_4\ : STD_LOGIC;
  signal \biasSum_carry__14_n_5\ : STD_LOGIC;
  signal \biasSum_carry__14_n_6\ : STD_LOGIC;
  signal \biasSum_carry__14_n_7\ : STD_LOGIC;
  signal \biasSum_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_n_1\ : STD_LOGIC;
  signal \biasSum_carry__1_n_2\ : STD_LOGIC;
  signal \biasSum_carry__1_n_3\ : STD_LOGIC;
  signal \biasSum_carry__1_n_4\ : STD_LOGIC;
  signal \biasSum_carry__1_n_5\ : STD_LOGIC;
  signal \biasSum_carry__1_n_6\ : STD_LOGIC;
  signal \biasSum_carry__1_n_7\ : STD_LOGIC;
  signal \biasSum_carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_n_1\ : STD_LOGIC;
  signal \biasSum_carry__2_n_2\ : STD_LOGIC;
  signal \biasSum_carry__2_n_3\ : STD_LOGIC;
  signal \biasSum_carry__2_n_4\ : STD_LOGIC;
  signal \biasSum_carry__2_n_5\ : STD_LOGIC;
  signal \biasSum_carry__2_n_6\ : STD_LOGIC;
  signal \biasSum_carry__2_n_7\ : STD_LOGIC;
  signal \biasSum_carry__3_i_1__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_2__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_3__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_4__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_n_1\ : STD_LOGIC;
  signal \biasSum_carry__3_n_2\ : STD_LOGIC;
  signal \biasSum_carry__3_n_3\ : STD_LOGIC;
  signal \biasSum_carry__3_n_4\ : STD_LOGIC;
  signal \biasSum_carry__3_n_5\ : STD_LOGIC;
  signal \biasSum_carry__3_n_6\ : STD_LOGIC;
  signal \biasSum_carry__3_n_7\ : STD_LOGIC;
  signal \biasSum_carry__4_i_1__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_2__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_3__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_4__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_n_1\ : STD_LOGIC;
  signal \biasSum_carry__4_n_2\ : STD_LOGIC;
  signal \biasSum_carry__4_n_3\ : STD_LOGIC;
  signal \biasSum_carry__4_n_4\ : STD_LOGIC;
  signal \biasSum_carry__4_n_5\ : STD_LOGIC;
  signal \biasSum_carry__4_n_6\ : STD_LOGIC;
  signal \biasSum_carry__4_n_7\ : STD_LOGIC;
  signal \biasSum_carry__5_i_1__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_2__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_3__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_4__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_n_1\ : STD_LOGIC;
  signal \biasSum_carry__5_n_2\ : STD_LOGIC;
  signal \biasSum_carry__5_n_3\ : STD_LOGIC;
  signal \biasSum_carry__5_n_4\ : STD_LOGIC;
  signal \biasSum_carry__5_n_5\ : STD_LOGIC;
  signal \biasSum_carry__5_n_6\ : STD_LOGIC;
  signal \biasSum_carry__5_n_7\ : STD_LOGIC;
  signal \biasSum_carry__6_i_1__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_2__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_3__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_4__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_n_1\ : STD_LOGIC;
  signal \biasSum_carry__6_n_2\ : STD_LOGIC;
  signal \biasSum_carry__6_n_3\ : STD_LOGIC;
  signal \biasSum_carry__6_n_4\ : STD_LOGIC;
  signal \biasSum_carry__6_n_5\ : STD_LOGIC;
  signal \biasSum_carry__6_n_6\ : STD_LOGIC;
  signal \biasSum_carry__6_n_7\ : STD_LOGIC;
  signal \biasSum_carry__7_i_1__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_2__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_3__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_4__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_n_1\ : STD_LOGIC;
  signal \biasSum_carry__7_n_2\ : STD_LOGIC;
  signal \biasSum_carry__7_n_3\ : STD_LOGIC;
  signal \biasSum_carry__7_n_4\ : STD_LOGIC;
  signal \biasSum_carry__7_n_5\ : STD_LOGIC;
  signal \biasSum_carry__7_n_6\ : STD_LOGIC;
  signal \biasSum_carry__7_n_7\ : STD_LOGIC;
  signal \biasSum_carry__8_i_1__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_2__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_3__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_4__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_n_1\ : STD_LOGIC;
  signal \biasSum_carry__8_n_2\ : STD_LOGIC;
  signal \biasSum_carry__8_n_3\ : STD_LOGIC;
  signal \biasSum_carry__8_n_4\ : STD_LOGIC;
  signal \biasSum_carry__8_n_5\ : STD_LOGIC;
  signal \biasSum_carry__8_n_6\ : STD_LOGIC;
  signal \biasSum_carry__8_n_7\ : STD_LOGIC;
  signal \biasSum_carry__9_i_1__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_2__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_3__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_4__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_n_1\ : STD_LOGIC;
  signal \biasSum_carry__9_n_2\ : STD_LOGIC;
  signal \biasSum_carry__9_n_3\ : STD_LOGIC;
  signal \biasSum_carry__9_n_4\ : STD_LOGIC;
  signal \biasSum_carry__9_n_5\ : STD_LOGIC;
  signal \biasSum_carry__9_n_6\ : STD_LOGIC;
  signal \biasSum_carry__9_n_7\ : STD_LOGIC;
  signal \biasSum_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry_i_4__2_n_0\ : STD_LOGIC;
  signal biasSum_carry_n_0 : STD_LOGIC;
  signal biasSum_carry_n_1 : STD_LOGIC;
  signal biasSum_carry_n_2 : STD_LOGIC;
  signal biasSum_carry_n_3 : STD_LOGIC;
  signal biasSum_carry_n_4 : STD_LOGIC;
  signal biasSum_carry_n_5 : STD_LOGIC;
  signal biasSum_carry_n_6 : STD_LOGIC;
  signal biasSum_carry_n_7 : STD_LOGIC;
  signal \bias_reg_n_0_[16]\ : STD_LOGIC;
  signal \bias_reg_n_0_[17]\ : STD_LOGIC;
  signal \bias_reg_n_0_[18]\ : STD_LOGIC;
  signal \bias_reg_n_0_[19]\ : STD_LOGIC;
  signal \bias_reg_n_0_[20]\ : STD_LOGIC;
  signal \bias_reg_n_0_[21]\ : STD_LOGIC;
  signal \bias_reg_n_0_[22]\ : STD_LOGIC;
  signal \bias_reg_n_0_[23]\ : STD_LOGIC;
  signal \bias_reg_n_0_[24]\ : STD_LOGIC;
  signal \bias_reg_n_0_[25]\ : STD_LOGIC;
  signal \bias_reg_n_0_[26]\ : STD_LOGIC;
  signal \bias_reg_n_0_[27]\ : STD_LOGIC;
  signal \bias_reg_n_0_[28]\ : STD_LOGIC;
  signal \bias_reg_n_0_[29]\ : STD_LOGIC;
  signal \bias_reg_n_0_[30]\ : STD_LOGIC;
  signal \bias_reg_n_0_[31]\ : STD_LOGIC;
  signal \bias_reg_n_0_[32]\ : STD_LOGIC;
  signal \bias_reg_n_0_[33]\ : STD_LOGIC;
  signal \bias_reg_n_0_[34]\ : STD_LOGIC;
  signal \bias_reg_n_0_[35]\ : STD_LOGIC;
  signal \bias_reg_n_0_[36]\ : STD_LOGIC;
  signal \bias_reg_n_0_[37]\ : STD_LOGIC;
  signal \bias_reg_n_0_[38]\ : STD_LOGIC;
  signal \bias_reg_n_0_[39]\ : STD_LOGIC;
  signal \bias_reg_n_0_[40]\ : STD_LOGIC;
  signal \bias_reg_n_0_[41]\ : STD_LOGIC;
  signal \bias_reg_n_0_[42]\ : STD_LOGIC;
  signal \bias_reg_n_0_[43]\ : STD_LOGIC;
  signal \bias_reg_n_0_[44]\ : STD_LOGIC;
  signal \bias_reg_n_0_[45]\ : STD_LOGIC;
  signal \bias_reg_n_0_[46]\ : STD_LOGIC;
  signal \bias_reg_n_0_[63]\ : STD_LOGIC;
  signal \mul0__0_n_100\ : STD_LOGIC;
  signal \mul0__0_n_101\ : STD_LOGIC;
  signal \mul0__0_n_102\ : STD_LOGIC;
  signal \mul0__0_n_103\ : STD_LOGIC;
  signal \mul0__0_n_104\ : STD_LOGIC;
  signal \mul0__0_n_105\ : STD_LOGIC;
  signal \mul0__0_n_106\ : STD_LOGIC;
  signal \mul0__0_n_107\ : STD_LOGIC;
  signal \mul0__0_n_108\ : STD_LOGIC;
  signal \mul0__0_n_109\ : STD_LOGIC;
  signal \mul0__0_n_110\ : STD_LOGIC;
  signal \mul0__0_n_111\ : STD_LOGIC;
  signal \mul0__0_n_112\ : STD_LOGIC;
  signal \mul0__0_n_113\ : STD_LOGIC;
  signal \mul0__0_n_114\ : STD_LOGIC;
  signal \mul0__0_n_115\ : STD_LOGIC;
  signal \mul0__0_n_116\ : STD_LOGIC;
  signal \mul0__0_n_117\ : STD_LOGIC;
  signal \mul0__0_n_118\ : STD_LOGIC;
  signal \mul0__0_n_119\ : STD_LOGIC;
  signal \mul0__0_n_120\ : STD_LOGIC;
  signal \mul0__0_n_121\ : STD_LOGIC;
  signal \mul0__0_n_122\ : STD_LOGIC;
  signal \mul0__0_n_123\ : STD_LOGIC;
  signal \mul0__0_n_124\ : STD_LOGIC;
  signal \mul0__0_n_125\ : STD_LOGIC;
  signal \mul0__0_n_126\ : STD_LOGIC;
  signal \mul0__0_n_127\ : STD_LOGIC;
  signal \mul0__0_n_128\ : STD_LOGIC;
  signal \mul0__0_n_129\ : STD_LOGIC;
  signal \mul0__0_n_130\ : STD_LOGIC;
  signal \mul0__0_n_131\ : STD_LOGIC;
  signal \mul0__0_n_132\ : STD_LOGIC;
  signal \mul0__0_n_133\ : STD_LOGIC;
  signal \mul0__0_n_134\ : STD_LOGIC;
  signal \mul0__0_n_135\ : STD_LOGIC;
  signal \mul0__0_n_136\ : STD_LOGIC;
  signal \mul0__0_n_137\ : STD_LOGIC;
  signal \mul0__0_n_138\ : STD_LOGIC;
  signal \mul0__0_n_139\ : STD_LOGIC;
  signal \mul0__0_n_140\ : STD_LOGIC;
  signal \mul0__0_n_141\ : STD_LOGIC;
  signal \mul0__0_n_142\ : STD_LOGIC;
  signal \mul0__0_n_143\ : STD_LOGIC;
  signal \mul0__0_n_144\ : STD_LOGIC;
  signal \mul0__0_n_145\ : STD_LOGIC;
  signal \mul0__0_n_146\ : STD_LOGIC;
  signal \mul0__0_n_147\ : STD_LOGIC;
  signal \mul0__0_n_148\ : STD_LOGIC;
  signal \mul0__0_n_149\ : STD_LOGIC;
  signal \mul0__0_n_150\ : STD_LOGIC;
  signal \mul0__0_n_151\ : STD_LOGIC;
  signal \mul0__0_n_152\ : STD_LOGIC;
  signal \mul0__0_n_153\ : STD_LOGIC;
  signal \mul0__0_n_58\ : STD_LOGIC;
  signal \mul0__0_n_59\ : STD_LOGIC;
  signal \mul0__0_n_60\ : STD_LOGIC;
  signal \mul0__0_n_61\ : STD_LOGIC;
  signal \mul0__0_n_62\ : STD_LOGIC;
  signal \mul0__0_n_63\ : STD_LOGIC;
  signal \mul0__0_n_64\ : STD_LOGIC;
  signal \mul0__0_n_65\ : STD_LOGIC;
  signal \mul0__0_n_66\ : STD_LOGIC;
  signal \mul0__0_n_67\ : STD_LOGIC;
  signal \mul0__0_n_68\ : STD_LOGIC;
  signal \mul0__0_n_69\ : STD_LOGIC;
  signal \mul0__0_n_70\ : STD_LOGIC;
  signal \mul0__0_n_71\ : STD_LOGIC;
  signal \mul0__0_n_72\ : STD_LOGIC;
  signal \mul0__0_n_73\ : STD_LOGIC;
  signal \mul0__0_n_74\ : STD_LOGIC;
  signal \mul0__0_n_75\ : STD_LOGIC;
  signal \mul0__0_n_76\ : STD_LOGIC;
  signal \mul0__0_n_77\ : STD_LOGIC;
  signal \mul0__0_n_78\ : STD_LOGIC;
  signal \mul0__0_n_79\ : STD_LOGIC;
  signal \mul0__0_n_80\ : STD_LOGIC;
  signal \mul0__0_n_81\ : STD_LOGIC;
  signal \mul0__0_n_82\ : STD_LOGIC;
  signal \mul0__0_n_83\ : STD_LOGIC;
  signal \mul0__0_n_84\ : STD_LOGIC;
  signal \mul0__0_n_85\ : STD_LOGIC;
  signal \mul0__0_n_86\ : STD_LOGIC;
  signal \mul0__0_n_87\ : STD_LOGIC;
  signal \mul0__0_n_88\ : STD_LOGIC;
  signal \mul0__0_n_89\ : STD_LOGIC;
  signal \mul0__0_n_90\ : STD_LOGIC;
  signal \mul0__0_n_91\ : STD_LOGIC;
  signal \mul0__0_n_92\ : STD_LOGIC;
  signal \mul0__0_n_93\ : STD_LOGIC;
  signal \mul0__0_n_94\ : STD_LOGIC;
  signal \mul0__0_n_95\ : STD_LOGIC;
  signal \mul0__0_n_96\ : STD_LOGIC;
  signal \mul0__0_n_97\ : STD_LOGIC;
  signal \mul0__0_n_98\ : STD_LOGIC;
  signal \mul0__0_n_99\ : STD_LOGIC;
  signal \mul0_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_n_1\ : STD_LOGIC;
  signal \mul0_carry__0_n_2\ : STD_LOGIC;
  signal \mul0_carry__0_n_3\ : STD_LOGIC;
  signal \mul0_carry__10_i_1__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_2__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_3__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_4__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_n_1\ : STD_LOGIC;
  signal \mul0_carry__10_n_2\ : STD_LOGIC;
  signal \mul0_carry__10_n_3\ : STD_LOGIC;
  signal \mul0_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_n_1\ : STD_LOGIC;
  signal \mul0_carry__1_n_2\ : STD_LOGIC;
  signal \mul0_carry__1_n_3\ : STD_LOGIC;
  signal \mul0_carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_n_1\ : STD_LOGIC;
  signal \mul0_carry__2_n_2\ : STD_LOGIC;
  signal \mul0_carry__2_n_3\ : STD_LOGIC;
  signal \mul0_carry__3_i_1__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_2__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_3__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_4__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_n_1\ : STD_LOGIC;
  signal \mul0_carry__3_n_2\ : STD_LOGIC;
  signal \mul0_carry__3_n_3\ : STD_LOGIC;
  signal \mul0_carry__4_i_1__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_2__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_3__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_4__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_n_1\ : STD_LOGIC;
  signal \mul0_carry__4_n_2\ : STD_LOGIC;
  signal \mul0_carry__4_n_3\ : STD_LOGIC;
  signal \mul0_carry__5_i_1__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_2__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_3__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_4__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_n_1\ : STD_LOGIC;
  signal \mul0_carry__5_n_2\ : STD_LOGIC;
  signal \mul0_carry__5_n_3\ : STD_LOGIC;
  signal \mul0_carry__6_i_1__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_2__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_3__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_4__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_n_1\ : STD_LOGIC;
  signal \mul0_carry__6_n_2\ : STD_LOGIC;
  signal \mul0_carry__6_n_3\ : STD_LOGIC;
  signal \mul0_carry__7_i_1__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_2__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_3__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_4__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_n_1\ : STD_LOGIC;
  signal \mul0_carry__7_n_2\ : STD_LOGIC;
  signal \mul0_carry__7_n_3\ : STD_LOGIC;
  signal \mul0_carry__8_i_1__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_2__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_3__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_4__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_n_1\ : STD_LOGIC;
  signal \mul0_carry__8_n_2\ : STD_LOGIC;
  signal \mul0_carry__8_n_3\ : STD_LOGIC;
  signal \mul0_carry__9_i_1__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_2__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_3__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_4__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_n_1\ : STD_LOGIC;
  signal \mul0_carry__9_n_2\ : STD_LOGIC;
  signal \mul0_carry__9_n_3\ : STD_LOGIC;
  signal \mul0_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \mul0_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \mul0_carry_i_3__2_n_0\ : STD_LOGIC;
  signal mul0_carry_n_0 : STD_LOGIC;
  signal mul0_carry_n_1 : STD_LOGIC;
  signal mul0_carry_n_2 : STD_LOGIC;
  signal mul0_carry_n_3 : STD_LOGIC;
  signal mul0_n_100 : STD_LOGIC;
  signal mul0_n_101 : STD_LOGIC;
  signal mul0_n_102 : STD_LOGIC;
  signal mul0_n_103 : STD_LOGIC;
  signal mul0_n_104 : STD_LOGIC;
  signal mul0_n_105 : STD_LOGIC;
  signal mul0_n_106 : STD_LOGIC;
  signal mul0_n_107 : STD_LOGIC;
  signal mul0_n_108 : STD_LOGIC;
  signal mul0_n_109 : STD_LOGIC;
  signal mul0_n_110 : STD_LOGIC;
  signal mul0_n_111 : STD_LOGIC;
  signal mul0_n_112 : STD_LOGIC;
  signal mul0_n_113 : STD_LOGIC;
  signal mul0_n_114 : STD_LOGIC;
  signal mul0_n_115 : STD_LOGIC;
  signal mul0_n_116 : STD_LOGIC;
  signal mul0_n_117 : STD_LOGIC;
  signal mul0_n_118 : STD_LOGIC;
  signal mul0_n_119 : STD_LOGIC;
  signal mul0_n_120 : STD_LOGIC;
  signal mul0_n_121 : STD_LOGIC;
  signal mul0_n_122 : STD_LOGIC;
  signal mul0_n_123 : STD_LOGIC;
  signal mul0_n_124 : STD_LOGIC;
  signal mul0_n_125 : STD_LOGIC;
  signal mul0_n_126 : STD_LOGIC;
  signal mul0_n_127 : STD_LOGIC;
  signal mul0_n_128 : STD_LOGIC;
  signal mul0_n_129 : STD_LOGIC;
  signal mul0_n_130 : STD_LOGIC;
  signal mul0_n_131 : STD_LOGIC;
  signal mul0_n_132 : STD_LOGIC;
  signal mul0_n_133 : STD_LOGIC;
  signal mul0_n_134 : STD_LOGIC;
  signal mul0_n_135 : STD_LOGIC;
  signal mul0_n_136 : STD_LOGIC;
  signal mul0_n_137 : STD_LOGIC;
  signal mul0_n_138 : STD_LOGIC;
  signal mul0_n_139 : STD_LOGIC;
  signal mul0_n_140 : STD_LOGIC;
  signal mul0_n_141 : STD_LOGIC;
  signal mul0_n_142 : STD_LOGIC;
  signal mul0_n_143 : STD_LOGIC;
  signal mul0_n_144 : STD_LOGIC;
  signal mul0_n_145 : STD_LOGIC;
  signal mul0_n_146 : STD_LOGIC;
  signal mul0_n_147 : STD_LOGIC;
  signal mul0_n_148 : STD_LOGIC;
  signal mul0_n_149 : STD_LOGIC;
  signal mul0_n_150 : STD_LOGIC;
  signal mul0_n_151 : STD_LOGIC;
  signal mul0_n_152 : STD_LOGIC;
  signal mul0_n_153 : STD_LOGIC;
  signal mul0_n_58 : STD_LOGIC;
  signal mul0_n_59 : STD_LOGIC;
  signal mul0_n_60 : STD_LOGIC;
  signal mul0_n_61 : STD_LOGIC;
  signal mul0_n_62 : STD_LOGIC;
  signal mul0_n_63 : STD_LOGIC;
  signal mul0_n_64 : STD_LOGIC;
  signal mul0_n_65 : STD_LOGIC;
  signal mul0_n_66 : STD_LOGIC;
  signal mul0_n_67 : STD_LOGIC;
  signal mul0_n_68 : STD_LOGIC;
  signal mul0_n_69 : STD_LOGIC;
  signal mul0_n_70 : STD_LOGIC;
  signal mul0_n_71 : STD_LOGIC;
  signal mul0_n_72 : STD_LOGIC;
  signal mul0_n_73 : STD_LOGIC;
  signal mul0_n_74 : STD_LOGIC;
  signal mul0_n_75 : STD_LOGIC;
  signal mul0_n_76 : STD_LOGIC;
  signal mul0_n_77 : STD_LOGIC;
  signal mul0_n_78 : STD_LOGIC;
  signal mul0_n_79 : STD_LOGIC;
  signal mul0_n_80 : STD_LOGIC;
  signal mul0_n_81 : STD_LOGIC;
  signal mul0_n_82 : STD_LOGIC;
  signal mul0_n_83 : STD_LOGIC;
  signal mul0_n_84 : STD_LOGIC;
  signal mul0_n_85 : STD_LOGIC;
  signal mul0_n_86 : STD_LOGIC;
  signal mul0_n_87 : STD_LOGIC;
  signal mul0_n_88 : STD_LOGIC;
  signal mul0_n_89 : STD_LOGIC;
  signal mul0_n_90 : STD_LOGIC;
  signal mul0_n_91 : STD_LOGIC;
  signal mul0_n_92 : STD_LOGIC;
  signal mul0_n_93 : STD_LOGIC;
  signal mul0_n_94 : STD_LOGIC;
  signal mul0_n_95 : STD_LOGIC;
  signal mul0_n_96 : STD_LOGIC;
  signal mul0_n_97 : STD_LOGIC;
  signal mul0_n_98 : STD_LOGIC;
  signal mul0_n_99 : STD_LOGIC;
  signal \mul_reg[0]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[10]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[11]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[12]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[13]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[14]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[15]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[16]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[1]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[2]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[3]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[4]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[5]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[6]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[7]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[8]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[9]__0_n_0\ : STD_LOGIC;
  signal \mul_reg__0_n_100\ : STD_LOGIC;
  signal \mul_reg__0_n_101\ : STD_LOGIC;
  signal \mul_reg__0_n_102\ : STD_LOGIC;
  signal \mul_reg__0_n_103\ : STD_LOGIC;
  signal \mul_reg__0_n_104\ : STD_LOGIC;
  signal \mul_reg__0_n_105\ : STD_LOGIC;
  signal \mul_reg__0_n_58\ : STD_LOGIC;
  signal \mul_reg__0_n_59\ : STD_LOGIC;
  signal \mul_reg__0_n_60\ : STD_LOGIC;
  signal \mul_reg__0_n_61\ : STD_LOGIC;
  signal \mul_reg__0_n_62\ : STD_LOGIC;
  signal \mul_reg__0_n_63\ : STD_LOGIC;
  signal \mul_reg__0_n_64\ : STD_LOGIC;
  signal \mul_reg__0_n_65\ : STD_LOGIC;
  signal \mul_reg__0_n_66\ : STD_LOGIC;
  signal \mul_reg__0_n_67\ : STD_LOGIC;
  signal \mul_reg__0_n_68\ : STD_LOGIC;
  signal \mul_reg__0_n_69\ : STD_LOGIC;
  signal \mul_reg__0_n_70\ : STD_LOGIC;
  signal \mul_reg__0_n_71\ : STD_LOGIC;
  signal \mul_reg__0_n_72\ : STD_LOGIC;
  signal \mul_reg__0_n_73\ : STD_LOGIC;
  signal \mul_reg__0_n_74\ : STD_LOGIC;
  signal \mul_reg__0_n_75\ : STD_LOGIC;
  signal \mul_reg__0_n_76\ : STD_LOGIC;
  signal \mul_reg__0_n_77\ : STD_LOGIC;
  signal \mul_reg__0_n_78\ : STD_LOGIC;
  signal \mul_reg__0_n_79\ : STD_LOGIC;
  signal \mul_reg__0_n_80\ : STD_LOGIC;
  signal \mul_reg__0_n_81\ : STD_LOGIC;
  signal \mul_reg__0_n_82\ : STD_LOGIC;
  signal \mul_reg__0_n_83\ : STD_LOGIC;
  signal \mul_reg__0_n_84\ : STD_LOGIC;
  signal \mul_reg__0_n_85\ : STD_LOGIC;
  signal \mul_reg__0_n_86\ : STD_LOGIC;
  signal \mul_reg__0_n_87\ : STD_LOGIC;
  signal \mul_reg__0_n_88\ : STD_LOGIC;
  signal \mul_reg__0_n_89\ : STD_LOGIC;
  signal \mul_reg__0_n_90\ : STD_LOGIC;
  signal \mul_reg__0_n_91\ : STD_LOGIC;
  signal \mul_reg__0_n_92\ : STD_LOGIC;
  signal \mul_reg__0_n_93\ : STD_LOGIC;
  signal \mul_reg__0_n_94\ : STD_LOGIC;
  signal \mul_reg__0_n_95\ : STD_LOGIC;
  signal \mul_reg__0_n_96\ : STD_LOGIC;
  signal \mul_reg__0_n_97\ : STD_LOGIC;
  signal \mul_reg__0_n_98\ : STD_LOGIC;
  signal \mul_reg__0_n_99\ : STD_LOGIC;
  signal \mul_reg__1\ : STD_LOGIC_VECTOR ( 63 to 63 );
  signal \mul_reg__2\ : STD_LOGIC_VECTOR ( 62 downto 16 );
  signal \mul_reg__3\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal mul_reg_n_100 : STD_LOGIC;
  signal mul_reg_n_101 : STD_LOGIC;
  signal mul_reg_n_102 : STD_LOGIC;
  signal mul_reg_n_103 : STD_LOGIC;
  signal mul_reg_n_104 : STD_LOGIC;
  signal mul_reg_n_105 : STD_LOGIC;
  signal mul_reg_n_58 : STD_LOGIC;
  signal mul_reg_n_59 : STD_LOGIC;
  signal mul_reg_n_60 : STD_LOGIC;
  signal mul_reg_n_61 : STD_LOGIC;
  signal mul_reg_n_62 : STD_LOGIC;
  signal mul_reg_n_63 : STD_LOGIC;
  signal mul_reg_n_64 : STD_LOGIC;
  signal mul_reg_n_65 : STD_LOGIC;
  signal mul_reg_n_66 : STD_LOGIC;
  signal mul_reg_n_67 : STD_LOGIC;
  signal mul_reg_n_68 : STD_LOGIC;
  signal mul_reg_n_69 : STD_LOGIC;
  signal mul_reg_n_70 : STD_LOGIC;
  signal mul_reg_n_71 : STD_LOGIC;
  signal mul_reg_n_72 : STD_LOGIC;
  signal mul_reg_n_73 : STD_LOGIC;
  signal mul_reg_n_74 : STD_LOGIC;
  signal mul_reg_n_75 : STD_LOGIC;
  signal mul_reg_n_76 : STD_LOGIC;
  signal mul_reg_n_77 : STD_LOGIC;
  signal mul_reg_n_78 : STD_LOGIC;
  signal mul_reg_n_79 : STD_LOGIC;
  signal mul_reg_n_80 : STD_LOGIC;
  signal mul_reg_n_81 : STD_LOGIC;
  signal mul_reg_n_82 : STD_LOGIC;
  signal mul_reg_n_83 : STD_LOGIC;
  signal mul_reg_n_84 : STD_LOGIC;
  signal mul_reg_n_85 : STD_LOGIC;
  signal mul_reg_n_86 : STD_LOGIC;
  signal mul_reg_n_87 : STD_LOGIC;
  signal mul_reg_n_88 : STD_LOGIC;
  signal mul_reg_n_89 : STD_LOGIC;
  signal mul_reg_n_90 : STD_LOGIC;
  signal mul_reg_n_91 : STD_LOGIC;
  signal mul_reg_n_92 : STD_LOGIC;
  signal mul_reg_n_93 : STD_LOGIC;
  signal mul_reg_n_94 : STD_LOGIC;
  signal mul_reg_n_95 : STD_LOGIC;
  signal mul_reg_n_96 : STD_LOGIC;
  signal mul_reg_n_97 : STD_LOGIC;
  signal mul_reg_n_98 : STD_LOGIC;
  signal mul_reg_n_99 : STD_LOGIC;
  signal \outNeuron[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_2__2_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_3__2_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_4__2_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_5__2_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_6__2_n_0\ : STD_LOGIC;
  signal \outNeuron[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \outNeuron[9]_i_1__2_n_0\ : STD_LOGIC;
  signal outvalid_reg_n_0 : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^raddr_reg[2]_0\ : STD_LOGIC;
  signal \raddr_reg__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal sigValid_reg_n_0 : STD_LOGIC;
  signal \sum[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[32]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[33]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[34]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[35]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[36]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[37]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[38]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[39]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[40]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[41]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[42]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[43]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[44]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[45]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[46]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[47]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[48]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[49]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[50]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[51]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[52]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[53]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[54]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[55]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[56]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[57]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[58]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[59]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[60]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[61]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[62]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum[62]_i_3__2_n_0\ : STD_LOGIC;
  signal \sum[62]_i_4__2_n_0\ : STD_LOGIC;
  signal \sum[62]_i_5__2_n_0\ : STD_LOGIC;
  signal \sum[62]_i_6__2_n_0\ : STD_LOGIC;
  signal \sum[63]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[63]_i_2__2_n_0\ : STD_LOGIC;
  signal \sum[63]_i_3__8_n_0\ : STD_LOGIC;
  signal \sum[63]_i_4__1_n_0\ : STD_LOGIC;
  signal \sum[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_reg_n_0_[0]\ : STD_LOGIC;
  signal \sum_reg_n_0_[10]\ : STD_LOGIC;
  signal \sum_reg_n_0_[11]\ : STD_LOGIC;
  signal \sum_reg_n_0_[12]\ : STD_LOGIC;
  signal \sum_reg_n_0_[13]\ : STD_LOGIC;
  signal \sum_reg_n_0_[14]\ : STD_LOGIC;
  signal \sum_reg_n_0_[15]\ : STD_LOGIC;
  signal \sum_reg_n_0_[16]\ : STD_LOGIC;
  signal \sum_reg_n_0_[17]\ : STD_LOGIC;
  signal \sum_reg_n_0_[18]\ : STD_LOGIC;
  signal \sum_reg_n_0_[19]\ : STD_LOGIC;
  signal \sum_reg_n_0_[1]\ : STD_LOGIC;
  signal \sum_reg_n_0_[20]\ : STD_LOGIC;
  signal \sum_reg_n_0_[21]\ : STD_LOGIC;
  signal \sum_reg_n_0_[22]\ : STD_LOGIC;
  signal \sum_reg_n_0_[23]\ : STD_LOGIC;
  signal \sum_reg_n_0_[24]\ : STD_LOGIC;
  signal \sum_reg_n_0_[25]\ : STD_LOGIC;
  signal \sum_reg_n_0_[26]\ : STD_LOGIC;
  signal \sum_reg_n_0_[27]\ : STD_LOGIC;
  signal \sum_reg_n_0_[28]\ : STD_LOGIC;
  signal \sum_reg_n_0_[29]\ : STD_LOGIC;
  signal \sum_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_reg_n_0_[30]\ : STD_LOGIC;
  signal \sum_reg_n_0_[31]\ : STD_LOGIC;
  signal \sum_reg_n_0_[32]\ : STD_LOGIC;
  signal \sum_reg_n_0_[33]\ : STD_LOGIC;
  signal \sum_reg_n_0_[34]\ : STD_LOGIC;
  signal \sum_reg_n_0_[35]\ : STD_LOGIC;
  signal \sum_reg_n_0_[36]\ : STD_LOGIC;
  signal \sum_reg_n_0_[37]\ : STD_LOGIC;
  signal \sum_reg_n_0_[38]\ : STD_LOGIC;
  signal \sum_reg_n_0_[39]\ : STD_LOGIC;
  signal \sum_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_reg_n_0_[40]\ : STD_LOGIC;
  signal \sum_reg_n_0_[41]\ : STD_LOGIC;
  signal \sum_reg_n_0_[42]\ : STD_LOGIC;
  signal \sum_reg_n_0_[43]\ : STD_LOGIC;
  signal \sum_reg_n_0_[44]\ : STD_LOGIC;
  signal \sum_reg_n_0_[45]\ : STD_LOGIC;
  signal \sum_reg_n_0_[46]\ : STD_LOGIC;
  signal \sum_reg_n_0_[47]\ : STD_LOGIC;
  signal \sum_reg_n_0_[48]\ : STD_LOGIC;
  signal \sum_reg_n_0_[49]\ : STD_LOGIC;
  signal \sum_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_reg_n_0_[50]\ : STD_LOGIC;
  signal \sum_reg_n_0_[51]\ : STD_LOGIC;
  signal \sum_reg_n_0_[52]\ : STD_LOGIC;
  signal \sum_reg_n_0_[53]\ : STD_LOGIC;
  signal \sum_reg_n_0_[54]\ : STD_LOGIC;
  signal \sum_reg_n_0_[55]\ : STD_LOGIC;
  signal \sum_reg_n_0_[56]\ : STD_LOGIC;
  signal \sum_reg_n_0_[57]\ : STD_LOGIC;
  signal \sum_reg_n_0_[58]\ : STD_LOGIC;
  signal \sum_reg_n_0_[59]\ : STD_LOGIC;
  signal \sum_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_reg_n_0_[60]\ : STD_LOGIC;
  signal \sum_reg_n_0_[61]\ : STD_LOGIC;
  signal \sum_reg_n_0_[62]\ : STD_LOGIC;
  signal \sum_reg_n_0_[63]\ : STD_LOGIC;
  signal \sum_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_reg_n_0_[7]\ : STD_LOGIC;
  signal \sum_reg_n_0_[8]\ : STD_LOGIC;
  signal \sum_reg_n_0_[9]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \NLW_accumulateSum_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_biasSum_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul0__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_mul0__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_mul0__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul0_carry__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_mul_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_mul_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of accumulateSum_carry : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__9\ : label is 35;
  attribute ADDER_THRESHOLD of biasSum_carry : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul0 : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \mul0__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute ADDER_THRESHOLD of mul0_carry : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of mul_reg : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \outNeuron[0]_i_1__2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \outNeuron[10]_i_1__2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \outNeuron[11]_i_1__2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \outNeuron[12]_i_1__2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \outNeuron[13]_i_1__2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \outNeuron[14]_i_1__2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \outNeuron[15]_i_1__2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \outNeuron[16]_i_1__2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \outNeuron[17]_i_1__2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \outNeuron[18]_i_1__2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \outNeuron[19]_i_1__2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \outNeuron[1]_i_1__2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \outNeuron[20]_i_1__2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \outNeuron[21]_i_1__2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \outNeuron[22]_i_1__2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \outNeuron[23]_i_1__2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \outNeuron[24]_i_1__2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \outNeuron[25]_i_1__2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \outNeuron[26]_i_1__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \outNeuron[27]_i_1__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \outNeuron[28]_i_1__2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \outNeuron[29]_i_1__2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \outNeuron[2]_i_1__2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \outNeuron[30]_i_2__2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \outNeuron[3]_i_1__2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \outNeuron[4]_i_1__2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \outNeuron[5]_i_1__2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \outNeuron[6]_i_1__2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \outNeuron[7]_i_1__2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \outNeuron[8]_i_1__2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \outNeuron[9]_i_1__2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \raddr[3]_i_1__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \raddr[4]_i_1__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \sum[63]_i_4__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__2\ : label is "soft_lutpair85";
begin
  \raddr_reg[2]_0\ <= \^raddr_reg[2]_0\;
WBram: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized2\
     port map (
      B(14) => WBram_n_0,
      B(13) => WBram_n_1,
      B(12) => WBram_n_2,
      B(11) => WBram_n_3,
      B(10) => WBram_n_4,
      B(9) => WBram_n_5,
      B(8) => WBram_n_6,
      B(7) => WBram_n_7,
      B(6) => WBram_n_8,
      B(5) => WBram_n_9,
      B(4) => WBram_n_10,
      B(3) => WBram_n_11,
      B(2) => WBram_n_12,
      B(1) => WBram_n_13,
      B(0) => WBram_n_14,
      Q(31 downto 0) => Q(31 downto 0),
      S_AXI_ACLK => S_AXI_ACLK,
      dout0(16) => WBram_n_15,
      dout0(15) => WBram_n_16,
      dout0(14) => WBram_n_17,
      dout0(13) => WBram_n_18,
      dout0(12) => WBram_n_19,
      dout0(11) => WBram_n_20,
      dout0(10) => WBram_n_21,
      dout0(9) => WBram_n_22,
      dout0(8) => WBram_n_23,
      dout0(7) => WBram_n_24,
      dout0(6) => WBram_n_25,
      dout0(5) => WBram_n_26,
      dout0(4) => WBram_n_27,
      dout0(3) => WBram_n_28,
      dout0(2) => WBram_n_29,
      dout0(1) => WBram_n_30,
      dout0(0) => WBram_n_31,
      \mul_reg__0\(0) => \waddr_reg[3]_0\(0),
      \mul_reg__0_0\(3) => \waddr_reg_n_0_[3]\,
      \mul_reg__0_0\(2) => \waddr_reg_n_0_[2]\,
      \mul_reg__0_0\(1) => \waddr_reg_n_0_[1]\,
      \mul_reg__0_0\(0) => \waddr_reg_n_0_[0]\,
      \mul_reg__0_1\(3 downto 0) => raddr_reg(3 downto 0)
    );
accumulateSum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => accumulateSum_carry_n_0,
      CO(2) => accumulateSum_carry_n_1,
      CO(1) => accumulateSum_carry_n_2,
      CO(0) => accumulateSum_carry_n_3,
      CYINIT => '0',
      DI(3) => \mul_reg[3]__0_n_0\,
      DI(2) => \mul_reg[2]__0_n_0\,
      DI(1) => \mul_reg[1]__0_n_0\,
      DI(0) => \mul_reg[0]__0_n_0\,
      O(3) => accumulateSum_carry_n_4,
      O(2) => accumulateSum_carry_n_5,
      O(1) => accumulateSum_carry_n_6,
      O(0) => accumulateSum_carry_n_7,
      S(3) => \accumulateSum_carry_i_1__2_n_0\,
      S(2) => \accumulateSum_carry_i_2__2_n_0\,
      S(1) => \accumulateSum_carry_i_3__2_n_0\,
      S(0) => \accumulateSum_carry_i_4__2_n_0\
    );
\accumulateSum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => accumulateSum_carry_n_0,
      CO(3) => \accumulateSum_carry__0_n_0\,
      CO(2) => \accumulateSum_carry__0_n_1\,
      CO(1) => \accumulateSum_carry__0_n_2\,
      CO(0) => \accumulateSum_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[7]__0_n_0\,
      DI(2) => \mul_reg[6]__0_n_0\,
      DI(1) => \mul_reg[5]__0_n_0\,
      DI(0) => \mul_reg[4]__0_n_0\,
      O(3) => \accumulateSum_carry__0_n_4\,
      O(2) => \accumulateSum_carry__0_n_5\,
      O(1) => \accumulateSum_carry__0_n_6\,
      O(0) => \accumulateSum_carry__0_n_7\,
      S(3) => \accumulateSum_carry__0_i_1__2_n_0\,
      S(2) => \accumulateSum_carry__0_i_2__2_n_0\,
      S(1) => \accumulateSum_carry__0_i_3__2_n_0\,
      S(0) => \accumulateSum_carry__0_i_4__2_n_0\
    );
\accumulateSum_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[7]__0_n_0\,
      I1 => \sum_reg_n_0_[7]\,
      O => \accumulateSum_carry__0_i_1__2_n_0\
    );
\accumulateSum_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[6]__0_n_0\,
      I1 => \sum_reg_n_0_[6]\,
      O => \accumulateSum_carry__0_i_2__2_n_0\
    );
\accumulateSum_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[5]__0_n_0\,
      I1 => \sum_reg_n_0_[5]\,
      O => \accumulateSum_carry__0_i_3__2_n_0\
    );
\accumulateSum_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[4]__0_n_0\,
      I1 => \sum_reg_n_0_[4]\,
      O => \accumulateSum_carry__0_i_4__2_n_0\
    );
\accumulateSum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__0_n_0\,
      CO(3) => \accumulateSum_carry__1_n_0\,
      CO(2) => \accumulateSum_carry__1_n_1\,
      CO(1) => \accumulateSum_carry__1_n_2\,
      CO(0) => \accumulateSum_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[11]__0_n_0\,
      DI(2) => \mul_reg[10]__0_n_0\,
      DI(1) => \mul_reg[9]__0_n_0\,
      DI(0) => \mul_reg[8]__0_n_0\,
      O(3) => \accumulateSum_carry__1_n_4\,
      O(2) => \accumulateSum_carry__1_n_5\,
      O(1) => \accumulateSum_carry__1_n_6\,
      O(0) => \accumulateSum_carry__1_n_7\,
      S(3) => \accumulateSum_carry__1_i_1__2_n_0\,
      S(2) => \accumulateSum_carry__1_i_2__2_n_0\,
      S(1) => \accumulateSum_carry__1_i_3__2_n_0\,
      S(0) => \accumulateSum_carry__1_i_4__2_n_0\
    );
\accumulateSum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__9_n_0\,
      CO(3) => \accumulateSum_carry__10_n_0\,
      CO(2) => \accumulateSum_carry__10_n_1\,
      CO(1) => \accumulateSum_carry__10_n_2\,
      CO(0) => \accumulateSum_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(47 downto 44),
      O(3) => \accumulateSum_carry__10_n_4\,
      O(2) => \accumulateSum_carry__10_n_5\,
      O(1) => \accumulateSum_carry__10_n_6\,
      O(0) => \accumulateSum_carry__10_n_7\,
      S(3) => \accumulateSum_carry__10_i_1__2_n_0\,
      S(2) => \accumulateSum_carry__10_i_2__2_n_0\,
      S(1) => \accumulateSum_carry__10_i_3__2_n_0\,
      S(0) => \accumulateSum_carry__10_i_4__2_n_0\
    );
\accumulateSum_carry__10_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(47),
      I1 => \sum_reg_n_0_[47]\,
      O => \accumulateSum_carry__10_i_1__2_n_0\
    );
\accumulateSum_carry__10_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(46),
      I1 => \sum_reg_n_0_[46]\,
      O => \accumulateSum_carry__10_i_2__2_n_0\
    );
\accumulateSum_carry__10_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(45),
      I1 => \sum_reg_n_0_[45]\,
      O => \accumulateSum_carry__10_i_3__2_n_0\
    );
\accumulateSum_carry__10_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(44),
      I1 => \sum_reg_n_0_[44]\,
      O => \accumulateSum_carry__10_i_4__2_n_0\
    );
\accumulateSum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__10_n_0\,
      CO(3) => \accumulateSum_carry__11_n_0\,
      CO(2) => \accumulateSum_carry__11_n_1\,
      CO(1) => \accumulateSum_carry__11_n_2\,
      CO(0) => \accumulateSum_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(51 downto 48),
      O(3) => \accumulateSum_carry__11_n_4\,
      O(2) => \accumulateSum_carry__11_n_5\,
      O(1) => \accumulateSum_carry__11_n_6\,
      O(0) => \accumulateSum_carry__11_n_7\,
      S(3) => \accumulateSum_carry__11_i_1__2_n_0\,
      S(2) => \accumulateSum_carry__11_i_2__2_n_0\,
      S(1) => \accumulateSum_carry__11_i_3__2_n_0\,
      S(0) => \accumulateSum_carry__11_i_4__2_n_0\
    );
\accumulateSum_carry__11_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(51),
      I1 => \sum_reg_n_0_[51]\,
      O => \accumulateSum_carry__11_i_1__2_n_0\
    );
\accumulateSum_carry__11_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(50),
      I1 => \sum_reg_n_0_[50]\,
      O => \accumulateSum_carry__11_i_2__2_n_0\
    );
\accumulateSum_carry__11_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(49),
      I1 => \sum_reg_n_0_[49]\,
      O => \accumulateSum_carry__11_i_3__2_n_0\
    );
\accumulateSum_carry__11_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(48),
      I1 => \sum_reg_n_0_[48]\,
      O => \accumulateSum_carry__11_i_4__2_n_0\
    );
\accumulateSum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__11_n_0\,
      CO(3) => \accumulateSum_carry__12_n_0\,
      CO(2) => \accumulateSum_carry__12_n_1\,
      CO(1) => \accumulateSum_carry__12_n_2\,
      CO(0) => \accumulateSum_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(55 downto 52),
      O(3) => \accumulateSum_carry__12_n_4\,
      O(2) => \accumulateSum_carry__12_n_5\,
      O(1) => \accumulateSum_carry__12_n_6\,
      O(0) => \accumulateSum_carry__12_n_7\,
      S(3) => \accumulateSum_carry__12_i_1__2_n_0\,
      S(2) => \accumulateSum_carry__12_i_2__2_n_0\,
      S(1) => \accumulateSum_carry__12_i_3__2_n_0\,
      S(0) => \accumulateSum_carry__12_i_4__2_n_0\
    );
\accumulateSum_carry__12_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(55),
      I1 => \sum_reg_n_0_[55]\,
      O => \accumulateSum_carry__12_i_1__2_n_0\
    );
\accumulateSum_carry__12_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(54),
      I1 => \sum_reg_n_0_[54]\,
      O => \accumulateSum_carry__12_i_2__2_n_0\
    );
\accumulateSum_carry__12_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(53),
      I1 => \sum_reg_n_0_[53]\,
      O => \accumulateSum_carry__12_i_3__2_n_0\
    );
\accumulateSum_carry__12_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(52),
      I1 => \sum_reg_n_0_[52]\,
      O => \accumulateSum_carry__12_i_4__2_n_0\
    );
\accumulateSum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__12_n_0\,
      CO(3) => \accumulateSum_carry__13_n_0\,
      CO(2) => \accumulateSum_carry__13_n_1\,
      CO(1) => \accumulateSum_carry__13_n_2\,
      CO(0) => \accumulateSum_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(59 downto 56),
      O(3) => \accumulateSum_carry__13_n_4\,
      O(2) => \accumulateSum_carry__13_n_5\,
      O(1) => \accumulateSum_carry__13_n_6\,
      O(0) => \accumulateSum_carry__13_n_7\,
      S(3) => \accumulateSum_carry__13_i_1__2_n_0\,
      S(2) => \accumulateSum_carry__13_i_2__2_n_0\,
      S(1) => \accumulateSum_carry__13_i_3__2_n_0\,
      S(0) => \accumulateSum_carry__13_i_4__2_n_0\
    );
\accumulateSum_carry__13_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(59),
      I1 => \sum_reg_n_0_[59]\,
      O => \accumulateSum_carry__13_i_1__2_n_0\
    );
\accumulateSum_carry__13_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(58),
      I1 => \sum_reg_n_0_[58]\,
      O => \accumulateSum_carry__13_i_2__2_n_0\
    );
\accumulateSum_carry__13_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(57),
      I1 => \sum_reg_n_0_[57]\,
      O => \accumulateSum_carry__13_i_3__2_n_0\
    );
\accumulateSum_carry__13_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(56),
      I1 => \sum_reg_n_0_[56]\,
      O => \accumulateSum_carry__13_i_4__2_n_0\
    );
\accumulateSum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__13_n_0\,
      CO(3) => \NLW_accumulateSum_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \accumulateSum_carry__14_n_1\,
      CO(1) => \accumulateSum_carry__14_n_2\,
      CO(0) => \accumulateSum_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \mul_reg__2\(62 downto 60),
      O(3) => \accumulateSum_carry__14_n_4\,
      O(2) => \accumulateSum_carry__14_n_5\,
      O(1) => \accumulateSum_carry__14_n_6\,
      O(0) => \accumulateSum_carry__14_n_7\,
      S(3) => \accumulateSum_carry__14_i_1__2_n_0\,
      S(2) => \accumulateSum_carry__14_i_2__2_n_0\,
      S(1) => \accumulateSum_carry__14_i_3__2_n_0\,
      S(0) => \accumulateSum_carry__14_i_4__2_n_0\
    );
\accumulateSum_carry__14_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(63),
      I1 => \sum_reg_n_0_[63]\,
      O => \accumulateSum_carry__14_i_1__2_n_0\
    );
\accumulateSum_carry__14_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(62),
      I1 => \sum_reg_n_0_[62]\,
      O => \accumulateSum_carry__14_i_2__2_n_0\
    );
\accumulateSum_carry__14_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(61),
      I1 => \sum_reg_n_0_[61]\,
      O => \accumulateSum_carry__14_i_3__2_n_0\
    );
\accumulateSum_carry__14_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(60),
      I1 => \sum_reg_n_0_[60]\,
      O => \accumulateSum_carry__14_i_4__2_n_0\
    );
\accumulateSum_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[11]__0_n_0\,
      I1 => \sum_reg_n_0_[11]\,
      O => \accumulateSum_carry__1_i_1__2_n_0\
    );
\accumulateSum_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[10]__0_n_0\,
      I1 => \sum_reg_n_0_[10]\,
      O => \accumulateSum_carry__1_i_2__2_n_0\
    );
\accumulateSum_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[9]__0_n_0\,
      I1 => \sum_reg_n_0_[9]\,
      O => \accumulateSum_carry__1_i_3__2_n_0\
    );
\accumulateSum_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[8]__0_n_0\,
      I1 => \sum_reg_n_0_[8]\,
      O => \accumulateSum_carry__1_i_4__2_n_0\
    );
\accumulateSum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__1_n_0\,
      CO(3) => \accumulateSum_carry__2_n_0\,
      CO(2) => \accumulateSum_carry__2_n_1\,
      CO(1) => \accumulateSum_carry__2_n_2\,
      CO(0) => \accumulateSum_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[15]__0_n_0\,
      DI(2) => \mul_reg[14]__0_n_0\,
      DI(1) => \mul_reg[13]__0_n_0\,
      DI(0) => \mul_reg[12]__0_n_0\,
      O(3) => \accumulateSum_carry__2_n_4\,
      O(2) => \accumulateSum_carry__2_n_5\,
      O(1) => \accumulateSum_carry__2_n_6\,
      O(0) => \accumulateSum_carry__2_n_7\,
      S(3) => \accumulateSum_carry__2_i_1__2_n_0\,
      S(2) => \accumulateSum_carry__2_i_2__2_n_0\,
      S(1) => \accumulateSum_carry__2_i_3__2_n_0\,
      S(0) => \accumulateSum_carry__2_i_4__2_n_0\
    );
\accumulateSum_carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[15]__0_n_0\,
      I1 => \sum_reg_n_0_[15]\,
      O => \accumulateSum_carry__2_i_1__2_n_0\
    );
\accumulateSum_carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[14]__0_n_0\,
      I1 => \sum_reg_n_0_[14]\,
      O => \accumulateSum_carry__2_i_2__2_n_0\
    );
\accumulateSum_carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[13]__0_n_0\,
      I1 => \sum_reg_n_0_[13]\,
      O => \accumulateSum_carry__2_i_3__2_n_0\
    );
\accumulateSum_carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[12]__0_n_0\,
      I1 => \sum_reg_n_0_[12]\,
      O => \accumulateSum_carry__2_i_4__2_n_0\
    );
\accumulateSum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__2_n_0\,
      CO(3) => \accumulateSum_carry__3_n_0\,
      CO(2) => \accumulateSum_carry__3_n_1\,
      CO(1) => \accumulateSum_carry__3_n_2\,
      CO(0) => \accumulateSum_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(19 downto 16),
      O(3) => \accumulateSum_carry__3_n_4\,
      O(2) => \accumulateSum_carry__3_n_5\,
      O(1) => \accumulateSum_carry__3_n_6\,
      O(0) => \accumulateSum_carry__3_n_7\,
      S(3) => \accumulateSum_carry__3_i_1__2_n_0\,
      S(2) => \accumulateSum_carry__3_i_2__2_n_0\,
      S(1) => \accumulateSum_carry__3_i_3__2_n_0\,
      S(0) => \accumulateSum_carry__3_i_4__2_n_0\
    );
\accumulateSum_carry__3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(19),
      I1 => \sum_reg_n_0_[19]\,
      O => \accumulateSum_carry__3_i_1__2_n_0\
    );
\accumulateSum_carry__3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(18),
      I1 => \sum_reg_n_0_[18]\,
      O => \accumulateSum_carry__3_i_2__2_n_0\
    );
\accumulateSum_carry__3_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(17),
      I1 => \sum_reg_n_0_[17]\,
      O => \accumulateSum_carry__3_i_3__2_n_0\
    );
\accumulateSum_carry__3_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(16),
      I1 => \sum_reg_n_0_[16]\,
      O => \accumulateSum_carry__3_i_4__2_n_0\
    );
\accumulateSum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__3_n_0\,
      CO(3) => \accumulateSum_carry__4_n_0\,
      CO(2) => \accumulateSum_carry__4_n_1\,
      CO(1) => \accumulateSum_carry__4_n_2\,
      CO(0) => \accumulateSum_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(23 downto 20),
      O(3) => \accumulateSum_carry__4_n_4\,
      O(2) => \accumulateSum_carry__4_n_5\,
      O(1) => \accumulateSum_carry__4_n_6\,
      O(0) => \accumulateSum_carry__4_n_7\,
      S(3) => \accumulateSum_carry__4_i_1__2_n_0\,
      S(2) => \accumulateSum_carry__4_i_2__2_n_0\,
      S(1) => \accumulateSum_carry__4_i_3__2_n_0\,
      S(0) => \accumulateSum_carry__4_i_4__2_n_0\
    );
\accumulateSum_carry__4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(23),
      I1 => \sum_reg_n_0_[23]\,
      O => \accumulateSum_carry__4_i_1__2_n_0\
    );
\accumulateSum_carry__4_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(22),
      I1 => \sum_reg_n_0_[22]\,
      O => \accumulateSum_carry__4_i_2__2_n_0\
    );
\accumulateSum_carry__4_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(21),
      I1 => \sum_reg_n_0_[21]\,
      O => \accumulateSum_carry__4_i_3__2_n_0\
    );
\accumulateSum_carry__4_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(20),
      I1 => \sum_reg_n_0_[20]\,
      O => \accumulateSum_carry__4_i_4__2_n_0\
    );
\accumulateSum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__4_n_0\,
      CO(3) => \accumulateSum_carry__5_n_0\,
      CO(2) => \accumulateSum_carry__5_n_1\,
      CO(1) => \accumulateSum_carry__5_n_2\,
      CO(0) => \accumulateSum_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(27 downto 24),
      O(3) => \accumulateSum_carry__5_n_4\,
      O(2) => \accumulateSum_carry__5_n_5\,
      O(1) => \accumulateSum_carry__5_n_6\,
      O(0) => \accumulateSum_carry__5_n_7\,
      S(3) => \accumulateSum_carry__5_i_1__2_n_0\,
      S(2) => \accumulateSum_carry__5_i_2__2_n_0\,
      S(1) => \accumulateSum_carry__5_i_3__2_n_0\,
      S(0) => \accumulateSum_carry__5_i_4__2_n_0\
    );
\accumulateSum_carry__5_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(27),
      I1 => \sum_reg_n_0_[27]\,
      O => \accumulateSum_carry__5_i_1__2_n_0\
    );
\accumulateSum_carry__5_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(26),
      I1 => \sum_reg_n_0_[26]\,
      O => \accumulateSum_carry__5_i_2__2_n_0\
    );
\accumulateSum_carry__5_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(25),
      I1 => \sum_reg_n_0_[25]\,
      O => \accumulateSum_carry__5_i_3__2_n_0\
    );
\accumulateSum_carry__5_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(24),
      I1 => \sum_reg_n_0_[24]\,
      O => \accumulateSum_carry__5_i_4__2_n_0\
    );
\accumulateSum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__5_n_0\,
      CO(3) => \accumulateSum_carry__6_n_0\,
      CO(2) => \accumulateSum_carry__6_n_1\,
      CO(1) => \accumulateSum_carry__6_n_2\,
      CO(0) => \accumulateSum_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(31 downto 28),
      O(3) => \accumulateSum_carry__6_n_4\,
      O(2) => \accumulateSum_carry__6_n_5\,
      O(1) => \accumulateSum_carry__6_n_6\,
      O(0) => \accumulateSum_carry__6_n_7\,
      S(3) => \accumulateSum_carry__6_i_1__2_n_0\,
      S(2) => \accumulateSum_carry__6_i_2__2_n_0\,
      S(1) => \accumulateSum_carry__6_i_3__2_n_0\,
      S(0) => \accumulateSum_carry__6_i_4__2_n_0\
    );
\accumulateSum_carry__6_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(31),
      I1 => \sum_reg_n_0_[31]\,
      O => \accumulateSum_carry__6_i_1__2_n_0\
    );
\accumulateSum_carry__6_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(30),
      I1 => \sum_reg_n_0_[30]\,
      O => \accumulateSum_carry__6_i_2__2_n_0\
    );
\accumulateSum_carry__6_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(29),
      I1 => \sum_reg_n_0_[29]\,
      O => \accumulateSum_carry__6_i_3__2_n_0\
    );
\accumulateSum_carry__6_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(28),
      I1 => \sum_reg_n_0_[28]\,
      O => \accumulateSum_carry__6_i_4__2_n_0\
    );
\accumulateSum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__6_n_0\,
      CO(3) => \accumulateSum_carry__7_n_0\,
      CO(2) => \accumulateSum_carry__7_n_1\,
      CO(1) => \accumulateSum_carry__7_n_2\,
      CO(0) => \accumulateSum_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(35 downto 32),
      O(3) => \accumulateSum_carry__7_n_4\,
      O(2) => \accumulateSum_carry__7_n_5\,
      O(1) => \accumulateSum_carry__7_n_6\,
      O(0) => \accumulateSum_carry__7_n_7\,
      S(3) => \accumulateSum_carry__7_i_1__2_n_0\,
      S(2) => \accumulateSum_carry__7_i_2__2_n_0\,
      S(1) => \accumulateSum_carry__7_i_3__2_n_0\,
      S(0) => \accumulateSum_carry__7_i_4__2_n_0\
    );
\accumulateSum_carry__7_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(35),
      I1 => \sum_reg_n_0_[35]\,
      O => \accumulateSum_carry__7_i_1__2_n_0\
    );
\accumulateSum_carry__7_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(34),
      I1 => \sum_reg_n_0_[34]\,
      O => \accumulateSum_carry__7_i_2__2_n_0\
    );
\accumulateSum_carry__7_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(33),
      I1 => \sum_reg_n_0_[33]\,
      O => \accumulateSum_carry__7_i_3__2_n_0\
    );
\accumulateSum_carry__7_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(32),
      I1 => \sum_reg_n_0_[32]\,
      O => \accumulateSum_carry__7_i_4__2_n_0\
    );
\accumulateSum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__7_n_0\,
      CO(3) => \accumulateSum_carry__8_n_0\,
      CO(2) => \accumulateSum_carry__8_n_1\,
      CO(1) => \accumulateSum_carry__8_n_2\,
      CO(0) => \accumulateSum_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(39 downto 36),
      O(3) => \accumulateSum_carry__8_n_4\,
      O(2) => \accumulateSum_carry__8_n_5\,
      O(1) => \accumulateSum_carry__8_n_6\,
      O(0) => \accumulateSum_carry__8_n_7\,
      S(3) => \accumulateSum_carry__8_i_1__2_n_0\,
      S(2) => \accumulateSum_carry__8_i_2__2_n_0\,
      S(1) => \accumulateSum_carry__8_i_3__2_n_0\,
      S(0) => \accumulateSum_carry__8_i_4__2_n_0\
    );
\accumulateSum_carry__8_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(39),
      I1 => \sum_reg_n_0_[39]\,
      O => \accumulateSum_carry__8_i_1__2_n_0\
    );
\accumulateSum_carry__8_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(38),
      I1 => \sum_reg_n_0_[38]\,
      O => \accumulateSum_carry__8_i_2__2_n_0\
    );
\accumulateSum_carry__8_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(37),
      I1 => \sum_reg_n_0_[37]\,
      O => \accumulateSum_carry__8_i_3__2_n_0\
    );
\accumulateSum_carry__8_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(36),
      I1 => \sum_reg_n_0_[36]\,
      O => \accumulateSum_carry__8_i_4__2_n_0\
    );
\accumulateSum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__8_n_0\,
      CO(3) => \accumulateSum_carry__9_n_0\,
      CO(2) => \accumulateSum_carry__9_n_1\,
      CO(1) => \accumulateSum_carry__9_n_2\,
      CO(0) => \accumulateSum_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(43 downto 40),
      O(3) => \accumulateSum_carry__9_n_4\,
      O(2) => \accumulateSum_carry__9_n_5\,
      O(1) => \accumulateSum_carry__9_n_6\,
      O(0) => \accumulateSum_carry__9_n_7\,
      S(3) => \accumulateSum_carry__9_i_1__2_n_0\,
      S(2) => \accumulateSum_carry__9_i_2__2_n_0\,
      S(1) => \accumulateSum_carry__9_i_3__2_n_0\,
      S(0) => \accumulateSum_carry__9_i_4__2_n_0\
    );
\accumulateSum_carry__9_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(43),
      I1 => \sum_reg_n_0_[43]\,
      O => \accumulateSum_carry__9_i_1__2_n_0\
    );
\accumulateSum_carry__9_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(42),
      I1 => \sum_reg_n_0_[42]\,
      O => \accumulateSum_carry__9_i_2__2_n_0\
    );
\accumulateSum_carry__9_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(41),
      I1 => \sum_reg_n_0_[41]\,
      O => \accumulateSum_carry__9_i_3__2_n_0\
    );
\accumulateSum_carry__9_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(40),
      I1 => \sum_reg_n_0_[40]\,
      O => \accumulateSum_carry__9_i_4__2_n_0\
    );
\accumulateSum_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[3]__0_n_0\,
      I1 => \sum_reg_n_0_[3]\,
      O => \accumulateSum_carry_i_1__2_n_0\
    );
\accumulateSum_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[2]__0_n_0\,
      I1 => \sum_reg_n_0_[2]\,
      O => \accumulateSum_carry_i_2__2_n_0\
    );
\accumulateSum_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[1]__0_n_0\,
      I1 => \sum_reg_n_0_[1]\,
      O => \accumulateSum_carry_i_3__2_n_0\
    );
\accumulateSum_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[0]__0_n_0\,
      I1 => \sum_reg_n_0_[0]\,
      O => \accumulateSum_carry_i_4__2_n_0\
    );
biasSum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => biasSum_carry_n_0,
      CO(2) => biasSum_carry_n_1,
      CO(1) => biasSum_carry_n_2,
      CO(0) => biasSum_carry_n_3,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => biasSum_carry_n_4,
      O(2) => biasSum_carry_n_5,
      O(1) => biasSum_carry_n_6,
      O(0) => biasSum_carry_n_7,
      S(3) => \biasSum_carry_i_1__2_n_0\,
      S(2) => \biasSum_carry_i_2__2_n_0\,
      S(1) => \biasSum_carry_i_3__2_n_0\,
      S(0) => \biasSum_carry_i_4__2_n_0\
    );
\biasSum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => biasSum_carry_n_0,
      CO(3) => \biasSum_carry__0_n_0\,
      CO(2) => \biasSum_carry__0_n_1\,
      CO(1) => \biasSum_carry__0_n_2\,
      CO(0) => \biasSum_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__0_n_4\,
      O(2) => \biasSum_carry__0_n_5\,
      O(1) => \biasSum_carry__0_n_6\,
      O(0) => \biasSum_carry__0_n_7\,
      S(3) => \biasSum_carry__0_i_1__2_n_0\,
      S(2) => \biasSum_carry__0_i_2__2_n_0\,
      S(1) => \biasSum_carry__0_i_3__2_n_0\,
      S(0) => \biasSum_carry__0_i_4__2_n_0\
    );
\biasSum_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[7]\,
      O => \biasSum_carry__0_i_1__2_n_0\
    );
\biasSum_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[6]\,
      O => \biasSum_carry__0_i_2__2_n_0\
    );
\biasSum_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[5]\,
      O => \biasSum_carry__0_i_3__2_n_0\
    );
\biasSum_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[4]\,
      O => \biasSum_carry__0_i_4__2_n_0\
    );
\biasSum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__0_n_0\,
      CO(3) => \biasSum_carry__1_n_0\,
      CO(2) => \biasSum_carry__1_n_1\,
      CO(1) => \biasSum_carry__1_n_2\,
      CO(0) => \biasSum_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__1_n_4\,
      O(2) => \biasSum_carry__1_n_5\,
      O(1) => \biasSum_carry__1_n_6\,
      O(0) => \biasSum_carry__1_n_7\,
      S(3) => \biasSum_carry__1_i_1__2_n_0\,
      S(2) => \biasSum_carry__1_i_2__2_n_0\,
      S(1) => \biasSum_carry__1_i_3__2_n_0\,
      S(0) => \biasSum_carry__1_i_4__2_n_0\
    );
\biasSum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__9_n_0\,
      CO(3) => \biasSum_carry__10_n_0\,
      CO(2) => \biasSum_carry__10_n_1\,
      CO(1) => \biasSum_carry__10_n_2\,
      CO(0) => \biasSum_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[46]\,
      DI(1) => \bias_reg_n_0_[45]\,
      DI(0) => \bias_reg_n_0_[44]\,
      O(3) => \biasSum_carry__10_n_4\,
      O(2) => \biasSum_carry__10_n_5\,
      O(1) => \biasSum_carry__10_n_6\,
      O(0) => \biasSum_carry__10_n_7\,
      S(3) => \biasSum_carry__10_i_1__2_n_0\,
      S(2) => \biasSum_carry__10_i_2__2_n_0\,
      S(1) => \biasSum_carry__10_i_3__2_n_0\,
      S(0) => \biasSum_carry__10_i_4__2_n_0\
    );
\biasSum_carry__10_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[47]\,
      O => \biasSum_carry__10_i_1__2_n_0\
    );
\biasSum_carry__10_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[46]\,
      I1 => \sum_reg_n_0_[46]\,
      O => \biasSum_carry__10_i_2__2_n_0\
    );
\biasSum_carry__10_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[45]\,
      I1 => \sum_reg_n_0_[45]\,
      O => \biasSum_carry__10_i_3__2_n_0\
    );
\biasSum_carry__10_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[44]\,
      I1 => \sum_reg_n_0_[44]\,
      O => \biasSum_carry__10_i_4__2_n_0\
    );
\biasSum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__10_n_0\,
      CO(3) => \biasSum_carry__11_n_0\,
      CO(2) => \biasSum_carry__11_n_1\,
      CO(1) => \biasSum_carry__11_n_2\,
      CO(0) => \biasSum_carry__11_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__11_n_4\,
      O(2) => \biasSum_carry__11_n_5\,
      O(1) => \biasSum_carry__11_n_6\,
      O(0) => \biasSum_carry__11_n_7\,
      S(3) => \biasSum_carry__11_i_1__2_n_0\,
      S(2) => \biasSum_carry__11_i_2__2_n_0\,
      S(1) => \biasSum_carry__11_i_3__2_n_0\,
      S(0) => \biasSum_carry__11_i_4__2_n_0\
    );
\biasSum_carry__11_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[51]\,
      O => \biasSum_carry__11_i_1__2_n_0\
    );
\biasSum_carry__11_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[50]\,
      O => \biasSum_carry__11_i_2__2_n_0\
    );
\biasSum_carry__11_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[49]\,
      O => \biasSum_carry__11_i_3__2_n_0\
    );
\biasSum_carry__11_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[48]\,
      O => \biasSum_carry__11_i_4__2_n_0\
    );
\biasSum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__11_n_0\,
      CO(3) => \biasSum_carry__12_n_0\,
      CO(2) => \biasSum_carry__12_n_1\,
      CO(1) => \biasSum_carry__12_n_2\,
      CO(0) => \biasSum_carry__12_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__12_n_4\,
      O(2) => \biasSum_carry__12_n_5\,
      O(1) => \biasSum_carry__12_n_6\,
      O(0) => \biasSum_carry__12_n_7\,
      S(3) => \biasSum_carry__12_i_1__2_n_0\,
      S(2) => \biasSum_carry__12_i_2__2_n_0\,
      S(1) => \biasSum_carry__12_i_3__2_n_0\,
      S(0) => \biasSum_carry__12_i_4__2_n_0\
    );
\biasSum_carry__12_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[55]\,
      O => \biasSum_carry__12_i_1__2_n_0\
    );
\biasSum_carry__12_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[54]\,
      O => \biasSum_carry__12_i_2__2_n_0\
    );
\biasSum_carry__12_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[53]\,
      O => \biasSum_carry__12_i_3__2_n_0\
    );
\biasSum_carry__12_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[52]\,
      O => \biasSum_carry__12_i_4__2_n_0\
    );
\biasSum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__12_n_0\,
      CO(3) => \biasSum_carry__13_n_0\,
      CO(2) => \biasSum_carry__13_n_1\,
      CO(1) => \biasSum_carry__13_n_2\,
      CO(0) => \biasSum_carry__13_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__13_n_4\,
      O(2) => \biasSum_carry__13_n_5\,
      O(1) => \biasSum_carry__13_n_6\,
      O(0) => \biasSum_carry__13_n_7\,
      S(3) => \biasSum_carry__13_i_1__2_n_0\,
      S(2) => \biasSum_carry__13_i_2__2_n_0\,
      S(1) => \biasSum_carry__13_i_3__2_n_0\,
      S(0) => \biasSum_carry__13_i_4__2_n_0\
    );
\biasSum_carry__13_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[59]\,
      O => \biasSum_carry__13_i_1__2_n_0\
    );
\biasSum_carry__13_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[58]\,
      O => \biasSum_carry__13_i_2__2_n_0\
    );
\biasSum_carry__13_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[57]\,
      O => \biasSum_carry__13_i_3__2_n_0\
    );
\biasSum_carry__13_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[56]\,
      O => \biasSum_carry__13_i_4__2_n_0\
    );
\biasSum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__13_n_0\,
      CO(3) => \NLW_biasSum_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \biasSum_carry__14_n_1\,
      CO(1) => \biasSum_carry__14_n_2\,
      CO(0) => \biasSum_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__14_n_4\,
      O(2) => \biasSum_carry__14_n_5\,
      O(1) => \biasSum_carry__14_n_6\,
      O(0) => \biasSum_carry__14_n_7\,
      S(3) => \biasSum_carry__14_i_1__2_n_0\,
      S(2) => \biasSum_carry__14_i_2__2_n_0\,
      S(1) => \biasSum_carry__14_i_3__2_n_0\,
      S(0) => \biasSum_carry__14_i_4__2_n_0\
    );
\biasSum_carry__14_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \biasSum_carry__14_i_1__2_n_0\
    );
\biasSum_carry__14_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[62]\,
      O => \biasSum_carry__14_i_2__2_n_0\
    );
\biasSum_carry__14_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[61]\,
      O => \biasSum_carry__14_i_3__2_n_0\
    );
\biasSum_carry__14_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[60]\,
      O => \biasSum_carry__14_i_4__2_n_0\
    );
\biasSum_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[11]\,
      O => \biasSum_carry__1_i_1__2_n_0\
    );
\biasSum_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[10]\,
      O => \biasSum_carry__1_i_2__2_n_0\
    );
\biasSum_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[9]\,
      O => \biasSum_carry__1_i_3__2_n_0\
    );
\biasSum_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[8]\,
      O => \biasSum_carry__1_i_4__2_n_0\
    );
\biasSum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__1_n_0\,
      CO(3) => \biasSum_carry__2_n_0\,
      CO(2) => \biasSum_carry__2_n_1\,
      CO(1) => \biasSum_carry__2_n_2\,
      CO(0) => \biasSum_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__2_n_4\,
      O(2) => \biasSum_carry__2_n_5\,
      O(1) => \biasSum_carry__2_n_6\,
      O(0) => \biasSum_carry__2_n_7\,
      S(3) => \biasSum_carry__2_i_1__2_n_0\,
      S(2) => \biasSum_carry__2_i_2__2_n_0\,
      S(1) => \biasSum_carry__2_i_3__2_n_0\,
      S(0) => \biasSum_carry__2_i_4__2_n_0\
    );
\biasSum_carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[15]\,
      O => \biasSum_carry__2_i_1__2_n_0\
    );
\biasSum_carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[14]\,
      O => \biasSum_carry__2_i_2__2_n_0\
    );
\biasSum_carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[13]\,
      O => \biasSum_carry__2_i_3__2_n_0\
    );
\biasSum_carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[12]\,
      O => \biasSum_carry__2_i_4__2_n_0\
    );
\biasSum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__2_n_0\,
      CO(3) => \biasSum_carry__3_n_0\,
      CO(2) => \biasSum_carry__3_n_1\,
      CO(1) => \biasSum_carry__3_n_2\,
      CO(0) => \biasSum_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[19]\,
      DI(2) => \bias_reg_n_0_[18]\,
      DI(1) => \bias_reg_n_0_[17]\,
      DI(0) => \bias_reg_n_0_[16]\,
      O(3) => \biasSum_carry__3_n_4\,
      O(2) => \biasSum_carry__3_n_5\,
      O(1) => \biasSum_carry__3_n_6\,
      O(0) => \biasSum_carry__3_n_7\,
      S(3) => \biasSum_carry__3_i_1__2_n_0\,
      S(2) => \biasSum_carry__3_i_2__2_n_0\,
      S(1) => \biasSum_carry__3_i_3__2_n_0\,
      S(0) => \biasSum_carry__3_i_4__2_n_0\
    );
\biasSum_carry__3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[19]\,
      I1 => \sum_reg_n_0_[19]\,
      O => \biasSum_carry__3_i_1__2_n_0\
    );
\biasSum_carry__3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[18]\,
      I1 => \sum_reg_n_0_[18]\,
      O => \biasSum_carry__3_i_2__2_n_0\
    );
\biasSum_carry__3_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[17]\,
      I1 => \sum_reg_n_0_[17]\,
      O => \biasSum_carry__3_i_3__2_n_0\
    );
\biasSum_carry__3_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[16]\,
      I1 => \sum_reg_n_0_[16]\,
      O => \biasSum_carry__3_i_4__2_n_0\
    );
\biasSum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__3_n_0\,
      CO(3) => \biasSum_carry__4_n_0\,
      CO(2) => \biasSum_carry__4_n_1\,
      CO(1) => \biasSum_carry__4_n_2\,
      CO(0) => \biasSum_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[23]\,
      DI(2) => \bias_reg_n_0_[22]\,
      DI(1) => \bias_reg_n_0_[21]\,
      DI(0) => \bias_reg_n_0_[20]\,
      O(3) => \biasSum_carry__4_n_4\,
      O(2) => \biasSum_carry__4_n_5\,
      O(1) => \biasSum_carry__4_n_6\,
      O(0) => \biasSum_carry__4_n_7\,
      S(3) => \biasSum_carry__4_i_1__2_n_0\,
      S(2) => \biasSum_carry__4_i_2__2_n_0\,
      S(1) => \biasSum_carry__4_i_3__2_n_0\,
      S(0) => \biasSum_carry__4_i_4__2_n_0\
    );
\biasSum_carry__4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[23]\,
      I1 => \sum_reg_n_0_[23]\,
      O => \biasSum_carry__4_i_1__2_n_0\
    );
\biasSum_carry__4_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[22]\,
      I1 => \sum_reg_n_0_[22]\,
      O => \biasSum_carry__4_i_2__2_n_0\
    );
\biasSum_carry__4_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[21]\,
      I1 => \sum_reg_n_0_[21]\,
      O => \biasSum_carry__4_i_3__2_n_0\
    );
\biasSum_carry__4_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[20]\,
      I1 => \sum_reg_n_0_[20]\,
      O => \biasSum_carry__4_i_4__2_n_0\
    );
\biasSum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__4_n_0\,
      CO(3) => \biasSum_carry__5_n_0\,
      CO(2) => \biasSum_carry__5_n_1\,
      CO(1) => \biasSum_carry__5_n_2\,
      CO(0) => \biasSum_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[27]\,
      DI(2) => \bias_reg_n_0_[26]\,
      DI(1) => \bias_reg_n_0_[25]\,
      DI(0) => \bias_reg_n_0_[24]\,
      O(3) => \biasSum_carry__5_n_4\,
      O(2) => \biasSum_carry__5_n_5\,
      O(1) => \biasSum_carry__5_n_6\,
      O(0) => \biasSum_carry__5_n_7\,
      S(3) => \biasSum_carry__5_i_1__2_n_0\,
      S(2) => \biasSum_carry__5_i_2__2_n_0\,
      S(1) => \biasSum_carry__5_i_3__2_n_0\,
      S(0) => \biasSum_carry__5_i_4__2_n_0\
    );
\biasSum_carry__5_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[27]\,
      I1 => \sum_reg_n_0_[27]\,
      O => \biasSum_carry__5_i_1__2_n_0\
    );
\biasSum_carry__5_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[26]\,
      I1 => \sum_reg_n_0_[26]\,
      O => \biasSum_carry__5_i_2__2_n_0\
    );
\biasSum_carry__5_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[25]\,
      I1 => \sum_reg_n_0_[25]\,
      O => \biasSum_carry__5_i_3__2_n_0\
    );
\biasSum_carry__5_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[24]\,
      I1 => \sum_reg_n_0_[24]\,
      O => \biasSum_carry__5_i_4__2_n_0\
    );
\biasSum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__5_n_0\,
      CO(3) => \biasSum_carry__6_n_0\,
      CO(2) => \biasSum_carry__6_n_1\,
      CO(1) => \biasSum_carry__6_n_2\,
      CO(0) => \biasSum_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[31]\,
      DI(2) => \bias_reg_n_0_[30]\,
      DI(1) => \bias_reg_n_0_[29]\,
      DI(0) => \bias_reg_n_0_[28]\,
      O(3) => \biasSum_carry__6_n_4\,
      O(2) => \biasSum_carry__6_n_5\,
      O(1) => \biasSum_carry__6_n_6\,
      O(0) => \biasSum_carry__6_n_7\,
      S(3) => \biasSum_carry__6_i_1__2_n_0\,
      S(2) => \biasSum_carry__6_i_2__2_n_0\,
      S(1) => \biasSum_carry__6_i_3__2_n_0\,
      S(0) => \biasSum_carry__6_i_4__2_n_0\
    );
\biasSum_carry__6_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[31]\,
      I1 => \sum_reg_n_0_[31]\,
      O => \biasSum_carry__6_i_1__2_n_0\
    );
\biasSum_carry__6_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[30]\,
      I1 => \sum_reg_n_0_[30]\,
      O => \biasSum_carry__6_i_2__2_n_0\
    );
\biasSum_carry__6_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[29]\,
      I1 => \sum_reg_n_0_[29]\,
      O => \biasSum_carry__6_i_3__2_n_0\
    );
\biasSum_carry__6_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[28]\,
      I1 => \sum_reg_n_0_[28]\,
      O => \biasSum_carry__6_i_4__2_n_0\
    );
\biasSum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__6_n_0\,
      CO(3) => \biasSum_carry__7_n_0\,
      CO(2) => \biasSum_carry__7_n_1\,
      CO(1) => \biasSum_carry__7_n_2\,
      CO(0) => \biasSum_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[35]\,
      DI(2) => \bias_reg_n_0_[34]\,
      DI(1) => \bias_reg_n_0_[33]\,
      DI(0) => \bias_reg_n_0_[32]\,
      O(3) => \biasSum_carry__7_n_4\,
      O(2) => \biasSum_carry__7_n_5\,
      O(1) => \biasSum_carry__7_n_6\,
      O(0) => \biasSum_carry__7_n_7\,
      S(3) => \biasSum_carry__7_i_1__2_n_0\,
      S(2) => \biasSum_carry__7_i_2__2_n_0\,
      S(1) => \biasSum_carry__7_i_3__2_n_0\,
      S(0) => \biasSum_carry__7_i_4__2_n_0\
    );
\biasSum_carry__7_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[35]\,
      I1 => \sum_reg_n_0_[35]\,
      O => \biasSum_carry__7_i_1__2_n_0\
    );
\biasSum_carry__7_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[34]\,
      I1 => \sum_reg_n_0_[34]\,
      O => \biasSum_carry__7_i_2__2_n_0\
    );
\biasSum_carry__7_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[33]\,
      I1 => \sum_reg_n_0_[33]\,
      O => \biasSum_carry__7_i_3__2_n_0\
    );
\biasSum_carry__7_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[32]\,
      I1 => \sum_reg_n_0_[32]\,
      O => \biasSum_carry__7_i_4__2_n_0\
    );
\biasSum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__7_n_0\,
      CO(3) => \biasSum_carry__8_n_0\,
      CO(2) => \biasSum_carry__8_n_1\,
      CO(1) => \biasSum_carry__8_n_2\,
      CO(0) => \biasSum_carry__8_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[39]\,
      DI(2) => \bias_reg_n_0_[38]\,
      DI(1) => \bias_reg_n_0_[37]\,
      DI(0) => \bias_reg_n_0_[36]\,
      O(3) => \biasSum_carry__8_n_4\,
      O(2) => \biasSum_carry__8_n_5\,
      O(1) => \biasSum_carry__8_n_6\,
      O(0) => \biasSum_carry__8_n_7\,
      S(3) => \biasSum_carry__8_i_1__2_n_0\,
      S(2) => \biasSum_carry__8_i_2__2_n_0\,
      S(1) => \biasSum_carry__8_i_3__2_n_0\,
      S(0) => \biasSum_carry__8_i_4__2_n_0\
    );
\biasSum_carry__8_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[39]\,
      I1 => \sum_reg_n_0_[39]\,
      O => \biasSum_carry__8_i_1__2_n_0\
    );
\biasSum_carry__8_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[38]\,
      I1 => \sum_reg_n_0_[38]\,
      O => \biasSum_carry__8_i_2__2_n_0\
    );
\biasSum_carry__8_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[37]\,
      I1 => \sum_reg_n_0_[37]\,
      O => \biasSum_carry__8_i_3__2_n_0\
    );
\biasSum_carry__8_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[36]\,
      I1 => \sum_reg_n_0_[36]\,
      O => \biasSum_carry__8_i_4__2_n_0\
    );
\biasSum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__8_n_0\,
      CO(3) => \biasSum_carry__9_n_0\,
      CO(2) => \biasSum_carry__9_n_1\,
      CO(1) => \biasSum_carry__9_n_2\,
      CO(0) => \biasSum_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[43]\,
      DI(2) => \bias_reg_n_0_[42]\,
      DI(1) => \bias_reg_n_0_[41]\,
      DI(0) => \bias_reg_n_0_[40]\,
      O(3) => \biasSum_carry__9_n_4\,
      O(2) => \biasSum_carry__9_n_5\,
      O(1) => \biasSum_carry__9_n_6\,
      O(0) => \biasSum_carry__9_n_7\,
      S(3) => \biasSum_carry__9_i_1__2_n_0\,
      S(2) => \biasSum_carry__9_i_2__2_n_0\,
      S(1) => \biasSum_carry__9_i_3__2_n_0\,
      S(0) => \biasSum_carry__9_i_4__2_n_0\
    );
\biasSum_carry__9_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[43]\,
      I1 => \sum_reg_n_0_[43]\,
      O => \biasSum_carry__9_i_1__2_n_0\
    );
\biasSum_carry__9_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[42]\,
      I1 => \sum_reg_n_0_[42]\,
      O => \biasSum_carry__9_i_2__2_n_0\
    );
\biasSum_carry__9_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[41]\,
      I1 => \sum_reg_n_0_[41]\,
      O => \biasSum_carry__9_i_3__2_n_0\
    );
\biasSum_carry__9_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[40]\,
      I1 => \sum_reg_n_0_[40]\,
      O => \biasSum_carry__9_i_4__2_n_0\
    );
\biasSum_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[3]\,
      O => \biasSum_carry_i_1__2_n_0\
    );
\biasSum_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[2]\,
      O => \biasSum_carry_i_2__2_n_0\
    );
\biasSum_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[1]\,
      O => \biasSum_carry_i_3__2_n_0\
    );
\biasSum_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[0]\,
      O => \biasSum_carry_i_4__2_n_0\
    );
\bias_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(0),
      Q => \bias_reg_n_0_[16]\,
      R => '0'
    );
\bias_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(1),
      Q => \bias_reg_n_0_[17]\,
      R => '0'
    );
\bias_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(2),
      Q => \bias_reg_n_0_[18]\,
      R => '0'
    );
\bias_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(3),
      Q => \bias_reg_n_0_[19]\,
      R => '0'
    );
\bias_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(4),
      Q => \bias_reg_n_0_[20]\,
      R => '0'
    );
\bias_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(5),
      Q => \bias_reg_n_0_[21]\,
      R => '0'
    );
\bias_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(6),
      Q => \bias_reg_n_0_[22]\,
      R => '0'
    );
\bias_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(7),
      Q => \bias_reg_n_0_[23]\,
      R => '0'
    );
\bias_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(8),
      Q => \bias_reg_n_0_[24]\,
      R => '0'
    );
\bias_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(9),
      Q => \bias_reg_n_0_[25]\,
      R => '0'
    );
\bias_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(10),
      Q => \bias_reg_n_0_[26]\,
      R => '0'
    );
\bias_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(11),
      Q => \bias_reg_n_0_[27]\,
      R => '0'
    );
\bias_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(12),
      Q => \bias_reg_n_0_[28]\,
      R => '0'
    );
\bias_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(13),
      Q => \bias_reg_n_0_[29]\,
      R => '0'
    );
\bias_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(14),
      Q => \bias_reg_n_0_[30]\,
      R => '0'
    );
\bias_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(15),
      Q => \bias_reg_n_0_[31]\,
      R => '0'
    );
\bias_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(16),
      Q => \bias_reg_n_0_[32]\,
      R => '0'
    );
\bias_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(17),
      Q => \bias_reg_n_0_[33]\,
      R => '0'
    );
\bias_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(18),
      Q => \bias_reg_n_0_[34]\,
      R => '0'
    );
\bias_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(19),
      Q => \bias_reg_n_0_[35]\,
      R => '0'
    );
\bias_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(20),
      Q => \bias_reg_n_0_[36]\,
      R => '0'
    );
\bias_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(21),
      Q => \bias_reg_n_0_[37]\,
      R => '0'
    );
\bias_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(22),
      Q => \bias_reg_n_0_[38]\,
      R => '0'
    );
\bias_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(23),
      Q => \bias_reg_n_0_[39]\,
      R => '0'
    );
\bias_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(24),
      Q => \bias_reg_n_0_[40]\,
      R => '0'
    );
\bias_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(25),
      Q => \bias_reg_n_0_[41]\,
      R => '0'
    );
\bias_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(26),
      Q => \bias_reg_n_0_[42]\,
      R => '0'
    );
\bias_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(27),
      Q => \bias_reg_n_0_[43]\,
      R => '0'
    );
\bias_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(28),
      Q => \bias_reg_n_0_[44]\,
      R => '0'
    );
\bias_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(29),
      Q => \bias_reg_n_0_[45]\,
      R => '0'
    );
\bias_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(30),
      Q => \bias_reg_n_0_[46]\,
      R => '0'
    );
\bias_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(31),
      Q => \bias_reg_n_0_[63]\,
      R => '0'
    );
mul0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => WBram_n_15,
      A(15) => WBram_n_16,
      A(14) => WBram_n_17,
      A(13) => WBram_n_18,
      A(12) => WBram_n_19,
      A(11) => WBram_n_20,
      A(10) => WBram_n_21,
      A(9) => WBram_n_22,
      A(8) => WBram_n_23,
      A(7) => WBram_n_24,
      A(6) => WBram_n_25,
      A(5) => WBram_n_26,
      A(4) => WBram_n_27,
      A(3) => WBram_n_28,
      A(2) => WBram_n_29,
      A(1) => WBram_n_30,
      A(0) => WBram_n_31,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => S_AXIS_TDATA(31),
      B(16) => S_AXIS_TDATA(31),
      B(15) => S_AXIS_TDATA(31),
      B(14 downto 0) => S_AXIS_TDATA(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => S_AXIS_TVALID,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul0_OVERFLOW_UNCONNECTED,
      P(47) => mul0_n_58,
      P(46) => mul0_n_59,
      P(45) => mul0_n_60,
      P(44) => mul0_n_61,
      P(43) => mul0_n_62,
      P(42) => mul0_n_63,
      P(41) => mul0_n_64,
      P(40) => mul0_n_65,
      P(39) => mul0_n_66,
      P(38) => mul0_n_67,
      P(37) => mul0_n_68,
      P(36) => mul0_n_69,
      P(35) => mul0_n_70,
      P(34) => mul0_n_71,
      P(33) => mul0_n_72,
      P(32) => mul0_n_73,
      P(31) => mul0_n_74,
      P(30) => mul0_n_75,
      P(29) => mul0_n_76,
      P(28) => mul0_n_77,
      P(27) => mul0_n_78,
      P(26) => mul0_n_79,
      P(25) => mul0_n_80,
      P(24) => mul0_n_81,
      P(23) => mul0_n_82,
      P(22) => mul0_n_83,
      P(21) => mul0_n_84,
      P(20) => mul0_n_85,
      P(19) => mul0_n_86,
      P(18) => mul0_n_87,
      P(17) => mul0_n_88,
      P(16) => mul0_n_89,
      P(15) => mul0_n_90,
      P(14) => mul0_n_91,
      P(13) => mul0_n_92,
      P(12) => mul0_n_93,
      P(11) => mul0_n_94,
      P(10) => mul0_n_95,
      P(9) => mul0_n_96,
      P(8) => mul0_n_97,
      P(7) => mul0_n_98,
      P(6) => mul0_n_99,
      P(5) => mul0_n_100,
      P(4) => mul0_n_101,
      P(3) => mul0_n_102,
      P(2) => mul0_n_103,
      P(1) => mul0_n_104,
      P(0) => mul0_n_105,
      PATTERNBDETECT => NLW_mul0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => mul0_n_106,
      PCOUT(46) => mul0_n_107,
      PCOUT(45) => mul0_n_108,
      PCOUT(44) => mul0_n_109,
      PCOUT(43) => mul0_n_110,
      PCOUT(42) => mul0_n_111,
      PCOUT(41) => mul0_n_112,
      PCOUT(40) => mul0_n_113,
      PCOUT(39) => mul0_n_114,
      PCOUT(38) => mul0_n_115,
      PCOUT(37) => mul0_n_116,
      PCOUT(36) => mul0_n_117,
      PCOUT(35) => mul0_n_118,
      PCOUT(34) => mul0_n_119,
      PCOUT(33) => mul0_n_120,
      PCOUT(32) => mul0_n_121,
      PCOUT(31) => mul0_n_122,
      PCOUT(30) => mul0_n_123,
      PCOUT(29) => mul0_n_124,
      PCOUT(28) => mul0_n_125,
      PCOUT(27) => mul0_n_126,
      PCOUT(26) => mul0_n_127,
      PCOUT(25) => mul0_n_128,
      PCOUT(24) => mul0_n_129,
      PCOUT(23) => mul0_n_130,
      PCOUT(22) => mul0_n_131,
      PCOUT(21) => mul0_n_132,
      PCOUT(20) => mul0_n_133,
      PCOUT(19) => mul0_n_134,
      PCOUT(18) => mul0_n_135,
      PCOUT(17) => mul0_n_136,
      PCOUT(16) => mul0_n_137,
      PCOUT(15) => mul0_n_138,
      PCOUT(14) => mul0_n_139,
      PCOUT(13) => mul0_n_140,
      PCOUT(12) => mul0_n_141,
      PCOUT(11) => mul0_n_142,
      PCOUT(10) => mul0_n_143,
      PCOUT(9) => mul0_n_144,
      PCOUT(8) => mul0_n_145,
      PCOUT(7) => mul0_n_146,
      PCOUT(6) => mul0_n_147,
      PCOUT(5) => mul0_n_148,
      PCOUT(4) => mul0_n_149,
      PCOUT(3) => mul0_n_150,
      PCOUT(2) => mul0_n_151,
      PCOUT(1) => mul0_n_152,
      PCOUT(0) => mul0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul0_UNDERFLOW_UNCONNECTED
    );
\mul0__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => S_AXIS_TDATA(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_mul0__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => WBram_n_15,
      B(15) => WBram_n_16,
      B(14) => WBram_n_17,
      B(13) => WBram_n_18,
      B(12) => WBram_n_19,
      B(11) => WBram_n_20,
      B(10) => WBram_n_21,
      B(9) => WBram_n_22,
      B(8) => WBram_n_23,
      B(7) => WBram_n_24,
      B(6) => WBram_n_25,
      B(5) => WBram_n_26,
      B(4) => WBram_n_27,
      B(3) => WBram_n_28,
      B(2) => WBram_n_29,
      B(1) => WBram_n_30,
      B(0) => WBram_n_31,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_mul0__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_mul0__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_mul0__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => S_AXIS_TVALID,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_mul0__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_mul0__0_OVERFLOW_UNCONNECTED\,
      P(47) => \mul0__0_n_58\,
      P(46) => \mul0__0_n_59\,
      P(45) => \mul0__0_n_60\,
      P(44) => \mul0__0_n_61\,
      P(43) => \mul0__0_n_62\,
      P(42) => \mul0__0_n_63\,
      P(41) => \mul0__0_n_64\,
      P(40) => \mul0__0_n_65\,
      P(39) => \mul0__0_n_66\,
      P(38) => \mul0__0_n_67\,
      P(37) => \mul0__0_n_68\,
      P(36) => \mul0__0_n_69\,
      P(35) => \mul0__0_n_70\,
      P(34) => \mul0__0_n_71\,
      P(33) => \mul0__0_n_72\,
      P(32) => \mul0__0_n_73\,
      P(31) => \mul0__0_n_74\,
      P(30) => \mul0__0_n_75\,
      P(29) => \mul0__0_n_76\,
      P(28) => \mul0__0_n_77\,
      P(27) => \mul0__0_n_78\,
      P(26) => \mul0__0_n_79\,
      P(25) => \mul0__0_n_80\,
      P(24) => \mul0__0_n_81\,
      P(23) => \mul0__0_n_82\,
      P(22) => \mul0__0_n_83\,
      P(21) => \mul0__0_n_84\,
      P(20) => \mul0__0_n_85\,
      P(19) => \mul0__0_n_86\,
      P(18) => \mul0__0_n_87\,
      P(17) => \mul0__0_n_88\,
      P(16) => \mul0__0_n_89\,
      P(15) => \mul0__0_n_90\,
      P(14) => \mul0__0_n_91\,
      P(13) => \mul0__0_n_92\,
      P(12) => \mul0__0_n_93\,
      P(11) => \mul0__0_n_94\,
      P(10) => \mul0__0_n_95\,
      P(9) => \mul0__0_n_96\,
      P(8) => \mul0__0_n_97\,
      P(7) => \mul0__0_n_98\,
      P(6) => \mul0__0_n_99\,
      P(5) => \mul0__0_n_100\,
      P(4) => \mul0__0_n_101\,
      P(3) => \mul0__0_n_102\,
      P(2) => \mul0__0_n_103\,
      P(1) => \mul0__0_n_104\,
      P(0) => \mul0__0_n_105\,
      PATTERNBDETECT => \NLW_mul0__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_mul0__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \mul0__0_n_106\,
      PCOUT(46) => \mul0__0_n_107\,
      PCOUT(45) => \mul0__0_n_108\,
      PCOUT(44) => \mul0__0_n_109\,
      PCOUT(43) => \mul0__0_n_110\,
      PCOUT(42) => \mul0__0_n_111\,
      PCOUT(41) => \mul0__0_n_112\,
      PCOUT(40) => \mul0__0_n_113\,
      PCOUT(39) => \mul0__0_n_114\,
      PCOUT(38) => \mul0__0_n_115\,
      PCOUT(37) => \mul0__0_n_116\,
      PCOUT(36) => \mul0__0_n_117\,
      PCOUT(35) => \mul0__0_n_118\,
      PCOUT(34) => \mul0__0_n_119\,
      PCOUT(33) => \mul0__0_n_120\,
      PCOUT(32) => \mul0__0_n_121\,
      PCOUT(31) => \mul0__0_n_122\,
      PCOUT(30) => \mul0__0_n_123\,
      PCOUT(29) => \mul0__0_n_124\,
      PCOUT(28) => \mul0__0_n_125\,
      PCOUT(27) => \mul0__0_n_126\,
      PCOUT(26) => \mul0__0_n_127\,
      PCOUT(25) => \mul0__0_n_128\,
      PCOUT(24) => \mul0__0_n_129\,
      PCOUT(23) => \mul0__0_n_130\,
      PCOUT(22) => \mul0__0_n_131\,
      PCOUT(21) => \mul0__0_n_132\,
      PCOUT(20) => \mul0__0_n_133\,
      PCOUT(19) => \mul0__0_n_134\,
      PCOUT(18) => \mul0__0_n_135\,
      PCOUT(17) => \mul0__0_n_136\,
      PCOUT(16) => \mul0__0_n_137\,
      PCOUT(15) => \mul0__0_n_138\,
      PCOUT(14) => \mul0__0_n_139\,
      PCOUT(13) => \mul0__0_n_140\,
      PCOUT(12) => \mul0__0_n_141\,
      PCOUT(11) => \mul0__0_n_142\,
      PCOUT(10) => \mul0__0_n_143\,
      PCOUT(9) => \mul0__0_n_144\,
      PCOUT(8) => \mul0__0_n_145\,
      PCOUT(7) => \mul0__0_n_146\,
      PCOUT(6) => \mul0__0_n_147\,
      PCOUT(5) => \mul0__0_n_148\,
      PCOUT(4) => \mul0__0_n_149\,
      PCOUT(3) => \mul0__0_n_150\,
      PCOUT(2) => \mul0__0_n_151\,
      PCOUT(1) => \mul0__0_n_152\,
      PCOUT(0) => \mul0__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_mul0__0_UNDERFLOW_UNCONNECTED\
    );
mul0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mul0_carry_n_0,
      CO(2) => mul0_carry_n_1,
      CO(1) => mul0_carry_n_2,
      CO(0) => mul0_carry_n_3,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_103\,
      DI(2) => \mul_reg__0_n_104\,
      DI(1) => \mul_reg__0_n_105\,
      DI(0) => '0',
      O(3 downto 0) => \mul_reg__2\(19 downto 16),
      S(3) => \mul0_carry_i_1__2_n_0\,
      S(2) => \mul0_carry_i_2__2_n_0\,
      S(1) => \mul0_carry_i_3__2_n_0\,
      S(0) => \mul_reg[16]__0_n_0\
    );
\mul0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => mul0_carry_n_0,
      CO(3) => \mul0_carry__0_n_0\,
      CO(2) => \mul0_carry__0_n_1\,
      CO(1) => \mul0_carry__0_n_2\,
      CO(0) => \mul0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_99\,
      DI(2) => \mul_reg__0_n_100\,
      DI(1) => \mul_reg__0_n_101\,
      DI(0) => \mul_reg__0_n_102\,
      O(3 downto 0) => \mul_reg__2\(23 downto 20),
      S(3) => \mul0_carry__0_i_1__2_n_0\,
      S(2) => \mul0_carry__0_i_2__2_n_0\,
      S(1) => \mul0_carry__0_i_3__2_n_0\,
      S(0) => \mul0_carry__0_i_4__2_n_0\
    );
\mul0_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_99\,
      I1 => \mul_reg__3\(6),
      O => \mul0_carry__0_i_1__2_n_0\
    );
\mul0_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_100\,
      I1 => \mul_reg__3\(5),
      O => \mul0_carry__0_i_2__2_n_0\
    );
\mul0_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_101\,
      I1 => \mul_reg__3\(4),
      O => \mul0_carry__0_i_3__2_n_0\
    );
\mul0_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_102\,
      I1 => \mul_reg__3\(3),
      O => \mul0_carry__0_i_4__2_n_0\
    );
\mul0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__0_n_0\,
      CO(3) => \mul0_carry__1_n_0\,
      CO(2) => \mul0_carry__1_n_1\,
      CO(1) => \mul0_carry__1_n_2\,
      CO(0) => \mul0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_95\,
      DI(2) => \mul_reg__0_n_96\,
      DI(1) => \mul_reg__0_n_97\,
      DI(0) => \mul_reg__0_n_98\,
      O(3 downto 0) => \mul_reg__2\(27 downto 24),
      S(3) => \mul0_carry__1_i_1__2_n_0\,
      S(2) => \mul0_carry__1_i_2__2_n_0\,
      S(1) => \mul0_carry__1_i_3__2_n_0\,
      S(0) => \mul0_carry__1_i_4__2_n_0\
    );
\mul0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__9_n_0\,
      CO(3) => \NLW_mul0_carry__10_CO_UNCONNECTED\(3),
      CO(2) => \mul0_carry__10_n_1\,
      CO(1) => \mul0_carry__10_n_2\,
      CO(0) => \mul0_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mul_reg__0_n_60\,
      DI(1) => \mul_reg__0_n_61\,
      DI(0) => \mul_reg__0_n_62\,
      O(3) => \mul_reg__1\(63),
      O(2 downto 0) => \mul_reg__2\(62 downto 60),
      S(3) => \mul0_carry__10_i_1__2_n_0\,
      S(2) => \mul0_carry__10_i_2__2_n_0\,
      S(1) => \mul0_carry__10_i_3__2_n_0\,
      S(0) => \mul0_carry__10_i_4__2_n_0\
    );
\mul0_carry__10_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_59\,
      I1 => mul_reg_n_76,
      O => \mul0_carry__10_i_1__2_n_0\
    );
\mul0_carry__10_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_60\,
      I1 => mul_reg_n_77,
      O => \mul0_carry__10_i_2__2_n_0\
    );
\mul0_carry__10_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_61\,
      I1 => mul_reg_n_78,
      O => \mul0_carry__10_i_3__2_n_0\
    );
\mul0_carry__10_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_62\,
      I1 => mul_reg_n_79,
      O => \mul0_carry__10_i_4__2_n_0\
    );
\mul0_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_95\,
      I1 => \mul_reg__3\(10),
      O => \mul0_carry__1_i_1__2_n_0\
    );
\mul0_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_96\,
      I1 => \mul_reg__3\(9),
      O => \mul0_carry__1_i_2__2_n_0\
    );
\mul0_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_97\,
      I1 => \mul_reg__3\(8),
      O => \mul0_carry__1_i_3__2_n_0\
    );
\mul0_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_98\,
      I1 => \mul_reg__3\(7),
      O => \mul0_carry__1_i_4__2_n_0\
    );
\mul0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__1_n_0\,
      CO(3) => \mul0_carry__2_n_0\,
      CO(2) => \mul0_carry__2_n_1\,
      CO(1) => \mul0_carry__2_n_2\,
      CO(0) => \mul0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_91\,
      DI(2) => \mul_reg__0_n_92\,
      DI(1) => \mul_reg__0_n_93\,
      DI(0) => \mul_reg__0_n_94\,
      O(3 downto 0) => \mul_reg__2\(31 downto 28),
      S(3) => \mul0_carry__2_i_1__2_n_0\,
      S(2) => \mul0_carry__2_i_2__2_n_0\,
      S(1) => \mul0_carry__2_i_3__2_n_0\,
      S(0) => \mul0_carry__2_i_4__2_n_0\
    );
\mul0_carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_91\,
      I1 => \mul_reg__3\(14),
      O => \mul0_carry__2_i_1__2_n_0\
    );
\mul0_carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_92\,
      I1 => \mul_reg__3\(13),
      O => \mul0_carry__2_i_2__2_n_0\
    );
\mul0_carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_93\,
      I1 => \mul_reg__3\(12),
      O => \mul0_carry__2_i_3__2_n_0\
    );
\mul0_carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_94\,
      I1 => \mul_reg__3\(11),
      O => \mul0_carry__2_i_4__2_n_0\
    );
\mul0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__2_n_0\,
      CO(3) => \mul0_carry__3_n_0\,
      CO(2) => \mul0_carry__3_n_1\,
      CO(1) => \mul0_carry__3_n_2\,
      CO(0) => \mul0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_87\,
      DI(2) => \mul_reg__0_n_88\,
      DI(1) => \mul_reg__0_n_89\,
      DI(0) => \mul_reg__0_n_90\,
      O(3 downto 0) => \mul_reg__2\(35 downto 32),
      S(3) => \mul0_carry__3_i_1__2_n_0\,
      S(2) => \mul0_carry__3_i_2__2_n_0\,
      S(1) => \mul0_carry__3_i_3__2_n_0\,
      S(0) => \mul0_carry__3_i_4__2_n_0\
    );
\mul0_carry__3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_87\,
      I1 => mul_reg_n_104,
      O => \mul0_carry__3_i_1__2_n_0\
    );
\mul0_carry__3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_88\,
      I1 => mul_reg_n_105,
      O => \mul0_carry__3_i_2__2_n_0\
    );
\mul0_carry__3_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_89\,
      I1 => \mul_reg__3\(16),
      O => \mul0_carry__3_i_3__2_n_0\
    );
\mul0_carry__3_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_90\,
      I1 => \mul_reg__3\(15),
      O => \mul0_carry__3_i_4__2_n_0\
    );
\mul0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__3_n_0\,
      CO(3) => \mul0_carry__4_n_0\,
      CO(2) => \mul0_carry__4_n_1\,
      CO(1) => \mul0_carry__4_n_2\,
      CO(0) => \mul0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_83\,
      DI(2) => \mul_reg__0_n_84\,
      DI(1) => \mul_reg__0_n_85\,
      DI(0) => \mul_reg__0_n_86\,
      O(3 downto 0) => \mul_reg__2\(39 downto 36),
      S(3) => \mul0_carry__4_i_1__2_n_0\,
      S(2) => \mul0_carry__4_i_2__2_n_0\,
      S(1) => \mul0_carry__4_i_3__2_n_0\,
      S(0) => \mul0_carry__4_i_4__2_n_0\
    );
\mul0_carry__4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_83\,
      I1 => mul_reg_n_100,
      O => \mul0_carry__4_i_1__2_n_0\
    );
\mul0_carry__4_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_84\,
      I1 => mul_reg_n_101,
      O => \mul0_carry__4_i_2__2_n_0\
    );
\mul0_carry__4_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_85\,
      I1 => mul_reg_n_102,
      O => \mul0_carry__4_i_3__2_n_0\
    );
\mul0_carry__4_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_86\,
      I1 => mul_reg_n_103,
      O => \mul0_carry__4_i_4__2_n_0\
    );
\mul0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__4_n_0\,
      CO(3) => \mul0_carry__5_n_0\,
      CO(2) => \mul0_carry__5_n_1\,
      CO(1) => \mul0_carry__5_n_2\,
      CO(0) => \mul0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_79\,
      DI(2) => \mul_reg__0_n_80\,
      DI(1) => \mul_reg__0_n_81\,
      DI(0) => \mul_reg__0_n_82\,
      O(3 downto 0) => \mul_reg__2\(43 downto 40),
      S(3) => \mul0_carry__5_i_1__2_n_0\,
      S(2) => \mul0_carry__5_i_2__2_n_0\,
      S(1) => \mul0_carry__5_i_3__2_n_0\,
      S(0) => \mul0_carry__5_i_4__2_n_0\
    );
\mul0_carry__5_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_79\,
      I1 => mul_reg_n_96,
      O => \mul0_carry__5_i_1__2_n_0\
    );
\mul0_carry__5_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_80\,
      I1 => mul_reg_n_97,
      O => \mul0_carry__5_i_2__2_n_0\
    );
\mul0_carry__5_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_81\,
      I1 => mul_reg_n_98,
      O => \mul0_carry__5_i_3__2_n_0\
    );
\mul0_carry__5_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_82\,
      I1 => mul_reg_n_99,
      O => \mul0_carry__5_i_4__2_n_0\
    );
\mul0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__5_n_0\,
      CO(3) => \mul0_carry__6_n_0\,
      CO(2) => \mul0_carry__6_n_1\,
      CO(1) => \mul0_carry__6_n_2\,
      CO(0) => \mul0_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_75\,
      DI(2) => \mul_reg__0_n_76\,
      DI(1) => \mul_reg__0_n_77\,
      DI(0) => \mul_reg__0_n_78\,
      O(3 downto 0) => \mul_reg__2\(47 downto 44),
      S(3) => \mul0_carry__6_i_1__2_n_0\,
      S(2) => \mul0_carry__6_i_2__2_n_0\,
      S(1) => \mul0_carry__6_i_3__2_n_0\,
      S(0) => \mul0_carry__6_i_4__2_n_0\
    );
\mul0_carry__6_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_75\,
      I1 => mul_reg_n_92,
      O => \mul0_carry__6_i_1__2_n_0\
    );
\mul0_carry__6_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_76\,
      I1 => mul_reg_n_93,
      O => \mul0_carry__6_i_2__2_n_0\
    );
\mul0_carry__6_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_77\,
      I1 => mul_reg_n_94,
      O => \mul0_carry__6_i_3__2_n_0\
    );
\mul0_carry__6_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_78\,
      I1 => mul_reg_n_95,
      O => \mul0_carry__6_i_4__2_n_0\
    );
\mul0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__6_n_0\,
      CO(3) => \mul0_carry__7_n_0\,
      CO(2) => \mul0_carry__7_n_1\,
      CO(1) => \mul0_carry__7_n_2\,
      CO(0) => \mul0_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_71\,
      DI(2) => \mul_reg__0_n_72\,
      DI(1) => \mul_reg__0_n_73\,
      DI(0) => \mul_reg__0_n_74\,
      O(3 downto 0) => \mul_reg__2\(51 downto 48),
      S(3) => \mul0_carry__7_i_1__2_n_0\,
      S(2) => \mul0_carry__7_i_2__2_n_0\,
      S(1) => \mul0_carry__7_i_3__2_n_0\,
      S(0) => \mul0_carry__7_i_4__2_n_0\
    );
\mul0_carry__7_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_71\,
      I1 => mul_reg_n_88,
      O => \mul0_carry__7_i_1__2_n_0\
    );
\mul0_carry__7_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_72\,
      I1 => mul_reg_n_89,
      O => \mul0_carry__7_i_2__2_n_0\
    );
\mul0_carry__7_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_73\,
      I1 => mul_reg_n_90,
      O => \mul0_carry__7_i_3__2_n_0\
    );
\mul0_carry__7_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_74\,
      I1 => mul_reg_n_91,
      O => \mul0_carry__7_i_4__2_n_0\
    );
\mul0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__7_n_0\,
      CO(3) => \mul0_carry__8_n_0\,
      CO(2) => \mul0_carry__8_n_1\,
      CO(1) => \mul0_carry__8_n_2\,
      CO(0) => \mul0_carry__8_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_67\,
      DI(2) => \mul_reg__0_n_68\,
      DI(1) => \mul_reg__0_n_69\,
      DI(0) => \mul_reg__0_n_70\,
      O(3 downto 0) => \mul_reg__2\(55 downto 52),
      S(3) => \mul0_carry__8_i_1__2_n_0\,
      S(2) => \mul0_carry__8_i_2__2_n_0\,
      S(1) => \mul0_carry__8_i_3__2_n_0\,
      S(0) => \mul0_carry__8_i_4__2_n_0\
    );
\mul0_carry__8_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_67\,
      I1 => mul_reg_n_84,
      O => \mul0_carry__8_i_1__2_n_0\
    );
\mul0_carry__8_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_68\,
      I1 => mul_reg_n_85,
      O => \mul0_carry__8_i_2__2_n_0\
    );
\mul0_carry__8_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_69\,
      I1 => mul_reg_n_86,
      O => \mul0_carry__8_i_3__2_n_0\
    );
\mul0_carry__8_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_70\,
      I1 => mul_reg_n_87,
      O => \mul0_carry__8_i_4__2_n_0\
    );
\mul0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__8_n_0\,
      CO(3) => \mul0_carry__9_n_0\,
      CO(2) => \mul0_carry__9_n_1\,
      CO(1) => \mul0_carry__9_n_2\,
      CO(0) => \mul0_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_63\,
      DI(2) => \mul_reg__0_n_64\,
      DI(1) => \mul_reg__0_n_65\,
      DI(0) => \mul_reg__0_n_66\,
      O(3 downto 0) => \mul_reg__2\(59 downto 56),
      S(3) => \mul0_carry__9_i_1__2_n_0\,
      S(2) => \mul0_carry__9_i_2__2_n_0\,
      S(1) => \mul0_carry__9_i_3__2_n_0\,
      S(0) => \mul0_carry__9_i_4__2_n_0\
    );
\mul0_carry__9_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_63\,
      I1 => mul_reg_n_80,
      O => \mul0_carry__9_i_1__2_n_0\
    );
\mul0_carry__9_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_64\,
      I1 => mul_reg_n_81,
      O => \mul0_carry__9_i_2__2_n_0\
    );
\mul0_carry__9_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_65\,
      I1 => mul_reg_n_82,
      O => \mul0_carry__9_i_3__2_n_0\
    );
\mul0_carry__9_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_66\,
      I1 => mul_reg_n_83,
      O => \mul0_carry__9_i_4__2_n_0\
    );
\mul0_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_103\,
      I1 => \mul_reg__3\(2),
      O => \mul0_carry_i_1__2_n_0\
    );
\mul0_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_104\,
      I1 => \mul_reg__3\(1),
      O => \mul0_carry_i_2__2_n_0\
    );
\mul0_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_105\,
      I1 => \mul_reg__3\(0),
      O => \mul0_carry_i_3__2_n_0\
    );
mul_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => S_AXIS_TDATA(31),
      A(28) => S_AXIS_TDATA(31),
      A(27) => S_AXIS_TDATA(31),
      A(26) => S_AXIS_TDATA(31),
      A(25) => S_AXIS_TDATA(31),
      A(24) => S_AXIS_TDATA(31),
      A(23) => S_AXIS_TDATA(31),
      A(22) => S_AXIS_TDATA(31),
      A(21) => S_AXIS_TDATA(31),
      A(20) => S_AXIS_TDATA(31),
      A(19) => S_AXIS_TDATA(31),
      A(18) => S_AXIS_TDATA(31),
      A(17) => S_AXIS_TDATA(31),
      A(16) => S_AXIS_TDATA(31),
      A(15) => S_AXIS_TDATA(31),
      A(14 downto 0) => S_AXIS_TDATA(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => WBram_n_0,
      B(16) => WBram_n_0,
      B(15) => WBram_n_0,
      B(14) => WBram_n_0,
      B(13) => WBram_n_1,
      B(12) => WBram_n_2,
      B(11) => WBram_n_3,
      B(10) => WBram_n_4,
      B(9) => WBram_n_5,
      B(8) => WBram_n_6,
      B(7) => WBram_n_7,
      B(6) => WBram_n_8,
      B(5) => WBram_n_9,
      B(4) => WBram_n_10,
      B(3) => WBram_n_11,
      B(2) => WBram_n_12,
      B(1) => WBram_n_13,
      B(0) => WBram_n_14,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => S_AXIS_TVALID,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_mul_reg_OVERFLOW_UNCONNECTED,
      P(47) => mul_reg_n_58,
      P(46) => mul_reg_n_59,
      P(45) => mul_reg_n_60,
      P(44) => mul_reg_n_61,
      P(43) => mul_reg_n_62,
      P(42) => mul_reg_n_63,
      P(41) => mul_reg_n_64,
      P(40) => mul_reg_n_65,
      P(39) => mul_reg_n_66,
      P(38) => mul_reg_n_67,
      P(37) => mul_reg_n_68,
      P(36) => mul_reg_n_69,
      P(35) => mul_reg_n_70,
      P(34) => mul_reg_n_71,
      P(33) => mul_reg_n_72,
      P(32) => mul_reg_n_73,
      P(31) => mul_reg_n_74,
      P(30) => mul_reg_n_75,
      P(29) => mul_reg_n_76,
      P(28) => mul_reg_n_77,
      P(27) => mul_reg_n_78,
      P(26) => mul_reg_n_79,
      P(25) => mul_reg_n_80,
      P(24) => mul_reg_n_81,
      P(23) => mul_reg_n_82,
      P(22) => mul_reg_n_83,
      P(21) => mul_reg_n_84,
      P(20) => mul_reg_n_85,
      P(19) => mul_reg_n_86,
      P(18) => mul_reg_n_87,
      P(17) => mul_reg_n_88,
      P(16) => mul_reg_n_89,
      P(15) => mul_reg_n_90,
      P(14) => mul_reg_n_91,
      P(13) => mul_reg_n_92,
      P(12) => mul_reg_n_93,
      P(11) => mul_reg_n_94,
      P(10) => mul_reg_n_95,
      P(9) => mul_reg_n_96,
      P(8) => mul_reg_n_97,
      P(7) => mul_reg_n_98,
      P(6) => mul_reg_n_99,
      P(5) => mul_reg_n_100,
      P(4) => mul_reg_n_101,
      P(3) => mul_reg_n_102,
      P(2) => mul_reg_n_103,
      P(1) => mul_reg_n_104,
      P(0) => mul_reg_n_105,
      PATTERNBDETECT => NLW_mul_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mul0_n_106,
      PCIN(46) => mul0_n_107,
      PCIN(45) => mul0_n_108,
      PCIN(44) => mul0_n_109,
      PCIN(43) => mul0_n_110,
      PCIN(42) => mul0_n_111,
      PCIN(41) => mul0_n_112,
      PCIN(40) => mul0_n_113,
      PCIN(39) => mul0_n_114,
      PCIN(38) => mul0_n_115,
      PCIN(37) => mul0_n_116,
      PCIN(36) => mul0_n_117,
      PCIN(35) => mul0_n_118,
      PCIN(34) => mul0_n_119,
      PCIN(33) => mul0_n_120,
      PCIN(32) => mul0_n_121,
      PCIN(31) => mul0_n_122,
      PCIN(30) => mul0_n_123,
      PCIN(29) => mul0_n_124,
      PCIN(28) => mul0_n_125,
      PCIN(27) => mul0_n_126,
      PCIN(26) => mul0_n_127,
      PCIN(25) => mul0_n_128,
      PCIN(24) => mul0_n_129,
      PCIN(23) => mul0_n_130,
      PCIN(22) => mul0_n_131,
      PCIN(21) => mul0_n_132,
      PCIN(20) => mul0_n_133,
      PCIN(19) => mul0_n_134,
      PCIN(18) => mul0_n_135,
      PCIN(17) => mul0_n_136,
      PCIN(16) => mul0_n_137,
      PCIN(15) => mul0_n_138,
      PCIN(14) => mul0_n_139,
      PCIN(13) => mul0_n_140,
      PCIN(12) => mul0_n_141,
      PCIN(11) => mul0_n_142,
      PCIN(10) => mul0_n_143,
      PCIN(9) => mul0_n_144,
      PCIN(8) => mul0_n_145,
      PCIN(7) => mul0_n_146,
      PCIN(6) => mul0_n_147,
      PCIN(5) => mul0_n_148,
      PCIN(4) => mul0_n_149,
      PCIN(3) => mul0_n_150,
      PCIN(2) => mul0_n_151,
      PCIN(1) => mul0_n_152,
      PCIN(0) => mul0_n_153,
      PCOUT(47 downto 0) => NLW_mul_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTP,
      UNDERFLOW => NLW_mul_reg_UNDERFLOW_UNCONNECTED
    );
\mul_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_105,
      Q => \mul_reg__3\(0),
      R => RSTP
    );
\mul_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_105\,
      Q => \mul_reg[0]__0_n_0\,
      R => RSTP
    );
\mul_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_95,
      Q => \mul_reg__3\(10),
      R => RSTP
    );
\mul_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_95\,
      Q => \mul_reg[10]__0_n_0\,
      R => RSTP
    );
\mul_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_94,
      Q => \mul_reg__3\(11),
      R => RSTP
    );
\mul_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_94\,
      Q => \mul_reg[11]__0_n_0\,
      R => RSTP
    );
\mul_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_93,
      Q => \mul_reg__3\(12),
      R => RSTP
    );
\mul_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_93\,
      Q => \mul_reg[12]__0_n_0\,
      R => RSTP
    );
\mul_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_92,
      Q => \mul_reg__3\(13),
      R => RSTP
    );
\mul_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_92\,
      Q => \mul_reg[13]__0_n_0\,
      R => RSTP
    );
\mul_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_91,
      Q => \mul_reg__3\(14),
      R => RSTP
    );
\mul_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_91\,
      Q => \mul_reg[14]__0_n_0\,
      R => RSTP
    );
\mul_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_90,
      Q => \mul_reg__3\(15),
      R => RSTP
    );
\mul_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_90\,
      Q => \mul_reg[15]__0_n_0\,
      R => RSTP
    );
\mul_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_89,
      Q => \mul_reg__3\(16),
      R => RSTP
    );
\mul_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_89\,
      Q => \mul_reg[16]__0_n_0\,
      R => RSTP
    );
\mul_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_104,
      Q => \mul_reg__3\(1),
      R => RSTP
    );
\mul_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_104\,
      Q => \mul_reg[1]__0_n_0\,
      R => RSTP
    );
\mul_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_103,
      Q => \mul_reg__3\(2),
      R => RSTP
    );
\mul_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_103\,
      Q => \mul_reg[2]__0_n_0\,
      R => RSTP
    );
\mul_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_102,
      Q => \mul_reg__3\(3),
      R => RSTP
    );
\mul_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_102\,
      Q => \mul_reg[3]__0_n_0\,
      R => RSTP
    );
\mul_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_101,
      Q => \mul_reg__3\(4),
      R => RSTP
    );
\mul_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_101\,
      Q => \mul_reg[4]__0_n_0\,
      R => RSTP
    );
\mul_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_100,
      Q => \mul_reg__3\(5),
      R => RSTP
    );
\mul_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_100\,
      Q => \mul_reg[5]__0_n_0\,
      R => RSTP
    );
\mul_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_99,
      Q => \mul_reg__3\(6),
      R => RSTP
    );
\mul_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_99\,
      Q => \mul_reg[6]__0_n_0\,
      R => RSTP
    );
\mul_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_98,
      Q => \mul_reg__3\(7),
      R => RSTP
    );
\mul_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_98\,
      Q => \mul_reg[7]__0_n_0\,
      R => RSTP
    );
\mul_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_97,
      Q => \mul_reg__3\(8),
      R => RSTP
    );
\mul_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_97\,
      Q => \mul_reg[8]__0_n_0\,
      R => RSTP
    );
\mul_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_96,
      Q => \mul_reg__3\(9),
      R => RSTP
    );
\mul_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_96\,
      Q => \mul_reg[9]__0_n_0\,
      R => RSTP
    );
\mul_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => S_AXIS_TDATA(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_mul_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => WBram_n_0,
      B(16) => WBram_n_0,
      B(15) => WBram_n_0,
      B(14) => WBram_n_0,
      B(13) => WBram_n_1,
      B(12) => WBram_n_2,
      B(11) => WBram_n_3,
      B(10) => WBram_n_4,
      B(9) => WBram_n_5,
      B(8) => WBram_n_6,
      B(7) => WBram_n_7,
      B(6) => WBram_n_8,
      B(5) => WBram_n_9,
      B(4) => WBram_n_10,
      B(3) => WBram_n_11,
      B(2) => WBram_n_12,
      B(1) => WBram_n_13,
      B(0) => WBram_n_14,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_mul_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_mul_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_mul_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => S_AXIS_TVALID,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_mul_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_mul_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \mul_reg__0_n_58\,
      P(46) => \mul_reg__0_n_59\,
      P(45) => \mul_reg__0_n_60\,
      P(44) => \mul_reg__0_n_61\,
      P(43) => \mul_reg__0_n_62\,
      P(42) => \mul_reg__0_n_63\,
      P(41) => \mul_reg__0_n_64\,
      P(40) => \mul_reg__0_n_65\,
      P(39) => \mul_reg__0_n_66\,
      P(38) => \mul_reg__0_n_67\,
      P(37) => \mul_reg__0_n_68\,
      P(36) => \mul_reg__0_n_69\,
      P(35) => \mul_reg__0_n_70\,
      P(34) => \mul_reg__0_n_71\,
      P(33) => \mul_reg__0_n_72\,
      P(32) => \mul_reg__0_n_73\,
      P(31) => \mul_reg__0_n_74\,
      P(30) => \mul_reg__0_n_75\,
      P(29) => \mul_reg__0_n_76\,
      P(28) => \mul_reg__0_n_77\,
      P(27) => \mul_reg__0_n_78\,
      P(26) => \mul_reg__0_n_79\,
      P(25) => \mul_reg__0_n_80\,
      P(24) => \mul_reg__0_n_81\,
      P(23) => \mul_reg__0_n_82\,
      P(22) => \mul_reg__0_n_83\,
      P(21) => \mul_reg__0_n_84\,
      P(20) => \mul_reg__0_n_85\,
      P(19) => \mul_reg__0_n_86\,
      P(18) => \mul_reg__0_n_87\,
      P(17) => \mul_reg__0_n_88\,
      P(16) => \mul_reg__0_n_89\,
      P(15) => \mul_reg__0_n_90\,
      P(14) => \mul_reg__0_n_91\,
      P(13) => \mul_reg__0_n_92\,
      P(12) => \mul_reg__0_n_93\,
      P(11) => \mul_reg__0_n_94\,
      P(10) => \mul_reg__0_n_95\,
      P(9) => \mul_reg__0_n_96\,
      P(8) => \mul_reg__0_n_97\,
      P(7) => \mul_reg__0_n_98\,
      P(6) => \mul_reg__0_n_99\,
      P(5) => \mul_reg__0_n_100\,
      P(4) => \mul_reg__0_n_101\,
      P(3) => \mul_reg__0_n_102\,
      P(2) => \mul_reg__0_n_103\,
      P(1) => \mul_reg__0_n_104\,
      P(0) => \mul_reg__0_n_105\,
      PATTERNBDETECT => \NLW_mul_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_mul_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \mul0__0_n_106\,
      PCIN(46) => \mul0__0_n_107\,
      PCIN(45) => \mul0__0_n_108\,
      PCIN(44) => \mul0__0_n_109\,
      PCIN(43) => \mul0__0_n_110\,
      PCIN(42) => \mul0__0_n_111\,
      PCIN(41) => \mul0__0_n_112\,
      PCIN(40) => \mul0__0_n_113\,
      PCIN(39) => \mul0__0_n_114\,
      PCIN(38) => \mul0__0_n_115\,
      PCIN(37) => \mul0__0_n_116\,
      PCIN(36) => \mul0__0_n_117\,
      PCIN(35) => \mul0__0_n_118\,
      PCIN(34) => \mul0__0_n_119\,
      PCIN(33) => \mul0__0_n_120\,
      PCIN(32) => \mul0__0_n_121\,
      PCIN(31) => \mul0__0_n_122\,
      PCIN(30) => \mul0__0_n_123\,
      PCIN(29) => \mul0__0_n_124\,
      PCIN(28) => \mul0__0_n_125\,
      PCIN(27) => \mul0__0_n_126\,
      PCIN(26) => \mul0__0_n_127\,
      PCIN(25) => \mul0__0_n_128\,
      PCIN(24) => \mul0__0_n_129\,
      PCIN(23) => \mul0__0_n_130\,
      PCIN(22) => \mul0__0_n_131\,
      PCIN(21) => \mul0__0_n_132\,
      PCIN(20) => \mul0__0_n_133\,
      PCIN(19) => \mul0__0_n_134\,
      PCIN(18) => \mul0__0_n_135\,
      PCIN(17) => \mul0__0_n_136\,
      PCIN(16) => \mul0__0_n_137\,
      PCIN(15) => \mul0__0_n_138\,
      PCIN(14) => \mul0__0_n_139\,
      PCIN(13) => \mul0__0_n_140\,
      PCIN(12) => \mul0__0_n_141\,
      PCIN(11) => \mul0__0_n_142\,
      PCIN(10) => \mul0__0_n_143\,
      PCIN(9) => \mul0__0_n_144\,
      PCIN(8) => \mul0__0_n_145\,
      PCIN(7) => \mul0__0_n_146\,
      PCIN(6) => \mul0__0_n_147\,
      PCIN(5) => \mul0__0_n_148\,
      PCIN(4) => \mul0__0_n_149\,
      PCIN(3) => \mul0__0_n_150\,
      PCIN(2) => \mul0__0_n_151\,
      PCIN(1) => \mul0__0_n_152\,
      PCIN(0) => \mul0__0_n_153\,
      PCOUT(47 downto 0) => \NLW_mul_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTP,
      UNDERFLOW => \NLW_mul_reg__0_UNDERFLOW_UNCONNECTED\
    );
\outNeuron[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[16]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[0]_i_1__2_n_0\
    );
\outNeuron[10]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[26]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[10]_i_1__2_n_0\
    );
\outNeuron[11]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[27]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[11]_i_1__2_n_0\
    );
\outNeuron[12]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[28]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[12]_i_1__2_n_0\
    );
\outNeuron[13]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[29]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[13]_i_1__2_n_0\
    );
\outNeuron[14]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[30]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[14]_i_1__2_n_0\
    );
\outNeuron[15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[31]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[15]_i_1__2_n_0\
    );
\outNeuron[16]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[32]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[16]_i_1__2_n_0\
    );
\outNeuron[17]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[33]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[17]_i_1__2_n_0\
    );
\outNeuron[18]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[34]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[18]_i_1__2_n_0\
    );
\outNeuron[19]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[35]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[19]_i_1__2_n_0\
    );
\outNeuron[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[17]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[1]_i_1__2_n_0\
    );
\outNeuron[20]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[36]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[20]_i_1__2_n_0\
    );
\outNeuron[21]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[37]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[21]_i_1__2_n_0\
    );
\outNeuron[22]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[38]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[22]_i_1__2_n_0\
    );
\outNeuron[23]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[39]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[23]_i_1__2_n_0\
    );
\outNeuron[24]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[40]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[24]_i_1__2_n_0\
    );
\outNeuron[25]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[41]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[25]_i_1__2_n_0\
    );
\outNeuron[26]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[42]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[26]_i_1__2_n_0\
    );
\outNeuron[27]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[43]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[27]_i_1__2_n_0\
    );
\outNeuron[28]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[44]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[28]_i_1__2_n_0\
    );
\outNeuron[29]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[45]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[29]_i_1__2_n_0\
    );
\outNeuron[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[18]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[2]_i_1__2_n_0\
    );
\outNeuron[30]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \outNeuron[30]_i_3__2_n_0\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron[30]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[46]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[30]_i_2__2_n_0\
    );
\outNeuron[30]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[61]\,
      I1 => \sum_reg_n_0_[60]\,
      I2 => \sum_reg_n_0_[59]\,
      I3 => \sum_reg_n_0_[58]\,
      I4 => \outNeuron[30]_i_4__2_n_0\,
      I5 => \outNeuron[30]_i_5__2_n_0\,
      O => \outNeuron[30]_i_3__2_n_0\
    );
\outNeuron[30]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[47]\,
      I1 => \sum_reg_n_0_[48]\,
      I2 => \sum_reg_n_0_[49]\,
      I3 => \sum_reg_n_0_[63]\,
      I4 => \sum_reg_n_0_[62]\,
      O => \outNeuron[30]_i_4__2_n_0\
    );
\outNeuron[30]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[54]\,
      I1 => \sum_reg_n_0_[55]\,
      I2 => \sum_reg_n_0_[56]\,
      I3 => \sum_reg_n_0_[57]\,
      I4 => \outNeuron[30]_i_6__2_n_0\,
      O => \outNeuron[30]_i_5__2_n_0\
    );
\outNeuron[30]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[53]\,
      I1 => \sum_reg_n_0_[52]\,
      I2 => \sum_reg_n_0_[51]\,
      I3 => \sum_reg_n_0_[50]\,
      O => \outNeuron[30]_i_6__2_n_0\
    );
\outNeuron[31]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \sum_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[47]\,
      I2 => \outNeuron[30]_i_3__2_n_0\,
      O => \outNeuron[31]_i_1__2_n_0\
    );
\outNeuron[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[19]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[3]_i_1__2_n_0\
    );
\outNeuron[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[20]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[4]_i_1__2_n_0\
    );
\outNeuron[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[21]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[5]_i_1__2_n_0\
    );
\outNeuron[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[22]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[6]_i_1__2_n_0\
    );
\outNeuron[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[23]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[7]_i_1__2_n_0\
    );
\outNeuron[8]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[24]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[8]_i_1__2_n_0\
    );
\outNeuron[9]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[25]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[9]_i_1__2_n_0\
    );
\outNeuron_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[0]_i_1__2_n_0\,
      Q => D(0),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[10]_i_1__2_n_0\,
      Q => D(10),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[11]_i_1__2_n_0\,
      Q => D(11),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[12]_i_1__2_n_0\,
      Q => D(12),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[13]_i_1__2_n_0\,
      Q => D(13),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[14]_i_1__2_n_0\,
      Q => D(14),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[15]_i_1__2_n_0\,
      Q => D(15),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[16]_i_1__2_n_0\,
      Q => D(16),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[17]_i_1__2_n_0\,
      Q => D(17),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[18]_i_1__2_n_0\,
      Q => D(18),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[19]_i_1__2_n_0\,
      Q => D(19),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[1]_i_1__2_n_0\,
      Q => D(1),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[20]_i_1__2_n_0\,
      Q => D(20),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[21]_i_1__2_n_0\,
      Q => D(21),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[22]_i_1__2_n_0\,
      Q => D(22),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[23]_i_1__2_n_0\,
      Q => D(23),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[24]_i_1__2_n_0\,
      Q => D(24),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[25]_i_1__2_n_0\,
      Q => D(25),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[26]_i_1__2_n_0\,
      Q => D(26),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[27]_i_1__2_n_0\,
      Q => D(27),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[28]_i_1__2_n_0\,
      Q => D(28),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[29]_i_1__2_n_0\,
      Q => D(29),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[2]_i_1__2_n_0\,
      Q => D(2),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[30]_i_2__2_n_0\,
      Q => D(30),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[31]_i_1__2_n_0\,
      Q => D(31),
      R => '0'
    );
\outNeuron_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[3]_i_1__2_n_0\,
      Q => D(3),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[4]_i_1__2_n_0\,
      Q => D(4),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[5]_i_1__2_n_0\,
      Q => D(5),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[6]_i_1__2_n_0\,
      Q => D(6),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[7]_i_1__2_n_0\,
      Q => D(7),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[8]_i_1__2_n_0\,
      Q => D(8),
      S => \outNeuron[30]_i_1__2_n_0\
    );
\outNeuron_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[9]_i_1__2_n_0\,
      Q => D(9),
      S => \outNeuron[30]_i_1__2_n_0\
    );
outvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => sigValid_reg_n_0,
      Q => outvalid_reg_n_0,
      R => '0'
    );
\raddr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \p_0_in__4\(0)
    );
\raddr[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      O => \p_0_in__4\(1)
    );
\raddr[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      I2 => raddr_reg(2),
      O => \p_0_in__4\(2)
    );
\raddr[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => raddr_reg(2),
      I1 => raddr_reg(1),
      I2 => raddr_reg(0),
      I3 => raddr_reg(3),
      O => \p_0_in__4\(3)
    );
\raddr[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => raddr_reg(3),
      I1 => raddr_reg(0),
      I2 => raddr_reg(1),
      I3 => raddr_reg(2),
      I4 => \raddr_reg__0\(4),
      O => \p_0_in__4\(4)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => S_AXIS_TVALID,
      D => \p_0_in__4\(0),
      Q => raddr_reg(0),
      R => \sum[62]_i_1__1_n_0\
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => S_AXIS_TVALID,
      D => \p_0_in__4\(1),
      Q => raddr_reg(1),
      R => \sum[62]_i_1__1_n_0\
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => S_AXIS_TVALID,
      D => \p_0_in__4\(2),
      Q => raddr_reg(2),
      R => \sum[62]_i_1__1_n_0\
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => S_AXIS_TVALID,
      D => \p_0_in__4\(3),
      Q => raddr_reg(3),
      R => \sum[62]_i_1__1_n_0\
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => S_AXIS_TVALID,
      D => \p_0_in__4\(4),
      Q => \raddr_reg__0\(4),
      R => \sum[62]_i_1__1_n_0\
    );
\sigValid_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => raddr_reg(2),
      I1 => raddr_reg(1),
      I2 => muxValid_f,
      I3 => raddr_reg(0),
      I4 => \raddr_reg__0\(4),
      I5 => raddr_reg(3),
      O => \^raddr_reg[2]_0\
    );
sigValid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \^raddr_reg[2]_0\,
      Q => sigValid_reg_n_0,
      R => '0'
    );
\sum[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => accumulateSum_carry_n_7,
      I3 => biasSum_carry_n_7,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[0]_i_1__2_n_0\
    );
\sum[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__1_n_5\,
      I3 => \biasSum_carry__1_n_5\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[10]_i_1__2_n_0\
    );
\sum[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__1_n_4\,
      I3 => \biasSum_carry__1_n_4\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[11]_i_1__2_n_0\
    );
\sum[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__2_n_7\,
      I3 => \biasSum_carry__2_n_7\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[12]_i_1__2_n_0\
    );
\sum[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__2_n_6\,
      I3 => \biasSum_carry__2_n_6\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[13]_i_1__2_n_0\
    );
\sum[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__2_n_5\,
      I3 => \biasSum_carry__2_n_5\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[14]_i_1__2_n_0\
    );
\sum[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__2_n_4\,
      I3 => \biasSum_carry__2_n_4\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[15]_i_1__2_n_0\
    );
\sum[16]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__3_n_7\,
      I3 => \biasSum_carry__3_n_7\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[16]_i_1__2_n_0\
    );
\sum[17]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__3_n_6\,
      I3 => \biasSum_carry__3_n_6\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[17]_i_1__2_n_0\
    );
\sum[18]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__3_n_5\,
      I3 => \biasSum_carry__3_n_5\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[18]_i_1__2_n_0\
    );
\sum[19]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__3_n_4\,
      I3 => \biasSum_carry__3_n_4\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[19]_i_1__2_n_0\
    );
\sum[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => accumulateSum_carry_n_6,
      I3 => biasSum_carry_n_6,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[1]_i_1__2_n_0\
    );
\sum[20]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__4_n_7\,
      I3 => \biasSum_carry__4_n_7\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[20]_i_1__2_n_0\
    );
\sum[21]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__4_n_6\,
      I3 => \biasSum_carry__4_n_6\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[21]_i_1__2_n_0\
    );
\sum[22]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__4_n_5\,
      I3 => \biasSum_carry__4_n_5\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[22]_i_1__2_n_0\
    );
\sum[23]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__4_n_4\,
      I3 => \biasSum_carry__4_n_4\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[23]_i_1__2_n_0\
    );
\sum[24]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__5_n_7\,
      I3 => \biasSum_carry__5_n_7\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[24]_i_1__2_n_0\
    );
\sum[25]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__5_n_6\,
      I3 => \biasSum_carry__5_n_6\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[25]_i_1__2_n_0\
    );
\sum[26]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__5_n_5\,
      I3 => \biasSum_carry__5_n_5\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[26]_i_1__2_n_0\
    );
\sum[27]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__5_n_4\,
      I3 => \biasSum_carry__5_n_4\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[27]_i_1__2_n_0\
    );
\sum[28]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__6_n_7\,
      I3 => \biasSum_carry__6_n_7\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[28]_i_1__2_n_0\
    );
\sum[29]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__6_n_6\,
      I3 => \biasSum_carry__6_n_6\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[29]_i_1__2_n_0\
    );
\sum[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => accumulateSum_carry_n_5,
      I3 => biasSum_carry_n_5,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[2]_i_1__2_n_0\
    );
\sum[30]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__6_n_5\,
      I3 => \biasSum_carry__6_n_5\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[30]_i_1__2_n_0\
    );
\sum[31]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__6_n_4\,
      I3 => \biasSum_carry__6_n_4\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[31]_i_1__2_n_0\
    );
\sum[32]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__7_n_7\,
      I3 => \biasSum_carry__7_n_7\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[32]_i_1__2_n_0\
    );
\sum[33]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__7_n_6\,
      I3 => \biasSum_carry__7_n_6\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[33]_i_1__2_n_0\
    );
\sum[34]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__7_n_5\,
      I3 => \biasSum_carry__7_n_5\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[34]_i_1__2_n_0\
    );
\sum[35]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__7_n_4\,
      I3 => \biasSum_carry__7_n_4\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[35]_i_1__2_n_0\
    );
\sum[36]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__8_n_7\,
      I3 => \biasSum_carry__8_n_7\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[36]_i_1__2_n_0\
    );
\sum[37]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__8_n_6\,
      I3 => \biasSum_carry__8_n_6\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[37]_i_1__2_n_0\
    );
\sum[38]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__8_n_5\,
      I3 => \biasSum_carry__8_n_5\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[38]_i_1__2_n_0\
    );
\sum[39]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__8_n_4\,
      I3 => \biasSum_carry__8_n_4\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[39]_i_1__2_n_0\
    );
\sum[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => accumulateSum_carry_n_4,
      I3 => biasSum_carry_n_4,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[3]_i_1__2_n_0\
    );
\sum[40]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__9_n_7\,
      I3 => \biasSum_carry__9_n_7\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[40]_i_1__2_n_0\
    );
\sum[41]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__9_n_6\,
      I3 => \biasSum_carry__9_n_6\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[41]_i_1__2_n_0\
    );
\sum[42]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__9_n_5\,
      I3 => \biasSum_carry__9_n_5\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[42]_i_1__2_n_0\
    );
\sum[43]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__9_n_4\,
      I3 => \biasSum_carry__9_n_4\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[43]_i_1__2_n_0\
    );
\sum[44]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__10_n_7\,
      I3 => \biasSum_carry__10_n_7\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[44]_i_1__2_n_0\
    );
\sum[45]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__10_n_6\,
      I3 => \biasSum_carry__10_n_6\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[45]_i_1__2_n_0\
    );
\sum[46]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__10_n_5\,
      I3 => \biasSum_carry__10_n_5\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[46]_i_1__2_n_0\
    );
\sum[47]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__10_n_4\,
      I3 => \biasSum_carry__10_n_4\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[47]_i_1__2_n_0\
    );
\sum[48]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__11_n_7\,
      I3 => \biasSum_carry__11_n_7\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[48]_i_1__2_n_0\
    );
\sum[49]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__11_n_6\,
      I3 => \biasSum_carry__11_n_6\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[49]_i_1__2_n_0\
    );
\sum[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__0_n_7\,
      I3 => \biasSum_carry__0_n_7\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[4]_i_1__2_n_0\
    );
\sum[50]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__11_n_5\,
      I3 => \biasSum_carry__11_n_5\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[50]_i_1__2_n_0\
    );
\sum[51]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__11_n_4\,
      I3 => \biasSum_carry__11_n_4\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[51]_i_1__2_n_0\
    );
\sum[52]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__12_n_7\,
      I3 => \biasSum_carry__12_n_7\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[52]_i_1__2_n_0\
    );
\sum[53]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__12_n_6\,
      I3 => \biasSum_carry__12_n_6\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[53]_i_1__2_n_0\
    );
\sum[54]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__12_n_5\,
      I3 => \biasSum_carry__12_n_5\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[54]_i_1__2_n_0\
    );
\sum[55]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__12_n_4\,
      I3 => \biasSum_carry__12_n_4\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[55]_i_1__2_n_0\
    );
\sum[56]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__13_n_7\,
      I3 => \biasSum_carry__13_n_7\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[56]_i_1__2_n_0\
    );
\sum[57]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__13_n_6\,
      I3 => \biasSum_carry__13_n_6\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[57]_i_1__2_n_0\
    );
\sum[58]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__13_n_5\,
      I3 => \biasSum_carry__13_n_5\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[58]_i_1__2_n_0\
    );
\sum[59]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__13_n_4\,
      I3 => \biasSum_carry__13_n_4\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[59]_i_1__2_n_0\
    );
\sum[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__0_n_6\,
      I3 => \biasSum_carry__0_n_6\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[5]_i_1__2_n_0\
    );
\sum[60]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__14_n_7\,
      I3 => \biasSum_carry__14_n_7\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[60]_i_1__2_n_0\
    );
\sum[61]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__14_n_6\,
      I3 => \biasSum_carry__14_n_6\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[61]_i_1__2_n_0\
    );
\sum[62]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => outvalid_reg_n_0,
      I1 => S_AXI_ARESETN,
      O => \sum[62]_i_1__1_n_0\
    );
\sum[62]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__14_n_5\,
      I3 => \biasSum_carry__14_n_5\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[62]_i_3__2_n_0\
    );
\sum[62]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004F00400040"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \biasSum_carry__14_n_4\,
      I2 => \^raddr_reg[2]_0\,
      I3 => \sum_reg_n_0_[63]\,
      I4 => \mul_reg__1\(63),
      I5 => \accumulateSum_carry__14_n_4\,
      O => \sum[62]_i_4__2_n_0\
    );
\sum[62]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
        port map (
      I0 => \accumulateSum_carry__14_n_4\,
      I1 => \mul_reg__1\(63),
      I2 => \sum_reg_n_0_[63]\,
      I3 => \^raddr_reg[2]_0\,
      O => \sum[62]_i_5__2_n_0\
    );
\sum[62]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \^raddr_reg[2]_0\,
      I1 => \biasSum_carry__14_n_4\,
      I2 => \bias_reg_n_0_[63]\,
      I3 => \sum_reg_n_0_[63]\,
      O => \sum[62]_i_6__2_n_0\
    );
\sum[63]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B800AA00B800"
    )
        port map (
      I0 => \sum[63]_i_2__2_n_0\,
      I1 => mult_valid,
      I2 => \sum_reg_n_0_[63]\,
      I3 => \sum[63]_i_3__8_n_0\,
      I4 => \^raddr_reg[2]_0\,
      I5 => \sum[63]_i_4__1_n_0\,
      O => \sum[63]_i_1__2_n_0\
    );
\sum[63]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF8FEF8FE080E08"
    )
        port map (
      I0 => \mul_reg__1\(63),
      I1 => \accumulateSum_carry__14_n_4\,
      I2 => \^raddr_reg[2]_0\,
      I3 => \sum_reg_n_0_[63]\,
      I4 => \bias_reg_n_0_[63]\,
      I5 => \biasSum_carry__14_n_4\,
      O => \sum[63]_i_2__2_n_0\
    );
\sum[63]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_ARESETN,
      I1 => outvalid_reg_n_0,
      O => \sum[63]_i_3__8_n_0\
    );
\sum[63]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \sum_reg_n_0_[63]\,
      I1 => \bias_reg_n_0_[63]\,
      I2 => \biasSum_carry__14_n_4\,
      O => \sum[63]_i_4__1_n_0\
    );
\sum[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__0_n_5\,
      I3 => \biasSum_carry__0_n_5\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[6]_i_1__2_n_0\
    );
\sum[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__0_n_4\,
      I3 => \biasSum_carry__0_n_4\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[7]_i_1__2_n_0\
    );
\sum[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__1_n_7\,
      I3 => \biasSum_carry__1_n_7\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[8]_i_1__2_n_0\
    );
\sum[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__2_n_0\,
      I1 => \sum[62]_i_5__2_n_0\,
      I2 => \accumulateSum_carry__1_n_6\,
      I3 => \biasSum_carry__1_n_6\,
      I4 => \sum[62]_i_6__2_n_0\,
      O => \sum[9]_i_1__2_n_0\
    );
\sum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[0]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[0]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[10]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[10]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[11]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[11]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[12]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[12]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[13]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[13]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[14]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[14]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[15]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[15]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[16]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[16]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[17]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[17]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[18]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[18]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[19]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[19]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[1]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[1]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[20]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[20]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[21]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[21]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[22]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[22]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[23]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[23]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[24]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[24]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[25]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[25]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[26]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[26]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[27]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[27]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[28]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[28]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[29]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[29]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[2]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[2]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[30]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[30]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[31]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[31]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[32]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[32]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[33]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[33]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[34]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[34]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[35]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[35]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[36]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[36]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[37]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[37]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[38]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[38]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[39]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[39]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[3]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[3]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[40]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[40]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[41]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[41]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[42]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[42]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[43]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[43]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[44]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[44]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[45]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[45]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[46]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[46]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[47]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[47]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[48]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[48]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[49]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[49]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[4]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[4]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[50]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[50]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[51]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[51]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[52]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[52]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[53]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[53]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[54]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[54]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[55]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[55]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[56]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[56]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[57]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[57]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[58]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[58]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[59]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[59]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[5]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[5]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[60]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[60]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[61]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[61]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[62]_i_3__2_n_0\,
      Q => \sum_reg_n_0_[62]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \sum[63]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[63]\,
      R => '0'
    );
\sum_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[6]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[6]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[7]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[7]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[8]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[8]\,
      R => \sum[62]_i_1__1_n_0\
    );
\sum_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum_reg[62]_0\,
      D => \sum[9]_i_1__2_n_0\,
      Q => \sum_reg_n_0_[9]\,
      R => \sum[62]_i_1__1_n_0\
    );
\waddr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      O => \p_0_in__8\(0)
    );
\waddr[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[1]\,
      O => \p_0_in__8\(1)
    );
\waddr[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[1]\,
      I2 => \waddr_reg_n_0_[2]\,
      O => \p_0_in__8\(2)
    );
\waddr[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[1]\,
      I2 => \waddr_reg_n_0_[0]\,
      I3 => \waddr_reg_n_0_[3]\,
      O => \p_0_in__8\(3)
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \waddr_reg[3]_0\(0),
      D => \p_0_in__8\(0),
      Q => \waddr_reg_n_0_[0]\,
      R => rst
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \waddr_reg[3]_0\(0),
      D => \p_0_in__8\(1),
      Q => \waddr_reg_n_0_[1]\,
      R => rst
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \waddr_reg[3]_0\(0),
      D => \p_0_in__8\(2),
      Q => \waddr_reg_n_0_[2]\,
      R => rst
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \waddr_reg[3]_0\(0),
      D => \p_0_in__8\(3),
      Q => \waddr_reg_n_0_[3]\,
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized3\ is
  port (
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    mult_valid : out STD_LOGIC;
    muxValid_f : out STD_LOGIC;
    RSTP : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    outvalid_reg_0 : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wen : in STD_LOGIC;
    \mul0__0_0\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    \waddr_reg[0]_0\ : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mul0__0_1\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    S_AXI_ARESETN : in STD_LOGIC;
    outLayer2Data : in STD_LOGIC;
    FSM_sequential_state2_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[63]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized3\ : entity is "neuron";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized3\ is
  signal \^addrd\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rstp\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_1__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_2__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_3__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_4__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_1__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_2__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_3__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_4__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_1__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_2__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_3__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_4__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_1__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_2__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_3__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_4__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_1__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_2__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_3__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_4__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_4__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_1__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_2__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_3__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_4__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_1__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_2__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_3__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_4__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_1__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_2__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_3__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_4__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_1__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_2__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_3__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_4__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_1__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_2__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_3__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_4__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_1__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_2__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_3__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_4__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_1__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_2__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_3__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_4__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_1__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_2__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_3__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_4__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry_i_4__3_n_0\ : STD_LOGIC;
  signal accumulateSum_carry_n_0 : STD_LOGIC;
  signal accumulateSum_carry_n_1 : STD_LOGIC;
  signal accumulateSum_carry_n_2 : STD_LOGIC;
  signal accumulateSum_carry_n_3 : STD_LOGIC;
  signal accumulateSum_carry_n_4 : STD_LOGIC;
  signal accumulateSum_carry_n_5 : STD_LOGIC;
  signal accumulateSum_carry_n_6 : STD_LOGIC;
  signal accumulateSum_carry_n_7 : STD_LOGIC;
  signal \biasSum_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_n_1\ : STD_LOGIC;
  signal \biasSum_carry__0_n_2\ : STD_LOGIC;
  signal \biasSum_carry__0_n_3\ : STD_LOGIC;
  signal \biasSum_carry__0_n_4\ : STD_LOGIC;
  signal \biasSum_carry__0_n_5\ : STD_LOGIC;
  signal \biasSum_carry__0_n_6\ : STD_LOGIC;
  signal \biasSum_carry__0_n_7\ : STD_LOGIC;
  signal \biasSum_carry__10_i_1__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_2__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_3__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_4__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_n_1\ : STD_LOGIC;
  signal \biasSum_carry__10_n_2\ : STD_LOGIC;
  signal \biasSum_carry__10_n_3\ : STD_LOGIC;
  signal \biasSum_carry__10_n_4\ : STD_LOGIC;
  signal \biasSum_carry__10_n_5\ : STD_LOGIC;
  signal \biasSum_carry__10_n_6\ : STD_LOGIC;
  signal \biasSum_carry__10_n_7\ : STD_LOGIC;
  signal \biasSum_carry__11_i_1__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_2__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_3__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_4__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_n_1\ : STD_LOGIC;
  signal \biasSum_carry__11_n_2\ : STD_LOGIC;
  signal \biasSum_carry__11_n_3\ : STD_LOGIC;
  signal \biasSum_carry__11_n_4\ : STD_LOGIC;
  signal \biasSum_carry__11_n_5\ : STD_LOGIC;
  signal \biasSum_carry__11_n_6\ : STD_LOGIC;
  signal \biasSum_carry__11_n_7\ : STD_LOGIC;
  signal \biasSum_carry__12_i_1__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_2__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_3__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_4__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_n_1\ : STD_LOGIC;
  signal \biasSum_carry__12_n_2\ : STD_LOGIC;
  signal \biasSum_carry__12_n_3\ : STD_LOGIC;
  signal \biasSum_carry__12_n_4\ : STD_LOGIC;
  signal \biasSum_carry__12_n_5\ : STD_LOGIC;
  signal \biasSum_carry__12_n_6\ : STD_LOGIC;
  signal \biasSum_carry__12_n_7\ : STD_LOGIC;
  signal \biasSum_carry__13_i_1__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_2__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_3__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_4__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_n_1\ : STD_LOGIC;
  signal \biasSum_carry__13_n_2\ : STD_LOGIC;
  signal \biasSum_carry__13_n_3\ : STD_LOGIC;
  signal \biasSum_carry__13_n_4\ : STD_LOGIC;
  signal \biasSum_carry__13_n_5\ : STD_LOGIC;
  signal \biasSum_carry__13_n_6\ : STD_LOGIC;
  signal \biasSum_carry__13_n_7\ : STD_LOGIC;
  signal \biasSum_carry__14_i_1__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_2__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_3__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_4__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_n_1\ : STD_LOGIC;
  signal \biasSum_carry__14_n_2\ : STD_LOGIC;
  signal \biasSum_carry__14_n_3\ : STD_LOGIC;
  signal \biasSum_carry__14_n_5\ : STD_LOGIC;
  signal \biasSum_carry__14_n_6\ : STD_LOGIC;
  signal \biasSum_carry__14_n_7\ : STD_LOGIC;
  signal \biasSum_carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_4__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_n_1\ : STD_LOGIC;
  signal \biasSum_carry__1_n_2\ : STD_LOGIC;
  signal \biasSum_carry__1_n_3\ : STD_LOGIC;
  signal \biasSum_carry__1_n_4\ : STD_LOGIC;
  signal \biasSum_carry__1_n_5\ : STD_LOGIC;
  signal \biasSum_carry__1_n_6\ : STD_LOGIC;
  signal \biasSum_carry__1_n_7\ : STD_LOGIC;
  signal \biasSum_carry__2_i_1__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_2__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_3__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_4__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_n_1\ : STD_LOGIC;
  signal \biasSum_carry__2_n_2\ : STD_LOGIC;
  signal \biasSum_carry__2_n_3\ : STD_LOGIC;
  signal \biasSum_carry__2_n_4\ : STD_LOGIC;
  signal \biasSum_carry__2_n_5\ : STD_LOGIC;
  signal \biasSum_carry__2_n_6\ : STD_LOGIC;
  signal \biasSum_carry__2_n_7\ : STD_LOGIC;
  signal \biasSum_carry__3_i_1__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_2__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_3__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_4__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_n_1\ : STD_LOGIC;
  signal \biasSum_carry__3_n_2\ : STD_LOGIC;
  signal \biasSum_carry__3_n_3\ : STD_LOGIC;
  signal \biasSum_carry__3_n_4\ : STD_LOGIC;
  signal \biasSum_carry__3_n_5\ : STD_LOGIC;
  signal \biasSum_carry__3_n_6\ : STD_LOGIC;
  signal \biasSum_carry__3_n_7\ : STD_LOGIC;
  signal \biasSum_carry__4_i_1__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_2__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_3__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_4__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_n_1\ : STD_LOGIC;
  signal \biasSum_carry__4_n_2\ : STD_LOGIC;
  signal \biasSum_carry__4_n_3\ : STD_LOGIC;
  signal \biasSum_carry__4_n_4\ : STD_LOGIC;
  signal \biasSum_carry__4_n_5\ : STD_LOGIC;
  signal \biasSum_carry__4_n_6\ : STD_LOGIC;
  signal \biasSum_carry__4_n_7\ : STD_LOGIC;
  signal \biasSum_carry__5_i_1__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_2__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_3__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_4__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_n_1\ : STD_LOGIC;
  signal \biasSum_carry__5_n_2\ : STD_LOGIC;
  signal \biasSum_carry__5_n_3\ : STD_LOGIC;
  signal \biasSum_carry__5_n_4\ : STD_LOGIC;
  signal \biasSum_carry__5_n_5\ : STD_LOGIC;
  signal \biasSum_carry__5_n_6\ : STD_LOGIC;
  signal \biasSum_carry__5_n_7\ : STD_LOGIC;
  signal \biasSum_carry__6_i_1__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_2__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_3__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_4__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_n_1\ : STD_LOGIC;
  signal \biasSum_carry__6_n_2\ : STD_LOGIC;
  signal \biasSum_carry__6_n_3\ : STD_LOGIC;
  signal \biasSum_carry__6_n_4\ : STD_LOGIC;
  signal \biasSum_carry__6_n_5\ : STD_LOGIC;
  signal \biasSum_carry__6_n_6\ : STD_LOGIC;
  signal \biasSum_carry__6_n_7\ : STD_LOGIC;
  signal \biasSum_carry__7_i_1__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_2__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_3__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_4__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_n_1\ : STD_LOGIC;
  signal \biasSum_carry__7_n_2\ : STD_LOGIC;
  signal \biasSum_carry__7_n_3\ : STD_LOGIC;
  signal \biasSum_carry__7_n_4\ : STD_LOGIC;
  signal \biasSum_carry__7_n_5\ : STD_LOGIC;
  signal \biasSum_carry__7_n_6\ : STD_LOGIC;
  signal \biasSum_carry__7_n_7\ : STD_LOGIC;
  signal \biasSum_carry__8_i_1__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_2__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_3__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_4__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_n_1\ : STD_LOGIC;
  signal \biasSum_carry__8_n_2\ : STD_LOGIC;
  signal \biasSum_carry__8_n_3\ : STD_LOGIC;
  signal \biasSum_carry__8_n_4\ : STD_LOGIC;
  signal \biasSum_carry__8_n_5\ : STD_LOGIC;
  signal \biasSum_carry__8_n_6\ : STD_LOGIC;
  signal \biasSum_carry__8_n_7\ : STD_LOGIC;
  signal \biasSum_carry__9_i_1__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_2__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_3__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_4__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_n_1\ : STD_LOGIC;
  signal \biasSum_carry__9_n_2\ : STD_LOGIC;
  signal \biasSum_carry__9_n_3\ : STD_LOGIC;
  signal \biasSum_carry__9_n_4\ : STD_LOGIC;
  signal \biasSum_carry__9_n_5\ : STD_LOGIC;
  signal \biasSum_carry__9_n_6\ : STD_LOGIC;
  signal \biasSum_carry__9_n_7\ : STD_LOGIC;
  signal \biasSum_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry_i_4__3_n_0\ : STD_LOGIC;
  signal biasSum_carry_n_0 : STD_LOGIC;
  signal biasSum_carry_n_1 : STD_LOGIC;
  signal biasSum_carry_n_2 : STD_LOGIC;
  signal biasSum_carry_n_3 : STD_LOGIC;
  signal biasSum_carry_n_4 : STD_LOGIC;
  signal biasSum_carry_n_5 : STD_LOGIC;
  signal biasSum_carry_n_6 : STD_LOGIC;
  signal biasSum_carry_n_7 : STD_LOGIC;
  signal \bias_reg_n_0_[16]\ : STD_LOGIC;
  signal \bias_reg_n_0_[17]\ : STD_LOGIC;
  signal \bias_reg_n_0_[18]\ : STD_LOGIC;
  signal \bias_reg_n_0_[19]\ : STD_LOGIC;
  signal \bias_reg_n_0_[20]\ : STD_LOGIC;
  signal \bias_reg_n_0_[21]\ : STD_LOGIC;
  signal \bias_reg_n_0_[22]\ : STD_LOGIC;
  signal \bias_reg_n_0_[23]\ : STD_LOGIC;
  signal \bias_reg_n_0_[24]\ : STD_LOGIC;
  signal \bias_reg_n_0_[25]\ : STD_LOGIC;
  signal \bias_reg_n_0_[26]\ : STD_LOGIC;
  signal \bias_reg_n_0_[27]\ : STD_LOGIC;
  signal \bias_reg_n_0_[28]\ : STD_LOGIC;
  signal \bias_reg_n_0_[29]\ : STD_LOGIC;
  signal \bias_reg_n_0_[30]\ : STD_LOGIC;
  signal \bias_reg_n_0_[31]\ : STD_LOGIC;
  signal \bias_reg_n_0_[32]\ : STD_LOGIC;
  signal \bias_reg_n_0_[33]\ : STD_LOGIC;
  signal \bias_reg_n_0_[34]\ : STD_LOGIC;
  signal \bias_reg_n_0_[35]\ : STD_LOGIC;
  signal \bias_reg_n_0_[36]\ : STD_LOGIC;
  signal \bias_reg_n_0_[37]\ : STD_LOGIC;
  signal \bias_reg_n_0_[38]\ : STD_LOGIC;
  signal \bias_reg_n_0_[39]\ : STD_LOGIC;
  signal \bias_reg_n_0_[40]\ : STD_LOGIC;
  signal \bias_reg_n_0_[41]\ : STD_LOGIC;
  signal \bias_reg_n_0_[42]\ : STD_LOGIC;
  signal \bias_reg_n_0_[43]\ : STD_LOGIC;
  signal \bias_reg_n_0_[44]\ : STD_LOGIC;
  signal \bias_reg_n_0_[45]\ : STD_LOGIC;
  signal \bias_reg_n_0_[46]\ : STD_LOGIC;
  signal dout0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mul0__0_n_100\ : STD_LOGIC;
  signal \mul0__0_n_101\ : STD_LOGIC;
  signal \mul0__0_n_102\ : STD_LOGIC;
  signal \mul0__0_n_103\ : STD_LOGIC;
  signal \mul0__0_n_104\ : STD_LOGIC;
  signal \mul0__0_n_105\ : STD_LOGIC;
  signal \mul0__0_n_106\ : STD_LOGIC;
  signal \mul0__0_n_107\ : STD_LOGIC;
  signal \mul0__0_n_108\ : STD_LOGIC;
  signal \mul0__0_n_109\ : STD_LOGIC;
  signal \mul0__0_n_110\ : STD_LOGIC;
  signal \mul0__0_n_111\ : STD_LOGIC;
  signal \mul0__0_n_112\ : STD_LOGIC;
  signal \mul0__0_n_113\ : STD_LOGIC;
  signal \mul0__0_n_114\ : STD_LOGIC;
  signal \mul0__0_n_115\ : STD_LOGIC;
  signal \mul0__0_n_116\ : STD_LOGIC;
  signal \mul0__0_n_117\ : STD_LOGIC;
  signal \mul0__0_n_118\ : STD_LOGIC;
  signal \mul0__0_n_119\ : STD_LOGIC;
  signal \mul0__0_n_120\ : STD_LOGIC;
  signal \mul0__0_n_121\ : STD_LOGIC;
  signal \mul0__0_n_122\ : STD_LOGIC;
  signal \mul0__0_n_123\ : STD_LOGIC;
  signal \mul0__0_n_124\ : STD_LOGIC;
  signal \mul0__0_n_125\ : STD_LOGIC;
  signal \mul0__0_n_126\ : STD_LOGIC;
  signal \mul0__0_n_127\ : STD_LOGIC;
  signal \mul0__0_n_128\ : STD_LOGIC;
  signal \mul0__0_n_129\ : STD_LOGIC;
  signal \mul0__0_n_130\ : STD_LOGIC;
  signal \mul0__0_n_131\ : STD_LOGIC;
  signal \mul0__0_n_132\ : STD_LOGIC;
  signal \mul0__0_n_133\ : STD_LOGIC;
  signal \mul0__0_n_134\ : STD_LOGIC;
  signal \mul0__0_n_135\ : STD_LOGIC;
  signal \mul0__0_n_136\ : STD_LOGIC;
  signal \mul0__0_n_137\ : STD_LOGIC;
  signal \mul0__0_n_138\ : STD_LOGIC;
  signal \mul0__0_n_139\ : STD_LOGIC;
  signal \mul0__0_n_140\ : STD_LOGIC;
  signal \mul0__0_n_141\ : STD_LOGIC;
  signal \mul0__0_n_142\ : STD_LOGIC;
  signal \mul0__0_n_143\ : STD_LOGIC;
  signal \mul0__0_n_144\ : STD_LOGIC;
  signal \mul0__0_n_145\ : STD_LOGIC;
  signal \mul0__0_n_146\ : STD_LOGIC;
  signal \mul0__0_n_147\ : STD_LOGIC;
  signal \mul0__0_n_148\ : STD_LOGIC;
  signal \mul0__0_n_149\ : STD_LOGIC;
  signal \mul0__0_n_150\ : STD_LOGIC;
  signal \mul0__0_n_151\ : STD_LOGIC;
  signal \mul0__0_n_152\ : STD_LOGIC;
  signal \mul0__0_n_153\ : STD_LOGIC;
  signal \mul0__0_n_58\ : STD_LOGIC;
  signal \mul0__0_n_59\ : STD_LOGIC;
  signal \mul0__0_n_60\ : STD_LOGIC;
  signal \mul0__0_n_61\ : STD_LOGIC;
  signal \mul0__0_n_62\ : STD_LOGIC;
  signal \mul0__0_n_63\ : STD_LOGIC;
  signal \mul0__0_n_64\ : STD_LOGIC;
  signal \mul0__0_n_65\ : STD_LOGIC;
  signal \mul0__0_n_66\ : STD_LOGIC;
  signal \mul0__0_n_67\ : STD_LOGIC;
  signal \mul0__0_n_68\ : STD_LOGIC;
  signal \mul0__0_n_69\ : STD_LOGIC;
  signal \mul0__0_n_70\ : STD_LOGIC;
  signal \mul0__0_n_71\ : STD_LOGIC;
  signal \mul0__0_n_72\ : STD_LOGIC;
  signal \mul0__0_n_73\ : STD_LOGIC;
  signal \mul0__0_n_74\ : STD_LOGIC;
  signal \mul0__0_n_75\ : STD_LOGIC;
  signal \mul0__0_n_76\ : STD_LOGIC;
  signal \mul0__0_n_77\ : STD_LOGIC;
  signal \mul0__0_n_78\ : STD_LOGIC;
  signal \mul0__0_n_79\ : STD_LOGIC;
  signal \mul0__0_n_80\ : STD_LOGIC;
  signal \mul0__0_n_81\ : STD_LOGIC;
  signal \mul0__0_n_82\ : STD_LOGIC;
  signal \mul0__0_n_83\ : STD_LOGIC;
  signal \mul0__0_n_84\ : STD_LOGIC;
  signal \mul0__0_n_85\ : STD_LOGIC;
  signal \mul0__0_n_86\ : STD_LOGIC;
  signal \mul0__0_n_87\ : STD_LOGIC;
  signal \mul0__0_n_88\ : STD_LOGIC;
  signal \mul0__0_n_89\ : STD_LOGIC;
  signal \mul0__0_n_90\ : STD_LOGIC;
  signal \mul0__0_n_91\ : STD_LOGIC;
  signal \mul0__0_n_92\ : STD_LOGIC;
  signal \mul0__0_n_93\ : STD_LOGIC;
  signal \mul0__0_n_94\ : STD_LOGIC;
  signal \mul0__0_n_95\ : STD_LOGIC;
  signal \mul0__0_n_96\ : STD_LOGIC;
  signal \mul0__0_n_97\ : STD_LOGIC;
  signal \mul0__0_n_98\ : STD_LOGIC;
  signal \mul0__0_n_99\ : STD_LOGIC;
  signal \mul0_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_n_1\ : STD_LOGIC;
  signal \mul0_carry__0_n_2\ : STD_LOGIC;
  signal \mul0_carry__0_n_3\ : STD_LOGIC;
  signal \mul0_carry__10_i_1__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_2__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_3__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_4__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_n_1\ : STD_LOGIC;
  signal \mul0_carry__10_n_2\ : STD_LOGIC;
  signal \mul0_carry__10_n_3\ : STD_LOGIC;
  signal \mul0_carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_4__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_n_1\ : STD_LOGIC;
  signal \mul0_carry__1_n_2\ : STD_LOGIC;
  signal \mul0_carry__1_n_3\ : STD_LOGIC;
  signal \mul0_carry__2_i_1__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_2__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_3__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_4__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_n_1\ : STD_LOGIC;
  signal \mul0_carry__2_n_2\ : STD_LOGIC;
  signal \mul0_carry__2_n_3\ : STD_LOGIC;
  signal \mul0_carry__3_i_1__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_2__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_3__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_4__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_n_1\ : STD_LOGIC;
  signal \mul0_carry__3_n_2\ : STD_LOGIC;
  signal \mul0_carry__3_n_3\ : STD_LOGIC;
  signal \mul0_carry__4_i_1__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_2__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_3__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_4__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_n_1\ : STD_LOGIC;
  signal \mul0_carry__4_n_2\ : STD_LOGIC;
  signal \mul0_carry__4_n_3\ : STD_LOGIC;
  signal \mul0_carry__5_i_1__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_2__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_3__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_4__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_n_1\ : STD_LOGIC;
  signal \mul0_carry__5_n_2\ : STD_LOGIC;
  signal \mul0_carry__5_n_3\ : STD_LOGIC;
  signal \mul0_carry__6_i_1__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_2__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_3__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_4__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_n_1\ : STD_LOGIC;
  signal \mul0_carry__6_n_2\ : STD_LOGIC;
  signal \mul0_carry__6_n_3\ : STD_LOGIC;
  signal \mul0_carry__7_i_1__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_2__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_3__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_4__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_n_1\ : STD_LOGIC;
  signal \mul0_carry__7_n_2\ : STD_LOGIC;
  signal \mul0_carry__7_n_3\ : STD_LOGIC;
  signal \mul0_carry__8_i_1__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_2__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_3__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_4__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_n_1\ : STD_LOGIC;
  signal \mul0_carry__8_n_2\ : STD_LOGIC;
  signal \mul0_carry__8_n_3\ : STD_LOGIC;
  signal \mul0_carry__9_i_1__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_2__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_3__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_4__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_n_1\ : STD_LOGIC;
  signal \mul0_carry__9_n_2\ : STD_LOGIC;
  signal \mul0_carry__9_n_3\ : STD_LOGIC;
  signal \mul0_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \mul0_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \mul0_carry_i_3__3_n_0\ : STD_LOGIC;
  signal mul0_carry_n_0 : STD_LOGIC;
  signal mul0_carry_n_1 : STD_LOGIC;
  signal mul0_carry_n_2 : STD_LOGIC;
  signal mul0_carry_n_3 : STD_LOGIC;
  signal mul0_n_100 : STD_LOGIC;
  signal mul0_n_101 : STD_LOGIC;
  signal mul0_n_102 : STD_LOGIC;
  signal mul0_n_103 : STD_LOGIC;
  signal mul0_n_104 : STD_LOGIC;
  signal mul0_n_105 : STD_LOGIC;
  signal mul0_n_106 : STD_LOGIC;
  signal mul0_n_107 : STD_LOGIC;
  signal mul0_n_108 : STD_LOGIC;
  signal mul0_n_109 : STD_LOGIC;
  signal mul0_n_110 : STD_LOGIC;
  signal mul0_n_111 : STD_LOGIC;
  signal mul0_n_112 : STD_LOGIC;
  signal mul0_n_113 : STD_LOGIC;
  signal mul0_n_114 : STD_LOGIC;
  signal mul0_n_115 : STD_LOGIC;
  signal mul0_n_116 : STD_LOGIC;
  signal mul0_n_117 : STD_LOGIC;
  signal mul0_n_118 : STD_LOGIC;
  signal mul0_n_119 : STD_LOGIC;
  signal mul0_n_120 : STD_LOGIC;
  signal mul0_n_121 : STD_LOGIC;
  signal mul0_n_122 : STD_LOGIC;
  signal mul0_n_123 : STD_LOGIC;
  signal mul0_n_124 : STD_LOGIC;
  signal mul0_n_125 : STD_LOGIC;
  signal mul0_n_126 : STD_LOGIC;
  signal mul0_n_127 : STD_LOGIC;
  signal mul0_n_128 : STD_LOGIC;
  signal mul0_n_129 : STD_LOGIC;
  signal mul0_n_130 : STD_LOGIC;
  signal mul0_n_131 : STD_LOGIC;
  signal mul0_n_132 : STD_LOGIC;
  signal mul0_n_133 : STD_LOGIC;
  signal mul0_n_134 : STD_LOGIC;
  signal mul0_n_135 : STD_LOGIC;
  signal mul0_n_136 : STD_LOGIC;
  signal mul0_n_137 : STD_LOGIC;
  signal mul0_n_138 : STD_LOGIC;
  signal mul0_n_139 : STD_LOGIC;
  signal mul0_n_140 : STD_LOGIC;
  signal mul0_n_141 : STD_LOGIC;
  signal mul0_n_142 : STD_LOGIC;
  signal mul0_n_143 : STD_LOGIC;
  signal mul0_n_144 : STD_LOGIC;
  signal mul0_n_145 : STD_LOGIC;
  signal mul0_n_146 : STD_LOGIC;
  signal mul0_n_147 : STD_LOGIC;
  signal mul0_n_148 : STD_LOGIC;
  signal mul0_n_149 : STD_LOGIC;
  signal mul0_n_150 : STD_LOGIC;
  signal mul0_n_151 : STD_LOGIC;
  signal mul0_n_152 : STD_LOGIC;
  signal mul0_n_153 : STD_LOGIC;
  signal mul0_n_58 : STD_LOGIC;
  signal mul0_n_59 : STD_LOGIC;
  signal mul0_n_60 : STD_LOGIC;
  signal mul0_n_61 : STD_LOGIC;
  signal mul0_n_62 : STD_LOGIC;
  signal mul0_n_63 : STD_LOGIC;
  signal mul0_n_64 : STD_LOGIC;
  signal mul0_n_65 : STD_LOGIC;
  signal mul0_n_66 : STD_LOGIC;
  signal mul0_n_67 : STD_LOGIC;
  signal mul0_n_68 : STD_LOGIC;
  signal mul0_n_69 : STD_LOGIC;
  signal mul0_n_70 : STD_LOGIC;
  signal mul0_n_71 : STD_LOGIC;
  signal mul0_n_72 : STD_LOGIC;
  signal mul0_n_73 : STD_LOGIC;
  signal mul0_n_74 : STD_LOGIC;
  signal mul0_n_75 : STD_LOGIC;
  signal mul0_n_76 : STD_LOGIC;
  signal mul0_n_77 : STD_LOGIC;
  signal mul0_n_78 : STD_LOGIC;
  signal mul0_n_79 : STD_LOGIC;
  signal mul0_n_80 : STD_LOGIC;
  signal mul0_n_81 : STD_LOGIC;
  signal mul0_n_82 : STD_LOGIC;
  signal mul0_n_83 : STD_LOGIC;
  signal mul0_n_84 : STD_LOGIC;
  signal mul0_n_85 : STD_LOGIC;
  signal mul0_n_86 : STD_LOGIC;
  signal mul0_n_87 : STD_LOGIC;
  signal mul0_n_88 : STD_LOGIC;
  signal mul0_n_89 : STD_LOGIC;
  signal mul0_n_90 : STD_LOGIC;
  signal mul0_n_91 : STD_LOGIC;
  signal mul0_n_92 : STD_LOGIC;
  signal mul0_n_93 : STD_LOGIC;
  signal mul0_n_94 : STD_LOGIC;
  signal mul0_n_95 : STD_LOGIC;
  signal mul0_n_96 : STD_LOGIC;
  signal mul0_n_97 : STD_LOGIC;
  signal mul0_n_98 : STD_LOGIC;
  signal mul0_n_99 : STD_LOGIC;
  signal \mul_reg[0]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[10]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[11]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[12]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[13]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[14]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[15]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[16]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[1]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[2]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[3]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[4]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[5]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[6]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[7]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[8]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[9]__0_n_0\ : STD_LOGIC;
  signal \mul_reg__0_n_100\ : STD_LOGIC;
  signal \mul_reg__0_n_101\ : STD_LOGIC;
  signal \mul_reg__0_n_102\ : STD_LOGIC;
  signal \mul_reg__0_n_103\ : STD_LOGIC;
  signal \mul_reg__0_n_104\ : STD_LOGIC;
  signal \mul_reg__0_n_105\ : STD_LOGIC;
  signal \mul_reg__0_n_58\ : STD_LOGIC;
  signal \mul_reg__0_n_59\ : STD_LOGIC;
  signal \mul_reg__0_n_60\ : STD_LOGIC;
  signal \mul_reg__0_n_61\ : STD_LOGIC;
  signal \mul_reg__0_n_62\ : STD_LOGIC;
  signal \mul_reg__0_n_63\ : STD_LOGIC;
  signal \mul_reg__0_n_64\ : STD_LOGIC;
  signal \mul_reg__0_n_65\ : STD_LOGIC;
  signal \mul_reg__0_n_66\ : STD_LOGIC;
  signal \mul_reg__0_n_67\ : STD_LOGIC;
  signal \mul_reg__0_n_68\ : STD_LOGIC;
  signal \mul_reg__0_n_69\ : STD_LOGIC;
  signal \mul_reg__0_n_70\ : STD_LOGIC;
  signal \mul_reg__0_n_71\ : STD_LOGIC;
  signal \mul_reg__0_n_72\ : STD_LOGIC;
  signal \mul_reg__0_n_73\ : STD_LOGIC;
  signal \mul_reg__0_n_74\ : STD_LOGIC;
  signal \mul_reg__0_n_75\ : STD_LOGIC;
  signal \mul_reg__0_n_76\ : STD_LOGIC;
  signal \mul_reg__0_n_77\ : STD_LOGIC;
  signal \mul_reg__0_n_78\ : STD_LOGIC;
  signal \mul_reg__0_n_79\ : STD_LOGIC;
  signal \mul_reg__0_n_80\ : STD_LOGIC;
  signal \mul_reg__0_n_81\ : STD_LOGIC;
  signal \mul_reg__0_n_82\ : STD_LOGIC;
  signal \mul_reg__0_n_83\ : STD_LOGIC;
  signal \mul_reg__0_n_84\ : STD_LOGIC;
  signal \mul_reg__0_n_85\ : STD_LOGIC;
  signal \mul_reg__0_n_86\ : STD_LOGIC;
  signal \mul_reg__0_n_87\ : STD_LOGIC;
  signal \mul_reg__0_n_88\ : STD_LOGIC;
  signal \mul_reg__0_n_89\ : STD_LOGIC;
  signal \mul_reg__0_n_90\ : STD_LOGIC;
  signal \mul_reg__0_n_91\ : STD_LOGIC;
  signal \mul_reg__0_n_92\ : STD_LOGIC;
  signal \mul_reg__0_n_93\ : STD_LOGIC;
  signal \mul_reg__0_n_94\ : STD_LOGIC;
  signal \mul_reg__0_n_95\ : STD_LOGIC;
  signal \mul_reg__0_n_96\ : STD_LOGIC;
  signal \mul_reg__0_n_97\ : STD_LOGIC;
  signal \mul_reg__0_n_98\ : STD_LOGIC;
  signal \mul_reg__0_n_99\ : STD_LOGIC;
  signal \mul_reg__1\ : STD_LOGIC_VECTOR ( 62 downto 16 );
  signal \mul_reg__2\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal mul_reg_n_100 : STD_LOGIC;
  signal mul_reg_n_101 : STD_LOGIC;
  signal mul_reg_n_102 : STD_LOGIC;
  signal mul_reg_n_103 : STD_LOGIC;
  signal mul_reg_n_104 : STD_LOGIC;
  signal mul_reg_n_105 : STD_LOGIC;
  signal mul_reg_n_58 : STD_LOGIC;
  signal mul_reg_n_59 : STD_LOGIC;
  signal mul_reg_n_60 : STD_LOGIC;
  signal mul_reg_n_61 : STD_LOGIC;
  signal mul_reg_n_62 : STD_LOGIC;
  signal mul_reg_n_63 : STD_LOGIC;
  signal mul_reg_n_64 : STD_LOGIC;
  signal mul_reg_n_65 : STD_LOGIC;
  signal mul_reg_n_66 : STD_LOGIC;
  signal mul_reg_n_67 : STD_LOGIC;
  signal mul_reg_n_68 : STD_LOGIC;
  signal mul_reg_n_69 : STD_LOGIC;
  signal mul_reg_n_70 : STD_LOGIC;
  signal mul_reg_n_71 : STD_LOGIC;
  signal mul_reg_n_72 : STD_LOGIC;
  signal mul_reg_n_73 : STD_LOGIC;
  signal mul_reg_n_74 : STD_LOGIC;
  signal mul_reg_n_75 : STD_LOGIC;
  signal mul_reg_n_76 : STD_LOGIC;
  signal mul_reg_n_77 : STD_LOGIC;
  signal mul_reg_n_78 : STD_LOGIC;
  signal mul_reg_n_79 : STD_LOGIC;
  signal mul_reg_n_80 : STD_LOGIC;
  signal mul_reg_n_81 : STD_LOGIC;
  signal mul_reg_n_82 : STD_LOGIC;
  signal mul_reg_n_83 : STD_LOGIC;
  signal mul_reg_n_84 : STD_LOGIC;
  signal mul_reg_n_85 : STD_LOGIC;
  signal mul_reg_n_86 : STD_LOGIC;
  signal mul_reg_n_87 : STD_LOGIC;
  signal mul_reg_n_88 : STD_LOGIC;
  signal mul_reg_n_89 : STD_LOGIC;
  signal mul_reg_n_90 : STD_LOGIC;
  signal mul_reg_n_91 : STD_LOGIC;
  signal mul_reg_n_92 : STD_LOGIC;
  signal mul_reg_n_93 : STD_LOGIC;
  signal mul_reg_n_94 : STD_LOGIC;
  signal mul_reg_n_95 : STD_LOGIC;
  signal mul_reg_n_96 : STD_LOGIC;
  signal mul_reg_n_97 : STD_LOGIC;
  signal mul_reg_n_98 : STD_LOGIC;
  signal mul_reg_n_99 : STD_LOGIC;
  signal \^mult_valid\ : STD_LOGIC;
  signal muxValid_d : STD_LOGIC;
  signal \^muxvalid_f\ : STD_LOGIC;
  signal muxValid_f0 : STD_LOGIC;
  signal outLayer2Valid : STD_LOGIC;
  signal outNeuron0 : STD_LOGIC;
  signal \outNeuron[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[17]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[18]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[21]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[22]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[25]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[26]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[27]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[29]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_2__3_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_4__3_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_5__3_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_6__3_n_0\ : STD_LOGIC;
  signal \outNeuron[31]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \outNeuron[9]_i_1__3_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal raddr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal sigValid : STD_LOGIC;
  signal sum0 : STD_LOGIC;
  signal sum1 : STD_LOGIC;
  signal sum11_out : STD_LOGIC;
  signal \sum[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[17]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[18]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[21]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[22]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[25]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[26]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[27]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[29]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[30]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[31]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[32]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[33]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[34]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[35]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[36]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[37]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[38]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[39]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[40]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[41]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[42]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[43]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[44]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[45]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[46]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[47]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[48]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[49]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[50]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[51]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[52]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[53]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[54]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[55]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[56]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[57]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[58]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[59]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[60]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[61]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[62]_i_2__3_n_0\ : STD_LOGIC;
  signal \sum[62]_i_3__3_n_0\ : STD_LOGIC;
  signal \sum[62]_i_4__3_n_0\ : STD_LOGIC;
  signal \sum[62]_i_5__3_n_0\ : STD_LOGIC;
  signal \sum[62]_i_6__3_n_0\ : STD_LOGIC;
  signal \sum[63]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[63]_i_2__3_n_0\ : STD_LOGIC;
  signal \sum[63]_i_3__2_n_0\ : STD_LOGIC;
  signal \sum[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum_reg_n_0_[0]\ : STD_LOGIC;
  signal \sum_reg_n_0_[10]\ : STD_LOGIC;
  signal \sum_reg_n_0_[11]\ : STD_LOGIC;
  signal \sum_reg_n_0_[12]\ : STD_LOGIC;
  signal \sum_reg_n_0_[13]\ : STD_LOGIC;
  signal \sum_reg_n_0_[14]\ : STD_LOGIC;
  signal \sum_reg_n_0_[15]\ : STD_LOGIC;
  signal \sum_reg_n_0_[1]\ : STD_LOGIC;
  signal \sum_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_reg_n_0_[48]\ : STD_LOGIC;
  signal \sum_reg_n_0_[49]\ : STD_LOGIC;
  signal \sum_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_reg_n_0_[50]\ : STD_LOGIC;
  signal \sum_reg_n_0_[51]\ : STD_LOGIC;
  signal \sum_reg_n_0_[52]\ : STD_LOGIC;
  signal \sum_reg_n_0_[53]\ : STD_LOGIC;
  signal \sum_reg_n_0_[54]\ : STD_LOGIC;
  signal \sum_reg_n_0_[55]\ : STD_LOGIC;
  signal \sum_reg_n_0_[56]\ : STD_LOGIC;
  signal \sum_reg_n_0_[57]\ : STD_LOGIC;
  signal \sum_reg_n_0_[58]\ : STD_LOGIC;
  signal \sum_reg_n_0_[59]\ : STD_LOGIC;
  signal \sum_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_reg_n_0_[60]\ : STD_LOGIC;
  signal \sum_reg_n_0_[61]\ : STD_LOGIC;
  signal \sum_reg_n_0_[62]\ : STD_LOGIC;
  signal \sum_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_reg_n_0_[7]\ : STD_LOGIC;
  signal \sum_reg_n_0_[8]\ : STD_LOGIC;
  signal \sum_reg_n_0_[9]\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal weight_valid : STD_LOGIC;
  signal \NLW_accumulateSum_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_biasSum_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul0__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_mul0__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_mul0__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul0_carry__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_mul_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_mul_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of accumulateSum_carry : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__9\ : label is 35;
  attribute ADDER_THRESHOLD of biasSum_carry : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul0 : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \mul0__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute ADDER_THRESHOLD of mul0_carry : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of mul_reg : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \outLayer2Reg[127]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \outNeuron[0]_i_1__3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \outNeuron[10]_i_1__3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \outNeuron[11]_i_1__3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \outNeuron[12]_i_1__3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \outNeuron[13]_i_1__3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \outNeuron[14]_i_1__3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \outNeuron[15]_i_1__3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \outNeuron[16]_i_1__3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \outNeuron[17]_i_1__3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \outNeuron[18]_i_1__3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \outNeuron[19]_i_1__3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \outNeuron[1]_i_1__3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \outNeuron[20]_i_1__3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \outNeuron[21]_i_1__3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \outNeuron[22]_i_1__3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \outNeuron[23]_i_1__3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \outNeuron[24]_i_1__3\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \outNeuron[25]_i_1__3\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \outNeuron[26]_i_1__3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \outNeuron[27]_i_1__3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \outNeuron[28]_i_1__3\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \outNeuron[29]_i_1__3\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \outNeuron[2]_i_1__3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \outNeuron[30]_i_2__3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \outNeuron[3]_i_1__3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \outNeuron[4]_i_1__3\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \outNeuron[5]_i_1__3\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \outNeuron[6]_i_1__3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \outNeuron[7]_i_1__3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \outNeuron[8]_i_1__3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \outNeuron[9]_i_1__3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \raddr[0]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sum[63]_i_3__2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sum[63]_i_4__2\ : label is "soft_lutpair105";
begin
  ADDRD(0) <= \^addrd\(0);
  RSTP <= \^rstp\;
  mult_valid <= \^mult_valid\;
  muxValid_f <= \^muxvalid_f\;
FSM_sequential_state2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFCFAAAAAAAA"
    )
        port map (
      I0 => outLayer2Valid,
      I1 => FSM_sequential_state2_reg(1),
      I2 => FSM_sequential_state2_reg(2),
      I3 => FSM_sequential_state2_reg(0),
      I4 => FSM_sequential_state2_reg(3),
      I5 => outLayer2Data,
      O => outvalid_reg_0
    );
WBram: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized3\
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      S_AXI_ACLK => S_AXI_ACLK,
      dout0(31 downto 0) => dout0(31 downto 0),
      \mul0__0\ => \^addrd\(0),
      \mul0__0_0\ => \waddr_reg_n_0_[1]\,
      raddr(1 downto 0) => raddr(1 downto 0),
      wen => wen
    );
accumulateSum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => accumulateSum_carry_n_0,
      CO(2) => accumulateSum_carry_n_1,
      CO(1) => accumulateSum_carry_n_2,
      CO(0) => accumulateSum_carry_n_3,
      CYINIT => '0',
      DI(3) => \mul_reg[3]__0_n_0\,
      DI(2) => \mul_reg[2]__0_n_0\,
      DI(1) => \mul_reg[1]__0_n_0\,
      DI(0) => \mul_reg[0]__0_n_0\,
      O(3) => accumulateSum_carry_n_4,
      O(2) => accumulateSum_carry_n_5,
      O(1) => accumulateSum_carry_n_6,
      O(0) => accumulateSum_carry_n_7,
      S(3) => \accumulateSum_carry_i_1__3_n_0\,
      S(2) => \accumulateSum_carry_i_2__3_n_0\,
      S(1) => \accumulateSum_carry_i_3__3_n_0\,
      S(0) => \accumulateSum_carry_i_4__3_n_0\
    );
\accumulateSum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => accumulateSum_carry_n_0,
      CO(3) => \accumulateSum_carry__0_n_0\,
      CO(2) => \accumulateSum_carry__0_n_1\,
      CO(1) => \accumulateSum_carry__0_n_2\,
      CO(0) => \accumulateSum_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[7]__0_n_0\,
      DI(2) => \mul_reg[6]__0_n_0\,
      DI(1) => \mul_reg[5]__0_n_0\,
      DI(0) => \mul_reg[4]__0_n_0\,
      O(3) => \accumulateSum_carry__0_n_4\,
      O(2) => \accumulateSum_carry__0_n_5\,
      O(1) => \accumulateSum_carry__0_n_6\,
      O(0) => \accumulateSum_carry__0_n_7\,
      S(3) => \accumulateSum_carry__0_i_1__3_n_0\,
      S(2) => \accumulateSum_carry__0_i_2__3_n_0\,
      S(1) => \accumulateSum_carry__0_i_3__3_n_0\,
      S(0) => \accumulateSum_carry__0_i_4__3_n_0\
    );
\accumulateSum_carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[7]__0_n_0\,
      I1 => \sum_reg_n_0_[7]\,
      O => \accumulateSum_carry__0_i_1__3_n_0\
    );
\accumulateSum_carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[6]__0_n_0\,
      I1 => \sum_reg_n_0_[6]\,
      O => \accumulateSum_carry__0_i_2__3_n_0\
    );
\accumulateSum_carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[5]__0_n_0\,
      I1 => \sum_reg_n_0_[5]\,
      O => \accumulateSum_carry__0_i_3__3_n_0\
    );
\accumulateSum_carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[4]__0_n_0\,
      I1 => \sum_reg_n_0_[4]\,
      O => \accumulateSum_carry__0_i_4__3_n_0\
    );
\accumulateSum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__0_n_0\,
      CO(3) => \accumulateSum_carry__1_n_0\,
      CO(2) => \accumulateSum_carry__1_n_1\,
      CO(1) => \accumulateSum_carry__1_n_2\,
      CO(0) => \accumulateSum_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[11]__0_n_0\,
      DI(2) => \mul_reg[10]__0_n_0\,
      DI(1) => \mul_reg[9]__0_n_0\,
      DI(0) => \mul_reg[8]__0_n_0\,
      O(3) => \accumulateSum_carry__1_n_4\,
      O(2) => \accumulateSum_carry__1_n_5\,
      O(1) => \accumulateSum_carry__1_n_6\,
      O(0) => \accumulateSum_carry__1_n_7\,
      S(3) => \accumulateSum_carry__1_i_1__3_n_0\,
      S(2) => \accumulateSum_carry__1_i_2__3_n_0\,
      S(1) => \accumulateSum_carry__1_i_3__3_n_0\,
      S(0) => \accumulateSum_carry__1_i_4__3_n_0\
    );
\accumulateSum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__9_n_0\,
      CO(3) => \accumulateSum_carry__10_n_0\,
      CO(2) => \accumulateSum_carry__10_n_1\,
      CO(1) => \accumulateSum_carry__10_n_2\,
      CO(0) => \accumulateSum_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(47 downto 44),
      O(3) => \accumulateSum_carry__10_n_4\,
      O(2) => \accumulateSum_carry__10_n_5\,
      O(1) => \accumulateSum_carry__10_n_6\,
      O(0) => \accumulateSum_carry__10_n_7\,
      S(3) => \accumulateSum_carry__10_i_1__3_n_0\,
      S(2) => \accumulateSum_carry__10_i_2__3_n_0\,
      S(1) => \accumulateSum_carry__10_i_3__3_n_0\,
      S(0) => \accumulateSum_carry__10_i_4__3_n_0\
    );
\accumulateSum_carry__10_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(47),
      I1 => \p_2_in__0\(31),
      O => \accumulateSum_carry__10_i_1__3_n_0\
    );
\accumulateSum_carry__10_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(46),
      I1 => \p_2_in__0\(30),
      O => \accumulateSum_carry__10_i_2__3_n_0\
    );
\accumulateSum_carry__10_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(45),
      I1 => \p_2_in__0\(29),
      O => \accumulateSum_carry__10_i_3__3_n_0\
    );
\accumulateSum_carry__10_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(44),
      I1 => \p_2_in__0\(28),
      O => \accumulateSum_carry__10_i_4__3_n_0\
    );
\accumulateSum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__10_n_0\,
      CO(3) => \accumulateSum_carry__11_n_0\,
      CO(2) => \accumulateSum_carry__11_n_1\,
      CO(1) => \accumulateSum_carry__11_n_2\,
      CO(0) => \accumulateSum_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(51 downto 48),
      O(3) => \accumulateSum_carry__11_n_4\,
      O(2) => \accumulateSum_carry__11_n_5\,
      O(1) => \accumulateSum_carry__11_n_6\,
      O(0) => \accumulateSum_carry__11_n_7\,
      S(3) => \accumulateSum_carry__11_i_1__3_n_0\,
      S(2) => \accumulateSum_carry__11_i_2__3_n_0\,
      S(1) => \accumulateSum_carry__11_i_3__3_n_0\,
      S(0) => \accumulateSum_carry__11_i_4__3_n_0\
    );
\accumulateSum_carry__11_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(51),
      I1 => \sum_reg_n_0_[51]\,
      O => \accumulateSum_carry__11_i_1__3_n_0\
    );
\accumulateSum_carry__11_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(50),
      I1 => \sum_reg_n_0_[50]\,
      O => \accumulateSum_carry__11_i_2__3_n_0\
    );
\accumulateSum_carry__11_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(49),
      I1 => \sum_reg_n_0_[49]\,
      O => \accumulateSum_carry__11_i_3__3_n_0\
    );
\accumulateSum_carry__11_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(48),
      I1 => \sum_reg_n_0_[48]\,
      O => \accumulateSum_carry__11_i_4__3_n_0\
    );
\accumulateSum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__11_n_0\,
      CO(3) => \accumulateSum_carry__12_n_0\,
      CO(2) => \accumulateSum_carry__12_n_1\,
      CO(1) => \accumulateSum_carry__12_n_2\,
      CO(0) => \accumulateSum_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(55 downto 52),
      O(3) => \accumulateSum_carry__12_n_4\,
      O(2) => \accumulateSum_carry__12_n_5\,
      O(1) => \accumulateSum_carry__12_n_6\,
      O(0) => \accumulateSum_carry__12_n_7\,
      S(3) => \accumulateSum_carry__12_i_1__3_n_0\,
      S(2) => \accumulateSum_carry__12_i_2__3_n_0\,
      S(1) => \accumulateSum_carry__12_i_3__3_n_0\,
      S(0) => \accumulateSum_carry__12_i_4__3_n_0\
    );
\accumulateSum_carry__12_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(55),
      I1 => \sum_reg_n_0_[55]\,
      O => \accumulateSum_carry__12_i_1__3_n_0\
    );
\accumulateSum_carry__12_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(54),
      I1 => \sum_reg_n_0_[54]\,
      O => \accumulateSum_carry__12_i_2__3_n_0\
    );
\accumulateSum_carry__12_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(53),
      I1 => \sum_reg_n_0_[53]\,
      O => \accumulateSum_carry__12_i_3__3_n_0\
    );
\accumulateSum_carry__12_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(52),
      I1 => \sum_reg_n_0_[52]\,
      O => \accumulateSum_carry__12_i_4__3_n_0\
    );
\accumulateSum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__12_n_0\,
      CO(3) => \accumulateSum_carry__13_n_0\,
      CO(2) => \accumulateSum_carry__13_n_1\,
      CO(1) => \accumulateSum_carry__13_n_2\,
      CO(0) => \accumulateSum_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(59 downto 56),
      O(3) => \accumulateSum_carry__13_n_4\,
      O(2) => \accumulateSum_carry__13_n_5\,
      O(1) => \accumulateSum_carry__13_n_6\,
      O(0) => \accumulateSum_carry__13_n_7\,
      S(3) => \accumulateSum_carry__13_i_1__3_n_0\,
      S(2) => \accumulateSum_carry__13_i_2__3_n_0\,
      S(1) => \accumulateSum_carry__13_i_3__3_n_0\,
      S(0) => \accumulateSum_carry__13_i_4__3_n_0\
    );
\accumulateSum_carry__13_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(59),
      I1 => \sum_reg_n_0_[59]\,
      O => \accumulateSum_carry__13_i_1__3_n_0\
    );
\accumulateSum_carry__13_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(58),
      I1 => \sum_reg_n_0_[58]\,
      O => \accumulateSum_carry__13_i_2__3_n_0\
    );
\accumulateSum_carry__13_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(57),
      I1 => \sum_reg_n_0_[57]\,
      O => \accumulateSum_carry__13_i_3__3_n_0\
    );
\accumulateSum_carry__13_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(56),
      I1 => \sum_reg_n_0_[56]\,
      O => \accumulateSum_carry__13_i_4__3_n_0\
    );
\accumulateSum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__13_n_0\,
      CO(3) => \NLW_accumulateSum_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \accumulateSum_carry__14_n_1\,
      CO(1) => \accumulateSum_carry__14_n_2\,
      CO(0) => \accumulateSum_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \mul_reg__1\(62 downto 60),
      O(3) => p_4_in,
      O(2) => \accumulateSum_carry__14_n_5\,
      O(1) => \accumulateSum_carry__14_n_6\,
      O(0) => \accumulateSum_carry__14_n_7\,
      S(3) => \accumulateSum_carry__14_i_1__3_n_0\,
      S(2) => \accumulateSum_carry__14_i_2__3_n_0\,
      S(1) => \accumulateSum_carry__14_i_3__3_n_0\,
      S(0) => \accumulateSum_carry__14_i_4__3_n_0\
    );
\accumulateSum_carry__14_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in,
      I1 => p_0_in,
      O => \accumulateSum_carry__14_i_1__3_n_0\
    );
\accumulateSum_carry__14_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(62),
      I1 => \sum_reg_n_0_[62]\,
      O => \accumulateSum_carry__14_i_2__3_n_0\
    );
\accumulateSum_carry__14_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(61),
      I1 => \sum_reg_n_0_[61]\,
      O => \accumulateSum_carry__14_i_3__3_n_0\
    );
\accumulateSum_carry__14_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(60),
      I1 => \sum_reg_n_0_[60]\,
      O => \accumulateSum_carry__14_i_4__3_n_0\
    );
\accumulateSum_carry__1_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[11]__0_n_0\,
      I1 => \sum_reg_n_0_[11]\,
      O => \accumulateSum_carry__1_i_1__3_n_0\
    );
\accumulateSum_carry__1_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[10]__0_n_0\,
      I1 => \sum_reg_n_0_[10]\,
      O => \accumulateSum_carry__1_i_2__3_n_0\
    );
\accumulateSum_carry__1_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[9]__0_n_0\,
      I1 => \sum_reg_n_0_[9]\,
      O => \accumulateSum_carry__1_i_3__3_n_0\
    );
\accumulateSum_carry__1_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[8]__0_n_0\,
      I1 => \sum_reg_n_0_[8]\,
      O => \accumulateSum_carry__1_i_4__3_n_0\
    );
\accumulateSum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__1_n_0\,
      CO(3) => \accumulateSum_carry__2_n_0\,
      CO(2) => \accumulateSum_carry__2_n_1\,
      CO(1) => \accumulateSum_carry__2_n_2\,
      CO(0) => \accumulateSum_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[15]__0_n_0\,
      DI(2) => \mul_reg[14]__0_n_0\,
      DI(1) => \mul_reg[13]__0_n_0\,
      DI(0) => \mul_reg[12]__0_n_0\,
      O(3) => \accumulateSum_carry__2_n_4\,
      O(2) => \accumulateSum_carry__2_n_5\,
      O(1) => \accumulateSum_carry__2_n_6\,
      O(0) => \accumulateSum_carry__2_n_7\,
      S(3) => \accumulateSum_carry__2_i_1__3_n_0\,
      S(2) => \accumulateSum_carry__2_i_2__3_n_0\,
      S(1) => \accumulateSum_carry__2_i_3__3_n_0\,
      S(0) => \accumulateSum_carry__2_i_4__3_n_0\
    );
\accumulateSum_carry__2_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[15]__0_n_0\,
      I1 => \sum_reg_n_0_[15]\,
      O => \accumulateSum_carry__2_i_1__3_n_0\
    );
\accumulateSum_carry__2_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[14]__0_n_0\,
      I1 => \sum_reg_n_0_[14]\,
      O => \accumulateSum_carry__2_i_2__3_n_0\
    );
\accumulateSum_carry__2_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[13]__0_n_0\,
      I1 => \sum_reg_n_0_[13]\,
      O => \accumulateSum_carry__2_i_3__3_n_0\
    );
\accumulateSum_carry__2_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[12]__0_n_0\,
      I1 => \sum_reg_n_0_[12]\,
      O => \accumulateSum_carry__2_i_4__3_n_0\
    );
\accumulateSum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__2_n_0\,
      CO(3) => \accumulateSum_carry__3_n_0\,
      CO(2) => \accumulateSum_carry__3_n_1\,
      CO(1) => \accumulateSum_carry__3_n_2\,
      CO(0) => \accumulateSum_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(19 downto 16),
      O(3) => \accumulateSum_carry__3_n_4\,
      O(2) => \accumulateSum_carry__3_n_5\,
      O(1) => \accumulateSum_carry__3_n_6\,
      O(0) => \accumulateSum_carry__3_n_7\,
      S(3) => \accumulateSum_carry__3_i_1__3_n_0\,
      S(2) => \accumulateSum_carry__3_i_2__3_n_0\,
      S(1) => \accumulateSum_carry__3_i_3__3_n_0\,
      S(0) => \accumulateSum_carry__3_i_4__3_n_0\
    );
\accumulateSum_carry__3_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(19),
      I1 => \p_2_in__0\(3),
      O => \accumulateSum_carry__3_i_1__3_n_0\
    );
\accumulateSum_carry__3_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(18),
      I1 => \p_2_in__0\(2),
      O => \accumulateSum_carry__3_i_2__3_n_0\
    );
\accumulateSum_carry__3_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(17),
      I1 => \p_2_in__0\(1),
      O => \accumulateSum_carry__3_i_3__3_n_0\
    );
\accumulateSum_carry__3_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(16),
      I1 => \p_2_in__0\(0),
      O => \accumulateSum_carry__3_i_4__3_n_0\
    );
\accumulateSum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__3_n_0\,
      CO(3) => \accumulateSum_carry__4_n_0\,
      CO(2) => \accumulateSum_carry__4_n_1\,
      CO(1) => \accumulateSum_carry__4_n_2\,
      CO(0) => \accumulateSum_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(23 downto 20),
      O(3) => \accumulateSum_carry__4_n_4\,
      O(2) => \accumulateSum_carry__4_n_5\,
      O(1) => \accumulateSum_carry__4_n_6\,
      O(0) => \accumulateSum_carry__4_n_7\,
      S(3) => \accumulateSum_carry__4_i_1__3_n_0\,
      S(2) => \accumulateSum_carry__4_i_2__3_n_0\,
      S(1) => \accumulateSum_carry__4_i_3__3_n_0\,
      S(0) => \accumulateSum_carry__4_i_4__3_n_0\
    );
\accumulateSum_carry__4_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(23),
      I1 => \p_2_in__0\(7),
      O => \accumulateSum_carry__4_i_1__3_n_0\
    );
\accumulateSum_carry__4_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(22),
      I1 => \p_2_in__0\(6),
      O => \accumulateSum_carry__4_i_2__3_n_0\
    );
\accumulateSum_carry__4_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(21),
      I1 => \p_2_in__0\(5),
      O => \accumulateSum_carry__4_i_3__3_n_0\
    );
\accumulateSum_carry__4_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(20),
      I1 => \p_2_in__0\(4),
      O => \accumulateSum_carry__4_i_4__3_n_0\
    );
\accumulateSum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__4_n_0\,
      CO(3) => \accumulateSum_carry__5_n_0\,
      CO(2) => \accumulateSum_carry__5_n_1\,
      CO(1) => \accumulateSum_carry__5_n_2\,
      CO(0) => \accumulateSum_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(27 downto 24),
      O(3) => \accumulateSum_carry__5_n_4\,
      O(2) => \accumulateSum_carry__5_n_5\,
      O(1) => \accumulateSum_carry__5_n_6\,
      O(0) => \accumulateSum_carry__5_n_7\,
      S(3) => \accumulateSum_carry__5_i_1__3_n_0\,
      S(2) => \accumulateSum_carry__5_i_2__3_n_0\,
      S(1) => \accumulateSum_carry__5_i_3__3_n_0\,
      S(0) => \accumulateSum_carry__5_i_4__3_n_0\
    );
\accumulateSum_carry__5_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(27),
      I1 => \p_2_in__0\(11),
      O => \accumulateSum_carry__5_i_1__3_n_0\
    );
\accumulateSum_carry__5_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(26),
      I1 => \p_2_in__0\(10),
      O => \accumulateSum_carry__5_i_2__3_n_0\
    );
\accumulateSum_carry__5_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(25),
      I1 => \p_2_in__0\(9),
      O => \accumulateSum_carry__5_i_3__3_n_0\
    );
\accumulateSum_carry__5_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(24),
      I1 => \p_2_in__0\(8),
      O => \accumulateSum_carry__5_i_4__3_n_0\
    );
\accumulateSum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__5_n_0\,
      CO(3) => \accumulateSum_carry__6_n_0\,
      CO(2) => \accumulateSum_carry__6_n_1\,
      CO(1) => \accumulateSum_carry__6_n_2\,
      CO(0) => \accumulateSum_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(31 downto 28),
      O(3) => \accumulateSum_carry__6_n_4\,
      O(2) => \accumulateSum_carry__6_n_5\,
      O(1) => \accumulateSum_carry__6_n_6\,
      O(0) => \accumulateSum_carry__6_n_7\,
      S(3) => \accumulateSum_carry__6_i_1__3_n_0\,
      S(2) => \accumulateSum_carry__6_i_2__3_n_0\,
      S(1) => \accumulateSum_carry__6_i_3__3_n_0\,
      S(0) => \accumulateSum_carry__6_i_4__3_n_0\
    );
\accumulateSum_carry__6_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(31),
      I1 => \p_2_in__0\(15),
      O => \accumulateSum_carry__6_i_1__3_n_0\
    );
\accumulateSum_carry__6_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(30),
      I1 => \p_2_in__0\(14),
      O => \accumulateSum_carry__6_i_2__3_n_0\
    );
\accumulateSum_carry__6_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(29),
      I1 => \p_2_in__0\(13),
      O => \accumulateSum_carry__6_i_3__3_n_0\
    );
\accumulateSum_carry__6_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(28),
      I1 => \p_2_in__0\(12),
      O => \accumulateSum_carry__6_i_4__3_n_0\
    );
\accumulateSum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__6_n_0\,
      CO(3) => \accumulateSum_carry__7_n_0\,
      CO(2) => \accumulateSum_carry__7_n_1\,
      CO(1) => \accumulateSum_carry__7_n_2\,
      CO(0) => \accumulateSum_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(35 downto 32),
      O(3) => \accumulateSum_carry__7_n_4\,
      O(2) => \accumulateSum_carry__7_n_5\,
      O(1) => \accumulateSum_carry__7_n_6\,
      O(0) => \accumulateSum_carry__7_n_7\,
      S(3) => \accumulateSum_carry__7_i_1__3_n_0\,
      S(2) => \accumulateSum_carry__7_i_2__3_n_0\,
      S(1) => \accumulateSum_carry__7_i_3__3_n_0\,
      S(0) => \accumulateSum_carry__7_i_4__3_n_0\
    );
\accumulateSum_carry__7_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(35),
      I1 => \p_2_in__0\(19),
      O => \accumulateSum_carry__7_i_1__3_n_0\
    );
\accumulateSum_carry__7_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(34),
      I1 => \p_2_in__0\(18),
      O => \accumulateSum_carry__7_i_2__3_n_0\
    );
\accumulateSum_carry__7_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(33),
      I1 => \p_2_in__0\(17),
      O => \accumulateSum_carry__7_i_3__3_n_0\
    );
\accumulateSum_carry__7_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(32),
      I1 => \p_2_in__0\(16),
      O => \accumulateSum_carry__7_i_4__3_n_0\
    );
\accumulateSum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__7_n_0\,
      CO(3) => \accumulateSum_carry__8_n_0\,
      CO(2) => \accumulateSum_carry__8_n_1\,
      CO(1) => \accumulateSum_carry__8_n_2\,
      CO(0) => \accumulateSum_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(39 downto 36),
      O(3) => \accumulateSum_carry__8_n_4\,
      O(2) => \accumulateSum_carry__8_n_5\,
      O(1) => \accumulateSum_carry__8_n_6\,
      O(0) => \accumulateSum_carry__8_n_7\,
      S(3) => \accumulateSum_carry__8_i_1__3_n_0\,
      S(2) => \accumulateSum_carry__8_i_2__3_n_0\,
      S(1) => \accumulateSum_carry__8_i_3__3_n_0\,
      S(0) => \accumulateSum_carry__8_i_4__3_n_0\
    );
\accumulateSum_carry__8_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(39),
      I1 => \p_2_in__0\(23),
      O => \accumulateSum_carry__8_i_1__3_n_0\
    );
\accumulateSum_carry__8_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(38),
      I1 => \p_2_in__0\(22),
      O => \accumulateSum_carry__8_i_2__3_n_0\
    );
\accumulateSum_carry__8_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(37),
      I1 => \p_2_in__0\(21),
      O => \accumulateSum_carry__8_i_3__3_n_0\
    );
\accumulateSum_carry__8_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(36),
      I1 => \p_2_in__0\(20),
      O => \accumulateSum_carry__8_i_4__3_n_0\
    );
\accumulateSum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__8_n_0\,
      CO(3) => \accumulateSum_carry__9_n_0\,
      CO(2) => \accumulateSum_carry__9_n_1\,
      CO(1) => \accumulateSum_carry__9_n_2\,
      CO(0) => \accumulateSum_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(43 downto 40),
      O(3) => \accumulateSum_carry__9_n_4\,
      O(2) => \accumulateSum_carry__9_n_5\,
      O(1) => \accumulateSum_carry__9_n_6\,
      O(0) => \accumulateSum_carry__9_n_7\,
      S(3) => \accumulateSum_carry__9_i_1__3_n_0\,
      S(2) => \accumulateSum_carry__9_i_2__3_n_0\,
      S(1) => \accumulateSum_carry__9_i_3__3_n_0\,
      S(0) => \accumulateSum_carry__9_i_4__3_n_0\
    );
\accumulateSum_carry__9_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(43),
      I1 => \p_2_in__0\(27),
      O => \accumulateSum_carry__9_i_1__3_n_0\
    );
\accumulateSum_carry__9_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(42),
      I1 => \p_2_in__0\(26),
      O => \accumulateSum_carry__9_i_2__3_n_0\
    );
\accumulateSum_carry__9_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(41),
      I1 => \p_2_in__0\(25),
      O => \accumulateSum_carry__9_i_3__3_n_0\
    );
\accumulateSum_carry__9_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(40),
      I1 => \p_2_in__0\(24),
      O => \accumulateSum_carry__9_i_4__3_n_0\
    );
\accumulateSum_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[3]__0_n_0\,
      I1 => \sum_reg_n_0_[3]\,
      O => \accumulateSum_carry_i_1__3_n_0\
    );
\accumulateSum_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[2]__0_n_0\,
      I1 => \sum_reg_n_0_[2]\,
      O => \accumulateSum_carry_i_2__3_n_0\
    );
\accumulateSum_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[1]__0_n_0\,
      I1 => \sum_reg_n_0_[1]\,
      O => \accumulateSum_carry_i_3__3_n_0\
    );
\accumulateSum_carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[0]__0_n_0\,
      I1 => \sum_reg_n_0_[0]\,
      O => \accumulateSum_carry_i_4__3_n_0\
    );
biasSum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => biasSum_carry_n_0,
      CO(2) => biasSum_carry_n_1,
      CO(1) => biasSum_carry_n_2,
      CO(0) => biasSum_carry_n_3,
      CYINIT => '0',
      DI(3) => p_1_in,
      DI(2) => p_1_in,
      DI(1) => p_1_in,
      DI(0) => p_1_in,
      O(3) => biasSum_carry_n_4,
      O(2) => biasSum_carry_n_5,
      O(1) => biasSum_carry_n_6,
      O(0) => biasSum_carry_n_7,
      S(3) => \biasSum_carry_i_1__3_n_0\,
      S(2) => \biasSum_carry_i_2__3_n_0\,
      S(1) => \biasSum_carry_i_3__3_n_0\,
      S(0) => \biasSum_carry_i_4__3_n_0\
    );
\biasSum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => biasSum_carry_n_0,
      CO(3) => \biasSum_carry__0_n_0\,
      CO(2) => \biasSum_carry__0_n_1\,
      CO(1) => \biasSum_carry__0_n_2\,
      CO(0) => \biasSum_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in,
      DI(2) => p_1_in,
      DI(1) => p_1_in,
      DI(0) => p_1_in,
      O(3) => \biasSum_carry__0_n_4\,
      O(2) => \biasSum_carry__0_n_5\,
      O(1) => \biasSum_carry__0_n_6\,
      O(0) => \biasSum_carry__0_n_7\,
      S(3) => \biasSum_carry__0_i_1__3_n_0\,
      S(2) => \biasSum_carry__0_i_2__3_n_0\,
      S(1) => \biasSum_carry__0_i_3__3_n_0\,
      S(0) => \biasSum_carry__0_i_4__3_n_0\
    );
\biasSum_carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[7]\,
      O => \biasSum_carry__0_i_1__3_n_0\
    );
\biasSum_carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[6]\,
      O => \biasSum_carry__0_i_2__3_n_0\
    );
\biasSum_carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[5]\,
      O => \biasSum_carry__0_i_3__3_n_0\
    );
\biasSum_carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[4]\,
      O => \biasSum_carry__0_i_4__3_n_0\
    );
\biasSum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__0_n_0\,
      CO(3) => \biasSum_carry__1_n_0\,
      CO(2) => \biasSum_carry__1_n_1\,
      CO(1) => \biasSum_carry__1_n_2\,
      CO(0) => \biasSum_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in,
      DI(2) => p_1_in,
      DI(1) => p_1_in,
      DI(0) => p_1_in,
      O(3) => \biasSum_carry__1_n_4\,
      O(2) => \biasSum_carry__1_n_5\,
      O(1) => \biasSum_carry__1_n_6\,
      O(0) => \biasSum_carry__1_n_7\,
      S(3) => \biasSum_carry__1_i_1__3_n_0\,
      S(2) => \biasSum_carry__1_i_2__3_n_0\,
      S(1) => \biasSum_carry__1_i_3__3_n_0\,
      S(0) => \biasSum_carry__1_i_4__3_n_0\
    );
\biasSum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__9_n_0\,
      CO(3) => \biasSum_carry__10_n_0\,
      CO(2) => \biasSum_carry__10_n_1\,
      CO(1) => \biasSum_carry__10_n_2\,
      CO(0) => \biasSum_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in,
      DI(2) => \bias_reg_n_0_[46]\,
      DI(1) => \bias_reg_n_0_[45]\,
      DI(0) => \bias_reg_n_0_[44]\,
      O(3) => \biasSum_carry__10_n_4\,
      O(2) => \biasSum_carry__10_n_5\,
      O(1) => \biasSum_carry__10_n_6\,
      O(0) => \biasSum_carry__10_n_7\,
      S(3) => \biasSum_carry__10_i_1__3_n_0\,
      S(2) => \biasSum_carry__10_i_2__3_n_0\,
      S(1) => \biasSum_carry__10_i_3__3_n_0\,
      S(0) => \biasSum_carry__10_i_4__3_n_0\
    );
\biasSum_carry__10_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \p_2_in__0\(31),
      O => \biasSum_carry__10_i_1__3_n_0\
    );
\biasSum_carry__10_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[46]\,
      I1 => \p_2_in__0\(30),
      O => \biasSum_carry__10_i_2__3_n_0\
    );
\biasSum_carry__10_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[45]\,
      I1 => \p_2_in__0\(29),
      O => \biasSum_carry__10_i_3__3_n_0\
    );
\biasSum_carry__10_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[44]\,
      I1 => \p_2_in__0\(28),
      O => \biasSum_carry__10_i_4__3_n_0\
    );
\biasSum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__10_n_0\,
      CO(3) => \biasSum_carry__11_n_0\,
      CO(2) => \biasSum_carry__11_n_1\,
      CO(1) => \biasSum_carry__11_n_2\,
      CO(0) => \biasSum_carry__11_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in,
      DI(2) => p_1_in,
      DI(1) => p_1_in,
      DI(0) => p_1_in,
      O(3) => \biasSum_carry__11_n_4\,
      O(2) => \biasSum_carry__11_n_5\,
      O(1) => \biasSum_carry__11_n_6\,
      O(0) => \biasSum_carry__11_n_7\,
      S(3) => \biasSum_carry__11_i_1__3_n_0\,
      S(2) => \biasSum_carry__11_i_2__3_n_0\,
      S(1) => \biasSum_carry__11_i_3__3_n_0\,
      S(0) => \biasSum_carry__11_i_4__3_n_0\
    );
\biasSum_carry__11_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[51]\,
      O => \biasSum_carry__11_i_1__3_n_0\
    );
\biasSum_carry__11_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[50]\,
      O => \biasSum_carry__11_i_2__3_n_0\
    );
\biasSum_carry__11_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[49]\,
      O => \biasSum_carry__11_i_3__3_n_0\
    );
\biasSum_carry__11_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[48]\,
      O => \biasSum_carry__11_i_4__3_n_0\
    );
\biasSum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__11_n_0\,
      CO(3) => \biasSum_carry__12_n_0\,
      CO(2) => \biasSum_carry__12_n_1\,
      CO(1) => \biasSum_carry__12_n_2\,
      CO(0) => \biasSum_carry__12_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in,
      DI(2) => p_1_in,
      DI(1) => p_1_in,
      DI(0) => p_1_in,
      O(3) => \biasSum_carry__12_n_4\,
      O(2) => \biasSum_carry__12_n_5\,
      O(1) => \biasSum_carry__12_n_6\,
      O(0) => \biasSum_carry__12_n_7\,
      S(3) => \biasSum_carry__12_i_1__3_n_0\,
      S(2) => \biasSum_carry__12_i_2__3_n_0\,
      S(1) => \biasSum_carry__12_i_3__3_n_0\,
      S(0) => \biasSum_carry__12_i_4__3_n_0\
    );
\biasSum_carry__12_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[55]\,
      O => \biasSum_carry__12_i_1__3_n_0\
    );
\biasSum_carry__12_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[54]\,
      O => \biasSum_carry__12_i_2__3_n_0\
    );
\biasSum_carry__12_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[53]\,
      O => \biasSum_carry__12_i_3__3_n_0\
    );
\biasSum_carry__12_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[52]\,
      O => \biasSum_carry__12_i_4__3_n_0\
    );
\biasSum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__12_n_0\,
      CO(3) => \biasSum_carry__13_n_0\,
      CO(2) => \biasSum_carry__13_n_1\,
      CO(1) => \biasSum_carry__13_n_2\,
      CO(0) => \biasSum_carry__13_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in,
      DI(2) => p_1_in,
      DI(1) => p_1_in,
      DI(0) => p_1_in,
      O(3) => \biasSum_carry__13_n_4\,
      O(2) => \biasSum_carry__13_n_5\,
      O(1) => \biasSum_carry__13_n_6\,
      O(0) => \biasSum_carry__13_n_7\,
      S(3) => \biasSum_carry__13_i_1__3_n_0\,
      S(2) => \biasSum_carry__13_i_2__3_n_0\,
      S(1) => \biasSum_carry__13_i_3__3_n_0\,
      S(0) => \biasSum_carry__13_i_4__3_n_0\
    );
\biasSum_carry__13_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[59]\,
      O => \biasSum_carry__13_i_1__3_n_0\
    );
\biasSum_carry__13_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[58]\,
      O => \biasSum_carry__13_i_2__3_n_0\
    );
\biasSum_carry__13_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[57]\,
      O => \biasSum_carry__13_i_3__3_n_0\
    );
\biasSum_carry__13_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[56]\,
      O => \biasSum_carry__13_i_4__3_n_0\
    );
\biasSum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__13_n_0\,
      CO(3) => \NLW_biasSum_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \biasSum_carry__14_n_1\,
      CO(1) => \biasSum_carry__14_n_2\,
      CO(0) => \biasSum_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_1_in,
      DI(1) => p_1_in,
      DI(0) => p_1_in,
      O(3) => p_2_in,
      O(2) => \biasSum_carry__14_n_5\,
      O(1) => \biasSum_carry__14_n_6\,
      O(0) => \biasSum_carry__14_n_7\,
      S(3) => \biasSum_carry__14_i_1__3_n_0\,
      S(2) => \biasSum_carry__14_i_2__3_n_0\,
      S(1) => \biasSum_carry__14_i_3__3_n_0\,
      S(0) => \biasSum_carry__14_i_4__3_n_0\
    );
\biasSum_carry__14_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in,
      O => \biasSum_carry__14_i_1__3_n_0\
    );
\biasSum_carry__14_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[62]\,
      O => \biasSum_carry__14_i_2__3_n_0\
    );
\biasSum_carry__14_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[61]\,
      O => \biasSum_carry__14_i_3__3_n_0\
    );
\biasSum_carry__14_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[60]\,
      O => \biasSum_carry__14_i_4__3_n_0\
    );
\biasSum_carry__1_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[11]\,
      O => \biasSum_carry__1_i_1__3_n_0\
    );
\biasSum_carry__1_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[10]\,
      O => \biasSum_carry__1_i_2__3_n_0\
    );
\biasSum_carry__1_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[9]\,
      O => \biasSum_carry__1_i_3__3_n_0\
    );
\biasSum_carry__1_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[8]\,
      O => \biasSum_carry__1_i_4__3_n_0\
    );
\biasSum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__1_n_0\,
      CO(3) => \biasSum_carry__2_n_0\,
      CO(2) => \biasSum_carry__2_n_1\,
      CO(1) => \biasSum_carry__2_n_2\,
      CO(0) => \biasSum_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in,
      DI(2) => p_1_in,
      DI(1) => p_1_in,
      DI(0) => p_1_in,
      O(3) => \biasSum_carry__2_n_4\,
      O(2) => \biasSum_carry__2_n_5\,
      O(1) => \biasSum_carry__2_n_6\,
      O(0) => \biasSum_carry__2_n_7\,
      S(3) => \biasSum_carry__2_i_1__3_n_0\,
      S(2) => \biasSum_carry__2_i_2__3_n_0\,
      S(1) => \biasSum_carry__2_i_3__3_n_0\,
      S(0) => \biasSum_carry__2_i_4__3_n_0\
    );
\biasSum_carry__2_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[15]\,
      O => \biasSum_carry__2_i_1__3_n_0\
    );
\biasSum_carry__2_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[14]\,
      O => \biasSum_carry__2_i_2__3_n_0\
    );
\biasSum_carry__2_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[13]\,
      O => \biasSum_carry__2_i_3__3_n_0\
    );
\biasSum_carry__2_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[12]\,
      O => \biasSum_carry__2_i_4__3_n_0\
    );
\biasSum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__2_n_0\,
      CO(3) => \biasSum_carry__3_n_0\,
      CO(2) => \biasSum_carry__3_n_1\,
      CO(1) => \biasSum_carry__3_n_2\,
      CO(0) => \biasSum_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[19]\,
      DI(2) => \bias_reg_n_0_[18]\,
      DI(1) => \bias_reg_n_0_[17]\,
      DI(0) => \bias_reg_n_0_[16]\,
      O(3) => \biasSum_carry__3_n_4\,
      O(2) => \biasSum_carry__3_n_5\,
      O(1) => \biasSum_carry__3_n_6\,
      O(0) => \biasSum_carry__3_n_7\,
      S(3) => \biasSum_carry__3_i_1__3_n_0\,
      S(2) => \biasSum_carry__3_i_2__3_n_0\,
      S(1) => \biasSum_carry__3_i_3__3_n_0\,
      S(0) => \biasSum_carry__3_i_4__3_n_0\
    );
\biasSum_carry__3_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[19]\,
      I1 => \p_2_in__0\(3),
      O => \biasSum_carry__3_i_1__3_n_0\
    );
\biasSum_carry__3_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[18]\,
      I1 => \p_2_in__0\(2),
      O => \biasSum_carry__3_i_2__3_n_0\
    );
\biasSum_carry__3_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[17]\,
      I1 => \p_2_in__0\(1),
      O => \biasSum_carry__3_i_3__3_n_0\
    );
\biasSum_carry__3_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[16]\,
      I1 => \p_2_in__0\(0),
      O => \biasSum_carry__3_i_4__3_n_0\
    );
\biasSum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__3_n_0\,
      CO(3) => \biasSum_carry__4_n_0\,
      CO(2) => \biasSum_carry__4_n_1\,
      CO(1) => \biasSum_carry__4_n_2\,
      CO(0) => \biasSum_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[23]\,
      DI(2) => \bias_reg_n_0_[22]\,
      DI(1) => \bias_reg_n_0_[21]\,
      DI(0) => \bias_reg_n_0_[20]\,
      O(3) => \biasSum_carry__4_n_4\,
      O(2) => \biasSum_carry__4_n_5\,
      O(1) => \biasSum_carry__4_n_6\,
      O(0) => \biasSum_carry__4_n_7\,
      S(3) => \biasSum_carry__4_i_1__3_n_0\,
      S(2) => \biasSum_carry__4_i_2__3_n_0\,
      S(1) => \biasSum_carry__4_i_3__3_n_0\,
      S(0) => \biasSum_carry__4_i_4__3_n_0\
    );
\biasSum_carry__4_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[23]\,
      I1 => \p_2_in__0\(7),
      O => \biasSum_carry__4_i_1__3_n_0\
    );
\biasSum_carry__4_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[22]\,
      I1 => \p_2_in__0\(6),
      O => \biasSum_carry__4_i_2__3_n_0\
    );
\biasSum_carry__4_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[21]\,
      I1 => \p_2_in__0\(5),
      O => \biasSum_carry__4_i_3__3_n_0\
    );
\biasSum_carry__4_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[20]\,
      I1 => \p_2_in__0\(4),
      O => \biasSum_carry__4_i_4__3_n_0\
    );
\biasSum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__4_n_0\,
      CO(3) => \biasSum_carry__5_n_0\,
      CO(2) => \biasSum_carry__5_n_1\,
      CO(1) => \biasSum_carry__5_n_2\,
      CO(0) => \biasSum_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[27]\,
      DI(2) => \bias_reg_n_0_[26]\,
      DI(1) => \bias_reg_n_0_[25]\,
      DI(0) => \bias_reg_n_0_[24]\,
      O(3) => \biasSum_carry__5_n_4\,
      O(2) => \biasSum_carry__5_n_5\,
      O(1) => \biasSum_carry__5_n_6\,
      O(0) => \biasSum_carry__5_n_7\,
      S(3) => \biasSum_carry__5_i_1__3_n_0\,
      S(2) => \biasSum_carry__5_i_2__3_n_0\,
      S(1) => \biasSum_carry__5_i_3__3_n_0\,
      S(0) => \biasSum_carry__5_i_4__3_n_0\
    );
\biasSum_carry__5_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[27]\,
      I1 => \p_2_in__0\(11),
      O => \biasSum_carry__5_i_1__3_n_0\
    );
\biasSum_carry__5_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[26]\,
      I1 => \p_2_in__0\(10),
      O => \biasSum_carry__5_i_2__3_n_0\
    );
\biasSum_carry__5_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[25]\,
      I1 => \p_2_in__0\(9),
      O => \biasSum_carry__5_i_3__3_n_0\
    );
\biasSum_carry__5_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[24]\,
      I1 => \p_2_in__0\(8),
      O => \biasSum_carry__5_i_4__3_n_0\
    );
\biasSum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__5_n_0\,
      CO(3) => \biasSum_carry__6_n_0\,
      CO(2) => \biasSum_carry__6_n_1\,
      CO(1) => \biasSum_carry__6_n_2\,
      CO(0) => \biasSum_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[31]\,
      DI(2) => \bias_reg_n_0_[30]\,
      DI(1) => \bias_reg_n_0_[29]\,
      DI(0) => \bias_reg_n_0_[28]\,
      O(3) => \biasSum_carry__6_n_4\,
      O(2) => \biasSum_carry__6_n_5\,
      O(1) => \biasSum_carry__6_n_6\,
      O(0) => \biasSum_carry__6_n_7\,
      S(3) => \biasSum_carry__6_i_1__3_n_0\,
      S(2) => \biasSum_carry__6_i_2__3_n_0\,
      S(1) => \biasSum_carry__6_i_3__3_n_0\,
      S(0) => \biasSum_carry__6_i_4__3_n_0\
    );
\biasSum_carry__6_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[31]\,
      I1 => \p_2_in__0\(15),
      O => \biasSum_carry__6_i_1__3_n_0\
    );
\biasSum_carry__6_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[30]\,
      I1 => \p_2_in__0\(14),
      O => \biasSum_carry__6_i_2__3_n_0\
    );
\biasSum_carry__6_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[29]\,
      I1 => \p_2_in__0\(13),
      O => \biasSum_carry__6_i_3__3_n_0\
    );
\biasSum_carry__6_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[28]\,
      I1 => \p_2_in__0\(12),
      O => \biasSum_carry__6_i_4__3_n_0\
    );
\biasSum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__6_n_0\,
      CO(3) => \biasSum_carry__7_n_0\,
      CO(2) => \biasSum_carry__7_n_1\,
      CO(1) => \biasSum_carry__7_n_2\,
      CO(0) => \biasSum_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[35]\,
      DI(2) => \bias_reg_n_0_[34]\,
      DI(1) => \bias_reg_n_0_[33]\,
      DI(0) => \bias_reg_n_0_[32]\,
      O(3) => \biasSum_carry__7_n_4\,
      O(2) => \biasSum_carry__7_n_5\,
      O(1) => \biasSum_carry__7_n_6\,
      O(0) => \biasSum_carry__7_n_7\,
      S(3) => \biasSum_carry__7_i_1__3_n_0\,
      S(2) => \biasSum_carry__7_i_2__3_n_0\,
      S(1) => \biasSum_carry__7_i_3__3_n_0\,
      S(0) => \biasSum_carry__7_i_4__3_n_0\
    );
\biasSum_carry__7_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[35]\,
      I1 => \p_2_in__0\(19),
      O => \biasSum_carry__7_i_1__3_n_0\
    );
\biasSum_carry__7_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[34]\,
      I1 => \p_2_in__0\(18),
      O => \biasSum_carry__7_i_2__3_n_0\
    );
\biasSum_carry__7_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[33]\,
      I1 => \p_2_in__0\(17),
      O => \biasSum_carry__7_i_3__3_n_0\
    );
\biasSum_carry__7_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[32]\,
      I1 => \p_2_in__0\(16),
      O => \biasSum_carry__7_i_4__3_n_0\
    );
\biasSum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__7_n_0\,
      CO(3) => \biasSum_carry__8_n_0\,
      CO(2) => \biasSum_carry__8_n_1\,
      CO(1) => \biasSum_carry__8_n_2\,
      CO(0) => \biasSum_carry__8_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[39]\,
      DI(2) => \bias_reg_n_0_[38]\,
      DI(1) => \bias_reg_n_0_[37]\,
      DI(0) => \bias_reg_n_0_[36]\,
      O(3) => \biasSum_carry__8_n_4\,
      O(2) => \biasSum_carry__8_n_5\,
      O(1) => \biasSum_carry__8_n_6\,
      O(0) => \biasSum_carry__8_n_7\,
      S(3) => \biasSum_carry__8_i_1__3_n_0\,
      S(2) => \biasSum_carry__8_i_2__3_n_0\,
      S(1) => \biasSum_carry__8_i_3__3_n_0\,
      S(0) => \biasSum_carry__8_i_4__3_n_0\
    );
\biasSum_carry__8_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[39]\,
      I1 => \p_2_in__0\(23),
      O => \biasSum_carry__8_i_1__3_n_0\
    );
\biasSum_carry__8_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[38]\,
      I1 => \p_2_in__0\(22),
      O => \biasSum_carry__8_i_2__3_n_0\
    );
\biasSum_carry__8_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[37]\,
      I1 => \p_2_in__0\(21),
      O => \biasSum_carry__8_i_3__3_n_0\
    );
\biasSum_carry__8_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[36]\,
      I1 => \p_2_in__0\(20),
      O => \biasSum_carry__8_i_4__3_n_0\
    );
\biasSum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__8_n_0\,
      CO(3) => \biasSum_carry__9_n_0\,
      CO(2) => \biasSum_carry__9_n_1\,
      CO(1) => \biasSum_carry__9_n_2\,
      CO(0) => \biasSum_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[43]\,
      DI(2) => \bias_reg_n_0_[42]\,
      DI(1) => \bias_reg_n_0_[41]\,
      DI(0) => \bias_reg_n_0_[40]\,
      O(3) => \biasSum_carry__9_n_4\,
      O(2) => \biasSum_carry__9_n_5\,
      O(1) => \biasSum_carry__9_n_6\,
      O(0) => \biasSum_carry__9_n_7\,
      S(3) => \biasSum_carry__9_i_1__3_n_0\,
      S(2) => \biasSum_carry__9_i_2__3_n_0\,
      S(1) => \biasSum_carry__9_i_3__3_n_0\,
      S(0) => \biasSum_carry__9_i_4__3_n_0\
    );
\biasSum_carry__9_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[43]\,
      I1 => \p_2_in__0\(27),
      O => \biasSum_carry__9_i_1__3_n_0\
    );
\biasSum_carry__9_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[42]\,
      I1 => \p_2_in__0\(26),
      O => \biasSum_carry__9_i_2__3_n_0\
    );
\biasSum_carry__9_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[41]\,
      I1 => \p_2_in__0\(25),
      O => \biasSum_carry__9_i_3__3_n_0\
    );
\biasSum_carry__9_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[40]\,
      I1 => \p_2_in__0\(24),
      O => \biasSum_carry__9_i_4__3_n_0\
    );
\biasSum_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[3]\,
      O => \biasSum_carry_i_1__3_n_0\
    );
\biasSum_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[2]\,
      O => \biasSum_carry_i_2__3_n_0\
    );
\biasSum_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[1]\,
      O => \biasSum_carry_i_3__3_n_0\
    );
\biasSum_carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[0]\,
      O => \biasSum_carry_i_4__3_n_0\
    );
\bias_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(0),
      Q => \bias_reg_n_0_[16]\,
      R => '0'
    );
\bias_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(1),
      Q => \bias_reg_n_0_[17]\,
      R => '0'
    );
\bias_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(2),
      Q => \bias_reg_n_0_[18]\,
      R => '0'
    );
\bias_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(3),
      Q => \bias_reg_n_0_[19]\,
      R => '0'
    );
\bias_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(4),
      Q => \bias_reg_n_0_[20]\,
      R => '0'
    );
\bias_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(5),
      Q => \bias_reg_n_0_[21]\,
      R => '0'
    );
\bias_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(6),
      Q => \bias_reg_n_0_[22]\,
      R => '0'
    );
\bias_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(7),
      Q => \bias_reg_n_0_[23]\,
      R => '0'
    );
\bias_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(8),
      Q => \bias_reg_n_0_[24]\,
      R => '0'
    );
\bias_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(9),
      Q => \bias_reg_n_0_[25]\,
      R => '0'
    );
\bias_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(10),
      Q => \bias_reg_n_0_[26]\,
      R => '0'
    );
\bias_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(11),
      Q => \bias_reg_n_0_[27]\,
      R => '0'
    );
\bias_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(12),
      Q => \bias_reg_n_0_[28]\,
      R => '0'
    );
\bias_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(13),
      Q => \bias_reg_n_0_[29]\,
      R => '0'
    );
\bias_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(14),
      Q => \bias_reg_n_0_[30]\,
      R => '0'
    );
\bias_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(15),
      Q => \bias_reg_n_0_[31]\,
      R => '0'
    );
\bias_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(16),
      Q => \bias_reg_n_0_[32]\,
      R => '0'
    );
\bias_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(17),
      Q => \bias_reg_n_0_[33]\,
      R => '0'
    );
\bias_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(18),
      Q => \bias_reg_n_0_[34]\,
      R => '0'
    );
\bias_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(19),
      Q => \bias_reg_n_0_[35]\,
      R => '0'
    );
\bias_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(20),
      Q => \bias_reg_n_0_[36]\,
      R => '0'
    );
\bias_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(21),
      Q => \bias_reg_n_0_[37]\,
      R => '0'
    );
\bias_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(22),
      Q => \bias_reg_n_0_[38]\,
      R => '0'
    );
\bias_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(23),
      Q => \bias_reg_n_0_[39]\,
      R => '0'
    );
\bias_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(24),
      Q => \bias_reg_n_0_[40]\,
      R => '0'
    );
\bias_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(25),
      Q => \bias_reg_n_0_[41]\,
      R => '0'
    );
\bias_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(26),
      Q => \bias_reg_n_0_[42]\,
      R => '0'
    );
\bias_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(27),
      Q => \bias_reg_n_0_[43]\,
      R => '0'
    );
\bias_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(28),
      Q => \bias_reg_n_0_[44]\,
      R => '0'
    );
\bias_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(29),
      Q => \bias_reg_n_0_[45]\,
      R => '0'
    );
\bias_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(30),
      Q => \bias_reg_n_0_[46]\,
      R => '0'
    );
\bias_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(31),
      Q => p_1_in,
      R => '0'
    );
mul0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => dout0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => A(14),
      B(16) => A(14),
      B(15) => A(14),
      B(14 downto 0) => A(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \mul0__0_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul0_OVERFLOW_UNCONNECTED,
      P(47) => mul0_n_58,
      P(46) => mul0_n_59,
      P(45) => mul0_n_60,
      P(44) => mul0_n_61,
      P(43) => mul0_n_62,
      P(42) => mul0_n_63,
      P(41) => mul0_n_64,
      P(40) => mul0_n_65,
      P(39) => mul0_n_66,
      P(38) => mul0_n_67,
      P(37) => mul0_n_68,
      P(36) => mul0_n_69,
      P(35) => mul0_n_70,
      P(34) => mul0_n_71,
      P(33) => mul0_n_72,
      P(32) => mul0_n_73,
      P(31) => mul0_n_74,
      P(30) => mul0_n_75,
      P(29) => mul0_n_76,
      P(28) => mul0_n_77,
      P(27) => mul0_n_78,
      P(26) => mul0_n_79,
      P(25) => mul0_n_80,
      P(24) => mul0_n_81,
      P(23) => mul0_n_82,
      P(22) => mul0_n_83,
      P(21) => mul0_n_84,
      P(20) => mul0_n_85,
      P(19) => mul0_n_86,
      P(18) => mul0_n_87,
      P(17) => mul0_n_88,
      P(16) => mul0_n_89,
      P(15) => mul0_n_90,
      P(14) => mul0_n_91,
      P(13) => mul0_n_92,
      P(12) => mul0_n_93,
      P(11) => mul0_n_94,
      P(10) => mul0_n_95,
      P(9) => mul0_n_96,
      P(8) => mul0_n_97,
      P(7) => mul0_n_98,
      P(6) => mul0_n_99,
      P(5) => mul0_n_100,
      P(4) => mul0_n_101,
      P(3) => mul0_n_102,
      P(2) => mul0_n_103,
      P(1) => mul0_n_104,
      P(0) => mul0_n_105,
      PATTERNBDETECT => NLW_mul0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => mul0_n_106,
      PCOUT(46) => mul0_n_107,
      PCOUT(45) => mul0_n_108,
      PCOUT(44) => mul0_n_109,
      PCOUT(43) => mul0_n_110,
      PCOUT(42) => mul0_n_111,
      PCOUT(41) => mul0_n_112,
      PCOUT(40) => mul0_n_113,
      PCOUT(39) => mul0_n_114,
      PCOUT(38) => mul0_n_115,
      PCOUT(37) => mul0_n_116,
      PCOUT(36) => mul0_n_117,
      PCOUT(35) => mul0_n_118,
      PCOUT(34) => mul0_n_119,
      PCOUT(33) => mul0_n_120,
      PCOUT(32) => mul0_n_121,
      PCOUT(31) => mul0_n_122,
      PCOUT(30) => mul0_n_123,
      PCOUT(29) => mul0_n_124,
      PCOUT(28) => mul0_n_125,
      PCOUT(27) => mul0_n_126,
      PCOUT(26) => mul0_n_127,
      PCOUT(25) => mul0_n_128,
      PCOUT(24) => mul0_n_129,
      PCOUT(23) => mul0_n_130,
      PCOUT(22) => mul0_n_131,
      PCOUT(21) => mul0_n_132,
      PCOUT(20) => mul0_n_133,
      PCOUT(19) => mul0_n_134,
      PCOUT(18) => mul0_n_135,
      PCOUT(17) => mul0_n_136,
      PCOUT(16) => mul0_n_137,
      PCOUT(15) => mul0_n_138,
      PCOUT(14) => mul0_n_139,
      PCOUT(13) => mul0_n_140,
      PCOUT(12) => mul0_n_141,
      PCOUT(11) => mul0_n_142,
      PCOUT(10) => mul0_n_143,
      PCOUT(9) => mul0_n_144,
      PCOUT(8) => mul0_n_145,
      PCOUT(7) => mul0_n_146,
      PCOUT(6) => mul0_n_147,
      PCOUT(5) => mul0_n_148,
      PCOUT(4) => mul0_n_149,
      PCOUT(3) => mul0_n_150,
      PCOUT(2) => mul0_n_151,
      PCOUT(1) => mul0_n_152,
      PCOUT(0) => mul0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul0_UNDERFLOW_UNCONNECTED
    );
\mul0__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \mul0__0_1\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_mul0__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => dout0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_mul0__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_mul0__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_mul0__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \mul0__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_mul0__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_mul0__0_OVERFLOW_UNCONNECTED\,
      P(47) => \mul0__0_n_58\,
      P(46) => \mul0__0_n_59\,
      P(45) => \mul0__0_n_60\,
      P(44) => \mul0__0_n_61\,
      P(43) => \mul0__0_n_62\,
      P(42) => \mul0__0_n_63\,
      P(41) => \mul0__0_n_64\,
      P(40) => \mul0__0_n_65\,
      P(39) => \mul0__0_n_66\,
      P(38) => \mul0__0_n_67\,
      P(37) => \mul0__0_n_68\,
      P(36) => \mul0__0_n_69\,
      P(35) => \mul0__0_n_70\,
      P(34) => \mul0__0_n_71\,
      P(33) => \mul0__0_n_72\,
      P(32) => \mul0__0_n_73\,
      P(31) => \mul0__0_n_74\,
      P(30) => \mul0__0_n_75\,
      P(29) => \mul0__0_n_76\,
      P(28) => \mul0__0_n_77\,
      P(27) => \mul0__0_n_78\,
      P(26) => \mul0__0_n_79\,
      P(25) => \mul0__0_n_80\,
      P(24) => \mul0__0_n_81\,
      P(23) => \mul0__0_n_82\,
      P(22) => \mul0__0_n_83\,
      P(21) => \mul0__0_n_84\,
      P(20) => \mul0__0_n_85\,
      P(19) => \mul0__0_n_86\,
      P(18) => \mul0__0_n_87\,
      P(17) => \mul0__0_n_88\,
      P(16) => \mul0__0_n_89\,
      P(15) => \mul0__0_n_90\,
      P(14) => \mul0__0_n_91\,
      P(13) => \mul0__0_n_92\,
      P(12) => \mul0__0_n_93\,
      P(11) => \mul0__0_n_94\,
      P(10) => \mul0__0_n_95\,
      P(9) => \mul0__0_n_96\,
      P(8) => \mul0__0_n_97\,
      P(7) => \mul0__0_n_98\,
      P(6) => \mul0__0_n_99\,
      P(5) => \mul0__0_n_100\,
      P(4) => \mul0__0_n_101\,
      P(3) => \mul0__0_n_102\,
      P(2) => \mul0__0_n_103\,
      P(1) => \mul0__0_n_104\,
      P(0) => \mul0__0_n_105\,
      PATTERNBDETECT => \NLW_mul0__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_mul0__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \mul0__0_n_106\,
      PCOUT(46) => \mul0__0_n_107\,
      PCOUT(45) => \mul0__0_n_108\,
      PCOUT(44) => \mul0__0_n_109\,
      PCOUT(43) => \mul0__0_n_110\,
      PCOUT(42) => \mul0__0_n_111\,
      PCOUT(41) => \mul0__0_n_112\,
      PCOUT(40) => \mul0__0_n_113\,
      PCOUT(39) => \mul0__0_n_114\,
      PCOUT(38) => \mul0__0_n_115\,
      PCOUT(37) => \mul0__0_n_116\,
      PCOUT(36) => \mul0__0_n_117\,
      PCOUT(35) => \mul0__0_n_118\,
      PCOUT(34) => \mul0__0_n_119\,
      PCOUT(33) => \mul0__0_n_120\,
      PCOUT(32) => \mul0__0_n_121\,
      PCOUT(31) => \mul0__0_n_122\,
      PCOUT(30) => \mul0__0_n_123\,
      PCOUT(29) => \mul0__0_n_124\,
      PCOUT(28) => \mul0__0_n_125\,
      PCOUT(27) => \mul0__0_n_126\,
      PCOUT(26) => \mul0__0_n_127\,
      PCOUT(25) => \mul0__0_n_128\,
      PCOUT(24) => \mul0__0_n_129\,
      PCOUT(23) => \mul0__0_n_130\,
      PCOUT(22) => \mul0__0_n_131\,
      PCOUT(21) => \mul0__0_n_132\,
      PCOUT(20) => \mul0__0_n_133\,
      PCOUT(19) => \mul0__0_n_134\,
      PCOUT(18) => \mul0__0_n_135\,
      PCOUT(17) => \mul0__0_n_136\,
      PCOUT(16) => \mul0__0_n_137\,
      PCOUT(15) => \mul0__0_n_138\,
      PCOUT(14) => \mul0__0_n_139\,
      PCOUT(13) => \mul0__0_n_140\,
      PCOUT(12) => \mul0__0_n_141\,
      PCOUT(11) => \mul0__0_n_142\,
      PCOUT(10) => \mul0__0_n_143\,
      PCOUT(9) => \mul0__0_n_144\,
      PCOUT(8) => \mul0__0_n_145\,
      PCOUT(7) => \mul0__0_n_146\,
      PCOUT(6) => \mul0__0_n_147\,
      PCOUT(5) => \mul0__0_n_148\,
      PCOUT(4) => \mul0__0_n_149\,
      PCOUT(3) => \mul0__0_n_150\,
      PCOUT(2) => \mul0__0_n_151\,
      PCOUT(1) => \mul0__0_n_152\,
      PCOUT(0) => \mul0__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_mul0__0_UNDERFLOW_UNCONNECTED\
    );
mul0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mul0_carry_n_0,
      CO(2) => mul0_carry_n_1,
      CO(1) => mul0_carry_n_2,
      CO(0) => mul0_carry_n_3,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_103\,
      DI(2) => \mul_reg__0_n_104\,
      DI(1) => \mul_reg__0_n_105\,
      DI(0) => '0',
      O(3 downto 0) => \mul_reg__1\(19 downto 16),
      S(3) => \mul0_carry_i_1__3_n_0\,
      S(2) => \mul0_carry_i_2__3_n_0\,
      S(1) => \mul0_carry_i_3__3_n_0\,
      S(0) => \mul_reg[16]__0_n_0\
    );
\mul0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => mul0_carry_n_0,
      CO(3) => \mul0_carry__0_n_0\,
      CO(2) => \mul0_carry__0_n_1\,
      CO(1) => \mul0_carry__0_n_2\,
      CO(0) => \mul0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_99\,
      DI(2) => \mul_reg__0_n_100\,
      DI(1) => \mul_reg__0_n_101\,
      DI(0) => \mul_reg__0_n_102\,
      O(3 downto 0) => \mul_reg__1\(23 downto 20),
      S(3) => \mul0_carry__0_i_1__3_n_0\,
      S(2) => \mul0_carry__0_i_2__3_n_0\,
      S(1) => \mul0_carry__0_i_3__3_n_0\,
      S(0) => \mul0_carry__0_i_4__3_n_0\
    );
\mul0_carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_99\,
      I1 => \mul_reg__2\(6),
      O => \mul0_carry__0_i_1__3_n_0\
    );
\mul0_carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_100\,
      I1 => \mul_reg__2\(5),
      O => \mul0_carry__0_i_2__3_n_0\
    );
\mul0_carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_101\,
      I1 => \mul_reg__2\(4),
      O => \mul0_carry__0_i_3__3_n_0\
    );
\mul0_carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_102\,
      I1 => \mul_reg__2\(3),
      O => \mul0_carry__0_i_4__3_n_0\
    );
\mul0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__0_n_0\,
      CO(3) => \mul0_carry__1_n_0\,
      CO(2) => \mul0_carry__1_n_1\,
      CO(1) => \mul0_carry__1_n_2\,
      CO(0) => \mul0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_95\,
      DI(2) => \mul_reg__0_n_96\,
      DI(1) => \mul_reg__0_n_97\,
      DI(0) => \mul_reg__0_n_98\,
      O(3 downto 0) => \mul_reg__1\(27 downto 24),
      S(3) => \mul0_carry__1_i_1__3_n_0\,
      S(2) => \mul0_carry__1_i_2__3_n_0\,
      S(1) => \mul0_carry__1_i_3__3_n_0\,
      S(0) => \mul0_carry__1_i_4__3_n_0\
    );
\mul0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__9_n_0\,
      CO(3) => \NLW_mul0_carry__10_CO_UNCONNECTED\(3),
      CO(2) => \mul0_carry__10_n_1\,
      CO(1) => \mul0_carry__10_n_2\,
      CO(0) => \mul0_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mul_reg__0_n_60\,
      DI(1) => \mul_reg__0_n_61\,
      DI(0) => \mul_reg__0_n_62\,
      O(3) => p_3_in,
      O(2 downto 0) => \mul_reg__1\(62 downto 60),
      S(3) => \mul0_carry__10_i_1__3_n_0\,
      S(2) => \mul0_carry__10_i_2__3_n_0\,
      S(1) => \mul0_carry__10_i_3__3_n_0\,
      S(0) => \mul0_carry__10_i_4__3_n_0\
    );
\mul0_carry__10_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_59\,
      I1 => mul_reg_n_76,
      O => \mul0_carry__10_i_1__3_n_0\
    );
\mul0_carry__10_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_60\,
      I1 => mul_reg_n_77,
      O => \mul0_carry__10_i_2__3_n_0\
    );
\mul0_carry__10_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_61\,
      I1 => mul_reg_n_78,
      O => \mul0_carry__10_i_3__3_n_0\
    );
\mul0_carry__10_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_62\,
      I1 => mul_reg_n_79,
      O => \mul0_carry__10_i_4__3_n_0\
    );
\mul0_carry__1_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_95\,
      I1 => \mul_reg__2\(10),
      O => \mul0_carry__1_i_1__3_n_0\
    );
\mul0_carry__1_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_96\,
      I1 => \mul_reg__2\(9),
      O => \mul0_carry__1_i_2__3_n_0\
    );
\mul0_carry__1_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_97\,
      I1 => \mul_reg__2\(8),
      O => \mul0_carry__1_i_3__3_n_0\
    );
\mul0_carry__1_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_98\,
      I1 => \mul_reg__2\(7),
      O => \mul0_carry__1_i_4__3_n_0\
    );
\mul0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__1_n_0\,
      CO(3) => \mul0_carry__2_n_0\,
      CO(2) => \mul0_carry__2_n_1\,
      CO(1) => \mul0_carry__2_n_2\,
      CO(0) => \mul0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_91\,
      DI(2) => \mul_reg__0_n_92\,
      DI(1) => \mul_reg__0_n_93\,
      DI(0) => \mul_reg__0_n_94\,
      O(3 downto 0) => \mul_reg__1\(31 downto 28),
      S(3) => \mul0_carry__2_i_1__3_n_0\,
      S(2) => \mul0_carry__2_i_2__3_n_0\,
      S(1) => \mul0_carry__2_i_3__3_n_0\,
      S(0) => \mul0_carry__2_i_4__3_n_0\
    );
\mul0_carry__2_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_91\,
      I1 => \mul_reg__2\(14),
      O => \mul0_carry__2_i_1__3_n_0\
    );
\mul0_carry__2_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_92\,
      I1 => \mul_reg__2\(13),
      O => \mul0_carry__2_i_2__3_n_0\
    );
\mul0_carry__2_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_93\,
      I1 => \mul_reg__2\(12),
      O => \mul0_carry__2_i_3__3_n_0\
    );
\mul0_carry__2_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_94\,
      I1 => \mul_reg__2\(11),
      O => \mul0_carry__2_i_4__3_n_0\
    );
\mul0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__2_n_0\,
      CO(3) => \mul0_carry__3_n_0\,
      CO(2) => \mul0_carry__3_n_1\,
      CO(1) => \mul0_carry__3_n_2\,
      CO(0) => \mul0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_87\,
      DI(2) => \mul_reg__0_n_88\,
      DI(1) => \mul_reg__0_n_89\,
      DI(0) => \mul_reg__0_n_90\,
      O(3 downto 0) => \mul_reg__1\(35 downto 32),
      S(3) => \mul0_carry__3_i_1__3_n_0\,
      S(2) => \mul0_carry__3_i_2__3_n_0\,
      S(1) => \mul0_carry__3_i_3__3_n_0\,
      S(0) => \mul0_carry__3_i_4__3_n_0\
    );
\mul0_carry__3_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_87\,
      I1 => mul_reg_n_104,
      O => \mul0_carry__3_i_1__3_n_0\
    );
\mul0_carry__3_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_88\,
      I1 => mul_reg_n_105,
      O => \mul0_carry__3_i_2__3_n_0\
    );
\mul0_carry__3_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_89\,
      I1 => \mul_reg__2\(16),
      O => \mul0_carry__3_i_3__3_n_0\
    );
\mul0_carry__3_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_90\,
      I1 => \mul_reg__2\(15),
      O => \mul0_carry__3_i_4__3_n_0\
    );
\mul0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__3_n_0\,
      CO(3) => \mul0_carry__4_n_0\,
      CO(2) => \mul0_carry__4_n_1\,
      CO(1) => \mul0_carry__4_n_2\,
      CO(0) => \mul0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_83\,
      DI(2) => \mul_reg__0_n_84\,
      DI(1) => \mul_reg__0_n_85\,
      DI(0) => \mul_reg__0_n_86\,
      O(3 downto 0) => \mul_reg__1\(39 downto 36),
      S(3) => \mul0_carry__4_i_1__3_n_0\,
      S(2) => \mul0_carry__4_i_2__3_n_0\,
      S(1) => \mul0_carry__4_i_3__3_n_0\,
      S(0) => \mul0_carry__4_i_4__3_n_0\
    );
\mul0_carry__4_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_83\,
      I1 => mul_reg_n_100,
      O => \mul0_carry__4_i_1__3_n_0\
    );
\mul0_carry__4_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_84\,
      I1 => mul_reg_n_101,
      O => \mul0_carry__4_i_2__3_n_0\
    );
\mul0_carry__4_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_85\,
      I1 => mul_reg_n_102,
      O => \mul0_carry__4_i_3__3_n_0\
    );
\mul0_carry__4_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_86\,
      I1 => mul_reg_n_103,
      O => \mul0_carry__4_i_4__3_n_0\
    );
\mul0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__4_n_0\,
      CO(3) => \mul0_carry__5_n_0\,
      CO(2) => \mul0_carry__5_n_1\,
      CO(1) => \mul0_carry__5_n_2\,
      CO(0) => \mul0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_79\,
      DI(2) => \mul_reg__0_n_80\,
      DI(1) => \mul_reg__0_n_81\,
      DI(0) => \mul_reg__0_n_82\,
      O(3 downto 0) => \mul_reg__1\(43 downto 40),
      S(3) => \mul0_carry__5_i_1__3_n_0\,
      S(2) => \mul0_carry__5_i_2__3_n_0\,
      S(1) => \mul0_carry__5_i_3__3_n_0\,
      S(0) => \mul0_carry__5_i_4__3_n_0\
    );
\mul0_carry__5_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_79\,
      I1 => mul_reg_n_96,
      O => \mul0_carry__5_i_1__3_n_0\
    );
\mul0_carry__5_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_80\,
      I1 => mul_reg_n_97,
      O => \mul0_carry__5_i_2__3_n_0\
    );
\mul0_carry__5_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_81\,
      I1 => mul_reg_n_98,
      O => \mul0_carry__5_i_3__3_n_0\
    );
\mul0_carry__5_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_82\,
      I1 => mul_reg_n_99,
      O => \mul0_carry__5_i_4__3_n_0\
    );
\mul0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__5_n_0\,
      CO(3) => \mul0_carry__6_n_0\,
      CO(2) => \mul0_carry__6_n_1\,
      CO(1) => \mul0_carry__6_n_2\,
      CO(0) => \mul0_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_75\,
      DI(2) => \mul_reg__0_n_76\,
      DI(1) => \mul_reg__0_n_77\,
      DI(0) => \mul_reg__0_n_78\,
      O(3 downto 0) => \mul_reg__1\(47 downto 44),
      S(3) => \mul0_carry__6_i_1__3_n_0\,
      S(2) => \mul0_carry__6_i_2__3_n_0\,
      S(1) => \mul0_carry__6_i_3__3_n_0\,
      S(0) => \mul0_carry__6_i_4__3_n_0\
    );
\mul0_carry__6_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_75\,
      I1 => mul_reg_n_92,
      O => \mul0_carry__6_i_1__3_n_0\
    );
\mul0_carry__6_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_76\,
      I1 => mul_reg_n_93,
      O => \mul0_carry__6_i_2__3_n_0\
    );
\mul0_carry__6_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_77\,
      I1 => mul_reg_n_94,
      O => \mul0_carry__6_i_3__3_n_0\
    );
\mul0_carry__6_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_78\,
      I1 => mul_reg_n_95,
      O => \mul0_carry__6_i_4__3_n_0\
    );
\mul0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__6_n_0\,
      CO(3) => \mul0_carry__7_n_0\,
      CO(2) => \mul0_carry__7_n_1\,
      CO(1) => \mul0_carry__7_n_2\,
      CO(0) => \mul0_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_71\,
      DI(2) => \mul_reg__0_n_72\,
      DI(1) => \mul_reg__0_n_73\,
      DI(0) => \mul_reg__0_n_74\,
      O(3 downto 0) => \mul_reg__1\(51 downto 48),
      S(3) => \mul0_carry__7_i_1__3_n_0\,
      S(2) => \mul0_carry__7_i_2__3_n_0\,
      S(1) => \mul0_carry__7_i_3__3_n_0\,
      S(0) => \mul0_carry__7_i_4__3_n_0\
    );
\mul0_carry__7_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_71\,
      I1 => mul_reg_n_88,
      O => \mul0_carry__7_i_1__3_n_0\
    );
\mul0_carry__7_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_72\,
      I1 => mul_reg_n_89,
      O => \mul0_carry__7_i_2__3_n_0\
    );
\mul0_carry__7_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_73\,
      I1 => mul_reg_n_90,
      O => \mul0_carry__7_i_3__3_n_0\
    );
\mul0_carry__7_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_74\,
      I1 => mul_reg_n_91,
      O => \mul0_carry__7_i_4__3_n_0\
    );
\mul0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__7_n_0\,
      CO(3) => \mul0_carry__8_n_0\,
      CO(2) => \mul0_carry__8_n_1\,
      CO(1) => \mul0_carry__8_n_2\,
      CO(0) => \mul0_carry__8_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_67\,
      DI(2) => \mul_reg__0_n_68\,
      DI(1) => \mul_reg__0_n_69\,
      DI(0) => \mul_reg__0_n_70\,
      O(3 downto 0) => \mul_reg__1\(55 downto 52),
      S(3) => \mul0_carry__8_i_1__3_n_0\,
      S(2) => \mul0_carry__8_i_2__3_n_0\,
      S(1) => \mul0_carry__8_i_3__3_n_0\,
      S(0) => \mul0_carry__8_i_4__3_n_0\
    );
\mul0_carry__8_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_67\,
      I1 => mul_reg_n_84,
      O => \mul0_carry__8_i_1__3_n_0\
    );
\mul0_carry__8_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_68\,
      I1 => mul_reg_n_85,
      O => \mul0_carry__8_i_2__3_n_0\
    );
\mul0_carry__8_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_69\,
      I1 => mul_reg_n_86,
      O => \mul0_carry__8_i_3__3_n_0\
    );
\mul0_carry__8_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_70\,
      I1 => mul_reg_n_87,
      O => \mul0_carry__8_i_4__3_n_0\
    );
\mul0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__8_n_0\,
      CO(3) => \mul0_carry__9_n_0\,
      CO(2) => \mul0_carry__9_n_1\,
      CO(1) => \mul0_carry__9_n_2\,
      CO(0) => \mul0_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_63\,
      DI(2) => \mul_reg__0_n_64\,
      DI(1) => \mul_reg__0_n_65\,
      DI(0) => \mul_reg__0_n_66\,
      O(3 downto 0) => \mul_reg__1\(59 downto 56),
      S(3) => \mul0_carry__9_i_1__3_n_0\,
      S(2) => \mul0_carry__9_i_2__3_n_0\,
      S(1) => \mul0_carry__9_i_3__3_n_0\,
      S(0) => \mul0_carry__9_i_4__3_n_0\
    );
\mul0_carry__9_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_63\,
      I1 => mul_reg_n_80,
      O => \mul0_carry__9_i_1__3_n_0\
    );
\mul0_carry__9_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_64\,
      I1 => mul_reg_n_81,
      O => \mul0_carry__9_i_2__3_n_0\
    );
\mul0_carry__9_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_65\,
      I1 => mul_reg_n_82,
      O => \mul0_carry__9_i_3__3_n_0\
    );
\mul0_carry__9_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_66\,
      I1 => mul_reg_n_83,
      O => \mul0_carry__9_i_4__3_n_0\
    );
\mul0_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_103\,
      I1 => \mul_reg__2\(2),
      O => \mul0_carry_i_1__3_n_0\
    );
\mul0_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_104\,
      I1 => \mul_reg__2\(1),
      O => \mul0_carry_i_2__3_n_0\
    );
\mul0_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_105\,
      I1 => \mul_reg__2\(0),
      O => \mul0_carry_i_3__3_n_0\
    );
\mul[16]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => weight_valid,
      O => \^rstp\
    );
mul_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20 downto 19) => A(15 downto 14),
      A(18) => A(14),
      A(17) => A(14),
      A(16) => A(14),
      A(15) => A(14),
      A(14 downto 0) => A(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => dout0(31),
      B(16) => dout0(31),
      B(15) => dout0(31),
      B(14 downto 0) => dout0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \mul0__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_mul_reg_OVERFLOW_UNCONNECTED,
      P(47) => mul_reg_n_58,
      P(46) => mul_reg_n_59,
      P(45) => mul_reg_n_60,
      P(44) => mul_reg_n_61,
      P(43) => mul_reg_n_62,
      P(42) => mul_reg_n_63,
      P(41) => mul_reg_n_64,
      P(40) => mul_reg_n_65,
      P(39) => mul_reg_n_66,
      P(38) => mul_reg_n_67,
      P(37) => mul_reg_n_68,
      P(36) => mul_reg_n_69,
      P(35) => mul_reg_n_70,
      P(34) => mul_reg_n_71,
      P(33) => mul_reg_n_72,
      P(32) => mul_reg_n_73,
      P(31) => mul_reg_n_74,
      P(30) => mul_reg_n_75,
      P(29) => mul_reg_n_76,
      P(28) => mul_reg_n_77,
      P(27) => mul_reg_n_78,
      P(26) => mul_reg_n_79,
      P(25) => mul_reg_n_80,
      P(24) => mul_reg_n_81,
      P(23) => mul_reg_n_82,
      P(22) => mul_reg_n_83,
      P(21) => mul_reg_n_84,
      P(20) => mul_reg_n_85,
      P(19) => mul_reg_n_86,
      P(18) => mul_reg_n_87,
      P(17) => mul_reg_n_88,
      P(16) => mul_reg_n_89,
      P(15) => mul_reg_n_90,
      P(14) => mul_reg_n_91,
      P(13) => mul_reg_n_92,
      P(12) => mul_reg_n_93,
      P(11) => mul_reg_n_94,
      P(10) => mul_reg_n_95,
      P(9) => mul_reg_n_96,
      P(8) => mul_reg_n_97,
      P(7) => mul_reg_n_98,
      P(6) => mul_reg_n_99,
      P(5) => mul_reg_n_100,
      P(4) => mul_reg_n_101,
      P(3) => mul_reg_n_102,
      P(2) => mul_reg_n_103,
      P(1) => mul_reg_n_104,
      P(0) => mul_reg_n_105,
      PATTERNBDETECT => NLW_mul_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mul0_n_106,
      PCIN(46) => mul0_n_107,
      PCIN(45) => mul0_n_108,
      PCIN(44) => mul0_n_109,
      PCIN(43) => mul0_n_110,
      PCIN(42) => mul0_n_111,
      PCIN(41) => mul0_n_112,
      PCIN(40) => mul0_n_113,
      PCIN(39) => mul0_n_114,
      PCIN(38) => mul0_n_115,
      PCIN(37) => mul0_n_116,
      PCIN(36) => mul0_n_117,
      PCIN(35) => mul0_n_118,
      PCIN(34) => mul0_n_119,
      PCIN(33) => mul0_n_120,
      PCIN(32) => mul0_n_121,
      PCIN(31) => mul0_n_122,
      PCIN(30) => mul0_n_123,
      PCIN(29) => mul0_n_124,
      PCIN(28) => mul0_n_125,
      PCIN(27) => mul0_n_126,
      PCIN(26) => mul0_n_127,
      PCIN(25) => mul0_n_128,
      PCIN(24) => mul0_n_129,
      PCIN(23) => mul0_n_130,
      PCIN(22) => mul0_n_131,
      PCIN(21) => mul0_n_132,
      PCIN(20) => mul0_n_133,
      PCIN(19) => mul0_n_134,
      PCIN(18) => mul0_n_135,
      PCIN(17) => mul0_n_136,
      PCIN(16) => mul0_n_137,
      PCIN(15) => mul0_n_138,
      PCIN(14) => mul0_n_139,
      PCIN(13) => mul0_n_140,
      PCIN(12) => mul0_n_141,
      PCIN(11) => mul0_n_142,
      PCIN(10) => mul0_n_143,
      PCIN(9) => mul0_n_144,
      PCIN(8) => mul0_n_145,
      PCIN(7) => mul0_n_146,
      PCIN(6) => mul0_n_147,
      PCIN(5) => mul0_n_148,
      PCIN(4) => mul0_n_149,
      PCIN(3) => mul0_n_150,
      PCIN(2) => mul0_n_151,
      PCIN(1) => mul0_n_152,
      PCIN(0) => mul0_n_153,
      PCOUT(47 downto 0) => NLW_mul_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => \^rstp\,
      UNDERFLOW => NLW_mul_reg_UNDERFLOW_UNCONNECTED
    );
\mul_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_105,
      Q => \mul_reg__2\(0),
      R => \^rstp\
    );
\mul_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_105\,
      Q => \mul_reg[0]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_95,
      Q => \mul_reg__2\(10),
      R => \^rstp\
    );
\mul_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_95\,
      Q => \mul_reg[10]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_94,
      Q => \mul_reg__2\(11),
      R => \^rstp\
    );
\mul_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_94\,
      Q => \mul_reg[11]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_93,
      Q => \mul_reg__2\(12),
      R => \^rstp\
    );
\mul_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_93\,
      Q => \mul_reg[12]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_92,
      Q => \mul_reg__2\(13),
      R => \^rstp\
    );
\mul_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_92\,
      Q => \mul_reg[13]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_91,
      Q => \mul_reg__2\(14),
      R => \^rstp\
    );
\mul_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_91\,
      Q => \mul_reg[14]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_90,
      Q => \mul_reg__2\(15),
      R => \^rstp\
    );
\mul_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_90\,
      Q => \mul_reg[15]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_89,
      Q => \mul_reg__2\(16),
      R => \^rstp\
    );
\mul_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_89\,
      Q => \mul_reg[16]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_104,
      Q => \mul_reg__2\(1),
      R => \^rstp\
    );
\mul_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_104\,
      Q => \mul_reg[1]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_103,
      Q => \mul_reg__2\(2),
      R => \^rstp\
    );
\mul_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_103\,
      Q => \mul_reg[2]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_102,
      Q => \mul_reg__2\(3),
      R => \^rstp\
    );
\mul_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_102\,
      Q => \mul_reg[3]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_101,
      Q => \mul_reg__2\(4),
      R => \^rstp\
    );
\mul_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_101\,
      Q => \mul_reg[4]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_100,
      Q => \mul_reg__2\(5),
      R => \^rstp\
    );
\mul_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_100\,
      Q => \mul_reg[5]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_99,
      Q => \mul_reg__2\(6),
      R => \^rstp\
    );
\mul_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_99\,
      Q => \mul_reg[6]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_98,
      Q => \mul_reg__2\(7),
      R => \^rstp\
    );
\mul_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_98\,
      Q => \mul_reg[7]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_97,
      Q => \mul_reg__2\(8),
      R => \^rstp\
    );
\mul_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_97\,
      Q => \mul_reg[8]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_96,
      Q => \mul_reg__2\(9),
      R => \^rstp\
    );
\mul_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_96\,
      Q => \mul_reg[9]__0_n_0\,
      R => \^rstp\
    );
\mul_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \mul0__0_1\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_mul_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => dout0(31),
      B(16) => dout0(31),
      B(15) => dout0(31),
      B(14 downto 0) => dout0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_mul_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_mul_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_mul_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \mul0__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_mul_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_mul_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \mul_reg__0_n_58\,
      P(46) => \mul_reg__0_n_59\,
      P(45) => \mul_reg__0_n_60\,
      P(44) => \mul_reg__0_n_61\,
      P(43) => \mul_reg__0_n_62\,
      P(42) => \mul_reg__0_n_63\,
      P(41) => \mul_reg__0_n_64\,
      P(40) => \mul_reg__0_n_65\,
      P(39) => \mul_reg__0_n_66\,
      P(38) => \mul_reg__0_n_67\,
      P(37) => \mul_reg__0_n_68\,
      P(36) => \mul_reg__0_n_69\,
      P(35) => \mul_reg__0_n_70\,
      P(34) => \mul_reg__0_n_71\,
      P(33) => \mul_reg__0_n_72\,
      P(32) => \mul_reg__0_n_73\,
      P(31) => \mul_reg__0_n_74\,
      P(30) => \mul_reg__0_n_75\,
      P(29) => \mul_reg__0_n_76\,
      P(28) => \mul_reg__0_n_77\,
      P(27) => \mul_reg__0_n_78\,
      P(26) => \mul_reg__0_n_79\,
      P(25) => \mul_reg__0_n_80\,
      P(24) => \mul_reg__0_n_81\,
      P(23) => \mul_reg__0_n_82\,
      P(22) => \mul_reg__0_n_83\,
      P(21) => \mul_reg__0_n_84\,
      P(20) => \mul_reg__0_n_85\,
      P(19) => \mul_reg__0_n_86\,
      P(18) => \mul_reg__0_n_87\,
      P(17) => \mul_reg__0_n_88\,
      P(16) => \mul_reg__0_n_89\,
      P(15) => \mul_reg__0_n_90\,
      P(14) => \mul_reg__0_n_91\,
      P(13) => \mul_reg__0_n_92\,
      P(12) => \mul_reg__0_n_93\,
      P(11) => \mul_reg__0_n_94\,
      P(10) => \mul_reg__0_n_95\,
      P(9) => \mul_reg__0_n_96\,
      P(8) => \mul_reg__0_n_97\,
      P(7) => \mul_reg__0_n_98\,
      P(6) => \mul_reg__0_n_99\,
      P(5) => \mul_reg__0_n_100\,
      P(4) => \mul_reg__0_n_101\,
      P(3) => \mul_reg__0_n_102\,
      P(2) => \mul_reg__0_n_103\,
      P(1) => \mul_reg__0_n_104\,
      P(0) => \mul_reg__0_n_105\,
      PATTERNBDETECT => \NLW_mul_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_mul_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \mul0__0_n_106\,
      PCIN(46) => \mul0__0_n_107\,
      PCIN(45) => \mul0__0_n_108\,
      PCIN(44) => \mul0__0_n_109\,
      PCIN(43) => \mul0__0_n_110\,
      PCIN(42) => \mul0__0_n_111\,
      PCIN(41) => \mul0__0_n_112\,
      PCIN(40) => \mul0__0_n_113\,
      PCIN(39) => \mul0__0_n_114\,
      PCIN(38) => \mul0__0_n_115\,
      PCIN(37) => \mul0__0_n_116\,
      PCIN(36) => \mul0__0_n_117\,
      PCIN(35) => \mul0__0_n_118\,
      PCIN(34) => \mul0__0_n_119\,
      PCIN(33) => \mul0__0_n_120\,
      PCIN(32) => \mul0__0_n_121\,
      PCIN(31) => \mul0__0_n_122\,
      PCIN(30) => \mul0__0_n_123\,
      PCIN(29) => \mul0__0_n_124\,
      PCIN(28) => \mul0__0_n_125\,
      PCIN(27) => \mul0__0_n_126\,
      PCIN(26) => \mul0__0_n_127\,
      PCIN(25) => \mul0__0_n_128\,
      PCIN(24) => \mul0__0_n_129\,
      PCIN(23) => \mul0__0_n_130\,
      PCIN(22) => \mul0__0_n_131\,
      PCIN(21) => \mul0__0_n_132\,
      PCIN(20) => \mul0__0_n_133\,
      PCIN(19) => \mul0__0_n_134\,
      PCIN(18) => \mul0__0_n_135\,
      PCIN(17) => \mul0__0_n_136\,
      PCIN(16) => \mul0__0_n_137\,
      PCIN(15) => \mul0__0_n_138\,
      PCIN(14) => \mul0__0_n_139\,
      PCIN(13) => \mul0__0_n_140\,
      PCIN(12) => \mul0__0_n_141\,
      PCIN(11) => \mul0__0_n_142\,
      PCIN(10) => \mul0__0_n_143\,
      PCIN(9) => \mul0__0_n_144\,
      PCIN(8) => \mul0__0_n_145\,
      PCIN(7) => \mul0__0_n_146\,
      PCIN(6) => \mul0__0_n_147\,
      PCIN(5) => \mul0__0_n_148\,
      PCIN(4) => \mul0__0_n_149\,
      PCIN(3) => \mul0__0_n_150\,
      PCIN(2) => \mul0__0_n_151\,
      PCIN(1) => \mul0__0_n_152\,
      PCIN(0) => \mul0__0_n_153\,
      PCOUT(47 downto 0) => \NLW_mul_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => \^rstp\,
      UNDERFLOW => \NLW_mul_reg__0_UNDERFLOW_UNCONNECTED\
    );
mult_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => weight_valid,
      Q => \^mult_valid\,
      R => '0'
    );
muxValid_d_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \^mult_valid\,
      Q => muxValid_d,
      R => '0'
    );
\muxValid_f_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => muxValid_d,
      I1 => \^mult_valid\,
      O => muxValid_f0
    );
muxValid_f_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => muxValid_f0,
      Q => \^muxvalid_f\,
      R => '0'
    );
\outLayer2Reg[127]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => outLayer2Valid,
      I1 => outLayer2Data,
      O => E(0)
    );
\outNeuron[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(0),
      I1 => p_0_in,
      O => \outNeuron[0]_i_1__3_n_0\
    );
\outNeuron[10]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(10),
      I1 => p_0_in,
      O => \outNeuron[10]_i_1__3_n_0\
    );
\outNeuron[11]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(11),
      I1 => p_0_in,
      O => \outNeuron[11]_i_1__3_n_0\
    );
\outNeuron[12]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(12),
      I1 => p_0_in,
      O => \outNeuron[12]_i_1__3_n_0\
    );
\outNeuron[13]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(13),
      I1 => p_0_in,
      O => \outNeuron[13]_i_1__3_n_0\
    );
\outNeuron[14]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(14),
      I1 => p_0_in,
      O => \outNeuron[14]_i_1__3_n_0\
    );
\outNeuron[15]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(15),
      I1 => p_0_in,
      O => \outNeuron[15]_i_1__3_n_0\
    );
\outNeuron[16]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(16),
      I1 => p_0_in,
      O => \outNeuron[16]_i_1__3_n_0\
    );
\outNeuron[17]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(17),
      I1 => p_0_in,
      O => \outNeuron[17]_i_1__3_n_0\
    );
\outNeuron[18]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(18),
      I1 => p_0_in,
      O => \outNeuron[18]_i_1__3_n_0\
    );
\outNeuron[19]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(19),
      I1 => p_0_in,
      O => \outNeuron[19]_i_1__3_n_0\
    );
\outNeuron[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(1),
      I1 => p_0_in,
      O => \outNeuron[1]_i_1__3_n_0\
    );
\outNeuron[20]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(20),
      I1 => p_0_in,
      O => \outNeuron[20]_i_1__3_n_0\
    );
\outNeuron[21]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(21),
      I1 => p_0_in,
      O => \outNeuron[21]_i_1__3_n_0\
    );
\outNeuron[22]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(22),
      I1 => p_0_in,
      O => \outNeuron[22]_i_1__3_n_0\
    );
\outNeuron[23]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(23),
      I1 => p_0_in,
      O => \outNeuron[23]_i_1__3_n_0\
    );
\outNeuron[24]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(24),
      I1 => p_0_in,
      O => \outNeuron[24]_i_1__3_n_0\
    );
\outNeuron[25]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(25),
      I1 => p_0_in,
      O => \outNeuron[25]_i_1__3_n_0\
    );
\outNeuron[26]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(26),
      I1 => p_0_in,
      O => \outNeuron[26]_i_1__3_n_0\
    );
\outNeuron[27]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(27),
      I1 => p_0_in,
      O => \outNeuron[27]_i_1__3_n_0\
    );
\outNeuron[28]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(28),
      I1 => p_0_in,
      O => \outNeuron[28]_i_1__3_n_0\
    );
\outNeuron[29]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(29),
      I1 => p_0_in,
      O => \outNeuron[29]_i_1__3_n_0\
    );
\outNeuron[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(2),
      I1 => p_0_in,
      O => \outNeuron[2]_i_1__3_n_0\
    );
\outNeuron[30]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => outNeuron0,
      I1 => p_0_in,
      O => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron[30]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(30),
      I1 => p_0_in,
      O => \outNeuron[30]_i_2__3_n_0\
    );
\outNeuron[30]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[61]\,
      I1 => \sum_reg_n_0_[60]\,
      I2 => \sum_reg_n_0_[59]\,
      I3 => \sum_reg_n_0_[58]\,
      I4 => \outNeuron[30]_i_4__3_n_0\,
      I5 => \outNeuron[30]_i_5__3_n_0\,
      O => outNeuron0
    );
\outNeuron[30]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p_2_in__0\(31),
      I1 => \sum_reg_n_0_[48]\,
      I2 => \sum_reg_n_0_[49]\,
      I3 => p_0_in,
      I4 => \sum_reg_n_0_[62]\,
      O => \outNeuron[30]_i_4__3_n_0\
    );
\outNeuron[30]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[54]\,
      I1 => \sum_reg_n_0_[55]\,
      I2 => \sum_reg_n_0_[56]\,
      I3 => \sum_reg_n_0_[57]\,
      I4 => \outNeuron[30]_i_6__3_n_0\,
      O => \outNeuron[30]_i_5__3_n_0\
    );
\outNeuron[30]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[53]\,
      I1 => \sum_reg_n_0_[52]\,
      I2 => \sum_reg_n_0_[51]\,
      I3 => \sum_reg_n_0_[50]\,
      O => \outNeuron[30]_i_6__3_n_0\
    );
\outNeuron[31]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => p_0_in,
      I1 => \p_2_in__0\(31),
      I2 => outNeuron0,
      O => \outNeuron[31]_i_1__3_n_0\
    );
\outNeuron[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(3),
      I1 => p_0_in,
      O => \outNeuron[3]_i_1__3_n_0\
    );
\outNeuron[4]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(4),
      I1 => p_0_in,
      O => \outNeuron[4]_i_1__3_n_0\
    );
\outNeuron[5]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(5),
      I1 => p_0_in,
      O => \outNeuron[5]_i_1__3_n_0\
    );
\outNeuron[6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(6),
      I1 => p_0_in,
      O => \outNeuron[6]_i_1__3_n_0\
    );
\outNeuron[7]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(7),
      I1 => p_0_in,
      O => \outNeuron[7]_i_1__3_n_0\
    );
\outNeuron[8]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(8),
      I1 => p_0_in,
      O => \outNeuron[8]_i_1__3_n_0\
    );
\outNeuron[9]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(9),
      I1 => p_0_in,
      O => \outNeuron[9]_i_1__3_n_0\
    );
\outNeuron_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[0]_i_1__3_n_0\,
      Q => D(0),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[10]_i_1__3_n_0\,
      Q => D(10),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[11]_i_1__3_n_0\,
      Q => D(11),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[12]_i_1__3_n_0\,
      Q => D(12),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[13]_i_1__3_n_0\,
      Q => D(13),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[14]_i_1__3_n_0\,
      Q => D(14),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[15]_i_1__3_n_0\,
      Q => D(15),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[16]_i_1__3_n_0\,
      Q => D(16),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[17]_i_1__3_n_0\,
      Q => D(17),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[18]_i_1__3_n_0\,
      Q => D(18),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[19]_i_1__3_n_0\,
      Q => D(19),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[1]_i_1__3_n_0\,
      Q => D(1),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[20]_i_1__3_n_0\,
      Q => D(20),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[21]_i_1__3_n_0\,
      Q => D(21),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[22]_i_1__3_n_0\,
      Q => D(22),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[23]_i_1__3_n_0\,
      Q => D(23),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[24]_i_1__3_n_0\,
      Q => D(24),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[25]_i_1__3_n_0\,
      Q => D(25),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[26]_i_1__3_n_0\,
      Q => D(26),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[27]_i_1__3_n_0\,
      Q => D(27),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[28]_i_1__3_n_0\,
      Q => D(28),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[29]_i_1__3_n_0\,
      Q => D(29),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[2]_i_1__3_n_0\,
      Q => D(2),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[30]_i_2__3_n_0\,
      Q => D(30),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[31]_i_1__3_n_0\,
      Q => D(31),
      R => '0'
    );
\outNeuron_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[3]_i_1__3_n_0\,
      Q => D(3),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[4]_i_1__3_n_0\,
      Q => D(4),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[5]_i_1__3_n_0\,
      Q => D(5),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[6]_i_1__3_n_0\,
      Q => D(6),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[7]_i_1__3_n_0\,
      Q => D(7),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[8]_i_1__3_n_0\,
      Q => D(8),
      S => \outNeuron[30]_i_1__3_n_0\
    );
\outNeuron_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[9]_i_1__3_n_0\,
      Q => D(9),
      S => \outNeuron[30]_i_1__3_n_0\
    );
outvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => sigValid,
      Q => outLayer2Valid,
      R => '0'
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => raddr(0),
      I1 => \mul0__0_0\,
      I2 => S_AXI_ARESETN,
      I3 => outLayer2Valid,
      O => \raddr[0]_i_1_n_0\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006A00"
    )
        port map (
      I0 => raddr(1),
      I1 => \mul0__0_0\,
      I2 => raddr(0),
      I3 => S_AXI_ARESETN,
      I4 => outLayer2Valid,
      O => \raddr[1]_i_1_n_0\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAA0000"
    )
        port map (
      I0 => raddr(2),
      I1 => \mul0__0_0\,
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => S_AXI_ARESETN,
      I5 => outLayer2Valid,
      O => \raddr[2]_i_1_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \raddr[0]_i_1_n_0\,
      Q => raddr(0),
      R => '0'
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \raddr[1]_i_1_n_0\,
      Q => raddr(1),
      R => '0'
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \raddr[2]_i_1_n_0\,
      Q => raddr(2),
      R => '0'
    );
\sigValid_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => raddr(0),
      I1 => \^muxvalid_f\,
      I2 => raddr(1),
      I3 => raddr(2),
      O => sum11_out
    );
sigValid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => sum11_out,
      Q => sigValid,
      R => '0'
    );
\sum[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => accumulateSum_carry_n_7,
      I3 => biasSum_carry_n_7,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[0]_i_1__3_n_0\
    );
\sum[10]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__1_n_5\,
      I3 => \biasSum_carry__1_n_5\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[10]_i_1__3_n_0\
    );
\sum[11]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__1_n_4\,
      I3 => \biasSum_carry__1_n_4\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[11]_i_1__3_n_0\
    );
\sum[12]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__2_n_7\,
      I3 => \biasSum_carry__2_n_7\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[12]_i_1__3_n_0\
    );
\sum[13]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__2_n_6\,
      I3 => \biasSum_carry__2_n_6\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[13]_i_1__3_n_0\
    );
\sum[14]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__2_n_5\,
      I3 => \biasSum_carry__2_n_5\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[14]_i_1__3_n_0\
    );
\sum[15]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__2_n_4\,
      I3 => \biasSum_carry__2_n_4\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[15]_i_1__3_n_0\
    );
\sum[16]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__3_n_7\,
      I3 => \biasSum_carry__3_n_7\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[16]_i_1__3_n_0\
    );
\sum[17]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__3_n_6\,
      I3 => \biasSum_carry__3_n_6\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[17]_i_1__3_n_0\
    );
\sum[18]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__3_n_5\,
      I3 => \biasSum_carry__3_n_5\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[18]_i_1__3_n_0\
    );
\sum[19]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__3_n_4\,
      I3 => \biasSum_carry__3_n_4\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[19]_i_1__3_n_0\
    );
\sum[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => accumulateSum_carry_n_6,
      I3 => biasSum_carry_n_6,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[1]_i_1__3_n_0\
    );
\sum[20]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__4_n_7\,
      I3 => \biasSum_carry__4_n_7\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[20]_i_1__3_n_0\
    );
\sum[21]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__4_n_6\,
      I3 => \biasSum_carry__4_n_6\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[21]_i_1__3_n_0\
    );
\sum[22]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__4_n_5\,
      I3 => \biasSum_carry__4_n_5\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[22]_i_1__3_n_0\
    );
\sum[23]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__4_n_4\,
      I3 => \biasSum_carry__4_n_4\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[23]_i_1__3_n_0\
    );
\sum[24]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__5_n_7\,
      I3 => \biasSum_carry__5_n_7\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[24]_i_1__3_n_0\
    );
\sum[25]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__5_n_6\,
      I3 => \biasSum_carry__5_n_6\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[25]_i_1__3_n_0\
    );
\sum[26]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__5_n_5\,
      I3 => \biasSum_carry__5_n_5\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[26]_i_1__3_n_0\
    );
\sum[27]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__5_n_4\,
      I3 => \biasSum_carry__5_n_4\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[27]_i_1__3_n_0\
    );
\sum[28]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__6_n_7\,
      I3 => \biasSum_carry__6_n_7\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[28]_i_1__3_n_0\
    );
\sum[29]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__6_n_6\,
      I3 => \biasSum_carry__6_n_6\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[29]_i_1__3_n_0\
    );
\sum[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => accumulateSum_carry_n_5,
      I3 => biasSum_carry_n_5,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[2]_i_1__3_n_0\
    );
\sum[30]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__6_n_5\,
      I3 => \biasSum_carry__6_n_5\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[30]_i_1__3_n_0\
    );
\sum[31]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__6_n_4\,
      I3 => \biasSum_carry__6_n_4\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[31]_i_1__3_n_0\
    );
\sum[32]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__7_n_7\,
      I3 => \biasSum_carry__7_n_7\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[32]_i_1__3_n_0\
    );
\sum[33]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__7_n_6\,
      I3 => \biasSum_carry__7_n_6\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[33]_i_1__3_n_0\
    );
\sum[34]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__7_n_5\,
      I3 => \biasSum_carry__7_n_5\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[34]_i_1__3_n_0\
    );
\sum[35]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__7_n_4\,
      I3 => \biasSum_carry__7_n_4\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[35]_i_1__3_n_0\
    );
\sum[36]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__8_n_7\,
      I3 => \biasSum_carry__8_n_7\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[36]_i_1__3_n_0\
    );
\sum[37]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__8_n_6\,
      I3 => \biasSum_carry__8_n_6\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[37]_i_1__3_n_0\
    );
\sum[38]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__8_n_5\,
      I3 => \biasSum_carry__8_n_5\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[38]_i_1__3_n_0\
    );
\sum[39]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__8_n_4\,
      I3 => \biasSum_carry__8_n_4\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[39]_i_1__3_n_0\
    );
\sum[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => accumulateSum_carry_n_4,
      I3 => biasSum_carry_n_4,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[3]_i_1__3_n_0\
    );
\sum[40]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__9_n_7\,
      I3 => \biasSum_carry__9_n_7\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[40]_i_1__3_n_0\
    );
\sum[41]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__9_n_6\,
      I3 => \biasSum_carry__9_n_6\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[41]_i_1__3_n_0\
    );
\sum[42]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__9_n_5\,
      I3 => \biasSum_carry__9_n_5\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[42]_i_1__3_n_0\
    );
\sum[43]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__9_n_4\,
      I3 => \biasSum_carry__9_n_4\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[43]_i_1__3_n_0\
    );
\sum[44]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__10_n_7\,
      I3 => \biasSum_carry__10_n_7\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[44]_i_1__3_n_0\
    );
\sum[45]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__10_n_6\,
      I3 => \biasSum_carry__10_n_6\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[45]_i_1__3_n_0\
    );
\sum[46]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__10_n_5\,
      I3 => \biasSum_carry__10_n_5\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[46]_i_1__3_n_0\
    );
\sum[47]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__10_n_4\,
      I3 => \biasSum_carry__10_n_4\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[47]_i_1__3_n_0\
    );
\sum[48]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__11_n_7\,
      I3 => \biasSum_carry__11_n_7\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[48]_i_1__3_n_0\
    );
\sum[49]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__11_n_6\,
      I3 => \biasSum_carry__11_n_6\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[49]_i_1__3_n_0\
    );
\sum[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__0_n_7\,
      I3 => \biasSum_carry__0_n_7\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[4]_i_1__3_n_0\
    );
\sum[50]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__11_n_5\,
      I3 => \biasSum_carry__11_n_5\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[50]_i_1__3_n_0\
    );
\sum[51]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__11_n_4\,
      I3 => \biasSum_carry__11_n_4\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[51]_i_1__3_n_0\
    );
\sum[52]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__12_n_7\,
      I3 => \biasSum_carry__12_n_7\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[52]_i_1__3_n_0\
    );
\sum[53]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__12_n_6\,
      I3 => \biasSum_carry__12_n_6\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[53]_i_1__3_n_0\
    );
\sum[54]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__12_n_5\,
      I3 => \biasSum_carry__12_n_5\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[54]_i_1__3_n_0\
    );
\sum[55]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__12_n_4\,
      I3 => \biasSum_carry__12_n_4\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[55]_i_1__3_n_0\
    );
\sum[56]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__13_n_7\,
      I3 => \biasSum_carry__13_n_7\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[56]_i_1__3_n_0\
    );
\sum[57]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__13_n_6\,
      I3 => \biasSum_carry__13_n_6\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[57]_i_1__3_n_0\
    );
\sum[58]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__13_n_5\,
      I3 => \biasSum_carry__13_n_5\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[58]_i_1__3_n_0\
    );
\sum[59]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__13_n_4\,
      I3 => \biasSum_carry__13_n_4\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[59]_i_1__3_n_0\
    );
\sum[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__0_n_6\,
      I3 => \biasSum_carry__0_n_6\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[5]_i_1__3_n_0\
    );
\sum[60]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__14_n_7\,
      I3 => \biasSum_carry__14_n_7\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[60]_i_1__3_n_0\
    );
\sum[61]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__14_n_6\,
      I3 => \biasSum_carry__14_n_6\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[61]_i_1__3_n_0\
    );
\sum[62]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => outLayer2Valid,
      I1 => S_AXI_ARESETN,
      O => sum0
    );
\sum[62]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => \^mult_valid\,
      I1 => raddr(2),
      I2 => raddr(1),
      I3 => \^muxvalid_f\,
      I4 => raddr(0),
      O => \sum[62]_i_2__3_n_0\
    );
\sum[62]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__14_n_5\,
      I3 => \biasSum_carry__14_n_5\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[62]_i_3__3_n_0\
    );
\sum[62]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004F00400040"
    )
        port map (
      I0 => p_1_in,
      I1 => p_2_in,
      I2 => sum11_out,
      I3 => p_0_in,
      I4 => p_3_in,
      I5 => p_4_in,
      O => \sum[62]_i_4__3_n_0\
    );
\sum[62]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
        port map (
      I0 => p_4_in,
      I1 => p_3_in,
      I2 => p_0_in,
      I3 => sum11_out,
      O => \sum[62]_i_5__3_n_0\
    );
\sum[62]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => sum11_out,
      I1 => p_2_in,
      I2 => p_1_in,
      I3 => p_0_in,
      O => \sum[62]_i_6__3_n_0\
    );
\sum[63]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B800AA00B800"
    )
        port map (
      I0 => \sum[63]_i_2__3_n_0\,
      I1 => \^mult_valid\,
      I2 => p_0_in,
      I3 => \sum[63]_i_3__2_n_0\,
      I4 => sum11_out,
      I5 => sum1,
      O => \sum[63]_i_1__3_n_0\
    );
\sum[63]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF8FEF8FE080E08"
    )
        port map (
      I0 => p_3_in,
      I1 => p_4_in,
      I2 => sum11_out,
      I3 => p_0_in,
      I4 => p_1_in,
      I5 => p_2_in,
      O => \sum[63]_i_2__3_n_0\
    );
\sum[63]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_ARESETN,
      I1 => outLayer2Valid,
      O => \sum[63]_i_3__2_n_0\
    );
\sum[63]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      I2 => p_2_in,
      O => sum1
    );
\sum[6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__0_n_5\,
      I3 => \biasSum_carry__0_n_5\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[6]_i_1__3_n_0\
    );
\sum[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__0_n_4\,
      I3 => \biasSum_carry__0_n_4\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[7]_i_1__3_n_0\
    );
\sum[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__1_n_7\,
      I3 => \biasSum_carry__1_n_7\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[8]_i_1__3_n_0\
    );
\sum[9]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__3_n_0\,
      I1 => \sum[62]_i_5__3_n_0\,
      I2 => \accumulateSum_carry__1_n_6\,
      I3 => \biasSum_carry__1_n_6\,
      I4 => \sum[62]_i_6__3_n_0\,
      O => \sum[9]_i_1__3_n_0\
    );
\sum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[0]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[0]\,
      R => sum0
    );
\sum_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[10]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[10]\,
      R => sum0
    );
\sum_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[11]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[11]\,
      R => sum0
    );
\sum_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[12]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[12]\,
      R => sum0
    );
\sum_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[13]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[13]\,
      R => sum0
    );
\sum_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[14]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[14]\,
      R => sum0
    );
\sum_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[15]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[15]\,
      R => sum0
    );
\sum_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[16]_i_1__3_n_0\,
      Q => \p_2_in__0\(0),
      R => sum0
    );
\sum_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[17]_i_1__3_n_0\,
      Q => \p_2_in__0\(1),
      R => sum0
    );
\sum_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[18]_i_1__3_n_0\,
      Q => \p_2_in__0\(2),
      R => sum0
    );
\sum_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[19]_i_1__3_n_0\,
      Q => \p_2_in__0\(3),
      R => sum0
    );
\sum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[1]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[1]\,
      R => sum0
    );
\sum_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[20]_i_1__3_n_0\,
      Q => \p_2_in__0\(4),
      R => sum0
    );
\sum_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[21]_i_1__3_n_0\,
      Q => \p_2_in__0\(5),
      R => sum0
    );
\sum_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[22]_i_1__3_n_0\,
      Q => \p_2_in__0\(6),
      R => sum0
    );
\sum_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[23]_i_1__3_n_0\,
      Q => \p_2_in__0\(7),
      R => sum0
    );
\sum_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[24]_i_1__3_n_0\,
      Q => \p_2_in__0\(8),
      R => sum0
    );
\sum_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[25]_i_1__3_n_0\,
      Q => \p_2_in__0\(9),
      R => sum0
    );
\sum_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[26]_i_1__3_n_0\,
      Q => \p_2_in__0\(10),
      R => sum0
    );
\sum_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[27]_i_1__3_n_0\,
      Q => \p_2_in__0\(11),
      R => sum0
    );
\sum_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[28]_i_1__3_n_0\,
      Q => \p_2_in__0\(12),
      R => sum0
    );
\sum_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[29]_i_1__3_n_0\,
      Q => \p_2_in__0\(13),
      R => sum0
    );
\sum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[2]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[2]\,
      R => sum0
    );
\sum_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[30]_i_1__3_n_0\,
      Q => \p_2_in__0\(14),
      R => sum0
    );
\sum_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[31]_i_1__3_n_0\,
      Q => \p_2_in__0\(15),
      R => sum0
    );
\sum_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[32]_i_1__3_n_0\,
      Q => \p_2_in__0\(16),
      R => sum0
    );
\sum_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[33]_i_1__3_n_0\,
      Q => \p_2_in__0\(17),
      R => sum0
    );
\sum_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[34]_i_1__3_n_0\,
      Q => \p_2_in__0\(18),
      R => sum0
    );
\sum_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[35]_i_1__3_n_0\,
      Q => \p_2_in__0\(19),
      R => sum0
    );
\sum_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[36]_i_1__3_n_0\,
      Q => \p_2_in__0\(20),
      R => sum0
    );
\sum_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[37]_i_1__3_n_0\,
      Q => \p_2_in__0\(21),
      R => sum0
    );
\sum_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[38]_i_1__3_n_0\,
      Q => \p_2_in__0\(22),
      R => sum0
    );
\sum_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[39]_i_1__3_n_0\,
      Q => \p_2_in__0\(23),
      R => sum0
    );
\sum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[3]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[3]\,
      R => sum0
    );
\sum_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[40]_i_1__3_n_0\,
      Q => \p_2_in__0\(24),
      R => sum0
    );
\sum_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[41]_i_1__3_n_0\,
      Q => \p_2_in__0\(25),
      R => sum0
    );
\sum_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[42]_i_1__3_n_0\,
      Q => \p_2_in__0\(26),
      R => sum0
    );
\sum_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[43]_i_1__3_n_0\,
      Q => \p_2_in__0\(27),
      R => sum0
    );
\sum_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[44]_i_1__3_n_0\,
      Q => \p_2_in__0\(28),
      R => sum0
    );
\sum_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[45]_i_1__3_n_0\,
      Q => \p_2_in__0\(29),
      R => sum0
    );
\sum_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[46]_i_1__3_n_0\,
      Q => \p_2_in__0\(30),
      R => sum0
    );
\sum_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[47]_i_1__3_n_0\,
      Q => \p_2_in__0\(31),
      R => sum0
    );
\sum_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[48]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[48]\,
      R => sum0
    );
\sum_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[49]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[49]\,
      R => sum0
    );
\sum_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[4]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[4]\,
      R => sum0
    );
\sum_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[50]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[50]\,
      R => sum0
    );
\sum_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[51]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[51]\,
      R => sum0
    );
\sum_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[52]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[52]\,
      R => sum0
    );
\sum_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[53]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[53]\,
      R => sum0
    );
\sum_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[54]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[54]\,
      R => sum0
    );
\sum_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[55]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[55]\,
      R => sum0
    );
\sum_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[56]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[56]\,
      R => sum0
    );
\sum_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[57]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[57]\,
      R => sum0
    );
\sum_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[58]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[58]\,
      R => sum0
    );
\sum_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[59]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[59]\,
      R => sum0
    );
\sum_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[5]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[5]\,
      R => sum0
    );
\sum_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[60]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[60]\,
      R => sum0
    );
\sum_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[61]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[61]\,
      R => sum0
    );
\sum_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[62]_i_3__3_n_0\,
      Q => \sum_reg_n_0_[62]\,
      R => sum0
    );
\sum_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \sum[63]_i_1__3_n_0\,
      Q => p_0_in,
      R => '0'
    );
\sum_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[6]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[6]\,
      R => sum0
    );
\sum_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[7]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[7]\,
      R => sum0
    );
\sum_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[8]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[8]\,
      R => sum0
    );
\sum_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__3_n_0\,
      D => \sum[9]_i_1__3_n_0\,
      Q => \sum_reg_n_0_[9]\,
      R => sum0
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^addrd\(0),
      I1 => wen,
      I2 => \waddr_reg_n_0_[1]\,
      O => \waddr[1]_i_1_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \waddr_reg[0]_0\,
      Q => \^addrd\(0),
      R => rst
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \waddr[1]_i_1_n_0\,
      Q => \waddr_reg_n_0_[1]\,
      R => rst
    );
weight_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_0\,
      Q => weight_valid,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized4\ is
  port (
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wen_0 : in STD_LOGIC;
    rst : in STD_LOGIC;
    \waddr_reg[0]_0\ : in STD_LOGIC;
    \mul0__0_0\ : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    RSTP : in STD_LOGIC;
    \mul0__0_1\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    S_AXI_ARESETN : in STD_LOGIC;
    mult_valid : in STD_LOGIC;
    muxValid_f : in STD_LOGIC;
    \bias_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[63]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized4\ : entity is "neuron";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized4\ is
  signal \^addrd\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal WBram_n_0 : STD_LOGIC;
  signal WBram_n_1 : STD_LOGIC;
  signal WBram_n_10 : STD_LOGIC;
  signal WBram_n_11 : STD_LOGIC;
  signal WBram_n_12 : STD_LOGIC;
  signal WBram_n_13 : STD_LOGIC;
  signal WBram_n_14 : STD_LOGIC;
  signal WBram_n_15 : STD_LOGIC;
  signal WBram_n_16 : STD_LOGIC;
  signal WBram_n_17 : STD_LOGIC;
  signal WBram_n_18 : STD_LOGIC;
  signal WBram_n_19 : STD_LOGIC;
  signal WBram_n_2 : STD_LOGIC;
  signal WBram_n_20 : STD_LOGIC;
  signal WBram_n_21 : STD_LOGIC;
  signal WBram_n_22 : STD_LOGIC;
  signal WBram_n_23 : STD_LOGIC;
  signal WBram_n_24 : STD_LOGIC;
  signal WBram_n_25 : STD_LOGIC;
  signal WBram_n_26 : STD_LOGIC;
  signal WBram_n_27 : STD_LOGIC;
  signal WBram_n_28 : STD_LOGIC;
  signal WBram_n_29 : STD_LOGIC;
  signal WBram_n_3 : STD_LOGIC;
  signal WBram_n_30 : STD_LOGIC;
  signal WBram_n_31 : STD_LOGIC;
  signal WBram_n_4 : STD_LOGIC;
  signal WBram_n_5 : STD_LOGIC;
  signal WBram_n_6 : STD_LOGIC;
  signal WBram_n_7 : STD_LOGIC;
  signal WBram_n_8 : STD_LOGIC;
  signal WBram_n_9 : STD_LOGIC;
  signal \accumulateSum_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_1__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_2__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_3__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_4__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_1__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_2__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_3__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_4__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_1__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_2__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_3__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_4__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_1__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_2__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_3__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_4__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_1__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_2__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_3__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_4__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_4__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_1__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_2__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_3__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_4__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_1__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_2__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_3__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_4__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_1__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_2__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_3__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_4__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_1__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_2__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_3__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_4__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_1__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_2__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_3__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_4__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_1__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_2__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_3__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_4__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_1__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_2__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_3__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_4__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_1__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_2__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_3__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_4__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry_i_4__4_n_0\ : STD_LOGIC;
  signal accumulateSum_carry_n_0 : STD_LOGIC;
  signal accumulateSum_carry_n_1 : STD_LOGIC;
  signal accumulateSum_carry_n_2 : STD_LOGIC;
  signal accumulateSum_carry_n_3 : STD_LOGIC;
  signal accumulateSum_carry_n_4 : STD_LOGIC;
  signal accumulateSum_carry_n_5 : STD_LOGIC;
  signal accumulateSum_carry_n_6 : STD_LOGIC;
  signal accumulateSum_carry_n_7 : STD_LOGIC;
  signal \biasSum_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_n_1\ : STD_LOGIC;
  signal \biasSum_carry__0_n_2\ : STD_LOGIC;
  signal \biasSum_carry__0_n_3\ : STD_LOGIC;
  signal \biasSum_carry__0_n_4\ : STD_LOGIC;
  signal \biasSum_carry__0_n_5\ : STD_LOGIC;
  signal \biasSum_carry__0_n_6\ : STD_LOGIC;
  signal \biasSum_carry__0_n_7\ : STD_LOGIC;
  signal \biasSum_carry__10_i_1__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_2__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_3__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_4__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_n_1\ : STD_LOGIC;
  signal \biasSum_carry__10_n_2\ : STD_LOGIC;
  signal \biasSum_carry__10_n_3\ : STD_LOGIC;
  signal \biasSum_carry__10_n_4\ : STD_LOGIC;
  signal \biasSum_carry__10_n_5\ : STD_LOGIC;
  signal \biasSum_carry__10_n_6\ : STD_LOGIC;
  signal \biasSum_carry__10_n_7\ : STD_LOGIC;
  signal \biasSum_carry__11_i_1__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_2__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_3__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_4__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_n_1\ : STD_LOGIC;
  signal \biasSum_carry__11_n_2\ : STD_LOGIC;
  signal \biasSum_carry__11_n_3\ : STD_LOGIC;
  signal \biasSum_carry__11_n_4\ : STD_LOGIC;
  signal \biasSum_carry__11_n_5\ : STD_LOGIC;
  signal \biasSum_carry__11_n_6\ : STD_LOGIC;
  signal \biasSum_carry__11_n_7\ : STD_LOGIC;
  signal \biasSum_carry__12_i_1__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_2__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_3__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_4__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_n_1\ : STD_LOGIC;
  signal \biasSum_carry__12_n_2\ : STD_LOGIC;
  signal \biasSum_carry__12_n_3\ : STD_LOGIC;
  signal \biasSum_carry__12_n_4\ : STD_LOGIC;
  signal \biasSum_carry__12_n_5\ : STD_LOGIC;
  signal \biasSum_carry__12_n_6\ : STD_LOGIC;
  signal \biasSum_carry__12_n_7\ : STD_LOGIC;
  signal \biasSum_carry__13_i_1__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_2__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_3__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_4__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_n_1\ : STD_LOGIC;
  signal \biasSum_carry__13_n_2\ : STD_LOGIC;
  signal \biasSum_carry__13_n_3\ : STD_LOGIC;
  signal \biasSum_carry__13_n_4\ : STD_LOGIC;
  signal \biasSum_carry__13_n_5\ : STD_LOGIC;
  signal \biasSum_carry__13_n_6\ : STD_LOGIC;
  signal \biasSum_carry__13_n_7\ : STD_LOGIC;
  signal \biasSum_carry__14_i_1__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_2__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_3__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_4__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_n_1\ : STD_LOGIC;
  signal \biasSum_carry__14_n_2\ : STD_LOGIC;
  signal \biasSum_carry__14_n_3\ : STD_LOGIC;
  signal \biasSum_carry__14_n_4\ : STD_LOGIC;
  signal \biasSum_carry__14_n_5\ : STD_LOGIC;
  signal \biasSum_carry__14_n_6\ : STD_LOGIC;
  signal \biasSum_carry__14_n_7\ : STD_LOGIC;
  signal \biasSum_carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_4__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_n_1\ : STD_LOGIC;
  signal \biasSum_carry__1_n_2\ : STD_LOGIC;
  signal \biasSum_carry__1_n_3\ : STD_LOGIC;
  signal \biasSum_carry__1_n_4\ : STD_LOGIC;
  signal \biasSum_carry__1_n_5\ : STD_LOGIC;
  signal \biasSum_carry__1_n_6\ : STD_LOGIC;
  signal \biasSum_carry__1_n_7\ : STD_LOGIC;
  signal \biasSum_carry__2_i_1__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_2__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_3__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_4__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_n_1\ : STD_LOGIC;
  signal \biasSum_carry__2_n_2\ : STD_LOGIC;
  signal \biasSum_carry__2_n_3\ : STD_LOGIC;
  signal \biasSum_carry__2_n_4\ : STD_LOGIC;
  signal \biasSum_carry__2_n_5\ : STD_LOGIC;
  signal \biasSum_carry__2_n_6\ : STD_LOGIC;
  signal \biasSum_carry__2_n_7\ : STD_LOGIC;
  signal \biasSum_carry__3_i_1__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_2__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_3__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_4__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_n_1\ : STD_LOGIC;
  signal \biasSum_carry__3_n_2\ : STD_LOGIC;
  signal \biasSum_carry__3_n_3\ : STD_LOGIC;
  signal \biasSum_carry__3_n_4\ : STD_LOGIC;
  signal \biasSum_carry__3_n_5\ : STD_LOGIC;
  signal \biasSum_carry__3_n_6\ : STD_LOGIC;
  signal \biasSum_carry__3_n_7\ : STD_LOGIC;
  signal \biasSum_carry__4_i_1__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_2__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_3__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_4__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_n_1\ : STD_LOGIC;
  signal \biasSum_carry__4_n_2\ : STD_LOGIC;
  signal \biasSum_carry__4_n_3\ : STD_LOGIC;
  signal \biasSum_carry__4_n_4\ : STD_LOGIC;
  signal \biasSum_carry__4_n_5\ : STD_LOGIC;
  signal \biasSum_carry__4_n_6\ : STD_LOGIC;
  signal \biasSum_carry__4_n_7\ : STD_LOGIC;
  signal \biasSum_carry__5_i_1__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_2__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_3__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_4__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_n_1\ : STD_LOGIC;
  signal \biasSum_carry__5_n_2\ : STD_LOGIC;
  signal \biasSum_carry__5_n_3\ : STD_LOGIC;
  signal \biasSum_carry__5_n_4\ : STD_LOGIC;
  signal \biasSum_carry__5_n_5\ : STD_LOGIC;
  signal \biasSum_carry__5_n_6\ : STD_LOGIC;
  signal \biasSum_carry__5_n_7\ : STD_LOGIC;
  signal \biasSum_carry__6_i_1__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_2__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_3__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_4__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_n_1\ : STD_LOGIC;
  signal \biasSum_carry__6_n_2\ : STD_LOGIC;
  signal \biasSum_carry__6_n_3\ : STD_LOGIC;
  signal \biasSum_carry__6_n_4\ : STD_LOGIC;
  signal \biasSum_carry__6_n_5\ : STD_LOGIC;
  signal \biasSum_carry__6_n_6\ : STD_LOGIC;
  signal \biasSum_carry__6_n_7\ : STD_LOGIC;
  signal \biasSum_carry__7_i_1__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_2__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_3__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_4__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_n_1\ : STD_LOGIC;
  signal \biasSum_carry__7_n_2\ : STD_LOGIC;
  signal \biasSum_carry__7_n_3\ : STD_LOGIC;
  signal \biasSum_carry__7_n_4\ : STD_LOGIC;
  signal \biasSum_carry__7_n_5\ : STD_LOGIC;
  signal \biasSum_carry__7_n_6\ : STD_LOGIC;
  signal \biasSum_carry__7_n_7\ : STD_LOGIC;
  signal \biasSum_carry__8_i_1__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_2__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_3__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_4__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_n_1\ : STD_LOGIC;
  signal \biasSum_carry__8_n_2\ : STD_LOGIC;
  signal \biasSum_carry__8_n_3\ : STD_LOGIC;
  signal \biasSum_carry__8_n_4\ : STD_LOGIC;
  signal \biasSum_carry__8_n_5\ : STD_LOGIC;
  signal \biasSum_carry__8_n_6\ : STD_LOGIC;
  signal \biasSum_carry__8_n_7\ : STD_LOGIC;
  signal \biasSum_carry__9_i_1__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_2__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_3__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_4__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_n_1\ : STD_LOGIC;
  signal \biasSum_carry__9_n_2\ : STD_LOGIC;
  signal \biasSum_carry__9_n_3\ : STD_LOGIC;
  signal \biasSum_carry__9_n_4\ : STD_LOGIC;
  signal \biasSum_carry__9_n_5\ : STD_LOGIC;
  signal \biasSum_carry__9_n_6\ : STD_LOGIC;
  signal \biasSum_carry__9_n_7\ : STD_LOGIC;
  signal \biasSum_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry_i_4__4_n_0\ : STD_LOGIC;
  signal biasSum_carry_n_0 : STD_LOGIC;
  signal biasSum_carry_n_1 : STD_LOGIC;
  signal biasSum_carry_n_2 : STD_LOGIC;
  signal biasSum_carry_n_3 : STD_LOGIC;
  signal biasSum_carry_n_4 : STD_LOGIC;
  signal biasSum_carry_n_5 : STD_LOGIC;
  signal biasSum_carry_n_6 : STD_LOGIC;
  signal biasSum_carry_n_7 : STD_LOGIC;
  signal \bias_reg_n_0_[16]\ : STD_LOGIC;
  signal \bias_reg_n_0_[17]\ : STD_LOGIC;
  signal \bias_reg_n_0_[18]\ : STD_LOGIC;
  signal \bias_reg_n_0_[19]\ : STD_LOGIC;
  signal \bias_reg_n_0_[20]\ : STD_LOGIC;
  signal \bias_reg_n_0_[21]\ : STD_LOGIC;
  signal \bias_reg_n_0_[22]\ : STD_LOGIC;
  signal \bias_reg_n_0_[23]\ : STD_LOGIC;
  signal \bias_reg_n_0_[24]\ : STD_LOGIC;
  signal \bias_reg_n_0_[25]\ : STD_LOGIC;
  signal \bias_reg_n_0_[26]\ : STD_LOGIC;
  signal \bias_reg_n_0_[27]\ : STD_LOGIC;
  signal \bias_reg_n_0_[28]\ : STD_LOGIC;
  signal \bias_reg_n_0_[29]\ : STD_LOGIC;
  signal \bias_reg_n_0_[30]\ : STD_LOGIC;
  signal \bias_reg_n_0_[31]\ : STD_LOGIC;
  signal \bias_reg_n_0_[32]\ : STD_LOGIC;
  signal \bias_reg_n_0_[33]\ : STD_LOGIC;
  signal \bias_reg_n_0_[34]\ : STD_LOGIC;
  signal \bias_reg_n_0_[35]\ : STD_LOGIC;
  signal \bias_reg_n_0_[36]\ : STD_LOGIC;
  signal \bias_reg_n_0_[37]\ : STD_LOGIC;
  signal \bias_reg_n_0_[38]\ : STD_LOGIC;
  signal \bias_reg_n_0_[39]\ : STD_LOGIC;
  signal \bias_reg_n_0_[40]\ : STD_LOGIC;
  signal \bias_reg_n_0_[41]\ : STD_LOGIC;
  signal \bias_reg_n_0_[42]\ : STD_LOGIC;
  signal \bias_reg_n_0_[43]\ : STD_LOGIC;
  signal \bias_reg_n_0_[44]\ : STD_LOGIC;
  signal \bias_reg_n_0_[45]\ : STD_LOGIC;
  signal \bias_reg_n_0_[46]\ : STD_LOGIC;
  signal \bias_reg_n_0_[63]\ : STD_LOGIC;
  signal \mul0__0_n_100\ : STD_LOGIC;
  signal \mul0__0_n_101\ : STD_LOGIC;
  signal \mul0__0_n_102\ : STD_LOGIC;
  signal \mul0__0_n_103\ : STD_LOGIC;
  signal \mul0__0_n_104\ : STD_LOGIC;
  signal \mul0__0_n_105\ : STD_LOGIC;
  signal \mul0__0_n_106\ : STD_LOGIC;
  signal \mul0__0_n_107\ : STD_LOGIC;
  signal \mul0__0_n_108\ : STD_LOGIC;
  signal \mul0__0_n_109\ : STD_LOGIC;
  signal \mul0__0_n_110\ : STD_LOGIC;
  signal \mul0__0_n_111\ : STD_LOGIC;
  signal \mul0__0_n_112\ : STD_LOGIC;
  signal \mul0__0_n_113\ : STD_LOGIC;
  signal \mul0__0_n_114\ : STD_LOGIC;
  signal \mul0__0_n_115\ : STD_LOGIC;
  signal \mul0__0_n_116\ : STD_LOGIC;
  signal \mul0__0_n_117\ : STD_LOGIC;
  signal \mul0__0_n_118\ : STD_LOGIC;
  signal \mul0__0_n_119\ : STD_LOGIC;
  signal \mul0__0_n_120\ : STD_LOGIC;
  signal \mul0__0_n_121\ : STD_LOGIC;
  signal \mul0__0_n_122\ : STD_LOGIC;
  signal \mul0__0_n_123\ : STD_LOGIC;
  signal \mul0__0_n_124\ : STD_LOGIC;
  signal \mul0__0_n_125\ : STD_LOGIC;
  signal \mul0__0_n_126\ : STD_LOGIC;
  signal \mul0__0_n_127\ : STD_LOGIC;
  signal \mul0__0_n_128\ : STD_LOGIC;
  signal \mul0__0_n_129\ : STD_LOGIC;
  signal \mul0__0_n_130\ : STD_LOGIC;
  signal \mul0__0_n_131\ : STD_LOGIC;
  signal \mul0__0_n_132\ : STD_LOGIC;
  signal \mul0__0_n_133\ : STD_LOGIC;
  signal \mul0__0_n_134\ : STD_LOGIC;
  signal \mul0__0_n_135\ : STD_LOGIC;
  signal \mul0__0_n_136\ : STD_LOGIC;
  signal \mul0__0_n_137\ : STD_LOGIC;
  signal \mul0__0_n_138\ : STD_LOGIC;
  signal \mul0__0_n_139\ : STD_LOGIC;
  signal \mul0__0_n_140\ : STD_LOGIC;
  signal \mul0__0_n_141\ : STD_LOGIC;
  signal \mul0__0_n_142\ : STD_LOGIC;
  signal \mul0__0_n_143\ : STD_LOGIC;
  signal \mul0__0_n_144\ : STD_LOGIC;
  signal \mul0__0_n_145\ : STD_LOGIC;
  signal \mul0__0_n_146\ : STD_LOGIC;
  signal \mul0__0_n_147\ : STD_LOGIC;
  signal \mul0__0_n_148\ : STD_LOGIC;
  signal \mul0__0_n_149\ : STD_LOGIC;
  signal \mul0__0_n_150\ : STD_LOGIC;
  signal \mul0__0_n_151\ : STD_LOGIC;
  signal \mul0__0_n_152\ : STD_LOGIC;
  signal \mul0__0_n_153\ : STD_LOGIC;
  signal \mul0__0_n_58\ : STD_LOGIC;
  signal \mul0__0_n_59\ : STD_LOGIC;
  signal \mul0__0_n_60\ : STD_LOGIC;
  signal \mul0__0_n_61\ : STD_LOGIC;
  signal \mul0__0_n_62\ : STD_LOGIC;
  signal \mul0__0_n_63\ : STD_LOGIC;
  signal \mul0__0_n_64\ : STD_LOGIC;
  signal \mul0__0_n_65\ : STD_LOGIC;
  signal \mul0__0_n_66\ : STD_LOGIC;
  signal \mul0__0_n_67\ : STD_LOGIC;
  signal \mul0__0_n_68\ : STD_LOGIC;
  signal \mul0__0_n_69\ : STD_LOGIC;
  signal \mul0__0_n_70\ : STD_LOGIC;
  signal \mul0__0_n_71\ : STD_LOGIC;
  signal \mul0__0_n_72\ : STD_LOGIC;
  signal \mul0__0_n_73\ : STD_LOGIC;
  signal \mul0__0_n_74\ : STD_LOGIC;
  signal \mul0__0_n_75\ : STD_LOGIC;
  signal \mul0__0_n_76\ : STD_LOGIC;
  signal \mul0__0_n_77\ : STD_LOGIC;
  signal \mul0__0_n_78\ : STD_LOGIC;
  signal \mul0__0_n_79\ : STD_LOGIC;
  signal \mul0__0_n_80\ : STD_LOGIC;
  signal \mul0__0_n_81\ : STD_LOGIC;
  signal \mul0__0_n_82\ : STD_LOGIC;
  signal \mul0__0_n_83\ : STD_LOGIC;
  signal \mul0__0_n_84\ : STD_LOGIC;
  signal \mul0__0_n_85\ : STD_LOGIC;
  signal \mul0__0_n_86\ : STD_LOGIC;
  signal \mul0__0_n_87\ : STD_LOGIC;
  signal \mul0__0_n_88\ : STD_LOGIC;
  signal \mul0__0_n_89\ : STD_LOGIC;
  signal \mul0__0_n_90\ : STD_LOGIC;
  signal \mul0__0_n_91\ : STD_LOGIC;
  signal \mul0__0_n_92\ : STD_LOGIC;
  signal \mul0__0_n_93\ : STD_LOGIC;
  signal \mul0__0_n_94\ : STD_LOGIC;
  signal \mul0__0_n_95\ : STD_LOGIC;
  signal \mul0__0_n_96\ : STD_LOGIC;
  signal \mul0__0_n_97\ : STD_LOGIC;
  signal \mul0__0_n_98\ : STD_LOGIC;
  signal \mul0__0_n_99\ : STD_LOGIC;
  signal \mul0_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_n_1\ : STD_LOGIC;
  signal \mul0_carry__0_n_2\ : STD_LOGIC;
  signal \mul0_carry__0_n_3\ : STD_LOGIC;
  signal \mul0_carry__10_i_1__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_2__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_3__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_4__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_n_1\ : STD_LOGIC;
  signal \mul0_carry__10_n_2\ : STD_LOGIC;
  signal \mul0_carry__10_n_3\ : STD_LOGIC;
  signal \mul0_carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_4__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_n_1\ : STD_LOGIC;
  signal \mul0_carry__1_n_2\ : STD_LOGIC;
  signal \mul0_carry__1_n_3\ : STD_LOGIC;
  signal \mul0_carry__2_i_1__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_2__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_3__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_4__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_n_1\ : STD_LOGIC;
  signal \mul0_carry__2_n_2\ : STD_LOGIC;
  signal \mul0_carry__2_n_3\ : STD_LOGIC;
  signal \mul0_carry__3_i_1__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_2__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_3__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_4__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_n_1\ : STD_LOGIC;
  signal \mul0_carry__3_n_2\ : STD_LOGIC;
  signal \mul0_carry__3_n_3\ : STD_LOGIC;
  signal \mul0_carry__4_i_1__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_2__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_3__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_4__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_n_1\ : STD_LOGIC;
  signal \mul0_carry__4_n_2\ : STD_LOGIC;
  signal \mul0_carry__4_n_3\ : STD_LOGIC;
  signal \mul0_carry__5_i_1__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_2__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_3__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_4__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_n_1\ : STD_LOGIC;
  signal \mul0_carry__5_n_2\ : STD_LOGIC;
  signal \mul0_carry__5_n_3\ : STD_LOGIC;
  signal \mul0_carry__6_i_1__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_2__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_3__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_4__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_n_1\ : STD_LOGIC;
  signal \mul0_carry__6_n_2\ : STD_LOGIC;
  signal \mul0_carry__6_n_3\ : STD_LOGIC;
  signal \mul0_carry__7_i_1__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_2__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_3__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_4__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_n_1\ : STD_LOGIC;
  signal \mul0_carry__7_n_2\ : STD_LOGIC;
  signal \mul0_carry__7_n_3\ : STD_LOGIC;
  signal \mul0_carry__8_i_1__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_2__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_3__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_4__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_n_1\ : STD_LOGIC;
  signal \mul0_carry__8_n_2\ : STD_LOGIC;
  signal \mul0_carry__8_n_3\ : STD_LOGIC;
  signal \mul0_carry__9_i_1__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_2__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_3__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_4__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_n_1\ : STD_LOGIC;
  signal \mul0_carry__9_n_2\ : STD_LOGIC;
  signal \mul0_carry__9_n_3\ : STD_LOGIC;
  signal \mul0_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \mul0_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \mul0_carry_i_3__4_n_0\ : STD_LOGIC;
  signal mul0_carry_n_0 : STD_LOGIC;
  signal mul0_carry_n_1 : STD_LOGIC;
  signal mul0_carry_n_2 : STD_LOGIC;
  signal mul0_carry_n_3 : STD_LOGIC;
  signal mul0_n_100 : STD_LOGIC;
  signal mul0_n_101 : STD_LOGIC;
  signal mul0_n_102 : STD_LOGIC;
  signal mul0_n_103 : STD_LOGIC;
  signal mul0_n_104 : STD_LOGIC;
  signal mul0_n_105 : STD_LOGIC;
  signal mul0_n_106 : STD_LOGIC;
  signal mul0_n_107 : STD_LOGIC;
  signal mul0_n_108 : STD_LOGIC;
  signal mul0_n_109 : STD_LOGIC;
  signal mul0_n_110 : STD_LOGIC;
  signal mul0_n_111 : STD_LOGIC;
  signal mul0_n_112 : STD_LOGIC;
  signal mul0_n_113 : STD_LOGIC;
  signal mul0_n_114 : STD_LOGIC;
  signal mul0_n_115 : STD_LOGIC;
  signal mul0_n_116 : STD_LOGIC;
  signal mul0_n_117 : STD_LOGIC;
  signal mul0_n_118 : STD_LOGIC;
  signal mul0_n_119 : STD_LOGIC;
  signal mul0_n_120 : STD_LOGIC;
  signal mul0_n_121 : STD_LOGIC;
  signal mul0_n_122 : STD_LOGIC;
  signal mul0_n_123 : STD_LOGIC;
  signal mul0_n_124 : STD_LOGIC;
  signal mul0_n_125 : STD_LOGIC;
  signal mul0_n_126 : STD_LOGIC;
  signal mul0_n_127 : STD_LOGIC;
  signal mul0_n_128 : STD_LOGIC;
  signal mul0_n_129 : STD_LOGIC;
  signal mul0_n_130 : STD_LOGIC;
  signal mul0_n_131 : STD_LOGIC;
  signal mul0_n_132 : STD_LOGIC;
  signal mul0_n_133 : STD_LOGIC;
  signal mul0_n_134 : STD_LOGIC;
  signal mul0_n_135 : STD_LOGIC;
  signal mul0_n_136 : STD_LOGIC;
  signal mul0_n_137 : STD_LOGIC;
  signal mul0_n_138 : STD_LOGIC;
  signal mul0_n_139 : STD_LOGIC;
  signal mul0_n_140 : STD_LOGIC;
  signal mul0_n_141 : STD_LOGIC;
  signal mul0_n_142 : STD_LOGIC;
  signal mul0_n_143 : STD_LOGIC;
  signal mul0_n_144 : STD_LOGIC;
  signal mul0_n_145 : STD_LOGIC;
  signal mul0_n_146 : STD_LOGIC;
  signal mul0_n_147 : STD_LOGIC;
  signal mul0_n_148 : STD_LOGIC;
  signal mul0_n_149 : STD_LOGIC;
  signal mul0_n_150 : STD_LOGIC;
  signal mul0_n_151 : STD_LOGIC;
  signal mul0_n_152 : STD_LOGIC;
  signal mul0_n_153 : STD_LOGIC;
  signal mul0_n_58 : STD_LOGIC;
  signal mul0_n_59 : STD_LOGIC;
  signal mul0_n_60 : STD_LOGIC;
  signal mul0_n_61 : STD_LOGIC;
  signal mul0_n_62 : STD_LOGIC;
  signal mul0_n_63 : STD_LOGIC;
  signal mul0_n_64 : STD_LOGIC;
  signal mul0_n_65 : STD_LOGIC;
  signal mul0_n_66 : STD_LOGIC;
  signal mul0_n_67 : STD_LOGIC;
  signal mul0_n_68 : STD_LOGIC;
  signal mul0_n_69 : STD_LOGIC;
  signal mul0_n_70 : STD_LOGIC;
  signal mul0_n_71 : STD_LOGIC;
  signal mul0_n_72 : STD_LOGIC;
  signal mul0_n_73 : STD_LOGIC;
  signal mul0_n_74 : STD_LOGIC;
  signal mul0_n_75 : STD_LOGIC;
  signal mul0_n_76 : STD_LOGIC;
  signal mul0_n_77 : STD_LOGIC;
  signal mul0_n_78 : STD_LOGIC;
  signal mul0_n_79 : STD_LOGIC;
  signal mul0_n_80 : STD_LOGIC;
  signal mul0_n_81 : STD_LOGIC;
  signal mul0_n_82 : STD_LOGIC;
  signal mul0_n_83 : STD_LOGIC;
  signal mul0_n_84 : STD_LOGIC;
  signal mul0_n_85 : STD_LOGIC;
  signal mul0_n_86 : STD_LOGIC;
  signal mul0_n_87 : STD_LOGIC;
  signal mul0_n_88 : STD_LOGIC;
  signal mul0_n_89 : STD_LOGIC;
  signal mul0_n_90 : STD_LOGIC;
  signal mul0_n_91 : STD_LOGIC;
  signal mul0_n_92 : STD_LOGIC;
  signal mul0_n_93 : STD_LOGIC;
  signal mul0_n_94 : STD_LOGIC;
  signal mul0_n_95 : STD_LOGIC;
  signal mul0_n_96 : STD_LOGIC;
  signal mul0_n_97 : STD_LOGIC;
  signal mul0_n_98 : STD_LOGIC;
  signal mul0_n_99 : STD_LOGIC;
  signal \mul_reg[0]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[10]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[11]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[12]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[13]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[14]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[15]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[16]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[1]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[2]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[3]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[4]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[5]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[6]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[7]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[8]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[9]__0_n_0\ : STD_LOGIC;
  signal \mul_reg__0_n_100\ : STD_LOGIC;
  signal \mul_reg__0_n_101\ : STD_LOGIC;
  signal \mul_reg__0_n_102\ : STD_LOGIC;
  signal \mul_reg__0_n_103\ : STD_LOGIC;
  signal \mul_reg__0_n_104\ : STD_LOGIC;
  signal \mul_reg__0_n_105\ : STD_LOGIC;
  signal \mul_reg__0_n_58\ : STD_LOGIC;
  signal \mul_reg__0_n_59\ : STD_LOGIC;
  signal \mul_reg__0_n_60\ : STD_LOGIC;
  signal \mul_reg__0_n_61\ : STD_LOGIC;
  signal \mul_reg__0_n_62\ : STD_LOGIC;
  signal \mul_reg__0_n_63\ : STD_LOGIC;
  signal \mul_reg__0_n_64\ : STD_LOGIC;
  signal \mul_reg__0_n_65\ : STD_LOGIC;
  signal \mul_reg__0_n_66\ : STD_LOGIC;
  signal \mul_reg__0_n_67\ : STD_LOGIC;
  signal \mul_reg__0_n_68\ : STD_LOGIC;
  signal \mul_reg__0_n_69\ : STD_LOGIC;
  signal \mul_reg__0_n_70\ : STD_LOGIC;
  signal \mul_reg__0_n_71\ : STD_LOGIC;
  signal \mul_reg__0_n_72\ : STD_LOGIC;
  signal \mul_reg__0_n_73\ : STD_LOGIC;
  signal \mul_reg__0_n_74\ : STD_LOGIC;
  signal \mul_reg__0_n_75\ : STD_LOGIC;
  signal \mul_reg__0_n_76\ : STD_LOGIC;
  signal \mul_reg__0_n_77\ : STD_LOGIC;
  signal \mul_reg__0_n_78\ : STD_LOGIC;
  signal \mul_reg__0_n_79\ : STD_LOGIC;
  signal \mul_reg__0_n_80\ : STD_LOGIC;
  signal \mul_reg__0_n_81\ : STD_LOGIC;
  signal \mul_reg__0_n_82\ : STD_LOGIC;
  signal \mul_reg__0_n_83\ : STD_LOGIC;
  signal \mul_reg__0_n_84\ : STD_LOGIC;
  signal \mul_reg__0_n_85\ : STD_LOGIC;
  signal \mul_reg__0_n_86\ : STD_LOGIC;
  signal \mul_reg__0_n_87\ : STD_LOGIC;
  signal \mul_reg__0_n_88\ : STD_LOGIC;
  signal \mul_reg__0_n_89\ : STD_LOGIC;
  signal \mul_reg__0_n_90\ : STD_LOGIC;
  signal \mul_reg__0_n_91\ : STD_LOGIC;
  signal \mul_reg__0_n_92\ : STD_LOGIC;
  signal \mul_reg__0_n_93\ : STD_LOGIC;
  signal \mul_reg__0_n_94\ : STD_LOGIC;
  signal \mul_reg__0_n_95\ : STD_LOGIC;
  signal \mul_reg__0_n_96\ : STD_LOGIC;
  signal \mul_reg__0_n_97\ : STD_LOGIC;
  signal \mul_reg__0_n_98\ : STD_LOGIC;
  signal \mul_reg__0_n_99\ : STD_LOGIC;
  signal \mul_reg__1\ : STD_LOGIC_VECTOR ( 63 to 63 );
  signal \mul_reg__2\ : STD_LOGIC_VECTOR ( 62 downto 16 );
  signal \mul_reg__3\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal mul_reg_n_100 : STD_LOGIC;
  signal mul_reg_n_101 : STD_LOGIC;
  signal mul_reg_n_102 : STD_LOGIC;
  signal mul_reg_n_103 : STD_LOGIC;
  signal mul_reg_n_104 : STD_LOGIC;
  signal mul_reg_n_105 : STD_LOGIC;
  signal mul_reg_n_58 : STD_LOGIC;
  signal mul_reg_n_59 : STD_LOGIC;
  signal mul_reg_n_60 : STD_LOGIC;
  signal mul_reg_n_61 : STD_LOGIC;
  signal mul_reg_n_62 : STD_LOGIC;
  signal mul_reg_n_63 : STD_LOGIC;
  signal mul_reg_n_64 : STD_LOGIC;
  signal mul_reg_n_65 : STD_LOGIC;
  signal mul_reg_n_66 : STD_LOGIC;
  signal mul_reg_n_67 : STD_LOGIC;
  signal mul_reg_n_68 : STD_LOGIC;
  signal mul_reg_n_69 : STD_LOGIC;
  signal mul_reg_n_70 : STD_LOGIC;
  signal mul_reg_n_71 : STD_LOGIC;
  signal mul_reg_n_72 : STD_LOGIC;
  signal mul_reg_n_73 : STD_LOGIC;
  signal mul_reg_n_74 : STD_LOGIC;
  signal mul_reg_n_75 : STD_LOGIC;
  signal mul_reg_n_76 : STD_LOGIC;
  signal mul_reg_n_77 : STD_LOGIC;
  signal mul_reg_n_78 : STD_LOGIC;
  signal mul_reg_n_79 : STD_LOGIC;
  signal mul_reg_n_80 : STD_LOGIC;
  signal mul_reg_n_81 : STD_LOGIC;
  signal mul_reg_n_82 : STD_LOGIC;
  signal mul_reg_n_83 : STD_LOGIC;
  signal mul_reg_n_84 : STD_LOGIC;
  signal mul_reg_n_85 : STD_LOGIC;
  signal mul_reg_n_86 : STD_LOGIC;
  signal mul_reg_n_87 : STD_LOGIC;
  signal mul_reg_n_88 : STD_LOGIC;
  signal mul_reg_n_89 : STD_LOGIC;
  signal mul_reg_n_90 : STD_LOGIC;
  signal mul_reg_n_91 : STD_LOGIC;
  signal mul_reg_n_92 : STD_LOGIC;
  signal mul_reg_n_93 : STD_LOGIC;
  signal mul_reg_n_94 : STD_LOGIC;
  signal mul_reg_n_95 : STD_LOGIC;
  signal mul_reg_n_96 : STD_LOGIC;
  signal mul_reg_n_97 : STD_LOGIC;
  signal mul_reg_n_98 : STD_LOGIC;
  signal mul_reg_n_99 : STD_LOGIC;
  signal \outNeuron[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[10]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[11]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[13]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[14]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[17]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[18]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[19]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[21]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[22]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[23]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[25]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[26]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[27]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[28]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[29]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_2__4_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_3__4_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_4__4_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_5__4_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_6__4_n_0\ : STD_LOGIC;
  signal \outNeuron[31]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \outNeuron[9]_i_1__4_n_0\ : STD_LOGIC;
  signal outvalid_reg_n_0 : STD_LOGIC;
  signal raddr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sigValid_i_1__4_n_0\ : STD_LOGIC;
  signal sigValid_reg_n_0 : STD_LOGIC;
  signal \sum[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[10]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[11]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[13]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[14]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[17]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[18]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[19]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[21]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[22]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[23]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[25]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[26]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[27]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[28]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[29]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[30]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[31]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[32]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[33]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[34]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[35]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[36]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[37]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[38]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[39]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[40]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[41]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[42]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[43]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[44]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[45]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[46]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[47]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[48]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[49]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[50]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[51]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[52]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[53]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[54]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[55]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[56]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[57]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[58]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[59]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[60]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[61]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[62]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum[62]_i_2__4_n_0\ : STD_LOGIC;
  signal \sum[62]_i_3__4_n_0\ : STD_LOGIC;
  signal \sum[62]_i_4__4_n_0\ : STD_LOGIC;
  signal \sum[62]_i_5__4_n_0\ : STD_LOGIC;
  signal \sum[62]_i_6__4_n_0\ : STD_LOGIC;
  signal \sum[63]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[63]_i_2__4_n_0\ : STD_LOGIC;
  signal \sum[63]_i_3__3_n_0\ : STD_LOGIC;
  signal \sum[63]_i_4__3_n_0\ : STD_LOGIC;
  signal \sum[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[9]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum_reg_n_0_[0]\ : STD_LOGIC;
  signal \sum_reg_n_0_[10]\ : STD_LOGIC;
  signal \sum_reg_n_0_[11]\ : STD_LOGIC;
  signal \sum_reg_n_0_[12]\ : STD_LOGIC;
  signal \sum_reg_n_0_[13]\ : STD_LOGIC;
  signal \sum_reg_n_0_[14]\ : STD_LOGIC;
  signal \sum_reg_n_0_[15]\ : STD_LOGIC;
  signal \sum_reg_n_0_[16]\ : STD_LOGIC;
  signal \sum_reg_n_0_[17]\ : STD_LOGIC;
  signal \sum_reg_n_0_[18]\ : STD_LOGIC;
  signal \sum_reg_n_0_[19]\ : STD_LOGIC;
  signal \sum_reg_n_0_[1]\ : STD_LOGIC;
  signal \sum_reg_n_0_[20]\ : STD_LOGIC;
  signal \sum_reg_n_0_[21]\ : STD_LOGIC;
  signal \sum_reg_n_0_[22]\ : STD_LOGIC;
  signal \sum_reg_n_0_[23]\ : STD_LOGIC;
  signal \sum_reg_n_0_[24]\ : STD_LOGIC;
  signal \sum_reg_n_0_[25]\ : STD_LOGIC;
  signal \sum_reg_n_0_[26]\ : STD_LOGIC;
  signal \sum_reg_n_0_[27]\ : STD_LOGIC;
  signal \sum_reg_n_0_[28]\ : STD_LOGIC;
  signal \sum_reg_n_0_[29]\ : STD_LOGIC;
  signal \sum_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_reg_n_0_[30]\ : STD_LOGIC;
  signal \sum_reg_n_0_[31]\ : STD_LOGIC;
  signal \sum_reg_n_0_[32]\ : STD_LOGIC;
  signal \sum_reg_n_0_[33]\ : STD_LOGIC;
  signal \sum_reg_n_0_[34]\ : STD_LOGIC;
  signal \sum_reg_n_0_[35]\ : STD_LOGIC;
  signal \sum_reg_n_0_[36]\ : STD_LOGIC;
  signal \sum_reg_n_0_[37]\ : STD_LOGIC;
  signal \sum_reg_n_0_[38]\ : STD_LOGIC;
  signal \sum_reg_n_0_[39]\ : STD_LOGIC;
  signal \sum_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_reg_n_0_[40]\ : STD_LOGIC;
  signal \sum_reg_n_0_[41]\ : STD_LOGIC;
  signal \sum_reg_n_0_[42]\ : STD_LOGIC;
  signal \sum_reg_n_0_[43]\ : STD_LOGIC;
  signal \sum_reg_n_0_[44]\ : STD_LOGIC;
  signal \sum_reg_n_0_[45]\ : STD_LOGIC;
  signal \sum_reg_n_0_[46]\ : STD_LOGIC;
  signal \sum_reg_n_0_[47]\ : STD_LOGIC;
  signal \sum_reg_n_0_[48]\ : STD_LOGIC;
  signal \sum_reg_n_0_[49]\ : STD_LOGIC;
  signal \sum_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_reg_n_0_[50]\ : STD_LOGIC;
  signal \sum_reg_n_0_[51]\ : STD_LOGIC;
  signal \sum_reg_n_0_[52]\ : STD_LOGIC;
  signal \sum_reg_n_0_[53]\ : STD_LOGIC;
  signal \sum_reg_n_0_[54]\ : STD_LOGIC;
  signal \sum_reg_n_0_[55]\ : STD_LOGIC;
  signal \sum_reg_n_0_[56]\ : STD_LOGIC;
  signal \sum_reg_n_0_[57]\ : STD_LOGIC;
  signal \sum_reg_n_0_[58]\ : STD_LOGIC;
  signal \sum_reg_n_0_[59]\ : STD_LOGIC;
  signal \sum_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_reg_n_0_[60]\ : STD_LOGIC;
  signal \sum_reg_n_0_[61]\ : STD_LOGIC;
  signal \sum_reg_n_0_[62]\ : STD_LOGIC;
  signal \sum_reg_n_0_[63]\ : STD_LOGIC;
  signal \sum_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_reg_n_0_[7]\ : STD_LOGIC;
  signal \sum_reg_n_0_[8]\ : STD_LOGIC;
  signal \sum_reg_n_0_[9]\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \NLW_accumulateSum_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_biasSum_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul0__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_mul0__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_mul0__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul0_carry__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_mul_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_mul_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of accumulateSum_carry : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__9\ : label is 35;
  attribute ADDER_THRESHOLD of biasSum_carry : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul0 : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \mul0__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute ADDER_THRESHOLD of mul0_carry : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of mul_reg : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \outNeuron[0]_i_1__4\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \outNeuron[10]_i_1__4\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \outNeuron[11]_i_1__4\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \outNeuron[12]_i_1__4\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \outNeuron[13]_i_1__4\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \outNeuron[14]_i_1__4\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \outNeuron[15]_i_1__4\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \outNeuron[16]_i_1__4\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \outNeuron[17]_i_1__4\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \outNeuron[18]_i_1__4\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \outNeuron[19]_i_1__4\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \outNeuron[1]_i_1__4\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \outNeuron[20]_i_1__4\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \outNeuron[21]_i_1__4\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \outNeuron[22]_i_1__4\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \outNeuron[23]_i_1__4\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \outNeuron[24]_i_1__4\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \outNeuron[25]_i_1__4\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \outNeuron[26]_i_1__4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \outNeuron[27]_i_1__4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \outNeuron[28]_i_1__4\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \outNeuron[29]_i_1__4\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \outNeuron[2]_i_1__4\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \outNeuron[30]_i_2__4\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \outNeuron[3]_i_1__4\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \outNeuron[4]_i_1__4\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \outNeuron[5]_i_1__4\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \outNeuron[6]_i_1__4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \outNeuron[7]_i_1__4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \outNeuron[8]_i_1__4\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \outNeuron[9]_i_1__4\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \raddr[0]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sum[63]_i_4__3\ : label is "soft_lutpair123";
begin
  ADDRD(0) <= \^addrd\(0);
WBram: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized4\
     port map (
      B(14) => WBram_n_0,
      B(13) => WBram_n_1,
      B(12) => WBram_n_2,
      B(11) => WBram_n_3,
      B(10) => WBram_n_4,
      B(9) => WBram_n_5,
      B(8) => WBram_n_6,
      B(7) => WBram_n_7,
      B(6) => WBram_n_8,
      B(5) => WBram_n_9,
      B(4) => WBram_n_10,
      B(3) => WBram_n_11,
      B(2) => WBram_n_12,
      B(1) => WBram_n_13,
      B(0) => WBram_n_14,
      Q(31 downto 0) => Q(31 downto 0),
      S_AXI_ACLK => S_AXI_ACLK,
      dout0(16) => WBram_n_15,
      dout0(15) => WBram_n_16,
      dout0(14) => WBram_n_17,
      dout0(13) => WBram_n_18,
      dout0(12) => WBram_n_19,
      dout0(11) => WBram_n_20,
      dout0(10) => WBram_n_21,
      dout0(9) => WBram_n_22,
      dout0(8) => WBram_n_23,
      dout0(7) => WBram_n_24,
      dout0(6) => WBram_n_25,
      dout0(5) => WBram_n_26,
      dout0(4) => WBram_n_27,
      dout0(3) => WBram_n_28,
      dout0(2) => WBram_n_29,
      dout0(1) => WBram_n_30,
      dout0(0) => WBram_n_31,
      \mul0__0\ => \^addrd\(0),
      \mul0__0_0\ => \waddr_reg_n_0_[1]\,
      raddr(1 downto 0) => raddr(1 downto 0),
      wen_0 => wen_0
    );
accumulateSum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => accumulateSum_carry_n_0,
      CO(2) => accumulateSum_carry_n_1,
      CO(1) => accumulateSum_carry_n_2,
      CO(0) => accumulateSum_carry_n_3,
      CYINIT => '0',
      DI(3) => \mul_reg[3]__0_n_0\,
      DI(2) => \mul_reg[2]__0_n_0\,
      DI(1) => \mul_reg[1]__0_n_0\,
      DI(0) => \mul_reg[0]__0_n_0\,
      O(3) => accumulateSum_carry_n_4,
      O(2) => accumulateSum_carry_n_5,
      O(1) => accumulateSum_carry_n_6,
      O(0) => accumulateSum_carry_n_7,
      S(3) => \accumulateSum_carry_i_1__4_n_0\,
      S(2) => \accumulateSum_carry_i_2__4_n_0\,
      S(1) => \accumulateSum_carry_i_3__4_n_0\,
      S(0) => \accumulateSum_carry_i_4__4_n_0\
    );
\accumulateSum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => accumulateSum_carry_n_0,
      CO(3) => \accumulateSum_carry__0_n_0\,
      CO(2) => \accumulateSum_carry__0_n_1\,
      CO(1) => \accumulateSum_carry__0_n_2\,
      CO(0) => \accumulateSum_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[7]__0_n_0\,
      DI(2) => \mul_reg[6]__0_n_0\,
      DI(1) => \mul_reg[5]__0_n_0\,
      DI(0) => \mul_reg[4]__0_n_0\,
      O(3) => \accumulateSum_carry__0_n_4\,
      O(2) => \accumulateSum_carry__0_n_5\,
      O(1) => \accumulateSum_carry__0_n_6\,
      O(0) => \accumulateSum_carry__0_n_7\,
      S(3) => \accumulateSum_carry__0_i_1__4_n_0\,
      S(2) => \accumulateSum_carry__0_i_2__4_n_0\,
      S(1) => \accumulateSum_carry__0_i_3__4_n_0\,
      S(0) => \accumulateSum_carry__0_i_4__4_n_0\
    );
\accumulateSum_carry__0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[7]__0_n_0\,
      I1 => \sum_reg_n_0_[7]\,
      O => \accumulateSum_carry__0_i_1__4_n_0\
    );
\accumulateSum_carry__0_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[6]__0_n_0\,
      I1 => \sum_reg_n_0_[6]\,
      O => \accumulateSum_carry__0_i_2__4_n_0\
    );
\accumulateSum_carry__0_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[5]__0_n_0\,
      I1 => \sum_reg_n_0_[5]\,
      O => \accumulateSum_carry__0_i_3__4_n_0\
    );
\accumulateSum_carry__0_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[4]__0_n_0\,
      I1 => \sum_reg_n_0_[4]\,
      O => \accumulateSum_carry__0_i_4__4_n_0\
    );
\accumulateSum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__0_n_0\,
      CO(3) => \accumulateSum_carry__1_n_0\,
      CO(2) => \accumulateSum_carry__1_n_1\,
      CO(1) => \accumulateSum_carry__1_n_2\,
      CO(0) => \accumulateSum_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[11]__0_n_0\,
      DI(2) => \mul_reg[10]__0_n_0\,
      DI(1) => \mul_reg[9]__0_n_0\,
      DI(0) => \mul_reg[8]__0_n_0\,
      O(3) => \accumulateSum_carry__1_n_4\,
      O(2) => \accumulateSum_carry__1_n_5\,
      O(1) => \accumulateSum_carry__1_n_6\,
      O(0) => \accumulateSum_carry__1_n_7\,
      S(3) => \accumulateSum_carry__1_i_1__4_n_0\,
      S(2) => \accumulateSum_carry__1_i_2__4_n_0\,
      S(1) => \accumulateSum_carry__1_i_3__4_n_0\,
      S(0) => \accumulateSum_carry__1_i_4__4_n_0\
    );
\accumulateSum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__9_n_0\,
      CO(3) => \accumulateSum_carry__10_n_0\,
      CO(2) => \accumulateSum_carry__10_n_1\,
      CO(1) => \accumulateSum_carry__10_n_2\,
      CO(0) => \accumulateSum_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(47 downto 44),
      O(3) => \accumulateSum_carry__10_n_4\,
      O(2) => \accumulateSum_carry__10_n_5\,
      O(1) => \accumulateSum_carry__10_n_6\,
      O(0) => \accumulateSum_carry__10_n_7\,
      S(3) => \accumulateSum_carry__10_i_1__4_n_0\,
      S(2) => \accumulateSum_carry__10_i_2__4_n_0\,
      S(1) => \accumulateSum_carry__10_i_3__4_n_0\,
      S(0) => \accumulateSum_carry__10_i_4__4_n_0\
    );
\accumulateSum_carry__10_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(47),
      I1 => \sum_reg_n_0_[47]\,
      O => \accumulateSum_carry__10_i_1__4_n_0\
    );
\accumulateSum_carry__10_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(46),
      I1 => \sum_reg_n_0_[46]\,
      O => \accumulateSum_carry__10_i_2__4_n_0\
    );
\accumulateSum_carry__10_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(45),
      I1 => \sum_reg_n_0_[45]\,
      O => \accumulateSum_carry__10_i_3__4_n_0\
    );
\accumulateSum_carry__10_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(44),
      I1 => \sum_reg_n_0_[44]\,
      O => \accumulateSum_carry__10_i_4__4_n_0\
    );
\accumulateSum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__10_n_0\,
      CO(3) => \accumulateSum_carry__11_n_0\,
      CO(2) => \accumulateSum_carry__11_n_1\,
      CO(1) => \accumulateSum_carry__11_n_2\,
      CO(0) => \accumulateSum_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(51 downto 48),
      O(3) => \accumulateSum_carry__11_n_4\,
      O(2) => \accumulateSum_carry__11_n_5\,
      O(1) => \accumulateSum_carry__11_n_6\,
      O(0) => \accumulateSum_carry__11_n_7\,
      S(3) => \accumulateSum_carry__11_i_1__4_n_0\,
      S(2) => \accumulateSum_carry__11_i_2__4_n_0\,
      S(1) => \accumulateSum_carry__11_i_3__4_n_0\,
      S(0) => \accumulateSum_carry__11_i_4__4_n_0\
    );
\accumulateSum_carry__11_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(51),
      I1 => \sum_reg_n_0_[51]\,
      O => \accumulateSum_carry__11_i_1__4_n_0\
    );
\accumulateSum_carry__11_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(50),
      I1 => \sum_reg_n_0_[50]\,
      O => \accumulateSum_carry__11_i_2__4_n_0\
    );
\accumulateSum_carry__11_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(49),
      I1 => \sum_reg_n_0_[49]\,
      O => \accumulateSum_carry__11_i_3__4_n_0\
    );
\accumulateSum_carry__11_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(48),
      I1 => \sum_reg_n_0_[48]\,
      O => \accumulateSum_carry__11_i_4__4_n_0\
    );
\accumulateSum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__11_n_0\,
      CO(3) => \accumulateSum_carry__12_n_0\,
      CO(2) => \accumulateSum_carry__12_n_1\,
      CO(1) => \accumulateSum_carry__12_n_2\,
      CO(0) => \accumulateSum_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(55 downto 52),
      O(3) => \accumulateSum_carry__12_n_4\,
      O(2) => \accumulateSum_carry__12_n_5\,
      O(1) => \accumulateSum_carry__12_n_6\,
      O(0) => \accumulateSum_carry__12_n_7\,
      S(3) => \accumulateSum_carry__12_i_1__4_n_0\,
      S(2) => \accumulateSum_carry__12_i_2__4_n_0\,
      S(1) => \accumulateSum_carry__12_i_3__4_n_0\,
      S(0) => \accumulateSum_carry__12_i_4__4_n_0\
    );
\accumulateSum_carry__12_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(55),
      I1 => \sum_reg_n_0_[55]\,
      O => \accumulateSum_carry__12_i_1__4_n_0\
    );
\accumulateSum_carry__12_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(54),
      I1 => \sum_reg_n_0_[54]\,
      O => \accumulateSum_carry__12_i_2__4_n_0\
    );
\accumulateSum_carry__12_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(53),
      I1 => \sum_reg_n_0_[53]\,
      O => \accumulateSum_carry__12_i_3__4_n_0\
    );
\accumulateSum_carry__12_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(52),
      I1 => \sum_reg_n_0_[52]\,
      O => \accumulateSum_carry__12_i_4__4_n_0\
    );
\accumulateSum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__12_n_0\,
      CO(3) => \accumulateSum_carry__13_n_0\,
      CO(2) => \accumulateSum_carry__13_n_1\,
      CO(1) => \accumulateSum_carry__13_n_2\,
      CO(0) => \accumulateSum_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(59 downto 56),
      O(3) => \accumulateSum_carry__13_n_4\,
      O(2) => \accumulateSum_carry__13_n_5\,
      O(1) => \accumulateSum_carry__13_n_6\,
      O(0) => \accumulateSum_carry__13_n_7\,
      S(3) => \accumulateSum_carry__13_i_1__4_n_0\,
      S(2) => \accumulateSum_carry__13_i_2__4_n_0\,
      S(1) => \accumulateSum_carry__13_i_3__4_n_0\,
      S(0) => \accumulateSum_carry__13_i_4__4_n_0\
    );
\accumulateSum_carry__13_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(59),
      I1 => \sum_reg_n_0_[59]\,
      O => \accumulateSum_carry__13_i_1__4_n_0\
    );
\accumulateSum_carry__13_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(58),
      I1 => \sum_reg_n_0_[58]\,
      O => \accumulateSum_carry__13_i_2__4_n_0\
    );
\accumulateSum_carry__13_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(57),
      I1 => \sum_reg_n_0_[57]\,
      O => \accumulateSum_carry__13_i_3__4_n_0\
    );
\accumulateSum_carry__13_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(56),
      I1 => \sum_reg_n_0_[56]\,
      O => \accumulateSum_carry__13_i_4__4_n_0\
    );
\accumulateSum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__13_n_0\,
      CO(3) => \NLW_accumulateSum_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \accumulateSum_carry__14_n_1\,
      CO(1) => \accumulateSum_carry__14_n_2\,
      CO(0) => \accumulateSum_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \mul_reg__2\(62 downto 60),
      O(3) => \accumulateSum_carry__14_n_4\,
      O(2) => \accumulateSum_carry__14_n_5\,
      O(1) => \accumulateSum_carry__14_n_6\,
      O(0) => \accumulateSum_carry__14_n_7\,
      S(3) => \accumulateSum_carry__14_i_1__4_n_0\,
      S(2) => \accumulateSum_carry__14_i_2__4_n_0\,
      S(1) => \accumulateSum_carry__14_i_3__4_n_0\,
      S(0) => \accumulateSum_carry__14_i_4__4_n_0\
    );
\accumulateSum_carry__14_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(63),
      I1 => \sum_reg_n_0_[63]\,
      O => \accumulateSum_carry__14_i_1__4_n_0\
    );
\accumulateSum_carry__14_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(62),
      I1 => \sum_reg_n_0_[62]\,
      O => \accumulateSum_carry__14_i_2__4_n_0\
    );
\accumulateSum_carry__14_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(61),
      I1 => \sum_reg_n_0_[61]\,
      O => \accumulateSum_carry__14_i_3__4_n_0\
    );
\accumulateSum_carry__14_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(60),
      I1 => \sum_reg_n_0_[60]\,
      O => \accumulateSum_carry__14_i_4__4_n_0\
    );
\accumulateSum_carry__1_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[11]__0_n_0\,
      I1 => \sum_reg_n_0_[11]\,
      O => \accumulateSum_carry__1_i_1__4_n_0\
    );
\accumulateSum_carry__1_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[10]__0_n_0\,
      I1 => \sum_reg_n_0_[10]\,
      O => \accumulateSum_carry__1_i_2__4_n_0\
    );
\accumulateSum_carry__1_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[9]__0_n_0\,
      I1 => \sum_reg_n_0_[9]\,
      O => \accumulateSum_carry__1_i_3__4_n_0\
    );
\accumulateSum_carry__1_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[8]__0_n_0\,
      I1 => \sum_reg_n_0_[8]\,
      O => \accumulateSum_carry__1_i_4__4_n_0\
    );
\accumulateSum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__1_n_0\,
      CO(3) => \accumulateSum_carry__2_n_0\,
      CO(2) => \accumulateSum_carry__2_n_1\,
      CO(1) => \accumulateSum_carry__2_n_2\,
      CO(0) => \accumulateSum_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[15]__0_n_0\,
      DI(2) => \mul_reg[14]__0_n_0\,
      DI(1) => \mul_reg[13]__0_n_0\,
      DI(0) => \mul_reg[12]__0_n_0\,
      O(3) => \accumulateSum_carry__2_n_4\,
      O(2) => \accumulateSum_carry__2_n_5\,
      O(1) => \accumulateSum_carry__2_n_6\,
      O(0) => \accumulateSum_carry__2_n_7\,
      S(3) => \accumulateSum_carry__2_i_1__4_n_0\,
      S(2) => \accumulateSum_carry__2_i_2__4_n_0\,
      S(1) => \accumulateSum_carry__2_i_3__4_n_0\,
      S(0) => \accumulateSum_carry__2_i_4__4_n_0\
    );
\accumulateSum_carry__2_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[15]__0_n_0\,
      I1 => \sum_reg_n_0_[15]\,
      O => \accumulateSum_carry__2_i_1__4_n_0\
    );
\accumulateSum_carry__2_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[14]__0_n_0\,
      I1 => \sum_reg_n_0_[14]\,
      O => \accumulateSum_carry__2_i_2__4_n_0\
    );
\accumulateSum_carry__2_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[13]__0_n_0\,
      I1 => \sum_reg_n_0_[13]\,
      O => \accumulateSum_carry__2_i_3__4_n_0\
    );
\accumulateSum_carry__2_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[12]__0_n_0\,
      I1 => \sum_reg_n_0_[12]\,
      O => \accumulateSum_carry__2_i_4__4_n_0\
    );
\accumulateSum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__2_n_0\,
      CO(3) => \accumulateSum_carry__3_n_0\,
      CO(2) => \accumulateSum_carry__3_n_1\,
      CO(1) => \accumulateSum_carry__3_n_2\,
      CO(0) => \accumulateSum_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(19 downto 16),
      O(3) => \accumulateSum_carry__3_n_4\,
      O(2) => \accumulateSum_carry__3_n_5\,
      O(1) => \accumulateSum_carry__3_n_6\,
      O(0) => \accumulateSum_carry__3_n_7\,
      S(3) => \accumulateSum_carry__3_i_1__4_n_0\,
      S(2) => \accumulateSum_carry__3_i_2__4_n_0\,
      S(1) => \accumulateSum_carry__3_i_3__4_n_0\,
      S(0) => \accumulateSum_carry__3_i_4__4_n_0\
    );
\accumulateSum_carry__3_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(19),
      I1 => \sum_reg_n_0_[19]\,
      O => \accumulateSum_carry__3_i_1__4_n_0\
    );
\accumulateSum_carry__3_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(18),
      I1 => \sum_reg_n_0_[18]\,
      O => \accumulateSum_carry__3_i_2__4_n_0\
    );
\accumulateSum_carry__3_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(17),
      I1 => \sum_reg_n_0_[17]\,
      O => \accumulateSum_carry__3_i_3__4_n_0\
    );
\accumulateSum_carry__3_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(16),
      I1 => \sum_reg_n_0_[16]\,
      O => \accumulateSum_carry__3_i_4__4_n_0\
    );
\accumulateSum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__3_n_0\,
      CO(3) => \accumulateSum_carry__4_n_0\,
      CO(2) => \accumulateSum_carry__4_n_1\,
      CO(1) => \accumulateSum_carry__4_n_2\,
      CO(0) => \accumulateSum_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(23 downto 20),
      O(3) => \accumulateSum_carry__4_n_4\,
      O(2) => \accumulateSum_carry__4_n_5\,
      O(1) => \accumulateSum_carry__4_n_6\,
      O(0) => \accumulateSum_carry__4_n_7\,
      S(3) => \accumulateSum_carry__4_i_1__4_n_0\,
      S(2) => \accumulateSum_carry__4_i_2__4_n_0\,
      S(1) => \accumulateSum_carry__4_i_3__4_n_0\,
      S(0) => \accumulateSum_carry__4_i_4__4_n_0\
    );
\accumulateSum_carry__4_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(23),
      I1 => \sum_reg_n_0_[23]\,
      O => \accumulateSum_carry__4_i_1__4_n_0\
    );
\accumulateSum_carry__4_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(22),
      I1 => \sum_reg_n_0_[22]\,
      O => \accumulateSum_carry__4_i_2__4_n_0\
    );
\accumulateSum_carry__4_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(21),
      I1 => \sum_reg_n_0_[21]\,
      O => \accumulateSum_carry__4_i_3__4_n_0\
    );
\accumulateSum_carry__4_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(20),
      I1 => \sum_reg_n_0_[20]\,
      O => \accumulateSum_carry__4_i_4__4_n_0\
    );
\accumulateSum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__4_n_0\,
      CO(3) => \accumulateSum_carry__5_n_0\,
      CO(2) => \accumulateSum_carry__5_n_1\,
      CO(1) => \accumulateSum_carry__5_n_2\,
      CO(0) => \accumulateSum_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(27 downto 24),
      O(3) => \accumulateSum_carry__5_n_4\,
      O(2) => \accumulateSum_carry__5_n_5\,
      O(1) => \accumulateSum_carry__5_n_6\,
      O(0) => \accumulateSum_carry__5_n_7\,
      S(3) => \accumulateSum_carry__5_i_1__4_n_0\,
      S(2) => \accumulateSum_carry__5_i_2__4_n_0\,
      S(1) => \accumulateSum_carry__5_i_3__4_n_0\,
      S(0) => \accumulateSum_carry__5_i_4__4_n_0\
    );
\accumulateSum_carry__5_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(27),
      I1 => \sum_reg_n_0_[27]\,
      O => \accumulateSum_carry__5_i_1__4_n_0\
    );
\accumulateSum_carry__5_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(26),
      I1 => \sum_reg_n_0_[26]\,
      O => \accumulateSum_carry__5_i_2__4_n_0\
    );
\accumulateSum_carry__5_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(25),
      I1 => \sum_reg_n_0_[25]\,
      O => \accumulateSum_carry__5_i_3__4_n_0\
    );
\accumulateSum_carry__5_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(24),
      I1 => \sum_reg_n_0_[24]\,
      O => \accumulateSum_carry__5_i_4__4_n_0\
    );
\accumulateSum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__5_n_0\,
      CO(3) => \accumulateSum_carry__6_n_0\,
      CO(2) => \accumulateSum_carry__6_n_1\,
      CO(1) => \accumulateSum_carry__6_n_2\,
      CO(0) => \accumulateSum_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(31 downto 28),
      O(3) => \accumulateSum_carry__6_n_4\,
      O(2) => \accumulateSum_carry__6_n_5\,
      O(1) => \accumulateSum_carry__6_n_6\,
      O(0) => \accumulateSum_carry__6_n_7\,
      S(3) => \accumulateSum_carry__6_i_1__4_n_0\,
      S(2) => \accumulateSum_carry__6_i_2__4_n_0\,
      S(1) => \accumulateSum_carry__6_i_3__4_n_0\,
      S(0) => \accumulateSum_carry__6_i_4__4_n_0\
    );
\accumulateSum_carry__6_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(31),
      I1 => \sum_reg_n_0_[31]\,
      O => \accumulateSum_carry__6_i_1__4_n_0\
    );
\accumulateSum_carry__6_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(30),
      I1 => \sum_reg_n_0_[30]\,
      O => \accumulateSum_carry__6_i_2__4_n_0\
    );
\accumulateSum_carry__6_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(29),
      I1 => \sum_reg_n_0_[29]\,
      O => \accumulateSum_carry__6_i_3__4_n_0\
    );
\accumulateSum_carry__6_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(28),
      I1 => \sum_reg_n_0_[28]\,
      O => \accumulateSum_carry__6_i_4__4_n_0\
    );
\accumulateSum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__6_n_0\,
      CO(3) => \accumulateSum_carry__7_n_0\,
      CO(2) => \accumulateSum_carry__7_n_1\,
      CO(1) => \accumulateSum_carry__7_n_2\,
      CO(0) => \accumulateSum_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(35 downto 32),
      O(3) => \accumulateSum_carry__7_n_4\,
      O(2) => \accumulateSum_carry__7_n_5\,
      O(1) => \accumulateSum_carry__7_n_6\,
      O(0) => \accumulateSum_carry__7_n_7\,
      S(3) => \accumulateSum_carry__7_i_1__4_n_0\,
      S(2) => \accumulateSum_carry__7_i_2__4_n_0\,
      S(1) => \accumulateSum_carry__7_i_3__4_n_0\,
      S(0) => \accumulateSum_carry__7_i_4__4_n_0\
    );
\accumulateSum_carry__7_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(35),
      I1 => \sum_reg_n_0_[35]\,
      O => \accumulateSum_carry__7_i_1__4_n_0\
    );
\accumulateSum_carry__7_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(34),
      I1 => \sum_reg_n_0_[34]\,
      O => \accumulateSum_carry__7_i_2__4_n_0\
    );
\accumulateSum_carry__7_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(33),
      I1 => \sum_reg_n_0_[33]\,
      O => \accumulateSum_carry__7_i_3__4_n_0\
    );
\accumulateSum_carry__7_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(32),
      I1 => \sum_reg_n_0_[32]\,
      O => \accumulateSum_carry__7_i_4__4_n_0\
    );
\accumulateSum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__7_n_0\,
      CO(3) => \accumulateSum_carry__8_n_0\,
      CO(2) => \accumulateSum_carry__8_n_1\,
      CO(1) => \accumulateSum_carry__8_n_2\,
      CO(0) => \accumulateSum_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(39 downto 36),
      O(3) => \accumulateSum_carry__8_n_4\,
      O(2) => \accumulateSum_carry__8_n_5\,
      O(1) => \accumulateSum_carry__8_n_6\,
      O(0) => \accumulateSum_carry__8_n_7\,
      S(3) => \accumulateSum_carry__8_i_1__4_n_0\,
      S(2) => \accumulateSum_carry__8_i_2__4_n_0\,
      S(1) => \accumulateSum_carry__8_i_3__4_n_0\,
      S(0) => \accumulateSum_carry__8_i_4__4_n_0\
    );
\accumulateSum_carry__8_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(39),
      I1 => \sum_reg_n_0_[39]\,
      O => \accumulateSum_carry__8_i_1__4_n_0\
    );
\accumulateSum_carry__8_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(38),
      I1 => \sum_reg_n_0_[38]\,
      O => \accumulateSum_carry__8_i_2__4_n_0\
    );
\accumulateSum_carry__8_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(37),
      I1 => \sum_reg_n_0_[37]\,
      O => \accumulateSum_carry__8_i_3__4_n_0\
    );
\accumulateSum_carry__8_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(36),
      I1 => \sum_reg_n_0_[36]\,
      O => \accumulateSum_carry__8_i_4__4_n_0\
    );
\accumulateSum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__8_n_0\,
      CO(3) => \accumulateSum_carry__9_n_0\,
      CO(2) => \accumulateSum_carry__9_n_1\,
      CO(1) => \accumulateSum_carry__9_n_2\,
      CO(0) => \accumulateSum_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(43 downto 40),
      O(3) => \accumulateSum_carry__9_n_4\,
      O(2) => \accumulateSum_carry__9_n_5\,
      O(1) => \accumulateSum_carry__9_n_6\,
      O(0) => \accumulateSum_carry__9_n_7\,
      S(3) => \accumulateSum_carry__9_i_1__4_n_0\,
      S(2) => \accumulateSum_carry__9_i_2__4_n_0\,
      S(1) => \accumulateSum_carry__9_i_3__4_n_0\,
      S(0) => \accumulateSum_carry__9_i_4__4_n_0\
    );
\accumulateSum_carry__9_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(43),
      I1 => \sum_reg_n_0_[43]\,
      O => \accumulateSum_carry__9_i_1__4_n_0\
    );
\accumulateSum_carry__9_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(42),
      I1 => \sum_reg_n_0_[42]\,
      O => \accumulateSum_carry__9_i_2__4_n_0\
    );
\accumulateSum_carry__9_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(41),
      I1 => \sum_reg_n_0_[41]\,
      O => \accumulateSum_carry__9_i_3__4_n_0\
    );
\accumulateSum_carry__9_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(40),
      I1 => \sum_reg_n_0_[40]\,
      O => \accumulateSum_carry__9_i_4__4_n_0\
    );
\accumulateSum_carry_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[3]__0_n_0\,
      I1 => \sum_reg_n_0_[3]\,
      O => \accumulateSum_carry_i_1__4_n_0\
    );
\accumulateSum_carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[2]__0_n_0\,
      I1 => \sum_reg_n_0_[2]\,
      O => \accumulateSum_carry_i_2__4_n_0\
    );
\accumulateSum_carry_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[1]__0_n_0\,
      I1 => \sum_reg_n_0_[1]\,
      O => \accumulateSum_carry_i_3__4_n_0\
    );
\accumulateSum_carry_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[0]__0_n_0\,
      I1 => \sum_reg_n_0_[0]\,
      O => \accumulateSum_carry_i_4__4_n_0\
    );
biasSum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => biasSum_carry_n_0,
      CO(2) => biasSum_carry_n_1,
      CO(1) => biasSum_carry_n_2,
      CO(0) => biasSum_carry_n_3,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => biasSum_carry_n_4,
      O(2) => biasSum_carry_n_5,
      O(1) => biasSum_carry_n_6,
      O(0) => biasSum_carry_n_7,
      S(3) => \biasSum_carry_i_1__4_n_0\,
      S(2) => \biasSum_carry_i_2__4_n_0\,
      S(1) => \biasSum_carry_i_3__4_n_0\,
      S(0) => \biasSum_carry_i_4__4_n_0\
    );
\biasSum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => biasSum_carry_n_0,
      CO(3) => \biasSum_carry__0_n_0\,
      CO(2) => \biasSum_carry__0_n_1\,
      CO(1) => \biasSum_carry__0_n_2\,
      CO(0) => \biasSum_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__0_n_4\,
      O(2) => \biasSum_carry__0_n_5\,
      O(1) => \biasSum_carry__0_n_6\,
      O(0) => \biasSum_carry__0_n_7\,
      S(3) => \biasSum_carry__0_i_1__4_n_0\,
      S(2) => \biasSum_carry__0_i_2__4_n_0\,
      S(1) => \biasSum_carry__0_i_3__4_n_0\,
      S(0) => \biasSum_carry__0_i_4__4_n_0\
    );
\biasSum_carry__0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[7]\,
      O => \biasSum_carry__0_i_1__4_n_0\
    );
\biasSum_carry__0_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[6]\,
      O => \biasSum_carry__0_i_2__4_n_0\
    );
\biasSum_carry__0_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[5]\,
      O => \biasSum_carry__0_i_3__4_n_0\
    );
\biasSum_carry__0_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[4]\,
      O => \biasSum_carry__0_i_4__4_n_0\
    );
\biasSum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__0_n_0\,
      CO(3) => \biasSum_carry__1_n_0\,
      CO(2) => \biasSum_carry__1_n_1\,
      CO(1) => \biasSum_carry__1_n_2\,
      CO(0) => \biasSum_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__1_n_4\,
      O(2) => \biasSum_carry__1_n_5\,
      O(1) => \biasSum_carry__1_n_6\,
      O(0) => \biasSum_carry__1_n_7\,
      S(3) => \biasSum_carry__1_i_1__4_n_0\,
      S(2) => \biasSum_carry__1_i_2__4_n_0\,
      S(1) => \biasSum_carry__1_i_3__4_n_0\,
      S(0) => \biasSum_carry__1_i_4__4_n_0\
    );
\biasSum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__9_n_0\,
      CO(3) => \biasSum_carry__10_n_0\,
      CO(2) => \biasSum_carry__10_n_1\,
      CO(1) => \biasSum_carry__10_n_2\,
      CO(0) => \biasSum_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[46]\,
      DI(1) => \bias_reg_n_0_[45]\,
      DI(0) => \bias_reg_n_0_[44]\,
      O(3) => \biasSum_carry__10_n_4\,
      O(2) => \biasSum_carry__10_n_5\,
      O(1) => \biasSum_carry__10_n_6\,
      O(0) => \biasSum_carry__10_n_7\,
      S(3) => \biasSum_carry__10_i_1__4_n_0\,
      S(2) => \biasSum_carry__10_i_2__4_n_0\,
      S(1) => \biasSum_carry__10_i_3__4_n_0\,
      S(0) => \biasSum_carry__10_i_4__4_n_0\
    );
\biasSum_carry__10_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[47]\,
      O => \biasSum_carry__10_i_1__4_n_0\
    );
\biasSum_carry__10_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[46]\,
      I1 => \sum_reg_n_0_[46]\,
      O => \biasSum_carry__10_i_2__4_n_0\
    );
\biasSum_carry__10_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[45]\,
      I1 => \sum_reg_n_0_[45]\,
      O => \biasSum_carry__10_i_3__4_n_0\
    );
\biasSum_carry__10_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[44]\,
      I1 => \sum_reg_n_0_[44]\,
      O => \biasSum_carry__10_i_4__4_n_0\
    );
\biasSum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__10_n_0\,
      CO(3) => \biasSum_carry__11_n_0\,
      CO(2) => \biasSum_carry__11_n_1\,
      CO(1) => \biasSum_carry__11_n_2\,
      CO(0) => \biasSum_carry__11_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__11_n_4\,
      O(2) => \biasSum_carry__11_n_5\,
      O(1) => \biasSum_carry__11_n_6\,
      O(0) => \biasSum_carry__11_n_7\,
      S(3) => \biasSum_carry__11_i_1__4_n_0\,
      S(2) => \biasSum_carry__11_i_2__4_n_0\,
      S(1) => \biasSum_carry__11_i_3__4_n_0\,
      S(0) => \biasSum_carry__11_i_4__4_n_0\
    );
\biasSum_carry__11_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[51]\,
      O => \biasSum_carry__11_i_1__4_n_0\
    );
\biasSum_carry__11_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[50]\,
      O => \biasSum_carry__11_i_2__4_n_0\
    );
\biasSum_carry__11_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[49]\,
      O => \biasSum_carry__11_i_3__4_n_0\
    );
\biasSum_carry__11_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[48]\,
      O => \biasSum_carry__11_i_4__4_n_0\
    );
\biasSum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__11_n_0\,
      CO(3) => \biasSum_carry__12_n_0\,
      CO(2) => \biasSum_carry__12_n_1\,
      CO(1) => \biasSum_carry__12_n_2\,
      CO(0) => \biasSum_carry__12_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__12_n_4\,
      O(2) => \biasSum_carry__12_n_5\,
      O(1) => \biasSum_carry__12_n_6\,
      O(0) => \biasSum_carry__12_n_7\,
      S(3) => \biasSum_carry__12_i_1__4_n_0\,
      S(2) => \biasSum_carry__12_i_2__4_n_0\,
      S(1) => \biasSum_carry__12_i_3__4_n_0\,
      S(0) => \biasSum_carry__12_i_4__4_n_0\
    );
\biasSum_carry__12_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[55]\,
      O => \biasSum_carry__12_i_1__4_n_0\
    );
\biasSum_carry__12_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[54]\,
      O => \biasSum_carry__12_i_2__4_n_0\
    );
\biasSum_carry__12_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[53]\,
      O => \biasSum_carry__12_i_3__4_n_0\
    );
\biasSum_carry__12_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[52]\,
      O => \biasSum_carry__12_i_4__4_n_0\
    );
\biasSum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__12_n_0\,
      CO(3) => \biasSum_carry__13_n_0\,
      CO(2) => \biasSum_carry__13_n_1\,
      CO(1) => \biasSum_carry__13_n_2\,
      CO(0) => \biasSum_carry__13_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__13_n_4\,
      O(2) => \biasSum_carry__13_n_5\,
      O(1) => \biasSum_carry__13_n_6\,
      O(0) => \biasSum_carry__13_n_7\,
      S(3) => \biasSum_carry__13_i_1__4_n_0\,
      S(2) => \biasSum_carry__13_i_2__4_n_0\,
      S(1) => \biasSum_carry__13_i_3__4_n_0\,
      S(0) => \biasSum_carry__13_i_4__4_n_0\
    );
\biasSum_carry__13_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[59]\,
      O => \biasSum_carry__13_i_1__4_n_0\
    );
\biasSum_carry__13_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[58]\,
      O => \biasSum_carry__13_i_2__4_n_0\
    );
\biasSum_carry__13_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[57]\,
      O => \biasSum_carry__13_i_3__4_n_0\
    );
\biasSum_carry__13_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[56]\,
      O => \biasSum_carry__13_i_4__4_n_0\
    );
\biasSum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__13_n_0\,
      CO(3) => \NLW_biasSum_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \biasSum_carry__14_n_1\,
      CO(1) => \biasSum_carry__14_n_2\,
      CO(0) => \biasSum_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__14_n_4\,
      O(2) => \biasSum_carry__14_n_5\,
      O(1) => \biasSum_carry__14_n_6\,
      O(0) => \biasSum_carry__14_n_7\,
      S(3) => \biasSum_carry__14_i_1__4_n_0\,
      S(2) => \biasSum_carry__14_i_2__4_n_0\,
      S(1) => \biasSum_carry__14_i_3__4_n_0\,
      S(0) => \biasSum_carry__14_i_4__4_n_0\
    );
\biasSum_carry__14_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \biasSum_carry__14_i_1__4_n_0\
    );
\biasSum_carry__14_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[62]\,
      O => \biasSum_carry__14_i_2__4_n_0\
    );
\biasSum_carry__14_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[61]\,
      O => \biasSum_carry__14_i_3__4_n_0\
    );
\biasSum_carry__14_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[60]\,
      O => \biasSum_carry__14_i_4__4_n_0\
    );
\biasSum_carry__1_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[11]\,
      O => \biasSum_carry__1_i_1__4_n_0\
    );
\biasSum_carry__1_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[10]\,
      O => \biasSum_carry__1_i_2__4_n_0\
    );
\biasSum_carry__1_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[9]\,
      O => \biasSum_carry__1_i_3__4_n_0\
    );
\biasSum_carry__1_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[8]\,
      O => \biasSum_carry__1_i_4__4_n_0\
    );
\biasSum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__1_n_0\,
      CO(3) => \biasSum_carry__2_n_0\,
      CO(2) => \biasSum_carry__2_n_1\,
      CO(1) => \biasSum_carry__2_n_2\,
      CO(0) => \biasSum_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__2_n_4\,
      O(2) => \biasSum_carry__2_n_5\,
      O(1) => \biasSum_carry__2_n_6\,
      O(0) => \biasSum_carry__2_n_7\,
      S(3) => \biasSum_carry__2_i_1__4_n_0\,
      S(2) => \biasSum_carry__2_i_2__4_n_0\,
      S(1) => \biasSum_carry__2_i_3__4_n_0\,
      S(0) => \biasSum_carry__2_i_4__4_n_0\
    );
\biasSum_carry__2_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[15]\,
      O => \biasSum_carry__2_i_1__4_n_0\
    );
\biasSum_carry__2_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[14]\,
      O => \biasSum_carry__2_i_2__4_n_0\
    );
\biasSum_carry__2_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[13]\,
      O => \biasSum_carry__2_i_3__4_n_0\
    );
\biasSum_carry__2_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[12]\,
      O => \biasSum_carry__2_i_4__4_n_0\
    );
\biasSum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__2_n_0\,
      CO(3) => \biasSum_carry__3_n_0\,
      CO(2) => \biasSum_carry__3_n_1\,
      CO(1) => \biasSum_carry__3_n_2\,
      CO(0) => \biasSum_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[19]\,
      DI(2) => \bias_reg_n_0_[18]\,
      DI(1) => \bias_reg_n_0_[17]\,
      DI(0) => \bias_reg_n_0_[16]\,
      O(3) => \biasSum_carry__3_n_4\,
      O(2) => \biasSum_carry__3_n_5\,
      O(1) => \biasSum_carry__3_n_6\,
      O(0) => \biasSum_carry__3_n_7\,
      S(3) => \biasSum_carry__3_i_1__4_n_0\,
      S(2) => \biasSum_carry__3_i_2__4_n_0\,
      S(1) => \biasSum_carry__3_i_3__4_n_0\,
      S(0) => \biasSum_carry__3_i_4__4_n_0\
    );
\biasSum_carry__3_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[19]\,
      I1 => \sum_reg_n_0_[19]\,
      O => \biasSum_carry__3_i_1__4_n_0\
    );
\biasSum_carry__3_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[18]\,
      I1 => \sum_reg_n_0_[18]\,
      O => \biasSum_carry__3_i_2__4_n_0\
    );
\biasSum_carry__3_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[17]\,
      I1 => \sum_reg_n_0_[17]\,
      O => \biasSum_carry__3_i_3__4_n_0\
    );
\biasSum_carry__3_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[16]\,
      I1 => \sum_reg_n_0_[16]\,
      O => \biasSum_carry__3_i_4__4_n_0\
    );
\biasSum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__3_n_0\,
      CO(3) => \biasSum_carry__4_n_0\,
      CO(2) => \biasSum_carry__4_n_1\,
      CO(1) => \biasSum_carry__4_n_2\,
      CO(0) => \biasSum_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[23]\,
      DI(2) => \bias_reg_n_0_[22]\,
      DI(1) => \bias_reg_n_0_[21]\,
      DI(0) => \bias_reg_n_0_[20]\,
      O(3) => \biasSum_carry__4_n_4\,
      O(2) => \biasSum_carry__4_n_5\,
      O(1) => \biasSum_carry__4_n_6\,
      O(0) => \biasSum_carry__4_n_7\,
      S(3) => \biasSum_carry__4_i_1__4_n_0\,
      S(2) => \biasSum_carry__4_i_2__4_n_0\,
      S(1) => \biasSum_carry__4_i_3__4_n_0\,
      S(0) => \biasSum_carry__4_i_4__4_n_0\
    );
\biasSum_carry__4_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[23]\,
      I1 => \sum_reg_n_0_[23]\,
      O => \biasSum_carry__4_i_1__4_n_0\
    );
\biasSum_carry__4_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[22]\,
      I1 => \sum_reg_n_0_[22]\,
      O => \biasSum_carry__4_i_2__4_n_0\
    );
\biasSum_carry__4_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[21]\,
      I1 => \sum_reg_n_0_[21]\,
      O => \biasSum_carry__4_i_3__4_n_0\
    );
\biasSum_carry__4_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[20]\,
      I1 => \sum_reg_n_0_[20]\,
      O => \biasSum_carry__4_i_4__4_n_0\
    );
\biasSum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__4_n_0\,
      CO(3) => \biasSum_carry__5_n_0\,
      CO(2) => \biasSum_carry__5_n_1\,
      CO(1) => \biasSum_carry__5_n_2\,
      CO(0) => \biasSum_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[27]\,
      DI(2) => \bias_reg_n_0_[26]\,
      DI(1) => \bias_reg_n_0_[25]\,
      DI(0) => \bias_reg_n_0_[24]\,
      O(3) => \biasSum_carry__5_n_4\,
      O(2) => \biasSum_carry__5_n_5\,
      O(1) => \biasSum_carry__5_n_6\,
      O(0) => \biasSum_carry__5_n_7\,
      S(3) => \biasSum_carry__5_i_1__4_n_0\,
      S(2) => \biasSum_carry__5_i_2__4_n_0\,
      S(1) => \biasSum_carry__5_i_3__4_n_0\,
      S(0) => \biasSum_carry__5_i_4__4_n_0\
    );
\biasSum_carry__5_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[27]\,
      I1 => \sum_reg_n_0_[27]\,
      O => \biasSum_carry__5_i_1__4_n_0\
    );
\biasSum_carry__5_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[26]\,
      I1 => \sum_reg_n_0_[26]\,
      O => \biasSum_carry__5_i_2__4_n_0\
    );
\biasSum_carry__5_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[25]\,
      I1 => \sum_reg_n_0_[25]\,
      O => \biasSum_carry__5_i_3__4_n_0\
    );
\biasSum_carry__5_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[24]\,
      I1 => \sum_reg_n_0_[24]\,
      O => \biasSum_carry__5_i_4__4_n_0\
    );
\biasSum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__5_n_0\,
      CO(3) => \biasSum_carry__6_n_0\,
      CO(2) => \biasSum_carry__6_n_1\,
      CO(1) => \biasSum_carry__6_n_2\,
      CO(0) => \biasSum_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[31]\,
      DI(2) => \bias_reg_n_0_[30]\,
      DI(1) => \bias_reg_n_0_[29]\,
      DI(0) => \bias_reg_n_0_[28]\,
      O(3) => \biasSum_carry__6_n_4\,
      O(2) => \biasSum_carry__6_n_5\,
      O(1) => \biasSum_carry__6_n_6\,
      O(0) => \biasSum_carry__6_n_7\,
      S(3) => \biasSum_carry__6_i_1__4_n_0\,
      S(2) => \biasSum_carry__6_i_2__4_n_0\,
      S(1) => \biasSum_carry__6_i_3__4_n_0\,
      S(0) => \biasSum_carry__6_i_4__4_n_0\
    );
\biasSum_carry__6_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[31]\,
      I1 => \sum_reg_n_0_[31]\,
      O => \biasSum_carry__6_i_1__4_n_0\
    );
\biasSum_carry__6_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[30]\,
      I1 => \sum_reg_n_0_[30]\,
      O => \biasSum_carry__6_i_2__4_n_0\
    );
\biasSum_carry__6_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[29]\,
      I1 => \sum_reg_n_0_[29]\,
      O => \biasSum_carry__6_i_3__4_n_0\
    );
\biasSum_carry__6_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[28]\,
      I1 => \sum_reg_n_0_[28]\,
      O => \biasSum_carry__6_i_4__4_n_0\
    );
\biasSum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__6_n_0\,
      CO(3) => \biasSum_carry__7_n_0\,
      CO(2) => \biasSum_carry__7_n_1\,
      CO(1) => \biasSum_carry__7_n_2\,
      CO(0) => \biasSum_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[35]\,
      DI(2) => \bias_reg_n_0_[34]\,
      DI(1) => \bias_reg_n_0_[33]\,
      DI(0) => \bias_reg_n_0_[32]\,
      O(3) => \biasSum_carry__7_n_4\,
      O(2) => \biasSum_carry__7_n_5\,
      O(1) => \biasSum_carry__7_n_6\,
      O(0) => \biasSum_carry__7_n_7\,
      S(3) => \biasSum_carry__7_i_1__4_n_0\,
      S(2) => \biasSum_carry__7_i_2__4_n_0\,
      S(1) => \biasSum_carry__7_i_3__4_n_0\,
      S(0) => \biasSum_carry__7_i_4__4_n_0\
    );
\biasSum_carry__7_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[35]\,
      I1 => \sum_reg_n_0_[35]\,
      O => \biasSum_carry__7_i_1__4_n_0\
    );
\biasSum_carry__7_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[34]\,
      I1 => \sum_reg_n_0_[34]\,
      O => \biasSum_carry__7_i_2__4_n_0\
    );
\biasSum_carry__7_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[33]\,
      I1 => \sum_reg_n_0_[33]\,
      O => \biasSum_carry__7_i_3__4_n_0\
    );
\biasSum_carry__7_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[32]\,
      I1 => \sum_reg_n_0_[32]\,
      O => \biasSum_carry__7_i_4__4_n_0\
    );
\biasSum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__7_n_0\,
      CO(3) => \biasSum_carry__8_n_0\,
      CO(2) => \biasSum_carry__8_n_1\,
      CO(1) => \biasSum_carry__8_n_2\,
      CO(0) => \biasSum_carry__8_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[39]\,
      DI(2) => \bias_reg_n_0_[38]\,
      DI(1) => \bias_reg_n_0_[37]\,
      DI(0) => \bias_reg_n_0_[36]\,
      O(3) => \biasSum_carry__8_n_4\,
      O(2) => \biasSum_carry__8_n_5\,
      O(1) => \biasSum_carry__8_n_6\,
      O(0) => \biasSum_carry__8_n_7\,
      S(3) => \biasSum_carry__8_i_1__4_n_0\,
      S(2) => \biasSum_carry__8_i_2__4_n_0\,
      S(1) => \biasSum_carry__8_i_3__4_n_0\,
      S(0) => \biasSum_carry__8_i_4__4_n_0\
    );
\biasSum_carry__8_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[39]\,
      I1 => \sum_reg_n_0_[39]\,
      O => \biasSum_carry__8_i_1__4_n_0\
    );
\biasSum_carry__8_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[38]\,
      I1 => \sum_reg_n_0_[38]\,
      O => \biasSum_carry__8_i_2__4_n_0\
    );
\biasSum_carry__8_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[37]\,
      I1 => \sum_reg_n_0_[37]\,
      O => \biasSum_carry__8_i_3__4_n_0\
    );
\biasSum_carry__8_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[36]\,
      I1 => \sum_reg_n_0_[36]\,
      O => \biasSum_carry__8_i_4__4_n_0\
    );
\biasSum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__8_n_0\,
      CO(3) => \biasSum_carry__9_n_0\,
      CO(2) => \biasSum_carry__9_n_1\,
      CO(1) => \biasSum_carry__9_n_2\,
      CO(0) => \biasSum_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[43]\,
      DI(2) => \bias_reg_n_0_[42]\,
      DI(1) => \bias_reg_n_0_[41]\,
      DI(0) => \bias_reg_n_0_[40]\,
      O(3) => \biasSum_carry__9_n_4\,
      O(2) => \biasSum_carry__9_n_5\,
      O(1) => \biasSum_carry__9_n_6\,
      O(0) => \biasSum_carry__9_n_7\,
      S(3) => \biasSum_carry__9_i_1__4_n_0\,
      S(2) => \biasSum_carry__9_i_2__4_n_0\,
      S(1) => \biasSum_carry__9_i_3__4_n_0\,
      S(0) => \biasSum_carry__9_i_4__4_n_0\
    );
\biasSum_carry__9_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[43]\,
      I1 => \sum_reg_n_0_[43]\,
      O => \biasSum_carry__9_i_1__4_n_0\
    );
\biasSum_carry__9_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[42]\,
      I1 => \sum_reg_n_0_[42]\,
      O => \biasSum_carry__9_i_2__4_n_0\
    );
\biasSum_carry__9_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[41]\,
      I1 => \sum_reg_n_0_[41]\,
      O => \biasSum_carry__9_i_3__4_n_0\
    );
\biasSum_carry__9_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[40]\,
      I1 => \sum_reg_n_0_[40]\,
      O => \biasSum_carry__9_i_4__4_n_0\
    );
\biasSum_carry_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[3]\,
      O => \biasSum_carry_i_1__4_n_0\
    );
\biasSum_carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[2]\,
      O => \biasSum_carry_i_2__4_n_0\
    );
\biasSum_carry_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[1]\,
      O => \biasSum_carry_i_3__4_n_0\
    );
\biasSum_carry_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[0]\,
      O => \biasSum_carry_i_4__4_n_0\
    );
\bias_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(0),
      Q => \bias_reg_n_0_[16]\,
      R => '0'
    );
\bias_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(1),
      Q => \bias_reg_n_0_[17]\,
      R => '0'
    );
\bias_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(2),
      Q => \bias_reg_n_0_[18]\,
      R => '0'
    );
\bias_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(3),
      Q => \bias_reg_n_0_[19]\,
      R => '0'
    );
\bias_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(4),
      Q => \bias_reg_n_0_[20]\,
      R => '0'
    );
\bias_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(5),
      Q => \bias_reg_n_0_[21]\,
      R => '0'
    );
\bias_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(6),
      Q => \bias_reg_n_0_[22]\,
      R => '0'
    );
\bias_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(7),
      Q => \bias_reg_n_0_[23]\,
      R => '0'
    );
\bias_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(8),
      Q => \bias_reg_n_0_[24]\,
      R => '0'
    );
\bias_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(9),
      Q => \bias_reg_n_0_[25]\,
      R => '0'
    );
\bias_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(10),
      Q => \bias_reg_n_0_[26]\,
      R => '0'
    );
\bias_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(11),
      Q => \bias_reg_n_0_[27]\,
      R => '0'
    );
\bias_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(12),
      Q => \bias_reg_n_0_[28]\,
      R => '0'
    );
\bias_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(13),
      Q => \bias_reg_n_0_[29]\,
      R => '0'
    );
\bias_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(14),
      Q => \bias_reg_n_0_[30]\,
      R => '0'
    );
\bias_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(15),
      Q => \bias_reg_n_0_[31]\,
      R => '0'
    );
\bias_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(16),
      Q => \bias_reg_n_0_[32]\,
      R => '0'
    );
\bias_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(17),
      Q => \bias_reg_n_0_[33]\,
      R => '0'
    );
\bias_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(18),
      Q => \bias_reg_n_0_[34]\,
      R => '0'
    );
\bias_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(19),
      Q => \bias_reg_n_0_[35]\,
      R => '0'
    );
\bias_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(20),
      Q => \bias_reg_n_0_[36]\,
      R => '0'
    );
\bias_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(21),
      Q => \bias_reg_n_0_[37]\,
      R => '0'
    );
\bias_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(22),
      Q => \bias_reg_n_0_[38]\,
      R => '0'
    );
\bias_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(23),
      Q => \bias_reg_n_0_[39]\,
      R => '0'
    );
\bias_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(24),
      Q => \bias_reg_n_0_[40]\,
      R => '0'
    );
\bias_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(25),
      Q => \bias_reg_n_0_[41]\,
      R => '0'
    );
\bias_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(26),
      Q => \bias_reg_n_0_[42]\,
      R => '0'
    );
\bias_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(27),
      Q => \bias_reg_n_0_[43]\,
      R => '0'
    );
\bias_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(28),
      Q => \bias_reg_n_0_[44]\,
      R => '0'
    );
\bias_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(29),
      Q => \bias_reg_n_0_[45]\,
      R => '0'
    );
\bias_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(30),
      Q => \bias_reg_n_0_[46]\,
      R => '0'
    );
\bias_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(31),
      Q => \bias_reg_n_0_[63]\,
      R => '0'
    );
mul0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => WBram_n_15,
      A(15) => WBram_n_16,
      A(14) => WBram_n_17,
      A(13) => WBram_n_18,
      A(12) => WBram_n_19,
      A(11) => WBram_n_20,
      A(10) => WBram_n_21,
      A(9) => WBram_n_22,
      A(8) => WBram_n_23,
      A(7) => WBram_n_24,
      A(6) => WBram_n_25,
      A(5) => WBram_n_26,
      A(4) => WBram_n_27,
      A(3) => WBram_n_28,
      A(2) => WBram_n_29,
      A(1) => WBram_n_30,
      A(0) => WBram_n_31,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => A(14),
      B(16) => A(14),
      B(15) => A(14),
      B(14 downto 0) => A(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \mul0__0_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul0_OVERFLOW_UNCONNECTED,
      P(47) => mul0_n_58,
      P(46) => mul0_n_59,
      P(45) => mul0_n_60,
      P(44) => mul0_n_61,
      P(43) => mul0_n_62,
      P(42) => mul0_n_63,
      P(41) => mul0_n_64,
      P(40) => mul0_n_65,
      P(39) => mul0_n_66,
      P(38) => mul0_n_67,
      P(37) => mul0_n_68,
      P(36) => mul0_n_69,
      P(35) => mul0_n_70,
      P(34) => mul0_n_71,
      P(33) => mul0_n_72,
      P(32) => mul0_n_73,
      P(31) => mul0_n_74,
      P(30) => mul0_n_75,
      P(29) => mul0_n_76,
      P(28) => mul0_n_77,
      P(27) => mul0_n_78,
      P(26) => mul0_n_79,
      P(25) => mul0_n_80,
      P(24) => mul0_n_81,
      P(23) => mul0_n_82,
      P(22) => mul0_n_83,
      P(21) => mul0_n_84,
      P(20) => mul0_n_85,
      P(19) => mul0_n_86,
      P(18) => mul0_n_87,
      P(17) => mul0_n_88,
      P(16) => mul0_n_89,
      P(15) => mul0_n_90,
      P(14) => mul0_n_91,
      P(13) => mul0_n_92,
      P(12) => mul0_n_93,
      P(11) => mul0_n_94,
      P(10) => mul0_n_95,
      P(9) => mul0_n_96,
      P(8) => mul0_n_97,
      P(7) => mul0_n_98,
      P(6) => mul0_n_99,
      P(5) => mul0_n_100,
      P(4) => mul0_n_101,
      P(3) => mul0_n_102,
      P(2) => mul0_n_103,
      P(1) => mul0_n_104,
      P(0) => mul0_n_105,
      PATTERNBDETECT => NLW_mul0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => mul0_n_106,
      PCOUT(46) => mul0_n_107,
      PCOUT(45) => mul0_n_108,
      PCOUT(44) => mul0_n_109,
      PCOUT(43) => mul0_n_110,
      PCOUT(42) => mul0_n_111,
      PCOUT(41) => mul0_n_112,
      PCOUT(40) => mul0_n_113,
      PCOUT(39) => mul0_n_114,
      PCOUT(38) => mul0_n_115,
      PCOUT(37) => mul0_n_116,
      PCOUT(36) => mul0_n_117,
      PCOUT(35) => mul0_n_118,
      PCOUT(34) => mul0_n_119,
      PCOUT(33) => mul0_n_120,
      PCOUT(32) => mul0_n_121,
      PCOUT(31) => mul0_n_122,
      PCOUT(30) => mul0_n_123,
      PCOUT(29) => mul0_n_124,
      PCOUT(28) => mul0_n_125,
      PCOUT(27) => mul0_n_126,
      PCOUT(26) => mul0_n_127,
      PCOUT(25) => mul0_n_128,
      PCOUT(24) => mul0_n_129,
      PCOUT(23) => mul0_n_130,
      PCOUT(22) => mul0_n_131,
      PCOUT(21) => mul0_n_132,
      PCOUT(20) => mul0_n_133,
      PCOUT(19) => mul0_n_134,
      PCOUT(18) => mul0_n_135,
      PCOUT(17) => mul0_n_136,
      PCOUT(16) => mul0_n_137,
      PCOUT(15) => mul0_n_138,
      PCOUT(14) => mul0_n_139,
      PCOUT(13) => mul0_n_140,
      PCOUT(12) => mul0_n_141,
      PCOUT(11) => mul0_n_142,
      PCOUT(10) => mul0_n_143,
      PCOUT(9) => mul0_n_144,
      PCOUT(8) => mul0_n_145,
      PCOUT(7) => mul0_n_146,
      PCOUT(6) => mul0_n_147,
      PCOUT(5) => mul0_n_148,
      PCOUT(4) => mul0_n_149,
      PCOUT(3) => mul0_n_150,
      PCOUT(2) => mul0_n_151,
      PCOUT(1) => mul0_n_152,
      PCOUT(0) => mul0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul0_UNDERFLOW_UNCONNECTED
    );
\mul0__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \mul0__0_1\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_mul0__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => WBram_n_15,
      B(15) => WBram_n_16,
      B(14) => WBram_n_17,
      B(13) => WBram_n_18,
      B(12) => WBram_n_19,
      B(11) => WBram_n_20,
      B(10) => WBram_n_21,
      B(9) => WBram_n_22,
      B(8) => WBram_n_23,
      B(7) => WBram_n_24,
      B(6) => WBram_n_25,
      B(5) => WBram_n_26,
      B(4) => WBram_n_27,
      B(3) => WBram_n_28,
      B(2) => WBram_n_29,
      B(1) => WBram_n_30,
      B(0) => WBram_n_31,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_mul0__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_mul0__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_mul0__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \mul0__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_mul0__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_mul0__0_OVERFLOW_UNCONNECTED\,
      P(47) => \mul0__0_n_58\,
      P(46) => \mul0__0_n_59\,
      P(45) => \mul0__0_n_60\,
      P(44) => \mul0__0_n_61\,
      P(43) => \mul0__0_n_62\,
      P(42) => \mul0__0_n_63\,
      P(41) => \mul0__0_n_64\,
      P(40) => \mul0__0_n_65\,
      P(39) => \mul0__0_n_66\,
      P(38) => \mul0__0_n_67\,
      P(37) => \mul0__0_n_68\,
      P(36) => \mul0__0_n_69\,
      P(35) => \mul0__0_n_70\,
      P(34) => \mul0__0_n_71\,
      P(33) => \mul0__0_n_72\,
      P(32) => \mul0__0_n_73\,
      P(31) => \mul0__0_n_74\,
      P(30) => \mul0__0_n_75\,
      P(29) => \mul0__0_n_76\,
      P(28) => \mul0__0_n_77\,
      P(27) => \mul0__0_n_78\,
      P(26) => \mul0__0_n_79\,
      P(25) => \mul0__0_n_80\,
      P(24) => \mul0__0_n_81\,
      P(23) => \mul0__0_n_82\,
      P(22) => \mul0__0_n_83\,
      P(21) => \mul0__0_n_84\,
      P(20) => \mul0__0_n_85\,
      P(19) => \mul0__0_n_86\,
      P(18) => \mul0__0_n_87\,
      P(17) => \mul0__0_n_88\,
      P(16) => \mul0__0_n_89\,
      P(15) => \mul0__0_n_90\,
      P(14) => \mul0__0_n_91\,
      P(13) => \mul0__0_n_92\,
      P(12) => \mul0__0_n_93\,
      P(11) => \mul0__0_n_94\,
      P(10) => \mul0__0_n_95\,
      P(9) => \mul0__0_n_96\,
      P(8) => \mul0__0_n_97\,
      P(7) => \mul0__0_n_98\,
      P(6) => \mul0__0_n_99\,
      P(5) => \mul0__0_n_100\,
      P(4) => \mul0__0_n_101\,
      P(3) => \mul0__0_n_102\,
      P(2) => \mul0__0_n_103\,
      P(1) => \mul0__0_n_104\,
      P(0) => \mul0__0_n_105\,
      PATTERNBDETECT => \NLW_mul0__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_mul0__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \mul0__0_n_106\,
      PCOUT(46) => \mul0__0_n_107\,
      PCOUT(45) => \mul0__0_n_108\,
      PCOUT(44) => \mul0__0_n_109\,
      PCOUT(43) => \mul0__0_n_110\,
      PCOUT(42) => \mul0__0_n_111\,
      PCOUT(41) => \mul0__0_n_112\,
      PCOUT(40) => \mul0__0_n_113\,
      PCOUT(39) => \mul0__0_n_114\,
      PCOUT(38) => \mul0__0_n_115\,
      PCOUT(37) => \mul0__0_n_116\,
      PCOUT(36) => \mul0__0_n_117\,
      PCOUT(35) => \mul0__0_n_118\,
      PCOUT(34) => \mul0__0_n_119\,
      PCOUT(33) => \mul0__0_n_120\,
      PCOUT(32) => \mul0__0_n_121\,
      PCOUT(31) => \mul0__0_n_122\,
      PCOUT(30) => \mul0__0_n_123\,
      PCOUT(29) => \mul0__0_n_124\,
      PCOUT(28) => \mul0__0_n_125\,
      PCOUT(27) => \mul0__0_n_126\,
      PCOUT(26) => \mul0__0_n_127\,
      PCOUT(25) => \mul0__0_n_128\,
      PCOUT(24) => \mul0__0_n_129\,
      PCOUT(23) => \mul0__0_n_130\,
      PCOUT(22) => \mul0__0_n_131\,
      PCOUT(21) => \mul0__0_n_132\,
      PCOUT(20) => \mul0__0_n_133\,
      PCOUT(19) => \mul0__0_n_134\,
      PCOUT(18) => \mul0__0_n_135\,
      PCOUT(17) => \mul0__0_n_136\,
      PCOUT(16) => \mul0__0_n_137\,
      PCOUT(15) => \mul0__0_n_138\,
      PCOUT(14) => \mul0__0_n_139\,
      PCOUT(13) => \mul0__0_n_140\,
      PCOUT(12) => \mul0__0_n_141\,
      PCOUT(11) => \mul0__0_n_142\,
      PCOUT(10) => \mul0__0_n_143\,
      PCOUT(9) => \mul0__0_n_144\,
      PCOUT(8) => \mul0__0_n_145\,
      PCOUT(7) => \mul0__0_n_146\,
      PCOUT(6) => \mul0__0_n_147\,
      PCOUT(5) => \mul0__0_n_148\,
      PCOUT(4) => \mul0__0_n_149\,
      PCOUT(3) => \mul0__0_n_150\,
      PCOUT(2) => \mul0__0_n_151\,
      PCOUT(1) => \mul0__0_n_152\,
      PCOUT(0) => \mul0__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_mul0__0_UNDERFLOW_UNCONNECTED\
    );
mul0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mul0_carry_n_0,
      CO(2) => mul0_carry_n_1,
      CO(1) => mul0_carry_n_2,
      CO(0) => mul0_carry_n_3,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_103\,
      DI(2) => \mul_reg__0_n_104\,
      DI(1) => \mul_reg__0_n_105\,
      DI(0) => '0',
      O(3 downto 0) => \mul_reg__2\(19 downto 16),
      S(3) => \mul0_carry_i_1__4_n_0\,
      S(2) => \mul0_carry_i_2__4_n_0\,
      S(1) => \mul0_carry_i_3__4_n_0\,
      S(0) => \mul_reg[16]__0_n_0\
    );
\mul0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => mul0_carry_n_0,
      CO(3) => \mul0_carry__0_n_0\,
      CO(2) => \mul0_carry__0_n_1\,
      CO(1) => \mul0_carry__0_n_2\,
      CO(0) => \mul0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_99\,
      DI(2) => \mul_reg__0_n_100\,
      DI(1) => \mul_reg__0_n_101\,
      DI(0) => \mul_reg__0_n_102\,
      O(3 downto 0) => \mul_reg__2\(23 downto 20),
      S(3) => \mul0_carry__0_i_1__4_n_0\,
      S(2) => \mul0_carry__0_i_2__4_n_0\,
      S(1) => \mul0_carry__0_i_3__4_n_0\,
      S(0) => \mul0_carry__0_i_4__4_n_0\
    );
\mul0_carry__0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_99\,
      I1 => \mul_reg__3\(6),
      O => \mul0_carry__0_i_1__4_n_0\
    );
\mul0_carry__0_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_100\,
      I1 => \mul_reg__3\(5),
      O => \mul0_carry__0_i_2__4_n_0\
    );
\mul0_carry__0_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_101\,
      I1 => \mul_reg__3\(4),
      O => \mul0_carry__0_i_3__4_n_0\
    );
\mul0_carry__0_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_102\,
      I1 => \mul_reg__3\(3),
      O => \mul0_carry__0_i_4__4_n_0\
    );
\mul0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__0_n_0\,
      CO(3) => \mul0_carry__1_n_0\,
      CO(2) => \mul0_carry__1_n_1\,
      CO(1) => \mul0_carry__1_n_2\,
      CO(0) => \mul0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_95\,
      DI(2) => \mul_reg__0_n_96\,
      DI(1) => \mul_reg__0_n_97\,
      DI(0) => \mul_reg__0_n_98\,
      O(3 downto 0) => \mul_reg__2\(27 downto 24),
      S(3) => \mul0_carry__1_i_1__4_n_0\,
      S(2) => \mul0_carry__1_i_2__4_n_0\,
      S(1) => \mul0_carry__1_i_3__4_n_0\,
      S(0) => \mul0_carry__1_i_4__4_n_0\
    );
\mul0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__9_n_0\,
      CO(3) => \NLW_mul0_carry__10_CO_UNCONNECTED\(3),
      CO(2) => \mul0_carry__10_n_1\,
      CO(1) => \mul0_carry__10_n_2\,
      CO(0) => \mul0_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mul_reg__0_n_60\,
      DI(1) => \mul_reg__0_n_61\,
      DI(0) => \mul_reg__0_n_62\,
      O(3) => \mul_reg__1\(63),
      O(2 downto 0) => \mul_reg__2\(62 downto 60),
      S(3) => \mul0_carry__10_i_1__4_n_0\,
      S(2) => \mul0_carry__10_i_2__4_n_0\,
      S(1) => \mul0_carry__10_i_3__4_n_0\,
      S(0) => \mul0_carry__10_i_4__4_n_0\
    );
\mul0_carry__10_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_59\,
      I1 => mul_reg_n_76,
      O => \mul0_carry__10_i_1__4_n_0\
    );
\mul0_carry__10_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_60\,
      I1 => mul_reg_n_77,
      O => \mul0_carry__10_i_2__4_n_0\
    );
\mul0_carry__10_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_61\,
      I1 => mul_reg_n_78,
      O => \mul0_carry__10_i_3__4_n_0\
    );
\mul0_carry__10_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_62\,
      I1 => mul_reg_n_79,
      O => \mul0_carry__10_i_4__4_n_0\
    );
\mul0_carry__1_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_95\,
      I1 => \mul_reg__3\(10),
      O => \mul0_carry__1_i_1__4_n_0\
    );
\mul0_carry__1_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_96\,
      I1 => \mul_reg__3\(9),
      O => \mul0_carry__1_i_2__4_n_0\
    );
\mul0_carry__1_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_97\,
      I1 => \mul_reg__3\(8),
      O => \mul0_carry__1_i_3__4_n_0\
    );
\mul0_carry__1_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_98\,
      I1 => \mul_reg__3\(7),
      O => \mul0_carry__1_i_4__4_n_0\
    );
\mul0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__1_n_0\,
      CO(3) => \mul0_carry__2_n_0\,
      CO(2) => \mul0_carry__2_n_1\,
      CO(1) => \mul0_carry__2_n_2\,
      CO(0) => \mul0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_91\,
      DI(2) => \mul_reg__0_n_92\,
      DI(1) => \mul_reg__0_n_93\,
      DI(0) => \mul_reg__0_n_94\,
      O(3 downto 0) => \mul_reg__2\(31 downto 28),
      S(3) => \mul0_carry__2_i_1__4_n_0\,
      S(2) => \mul0_carry__2_i_2__4_n_0\,
      S(1) => \mul0_carry__2_i_3__4_n_0\,
      S(0) => \mul0_carry__2_i_4__4_n_0\
    );
\mul0_carry__2_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_91\,
      I1 => \mul_reg__3\(14),
      O => \mul0_carry__2_i_1__4_n_0\
    );
\mul0_carry__2_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_92\,
      I1 => \mul_reg__3\(13),
      O => \mul0_carry__2_i_2__4_n_0\
    );
\mul0_carry__2_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_93\,
      I1 => \mul_reg__3\(12),
      O => \mul0_carry__2_i_3__4_n_0\
    );
\mul0_carry__2_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_94\,
      I1 => \mul_reg__3\(11),
      O => \mul0_carry__2_i_4__4_n_0\
    );
\mul0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__2_n_0\,
      CO(3) => \mul0_carry__3_n_0\,
      CO(2) => \mul0_carry__3_n_1\,
      CO(1) => \mul0_carry__3_n_2\,
      CO(0) => \mul0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_87\,
      DI(2) => \mul_reg__0_n_88\,
      DI(1) => \mul_reg__0_n_89\,
      DI(0) => \mul_reg__0_n_90\,
      O(3 downto 0) => \mul_reg__2\(35 downto 32),
      S(3) => \mul0_carry__3_i_1__4_n_0\,
      S(2) => \mul0_carry__3_i_2__4_n_0\,
      S(1) => \mul0_carry__3_i_3__4_n_0\,
      S(0) => \mul0_carry__3_i_4__4_n_0\
    );
\mul0_carry__3_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_87\,
      I1 => mul_reg_n_104,
      O => \mul0_carry__3_i_1__4_n_0\
    );
\mul0_carry__3_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_88\,
      I1 => mul_reg_n_105,
      O => \mul0_carry__3_i_2__4_n_0\
    );
\mul0_carry__3_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_89\,
      I1 => \mul_reg__3\(16),
      O => \mul0_carry__3_i_3__4_n_0\
    );
\mul0_carry__3_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_90\,
      I1 => \mul_reg__3\(15),
      O => \mul0_carry__3_i_4__4_n_0\
    );
\mul0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__3_n_0\,
      CO(3) => \mul0_carry__4_n_0\,
      CO(2) => \mul0_carry__4_n_1\,
      CO(1) => \mul0_carry__4_n_2\,
      CO(0) => \mul0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_83\,
      DI(2) => \mul_reg__0_n_84\,
      DI(1) => \mul_reg__0_n_85\,
      DI(0) => \mul_reg__0_n_86\,
      O(3 downto 0) => \mul_reg__2\(39 downto 36),
      S(3) => \mul0_carry__4_i_1__4_n_0\,
      S(2) => \mul0_carry__4_i_2__4_n_0\,
      S(1) => \mul0_carry__4_i_3__4_n_0\,
      S(0) => \mul0_carry__4_i_4__4_n_0\
    );
\mul0_carry__4_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_83\,
      I1 => mul_reg_n_100,
      O => \mul0_carry__4_i_1__4_n_0\
    );
\mul0_carry__4_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_84\,
      I1 => mul_reg_n_101,
      O => \mul0_carry__4_i_2__4_n_0\
    );
\mul0_carry__4_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_85\,
      I1 => mul_reg_n_102,
      O => \mul0_carry__4_i_3__4_n_0\
    );
\mul0_carry__4_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_86\,
      I1 => mul_reg_n_103,
      O => \mul0_carry__4_i_4__4_n_0\
    );
\mul0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__4_n_0\,
      CO(3) => \mul0_carry__5_n_0\,
      CO(2) => \mul0_carry__5_n_1\,
      CO(1) => \mul0_carry__5_n_2\,
      CO(0) => \mul0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_79\,
      DI(2) => \mul_reg__0_n_80\,
      DI(1) => \mul_reg__0_n_81\,
      DI(0) => \mul_reg__0_n_82\,
      O(3 downto 0) => \mul_reg__2\(43 downto 40),
      S(3) => \mul0_carry__5_i_1__4_n_0\,
      S(2) => \mul0_carry__5_i_2__4_n_0\,
      S(1) => \mul0_carry__5_i_3__4_n_0\,
      S(0) => \mul0_carry__5_i_4__4_n_0\
    );
\mul0_carry__5_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_79\,
      I1 => mul_reg_n_96,
      O => \mul0_carry__5_i_1__4_n_0\
    );
\mul0_carry__5_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_80\,
      I1 => mul_reg_n_97,
      O => \mul0_carry__5_i_2__4_n_0\
    );
\mul0_carry__5_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_81\,
      I1 => mul_reg_n_98,
      O => \mul0_carry__5_i_3__4_n_0\
    );
\mul0_carry__5_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_82\,
      I1 => mul_reg_n_99,
      O => \mul0_carry__5_i_4__4_n_0\
    );
\mul0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__5_n_0\,
      CO(3) => \mul0_carry__6_n_0\,
      CO(2) => \mul0_carry__6_n_1\,
      CO(1) => \mul0_carry__6_n_2\,
      CO(0) => \mul0_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_75\,
      DI(2) => \mul_reg__0_n_76\,
      DI(1) => \mul_reg__0_n_77\,
      DI(0) => \mul_reg__0_n_78\,
      O(3 downto 0) => \mul_reg__2\(47 downto 44),
      S(3) => \mul0_carry__6_i_1__4_n_0\,
      S(2) => \mul0_carry__6_i_2__4_n_0\,
      S(1) => \mul0_carry__6_i_3__4_n_0\,
      S(0) => \mul0_carry__6_i_4__4_n_0\
    );
\mul0_carry__6_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_75\,
      I1 => mul_reg_n_92,
      O => \mul0_carry__6_i_1__4_n_0\
    );
\mul0_carry__6_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_76\,
      I1 => mul_reg_n_93,
      O => \mul0_carry__6_i_2__4_n_0\
    );
\mul0_carry__6_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_77\,
      I1 => mul_reg_n_94,
      O => \mul0_carry__6_i_3__4_n_0\
    );
\mul0_carry__6_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_78\,
      I1 => mul_reg_n_95,
      O => \mul0_carry__6_i_4__4_n_0\
    );
\mul0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__6_n_0\,
      CO(3) => \mul0_carry__7_n_0\,
      CO(2) => \mul0_carry__7_n_1\,
      CO(1) => \mul0_carry__7_n_2\,
      CO(0) => \mul0_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_71\,
      DI(2) => \mul_reg__0_n_72\,
      DI(1) => \mul_reg__0_n_73\,
      DI(0) => \mul_reg__0_n_74\,
      O(3 downto 0) => \mul_reg__2\(51 downto 48),
      S(3) => \mul0_carry__7_i_1__4_n_0\,
      S(2) => \mul0_carry__7_i_2__4_n_0\,
      S(1) => \mul0_carry__7_i_3__4_n_0\,
      S(0) => \mul0_carry__7_i_4__4_n_0\
    );
\mul0_carry__7_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_71\,
      I1 => mul_reg_n_88,
      O => \mul0_carry__7_i_1__4_n_0\
    );
\mul0_carry__7_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_72\,
      I1 => mul_reg_n_89,
      O => \mul0_carry__7_i_2__4_n_0\
    );
\mul0_carry__7_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_73\,
      I1 => mul_reg_n_90,
      O => \mul0_carry__7_i_3__4_n_0\
    );
\mul0_carry__7_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_74\,
      I1 => mul_reg_n_91,
      O => \mul0_carry__7_i_4__4_n_0\
    );
\mul0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__7_n_0\,
      CO(3) => \mul0_carry__8_n_0\,
      CO(2) => \mul0_carry__8_n_1\,
      CO(1) => \mul0_carry__8_n_2\,
      CO(0) => \mul0_carry__8_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_67\,
      DI(2) => \mul_reg__0_n_68\,
      DI(1) => \mul_reg__0_n_69\,
      DI(0) => \mul_reg__0_n_70\,
      O(3 downto 0) => \mul_reg__2\(55 downto 52),
      S(3) => \mul0_carry__8_i_1__4_n_0\,
      S(2) => \mul0_carry__8_i_2__4_n_0\,
      S(1) => \mul0_carry__8_i_3__4_n_0\,
      S(0) => \mul0_carry__8_i_4__4_n_0\
    );
\mul0_carry__8_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_67\,
      I1 => mul_reg_n_84,
      O => \mul0_carry__8_i_1__4_n_0\
    );
\mul0_carry__8_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_68\,
      I1 => mul_reg_n_85,
      O => \mul0_carry__8_i_2__4_n_0\
    );
\mul0_carry__8_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_69\,
      I1 => mul_reg_n_86,
      O => \mul0_carry__8_i_3__4_n_0\
    );
\mul0_carry__8_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_70\,
      I1 => mul_reg_n_87,
      O => \mul0_carry__8_i_4__4_n_0\
    );
\mul0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__8_n_0\,
      CO(3) => \mul0_carry__9_n_0\,
      CO(2) => \mul0_carry__9_n_1\,
      CO(1) => \mul0_carry__9_n_2\,
      CO(0) => \mul0_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_63\,
      DI(2) => \mul_reg__0_n_64\,
      DI(1) => \mul_reg__0_n_65\,
      DI(0) => \mul_reg__0_n_66\,
      O(3 downto 0) => \mul_reg__2\(59 downto 56),
      S(3) => \mul0_carry__9_i_1__4_n_0\,
      S(2) => \mul0_carry__9_i_2__4_n_0\,
      S(1) => \mul0_carry__9_i_3__4_n_0\,
      S(0) => \mul0_carry__9_i_4__4_n_0\
    );
\mul0_carry__9_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_63\,
      I1 => mul_reg_n_80,
      O => \mul0_carry__9_i_1__4_n_0\
    );
\mul0_carry__9_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_64\,
      I1 => mul_reg_n_81,
      O => \mul0_carry__9_i_2__4_n_0\
    );
\mul0_carry__9_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_65\,
      I1 => mul_reg_n_82,
      O => \mul0_carry__9_i_3__4_n_0\
    );
\mul0_carry__9_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_66\,
      I1 => mul_reg_n_83,
      O => \mul0_carry__9_i_4__4_n_0\
    );
\mul0_carry_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_103\,
      I1 => \mul_reg__3\(2),
      O => \mul0_carry_i_1__4_n_0\
    );
\mul0_carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_104\,
      I1 => \mul_reg__3\(1),
      O => \mul0_carry_i_2__4_n_0\
    );
\mul0_carry_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_105\,
      I1 => \mul_reg__3\(0),
      O => \mul0_carry_i_3__4_n_0\
    );
mul_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20 downto 19) => A(15 downto 14),
      A(18) => A(14),
      A(17) => A(14),
      A(16) => A(14),
      A(15) => A(14),
      A(14 downto 0) => A(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => WBram_n_0,
      B(16) => WBram_n_0,
      B(15) => WBram_n_0,
      B(14) => WBram_n_0,
      B(13) => WBram_n_1,
      B(12) => WBram_n_2,
      B(11) => WBram_n_3,
      B(10) => WBram_n_4,
      B(9) => WBram_n_5,
      B(8) => WBram_n_6,
      B(7) => WBram_n_7,
      B(6) => WBram_n_8,
      B(5) => WBram_n_9,
      B(4) => WBram_n_10,
      B(3) => WBram_n_11,
      B(2) => WBram_n_12,
      B(1) => WBram_n_13,
      B(0) => WBram_n_14,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \mul0__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_mul_reg_OVERFLOW_UNCONNECTED,
      P(47) => mul_reg_n_58,
      P(46) => mul_reg_n_59,
      P(45) => mul_reg_n_60,
      P(44) => mul_reg_n_61,
      P(43) => mul_reg_n_62,
      P(42) => mul_reg_n_63,
      P(41) => mul_reg_n_64,
      P(40) => mul_reg_n_65,
      P(39) => mul_reg_n_66,
      P(38) => mul_reg_n_67,
      P(37) => mul_reg_n_68,
      P(36) => mul_reg_n_69,
      P(35) => mul_reg_n_70,
      P(34) => mul_reg_n_71,
      P(33) => mul_reg_n_72,
      P(32) => mul_reg_n_73,
      P(31) => mul_reg_n_74,
      P(30) => mul_reg_n_75,
      P(29) => mul_reg_n_76,
      P(28) => mul_reg_n_77,
      P(27) => mul_reg_n_78,
      P(26) => mul_reg_n_79,
      P(25) => mul_reg_n_80,
      P(24) => mul_reg_n_81,
      P(23) => mul_reg_n_82,
      P(22) => mul_reg_n_83,
      P(21) => mul_reg_n_84,
      P(20) => mul_reg_n_85,
      P(19) => mul_reg_n_86,
      P(18) => mul_reg_n_87,
      P(17) => mul_reg_n_88,
      P(16) => mul_reg_n_89,
      P(15) => mul_reg_n_90,
      P(14) => mul_reg_n_91,
      P(13) => mul_reg_n_92,
      P(12) => mul_reg_n_93,
      P(11) => mul_reg_n_94,
      P(10) => mul_reg_n_95,
      P(9) => mul_reg_n_96,
      P(8) => mul_reg_n_97,
      P(7) => mul_reg_n_98,
      P(6) => mul_reg_n_99,
      P(5) => mul_reg_n_100,
      P(4) => mul_reg_n_101,
      P(3) => mul_reg_n_102,
      P(2) => mul_reg_n_103,
      P(1) => mul_reg_n_104,
      P(0) => mul_reg_n_105,
      PATTERNBDETECT => NLW_mul_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mul0_n_106,
      PCIN(46) => mul0_n_107,
      PCIN(45) => mul0_n_108,
      PCIN(44) => mul0_n_109,
      PCIN(43) => mul0_n_110,
      PCIN(42) => mul0_n_111,
      PCIN(41) => mul0_n_112,
      PCIN(40) => mul0_n_113,
      PCIN(39) => mul0_n_114,
      PCIN(38) => mul0_n_115,
      PCIN(37) => mul0_n_116,
      PCIN(36) => mul0_n_117,
      PCIN(35) => mul0_n_118,
      PCIN(34) => mul0_n_119,
      PCIN(33) => mul0_n_120,
      PCIN(32) => mul0_n_121,
      PCIN(31) => mul0_n_122,
      PCIN(30) => mul0_n_123,
      PCIN(29) => mul0_n_124,
      PCIN(28) => mul0_n_125,
      PCIN(27) => mul0_n_126,
      PCIN(26) => mul0_n_127,
      PCIN(25) => mul0_n_128,
      PCIN(24) => mul0_n_129,
      PCIN(23) => mul0_n_130,
      PCIN(22) => mul0_n_131,
      PCIN(21) => mul0_n_132,
      PCIN(20) => mul0_n_133,
      PCIN(19) => mul0_n_134,
      PCIN(18) => mul0_n_135,
      PCIN(17) => mul0_n_136,
      PCIN(16) => mul0_n_137,
      PCIN(15) => mul0_n_138,
      PCIN(14) => mul0_n_139,
      PCIN(13) => mul0_n_140,
      PCIN(12) => mul0_n_141,
      PCIN(11) => mul0_n_142,
      PCIN(10) => mul0_n_143,
      PCIN(9) => mul0_n_144,
      PCIN(8) => mul0_n_145,
      PCIN(7) => mul0_n_146,
      PCIN(6) => mul0_n_147,
      PCIN(5) => mul0_n_148,
      PCIN(4) => mul0_n_149,
      PCIN(3) => mul0_n_150,
      PCIN(2) => mul0_n_151,
      PCIN(1) => mul0_n_152,
      PCIN(0) => mul0_n_153,
      PCOUT(47 downto 0) => NLW_mul_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTP,
      UNDERFLOW => NLW_mul_reg_UNDERFLOW_UNCONNECTED
    );
\mul_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_105,
      Q => \mul_reg__3\(0),
      R => RSTP
    );
\mul_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_105\,
      Q => \mul_reg[0]__0_n_0\,
      R => RSTP
    );
\mul_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_95,
      Q => \mul_reg__3\(10),
      R => RSTP
    );
\mul_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_95\,
      Q => \mul_reg[10]__0_n_0\,
      R => RSTP
    );
\mul_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_94,
      Q => \mul_reg__3\(11),
      R => RSTP
    );
\mul_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_94\,
      Q => \mul_reg[11]__0_n_0\,
      R => RSTP
    );
\mul_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_93,
      Q => \mul_reg__3\(12),
      R => RSTP
    );
\mul_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_93\,
      Q => \mul_reg[12]__0_n_0\,
      R => RSTP
    );
\mul_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_92,
      Q => \mul_reg__3\(13),
      R => RSTP
    );
\mul_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_92\,
      Q => \mul_reg[13]__0_n_0\,
      R => RSTP
    );
\mul_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_91,
      Q => \mul_reg__3\(14),
      R => RSTP
    );
\mul_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_91\,
      Q => \mul_reg[14]__0_n_0\,
      R => RSTP
    );
\mul_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_90,
      Q => \mul_reg__3\(15),
      R => RSTP
    );
\mul_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_90\,
      Q => \mul_reg[15]__0_n_0\,
      R => RSTP
    );
\mul_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_89,
      Q => \mul_reg__3\(16),
      R => RSTP
    );
\mul_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_89\,
      Q => \mul_reg[16]__0_n_0\,
      R => RSTP
    );
\mul_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_104,
      Q => \mul_reg__3\(1),
      R => RSTP
    );
\mul_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_104\,
      Q => \mul_reg[1]__0_n_0\,
      R => RSTP
    );
\mul_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_103,
      Q => \mul_reg__3\(2),
      R => RSTP
    );
\mul_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_103\,
      Q => \mul_reg[2]__0_n_0\,
      R => RSTP
    );
\mul_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_102,
      Q => \mul_reg__3\(3),
      R => RSTP
    );
\mul_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_102\,
      Q => \mul_reg[3]__0_n_0\,
      R => RSTP
    );
\mul_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_101,
      Q => \mul_reg__3\(4),
      R => RSTP
    );
\mul_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_101\,
      Q => \mul_reg[4]__0_n_0\,
      R => RSTP
    );
\mul_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_100,
      Q => \mul_reg__3\(5),
      R => RSTP
    );
\mul_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_100\,
      Q => \mul_reg[5]__0_n_0\,
      R => RSTP
    );
\mul_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_99,
      Q => \mul_reg__3\(6),
      R => RSTP
    );
\mul_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_99\,
      Q => \mul_reg[6]__0_n_0\,
      R => RSTP
    );
\mul_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_98,
      Q => \mul_reg__3\(7),
      R => RSTP
    );
\mul_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_98\,
      Q => \mul_reg[7]__0_n_0\,
      R => RSTP
    );
\mul_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_97,
      Q => \mul_reg__3\(8),
      R => RSTP
    );
\mul_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_97\,
      Q => \mul_reg[8]__0_n_0\,
      R => RSTP
    );
\mul_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_96,
      Q => \mul_reg__3\(9),
      R => RSTP
    );
\mul_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_96\,
      Q => \mul_reg[9]__0_n_0\,
      R => RSTP
    );
\mul_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \mul0__0_1\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_mul_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => WBram_n_0,
      B(16) => WBram_n_0,
      B(15) => WBram_n_0,
      B(14) => WBram_n_0,
      B(13) => WBram_n_1,
      B(12) => WBram_n_2,
      B(11) => WBram_n_3,
      B(10) => WBram_n_4,
      B(9) => WBram_n_5,
      B(8) => WBram_n_6,
      B(7) => WBram_n_7,
      B(6) => WBram_n_8,
      B(5) => WBram_n_9,
      B(4) => WBram_n_10,
      B(3) => WBram_n_11,
      B(2) => WBram_n_12,
      B(1) => WBram_n_13,
      B(0) => WBram_n_14,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_mul_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_mul_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_mul_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \mul0__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_mul_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_mul_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \mul_reg__0_n_58\,
      P(46) => \mul_reg__0_n_59\,
      P(45) => \mul_reg__0_n_60\,
      P(44) => \mul_reg__0_n_61\,
      P(43) => \mul_reg__0_n_62\,
      P(42) => \mul_reg__0_n_63\,
      P(41) => \mul_reg__0_n_64\,
      P(40) => \mul_reg__0_n_65\,
      P(39) => \mul_reg__0_n_66\,
      P(38) => \mul_reg__0_n_67\,
      P(37) => \mul_reg__0_n_68\,
      P(36) => \mul_reg__0_n_69\,
      P(35) => \mul_reg__0_n_70\,
      P(34) => \mul_reg__0_n_71\,
      P(33) => \mul_reg__0_n_72\,
      P(32) => \mul_reg__0_n_73\,
      P(31) => \mul_reg__0_n_74\,
      P(30) => \mul_reg__0_n_75\,
      P(29) => \mul_reg__0_n_76\,
      P(28) => \mul_reg__0_n_77\,
      P(27) => \mul_reg__0_n_78\,
      P(26) => \mul_reg__0_n_79\,
      P(25) => \mul_reg__0_n_80\,
      P(24) => \mul_reg__0_n_81\,
      P(23) => \mul_reg__0_n_82\,
      P(22) => \mul_reg__0_n_83\,
      P(21) => \mul_reg__0_n_84\,
      P(20) => \mul_reg__0_n_85\,
      P(19) => \mul_reg__0_n_86\,
      P(18) => \mul_reg__0_n_87\,
      P(17) => \mul_reg__0_n_88\,
      P(16) => \mul_reg__0_n_89\,
      P(15) => \mul_reg__0_n_90\,
      P(14) => \mul_reg__0_n_91\,
      P(13) => \mul_reg__0_n_92\,
      P(12) => \mul_reg__0_n_93\,
      P(11) => \mul_reg__0_n_94\,
      P(10) => \mul_reg__0_n_95\,
      P(9) => \mul_reg__0_n_96\,
      P(8) => \mul_reg__0_n_97\,
      P(7) => \mul_reg__0_n_98\,
      P(6) => \mul_reg__0_n_99\,
      P(5) => \mul_reg__0_n_100\,
      P(4) => \mul_reg__0_n_101\,
      P(3) => \mul_reg__0_n_102\,
      P(2) => \mul_reg__0_n_103\,
      P(1) => \mul_reg__0_n_104\,
      P(0) => \mul_reg__0_n_105\,
      PATTERNBDETECT => \NLW_mul_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_mul_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \mul0__0_n_106\,
      PCIN(46) => \mul0__0_n_107\,
      PCIN(45) => \mul0__0_n_108\,
      PCIN(44) => \mul0__0_n_109\,
      PCIN(43) => \mul0__0_n_110\,
      PCIN(42) => \mul0__0_n_111\,
      PCIN(41) => \mul0__0_n_112\,
      PCIN(40) => \mul0__0_n_113\,
      PCIN(39) => \mul0__0_n_114\,
      PCIN(38) => \mul0__0_n_115\,
      PCIN(37) => \mul0__0_n_116\,
      PCIN(36) => \mul0__0_n_117\,
      PCIN(35) => \mul0__0_n_118\,
      PCIN(34) => \mul0__0_n_119\,
      PCIN(33) => \mul0__0_n_120\,
      PCIN(32) => \mul0__0_n_121\,
      PCIN(31) => \mul0__0_n_122\,
      PCIN(30) => \mul0__0_n_123\,
      PCIN(29) => \mul0__0_n_124\,
      PCIN(28) => \mul0__0_n_125\,
      PCIN(27) => \mul0__0_n_126\,
      PCIN(26) => \mul0__0_n_127\,
      PCIN(25) => \mul0__0_n_128\,
      PCIN(24) => \mul0__0_n_129\,
      PCIN(23) => \mul0__0_n_130\,
      PCIN(22) => \mul0__0_n_131\,
      PCIN(21) => \mul0__0_n_132\,
      PCIN(20) => \mul0__0_n_133\,
      PCIN(19) => \mul0__0_n_134\,
      PCIN(18) => \mul0__0_n_135\,
      PCIN(17) => \mul0__0_n_136\,
      PCIN(16) => \mul0__0_n_137\,
      PCIN(15) => \mul0__0_n_138\,
      PCIN(14) => \mul0__0_n_139\,
      PCIN(13) => \mul0__0_n_140\,
      PCIN(12) => \mul0__0_n_141\,
      PCIN(11) => \mul0__0_n_142\,
      PCIN(10) => \mul0__0_n_143\,
      PCIN(9) => \mul0__0_n_144\,
      PCIN(8) => \mul0__0_n_145\,
      PCIN(7) => \mul0__0_n_146\,
      PCIN(6) => \mul0__0_n_147\,
      PCIN(5) => \mul0__0_n_148\,
      PCIN(4) => \mul0__0_n_149\,
      PCIN(3) => \mul0__0_n_150\,
      PCIN(2) => \mul0__0_n_151\,
      PCIN(1) => \mul0__0_n_152\,
      PCIN(0) => \mul0__0_n_153\,
      PCOUT(47 downto 0) => \NLW_mul_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTP,
      UNDERFLOW => \NLW_mul_reg__0_UNDERFLOW_UNCONNECTED\
    );
\outNeuron[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[16]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[0]_i_1__4_n_0\
    );
\outNeuron[10]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[26]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[10]_i_1__4_n_0\
    );
\outNeuron[11]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[27]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[11]_i_1__4_n_0\
    );
\outNeuron[12]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[28]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[12]_i_1__4_n_0\
    );
\outNeuron[13]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[29]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[13]_i_1__4_n_0\
    );
\outNeuron[14]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[30]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[14]_i_1__4_n_0\
    );
\outNeuron[15]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[31]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[15]_i_1__4_n_0\
    );
\outNeuron[16]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[32]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[16]_i_1__4_n_0\
    );
\outNeuron[17]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[33]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[17]_i_1__4_n_0\
    );
\outNeuron[18]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[34]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[18]_i_1__4_n_0\
    );
\outNeuron[19]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[35]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[19]_i_1__4_n_0\
    );
\outNeuron[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[17]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[1]_i_1__4_n_0\
    );
\outNeuron[20]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[36]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[20]_i_1__4_n_0\
    );
\outNeuron[21]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[37]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[21]_i_1__4_n_0\
    );
\outNeuron[22]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[38]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[22]_i_1__4_n_0\
    );
\outNeuron[23]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[39]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[23]_i_1__4_n_0\
    );
\outNeuron[24]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[40]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[24]_i_1__4_n_0\
    );
\outNeuron[25]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[41]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[25]_i_1__4_n_0\
    );
\outNeuron[26]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[42]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[26]_i_1__4_n_0\
    );
\outNeuron[27]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[43]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[27]_i_1__4_n_0\
    );
\outNeuron[28]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[44]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[28]_i_1__4_n_0\
    );
\outNeuron[29]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[45]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[29]_i_1__4_n_0\
    );
\outNeuron[2]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[18]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[2]_i_1__4_n_0\
    );
\outNeuron[30]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \outNeuron[30]_i_3__4_n_0\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron[30]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[46]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[30]_i_2__4_n_0\
    );
\outNeuron[30]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[61]\,
      I1 => \sum_reg_n_0_[60]\,
      I2 => \sum_reg_n_0_[59]\,
      I3 => \sum_reg_n_0_[58]\,
      I4 => \outNeuron[30]_i_4__4_n_0\,
      I5 => \outNeuron[30]_i_5__4_n_0\,
      O => \outNeuron[30]_i_3__4_n_0\
    );
\outNeuron[30]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[47]\,
      I1 => \sum_reg_n_0_[48]\,
      I2 => \sum_reg_n_0_[49]\,
      I3 => \sum_reg_n_0_[63]\,
      I4 => \sum_reg_n_0_[62]\,
      O => \outNeuron[30]_i_4__4_n_0\
    );
\outNeuron[30]_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[54]\,
      I1 => \sum_reg_n_0_[55]\,
      I2 => \sum_reg_n_0_[56]\,
      I3 => \sum_reg_n_0_[57]\,
      I4 => \outNeuron[30]_i_6__4_n_0\,
      O => \outNeuron[30]_i_5__4_n_0\
    );
\outNeuron[30]_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[53]\,
      I1 => \sum_reg_n_0_[52]\,
      I2 => \sum_reg_n_0_[51]\,
      I3 => \sum_reg_n_0_[50]\,
      O => \outNeuron[30]_i_6__4_n_0\
    );
\outNeuron[31]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \sum_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[47]\,
      I2 => \outNeuron[30]_i_3__4_n_0\,
      O => \outNeuron[31]_i_1__4_n_0\
    );
\outNeuron[3]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[19]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[3]_i_1__4_n_0\
    );
\outNeuron[4]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[20]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[4]_i_1__4_n_0\
    );
\outNeuron[5]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[21]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[5]_i_1__4_n_0\
    );
\outNeuron[6]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[22]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[6]_i_1__4_n_0\
    );
\outNeuron[7]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[23]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[7]_i_1__4_n_0\
    );
\outNeuron[8]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[24]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[8]_i_1__4_n_0\
    );
\outNeuron[9]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[25]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[9]_i_1__4_n_0\
    );
\outNeuron_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[0]_i_1__4_n_0\,
      Q => D(0),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[10]_i_1__4_n_0\,
      Q => D(10),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[11]_i_1__4_n_0\,
      Q => D(11),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[12]_i_1__4_n_0\,
      Q => D(12),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[13]_i_1__4_n_0\,
      Q => D(13),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[14]_i_1__4_n_0\,
      Q => D(14),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[15]_i_1__4_n_0\,
      Q => D(15),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[16]_i_1__4_n_0\,
      Q => D(16),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[17]_i_1__4_n_0\,
      Q => D(17),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[18]_i_1__4_n_0\,
      Q => D(18),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[19]_i_1__4_n_0\,
      Q => D(19),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[1]_i_1__4_n_0\,
      Q => D(1),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[20]_i_1__4_n_0\,
      Q => D(20),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[21]_i_1__4_n_0\,
      Q => D(21),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[22]_i_1__4_n_0\,
      Q => D(22),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[23]_i_1__4_n_0\,
      Q => D(23),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[24]_i_1__4_n_0\,
      Q => D(24),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[25]_i_1__4_n_0\,
      Q => D(25),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[26]_i_1__4_n_0\,
      Q => D(26),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[27]_i_1__4_n_0\,
      Q => D(27),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[28]_i_1__4_n_0\,
      Q => D(28),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[29]_i_1__4_n_0\,
      Q => D(29),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[2]_i_1__4_n_0\,
      Q => D(2),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[30]_i_2__4_n_0\,
      Q => D(30),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[31]_i_1__4_n_0\,
      Q => D(31),
      R => '0'
    );
\outNeuron_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[3]_i_1__4_n_0\,
      Q => D(3),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[4]_i_1__4_n_0\,
      Q => D(4),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[5]_i_1__4_n_0\,
      Q => D(5),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[6]_i_1__4_n_0\,
      Q => D(6),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[7]_i_1__4_n_0\,
      Q => D(7),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[8]_i_1__4_n_0\,
      Q => D(8),
      S => \outNeuron[30]_i_1__4_n_0\
    );
\outNeuron_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[9]_i_1__4_n_0\,
      Q => D(9),
      S => \outNeuron[30]_i_1__4_n_0\
    );
outvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => sigValid_reg_n_0,
      Q => outvalid_reg_n_0,
      R => '0'
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => raddr(0),
      I1 => \mul0__0_0\,
      I2 => S_AXI_ARESETN,
      I3 => outvalid_reg_n_0,
      O => \raddr[0]_i_1_n_0\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006A00"
    )
        port map (
      I0 => raddr(1),
      I1 => \mul0__0_0\,
      I2 => raddr(0),
      I3 => S_AXI_ARESETN,
      I4 => outvalid_reg_n_0,
      O => \raddr[1]_i_1_n_0\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAA0000"
    )
        port map (
      I0 => raddr(2),
      I1 => \mul0__0_0\,
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => S_AXI_ARESETN,
      I5 => outvalid_reg_n_0,
      O => \raddr[2]_i_1_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \raddr[0]_i_1_n_0\,
      Q => raddr(0),
      R => '0'
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \raddr[1]_i_1_n_0\,
      Q => raddr(1),
      R => '0'
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \raddr[2]_i_1_n_0\,
      Q => raddr(2),
      R => '0'
    );
\sigValid_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => muxValid_f,
      I3 => raddr(2),
      O => \sigValid_i_1__4_n_0\
    );
sigValid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \sigValid_i_1__4_n_0\,
      Q => sigValid_reg_n_0,
      R => '0'
    );
\sum[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => accumulateSum_carry_n_7,
      I3 => biasSum_carry_n_7,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[0]_i_1__4_n_0\
    );
\sum[10]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__1_n_5\,
      I3 => \biasSum_carry__1_n_5\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[10]_i_1__4_n_0\
    );
\sum[11]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__1_n_4\,
      I3 => \biasSum_carry__1_n_4\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[11]_i_1__4_n_0\
    );
\sum[12]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__2_n_7\,
      I3 => \biasSum_carry__2_n_7\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[12]_i_1__4_n_0\
    );
\sum[13]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__2_n_6\,
      I3 => \biasSum_carry__2_n_6\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[13]_i_1__4_n_0\
    );
\sum[14]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__2_n_5\,
      I3 => \biasSum_carry__2_n_5\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[14]_i_1__4_n_0\
    );
\sum[15]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__2_n_4\,
      I3 => \biasSum_carry__2_n_4\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[15]_i_1__4_n_0\
    );
\sum[16]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__3_n_7\,
      I3 => \biasSum_carry__3_n_7\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[16]_i_1__4_n_0\
    );
\sum[17]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__3_n_6\,
      I3 => \biasSum_carry__3_n_6\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[17]_i_1__4_n_0\
    );
\sum[18]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__3_n_5\,
      I3 => \biasSum_carry__3_n_5\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[18]_i_1__4_n_0\
    );
\sum[19]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__3_n_4\,
      I3 => \biasSum_carry__3_n_4\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[19]_i_1__4_n_0\
    );
\sum[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => accumulateSum_carry_n_6,
      I3 => biasSum_carry_n_6,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[1]_i_1__4_n_0\
    );
\sum[20]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__4_n_7\,
      I3 => \biasSum_carry__4_n_7\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[20]_i_1__4_n_0\
    );
\sum[21]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__4_n_6\,
      I3 => \biasSum_carry__4_n_6\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[21]_i_1__4_n_0\
    );
\sum[22]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__4_n_5\,
      I3 => \biasSum_carry__4_n_5\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[22]_i_1__4_n_0\
    );
\sum[23]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__4_n_4\,
      I3 => \biasSum_carry__4_n_4\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[23]_i_1__4_n_0\
    );
\sum[24]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__5_n_7\,
      I3 => \biasSum_carry__5_n_7\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[24]_i_1__4_n_0\
    );
\sum[25]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__5_n_6\,
      I3 => \biasSum_carry__5_n_6\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[25]_i_1__4_n_0\
    );
\sum[26]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__5_n_5\,
      I3 => \biasSum_carry__5_n_5\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[26]_i_1__4_n_0\
    );
\sum[27]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__5_n_4\,
      I3 => \biasSum_carry__5_n_4\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[27]_i_1__4_n_0\
    );
\sum[28]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__6_n_7\,
      I3 => \biasSum_carry__6_n_7\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[28]_i_1__4_n_0\
    );
\sum[29]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__6_n_6\,
      I3 => \biasSum_carry__6_n_6\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[29]_i_1__4_n_0\
    );
\sum[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => accumulateSum_carry_n_5,
      I3 => biasSum_carry_n_5,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[2]_i_1__4_n_0\
    );
\sum[30]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__6_n_5\,
      I3 => \biasSum_carry__6_n_5\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[30]_i_1__4_n_0\
    );
\sum[31]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__6_n_4\,
      I3 => \biasSum_carry__6_n_4\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[31]_i_1__4_n_0\
    );
\sum[32]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__7_n_7\,
      I3 => \biasSum_carry__7_n_7\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[32]_i_1__4_n_0\
    );
\sum[33]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__7_n_6\,
      I3 => \biasSum_carry__7_n_6\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[33]_i_1__4_n_0\
    );
\sum[34]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__7_n_5\,
      I3 => \biasSum_carry__7_n_5\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[34]_i_1__4_n_0\
    );
\sum[35]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__7_n_4\,
      I3 => \biasSum_carry__7_n_4\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[35]_i_1__4_n_0\
    );
\sum[36]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__8_n_7\,
      I3 => \biasSum_carry__8_n_7\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[36]_i_1__4_n_0\
    );
\sum[37]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__8_n_6\,
      I3 => \biasSum_carry__8_n_6\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[37]_i_1__4_n_0\
    );
\sum[38]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__8_n_5\,
      I3 => \biasSum_carry__8_n_5\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[38]_i_1__4_n_0\
    );
\sum[39]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__8_n_4\,
      I3 => \biasSum_carry__8_n_4\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[39]_i_1__4_n_0\
    );
\sum[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => accumulateSum_carry_n_4,
      I3 => biasSum_carry_n_4,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[3]_i_1__4_n_0\
    );
\sum[40]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__9_n_7\,
      I3 => \biasSum_carry__9_n_7\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[40]_i_1__4_n_0\
    );
\sum[41]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__9_n_6\,
      I3 => \biasSum_carry__9_n_6\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[41]_i_1__4_n_0\
    );
\sum[42]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__9_n_5\,
      I3 => \biasSum_carry__9_n_5\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[42]_i_1__4_n_0\
    );
\sum[43]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__9_n_4\,
      I3 => \biasSum_carry__9_n_4\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[43]_i_1__4_n_0\
    );
\sum[44]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__10_n_7\,
      I3 => \biasSum_carry__10_n_7\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[44]_i_1__4_n_0\
    );
\sum[45]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__10_n_6\,
      I3 => \biasSum_carry__10_n_6\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[45]_i_1__4_n_0\
    );
\sum[46]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__10_n_5\,
      I3 => \biasSum_carry__10_n_5\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[46]_i_1__4_n_0\
    );
\sum[47]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__10_n_4\,
      I3 => \biasSum_carry__10_n_4\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[47]_i_1__4_n_0\
    );
\sum[48]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__11_n_7\,
      I3 => \biasSum_carry__11_n_7\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[48]_i_1__4_n_0\
    );
\sum[49]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__11_n_6\,
      I3 => \biasSum_carry__11_n_6\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[49]_i_1__4_n_0\
    );
\sum[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__0_n_7\,
      I3 => \biasSum_carry__0_n_7\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[4]_i_1__4_n_0\
    );
\sum[50]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__11_n_5\,
      I3 => \biasSum_carry__11_n_5\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[50]_i_1__4_n_0\
    );
\sum[51]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__11_n_4\,
      I3 => \biasSum_carry__11_n_4\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[51]_i_1__4_n_0\
    );
\sum[52]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__12_n_7\,
      I3 => \biasSum_carry__12_n_7\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[52]_i_1__4_n_0\
    );
\sum[53]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__12_n_6\,
      I3 => \biasSum_carry__12_n_6\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[53]_i_1__4_n_0\
    );
\sum[54]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__12_n_5\,
      I3 => \biasSum_carry__12_n_5\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[54]_i_1__4_n_0\
    );
\sum[55]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__12_n_4\,
      I3 => \biasSum_carry__12_n_4\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[55]_i_1__4_n_0\
    );
\sum[56]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__13_n_7\,
      I3 => \biasSum_carry__13_n_7\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[56]_i_1__4_n_0\
    );
\sum[57]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__13_n_6\,
      I3 => \biasSum_carry__13_n_6\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[57]_i_1__4_n_0\
    );
\sum[58]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__13_n_5\,
      I3 => \biasSum_carry__13_n_5\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[58]_i_1__4_n_0\
    );
\sum[59]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__13_n_4\,
      I3 => \biasSum_carry__13_n_4\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[59]_i_1__4_n_0\
    );
\sum[5]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__0_n_6\,
      I3 => \biasSum_carry__0_n_6\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[5]_i_1__4_n_0\
    );
\sum[60]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__14_n_7\,
      I3 => \biasSum_carry__14_n_7\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[60]_i_1__4_n_0\
    );
\sum[61]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__14_n_6\,
      I3 => \biasSum_carry__14_n_6\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[61]_i_1__4_n_0\
    );
\sum[62]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => outvalid_reg_n_0,
      I1 => S_AXI_ARESETN,
      O => \sum[62]_i_1__3_n_0\
    );
\sum[62]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEA"
    )
        port map (
      I0 => mult_valid,
      I1 => raddr(2),
      I2 => muxValid_f,
      I3 => raddr(0),
      I4 => raddr(1),
      O => \sum[62]_i_2__4_n_0\
    );
\sum[62]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__14_n_5\,
      I3 => \biasSum_carry__14_n_5\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[62]_i_3__4_n_0\
    );
\sum[62]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004F00400040"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \biasSum_carry__14_n_4\,
      I2 => \sigValid_i_1__4_n_0\,
      I3 => \sum_reg_n_0_[63]\,
      I4 => \mul_reg__1\(63),
      I5 => \accumulateSum_carry__14_n_4\,
      O => \sum[62]_i_4__4_n_0\
    );
\sum[62]_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
        port map (
      I0 => \accumulateSum_carry__14_n_4\,
      I1 => \mul_reg__1\(63),
      I2 => \sum_reg_n_0_[63]\,
      I3 => \sigValid_i_1__4_n_0\,
      O => \sum[62]_i_5__4_n_0\
    );
\sum[62]_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \sigValid_i_1__4_n_0\,
      I1 => \biasSum_carry__14_n_4\,
      I2 => \bias_reg_n_0_[63]\,
      I3 => \sum_reg_n_0_[63]\,
      O => \sum[62]_i_6__4_n_0\
    );
\sum[63]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B800AA00B800"
    )
        port map (
      I0 => \sum[63]_i_2__4_n_0\,
      I1 => mult_valid,
      I2 => \sum_reg_n_0_[63]\,
      I3 => \sum[63]_i_3__3_n_0\,
      I4 => \sigValid_i_1__4_n_0\,
      I5 => \sum[63]_i_4__3_n_0\,
      O => \sum[63]_i_1__4_n_0\
    );
\sum[63]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF8FEF8FE080E08"
    )
        port map (
      I0 => \mul_reg__1\(63),
      I1 => \accumulateSum_carry__14_n_4\,
      I2 => \sigValid_i_1__4_n_0\,
      I3 => \sum_reg_n_0_[63]\,
      I4 => \bias_reg_n_0_[63]\,
      I5 => \biasSum_carry__14_n_4\,
      O => \sum[63]_i_2__4_n_0\
    );
\sum[63]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_ARESETN,
      I1 => outvalid_reg_n_0,
      O => \sum[63]_i_3__3_n_0\
    );
\sum[63]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \sum_reg_n_0_[63]\,
      I1 => \bias_reg_n_0_[63]\,
      I2 => \biasSum_carry__14_n_4\,
      O => \sum[63]_i_4__3_n_0\
    );
\sum[6]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__0_n_5\,
      I3 => \biasSum_carry__0_n_5\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[6]_i_1__4_n_0\
    );
\sum[7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__0_n_4\,
      I3 => \biasSum_carry__0_n_4\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[7]_i_1__4_n_0\
    );
\sum[8]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__1_n_7\,
      I3 => \biasSum_carry__1_n_7\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[8]_i_1__4_n_0\
    );
\sum[9]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__4_n_0\,
      I1 => \sum[62]_i_5__4_n_0\,
      I2 => \accumulateSum_carry__1_n_6\,
      I3 => \biasSum_carry__1_n_6\,
      I4 => \sum[62]_i_6__4_n_0\,
      O => \sum[9]_i_1__4_n_0\
    );
\sum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[0]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[0]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[10]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[10]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[11]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[11]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[12]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[12]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[13]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[13]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[14]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[14]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[15]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[15]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[16]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[16]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[17]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[17]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[18]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[18]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[19]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[19]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[1]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[1]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[20]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[20]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[21]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[21]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[22]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[22]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[23]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[23]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[24]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[24]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[25]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[25]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[26]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[26]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[27]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[27]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[28]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[28]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[29]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[29]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[2]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[2]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[30]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[30]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[31]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[31]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[32]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[32]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[33]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[33]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[34]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[34]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[35]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[35]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[36]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[36]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[37]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[37]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[38]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[38]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[39]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[39]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[3]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[3]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[40]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[40]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[41]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[41]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[42]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[42]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[43]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[43]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[44]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[44]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[45]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[45]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[46]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[46]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[47]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[47]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[48]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[48]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[49]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[49]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[4]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[4]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[50]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[50]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[51]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[51]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[52]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[52]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[53]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[53]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[54]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[54]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[55]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[55]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[56]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[56]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[57]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[57]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[58]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[58]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[59]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[59]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[5]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[5]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[60]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[60]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[61]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[61]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[62]_i_3__4_n_0\,
      Q => \sum_reg_n_0_[62]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \sum[63]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[63]\,
      R => '0'
    );
\sum_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[6]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[6]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[7]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[7]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[8]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[8]\,
      R => \sum[62]_i_1__3_n_0\
    );
\sum_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__4_n_0\,
      D => \sum[9]_i_1__4_n_0\,
      Q => \sum_reg_n_0_[9]\,
      R => \sum[62]_i_1__3_n_0\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^addrd\(0),
      I1 => wen_0,
      I2 => \waddr_reg_n_0_[1]\,
      O => \waddr[1]_i_1_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \waddr_reg[0]_0\,
      Q => \^addrd\(0),
      R => rst
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \waddr[1]_i_1_n_0\,
      Q => \waddr_reg_n_0_[1]\,
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized5\ is
  port (
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wen_1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    \waddr_reg[0]_0\ : in STD_LOGIC;
    \mul0__0_0\ : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    RSTP : in STD_LOGIC;
    \mul0__0_1\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    S_AXI_ARESETN : in STD_LOGIC;
    mult_valid : in STD_LOGIC;
    muxValid_f : in STD_LOGIC;
    \bias_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[63]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized5\ : entity is "neuron";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized5\ is
  signal \^addrd\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal WBram_n_0 : STD_LOGIC;
  signal WBram_n_1 : STD_LOGIC;
  signal WBram_n_10 : STD_LOGIC;
  signal WBram_n_11 : STD_LOGIC;
  signal WBram_n_12 : STD_LOGIC;
  signal WBram_n_13 : STD_LOGIC;
  signal WBram_n_14 : STD_LOGIC;
  signal WBram_n_15 : STD_LOGIC;
  signal WBram_n_16 : STD_LOGIC;
  signal WBram_n_17 : STD_LOGIC;
  signal WBram_n_18 : STD_LOGIC;
  signal WBram_n_19 : STD_LOGIC;
  signal WBram_n_2 : STD_LOGIC;
  signal WBram_n_20 : STD_LOGIC;
  signal WBram_n_21 : STD_LOGIC;
  signal WBram_n_22 : STD_LOGIC;
  signal WBram_n_23 : STD_LOGIC;
  signal WBram_n_24 : STD_LOGIC;
  signal WBram_n_25 : STD_LOGIC;
  signal WBram_n_26 : STD_LOGIC;
  signal WBram_n_27 : STD_LOGIC;
  signal WBram_n_28 : STD_LOGIC;
  signal WBram_n_29 : STD_LOGIC;
  signal WBram_n_3 : STD_LOGIC;
  signal WBram_n_30 : STD_LOGIC;
  signal WBram_n_31 : STD_LOGIC;
  signal WBram_n_4 : STD_LOGIC;
  signal WBram_n_5 : STD_LOGIC;
  signal WBram_n_6 : STD_LOGIC;
  signal WBram_n_7 : STD_LOGIC;
  signal WBram_n_8 : STD_LOGIC;
  signal WBram_n_9 : STD_LOGIC;
  signal \accumulateSum_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_1__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_2__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_3__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_4__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_1__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_2__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_3__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_4__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_1__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_2__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_3__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_4__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_1__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_2__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_3__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_4__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_1__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_2__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_3__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_4__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_4__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_1__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_2__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_3__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_4__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_1__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_2__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_3__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_4__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_1__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_2__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_3__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_4__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_1__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_2__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_3__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_4__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_1__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_2__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_3__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_4__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_1__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_2__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_3__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_4__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_1__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_2__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_3__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_4__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_1__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_2__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_3__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_4__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry_i_4__5_n_0\ : STD_LOGIC;
  signal accumulateSum_carry_n_0 : STD_LOGIC;
  signal accumulateSum_carry_n_1 : STD_LOGIC;
  signal accumulateSum_carry_n_2 : STD_LOGIC;
  signal accumulateSum_carry_n_3 : STD_LOGIC;
  signal accumulateSum_carry_n_4 : STD_LOGIC;
  signal accumulateSum_carry_n_5 : STD_LOGIC;
  signal accumulateSum_carry_n_6 : STD_LOGIC;
  signal accumulateSum_carry_n_7 : STD_LOGIC;
  signal \biasSum_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_n_1\ : STD_LOGIC;
  signal \biasSum_carry__0_n_2\ : STD_LOGIC;
  signal \biasSum_carry__0_n_3\ : STD_LOGIC;
  signal \biasSum_carry__0_n_4\ : STD_LOGIC;
  signal \biasSum_carry__0_n_5\ : STD_LOGIC;
  signal \biasSum_carry__0_n_6\ : STD_LOGIC;
  signal \biasSum_carry__0_n_7\ : STD_LOGIC;
  signal \biasSum_carry__10_i_1__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_2__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_3__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_4__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_n_1\ : STD_LOGIC;
  signal \biasSum_carry__10_n_2\ : STD_LOGIC;
  signal \biasSum_carry__10_n_3\ : STD_LOGIC;
  signal \biasSum_carry__10_n_4\ : STD_LOGIC;
  signal \biasSum_carry__10_n_5\ : STD_LOGIC;
  signal \biasSum_carry__10_n_6\ : STD_LOGIC;
  signal \biasSum_carry__10_n_7\ : STD_LOGIC;
  signal \biasSum_carry__11_i_1__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_2__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_3__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_4__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_n_1\ : STD_LOGIC;
  signal \biasSum_carry__11_n_2\ : STD_LOGIC;
  signal \biasSum_carry__11_n_3\ : STD_LOGIC;
  signal \biasSum_carry__11_n_4\ : STD_LOGIC;
  signal \biasSum_carry__11_n_5\ : STD_LOGIC;
  signal \biasSum_carry__11_n_6\ : STD_LOGIC;
  signal \biasSum_carry__11_n_7\ : STD_LOGIC;
  signal \biasSum_carry__12_i_1__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_2__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_3__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_4__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_n_1\ : STD_LOGIC;
  signal \biasSum_carry__12_n_2\ : STD_LOGIC;
  signal \biasSum_carry__12_n_3\ : STD_LOGIC;
  signal \biasSum_carry__12_n_4\ : STD_LOGIC;
  signal \biasSum_carry__12_n_5\ : STD_LOGIC;
  signal \biasSum_carry__12_n_6\ : STD_LOGIC;
  signal \biasSum_carry__12_n_7\ : STD_LOGIC;
  signal \biasSum_carry__13_i_1__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_2__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_3__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_4__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_n_1\ : STD_LOGIC;
  signal \biasSum_carry__13_n_2\ : STD_LOGIC;
  signal \biasSum_carry__13_n_3\ : STD_LOGIC;
  signal \biasSum_carry__13_n_4\ : STD_LOGIC;
  signal \biasSum_carry__13_n_5\ : STD_LOGIC;
  signal \biasSum_carry__13_n_6\ : STD_LOGIC;
  signal \biasSum_carry__13_n_7\ : STD_LOGIC;
  signal \biasSum_carry__14_i_1__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_2__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_3__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_4__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_n_1\ : STD_LOGIC;
  signal \biasSum_carry__14_n_2\ : STD_LOGIC;
  signal \biasSum_carry__14_n_3\ : STD_LOGIC;
  signal \biasSum_carry__14_n_4\ : STD_LOGIC;
  signal \biasSum_carry__14_n_5\ : STD_LOGIC;
  signal \biasSum_carry__14_n_6\ : STD_LOGIC;
  signal \biasSum_carry__14_n_7\ : STD_LOGIC;
  signal \biasSum_carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_4__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_n_1\ : STD_LOGIC;
  signal \biasSum_carry__1_n_2\ : STD_LOGIC;
  signal \biasSum_carry__1_n_3\ : STD_LOGIC;
  signal \biasSum_carry__1_n_4\ : STD_LOGIC;
  signal \biasSum_carry__1_n_5\ : STD_LOGIC;
  signal \biasSum_carry__1_n_6\ : STD_LOGIC;
  signal \biasSum_carry__1_n_7\ : STD_LOGIC;
  signal \biasSum_carry__2_i_1__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_2__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_3__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_4__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_n_1\ : STD_LOGIC;
  signal \biasSum_carry__2_n_2\ : STD_LOGIC;
  signal \biasSum_carry__2_n_3\ : STD_LOGIC;
  signal \biasSum_carry__2_n_4\ : STD_LOGIC;
  signal \biasSum_carry__2_n_5\ : STD_LOGIC;
  signal \biasSum_carry__2_n_6\ : STD_LOGIC;
  signal \biasSum_carry__2_n_7\ : STD_LOGIC;
  signal \biasSum_carry__3_i_1__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_2__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_3__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_4__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_n_1\ : STD_LOGIC;
  signal \biasSum_carry__3_n_2\ : STD_LOGIC;
  signal \biasSum_carry__3_n_3\ : STD_LOGIC;
  signal \biasSum_carry__3_n_4\ : STD_LOGIC;
  signal \biasSum_carry__3_n_5\ : STD_LOGIC;
  signal \biasSum_carry__3_n_6\ : STD_LOGIC;
  signal \biasSum_carry__3_n_7\ : STD_LOGIC;
  signal \biasSum_carry__4_i_1__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_2__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_3__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_4__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_n_1\ : STD_LOGIC;
  signal \biasSum_carry__4_n_2\ : STD_LOGIC;
  signal \biasSum_carry__4_n_3\ : STD_LOGIC;
  signal \biasSum_carry__4_n_4\ : STD_LOGIC;
  signal \biasSum_carry__4_n_5\ : STD_LOGIC;
  signal \biasSum_carry__4_n_6\ : STD_LOGIC;
  signal \biasSum_carry__4_n_7\ : STD_LOGIC;
  signal \biasSum_carry__5_i_1__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_2__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_3__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_4__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_n_1\ : STD_LOGIC;
  signal \biasSum_carry__5_n_2\ : STD_LOGIC;
  signal \biasSum_carry__5_n_3\ : STD_LOGIC;
  signal \biasSum_carry__5_n_4\ : STD_LOGIC;
  signal \biasSum_carry__5_n_5\ : STD_LOGIC;
  signal \biasSum_carry__5_n_6\ : STD_LOGIC;
  signal \biasSum_carry__5_n_7\ : STD_LOGIC;
  signal \biasSum_carry__6_i_1__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_2__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_3__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_4__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_n_1\ : STD_LOGIC;
  signal \biasSum_carry__6_n_2\ : STD_LOGIC;
  signal \biasSum_carry__6_n_3\ : STD_LOGIC;
  signal \biasSum_carry__6_n_4\ : STD_LOGIC;
  signal \biasSum_carry__6_n_5\ : STD_LOGIC;
  signal \biasSum_carry__6_n_6\ : STD_LOGIC;
  signal \biasSum_carry__6_n_7\ : STD_LOGIC;
  signal \biasSum_carry__7_i_1__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_2__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_3__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_4__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_n_1\ : STD_LOGIC;
  signal \biasSum_carry__7_n_2\ : STD_LOGIC;
  signal \biasSum_carry__7_n_3\ : STD_LOGIC;
  signal \biasSum_carry__7_n_4\ : STD_LOGIC;
  signal \biasSum_carry__7_n_5\ : STD_LOGIC;
  signal \biasSum_carry__7_n_6\ : STD_LOGIC;
  signal \biasSum_carry__7_n_7\ : STD_LOGIC;
  signal \biasSum_carry__8_i_1__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_2__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_3__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_4__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_n_1\ : STD_LOGIC;
  signal \biasSum_carry__8_n_2\ : STD_LOGIC;
  signal \biasSum_carry__8_n_3\ : STD_LOGIC;
  signal \biasSum_carry__8_n_4\ : STD_LOGIC;
  signal \biasSum_carry__8_n_5\ : STD_LOGIC;
  signal \biasSum_carry__8_n_6\ : STD_LOGIC;
  signal \biasSum_carry__8_n_7\ : STD_LOGIC;
  signal \biasSum_carry__9_i_1__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_2__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_3__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_4__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_n_1\ : STD_LOGIC;
  signal \biasSum_carry__9_n_2\ : STD_LOGIC;
  signal \biasSum_carry__9_n_3\ : STD_LOGIC;
  signal \biasSum_carry__9_n_4\ : STD_LOGIC;
  signal \biasSum_carry__9_n_5\ : STD_LOGIC;
  signal \biasSum_carry__9_n_6\ : STD_LOGIC;
  signal \biasSum_carry__9_n_7\ : STD_LOGIC;
  signal \biasSum_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry_i_4__5_n_0\ : STD_LOGIC;
  signal biasSum_carry_n_0 : STD_LOGIC;
  signal biasSum_carry_n_1 : STD_LOGIC;
  signal biasSum_carry_n_2 : STD_LOGIC;
  signal biasSum_carry_n_3 : STD_LOGIC;
  signal biasSum_carry_n_4 : STD_LOGIC;
  signal biasSum_carry_n_5 : STD_LOGIC;
  signal biasSum_carry_n_6 : STD_LOGIC;
  signal biasSum_carry_n_7 : STD_LOGIC;
  signal \bias_reg_n_0_[16]\ : STD_LOGIC;
  signal \bias_reg_n_0_[17]\ : STD_LOGIC;
  signal \bias_reg_n_0_[18]\ : STD_LOGIC;
  signal \bias_reg_n_0_[19]\ : STD_LOGIC;
  signal \bias_reg_n_0_[20]\ : STD_LOGIC;
  signal \bias_reg_n_0_[21]\ : STD_LOGIC;
  signal \bias_reg_n_0_[22]\ : STD_LOGIC;
  signal \bias_reg_n_0_[23]\ : STD_LOGIC;
  signal \bias_reg_n_0_[24]\ : STD_LOGIC;
  signal \bias_reg_n_0_[25]\ : STD_LOGIC;
  signal \bias_reg_n_0_[26]\ : STD_LOGIC;
  signal \bias_reg_n_0_[27]\ : STD_LOGIC;
  signal \bias_reg_n_0_[28]\ : STD_LOGIC;
  signal \bias_reg_n_0_[29]\ : STD_LOGIC;
  signal \bias_reg_n_0_[30]\ : STD_LOGIC;
  signal \bias_reg_n_0_[31]\ : STD_LOGIC;
  signal \bias_reg_n_0_[32]\ : STD_LOGIC;
  signal \bias_reg_n_0_[33]\ : STD_LOGIC;
  signal \bias_reg_n_0_[34]\ : STD_LOGIC;
  signal \bias_reg_n_0_[35]\ : STD_LOGIC;
  signal \bias_reg_n_0_[36]\ : STD_LOGIC;
  signal \bias_reg_n_0_[37]\ : STD_LOGIC;
  signal \bias_reg_n_0_[38]\ : STD_LOGIC;
  signal \bias_reg_n_0_[39]\ : STD_LOGIC;
  signal \bias_reg_n_0_[40]\ : STD_LOGIC;
  signal \bias_reg_n_0_[41]\ : STD_LOGIC;
  signal \bias_reg_n_0_[42]\ : STD_LOGIC;
  signal \bias_reg_n_0_[43]\ : STD_LOGIC;
  signal \bias_reg_n_0_[44]\ : STD_LOGIC;
  signal \bias_reg_n_0_[45]\ : STD_LOGIC;
  signal \bias_reg_n_0_[46]\ : STD_LOGIC;
  signal \bias_reg_n_0_[63]\ : STD_LOGIC;
  signal \mul0__0_n_100\ : STD_LOGIC;
  signal \mul0__0_n_101\ : STD_LOGIC;
  signal \mul0__0_n_102\ : STD_LOGIC;
  signal \mul0__0_n_103\ : STD_LOGIC;
  signal \mul0__0_n_104\ : STD_LOGIC;
  signal \mul0__0_n_105\ : STD_LOGIC;
  signal \mul0__0_n_106\ : STD_LOGIC;
  signal \mul0__0_n_107\ : STD_LOGIC;
  signal \mul0__0_n_108\ : STD_LOGIC;
  signal \mul0__0_n_109\ : STD_LOGIC;
  signal \mul0__0_n_110\ : STD_LOGIC;
  signal \mul0__0_n_111\ : STD_LOGIC;
  signal \mul0__0_n_112\ : STD_LOGIC;
  signal \mul0__0_n_113\ : STD_LOGIC;
  signal \mul0__0_n_114\ : STD_LOGIC;
  signal \mul0__0_n_115\ : STD_LOGIC;
  signal \mul0__0_n_116\ : STD_LOGIC;
  signal \mul0__0_n_117\ : STD_LOGIC;
  signal \mul0__0_n_118\ : STD_LOGIC;
  signal \mul0__0_n_119\ : STD_LOGIC;
  signal \mul0__0_n_120\ : STD_LOGIC;
  signal \mul0__0_n_121\ : STD_LOGIC;
  signal \mul0__0_n_122\ : STD_LOGIC;
  signal \mul0__0_n_123\ : STD_LOGIC;
  signal \mul0__0_n_124\ : STD_LOGIC;
  signal \mul0__0_n_125\ : STD_LOGIC;
  signal \mul0__0_n_126\ : STD_LOGIC;
  signal \mul0__0_n_127\ : STD_LOGIC;
  signal \mul0__0_n_128\ : STD_LOGIC;
  signal \mul0__0_n_129\ : STD_LOGIC;
  signal \mul0__0_n_130\ : STD_LOGIC;
  signal \mul0__0_n_131\ : STD_LOGIC;
  signal \mul0__0_n_132\ : STD_LOGIC;
  signal \mul0__0_n_133\ : STD_LOGIC;
  signal \mul0__0_n_134\ : STD_LOGIC;
  signal \mul0__0_n_135\ : STD_LOGIC;
  signal \mul0__0_n_136\ : STD_LOGIC;
  signal \mul0__0_n_137\ : STD_LOGIC;
  signal \mul0__0_n_138\ : STD_LOGIC;
  signal \mul0__0_n_139\ : STD_LOGIC;
  signal \mul0__0_n_140\ : STD_LOGIC;
  signal \mul0__0_n_141\ : STD_LOGIC;
  signal \mul0__0_n_142\ : STD_LOGIC;
  signal \mul0__0_n_143\ : STD_LOGIC;
  signal \mul0__0_n_144\ : STD_LOGIC;
  signal \mul0__0_n_145\ : STD_LOGIC;
  signal \mul0__0_n_146\ : STD_LOGIC;
  signal \mul0__0_n_147\ : STD_LOGIC;
  signal \mul0__0_n_148\ : STD_LOGIC;
  signal \mul0__0_n_149\ : STD_LOGIC;
  signal \mul0__0_n_150\ : STD_LOGIC;
  signal \mul0__0_n_151\ : STD_LOGIC;
  signal \mul0__0_n_152\ : STD_LOGIC;
  signal \mul0__0_n_153\ : STD_LOGIC;
  signal \mul0__0_n_58\ : STD_LOGIC;
  signal \mul0__0_n_59\ : STD_LOGIC;
  signal \mul0__0_n_60\ : STD_LOGIC;
  signal \mul0__0_n_61\ : STD_LOGIC;
  signal \mul0__0_n_62\ : STD_LOGIC;
  signal \mul0__0_n_63\ : STD_LOGIC;
  signal \mul0__0_n_64\ : STD_LOGIC;
  signal \mul0__0_n_65\ : STD_LOGIC;
  signal \mul0__0_n_66\ : STD_LOGIC;
  signal \mul0__0_n_67\ : STD_LOGIC;
  signal \mul0__0_n_68\ : STD_LOGIC;
  signal \mul0__0_n_69\ : STD_LOGIC;
  signal \mul0__0_n_70\ : STD_LOGIC;
  signal \mul0__0_n_71\ : STD_LOGIC;
  signal \mul0__0_n_72\ : STD_LOGIC;
  signal \mul0__0_n_73\ : STD_LOGIC;
  signal \mul0__0_n_74\ : STD_LOGIC;
  signal \mul0__0_n_75\ : STD_LOGIC;
  signal \mul0__0_n_76\ : STD_LOGIC;
  signal \mul0__0_n_77\ : STD_LOGIC;
  signal \mul0__0_n_78\ : STD_LOGIC;
  signal \mul0__0_n_79\ : STD_LOGIC;
  signal \mul0__0_n_80\ : STD_LOGIC;
  signal \mul0__0_n_81\ : STD_LOGIC;
  signal \mul0__0_n_82\ : STD_LOGIC;
  signal \mul0__0_n_83\ : STD_LOGIC;
  signal \mul0__0_n_84\ : STD_LOGIC;
  signal \mul0__0_n_85\ : STD_LOGIC;
  signal \mul0__0_n_86\ : STD_LOGIC;
  signal \mul0__0_n_87\ : STD_LOGIC;
  signal \mul0__0_n_88\ : STD_LOGIC;
  signal \mul0__0_n_89\ : STD_LOGIC;
  signal \mul0__0_n_90\ : STD_LOGIC;
  signal \mul0__0_n_91\ : STD_LOGIC;
  signal \mul0__0_n_92\ : STD_LOGIC;
  signal \mul0__0_n_93\ : STD_LOGIC;
  signal \mul0__0_n_94\ : STD_LOGIC;
  signal \mul0__0_n_95\ : STD_LOGIC;
  signal \mul0__0_n_96\ : STD_LOGIC;
  signal \mul0__0_n_97\ : STD_LOGIC;
  signal \mul0__0_n_98\ : STD_LOGIC;
  signal \mul0__0_n_99\ : STD_LOGIC;
  signal \mul0_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_n_1\ : STD_LOGIC;
  signal \mul0_carry__0_n_2\ : STD_LOGIC;
  signal \mul0_carry__0_n_3\ : STD_LOGIC;
  signal \mul0_carry__10_i_1__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_2__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_3__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_4__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_n_1\ : STD_LOGIC;
  signal \mul0_carry__10_n_2\ : STD_LOGIC;
  signal \mul0_carry__10_n_3\ : STD_LOGIC;
  signal \mul0_carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_4__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_n_1\ : STD_LOGIC;
  signal \mul0_carry__1_n_2\ : STD_LOGIC;
  signal \mul0_carry__1_n_3\ : STD_LOGIC;
  signal \mul0_carry__2_i_1__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_2__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_3__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_4__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_n_1\ : STD_LOGIC;
  signal \mul0_carry__2_n_2\ : STD_LOGIC;
  signal \mul0_carry__2_n_3\ : STD_LOGIC;
  signal \mul0_carry__3_i_1__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_2__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_3__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_4__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_n_1\ : STD_LOGIC;
  signal \mul0_carry__3_n_2\ : STD_LOGIC;
  signal \mul0_carry__3_n_3\ : STD_LOGIC;
  signal \mul0_carry__4_i_1__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_2__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_3__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_4__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_n_1\ : STD_LOGIC;
  signal \mul0_carry__4_n_2\ : STD_LOGIC;
  signal \mul0_carry__4_n_3\ : STD_LOGIC;
  signal \mul0_carry__5_i_1__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_2__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_3__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_4__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_n_1\ : STD_LOGIC;
  signal \mul0_carry__5_n_2\ : STD_LOGIC;
  signal \mul0_carry__5_n_3\ : STD_LOGIC;
  signal \mul0_carry__6_i_1__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_2__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_3__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_4__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_n_1\ : STD_LOGIC;
  signal \mul0_carry__6_n_2\ : STD_LOGIC;
  signal \mul0_carry__6_n_3\ : STD_LOGIC;
  signal \mul0_carry__7_i_1__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_2__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_3__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_4__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_n_1\ : STD_LOGIC;
  signal \mul0_carry__7_n_2\ : STD_LOGIC;
  signal \mul0_carry__7_n_3\ : STD_LOGIC;
  signal \mul0_carry__8_i_1__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_2__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_3__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_4__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_n_1\ : STD_LOGIC;
  signal \mul0_carry__8_n_2\ : STD_LOGIC;
  signal \mul0_carry__8_n_3\ : STD_LOGIC;
  signal \mul0_carry__9_i_1__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_2__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_3__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_4__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_n_1\ : STD_LOGIC;
  signal \mul0_carry__9_n_2\ : STD_LOGIC;
  signal \mul0_carry__9_n_3\ : STD_LOGIC;
  signal \mul0_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \mul0_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \mul0_carry_i_3__5_n_0\ : STD_LOGIC;
  signal mul0_carry_n_0 : STD_LOGIC;
  signal mul0_carry_n_1 : STD_LOGIC;
  signal mul0_carry_n_2 : STD_LOGIC;
  signal mul0_carry_n_3 : STD_LOGIC;
  signal mul0_n_100 : STD_LOGIC;
  signal mul0_n_101 : STD_LOGIC;
  signal mul0_n_102 : STD_LOGIC;
  signal mul0_n_103 : STD_LOGIC;
  signal mul0_n_104 : STD_LOGIC;
  signal mul0_n_105 : STD_LOGIC;
  signal mul0_n_106 : STD_LOGIC;
  signal mul0_n_107 : STD_LOGIC;
  signal mul0_n_108 : STD_LOGIC;
  signal mul0_n_109 : STD_LOGIC;
  signal mul0_n_110 : STD_LOGIC;
  signal mul0_n_111 : STD_LOGIC;
  signal mul0_n_112 : STD_LOGIC;
  signal mul0_n_113 : STD_LOGIC;
  signal mul0_n_114 : STD_LOGIC;
  signal mul0_n_115 : STD_LOGIC;
  signal mul0_n_116 : STD_LOGIC;
  signal mul0_n_117 : STD_LOGIC;
  signal mul0_n_118 : STD_LOGIC;
  signal mul0_n_119 : STD_LOGIC;
  signal mul0_n_120 : STD_LOGIC;
  signal mul0_n_121 : STD_LOGIC;
  signal mul0_n_122 : STD_LOGIC;
  signal mul0_n_123 : STD_LOGIC;
  signal mul0_n_124 : STD_LOGIC;
  signal mul0_n_125 : STD_LOGIC;
  signal mul0_n_126 : STD_LOGIC;
  signal mul0_n_127 : STD_LOGIC;
  signal mul0_n_128 : STD_LOGIC;
  signal mul0_n_129 : STD_LOGIC;
  signal mul0_n_130 : STD_LOGIC;
  signal mul0_n_131 : STD_LOGIC;
  signal mul0_n_132 : STD_LOGIC;
  signal mul0_n_133 : STD_LOGIC;
  signal mul0_n_134 : STD_LOGIC;
  signal mul0_n_135 : STD_LOGIC;
  signal mul0_n_136 : STD_LOGIC;
  signal mul0_n_137 : STD_LOGIC;
  signal mul0_n_138 : STD_LOGIC;
  signal mul0_n_139 : STD_LOGIC;
  signal mul0_n_140 : STD_LOGIC;
  signal mul0_n_141 : STD_LOGIC;
  signal mul0_n_142 : STD_LOGIC;
  signal mul0_n_143 : STD_LOGIC;
  signal mul0_n_144 : STD_LOGIC;
  signal mul0_n_145 : STD_LOGIC;
  signal mul0_n_146 : STD_LOGIC;
  signal mul0_n_147 : STD_LOGIC;
  signal mul0_n_148 : STD_LOGIC;
  signal mul0_n_149 : STD_LOGIC;
  signal mul0_n_150 : STD_LOGIC;
  signal mul0_n_151 : STD_LOGIC;
  signal mul0_n_152 : STD_LOGIC;
  signal mul0_n_153 : STD_LOGIC;
  signal mul0_n_58 : STD_LOGIC;
  signal mul0_n_59 : STD_LOGIC;
  signal mul0_n_60 : STD_LOGIC;
  signal mul0_n_61 : STD_LOGIC;
  signal mul0_n_62 : STD_LOGIC;
  signal mul0_n_63 : STD_LOGIC;
  signal mul0_n_64 : STD_LOGIC;
  signal mul0_n_65 : STD_LOGIC;
  signal mul0_n_66 : STD_LOGIC;
  signal mul0_n_67 : STD_LOGIC;
  signal mul0_n_68 : STD_LOGIC;
  signal mul0_n_69 : STD_LOGIC;
  signal mul0_n_70 : STD_LOGIC;
  signal mul0_n_71 : STD_LOGIC;
  signal mul0_n_72 : STD_LOGIC;
  signal mul0_n_73 : STD_LOGIC;
  signal mul0_n_74 : STD_LOGIC;
  signal mul0_n_75 : STD_LOGIC;
  signal mul0_n_76 : STD_LOGIC;
  signal mul0_n_77 : STD_LOGIC;
  signal mul0_n_78 : STD_LOGIC;
  signal mul0_n_79 : STD_LOGIC;
  signal mul0_n_80 : STD_LOGIC;
  signal mul0_n_81 : STD_LOGIC;
  signal mul0_n_82 : STD_LOGIC;
  signal mul0_n_83 : STD_LOGIC;
  signal mul0_n_84 : STD_LOGIC;
  signal mul0_n_85 : STD_LOGIC;
  signal mul0_n_86 : STD_LOGIC;
  signal mul0_n_87 : STD_LOGIC;
  signal mul0_n_88 : STD_LOGIC;
  signal mul0_n_89 : STD_LOGIC;
  signal mul0_n_90 : STD_LOGIC;
  signal mul0_n_91 : STD_LOGIC;
  signal mul0_n_92 : STD_LOGIC;
  signal mul0_n_93 : STD_LOGIC;
  signal mul0_n_94 : STD_LOGIC;
  signal mul0_n_95 : STD_LOGIC;
  signal mul0_n_96 : STD_LOGIC;
  signal mul0_n_97 : STD_LOGIC;
  signal mul0_n_98 : STD_LOGIC;
  signal mul0_n_99 : STD_LOGIC;
  signal \mul_reg[0]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[10]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[11]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[12]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[13]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[14]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[15]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[16]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[1]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[2]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[3]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[4]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[5]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[6]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[7]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[8]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[9]__0_n_0\ : STD_LOGIC;
  signal \mul_reg__0_n_100\ : STD_LOGIC;
  signal \mul_reg__0_n_101\ : STD_LOGIC;
  signal \mul_reg__0_n_102\ : STD_LOGIC;
  signal \mul_reg__0_n_103\ : STD_LOGIC;
  signal \mul_reg__0_n_104\ : STD_LOGIC;
  signal \mul_reg__0_n_105\ : STD_LOGIC;
  signal \mul_reg__0_n_58\ : STD_LOGIC;
  signal \mul_reg__0_n_59\ : STD_LOGIC;
  signal \mul_reg__0_n_60\ : STD_LOGIC;
  signal \mul_reg__0_n_61\ : STD_LOGIC;
  signal \mul_reg__0_n_62\ : STD_LOGIC;
  signal \mul_reg__0_n_63\ : STD_LOGIC;
  signal \mul_reg__0_n_64\ : STD_LOGIC;
  signal \mul_reg__0_n_65\ : STD_LOGIC;
  signal \mul_reg__0_n_66\ : STD_LOGIC;
  signal \mul_reg__0_n_67\ : STD_LOGIC;
  signal \mul_reg__0_n_68\ : STD_LOGIC;
  signal \mul_reg__0_n_69\ : STD_LOGIC;
  signal \mul_reg__0_n_70\ : STD_LOGIC;
  signal \mul_reg__0_n_71\ : STD_LOGIC;
  signal \mul_reg__0_n_72\ : STD_LOGIC;
  signal \mul_reg__0_n_73\ : STD_LOGIC;
  signal \mul_reg__0_n_74\ : STD_LOGIC;
  signal \mul_reg__0_n_75\ : STD_LOGIC;
  signal \mul_reg__0_n_76\ : STD_LOGIC;
  signal \mul_reg__0_n_77\ : STD_LOGIC;
  signal \mul_reg__0_n_78\ : STD_LOGIC;
  signal \mul_reg__0_n_79\ : STD_LOGIC;
  signal \mul_reg__0_n_80\ : STD_LOGIC;
  signal \mul_reg__0_n_81\ : STD_LOGIC;
  signal \mul_reg__0_n_82\ : STD_LOGIC;
  signal \mul_reg__0_n_83\ : STD_LOGIC;
  signal \mul_reg__0_n_84\ : STD_LOGIC;
  signal \mul_reg__0_n_85\ : STD_LOGIC;
  signal \mul_reg__0_n_86\ : STD_LOGIC;
  signal \mul_reg__0_n_87\ : STD_LOGIC;
  signal \mul_reg__0_n_88\ : STD_LOGIC;
  signal \mul_reg__0_n_89\ : STD_LOGIC;
  signal \mul_reg__0_n_90\ : STD_LOGIC;
  signal \mul_reg__0_n_91\ : STD_LOGIC;
  signal \mul_reg__0_n_92\ : STD_LOGIC;
  signal \mul_reg__0_n_93\ : STD_LOGIC;
  signal \mul_reg__0_n_94\ : STD_LOGIC;
  signal \mul_reg__0_n_95\ : STD_LOGIC;
  signal \mul_reg__0_n_96\ : STD_LOGIC;
  signal \mul_reg__0_n_97\ : STD_LOGIC;
  signal \mul_reg__0_n_98\ : STD_LOGIC;
  signal \mul_reg__0_n_99\ : STD_LOGIC;
  signal \mul_reg__1\ : STD_LOGIC_VECTOR ( 63 to 63 );
  signal \mul_reg__2\ : STD_LOGIC_VECTOR ( 62 downto 16 );
  signal \mul_reg__3\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal mul_reg_n_100 : STD_LOGIC;
  signal mul_reg_n_101 : STD_LOGIC;
  signal mul_reg_n_102 : STD_LOGIC;
  signal mul_reg_n_103 : STD_LOGIC;
  signal mul_reg_n_104 : STD_LOGIC;
  signal mul_reg_n_105 : STD_LOGIC;
  signal mul_reg_n_58 : STD_LOGIC;
  signal mul_reg_n_59 : STD_LOGIC;
  signal mul_reg_n_60 : STD_LOGIC;
  signal mul_reg_n_61 : STD_LOGIC;
  signal mul_reg_n_62 : STD_LOGIC;
  signal mul_reg_n_63 : STD_LOGIC;
  signal mul_reg_n_64 : STD_LOGIC;
  signal mul_reg_n_65 : STD_LOGIC;
  signal mul_reg_n_66 : STD_LOGIC;
  signal mul_reg_n_67 : STD_LOGIC;
  signal mul_reg_n_68 : STD_LOGIC;
  signal mul_reg_n_69 : STD_LOGIC;
  signal mul_reg_n_70 : STD_LOGIC;
  signal mul_reg_n_71 : STD_LOGIC;
  signal mul_reg_n_72 : STD_LOGIC;
  signal mul_reg_n_73 : STD_LOGIC;
  signal mul_reg_n_74 : STD_LOGIC;
  signal mul_reg_n_75 : STD_LOGIC;
  signal mul_reg_n_76 : STD_LOGIC;
  signal mul_reg_n_77 : STD_LOGIC;
  signal mul_reg_n_78 : STD_LOGIC;
  signal mul_reg_n_79 : STD_LOGIC;
  signal mul_reg_n_80 : STD_LOGIC;
  signal mul_reg_n_81 : STD_LOGIC;
  signal mul_reg_n_82 : STD_LOGIC;
  signal mul_reg_n_83 : STD_LOGIC;
  signal mul_reg_n_84 : STD_LOGIC;
  signal mul_reg_n_85 : STD_LOGIC;
  signal mul_reg_n_86 : STD_LOGIC;
  signal mul_reg_n_87 : STD_LOGIC;
  signal mul_reg_n_88 : STD_LOGIC;
  signal mul_reg_n_89 : STD_LOGIC;
  signal mul_reg_n_90 : STD_LOGIC;
  signal mul_reg_n_91 : STD_LOGIC;
  signal mul_reg_n_92 : STD_LOGIC;
  signal mul_reg_n_93 : STD_LOGIC;
  signal mul_reg_n_94 : STD_LOGIC;
  signal mul_reg_n_95 : STD_LOGIC;
  signal mul_reg_n_96 : STD_LOGIC;
  signal mul_reg_n_97 : STD_LOGIC;
  signal mul_reg_n_98 : STD_LOGIC;
  signal mul_reg_n_99 : STD_LOGIC;
  signal \outNeuron[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[10]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[11]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[13]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[14]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[15]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[17]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[18]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[19]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[21]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[22]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[23]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[24]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[25]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[26]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[27]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[28]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[29]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_2__5_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_3__5_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_4__5_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_5__5_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_6__5_n_0\ : STD_LOGIC;
  signal \outNeuron[31]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \outNeuron[9]_i_1__5_n_0\ : STD_LOGIC;
  signal outvalid_reg_n_0 : STD_LOGIC;
  signal raddr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sigValid_i_1__5_n_0\ : STD_LOGIC;
  signal sigValid_reg_n_0 : STD_LOGIC;
  signal \sum[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[10]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[11]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[13]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[14]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[15]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[17]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[18]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[19]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[21]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[22]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[23]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[24]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[25]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[26]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[27]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[28]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[29]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[30]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[31]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[32]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[33]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[34]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[35]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[36]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[37]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[38]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[39]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[40]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[41]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[42]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[43]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[44]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[45]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[46]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[47]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[48]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[49]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[50]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[51]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[52]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[53]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[54]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[55]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[56]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[57]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[58]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[59]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[60]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[61]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[62]_i_1__4_n_0\ : STD_LOGIC;
  signal \sum[62]_i_2__5_n_0\ : STD_LOGIC;
  signal \sum[62]_i_3__5_n_0\ : STD_LOGIC;
  signal \sum[62]_i_4__5_n_0\ : STD_LOGIC;
  signal \sum[62]_i_5__5_n_0\ : STD_LOGIC;
  signal \sum[62]_i_6__5_n_0\ : STD_LOGIC;
  signal \sum[63]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[63]_i_2__5_n_0\ : STD_LOGIC;
  signal \sum[63]_i_3__4_n_0\ : STD_LOGIC;
  signal \sum[63]_i_4__4_n_0\ : STD_LOGIC;
  signal \sum[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[9]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum_reg_n_0_[0]\ : STD_LOGIC;
  signal \sum_reg_n_0_[10]\ : STD_LOGIC;
  signal \sum_reg_n_0_[11]\ : STD_LOGIC;
  signal \sum_reg_n_0_[12]\ : STD_LOGIC;
  signal \sum_reg_n_0_[13]\ : STD_LOGIC;
  signal \sum_reg_n_0_[14]\ : STD_LOGIC;
  signal \sum_reg_n_0_[15]\ : STD_LOGIC;
  signal \sum_reg_n_0_[16]\ : STD_LOGIC;
  signal \sum_reg_n_0_[17]\ : STD_LOGIC;
  signal \sum_reg_n_0_[18]\ : STD_LOGIC;
  signal \sum_reg_n_0_[19]\ : STD_LOGIC;
  signal \sum_reg_n_0_[1]\ : STD_LOGIC;
  signal \sum_reg_n_0_[20]\ : STD_LOGIC;
  signal \sum_reg_n_0_[21]\ : STD_LOGIC;
  signal \sum_reg_n_0_[22]\ : STD_LOGIC;
  signal \sum_reg_n_0_[23]\ : STD_LOGIC;
  signal \sum_reg_n_0_[24]\ : STD_LOGIC;
  signal \sum_reg_n_0_[25]\ : STD_LOGIC;
  signal \sum_reg_n_0_[26]\ : STD_LOGIC;
  signal \sum_reg_n_0_[27]\ : STD_LOGIC;
  signal \sum_reg_n_0_[28]\ : STD_LOGIC;
  signal \sum_reg_n_0_[29]\ : STD_LOGIC;
  signal \sum_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_reg_n_0_[30]\ : STD_LOGIC;
  signal \sum_reg_n_0_[31]\ : STD_LOGIC;
  signal \sum_reg_n_0_[32]\ : STD_LOGIC;
  signal \sum_reg_n_0_[33]\ : STD_LOGIC;
  signal \sum_reg_n_0_[34]\ : STD_LOGIC;
  signal \sum_reg_n_0_[35]\ : STD_LOGIC;
  signal \sum_reg_n_0_[36]\ : STD_LOGIC;
  signal \sum_reg_n_0_[37]\ : STD_LOGIC;
  signal \sum_reg_n_0_[38]\ : STD_LOGIC;
  signal \sum_reg_n_0_[39]\ : STD_LOGIC;
  signal \sum_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_reg_n_0_[40]\ : STD_LOGIC;
  signal \sum_reg_n_0_[41]\ : STD_LOGIC;
  signal \sum_reg_n_0_[42]\ : STD_LOGIC;
  signal \sum_reg_n_0_[43]\ : STD_LOGIC;
  signal \sum_reg_n_0_[44]\ : STD_LOGIC;
  signal \sum_reg_n_0_[45]\ : STD_LOGIC;
  signal \sum_reg_n_0_[46]\ : STD_LOGIC;
  signal \sum_reg_n_0_[47]\ : STD_LOGIC;
  signal \sum_reg_n_0_[48]\ : STD_LOGIC;
  signal \sum_reg_n_0_[49]\ : STD_LOGIC;
  signal \sum_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_reg_n_0_[50]\ : STD_LOGIC;
  signal \sum_reg_n_0_[51]\ : STD_LOGIC;
  signal \sum_reg_n_0_[52]\ : STD_LOGIC;
  signal \sum_reg_n_0_[53]\ : STD_LOGIC;
  signal \sum_reg_n_0_[54]\ : STD_LOGIC;
  signal \sum_reg_n_0_[55]\ : STD_LOGIC;
  signal \sum_reg_n_0_[56]\ : STD_LOGIC;
  signal \sum_reg_n_0_[57]\ : STD_LOGIC;
  signal \sum_reg_n_0_[58]\ : STD_LOGIC;
  signal \sum_reg_n_0_[59]\ : STD_LOGIC;
  signal \sum_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_reg_n_0_[60]\ : STD_LOGIC;
  signal \sum_reg_n_0_[61]\ : STD_LOGIC;
  signal \sum_reg_n_0_[62]\ : STD_LOGIC;
  signal \sum_reg_n_0_[63]\ : STD_LOGIC;
  signal \sum_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_reg_n_0_[7]\ : STD_LOGIC;
  signal \sum_reg_n_0_[8]\ : STD_LOGIC;
  signal \sum_reg_n_0_[9]\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \NLW_accumulateSum_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_biasSum_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul0__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_mul0__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_mul0__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul0_carry__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_mul_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_mul_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of accumulateSum_carry : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__9\ : label is 35;
  attribute ADDER_THRESHOLD of biasSum_carry : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul0 : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \mul0__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute ADDER_THRESHOLD of mul0_carry : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of mul_reg : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \outNeuron[0]_i_1__5\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \outNeuron[10]_i_1__5\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \outNeuron[11]_i_1__5\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \outNeuron[12]_i_1__5\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \outNeuron[13]_i_1__5\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \outNeuron[14]_i_1__5\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \outNeuron[15]_i_1__5\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \outNeuron[16]_i_1__5\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \outNeuron[17]_i_1__5\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \outNeuron[18]_i_1__5\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \outNeuron[19]_i_1__5\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \outNeuron[1]_i_1__5\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \outNeuron[20]_i_1__5\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \outNeuron[21]_i_1__5\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \outNeuron[22]_i_1__5\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \outNeuron[23]_i_1__5\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \outNeuron[24]_i_1__5\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \outNeuron[25]_i_1__5\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \outNeuron[26]_i_1__5\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \outNeuron[27]_i_1__5\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \outNeuron[28]_i_1__5\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \outNeuron[29]_i_1__5\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \outNeuron[2]_i_1__5\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \outNeuron[30]_i_2__5\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \outNeuron[3]_i_1__5\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \outNeuron[4]_i_1__5\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \outNeuron[5]_i_1__5\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \outNeuron[6]_i_1__5\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \outNeuron[7]_i_1__5\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \outNeuron[8]_i_1__5\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \outNeuron[9]_i_1__5\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \raddr[0]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sum[63]_i_4__4\ : label is "soft_lutpair140";
begin
  ADDRD(0) <= \^addrd\(0);
WBram: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized5\
     port map (
      B(14) => WBram_n_0,
      B(13) => WBram_n_1,
      B(12) => WBram_n_2,
      B(11) => WBram_n_3,
      B(10) => WBram_n_4,
      B(9) => WBram_n_5,
      B(8) => WBram_n_6,
      B(7) => WBram_n_7,
      B(6) => WBram_n_8,
      B(5) => WBram_n_9,
      B(4) => WBram_n_10,
      B(3) => WBram_n_11,
      B(2) => WBram_n_12,
      B(1) => WBram_n_13,
      B(0) => WBram_n_14,
      Q(31 downto 0) => Q(31 downto 0),
      S_AXI_ACLK => S_AXI_ACLK,
      dout0(16) => WBram_n_15,
      dout0(15) => WBram_n_16,
      dout0(14) => WBram_n_17,
      dout0(13) => WBram_n_18,
      dout0(12) => WBram_n_19,
      dout0(11) => WBram_n_20,
      dout0(10) => WBram_n_21,
      dout0(9) => WBram_n_22,
      dout0(8) => WBram_n_23,
      dout0(7) => WBram_n_24,
      dout0(6) => WBram_n_25,
      dout0(5) => WBram_n_26,
      dout0(4) => WBram_n_27,
      dout0(3) => WBram_n_28,
      dout0(2) => WBram_n_29,
      dout0(1) => WBram_n_30,
      dout0(0) => WBram_n_31,
      \mul0__0\ => \^addrd\(0),
      \mul0__0_0\ => \waddr_reg_n_0_[1]\,
      raddr(1 downto 0) => raddr(1 downto 0),
      wen_1 => wen_1
    );
accumulateSum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => accumulateSum_carry_n_0,
      CO(2) => accumulateSum_carry_n_1,
      CO(1) => accumulateSum_carry_n_2,
      CO(0) => accumulateSum_carry_n_3,
      CYINIT => '0',
      DI(3) => \mul_reg[3]__0_n_0\,
      DI(2) => \mul_reg[2]__0_n_0\,
      DI(1) => \mul_reg[1]__0_n_0\,
      DI(0) => \mul_reg[0]__0_n_0\,
      O(3) => accumulateSum_carry_n_4,
      O(2) => accumulateSum_carry_n_5,
      O(1) => accumulateSum_carry_n_6,
      O(0) => accumulateSum_carry_n_7,
      S(3) => \accumulateSum_carry_i_1__5_n_0\,
      S(2) => \accumulateSum_carry_i_2__5_n_0\,
      S(1) => \accumulateSum_carry_i_3__5_n_0\,
      S(0) => \accumulateSum_carry_i_4__5_n_0\
    );
\accumulateSum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => accumulateSum_carry_n_0,
      CO(3) => \accumulateSum_carry__0_n_0\,
      CO(2) => \accumulateSum_carry__0_n_1\,
      CO(1) => \accumulateSum_carry__0_n_2\,
      CO(0) => \accumulateSum_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[7]__0_n_0\,
      DI(2) => \mul_reg[6]__0_n_0\,
      DI(1) => \mul_reg[5]__0_n_0\,
      DI(0) => \mul_reg[4]__0_n_0\,
      O(3) => \accumulateSum_carry__0_n_4\,
      O(2) => \accumulateSum_carry__0_n_5\,
      O(1) => \accumulateSum_carry__0_n_6\,
      O(0) => \accumulateSum_carry__0_n_7\,
      S(3) => \accumulateSum_carry__0_i_1__5_n_0\,
      S(2) => \accumulateSum_carry__0_i_2__5_n_0\,
      S(1) => \accumulateSum_carry__0_i_3__5_n_0\,
      S(0) => \accumulateSum_carry__0_i_4__5_n_0\
    );
\accumulateSum_carry__0_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[7]__0_n_0\,
      I1 => \sum_reg_n_0_[7]\,
      O => \accumulateSum_carry__0_i_1__5_n_0\
    );
\accumulateSum_carry__0_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[6]__0_n_0\,
      I1 => \sum_reg_n_0_[6]\,
      O => \accumulateSum_carry__0_i_2__5_n_0\
    );
\accumulateSum_carry__0_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[5]__0_n_0\,
      I1 => \sum_reg_n_0_[5]\,
      O => \accumulateSum_carry__0_i_3__5_n_0\
    );
\accumulateSum_carry__0_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[4]__0_n_0\,
      I1 => \sum_reg_n_0_[4]\,
      O => \accumulateSum_carry__0_i_4__5_n_0\
    );
\accumulateSum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__0_n_0\,
      CO(3) => \accumulateSum_carry__1_n_0\,
      CO(2) => \accumulateSum_carry__1_n_1\,
      CO(1) => \accumulateSum_carry__1_n_2\,
      CO(0) => \accumulateSum_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[11]__0_n_0\,
      DI(2) => \mul_reg[10]__0_n_0\,
      DI(1) => \mul_reg[9]__0_n_0\,
      DI(0) => \mul_reg[8]__0_n_0\,
      O(3) => \accumulateSum_carry__1_n_4\,
      O(2) => \accumulateSum_carry__1_n_5\,
      O(1) => \accumulateSum_carry__1_n_6\,
      O(0) => \accumulateSum_carry__1_n_7\,
      S(3) => \accumulateSum_carry__1_i_1__5_n_0\,
      S(2) => \accumulateSum_carry__1_i_2__5_n_0\,
      S(1) => \accumulateSum_carry__1_i_3__5_n_0\,
      S(0) => \accumulateSum_carry__1_i_4__5_n_0\
    );
\accumulateSum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__9_n_0\,
      CO(3) => \accumulateSum_carry__10_n_0\,
      CO(2) => \accumulateSum_carry__10_n_1\,
      CO(1) => \accumulateSum_carry__10_n_2\,
      CO(0) => \accumulateSum_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(47 downto 44),
      O(3) => \accumulateSum_carry__10_n_4\,
      O(2) => \accumulateSum_carry__10_n_5\,
      O(1) => \accumulateSum_carry__10_n_6\,
      O(0) => \accumulateSum_carry__10_n_7\,
      S(3) => \accumulateSum_carry__10_i_1__5_n_0\,
      S(2) => \accumulateSum_carry__10_i_2__5_n_0\,
      S(1) => \accumulateSum_carry__10_i_3__5_n_0\,
      S(0) => \accumulateSum_carry__10_i_4__5_n_0\
    );
\accumulateSum_carry__10_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(47),
      I1 => \sum_reg_n_0_[47]\,
      O => \accumulateSum_carry__10_i_1__5_n_0\
    );
\accumulateSum_carry__10_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(46),
      I1 => \sum_reg_n_0_[46]\,
      O => \accumulateSum_carry__10_i_2__5_n_0\
    );
\accumulateSum_carry__10_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(45),
      I1 => \sum_reg_n_0_[45]\,
      O => \accumulateSum_carry__10_i_3__5_n_0\
    );
\accumulateSum_carry__10_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(44),
      I1 => \sum_reg_n_0_[44]\,
      O => \accumulateSum_carry__10_i_4__5_n_0\
    );
\accumulateSum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__10_n_0\,
      CO(3) => \accumulateSum_carry__11_n_0\,
      CO(2) => \accumulateSum_carry__11_n_1\,
      CO(1) => \accumulateSum_carry__11_n_2\,
      CO(0) => \accumulateSum_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(51 downto 48),
      O(3) => \accumulateSum_carry__11_n_4\,
      O(2) => \accumulateSum_carry__11_n_5\,
      O(1) => \accumulateSum_carry__11_n_6\,
      O(0) => \accumulateSum_carry__11_n_7\,
      S(3) => \accumulateSum_carry__11_i_1__5_n_0\,
      S(2) => \accumulateSum_carry__11_i_2__5_n_0\,
      S(1) => \accumulateSum_carry__11_i_3__5_n_0\,
      S(0) => \accumulateSum_carry__11_i_4__5_n_0\
    );
\accumulateSum_carry__11_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(51),
      I1 => \sum_reg_n_0_[51]\,
      O => \accumulateSum_carry__11_i_1__5_n_0\
    );
\accumulateSum_carry__11_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(50),
      I1 => \sum_reg_n_0_[50]\,
      O => \accumulateSum_carry__11_i_2__5_n_0\
    );
\accumulateSum_carry__11_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(49),
      I1 => \sum_reg_n_0_[49]\,
      O => \accumulateSum_carry__11_i_3__5_n_0\
    );
\accumulateSum_carry__11_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(48),
      I1 => \sum_reg_n_0_[48]\,
      O => \accumulateSum_carry__11_i_4__5_n_0\
    );
\accumulateSum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__11_n_0\,
      CO(3) => \accumulateSum_carry__12_n_0\,
      CO(2) => \accumulateSum_carry__12_n_1\,
      CO(1) => \accumulateSum_carry__12_n_2\,
      CO(0) => \accumulateSum_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(55 downto 52),
      O(3) => \accumulateSum_carry__12_n_4\,
      O(2) => \accumulateSum_carry__12_n_5\,
      O(1) => \accumulateSum_carry__12_n_6\,
      O(0) => \accumulateSum_carry__12_n_7\,
      S(3) => \accumulateSum_carry__12_i_1__5_n_0\,
      S(2) => \accumulateSum_carry__12_i_2__5_n_0\,
      S(1) => \accumulateSum_carry__12_i_3__5_n_0\,
      S(0) => \accumulateSum_carry__12_i_4__5_n_0\
    );
\accumulateSum_carry__12_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(55),
      I1 => \sum_reg_n_0_[55]\,
      O => \accumulateSum_carry__12_i_1__5_n_0\
    );
\accumulateSum_carry__12_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(54),
      I1 => \sum_reg_n_0_[54]\,
      O => \accumulateSum_carry__12_i_2__5_n_0\
    );
\accumulateSum_carry__12_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(53),
      I1 => \sum_reg_n_0_[53]\,
      O => \accumulateSum_carry__12_i_3__5_n_0\
    );
\accumulateSum_carry__12_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(52),
      I1 => \sum_reg_n_0_[52]\,
      O => \accumulateSum_carry__12_i_4__5_n_0\
    );
\accumulateSum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__12_n_0\,
      CO(3) => \accumulateSum_carry__13_n_0\,
      CO(2) => \accumulateSum_carry__13_n_1\,
      CO(1) => \accumulateSum_carry__13_n_2\,
      CO(0) => \accumulateSum_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(59 downto 56),
      O(3) => \accumulateSum_carry__13_n_4\,
      O(2) => \accumulateSum_carry__13_n_5\,
      O(1) => \accumulateSum_carry__13_n_6\,
      O(0) => \accumulateSum_carry__13_n_7\,
      S(3) => \accumulateSum_carry__13_i_1__5_n_0\,
      S(2) => \accumulateSum_carry__13_i_2__5_n_0\,
      S(1) => \accumulateSum_carry__13_i_3__5_n_0\,
      S(0) => \accumulateSum_carry__13_i_4__5_n_0\
    );
\accumulateSum_carry__13_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(59),
      I1 => \sum_reg_n_0_[59]\,
      O => \accumulateSum_carry__13_i_1__5_n_0\
    );
\accumulateSum_carry__13_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(58),
      I1 => \sum_reg_n_0_[58]\,
      O => \accumulateSum_carry__13_i_2__5_n_0\
    );
\accumulateSum_carry__13_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(57),
      I1 => \sum_reg_n_0_[57]\,
      O => \accumulateSum_carry__13_i_3__5_n_0\
    );
\accumulateSum_carry__13_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(56),
      I1 => \sum_reg_n_0_[56]\,
      O => \accumulateSum_carry__13_i_4__5_n_0\
    );
\accumulateSum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__13_n_0\,
      CO(3) => \NLW_accumulateSum_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \accumulateSum_carry__14_n_1\,
      CO(1) => \accumulateSum_carry__14_n_2\,
      CO(0) => \accumulateSum_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \mul_reg__2\(62 downto 60),
      O(3) => \accumulateSum_carry__14_n_4\,
      O(2) => \accumulateSum_carry__14_n_5\,
      O(1) => \accumulateSum_carry__14_n_6\,
      O(0) => \accumulateSum_carry__14_n_7\,
      S(3) => \accumulateSum_carry__14_i_1__5_n_0\,
      S(2) => \accumulateSum_carry__14_i_2__5_n_0\,
      S(1) => \accumulateSum_carry__14_i_3__5_n_0\,
      S(0) => \accumulateSum_carry__14_i_4__5_n_0\
    );
\accumulateSum_carry__14_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(63),
      I1 => \sum_reg_n_0_[63]\,
      O => \accumulateSum_carry__14_i_1__5_n_0\
    );
\accumulateSum_carry__14_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(62),
      I1 => \sum_reg_n_0_[62]\,
      O => \accumulateSum_carry__14_i_2__5_n_0\
    );
\accumulateSum_carry__14_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(61),
      I1 => \sum_reg_n_0_[61]\,
      O => \accumulateSum_carry__14_i_3__5_n_0\
    );
\accumulateSum_carry__14_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(60),
      I1 => \sum_reg_n_0_[60]\,
      O => \accumulateSum_carry__14_i_4__5_n_0\
    );
\accumulateSum_carry__1_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[11]__0_n_0\,
      I1 => \sum_reg_n_0_[11]\,
      O => \accumulateSum_carry__1_i_1__5_n_0\
    );
\accumulateSum_carry__1_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[10]__0_n_0\,
      I1 => \sum_reg_n_0_[10]\,
      O => \accumulateSum_carry__1_i_2__5_n_0\
    );
\accumulateSum_carry__1_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[9]__0_n_0\,
      I1 => \sum_reg_n_0_[9]\,
      O => \accumulateSum_carry__1_i_3__5_n_0\
    );
\accumulateSum_carry__1_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[8]__0_n_0\,
      I1 => \sum_reg_n_0_[8]\,
      O => \accumulateSum_carry__1_i_4__5_n_0\
    );
\accumulateSum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__1_n_0\,
      CO(3) => \accumulateSum_carry__2_n_0\,
      CO(2) => \accumulateSum_carry__2_n_1\,
      CO(1) => \accumulateSum_carry__2_n_2\,
      CO(0) => \accumulateSum_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[15]__0_n_0\,
      DI(2) => \mul_reg[14]__0_n_0\,
      DI(1) => \mul_reg[13]__0_n_0\,
      DI(0) => \mul_reg[12]__0_n_0\,
      O(3) => \accumulateSum_carry__2_n_4\,
      O(2) => \accumulateSum_carry__2_n_5\,
      O(1) => \accumulateSum_carry__2_n_6\,
      O(0) => \accumulateSum_carry__2_n_7\,
      S(3) => \accumulateSum_carry__2_i_1__5_n_0\,
      S(2) => \accumulateSum_carry__2_i_2__5_n_0\,
      S(1) => \accumulateSum_carry__2_i_3__5_n_0\,
      S(0) => \accumulateSum_carry__2_i_4__5_n_0\
    );
\accumulateSum_carry__2_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[15]__0_n_0\,
      I1 => \sum_reg_n_0_[15]\,
      O => \accumulateSum_carry__2_i_1__5_n_0\
    );
\accumulateSum_carry__2_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[14]__0_n_0\,
      I1 => \sum_reg_n_0_[14]\,
      O => \accumulateSum_carry__2_i_2__5_n_0\
    );
\accumulateSum_carry__2_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[13]__0_n_0\,
      I1 => \sum_reg_n_0_[13]\,
      O => \accumulateSum_carry__2_i_3__5_n_0\
    );
\accumulateSum_carry__2_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[12]__0_n_0\,
      I1 => \sum_reg_n_0_[12]\,
      O => \accumulateSum_carry__2_i_4__5_n_0\
    );
\accumulateSum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__2_n_0\,
      CO(3) => \accumulateSum_carry__3_n_0\,
      CO(2) => \accumulateSum_carry__3_n_1\,
      CO(1) => \accumulateSum_carry__3_n_2\,
      CO(0) => \accumulateSum_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(19 downto 16),
      O(3) => \accumulateSum_carry__3_n_4\,
      O(2) => \accumulateSum_carry__3_n_5\,
      O(1) => \accumulateSum_carry__3_n_6\,
      O(0) => \accumulateSum_carry__3_n_7\,
      S(3) => \accumulateSum_carry__3_i_1__5_n_0\,
      S(2) => \accumulateSum_carry__3_i_2__5_n_0\,
      S(1) => \accumulateSum_carry__3_i_3__5_n_0\,
      S(0) => \accumulateSum_carry__3_i_4__5_n_0\
    );
\accumulateSum_carry__3_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(19),
      I1 => \sum_reg_n_0_[19]\,
      O => \accumulateSum_carry__3_i_1__5_n_0\
    );
\accumulateSum_carry__3_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(18),
      I1 => \sum_reg_n_0_[18]\,
      O => \accumulateSum_carry__3_i_2__5_n_0\
    );
\accumulateSum_carry__3_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(17),
      I1 => \sum_reg_n_0_[17]\,
      O => \accumulateSum_carry__3_i_3__5_n_0\
    );
\accumulateSum_carry__3_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(16),
      I1 => \sum_reg_n_0_[16]\,
      O => \accumulateSum_carry__3_i_4__5_n_0\
    );
\accumulateSum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__3_n_0\,
      CO(3) => \accumulateSum_carry__4_n_0\,
      CO(2) => \accumulateSum_carry__4_n_1\,
      CO(1) => \accumulateSum_carry__4_n_2\,
      CO(0) => \accumulateSum_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(23 downto 20),
      O(3) => \accumulateSum_carry__4_n_4\,
      O(2) => \accumulateSum_carry__4_n_5\,
      O(1) => \accumulateSum_carry__4_n_6\,
      O(0) => \accumulateSum_carry__4_n_7\,
      S(3) => \accumulateSum_carry__4_i_1__5_n_0\,
      S(2) => \accumulateSum_carry__4_i_2__5_n_0\,
      S(1) => \accumulateSum_carry__4_i_3__5_n_0\,
      S(0) => \accumulateSum_carry__4_i_4__5_n_0\
    );
\accumulateSum_carry__4_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(23),
      I1 => \sum_reg_n_0_[23]\,
      O => \accumulateSum_carry__4_i_1__5_n_0\
    );
\accumulateSum_carry__4_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(22),
      I1 => \sum_reg_n_0_[22]\,
      O => \accumulateSum_carry__4_i_2__5_n_0\
    );
\accumulateSum_carry__4_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(21),
      I1 => \sum_reg_n_0_[21]\,
      O => \accumulateSum_carry__4_i_3__5_n_0\
    );
\accumulateSum_carry__4_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(20),
      I1 => \sum_reg_n_0_[20]\,
      O => \accumulateSum_carry__4_i_4__5_n_0\
    );
\accumulateSum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__4_n_0\,
      CO(3) => \accumulateSum_carry__5_n_0\,
      CO(2) => \accumulateSum_carry__5_n_1\,
      CO(1) => \accumulateSum_carry__5_n_2\,
      CO(0) => \accumulateSum_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(27 downto 24),
      O(3) => \accumulateSum_carry__5_n_4\,
      O(2) => \accumulateSum_carry__5_n_5\,
      O(1) => \accumulateSum_carry__5_n_6\,
      O(0) => \accumulateSum_carry__5_n_7\,
      S(3) => \accumulateSum_carry__5_i_1__5_n_0\,
      S(2) => \accumulateSum_carry__5_i_2__5_n_0\,
      S(1) => \accumulateSum_carry__5_i_3__5_n_0\,
      S(0) => \accumulateSum_carry__5_i_4__5_n_0\
    );
\accumulateSum_carry__5_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(27),
      I1 => \sum_reg_n_0_[27]\,
      O => \accumulateSum_carry__5_i_1__5_n_0\
    );
\accumulateSum_carry__5_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(26),
      I1 => \sum_reg_n_0_[26]\,
      O => \accumulateSum_carry__5_i_2__5_n_0\
    );
\accumulateSum_carry__5_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(25),
      I1 => \sum_reg_n_0_[25]\,
      O => \accumulateSum_carry__5_i_3__5_n_0\
    );
\accumulateSum_carry__5_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(24),
      I1 => \sum_reg_n_0_[24]\,
      O => \accumulateSum_carry__5_i_4__5_n_0\
    );
\accumulateSum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__5_n_0\,
      CO(3) => \accumulateSum_carry__6_n_0\,
      CO(2) => \accumulateSum_carry__6_n_1\,
      CO(1) => \accumulateSum_carry__6_n_2\,
      CO(0) => \accumulateSum_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(31 downto 28),
      O(3) => \accumulateSum_carry__6_n_4\,
      O(2) => \accumulateSum_carry__6_n_5\,
      O(1) => \accumulateSum_carry__6_n_6\,
      O(0) => \accumulateSum_carry__6_n_7\,
      S(3) => \accumulateSum_carry__6_i_1__5_n_0\,
      S(2) => \accumulateSum_carry__6_i_2__5_n_0\,
      S(1) => \accumulateSum_carry__6_i_3__5_n_0\,
      S(0) => \accumulateSum_carry__6_i_4__5_n_0\
    );
\accumulateSum_carry__6_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(31),
      I1 => \sum_reg_n_0_[31]\,
      O => \accumulateSum_carry__6_i_1__5_n_0\
    );
\accumulateSum_carry__6_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(30),
      I1 => \sum_reg_n_0_[30]\,
      O => \accumulateSum_carry__6_i_2__5_n_0\
    );
\accumulateSum_carry__6_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(29),
      I1 => \sum_reg_n_0_[29]\,
      O => \accumulateSum_carry__6_i_3__5_n_0\
    );
\accumulateSum_carry__6_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(28),
      I1 => \sum_reg_n_0_[28]\,
      O => \accumulateSum_carry__6_i_4__5_n_0\
    );
\accumulateSum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__6_n_0\,
      CO(3) => \accumulateSum_carry__7_n_0\,
      CO(2) => \accumulateSum_carry__7_n_1\,
      CO(1) => \accumulateSum_carry__7_n_2\,
      CO(0) => \accumulateSum_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(35 downto 32),
      O(3) => \accumulateSum_carry__7_n_4\,
      O(2) => \accumulateSum_carry__7_n_5\,
      O(1) => \accumulateSum_carry__7_n_6\,
      O(0) => \accumulateSum_carry__7_n_7\,
      S(3) => \accumulateSum_carry__7_i_1__5_n_0\,
      S(2) => \accumulateSum_carry__7_i_2__5_n_0\,
      S(1) => \accumulateSum_carry__7_i_3__5_n_0\,
      S(0) => \accumulateSum_carry__7_i_4__5_n_0\
    );
\accumulateSum_carry__7_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(35),
      I1 => \sum_reg_n_0_[35]\,
      O => \accumulateSum_carry__7_i_1__5_n_0\
    );
\accumulateSum_carry__7_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(34),
      I1 => \sum_reg_n_0_[34]\,
      O => \accumulateSum_carry__7_i_2__5_n_0\
    );
\accumulateSum_carry__7_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(33),
      I1 => \sum_reg_n_0_[33]\,
      O => \accumulateSum_carry__7_i_3__5_n_0\
    );
\accumulateSum_carry__7_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(32),
      I1 => \sum_reg_n_0_[32]\,
      O => \accumulateSum_carry__7_i_4__5_n_0\
    );
\accumulateSum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__7_n_0\,
      CO(3) => \accumulateSum_carry__8_n_0\,
      CO(2) => \accumulateSum_carry__8_n_1\,
      CO(1) => \accumulateSum_carry__8_n_2\,
      CO(0) => \accumulateSum_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(39 downto 36),
      O(3) => \accumulateSum_carry__8_n_4\,
      O(2) => \accumulateSum_carry__8_n_5\,
      O(1) => \accumulateSum_carry__8_n_6\,
      O(0) => \accumulateSum_carry__8_n_7\,
      S(3) => \accumulateSum_carry__8_i_1__5_n_0\,
      S(2) => \accumulateSum_carry__8_i_2__5_n_0\,
      S(1) => \accumulateSum_carry__8_i_3__5_n_0\,
      S(0) => \accumulateSum_carry__8_i_4__5_n_0\
    );
\accumulateSum_carry__8_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(39),
      I1 => \sum_reg_n_0_[39]\,
      O => \accumulateSum_carry__8_i_1__5_n_0\
    );
\accumulateSum_carry__8_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(38),
      I1 => \sum_reg_n_0_[38]\,
      O => \accumulateSum_carry__8_i_2__5_n_0\
    );
\accumulateSum_carry__8_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(37),
      I1 => \sum_reg_n_0_[37]\,
      O => \accumulateSum_carry__8_i_3__5_n_0\
    );
\accumulateSum_carry__8_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(36),
      I1 => \sum_reg_n_0_[36]\,
      O => \accumulateSum_carry__8_i_4__5_n_0\
    );
\accumulateSum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__8_n_0\,
      CO(3) => \accumulateSum_carry__9_n_0\,
      CO(2) => \accumulateSum_carry__9_n_1\,
      CO(1) => \accumulateSum_carry__9_n_2\,
      CO(0) => \accumulateSum_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(43 downto 40),
      O(3) => \accumulateSum_carry__9_n_4\,
      O(2) => \accumulateSum_carry__9_n_5\,
      O(1) => \accumulateSum_carry__9_n_6\,
      O(0) => \accumulateSum_carry__9_n_7\,
      S(3) => \accumulateSum_carry__9_i_1__5_n_0\,
      S(2) => \accumulateSum_carry__9_i_2__5_n_0\,
      S(1) => \accumulateSum_carry__9_i_3__5_n_0\,
      S(0) => \accumulateSum_carry__9_i_4__5_n_0\
    );
\accumulateSum_carry__9_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(43),
      I1 => \sum_reg_n_0_[43]\,
      O => \accumulateSum_carry__9_i_1__5_n_0\
    );
\accumulateSum_carry__9_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(42),
      I1 => \sum_reg_n_0_[42]\,
      O => \accumulateSum_carry__9_i_2__5_n_0\
    );
\accumulateSum_carry__9_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(41),
      I1 => \sum_reg_n_0_[41]\,
      O => \accumulateSum_carry__9_i_3__5_n_0\
    );
\accumulateSum_carry__9_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(40),
      I1 => \sum_reg_n_0_[40]\,
      O => \accumulateSum_carry__9_i_4__5_n_0\
    );
\accumulateSum_carry_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[3]__0_n_0\,
      I1 => \sum_reg_n_0_[3]\,
      O => \accumulateSum_carry_i_1__5_n_0\
    );
\accumulateSum_carry_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[2]__0_n_0\,
      I1 => \sum_reg_n_0_[2]\,
      O => \accumulateSum_carry_i_2__5_n_0\
    );
\accumulateSum_carry_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[1]__0_n_0\,
      I1 => \sum_reg_n_0_[1]\,
      O => \accumulateSum_carry_i_3__5_n_0\
    );
\accumulateSum_carry_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[0]__0_n_0\,
      I1 => \sum_reg_n_0_[0]\,
      O => \accumulateSum_carry_i_4__5_n_0\
    );
biasSum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => biasSum_carry_n_0,
      CO(2) => biasSum_carry_n_1,
      CO(1) => biasSum_carry_n_2,
      CO(0) => biasSum_carry_n_3,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => biasSum_carry_n_4,
      O(2) => biasSum_carry_n_5,
      O(1) => biasSum_carry_n_6,
      O(0) => biasSum_carry_n_7,
      S(3) => \biasSum_carry_i_1__5_n_0\,
      S(2) => \biasSum_carry_i_2__5_n_0\,
      S(1) => \biasSum_carry_i_3__5_n_0\,
      S(0) => \biasSum_carry_i_4__5_n_0\
    );
\biasSum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => biasSum_carry_n_0,
      CO(3) => \biasSum_carry__0_n_0\,
      CO(2) => \biasSum_carry__0_n_1\,
      CO(1) => \biasSum_carry__0_n_2\,
      CO(0) => \biasSum_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__0_n_4\,
      O(2) => \biasSum_carry__0_n_5\,
      O(1) => \biasSum_carry__0_n_6\,
      O(0) => \biasSum_carry__0_n_7\,
      S(3) => \biasSum_carry__0_i_1__5_n_0\,
      S(2) => \biasSum_carry__0_i_2__5_n_0\,
      S(1) => \biasSum_carry__0_i_3__5_n_0\,
      S(0) => \biasSum_carry__0_i_4__5_n_0\
    );
\biasSum_carry__0_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[7]\,
      O => \biasSum_carry__0_i_1__5_n_0\
    );
\biasSum_carry__0_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[6]\,
      O => \biasSum_carry__0_i_2__5_n_0\
    );
\biasSum_carry__0_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[5]\,
      O => \biasSum_carry__0_i_3__5_n_0\
    );
\biasSum_carry__0_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[4]\,
      O => \biasSum_carry__0_i_4__5_n_0\
    );
\biasSum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__0_n_0\,
      CO(3) => \biasSum_carry__1_n_0\,
      CO(2) => \biasSum_carry__1_n_1\,
      CO(1) => \biasSum_carry__1_n_2\,
      CO(0) => \biasSum_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__1_n_4\,
      O(2) => \biasSum_carry__1_n_5\,
      O(1) => \biasSum_carry__1_n_6\,
      O(0) => \biasSum_carry__1_n_7\,
      S(3) => \biasSum_carry__1_i_1__5_n_0\,
      S(2) => \biasSum_carry__1_i_2__5_n_0\,
      S(1) => \biasSum_carry__1_i_3__5_n_0\,
      S(0) => \biasSum_carry__1_i_4__5_n_0\
    );
\biasSum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__9_n_0\,
      CO(3) => \biasSum_carry__10_n_0\,
      CO(2) => \biasSum_carry__10_n_1\,
      CO(1) => \biasSum_carry__10_n_2\,
      CO(0) => \biasSum_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[46]\,
      DI(1) => \bias_reg_n_0_[45]\,
      DI(0) => \bias_reg_n_0_[44]\,
      O(3) => \biasSum_carry__10_n_4\,
      O(2) => \biasSum_carry__10_n_5\,
      O(1) => \biasSum_carry__10_n_6\,
      O(0) => \biasSum_carry__10_n_7\,
      S(3) => \biasSum_carry__10_i_1__5_n_0\,
      S(2) => \biasSum_carry__10_i_2__5_n_0\,
      S(1) => \biasSum_carry__10_i_3__5_n_0\,
      S(0) => \biasSum_carry__10_i_4__5_n_0\
    );
\biasSum_carry__10_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[47]\,
      O => \biasSum_carry__10_i_1__5_n_0\
    );
\biasSum_carry__10_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[46]\,
      I1 => \sum_reg_n_0_[46]\,
      O => \biasSum_carry__10_i_2__5_n_0\
    );
\biasSum_carry__10_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[45]\,
      I1 => \sum_reg_n_0_[45]\,
      O => \biasSum_carry__10_i_3__5_n_0\
    );
\biasSum_carry__10_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[44]\,
      I1 => \sum_reg_n_0_[44]\,
      O => \biasSum_carry__10_i_4__5_n_0\
    );
\biasSum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__10_n_0\,
      CO(3) => \biasSum_carry__11_n_0\,
      CO(2) => \biasSum_carry__11_n_1\,
      CO(1) => \biasSum_carry__11_n_2\,
      CO(0) => \biasSum_carry__11_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__11_n_4\,
      O(2) => \biasSum_carry__11_n_5\,
      O(1) => \biasSum_carry__11_n_6\,
      O(0) => \biasSum_carry__11_n_7\,
      S(3) => \biasSum_carry__11_i_1__5_n_0\,
      S(2) => \biasSum_carry__11_i_2__5_n_0\,
      S(1) => \biasSum_carry__11_i_3__5_n_0\,
      S(0) => \biasSum_carry__11_i_4__5_n_0\
    );
\biasSum_carry__11_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[51]\,
      O => \biasSum_carry__11_i_1__5_n_0\
    );
\biasSum_carry__11_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[50]\,
      O => \biasSum_carry__11_i_2__5_n_0\
    );
\biasSum_carry__11_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[49]\,
      O => \biasSum_carry__11_i_3__5_n_0\
    );
\biasSum_carry__11_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[48]\,
      O => \biasSum_carry__11_i_4__5_n_0\
    );
\biasSum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__11_n_0\,
      CO(3) => \biasSum_carry__12_n_0\,
      CO(2) => \biasSum_carry__12_n_1\,
      CO(1) => \biasSum_carry__12_n_2\,
      CO(0) => \biasSum_carry__12_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__12_n_4\,
      O(2) => \biasSum_carry__12_n_5\,
      O(1) => \biasSum_carry__12_n_6\,
      O(0) => \biasSum_carry__12_n_7\,
      S(3) => \biasSum_carry__12_i_1__5_n_0\,
      S(2) => \biasSum_carry__12_i_2__5_n_0\,
      S(1) => \biasSum_carry__12_i_3__5_n_0\,
      S(0) => \biasSum_carry__12_i_4__5_n_0\
    );
\biasSum_carry__12_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[55]\,
      O => \biasSum_carry__12_i_1__5_n_0\
    );
\biasSum_carry__12_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[54]\,
      O => \biasSum_carry__12_i_2__5_n_0\
    );
\biasSum_carry__12_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[53]\,
      O => \biasSum_carry__12_i_3__5_n_0\
    );
\biasSum_carry__12_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[52]\,
      O => \biasSum_carry__12_i_4__5_n_0\
    );
\biasSum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__12_n_0\,
      CO(3) => \biasSum_carry__13_n_0\,
      CO(2) => \biasSum_carry__13_n_1\,
      CO(1) => \biasSum_carry__13_n_2\,
      CO(0) => \biasSum_carry__13_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__13_n_4\,
      O(2) => \biasSum_carry__13_n_5\,
      O(1) => \biasSum_carry__13_n_6\,
      O(0) => \biasSum_carry__13_n_7\,
      S(3) => \biasSum_carry__13_i_1__5_n_0\,
      S(2) => \biasSum_carry__13_i_2__5_n_0\,
      S(1) => \biasSum_carry__13_i_3__5_n_0\,
      S(0) => \biasSum_carry__13_i_4__5_n_0\
    );
\biasSum_carry__13_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[59]\,
      O => \biasSum_carry__13_i_1__5_n_0\
    );
\biasSum_carry__13_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[58]\,
      O => \biasSum_carry__13_i_2__5_n_0\
    );
\biasSum_carry__13_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[57]\,
      O => \biasSum_carry__13_i_3__5_n_0\
    );
\biasSum_carry__13_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[56]\,
      O => \biasSum_carry__13_i_4__5_n_0\
    );
\biasSum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__13_n_0\,
      CO(3) => \NLW_biasSum_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \biasSum_carry__14_n_1\,
      CO(1) => \biasSum_carry__14_n_2\,
      CO(0) => \biasSum_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__14_n_4\,
      O(2) => \biasSum_carry__14_n_5\,
      O(1) => \biasSum_carry__14_n_6\,
      O(0) => \biasSum_carry__14_n_7\,
      S(3) => \biasSum_carry__14_i_1__5_n_0\,
      S(2) => \biasSum_carry__14_i_2__5_n_0\,
      S(1) => \biasSum_carry__14_i_3__5_n_0\,
      S(0) => \biasSum_carry__14_i_4__5_n_0\
    );
\biasSum_carry__14_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \biasSum_carry__14_i_1__5_n_0\
    );
\biasSum_carry__14_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[62]\,
      O => \biasSum_carry__14_i_2__5_n_0\
    );
\biasSum_carry__14_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[61]\,
      O => \biasSum_carry__14_i_3__5_n_0\
    );
\biasSum_carry__14_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[60]\,
      O => \biasSum_carry__14_i_4__5_n_0\
    );
\biasSum_carry__1_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[11]\,
      O => \biasSum_carry__1_i_1__5_n_0\
    );
\biasSum_carry__1_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[10]\,
      O => \biasSum_carry__1_i_2__5_n_0\
    );
\biasSum_carry__1_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[9]\,
      O => \biasSum_carry__1_i_3__5_n_0\
    );
\biasSum_carry__1_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[8]\,
      O => \biasSum_carry__1_i_4__5_n_0\
    );
\biasSum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__1_n_0\,
      CO(3) => \biasSum_carry__2_n_0\,
      CO(2) => \biasSum_carry__2_n_1\,
      CO(1) => \biasSum_carry__2_n_2\,
      CO(0) => \biasSum_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__2_n_4\,
      O(2) => \biasSum_carry__2_n_5\,
      O(1) => \biasSum_carry__2_n_6\,
      O(0) => \biasSum_carry__2_n_7\,
      S(3) => \biasSum_carry__2_i_1__5_n_0\,
      S(2) => \biasSum_carry__2_i_2__5_n_0\,
      S(1) => \biasSum_carry__2_i_3__5_n_0\,
      S(0) => \biasSum_carry__2_i_4__5_n_0\
    );
\biasSum_carry__2_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[15]\,
      O => \biasSum_carry__2_i_1__5_n_0\
    );
\biasSum_carry__2_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[14]\,
      O => \biasSum_carry__2_i_2__5_n_0\
    );
\biasSum_carry__2_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[13]\,
      O => \biasSum_carry__2_i_3__5_n_0\
    );
\biasSum_carry__2_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[12]\,
      O => \biasSum_carry__2_i_4__5_n_0\
    );
\biasSum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__2_n_0\,
      CO(3) => \biasSum_carry__3_n_0\,
      CO(2) => \biasSum_carry__3_n_1\,
      CO(1) => \biasSum_carry__3_n_2\,
      CO(0) => \biasSum_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[19]\,
      DI(2) => \bias_reg_n_0_[18]\,
      DI(1) => \bias_reg_n_0_[17]\,
      DI(0) => \bias_reg_n_0_[16]\,
      O(3) => \biasSum_carry__3_n_4\,
      O(2) => \biasSum_carry__3_n_5\,
      O(1) => \biasSum_carry__3_n_6\,
      O(0) => \biasSum_carry__3_n_7\,
      S(3) => \biasSum_carry__3_i_1__5_n_0\,
      S(2) => \biasSum_carry__3_i_2__5_n_0\,
      S(1) => \biasSum_carry__3_i_3__5_n_0\,
      S(0) => \biasSum_carry__3_i_4__5_n_0\
    );
\biasSum_carry__3_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[19]\,
      I1 => \sum_reg_n_0_[19]\,
      O => \biasSum_carry__3_i_1__5_n_0\
    );
\biasSum_carry__3_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[18]\,
      I1 => \sum_reg_n_0_[18]\,
      O => \biasSum_carry__3_i_2__5_n_0\
    );
\biasSum_carry__3_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[17]\,
      I1 => \sum_reg_n_0_[17]\,
      O => \biasSum_carry__3_i_3__5_n_0\
    );
\biasSum_carry__3_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[16]\,
      I1 => \sum_reg_n_0_[16]\,
      O => \biasSum_carry__3_i_4__5_n_0\
    );
\biasSum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__3_n_0\,
      CO(3) => \biasSum_carry__4_n_0\,
      CO(2) => \biasSum_carry__4_n_1\,
      CO(1) => \biasSum_carry__4_n_2\,
      CO(0) => \biasSum_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[23]\,
      DI(2) => \bias_reg_n_0_[22]\,
      DI(1) => \bias_reg_n_0_[21]\,
      DI(0) => \bias_reg_n_0_[20]\,
      O(3) => \biasSum_carry__4_n_4\,
      O(2) => \biasSum_carry__4_n_5\,
      O(1) => \biasSum_carry__4_n_6\,
      O(0) => \biasSum_carry__4_n_7\,
      S(3) => \biasSum_carry__4_i_1__5_n_0\,
      S(2) => \biasSum_carry__4_i_2__5_n_0\,
      S(1) => \biasSum_carry__4_i_3__5_n_0\,
      S(0) => \biasSum_carry__4_i_4__5_n_0\
    );
\biasSum_carry__4_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[23]\,
      I1 => \sum_reg_n_0_[23]\,
      O => \biasSum_carry__4_i_1__5_n_0\
    );
\biasSum_carry__4_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[22]\,
      I1 => \sum_reg_n_0_[22]\,
      O => \biasSum_carry__4_i_2__5_n_0\
    );
\biasSum_carry__4_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[21]\,
      I1 => \sum_reg_n_0_[21]\,
      O => \biasSum_carry__4_i_3__5_n_0\
    );
\biasSum_carry__4_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[20]\,
      I1 => \sum_reg_n_0_[20]\,
      O => \biasSum_carry__4_i_4__5_n_0\
    );
\biasSum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__4_n_0\,
      CO(3) => \biasSum_carry__5_n_0\,
      CO(2) => \biasSum_carry__5_n_1\,
      CO(1) => \biasSum_carry__5_n_2\,
      CO(0) => \biasSum_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[27]\,
      DI(2) => \bias_reg_n_0_[26]\,
      DI(1) => \bias_reg_n_0_[25]\,
      DI(0) => \bias_reg_n_0_[24]\,
      O(3) => \biasSum_carry__5_n_4\,
      O(2) => \biasSum_carry__5_n_5\,
      O(1) => \biasSum_carry__5_n_6\,
      O(0) => \biasSum_carry__5_n_7\,
      S(3) => \biasSum_carry__5_i_1__5_n_0\,
      S(2) => \biasSum_carry__5_i_2__5_n_0\,
      S(1) => \biasSum_carry__5_i_3__5_n_0\,
      S(0) => \biasSum_carry__5_i_4__5_n_0\
    );
\biasSum_carry__5_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[27]\,
      I1 => \sum_reg_n_0_[27]\,
      O => \biasSum_carry__5_i_1__5_n_0\
    );
\biasSum_carry__5_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[26]\,
      I1 => \sum_reg_n_0_[26]\,
      O => \biasSum_carry__5_i_2__5_n_0\
    );
\biasSum_carry__5_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[25]\,
      I1 => \sum_reg_n_0_[25]\,
      O => \biasSum_carry__5_i_3__5_n_0\
    );
\biasSum_carry__5_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[24]\,
      I1 => \sum_reg_n_0_[24]\,
      O => \biasSum_carry__5_i_4__5_n_0\
    );
\biasSum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__5_n_0\,
      CO(3) => \biasSum_carry__6_n_0\,
      CO(2) => \biasSum_carry__6_n_1\,
      CO(1) => \biasSum_carry__6_n_2\,
      CO(0) => \biasSum_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[31]\,
      DI(2) => \bias_reg_n_0_[30]\,
      DI(1) => \bias_reg_n_0_[29]\,
      DI(0) => \bias_reg_n_0_[28]\,
      O(3) => \biasSum_carry__6_n_4\,
      O(2) => \biasSum_carry__6_n_5\,
      O(1) => \biasSum_carry__6_n_6\,
      O(0) => \biasSum_carry__6_n_7\,
      S(3) => \biasSum_carry__6_i_1__5_n_0\,
      S(2) => \biasSum_carry__6_i_2__5_n_0\,
      S(1) => \biasSum_carry__6_i_3__5_n_0\,
      S(0) => \biasSum_carry__6_i_4__5_n_0\
    );
\biasSum_carry__6_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[31]\,
      I1 => \sum_reg_n_0_[31]\,
      O => \biasSum_carry__6_i_1__5_n_0\
    );
\biasSum_carry__6_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[30]\,
      I1 => \sum_reg_n_0_[30]\,
      O => \biasSum_carry__6_i_2__5_n_0\
    );
\biasSum_carry__6_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[29]\,
      I1 => \sum_reg_n_0_[29]\,
      O => \biasSum_carry__6_i_3__5_n_0\
    );
\biasSum_carry__6_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[28]\,
      I1 => \sum_reg_n_0_[28]\,
      O => \biasSum_carry__6_i_4__5_n_0\
    );
\biasSum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__6_n_0\,
      CO(3) => \biasSum_carry__7_n_0\,
      CO(2) => \biasSum_carry__7_n_1\,
      CO(1) => \biasSum_carry__7_n_2\,
      CO(0) => \biasSum_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[35]\,
      DI(2) => \bias_reg_n_0_[34]\,
      DI(1) => \bias_reg_n_0_[33]\,
      DI(0) => \bias_reg_n_0_[32]\,
      O(3) => \biasSum_carry__7_n_4\,
      O(2) => \biasSum_carry__7_n_5\,
      O(1) => \biasSum_carry__7_n_6\,
      O(0) => \biasSum_carry__7_n_7\,
      S(3) => \biasSum_carry__7_i_1__5_n_0\,
      S(2) => \biasSum_carry__7_i_2__5_n_0\,
      S(1) => \biasSum_carry__7_i_3__5_n_0\,
      S(0) => \biasSum_carry__7_i_4__5_n_0\
    );
\biasSum_carry__7_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[35]\,
      I1 => \sum_reg_n_0_[35]\,
      O => \biasSum_carry__7_i_1__5_n_0\
    );
\biasSum_carry__7_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[34]\,
      I1 => \sum_reg_n_0_[34]\,
      O => \biasSum_carry__7_i_2__5_n_0\
    );
\biasSum_carry__7_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[33]\,
      I1 => \sum_reg_n_0_[33]\,
      O => \biasSum_carry__7_i_3__5_n_0\
    );
\biasSum_carry__7_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[32]\,
      I1 => \sum_reg_n_0_[32]\,
      O => \biasSum_carry__7_i_4__5_n_0\
    );
\biasSum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__7_n_0\,
      CO(3) => \biasSum_carry__8_n_0\,
      CO(2) => \biasSum_carry__8_n_1\,
      CO(1) => \biasSum_carry__8_n_2\,
      CO(0) => \biasSum_carry__8_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[39]\,
      DI(2) => \bias_reg_n_0_[38]\,
      DI(1) => \bias_reg_n_0_[37]\,
      DI(0) => \bias_reg_n_0_[36]\,
      O(3) => \biasSum_carry__8_n_4\,
      O(2) => \biasSum_carry__8_n_5\,
      O(1) => \biasSum_carry__8_n_6\,
      O(0) => \biasSum_carry__8_n_7\,
      S(3) => \biasSum_carry__8_i_1__5_n_0\,
      S(2) => \biasSum_carry__8_i_2__5_n_0\,
      S(1) => \biasSum_carry__8_i_3__5_n_0\,
      S(0) => \biasSum_carry__8_i_4__5_n_0\
    );
\biasSum_carry__8_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[39]\,
      I1 => \sum_reg_n_0_[39]\,
      O => \biasSum_carry__8_i_1__5_n_0\
    );
\biasSum_carry__8_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[38]\,
      I1 => \sum_reg_n_0_[38]\,
      O => \biasSum_carry__8_i_2__5_n_0\
    );
\biasSum_carry__8_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[37]\,
      I1 => \sum_reg_n_0_[37]\,
      O => \biasSum_carry__8_i_3__5_n_0\
    );
\biasSum_carry__8_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[36]\,
      I1 => \sum_reg_n_0_[36]\,
      O => \biasSum_carry__8_i_4__5_n_0\
    );
\biasSum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__8_n_0\,
      CO(3) => \biasSum_carry__9_n_0\,
      CO(2) => \biasSum_carry__9_n_1\,
      CO(1) => \biasSum_carry__9_n_2\,
      CO(0) => \biasSum_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[43]\,
      DI(2) => \bias_reg_n_0_[42]\,
      DI(1) => \bias_reg_n_0_[41]\,
      DI(0) => \bias_reg_n_0_[40]\,
      O(3) => \biasSum_carry__9_n_4\,
      O(2) => \biasSum_carry__9_n_5\,
      O(1) => \biasSum_carry__9_n_6\,
      O(0) => \biasSum_carry__9_n_7\,
      S(3) => \biasSum_carry__9_i_1__5_n_0\,
      S(2) => \biasSum_carry__9_i_2__5_n_0\,
      S(1) => \biasSum_carry__9_i_3__5_n_0\,
      S(0) => \biasSum_carry__9_i_4__5_n_0\
    );
\biasSum_carry__9_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[43]\,
      I1 => \sum_reg_n_0_[43]\,
      O => \biasSum_carry__9_i_1__5_n_0\
    );
\biasSum_carry__9_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[42]\,
      I1 => \sum_reg_n_0_[42]\,
      O => \biasSum_carry__9_i_2__5_n_0\
    );
\biasSum_carry__9_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[41]\,
      I1 => \sum_reg_n_0_[41]\,
      O => \biasSum_carry__9_i_3__5_n_0\
    );
\biasSum_carry__9_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[40]\,
      I1 => \sum_reg_n_0_[40]\,
      O => \biasSum_carry__9_i_4__5_n_0\
    );
\biasSum_carry_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[3]\,
      O => \biasSum_carry_i_1__5_n_0\
    );
\biasSum_carry_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[2]\,
      O => \biasSum_carry_i_2__5_n_0\
    );
\biasSum_carry_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[1]\,
      O => \biasSum_carry_i_3__5_n_0\
    );
\biasSum_carry_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[0]\,
      O => \biasSum_carry_i_4__5_n_0\
    );
\bias_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(0),
      Q => \bias_reg_n_0_[16]\,
      R => '0'
    );
\bias_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(1),
      Q => \bias_reg_n_0_[17]\,
      R => '0'
    );
\bias_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(2),
      Q => \bias_reg_n_0_[18]\,
      R => '0'
    );
\bias_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(3),
      Q => \bias_reg_n_0_[19]\,
      R => '0'
    );
\bias_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(4),
      Q => \bias_reg_n_0_[20]\,
      R => '0'
    );
\bias_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(5),
      Q => \bias_reg_n_0_[21]\,
      R => '0'
    );
\bias_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(6),
      Q => \bias_reg_n_0_[22]\,
      R => '0'
    );
\bias_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(7),
      Q => \bias_reg_n_0_[23]\,
      R => '0'
    );
\bias_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(8),
      Q => \bias_reg_n_0_[24]\,
      R => '0'
    );
\bias_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(9),
      Q => \bias_reg_n_0_[25]\,
      R => '0'
    );
\bias_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(10),
      Q => \bias_reg_n_0_[26]\,
      R => '0'
    );
\bias_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(11),
      Q => \bias_reg_n_0_[27]\,
      R => '0'
    );
\bias_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(12),
      Q => \bias_reg_n_0_[28]\,
      R => '0'
    );
\bias_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(13),
      Q => \bias_reg_n_0_[29]\,
      R => '0'
    );
\bias_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(14),
      Q => \bias_reg_n_0_[30]\,
      R => '0'
    );
\bias_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(15),
      Q => \bias_reg_n_0_[31]\,
      R => '0'
    );
\bias_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(16),
      Q => \bias_reg_n_0_[32]\,
      R => '0'
    );
\bias_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(17),
      Q => \bias_reg_n_0_[33]\,
      R => '0'
    );
\bias_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(18),
      Q => \bias_reg_n_0_[34]\,
      R => '0'
    );
\bias_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(19),
      Q => \bias_reg_n_0_[35]\,
      R => '0'
    );
\bias_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(20),
      Q => \bias_reg_n_0_[36]\,
      R => '0'
    );
\bias_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(21),
      Q => \bias_reg_n_0_[37]\,
      R => '0'
    );
\bias_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(22),
      Q => \bias_reg_n_0_[38]\,
      R => '0'
    );
\bias_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(23),
      Q => \bias_reg_n_0_[39]\,
      R => '0'
    );
\bias_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(24),
      Q => \bias_reg_n_0_[40]\,
      R => '0'
    );
\bias_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(25),
      Q => \bias_reg_n_0_[41]\,
      R => '0'
    );
\bias_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(26),
      Q => \bias_reg_n_0_[42]\,
      R => '0'
    );
\bias_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(27),
      Q => \bias_reg_n_0_[43]\,
      R => '0'
    );
\bias_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(28),
      Q => \bias_reg_n_0_[44]\,
      R => '0'
    );
\bias_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(29),
      Q => \bias_reg_n_0_[45]\,
      R => '0'
    );
\bias_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(30),
      Q => \bias_reg_n_0_[46]\,
      R => '0'
    );
\bias_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(31),
      Q => \bias_reg_n_0_[63]\,
      R => '0'
    );
mul0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => WBram_n_15,
      A(15) => WBram_n_16,
      A(14) => WBram_n_17,
      A(13) => WBram_n_18,
      A(12) => WBram_n_19,
      A(11) => WBram_n_20,
      A(10) => WBram_n_21,
      A(9) => WBram_n_22,
      A(8) => WBram_n_23,
      A(7) => WBram_n_24,
      A(6) => WBram_n_25,
      A(5) => WBram_n_26,
      A(4) => WBram_n_27,
      A(3) => WBram_n_28,
      A(2) => WBram_n_29,
      A(1) => WBram_n_30,
      A(0) => WBram_n_31,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => A(14),
      B(16) => A(14),
      B(15) => A(14),
      B(14 downto 0) => A(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \mul0__0_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul0_OVERFLOW_UNCONNECTED,
      P(47) => mul0_n_58,
      P(46) => mul0_n_59,
      P(45) => mul0_n_60,
      P(44) => mul0_n_61,
      P(43) => mul0_n_62,
      P(42) => mul0_n_63,
      P(41) => mul0_n_64,
      P(40) => mul0_n_65,
      P(39) => mul0_n_66,
      P(38) => mul0_n_67,
      P(37) => mul0_n_68,
      P(36) => mul0_n_69,
      P(35) => mul0_n_70,
      P(34) => mul0_n_71,
      P(33) => mul0_n_72,
      P(32) => mul0_n_73,
      P(31) => mul0_n_74,
      P(30) => mul0_n_75,
      P(29) => mul0_n_76,
      P(28) => mul0_n_77,
      P(27) => mul0_n_78,
      P(26) => mul0_n_79,
      P(25) => mul0_n_80,
      P(24) => mul0_n_81,
      P(23) => mul0_n_82,
      P(22) => mul0_n_83,
      P(21) => mul0_n_84,
      P(20) => mul0_n_85,
      P(19) => mul0_n_86,
      P(18) => mul0_n_87,
      P(17) => mul0_n_88,
      P(16) => mul0_n_89,
      P(15) => mul0_n_90,
      P(14) => mul0_n_91,
      P(13) => mul0_n_92,
      P(12) => mul0_n_93,
      P(11) => mul0_n_94,
      P(10) => mul0_n_95,
      P(9) => mul0_n_96,
      P(8) => mul0_n_97,
      P(7) => mul0_n_98,
      P(6) => mul0_n_99,
      P(5) => mul0_n_100,
      P(4) => mul0_n_101,
      P(3) => mul0_n_102,
      P(2) => mul0_n_103,
      P(1) => mul0_n_104,
      P(0) => mul0_n_105,
      PATTERNBDETECT => NLW_mul0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => mul0_n_106,
      PCOUT(46) => mul0_n_107,
      PCOUT(45) => mul0_n_108,
      PCOUT(44) => mul0_n_109,
      PCOUT(43) => mul0_n_110,
      PCOUT(42) => mul0_n_111,
      PCOUT(41) => mul0_n_112,
      PCOUT(40) => mul0_n_113,
      PCOUT(39) => mul0_n_114,
      PCOUT(38) => mul0_n_115,
      PCOUT(37) => mul0_n_116,
      PCOUT(36) => mul0_n_117,
      PCOUT(35) => mul0_n_118,
      PCOUT(34) => mul0_n_119,
      PCOUT(33) => mul0_n_120,
      PCOUT(32) => mul0_n_121,
      PCOUT(31) => mul0_n_122,
      PCOUT(30) => mul0_n_123,
      PCOUT(29) => mul0_n_124,
      PCOUT(28) => mul0_n_125,
      PCOUT(27) => mul0_n_126,
      PCOUT(26) => mul0_n_127,
      PCOUT(25) => mul0_n_128,
      PCOUT(24) => mul0_n_129,
      PCOUT(23) => mul0_n_130,
      PCOUT(22) => mul0_n_131,
      PCOUT(21) => mul0_n_132,
      PCOUT(20) => mul0_n_133,
      PCOUT(19) => mul0_n_134,
      PCOUT(18) => mul0_n_135,
      PCOUT(17) => mul0_n_136,
      PCOUT(16) => mul0_n_137,
      PCOUT(15) => mul0_n_138,
      PCOUT(14) => mul0_n_139,
      PCOUT(13) => mul0_n_140,
      PCOUT(12) => mul0_n_141,
      PCOUT(11) => mul0_n_142,
      PCOUT(10) => mul0_n_143,
      PCOUT(9) => mul0_n_144,
      PCOUT(8) => mul0_n_145,
      PCOUT(7) => mul0_n_146,
      PCOUT(6) => mul0_n_147,
      PCOUT(5) => mul0_n_148,
      PCOUT(4) => mul0_n_149,
      PCOUT(3) => mul0_n_150,
      PCOUT(2) => mul0_n_151,
      PCOUT(1) => mul0_n_152,
      PCOUT(0) => mul0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul0_UNDERFLOW_UNCONNECTED
    );
\mul0__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \mul0__0_1\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_mul0__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => WBram_n_15,
      B(15) => WBram_n_16,
      B(14) => WBram_n_17,
      B(13) => WBram_n_18,
      B(12) => WBram_n_19,
      B(11) => WBram_n_20,
      B(10) => WBram_n_21,
      B(9) => WBram_n_22,
      B(8) => WBram_n_23,
      B(7) => WBram_n_24,
      B(6) => WBram_n_25,
      B(5) => WBram_n_26,
      B(4) => WBram_n_27,
      B(3) => WBram_n_28,
      B(2) => WBram_n_29,
      B(1) => WBram_n_30,
      B(0) => WBram_n_31,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_mul0__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_mul0__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_mul0__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \mul0__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_mul0__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_mul0__0_OVERFLOW_UNCONNECTED\,
      P(47) => \mul0__0_n_58\,
      P(46) => \mul0__0_n_59\,
      P(45) => \mul0__0_n_60\,
      P(44) => \mul0__0_n_61\,
      P(43) => \mul0__0_n_62\,
      P(42) => \mul0__0_n_63\,
      P(41) => \mul0__0_n_64\,
      P(40) => \mul0__0_n_65\,
      P(39) => \mul0__0_n_66\,
      P(38) => \mul0__0_n_67\,
      P(37) => \mul0__0_n_68\,
      P(36) => \mul0__0_n_69\,
      P(35) => \mul0__0_n_70\,
      P(34) => \mul0__0_n_71\,
      P(33) => \mul0__0_n_72\,
      P(32) => \mul0__0_n_73\,
      P(31) => \mul0__0_n_74\,
      P(30) => \mul0__0_n_75\,
      P(29) => \mul0__0_n_76\,
      P(28) => \mul0__0_n_77\,
      P(27) => \mul0__0_n_78\,
      P(26) => \mul0__0_n_79\,
      P(25) => \mul0__0_n_80\,
      P(24) => \mul0__0_n_81\,
      P(23) => \mul0__0_n_82\,
      P(22) => \mul0__0_n_83\,
      P(21) => \mul0__0_n_84\,
      P(20) => \mul0__0_n_85\,
      P(19) => \mul0__0_n_86\,
      P(18) => \mul0__0_n_87\,
      P(17) => \mul0__0_n_88\,
      P(16) => \mul0__0_n_89\,
      P(15) => \mul0__0_n_90\,
      P(14) => \mul0__0_n_91\,
      P(13) => \mul0__0_n_92\,
      P(12) => \mul0__0_n_93\,
      P(11) => \mul0__0_n_94\,
      P(10) => \mul0__0_n_95\,
      P(9) => \mul0__0_n_96\,
      P(8) => \mul0__0_n_97\,
      P(7) => \mul0__0_n_98\,
      P(6) => \mul0__0_n_99\,
      P(5) => \mul0__0_n_100\,
      P(4) => \mul0__0_n_101\,
      P(3) => \mul0__0_n_102\,
      P(2) => \mul0__0_n_103\,
      P(1) => \mul0__0_n_104\,
      P(0) => \mul0__0_n_105\,
      PATTERNBDETECT => \NLW_mul0__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_mul0__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \mul0__0_n_106\,
      PCOUT(46) => \mul0__0_n_107\,
      PCOUT(45) => \mul0__0_n_108\,
      PCOUT(44) => \mul0__0_n_109\,
      PCOUT(43) => \mul0__0_n_110\,
      PCOUT(42) => \mul0__0_n_111\,
      PCOUT(41) => \mul0__0_n_112\,
      PCOUT(40) => \mul0__0_n_113\,
      PCOUT(39) => \mul0__0_n_114\,
      PCOUT(38) => \mul0__0_n_115\,
      PCOUT(37) => \mul0__0_n_116\,
      PCOUT(36) => \mul0__0_n_117\,
      PCOUT(35) => \mul0__0_n_118\,
      PCOUT(34) => \mul0__0_n_119\,
      PCOUT(33) => \mul0__0_n_120\,
      PCOUT(32) => \mul0__0_n_121\,
      PCOUT(31) => \mul0__0_n_122\,
      PCOUT(30) => \mul0__0_n_123\,
      PCOUT(29) => \mul0__0_n_124\,
      PCOUT(28) => \mul0__0_n_125\,
      PCOUT(27) => \mul0__0_n_126\,
      PCOUT(26) => \mul0__0_n_127\,
      PCOUT(25) => \mul0__0_n_128\,
      PCOUT(24) => \mul0__0_n_129\,
      PCOUT(23) => \mul0__0_n_130\,
      PCOUT(22) => \mul0__0_n_131\,
      PCOUT(21) => \mul0__0_n_132\,
      PCOUT(20) => \mul0__0_n_133\,
      PCOUT(19) => \mul0__0_n_134\,
      PCOUT(18) => \mul0__0_n_135\,
      PCOUT(17) => \mul0__0_n_136\,
      PCOUT(16) => \mul0__0_n_137\,
      PCOUT(15) => \mul0__0_n_138\,
      PCOUT(14) => \mul0__0_n_139\,
      PCOUT(13) => \mul0__0_n_140\,
      PCOUT(12) => \mul0__0_n_141\,
      PCOUT(11) => \mul0__0_n_142\,
      PCOUT(10) => \mul0__0_n_143\,
      PCOUT(9) => \mul0__0_n_144\,
      PCOUT(8) => \mul0__0_n_145\,
      PCOUT(7) => \mul0__0_n_146\,
      PCOUT(6) => \mul0__0_n_147\,
      PCOUT(5) => \mul0__0_n_148\,
      PCOUT(4) => \mul0__0_n_149\,
      PCOUT(3) => \mul0__0_n_150\,
      PCOUT(2) => \mul0__0_n_151\,
      PCOUT(1) => \mul0__0_n_152\,
      PCOUT(0) => \mul0__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_mul0__0_UNDERFLOW_UNCONNECTED\
    );
mul0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mul0_carry_n_0,
      CO(2) => mul0_carry_n_1,
      CO(1) => mul0_carry_n_2,
      CO(0) => mul0_carry_n_3,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_103\,
      DI(2) => \mul_reg__0_n_104\,
      DI(1) => \mul_reg__0_n_105\,
      DI(0) => '0',
      O(3 downto 0) => \mul_reg__2\(19 downto 16),
      S(3) => \mul0_carry_i_1__5_n_0\,
      S(2) => \mul0_carry_i_2__5_n_0\,
      S(1) => \mul0_carry_i_3__5_n_0\,
      S(0) => \mul_reg[16]__0_n_0\
    );
\mul0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => mul0_carry_n_0,
      CO(3) => \mul0_carry__0_n_0\,
      CO(2) => \mul0_carry__0_n_1\,
      CO(1) => \mul0_carry__0_n_2\,
      CO(0) => \mul0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_99\,
      DI(2) => \mul_reg__0_n_100\,
      DI(1) => \mul_reg__0_n_101\,
      DI(0) => \mul_reg__0_n_102\,
      O(3 downto 0) => \mul_reg__2\(23 downto 20),
      S(3) => \mul0_carry__0_i_1__5_n_0\,
      S(2) => \mul0_carry__0_i_2__5_n_0\,
      S(1) => \mul0_carry__0_i_3__5_n_0\,
      S(0) => \mul0_carry__0_i_4__5_n_0\
    );
\mul0_carry__0_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_99\,
      I1 => \mul_reg__3\(6),
      O => \mul0_carry__0_i_1__5_n_0\
    );
\mul0_carry__0_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_100\,
      I1 => \mul_reg__3\(5),
      O => \mul0_carry__0_i_2__5_n_0\
    );
\mul0_carry__0_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_101\,
      I1 => \mul_reg__3\(4),
      O => \mul0_carry__0_i_3__5_n_0\
    );
\mul0_carry__0_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_102\,
      I1 => \mul_reg__3\(3),
      O => \mul0_carry__0_i_4__5_n_0\
    );
\mul0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__0_n_0\,
      CO(3) => \mul0_carry__1_n_0\,
      CO(2) => \mul0_carry__1_n_1\,
      CO(1) => \mul0_carry__1_n_2\,
      CO(0) => \mul0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_95\,
      DI(2) => \mul_reg__0_n_96\,
      DI(1) => \mul_reg__0_n_97\,
      DI(0) => \mul_reg__0_n_98\,
      O(3 downto 0) => \mul_reg__2\(27 downto 24),
      S(3) => \mul0_carry__1_i_1__5_n_0\,
      S(2) => \mul0_carry__1_i_2__5_n_0\,
      S(1) => \mul0_carry__1_i_3__5_n_0\,
      S(0) => \mul0_carry__1_i_4__5_n_0\
    );
\mul0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__9_n_0\,
      CO(3) => \NLW_mul0_carry__10_CO_UNCONNECTED\(3),
      CO(2) => \mul0_carry__10_n_1\,
      CO(1) => \mul0_carry__10_n_2\,
      CO(0) => \mul0_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mul_reg__0_n_60\,
      DI(1) => \mul_reg__0_n_61\,
      DI(0) => \mul_reg__0_n_62\,
      O(3) => \mul_reg__1\(63),
      O(2 downto 0) => \mul_reg__2\(62 downto 60),
      S(3) => \mul0_carry__10_i_1__5_n_0\,
      S(2) => \mul0_carry__10_i_2__5_n_0\,
      S(1) => \mul0_carry__10_i_3__5_n_0\,
      S(0) => \mul0_carry__10_i_4__5_n_0\
    );
\mul0_carry__10_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_59\,
      I1 => mul_reg_n_76,
      O => \mul0_carry__10_i_1__5_n_0\
    );
\mul0_carry__10_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_60\,
      I1 => mul_reg_n_77,
      O => \mul0_carry__10_i_2__5_n_0\
    );
\mul0_carry__10_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_61\,
      I1 => mul_reg_n_78,
      O => \mul0_carry__10_i_3__5_n_0\
    );
\mul0_carry__10_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_62\,
      I1 => mul_reg_n_79,
      O => \mul0_carry__10_i_4__5_n_0\
    );
\mul0_carry__1_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_95\,
      I1 => \mul_reg__3\(10),
      O => \mul0_carry__1_i_1__5_n_0\
    );
\mul0_carry__1_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_96\,
      I1 => \mul_reg__3\(9),
      O => \mul0_carry__1_i_2__5_n_0\
    );
\mul0_carry__1_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_97\,
      I1 => \mul_reg__3\(8),
      O => \mul0_carry__1_i_3__5_n_0\
    );
\mul0_carry__1_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_98\,
      I1 => \mul_reg__3\(7),
      O => \mul0_carry__1_i_4__5_n_0\
    );
\mul0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__1_n_0\,
      CO(3) => \mul0_carry__2_n_0\,
      CO(2) => \mul0_carry__2_n_1\,
      CO(1) => \mul0_carry__2_n_2\,
      CO(0) => \mul0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_91\,
      DI(2) => \mul_reg__0_n_92\,
      DI(1) => \mul_reg__0_n_93\,
      DI(0) => \mul_reg__0_n_94\,
      O(3 downto 0) => \mul_reg__2\(31 downto 28),
      S(3) => \mul0_carry__2_i_1__5_n_0\,
      S(2) => \mul0_carry__2_i_2__5_n_0\,
      S(1) => \mul0_carry__2_i_3__5_n_0\,
      S(0) => \mul0_carry__2_i_4__5_n_0\
    );
\mul0_carry__2_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_91\,
      I1 => \mul_reg__3\(14),
      O => \mul0_carry__2_i_1__5_n_0\
    );
\mul0_carry__2_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_92\,
      I1 => \mul_reg__3\(13),
      O => \mul0_carry__2_i_2__5_n_0\
    );
\mul0_carry__2_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_93\,
      I1 => \mul_reg__3\(12),
      O => \mul0_carry__2_i_3__5_n_0\
    );
\mul0_carry__2_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_94\,
      I1 => \mul_reg__3\(11),
      O => \mul0_carry__2_i_4__5_n_0\
    );
\mul0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__2_n_0\,
      CO(3) => \mul0_carry__3_n_0\,
      CO(2) => \mul0_carry__3_n_1\,
      CO(1) => \mul0_carry__3_n_2\,
      CO(0) => \mul0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_87\,
      DI(2) => \mul_reg__0_n_88\,
      DI(1) => \mul_reg__0_n_89\,
      DI(0) => \mul_reg__0_n_90\,
      O(3 downto 0) => \mul_reg__2\(35 downto 32),
      S(3) => \mul0_carry__3_i_1__5_n_0\,
      S(2) => \mul0_carry__3_i_2__5_n_0\,
      S(1) => \mul0_carry__3_i_3__5_n_0\,
      S(0) => \mul0_carry__3_i_4__5_n_0\
    );
\mul0_carry__3_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_87\,
      I1 => mul_reg_n_104,
      O => \mul0_carry__3_i_1__5_n_0\
    );
\mul0_carry__3_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_88\,
      I1 => mul_reg_n_105,
      O => \mul0_carry__3_i_2__5_n_0\
    );
\mul0_carry__3_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_89\,
      I1 => \mul_reg__3\(16),
      O => \mul0_carry__3_i_3__5_n_0\
    );
\mul0_carry__3_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_90\,
      I1 => \mul_reg__3\(15),
      O => \mul0_carry__3_i_4__5_n_0\
    );
\mul0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__3_n_0\,
      CO(3) => \mul0_carry__4_n_0\,
      CO(2) => \mul0_carry__4_n_1\,
      CO(1) => \mul0_carry__4_n_2\,
      CO(0) => \mul0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_83\,
      DI(2) => \mul_reg__0_n_84\,
      DI(1) => \mul_reg__0_n_85\,
      DI(0) => \mul_reg__0_n_86\,
      O(3 downto 0) => \mul_reg__2\(39 downto 36),
      S(3) => \mul0_carry__4_i_1__5_n_0\,
      S(2) => \mul0_carry__4_i_2__5_n_0\,
      S(1) => \mul0_carry__4_i_3__5_n_0\,
      S(0) => \mul0_carry__4_i_4__5_n_0\
    );
\mul0_carry__4_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_83\,
      I1 => mul_reg_n_100,
      O => \mul0_carry__4_i_1__5_n_0\
    );
\mul0_carry__4_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_84\,
      I1 => mul_reg_n_101,
      O => \mul0_carry__4_i_2__5_n_0\
    );
\mul0_carry__4_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_85\,
      I1 => mul_reg_n_102,
      O => \mul0_carry__4_i_3__5_n_0\
    );
\mul0_carry__4_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_86\,
      I1 => mul_reg_n_103,
      O => \mul0_carry__4_i_4__5_n_0\
    );
\mul0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__4_n_0\,
      CO(3) => \mul0_carry__5_n_0\,
      CO(2) => \mul0_carry__5_n_1\,
      CO(1) => \mul0_carry__5_n_2\,
      CO(0) => \mul0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_79\,
      DI(2) => \mul_reg__0_n_80\,
      DI(1) => \mul_reg__0_n_81\,
      DI(0) => \mul_reg__0_n_82\,
      O(3 downto 0) => \mul_reg__2\(43 downto 40),
      S(3) => \mul0_carry__5_i_1__5_n_0\,
      S(2) => \mul0_carry__5_i_2__5_n_0\,
      S(1) => \mul0_carry__5_i_3__5_n_0\,
      S(0) => \mul0_carry__5_i_4__5_n_0\
    );
\mul0_carry__5_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_79\,
      I1 => mul_reg_n_96,
      O => \mul0_carry__5_i_1__5_n_0\
    );
\mul0_carry__5_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_80\,
      I1 => mul_reg_n_97,
      O => \mul0_carry__5_i_2__5_n_0\
    );
\mul0_carry__5_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_81\,
      I1 => mul_reg_n_98,
      O => \mul0_carry__5_i_3__5_n_0\
    );
\mul0_carry__5_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_82\,
      I1 => mul_reg_n_99,
      O => \mul0_carry__5_i_4__5_n_0\
    );
\mul0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__5_n_0\,
      CO(3) => \mul0_carry__6_n_0\,
      CO(2) => \mul0_carry__6_n_1\,
      CO(1) => \mul0_carry__6_n_2\,
      CO(0) => \mul0_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_75\,
      DI(2) => \mul_reg__0_n_76\,
      DI(1) => \mul_reg__0_n_77\,
      DI(0) => \mul_reg__0_n_78\,
      O(3 downto 0) => \mul_reg__2\(47 downto 44),
      S(3) => \mul0_carry__6_i_1__5_n_0\,
      S(2) => \mul0_carry__6_i_2__5_n_0\,
      S(1) => \mul0_carry__6_i_3__5_n_0\,
      S(0) => \mul0_carry__6_i_4__5_n_0\
    );
\mul0_carry__6_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_75\,
      I1 => mul_reg_n_92,
      O => \mul0_carry__6_i_1__5_n_0\
    );
\mul0_carry__6_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_76\,
      I1 => mul_reg_n_93,
      O => \mul0_carry__6_i_2__5_n_0\
    );
\mul0_carry__6_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_77\,
      I1 => mul_reg_n_94,
      O => \mul0_carry__6_i_3__5_n_0\
    );
\mul0_carry__6_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_78\,
      I1 => mul_reg_n_95,
      O => \mul0_carry__6_i_4__5_n_0\
    );
\mul0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__6_n_0\,
      CO(3) => \mul0_carry__7_n_0\,
      CO(2) => \mul0_carry__7_n_1\,
      CO(1) => \mul0_carry__7_n_2\,
      CO(0) => \mul0_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_71\,
      DI(2) => \mul_reg__0_n_72\,
      DI(1) => \mul_reg__0_n_73\,
      DI(0) => \mul_reg__0_n_74\,
      O(3 downto 0) => \mul_reg__2\(51 downto 48),
      S(3) => \mul0_carry__7_i_1__5_n_0\,
      S(2) => \mul0_carry__7_i_2__5_n_0\,
      S(1) => \mul0_carry__7_i_3__5_n_0\,
      S(0) => \mul0_carry__7_i_4__5_n_0\
    );
\mul0_carry__7_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_71\,
      I1 => mul_reg_n_88,
      O => \mul0_carry__7_i_1__5_n_0\
    );
\mul0_carry__7_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_72\,
      I1 => mul_reg_n_89,
      O => \mul0_carry__7_i_2__5_n_0\
    );
\mul0_carry__7_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_73\,
      I1 => mul_reg_n_90,
      O => \mul0_carry__7_i_3__5_n_0\
    );
\mul0_carry__7_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_74\,
      I1 => mul_reg_n_91,
      O => \mul0_carry__7_i_4__5_n_0\
    );
\mul0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__7_n_0\,
      CO(3) => \mul0_carry__8_n_0\,
      CO(2) => \mul0_carry__8_n_1\,
      CO(1) => \mul0_carry__8_n_2\,
      CO(0) => \mul0_carry__8_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_67\,
      DI(2) => \mul_reg__0_n_68\,
      DI(1) => \mul_reg__0_n_69\,
      DI(0) => \mul_reg__0_n_70\,
      O(3 downto 0) => \mul_reg__2\(55 downto 52),
      S(3) => \mul0_carry__8_i_1__5_n_0\,
      S(2) => \mul0_carry__8_i_2__5_n_0\,
      S(1) => \mul0_carry__8_i_3__5_n_0\,
      S(0) => \mul0_carry__8_i_4__5_n_0\
    );
\mul0_carry__8_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_67\,
      I1 => mul_reg_n_84,
      O => \mul0_carry__8_i_1__5_n_0\
    );
\mul0_carry__8_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_68\,
      I1 => mul_reg_n_85,
      O => \mul0_carry__8_i_2__5_n_0\
    );
\mul0_carry__8_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_69\,
      I1 => mul_reg_n_86,
      O => \mul0_carry__8_i_3__5_n_0\
    );
\mul0_carry__8_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_70\,
      I1 => mul_reg_n_87,
      O => \mul0_carry__8_i_4__5_n_0\
    );
\mul0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__8_n_0\,
      CO(3) => \mul0_carry__9_n_0\,
      CO(2) => \mul0_carry__9_n_1\,
      CO(1) => \mul0_carry__9_n_2\,
      CO(0) => \mul0_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_63\,
      DI(2) => \mul_reg__0_n_64\,
      DI(1) => \mul_reg__0_n_65\,
      DI(0) => \mul_reg__0_n_66\,
      O(3 downto 0) => \mul_reg__2\(59 downto 56),
      S(3) => \mul0_carry__9_i_1__5_n_0\,
      S(2) => \mul0_carry__9_i_2__5_n_0\,
      S(1) => \mul0_carry__9_i_3__5_n_0\,
      S(0) => \mul0_carry__9_i_4__5_n_0\
    );
\mul0_carry__9_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_63\,
      I1 => mul_reg_n_80,
      O => \mul0_carry__9_i_1__5_n_0\
    );
\mul0_carry__9_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_64\,
      I1 => mul_reg_n_81,
      O => \mul0_carry__9_i_2__5_n_0\
    );
\mul0_carry__9_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_65\,
      I1 => mul_reg_n_82,
      O => \mul0_carry__9_i_3__5_n_0\
    );
\mul0_carry__9_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_66\,
      I1 => mul_reg_n_83,
      O => \mul0_carry__9_i_4__5_n_0\
    );
\mul0_carry_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_103\,
      I1 => \mul_reg__3\(2),
      O => \mul0_carry_i_1__5_n_0\
    );
\mul0_carry_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_104\,
      I1 => \mul_reg__3\(1),
      O => \mul0_carry_i_2__5_n_0\
    );
\mul0_carry_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_105\,
      I1 => \mul_reg__3\(0),
      O => \mul0_carry_i_3__5_n_0\
    );
mul_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20 downto 19) => A(15 downto 14),
      A(18) => A(14),
      A(17) => A(14),
      A(16) => A(14),
      A(15) => A(14),
      A(14 downto 0) => A(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => WBram_n_0,
      B(16) => WBram_n_0,
      B(15) => WBram_n_0,
      B(14) => WBram_n_0,
      B(13) => WBram_n_1,
      B(12) => WBram_n_2,
      B(11) => WBram_n_3,
      B(10) => WBram_n_4,
      B(9) => WBram_n_5,
      B(8) => WBram_n_6,
      B(7) => WBram_n_7,
      B(6) => WBram_n_8,
      B(5) => WBram_n_9,
      B(4) => WBram_n_10,
      B(3) => WBram_n_11,
      B(2) => WBram_n_12,
      B(1) => WBram_n_13,
      B(0) => WBram_n_14,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \mul0__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_mul_reg_OVERFLOW_UNCONNECTED,
      P(47) => mul_reg_n_58,
      P(46) => mul_reg_n_59,
      P(45) => mul_reg_n_60,
      P(44) => mul_reg_n_61,
      P(43) => mul_reg_n_62,
      P(42) => mul_reg_n_63,
      P(41) => mul_reg_n_64,
      P(40) => mul_reg_n_65,
      P(39) => mul_reg_n_66,
      P(38) => mul_reg_n_67,
      P(37) => mul_reg_n_68,
      P(36) => mul_reg_n_69,
      P(35) => mul_reg_n_70,
      P(34) => mul_reg_n_71,
      P(33) => mul_reg_n_72,
      P(32) => mul_reg_n_73,
      P(31) => mul_reg_n_74,
      P(30) => mul_reg_n_75,
      P(29) => mul_reg_n_76,
      P(28) => mul_reg_n_77,
      P(27) => mul_reg_n_78,
      P(26) => mul_reg_n_79,
      P(25) => mul_reg_n_80,
      P(24) => mul_reg_n_81,
      P(23) => mul_reg_n_82,
      P(22) => mul_reg_n_83,
      P(21) => mul_reg_n_84,
      P(20) => mul_reg_n_85,
      P(19) => mul_reg_n_86,
      P(18) => mul_reg_n_87,
      P(17) => mul_reg_n_88,
      P(16) => mul_reg_n_89,
      P(15) => mul_reg_n_90,
      P(14) => mul_reg_n_91,
      P(13) => mul_reg_n_92,
      P(12) => mul_reg_n_93,
      P(11) => mul_reg_n_94,
      P(10) => mul_reg_n_95,
      P(9) => mul_reg_n_96,
      P(8) => mul_reg_n_97,
      P(7) => mul_reg_n_98,
      P(6) => mul_reg_n_99,
      P(5) => mul_reg_n_100,
      P(4) => mul_reg_n_101,
      P(3) => mul_reg_n_102,
      P(2) => mul_reg_n_103,
      P(1) => mul_reg_n_104,
      P(0) => mul_reg_n_105,
      PATTERNBDETECT => NLW_mul_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mul0_n_106,
      PCIN(46) => mul0_n_107,
      PCIN(45) => mul0_n_108,
      PCIN(44) => mul0_n_109,
      PCIN(43) => mul0_n_110,
      PCIN(42) => mul0_n_111,
      PCIN(41) => mul0_n_112,
      PCIN(40) => mul0_n_113,
      PCIN(39) => mul0_n_114,
      PCIN(38) => mul0_n_115,
      PCIN(37) => mul0_n_116,
      PCIN(36) => mul0_n_117,
      PCIN(35) => mul0_n_118,
      PCIN(34) => mul0_n_119,
      PCIN(33) => mul0_n_120,
      PCIN(32) => mul0_n_121,
      PCIN(31) => mul0_n_122,
      PCIN(30) => mul0_n_123,
      PCIN(29) => mul0_n_124,
      PCIN(28) => mul0_n_125,
      PCIN(27) => mul0_n_126,
      PCIN(26) => mul0_n_127,
      PCIN(25) => mul0_n_128,
      PCIN(24) => mul0_n_129,
      PCIN(23) => mul0_n_130,
      PCIN(22) => mul0_n_131,
      PCIN(21) => mul0_n_132,
      PCIN(20) => mul0_n_133,
      PCIN(19) => mul0_n_134,
      PCIN(18) => mul0_n_135,
      PCIN(17) => mul0_n_136,
      PCIN(16) => mul0_n_137,
      PCIN(15) => mul0_n_138,
      PCIN(14) => mul0_n_139,
      PCIN(13) => mul0_n_140,
      PCIN(12) => mul0_n_141,
      PCIN(11) => mul0_n_142,
      PCIN(10) => mul0_n_143,
      PCIN(9) => mul0_n_144,
      PCIN(8) => mul0_n_145,
      PCIN(7) => mul0_n_146,
      PCIN(6) => mul0_n_147,
      PCIN(5) => mul0_n_148,
      PCIN(4) => mul0_n_149,
      PCIN(3) => mul0_n_150,
      PCIN(2) => mul0_n_151,
      PCIN(1) => mul0_n_152,
      PCIN(0) => mul0_n_153,
      PCOUT(47 downto 0) => NLW_mul_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTP,
      UNDERFLOW => NLW_mul_reg_UNDERFLOW_UNCONNECTED
    );
\mul_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_105,
      Q => \mul_reg__3\(0),
      R => RSTP
    );
\mul_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_105\,
      Q => \mul_reg[0]__0_n_0\,
      R => RSTP
    );
\mul_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_95,
      Q => \mul_reg__3\(10),
      R => RSTP
    );
\mul_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_95\,
      Q => \mul_reg[10]__0_n_0\,
      R => RSTP
    );
\mul_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_94,
      Q => \mul_reg__3\(11),
      R => RSTP
    );
\mul_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_94\,
      Q => \mul_reg[11]__0_n_0\,
      R => RSTP
    );
\mul_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_93,
      Q => \mul_reg__3\(12),
      R => RSTP
    );
\mul_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_93\,
      Q => \mul_reg[12]__0_n_0\,
      R => RSTP
    );
\mul_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_92,
      Q => \mul_reg__3\(13),
      R => RSTP
    );
\mul_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_92\,
      Q => \mul_reg[13]__0_n_0\,
      R => RSTP
    );
\mul_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_91,
      Q => \mul_reg__3\(14),
      R => RSTP
    );
\mul_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_91\,
      Q => \mul_reg[14]__0_n_0\,
      R => RSTP
    );
\mul_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_90,
      Q => \mul_reg__3\(15),
      R => RSTP
    );
\mul_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_90\,
      Q => \mul_reg[15]__0_n_0\,
      R => RSTP
    );
\mul_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_89,
      Q => \mul_reg__3\(16),
      R => RSTP
    );
\mul_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_89\,
      Q => \mul_reg[16]__0_n_0\,
      R => RSTP
    );
\mul_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_104,
      Q => \mul_reg__3\(1),
      R => RSTP
    );
\mul_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_104\,
      Q => \mul_reg[1]__0_n_0\,
      R => RSTP
    );
\mul_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_103,
      Q => \mul_reg__3\(2),
      R => RSTP
    );
\mul_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_103\,
      Q => \mul_reg[2]__0_n_0\,
      R => RSTP
    );
\mul_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_102,
      Q => \mul_reg__3\(3),
      R => RSTP
    );
\mul_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_102\,
      Q => \mul_reg[3]__0_n_0\,
      R => RSTP
    );
\mul_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_101,
      Q => \mul_reg__3\(4),
      R => RSTP
    );
\mul_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_101\,
      Q => \mul_reg[4]__0_n_0\,
      R => RSTP
    );
\mul_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_100,
      Q => \mul_reg__3\(5),
      R => RSTP
    );
\mul_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_100\,
      Q => \mul_reg[5]__0_n_0\,
      R => RSTP
    );
\mul_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_99,
      Q => \mul_reg__3\(6),
      R => RSTP
    );
\mul_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_99\,
      Q => \mul_reg[6]__0_n_0\,
      R => RSTP
    );
\mul_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_98,
      Q => \mul_reg__3\(7),
      R => RSTP
    );
\mul_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_98\,
      Q => \mul_reg[7]__0_n_0\,
      R => RSTP
    );
\mul_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_97,
      Q => \mul_reg__3\(8),
      R => RSTP
    );
\mul_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_97\,
      Q => \mul_reg[8]__0_n_0\,
      R => RSTP
    );
\mul_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_96,
      Q => \mul_reg__3\(9),
      R => RSTP
    );
\mul_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_96\,
      Q => \mul_reg[9]__0_n_0\,
      R => RSTP
    );
\mul_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \mul0__0_1\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_mul_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => WBram_n_0,
      B(16) => WBram_n_0,
      B(15) => WBram_n_0,
      B(14) => WBram_n_0,
      B(13) => WBram_n_1,
      B(12) => WBram_n_2,
      B(11) => WBram_n_3,
      B(10) => WBram_n_4,
      B(9) => WBram_n_5,
      B(8) => WBram_n_6,
      B(7) => WBram_n_7,
      B(6) => WBram_n_8,
      B(5) => WBram_n_9,
      B(4) => WBram_n_10,
      B(3) => WBram_n_11,
      B(2) => WBram_n_12,
      B(1) => WBram_n_13,
      B(0) => WBram_n_14,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_mul_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_mul_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_mul_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \mul0__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_mul_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_mul_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \mul_reg__0_n_58\,
      P(46) => \mul_reg__0_n_59\,
      P(45) => \mul_reg__0_n_60\,
      P(44) => \mul_reg__0_n_61\,
      P(43) => \mul_reg__0_n_62\,
      P(42) => \mul_reg__0_n_63\,
      P(41) => \mul_reg__0_n_64\,
      P(40) => \mul_reg__0_n_65\,
      P(39) => \mul_reg__0_n_66\,
      P(38) => \mul_reg__0_n_67\,
      P(37) => \mul_reg__0_n_68\,
      P(36) => \mul_reg__0_n_69\,
      P(35) => \mul_reg__0_n_70\,
      P(34) => \mul_reg__0_n_71\,
      P(33) => \mul_reg__0_n_72\,
      P(32) => \mul_reg__0_n_73\,
      P(31) => \mul_reg__0_n_74\,
      P(30) => \mul_reg__0_n_75\,
      P(29) => \mul_reg__0_n_76\,
      P(28) => \mul_reg__0_n_77\,
      P(27) => \mul_reg__0_n_78\,
      P(26) => \mul_reg__0_n_79\,
      P(25) => \mul_reg__0_n_80\,
      P(24) => \mul_reg__0_n_81\,
      P(23) => \mul_reg__0_n_82\,
      P(22) => \mul_reg__0_n_83\,
      P(21) => \mul_reg__0_n_84\,
      P(20) => \mul_reg__0_n_85\,
      P(19) => \mul_reg__0_n_86\,
      P(18) => \mul_reg__0_n_87\,
      P(17) => \mul_reg__0_n_88\,
      P(16) => \mul_reg__0_n_89\,
      P(15) => \mul_reg__0_n_90\,
      P(14) => \mul_reg__0_n_91\,
      P(13) => \mul_reg__0_n_92\,
      P(12) => \mul_reg__0_n_93\,
      P(11) => \mul_reg__0_n_94\,
      P(10) => \mul_reg__0_n_95\,
      P(9) => \mul_reg__0_n_96\,
      P(8) => \mul_reg__0_n_97\,
      P(7) => \mul_reg__0_n_98\,
      P(6) => \mul_reg__0_n_99\,
      P(5) => \mul_reg__0_n_100\,
      P(4) => \mul_reg__0_n_101\,
      P(3) => \mul_reg__0_n_102\,
      P(2) => \mul_reg__0_n_103\,
      P(1) => \mul_reg__0_n_104\,
      P(0) => \mul_reg__0_n_105\,
      PATTERNBDETECT => \NLW_mul_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_mul_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \mul0__0_n_106\,
      PCIN(46) => \mul0__0_n_107\,
      PCIN(45) => \mul0__0_n_108\,
      PCIN(44) => \mul0__0_n_109\,
      PCIN(43) => \mul0__0_n_110\,
      PCIN(42) => \mul0__0_n_111\,
      PCIN(41) => \mul0__0_n_112\,
      PCIN(40) => \mul0__0_n_113\,
      PCIN(39) => \mul0__0_n_114\,
      PCIN(38) => \mul0__0_n_115\,
      PCIN(37) => \mul0__0_n_116\,
      PCIN(36) => \mul0__0_n_117\,
      PCIN(35) => \mul0__0_n_118\,
      PCIN(34) => \mul0__0_n_119\,
      PCIN(33) => \mul0__0_n_120\,
      PCIN(32) => \mul0__0_n_121\,
      PCIN(31) => \mul0__0_n_122\,
      PCIN(30) => \mul0__0_n_123\,
      PCIN(29) => \mul0__0_n_124\,
      PCIN(28) => \mul0__0_n_125\,
      PCIN(27) => \mul0__0_n_126\,
      PCIN(26) => \mul0__0_n_127\,
      PCIN(25) => \mul0__0_n_128\,
      PCIN(24) => \mul0__0_n_129\,
      PCIN(23) => \mul0__0_n_130\,
      PCIN(22) => \mul0__0_n_131\,
      PCIN(21) => \mul0__0_n_132\,
      PCIN(20) => \mul0__0_n_133\,
      PCIN(19) => \mul0__0_n_134\,
      PCIN(18) => \mul0__0_n_135\,
      PCIN(17) => \mul0__0_n_136\,
      PCIN(16) => \mul0__0_n_137\,
      PCIN(15) => \mul0__0_n_138\,
      PCIN(14) => \mul0__0_n_139\,
      PCIN(13) => \mul0__0_n_140\,
      PCIN(12) => \mul0__0_n_141\,
      PCIN(11) => \mul0__0_n_142\,
      PCIN(10) => \mul0__0_n_143\,
      PCIN(9) => \mul0__0_n_144\,
      PCIN(8) => \mul0__0_n_145\,
      PCIN(7) => \mul0__0_n_146\,
      PCIN(6) => \mul0__0_n_147\,
      PCIN(5) => \mul0__0_n_148\,
      PCIN(4) => \mul0__0_n_149\,
      PCIN(3) => \mul0__0_n_150\,
      PCIN(2) => \mul0__0_n_151\,
      PCIN(1) => \mul0__0_n_152\,
      PCIN(0) => \mul0__0_n_153\,
      PCOUT(47 downto 0) => \NLW_mul_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTP,
      UNDERFLOW => \NLW_mul_reg__0_UNDERFLOW_UNCONNECTED\
    );
\outNeuron[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[16]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[0]_i_1__5_n_0\
    );
\outNeuron[10]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[26]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[10]_i_1__5_n_0\
    );
\outNeuron[11]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[27]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[11]_i_1__5_n_0\
    );
\outNeuron[12]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[28]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[12]_i_1__5_n_0\
    );
\outNeuron[13]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[29]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[13]_i_1__5_n_0\
    );
\outNeuron[14]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[30]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[14]_i_1__5_n_0\
    );
\outNeuron[15]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[31]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[15]_i_1__5_n_0\
    );
\outNeuron[16]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[32]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[16]_i_1__5_n_0\
    );
\outNeuron[17]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[33]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[17]_i_1__5_n_0\
    );
\outNeuron[18]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[34]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[18]_i_1__5_n_0\
    );
\outNeuron[19]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[35]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[19]_i_1__5_n_0\
    );
\outNeuron[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[17]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[1]_i_1__5_n_0\
    );
\outNeuron[20]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[36]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[20]_i_1__5_n_0\
    );
\outNeuron[21]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[37]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[21]_i_1__5_n_0\
    );
\outNeuron[22]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[38]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[22]_i_1__5_n_0\
    );
\outNeuron[23]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[39]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[23]_i_1__5_n_0\
    );
\outNeuron[24]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[40]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[24]_i_1__5_n_0\
    );
\outNeuron[25]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[41]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[25]_i_1__5_n_0\
    );
\outNeuron[26]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[42]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[26]_i_1__5_n_0\
    );
\outNeuron[27]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[43]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[27]_i_1__5_n_0\
    );
\outNeuron[28]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[44]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[28]_i_1__5_n_0\
    );
\outNeuron[29]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[45]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[29]_i_1__5_n_0\
    );
\outNeuron[2]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[18]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[2]_i_1__5_n_0\
    );
\outNeuron[30]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \outNeuron[30]_i_3__5_n_0\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron[30]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[46]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[30]_i_2__5_n_0\
    );
\outNeuron[30]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[61]\,
      I1 => \sum_reg_n_0_[60]\,
      I2 => \sum_reg_n_0_[59]\,
      I3 => \sum_reg_n_0_[58]\,
      I4 => \outNeuron[30]_i_4__5_n_0\,
      I5 => \outNeuron[30]_i_5__5_n_0\,
      O => \outNeuron[30]_i_3__5_n_0\
    );
\outNeuron[30]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[47]\,
      I1 => \sum_reg_n_0_[48]\,
      I2 => \sum_reg_n_0_[49]\,
      I3 => \sum_reg_n_0_[63]\,
      I4 => \sum_reg_n_0_[62]\,
      O => \outNeuron[30]_i_4__5_n_0\
    );
\outNeuron[30]_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[54]\,
      I1 => \sum_reg_n_0_[55]\,
      I2 => \sum_reg_n_0_[56]\,
      I3 => \sum_reg_n_0_[57]\,
      I4 => \outNeuron[30]_i_6__5_n_0\,
      O => \outNeuron[30]_i_5__5_n_0\
    );
\outNeuron[30]_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[53]\,
      I1 => \sum_reg_n_0_[52]\,
      I2 => \sum_reg_n_0_[51]\,
      I3 => \sum_reg_n_0_[50]\,
      O => \outNeuron[30]_i_6__5_n_0\
    );
\outNeuron[31]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \sum_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[47]\,
      I2 => \outNeuron[30]_i_3__5_n_0\,
      O => \outNeuron[31]_i_1__5_n_0\
    );
\outNeuron[3]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[19]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[3]_i_1__5_n_0\
    );
\outNeuron[4]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[20]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[4]_i_1__5_n_0\
    );
\outNeuron[5]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[21]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[5]_i_1__5_n_0\
    );
\outNeuron[6]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[22]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[6]_i_1__5_n_0\
    );
\outNeuron[7]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[23]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[7]_i_1__5_n_0\
    );
\outNeuron[8]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[24]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[8]_i_1__5_n_0\
    );
\outNeuron[9]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[25]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[9]_i_1__5_n_0\
    );
\outNeuron_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[0]_i_1__5_n_0\,
      Q => D(0),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[10]_i_1__5_n_0\,
      Q => D(10),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[11]_i_1__5_n_0\,
      Q => D(11),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[12]_i_1__5_n_0\,
      Q => D(12),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[13]_i_1__5_n_0\,
      Q => D(13),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[14]_i_1__5_n_0\,
      Q => D(14),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[15]_i_1__5_n_0\,
      Q => D(15),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[16]_i_1__5_n_0\,
      Q => D(16),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[17]_i_1__5_n_0\,
      Q => D(17),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[18]_i_1__5_n_0\,
      Q => D(18),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[19]_i_1__5_n_0\,
      Q => D(19),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[1]_i_1__5_n_0\,
      Q => D(1),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[20]_i_1__5_n_0\,
      Q => D(20),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[21]_i_1__5_n_0\,
      Q => D(21),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[22]_i_1__5_n_0\,
      Q => D(22),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[23]_i_1__5_n_0\,
      Q => D(23),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[24]_i_1__5_n_0\,
      Q => D(24),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[25]_i_1__5_n_0\,
      Q => D(25),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[26]_i_1__5_n_0\,
      Q => D(26),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[27]_i_1__5_n_0\,
      Q => D(27),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[28]_i_1__5_n_0\,
      Q => D(28),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[29]_i_1__5_n_0\,
      Q => D(29),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[2]_i_1__5_n_0\,
      Q => D(2),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[30]_i_2__5_n_0\,
      Q => D(30),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[31]_i_1__5_n_0\,
      Q => D(31),
      R => '0'
    );
\outNeuron_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[3]_i_1__5_n_0\,
      Q => D(3),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[4]_i_1__5_n_0\,
      Q => D(4),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[5]_i_1__5_n_0\,
      Q => D(5),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[6]_i_1__5_n_0\,
      Q => D(6),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[7]_i_1__5_n_0\,
      Q => D(7),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[8]_i_1__5_n_0\,
      Q => D(8),
      S => \outNeuron[30]_i_1__5_n_0\
    );
\outNeuron_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[9]_i_1__5_n_0\,
      Q => D(9),
      S => \outNeuron[30]_i_1__5_n_0\
    );
outvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => sigValid_reg_n_0,
      Q => outvalid_reg_n_0,
      R => '0'
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => raddr(0),
      I1 => \mul0__0_0\,
      I2 => S_AXI_ARESETN,
      I3 => outvalid_reg_n_0,
      O => \raddr[0]_i_1_n_0\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006A00"
    )
        port map (
      I0 => raddr(1),
      I1 => \mul0__0_0\,
      I2 => raddr(0),
      I3 => S_AXI_ARESETN,
      I4 => outvalid_reg_n_0,
      O => \raddr[1]_i_1_n_0\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAA0000"
    )
        port map (
      I0 => raddr(2),
      I1 => \mul0__0_0\,
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => S_AXI_ARESETN,
      I5 => outvalid_reg_n_0,
      O => \raddr[2]_i_1_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \raddr[0]_i_1_n_0\,
      Q => raddr(0),
      R => '0'
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \raddr[1]_i_1_n_0\,
      Q => raddr(1),
      R => '0'
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \raddr[2]_i_1_n_0\,
      Q => raddr(2),
      R => '0'
    );
\sigValid_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => muxValid_f,
      I3 => raddr(2),
      O => \sigValid_i_1__5_n_0\
    );
sigValid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \sigValid_i_1__5_n_0\,
      Q => sigValid_reg_n_0,
      R => '0'
    );
\sum[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => accumulateSum_carry_n_7,
      I3 => biasSum_carry_n_7,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[0]_i_1__5_n_0\
    );
\sum[10]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__1_n_5\,
      I3 => \biasSum_carry__1_n_5\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[10]_i_1__5_n_0\
    );
\sum[11]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__1_n_4\,
      I3 => \biasSum_carry__1_n_4\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[11]_i_1__5_n_0\
    );
\sum[12]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__2_n_7\,
      I3 => \biasSum_carry__2_n_7\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[12]_i_1__5_n_0\
    );
\sum[13]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__2_n_6\,
      I3 => \biasSum_carry__2_n_6\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[13]_i_1__5_n_0\
    );
\sum[14]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__2_n_5\,
      I3 => \biasSum_carry__2_n_5\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[14]_i_1__5_n_0\
    );
\sum[15]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__2_n_4\,
      I3 => \biasSum_carry__2_n_4\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[15]_i_1__5_n_0\
    );
\sum[16]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__3_n_7\,
      I3 => \biasSum_carry__3_n_7\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[16]_i_1__5_n_0\
    );
\sum[17]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__3_n_6\,
      I3 => \biasSum_carry__3_n_6\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[17]_i_1__5_n_0\
    );
\sum[18]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__3_n_5\,
      I3 => \biasSum_carry__3_n_5\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[18]_i_1__5_n_0\
    );
\sum[19]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__3_n_4\,
      I3 => \biasSum_carry__3_n_4\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[19]_i_1__5_n_0\
    );
\sum[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => accumulateSum_carry_n_6,
      I3 => biasSum_carry_n_6,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[1]_i_1__5_n_0\
    );
\sum[20]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__4_n_7\,
      I3 => \biasSum_carry__4_n_7\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[20]_i_1__5_n_0\
    );
\sum[21]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__4_n_6\,
      I3 => \biasSum_carry__4_n_6\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[21]_i_1__5_n_0\
    );
\sum[22]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__4_n_5\,
      I3 => \biasSum_carry__4_n_5\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[22]_i_1__5_n_0\
    );
\sum[23]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__4_n_4\,
      I3 => \biasSum_carry__4_n_4\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[23]_i_1__5_n_0\
    );
\sum[24]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__5_n_7\,
      I3 => \biasSum_carry__5_n_7\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[24]_i_1__5_n_0\
    );
\sum[25]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__5_n_6\,
      I3 => \biasSum_carry__5_n_6\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[25]_i_1__5_n_0\
    );
\sum[26]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__5_n_5\,
      I3 => \biasSum_carry__5_n_5\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[26]_i_1__5_n_0\
    );
\sum[27]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__5_n_4\,
      I3 => \biasSum_carry__5_n_4\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[27]_i_1__5_n_0\
    );
\sum[28]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__6_n_7\,
      I3 => \biasSum_carry__6_n_7\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[28]_i_1__5_n_0\
    );
\sum[29]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__6_n_6\,
      I3 => \biasSum_carry__6_n_6\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[29]_i_1__5_n_0\
    );
\sum[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => accumulateSum_carry_n_5,
      I3 => biasSum_carry_n_5,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[2]_i_1__5_n_0\
    );
\sum[30]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__6_n_5\,
      I3 => \biasSum_carry__6_n_5\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[30]_i_1__5_n_0\
    );
\sum[31]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__6_n_4\,
      I3 => \biasSum_carry__6_n_4\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[31]_i_1__5_n_0\
    );
\sum[32]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__7_n_7\,
      I3 => \biasSum_carry__7_n_7\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[32]_i_1__5_n_0\
    );
\sum[33]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__7_n_6\,
      I3 => \biasSum_carry__7_n_6\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[33]_i_1__5_n_0\
    );
\sum[34]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__7_n_5\,
      I3 => \biasSum_carry__7_n_5\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[34]_i_1__5_n_0\
    );
\sum[35]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__7_n_4\,
      I3 => \biasSum_carry__7_n_4\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[35]_i_1__5_n_0\
    );
\sum[36]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__8_n_7\,
      I3 => \biasSum_carry__8_n_7\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[36]_i_1__5_n_0\
    );
\sum[37]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__8_n_6\,
      I3 => \biasSum_carry__8_n_6\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[37]_i_1__5_n_0\
    );
\sum[38]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__8_n_5\,
      I3 => \biasSum_carry__8_n_5\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[38]_i_1__5_n_0\
    );
\sum[39]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__8_n_4\,
      I3 => \biasSum_carry__8_n_4\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[39]_i_1__5_n_0\
    );
\sum[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => accumulateSum_carry_n_4,
      I3 => biasSum_carry_n_4,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[3]_i_1__5_n_0\
    );
\sum[40]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__9_n_7\,
      I3 => \biasSum_carry__9_n_7\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[40]_i_1__5_n_0\
    );
\sum[41]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__9_n_6\,
      I3 => \biasSum_carry__9_n_6\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[41]_i_1__5_n_0\
    );
\sum[42]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__9_n_5\,
      I3 => \biasSum_carry__9_n_5\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[42]_i_1__5_n_0\
    );
\sum[43]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__9_n_4\,
      I3 => \biasSum_carry__9_n_4\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[43]_i_1__5_n_0\
    );
\sum[44]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__10_n_7\,
      I3 => \biasSum_carry__10_n_7\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[44]_i_1__5_n_0\
    );
\sum[45]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__10_n_6\,
      I3 => \biasSum_carry__10_n_6\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[45]_i_1__5_n_0\
    );
\sum[46]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__10_n_5\,
      I3 => \biasSum_carry__10_n_5\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[46]_i_1__5_n_0\
    );
\sum[47]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__10_n_4\,
      I3 => \biasSum_carry__10_n_4\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[47]_i_1__5_n_0\
    );
\sum[48]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__11_n_7\,
      I3 => \biasSum_carry__11_n_7\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[48]_i_1__5_n_0\
    );
\sum[49]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__11_n_6\,
      I3 => \biasSum_carry__11_n_6\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[49]_i_1__5_n_0\
    );
\sum[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__0_n_7\,
      I3 => \biasSum_carry__0_n_7\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[4]_i_1__5_n_0\
    );
\sum[50]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__11_n_5\,
      I3 => \biasSum_carry__11_n_5\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[50]_i_1__5_n_0\
    );
\sum[51]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__11_n_4\,
      I3 => \biasSum_carry__11_n_4\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[51]_i_1__5_n_0\
    );
\sum[52]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__12_n_7\,
      I3 => \biasSum_carry__12_n_7\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[52]_i_1__5_n_0\
    );
\sum[53]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__12_n_6\,
      I3 => \biasSum_carry__12_n_6\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[53]_i_1__5_n_0\
    );
\sum[54]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__12_n_5\,
      I3 => \biasSum_carry__12_n_5\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[54]_i_1__5_n_0\
    );
\sum[55]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__12_n_4\,
      I3 => \biasSum_carry__12_n_4\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[55]_i_1__5_n_0\
    );
\sum[56]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__13_n_7\,
      I3 => \biasSum_carry__13_n_7\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[56]_i_1__5_n_0\
    );
\sum[57]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__13_n_6\,
      I3 => \biasSum_carry__13_n_6\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[57]_i_1__5_n_0\
    );
\sum[58]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__13_n_5\,
      I3 => \biasSum_carry__13_n_5\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[58]_i_1__5_n_0\
    );
\sum[59]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__13_n_4\,
      I3 => \biasSum_carry__13_n_4\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[59]_i_1__5_n_0\
    );
\sum[5]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__0_n_6\,
      I3 => \biasSum_carry__0_n_6\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[5]_i_1__5_n_0\
    );
\sum[60]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__14_n_7\,
      I3 => \biasSum_carry__14_n_7\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[60]_i_1__5_n_0\
    );
\sum[61]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__14_n_6\,
      I3 => \biasSum_carry__14_n_6\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[61]_i_1__5_n_0\
    );
\sum[62]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => outvalid_reg_n_0,
      I1 => S_AXI_ARESETN,
      O => \sum[62]_i_1__4_n_0\
    );
\sum[62]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEA"
    )
        port map (
      I0 => mult_valid,
      I1 => raddr(2),
      I2 => muxValid_f,
      I3 => raddr(0),
      I4 => raddr(1),
      O => \sum[62]_i_2__5_n_0\
    );
\sum[62]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__14_n_5\,
      I3 => \biasSum_carry__14_n_5\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[62]_i_3__5_n_0\
    );
\sum[62]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004F00400040"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \biasSum_carry__14_n_4\,
      I2 => \sigValid_i_1__5_n_0\,
      I3 => \sum_reg_n_0_[63]\,
      I4 => \mul_reg__1\(63),
      I5 => \accumulateSum_carry__14_n_4\,
      O => \sum[62]_i_4__5_n_0\
    );
\sum[62]_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
        port map (
      I0 => \accumulateSum_carry__14_n_4\,
      I1 => \mul_reg__1\(63),
      I2 => \sum_reg_n_0_[63]\,
      I3 => \sigValid_i_1__5_n_0\,
      O => \sum[62]_i_5__5_n_0\
    );
\sum[62]_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \sigValid_i_1__5_n_0\,
      I1 => \biasSum_carry__14_n_4\,
      I2 => \bias_reg_n_0_[63]\,
      I3 => \sum_reg_n_0_[63]\,
      O => \sum[62]_i_6__5_n_0\
    );
\sum[63]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B800AA00B800"
    )
        port map (
      I0 => \sum[63]_i_2__5_n_0\,
      I1 => mult_valid,
      I2 => \sum_reg_n_0_[63]\,
      I3 => \sum[63]_i_3__4_n_0\,
      I4 => \sigValid_i_1__5_n_0\,
      I5 => \sum[63]_i_4__4_n_0\,
      O => \sum[63]_i_1__5_n_0\
    );
\sum[63]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF8FEF8FE080E08"
    )
        port map (
      I0 => \mul_reg__1\(63),
      I1 => \accumulateSum_carry__14_n_4\,
      I2 => \sigValid_i_1__5_n_0\,
      I3 => \sum_reg_n_0_[63]\,
      I4 => \bias_reg_n_0_[63]\,
      I5 => \biasSum_carry__14_n_4\,
      O => \sum[63]_i_2__5_n_0\
    );
\sum[63]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_ARESETN,
      I1 => outvalid_reg_n_0,
      O => \sum[63]_i_3__4_n_0\
    );
\sum[63]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \sum_reg_n_0_[63]\,
      I1 => \bias_reg_n_0_[63]\,
      I2 => \biasSum_carry__14_n_4\,
      O => \sum[63]_i_4__4_n_0\
    );
\sum[6]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__0_n_5\,
      I3 => \biasSum_carry__0_n_5\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[6]_i_1__5_n_0\
    );
\sum[7]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__0_n_4\,
      I3 => \biasSum_carry__0_n_4\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[7]_i_1__5_n_0\
    );
\sum[8]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__1_n_7\,
      I3 => \biasSum_carry__1_n_7\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[8]_i_1__5_n_0\
    );
\sum[9]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__5_n_0\,
      I1 => \sum[62]_i_5__5_n_0\,
      I2 => \accumulateSum_carry__1_n_6\,
      I3 => \biasSum_carry__1_n_6\,
      I4 => \sum[62]_i_6__5_n_0\,
      O => \sum[9]_i_1__5_n_0\
    );
\sum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[0]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[0]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[10]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[10]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[11]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[11]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[12]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[12]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[13]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[13]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[14]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[14]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[15]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[15]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[16]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[16]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[17]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[17]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[18]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[18]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[19]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[19]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[1]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[1]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[20]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[20]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[21]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[21]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[22]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[22]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[23]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[23]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[24]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[24]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[25]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[25]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[26]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[26]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[27]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[27]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[28]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[28]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[29]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[29]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[2]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[2]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[30]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[30]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[31]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[31]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[32]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[32]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[33]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[33]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[34]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[34]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[35]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[35]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[36]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[36]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[37]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[37]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[38]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[38]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[39]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[39]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[3]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[3]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[40]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[40]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[41]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[41]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[42]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[42]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[43]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[43]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[44]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[44]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[45]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[45]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[46]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[46]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[47]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[47]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[48]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[48]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[49]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[49]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[4]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[4]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[50]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[50]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[51]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[51]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[52]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[52]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[53]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[53]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[54]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[54]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[55]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[55]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[56]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[56]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[57]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[57]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[58]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[58]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[59]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[59]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[5]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[5]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[60]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[60]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[61]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[61]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[62]_i_3__5_n_0\,
      Q => \sum_reg_n_0_[62]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \sum[63]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[63]\,
      R => '0'
    );
\sum_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[6]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[6]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[7]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[7]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[8]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[8]\,
      R => \sum[62]_i_1__4_n_0\
    );
\sum_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__5_n_0\,
      D => \sum[9]_i_1__5_n_0\,
      Q => \sum_reg_n_0_[9]\,
      R => \sum[62]_i_1__4_n_0\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^addrd\(0),
      I1 => wen_1,
      I2 => \waddr_reg_n_0_[1]\,
      O => \waddr[1]_i_1_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \waddr_reg[0]_0\,
      Q => \^addrd\(0),
      R => rst
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \waddr[1]_i_1_n_0\,
      Q => \waddr_reg_n_0_[1]\,
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized6\ is
  port (
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wen_2 : in STD_LOGIC;
    rst : in STD_LOGIC;
    \waddr_reg[0]_0\ : in STD_LOGIC;
    \mul0__0_0\ : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    RSTP : in STD_LOGIC;
    \mul0__0_1\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    S_AXI_ARESETN : in STD_LOGIC;
    mult_valid : in STD_LOGIC;
    muxValid_f : in STD_LOGIC;
    \bias_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[63]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized6\ : entity is "neuron";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized6\ is
  signal \^addrd\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal WBram_n_0 : STD_LOGIC;
  signal WBram_n_1 : STD_LOGIC;
  signal WBram_n_10 : STD_LOGIC;
  signal WBram_n_11 : STD_LOGIC;
  signal WBram_n_12 : STD_LOGIC;
  signal WBram_n_13 : STD_LOGIC;
  signal WBram_n_14 : STD_LOGIC;
  signal WBram_n_15 : STD_LOGIC;
  signal WBram_n_16 : STD_LOGIC;
  signal WBram_n_17 : STD_LOGIC;
  signal WBram_n_18 : STD_LOGIC;
  signal WBram_n_19 : STD_LOGIC;
  signal WBram_n_2 : STD_LOGIC;
  signal WBram_n_20 : STD_LOGIC;
  signal WBram_n_21 : STD_LOGIC;
  signal WBram_n_22 : STD_LOGIC;
  signal WBram_n_23 : STD_LOGIC;
  signal WBram_n_24 : STD_LOGIC;
  signal WBram_n_25 : STD_LOGIC;
  signal WBram_n_26 : STD_LOGIC;
  signal WBram_n_27 : STD_LOGIC;
  signal WBram_n_28 : STD_LOGIC;
  signal WBram_n_29 : STD_LOGIC;
  signal WBram_n_3 : STD_LOGIC;
  signal WBram_n_30 : STD_LOGIC;
  signal WBram_n_31 : STD_LOGIC;
  signal WBram_n_4 : STD_LOGIC;
  signal WBram_n_5 : STD_LOGIC;
  signal WBram_n_6 : STD_LOGIC;
  signal WBram_n_7 : STD_LOGIC;
  signal WBram_n_8 : STD_LOGIC;
  signal WBram_n_9 : STD_LOGIC;
  signal \accumulateSum_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_1__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_2__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_3__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_4__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_1__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_2__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_3__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_4__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_1__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_2__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_3__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_4__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_1__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_2__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_3__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_4__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_1__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_2__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_3__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_4__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_1__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_2__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_3__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_4__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_1__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_2__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_3__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_4__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_1__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_2__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_3__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_4__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_1__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_2__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_3__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_4__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_1__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_2__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_3__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_4__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_1__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_2__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_3__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_4__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_1__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_2__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_3__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_4__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_1__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_2__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_3__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_4__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_1__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_2__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_3__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_4__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry_i_3__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry_i_4__6_n_0\ : STD_LOGIC;
  signal accumulateSum_carry_n_0 : STD_LOGIC;
  signal accumulateSum_carry_n_1 : STD_LOGIC;
  signal accumulateSum_carry_n_2 : STD_LOGIC;
  signal accumulateSum_carry_n_3 : STD_LOGIC;
  signal accumulateSum_carry_n_4 : STD_LOGIC;
  signal accumulateSum_carry_n_5 : STD_LOGIC;
  signal accumulateSum_carry_n_6 : STD_LOGIC;
  signal accumulateSum_carry_n_7 : STD_LOGIC;
  signal \biasSum_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_n_1\ : STD_LOGIC;
  signal \biasSum_carry__0_n_2\ : STD_LOGIC;
  signal \biasSum_carry__0_n_3\ : STD_LOGIC;
  signal \biasSum_carry__0_n_4\ : STD_LOGIC;
  signal \biasSum_carry__0_n_5\ : STD_LOGIC;
  signal \biasSum_carry__0_n_6\ : STD_LOGIC;
  signal \biasSum_carry__0_n_7\ : STD_LOGIC;
  signal \biasSum_carry__10_i_1__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_2__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_3__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_4__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_n_1\ : STD_LOGIC;
  signal \biasSum_carry__10_n_2\ : STD_LOGIC;
  signal \biasSum_carry__10_n_3\ : STD_LOGIC;
  signal \biasSum_carry__10_n_4\ : STD_LOGIC;
  signal \biasSum_carry__10_n_5\ : STD_LOGIC;
  signal \biasSum_carry__10_n_6\ : STD_LOGIC;
  signal \biasSum_carry__10_n_7\ : STD_LOGIC;
  signal \biasSum_carry__11_i_1__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_2__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_3__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_4__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_n_1\ : STD_LOGIC;
  signal \biasSum_carry__11_n_2\ : STD_LOGIC;
  signal \biasSum_carry__11_n_3\ : STD_LOGIC;
  signal \biasSum_carry__11_n_4\ : STD_LOGIC;
  signal \biasSum_carry__11_n_5\ : STD_LOGIC;
  signal \biasSum_carry__11_n_6\ : STD_LOGIC;
  signal \biasSum_carry__11_n_7\ : STD_LOGIC;
  signal \biasSum_carry__12_i_1__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_2__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_3__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_4__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_n_1\ : STD_LOGIC;
  signal \biasSum_carry__12_n_2\ : STD_LOGIC;
  signal \biasSum_carry__12_n_3\ : STD_LOGIC;
  signal \biasSum_carry__12_n_4\ : STD_LOGIC;
  signal \biasSum_carry__12_n_5\ : STD_LOGIC;
  signal \biasSum_carry__12_n_6\ : STD_LOGIC;
  signal \biasSum_carry__12_n_7\ : STD_LOGIC;
  signal \biasSum_carry__13_i_1__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_2__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_3__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_4__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_n_1\ : STD_LOGIC;
  signal \biasSum_carry__13_n_2\ : STD_LOGIC;
  signal \biasSum_carry__13_n_3\ : STD_LOGIC;
  signal \biasSum_carry__13_n_4\ : STD_LOGIC;
  signal \biasSum_carry__13_n_5\ : STD_LOGIC;
  signal \biasSum_carry__13_n_6\ : STD_LOGIC;
  signal \biasSum_carry__13_n_7\ : STD_LOGIC;
  signal \biasSum_carry__14_i_1__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_2__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_3__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_4__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_n_1\ : STD_LOGIC;
  signal \biasSum_carry__14_n_2\ : STD_LOGIC;
  signal \biasSum_carry__14_n_3\ : STD_LOGIC;
  signal \biasSum_carry__14_n_4\ : STD_LOGIC;
  signal \biasSum_carry__14_n_5\ : STD_LOGIC;
  signal \biasSum_carry__14_n_6\ : STD_LOGIC;
  signal \biasSum_carry__14_n_7\ : STD_LOGIC;
  signal \biasSum_carry__1_i_1__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_2__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_3__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_4__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_n_1\ : STD_LOGIC;
  signal \biasSum_carry__1_n_2\ : STD_LOGIC;
  signal \biasSum_carry__1_n_3\ : STD_LOGIC;
  signal \biasSum_carry__1_n_4\ : STD_LOGIC;
  signal \biasSum_carry__1_n_5\ : STD_LOGIC;
  signal \biasSum_carry__1_n_6\ : STD_LOGIC;
  signal \biasSum_carry__1_n_7\ : STD_LOGIC;
  signal \biasSum_carry__2_i_1__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_2__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_3__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_4__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_n_1\ : STD_LOGIC;
  signal \biasSum_carry__2_n_2\ : STD_LOGIC;
  signal \biasSum_carry__2_n_3\ : STD_LOGIC;
  signal \biasSum_carry__2_n_4\ : STD_LOGIC;
  signal \biasSum_carry__2_n_5\ : STD_LOGIC;
  signal \biasSum_carry__2_n_6\ : STD_LOGIC;
  signal \biasSum_carry__2_n_7\ : STD_LOGIC;
  signal \biasSum_carry__3_i_1__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_2__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_3__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_4__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_n_1\ : STD_LOGIC;
  signal \biasSum_carry__3_n_2\ : STD_LOGIC;
  signal \biasSum_carry__3_n_3\ : STD_LOGIC;
  signal \biasSum_carry__3_n_4\ : STD_LOGIC;
  signal \biasSum_carry__3_n_5\ : STD_LOGIC;
  signal \biasSum_carry__3_n_6\ : STD_LOGIC;
  signal \biasSum_carry__3_n_7\ : STD_LOGIC;
  signal \biasSum_carry__4_i_1__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_2__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_3__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_4__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_n_1\ : STD_LOGIC;
  signal \biasSum_carry__4_n_2\ : STD_LOGIC;
  signal \biasSum_carry__4_n_3\ : STD_LOGIC;
  signal \biasSum_carry__4_n_4\ : STD_LOGIC;
  signal \biasSum_carry__4_n_5\ : STD_LOGIC;
  signal \biasSum_carry__4_n_6\ : STD_LOGIC;
  signal \biasSum_carry__4_n_7\ : STD_LOGIC;
  signal \biasSum_carry__5_i_1__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_2__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_3__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_4__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_n_1\ : STD_LOGIC;
  signal \biasSum_carry__5_n_2\ : STD_LOGIC;
  signal \biasSum_carry__5_n_3\ : STD_LOGIC;
  signal \biasSum_carry__5_n_4\ : STD_LOGIC;
  signal \biasSum_carry__5_n_5\ : STD_LOGIC;
  signal \biasSum_carry__5_n_6\ : STD_LOGIC;
  signal \biasSum_carry__5_n_7\ : STD_LOGIC;
  signal \biasSum_carry__6_i_1__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_2__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_3__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_4__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_n_1\ : STD_LOGIC;
  signal \biasSum_carry__6_n_2\ : STD_LOGIC;
  signal \biasSum_carry__6_n_3\ : STD_LOGIC;
  signal \biasSum_carry__6_n_4\ : STD_LOGIC;
  signal \biasSum_carry__6_n_5\ : STD_LOGIC;
  signal \biasSum_carry__6_n_6\ : STD_LOGIC;
  signal \biasSum_carry__6_n_7\ : STD_LOGIC;
  signal \biasSum_carry__7_i_1__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_2__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_3__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_4__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_n_1\ : STD_LOGIC;
  signal \biasSum_carry__7_n_2\ : STD_LOGIC;
  signal \biasSum_carry__7_n_3\ : STD_LOGIC;
  signal \biasSum_carry__7_n_4\ : STD_LOGIC;
  signal \biasSum_carry__7_n_5\ : STD_LOGIC;
  signal \biasSum_carry__7_n_6\ : STD_LOGIC;
  signal \biasSum_carry__7_n_7\ : STD_LOGIC;
  signal \biasSum_carry__8_i_1__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_2__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_3__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_4__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_n_1\ : STD_LOGIC;
  signal \biasSum_carry__8_n_2\ : STD_LOGIC;
  signal \biasSum_carry__8_n_3\ : STD_LOGIC;
  signal \biasSum_carry__8_n_4\ : STD_LOGIC;
  signal \biasSum_carry__8_n_5\ : STD_LOGIC;
  signal \biasSum_carry__8_n_6\ : STD_LOGIC;
  signal \biasSum_carry__8_n_7\ : STD_LOGIC;
  signal \biasSum_carry__9_i_1__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_2__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_3__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_4__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_n_1\ : STD_LOGIC;
  signal \biasSum_carry__9_n_2\ : STD_LOGIC;
  signal \biasSum_carry__9_n_3\ : STD_LOGIC;
  signal \biasSum_carry__9_n_4\ : STD_LOGIC;
  signal \biasSum_carry__9_n_5\ : STD_LOGIC;
  signal \biasSum_carry__9_n_6\ : STD_LOGIC;
  signal \biasSum_carry__9_n_7\ : STD_LOGIC;
  signal \biasSum_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry_i_3__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry_i_4__6_n_0\ : STD_LOGIC;
  signal biasSum_carry_n_0 : STD_LOGIC;
  signal biasSum_carry_n_1 : STD_LOGIC;
  signal biasSum_carry_n_2 : STD_LOGIC;
  signal biasSum_carry_n_3 : STD_LOGIC;
  signal biasSum_carry_n_4 : STD_LOGIC;
  signal biasSum_carry_n_5 : STD_LOGIC;
  signal biasSum_carry_n_6 : STD_LOGIC;
  signal biasSum_carry_n_7 : STD_LOGIC;
  signal \bias_reg_n_0_[16]\ : STD_LOGIC;
  signal \bias_reg_n_0_[17]\ : STD_LOGIC;
  signal \bias_reg_n_0_[18]\ : STD_LOGIC;
  signal \bias_reg_n_0_[19]\ : STD_LOGIC;
  signal \bias_reg_n_0_[20]\ : STD_LOGIC;
  signal \bias_reg_n_0_[21]\ : STD_LOGIC;
  signal \bias_reg_n_0_[22]\ : STD_LOGIC;
  signal \bias_reg_n_0_[23]\ : STD_LOGIC;
  signal \bias_reg_n_0_[24]\ : STD_LOGIC;
  signal \bias_reg_n_0_[25]\ : STD_LOGIC;
  signal \bias_reg_n_0_[26]\ : STD_LOGIC;
  signal \bias_reg_n_0_[27]\ : STD_LOGIC;
  signal \bias_reg_n_0_[28]\ : STD_LOGIC;
  signal \bias_reg_n_0_[29]\ : STD_LOGIC;
  signal \bias_reg_n_0_[30]\ : STD_LOGIC;
  signal \bias_reg_n_0_[31]\ : STD_LOGIC;
  signal \bias_reg_n_0_[32]\ : STD_LOGIC;
  signal \bias_reg_n_0_[33]\ : STD_LOGIC;
  signal \bias_reg_n_0_[34]\ : STD_LOGIC;
  signal \bias_reg_n_0_[35]\ : STD_LOGIC;
  signal \bias_reg_n_0_[36]\ : STD_LOGIC;
  signal \bias_reg_n_0_[37]\ : STD_LOGIC;
  signal \bias_reg_n_0_[38]\ : STD_LOGIC;
  signal \bias_reg_n_0_[39]\ : STD_LOGIC;
  signal \bias_reg_n_0_[40]\ : STD_LOGIC;
  signal \bias_reg_n_0_[41]\ : STD_LOGIC;
  signal \bias_reg_n_0_[42]\ : STD_LOGIC;
  signal \bias_reg_n_0_[43]\ : STD_LOGIC;
  signal \bias_reg_n_0_[44]\ : STD_LOGIC;
  signal \bias_reg_n_0_[45]\ : STD_LOGIC;
  signal \bias_reg_n_0_[46]\ : STD_LOGIC;
  signal \bias_reg_n_0_[63]\ : STD_LOGIC;
  signal \mul0__0_n_100\ : STD_LOGIC;
  signal \mul0__0_n_101\ : STD_LOGIC;
  signal \mul0__0_n_102\ : STD_LOGIC;
  signal \mul0__0_n_103\ : STD_LOGIC;
  signal \mul0__0_n_104\ : STD_LOGIC;
  signal \mul0__0_n_105\ : STD_LOGIC;
  signal \mul0__0_n_106\ : STD_LOGIC;
  signal \mul0__0_n_107\ : STD_LOGIC;
  signal \mul0__0_n_108\ : STD_LOGIC;
  signal \mul0__0_n_109\ : STD_LOGIC;
  signal \mul0__0_n_110\ : STD_LOGIC;
  signal \mul0__0_n_111\ : STD_LOGIC;
  signal \mul0__0_n_112\ : STD_LOGIC;
  signal \mul0__0_n_113\ : STD_LOGIC;
  signal \mul0__0_n_114\ : STD_LOGIC;
  signal \mul0__0_n_115\ : STD_LOGIC;
  signal \mul0__0_n_116\ : STD_LOGIC;
  signal \mul0__0_n_117\ : STD_LOGIC;
  signal \mul0__0_n_118\ : STD_LOGIC;
  signal \mul0__0_n_119\ : STD_LOGIC;
  signal \mul0__0_n_120\ : STD_LOGIC;
  signal \mul0__0_n_121\ : STD_LOGIC;
  signal \mul0__0_n_122\ : STD_LOGIC;
  signal \mul0__0_n_123\ : STD_LOGIC;
  signal \mul0__0_n_124\ : STD_LOGIC;
  signal \mul0__0_n_125\ : STD_LOGIC;
  signal \mul0__0_n_126\ : STD_LOGIC;
  signal \mul0__0_n_127\ : STD_LOGIC;
  signal \mul0__0_n_128\ : STD_LOGIC;
  signal \mul0__0_n_129\ : STD_LOGIC;
  signal \mul0__0_n_130\ : STD_LOGIC;
  signal \mul0__0_n_131\ : STD_LOGIC;
  signal \mul0__0_n_132\ : STD_LOGIC;
  signal \mul0__0_n_133\ : STD_LOGIC;
  signal \mul0__0_n_134\ : STD_LOGIC;
  signal \mul0__0_n_135\ : STD_LOGIC;
  signal \mul0__0_n_136\ : STD_LOGIC;
  signal \mul0__0_n_137\ : STD_LOGIC;
  signal \mul0__0_n_138\ : STD_LOGIC;
  signal \mul0__0_n_139\ : STD_LOGIC;
  signal \mul0__0_n_140\ : STD_LOGIC;
  signal \mul0__0_n_141\ : STD_LOGIC;
  signal \mul0__0_n_142\ : STD_LOGIC;
  signal \mul0__0_n_143\ : STD_LOGIC;
  signal \mul0__0_n_144\ : STD_LOGIC;
  signal \mul0__0_n_145\ : STD_LOGIC;
  signal \mul0__0_n_146\ : STD_LOGIC;
  signal \mul0__0_n_147\ : STD_LOGIC;
  signal \mul0__0_n_148\ : STD_LOGIC;
  signal \mul0__0_n_149\ : STD_LOGIC;
  signal \mul0__0_n_150\ : STD_LOGIC;
  signal \mul0__0_n_151\ : STD_LOGIC;
  signal \mul0__0_n_152\ : STD_LOGIC;
  signal \mul0__0_n_153\ : STD_LOGIC;
  signal \mul0__0_n_58\ : STD_LOGIC;
  signal \mul0__0_n_59\ : STD_LOGIC;
  signal \mul0__0_n_60\ : STD_LOGIC;
  signal \mul0__0_n_61\ : STD_LOGIC;
  signal \mul0__0_n_62\ : STD_LOGIC;
  signal \mul0__0_n_63\ : STD_LOGIC;
  signal \mul0__0_n_64\ : STD_LOGIC;
  signal \mul0__0_n_65\ : STD_LOGIC;
  signal \mul0__0_n_66\ : STD_LOGIC;
  signal \mul0__0_n_67\ : STD_LOGIC;
  signal \mul0__0_n_68\ : STD_LOGIC;
  signal \mul0__0_n_69\ : STD_LOGIC;
  signal \mul0__0_n_70\ : STD_LOGIC;
  signal \mul0__0_n_71\ : STD_LOGIC;
  signal \mul0__0_n_72\ : STD_LOGIC;
  signal \mul0__0_n_73\ : STD_LOGIC;
  signal \mul0__0_n_74\ : STD_LOGIC;
  signal \mul0__0_n_75\ : STD_LOGIC;
  signal \mul0__0_n_76\ : STD_LOGIC;
  signal \mul0__0_n_77\ : STD_LOGIC;
  signal \mul0__0_n_78\ : STD_LOGIC;
  signal \mul0__0_n_79\ : STD_LOGIC;
  signal \mul0__0_n_80\ : STD_LOGIC;
  signal \mul0__0_n_81\ : STD_LOGIC;
  signal \mul0__0_n_82\ : STD_LOGIC;
  signal \mul0__0_n_83\ : STD_LOGIC;
  signal \mul0__0_n_84\ : STD_LOGIC;
  signal \mul0__0_n_85\ : STD_LOGIC;
  signal \mul0__0_n_86\ : STD_LOGIC;
  signal \mul0__0_n_87\ : STD_LOGIC;
  signal \mul0__0_n_88\ : STD_LOGIC;
  signal \mul0__0_n_89\ : STD_LOGIC;
  signal \mul0__0_n_90\ : STD_LOGIC;
  signal \mul0__0_n_91\ : STD_LOGIC;
  signal \mul0__0_n_92\ : STD_LOGIC;
  signal \mul0__0_n_93\ : STD_LOGIC;
  signal \mul0__0_n_94\ : STD_LOGIC;
  signal \mul0__0_n_95\ : STD_LOGIC;
  signal \mul0__0_n_96\ : STD_LOGIC;
  signal \mul0__0_n_97\ : STD_LOGIC;
  signal \mul0__0_n_98\ : STD_LOGIC;
  signal \mul0__0_n_99\ : STD_LOGIC;
  signal \mul0_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_n_1\ : STD_LOGIC;
  signal \mul0_carry__0_n_2\ : STD_LOGIC;
  signal \mul0_carry__0_n_3\ : STD_LOGIC;
  signal \mul0_carry__10_i_1__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_2__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_3__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_4__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_n_1\ : STD_LOGIC;
  signal \mul0_carry__10_n_2\ : STD_LOGIC;
  signal \mul0_carry__10_n_3\ : STD_LOGIC;
  signal \mul0_carry__1_i_1__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_2__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_3__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_4__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_n_1\ : STD_LOGIC;
  signal \mul0_carry__1_n_2\ : STD_LOGIC;
  signal \mul0_carry__1_n_3\ : STD_LOGIC;
  signal \mul0_carry__2_i_1__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_2__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_3__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_4__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_n_1\ : STD_LOGIC;
  signal \mul0_carry__2_n_2\ : STD_LOGIC;
  signal \mul0_carry__2_n_3\ : STD_LOGIC;
  signal \mul0_carry__3_i_1__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_2__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_3__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_4__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_n_1\ : STD_LOGIC;
  signal \mul0_carry__3_n_2\ : STD_LOGIC;
  signal \mul0_carry__3_n_3\ : STD_LOGIC;
  signal \mul0_carry__4_i_1__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_2__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_3__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_4__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_n_1\ : STD_LOGIC;
  signal \mul0_carry__4_n_2\ : STD_LOGIC;
  signal \mul0_carry__4_n_3\ : STD_LOGIC;
  signal \mul0_carry__5_i_1__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_2__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_3__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_4__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_n_1\ : STD_LOGIC;
  signal \mul0_carry__5_n_2\ : STD_LOGIC;
  signal \mul0_carry__5_n_3\ : STD_LOGIC;
  signal \mul0_carry__6_i_1__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_2__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_3__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_4__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_n_1\ : STD_LOGIC;
  signal \mul0_carry__6_n_2\ : STD_LOGIC;
  signal \mul0_carry__6_n_3\ : STD_LOGIC;
  signal \mul0_carry__7_i_1__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_2__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_3__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_4__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_n_1\ : STD_LOGIC;
  signal \mul0_carry__7_n_2\ : STD_LOGIC;
  signal \mul0_carry__7_n_3\ : STD_LOGIC;
  signal \mul0_carry__8_i_1__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_2__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_3__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_4__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_n_1\ : STD_LOGIC;
  signal \mul0_carry__8_n_2\ : STD_LOGIC;
  signal \mul0_carry__8_n_3\ : STD_LOGIC;
  signal \mul0_carry__9_i_1__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_2__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_3__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_4__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_n_1\ : STD_LOGIC;
  signal \mul0_carry__9_n_2\ : STD_LOGIC;
  signal \mul0_carry__9_n_3\ : STD_LOGIC;
  signal \mul0_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \mul0_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \mul0_carry_i_3__6_n_0\ : STD_LOGIC;
  signal mul0_carry_n_0 : STD_LOGIC;
  signal mul0_carry_n_1 : STD_LOGIC;
  signal mul0_carry_n_2 : STD_LOGIC;
  signal mul0_carry_n_3 : STD_LOGIC;
  signal mul0_n_100 : STD_LOGIC;
  signal mul0_n_101 : STD_LOGIC;
  signal mul0_n_102 : STD_LOGIC;
  signal mul0_n_103 : STD_LOGIC;
  signal mul0_n_104 : STD_LOGIC;
  signal mul0_n_105 : STD_LOGIC;
  signal mul0_n_106 : STD_LOGIC;
  signal mul0_n_107 : STD_LOGIC;
  signal mul0_n_108 : STD_LOGIC;
  signal mul0_n_109 : STD_LOGIC;
  signal mul0_n_110 : STD_LOGIC;
  signal mul0_n_111 : STD_LOGIC;
  signal mul0_n_112 : STD_LOGIC;
  signal mul0_n_113 : STD_LOGIC;
  signal mul0_n_114 : STD_LOGIC;
  signal mul0_n_115 : STD_LOGIC;
  signal mul0_n_116 : STD_LOGIC;
  signal mul0_n_117 : STD_LOGIC;
  signal mul0_n_118 : STD_LOGIC;
  signal mul0_n_119 : STD_LOGIC;
  signal mul0_n_120 : STD_LOGIC;
  signal mul0_n_121 : STD_LOGIC;
  signal mul0_n_122 : STD_LOGIC;
  signal mul0_n_123 : STD_LOGIC;
  signal mul0_n_124 : STD_LOGIC;
  signal mul0_n_125 : STD_LOGIC;
  signal mul0_n_126 : STD_LOGIC;
  signal mul0_n_127 : STD_LOGIC;
  signal mul0_n_128 : STD_LOGIC;
  signal mul0_n_129 : STD_LOGIC;
  signal mul0_n_130 : STD_LOGIC;
  signal mul0_n_131 : STD_LOGIC;
  signal mul0_n_132 : STD_LOGIC;
  signal mul0_n_133 : STD_LOGIC;
  signal mul0_n_134 : STD_LOGIC;
  signal mul0_n_135 : STD_LOGIC;
  signal mul0_n_136 : STD_LOGIC;
  signal mul0_n_137 : STD_LOGIC;
  signal mul0_n_138 : STD_LOGIC;
  signal mul0_n_139 : STD_LOGIC;
  signal mul0_n_140 : STD_LOGIC;
  signal mul0_n_141 : STD_LOGIC;
  signal mul0_n_142 : STD_LOGIC;
  signal mul0_n_143 : STD_LOGIC;
  signal mul0_n_144 : STD_LOGIC;
  signal mul0_n_145 : STD_LOGIC;
  signal mul0_n_146 : STD_LOGIC;
  signal mul0_n_147 : STD_LOGIC;
  signal mul0_n_148 : STD_LOGIC;
  signal mul0_n_149 : STD_LOGIC;
  signal mul0_n_150 : STD_LOGIC;
  signal mul0_n_151 : STD_LOGIC;
  signal mul0_n_152 : STD_LOGIC;
  signal mul0_n_153 : STD_LOGIC;
  signal mul0_n_58 : STD_LOGIC;
  signal mul0_n_59 : STD_LOGIC;
  signal mul0_n_60 : STD_LOGIC;
  signal mul0_n_61 : STD_LOGIC;
  signal mul0_n_62 : STD_LOGIC;
  signal mul0_n_63 : STD_LOGIC;
  signal mul0_n_64 : STD_LOGIC;
  signal mul0_n_65 : STD_LOGIC;
  signal mul0_n_66 : STD_LOGIC;
  signal mul0_n_67 : STD_LOGIC;
  signal mul0_n_68 : STD_LOGIC;
  signal mul0_n_69 : STD_LOGIC;
  signal mul0_n_70 : STD_LOGIC;
  signal mul0_n_71 : STD_LOGIC;
  signal mul0_n_72 : STD_LOGIC;
  signal mul0_n_73 : STD_LOGIC;
  signal mul0_n_74 : STD_LOGIC;
  signal mul0_n_75 : STD_LOGIC;
  signal mul0_n_76 : STD_LOGIC;
  signal mul0_n_77 : STD_LOGIC;
  signal mul0_n_78 : STD_LOGIC;
  signal mul0_n_79 : STD_LOGIC;
  signal mul0_n_80 : STD_LOGIC;
  signal mul0_n_81 : STD_LOGIC;
  signal mul0_n_82 : STD_LOGIC;
  signal mul0_n_83 : STD_LOGIC;
  signal mul0_n_84 : STD_LOGIC;
  signal mul0_n_85 : STD_LOGIC;
  signal mul0_n_86 : STD_LOGIC;
  signal mul0_n_87 : STD_LOGIC;
  signal mul0_n_88 : STD_LOGIC;
  signal mul0_n_89 : STD_LOGIC;
  signal mul0_n_90 : STD_LOGIC;
  signal mul0_n_91 : STD_LOGIC;
  signal mul0_n_92 : STD_LOGIC;
  signal mul0_n_93 : STD_LOGIC;
  signal mul0_n_94 : STD_LOGIC;
  signal mul0_n_95 : STD_LOGIC;
  signal mul0_n_96 : STD_LOGIC;
  signal mul0_n_97 : STD_LOGIC;
  signal mul0_n_98 : STD_LOGIC;
  signal mul0_n_99 : STD_LOGIC;
  signal \mul_reg[0]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[10]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[11]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[12]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[13]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[14]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[15]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[16]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[1]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[2]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[3]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[4]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[5]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[6]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[7]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[8]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[9]__0_n_0\ : STD_LOGIC;
  signal \mul_reg__0_n_100\ : STD_LOGIC;
  signal \mul_reg__0_n_101\ : STD_LOGIC;
  signal \mul_reg__0_n_102\ : STD_LOGIC;
  signal \mul_reg__0_n_103\ : STD_LOGIC;
  signal \mul_reg__0_n_104\ : STD_LOGIC;
  signal \mul_reg__0_n_105\ : STD_LOGIC;
  signal \mul_reg__0_n_58\ : STD_LOGIC;
  signal \mul_reg__0_n_59\ : STD_LOGIC;
  signal \mul_reg__0_n_60\ : STD_LOGIC;
  signal \mul_reg__0_n_61\ : STD_LOGIC;
  signal \mul_reg__0_n_62\ : STD_LOGIC;
  signal \mul_reg__0_n_63\ : STD_LOGIC;
  signal \mul_reg__0_n_64\ : STD_LOGIC;
  signal \mul_reg__0_n_65\ : STD_LOGIC;
  signal \mul_reg__0_n_66\ : STD_LOGIC;
  signal \mul_reg__0_n_67\ : STD_LOGIC;
  signal \mul_reg__0_n_68\ : STD_LOGIC;
  signal \mul_reg__0_n_69\ : STD_LOGIC;
  signal \mul_reg__0_n_70\ : STD_LOGIC;
  signal \mul_reg__0_n_71\ : STD_LOGIC;
  signal \mul_reg__0_n_72\ : STD_LOGIC;
  signal \mul_reg__0_n_73\ : STD_LOGIC;
  signal \mul_reg__0_n_74\ : STD_LOGIC;
  signal \mul_reg__0_n_75\ : STD_LOGIC;
  signal \mul_reg__0_n_76\ : STD_LOGIC;
  signal \mul_reg__0_n_77\ : STD_LOGIC;
  signal \mul_reg__0_n_78\ : STD_LOGIC;
  signal \mul_reg__0_n_79\ : STD_LOGIC;
  signal \mul_reg__0_n_80\ : STD_LOGIC;
  signal \mul_reg__0_n_81\ : STD_LOGIC;
  signal \mul_reg__0_n_82\ : STD_LOGIC;
  signal \mul_reg__0_n_83\ : STD_LOGIC;
  signal \mul_reg__0_n_84\ : STD_LOGIC;
  signal \mul_reg__0_n_85\ : STD_LOGIC;
  signal \mul_reg__0_n_86\ : STD_LOGIC;
  signal \mul_reg__0_n_87\ : STD_LOGIC;
  signal \mul_reg__0_n_88\ : STD_LOGIC;
  signal \mul_reg__0_n_89\ : STD_LOGIC;
  signal \mul_reg__0_n_90\ : STD_LOGIC;
  signal \mul_reg__0_n_91\ : STD_LOGIC;
  signal \mul_reg__0_n_92\ : STD_LOGIC;
  signal \mul_reg__0_n_93\ : STD_LOGIC;
  signal \mul_reg__0_n_94\ : STD_LOGIC;
  signal \mul_reg__0_n_95\ : STD_LOGIC;
  signal \mul_reg__0_n_96\ : STD_LOGIC;
  signal \mul_reg__0_n_97\ : STD_LOGIC;
  signal \mul_reg__0_n_98\ : STD_LOGIC;
  signal \mul_reg__0_n_99\ : STD_LOGIC;
  signal \mul_reg__1\ : STD_LOGIC_VECTOR ( 63 to 63 );
  signal \mul_reg__2\ : STD_LOGIC_VECTOR ( 62 downto 16 );
  signal \mul_reg__3\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal mul_reg_n_100 : STD_LOGIC;
  signal mul_reg_n_101 : STD_LOGIC;
  signal mul_reg_n_102 : STD_LOGIC;
  signal mul_reg_n_103 : STD_LOGIC;
  signal mul_reg_n_104 : STD_LOGIC;
  signal mul_reg_n_105 : STD_LOGIC;
  signal mul_reg_n_58 : STD_LOGIC;
  signal mul_reg_n_59 : STD_LOGIC;
  signal mul_reg_n_60 : STD_LOGIC;
  signal mul_reg_n_61 : STD_LOGIC;
  signal mul_reg_n_62 : STD_LOGIC;
  signal mul_reg_n_63 : STD_LOGIC;
  signal mul_reg_n_64 : STD_LOGIC;
  signal mul_reg_n_65 : STD_LOGIC;
  signal mul_reg_n_66 : STD_LOGIC;
  signal mul_reg_n_67 : STD_LOGIC;
  signal mul_reg_n_68 : STD_LOGIC;
  signal mul_reg_n_69 : STD_LOGIC;
  signal mul_reg_n_70 : STD_LOGIC;
  signal mul_reg_n_71 : STD_LOGIC;
  signal mul_reg_n_72 : STD_LOGIC;
  signal mul_reg_n_73 : STD_LOGIC;
  signal mul_reg_n_74 : STD_LOGIC;
  signal mul_reg_n_75 : STD_LOGIC;
  signal mul_reg_n_76 : STD_LOGIC;
  signal mul_reg_n_77 : STD_LOGIC;
  signal mul_reg_n_78 : STD_LOGIC;
  signal mul_reg_n_79 : STD_LOGIC;
  signal mul_reg_n_80 : STD_LOGIC;
  signal mul_reg_n_81 : STD_LOGIC;
  signal mul_reg_n_82 : STD_LOGIC;
  signal mul_reg_n_83 : STD_LOGIC;
  signal mul_reg_n_84 : STD_LOGIC;
  signal mul_reg_n_85 : STD_LOGIC;
  signal mul_reg_n_86 : STD_LOGIC;
  signal mul_reg_n_87 : STD_LOGIC;
  signal mul_reg_n_88 : STD_LOGIC;
  signal mul_reg_n_89 : STD_LOGIC;
  signal mul_reg_n_90 : STD_LOGIC;
  signal mul_reg_n_91 : STD_LOGIC;
  signal mul_reg_n_92 : STD_LOGIC;
  signal mul_reg_n_93 : STD_LOGIC;
  signal mul_reg_n_94 : STD_LOGIC;
  signal mul_reg_n_95 : STD_LOGIC;
  signal mul_reg_n_96 : STD_LOGIC;
  signal mul_reg_n_97 : STD_LOGIC;
  signal mul_reg_n_98 : STD_LOGIC;
  signal mul_reg_n_99 : STD_LOGIC;
  signal \outNeuron[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[10]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[11]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[13]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[14]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[15]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[17]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[18]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[19]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[20]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[21]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[22]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[23]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[24]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[25]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[26]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[27]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[28]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[29]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_2__6_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_3__6_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_4__6_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_5__6_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_6__6_n_0\ : STD_LOGIC;
  signal \outNeuron[31]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \outNeuron[9]_i_1__6_n_0\ : STD_LOGIC;
  signal outvalid_reg_n_0 : STD_LOGIC;
  signal raddr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sigValid_i_1__6_n_0\ : STD_LOGIC;
  signal sigValid_reg_n_0 : STD_LOGIC;
  signal \sum[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[10]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[11]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[13]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[14]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[15]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[17]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[18]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[19]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[20]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[21]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[22]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[23]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[24]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[25]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[26]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[27]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[28]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[29]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[30]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[31]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[32]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[33]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[34]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[35]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[36]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[37]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[38]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[39]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[40]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[41]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[42]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[43]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[44]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[45]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[46]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[47]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[48]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[49]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[50]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[51]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[52]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[53]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[54]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[55]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[56]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[57]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[58]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[59]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[60]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[61]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[62]_i_1__5_n_0\ : STD_LOGIC;
  signal \sum[62]_i_2__6_n_0\ : STD_LOGIC;
  signal \sum[62]_i_3__6_n_0\ : STD_LOGIC;
  signal \sum[62]_i_4__6_n_0\ : STD_LOGIC;
  signal \sum[62]_i_5__6_n_0\ : STD_LOGIC;
  signal \sum[62]_i_6__6_n_0\ : STD_LOGIC;
  signal \sum[63]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[63]_i_2__6_n_0\ : STD_LOGIC;
  signal \sum[63]_i_3__5_n_0\ : STD_LOGIC;
  signal \sum[63]_i_4__5_n_0\ : STD_LOGIC;
  signal \sum[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum[9]_i_1__6_n_0\ : STD_LOGIC;
  signal \sum_reg_n_0_[0]\ : STD_LOGIC;
  signal \sum_reg_n_0_[10]\ : STD_LOGIC;
  signal \sum_reg_n_0_[11]\ : STD_LOGIC;
  signal \sum_reg_n_0_[12]\ : STD_LOGIC;
  signal \sum_reg_n_0_[13]\ : STD_LOGIC;
  signal \sum_reg_n_0_[14]\ : STD_LOGIC;
  signal \sum_reg_n_0_[15]\ : STD_LOGIC;
  signal \sum_reg_n_0_[16]\ : STD_LOGIC;
  signal \sum_reg_n_0_[17]\ : STD_LOGIC;
  signal \sum_reg_n_0_[18]\ : STD_LOGIC;
  signal \sum_reg_n_0_[19]\ : STD_LOGIC;
  signal \sum_reg_n_0_[1]\ : STD_LOGIC;
  signal \sum_reg_n_0_[20]\ : STD_LOGIC;
  signal \sum_reg_n_0_[21]\ : STD_LOGIC;
  signal \sum_reg_n_0_[22]\ : STD_LOGIC;
  signal \sum_reg_n_0_[23]\ : STD_LOGIC;
  signal \sum_reg_n_0_[24]\ : STD_LOGIC;
  signal \sum_reg_n_0_[25]\ : STD_LOGIC;
  signal \sum_reg_n_0_[26]\ : STD_LOGIC;
  signal \sum_reg_n_0_[27]\ : STD_LOGIC;
  signal \sum_reg_n_0_[28]\ : STD_LOGIC;
  signal \sum_reg_n_0_[29]\ : STD_LOGIC;
  signal \sum_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_reg_n_0_[30]\ : STD_LOGIC;
  signal \sum_reg_n_0_[31]\ : STD_LOGIC;
  signal \sum_reg_n_0_[32]\ : STD_LOGIC;
  signal \sum_reg_n_0_[33]\ : STD_LOGIC;
  signal \sum_reg_n_0_[34]\ : STD_LOGIC;
  signal \sum_reg_n_0_[35]\ : STD_LOGIC;
  signal \sum_reg_n_0_[36]\ : STD_LOGIC;
  signal \sum_reg_n_0_[37]\ : STD_LOGIC;
  signal \sum_reg_n_0_[38]\ : STD_LOGIC;
  signal \sum_reg_n_0_[39]\ : STD_LOGIC;
  signal \sum_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_reg_n_0_[40]\ : STD_LOGIC;
  signal \sum_reg_n_0_[41]\ : STD_LOGIC;
  signal \sum_reg_n_0_[42]\ : STD_LOGIC;
  signal \sum_reg_n_0_[43]\ : STD_LOGIC;
  signal \sum_reg_n_0_[44]\ : STD_LOGIC;
  signal \sum_reg_n_0_[45]\ : STD_LOGIC;
  signal \sum_reg_n_0_[46]\ : STD_LOGIC;
  signal \sum_reg_n_0_[47]\ : STD_LOGIC;
  signal \sum_reg_n_0_[48]\ : STD_LOGIC;
  signal \sum_reg_n_0_[49]\ : STD_LOGIC;
  signal \sum_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_reg_n_0_[50]\ : STD_LOGIC;
  signal \sum_reg_n_0_[51]\ : STD_LOGIC;
  signal \sum_reg_n_0_[52]\ : STD_LOGIC;
  signal \sum_reg_n_0_[53]\ : STD_LOGIC;
  signal \sum_reg_n_0_[54]\ : STD_LOGIC;
  signal \sum_reg_n_0_[55]\ : STD_LOGIC;
  signal \sum_reg_n_0_[56]\ : STD_LOGIC;
  signal \sum_reg_n_0_[57]\ : STD_LOGIC;
  signal \sum_reg_n_0_[58]\ : STD_LOGIC;
  signal \sum_reg_n_0_[59]\ : STD_LOGIC;
  signal \sum_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_reg_n_0_[60]\ : STD_LOGIC;
  signal \sum_reg_n_0_[61]\ : STD_LOGIC;
  signal \sum_reg_n_0_[62]\ : STD_LOGIC;
  signal \sum_reg_n_0_[63]\ : STD_LOGIC;
  signal \sum_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_reg_n_0_[7]\ : STD_LOGIC;
  signal \sum_reg_n_0_[8]\ : STD_LOGIC;
  signal \sum_reg_n_0_[9]\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \NLW_accumulateSum_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_biasSum_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul0__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_mul0__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_mul0__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul0_carry__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_mul_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_mul_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of accumulateSum_carry : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__9\ : label is 35;
  attribute ADDER_THRESHOLD of biasSum_carry : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul0 : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \mul0__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute ADDER_THRESHOLD of mul0_carry : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of mul_reg : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \outNeuron[0]_i_1__6\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \outNeuron[10]_i_1__6\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \outNeuron[11]_i_1__6\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \outNeuron[12]_i_1__6\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \outNeuron[13]_i_1__6\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \outNeuron[14]_i_1__6\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \outNeuron[15]_i_1__6\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \outNeuron[16]_i_1__6\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \outNeuron[17]_i_1__6\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \outNeuron[18]_i_1__6\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \outNeuron[19]_i_1__6\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \outNeuron[1]_i_1__6\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \outNeuron[20]_i_1__6\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \outNeuron[21]_i_1__6\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \outNeuron[22]_i_1__6\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \outNeuron[23]_i_1__6\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \outNeuron[24]_i_1__6\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \outNeuron[25]_i_1__6\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \outNeuron[26]_i_1__6\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \outNeuron[27]_i_1__6\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \outNeuron[28]_i_1__6\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \outNeuron[29]_i_1__6\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \outNeuron[2]_i_1__6\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \outNeuron[30]_i_2__6\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \outNeuron[3]_i_1__6\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \outNeuron[4]_i_1__6\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \outNeuron[5]_i_1__6\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \outNeuron[6]_i_1__6\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \outNeuron[7]_i_1__6\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \outNeuron[8]_i_1__6\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \outNeuron[9]_i_1__6\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \raddr[0]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sum[63]_i_4__5\ : label is "soft_lutpair157";
begin
  ADDRD(0) <= \^addrd\(0);
WBram: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized6\
     port map (
      B(14) => WBram_n_0,
      B(13) => WBram_n_1,
      B(12) => WBram_n_2,
      B(11) => WBram_n_3,
      B(10) => WBram_n_4,
      B(9) => WBram_n_5,
      B(8) => WBram_n_6,
      B(7) => WBram_n_7,
      B(6) => WBram_n_8,
      B(5) => WBram_n_9,
      B(4) => WBram_n_10,
      B(3) => WBram_n_11,
      B(2) => WBram_n_12,
      B(1) => WBram_n_13,
      B(0) => WBram_n_14,
      Q(31 downto 0) => Q(31 downto 0),
      S_AXI_ACLK => S_AXI_ACLK,
      dout0(16) => WBram_n_15,
      dout0(15) => WBram_n_16,
      dout0(14) => WBram_n_17,
      dout0(13) => WBram_n_18,
      dout0(12) => WBram_n_19,
      dout0(11) => WBram_n_20,
      dout0(10) => WBram_n_21,
      dout0(9) => WBram_n_22,
      dout0(8) => WBram_n_23,
      dout0(7) => WBram_n_24,
      dout0(6) => WBram_n_25,
      dout0(5) => WBram_n_26,
      dout0(4) => WBram_n_27,
      dout0(3) => WBram_n_28,
      dout0(2) => WBram_n_29,
      dout0(1) => WBram_n_30,
      dout0(0) => WBram_n_31,
      \mul0__0\ => \^addrd\(0),
      \mul0__0_0\ => \waddr_reg_n_0_[1]\,
      raddr(1 downto 0) => raddr(1 downto 0),
      wen_2 => wen_2
    );
accumulateSum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => accumulateSum_carry_n_0,
      CO(2) => accumulateSum_carry_n_1,
      CO(1) => accumulateSum_carry_n_2,
      CO(0) => accumulateSum_carry_n_3,
      CYINIT => '0',
      DI(3) => \mul_reg[3]__0_n_0\,
      DI(2) => \mul_reg[2]__0_n_0\,
      DI(1) => \mul_reg[1]__0_n_0\,
      DI(0) => \mul_reg[0]__0_n_0\,
      O(3) => accumulateSum_carry_n_4,
      O(2) => accumulateSum_carry_n_5,
      O(1) => accumulateSum_carry_n_6,
      O(0) => accumulateSum_carry_n_7,
      S(3) => \accumulateSum_carry_i_1__6_n_0\,
      S(2) => \accumulateSum_carry_i_2__6_n_0\,
      S(1) => \accumulateSum_carry_i_3__6_n_0\,
      S(0) => \accumulateSum_carry_i_4__6_n_0\
    );
\accumulateSum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => accumulateSum_carry_n_0,
      CO(3) => \accumulateSum_carry__0_n_0\,
      CO(2) => \accumulateSum_carry__0_n_1\,
      CO(1) => \accumulateSum_carry__0_n_2\,
      CO(0) => \accumulateSum_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[7]__0_n_0\,
      DI(2) => \mul_reg[6]__0_n_0\,
      DI(1) => \mul_reg[5]__0_n_0\,
      DI(0) => \mul_reg[4]__0_n_0\,
      O(3) => \accumulateSum_carry__0_n_4\,
      O(2) => \accumulateSum_carry__0_n_5\,
      O(1) => \accumulateSum_carry__0_n_6\,
      O(0) => \accumulateSum_carry__0_n_7\,
      S(3) => \accumulateSum_carry__0_i_1__6_n_0\,
      S(2) => \accumulateSum_carry__0_i_2__6_n_0\,
      S(1) => \accumulateSum_carry__0_i_3__6_n_0\,
      S(0) => \accumulateSum_carry__0_i_4__6_n_0\
    );
\accumulateSum_carry__0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[7]__0_n_0\,
      I1 => \sum_reg_n_0_[7]\,
      O => \accumulateSum_carry__0_i_1__6_n_0\
    );
\accumulateSum_carry__0_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[6]__0_n_0\,
      I1 => \sum_reg_n_0_[6]\,
      O => \accumulateSum_carry__0_i_2__6_n_0\
    );
\accumulateSum_carry__0_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[5]__0_n_0\,
      I1 => \sum_reg_n_0_[5]\,
      O => \accumulateSum_carry__0_i_3__6_n_0\
    );
\accumulateSum_carry__0_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[4]__0_n_0\,
      I1 => \sum_reg_n_0_[4]\,
      O => \accumulateSum_carry__0_i_4__6_n_0\
    );
\accumulateSum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__0_n_0\,
      CO(3) => \accumulateSum_carry__1_n_0\,
      CO(2) => \accumulateSum_carry__1_n_1\,
      CO(1) => \accumulateSum_carry__1_n_2\,
      CO(0) => \accumulateSum_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[11]__0_n_0\,
      DI(2) => \mul_reg[10]__0_n_0\,
      DI(1) => \mul_reg[9]__0_n_0\,
      DI(0) => \mul_reg[8]__0_n_0\,
      O(3) => \accumulateSum_carry__1_n_4\,
      O(2) => \accumulateSum_carry__1_n_5\,
      O(1) => \accumulateSum_carry__1_n_6\,
      O(0) => \accumulateSum_carry__1_n_7\,
      S(3) => \accumulateSum_carry__1_i_1__6_n_0\,
      S(2) => \accumulateSum_carry__1_i_2__6_n_0\,
      S(1) => \accumulateSum_carry__1_i_3__6_n_0\,
      S(0) => \accumulateSum_carry__1_i_4__6_n_0\
    );
\accumulateSum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__9_n_0\,
      CO(3) => \accumulateSum_carry__10_n_0\,
      CO(2) => \accumulateSum_carry__10_n_1\,
      CO(1) => \accumulateSum_carry__10_n_2\,
      CO(0) => \accumulateSum_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(47 downto 44),
      O(3) => \accumulateSum_carry__10_n_4\,
      O(2) => \accumulateSum_carry__10_n_5\,
      O(1) => \accumulateSum_carry__10_n_6\,
      O(0) => \accumulateSum_carry__10_n_7\,
      S(3) => \accumulateSum_carry__10_i_1__6_n_0\,
      S(2) => \accumulateSum_carry__10_i_2__6_n_0\,
      S(1) => \accumulateSum_carry__10_i_3__6_n_0\,
      S(0) => \accumulateSum_carry__10_i_4__6_n_0\
    );
\accumulateSum_carry__10_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(47),
      I1 => \sum_reg_n_0_[47]\,
      O => \accumulateSum_carry__10_i_1__6_n_0\
    );
\accumulateSum_carry__10_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(46),
      I1 => \sum_reg_n_0_[46]\,
      O => \accumulateSum_carry__10_i_2__6_n_0\
    );
\accumulateSum_carry__10_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(45),
      I1 => \sum_reg_n_0_[45]\,
      O => \accumulateSum_carry__10_i_3__6_n_0\
    );
\accumulateSum_carry__10_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(44),
      I1 => \sum_reg_n_0_[44]\,
      O => \accumulateSum_carry__10_i_4__6_n_0\
    );
\accumulateSum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__10_n_0\,
      CO(3) => \accumulateSum_carry__11_n_0\,
      CO(2) => \accumulateSum_carry__11_n_1\,
      CO(1) => \accumulateSum_carry__11_n_2\,
      CO(0) => \accumulateSum_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(51 downto 48),
      O(3) => \accumulateSum_carry__11_n_4\,
      O(2) => \accumulateSum_carry__11_n_5\,
      O(1) => \accumulateSum_carry__11_n_6\,
      O(0) => \accumulateSum_carry__11_n_7\,
      S(3) => \accumulateSum_carry__11_i_1__6_n_0\,
      S(2) => \accumulateSum_carry__11_i_2__6_n_0\,
      S(1) => \accumulateSum_carry__11_i_3__6_n_0\,
      S(0) => \accumulateSum_carry__11_i_4__6_n_0\
    );
\accumulateSum_carry__11_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(51),
      I1 => \sum_reg_n_0_[51]\,
      O => \accumulateSum_carry__11_i_1__6_n_0\
    );
\accumulateSum_carry__11_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(50),
      I1 => \sum_reg_n_0_[50]\,
      O => \accumulateSum_carry__11_i_2__6_n_0\
    );
\accumulateSum_carry__11_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(49),
      I1 => \sum_reg_n_0_[49]\,
      O => \accumulateSum_carry__11_i_3__6_n_0\
    );
\accumulateSum_carry__11_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(48),
      I1 => \sum_reg_n_0_[48]\,
      O => \accumulateSum_carry__11_i_4__6_n_0\
    );
\accumulateSum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__11_n_0\,
      CO(3) => \accumulateSum_carry__12_n_0\,
      CO(2) => \accumulateSum_carry__12_n_1\,
      CO(1) => \accumulateSum_carry__12_n_2\,
      CO(0) => \accumulateSum_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(55 downto 52),
      O(3) => \accumulateSum_carry__12_n_4\,
      O(2) => \accumulateSum_carry__12_n_5\,
      O(1) => \accumulateSum_carry__12_n_6\,
      O(0) => \accumulateSum_carry__12_n_7\,
      S(3) => \accumulateSum_carry__12_i_1__6_n_0\,
      S(2) => \accumulateSum_carry__12_i_2__6_n_0\,
      S(1) => \accumulateSum_carry__12_i_3__6_n_0\,
      S(0) => \accumulateSum_carry__12_i_4__6_n_0\
    );
\accumulateSum_carry__12_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(55),
      I1 => \sum_reg_n_0_[55]\,
      O => \accumulateSum_carry__12_i_1__6_n_0\
    );
\accumulateSum_carry__12_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(54),
      I1 => \sum_reg_n_0_[54]\,
      O => \accumulateSum_carry__12_i_2__6_n_0\
    );
\accumulateSum_carry__12_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(53),
      I1 => \sum_reg_n_0_[53]\,
      O => \accumulateSum_carry__12_i_3__6_n_0\
    );
\accumulateSum_carry__12_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(52),
      I1 => \sum_reg_n_0_[52]\,
      O => \accumulateSum_carry__12_i_4__6_n_0\
    );
\accumulateSum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__12_n_0\,
      CO(3) => \accumulateSum_carry__13_n_0\,
      CO(2) => \accumulateSum_carry__13_n_1\,
      CO(1) => \accumulateSum_carry__13_n_2\,
      CO(0) => \accumulateSum_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(59 downto 56),
      O(3) => \accumulateSum_carry__13_n_4\,
      O(2) => \accumulateSum_carry__13_n_5\,
      O(1) => \accumulateSum_carry__13_n_6\,
      O(0) => \accumulateSum_carry__13_n_7\,
      S(3) => \accumulateSum_carry__13_i_1__6_n_0\,
      S(2) => \accumulateSum_carry__13_i_2__6_n_0\,
      S(1) => \accumulateSum_carry__13_i_3__6_n_0\,
      S(0) => \accumulateSum_carry__13_i_4__6_n_0\
    );
\accumulateSum_carry__13_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(59),
      I1 => \sum_reg_n_0_[59]\,
      O => \accumulateSum_carry__13_i_1__6_n_0\
    );
\accumulateSum_carry__13_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(58),
      I1 => \sum_reg_n_0_[58]\,
      O => \accumulateSum_carry__13_i_2__6_n_0\
    );
\accumulateSum_carry__13_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(57),
      I1 => \sum_reg_n_0_[57]\,
      O => \accumulateSum_carry__13_i_3__6_n_0\
    );
\accumulateSum_carry__13_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(56),
      I1 => \sum_reg_n_0_[56]\,
      O => \accumulateSum_carry__13_i_4__6_n_0\
    );
\accumulateSum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__13_n_0\,
      CO(3) => \NLW_accumulateSum_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \accumulateSum_carry__14_n_1\,
      CO(1) => \accumulateSum_carry__14_n_2\,
      CO(0) => \accumulateSum_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \mul_reg__2\(62 downto 60),
      O(3) => \accumulateSum_carry__14_n_4\,
      O(2) => \accumulateSum_carry__14_n_5\,
      O(1) => \accumulateSum_carry__14_n_6\,
      O(0) => \accumulateSum_carry__14_n_7\,
      S(3) => \accumulateSum_carry__14_i_1__6_n_0\,
      S(2) => \accumulateSum_carry__14_i_2__6_n_0\,
      S(1) => \accumulateSum_carry__14_i_3__6_n_0\,
      S(0) => \accumulateSum_carry__14_i_4__6_n_0\
    );
\accumulateSum_carry__14_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(63),
      I1 => \sum_reg_n_0_[63]\,
      O => \accumulateSum_carry__14_i_1__6_n_0\
    );
\accumulateSum_carry__14_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(62),
      I1 => \sum_reg_n_0_[62]\,
      O => \accumulateSum_carry__14_i_2__6_n_0\
    );
\accumulateSum_carry__14_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(61),
      I1 => \sum_reg_n_0_[61]\,
      O => \accumulateSum_carry__14_i_3__6_n_0\
    );
\accumulateSum_carry__14_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(60),
      I1 => \sum_reg_n_0_[60]\,
      O => \accumulateSum_carry__14_i_4__6_n_0\
    );
\accumulateSum_carry__1_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[11]__0_n_0\,
      I1 => \sum_reg_n_0_[11]\,
      O => \accumulateSum_carry__1_i_1__6_n_0\
    );
\accumulateSum_carry__1_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[10]__0_n_0\,
      I1 => \sum_reg_n_0_[10]\,
      O => \accumulateSum_carry__1_i_2__6_n_0\
    );
\accumulateSum_carry__1_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[9]__0_n_0\,
      I1 => \sum_reg_n_0_[9]\,
      O => \accumulateSum_carry__1_i_3__6_n_0\
    );
\accumulateSum_carry__1_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[8]__0_n_0\,
      I1 => \sum_reg_n_0_[8]\,
      O => \accumulateSum_carry__1_i_4__6_n_0\
    );
\accumulateSum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__1_n_0\,
      CO(3) => \accumulateSum_carry__2_n_0\,
      CO(2) => \accumulateSum_carry__2_n_1\,
      CO(1) => \accumulateSum_carry__2_n_2\,
      CO(0) => \accumulateSum_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[15]__0_n_0\,
      DI(2) => \mul_reg[14]__0_n_0\,
      DI(1) => \mul_reg[13]__0_n_0\,
      DI(0) => \mul_reg[12]__0_n_0\,
      O(3) => \accumulateSum_carry__2_n_4\,
      O(2) => \accumulateSum_carry__2_n_5\,
      O(1) => \accumulateSum_carry__2_n_6\,
      O(0) => \accumulateSum_carry__2_n_7\,
      S(3) => \accumulateSum_carry__2_i_1__6_n_0\,
      S(2) => \accumulateSum_carry__2_i_2__6_n_0\,
      S(1) => \accumulateSum_carry__2_i_3__6_n_0\,
      S(0) => \accumulateSum_carry__2_i_4__6_n_0\
    );
\accumulateSum_carry__2_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[15]__0_n_0\,
      I1 => \sum_reg_n_0_[15]\,
      O => \accumulateSum_carry__2_i_1__6_n_0\
    );
\accumulateSum_carry__2_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[14]__0_n_0\,
      I1 => \sum_reg_n_0_[14]\,
      O => \accumulateSum_carry__2_i_2__6_n_0\
    );
\accumulateSum_carry__2_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[13]__0_n_0\,
      I1 => \sum_reg_n_0_[13]\,
      O => \accumulateSum_carry__2_i_3__6_n_0\
    );
\accumulateSum_carry__2_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[12]__0_n_0\,
      I1 => \sum_reg_n_0_[12]\,
      O => \accumulateSum_carry__2_i_4__6_n_0\
    );
\accumulateSum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__2_n_0\,
      CO(3) => \accumulateSum_carry__3_n_0\,
      CO(2) => \accumulateSum_carry__3_n_1\,
      CO(1) => \accumulateSum_carry__3_n_2\,
      CO(0) => \accumulateSum_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(19 downto 16),
      O(3) => \accumulateSum_carry__3_n_4\,
      O(2) => \accumulateSum_carry__3_n_5\,
      O(1) => \accumulateSum_carry__3_n_6\,
      O(0) => \accumulateSum_carry__3_n_7\,
      S(3) => \accumulateSum_carry__3_i_1__6_n_0\,
      S(2) => \accumulateSum_carry__3_i_2__6_n_0\,
      S(1) => \accumulateSum_carry__3_i_3__6_n_0\,
      S(0) => \accumulateSum_carry__3_i_4__6_n_0\
    );
\accumulateSum_carry__3_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(19),
      I1 => \sum_reg_n_0_[19]\,
      O => \accumulateSum_carry__3_i_1__6_n_0\
    );
\accumulateSum_carry__3_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(18),
      I1 => \sum_reg_n_0_[18]\,
      O => \accumulateSum_carry__3_i_2__6_n_0\
    );
\accumulateSum_carry__3_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(17),
      I1 => \sum_reg_n_0_[17]\,
      O => \accumulateSum_carry__3_i_3__6_n_0\
    );
\accumulateSum_carry__3_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(16),
      I1 => \sum_reg_n_0_[16]\,
      O => \accumulateSum_carry__3_i_4__6_n_0\
    );
\accumulateSum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__3_n_0\,
      CO(3) => \accumulateSum_carry__4_n_0\,
      CO(2) => \accumulateSum_carry__4_n_1\,
      CO(1) => \accumulateSum_carry__4_n_2\,
      CO(0) => \accumulateSum_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(23 downto 20),
      O(3) => \accumulateSum_carry__4_n_4\,
      O(2) => \accumulateSum_carry__4_n_5\,
      O(1) => \accumulateSum_carry__4_n_6\,
      O(0) => \accumulateSum_carry__4_n_7\,
      S(3) => \accumulateSum_carry__4_i_1__6_n_0\,
      S(2) => \accumulateSum_carry__4_i_2__6_n_0\,
      S(1) => \accumulateSum_carry__4_i_3__6_n_0\,
      S(0) => \accumulateSum_carry__4_i_4__6_n_0\
    );
\accumulateSum_carry__4_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(23),
      I1 => \sum_reg_n_0_[23]\,
      O => \accumulateSum_carry__4_i_1__6_n_0\
    );
\accumulateSum_carry__4_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(22),
      I1 => \sum_reg_n_0_[22]\,
      O => \accumulateSum_carry__4_i_2__6_n_0\
    );
\accumulateSum_carry__4_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(21),
      I1 => \sum_reg_n_0_[21]\,
      O => \accumulateSum_carry__4_i_3__6_n_0\
    );
\accumulateSum_carry__4_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(20),
      I1 => \sum_reg_n_0_[20]\,
      O => \accumulateSum_carry__4_i_4__6_n_0\
    );
\accumulateSum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__4_n_0\,
      CO(3) => \accumulateSum_carry__5_n_0\,
      CO(2) => \accumulateSum_carry__5_n_1\,
      CO(1) => \accumulateSum_carry__5_n_2\,
      CO(0) => \accumulateSum_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(27 downto 24),
      O(3) => \accumulateSum_carry__5_n_4\,
      O(2) => \accumulateSum_carry__5_n_5\,
      O(1) => \accumulateSum_carry__5_n_6\,
      O(0) => \accumulateSum_carry__5_n_7\,
      S(3) => \accumulateSum_carry__5_i_1__6_n_0\,
      S(2) => \accumulateSum_carry__5_i_2__6_n_0\,
      S(1) => \accumulateSum_carry__5_i_3__6_n_0\,
      S(0) => \accumulateSum_carry__5_i_4__6_n_0\
    );
\accumulateSum_carry__5_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(27),
      I1 => \sum_reg_n_0_[27]\,
      O => \accumulateSum_carry__5_i_1__6_n_0\
    );
\accumulateSum_carry__5_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(26),
      I1 => \sum_reg_n_0_[26]\,
      O => \accumulateSum_carry__5_i_2__6_n_0\
    );
\accumulateSum_carry__5_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(25),
      I1 => \sum_reg_n_0_[25]\,
      O => \accumulateSum_carry__5_i_3__6_n_0\
    );
\accumulateSum_carry__5_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(24),
      I1 => \sum_reg_n_0_[24]\,
      O => \accumulateSum_carry__5_i_4__6_n_0\
    );
\accumulateSum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__5_n_0\,
      CO(3) => \accumulateSum_carry__6_n_0\,
      CO(2) => \accumulateSum_carry__6_n_1\,
      CO(1) => \accumulateSum_carry__6_n_2\,
      CO(0) => \accumulateSum_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(31 downto 28),
      O(3) => \accumulateSum_carry__6_n_4\,
      O(2) => \accumulateSum_carry__6_n_5\,
      O(1) => \accumulateSum_carry__6_n_6\,
      O(0) => \accumulateSum_carry__6_n_7\,
      S(3) => \accumulateSum_carry__6_i_1__6_n_0\,
      S(2) => \accumulateSum_carry__6_i_2__6_n_0\,
      S(1) => \accumulateSum_carry__6_i_3__6_n_0\,
      S(0) => \accumulateSum_carry__6_i_4__6_n_0\
    );
\accumulateSum_carry__6_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(31),
      I1 => \sum_reg_n_0_[31]\,
      O => \accumulateSum_carry__6_i_1__6_n_0\
    );
\accumulateSum_carry__6_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(30),
      I1 => \sum_reg_n_0_[30]\,
      O => \accumulateSum_carry__6_i_2__6_n_0\
    );
\accumulateSum_carry__6_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(29),
      I1 => \sum_reg_n_0_[29]\,
      O => \accumulateSum_carry__6_i_3__6_n_0\
    );
\accumulateSum_carry__6_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(28),
      I1 => \sum_reg_n_0_[28]\,
      O => \accumulateSum_carry__6_i_4__6_n_0\
    );
\accumulateSum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__6_n_0\,
      CO(3) => \accumulateSum_carry__7_n_0\,
      CO(2) => \accumulateSum_carry__7_n_1\,
      CO(1) => \accumulateSum_carry__7_n_2\,
      CO(0) => \accumulateSum_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(35 downto 32),
      O(3) => \accumulateSum_carry__7_n_4\,
      O(2) => \accumulateSum_carry__7_n_5\,
      O(1) => \accumulateSum_carry__7_n_6\,
      O(0) => \accumulateSum_carry__7_n_7\,
      S(3) => \accumulateSum_carry__7_i_1__6_n_0\,
      S(2) => \accumulateSum_carry__7_i_2__6_n_0\,
      S(1) => \accumulateSum_carry__7_i_3__6_n_0\,
      S(0) => \accumulateSum_carry__7_i_4__6_n_0\
    );
\accumulateSum_carry__7_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(35),
      I1 => \sum_reg_n_0_[35]\,
      O => \accumulateSum_carry__7_i_1__6_n_0\
    );
\accumulateSum_carry__7_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(34),
      I1 => \sum_reg_n_0_[34]\,
      O => \accumulateSum_carry__7_i_2__6_n_0\
    );
\accumulateSum_carry__7_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(33),
      I1 => \sum_reg_n_0_[33]\,
      O => \accumulateSum_carry__7_i_3__6_n_0\
    );
\accumulateSum_carry__7_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(32),
      I1 => \sum_reg_n_0_[32]\,
      O => \accumulateSum_carry__7_i_4__6_n_0\
    );
\accumulateSum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__7_n_0\,
      CO(3) => \accumulateSum_carry__8_n_0\,
      CO(2) => \accumulateSum_carry__8_n_1\,
      CO(1) => \accumulateSum_carry__8_n_2\,
      CO(0) => \accumulateSum_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(39 downto 36),
      O(3) => \accumulateSum_carry__8_n_4\,
      O(2) => \accumulateSum_carry__8_n_5\,
      O(1) => \accumulateSum_carry__8_n_6\,
      O(0) => \accumulateSum_carry__8_n_7\,
      S(3) => \accumulateSum_carry__8_i_1__6_n_0\,
      S(2) => \accumulateSum_carry__8_i_2__6_n_0\,
      S(1) => \accumulateSum_carry__8_i_3__6_n_0\,
      S(0) => \accumulateSum_carry__8_i_4__6_n_0\
    );
\accumulateSum_carry__8_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(39),
      I1 => \sum_reg_n_0_[39]\,
      O => \accumulateSum_carry__8_i_1__6_n_0\
    );
\accumulateSum_carry__8_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(38),
      I1 => \sum_reg_n_0_[38]\,
      O => \accumulateSum_carry__8_i_2__6_n_0\
    );
\accumulateSum_carry__8_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(37),
      I1 => \sum_reg_n_0_[37]\,
      O => \accumulateSum_carry__8_i_3__6_n_0\
    );
\accumulateSum_carry__8_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(36),
      I1 => \sum_reg_n_0_[36]\,
      O => \accumulateSum_carry__8_i_4__6_n_0\
    );
\accumulateSum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__8_n_0\,
      CO(3) => \accumulateSum_carry__9_n_0\,
      CO(2) => \accumulateSum_carry__9_n_1\,
      CO(1) => \accumulateSum_carry__9_n_2\,
      CO(0) => \accumulateSum_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(43 downto 40),
      O(3) => \accumulateSum_carry__9_n_4\,
      O(2) => \accumulateSum_carry__9_n_5\,
      O(1) => \accumulateSum_carry__9_n_6\,
      O(0) => \accumulateSum_carry__9_n_7\,
      S(3) => \accumulateSum_carry__9_i_1__6_n_0\,
      S(2) => \accumulateSum_carry__9_i_2__6_n_0\,
      S(1) => \accumulateSum_carry__9_i_3__6_n_0\,
      S(0) => \accumulateSum_carry__9_i_4__6_n_0\
    );
\accumulateSum_carry__9_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(43),
      I1 => \sum_reg_n_0_[43]\,
      O => \accumulateSum_carry__9_i_1__6_n_0\
    );
\accumulateSum_carry__9_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(42),
      I1 => \sum_reg_n_0_[42]\,
      O => \accumulateSum_carry__9_i_2__6_n_0\
    );
\accumulateSum_carry__9_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(41),
      I1 => \sum_reg_n_0_[41]\,
      O => \accumulateSum_carry__9_i_3__6_n_0\
    );
\accumulateSum_carry__9_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(40),
      I1 => \sum_reg_n_0_[40]\,
      O => \accumulateSum_carry__9_i_4__6_n_0\
    );
\accumulateSum_carry_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[3]__0_n_0\,
      I1 => \sum_reg_n_0_[3]\,
      O => \accumulateSum_carry_i_1__6_n_0\
    );
\accumulateSum_carry_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[2]__0_n_0\,
      I1 => \sum_reg_n_0_[2]\,
      O => \accumulateSum_carry_i_2__6_n_0\
    );
\accumulateSum_carry_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[1]__0_n_0\,
      I1 => \sum_reg_n_0_[1]\,
      O => \accumulateSum_carry_i_3__6_n_0\
    );
\accumulateSum_carry_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[0]__0_n_0\,
      I1 => \sum_reg_n_0_[0]\,
      O => \accumulateSum_carry_i_4__6_n_0\
    );
biasSum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => biasSum_carry_n_0,
      CO(2) => biasSum_carry_n_1,
      CO(1) => biasSum_carry_n_2,
      CO(0) => biasSum_carry_n_3,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => biasSum_carry_n_4,
      O(2) => biasSum_carry_n_5,
      O(1) => biasSum_carry_n_6,
      O(0) => biasSum_carry_n_7,
      S(3) => \biasSum_carry_i_1__6_n_0\,
      S(2) => \biasSum_carry_i_2__6_n_0\,
      S(1) => \biasSum_carry_i_3__6_n_0\,
      S(0) => \biasSum_carry_i_4__6_n_0\
    );
\biasSum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => biasSum_carry_n_0,
      CO(3) => \biasSum_carry__0_n_0\,
      CO(2) => \biasSum_carry__0_n_1\,
      CO(1) => \biasSum_carry__0_n_2\,
      CO(0) => \biasSum_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__0_n_4\,
      O(2) => \biasSum_carry__0_n_5\,
      O(1) => \biasSum_carry__0_n_6\,
      O(0) => \biasSum_carry__0_n_7\,
      S(3) => \biasSum_carry__0_i_1__6_n_0\,
      S(2) => \biasSum_carry__0_i_2__6_n_0\,
      S(1) => \biasSum_carry__0_i_3__6_n_0\,
      S(0) => \biasSum_carry__0_i_4__6_n_0\
    );
\biasSum_carry__0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[7]\,
      O => \biasSum_carry__0_i_1__6_n_0\
    );
\biasSum_carry__0_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[6]\,
      O => \biasSum_carry__0_i_2__6_n_0\
    );
\biasSum_carry__0_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[5]\,
      O => \biasSum_carry__0_i_3__6_n_0\
    );
\biasSum_carry__0_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[4]\,
      O => \biasSum_carry__0_i_4__6_n_0\
    );
\biasSum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__0_n_0\,
      CO(3) => \biasSum_carry__1_n_0\,
      CO(2) => \biasSum_carry__1_n_1\,
      CO(1) => \biasSum_carry__1_n_2\,
      CO(0) => \biasSum_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__1_n_4\,
      O(2) => \biasSum_carry__1_n_5\,
      O(1) => \biasSum_carry__1_n_6\,
      O(0) => \biasSum_carry__1_n_7\,
      S(3) => \biasSum_carry__1_i_1__6_n_0\,
      S(2) => \biasSum_carry__1_i_2__6_n_0\,
      S(1) => \biasSum_carry__1_i_3__6_n_0\,
      S(0) => \biasSum_carry__1_i_4__6_n_0\
    );
\biasSum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__9_n_0\,
      CO(3) => \biasSum_carry__10_n_0\,
      CO(2) => \biasSum_carry__10_n_1\,
      CO(1) => \biasSum_carry__10_n_2\,
      CO(0) => \biasSum_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[46]\,
      DI(1) => \bias_reg_n_0_[45]\,
      DI(0) => \bias_reg_n_0_[44]\,
      O(3) => \biasSum_carry__10_n_4\,
      O(2) => \biasSum_carry__10_n_5\,
      O(1) => \biasSum_carry__10_n_6\,
      O(0) => \biasSum_carry__10_n_7\,
      S(3) => \biasSum_carry__10_i_1__6_n_0\,
      S(2) => \biasSum_carry__10_i_2__6_n_0\,
      S(1) => \biasSum_carry__10_i_3__6_n_0\,
      S(0) => \biasSum_carry__10_i_4__6_n_0\
    );
\biasSum_carry__10_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[47]\,
      O => \biasSum_carry__10_i_1__6_n_0\
    );
\biasSum_carry__10_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[46]\,
      I1 => \sum_reg_n_0_[46]\,
      O => \biasSum_carry__10_i_2__6_n_0\
    );
\biasSum_carry__10_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[45]\,
      I1 => \sum_reg_n_0_[45]\,
      O => \biasSum_carry__10_i_3__6_n_0\
    );
\biasSum_carry__10_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[44]\,
      I1 => \sum_reg_n_0_[44]\,
      O => \biasSum_carry__10_i_4__6_n_0\
    );
\biasSum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__10_n_0\,
      CO(3) => \biasSum_carry__11_n_0\,
      CO(2) => \biasSum_carry__11_n_1\,
      CO(1) => \biasSum_carry__11_n_2\,
      CO(0) => \biasSum_carry__11_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__11_n_4\,
      O(2) => \biasSum_carry__11_n_5\,
      O(1) => \biasSum_carry__11_n_6\,
      O(0) => \biasSum_carry__11_n_7\,
      S(3) => \biasSum_carry__11_i_1__6_n_0\,
      S(2) => \biasSum_carry__11_i_2__6_n_0\,
      S(1) => \biasSum_carry__11_i_3__6_n_0\,
      S(0) => \biasSum_carry__11_i_4__6_n_0\
    );
\biasSum_carry__11_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[51]\,
      O => \biasSum_carry__11_i_1__6_n_0\
    );
\biasSum_carry__11_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[50]\,
      O => \biasSum_carry__11_i_2__6_n_0\
    );
\biasSum_carry__11_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[49]\,
      O => \biasSum_carry__11_i_3__6_n_0\
    );
\biasSum_carry__11_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[48]\,
      O => \biasSum_carry__11_i_4__6_n_0\
    );
\biasSum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__11_n_0\,
      CO(3) => \biasSum_carry__12_n_0\,
      CO(2) => \biasSum_carry__12_n_1\,
      CO(1) => \biasSum_carry__12_n_2\,
      CO(0) => \biasSum_carry__12_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__12_n_4\,
      O(2) => \biasSum_carry__12_n_5\,
      O(1) => \biasSum_carry__12_n_6\,
      O(0) => \biasSum_carry__12_n_7\,
      S(3) => \biasSum_carry__12_i_1__6_n_0\,
      S(2) => \biasSum_carry__12_i_2__6_n_0\,
      S(1) => \biasSum_carry__12_i_3__6_n_0\,
      S(0) => \biasSum_carry__12_i_4__6_n_0\
    );
\biasSum_carry__12_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[55]\,
      O => \biasSum_carry__12_i_1__6_n_0\
    );
\biasSum_carry__12_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[54]\,
      O => \biasSum_carry__12_i_2__6_n_0\
    );
\biasSum_carry__12_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[53]\,
      O => \biasSum_carry__12_i_3__6_n_0\
    );
\biasSum_carry__12_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[52]\,
      O => \biasSum_carry__12_i_4__6_n_0\
    );
\biasSum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__12_n_0\,
      CO(3) => \biasSum_carry__13_n_0\,
      CO(2) => \biasSum_carry__13_n_1\,
      CO(1) => \biasSum_carry__13_n_2\,
      CO(0) => \biasSum_carry__13_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__13_n_4\,
      O(2) => \biasSum_carry__13_n_5\,
      O(1) => \biasSum_carry__13_n_6\,
      O(0) => \biasSum_carry__13_n_7\,
      S(3) => \biasSum_carry__13_i_1__6_n_0\,
      S(2) => \biasSum_carry__13_i_2__6_n_0\,
      S(1) => \biasSum_carry__13_i_3__6_n_0\,
      S(0) => \biasSum_carry__13_i_4__6_n_0\
    );
\biasSum_carry__13_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[59]\,
      O => \biasSum_carry__13_i_1__6_n_0\
    );
\biasSum_carry__13_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[58]\,
      O => \biasSum_carry__13_i_2__6_n_0\
    );
\biasSum_carry__13_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[57]\,
      O => \biasSum_carry__13_i_3__6_n_0\
    );
\biasSum_carry__13_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[56]\,
      O => \biasSum_carry__13_i_4__6_n_0\
    );
\biasSum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__13_n_0\,
      CO(3) => \NLW_biasSum_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \biasSum_carry__14_n_1\,
      CO(1) => \biasSum_carry__14_n_2\,
      CO(0) => \biasSum_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__14_n_4\,
      O(2) => \biasSum_carry__14_n_5\,
      O(1) => \biasSum_carry__14_n_6\,
      O(0) => \biasSum_carry__14_n_7\,
      S(3) => \biasSum_carry__14_i_1__6_n_0\,
      S(2) => \biasSum_carry__14_i_2__6_n_0\,
      S(1) => \biasSum_carry__14_i_3__6_n_0\,
      S(0) => \biasSum_carry__14_i_4__6_n_0\
    );
\biasSum_carry__14_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \biasSum_carry__14_i_1__6_n_0\
    );
\biasSum_carry__14_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[62]\,
      O => \biasSum_carry__14_i_2__6_n_0\
    );
\biasSum_carry__14_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[61]\,
      O => \biasSum_carry__14_i_3__6_n_0\
    );
\biasSum_carry__14_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[60]\,
      O => \biasSum_carry__14_i_4__6_n_0\
    );
\biasSum_carry__1_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[11]\,
      O => \biasSum_carry__1_i_1__6_n_0\
    );
\biasSum_carry__1_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[10]\,
      O => \biasSum_carry__1_i_2__6_n_0\
    );
\biasSum_carry__1_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[9]\,
      O => \biasSum_carry__1_i_3__6_n_0\
    );
\biasSum_carry__1_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[8]\,
      O => \biasSum_carry__1_i_4__6_n_0\
    );
\biasSum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__1_n_0\,
      CO(3) => \biasSum_carry__2_n_0\,
      CO(2) => \biasSum_carry__2_n_1\,
      CO(1) => \biasSum_carry__2_n_2\,
      CO(0) => \biasSum_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__2_n_4\,
      O(2) => \biasSum_carry__2_n_5\,
      O(1) => \biasSum_carry__2_n_6\,
      O(0) => \biasSum_carry__2_n_7\,
      S(3) => \biasSum_carry__2_i_1__6_n_0\,
      S(2) => \biasSum_carry__2_i_2__6_n_0\,
      S(1) => \biasSum_carry__2_i_3__6_n_0\,
      S(0) => \biasSum_carry__2_i_4__6_n_0\
    );
\biasSum_carry__2_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[15]\,
      O => \biasSum_carry__2_i_1__6_n_0\
    );
\biasSum_carry__2_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[14]\,
      O => \biasSum_carry__2_i_2__6_n_0\
    );
\biasSum_carry__2_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[13]\,
      O => \biasSum_carry__2_i_3__6_n_0\
    );
\biasSum_carry__2_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[12]\,
      O => \biasSum_carry__2_i_4__6_n_0\
    );
\biasSum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__2_n_0\,
      CO(3) => \biasSum_carry__3_n_0\,
      CO(2) => \biasSum_carry__3_n_1\,
      CO(1) => \biasSum_carry__3_n_2\,
      CO(0) => \biasSum_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[19]\,
      DI(2) => \bias_reg_n_0_[18]\,
      DI(1) => \bias_reg_n_0_[17]\,
      DI(0) => \bias_reg_n_0_[16]\,
      O(3) => \biasSum_carry__3_n_4\,
      O(2) => \biasSum_carry__3_n_5\,
      O(1) => \biasSum_carry__3_n_6\,
      O(0) => \biasSum_carry__3_n_7\,
      S(3) => \biasSum_carry__3_i_1__6_n_0\,
      S(2) => \biasSum_carry__3_i_2__6_n_0\,
      S(1) => \biasSum_carry__3_i_3__6_n_0\,
      S(0) => \biasSum_carry__3_i_4__6_n_0\
    );
\biasSum_carry__3_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[19]\,
      I1 => \sum_reg_n_0_[19]\,
      O => \biasSum_carry__3_i_1__6_n_0\
    );
\biasSum_carry__3_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[18]\,
      I1 => \sum_reg_n_0_[18]\,
      O => \biasSum_carry__3_i_2__6_n_0\
    );
\biasSum_carry__3_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[17]\,
      I1 => \sum_reg_n_0_[17]\,
      O => \biasSum_carry__3_i_3__6_n_0\
    );
\biasSum_carry__3_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[16]\,
      I1 => \sum_reg_n_0_[16]\,
      O => \biasSum_carry__3_i_4__6_n_0\
    );
\biasSum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__3_n_0\,
      CO(3) => \biasSum_carry__4_n_0\,
      CO(2) => \biasSum_carry__4_n_1\,
      CO(1) => \biasSum_carry__4_n_2\,
      CO(0) => \biasSum_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[23]\,
      DI(2) => \bias_reg_n_0_[22]\,
      DI(1) => \bias_reg_n_0_[21]\,
      DI(0) => \bias_reg_n_0_[20]\,
      O(3) => \biasSum_carry__4_n_4\,
      O(2) => \biasSum_carry__4_n_5\,
      O(1) => \biasSum_carry__4_n_6\,
      O(0) => \biasSum_carry__4_n_7\,
      S(3) => \biasSum_carry__4_i_1__6_n_0\,
      S(2) => \biasSum_carry__4_i_2__6_n_0\,
      S(1) => \biasSum_carry__4_i_3__6_n_0\,
      S(0) => \biasSum_carry__4_i_4__6_n_0\
    );
\biasSum_carry__4_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[23]\,
      I1 => \sum_reg_n_0_[23]\,
      O => \biasSum_carry__4_i_1__6_n_0\
    );
\biasSum_carry__4_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[22]\,
      I1 => \sum_reg_n_0_[22]\,
      O => \biasSum_carry__4_i_2__6_n_0\
    );
\biasSum_carry__4_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[21]\,
      I1 => \sum_reg_n_0_[21]\,
      O => \biasSum_carry__4_i_3__6_n_0\
    );
\biasSum_carry__4_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[20]\,
      I1 => \sum_reg_n_0_[20]\,
      O => \biasSum_carry__4_i_4__6_n_0\
    );
\biasSum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__4_n_0\,
      CO(3) => \biasSum_carry__5_n_0\,
      CO(2) => \biasSum_carry__5_n_1\,
      CO(1) => \biasSum_carry__5_n_2\,
      CO(0) => \biasSum_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[27]\,
      DI(2) => \bias_reg_n_0_[26]\,
      DI(1) => \bias_reg_n_0_[25]\,
      DI(0) => \bias_reg_n_0_[24]\,
      O(3) => \biasSum_carry__5_n_4\,
      O(2) => \biasSum_carry__5_n_5\,
      O(1) => \biasSum_carry__5_n_6\,
      O(0) => \biasSum_carry__5_n_7\,
      S(3) => \biasSum_carry__5_i_1__6_n_0\,
      S(2) => \biasSum_carry__5_i_2__6_n_0\,
      S(1) => \biasSum_carry__5_i_3__6_n_0\,
      S(0) => \biasSum_carry__5_i_4__6_n_0\
    );
\biasSum_carry__5_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[27]\,
      I1 => \sum_reg_n_0_[27]\,
      O => \biasSum_carry__5_i_1__6_n_0\
    );
\biasSum_carry__5_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[26]\,
      I1 => \sum_reg_n_0_[26]\,
      O => \biasSum_carry__5_i_2__6_n_0\
    );
\biasSum_carry__5_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[25]\,
      I1 => \sum_reg_n_0_[25]\,
      O => \biasSum_carry__5_i_3__6_n_0\
    );
\biasSum_carry__5_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[24]\,
      I1 => \sum_reg_n_0_[24]\,
      O => \biasSum_carry__5_i_4__6_n_0\
    );
\biasSum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__5_n_0\,
      CO(3) => \biasSum_carry__6_n_0\,
      CO(2) => \biasSum_carry__6_n_1\,
      CO(1) => \biasSum_carry__6_n_2\,
      CO(0) => \biasSum_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[31]\,
      DI(2) => \bias_reg_n_0_[30]\,
      DI(1) => \bias_reg_n_0_[29]\,
      DI(0) => \bias_reg_n_0_[28]\,
      O(3) => \biasSum_carry__6_n_4\,
      O(2) => \biasSum_carry__6_n_5\,
      O(1) => \biasSum_carry__6_n_6\,
      O(0) => \biasSum_carry__6_n_7\,
      S(3) => \biasSum_carry__6_i_1__6_n_0\,
      S(2) => \biasSum_carry__6_i_2__6_n_0\,
      S(1) => \biasSum_carry__6_i_3__6_n_0\,
      S(0) => \biasSum_carry__6_i_4__6_n_0\
    );
\biasSum_carry__6_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[31]\,
      I1 => \sum_reg_n_0_[31]\,
      O => \biasSum_carry__6_i_1__6_n_0\
    );
\biasSum_carry__6_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[30]\,
      I1 => \sum_reg_n_0_[30]\,
      O => \biasSum_carry__6_i_2__6_n_0\
    );
\biasSum_carry__6_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[29]\,
      I1 => \sum_reg_n_0_[29]\,
      O => \biasSum_carry__6_i_3__6_n_0\
    );
\biasSum_carry__6_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[28]\,
      I1 => \sum_reg_n_0_[28]\,
      O => \biasSum_carry__6_i_4__6_n_0\
    );
\biasSum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__6_n_0\,
      CO(3) => \biasSum_carry__7_n_0\,
      CO(2) => \biasSum_carry__7_n_1\,
      CO(1) => \biasSum_carry__7_n_2\,
      CO(0) => \biasSum_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[35]\,
      DI(2) => \bias_reg_n_0_[34]\,
      DI(1) => \bias_reg_n_0_[33]\,
      DI(0) => \bias_reg_n_0_[32]\,
      O(3) => \biasSum_carry__7_n_4\,
      O(2) => \biasSum_carry__7_n_5\,
      O(1) => \biasSum_carry__7_n_6\,
      O(0) => \biasSum_carry__7_n_7\,
      S(3) => \biasSum_carry__7_i_1__6_n_0\,
      S(2) => \biasSum_carry__7_i_2__6_n_0\,
      S(1) => \biasSum_carry__7_i_3__6_n_0\,
      S(0) => \biasSum_carry__7_i_4__6_n_0\
    );
\biasSum_carry__7_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[35]\,
      I1 => \sum_reg_n_0_[35]\,
      O => \biasSum_carry__7_i_1__6_n_0\
    );
\biasSum_carry__7_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[34]\,
      I1 => \sum_reg_n_0_[34]\,
      O => \biasSum_carry__7_i_2__6_n_0\
    );
\biasSum_carry__7_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[33]\,
      I1 => \sum_reg_n_0_[33]\,
      O => \biasSum_carry__7_i_3__6_n_0\
    );
\biasSum_carry__7_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[32]\,
      I1 => \sum_reg_n_0_[32]\,
      O => \biasSum_carry__7_i_4__6_n_0\
    );
\biasSum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__7_n_0\,
      CO(3) => \biasSum_carry__8_n_0\,
      CO(2) => \biasSum_carry__8_n_1\,
      CO(1) => \biasSum_carry__8_n_2\,
      CO(0) => \biasSum_carry__8_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[39]\,
      DI(2) => \bias_reg_n_0_[38]\,
      DI(1) => \bias_reg_n_0_[37]\,
      DI(0) => \bias_reg_n_0_[36]\,
      O(3) => \biasSum_carry__8_n_4\,
      O(2) => \biasSum_carry__8_n_5\,
      O(1) => \biasSum_carry__8_n_6\,
      O(0) => \biasSum_carry__8_n_7\,
      S(3) => \biasSum_carry__8_i_1__6_n_0\,
      S(2) => \biasSum_carry__8_i_2__6_n_0\,
      S(1) => \biasSum_carry__8_i_3__6_n_0\,
      S(0) => \biasSum_carry__8_i_4__6_n_0\
    );
\biasSum_carry__8_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[39]\,
      I1 => \sum_reg_n_0_[39]\,
      O => \biasSum_carry__8_i_1__6_n_0\
    );
\biasSum_carry__8_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[38]\,
      I1 => \sum_reg_n_0_[38]\,
      O => \biasSum_carry__8_i_2__6_n_0\
    );
\biasSum_carry__8_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[37]\,
      I1 => \sum_reg_n_0_[37]\,
      O => \biasSum_carry__8_i_3__6_n_0\
    );
\biasSum_carry__8_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[36]\,
      I1 => \sum_reg_n_0_[36]\,
      O => \biasSum_carry__8_i_4__6_n_0\
    );
\biasSum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__8_n_0\,
      CO(3) => \biasSum_carry__9_n_0\,
      CO(2) => \biasSum_carry__9_n_1\,
      CO(1) => \biasSum_carry__9_n_2\,
      CO(0) => \biasSum_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[43]\,
      DI(2) => \bias_reg_n_0_[42]\,
      DI(1) => \bias_reg_n_0_[41]\,
      DI(0) => \bias_reg_n_0_[40]\,
      O(3) => \biasSum_carry__9_n_4\,
      O(2) => \biasSum_carry__9_n_5\,
      O(1) => \biasSum_carry__9_n_6\,
      O(0) => \biasSum_carry__9_n_7\,
      S(3) => \biasSum_carry__9_i_1__6_n_0\,
      S(2) => \biasSum_carry__9_i_2__6_n_0\,
      S(1) => \biasSum_carry__9_i_3__6_n_0\,
      S(0) => \biasSum_carry__9_i_4__6_n_0\
    );
\biasSum_carry__9_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[43]\,
      I1 => \sum_reg_n_0_[43]\,
      O => \biasSum_carry__9_i_1__6_n_0\
    );
\biasSum_carry__9_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[42]\,
      I1 => \sum_reg_n_0_[42]\,
      O => \biasSum_carry__9_i_2__6_n_0\
    );
\biasSum_carry__9_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[41]\,
      I1 => \sum_reg_n_0_[41]\,
      O => \biasSum_carry__9_i_3__6_n_0\
    );
\biasSum_carry__9_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[40]\,
      I1 => \sum_reg_n_0_[40]\,
      O => \biasSum_carry__9_i_4__6_n_0\
    );
\biasSum_carry_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[3]\,
      O => \biasSum_carry_i_1__6_n_0\
    );
\biasSum_carry_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[2]\,
      O => \biasSum_carry_i_2__6_n_0\
    );
\biasSum_carry_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[1]\,
      O => \biasSum_carry_i_3__6_n_0\
    );
\biasSum_carry_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[0]\,
      O => \biasSum_carry_i_4__6_n_0\
    );
\bias_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(0),
      Q => \bias_reg_n_0_[16]\,
      R => '0'
    );
\bias_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(1),
      Q => \bias_reg_n_0_[17]\,
      R => '0'
    );
\bias_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(2),
      Q => \bias_reg_n_0_[18]\,
      R => '0'
    );
\bias_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(3),
      Q => \bias_reg_n_0_[19]\,
      R => '0'
    );
\bias_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(4),
      Q => \bias_reg_n_0_[20]\,
      R => '0'
    );
\bias_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(5),
      Q => \bias_reg_n_0_[21]\,
      R => '0'
    );
\bias_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(6),
      Q => \bias_reg_n_0_[22]\,
      R => '0'
    );
\bias_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(7),
      Q => \bias_reg_n_0_[23]\,
      R => '0'
    );
\bias_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(8),
      Q => \bias_reg_n_0_[24]\,
      R => '0'
    );
\bias_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(9),
      Q => \bias_reg_n_0_[25]\,
      R => '0'
    );
\bias_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(10),
      Q => \bias_reg_n_0_[26]\,
      R => '0'
    );
\bias_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(11),
      Q => \bias_reg_n_0_[27]\,
      R => '0'
    );
\bias_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(12),
      Q => \bias_reg_n_0_[28]\,
      R => '0'
    );
\bias_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(13),
      Q => \bias_reg_n_0_[29]\,
      R => '0'
    );
\bias_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(14),
      Q => \bias_reg_n_0_[30]\,
      R => '0'
    );
\bias_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(15),
      Q => \bias_reg_n_0_[31]\,
      R => '0'
    );
\bias_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(16),
      Q => \bias_reg_n_0_[32]\,
      R => '0'
    );
\bias_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(17),
      Q => \bias_reg_n_0_[33]\,
      R => '0'
    );
\bias_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(18),
      Q => \bias_reg_n_0_[34]\,
      R => '0'
    );
\bias_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(19),
      Q => \bias_reg_n_0_[35]\,
      R => '0'
    );
\bias_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(20),
      Q => \bias_reg_n_0_[36]\,
      R => '0'
    );
\bias_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(21),
      Q => \bias_reg_n_0_[37]\,
      R => '0'
    );
\bias_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(22),
      Q => \bias_reg_n_0_[38]\,
      R => '0'
    );
\bias_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(23),
      Q => \bias_reg_n_0_[39]\,
      R => '0'
    );
\bias_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(24),
      Q => \bias_reg_n_0_[40]\,
      R => '0'
    );
\bias_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(25),
      Q => \bias_reg_n_0_[41]\,
      R => '0'
    );
\bias_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(26),
      Q => \bias_reg_n_0_[42]\,
      R => '0'
    );
\bias_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(27),
      Q => \bias_reg_n_0_[43]\,
      R => '0'
    );
\bias_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(28),
      Q => \bias_reg_n_0_[44]\,
      R => '0'
    );
\bias_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(29),
      Q => \bias_reg_n_0_[45]\,
      R => '0'
    );
\bias_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(30),
      Q => \bias_reg_n_0_[46]\,
      R => '0'
    );
\bias_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(31),
      Q => \bias_reg_n_0_[63]\,
      R => '0'
    );
mul0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => WBram_n_15,
      A(15) => WBram_n_16,
      A(14) => WBram_n_17,
      A(13) => WBram_n_18,
      A(12) => WBram_n_19,
      A(11) => WBram_n_20,
      A(10) => WBram_n_21,
      A(9) => WBram_n_22,
      A(8) => WBram_n_23,
      A(7) => WBram_n_24,
      A(6) => WBram_n_25,
      A(5) => WBram_n_26,
      A(4) => WBram_n_27,
      A(3) => WBram_n_28,
      A(2) => WBram_n_29,
      A(1) => WBram_n_30,
      A(0) => WBram_n_31,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => A(14),
      B(16) => A(14),
      B(15) => A(14),
      B(14 downto 0) => A(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \mul0__0_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul0_OVERFLOW_UNCONNECTED,
      P(47) => mul0_n_58,
      P(46) => mul0_n_59,
      P(45) => mul0_n_60,
      P(44) => mul0_n_61,
      P(43) => mul0_n_62,
      P(42) => mul0_n_63,
      P(41) => mul0_n_64,
      P(40) => mul0_n_65,
      P(39) => mul0_n_66,
      P(38) => mul0_n_67,
      P(37) => mul0_n_68,
      P(36) => mul0_n_69,
      P(35) => mul0_n_70,
      P(34) => mul0_n_71,
      P(33) => mul0_n_72,
      P(32) => mul0_n_73,
      P(31) => mul0_n_74,
      P(30) => mul0_n_75,
      P(29) => mul0_n_76,
      P(28) => mul0_n_77,
      P(27) => mul0_n_78,
      P(26) => mul0_n_79,
      P(25) => mul0_n_80,
      P(24) => mul0_n_81,
      P(23) => mul0_n_82,
      P(22) => mul0_n_83,
      P(21) => mul0_n_84,
      P(20) => mul0_n_85,
      P(19) => mul0_n_86,
      P(18) => mul0_n_87,
      P(17) => mul0_n_88,
      P(16) => mul0_n_89,
      P(15) => mul0_n_90,
      P(14) => mul0_n_91,
      P(13) => mul0_n_92,
      P(12) => mul0_n_93,
      P(11) => mul0_n_94,
      P(10) => mul0_n_95,
      P(9) => mul0_n_96,
      P(8) => mul0_n_97,
      P(7) => mul0_n_98,
      P(6) => mul0_n_99,
      P(5) => mul0_n_100,
      P(4) => mul0_n_101,
      P(3) => mul0_n_102,
      P(2) => mul0_n_103,
      P(1) => mul0_n_104,
      P(0) => mul0_n_105,
      PATTERNBDETECT => NLW_mul0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => mul0_n_106,
      PCOUT(46) => mul0_n_107,
      PCOUT(45) => mul0_n_108,
      PCOUT(44) => mul0_n_109,
      PCOUT(43) => mul0_n_110,
      PCOUT(42) => mul0_n_111,
      PCOUT(41) => mul0_n_112,
      PCOUT(40) => mul0_n_113,
      PCOUT(39) => mul0_n_114,
      PCOUT(38) => mul0_n_115,
      PCOUT(37) => mul0_n_116,
      PCOUT(36) => mul0_n_117,
      PCOUT(35) => mul0_n_118,
      PCOUT(34) => mul0_n_119,
      PCOUT(33) => mul0_n_120,
      PCOUT(32) => mul0_n_121,
      PCOUT(31) => mul0_n_122,
      PCOUT(30) => mul0_n_123,
      PCOUT(29) => mul0_n_124,
      PCOUT(28) => mul0_n_125,
      PCOUT(27) => mul0_n_126,
      PCOUT(26) => mul0_n_127,
      PCOUT(25) => mul0_n_128,
      PCOUT(24) => mul0_n_129,
      PCOUT(23) => mul0_n_130,
      PCOUT(22) => mul0_n_131,
      PCOUT(21) => mul0_n_132,
      PCOUT(20) => mul0_n_133,
      PCOUT(19) => mul0_n_134,
      PCOUT(18) => mul0_n_135,
      PCOUT(17) => mul0_n_136,
      PCOUT(16) => mul0_n_137,
      PCOUT(15) => mul0_n_138,
      PCOUT(14) => mul0_n_139,
      PCOUT(13) => mul0_n_140,
      PCOUT(12) => mul0_n_141,
      PCOUT(11) => mul0_n_142,
      PCOUT(10) => mul0_n_143,
      PCOUT(9) => mul0_n_144,
      PCOUT(8) => mul0_n_145,
      PCOUT(7) => mul0_n_146,
      PCOUT(6) => mul0_n_147,
      PCOUT(5) => mul0_n_148,
      PCOUT(4) => mul0_n_149,
      PCOUT(3) => mul0_n_150,
      PCOUT(2) => mul0_n_151,
      PCOUT(1) => mul0_n_152,
      PCOUT(0) => mul0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul0_UNDERFLOW_UNCONNECTED
    );
\mul0__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \mul0__0_1\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_mul0__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => WBram_n_15,
      B(15) => WBram_n_16,
      B(14) => WBram_n_17,
      B(13) => WBram_n_18,
      B(12) => WBram_n_19,
      B(11) => WBram_n_20,
      B(10) => WBram_n_21,
      B(9) => WBram_n_22,
      B(8) => WBram_n_23,
      B(7) => WBram_n_24,
      B(6) => WBram_n_25,
      B(5) => WBram_n_26,
      B(4) => WBram_n_27,
      B(3) => WBram_n_28,
      B(2) => WBram_n_29,
      B(1) => WBram_n_30,
      B(0) => WBram_n_31,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_mul0__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_mul0__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_mul0__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \mul0__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_mul0__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_mul0__0_OVERFLOW_UNCONNECTED\,
      P(47) => \mul0__0_n_58\,
      P(46) => \mul0__0_n_59\,
      P(45) => \mul0__0_n_60\,
      P(44) => \mul0__0_n_61\,
      P(43) => \mul0__0_n_62\,
      P(42) => \mul0__0_n_63\,
      P(41) => \mul0__0_n_64\,
      P(40) => \mul0__0_n_65\,
      P(39) => \mul0__0_n_66\,
      P(38) => \mul0__0_n_67\,
      P(37) => \mul0__0_n_68\,
      P(36) => \mul0__0_n_69\,
      P(35) => \mul0__0_n_70\,
      P(34) => \mul0__0_n_71\,
      P(33) => \mul0__0_n_72\,
      P(32) => \mul0__0_n_73\,
      P(31) => \mul0__0_n_74\,
      P(30) => \mul0__0_n_75\,
      P(29) => \mul0__0_n_76\,
      P(28) => \mul0__0_n_77\,
      P(27) => \mul0__0_n_78\,
      P(26) => \mul0__0_n_79\,
      P(25) => \mul0__0_n_80\,
      P(24) => \mul0__0_n_81\,
      P(23) => \mul0__0_n_82\,
      P(22) => \mul0__0_n_83\,
      P(21) => \mul0__0_n_84\,
      P(20) => \mul0__0_n_85\,
      P(19) => \mul0__0_n_86\,
      P(18) => \mul0__0_n_87\,
      P(17) => \mul0__0_n_88\,
      P(16) => \mul0__0_n_89\,
      P(15) => \mul0__0_n_90\,
      P(14) => \mul0__0_n_91\,
      P(13) => \mul0__0_n_92\,
      P(12) => \mul0__0_n_93\,
      P(11) => \mul0__0_n_94\,
      P(10) => \mul0__0_n_95\,
      P(9) => \mul0__0_n_96\,
      P(8) => \mul0__0_n_97\,
      P(7) => \mul0__0_n_98\,
      P(6) => \mul0__0_n_99\,
      P(5) => \mul0__0_n_100\,
      P(4) => \mul0__0_n_101\,
      P(3) => \mul0__0_n_102\,
      P(2) => \mul0__0_n_103\,
      P(1) => \mul0__0_n_104\,
      P(0) => \mul0__0_n_105\,
      PATTERNBDETECT => \NLW_mul0__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_mul0__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \mul0__0_n_106\,
      PCOUT(46) => \mul0__0_n_107\,
      PCOUT(45) => \mul0__0_n_108\,
      PCOUT(44) => \mul0__0_n_109\,
      PCOUT(43) => \mul0__0_n_110\,
      PCOUT(42) => \mul0__0_n_111\,
      PCOUT(41) => \mul0__0_n_112\,
      PCOUT(40) => \mul0__0_n_113\,
      PCOUT(39) => \mul0__0_n_114\,
      PCOUT(38) => \mul0__0_n_115\,
      PCOUT(37) => \mul0__0_n_116\,
      PCOUT(36) => \mul0__0_n_117\,
      PCOUT(35) => \mul0__0_n_118\,
      PCOUT(34) => \mul0__0_n_119\,
      PCOUT(33) => \mul0__0_n_120\,
      PCOUT(32) => \mul0__0_n_121\,
      PCOUT(31) => \mul0__0_n_122\,
      PCOUT(30) => \mul0__0_n_123\,
      PCOUT(29) => \mul0__0_n_124\,
      PCOUT(28) => \mul0__0_n_125\,
      PCOUT(27) => \mul0__0_n_126\,
      PCOUT(26) => \mul0__0_n_127\,
      PCOUT(25) => \mul0__0_n_128\,
      PCOUT(24) => \mul0__0_n_129\,
      PCOUT(23) => \mul0__0_n_130\,
      PCOUT(22) => \mul0__0_n_131\,
      PCOUT(21) => \mul0__0_n_132\,
      PCOUT(20) => \mul0__0_n_133\,
      PCOUT(19) => \mul0__0_n_134\,
      PCOUT(18) => \mul0__0_n_135\,
      PCOUT(17) => \mul0__0_n_136\,
      PCOUT(16) => \mul0__0_n_137\,
      PCOUT(15) => \mul0__0_n_138\,
      PCOUT(14) => \mul0__0_n_139\,
      PCOUT(13) => \mul0__0_n_140\,
      PCOUT(12) => \mul0__0_n_141\,
      PCOUT(11) => \mul0__0_n_142\,
      PCOUT(10) => \mul0__0_n_143\,
      PCOUT(9) => \mul0__0_n_144\,
      PCOUT(8) => \mul0__0_n_145\,
      PCOUT(7) => \mul0__0_n_146\,
      PCOUT(6) => \mul0__0_n_147\,
      PCOUT(5) => \mul0__0_n_148\,
      PCOUT(4) => \mul0__0_n_149\,
      PCOUT(3) => \mul0__0_n_150\,
      PCOUT(2) => \mul0__0_n_151\,
      PCOUT(1) => \mul0__0_n_152\,
      PCOUT(0) => \mul0__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_mul0__0_UNDERFLOW_UNCONNECTED\
    );
mul0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mul0_carry_n_0,
      CO(2) => mul0_carry_n_1,
      CO(1) => mul0_carry_n_2,
      CO(0) => mul0_carry_n_3,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_103\,
      DI(2) => \mul_reg__0_n_104\,
      DI(1) => \mul_reg__0_n_105\,
      DI(0) => '0',
      O(3 downto 0) => \mul_reg__2\(19 downto 16),
      S(3) => \mul0_carry_i_1__6_n_0\,
      S(2) => \mul0_carry_i_2__6_n_0\,
      S(1) => \mul0_carry_i_3__6_n_0\,
      S(0) => \mul_reg[16]__0_n_0\
    );
\mul0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => mul0_carry_n_0,
      CO(3) => \mul0_carry__0_n_0\,
      CO(2) => \mul0_carry__0_n_1\,
      CO(1) => \mul0_carry__0_n_2\,
      CO(0) => \mul0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_99\,
      DI(2) => \mul_reg__0_n_100\,
      DI(1) => \mul_reg__0_n_101\,
      DI(0) => \mul_reg__0_n_102\,
      O(3 downto 0) => \mul_reg__2\(23 downto 20),
      S(3) => \mul0_carry__0_i_1__6_n_0\,
      S(2) => \mul0_carry__0_i_2__6_n_0\,
      S(1) => \mul0_carry__0_i_3__6_n_0\,
      S(0) => \mul0_carry__0_i_4__6_n_0\
    );
\mul0_carry__0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_99\,
      I1 => \mul_reg__3\(6),
      O => \mul0_carry__0_i_1__6_n_0\
    );
\mul0_carry__0_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_100\,
      I1 => \mul_reg__3\(5),
      O => \mul0_carry__0_i_2__6_n_0\
    );
\mul0_carry__0_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_101\,
      I1 => \mul_reg__3\(4),
      O => \mul0_carry__0_i_3__6_n_0\
    );
\mul0_carry__0_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_102\,
      I1 => \mul_reg__3\(3),
      O => \mul0_carry__0_i_4__6_n_0\
    );
\mul0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__0_n_0\,
      CO(3) => \mul0_carry__1_n_0\,
      CO(2) => \mul0_carry__1_n_1\,
      CO(1) => \mul0_carry__1_n_2\,
      CO(0) => \mul0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_95\,
      DI(2) => \mul_reg__0_n_96\,
      DI(1) => \mul_reg__0_n_97\,
      DI(0) => \mul_reg__0_n_98\,
      O(3 downto 0) => \mul_reg__2\(27 downto 24),
      S(3) => \mul0_carry__1_i_1__6_n_0\,
      S(2) => \mul0_carry__1_i_2__6_n_0\,
      S(1) => \mul0_carry__1_i_3__6_n_0\,
      S(0) => \mul0_carry__1_i_4__6_n_0\
    );
\mul0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__9_n_0\,
      CO(3) => \NLW_mul0_carry__10_CO_UNCONNECTED\(3),
      CO(2) => \mul0_carry__10_n_1\,
      CO(1) => \mul0_carry__10_n_2\,
      CO(0) => \mul0_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mul_reg__0_n_60\,
      DI(1) => \mul_reg__0_n_61\,
      DI(0) => \mul_reg__0_n_62\,
      O(3) => \mul_reg__1\(63),
      O(2 downto 0) => \mul_reg__2\(62 downto 60),
      S(3) => \mul0_carry__10_i_1__6_n_0\,
      S(2) => \mul0_carry__10_i_2__6_n_0\,
      S(1) => \mul0_carry__10_i_3__6_n_0\,
      S(0) => \mul0_carry__10_i_4__6_n_0\
    );
\mul0_carry__10_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_59\,
      I1 => mul_reg_n_76,
      O => \mul0_carry__10_i_1__6_n_0\
    );
\mul0_carry__10_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_60\,
      I1 => mul_reg_n_77,
      O => \mul0_carry__10_i_2__6_n_0\
    );
\mul0_carry__10_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_61\,
      I1 => mul_reg_n_78,
      O => \mul0_carry__10_i_3__6_n_0\
    );
\mul0_carry__10_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_62\,
      I1 => mul_reg_n_79,
      O => \mul0_carry__10_i_4__6_n_0\
    );
\mul0_carry__1_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_95\,
      I1 => \mul_reg__3\(10),
      O => \mul0_carry__1_i_1__6_n_0\
    );
\mul0_carry__1_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_96\,
      I1 => \mul_reg__3\(9),
      O => \mul0_carry__1_i_2__6_n_0\
    );
\mul0_carry__1_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_97\,
      I1 => \mul_reg__3\(8),
      O => \mul0_carry__1_i_3__6_n_0\
    );
\mul0_carry__1_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_98\,
      I1 => \mul_reg__3\(7),
      O => \mul0_carry__1_i_4__6_n_0\
    );
\mul0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__1_n_0\,
      CO(3) => \mul0_carry__2_n_0\,
      CO(2) => \mul0_carry__2_n_1\,
      CO(1) => \mul0_carry__2_n_2\,
      CO(0) => \mul0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_91\,
      DI(2) => \mul_reg__0_n_92\,
      DI(1) => \mul_reg__0_n_93\,
      DI(0) => \mul_reg__0_n_94\,
      O(3 downto 0) => \mul_reg__2\(31 downto 28),
      S(3) => \mul0_carry__2_i_1__6_n_0\,
      S(2) => \mul0_carry__2_i_2__6_n_0\,
      S(1) => \mul0_carry__2_i_3__6_n_0\,
      S(0) => \mul0_carry__2_i_4__6_n_0\
    );
\mul0_carry__2_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_91\,
      I1 => \mul_reg__3\(14),
      O => \mul0_carry__2_i_1__6_n_0\
    );
\mul0_carry__2_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_92\,
      I1 => \mul_reg__3\(13),
      O => \mul0_carry__2_i_2__6_n_0\
    );
\mul0_carry__2_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_93\,
      I1 => \mul_reg__3\(12),
      O => \mul0_carry__2_i_3__6_n_0\
    );
\mul0_carry__2_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_94\,
      I1 => \mul_reg__3\(11),
      O => \mul0_carry__2_i_4__6_n_0\
    );
\mul0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__2_n_0\,
      CO(3) => \mul0_carry__3_n_0\,
      CO(2) => \mul0_carry__3_n_1\,
      CO(1) => \mul0_carry__3_n_2\,
      CO(0) => \mul0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_87\,
      DI(2) => \mul_reg__0_n_88\,
      DI(1) => \mul_reg__0_n_89\,
      DI(0) => \mul_reg__0_n_90\,
      O(3 downto 0) => \mul_reg__2\(35 downto 32),
      S(3) => \mul0_carry__3_i_1__6_n_0\,
      S(2) => \mul0_carry__3_i_2__6_n_0\,
      S(1) => \mul0_carry__3_i_3__6_n_0\,
      S(0) => \mul0_carry__3_i_4__6_n_0\
    );
\mul0_carry__3_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_87\,
      I1 => mul_reg_n_104,
      O => \mul0_carry__3_i_1__6_n_0\
    );
\mul0_carry__3_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_88\,
      I1 => mul_reg_n_105,
      O => \mul0_carry__3_i_2__6_n_0\
    );
\mul0_carry__3_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_89\,
      I1 => \mul_reg__3\(16),
      O => \mul0_carry__3_i_3__6_n_0\
    );
\mul0_carry__3_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_90\,
      I1 => \mul_reg__3\(15),
      O => \mul0_carry__3_i_4__6_n_0\
    );
\mul0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__3_n_0\,
      CO(3) => \mul0_carry__4_n_0\,
      CO(2) => \mul0_carry__4_n_1\,
      CO(1) => \mul0_carry__4_n_2\,
      CO(0) => \mul0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_83\,
      DI(2) => \mul_reg__0_n_84\,
      DI(1) => \mul_reg__0_n_85\,
      DI(0) => \mul_reg__0_n_86\,
      O(3 downto 0) => \mul_reg__2\(39 downto 36),
      S(3) => \mul0_carry__4_i_1__6_n_0\,
      S(2) => \mul0_carry__4_i_2__6_n_0\,
      S(1) => \mul0_carry__4_i_3__6_n_0\,
      S(0) => \mul0_carry__4_i_4__6_n_0\
    );
\mul0_carry__4_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_83\,
      I1 => mul_reg_n_100,
      O => \mul0_carry__4_i_1__6_n_0\
    );
\mul0_carry__4_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_84\,
      I1 => mul_reg_n_101,
      O => \mul0_carry__4_i_2__6_n_0\
    );
\mul0_carry__4_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_85\,
      I1 => mul_reg_n_102,
      O => \mul0_carry__4_i_3__6_n_0\
    );
\mul0_carry__4_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_86\,
      I1 => mul_reg_n_103,
      O => \mul0_carry__4_i_4__6_n_0\
    );
\mul0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__4_n_0\,
      CO(3) => \mul0_carry__5_n_0\,
      CO(2) => \mul0_carry__5_n_1\,
      CO(1) => \mul0_carry__5_n_2\,
      CO(0) => \mul0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_79\,
      DI(2) => \mul_reg__0_n_80\,
      DI(1) => \mul_reg__0_n_81\,
      DI(0) => \mul_reg__0_n_82\,
      O(3 downto 0) => \mul_reg__2\(43 downto 40),
      S(3) => \mul0_carry__5_i_1__6_n_0\,
      S(2) => \mul0_carry__5_i_2__6_n_0\,
      S(1) => \mul0_carry__5_i_3__6_n_0\,
      S(0) => \mul0_carry__5_i_4__6_n_0\
    );
\mul0_carry__5_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_79\,
      I1 => mul_reg_n_96,
      O => \mul0_carry__5_i_1__6_n_0\
    );
\mul0_carry__5_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_80\,
      I1 => mul_reg_n_97,
      O => \mul0_carry__5_i_2__6_n_0\
    );
\mul0_carry__5_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_81\,
      I1 => mul_reg_n_98,
      O => \mul0_carry__5_i_3__6_n_0\
    );
\mul0_carry__5_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_82\,
      I1 => mul_reg_n_99,
      O => \mul0_carry__5_i_4__6_n_0\
    );
\mul0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__5_n_0\,
      CO(3) => \mul0_carry__6_n_0\,
      CO(2) => \mul0_carry__6_n_1\,
      CO(1) => \mul0_carry__6_n_2\,
      CO(0) => \mul0_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_75\,
      DI(2) => \mul_reg__0_n_76\,
      DI(1) => \mul_reg__0_n_77\,
      DI(0) => \mul_reg__0_n_78\,
      O(3 downto 0) => \mul_reg__2\(47 downto 44),
      S(3) => \mul0_carry__6_i_1__6_n_0\,
      S(2) => \mul0_carry__6_i_2__6_n_0\,
      S(1) => \mul0_carry__6_i_3__6_n_0\,
      S(0) => \mul0_carry__6_i_4__6_n_0\
    );
\mul0_carry__6_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_75\,
      I1 => mul_reg_n_92,
      O => \mul0_carry__6_i_1__6_n_0\
    );
\mul0_carry__6_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_76\,
      I1 => mul_reg_n_93,
      O => \mul0_carry__6_i_2__6_n_0\
    );
\mul0_carry__6_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_77\,
      I1 => mul_reg_n_94,
      O => \mul0_carry__6_i_3__6_n_0\
    );
\mul0_carry__6_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_78\,
      I1 => mul_reg_n_95,
      O => \mul0_carry__6_i_4__6_n_0\
    );
\mul0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__6_n_0\,
      CO(3) => \mul0_carry__7_n_0\,
      CO(2) => \mul0_carry__7_n_1\,
      CO(1) => \mul0_carry__7_n_2\,
      CO(0) => \mul0_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_71\,
      DI(2) => \mul_reg__0_n_72\,
      DI(1) => \mul_reg__0_n_73\,
      DI(0) => \mul_reg__0_n_74\,
      O(3 downto 0) => \mul_reg__2\(51 downto 48),
      S(3) => \mul0_carry__7_i_1__6_n_0\,
      S(2) => \mul0_carry__7_i_2__6_n_0\,
      S(1) => \mul0_carry__7_i_3__6_n_0\,
      S(0) => \mul0_carry__7_i_4__6_n_0\
    );
\mul0_carry__7_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_71\,
      I1 => mul_reg_n_88,
      O => \mul0_carry__7_i_1__6_n_0\
    );
\mul0_carry__7_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_72\,
      I1 => mul_reg_n_89,
      O => \mul0_carry__7_i_2__6_n_0\
    );
\mul0_carry__7_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_73\,
      I1 => mul_reg_n_90,
      O => \mul0_carry__7_i_3__6_n_0\
    );
\mul0_carry__7_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_74\,
      I1 => mul_reg_n_91,
      O => \mul0_carry__7_i_4__6_n_0\
    );
\mul0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__7_n_0\,
      CO(3) => \mul0_carry__8_n_0\,
      CO(2) => \mul0_carry__8_n_1\,
      CO(1) => \mul0_carry__8_n_2\,
      CO(0) => \mul0_carry__8_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_67\,
      DI(2) => \mul_reg__0_n_68\,
      DI(1) => \mul_reg__0_n_69\,
      DI(0) => \mul_reg__0_n_70\,
      O(3 downto 0) => \mul_reg__2\(55 downto 52),
      S(3) => \mul0_carry__8_i_1__6_n_0\,
      S(2) => \mul0_carry__8_i_2__6_n_0\,
      S(1) => \mul0_carry__8_i_3__6_n_0\,
      S(0) => \mul0_carry__8_i_4__6_n_0\
    );
\mul0_carry__8_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_67\,
      I1 => mul_reg_n_84,
      O => \mul0_carry__8_i_1__6_n_0\
    );
\mul0_carry__8_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_68\,
      I1 => mul_reg_n_85,
      O => \mul0_carry__8_i_2__6_n_0\
    );
\mul0_carry__8_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_69\,
      I1 => mul_reg_n_86,
      O => \mul0_carry__8_i_3__6_n_0\
    );
\mul0_carry__8_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_70\,
      I1 => mul_reg_n_87,
      O => \mul0_carry__8_i_4__6_n_0\
    );
\mul0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__8_n_0\,
      CO(3) => \mul0_carry__9_n_0\,
      CO(2) => \mul0_carry__9_n_1\,
      CO(1) => \mul0_carry__9_n_2\,
      CO(0) => \mul0_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_63\,
      DI(2) => \mul_reg__0_n_64\,
      DI(1) => \mul_reg__0_n_65\,
      DI(0) => \mul_reg__0_n_66\,
      O(3 downto 0) => \mul_reg__2\(59 downto 56),
      S(3) => \mul0_carry__9_i_1__6_n_0\,
      S(2) => \mul0_carry__9_i_2__6_n_0\,
      S(1) => \mul0_carry__9_i_3__6_n_0\,
      S(0) => \mul0_carry__9_i_4__6_n_0\
    );
\mul0_carry__9_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_63\,
      I1 => mul_reg_n_80,
      O => \mul0_carry__9_i_1__6_n_0\
    );
\mul0_carry__9_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_64\,
      I1 => mul_reg_n_81,
      O => \mul0_carry__9_i_2__6_n_0\
    );
\mul0_carry__9_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_65\,
      I1 => mul_reg_n_82,
      O => \mul0_carry__9_i_3__6_n_0\
    );
\mul0_carry__9_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_66\,
      I1 => mul_reg_n_83,
      O => \mul0_carry__9_i_4__6_n_0\
    );
\mul0_carry_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_103\,
      I1 => \mul_reg__3\(2),
      O => \mul0_carry_i_1__6_n_0\
    );
\mul0_carry_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_104\,
      I1 => \mul_reg__3\(1),
      O => \mul0_carry_i_2__6_n_0\
    );
\mul0_carry_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_105\,
      I1 => \mul_reg__3\(0),
      O => \mul0_carry_i_3__6_n_0\
    );
mul_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20 downto 19) => A(15 downto 14),
      A(18) => A(14),
      A(17) => A(14),
      A(16) => A(14),
      A(15) => A(14),
      A(14 downto 0) => A(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => WBram_n_0,
      B(16) => WBram_n_0,
      B(15) => WBram_n_0,
      B(14) => WBram_n_0,
      B(13) => WBram_n_1,
      B(12) => WBram_n_2,
      B(11) => WBram_n_3,
      B(10) => WBram_n_4,
      B(9) => WBram_n_5,
      B(8) => WBram_n_6,
      B(7) => WBram_n_7,
      B(6) => WBram_n_8,
      B(5) => WBram_n_9,
      B(4) => WBram_n_10,
      B(3) => WBram_n_11,
      B(2) => WBram_n_12,
      B(1) => WBram_n_13,
      B(0) => WBram_n_14,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \mul0__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_mul_reg_OVERFLOW_UNCONNECTED,
      P(47) => mul_reg_n_58,
      P(46) => mul_reg_n_59,
      P(45) => mul_reg_n_60,
      P(44) => mul_reg_n_61,
      P(43) => mul_reg_n_62,
      P(42) => mul_reg_n_63,
      P(41) => mul_reg_n_64,
      P(40) => mul_reg_n_65,
      P(39) => mul_reg_n_66,
      P(38) => mul_reg_n_67,
      P(37) => mul_reg_n_68,
      P(36) => mul_reg_n_69,
      P(35) => mul_reg_n_70,
      P(34) => mul_reg_n_71,
      P(33) => mul_reg_n_72,
      P(32) => mul_reg_n_73,
      P(31) => mul_reg_n_74,
      P(30) => mul_reg_n_75,
      P(29) => mul_reg_n_76,
      P(28) => mul_reg_n_77,
      P(27) => mul_reg_n_78,
      P(26) => mul_reg_n_79,
      P(25) => mul_reg_n_80,
      P(24) => mul_reg_n_81,
      P(23) => mul_reg_n_82,
      P(22) => mul_reg_n_83,
      P(21) => mul_reg_n_84,
      P(20) => mul_reg_n_85,
      P(19) => mul_reg_n_86,
      P(18) => mul_reg_n_87,
      P(17) => mul_reg_n_88,
      P(16) => mul_reg_n_89,
      P(15) => mul_reg_n_90,
      P(14) => mul_reg_n_91,
      P(13) => mul_reg_n_92,
      P(12) => mul_reg_n_93,
      P(11) => mul_reg_n_94,
      P(10) => mul_reg_n_95,
      P(9) => mul_reg_n_96,
      P(8) => mul_reg_n_97,
      P(7) => mul_reg_n_98,
      P(6) => mul_reg_n_99,
      P(5) => mul_reg_n_100,
      P(4) => mul_reg_n_101,
      P(3) => mul_reg_n_102,
      P(2) => mul_reg_n_103,
      P(1) => mul_reg_n_104,
      P(0) => mul_reg_n_105,
      PATTERNBDETECT => NLW_mul_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mul0_n_106,
      PCIN(46) => mul0_n_107,
      PCIN(45) => mul0_n_108,
      PCIN(44) => mul0_n_109,
      PCIN(43) => mul0_n_110,
      PCIN(42) => mul0_n_111,
      PCIN(41) => mul0_n_112,
      PCIN(40) => mul0_n_113,
      PCIN(39) => mul0_n_114,
      PCIN(38) => mul0_n_115,
      PCIN(37) => mul0_n_116,
      PCIN(36) => mul0_n_117,
      PCIN(35) => mul0_n_118,
      PCIN(34) => mul0_n_119,
      PCIN(33) => mul0_n_120,
      PCIN(32) => mul0_n_121,
      PCIN(31) => mul0_n_122,
      PCIN(30) => mul0_n_123,
      PCIN(29) => mul0_n_124,
      PCIN(28) => mul0_n_125,
      PCIN(27) => mul0_n_126,
      PCIN(26) => mul0_n_127,
      PCIN(25) => mul0_n_128,
      PCIN(24) => mul0_n_129,
      PCIN(23) => mul0_n_130,
      PCIN(22) => mul0_n_131,
      PCIN(21) => mul0_n_132,
      PCIN(20) => mul0_n_133,
      PCIN(19) => mul0_n_134,
      PCIN(18) => mul0_n_135,
      PCIN(17) => mul0_n_136,
      PCIN(16) => mul0_n_137,
      PCIN(15) => mul0_n_138,
      PCIN(14) => mul0_n_139,
      PCIN(13) => mul0_n_140,
      PCIN(12) => mul0_n_141,
      PCIN(11) => mul0_n_142,
      PCIN(10) => mul0_n_143,
      PCIN(9) => mul0_n_144,
      PCIN(8) => mul0_n_145,
      PCIN(7) => mul0_n_146,
      PCIN(6) => mul0_n_147,
      PCIN(5) => mul0_n_148,
      PCIN(4) => mul0_n_149,
      PCIN(3) => mul0_n_150,
      PCIN(2) => mul0_n_151,
      PCIN(1) => mul0_n_152,
      PCIN(0) => mul0_n_153,
      PCOUT(47 downto 0) => NLW_mul_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTP,
      UNDERFLOW => NLW_mul_reg_UNDERFLOW_UNCONNECTED
    );
\mul_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_105,
      Q => \mul_reg__3\(0),
      R => RSTP
    );
\mul_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_105\,
      Q => \mul_reg[0]__0_n_0\,
      R => RSTP
    );
\mul_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_95,
      Q => \mul_reg__3\(10),
      R => RSTP
    );
\mul_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_95\,
      Q => \mul_reg[10]__0_n_0\,
      R => RSTP
    );
\mul_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_94,
      Q => \mul_reg__3\(11),
      R => RSTP
    );
\mul_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_94\,
      Q => \mul_reg[11]__0_n_0\,
      R => RSTP
    );
\mul_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_93,
      Q => \mul_reg__3\(12),
      R => RSTP
    );
\mul_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_93\,
      Q => \mul_reg[12]__0_n_0\,
      R => RSTP
    );
\mul_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_92,
      Q => \mul_reg__3\(13),
      R => RSTP
    );
\mul_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_92\,
      Q => \mul_reg[13]__0_n_0\,
      R => RSTP
    );
\mul_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_91,
      Q => \mul_reg__3\(14),
      R => RSTP
    );
\mul_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_91\,
      Q => \mul_reg[14]__0_n_0\,
      R => RSTP
    );
\mul_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_90,
      Q => \mul_reg__3\(15),
      R => RSTP
    );
\mul_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_90\,
      Q => \mul_reg[15]__0_n_0\,
      R => RSTP
    );
\mul_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_89,
      Q => \mul_reg__3\(16),
      R => RSTP
    );
\mul_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_89\,
      Q => \mul_reg[16]__0_n_0\,
      R => RSTP
    );
\mul_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_104,
      Q => \mul_reg__3\(1),
      R => RSTP
    );
\mul_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_104\,
      Q => \mul_reg[1]__0_n_0\,
      R => RSTP
    );
\mul_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_103,
      Q => \mul_reg__3\(2),
      R => RSTP
    );
\mul_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_103\,
      Q => \mul_reg[2]__0_n_0\,
      R => RSTP
    );
\mul_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_102,
      Q => \mul_reg__3\(3),
      R => RSTP
    );
\mul_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_102\,
      Q => \mul_reg[3]__0_n_0\,
      R => RSTP
    );
\mul_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_101,
      Q => \mul_reg__3\(4),
      R => RSTP
    );
\mul_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_101\,
      Q => \mul_reg[4]__0_n_0\,
      R => RSTP
    );
\mul_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_100,
      Q => \mul_reg__3\(5),
      R => RSTP
    );
\mul_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_100\,
      Q => \mul_reg[5]__0_n_0\,
      R => RSTP
    );
\mul_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_99,
      Q => \mul_reg__3\(6),
      R => RSTP
    );
\mul_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_99\,
      Q => \mul_reg[6]__0_n_0\,
      R => RSTP
    );
\mul_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_98,
      Q => \mul_reg__3\(7),
      R => RSTP
    );
\mul_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_98\,
      Q => \mul_reg[7]__0_n_0\,
      R => RSTP
    );
\mul_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_97,
      Q => \mul_reg__3\(8),
      R => RSTP
    );
\mul_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_97\,
      Q => \mul_reg[8]__0_n_0\,
      R => RSTP
    );
\mul_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_96,
      Q => \mul_reg__3\(9),
      R => RSTP
    );
\mul_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_96\,
      Q => \mul_reg[9]__0_n_0\,
      R => RSTP
    );
\mul_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \mul0__0_1\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_mul_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => WBram_n_0,
      B(16) => WBram_n_0,
      B(15) => WBram_n_0,
      B(14) => WBram_n_0,
      B(13) => WBram_n_1,
      B(12) => WBram_n_2,
      B(11) => WBram_n_3,
      B(10) => WBram_n_4,
      B(9) => WBram_n_5,
      B(8) => WBram_n_6,
      B(7) => WBram_n_7,
      B(6) => WBram_n_8,
      B(5) => WBram_n_9,
      B(4) => WBram_n_10,
      B(3) => WBram_n_11,
      B(2) => WBram_n_12,
      B(1) => WBram_n_13,
      B(0) => WBram_n_14,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_mul_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_mul_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_mul_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \mul0__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_mul_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_mul_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \mul_reg__0_n_58\,
      P(46) => \mul_reg__0_n_59\,
      P(45) => \mul_reg__0_n_60\,
      P(44) => \mul_reg__0_n_61\,
      P(43) => \mul_reg__0_n_62\,
      P(42) => \mul_reg__0_n_63\,
      P(41) => \mul_reg__0_n_64\,
      P(40) => \mul_reg__0_n_65\,
      P(39) => \mul_reg__0_n_66\,
      P(38) => \mul_reg__0_n_67\,
      P(37) => \mul_reg__0_n_68\,
      P(36) => \mul_reg__0_n_69\,
      P(35) => \mul_reg__0_n_70\,
      P(34) => \mul_reg__0_n_71\,
      P(33) => \mul_reg__0_n_72\,
      P(32) => \mul_reg__0_n_73\,
      P(31) => \mul_reg__0_n_74\,
      P(30) => \mul_reg__0_n_75\,
      P(29) => \mul_reg__0_n_76\,
      P(28) => \mul_reg__0_n_77\,
      P(27) => \mul_reg__0_n_78\,
      P(26) => \mul_reg__0_n_79\,
      P(25) => \mul_reg__0_n_80\,
      P(24) => \mul_reg__0_n_81\,
      P(23) => \mul_reg__0_n_82\,
      P(22) => \mul_reg__0_n_83\,
      P(21) => \mul_reg__0_n_84\,
      P(20) => \mul_reg__0_n_85\,
      P(19) => \mul_reg__0_n_86\,
      P(18) => \mul_reg__0_n_87\,
      P(17) => \mul_reg__0_n_88\,
      P(16) => \mul_reg__0_n_89\,
      P(15) => \mul_reg__0_n_90\,
      P(14) => \mul_reg__0_n_91\,
      P(13) => \mul_reg__0_n_92\,
      P(12) => \mul_reg__0_n_93\,
      P(11) => \mul_reg__0_n_94\,
      P(10) => \mul_reg__0_n_95\,
      P(9) => \mul_reg__0_n_96\,
      P(8) => \mul_reg__0_n_97\,
      P(7) => \mul_reg__0_n_98\,
      P(6) => \mul_reg__0_n_99\,
      P(5) => \mul_reg__0_n_100\,
      P(4) => \mul_reg__0_n_101\,
      P(3) => \mul_reg__0_n_102\,
      P(2) => \mul_reg__0_n_103\,
      P(1) => \mul_reg__0_n_104\,
      P(0) => \mul_reg__0_n_105\,
      PATTERNBDETECT => \NLW_mul_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_mul_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \mul0__0_n_106\,
      PCIN(46) => \mul0__0_n_107\,
      PCIN(45) => \mul0__0_n_108\,
      PCIN(44) => \mul0__0_n_109\,
      PCIN(43) => \mul0__0_n_110\,
      PCIN(42) => \mul0__0_n_111\,
      PCIN(41) => \mul0__0_n_112\,
      PCIN(40) => \mul0__0_n_113\,
      PCIN(39) => \mul0__0_n_114\,
      PCIN(38) => \mul0__0_n_115\,
      PCIN(37) => \mul0__0_n_116\,
      PCIN(36) => \mul0__0_n_117\,
      PCIN(35) => \mul0__0_n_118\,
      PCIN(34) => \mul0__0_n_119\,
      PCIN(33) => \mul0__0_n_120\,
      PCIN(32) => \mul0__0_n_121\,
      PCIN(31) => \mul0__0_n_122\,
      PCIN(30) => \mul0__0_n_123\,
      PCIN(29) => \mul0__0_n_124\,
      PCIN(28) => \mul0__0_n_125\,
      PCIN(27) => \mul0__0_n_126\,
      PCIN(26) => \mul0__0_n_127\,
      PCIN(25) => \mul0__0_n_128\,
      PCIN(24) => \mul0__0_n_129\,
      PCIN(23) => \mul0__0_n_130\,
      PCIN(22) => \mul0__0_n_131\,
      PCIN(21) => \mul0__0_n_132\,
      PCIN(20) => \mul0__0_n_133\,
      PCIN(19) => \mul0__0_n_134\,
      PCIN(18) => \mul0__0_n_135\,
      PCIN(17) => \mul0__0_n_136\,
      PCIN(16) => \mul0__0_n_137\,
      PCIN(15) => \mul0__0_n_138\,
      PCIN(14) => \mul0__0_n_139\,
      PCIN(13) => \mul0__0_n_140\,
      PCIN(12) => \mul0__0_n_141\,
      PCIN(11) => \mul0__0_n_142\,
      PCIN(10) => \mul0__0_n_143\,
      PCIN(9) => \mul0__0_n_144\,
      PCIN(8) => \mul0__0_n_145\,
      PCIN(7) => \mul0__0_n_146\,
      PCIN(6) => \mul0__0_n_147\,
      PCIN(5) => \mul0__0_n_148\,
      PCIN(4) => \mul0__0_n_149\,
      PCIN(3) => \mul0__0_n_150\,
      PCIN(2) => \mul0__0_n_151\,
      PCIN(1) => \mul0__0_n_152\,
      PCIN(0) => \mul0__0_n_153\,
      PCOUT(47 downto 0) => \NLW_mul_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTP,
      UNDERFLOW => \NLW_mul_reg__0_UNDERFLOW_UNCONNECTED\
    );
\outNeuron[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[16]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[0]_i_1__6_n_0\
    );
\outNeuron[10]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[26]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[10]_i_1__6_n_0\
    );
\outNeuron[11]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[27]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[11]_i_1__6_n_0\
    );
\outNeuron[12]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[28]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[12]_i_1__6_n_0\
    );
\outNeuron[13]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[29]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[13]_i_1__6_n_0\
    );
\outNeuron[14]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[30]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[14]_i_1__6_n_0\
    );
\outNeuron[15]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[31]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[15]_i_1__6_n_0\
    );
\outNeuron[16]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[32]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[16]_i_1__6_n_0\
    );
\outNeuron[17]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[33]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[17]_i_1__6_n_0\
    );
\outNeuron[18]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[34]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[18]_i_1__6_n_0\
    );
\outNeuron[19]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[35]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[19]_i_1__6_n_0\
    );
\outNeuron[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[17]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[1]_i_1__6_n_0\
    );
\outNeuron[20]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[36]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[20]_i_1__6_n_0\
    );
\outNeuron[21]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[37]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[21]_i_1__6_n_0\
    );
\outNeuron[22]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[38]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[22]_i_1__6_n_0\
    );
\outNeuron[23]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[39]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[23]_i_1__6_n_0\
    );
\outNeuron[24]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[40]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[24]_i_1__6_n_0\
    );
\outNeuron[25]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[41]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[25]_i_1__6_n_0\
    );
\outNeuron[26]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[42]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[26]_i_1__6_n_0\
    );
\outNeuron[27]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[43]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[27]_i_1__6_n_0\
    );
\outNeuron[28]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[44]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[28]_i_1__6_n_0\
    );
\outNeuron[29]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[45]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[29]_i_1__6_n_0\
    );
\outNeuron[2]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[18]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[2]_i_1__6_n_0\
    );
\outNeuron[30]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \outNeuron[30]_i_3__6_n_0\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron[30]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[46]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[30]_i_2__6_n_0\
    );
\outNeuron[30]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[61]\,
      I1 => \sum_reg_n_0_[60]\,
      I2 => \sum_reg_n_0_[59]\,
      I3 => \sum_reg_n_0_[58]\,
      I4 => \outNeuron[30]_i_4__6_n_0\,
      I5 => \outNeuron[30]_i_5__6_n_0\,
      O => \outNeuron[30]_i_3__6_n_0\
    );
\outNeuron[30]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[47]\,
      I1 => \sum_reg_n_0_[48]\,
      I2 => \sum_reg_n_0_[49]\,
      I3 => \sum_reg_n_0_[63]\,
      I4 => \sum_reg_n_0_[62]\,
      O => \outNeuron[30]_i_4__6_n_0\
    );
\outNeuron[30]_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[54]\,
      I1 => \sum_reg_n_0_[55]\,
      I2 => \sum_reg_n_0_[56]\,
      I3 => \sum_reg_n_0_[57]\,
      I4 => \outNeuron[30]_i_6__6_n_0\,
      O => \outNeuron[30]_i_5__6_n_0\
    );
\outNeuron[30]_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[53]\,
      I1 => \sum_reg_n_0_[52]\,
      I2 => \sum_reg_n_0_[51]\,
      I3 => \sum_reg_n_0_[50]\,
      O => \outNeuron[30]_i_6__6_n_0\
    );
\outNeuron[31]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \sum_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[47]\,
      I2 => \outNeuron[30]_i_3__6_n_0\,
      O => \outNeuron[31]_i_1__6_n_0\
    );
\outNeuron[3]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[19]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[3]_i_1__6_n_0\
    );
\outNeuron[4]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[20]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[4]_i_1__6_n_0\
    );
\outNeuron[5]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[21]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[5]_i_1__6_n_0\
    );
\outNeuron[6]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[22]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[6]_i_1__6_n_0\
    );
\outNeuron[7]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[23]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[7]_i_1__6_n_0\
    );
\outNeuron[8]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[24]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[8]_i_1__6_n_0\
    );
\outNeuron[9]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[25]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[9]_i_1__6_n_0\
    );
\outNeuron_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[0]_i_1__6_n_0\,
      Q => D(0),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[10]_i_1__6_n_0\,
      Q => D(10),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[11]_i_1__6_n_0\,
      Q => D(11),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[12]_i_1__6_n_0\,
      Q => D(12),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[13]_i_1__6_n_0\,
      Q => D(13),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[14]_i_1__6_n_0\,
      Q => D(14),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[15]_i_1__6_n_0\,
      Q => D(15),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[16]_i_1__6_n_0\,
      Q => D(16),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[17]_i_1__6_n_0\,
      Q => D(17),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[18]_i_1__6_n_0\,
      Q => D(18),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[19]_i_1__6_n_0\,
      Q => D(19),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[1]_i_1__6_n_0\,
      Q => D(1),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[20]_i_1__6_n_0\,
      Q => D(20),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[21]_i_1__6_n_0\,
      Q => D(21),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[22]_i_1__6_n_0\,
      Q => D(22),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[23]_i_1__6_n_0\,
      Q => D(23),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[24]_i_1__6_n_0\,
      Q => D(24),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[25]_i_1__6_n_0\,
      Q => D(25),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[26]_i_1__6_n_0\,
      Q => D(26),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[27]_i_1__6_n_0\,
      Q => D(27),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[28]_i_1__6_n_0\,
      Q => D(28),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[29]_i_1__6_n_0\,
      Q => D(29),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[2]_i_1__6_n_0\,
      Q => D(2),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[30]_i_2__6_n_0\,
      Q => D(30),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[31]_i_1__6_n_0\,
      Q => D(31),
      R => '0'
    );
\outNeuron_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[3]_i_1__6_n_0\,
      Q => D(3),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[4]_i_1__6_n_0\,
      Q => D(4),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[5]_i_1__6_n_0\,
      Q => D(5),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[6]_i_1__6_n_0\,
      Q => D(6),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[7]_i_1__6_n_0\,
      Q => D(7),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[8]_i_1__6_n_0\,
      Q => D(8),
      S => \outNeuron[30]_i_1__6_n_0\
    );
\outNeuron_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[9]_i_1__6_n_0\,
      Q => D(9),
      S => \outNeuron[30]_i_1__6_n_0\
    );
outvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => sigValid_reg_n_0,
      Q => outvalid_reg_n_0,
      R => '0'
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => raddr(0),
      I1 => \mul0__0_0\,
      I2 => S_AXI_ARESETN,
      I3 => outvalid_reg_n_0,
      O => \raddr[0]_i_1_n_0\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006A00"
    )
        port map (
      I0 => raddr(1),
      I1 => \mul0__0_0\,
      I2 => raddr(0),
      I3 => S_AXI_ARESETN,
      I4 => outvalid_reg_n_0,
      O => \raddr[1]_i_1_n_0\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAA0000"
    )
        port map (
      I0 => raddr(2),
      I1 => \mul0__0_0\,
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => S_AXI_ARESETN,
      I5 => outvalid_reg_n_0,
      O => \raddr[2]_i_1_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \raddr[0]_i_1_n_0\,
      Q => raddr(0),
      R => '0'
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \raddr[1]_i_1_n_0\,
      Q => raddr(1),
      R => '0'
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \raddr[2]_i_1_n_0\,
      Q => raddr(2),
      R => '0'
    );
\sigValid_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => muxValid_f,
      I3 => raddr(2),
      O => \sigValid_i_1__6_n_0\
    );
sigValid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \sigValid_i_1__6_n_0\,
      Q => sigValid_reg_n_0,
      R => '0'
    );
\sum[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => accumulateSum_carry_n_7,
      I3 => biasSum_carry_n_7,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[0]_i_1__6_n_0\
    );
\sum[10]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__1_n_5\,
      I3 => \biasSum_carry__1_n_5\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[10]_i_1__6_n_0\
    );
\sum[11]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__1_n_4\,
      I3 => \biasSum_carry__1_n_4\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[11]_i_1__6_n_0\
    );
\sum[12]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__2_n_7\,
      I3 => \biasSum_carry__2_n_7\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[12]_i_1__6_n_0\
    );
\sum[13]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__2_n_6\,
      I3 => \biasSum_carry__2_n_6\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[13]_i_1__6_n_0\
    );
\sum[14]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__2_n_5\,
      I3 => \biasSum_carry__2_n_5\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[14]_i_1__6_n_0\
    );
\sum[15]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__2_n_4\,
      I3 => \biasSum_carry__2_n_4\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[15]_i_1__6_n_0\
    );
\sum[16]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__3_n_7\,
      I3 => \biasSum_carry__3_n_7\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[16]_i_1__6_n_0\
    );
\sum[17]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__3_n_6\,
      I3 => \biasSum_carry__3_n_6\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[17]_i_1__6_n_0\
    );
\sum[18]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__3_n_5\,
      I3 => \biasSum_carry__3_n_5\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[18]_i_1__6_n_0\
    );
\sum[19]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__3_n_4\,
      I3 => \biasSum_carry__3_n_4\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[19]_i_1__6_n_0\
    );
\sum[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => accumulateSum_carry_n_6,
      I3 => biasSum_carry_n_6,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[1]_i_1__6_n_0\
    );
\sum[20]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__4_n_7\,
      I3 => \biasSum_carry__4_n_7\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[20]_i_1__6_n_0\
    );
\sum[21]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__4_n_6\,
      I3 => \biasSum_carry__4_n_6\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[21]_i_1__6_n_0\
    );
\sum[22]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__4_n_5\,
      I3 => \biasSum_carry__4_n_5\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[22]_i_1__6_n_0\
    );
\sum[23]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__4_n_4\,
      I3 => \biasSum_carry__4_n_4\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[23]_i_1__6_n_0\
    );
\sum[24]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__5_n_7\,
      I3 => \biasSum_carry__5_n_7\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[24]_i_1__6_n_0\
    );
\sum[25]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__5_n_6\,
      I3 => \biasSum_carry__5_n_6\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[25]_i_1__6_n_0\
    );
\sum[26]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__5_n_5\,
      I3 => \biasSum_carry__5_n_5\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[26]_i_1__6_n_0\
    );
\sum[27]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__5_n_4\,
      I3 => \biasSum_carry__5_n_4\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[27]_i_1__6_n_0\
    );
\sum[28]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__6_n_7\,
      I3 => \biasSum_carry__6_n_7\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[28]_i_1__6_n_0\
    );
\sum[29]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__6_n_6\,
      I3 => \biasSum_carry__6_n_6\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[29]_i_1__6_n_0\
    );
\sum[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => accumulateSum_carry_n_5,
      I3 => biasSum_carry_n_5,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[2]_i_1__6_n_0\
    );
\sum[30]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__6_n_5\,
      I3 => \biasSum_carry__6_n_5\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[30]_i_1__6_n_0\
    );
\sum[31]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__6_n_4\,
      I3 => \biasSum_carry__6_n_4\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[31]_i_1__6_n_0\
    );
\sum[32]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__7_n_7\,
      I3 => \biasSum_carry__7_n_7\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[32]_i_1__6_n_0\
    );
\sum[33]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__7_n_6\,
      I3 => \biasSum_carry__7_n_6\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[33]_i_1__6_n_0\
    );
\sum[34]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__7_n_5\,
      I3 => \biasSum_carry__7_n_5\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[34]_i_1__6_n_0\
    );
\sum[35]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__7_n_4\,
      I3 => \biasSum_carry__7_n_4\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[35]_i_1__6_n_0\
    );
\sum[36]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__8_n_7\,
      I3 => \biasSum_carry__8_n_7\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[36]_i_1__6_n_0\
    );
\sum[37]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__8_n_6\,
      I3 => \biasSum_carry__8_n_6\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[37]_i_1__6_n_0\
    );
\sum[38]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__8_n_5\,
      I3 => \biasSum_carry__8_n_5\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[38]_i_1__6_n_0\
    );
\sum[39]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__8_n_4\,
      I3 => \biasSum_carry__8_n_4\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[39]_i_1__6_n_0\
    );
\sum[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => accumulateSum_carry_n_4,
      I3 => biasSum_carry_n_4,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[3]_i_1__6_n_0\
    );
\sum[40]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__9_n_7\,
      I3 => \biasSum_carry__9_n_7\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[40]_i_1__6_n_0\
    );
\sum[41]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__9_n_6\,
      I3 => \biasSum_carry__9_n_6\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[41]_i_1__6_n_0\
    );
\sum[42]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__9_n_5\,
      I3 => \biasSum_carry__9_n_5\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[42]_i_1__6_n_0\
    );
\sum[43]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__9_n_4\,
      I3 => \biasSum_carry__9_n_4\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[43]_i_1__6_n_0\
    );
\sum[44]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__10_n_7\,
      I3 => \biasSum_carry__10_n_7\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[44]_i_1__6_n_0\
    );
\sum[45]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__10_n_6\,
      I3 => \biasSum_carry__10_n_6\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[45]_i_1__6_n_0\
    );
\sum[46]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__10_n_5\,
      I3 => \biasSum_carry__10_n_5\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[46]_i_1__6_n_0\
    );
\sum[47]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__10_n_4\,
      I3 => \biasSum_carry__10_n_4\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[47]_i_1__6_n_0\
    );
\sum[48]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__11_n_7\,
      I3 => \biasSum_carry__11_n_7\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[48]_i_1__6_n_0\
    );
\sum[49]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__11_n_6\,
      I3 => \biasSum_carry__11_n_6\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[49]_i_1__6_n_0\
    );
\sum[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__0_n_7\,
      I3 => \biasSum_carry__0_n_7\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[4]_i_1__6_n_0\
    );
\sum[50]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__11_n_5\,
      I3 => \biasSum_carry__11_n_5\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[50]_i_1__6_n_0\
    );
\sum[51]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__11_n_4\,
      I3 => \biasSum_carry__11_n_4\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[51]_i_1__6_n_0\
    );
\sum[52]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__12_n_7\,
      I3 => \biasSum_carry__12_n_7\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[52]_i_1__6_n_0\
    );
\sum[53]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__12_n_6\,
      I3 => \biasSum_carry__12_n_6\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[53]_i_1__6_n_0\
    );
\sum[54]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__12_n_5\,
      I3 => \biasSum_carry__12_n_5\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[54]_i_1__6_n_0\
    );
\sum[55]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__12_n_4\,
      I3 => \biasSum_carry__12_n_4\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[55]_i_1__6_n_0\
    );
\sum[56]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__13_n_7\,
      I3 => \biasSum_carry__13_n_7\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[56]_i_1__6_n_0\
    );
\sum[57]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__13_n_6\,
      I3 => \biasSum_carry__13_n_6\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[57]_i_1__6_n_0\
    );
\sum[58]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__13_n_5\,
      I3 => \biasSum_carry__13_n_5\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[58]_i_1__6_n_0\
    );
\sum[59]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__13_n_4\,
      I3 => \biasSum_carry__13_n_4\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[59]_i_1__6_n_0\
    );
\sum[5]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__0_n_6\,
      I3 => \biasSum_carry__0_n_6\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[5]_i_1__6_n_0\
    );
\sum[60]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__14_n_7\,
      I3 => \biasSum_carry__14_n_7\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[60]_i_1__6_n_0\
    );
\sum[61]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__14_n_6\,
      I3 => \biasSum_carry__14_n_6\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[61]_i_1__6_n_0\
    );
\sum[62]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => outvalid_reg_n_0,
      I1 => S_AXI_ARESETN,
      O => \sum[62]_i_1__5_n_0\
    );
\sum[62]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEA"
    )
        port map (
      I0 => mult_valid,
      I1 => raddr(2),
      I2 => muxValid_f,
      I3 => raddr(0),
      I4 => raddr(1),
      O => \sum[62]_i_2__6_n_0\
    );
\sum[62]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__14_n_5\,
      I3 => \biasSum_carry__14_n_5\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[62]_i_3__6_n_0\
    );
\sum[62]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004F00400040"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \biasSum_carry__14_n_4\,
      I2 => \sigValid_i_1__6_n_0\,
      I3 => \sum_reg_n_0_[63]\,
      I4 => \mul_reg__1\(63),
      I5 => \accumulateSum_carry__14_n_4\,
      O => \sum[62]_i_4__6_n_0\
    );
\sum[62]_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
        port map (
      I0 => \accumulateSum_carry__14_n_4\,
      I1 => \mul_reg__1\(63),
      I2 => \sum_reg_n_0_[63]\,
      I3 => \sigValid_i_1__6_n_0\,
      O => \sum[62]_i_5__6_n_0\
    );
\sum[62]_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \sigValid_i_1__6_n_0\,
      I1 => \biasSum_carry__14_n_4\,
      I2 => \bias_reg_n_0_[63]\,
      I3 => \sum_reg_n_0_[63]\,
      O => \sum[62]_i_6__6_n_0\
    );
\sum[63]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B800AA00B800"
    )
        port map (
      I0 => \sum[63]_i_2__6_n_0\,
      I1 => mult_valid,
      I2 => \sum_reg_n_0_[63]\,
      I3 => \sum[63]_i_3__5_n_0\,
      I4 => \sigValid_i_1__6_n_0\,
      I5 => \sum[63]_i_4__5_n_0\,
      O => \sum[63]_i_1__6_n_0\
    );
\sum[63]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF8FEF8FE080E08"
    )
        port map (
      I0 => \mul_reg__1\(63),
      I1 => \accumulateSum_carry__14_n_4\,
      I2 => \sigValid_i_1__6_n_0\,
      I3 => \sum_reg_n_0_[63]\,
      I4 => \bias_reg_n_0_[63]\,
      I5 => \biasSum_carry__14_n_4\,
      O => \sum[63]_i_2__6_n_0\
    );
\sum[63]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_ARESETN,
      I1 => outvalid_reg_n_0,
      O => \sum[63]_i_3__5_n_0\
    );
\sum[63]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \sum_reg_n_0_[63]\,
      I1 => \bias_reg_n_0_[63]\,
      I2 => \biasSum_carry__14_n_4\,
      O => \sum[63]_i_4__5_n_0\
    );
\sum[6]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__0_n_5\,
      I3 => \biasSum_carry__0_n_5\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[6]_i_1__6_n_0\
    );
\sum[7]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__0_n_4\,
      I3 => \biasSum_carry__0_n_4\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[7]_i_1__6_n_0\
    );
\sum[8]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__1_n_7\,
      I3 => \biasSum_carry__1_n_7\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[8]_i_1__6_n_0\
    );
\sum[9]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__6_n_0\,
      I1 => \sum[62]_i_5__6_n_0\,
      I2 => \accumulateSum_carry__1_n_6\,
      I3 => \biasSum_carry__1_n_6\,
      I4 => \sum[62]_i_6__6_n_0\,
      O => \sum[9]_i_1__6_n_0\
    );
\sum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[0]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[0]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[10]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[10]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[11]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[11]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[12]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[12]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[13]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[13]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[14]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[14]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[15]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[15]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[16]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[16]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[17]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[17]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[18]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[18]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[19]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[19]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[1]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[1]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[20]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[20]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[21]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[21]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[22]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[22]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[23]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[23]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[24]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[24]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[25]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[25]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[26]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[26]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[27]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[27]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[28]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[28]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[29]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[29]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[2]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[2]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[30]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[30]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[31]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[31]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[32]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[32]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[33]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[33]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[34]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[34]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[35]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[35]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[36]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[36]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[37]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[37]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[38]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[38]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[39]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[39]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[3]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[3]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[40]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[40]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[41]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[41]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[42]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[42]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[43]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[43]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[44]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[44]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[45]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[45]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[46]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[46]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[47]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[47]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[48]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[48]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[49]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[49]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[4]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[4]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[50]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[50]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[51]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[51]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[52]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[52]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[53]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[53]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[54]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[54]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[55]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[55]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[56]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[56]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[57]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[57]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[58]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[58]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[59]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[59]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[5]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[5]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[60]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[60]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[61]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[61]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[62]_i_3__6_n_0\,
      Q => \sum_reg_n_0_[62]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \sum[63]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[63]\,
      R => '0'
    );
\sum_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[6]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[6]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[7]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[7]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[8]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[8]\,
      R => \sum[62]_i_1__5_n_0\
    );
\sum_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__6_n_0\,
      D => \sum[9]_i_1__6_n_0\,
      Q => \sum_reg_n_0_[9]\,
      R => \sum[62]_i_1__5_n_0\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^addrd\(0),
      I1 => wen_2,
      I2 => \waddr_reg_n_0_[1]\,
      O => \waddr[1]_i_1_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \waddr_reg[0]_0\,
      Q => \^addrd\(0),
      R => rst
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \waddr[1]_i_1_n_0\,
      Q => \waddr_reg_n_0_[1]\,
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized7\ is
  port (
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    mult_valid : out STD_LOGIC;
    muxValid_f : out STD_LOGIC;
    RSTP : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    outvalid_reg_0 : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wen : in STD_LOGIC;
    \mul0__0_0\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    \waddr_reg[0]_0\ : in STD_LOGIC;
    mul_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    outLayer3Data : in STD_LOGIC;
    FSM_sequential_state3_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_ARESETN : in STD_LOGIC;
    \bias_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[63]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized7\ : entity is "neuron";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized7\ is
  signal \^addrd\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rstp\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_4__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_1__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_2__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_3__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_4__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_1__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_2__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_3__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_4__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_1__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_2__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_3__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_4__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_1__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_2__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_3__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_4__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_1__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_2__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_3__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_4__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_1__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_2__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_3__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_4__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_1__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_2__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_3__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_4__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_1__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_2__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_3__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_4__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_1__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_2__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_3__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_4__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_1__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_2__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_3__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_4__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_1__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_2__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_3__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_4__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_1__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_2__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_3__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_4__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_1__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_2__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_3__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_4__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_1__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_2__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_3__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_4__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry_i_1__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry_i_2__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry_i_3__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry_i_4__7_n_0\ : STD_LOGIC;
  signal accumulateSum_carry_n_0 : STD_LOGIC;
  signal accumulateSum_carry_n_1 : STD_LOGIC;
  signal accumulateSum_carry_n_2 : STD_LOGIC;
  signal accumulateSum_carry_n_3 : STD_LOGIC;
  signal accumulateSum_carry_n_4 : STD_LOGIC;
  signal accumulateSum_carry_n_5 : STD_LOGIC;
  signal accumulateSum_carry_n_6 : STD_LOGIC;
  signal accumulateSum_carry_n_7 : STD_LOGIC;
  signal \biasSum_carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_4__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_n_1\ : STD_LOGIC;
  signal \biasSum_carry__0_n_2\ : STD_LOGIC;
  signal \biasSum_carry__0_n_3\ : STD_LOGIC;
  signal \biasSum_carry__0_n_4\ : STD_LOGIC;
  signal \biasSum_carry__0_n_5\ : STD_LOGIC;
  signal \biasSum_carry__0_n_6\ : STD_LOGIC;
  signal \biasSum_carry__0_n_7\ : STD_LOGIC;
  signal \biasSum_carry__10_i_1__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_2__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_3__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_4__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_n_1\ : STD_LOGIC;
  signal \biasSum_carry__10_n_2\ : STD_LOGIC;
  signal \biasSum_carry__10_n_3\ : STD_LOGIC;
  signal \biasSum_carry__10_n_4\ : STD_LOGIC;
  signal \biasSum_carry__10_n_5\ : STD_LOGIC;
  signal \biasSum_carry__10_n_6\ : STD_LOGIC;
  signal \biasSum_carry__10_n_7\ : STD_LOGIC;
  signal \biasSum_carry__11_i_1__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_2__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_3__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_4__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_n_1\ : STD_LOGIC;
  signal \biasSum_carry__11_n_2\ : STD_LOGIC;
  signal \biasSum_carry__11_n_3\ : STD_LOGIC;
  signal \biasSum_carry__11_n_4\ : STD_LOGIC;
  signal \biasSum_carry__11_n_5\ : STD_LOGIC;
  signal \biasSum_carry__11_n_6\ : STD_LOGIC;
  signal \biasSum_carry__11_n_7\ : STD_LOGIC;
  signal \biasSum_carry__12_i_1__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_2__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_3__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_4__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_n_1\ : STD_LOGIC;
  signal \biasSum_carry__12_n_2\ : STD_LOGIC;
  signal \biasSum_carry__12_n_3\ : STD_LOGIC;
  signal \biasSum_carry__12_n_4\ : STD_LOGIC;
  signal \biasSum_carry__12_n_5\ : STD_LOGIC;
  signal \biasSum_carry__12_n_6\ : STD_LOGIC;
  signal \biasSum_carry__12_n_7\ : STD_LOGIC;
  signal \biasSum_carry__13_i_1__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_2__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_3__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_4__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_n_1\ : STD_LOGIC;
  signal \biasSum_carry__13_n_2\ : STD_LOGIC;
  signal \biasSum_carry__13_n_3\ : STD_LOGIC;
  signal \biasSum_carry__13_n_4\ : STD_LOGIC;
  signal \biasSum_carry__13_n_5\ : STD_LOGIC;
  signal \biasSum_carry__13_n_6\ : STD_LOGIC;
  signal \biasSum_carry__13_n_7\ : STD_LOGIC;
  signal \biasSum_carry__14_i_1__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_2__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_3__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_4__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_n_1\ : STD_LOGIC;
  signal \biasSum_carry__14_n_2\ : STD_LOGIC;
  signal \biasSum_carry__14_n_3\ : STD_LOGIC;
  signal \biasSum_carry__14_n_5\ : STD_LOGIC;
  signal \biasSum_carry__14_n_6\ : STD_LOGIC;
  signal \biasSum_carry__14_n_7\ : STD_LOGIC;
  signal \biasSum_carry__1_i_1__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_2__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_3__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_4__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_n_1\ : STD_LOGIC;
  signal \biasSum_carry__1_n_2\ : STD_LOGIC;
  signal \biasSum_carry__1_n_3\ : STD_LOGIC;
  signal \biasSum_carry__1_n_4\ : STD_LOGIC;
  signal \biasSum_carry__1_n_5\ : STD_LOGIC;
  signal \biasSum_carry__1_n_6\ : STD_LOGIC;
  signal \biasSum_carry__1_n_7\ : STD_LOGIC;
  signal \biasSum_carry__2_i_1__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_2__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_3__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_4__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_n_1\ : STD_LOGIC;
  signal \biasSum_carry__2_n_2\ : STD_LOGIC;
  signal \biasSum_carry__2_n_3\ : STD_LOGIC;
  signal \biasSum_carry__2_n_4\ : STD_LOGIC;
  signal \biasSum_carry__2_n_5\ : STD_LOGIC;
  signal \biasSum_carry__2_n_6\ : STD_LOGIC;
  signal \biasSum_carry__2_n_7\ : STD_LOGIC;
  signal \biasSum_carry__3_i_1__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_2__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_3__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_4__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_n_1\ : STD_LOGIC;
  signal \biasSum_carry__3_n_2\ : STD_LOGIC;
  signal \biasSum_carry__3_n_3\ : STD_LOGIC;
  signal \biasSum_carry__3_n_4\ : STD_LOGIC;
  signal \biasSum_carry__3_n_5\ : STD_LOGIC;
  signal \biasSum_carry__3_n_6\ : STD_LOGIC;
  signal \biasSum_carry__3_n_7\ : STD_LOGIC;
  signal \biasSum_carry__4_i_1__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_2__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_3__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_4__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_n_1\ : STD_LOGIC;
  signal \biasSum_carry__4_n_2\ : STD_LOGIC;
  signal \biasSum_carry__4_n_3\ : STD_LOGIC;
  signal \biasSum_carry__4_n_4\ : STD_LOGIC;
  signal \biasSum_carry__4_n_5\ : STD_LOGIC;
  signal \biasSum_carry__4_n_6\ : STD_LOGIC;
  signal \biasSum_carry__4_n_7\ : STD_LOGIC;
  signal \biasSum_carry__5_i_1__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_2__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_3__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_4__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_n_1\ : STD_LOGIC;
  signal \biasSum_carry__5_n_2\ : STD_LOGIC;
  signal \biasSum_carry__5_n_3\ : STD_LOGIC;
  signal \biasSum_carry__5_n_4\ : STD_LOGIC;
  signal \biasSum_carry__5_n_5\ : STD_LOGIC;
  signal \biasSum_carry__5_n_6\ : STD_LOGIC;
  signal \biasSum_carry__5_n_7\ : STD_LOGIC;
  signal \biasSum_carry__6_i_1__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_2__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_3__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_4__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_n_1\ : STD_LOGIC;
  signal \biasSum_carry__6_n_2\ : STD_LOGIC;
  signal \biasSum_carry__6_n_3\ : STD_LOGIC;
  signal \biasSum_carry__6_n_4\ : STD_LOGIC;
  signal \biasSum_carry__6_n_5\ : STD_LOGIC;
  signal \biasSum_carry__6_n_6\ : STD_LOGIC;
  signal \biasSum_carry__6_n_7\ : STD_LOGIC;
  signal \biasSum_carry__7_i_1__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_2__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_3__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_4__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_n_1\ : STD_LOGIC;
  signal \biasSum_carry__7_n_2\ : STD_LOGIC;
  signal \biasSum_carry__7_n_3\ : STD_LOGIC;
  signal \biasSum_carry__7_n_4\ : STD_LOGIC;
  signal \biasSum_carry__7_n_5\ : STD_LOGIC;
  signal \biasSum_carry__7_n_6\ : STD_LOGIC;
  signal \biasSum_carry__7_n_7\ : STD_LOGIC;
  signal \biasSum_carry__8_i_1__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_2__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_3__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_4__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_n_1\ : STD_LOGIC;
  signal \biasSum_carry__8_n_2\ : STD_LOGIC;
  signal \biasSum_carry__8_n_3\ : STD_LOGIC;
  signal \biasSum_carry__8_n_4\ : STD_LOGIC;
  signal \biasSum_carry__8_n_5\ : STD_LOGIC;
  signal \biasSum_carry__8_n_6\ : STD_LOGIC;
  signal \biasSum_carry__8_n_7\ : STD_LOGIC;
  signal \biasSum_carry__9_i_1__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_2__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_3__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_4__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_n_1\ : STD_LOGIC;
  signal \biasSum_carry__9_n_2\ : STD_LOGIC;
  signal \biasSum_carry__9_n_3\ : STD_LOGIC;
  signal \biasSum_carry__9_n_4\ : STD_LOGIC;
  signal \biasSum_carry__9_n_5\ : STD_LOGIC;
  signal \biasSum_carry__9_n_6\ : STD_LOGIC;
  signal \biasSum_carry__9_n_7\ : STD_LOGIC;
  signal \biasSum_carry_i_1__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry_i_2__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry_i_3__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry_i_4__7_n_0\ : STD_LOGIC;
  signal biasSum_carry_n_0 : STD_LOGIC;
  signal biasSum_carry_n_1 : STD_LOGIC;
  signal biasSum_carry_n_2 : STD_LOGIC;
  signal biasSum_carry_n_3 : STD_LOGIC;
  signal biasSum_carry_n_4 : STD_LOGIC;
  signal biasSum_carry_n_5 : STD_LOGIC;
  signal biasSum_carry_n_6 : STD_LOGIC;
  signal biasSum_carry_n_7 : STD_LOGIC;
  signal \bias_reg_n_0_[16]\ : STD_LOGIC;
  signal \bias_reg_n_0_[17]\ : STD_LOGIC;
  signal \bias_reg_n_0_[18]\ : STD_LOGIC;
  signal \bias_reg_n_0_[19]\ : STD_LOGIC;
  signal \bias_reg_n_0_[20]\ : STD_LOGIC;
  signal \bias_reg_n_0_[21]\ : STD_LOGIC;
  signal \bias_reg_n_0_[22]\ : STD_LOGIC;
  signal \bias_reg_n_0_[23]\ : STD_LOGIC;
  signal \bias_reg_n_0_[24]\ : STD_LOGIC;
  signal \bias_reg_n_0_[25]\ : STD_LOGIC;
  signal \bias_reg_n_0_[26]\ : STD_LOGIC;
  signal \bias_reg_n_0_[27]\ : STD_LOGIC;
  signal \bias_reg_n_0_[28]\ : STD_LOGIC;
  signal \bias_reg_n_0_[29]\ : STD_LOGIC;
  signal \bias_reg_n_0_[30]\ : STD_LOGIC;
  signal \bias_reg_n_0_[31]\ : STD_LOGIC;
  signal \bias_reg_n_0_[32]\ : STD_LOGIC;
  signal \bias_reg_n_0_[33]\ : STD_LOGIC;
  signal \bias_reg_n_0_[34]\ : STD_LOGIC;
  signal \bias_reg_n_0_[35]\ : STD_LOGIC;
  signal \bias_reg_n_0_[36]\ : STD_LOGIC;
  signal \bias_reg_n_0_[37]\ : STD_LOGIC;
  signal \bias_reg_n_0_[38]\ : STD_LOGIC;
  signal \bias_reg_n_0_[39]\ : STD_LOGIC;
  signal \bias_reg_n_0_[40]\ : STD_LOGIC;
  signal \bias_reg_n_0_[41]\ : STD_LOGIC;
  signal \bias_reg_n_0_[42]\ : STD_LOGIC;
  signal \bias_reg_n_0_[43]\ : STD_LOGIC;
  signal \bias_reg_n_0_[44]\ : STD_LOGIC;
  signal \bias_reg_n_0_[45]\ : STD_LOGIC;
  signal \bias_reg_n_0_[46]\ : STD_LOGIC;
  signal dout0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mul0__0_n_100\ : STD_LOGIC;
  signal \mul0__0_n_101\ : STD_LOGIC;
  signal \mul0__0_n_102\ : STD_LOGIC;
  signal \mul0__0_n_103\ : STD_LOGIC;
  signal \mul0__0_n_104\ : STD_LOGIC;
  signal \mul0__0_n_105\ : STD_LOGIC;
  signal \mul0__0_n_106\ : STD_LOGIC;
  signal \mul0__0_n_107\ : STD_LOGIC;
  signal \mul0__0_n_108\ : STD_LOGIC;
  signal \mul0__0_n_109\ : STD_LOGIC;
  signal \mul0__0_n_110\ : STD_LOGIC;
  signal \mul0__0_n_111\ : STD_LOGIC;
  signal \mul0__0_n_112\ : STD_LOGIC;
  signal \mul0__0_n_113\ : STD_LOGIC;
  signal \mul0__0_n_114\ : STD_LOGIC;
  signal \mul0__0_n_115\ : STD_LOGIC;
  signal \mul0__0_n_116\ : STD_LOGIC;
  signal \mul0__0_n_117\ : STD_LOGIC;
  signal \mul0__0_n_118\ : STD_LOGIC;
  signal \mul0__0_n_119\ : STD_LOGIC;
  signal \mul0__0_n_120\ : STD_LOGIC;
  signal \mul0__0_n_121\ : STD_LOGIC;
  signal \mul0__0_n_122\ : STD_LOGIC;
  signal \mul0__0_n_123\ : STD_LOGIC;
  signal \mul0__0_n_124\ : STD_LOGIC;
  signal \mul0__0_n_125\ : STD_LOGIC;
  signal \mul0__0_n_126\ : STD_LOGIC;
  signal \mul0__0_n_127\ : STD_LOGIC;
  signal \mul0__0_n_128\ : STD_LOGIC;
  signal \mul0__0_n_129\ : STD_LOGIC;
  signal \mul0__0_n_130\ : STD_LOGIC;
  signal \mul0__0_n_131\ : STD_LOGIC;
  signal \mul0__0_n_132\ : STD_LOGIC;
  signal \mul0__0_n_133\ : STD_LOGIC;
  signal \mul0__0_n_134\ : STD_LOGIC;
  signal \mul0__0_n_135\ : STD_LOGIC;
  signal \mul0__0_n_136\ : STD_LOGIC;
  signal \mul0__0_n_137\ : STD_LOGIC;
  signal \mul0__0_n_138\ : STD_LOGIC;
  signal \mul0__0_n_139\ : STD_LOGIC;
  signal \mul0__0_n_140\ : STD_LOGIC;
  signal \mul0__0_n_141\ : STD_LOGIC;
  signal \mul0__0_n_142\ : STD_LOGIC;
  signal \mul0__0_n_143\ : STD_LOGIC;
  signal \mul0__0_n_144\ : STD_LOGIC;
  signal \mul0__0_n_145\ : STD_LOGIC;
  signal \mul0__0_n_146\ : STD_LOGIC;
  signal \mul0__0_n_147\ : STD_LOGIC;
  signal \mul0__0_n_148\ : STD_LOGIC;
  signal \mul0__0_n_149\ : STD_LOGIC;
  signal \mul0__0_n_150\ : STD_LOGIC;
  signal \mul0__0_n_151\ : STD_LOGIC;
  signal \mul0__0_n_152\ : STD_LOGIC;
  signal \mul0__0_n_153\ : STD_LOGIC;
  signal \mul0__0_n_58\ : STD_LOGIC;
  signal \mul0__0_n_59\ : STD_LOGIC;
  signal \mul0__0_n_60\ : STD_LOGIC;
  signal \mul0__0_n_61\ : STD_LOGIC;
  signal \mul0__0_n_62\ : STD_LOGIC;
  signal \mul0__0_n_63\ : STD_LOGIC;
  signal \mul0__0_n_64\ : STD_LOGIC;
  signal \mul0__0_n_65\ : STD_LOGIC;
  signal \mul0__0_n_66\ : STD_LOGIC;
  signal \mul0__0_n_67\ : STD_LOGIC;
  signal \mul0__0_n_68\ : STD_LOGIC;
  signal \mul0__0_n_69\ : STD_LOGIC;
  signal \mul0__0_n_70\ : STD_LOGIC;
  signal \mul0__0_n_71\ : STD_LOGIC;
  signal \mul0__0_n_72\ : STD_LOGIC;
  signal \mul0__0_n_73\ : STD_LOGIC;
  signal \mul0__0_n_74\ : STD_LOGIC;
  signal \mul0__0_n_75\ : STD_LOGIC;
  signal \mul0__0_n_76\ : STD_LOGIC;
  signal \mul0__0_n_77\ : STD_LOGIC;
  signal \mul0__0_n_78\ : STD_LOGIC;
  signal \mul0__0_n_79\ : STD_LOGIC;
  signal \mul0__0_n_80\ : STD_LOGIC;
  signal \mul0__0_n_81\ : STD_LOGIC;
  signal \mul0__0_n_82\ : STD_LOGIC;
  signal \mul0__0_n_83\ : STD_LOGIC;
  signal \mul0__0_n_84\ : STD_LOGIC;
  signal \mul0__0_n_85\ : STD_LOGIC;
  signal \mul0__0_n_86\ : STD_LOGIC;
  signal \mul0__0_n_87\ : STD_LOGIC;
  signal \mul0__0_n_88\ : STD_LOGIC;
  signal \mul0__0_n_89\ : STD_LOGIC;
  signal \mul0__0_n_90\ : STD_LOGIC;
  signal \mul0__0_n_91\ : STD_LOGIC;
  signal \mul0__0_n_92\ : STD_LOGIC;
  signal \mul0__0_n_93\ : STD_LOGIC;
  signal \mul0__0_n_94\ : STD_LOGIC;
  signal \mul0__0_n_95\ : STD_LOGIC;
  signal \mul0__0_n_96\ : STD_LOGIC;
  signal \mul0__0_n_97\ : STD_LOGIC;
  signal \mul0__0_n_98\ : STD_LOGIC;
  signal \mul0__0_n_99\ : STD_LOGIC;
  signal \mul0_carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_4__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_n_1\ : STD_LOGIC;
  signal \mul0_carry__0_n_2\ : STD_LOGIC;
  signal \mul0_carry__0_n_3\ : STD_LOGIC;
  signal \mul0_carry__10_i_1__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_2__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_3__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_4__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_n_1\ : STD_LOGIC;
  signal \mul0_carry__10_n_2\ : STD_LOGIC;
  signal \mul0_carry__10_n_3\ : STD_LOGIC;
  signal \mul0_carry__1_i_1__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_2__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_3__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_4__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_n_1\ : STD_LOGIC;
  signal \mul0_carry__1_n_2\ : STD_LOGIC;
  signal \mul0_carry__1_n_3\ : STD_LOGIC;
  signal \mul0_carry__2_i_1__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_2__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_3__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_4__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_n_1\ : STD_LOGIC;
  signal \mul0_carry__2_n_2\ : STD_LOGIC;
  signal \mul0_carry__2_n_3\ : STD_LOGIC;
  signal \mul0_carry__3_i_1__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_2__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_3__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_4__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_n_1\ : STD_LOGIC;
  signal \mul0_carry__3_n_2\ : STD_LOGIC;
  signal \mul0_carry__3_n_3\ : STD_LOGIC;
  signal \mul0_carry__4_i_1__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_2__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_3__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_4__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_n_1\ : STD_LOGIC;
  signal \mul0_carry__4_n_2\ : STD_LOGIC;
  signal \mul0_carry__4_n_3\ : STD_LOGIC;
  signal \mul0_carry__5_i_1__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_2__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_3__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_4__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_n_1\ : STD_LOGIC;
  signal \mul0_carry__5_n_2\ : STD_LOGIC;
  signal \mul0_carry__5_n_3\ : STD_LOGIC;
  signal \mul0_carry__6_i_1__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_2__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_3__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_4__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_n_1\ : STD_LOGIC;
  signal \mul0_carry__6_n_2\ : STD_LOGIC;
  signal \mul0_carry__6_n_3\ : STD_LOGIC;
  signal \mul0_carry__7_i_1__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_2__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_3__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_4__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_n_1\ : STD_LOGIC;
  signal \mul0_carry__7_n_2\ : STD_LOGIC;
  signal \mul0_carry__7_n_3\ : STD_LOGIC;
  signal \mul0_carry__8_i_1__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_2__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_3__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_4__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_n_1\ : STD_LOGIC;
  signal \mul0_carry__8_n_2\ : STD_LOGIC;
  signal \mul0_carry__8_n_3\ : STD_LOGIC;
  signal \mul0_carry__9_i_1__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_2__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_3__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_4__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_n_1\ : STD_LOGIC;
  signal \mul0_carry__9_n_2\ : STD_LOGIC;
  signal \mul0_carry__9_n_3\ : STD_LOGIC;
  signal \mul0_carry_i_1__7_n_0\ : STD_LOGIC;
  signal \mul0_carry_i_2__7_n_0\ : STD_LOGIC;
  signal \mul0_carry_i_3__7_n_0\ : STD_LOGIC;
  signal mul0_carry_n_0 : STD_LOGIC;
  signal mul0_carry_n_1 : STD_LOGIC;
  signal mul0_carry_n_2 : STD_LOGIC;
  signal mul0_carry_n_3 : STD_LOGIC;
  signal mul0_n_100 : STD_LOGIC;
  signal mul0_n_101 : STD_LOGIC;
  signal mul0_n_102 : STD_LOGIC;
  signal mul0_n_103 : STD_LOGIC;
  signal mul0_n_104 : STD_LOGIC;
  signal mul0_n_105 : STD_LOGIC;
  signal mul0_n_106 : STD_LOGIC;
  signal mul0_n_107 : STD_LOGIC;
  signal mul0_n_108 : STD_LOGIC;
  signal mul0_n_109 : STD_LOGIC;
  signal mul0_n_110 : STD_LOGIC;
  signal mul0_n_111 : STD_LOGIC;
  signal mul0_n_112 : STD_LOGIC;
  signal mul0_n_113 : STD_LOGIC;
  signal mul0_n_114 : STD_LOGIC;
  signal mul0_n_115 : STD_LOGIC;
  signal mul0_n_116 : STD_LOGIC;
  signal mul0_n_117 : STD_LOGIC;
  signal mul0_n_118 : STD_LOGIC;
  signal mul0_n_119 : STD_LOGIC;
  signal mul0_n_120 : STD_LOGIC;
  signal mul0_n_121 : STD_LOGIC;
  signal mul0_n_122 : STD_LOGIC;
  signal mul0_n_123 : STD_LOGIC;
  signal mul0_n_124 : STD_LOGIC;
  signal mul0_n_125 : STD_LOGIC;
  signal mul0_n_126 : STD_LOGIC;
  signal mul0_n_127 : STD_LOGIC;
  signal mul0_n_128 : STD_LOGIC;
  signal mul0_n_129 : STD_LOGIC;
  signal mul0_n_130 : STD_LOGIC;
  signal mul0_n_131 : STD_LOGIC;
  signal mul0_n_132 : STD_LOGIC;
  signal mul0_n_133 : STD_LOGIC;
  signal mul0_n_134 : STD_LOGIC;
  signal mul0_n_135 : STD_LOGIC;
  signal mul0_n_136 : STD_LOGIC;
  signal mul0_n_137 : STD_LOGIC;
  signal mul0_n_138 : STD_LOGIC;
  signal mul0_n_139 : STD_LOGIC;
  signal mul0_n_140 : STD_LOGIC;
  signal mul0_n_141 : STD_LOGIC;
  signal mul0_n_142 : STD_LOGIC;
  signal mul0_n_143 : STD_LOGIC;
  signal mul0_n_144 : STD_LOGIC;
  signal mul0_n_145 : STD_LOGIC;
  signal mul0_n_146 : STD_LOGIC;
  signal mul0_n_147 : STD_LOGIC;
  signal mul0_n_148 : STD_LOGIC;
  signal mul0_n_149 : STD_LOGIC;
  signal mul0_n_150 : STD_LOGIC;
  signal mul0_n_151 : STD_LOGIC;
  signal mul0_n_152 : STD_LOGIC;
  signal mul0_n_153 : STD_LOGIC;
  signal mul0_n_58 : STD_LOGIC;
  signal mul0_n_59 : STD_LOGIC;
  signal mul0_n_60 : STD_LOGIC;
  signal mul0_n_61 : STD_LOGIC;
  signal mul0_n_62 : STD_LOGIC;
  signal mul0_n_63 : STD_LOGIC;
  signal mul0_n_64 : STD_LOGIC;
  signal mul0_n_65 : STD_LOGIC;
  signal mul0_n_66 : STD_LOGIC;
  signal mul0_n_67 : STD_LOGIC;
  signal mul0_n_68 : STD_LOGIC;
  signal mul0_n_69 : STD_LOGIC;
  signal mul0_n_70 : STD_LOGIC;
  signal mul0_n_71 : STD_LOGIC;
  signal mul0_n_72 : STD_LOGIC;
  signal mul0_n_73 : STD_LOGIC;
  signal mul0_n_74 : STD_LOGIC;
  signal mul0_n_75 : STD_LOGIC;
  signal mul0_n_76 : STD_LOGIC;
  signal mul0_n_77 : STD_LOGIC;
  signal mul0_n_78 : STD_LOGIC;
  signal mul0_n_79 : STD_LOGIC;
  signal mul0_n_80 : STD_LOGIC;
  signal mul0_n_81 : STD_LOGIC;
  signal mul0_n_82 : STD_LOGIC;
  signal mul0_n_83 : STD_LOGIC;
  signal mul0_n_84 : STD_LOGIC;
  signal mul0_n_85 : STD_LOGIC;
  signal mul0_n_86 : STD_LOGIC;
  signal mul0_n_87 : STD_LOGIC;
  signal mul0_n_88 : STD_LOGIC;
  signal mul0_n_89 : STD_LOGIC;
  signal mul0_n_90 : STD_LOGIC;
  signal mul0_n_91 : STD_LOGIC;
  signal mul0_n_92 : STD_LOGIC;
  signal mul0_n_93 : STD_LOGIC;
  signal mul0_n_94 : STD_LOGIC;
  signal mul0_n_95 : STD_LOGIC;
  signal mul0_n_96 : STD_LOGIC;
  signal mul0_n_97 : STD_LOGIC;
  signal mul0_n_98 : STD_LOGIC;
  signal mul0_n_99 : STD_LOGIC;
  signal \mul_reg[0]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[10]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[11]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[12]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[13]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[14]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[15]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[16]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[1]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[2]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[3]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[4]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[5]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[6]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[7]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[8]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[9]__0_n_0\ : STD_LOGIC;
  signal \mul_reg__0_n_100\ : STD_LOGIC;
  signal \mul_reg__0_n_101\ : STD_LOGIC;
  signal \mul_reg__0_n_102\ : STD_LOGIC;
  signal \mul_reg__0_n_103\ : STD_LOGIC;
  signal \mul_reg__0_n_104\ : STD_LOGIC;
  signal \mul_reg__0_n_105\ : STD_LOGIC;
  signal \mul_reg__0_n_58\ : STD_LOGIC;
  signal \mul_reg__0_n_59\ : STD_LOGIC;
  signal \mul_reg__0_n_60\ : STD_LOGIC;
  signal \mul_reg__0_n_61\ : STD_LOGIC;
  signal \mul_reg__0_n_62\ : STD_LOGIC;
  signal \mul_reg__0_n_63\ : STD_LOGIC;
  signal \mul_reg__0_n_64\ : STD_LOGIC;
  signal \mul_reg__0_n_65\ : STD_LOGIC;
  signal \mul_reg__0_n_66\ : STD_LOGIC;
  signal \mul_reg__0_n_67\ : STD_LOGIC;
  signal \mul_reg__0_n_68\ : STD_LOGIC;
  signal \mul_reg__0_n_69\ : STD_LOGIC;
  signal \mul_reg__0_n_70\ : STD_LOGIC;
  signal \mul_reg__0_n_71\ : STD_LOGIC;
  signal \mul_reg__0_n_72\ : STD_LOGIC;
  signal \mul_reg__0_n_73\ : STD_LOGIC;
  signal \mul_reg__0_n_74\ : STD_LOGIC;
  signal \mul_reg__0_n_75\ : STD_LOGIC;
  signal \mul_reg__0_n_76\ : STD_LOGIC;
  signal \mul_reg__0_n_77\ : STD_LOGIC;
  signal \mul_reg__0_n_78\ : STD_LOGIC;
  signal \mul_reg__0_n_79\ : STD_LOGIC;
  signal \mul_reg__0_n_80\ : STD_LOGIC;
  signal \mul_reg__0_n_81\ : STD_LOGIC;
  signal \mul_reg__0_n_82\ : STD_LOGIC;
  signal \mul_reg__0_n_83\ : STD_LOGIC;
  signal \mul_reg__0_n_84\ : STD_LOGIC;
  signal \mul_reg__0_n_85\ : STD_LOGIC;
  signal \mul_reg__0_n_86\ : STD_LOGIC;
  signal \mul_reg__0_n_87\ : STD_LOGIC;
  signal \mul_reg__0_n_88\ : STD_LOGIC;
  signal \mul_reg__0_n_89\ : STD_LOGIC;
  signal \mul_reg__0_n_90\ : STD_LOGIC;
  signal \mul_reg__0_n_91\ : STD_LOGIC;
  signal \mul_reg__0_n_92\ : STD_LOGIC;
  signal \mul_reg__0_n_93\ : STD_LOGIC;
  signal \mul_reg__0_n_94\ : STD_LOGIC;
  signal \mul_reg__0_n_95\ : STD_LOGIC;
  signal \mul_reg__0_n_96\ : STD_LOGIC;
  signal \mul_reg__0_n_97\ : STD_LOGIC;
  signal \mul_reg__0_n_98\ : STD_LOGIC;
  signal \mul_reg__0_n_99\ : STD_LOGIC;
  signal \mul_reg__1\ : STD_LOGIC_VECTOR ( 62 downto 16 );
  signal \mul_reg__2\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal mul_reg_n_100 : STD_LOGIC;
  signal mul_reg_n_101 : STD_LOGIC;
  signal mul_reg_n_102 : STD_LOGIC;
  signal mul_reg_n_103 : STD_LOGIC;
  signal mul_reg_n_104 : STD_LOGIC;
  signal mul_reg_n_105 : STD_LOGIC;
  signal mul_reg_n_58 : STD_LOGIC;
  signal mul_reg_n_59 : STD_LOGIC;
  signal mul_reg_n_60 : STD_LOGIC;
  signal mul_reg_n_61 : STD_LOGIC;
  signal mul_reg_n_62 : STD_LOGIC;
  signal mul_reg_n_63 : STD_LOGIC;
  signal mul_reg_n_64 : STD_LOGIC;
  signal mul_reg_n_65 : STD_LOGIC;
  signal mul_reg_n_66 : STD_LOGIC;
  signal mul_reg_n_67 : STD_LOGIC;
  signal mul_reg_n_68 : STD_LOGIC;
  signal mul_reg_n_69 : STD_LOGIC;
  signal mul_reg_n_70 : STD_LOGIC;
  signal mul_reg_n_71 : STD_LOGIC;
  signal mul_reg_n_72 : STD_LOGIC;
  signal mul_reg_n_73 : STD_LOGIC;
  signal mul_reg_n_74 : STD_LOGIC;
  signal mul_reg_n_75 : STD_LOGIC;
  signal mul_reg_n_76 : STD_LOGIC;
  signal mul_reg_n_77 : STD_LOGIC;
  signal mul_reg_n_78 : STD_LOGIC;
  signal mul_reg_n_79 : STD_LOGIC;
  signal mul_reg_n_80 : STD_LOGIC;
  signal mul_reg_n_81 : STD_LOGIC;
  signal mul_reg_n_82 : STD_LOGIC;
  signal mul_reg_n_83 : STD_LOGIC;
  signal mul_reg_n_84 : STD_LOGIC;
  signal mul_reg_n_85 : STD_LOGIC;
  signal mul_reg_n_86 : STD_LOGIC;
  signal mul_reg_n_87 : STD_LOGIC;
  signal mul_reg_n_88 : STD_LOGIC;
  signal mul_reg_n_89 : STD_LOGIC;
  signal mul_reg_n_90 : STD_LOGIC;
  signal mul_reg_n_91 : STD_LOGIC;
  signal mul_reg_n_92 : STD_LOGIC;
  signal mul_reg_n_93 : STD_LOGIC;
  signal mul_reg_n_94 : STD_LOGIC;
  signal mul_reg_n_95 : STD_LOGIC;
  signal mul_reg_n_96 : STD_LOGIC;
  signal mul_reg_n_97 : STD_LOGIC;
  signal mul_reg_n_98 : STD_LOGIC;
  signal mul_reg_n_99 : STD_LOGIC;
  signal \^mult_valid\ : STD_LOGIC;
  signal muxValid_d : STD_LOGIC;
  signal \^muxvalid_f\ : STD_LOGIC;
  signal muxValid_f0 : STD_LOGIC;
  signal outLayer3Valid : STD_LOGIC;
  signal \outNeuron[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[10]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[11]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[12]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[13]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[14]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[15]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[16]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[17]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[18]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[19]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[20]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[21]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[22]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[23]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[24]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[25]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[26]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[27]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[28]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[29]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_2__7_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_3__7_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_4__7_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_5__7_n_0\ : STD_LOGIC;
  signal \outNeuron[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[5]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[6]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[7]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \outNeuron[9]_i_1__7_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal raddr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal sigValid : STD_LOGIC;
  signal sum0 : STD_LOGIC;
  signal sum11_out : STD_LOGIC;
  signal \sum[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[10]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[11]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[12]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[13]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[14]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[15]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[16]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[17]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[18]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[19]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[20]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[21]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[22]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[23]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[24]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[25]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[26]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[27]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[28]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[29]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[30]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[31]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[32]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[33]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[34]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[35]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[36]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[37]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[38]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[39]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[40]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[41]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[42]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[43]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[44]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[45]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[46]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[47]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[48]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[49]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[50]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[51]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[52]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[53]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[54]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[55]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[56]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[57]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[58]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[59]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[5]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[60]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[61]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[62]_i_2__7_n_0\ : STD_LOGIC;
  signal \sum[62]_i_3__7_n_0\ : STD_LOGIC;
  signal \sum[62]_i_4__7_n_0\ : STD_LOGIC;
  signal \sum[62]_i_5__7_n_0\ : STD_LOGIC;
  signal \sum[62]_i_6__7_n_0\ : STD_LOGIC;
  signal \sum[62]_i_7_n_0\ : STD_LOGIC;
  signal \sum[63]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[63]_i_2__7_n_0\ : STD_LOGIC;
  signal \sum[63]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum[6]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[7]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[9]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum_reg_n_0_[0]\ : STD_LOGIC;
  signal \sum_reg_n_0_[10]\ : STD_LOGIC;
  signal \sum_reg_n_0_[11]\ : STD_LOGIC;
  signal \sum_reg_n_0_[12]\ : STD_LOGIC;
  signal \sum_reg_n_0_[13]\ : STD_LOGIC;
  signal \sum_reg_n_0_[14]\ : STD_LOGIC;
  signal \sum_reg_n_0_[15]\ : STD_LOGIC;
  signal \sum_reg_n_0_[1]\ : STD_LOGIC;
  signal \sum_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_reg_n_0_[48]\ : STD_LOGIC;
  signal \sum_reg_n_0_[49]\ : STD_LOGIC;
  signal \sum_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_reg_n_0_[50]\ : STD_LOGIC;
  signal \sum_reg_n_0_[51]\ : STD_LOGIC;
  signal \sum_reg_n_0_[52]\ : STD_LOGIC;
  signal \sum_reg_n_0_[53]\ : STD_LOGIC;
  signal \sum_reg_n_0_[54]\ : STD_LOGIC;
  signal \sum_reg_n_0_[55]\ : STD_LOGIC;
  signal \sum_reg_n_0_[56]\ : STD_LOGIC;
  signal \sum_reg_n_0_[57]\ : STD_LOGIC;
  signal \sum_reg_n_0_[58]\ : STD_LOGIC;
  signal \sum_reg_n_0_[59]\ : STD_LOGIC;
  signal \sum_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_reg_n_0_[60]\ : STD_LOGIC;
  signal \sum_reg_n_0_[61]\ : STD_LOGIC;
  signal \sum_reg_n_0_[62]\ : STD_LOGIC;
  signal \sum_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_reg_n_0_[7]\ : STD_LOGIC;
  signal \sum_reg_n_0_[8]\ : STD_LOGIC;
  signal \sum_reg_n_0_[9]\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal weight_valid : STD_LOGIC;
  signal \NLW_accumulateSum_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_biasSum_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul0__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_mul0__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_mul0__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul0_carry__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_mul_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_mul_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of accumulateSum_carry : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__9\ : label is 35;
  attribute ADDER_THRESHOLD of biasSum_carry : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul0 : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \mul0__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute ADDER_THRESHOLD of mul0_carry : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of mul_reg : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \outNeuron[0]_i_1__7\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \outNeuron[10]_i_1__7\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \outNeuron[11]_i_1__7\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \outNeuron[12]_i_1__7\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \outNeuron[13]_i_1__7\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \outNeuron[14]_i_1__7\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \outNeuron[15]_i_1__7\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \outNeuron[16]_i_1__7\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \outNeuron[17]_i_1__7\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \outNeuron[18]_i_1__7\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \outNeuron[19]_i_1__7\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \outNeuron[1]_i_1__7\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \outNeuron[20]_i_1__7\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \outNeuron[21]_i_1__7\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \outNeuron[22]_i_1__7\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \outNeuron[23]_i_1__7\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \outNeuron[24]_i_1__7\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \outNeuron[25]_i_1__7\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \outNeuron[26]_i_1__7\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \outNeuron[27]_i_1__7\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \outNeuron[28]_i_1__7\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \outNeuron[29]_i_1__7\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \outNeuron[2]_i_1__7\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \outNeuron[30]_i_2__7\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \outNeuron[3]_i_1__7\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \outNeuron[4]_i_1__7\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \outNeuron[5]_i_1__7\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \outNeuron[6]_i_1__7\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \outNeuron[7]_i_1__7\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \outNeuron[8]_i_1__7\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \outNeuron[9]_i_1__7\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \raddr[0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sigValid_i_1__7\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sum[62]_i_7\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sum[63]_i_3__0\ : label is "soft_lutpair174";
begin
  ADDRD(0) <= \^addrd\(0);
  RSTP <= \^rstp\;
  mult_valid <= \^mult_valid\;
  muxValid_f <= \^muxvalid_f\;
FSM_sequential_state3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFCFAAAAAAAA"
    )
        port map (
      I0 => outLayer3Valid,
      I1 => FSM_sequential_state3_reg(0),
      I2 => FSM_sequential_state3_reg(1),
      I3 => FSM_sequential_state3_reg(3),
      I4 => FSM_sequential_state3_reg(2),
      I5 => outLayer3Data,
      O => outvalid_reg_0
    );
WBram: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized7\
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      S_AXI_ACLK => S_AXI_ACLK,
      dout0(31 downto 0) => dout0(31 downto 0),
      \mul0__0\ => \^addrd\(0),
      \mul0__0_0\ => \waddr_reg_n_0_[1]\,
      raddr(1 downto 0) => raddr(1 downto 0),
      wen => wen
    );
accumulateSum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => accumulateSum_carry_n_0,
      CO(2) => accumulateSum_carry_n_1,
      CO(1) => accumulateSum_carry_n_2,
      CO(0) => accumulateSum_carry_n_3,
      CYINIT => '0',
      DI(3) => \mul_reg[3]__0_n_0\,
      DI(2) => \mul_reg[2]__0_n_0\,
      DI(1) => \mul_reg[1]__0_n_0\,
      DI(0) => \mul_reg[0]__0_n_0\,
      O(3) => accumulateSum_carry_n_4,
      O(2) => accumulateSum_carry_n_5,
      O(1) => accumulateSum_carry_n_6,
      O(0) => accumulateSum_carry_n_7,
      S(3) => \accumulateSum_carry_i_1__7_n_0\,
      S(2) => \accumulateSum_carry_i_2__7_n_0\,
      S(1) => \accumulateSum_carry_i_3__7_n_0\,
      S(0) => \accumulateSum_carry_i_4__7_n_0\
    );
\accumulateSum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => accumulateSum_carry_n_0,
      CO(3) => \accumulateSum_carry__0_n_0\,
      CO(2) => \accumulateSum_carry__0_n_1\,
      CO(1) => \accumulateSum_carry__0_n_2\,
      CO(0) => \accumulateSum_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[7]__0_n_0\,
      DI(2) => \mul_reg[6]__0_n_0\,
      DI(1) => \mul_reg[5]__0_n_0\,
      DI(0) => \mul_reg[4]__0_n_0\,
      O(3) => \accumulateSum_carry__0_n_4\,
      O(2) => \accumulateSum_carry__0_n_5\,
      O(1) => \accumulateSum_carry__0_n_6\,
      O(0) => \accumulateSum_carry__0_n_7\,
      S(3) => \accumulateSum_carry__0_i_1__7_n_0\,
      S(2) => \accumulateSum_carry__0_i_2__7_n_0\,
      S(1) => \accumulateSum_carry__0_i_3__7_n_0\,
      S(0) => \accumulateSum_carry__0_i_4__7_n_0\
    );
\accumulateSum_carry__0_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[7]__0_n_0\,
      I1 => \sum_reg_n_0_[7]\,
      O => \accumulateSum_carry__0_i_1__7_n_0\
    );
\accumulateSum_carry__0_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[6]__0_n_0\,
      I1 => \sum_reg_n_0_[6]\,
      O => \accumulateSum_carry__0_i_2__7_n_0\
    );
\accumulateSum_carry__0_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[5]__0_n_0\,
      I1 => \sum_reg_n_0_[5]\,
      O => \accumulateSum_carry__0_i_3__7_n_0\
    );
\accumulateSum_carry__0_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[4]__0_n_0\,
      I1 => \sum_reg_n_0_[4]\,
      O => \accumulateSum_carry__0_i_4__7_n_0\
    );
\accumulateSum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__0_n_0\,
      CO(3) => \accumulateSum_carry__1_n_0\,
      CO(2) => \accumulateSum_carry__1_n_1\,
      CO(1) => \accumulateSum_carry__1_n_2\,
      CO(0) => \accumulateSum_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[11]__0_n_0\,
      DI(2) => \mul_reg[10]__0_n_0\,
      DI(1) => \mul_reg[9]__0_n_0\,
      DI(0) => \mul_reg[8]__0_n_0\,
      O(3) => \accumulateSum_carry__1_n_4\,
      O(2) => \accumulateSum_carry__1_n_5\,
      O(1) => \accumulateSum_carry__1_n_6\,
      O(0) => \accumulateSum_carry__1_n_7\,
      S(3) => \accumulateSum_carry__1_i_1__7_n_0\,
      S(2) => \accumulateSum_carry__1_i_2__7_n_0\,
      S(1) => \accumulateSum_carry__1_i_3__7_n_0\,
      S(0) => \accumulateSum_carry__1_i_4__7_n_0\
    );
\accumulateSum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__9_n_0\,
      CO(3) => \accumulateSum_carry__10_n_0\,
      CO(2) => \accumulateSum_carry__10_n_1\,
      CO(1) => \accumulateSum_carry__10_n_2\,
      CO(0) => \accumulateSum_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(47 downto 44),
      O(3) => \accumulateSum_carry__10_n_4\,
      O(2) => \accumulateSum_carry__10_n_5\,
      O(1) => \accumulateSum_carry__10_n_6\,
      O(0) => \accumulateSum_carry__10_n_7\,
      S(3) => \accumulateSum_carry__10_i_1__7_n_0\,
      S(2) => \accumulateSum_carry__10_i_2__7_n_0\,
      S(1) => \accumulateSum_carry__10_i_3__7_n_0\,
      S(0) => \accumulateSum_carry__10_i_4__7_n_0\
    );
\accumulateSum_carry__10_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(47),
      I1 => \p_2_in__0\(31),
      O => \accumulateSum_carry__10_i_1__7_n_0\
    );
\accumulateSum_carry__10_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(46),
      I1 => \p_2_in__0\(30),
      O => \accumulateSum_carry__10_i_2__7_n_0\
    );
\accumulateSum_carry__10_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(45),
      I1 => \p_2_in__0\(29),
      O => \accumulateSum_carry__10_i_3__7_n_0\
    );
\accumulateSum_carry__10_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(44),
      I1 => \p_2_in__0\(28),
      O => \accumulateSum_carry__10_i_4__7_n_0\
    );
\accumulateSum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__10_n_0\,
      CO(3) => \accumulateSum_carry__11_n_0\,
      CO(2) => \accumulateSum_carry__11_n_1\,
      CO(1) => \accumulateSum_carry__11_n_2\,
      CO(0) => \accumulateSum_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(51 downto 48),
      O(3) => \accumulateSum_carry__11_n_4\,
      O(2) => \accumulateSum_carry__11_n_5\,
      O(1) => \accumulateSum_carry__11_n_6\,
      O(0) => \accumulateSum_carry__11_n_7\,
      S(3) => \accumulateSum_carry__11_i_1__7_n_0\,
      S(2) => \accumulateSum_carry__11_i_2__7_n_0\,
      S(1) => \accumulateSum_carry__11_i_3__7_n_0\,
      S(0) => \accumulateSum_carry__11_i_4__7_n_0\
    );
\accumulateSum_carry__11_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(51),
      I1 => \sum_reg_n_0_[51]\,
      O => \accumulateSum_carry__11_i_1__7_n_0\
    );
\accumulateSum_carry__11_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(50),
      I1 => \sum_reg_n_0_[50]\,
      O => \accumulateSum_carry__11_i_2__7_n_0\
    );
\accumulateSum_carry__11_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(49),
      I1 => \sum_reg_n_0_[49]\,
      O => \accumulateSum_carry__11_i_3__7_n_0\
    );
\accumulateSum_carry__11_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(48),
      I1 => \sum_reg_n_0_[48]\,
      O => \accumulateSum_carry__11_i_4__7_n_0\
    );
\accumulateSum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__11_n_0\,
      CO(3) => \accumulateSum_carry__12_n_0\,
      CO(2) => \accumulateSum_carry__12_n_1\,
      CO(1) => \accumulateSum_carry__12_n_2\,
      CO(0) => \accumulateSum_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(55 downto 52),
      O(3) => \accumulateSum_carry__12_n_4\,
      O(2) => \accumulateSum_carry__12_n_5\,
      O(1) => \accumulateSum_carry__12_n_6\,
      O(0) => \accumulateSum_carry__12_n_7\,
      S(3) => \accumulateSum_carry__12_i_1__7_n_0\,
      S(2) => \accumulateSum_carry__12_i_2__7_n_0\,
      S(1) => \accumulateSum_carry__12_i_3__7_n_0\,
      S(0) => \accumulateSum_carry__12_i_4__7_n_0\
    );
\accumulateSum_carry__12_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(55),
      I1 => \sum_reg_n_0_[55]\,
      O => \accumulateSum_carry__12_i_1__7_n_0\
    );
\accumulateSum_carry__12_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(54),
      I1 => \sum_reg_n_0_[54]\,
      O => \accumulateSum_carry__12_i_2__7_n_0\
    );
\accumulateSum_carry__12_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(53),
      I1 => \sum_reg_n_0_[53]\,
      O => \accumulateSum_carry__12_i_3__7_n_0\
    );
\accumulateSum_carry__12_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(52),
      I1 => \sum_reg_n_0_[52]\,
      O => \accumulateSum_carry__12_i_4__7_n_0\
    );
\accumulateSum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__12_n_0\,
      CO(3) => \accumulateSum_carry__13_n_0\,
      CO(2) => \accumulateSum_carry__13_n_1\,
      CO(1) => \accumulateSum_carry__13_n_2\,
      CO(0) => \accumulateSum_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(59 downto 56),
      O(3) => \accumulateSum_carry__13_n_4\,
      O(2) => \accumulateSum_carry__13_n_5\,
      O(1) => \accumulateSum_carry__13_n_6\,
      O(0) => \accumulateSum_carry__13_n_7\,
      S(3) => \accumulateSum_carry__13_i_1__7_n_0\,
      S(2) => \accumulateSum_carry__13_i_2__7_n_0\,
      S(1) => \accumulateSum_carry__13_i_3__7_n_0\,
      S(0) => \accumulateSum_carry__13_i_4__7_n_0\
    );
\accumulateSum_carry__13_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(59),
      I1 => \sum_reg_n_0_[59]\,
      O => \accumulateSum_carry__13_i_1__7_n_0\
    );
\accumulateSum_carry__13_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(58),
      I1 => \sum_reg_n_0_[58]\,
      O => \accumulateSum_carry__13_i_2__7_n_0\
    );
\accumulateSum_carry__13_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(57),
      I1 => \sum_reg_n_0_[57]\,
      O => \accumulateSum_carry__13_i_3__7_n_0\
    );
\accumulateSum_carry__13_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(56),
      I1 => \sum_reg_n_0_[56]\,
      O => \accumulateSum_carry__13_i_4__7_n_0\
    );
\accumulateSum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__13_n_0\,
      CO(3) => \NLW_accumulateSum_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \accumulateSum_carry__14_n_1\,
      CO(1) => \accumulateSum_carry__14_n_2\,
      CO(0) => \accumulateSum_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \mul_reg__1\(62 downto 60),
      O(3) => p_4_in,
      O(2) => \accumulateSum_carry__14_n_5\,
      O(1) => \accumulateSum_carry__14_n_6\,
      O(0) => \accumulateSum_carry__14_n_7\,
      S(3) => \accumulateSum_carry__14_i_1__7_n_0\,
      S(2) => \accumulateSum_carry__14_i_2__7_n_0\,
      S(1) => \accumulateSum_carry__14_i_3__7_n_0\,
      S(0) => \accumulateSum_carry__14_i_4__7_n_0\
    );
\accumulateSum_carry__14_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in,
      I1 => p_0_in,
      O => \accumulateSum_carry__14_i_1__7_n_0\
    );
\accumulateSum_carry__14_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(62),
      I1 => \sum_reg_n_0_[62]\,
      O => \accumulateSum_carry__14_i_2__7_n_0\
    );
\accumulateSum_carry__14_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(61),
      I1 => \sum_reg_n_0_[61]\,
      O => \accumulateSum_carry__14_i_3__7_n_0\
    );
\accumulateSum_carry__14_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(60),
      I1 => \sum_reg_n_0_[60]\,
      O => \accumulateSum_carry__14_i_4__7_n_0\
    );
\accumulateSum_carry__1_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[11]__0_n_0\,
      I1 => \sum_reg_n_0_[11]\,
      O => \accumulateSum_carry__1_i_1__7_n_0\
    );
\accumulateSum_carry__1_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[10]__0_n_0\,
      I1 => \sum_reg_n_0_[10]\,
      O => \accumulateSum_carry__1_i_2__7_n_0\
    );
\accumulateSum_carry__1_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[9]__0_n_0\,
      I1 => \sum_reg_n_0_[9]\,
      O => \accumulateSum_carry__1_i_3__7_n_0\
    );
\accumulateSum_carry__1_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[8]__0_n_0\,
      I1 => \sum_reg_n_0_[8]\,
      O => \accumulateSum_carry__1_i_4__7_n_0\
    );
\accumulateSum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__1_n_0\,
      CO(3) => \accumulateSum_carry__2_n_0\,
      CO(2) => \accumulateSum_carry__2_n_1\,
      CO(1) => \accumulateSum_carry__2_n_2\,
      CO(0) => \accumulateSum_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[15]__0_n_0\,
      DI(2) => \mul_reg[14]__0_n_0\,
      DI(1) => \mul_reg[13]__0_n_0\,
      DI(0) => \mul_reg[12]__0_n_0\,
      O(3) => \accumulateSum_carry__2_n_4\,
      O(2) => \accumulateSum_carry__2_n_5\,
      O(1) => \accumulateSum_carry__2_n_6\,
      O(0) => \accumulateSum_carry__2_n_7\,
      S(3) => \accumulateSum_carry__2_i_1__7_n_0\,
      S(2) => \accumulateSum_carry__2_i_2__7_n_0\,
      S(1) => \accumulateSum_carry__2_i_3__7_n_0\,
      S(0) => \accumulateSum_carry__2_i_4__7_n_0\
    );
\accumulateSum_carry__2_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[15]__0_n_0\,
      I1 => \sum_reg_n_0_[15]\,
      O => \accumulateSum_carry__2_i_1__7_n_0\
    );
\accumulateSum_carry__2_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[14]__0_n_0\,
      I1 => \sum_reg_n_0_[14]\,
      O => \accumulateSum_carry__2_i_2__7_n_0\
    );
\accumulateSum_carry__2_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[13]__0_n_0\,
      I1 => \sum_reg_n_0_[13]\,
      O => \accumulateSum_carry__2_i_3__7_n_0\
    );
\accumulateSum_carry__2_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[12]__0_n_0\,
      I1 => \sum_reg_n_0_[12]\,
      O => \accumulateSum_carry__2_i_4__7_n_0\
    );
\accumulateSum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__2_n_0\,
      CO(3) => \accumulateSum_carry__3_n_0\,
      CO(2) => \accumulateSum_carry__3_n_1\,
      CO(1) => \accumulateSum_carry__3_n_2\,
      CO(0) => \accumulateSum_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(19 downto 16),
      O(3) => \accumulateSum_carry__3_n_4\,
      O(2) => \accumulateSum_carry__3_n_5\,
      O(1) => \accumulateSum_carry__3_n_6\,
      O(0) => \accumulateSum_carry__3_n_7\,
      S(3) => \accumulateSum_carry__3_i_1__7_n_0\,
      S(2) => \accumulateSum_carry__3_i_2__7_n_0\,
      S(1) => \accumulateSum_carry__3_i_3__7_n_0\,
      S(0) => \accumulateSum_carry__3_i_4__7_n_0\
    );
\accumulateSum_carry__3_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(19),
      I1 => \p_2_in__0\(3),
      O => \accumulateSum_carry__3_i_1__7_n_0\
    );
\accumulateSum_carry__3_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(18),
      I1 => \p_2_in__0\(2),
      O => \accumulateSum_carry__3_i_2__7_n_0\
    );
\accumulateSum_carry__3_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(17),
      I1 => \p_2_in__0\(1),
      O => \accumulateSum_carry__3_i_3__7_n_0\
    );
\accumulateSum_carry__3_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(16),
      I1 => \p_2_in__0\(0),
      O => \accumulateSum_carry__3_i_4__7_n_0\
    );
\accumulateSum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__3_n_0\,
      CO(3) => \accumulateSum_carry__4_n_0\,
      CO(2) => \accumulateSum_carry__4_n_1\,
      CO(1) => \accumulateSum_carry__4_n_2\,
      CO(0) => \accumulateSum_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(23 downto 20),
      O(3) => \accumulateSum_carry__4_n_4\,
      O(2) => \accumulateSum_carry__4_n_5\,
      O(1) => \accumulateSum_carry__4_n_6\,
      O(0) => \accumulateSum_carry__4_n_7\,
      S(3) => \accumulateSum_carry__4_i_1__7_n_0\,
      S(2) => \accumulateSum_carry__4_i_2__7_n_0\,
      S(1) => \accumulateSum_carry__4_i_3__7_n_0\,
      S(0) => \accumulateSum_carry__4_i_4__7_n_0\
    );
\accumulateSum_carry__4_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(23),
      I1 => \p_2_in__0\(7),
      O => \accumulateSum_carry__4_i_1__7_n_0\
    );
\accumulateSum_carry__4_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(22),
      I1 => \p_2_in__0\(6),
      O => \accumulateSum_carry__4_i_2__7_n_0\
    );
\accumulateSum_carry__4_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(21),
      I1 => \p_2_in__0\(5),
      O => \accumulateSum_carry__4_i_3__7_n_0\
    );
\accumulateSum_carry__4_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(20),
      I1 => \p_2_in__0\(4),
      O => \accumulateSum_carry__4_i_4__7_n_0\
    );
\accumulateSum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__4_n_0\,
      CO(3) => \accumulateSum_carry__5_n_0\,
      CO(2) => \accumulateSum_carry__5_n_1\,
      CO(1) => \accumulateSum_carry__5_n_2\,
      CO(0) => \accumulateSum_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(27 downto 24),
      O(3) => \accumulateSum_carry__5_n_4\,
      O(2) => \accumulateSum_carry__5_n_5\,
      O(1) => \accumulateSum_carry__5_n_6\,
      O(0) => \accumulateSum_carry__5_n_7\,
      S(3) => \accumulateSum_carry__5_i_1__7_n_0\,
      S(2) => \accumulateSum_carry__5_i_2__7_n_0\,
      S(1) => \accumulateSum_carry__5_i_3__7_n_0\,
      S(0) => \accumulateSum_carry__5_i_4__7_n_0\
    );
\accumulateSum_carry__5_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(27),
      I1 => \p_2_in__0\(11),
      O => \accumulateSum_carry__5_i_1__7_n_0\
    );
\accumulateSum_carry__5_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(26),
      I1 => \p_2_in__0\(10),
      O => \accumulateSum_carry__5_i_2__7_n_0\
    );
\accumulateSum_carry__5_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(25),
      I1 => \p_2_in__0\(9),
      O => \accumulateSum_carry__5_i_3__7_n_0\
    );
\accumulateSum_carry__5_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(24),
      I1 => \p_2_in__0\(8),
      O => \accumulateSum_carry__5_i_4__7_n_0\
    );
\accumulateSum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__5_n_0\,
      CO(3) => \accumulateSum_carry__6_n_0\,
      CO(2) => \accumulateSum_carry__6_n_1\,
      CO(1) => \accumulateSum_carry__6_n_2\,
      CO(0) => \accumulateSum_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(31 downto 28),
      O(3) => \accumulateSum_carry__6_n_4\,
      O(2) => \accumulateSum_carry__6_n_5\,
      O(1) => \accumulateSum_carry__6_n_6\,
      O(0) => \accumulateSum_carry__6_n_7\,
      S(3) => \accumulateSum_carry__6_i_1__7_n_0\,
      S(2) => \accumulateSum_carry__6_i_2__7_n_0\,
      S(1) => \accumulateSum_carry__6_i_3__7_n_0\,
      S(0) => \accumulateSum_carry__6_i_4__7_n_0\
    );
\accumulateSum_carry__6_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(31),
      I1 => \p_2_in__0\(15),
      O => \accumulateSum_carry__6_i_1__7_n_0\
    );
\accumulateSum_carry__6_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(30),
      I1 => \p_2_in__0\(14),
      O => \accumulateSum_carry__6_i_2__7_n_0\
    );
\accumulateSum_carry__6_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(29),
      I1 => \p_2_in__0\(13),
      O => \accumulateSum_carry__6_i_3__7_n_0\
    );
\accumulateSum_carry__6_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(28),
      I1 => \p_2_in__0\(12),
      O => \accumulateSum_carry__6_i_4__7_n_0\
    );
\accumulateSum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__6_n_0\,
      CO(3) => \accumulateSum_carry__7_n_0\,
      CO(2) => \accumulateSum_carry__7_n_1\,
      CO(1) => \accumulateSum_carry__7_n_2\,
      CO(0) => \accumulateSum_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(35 downto 32),
      O(3) => \accumulateSum_carry__7_n_4\,
      O(2) => \accumulateSum_carry__7_n_5\,
      O(1) => \accumulateSum_carry__7_n_6\,
      O(0) => \accumulateSum_carry__7_n_7\,
      S(3) => \accumulateSum_carry__7_i_1__7_n_0\,
      S(2) => \accumulateSum_carry__7_i_2__7_n_0\,
      S(1) => \accumulateSum_carry__7_i_3__7_n_0\,
      S(0) => \accumulateSum_carry__7_i_4__7_n_0\
    );
\accumulateSum_carry__7_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(35),
      I1 => \p_2_in__0\(19),
      O => \accumulateSum_carry__7_i_1__7_n_0\
    );
\accumulateSum_carry__7_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(34),
      I1 => \p_2_in__0\(18),
      O => \accumulateSum_carry__7_i_2__7_n_0\
    );
\accumulateSum_carry__7_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(33),
      I1 => \p_2_in__0\(17),
      O => \accumulateSum_carry__7_i_3__7_n_0\
    );
\accumulateSum_carry__7_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(32),
      I1 => \p_2_in__0\(16),
      O => \accumulateSum_carry__7_i_4__7_n_0\
    );
\accumulateSum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__7_n_0\,
      CO(3) => \accumulateSum_carry__8_n_0\,
      CO(2) => \accumulateSum_carry__8_n_1\,
      CO(1) => \accumulateSum_carry__8_n_2\,
      CO(0) => \accumulateSum_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(39 downto 36),
      O(3) => \accumulateSum_carry__8_n_4\,
      O(2) => \accumulateSum_carry__8_n_5\,
      O(1) => \accumulateSum_carry__8_n_6\,
      O(0) => \accumulateSum_carry__8_n_7\,
      S(3) => \accumulateSum_carry__8_i_1__7_n_0\,
      S(2) => \accumulateSum_carry__8_i_2__7_n_0\,
      S(1) => \accumulateSum_carry__8_i_3__7_n_0\,
      S(0) => \accumulateSum_carry__8_i_4__7_n_0\
    );
\accumulateSum_carry__8_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(39),
      I1 => \p_2_in__0\(23),
      O => \accumulateSum_carry__8_i_1__7_n_0\
    );
\accumulateSum_carry__8_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(38),
      I1 => \p_2_in__0\(22),
      O => \accumulateSum_carry__8_i_2__7_n_0\
    );
\accumulateSum_carry__8_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(37),
      I1 => \p_2_in__0\(21),
      O => \accumulateSum_carry__8_i_3__7_n_0\
    );
\accumulateSum_carry__8_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(36),
      I1 => \p_2_in__0\(20),
      O => \accumulateSum_carry__8_i_4__7_n_0\
    );
\accumulateSum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__8_n_0\,
      CO(3) => \accumulateSum_carry__9_n_0\,
      CO(2) => \accumulateSum_carry__9_n_1\,
      CO(1) => \accumulateSum_carry__9_n_2\,
      CO(0) => \accumulateSum_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__1\(43 downto 40),
      O(3) => \accumulateSum_carry__9_n_4\,
      O(2) => \accumulateSum_carry__9_n_5\,
      O(1) => \accumulateSum_carry__9_n_6\,
      O(0) => \accumulateSum_carry__9_n_7\,
      S(3) => \accumulateSum_carry__9_i_1__7_n_0\,
      S(2) => \accumulateSum_carry__9_i_2__7_n_0\,
      S(1) => \accumulateSum_carry__9_i_3__7_n_0\,
      S(0) => \accumulateSum_carry__9_i_4__7_n_0\
    );
\accumulateSum_carry__9_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(43),
      I1 => \p_2_in__0\(27),
      O => \accumulateSum_carry__9_i_1__7_n_0\
    );
\accumulateSum_carry__9_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(42),
      I1 => \p_2_in__0\(26),
      O => \accumulateSum_carry__9_i_2__7_n_0\
    );
\accumulateSum_carry__9_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(41),
      I1 => \p_2_in__0\(25),
      O => \accumulateSum_carry__9_i_3__7_n_0\
    );
\accumulateSum_carry__9_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(40),
      I1 => \p_2_in__0\(24),
      O => \accumulateSum_carry__9_i_4__7_n_0\
    );
\accumulateSum_carry_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[3]__0_n_0\,
      I1 => \sum_reg_n_0_[3]\,
      O => \accumulateSum_carry_i_1__7_n_0\
    );
\accumulateSum_carry_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[2]__0_n_0\,
      I1 => \sum_reg_n_0_[2]\,
      O => \accumulateSum_carry_i_2__7_n_0\
    );
\accumulateSum_carry_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[1]__0_n_0\,
      I1 => \sum_reg_n_0_[1]\,
      O => \accumulateSum_carry_i_3__7_n_0\
    );
\accumulateSum_carry_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[0]__0_n_0\,
      I1 => \sum_reg_n_0_[0]\,
      O => \accumulateSum_carry_i_4__7_n_0\
    );
biasSum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => biasSum_carry_n_0,
      CO(2) => biasSum_carry_n_1,
      CO(1) => biasSum_carry_n_2,
      CO(0) => biasSum_carry_n_3,
      CYINIT => '0',
      DI(3) => p_1_in,
      DI(2) => p_1_in,
      DI(1) => p_1_in,
      DI(0) => p_1_in,
      O(3) => biasSum_carry_n_4,
      O(2) => biasSum_carry_n_5,
      O(1) => biasSum_carry_n_6,
      O(0) => biasSum_carry_n_7,
      S(3) => \biasSum_carry_i_1__7_n_0\,
      S(2) => \biasSum_carry_i_2__7_n_0\,
      S(1) => \biasSum_carry_i_3__7_n_0\,
      S(0) => \biasSum_carry_i_4__7_n_0\
    );
\biasSum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => biasSum_carry_n_0,
      CO(3) => \biasSum_carry__0_n_0\,
      CO(2) => \biasSum_carry__0_n_1\,
      CO(1) => \biasSum_carry__0_n_2\,
      CO(0) => \biasSum_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in,
      DI(2) => p_1_in,
      DI(1) => p_1_in,
      DI(0) => p_1_in,
      O(3) => \biasSum_carry__0_n_4\,
      O(2) => \biasSum_carry__0_n_5\,
      O(1) => \biasSum_carry__0_n_6\,
      O(0) => \biasSum_carry__0_n_7\,
      S(3) => \biasSum_carry__0_i_1__7_n_0\,
      S(2) => \biasSum_carry__0_i_2__7_n_0\,
      S(1) => \biasSum_carry__0_i_3__7_n_0\,
      S(0) => \biasSum_carry__0_i_4__7_n_0\
    );
\biasSum_carry__0_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[7]\,
      O => \biasSum_carry__0_i_1__7_n_0\
    );
\biasSum_carry__0_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[6]\,
      O => \biasSum_carry__0_i_2__7_n_0\
    );
\biasSum_carry__0_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[5]\,
      O => \biasSum_carry__0_i_3__7_n_0\
    );
\biasSum_carry__0_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[4]\,
      O => \biasSum_carry__0_i_4__7_n_0\
    );
\biasSum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__0_n_0\,
      CO(3) => \biasSum_carry__1_n_0\,
      CO(2) => \biasSum_carry__1_n_1\,
      CO(1) => \biasSum_carry__1_n_2\,
      CO(0) => \biasSum_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in,
      DI(2) => p_1_in,
      DI(1) => p_1_in,
      DI(0) => p_1_in,
      O(3) => \biasSum_carry__1_n_4\,
      O(2) => \biasSum_carry__1_n_5\,
      O(1) => \biasSum_carry__1_n_6\,
      O(0) => \biasSum_carry__1_n_7\,
      S(3) => \biasSum_carry__1_i_1__7_n_0\,
      S(2) => \biasSum_carry__1_i_2__7_n_0\,
      S(1) => \biasSum_carry__1_i_3__7_n_0\,
      S(0) => \biasSum_carry__1_i_4__7_n_0\
    );
\biasSum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__9_n_0\,
      CO(3) => \biasSum_carry__10_n_0\,
      CO(2) => \biasSum_carry__10_n_1\,
      CO(1) => \biasSum_carry__10_n_2\,
      CO(0) => \biasSum_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in,
      DI(2) => \bias_reg_n_0_[46]\,
      DI(1) => \bias_reg_n_0_[45]\,
      DI(0) => \bias_reg_n_0_[44]\,
      O(3) => \biasSum_carry__10_n_4\,
      O(2) => \biasSum_carry__10_n_5\,
      O(1) => \biasSum_carry__10_n_6\,
      O(0) => \biasSum_carry__10_n_7\,
      S(3) => \biasSum_carry__10_i_1__7_n_0\,
      S(2) => \biasSum_carry__10_i_2__7_n_0\,
      S(1) => \biasSum_carry__10_i_3__7_n_0\,
      S(0) => \biasSum_carry__10_i_4__7_n_0\
    );
\biasSum_carry__10_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \p_2_in__0\(31),
      O => \biasSum_carry__10_i_1__7_n_0\
    );
\biasSum_carry__10_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[46]\,
      I1 => \p_2_in__0\(30),
      O => \biasSum_carry__10_i_2__7_n_0\
    );
\biasSum_carry__10_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[45]\,
      I1 => \p_2_in__0\(29),
      O => \biasSum_carry__10_i_3__7_n_0\
    );
\biasSum_carry__10_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[44]\,
      I1 => \p_2_in__0\(28),
      O => \biasSum_carry__10_i_4__7_n_0\
    );
\biasSum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__10_n_0\,
      CO(3) => \biasSum_carry__11_n_0\,
      CO(2) => \biasSum_carry__11_n_1\,
      CO(1) => \biasSum_carry__11_n_2\,
      CO(0) => \biasSum_carry__11_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in,
      DI(2) => p_1_in,
      DI(1) => p_1_in,
      DI(0) => p_1_in,
      O(3) => \biasSum_carry__11_n_4\,
      O(2) => \biasSum_carry__11_n_5\,
      O(1) => \biasSum_carry__11_n_6\,
      O(0) => \biasSum_carry__11_n_7\,
      S(3) => \biasSum_carry__11_i_1__7_n_0\,
      S(2) => \biasSum_carry__11_i_2__7_n_0\,
      S(1) => \biasSum_carry__11_i_3__7_n_0\,
      S(0) => \biasSum_carry__11_i_4__7_n_0\
    );
\biasSum_carry__11_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[51]\,
      O => \biasSum_carry__11_i_1__7_n_0\
    );
\biasSum_carry__11_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[50]\,
      O => \biasSum_carry__11_i_2__7_n_0\
    );
\biasSum_carry__11_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[49]\,
      O => \biasSum_carry__11_i_3__7_n_0\
    );
\biasSum_carry__11_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[48]\,
      O => \biasSum_carry__11_i_4__7_n_0\
    );
\biasSum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__11_n_0\,
      CO(3) => \biasSum_carry__12_n_0\,
      CO(2) => \biasSum_carry__12_n_1\,
      CO(1) => \biasSum_carry__12_n_2\,
      CO(0) => \biasSum_carry__12_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in,
      DI(2) => p_1_in,
      DI(1) => p_1_in,
      DI(0) => p_1_in,
      O(3) => \biasSum_carry__12_n_4\,
      O(2) => \biasSum_carry__12_n_5\,
      O(1) => \biasSum_carry__12_n_6\,
      O(0) => \biasSum_carry__12_n_7\,
      S(3) => \biasSum_carry__12_i_1__7_n_0\,
      S(2) => \biasSum_carry__12_i_2__7_n_0\,
      S(1) => \biasSum_carry__12_i_3__7_n_0\,
      S(0) => \biasSum_carry__12_i_4__7_n_0\
    );
\biasSum_carry__12_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[55]\,
      O => \biasSum_carry__12_i_1__7_n_0\
    );
\biasSum_carry__12_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[54]\,
      O => \biasSum_carry__12_i_2__7_n_0\
    );
\biasSum_carry__12_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[53]\,
      O => \biasSum_carry__12_i_3__7_n_0\
    );
\biasSum_carry__12_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[52]\,
      O => \biasSum_carry__12_i_4__7_n_0\
    );
\biasSum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__12_n_0\,
      CO(3) => \biasSum_carry__13_n_0\,
      CO(2) => \biasSum_carry__13_n_1\,
      CO(1) => \biasSum_carry__13_n_2\,
      CO(0) => \biasSum_carry__13_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in,
      DI(2) => p_1_in,
      DI(1) => p_1_in,
      DI(0) => p_1_in,
      O(3) => \biasSum_carry__13_n_4\,
      O(2) => \biasSum_carry__13_n_5\,
      O(1) => \biasSum_carry__13_n_6\,
      O(0) => \biasSum_carry__13_n_7\,
      S(3) => \biasSum_carry__13_i_1__7_n_0\,
      S(2) => \biasSum_carry__13_i_2__7_n_0\,
      S(1) => \biasSum_carry__13_i_3__7_n_0\,
      S(0) => \biasSum_carry__13_i_4__7_n_0\
    );
\biasSum_carry__13_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[59]\,
      O => \biasSum_carry__13_i_1__7_n_0\
    );
\biasSum_carry__13_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[58]\,
      O => \biasSum_carry__13_i_2__7_n_0\
    );
\biasSum_carry__13_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[57]\,
      O => \biasSum_carry__13_i_3__7_n_0\
    );
\biasSum_carry__13_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[56]\,
      O => \biasSum_carry__13_i_4__7_n_0\
    );
\biasSum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__13_n_0\,
      CO(3) => \NLW_biasSum_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \biasSum_carry__14_n_1\,
      CO(1) => \biasSum_carry__14_n_2\,
      CO(0) => \biasSum_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_1_in,
      DI(1) => p_1_in,
      DI(0) => p_1_in,
      O(3) => p_2_in,
      O(2) => \biasSum_carry__14_n_5\,
      O(1) => \biasSum_carry__14_n_6\,
      O(0) => \biasSum_carry__14_n_7\,
      S(3) => \biasSum_carry__14_i_1__7_n_0\,
      S(2) => \biasSum_carry__14_i_2__7_n_0\,
      S(1) => \biasSum_carry__14_i_3__7_n_0\,
      S(0) => \biasSum_carry__14_i_4__7_n_0\
    );
\biasSum_carry__14_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in,
      O => \biasSum_carry__14_i_1__7_n_0\
    );
\biasSum_carry__14_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[62]\,
      O => \biasSum_carry__14_i_2__7_n_0\
    );
\biasSum_carry__14_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[61]\,
      O => \biasSum_carry__14_i_3__7_n_0\
    );
\biasSum_carry__14_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[60]\,
      O => \biasSum_carry__14_i_4__7_n_0\
    );
\biasSum_carry__1_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[11]\,
      O => \biasSum_carry__1_i_1__7_n_0\
    );
\biasSum_carry__1_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[10]\,
      O => \biasSum_carry__1_i_2__7_n_0\
    );
\biasSum_carry__1_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[9]\,
      O => \biasSum_carry__1_i_3__7_n_0\
    );
\biasSum_carry__1_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[8]\,
      O => \biasSum_carry__1_i_4__7_n_0\
    );
\biasSum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__1_n_0\,
      CO(3) => \biasSum_carry__2_n_0\,
      CO(2) => \biasSum_carry__2_n_1\,
      CO(1) => \biasSum_carry__2_n_2\,
      CO(0) => \biasSum_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in,
      DI(2) => p_1_in,
      DI(1) => p_1_in,
      DI(0) => p_1_in,
      O(3) => \biasSum_carry__2_n_4\,
      O(2) => \biasSum_carry__2_n_5\,
      O(1) => \biasSum_carry__2_n_6\,
      O(0) => \biasSum_carry__2_n_7\,
      S(3) => \biasSum_carry__2_i_1__7_n_0\,
      S(2) => \biasSum_carry__2_i_2__7_n_0\,
      S(1) => \biasSum_carry__2_i_3__7_n_0\,
      S(0) => \biasSum_carry__2_i_4__7_n_0\
    );
\biasSum_carry__2_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[15]\,
      O => \biasSum_carry__2_i_1__7_n_0\
    );
\biasSum_carry__2_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[14]\,
      O => \biasSum_carry__2_i_2__7_n_0\
    );
\biasSum_carry__2_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[13]\,
      O => \biasSum_carry__2_i_3__7_n_0\
    );
\biasSum_carry__2_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[12]\,
      O => \biasSum_carry__2_i_4__7_n_0\
    );
\biasSum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__2_n_0\,
      CO(3) => \biasSum_carry__3_n_0\,
      CO(2) => \biasSum_carry__3_n_1\,
      CO(1) => \biasSum_carry__3_n_2\,
      CO(0) => \biasSum_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[19]\,
      DI(2) => \bias_reg_n_0_[18]\,
      DI(1) => \bias_reg_n_0_[17]\,
      DI(0) => \bias_reg_n_0_[16]\,
      O(3) => \biasSum_carry__3_n_4\,
      O(2) => \biasSum_carry__3_n_5\,
      O(1) => \biasSum_carry__3_n_6\,
      O(0) => \biasSum_carry__3_n_7\,
      S(3) => \biasSum_carry__3_i_1__7_n_0\,
      S(2) => \biasSum_carry__3_i_2__7_n_0\,
      S(1) => \biasSum_carry__3_i_3__7_n_0\,
      S(0) => \biasSum_carry__3_i_4__7_n_0\
    );
\biasSum_carry__3_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[19]\,
      I1 => \p_2_in__0\(3),
      O => \biasSum_carry__3_i_1__7_n_0\
    );
\biasSum_carry__3_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[18]\,
      I1 => \p_2_in__0\(2),
      O => \biasSum_carry__3_i_2__7_n_0\
    );
\biasSum_carry__3_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[17]\,
      I1 => \p_2_in__0\(1),
      O => \biasSum_carry__3_i_3__7_n_0\
    );
\biasSum_carry__3_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[16]\,
      I1 => \p_2_in__0\(0),
      O => \biasSum_carry__3_i_4__7_n_0\
    );
\biasSum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__3_n_0\,
      CO(3) => \biasSum_carry__4_n_0\,
      CO(2) => \biasSum_carry__4_n_1\,
      CO(1) => \biasSum_carry__4_n_2\,
      CO(0) => \biasSum_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[23]\,
      DI(2) => \bias_reg_n_0_[22]\,
      DI(1) => \bias_reg_n_0_[21]\,
      DI(0) => \bias_reg_n_0_[20]\,
      O(3) => \biasSum_carry__4_n_4\,
      O(2) => \biasSum_carry__4_n_5\,
      O(1) => \biasSum_carry__4_n_6\,
      O(0) => \biasSum_carry__4_n_7\,
      S(3) => \biasSum_carry__4_i_1__7_n_0\,
      S(2) => \biasSum_carry__4_i_2__7_n_0\,
      S(1) => \biasSum_carry__4_i_3__7_n_0\,
      S(0) => \biasSum_carry__4_i_4__7_n_0\
    );
\biasSum_carry__4_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[23]\,
      I1 => \p_2_in__0\(7),
      O => \biasSum_carry__4_i_1__7_n_0\
    );
\biasSum_carry__4_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[22]\,
      I1 => \p_2_in__0\(6),
      O => \biasSum_carry__4_i_2__7_n_0\
    );
\biasSum_carry__4_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[21]\,
      I1 => \p_2_in__0\(5),
      O => \biasSum_carry__4_i_3__7_n_0\
    );
\biasSum_carry__4_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[20]\,
      I1 => \p_2_in__0\(4),
      O => \biasSum_carry__4_i_4__7_n_0\
    );
\biasSum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__4_n_0\,
      CO(3) => \biasSum_carry__5_n_0\,
      CO(2) => \biasSum_carry__5_n_1\,
      CO(1) => \biasSum_carry__5_n_2\,
      CO(0) => \biasSum_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[27]\,
      DI(2) => \bias_reg_n_0_[26]\,
      DI(1) => \bias_reg_n_0_[25]\,
      DI(0) => \bias_reg_n_0_[24]\,
      O(3) => \biasSum_carry__5_n_4\,
      O(2) => \biasSum_carry__5_n_5\,
      O(1) => \biasSum_carry__5_n_6\,
      O(0) => \biasSum_carry__5_n_7\,
      S(3) => \biasSum_carry__5_i_1__7_n_0\,
      S(2) => \biasSum_carry__5_i_2__7_n_0\,
      S(1) => \biasSum_carry__5_i_3__7_n_0\,
      S(0) => \biasSum_carry__5_i_4__7_n_0\
    );
\biasSum_carry__5_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[27]\,
      I1 => \p_2_in__0\(11),
      O => \biasSum_carry__5_i_1__7_n_0\
    );
\biasSum_carry__5_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[26]\,
      I1 => \p_2_in__0\(10),
      O => \biasSum_carry__5_i_2__7_n_0\
    );
\biasSum_carry__5_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[25]\,
      I1 => \p_2_in__0\(9),
      O => \biasSum_carry__5_i_3__7_n_0\
    );
\biasSum_carry__5_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[24]\,
      I1 => \p_2_in__0\(8),
      O => \biasSum_carry__5_i_4__7_n_0\
    );
\biasSum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__5_n_0\,
      CO(3) => \biasSum_carry__6_n_0\,
      CO(2) => \biasSum_carry__6_n_1\,
      CO(1) => \biasSum_carry__6_n_2\,
      CO(0) => \biasSum_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[31]\,
      DI(2) => \bias_reg_n_0_[30]\,
      DI(1) => \bias_reg_n_0_[29]\,
      DI(0) => \bias_reg_n_0_[28]\,
      O(3) => \biasSum_carry__6_n_4\,
      O(2) => \biasSum_carry__6_n_5\,
      O(1) => \biasSum_carry__6_n_6\,
      O(0) => \biasSum_carry__6_n_7\,
      S(3) => \biasSum_carry__6_i_1__7_n_0\,
      S(2) => \biasSum_carry__6_i_2__7_n_0\,
      S(1) => \biasSum_carry__6_i_3__7_n_0\,
      S(0) => \biasSum_carry__6_i_4__7_n_0\
    );
\biasSum_carry__6_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[31]\,
      I1 => \p_2_in__0\(15),
      O => \biasSum_carry__6_i_1__7_n_0\
    );
\biasSum_carry__6_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[30]\,
      I1 => \p_2_in__0\(14),
      O => \biasSum_carry__6_i_2__7_n_0\
    );
\biasSum_carry__6_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[29]\,
      I1 => \p_2_in__0\(13),
      O => \biasSum_carry__6_i_3__7_n_0\
    );
\biasSum_carry__6_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[28]\,
      I1 => \p_2_in__0\(12),
      O => \biasSum_carry__6_i_4__7_n_0\
    );
\biasSum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__6_n_0\,
      CO(3) => \biasSum_carry__7_n_0\,
      CO(2) => \biasSum_carry__7_n_1\,
      CO(1) => \biasSum_carry__7_n_2\,
      CO(0) => \biasSum_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[35]\,
      DI(2) => \bias_reg_n_0_[34]\,
      DI(1) => \bias_reg_n_0_[33]\,
      DI(0) => \bias_reg_n_0_[32]\,
      O(3) => \biasSum_carry__7_n_4\,
      O(2) => \biasSum_carry__7_n_5\,
      O(1) => \biasSum_carry__7_n_6\,
      O(0) => \biasSum_carry__7_n_7\,
      S(3) => \biasSum_carry__7_i_1__7_n_0\,
      S(2) => \biasSum_carry__7_i_2__7_n_0\,
      S(1) => \biasSum_carry__7_i_3__7_n_0\,
      S(0) => \biasSum_carry__7_i_4__7_n_0\
    );
\biasSum_carry__7_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[35]\,
      I1 => \p_2_in__0\(19),
      O => \biasSum_carry__7_i_1__7_n_0\
    );
\biasSum_carry__7_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[34]\,
      I1 => \p_2_in__0\(18),
      O => \biasSum_carry__7_i_2__7_n_0\
    );
\biasSum_carry__7_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[33]\,
      I1 => \p_2_in__0\(17),
      O => \biasSum_carry__7_i_3__7_n_0\
    );
\biasSum_carry__7_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[32]\,
      I1 => \p_2_in__0\(16),
      O => \biasSum_carry__7_i_4__7_n_0\
    );
\biasSum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__7_n_0\,
      CO(3) => \biasSum_carry__8_n_0\,
      CO(2) => \biasSum_carry__8_n_1\,
      CO(1) => \biasSum_carry__8_n_2\,
      CO(0) => \biasSum_carry__8_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[39]\,
      DI(2) => \bias_reg_n_0_[38]\,
      DI(1) => \bias_reg_n_0_[37]\,
      DI(0) => \bias_reg_n_0_[36]\,
      O(3) => \biasSum_carry__8_n_4\,
      O(2) => \biasSum_carry__8_n_5\,
      O(1) => \biasSum_carry__8_n_6\,
      O(0) => \biasSum_carry__8_n_7\,
      S(3) => \biasSum_carry__8_i_1__7_n_0\,
      S(2) => \biasSum_carry__8_i_2__7_n_0\,
      S(1) => \biasSum_carry__8_i_3__7_n_0\,
      S(0) => \biasSum_carry__8_i_4__7_n_0\
    );
\biasSum_carry__8_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[39]\,
      I1 => \p_2_in__0\(23),
      O => \biasSum_carry__8_i_1__7_n_0\
    );
\biasSum_carry__8_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[38]\,
      I1 => \p_2_in__0\(22),
      O => \biasSum_carry__8_i_2__7_n_0\
    );
\biasSum_carry__8_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[37]\,
      I1 => \p_2_in__0\(21),
      O => \biasSum_carry__8_i_3__7_n_0\
    );
\biasSum_carry__8_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[36]\,
      I1 => \p_2_in__0\(20),
      O => \biasSum_carry__8_i_4__7_n_0\
    );
\biasSum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__8_n_0\,
      CO(3) => \biasSum_carry__9_n_0\,
      CO(2) => \biasSum_carry__9_n_1\,
      CO(1) => \biasSum_carry__9_n_2\,
      CO(0) => \biasSum_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[43]\,
      DI(2) => \bias_reg_n_0_[42]\,
      DI(1) => \bias_reg_n_0_[41]\,
      DI(0) => \bias_reg_n_0_[40]\,
      O(3) => \biasSum_carry__9_n_4\,
      O(2) => \biasSum_carry__9_n_5\,
      O(1) => \biasSum_carry__9_n_6\,
      O(0) => \biasSum_carry__9_n_7\,
      S(3) => \biasSum_carry__9_i_1__7_n_0\,
      S(2) => \biasSum_carry__9_i_2__7_n_0\,
      S(1) => \biasSum_carry__9_i_3__7_n_0\,
      S(0) => \biasSum_carry__9_i_4__7_n_0\
    );
\biasSum_carry__9_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[43]\,
      I1 => \p_2_in__0\(27),
      O => \biasSum_carry__9_i_1__7_n_0\
    );
\biasSum_carry__9_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[42]\,
      I1 => \p_2_in__0\(26),
      O => \biasSum_carry__9_i_2__7_n_0\
    );
\biasSum_carry__9_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[41]\,
      I1 => \p_2_in__0\(25),
      O => \biasSum_carry__9_i_3__7_n_0\
    );
\biasSum_carry__9_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[40]\,
      I1 => \p_2_in__0\(24),
      O => \biasSum_carry__9_i_4__7_n_0\
    );
\biasSum_carry_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[3]\,
      O => \biasSum_carry_i_1__7_n_0\
    );
\biasSum_carry_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[2]\,
      O => \biasSum_carry_i_2__7_n_0\
    );
\biasSum_carry_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[1]\,
      O => \biasSum_carry_i_3__7_n_0\
    );
\biasSum_carry_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_reg_n_0_[0]\,
      O => \biasSum_carry_i_4__7_n_0\
    );
\bias_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(0),
      Q => \bias_reg_n_0_[16]\,
      R => '0'
    );
\bias_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(1),
      Q => \bias_reg_n_0_[17]\,
      R => '0'
    );
\bias_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(2),
      Q => \bias_reg_n_0_[18]\,
      R => '0'
    );
\bias_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(3),
      Q => \bias_reg_n_0_[19]\,
      R => '0'
    );
\bias_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(4),
      Q => \bias_reg_n_0_[20]\,
      R => '0'
    );
\bias_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(5),
      Q => \bias_reg_n_0_[21]\,
      R => '0'
    );
\bias_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(6),
      Q => \bias_reg_n_0_[22]\,
      R => '0'
    );
\bias_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(7),
      Q => \bias_reg_n_0_[23]\,
      R => '0'
    );
\bias_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(8),
      Q => \bias_reg_n_0_[24]\,
      R => '0'
    );
\bias_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(9),
      Q => \bias_reg_n_0_[25]\,
      R => '0'
    );
\bias_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(10),
      Q => \bias_reg_n_0_[26]\,
      R => '0'
    );
\bias_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(11),
      Q => \bias_reg_n_0_[27]\,
      R => '0'
    );
\bias_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(12),
      Q => \bias_reg_n_0_[28]\,
      R => '0'
    );
\bias_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(13),
      Q => \bias_reg_n_0_[29]\,
      R => '0'
    );
\bias_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(14),
      Q => \bias_reg_n_0_[30]\,
      R => '0'
    );
\bias_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(15),
      Q => \bias_reg_n_0_[31]\,
      R => '0'
    );
\bias_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(16),
      Q => \bias_reg_n_0_[32]\,
      R => '0'
    );
\bias_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(17),
      Q => \bias_reg_n_0_[33]\,
      R => '0'
    );
\bias_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(18),
      Q => \bias_reg_n_0_[34]\,
      R => '0'
    );
\bias_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(19),
      Q => \bias_reg_n_0_[35]\,
      R => '0'
    );
\bias_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(20),
      Q => \bias_reg_n_0_[36]\,
      R => '0'
    );
\bias_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(21),
      Q => \bias_reg_n_0_[37]\,
      R => '0'
    );
\bias_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(22),
      Q => \bias_reg_n_0_[38]\,
      R => '0'
    );
\bias_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(23),
      Q => \bias_reg_n_0_[39]\,
      R => '0'
    );
\bias_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(24),
      Q => \bias_reg_n_0_[40]\,
      R => '0'
    );
\bias_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(25),
      Q => \bias_reg_n_0_[41]\,
      R => '0'
    );
\bias_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(26),
      Q => \bias_reg_n_0_[42]\,
      R => '0'
    );
\bias_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(27),
      Q => \bias_reg_n_0_[43]\,
      R => '0'
    );
\bias_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(28),
      Q => \bias_reg_n_0_[44]\,
      R => '0'
    );
\bias_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(29),
      Q => \bias_reg_n_0_[45]\,
      R => '0'
    );
\bias_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(30),
      Q => \bias_reg_n_0_[46]\,
      R => '0'
    );
\bias_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(31),
      Q => p_1_in,
      R => '0'
    );
mul0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => dout0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => mul_reg_0(31),
      B(16) => mul_reg_0(31),
      B(15) => mul_reg_0(31),
      B(14 downto 0) => mul_reg_0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \mul0__0_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul0_OVERFLOW_UNCONNECTED,
      P(47) => mul0_n_58,
      P(46) => mul0_n_59,
      P(45) => mul0_n_60,
      P(44) => mul0_n_61,
      P(43) => mul0_n_62,
      P(42) => mul0_n_63,
      P(41) => mul0_n_64,
      P(40) => mul0_n_65,
      P(39) => mul0_n_66,
      P(38) => mul0_n_67,
      P(37) => mul0_n_68,
      P(36) => mul0_n_69,
      P(35) => mul0_n_70,
      P(34) => mul0_n_71,
      P(33) => mul0_n_72,
      P(32) => mul0_n_73,
      P(31) => mul0_n_74,
      P(30) => mul0_n_75,
      P(29) => mul0_n_76,
      P(28) => mul0_n_77,
      P(27) => mul0_n_78,
      P(26) => mul0_n_79,
      P(25) => mul0_n_80,
      P(24) => mul0_n_81,
      P(23) => mul0_n_82,
      P(22) => mul0_n_83,
      P(21) => mul0_n_84,
      P(20) => mul0_n_85,
      P(19) => mul0_n_86,
      P(18) => mul0_n_87,
      P(17) => mul0_n_88,
      P(16) => mul0_n_89,
      P(15) => mul0_n_90,
      P(14) => mul0_n_91,
      P(13) => mul0_n_92,
      P(12) => mul0_n_93,
      P(11) => mul0_n_94,
      P(10) => mul0_n_95,
      P(9) => mul0_n_96,
      P(8) => mul0_n_97,
      P(7) => mul0_n_98,
      P(6) => mul0_n_99,
      P(5) => mul0_n_100,
      P(4) => mul0_n_101,
      P(3) => mul0_n_102,
      P(2) => mul0_n_103,
      P(1) => mul0_n_104,
      P(0) => mul0_n_105,
      PATTERNBDETECT => NLW_mul0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => mul0_n_106,
      PCOUT(46) => mul0_n_107,
      PCOUT(45) => mul0_n_108,
      PCOUT(44) => mul0_n_109,
      PCOUT(43) => mul0_n_110,
      PCOUT(42) => mul0_n_111,
      PCOUT(41) => mul0_n_112,
      PCOUT(40) => mul0_n_113,
      PCOUT(39) => mul0_n_114,
      PCOUT(38) => mul0_n_115,
      PCOUT(37) => mul0_n_116,
      PCOUT(36) => mul0_n_117,
      PCOUT(35) => mul0_n_118,
      PCOUT(34) => mul0_n_119,
      PCOUT(33) => mul0_n_120,
      PCOUT(32) => mul0_n_121,
      PCOUT(31) => mul0_n_122,
      PCOUT(30) => mul0_n_123,
      PCOUT(29) => mul0_n_124,
      PCOUT(28) => mul0_n_125,
      PCOUT(27) => mul0_n_126,
      PCOUT(26) => mul0_n_127,
      PCOUT(25) => mul0_n_128,
      PCOUT(24) => mul0_n_129,
      PCOUT(23) => mul0_n_130,
      PCOUT(22) => mul0_n_131,
      PCOUT(21) => mul0_n_132,
      PCOUT(20) => mul0_n_133,
      PCOUT(19) => mul0_n_134,
      PCOUT(18) => mul0_n_135,
      PCOUT(17) => mul0_n_136,
      PCOUT(16) => mul0_n_137,
      PCOUT(15) => mul0_n_138,
      PCOUT(14) => mul0_n_139,
      PCOUT(13) => mul0_n_140,
      PCOUT(12) => mul0_n_141,
      PCOUT(11) => mul0_n_142,
      PCOUT(10) => mul0_n_143,
      PCOUT(9) => mul0_n_144,
      PCOUT(8) => mul0_n_145,
      PCOUT(7) => mul0_n_146,
      PCOUT(6) => mul0_n_147,
      PCOUT(5) => mul0_n_148,
      PCOUT(4) => mul0_n_149,
      PCOUT(3) => mul0_n_150,
      PCOUT(2) => mul0_n_151,
      PCOUT(1) => mul0_n_152,
      PCOUT(0) => mul0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul0_UNDERFLOW_UNCONNECTED
    );
\mul0__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => mul_reg_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_mul0__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => dout0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_mul0__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_mul0__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_mul0__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \mul0__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_mul0__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_mul0__0_OVERFLOW_UNCONNECTED\,
      P(47) => \mul0__0_n_58\,
      P(46) => \mul0__0_n_59\,
      P(45) => \mul0__0_n_60\,
      P(44) => \mul0__0_n_61\,
      P(43) => \mul0__0_n_62\,
      P(42) => \mul0__0_n_63\,
      P(41) => \mul0__0_n_64\,
      P(40) => \mul0__0_n_65\,
      P(39) => \mul0__0_n_66\,
      P(38) => \mul0__0_n_67\,
      P(37) => \mul0__0_n_68\,
      P(36) => \mul0__0_n_69\,
      P(35) => \mul0__0_n_70\,
      P(34) => \mul0__0_n_71\,
      P(33) => \mul0__0_n_72\,
      P(32) => \mul0__0_n_73\,
      P(31) => \mul0__0_n_74\,
      P(30) => \mul0__0_n_75\,
      P(29) => \mul0__0_n_76\,
      P(28) => \mul0__0_n_77\,
      P(27) => \mul0__0_n_78\,
      P(26) => \mul0__0_n_79\,
      P(25) => \mul0__0_n_80\,
      P(24) => \mul0__0_n_81\,
      P(23) => \mul0__0_n_82\,
      P(22) => \mul0__0_n_83\,
      P(21) => \mul0__0_n_84\,
      P(20) => \mul0__0_n_85\,
      P(19) => \mul0__0_n_86\,
      P(18) => \mul0__0_n_87\,
      P(17) => \mul0__0_n_88\,
      P(16) => \mul0__0_n_89\,
      P(15) => \mul0__0_n_90\,
      P(14) => \mul0__0_n_91\,
      P(13) => \mul0__0_n_92\,
      P(12) => \mul0__0_n_93\,
      P(11) => \mul0__0_n_94\,
      P(10) => \mul0__0_n_95\,
      P(9) => \mul0__0_n_96\,
      P(8) => \mul0__0_n_97\,
      P(7) => \mul0__0_n_98\,
      P(6) => \mul0__0_n_99\,
      P(5) => \mul0__0_n_100\,
      P(4) => \mul0__0_n_101\,
      P(3) => \mul0__0_n_102\,
      P(2) => \mul0__0_n_103\,
      P(1) => \mul0__0_n_104\,
      P(0) => \mul0__0_n_105\,
      PATTERNBDETECT => \NLW_mul0__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_mul0__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \mul0__0_n_106\,
      PCOUT(46) => \mul0__0_n_107\,
      PCOUT(45) => \mul0__0_n_108\,
      PCOUT(44) => \mul0__0_n_109\,
      PCOUT(43) => \mul0__0_n_110\,
      PCOUT(42) => \mul0__0_n_111\,
      PCOUT(41) => \mul0__0_n_112\,
      PCOUT(40) => \mul0__0_n_113\,
      PCOUT(39) => \mul0__0_n_114\,
      PCOUT(38) => \mul0__0_n_115\,
      PCOUT(37) => \mul0__0_n_116\,
      PCOUT(36) => \mul0__0_n_117\,
      PCOUT(35) => \mul0__0_n_118\,
      PCOUT(34) => \mul0__0_n_119\,
      PCOUT(33) => \mul0__0_n_120\,
      PCOUT(32) => \mul0__0_n_121\,
      PCOUT(31) => \mul0__0_n_122\,
      PCOUT(30) => \mul0__0_n_123\,
      PCOUT(29) => \mul0__0_n_124\,
      PCOUT(28) => \mul0__0_n_125\,
      PCOUT(27) => \mul0__0_n_126\,
      PCOUT(26) => \mul0__0_n_127\,
      PCOUT(25) => \mul0__0_n_128\,
      PCOUT(24) => \mul0__0_n_129\,
      PCOUT(23) => \mul0__0_n_130\,
      PCOUT(22) => \mul0__0_n_131\,
      PCOUT(21) => \mul0__0_n_132\,
      PCOUT(20) => \mul0__0_n_133\,
      PCOUT(19) => \mul0__0_n_134\,
      PCOUT(18) => \mul0__0_n_135\,
      PCOUT(17) => \mul0__0_n_136\,
      PCOUT(16) => \mul0__0_n_137\,
      PCOUT(15) => \mul0__0_n_138\,
      PCOUT(14) => \mul0__0_n_139\,
      PCOUT(13) => \mul0__0_n_140\,
      PCOUT(12) => \mul0__0_n_141\,
      PCOUT(11) => \mul0__0_n_142\,
      PCOUT(10) => \mul0__0_n_143\,
      PCOUT(9) => \mul0__0_n_144\,
      PCOUT(8) => \mul0__0_n_145\,
      PCOUT(7) => \mul0__0_n_146\,
      PCOUT(6) => \mul0__0_n_147\,
      PCOUT(5) => \mul0__0_n_148\,
      PCOUT(4) => \mul0__0_n_149\,
      PCOUT(3) => \mul0__0_n_150\,
      PCOUT(2) => \mul0__0_n_151\,
      PCOUT(1) => \mul0__0_n_152\,
      PCOUT(0) => \mul0__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_mul0__0_UNDERFLOW_UNCONNECTED\
    );
mul0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mul0_carry_n_0,
      CO(2) => mul0_carry_n_1,
      CO(1) => mul0_carry_n_2,
      CO(0) => mul0_carry_n_3,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_103\,
      DI(2) => \mul_reg__0_n_104\,
      DI(1) => \mul_reg__0_n_105\,
      DI(0) => '0',
      O(3 downto 0) => \mul_reg__1\(19 downto 16),
      S(3) => \mul0_carry_i_1__7_n_0\,
      S(2) => \mul0_carry_i_2__7_n_0\,
      S(1) => \mul0_carry_i_3__7_n_0\,
      S(0) => \mul_reg[16]__0_n_0\
    );
\mul0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => mul0_carry_n_0,
      CO(3) => \mul0_carry__0_n_0\,
      CO(2) => \mul0_carry__0_n_1\,
      CO(1) => \mul0_carry__0_n_2\,
      CO(0) => \mul0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_99\,
      DI(2) => \mul_reg__0_n_100\,
      DI(1) => \mul_reg__0_n_101\,
      DI(0) => \mul_reg__0_n_102\,
      O(3 downto 0) => \mul_reg__1\(23 downto 20),
      S(3) => \mul0_carry__0_i_1__7_n_0\,
      S(2) => \mul0_carry__0_i_2__7_n_0\,
      S(1) => \mul0_carry__0_i_3__7_n_0\,
      S(0) => \mul0_carry__0_i_4__7_n_0\
    );
\mul0_carry__0_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_99\,
      I1 => \mul_reg__2\(6),
      O => \mul0_carry__0_i_1__7_n_0\
    );
\mul0_carry__0_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_100\,
      I1 => \mul_reg__2\(5),
      O => \mul0_carry__0_i_2__7_n_0\
    );
\mul0_carry__0_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_101\,
      I1 => \mul_reg__2\(4),
      O => \mul0_carry__0_i_3__7_n_0\
    );
\mul0_carry__0_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_102\,
      I1 => \mul_reg__2\(3),
      O => \mul0_carry__0_i_4__7_n_0\
    );
\mul0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__0_n_0\,
      CO(3) => \mul0_carry__1_n_0\,
      CO(2) => \mul0_carry__1_n_1\,
      CO(1) => \mul0_carry__1_n_2\,
      CO(0) => \mul0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_95\,
      DI(2) => \mul_reg__0_n_96\,
      DI(1) => \mul_reg__0_n_97\,
      DI(0) => \mul_reg__0_n_98\,
      O(3 downto 0) => \mul_reg__1\(27 downto 24),
      S(3) => \mul0_carry__1_i_1__7_n_0\,
      S(2) => \mul0_carry__1_i_2__7_n_0\,
      S(1) => \mul0_carry__1_i_3__7_n_0\,
      S(0) => \mul0_carry__1_i_4__7_n_0\
    );
\mul0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__9_n_0\,
      CO(3) => \NLW_mul0_carry__10_CO_UNCONNECTED\(3),
      CO(2) => \mul0_carry__10_n_1\,
      CO(1) => \mul0_carry__10_n_2\,
      CO(0) => \mul0_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mul_reg__0_n_60\,
      DI(1) => \mul_reg__0_n_61\,
      DI(0) => \mul_reg__0_n_62\,
      O(3) => p_3_in,
      O(2 downto 0) => \mul_reg__1\(62 downto 60),
      S(3) => \mul0_carry__10_i_1__7_n_0\,
      S(2) => \mul0_carry__10_i_2__7_n_0\,
      S(1) => \mul0_carry__10_i_3__7_n_0\,
      S(0) => \mul0_carry__10_i_4__7_n_0\
    );
\mul0_carry__10_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_59\,
      I1 => mul_reg_n_76,
      O => \mul0_carry__10_i_1__7_n_0\
    );
\mul0_carry__10_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_60\,
      I1 => mul_reg_n_77,
      O => \mul0_carry__10_i_2__7_n_0\
    );
\mul0_carry__10_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_61\,
      I1 => mul_reg_n_78,
      O => \mul0_carry__10_i_3__7_n_0\
    );
\mul0_carry__10_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_62\,
      I1 => mul_reg_n_79,
      O => \mul0_carry__10_i_4__7_n_0\
    );
\mul0_carry__1_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_95\,
      I1 => \mul_reg__2\(10),
      O => \mul0_carry__1_i_1__7_n_0\
    );
\mul0_carry__1_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_96\,
      I1 => \mul_reg__2\(9),
      O => \mul0_carry__1_i_2__7_n_0\
    );
\mul0_carry__1_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_97\,
      I1 => \mul_reg__2\(8),
      O => \mul0_carry__1_i_3__7_n_0\
    );
\mul0_carry__1_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_98\,
      I1 => \mul_reg__2\(7),
      O => \mul0_carry__1_i_4__7_n_0\
    );
\mul0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__1_n_0\,
      CO(3) => \mul0_carry__2_n_0\,
      CO(2) => \mul0_carry__2_n_1\,
      CO(1) => \mul0_carry__2_n_2\,
      CO(0) => \mul0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_91\,
      DI(2) => \mul_reg__0_n_92\,
      DI(1) => \mul_reg__0_n_93\,
      DI(0) => \mul_reg__0_n_94\,
      O(3 downto 0) => \mul_reg__1\(31 downto 28),
      S(3) => \mul0_carry__2_i_1__7_n_0\,
      S(2) => \mul0_carry__2_i_2__7_n_0\,
      S(1) => \mul0_carry__2_i_3__7_n_0\,
      S(0) => \mul0_carry__2_i_4__7_n_0\
    );
\mul0_carry__2_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_91\,
      I1 => \mul_reg__2\(14),
      O => \mul0_carry__2_i_1__7_n_0\
    );
\mul0_carry__2_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_92\,
      I1 => \mul_reg__2\(13),
      O => \mul0_carry__2_i_2__7_n_0\
    );
\mul0_carry__2_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_93\,
      I1 => \mul_reg__2\(12),
      O => \mul0_carry__2_i_3__7_n_0\
    );
\mul0_carry__2_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_94\,
      I1 => \mul_reg__2\(11),
      O => \mul0_carry__2_i_4__7_n_0\
    );
\mul0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__2_n_0\,
      CO(3) => \mul0_carry__3_n_0\,
      CO(2) => \mul0_carry__3_n_1\,
      CO(1) => \mul0_carry__3_n_2\,
      CO(0) => \mul0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_87\,
      DI(2) => \mul_reg__0_n_88\,
      DI(1) => \mul_reg__0_n_89\,
      DI(0) => \mul_reg__0_n_90\,
      O(3 downto 0) => \mul_reg__1\(35 downto 32),
      S(3) => \mul0_carry__3_i_1__7_n_0\,
      S(2) => \mul0_carry__3_i_2__7_n_0\,
      S(1) => \mul0_carry__3_i_3__7_n_0\,
      S(0) => \mul0_carry__3_i_4__7_n_0\
    );
\mul0_carry__3_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_87\,
      I1 => mul_reg_n_104,
      O => \mul0_carry__3_i_1__7_n_0\
    );
\mul0_carry__3_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_88\,
      I1 => mul_reg_n_105,
      O => \mul0_carry__3_i_2__7_n_0\
    );
\mul0_carry__3_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_89\,
      I1 => \mul_reg__2\(16),
      O => \mul0_carry__3_i_3__7_n_0\
    );
\mul0_carry__3_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_90\,
      I1 => \mul_reg__2\(15),
      O => \mul0_carry__3_i_4__7_n_0\
    );
\mul0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__3_n_0\,
      CO(3) => \mul0_carry__4_n_0\,
      CO(2) => \mul0_carry__4_n_1\,
      CO(1) => \mul0_carry__4_n_2\,
      CO(0) => \mul0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_83\,
      DI(2) => \mul_reg__0_n_84\,
      DI(1) => \mul_reg__0_n_85\,
      DI(0) => \mul_reg__0_n_86\,
      O(3 downto 0) => \mul_reg__1\(39 downto 36),
      S(3) => \mul0_carry__4_i_1__7_n_0\,
      S(2) => \mul0_carry__4_i_2__7_n_0\,
      S(1) => \mul0_carry__4_i_3__7_n_0\,
      S(0) => \mul0_carry__4_i_4__7_n_0\
    );
\mul0_carry__4_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_83\,
      I1 => mul_reg_n_100,
      O => \mul0_carry__4_i_1__7_n_0\
    );
\mul0_carry__4_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_84\,
      I1 => mul_reg_n_101,
      O => \mul0_carry__4_i_2__7_n_0\
    );
\mul0_carry__4_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_85\,
      I1 => mul_reg_n_102,
      O => \mul0_carry__4_i_3__7_n_0\
    );
\mul0_carry__4_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_86\,
      I1 => mul_reg_n_103,
      O => \mul0_carry__4_i_4__7_n_0\
    );
\mul0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__4_n_0\,
      CO(3) => \mul0_carry__5_n_0\,
      CO(2) => \mul0_carry__5_n_1\,
      CO(1) => \mul0_carry__5_n_2\,
      CO(0) => \mul0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_79\,
      DI(2) => \mul_reg__0_n_80\,
      DI(1) => \mul_reg__0_n_81\,
      DI(0) => \mul_reg__0_n_82\,
      O(3 downto 0) => \mul_reg__1\(43 downto 40),
      S(3) => \mul0_carry__5_i_1__7_n_0\,
      S(2) => \mul0_carry__5_i_2__7_n_0\,
      S(1) => \mul0_carry__5_i_3__7_n_0\,
      S(0) => \mul0_carry__5_i_4__7_n_0\
    );
\mul0_carry__5_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_79\,
      I1 => mul_reg_n_96,
      O => \mul0_carry__5_i_1__7_n_0\
    );
\mul0_carry__5_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_80\,
      I1 => mul_reg_n_97,
      O => \mul0_carry__5_i_2__7_n_0\
    );
\mul0_carry__5_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_81\,
      I1 => mul_reg_n_98,
      O => \mul0_carry__5_i_3__7_n_0\
    );
\mul0_carry__5_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_82\,
      I1 => mul_reg_n_99,
      O => \mul0_carry__5_i_4__7_n_0\
    );
\mul0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__5_n_0\,
      CO(3) => \mul0_carry__6_n_0\,
      CO(2) => \mul0_carry__6_n_1\,
      CO(1) => \mul0_carry__6_n_2\,
      CO(0) => \mul0_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_75\,
      DI(2) => \mul_reg__0_n_76\,
      DI(1) => \mul_reg__0_n_77\,
      DI(0) => \mul_reg__0_n_78\,
      O(3 downto 0) => \mul_reg__1\(47 downto 44),
      S(3) => \mul0_carry__6_i_1__7_n_0\,
      S(2) => \mul0_carry__6_i_2__7_n_0\,
      S(1) => \mul0_carry__6_i_3__7_n_0\,
      S(0) => \mul0_carry__6_i_4__7_n_0\
    );
\mul0_carry__6_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_75\,
      I1 => mul_reg_n_92,
      O => \mul0_carry__6_i_1__7_n_0\
    );
\mul0_carry__6_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_76\,
      I1 => mul_reg_n_93,
      O => \mul0_carry__6_i_2__7_n_0\
    );
\mul0_carry__6_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_77\,
      I1 => mul_reg_n_94,
      O => \mul0_carry__6_i_3__7_n_0\
    );
\mul0_carry__6_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_78\,
      I1 => mul_reg_n_95,
      O => \mul0_carry__6_i_4__7_n_0\
    );
\mul0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__6_n_0\,
      CO(3) => \mul0_carry__7_n_0\,
      CO(2) => \mul0_carry__7_n_1\,
      CO(1) => \mul0_carry__7_n_2\,
      CO(0) => \mul0_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_71\,
      DI(2) => \mul_reg__0_n_72\,
      DI(1) => \mul_reg__0_n_73\,
      DI(0) => \mul_reg__0_n_74\,
      O(3 downto 0) => \mul_reg__1\(51 downto 48),
      S(3) => \mul0_carry__7_i_1__7_n_0\,
      S(2) => \mul0_carry__7_i_2__7_n_0\,
      S(1) => \mul0_carry__7_i_3__7_n_0\,
      S(0) => \mul0_carry__7_i_4__7_n_0\
    );
\mul0_carry__7_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_71\,
      I1 => mul_reg_n_88,
      O => \mul0_carry__7_i_1__7_n_0\
    );
\mul0_carry__7_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_72\,
      I1 => mul_reg_n_89,
      O => \mul0_carry__7_i_2__7_n_0\
    );
\mul0_carry__7_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_73\,
      I1 => mul_reg_n_90,
      O => \mul0_carry__7_i_3__7_n_0\
    );
\mul0_carry__7_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_74\,
      I1 => mul_reg_n_91,
      O => \mul0_carry__7_i_4__7_n_0\
    );
\mul0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__7_n_0\,
      CO(3) => \mul0_carry__8_n_0\,
      CO(2) => \mul0_carry__8_n_1\,
      CO(1) => \mul0_carry__8_n_2\,
      CO(0) => \mul0_carry__8_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_67\,
      DI(2) => \mul_reg__0_n_68\,
      DI(1) => \mul_reg__0_n_69\,
      DI(0) => \mul_reg__0_n_70\,
      O(3 downto 0) => \mul_reg__1\(55 downto 52),
      S(3) => \mul0_carry__8_i_1__7_n_0\,
      S(2) => \mul0_carry__8_i_2__7_n_0\,
      S(1) => \mul0_carry__8_i_3__7_n_0\,
      S(0) => \mul0_carry__8_i_4__7_n_0\
    );
\mul0_carry__8_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_67\,
      I1 => mul_reg_n_84,
      O => \mul0_carry__8_i_1__7_n_0\
    );
\mul0_carry__8_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_68\,
      I1 => mul_reg_n_85,
      O => \mul0_carry__8_i_2__7_n_0\
    );
\mul0_carry__8_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_69\,
      I1 => mul_reg_n_86,
      O => \mul0_carry__8_i_3__7_n_0\
    );
\mul0_carry__8_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_70\,
      I1 => mul_reg_n_87,
      O => \mul0_carry__8_i_4__7_n_0\
    );
\mul0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__8_n_0\,
      CO(3) => \mul0_carry__9_n_0\,
      CO(2) => \mul0_carry__9_n_1\,
      CO(1) => \mul0_carry__9_n_2\,
      CO(0) => \mul0_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_63\,
      DI(2) => \mul_reg__0_n_64\,
      DI(1) => \mul_reg__0_n_65\,
      DI(0) => \mul_reg__0_n_66\,
      O(3 downto 0) => \mul_reg__1\(59 downto 56),
      S(3) => \mul0_carry__9_i_1__7_n_0\,
      S(2) => \mul0_carry__9_i_2__7_n_0\,
      S(1) => \mul0_carry__9_i_3__7_n_0\,
      S(0) => \mul0_carry__9_i_4__7_n_0\
    );
\mul0_carry__9_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_63\,
      I1 => mul_reg_n_80,
      O => \mul0_carry__9_i_1__7_n_0\
    );
\mul0_carry__9_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_64\,
      I1 => mul_reg_n_81,
      O => \mul0_carry__9_i_2__7_n_0\
    );
\mul0_carry__9_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_65\,
      I1 => mul_reg_n_82,
      O => \mul0_carry__9_i_3__7_n_0\
    );
\mul0_carry__9_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_66\,
      I1 => mul_reg_n_83,
      O => \mul0_carry__9_i_4__7_n_0\
    );
\mul0_carry_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_103\,
      I1 => \mul_reg__2\(2),
      O => \mul0_carry_i_1__7_n_0\
    );
\mul0_carry_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_104\,
      I1 => \mul_reg__2\(1),
      O => \mul0_carry_i_2__7_n_0\
    );
\mul0_carry_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_105\,
      I1 => \mul_reg__2\(0),
      O => \mul0_carry_i_3__7_n_0\
    );
\mul[16]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => weight_valid,
      O => \^rstp\
    );
mul_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_reg_0(31),
      A(28) => mul_reg_0(31),
      A(27) => mul_reg_0(31),
      A(26) => mul_reg_0(31),
      A(25) => mul_reg_0(31),
      A(24) => mul_reg_0(31),
      A(23) => mul_reg_0(31),
      A(22) => mul_reg_0(31),
      A(21) => mul_reg_0(31),
      A(20) => mul_reg_0(31),
      A(19) => mul_reg_0(31),
      A(18) => mul_reg_0(31),
      A(17) => mul_reg_0(31),
      A(16) => mul_reg_0(31),
      A(15) => mul_reg_0(31),
      A(14 downto 0) => mul_reg_0(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => dout0(31),
      B(16) => dout0(31),
      B(15) => dout0(31),
      B(14 downto 0) => dout0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \mul0__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_mul_reg_OVERFLOW_UNCONNECTED,
      P(47) => mul_reg_n_58,
      P(46) => mul_reg_n_59,
      P(45) => mul_reg_n_60,
      P(44) => mul_reg_n_61,
      P(43) => mul_reg_n_62,
      P(42) => mul_reg_n_63,
      P(41) => mul_reg_n_64,
      P(40) => mul_reg_n_65,
      P(39) => mul_reg_n_66,
      P(38) => mul_reg_n_67,
      P(37) => mul_reg_n_68,
      P(36) => mul_reg_n_69,
      P(35) => mul_reg_n_70,
      P(34) => mul_reg_n_71,
      P(33) => mul_reg_n_72,
      P(32) => mul_reg_n_73,
      P(31) => mul_reg_n_74,
      P(30) => mul_reg_n_75,
      P(29) => mul_reg_n_76,
      P(28) => mul_reg_n_77,
      P(27) => mul_reg_n_78,
      P(26) => mul_reg_n_79,
      P(25) => mul_reg_n_80,
      P(24) => mul_reg_n_81,
      P(23) => mul_reg_n_82,
      P(22) => mul_reg_n_83,
      P(21) => mul_reg_n_84,
      P(20) => mul_reg_n_85,
      P(19) => mul_reg_n_86,
      P(18) => mul_reg_n_87,
      P(17) => mul_reg_n_88,
      P(16) => mul_reg_n_89,
      P(15) => mul_reg_n_90,
      P(14) => mul_reg_n_91,
      P(13) => mul_reg_n_92,
      P(12) => mul_reg_n_93,
      P(11) => mul_reg_n_94,
      P(10) => mul_reg_n_95,
      P(9) => mul_reg_n_96,
      P(8) => mul_reg_n_97,
      P(7) => mul_reg_n_98,
      P(6) => mul_reg_n_99,
      P(5) => mul_reg_n_100,
      P(4) => mul_reg_n_101,
      P(3) => mul_reg_n_102,
      P(2) => mul_reg_n_103,
      P(1) => mul_reg_n_104,
      P(0) => mul_reg_n_105,
      PATTERNBDETECT => NLW_mul_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mul0_n_106,
      PCIN(46) => mul0_n_107,
      PCIN(45) => mul0_n_108,
      PCIN(44) => mul0_n_109,
      PCIN(43) => mul0_n_110,
      PCIN(42) => mul0_n_111,
      PCIN(41) => mul0_n_112,
      PCIN(40) => mul0_n_113,
      PCIN(39) => mul0_n_114,
      PCIN(38) => mul0_n_115,
      PCIN(37) => mul0_n_116,
      PCIN(36) => mul0_n_117,
      PCIN(35) => mul0_n_118,
      PCIN(34) => mul0_n_119,
      PCIN(33) => mul0_n_120,
      PCIN(32) => mul0_n_121,
      PCIN(31) => mul0_n_122,
      PCIN(30) => mul0_n_123,
      PCIN(29) => mul0_n_124,
      PCIN(28) => mul0_n_125,
      PCIN(27) => mul0_n_126,
      PCIN(26) => mul0_n_127,
      PCIN(25) => mul0_n_128,
      PCIN(24) => mul0_n_129,
      PCIN(23) => mul0_n_130,
      PCIN(22) => mul0_n_131,
      PCIN(21) => mul0_n_132,
      PCIN(20) => mul0_n_133,
      PCIN(19) => mul0_n_134,
      PCIN(18) => mul0_n_135,
      PCIN(17) => mul0_n_136,
      PCIN(16) => mul0_n_137,
      PCIN(15) => mul0_n_138,
      PCIN(14) => mul0_n_139,
      PCIN(13) => mul0_n_140,
      PCIN(12) => mul0_n_141,
      PCIN(11) => mul0_n_142,
      PCIN(10) => mul0_n_143,
      PCIN(9) => mul0_n_144,
      PCIN(8) => mul0_n_145,
      PCIN(7) => mul0_n_146,
      PCIN(6) => mul0_n_147,
      PCIN(5) => mul0_n_148,
      PCIN(4) => mul0_n_149,
      PCIN(3) => mul0_n_150,
      PCIN(2) => mul0_n_151,
      PCIN(1) => mul0_n_152,
      PCIN(0) => mul0_n_153,
      PCOUT(47 downto 0) => NLW_mul_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => \^rstp\,
      UNDERFLOW => NLW_mul_reg_UNDERFLOW_UNCONNECTED
    );
\mul_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_105,
      Q => \mul_reg__2\(0),
      R => \^rstp\
    );
\mul_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_105\,
      Q => \mul_reg[0]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_95,
      Q => \mul_reg__2\(10),
      R => \^rstp\
    );
\mul_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_95\,
      Q => \mul_reg[10]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_94,
      Q => \mul_reg__2\(11),
      R => \^rstp\
    );
\mul_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_94\,
      Q => \mul_reg[11]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_93,
      Q => \mul_reg__2\(12),
      R => \^rstp\
    );
\mul_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_93\,
      Q => \mul_reg[12]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_92,
      Q => \mul_reg__2\(13),
      R => \^rstp\
    );
\mul_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_92\,
      Q => \mul_reg[13]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_91,
      Q => \mul_reg__2\(14),
      R => \^rstp\
    );
\mul_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_91\,
      Q => \mul_reg[14]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_90,
      Q => \mul_reg__2\(15),
      R => \^rstp\
    );
\mul_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_90\,
      Q => \mul_reg[15]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_89,
      Q => \mul_reg__2\(16),
      R => \^rstp\
    );
\mul_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_89\,
      Q => \mul_reg[16]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_104,
      Q => \mul_reg__2\(1),
      R => \^rstp\
    );
\mul_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_104\,
      Q => \mul_reg[1]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_103,
      Q => \mul_reg__2\(2),
      R => \^rstp\
    );
\mul_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_103\,
      Q => \mul_reg[2]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_102,
      Q => \mul_reg__2\(3),
      R => \^rstp\
    );
\mul_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_102\,
      Q => \mul_reg[3]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_101,
      Q => \mul_reg__2\(4),
      R => \^rstp\
    );
\mul_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_101\,
      Q => \mul_reg[4]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_100,
      Q => \mul_reg__2\(5),
      R => \^rstp\
    );
\mul_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_100\,
      Q => \mul_reg[5]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_99,
      Q => \mul_reg__2\(6),
      R => \^rstp\
    );
\mul_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_99\,
      Q => \mul_reg[6]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_98,
      Q => \mul_reg__2\(7),
      R => \^rstp\
    );
\mul_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_98\,
      Q => \mul_reg[7]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_97,
      Q => \mul_reg__2\(8),
      R => \^rstp\
    );
\mul_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_97\,
      Q => \mul_reg[8]__0_n_0\,
      R => \^rstp\
    );
\mul_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_96,
      Q => \mul_reg__2\(9),
      R => \^rstp\
    );
\mul_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_96\,
      Q => \mul_reg[9]__0_n_0\,
      R => \^rstp\
    );
\mul_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => mul_reg_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_mul_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => dout0(31),
      B(16) => dout0(31),
      B(15) => dout0(31),
      B(14 downto 0) => dout0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_mul_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_mul_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_mul_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \mul0__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_mul_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_mul_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \mul_reg__0_n_58\,
      P(46) => \mul_reg__0_n_59\,
      P(45) => \mul_reg__0_n_60\,
      P(44) => \mul_reg__0_n_61\,
      P(43) => \mul_reg__0_n_62\,
      P(42) => \mul_reg__0_n_63\,
      P(41) => \mul_reg__0_n_64\,
      P(40) => \mul_reg__0_n_65\,
      P(39) => \mul_reg__0_n_66\,
      P(38) => \mul_reg__0_n_67\,
      P(37) => \mul_reg__0_n_68\,
      P(36) => \mul_reg__0_n_69\,
      P(35) => \mul_reg__0_n_70\,
      P(34) => \mul_reg__0_n_71\,
      P(33) => \mul_reg__0_n_72\,
      P(32) => \mul_reg__0_n_73\,
      P(31) => \mul_reg__0_n_74\,
      P(30) => \mul_reg__0_n_75\,
      P(29) => \mul_reg__0_n_76\,
      P(28) => \mul_reg__0_n_77\,
      P(27) => \mul_reg__0_n_78\,
      P(26) => \mul_reg__0_n_79\,
      P(25) => \mul_reg__0_n_80\,
      P(24) => \mul_reg__0_n_81\,
      P(23) => \mul_reg__0_n_82\,
      P(22) => \mul_reg__0_n_83\,
      P(21) => \mul_reg__0_n_84\,
      P(20) => \mul_reg__0_n_85\,
      P(19) => \mul_reg__0_n_86\,
      P(18) => \mul_reg__0_n_87\,
      P(17) => \mul_reg__0_n_88\,
      P(16) => \mul_reg__0_n_89\,
      P(15) => \mul_reg__0_n_90\,
      P(14) => \mul_reg__0_n_91\,
      P(13) => \mul_reg__0_n_92\,
      P(12) => \mul_reg__0_n_93\,
      P(11) => \mul_reg__0_n_94\,
      P(10) => \mul_reg__0_n_95\,
      P(9) => \mul_reg__0_n_96\,
      P(8) => \mul_reg__0_n_97\,
      P(7) => \mul_reg__0_n_98\,
      P(6) => \mul_reg__0_n_99\,
      P(5) => \mul_reg__0_n_100\,
      P(4) => \mul_reg__0_n_101\,
      P(3) => \mul_reg__0_n_102\,
      P(2) => \mul_reg__0_n_103\,
      P(1) => \mul_reg__0_n_104\,
      P(0) => \mul_reg__0_n_105\,
      PATTERNBDETECT => \NLW_mul_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_mul_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \mul0__0_n_106\,
      PCIN(46) => \mul0__0_n_107\,
      PCIN(45) => \mul0__0_n_108\,
      PCIN(44) => \mul0__0_n_109\,
      PCIN(43) => \mul0__0_n_110\,
      PCIN(42) => \mul0__0_n_111\,
      PCIN(41) => \mul0__0_n_112\,
      PCIN(40) => \mul0__0_n_113\,
      PCIN(39) => \mul0__0_n_114\,
      PCIN(38) => \mul0__0_n_115\,
      PCIN(37) => \mul0__0_n_116\,
      PCIN(36) => \mul0__0_n_117\,
      PCIN(35) => \mul0__0_n_118\,
      PCIN(34) => \mul0__0_n_119\,
      PCIN(33) => \mul0__0_n_120\,
      PCIN(32) => \mul0__0_n_121\,
      PCIN(31) => \mul0__0_n_122\,
      PCIN(30) => \mul0__0_n_123\,
      PCIN(29) => \mul0__0_n_124\,
      PCIN(28) => \mul0__0_n_125\,
      PCIN(27) => \mul0__0_n_126\,
      PCIN(26) => \mul0__0_n_127\,
      PCIN(25) => \mul0__0_n_128\,
      PCIN(24) => \mul0__0_n_129\,
      PCIN(23) => \mul0__0_n_130\,
      PCIN(22) => \mul0__0_n_131\,
      PCIN(21) => \mul0__0_n_132\,
      PCIN(20) => \mul0__0_n_133\,
      PCIN(19) => \mul0__0_n_134\,
      PCIN(18) => \mul0__0_n_135\,
      PCIN(17) => \mul0__0_n_136\,
      PCIN(16) => \mul0__0_n_137\,
      PCIN(15) => \mul0__0_n_138\,
      PCIN(14) => \mul0__0_n_139\,
      PCIN(13) => \mul0__0_n_140\,
      PCIN(12) => \mul0__0_n_141\,
      PCIN(11) => \mul0__0_n_142\,
      PCIN(10) => \mul0__0_n_143\,
      PCIN(9) => \mul0__0_n_144\,
      PCIN(8) => \mul0__0_n_145\,
      PCIN(7) => \mul0__0_n_146\,
      PCIN(6) => \mul0__0_n_147\,
      PCIN(5) => \mul0__0_n_148\,
      PCIN(4) => \mul0__0_n_149\,
      PCIN(3) => \mul0__0_n_150\,
      PCIN(2) => \mul0__0_n_151\,
      PCIN(1) => \mul0__0_n_152\,
      PCIN(0) => \mul0__0_n_153\,
      PCOUT(47 downto 0) => \NLW_mul_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => \^rstp\,
      UNDERFLOW => \NLW_mul_reg__0_UNDERFLOW_UNCONNECTED\
    );
mult_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => weight_valid,
      Q => \^mult_valid\,
      R => '0'
    );
muxValid_d_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \^mult_valid\,
      Q => muxValid_d,
      R => '0'
    );
\muxValid_f_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => muxValid_d,
      I1 => \^mult_valid\,
      O => muxValid_f0
    );
muxValid_f_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => muxValid_f0,
      Q => \^muxvalid_f\,
      R => '0'
    );
\outLayer3Reg[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => outLayer3Valid,
      I1 => outLayer3Data,
      O => E(0)
    );
\outNeuron[0]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(0),
      I1 => p_0_in,
      O => \outNeuron[0]_i_1__7_n_0\
    );
\outNeuron[10]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(10),
      I1 => p_0_in,
      O => \outNeuron[10]_i_1__7_n_0\
    );
\outNeuron[11]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(11),
      I1 => p_0_in,
      O => \outNeuron[11]_i_1__7_n_0\
    );
\outNeuron[12]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(12),
      I1 => p_0_in,
      O => \outNeuron[12]_i_1__7_n_0\
    );
\outNeuron[13]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(13),
      I1 => p_0_in,
      O => \outNeuron[13]_i_1__7_n_0\
    );
\outNeuron[14]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(14),
      I1 => p_0_in,
      O => \outNeuron[14]_i_1__7_n_0\
    );
\outNeuron[15]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(15),
      I1 => p_0_in,
      O => \outNeuron[15]_i_1__7_n_0\
    );
\outNeuron[16]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(16),
      I1 => p_0_in,
      O => \outNeuron[16]_i_1__7_n_0\
    );
\outNeuron[17]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(17),
      I1 => p_0_in,
      O => \outNeuron[17]_i_1__7_n_0\
    );
\outNeuron[18]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(18),
      I1 => p_0_in,
      O => \outNeuron[18]_i_1__7_n_0\
    );
\outNeuron[19]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(19),
      I1 => p_0_in,
      O => \outNeuron[19]_i_1__7_n_0\
    );
\outNeuron[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(1),
      I1 => p_0_in,
      O => \outNeuron[1]_i_1__7_n_0\
    );
\outNeuron[20]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(20),
      I1 => p_0_in,
      O => \outNeuron[20]_i_1__7_n_0\
    );
\outNeuron[21]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(21),
      I1 => p_0_in,
      O => \outNeuron[21]_i_1__7_n_0\
    );
\outNeuron[22]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(22),
      I1 => p_0_in,
      O => \outNeuron[22]_i_1__7_n_0\
    );
\outNeuron[23]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(23),
      I1 => p_0_in,
      O => \outNeuron[23]_i_1__7_n_0\
    );
\outNeuron[24]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(24),
      I1 => p_0_in,
      O => \outNeuron[24]_i_1__7_n_0\
    );
\outNeuron[25]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(25),
      I1 => p_0_in,
      O => \outNeuron[25]_i_1__7_n_0\
    );
\outNeuron[26]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(26),
      I1 => p_0_in,
      O => \outNeuron[26]_i_1__7_n_0\
    );
\outNeuron[27]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(27),
      I1 => p_0_in,
      O => \outNeuron[27]_i_1__7_n_0\
    );
\outNeuron[28]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(28),
      I1 => p_0_in,
      O => \outNeuron[28]_i_1__7_n_0\
    );
\outNeuron[29]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(29),
      I1 => p_0_in,
      O => \outNeuron[29]_i_1__7_n_0\
    );
\outNeuron[2]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(2),
      I1 => p_0_in,
      O => \outNeuron[2]_i_1__7_n_0\
    );
\outNeuron[30]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAE"
    )
        port map (
      I0 => \outNeuron[30]_i_3__7_n_0\,
      I1 => \p_2_in__0\(31),
      I2 => p_0_in,
      I3 => \outNeuron[30]_i_4__7_n_0\,
      I4 => \outNeuron[30]_i_5__7_n_0\,
      O => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron[30]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(30),
      I1 => p_0_in,
      O => \outNeuron[30]_i_2__7_n_0\
    );
\outNeuron[30]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000FFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[48]\,
      I1 => \sum_reg_n_0_[51]\,
      I2 => \sum_reg_n_0_[52]\,
      I3 => \sum_reg_n_0_[50]\,
      I4 => p_0_in,
      I5 => \sum_reg_n_0_[49]\,
      O => \outNeuron[30]_i_3__7_n_0\
    );
\outNeuron[30]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000FFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[58]\,
      I1 => \sum_reg_n_0_[61]\,
      I2 => \sum_reg_n_0_[62]\,
      I3 => \sum_reg_n_0_[60]\,
      I4 => p_0_in,
      I5 => \sum_reg_n_0_[59]\,
      O => \outNeuron[30]_i_4__7_n_0\
    );
\outNeuron[30]_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000FFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[53]\,
      I1 => \sum_reg_n_0_[56]\,
      I2 => \sum_reg_n_0_[57]\,
      I3 => \sum_reg_n_0_[55]\,
      I4 => p_0_in,
      I5 => \sum_reg_n_0_[54]\,
      O => \outNeuron[30]_i_5__7_n_0\
    );
\outNeuron[3]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(3),
      I1 => p_0_in,
      O => \outNeuron[3]_i_1__7_n_0\
    );
\outNeuron[4]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(4),
      I1 => p_0_in,
      O => \outNeuron[4]_i_1__7_n_0\
    );
\outNeuron[5]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(5),
      I1 => p_0_in,
      O => \outNeuron[5]_i_1__7_n_0\
    );
\outNeuron[6]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(6),
      I1 => p_0_in,
      O => \outNeuron[6]_i_1__7_n_0\
    );
\outNeuron[7]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(7),
      I1 => p_0_in,
      O => \outNeuron[7]_i_1__7_n_0\
    );
\outNeuron[8]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(8),
      I1 => p_0_in,
      O => \outNeuron[8]_i_1__7_n_0\
    );
\outNeuron[9]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_2_in__0\(9),
      I1 => p_0_in,
      O => \outNeuron[9]_i_1__7_n_0\
    );
\outNeuron_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[0]_i_1__7_n_0\,
      Q => D(0),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[10]_i_1__7_n_0\,
      Q => D(10),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[11]_i_1__7_n_0\,
      Q => D(11),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[12]_i_1__7_n_0\,
      Q => D(12),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[13]_i_1__7_n_0\,
      Q => D(13),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[14]_i_1__7_n_0\,
      Q => D(14),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[15]_i_1__7_n_0\,
      Q => D(15),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[16]_i_1__7_n_0\,
      Q => D(16),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[17]_i_1__7_n_0\,
      Q => D(17),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[18]_i_1__7_n_0\,
      Q => D(18),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[19]_i_1__7_n_0\,
      Q => D(19),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[1]_i_1__7_n_0\,
      Q => D(1),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[20]_i_1__7_n_0\,
      Q => D(20),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[21]_i_1__7_n_0\,
      Q => D(21),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[22]_i_1__7_n_0\,
      Q => D(22),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[23]_i_1__7_n_0\,
      Q => D(23),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[24]_i_1__7_n_0\,
      Q => D(24),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[25]_i_1__7_n_0\,
      Q => D(25),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[26]_i_1__7_n_0\,
      Q => D(26),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[27]_i_1__7_n_0\,
      Q => D(27),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[28]_i_1__7_n_0\,
      Q => D(28),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[29]_i_1__7_n_0\,
      Q => D(29),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[2]_i_1__7_n_0\,
      Q => D(2),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[30]_i_2__7_n_0\,
      Q => D(30),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[3]_i_1__7_n_0\,
      Q => D(3),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[4]_i_1__7_n_0\,
      Q => D(4),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[5]_i_1__7_n_0\,
      Q => D(5),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[6]_i_1__7_n_0\,
      Q => D(6),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[7]_i_1__7_n_0\,
      Q => D(7),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[8]_i_1__7_n_0\,
      Q => D(8),
      S => \outNeuron[30]_i_1__7_n_0\
    );
\outNeuron_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[9]_i_1__7_n_0\,
      Q => D(9),
      S => \outNeuron[30]_i_1__7_n_0\
    );
outvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => sigValid,
      Q => outLayer3Valid,
      R => '0'
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => raddr(0),
      I1 => \mul0__0_0\,
      I2 => S_AXI_ARESETN,
      I3 => outLayer3Valid,
      O => \raddr[0]_i_1_n_0\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006A00"
    )
        port map (
      I0 => raddr(1),
      I1 => \mul0__0_0\,
      I2 => raddr(0),
      I3 => S_AXI_ARESETN,
      I4 => outLayer3Valid,
      O => \raddr[1]_i_1_n_0\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAA0000"
    )
        port map (
      I0 => raddr(2),
      I1 => \mul0__0_0\,
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => S_AXI_ARESETN,
      I5 => outLayer3Valid,
      O => \raddr[2]_i_1_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \raddr[0]_i_1_n_0\,
      Q => raddr(0),
      R => '0'
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \raddr[1]_i_1_n_0\,
      Q => raddr(1),
      R => '0'
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \raddr[2]_i_1_n_0\,
      Q => raddr(2),
      R => '0'
    );
\sigValid_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => \^muxvalid_f\,
      O => sum11_out
    );
sigValid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => sum11_out,
      Q => sigValid,
      R => '0'
    );
\sum[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => accumulateSum_carry_n_7,
      I3 => biasSum_carry_n_7,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[0]_i_1__7_n_0\
    );
\sum[10]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__1_n_5\,
      I3 => \biasSum_carry__1_n_5\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[10]_i_1__7_n_0\
    );
\sum[11]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__1_n_4\,
      I3 => \biasSum_carry__1_n_4\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[11]_i_1__7_n_0\
    );
\sum[12]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__2_n_7\,
      I3 => \biasSum_carry__2_n_7\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[12]_i_1__7_n_0\
    );
\sum[13]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__2_n_6\,
      I3 => \biasSum_carry__2_n_6\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[13]_i_1__7_n_0\
    );
\sum[14]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__2_n_5\,
      I3 => \biasSum_carry__2_n_5\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[14]_i_1__7_n_0\
    );
\sum[15]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__2_n_4\,
      I3 => \biasSum_carry__2_n_4\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[15]_i_1__7_n_0\
    );
\sum[16]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__3_n_7\,
      I3 => \biasSum_carry__3_n_7\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[16]_i_1__7_n_0\
    );
\sum[17]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__3_n_6\,
      I3 => \biasSum_carry__3_n_6\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[17]_i_1__7_n_0\
    );
\sum[18]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__3_n_5\,
      I3 => \biasSum_carry__3_n_5\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[18]_i_1__7_n_0\
    );
\sum[19]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__3_n_4\,
      I3 => \biasSum_carry__3_n_4\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[19]_i_1__7_n_0\
    );
\sum[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => accumulateSum_carry_n_6,
      I3 => biasSum_carry_n_6,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[1]_i_1__7_n_0\
    );
\sum[20]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__4_n_7\,
      I3 => \biasSum_carry__4_n_7\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[20]_i_1__7_n_0\
    );
\sum[21]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__4_n_6\,
      I3 => \biasSum_carry__4_n_6\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[21]_i_1__7_n_0\
    );
\sum[22]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__4_n_5\,
      I3 => \biasSum_carry__4_n_5\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[22]_i_1__7_n_0\
    );
\sum[23]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__4_n_4\,
      I3 => \biasSum_carry__4_n_4\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[23]_i_1__7_n_0\
    );
\sum[24]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__5_n_7\,
      I3 => \biasSum_carry__5_n_7\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[24]_i_1__7_n_0\
    );
\sum[25]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__5_n_6\,
      I3 => \biasSum_carry__5_n_6\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[25]_i_1__7_n_0\
    );
\sum[26]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__5_n_5\,
      I3 => \biasSum_carry__5_n_5\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[26]_i_1__7_n_0\
    );
\sum[27]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__5_n_4\,
      I3 => \biasSum_carry__5_n_4\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[27]_i_1__7_n_0\
    );
\sum[28]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__6_n_7\,
      I3 => \biasSum_carry__6_n_7\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[28]_i_1__7_n_0\
    );
\sum[29]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__6_n_6\,
      I3 => \biasSum_carry__6_n_6\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[29]_i_1__7_n_0\
    );
\sum[2]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => accumulateSum_carry_n_5,
      I3 => biasSum_carry_n_5,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[2]_i_1__7_n_0\
    );
\sum[30]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__6_n_5\,
      I3 => \biasSum_carry__6_n_5\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[30]_i_1__7_n_0\
    );
\sum[31]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__6_n_4\,
      I3 => \biasSum_carry__6_n_4\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[31]_i_1__7_n_0\
    );
\sum[32]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__7_n_7\,
      I3 => \biasSum_carry__7_n_7\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[32]_i_1__7_n_0\
    );
\sum[33]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__7_n_6\,
      I3 => \biasSum_carry__7_n_6\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[33]_i_1__7_n_0\
    );
\sum[34]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__7_n_5\,
      I3 => \biasSum_carry__7_n_5\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[34]_i_1__7_n_0\
    );
\sum[35]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__7_n_4\,
      I3 => \biasSum_carry__7_n_4\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[35]_i_1__7_n_0\
    );
\sum[36]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__8_n_7\,
      I3 => \biasSum_carry__8_n_7\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[36]_i_1__7_n_0\
    );
\sum[37]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__8_n_6\,
      I3 => \biasSum_carry__8_n_6\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[37]_i_1__7_n_0\
    );
\sum[38]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__8_n_5\,
      I3 => \biasSum_carry__8_n_5\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[38]_i_1__7_n_0\
    );
\sum[39]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__8_n_4\,
      I3 => \biasSum_carry__8_n_4\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[39]_i_1__7_n_0\
    );
\sum[3]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => accumulateSum_carry_n_4,
      I3 => biasSum_carry_n_4,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[3]_i_1__7_n_0\
    );
\sum[40]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__9_n_7\,
      I3 => \biasSum_carry__9_n_7\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[40]_i_1__7_n_0\
    );
\sum[41]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__9_n_6\,
      I3 => \biasSum_carry__9_n_6\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[41]_i_1__7_n_0\
    );
\sum[42]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__9_n_5\,
      I3 => \biasSum_carry__9_n_5\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[42]_i_1__7_n_0\
    );
\sum[43]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__9_n_4\,
      I3 => \biasSum_carry__9_n_4\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[43]_i_1__7_n_0\
    );
\sum[44]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__10_n_7\,
      I3 => \biasSum_carry__10_n_7\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[44]_i_1__7_n_0\
    );
\sum[45]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__10_n_6\,
      I3 => \biasSum_carry__10_n_6\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[45]_i_1__7_n_0\
    );
\sum[46]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__10_n_5\,
      I3 => \biasSum_carry__10_n_5\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[46]_i_1__7_n_0\
    );
\sum[47]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__10_n_4\,
      I3 => \biasSum_carry__10_n_4\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[47]_i_1__7_n_0\
    );
\sum[48]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__11_n_7\,
      I3 => \biasSum_carry__11_n_7\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[48]_i_1__7_n_0\
    );
\sum[49]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__11_n_6\,
      I3 => \biasSum_carry__11_n_6\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[49]_i_1__7_n_0\
    );
\sum[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__0_n_7\,
      I3 => \biasSum_carry__0_n_7\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[4]_i_1__7_n_0\
    );
\sum[50]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__11_n_5\,
      I3 => \biasSum_carry__11_n_5\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[50]_i_1__7_n_0\
    );
\sum[51]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__11_n_4\,
      I3 => \biasSum_carry__11_n_4\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[51]_i_1__7_n_0\
    );
\sum[52]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__12_n_7\,
      I3 => \biasSum_carry__12_n_7\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[52]_i_1__7_n_0\
    );
\sum[53]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__12_n_6\,
      I3 => \biasSum_carry__12_n_6\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[53]_i_1__7_n_0\
    );
\sum[54]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__12_n_5\,
      I3 => \biasSum_carry__12_n_5\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[54]_i_1__7_n_0\
    );
\sum[55]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__12_n_4\,
      I3 => \biasSum_carry__12_n_4\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[55]_i_1__7_n_0\
    );
\sum[56]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__13_n_7\,
      I3 => \biasSum_carry__13_n_7\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[56]_i_1__7_n_0\
    );
\sum[57]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__13_n_6\,
      I3 => \biasSum_carry__13_n_6\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[57]_i_1__7_n_0\
    );
\sum[58]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__13_n_5\,
      I3 => \biasSum_carry__13_n_5\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[58]_i_1__7_n_0\
    );
\sum[59]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__13_n_4\,
      I3 => \biasSum_carry__13_n_4\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[59]_i_1__7_n_0\
    );
\sum[5]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__0_n_6\,
      I3 => \biasSum_carry__0_n_6\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[5]_i_1__7_n_0\
    );
\sum[60]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__14_n_7\,
      I3 => \biasSum_carry__14_n_7\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[60]_i_1__7_n_0\
    );
\sum[61]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__14_n_6\,
      I3 => \biasSum_carry__14_n_6\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[61]_i_1__7_n_0\
    );
\sum[62]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => outLayer3Valid,
      I1 => S_AXI_ARESETN,
      O => sum0
    );
\sum[62]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
        port map (
      I0 => \^mult_valid\,
      I1 => raddr(1),
      I2 => raddr(2),
      I3 => raddr(0),
      I4 => \^muxvalid_f\,
      O => \sum[62]_i_2__7_n_0\
    );
\sum[62]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__14_n_5\,
      I3 => \biasSum_carry__14_n_5\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[62]_i_3__7_n_0\
    );
\sum[62]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020202F20"
    )
        port map (
      I0 => p_4_in,
      I1 => p_3_in,
      I2 => \sum[62]_i_7_n_0\,
      I3 => p_2_in,
      I4 => p_1_in,
      I5 => p_0_in,
      O => \sum[62]_i_4__7_n_0\
    );
\sum[62]_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF00"
    )
        port map (
      I0 => p_4_in,
      I1 => p_3_in,
      I2 => p_0_in,
      I3 => \sum[62]_i_7_n_0\,
      O => \sum[62]_i_5__7_n_0\
    );
\sum[62]_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
        port map (
      I0 => p_2_in,
      I1 => p_1_in,
      I2 => p_0_in,
      I3 => \sum[62]_i_7_n_0\,
      O => \sum[62]_i_6__7_n_0\
    );
\sum[62]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^muxvalid_f\,
      I1 => raddr(0),
      I2 => raddr(2),
      I3 => raddr(1),
      O => \sum[62]_i_7_n_0\
    );
\sum[63]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B80000000000"
    )
        port map (
      I0 => \sum[63]_i_2__7_n_0\,
      I1 => \sum[62]_i_2__7_n_0\,
      I2 => p_0_in,
      I3 => S_AXI_ARESETN,
      I4 => outLayer3Valid,
      I5 => \sum[63]_i_3__0_n_0\,
      O => \sum[63]_i_1__7_n_0\
    );
\sum[63]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFACFC0CFCA0F00"
    )
        port map (
      I0 => p_1_in,
      I1 => p_4_in,
      I2 => \sum[62]_i_7_n_0\,
      I3 => p_2_in,
      I4 => p_0_in,
      I5 => p_3_in,
      O => \sum[63]_i_2__7_n_0\
    );
\sum[63]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      I2 => p_2_in,
      I3 => \sum[62]_i_7_n_0\,
      O => \sum[63]_i_3__0_n_0\
    );
\sum[6]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__0_n_5\,
      I3 => \biasSum_carry__0_n_5\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[6]_i_1__7_n_0\
    );
\sum[7]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__0_n_4\,
      I3 => \biasSum_carry__0_n_4\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[7]_i_1__7_n_0\
    );
\sum[8]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__1_n_7\,
      I3 => \biasSum_carry__1_n_7\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[8]_i_1__7_n_0\
    );
\sum[9]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__7_n_0\,
      I1 => \sum[62]_i_5__7_n_0\,
      I2 => \accumulateSum_carry__1_n_6\,
      I3 => \biasSum_carry__1_n_6\,
      I4 => \sum[62]_i_6__7_n_0\,
      O => \sum[9]_i_1__7_n_0\
    );
\sum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[0]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[0]\,
      R => sum0
    );
\sum_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[10]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[10]\,
      R => sum0
    );
\sum_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[11]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[11]\,
      R => sum0
    );
\sum_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[12]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[12]\,
      R => sum0
    );
\sum_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[13]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[13]\,
      R => sum0
    );
\sum_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[14]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[14]\,
      R => sum0
    );
\sum_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[15]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[15]\,
      R => sum0
    );
\sum_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[16]_i_1__7_n_0\,
      Q => \p_2_in__0\(0),
      R => sum0
    );
\sum_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[17]_i_1__7_n_0\,
      Q => \p_2_in__0\(1),
      R => sum0
    );
\sum_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[18]_i_1__7_n_0\,
      Q => \p_2_in__0\(2),
      R => sum0
    );
\sum_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[19]_i_1__7_n_0\,
      Q => \p_2_in__0\(3),
      R => sum0
    );
\sum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[1]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[1]\,
      R => sum0
    );
\sum_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[20]_i_1__7_n_0\,
      Q => \p_2_in__0\(4),
      R => sum0
    );
\sum_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[21]_i_1__7_n_0\,
      Q => \p_2_in__0\(5),
      R => sum0
    );
\sum_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[22]_i_1__7_n_0\,
      Q => \p_2_in__0\(6),
      R => sum0
    );
\sum_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[23]_i_1__7_n_0\,
      Q => \p_2_in__0\(7),
      R => sum0
    );
\sum_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[24]_i_1__7_n_0\,
      Q => \p_2_in__0\(8),
      R => sum0
    );
\sum_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[25]_i_1__7_n_0\,
      Q => \p_2_in__0\(9),
      R => sum0
    );
\sum_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[26]_i_1__7_n_0\,
      Q => \p_2_in__0\(10),
      R => sum0
    );
\sum_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[27]_i_1__7_n_0\,
      Q => \p_2_in__0\(11),
      R => sum0
    );
\sum_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[28]_i_1__7_n_0\,
      Q => \p_2_in__0\(12),
      R => sum0
    );
\sum_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[29]_i_1__7_n_0\,
      Q => \p_2_in__0\(13),
      R => sum0
    );
\sum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[2]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[2]\,
      R => sum0
    );
\sum_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[30]_i_1__7_n_0\,
      Q => \p_2_in__0\(14),
      R => sum0
    );
\sum_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[31]_i_1__7_n_0\,
      Q => \p_2_in__0\(15),
      R => sum0
    );
\sum_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[32]_i_1__7_n_0\,
      Q => \p_2_in__0\(16),
      R => sum0
    );
\sum_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[33]_i_1__7_n_0\,
      Q => \p_2_in__0\(17),
      R => sum0
    );
\sum_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[34]_i_1__7_n_0\,
      Q => \p_2_in__0\(18),
      R => sum0
    );
\sum_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[35]_i_1__7_n_0\,
      Q => \p_2_in__0\(19),
      R => sum0
    );
\sum_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[36]_i_1__7_n_0\,
      Q => \p_2_in__0\(20),
      R => sum0
    );
\sum_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[37]_i_1__7_n_0\,
      Q => \p_2_in__0\(21),
      R => sum0
    );
\sum_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[38]_i_1__7_n_0\,
      Q => \p_2_in__0\(22),
      R => sum0
    );
\sum_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[39]_i_1__7_n_0\,
      Q => \p_2_in__0\(23),
      R => sum0
    );
\sum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[3]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[3]\,
      R => sum0
    );
\sum_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[40]_i_1__7_n_0\,
      Q => \p_2_in__0\(24),
      R => sum0
    );
\sum_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[41]_i_1__7_n_0\,
      Q => \p_2_in__0\(25),
      R => sum0
    );
\sum_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[42]_i_1__7_n_0\,
      Q => \p_2_in__0\(26),
      R => sum0
    );
\sum_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[43]_i_1__7_n_0\,
      Q => \p_2_in__0\(27),
      R => sum0
    );
\sum_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[44]_i_1__7_n_0\,
      Q => \p_2_in__0\(28),
      R => sum0
    );
\sum_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[45]_i_1__7_n_0\,
      Q => \p_2_in__0\(29),
      R => sum0
    );
\sum_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[46]_i_1__7_n_0\,
      Q => \p_2_in__0\(30),
      R => sum0
    );
\sum_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[47]_i_1__7_n_0\,
      Q => \p_2_in__0\(31),
      R => sum0
    );
\sum_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[48]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[48]\,
      R => sum0
    );
\sum_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[49]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[49]\,
      R => sum0
    );
\sum_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[4]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[4]\,
      R => sum0
    );
\sum_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[50]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[50]\,
      R => sum0
    );
\sum_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[51]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[51]\,
      R => sum0
    );
\sum_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[52]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[52]\,
      R => sum0
    );
\sum_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[53]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[53]\,
      R => sum0
    );
\sum_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[54]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[54]\,
      R => sum0
    );
\sum_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[55]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[55]\,
      R => sum0
    );
\sum_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[56]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[56]\,
      R => sum0
    );
\sum_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[57]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[57]\,
      R => sum0
    );
\sum_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[58]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[58]\,
      R => sum0
    );
\sum_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[59]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[59]\,
      R => sum0
    );
\sum_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[5]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[5]\,
      R => sum0
    );
\sum_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[60]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[60]\,
      R => sum0
    );
\sum_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[61]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[61]\,
      R => sum0
    );
\sum_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[62]_i_3__7_n_0\,
      Q => \sum_reg_n_0_[62]\,
      R => sum0
    );
\sum_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \sum[63]_i_1__7_n_0\,
      Q => p_0_in,
      R => '0'
    );
\sum_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[6]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[6]\,
      R => sum0
    );
\sum_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[7]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[7]\,
      R => sum0
    );
\sum_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[8]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[8]\,
      R => sum0
    );
\sum_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__7_n_0\,
      D => \sum[9]_i_1__7_n_0\,
      Q => \sum_reg_n_0_[9]\,
      R => sum0
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^addrd\(0),
      I1 => wen,
      I2 => \waddr_reg_n_0_[1]\,
      O => \waddr[1]_i_1_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \waddr_reg[0]_0\,
      Q => \^addrd\(0),
      R => rst
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \waddr[1]_i_1_n_0\,
      Q => \waddr_reg_n_0_[1]\,
      R => rst
    );
weight_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_0\,
      Q => weight_valid,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized8\ is
  port (
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wen_0 : in STD_LOGIC;
    rst : in STD_LOGIC;
    \waddr_reg[0]_0\ : in STD_LOGIC;
    \mul0__0_0\ : in STD_LOGIC;
    mul_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ARESETN : in STD_LOGIC;
    muxValid_f : in STD_LOGIC;
    mult_valid : in STD_LOGIC;
    \bias_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[63]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized8\ : entity is "neuron";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized8\ is
  signal \^addrd\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal WBram_n_0 : STD_LOGIC;
  signal WBram_n_1 : STD_LOGIC;
  signal WBram_n_10 : STD_LOGIC;
  signal WBram_n_11 : STD_LOGIC;
  signal WBram_n_12 : STD_LOGIC;
  signal WBram_n_13 : STD_LOGIC;
  signal WBram_n_14 : STD_LOGIC;
  signal WBram_n_15 : STD_LOGIC;
  signal WBram_n_16 : STD_LOGIC;
  signal WBram_n_17 : STD_LOGIC;
  signal WBram_n_18 : STD_LOGIC;
  signal WBram_n_19 : STD_LOGIC;
  signal WBram_n_2 : STD_LOGIC;
  signal WBram_n_20 : STD_LOGIC;
  signal WBram_n_21 : STD_LOGIC;
  signal WBram_n_22 : STD_LOGIC;
  signal WBram_n_23 : STD_LOGIC;
  signal WBram_n_24 : STD_LOGIC;
  signal WBram_n_25 : STD_LOGIC;
  signal WBram_n_26 : STD_LOGIC;
  signal WBram_n_27 : STD_LOGIC;
  signal WBram_n_28 : STD_LOGIC;
  signal WBram_n_29 : STD_LOGIC;
  signal WBram_n_3 : STD_LOGIC;
  signal WBram_n_30 : STD_LOGIC;
  signal WBram_n_31 : STD_LOGIC;
  signal WBram_n_4 : STD_LOGIC;
  signal WBram_n_5 : STD_LOGIC;
  signal WBram_n_6 : STD_LOGIC;
  signal WBram_n_7 : STD_LOGIC;
  signal WBram_n_8 : STD_LOGIC;
  signal WBram_n_9 : STD_LOGIC;
  signal \accumulateSum_carry__0_i_1__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_2__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_3__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_i_4__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__0_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_1__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_2__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_3__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_i_4__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__10_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_1__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_2__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_3__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_i_4__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__11_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_1__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_2__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_3__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_i_4__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__12_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_1__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_2__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_3__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_i_4__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__13_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_1__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_2__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_3__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_i_4__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__14_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_1__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_2__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_3__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_i_4__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__1_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_1__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_2__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_3__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_i_4__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__2_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_1__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_2__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_3__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_i_4__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__3_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_1__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_2__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_3__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_i_4__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__4_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_1__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_2__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_3__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_i_4__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__5_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_1__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_2__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_3__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_i_4__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__6_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_1__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_2__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_3__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_i_4__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__7_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_1__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_2__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_3__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_i_4__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__8_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_1__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_2__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_3__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_i_4__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_1\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_2\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_3\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_4\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_5\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_6\ : STD_LOGIC;
  signal \accumulateSum_carry__9_n_7\ : STD_LOGIC;
  signal \accumulateSum_carry_i_1__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry_i_2__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry_i_3__8_n_0\ : STD_LOGIC;
  signal \accumulateSum_carry_i_4__8_n_0\ : STD_LOGIC;
  signal accumulateSum_carry_n_0 : STD_LOGIC;
  signal accumulateSum_carry_n_1 : STD_LOGIC;
  signal accumulateSum_carry_n_2 : STD_LOGIC;
  signal accumulateSum_carry_n_3 : STD_LOGIC;
  signal accumulateSum_carry_n_4 : STD_LOGIC;
  signal accumulateSum_carry_n_5 : STD_LOGIC;
  signal accumulateSum_carry_n_6 : STD_LOGIC;
  signal accumulateSum_carry_n_7 : STD_LOGIC;
  signal \biasSum_carry__0_i_1__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_2__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_3__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_i_4__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_n_0\ : STD_LOGIC;
  signal \biasSum_carry__0_n_1\ : STD_LOGIC;
  signal \biasSum_carry__0_n_2\ : STD_LOGIC;
  signal \biasSum_carry__0_n_3\ : STD_LOGIC;
  signal \biasSum_carry__0_n_4\ : STD_LOGIC;
  signal \biasSum_carry__0_n_5\ : STD_LOGIC;
  signal \biasSum_carry__0_n_6\ : STD_LOGIC;
  signal \biasSum_carry__0_n_7\ : STD_LOGIC;
  signal \biasSum_carry__10_i_1__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_2__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_3__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_i_4__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_n_0\ : STD_LOGIC;
  signal \biasSum_carry__10_n_1\ : STD_LOGIC;
  signal \biasSum_carry__10_n_2\ : STD_LOGIC;
  signal \biasSum_carry__10_n_3\ : STD_LOGIC;
  signal \biasSum_carry__10_n_4\ : STD_LOGIC;
  signal \biasSum_carry__10_n_5\ : STD_LOGIC;
  signal \biasSum_carry__10_n_6\ : STD_LOGIC;
  signal \biasSum_carry__10_n_7\ : STD_LOGIC;
  signal \biasSum_carry__11_i_1__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_2__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_3__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_i_4__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_n_0\ : STD_LOGIC;
  signal \biasSum_carry__11_n_1\ : STD_LOGIC;
  signal \biasSum_carry__11_n_2\ : STD_LOGIC;
  signal \biasSum_carry__11_n_3\ : STD_LOGIC;
  signal \biasSum_carry__11_n_4\ : STD_LOGIC;
  signal \biasSum_carry__11_n_5\ : STD_LOGIC;
  signal \biasSum_carry__11_n_6\ : STD_LOGIC;
  signal \biasSum_carry__11_n_7\ : STD_LOGIC;
  signal \biasSum_carry__12_i_1__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_2__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_3__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_i_4__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_n_0\ : STD_LOGIC;
  signal \biasSum_carry__12_n_1\ : STD_LOGIC;
  signal \biasSum_carry__12_n_2\ : STD_LOGIC;
  signal \biasSum_carry__12_n_3\ : STD_LOGIC;
  signal \biasSum_carry__12_n_4\ : STD_LOGIC;
  signal \biasSum_carry__12_n_5\ : STD_LOGIC;
  signal \biasSum_carry__12_n_6\ : STD_LOGIC;
  signal \biasSum_carry__12_n_7\ : STD_LOGIC;
  signal \biasSum_carry__13_i_1__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_2__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_3__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_i_4__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_n_0\ : STD_LOGIC;
  signal \biasSum_carry__13_n_1\ : STD_LOGIC;
  signal \biasSum_carry__13_n_2\ : STD_LOGIC;
  signal \biasSum_carry__13_n_3\ : STD_LOGIC;
  signal \biasSum_carry__13_n_4\ : STD_LOGIC;
  signal \biasSum_carry__13_n_5\ : STD_LOGIC;
  signal \biasSum_carry__13_n_6\ : STD_LOGIC;
  signal \biasSum_carry__13_n_7\ : STD_LOGIC;
  signal \biasSum_carry__14_i_1__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_2__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_3__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_i_4__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__14_n_1\ : STD_LOGIC;
  signal \biasSum_carry__14_n_2\ : STD_LOGIC;
  signal \biasSum_carry__14_n_3\ : STD_LOGIC;
  signal \biasSum_carry__14_n_4\ : STD_LOGIC;
  signal \biasSum_carry__14_n_5\ : STD_LOGIC;
  signal \biasSum_carry__14_n_6\ : STD_LOGIC;
  signal \biasSum_carry__14_n_7\ : STD_LOGIC;
  signal \biasSum_carry__1_i_1__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_2__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_3__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_i_4__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_n_0\ : STD_LOGIC;
  signal \biasSum_carry__1_n_1\ : STD_LOGIC;
  signal \biasSum_carry__1_n_2\ : STD_LOGIC;
  signal \biasSum_carry__1_n_3\ : STD_LOGIC;
  signal \biasSum_carry__1_n_4\ : STD_LOGIC;
  signal \biasSum_carry__1_n_5\ : STD_LOGIC;
  signal \biasSum_carry__1_n_6\ : STD_LOGIC;
  signal \biasSum_carry__1_n_7\ : STD_LOGIC;
  signal \biasSum_carry__2_i_1__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_2__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_3__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_i_4__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_n_0\ : STD_LOGIC;
  signal \biasSum_carry__2_n_1\ : STD_LOGIC;
  signal \biasSum_carry__2_n_2\ : STD_LOGIC;
  signal \biasSum_carry__2_n_3\ : STD_LOGIC;
  signal \biasSum_carry__2_n_4\ : STD_LOGIC;
  signal \biasSum_carry__2_n_5\ : STD_LOGIC;
  signal \biasSum_carry__2_n_6\ : STD_LOGIC;
  signal \biasSum_carry__2_n_7\ : STD_LOGIC;
  signal \biasSum_carry__3_i_1__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_2__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_3__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_i_4__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_n_0\ : STD_LOGIC;
  signal \biasSum_carry__3_n_1\ : STD_LOGIC;
  signal \biasSum_carry__3_n_2\ : STD_LOGIC;
  signal \biasSum_carry__3_n_3\ : STD_LOGIC;
  signal \biasSum_carry__3_n_4\ : STD_LOGIC;
  signal \biasSum_carry__3_n_5\ : STD_LOGIC;
  signal \biasSum_carry__3_n_6\ : STD_LOGIC;
  signal \biasSum_carry__3_n_7\ : STD_LOGIC;
  signal \biasSum_carry__4_i_1__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_2__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_3__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_i_4__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_n_0\ : STD_LOGIC;
  signal \biasSum_carry__4_n_1\ : STD_LOGIC;
  signal \biasSum_carry__4_n_2\ : STD_LOGIC;
  signal \biasSum_carry__4_n_3\ : STD_LOGIC;
  signal \biasSum_carry__4_n_4\ : STD_LOGIC;
  signal \biasSum_carry__4_n_5\ : STD_LOGIC;
  signal \biasSum_carry__4_n_6\ : STD_LOGIC;
  signal \biasSum_carry__4_n_7\ : STD_LOGIC;
  signal \biasSum_carry__5_i_1__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_2__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_3__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_i_4__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_n_0\ : STD_LOGIC;
  signal \biasSum_carry__5_n_1\ : STD_LOGIC;
  signal \biasSum_carry__5_n_2\ : STD_LOGIC;
  signal \biasSum_carry__5_n_3\ : STD_LOGIC;
  signal \biasSum_carry__5_n_4\ : STD_LOGIC;
  signal \biasSum_carry__5_n_5\ : STD_LOGIC;
  signal \biasSum_carry__5_n_6\ : STD_LOGIC;
  signal \biasSum_carry__5_n_7\ : STD_LOGIC;
  signal \biasSum_carry__6_i_1__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_2__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_3__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_i_4__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_n_0\ : STD_LOGIC;
  signal \biasSum_carry__6_n_1\ : STD_LOGIC;
  signal \biasSum_carry__6_n_2\ : STD_LOGIC;
  signal \biasSum_carry__6_n_3\ : STD_LOGIC;
  signal \biasSum_carry__6_n_4\ : STD_LOGIC;
  signal \biasSum_carry__6_n_5\ : STD_LOGIC;
  signal \biasSum_carry__6_n_6\ : STD_LOGIC;
  signal \biasSum_carry__6_n_7\ : STD_LOGIC;
  signal \biasSum_carry__7_i_1__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_2__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_3__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_i_4__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_n_0\ : STD_LOGIC;
  signal \biasSum_carry__7_n_1\ : STD_LOGIC;
  signal \biasSum_carry__7_n_2\ : STD_LOGIC;
  signal \biasSum_carry__7_n_3\ : STD_LOGIC;
  signal \biasSum_carry__7_n_4\ : STD_LOGIC;
  signal \biasSum_carry__7_n_5\ : STD_LOGIC;
  signal \biasSum_carry__7_n_6\ : STD_LOGIC;
  signal \biasSum_carry__7_n_7\ : STD_LOGIC;
  signal \biasSum_carry__8_i_1__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_2__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_3__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_i_4__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__8_n_1\ : STD_LOGIC;
  signal \biasSum_carry__8_n_2\ : STD_LOGIC;
  signal \biasSum_carry__8_n_3\ : STD_LOGIC;
  signal \biasSum_carry__8_n_4\ : STD_LOGIC;
  signal \biasSum_carry__8_n_5\ : STD_LOGIC;
  signal \biasSum_carry__8_n_6\ : STD_LOGIC;
  signal \biasSum_carry__8_n_7\ : STD_LOGIC;
  signal \biasSum_carry__9_i_1__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_2__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_3__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_i_4__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_n_0\ : STD_LOGIC;
  signal \biasSum_carry__9_n_1\ : STD_LOGIC;
  signal \biasSum_carry__9_n_2\ : STD_LOGIC;
  signal \biasSum_carry__9_n_3\ : STD_LOGIC;
  signal \biasSum_carry__9_n_4\ : STD_LOGIC;
  signal \biasSum_carry__9_n_5\ : STD_LOGIC;
  signal \biasSum_carry__9_n_6\ : STD_LOGIC;
  signal \biasSum_carry__9_n_7\ : STD_LOGIC;
  signal \biasSum_carry_i_1__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry_i_2__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry_i_3__8_n_0\ : STD_LOGIC;
  signal \biasSum_carry_i_4__8_n_0\ : STD_LOGIC;
  signal biasSum_carry_n_0 : STD_LOGIC;
  signal biasSum_carry_n_1 : STD_LOGIC;
  signal biasSum_carry_n_2 : STD_LOGIC;
  signal biasSum_carry_n_3 : STD_LOGIC;
  signal biasSum_carry_n_4 : STD_LOGIC;
  signal biasSum_carry_n_5 : STD_LOGIC;
  signal biasSum_carry_n_6 : STD_LOGIC;
  signal biasSum_carry_n_7 : STD_LOGIC;
  signal \bias_reg_n_0_[16]\ : STD_LOGIC;
  signal \bias_reg_n_0_[17]\ : STD_LOGIC;
  signal \bias_reg_n_0_[18]\ : STD_LOGIC;
  signal \bias_reg_n_0_[19]\ : STD_LOGIC;
  signal \bias_reg_n_0_[20]\ : STD_LOGIC;
  signal \bias_reg_n_0_[21]\ : STD_LOGIC;
  signal \bias_reg_n_0_[22]\ : STD_LOGIC;
  signal \bias_reg_n_0_[23]\ : STD_LOGIC;
  signal \bias_reg_n_0_[24]\ : STD_LOGIC;
  signal \bias_reg_n_0_[25]\ : STD_LOGIC;
  signal \bias_reg_n_0_[26]\ : STD_LOGIC;
  signal \bias_reg_n_0_[27]\ : STD_LOGIC;
  signal \bias_reg_n_0_[28]\ : STD_LOGIC;
  signal \bias_reg_n_0_[29]\ : STD_LOGIC;
  signal \bias_reg_n_0_[30]\ : STD_LOGIC;
  signal \bias_reg_n_0_[31]\ : STD_LOGIC;
  signal \bias_reg_n_0_[32]\ : STD_LOGIC;
  signal \bias_reg_n_0_[33]\ : STD_LOGIC;
  signal \bias_reg_n_0_[34]\ : STD_LOGIC;
  signal \bias_reg_n_0_[35]\ : STD_LOGIC;
  signal \bias_reg_n_0_[36]\ : STD_LOGIC;
  signal \bias_reg_n_0_[37]\ : STD_LOGIC;
  signal \bias_reg_n_0_[38]\ : STD_LOGIC;
  signal \bias_reg_n_0_[39]\ : STD_LOGIC;
  signal \bias_reg_n_0_[40]\ : STD_LOGIC;
  signal \bias_reg_n_0_[41]\ : STD_LOGIC;
  signal \bias_reg_n_0_[42]\ : STD_LOGIC;
  signal \bias_reg_n_0_[43]\ : STD_LOGIC;
  signal \bias_reg_n_0_[44]\ : STD_LOGIC;
  signal \bias_reg_n_0_[45]\ : STD_LOGIC;
  signal \bias_reg_n_0_[46]\ : STD_LOGIC;
  signal \bias_reg_n_0_[63]\ : STD_LOGIC;
  signal \mul0__0_n_100\ : STD_LOGIC;
  signal \mul0__0_n_101\ : STD_LOGIC;
  signal \mul0__0_n_102\ : STD_LOGIC;
  signal \mul0__0_n_103\ : STD_LOGIC;
  signal \mul0__0_n_104\ : STD_LOGIC;
  signal \mul0__0_n_105\ : STD_LOGIC;
  signal \mul0__0_n_106\ : STD_LOGIC;
  signal \mul0__0_n_107\ : STD_LOGIC;
  signal \mul0__0_n_108\ : STD_LOGIC;
  signal \mul0__0_n_109\ : STD_LOGIC;
  signal \mul0__0_n_110\ : STD_LOGIC;
  signal \mul0__0_n_111\ : STD_LOGIC;
  signal \mul0__0_n_112\ : STD_LOGIC;
  signal \mul0__0_n_113\ : STD_LOGIC;
  signal \mul0__0_n_114\ : STD_LOGIC;
  signal \mul0__0_n_115\ : STD_LOGIC;
  signal \mul0__0_n_116\ : STD_LOGIC;
  signal \mul0__0_n_117\ : STD_LOGIC;
  signal \mul0__0_n_118\ : STD_LOGIC;
  signal \mul0__0_n_119\ : STD_LOGIC;
  signal \mul0__0_n_120\ : STD_LOGIC;
  signal \mul0__0_n_121\ : STD_LOGIC;
  signal \mul0__0_n_122\ : STD_LOGIC;
  signal \mul0__0_n_123\ : STD_LOGIC;
  signal \mul0__0_n_124\ : STD_LOGIC;
  signal \mul0__0_n_125\ : STD_LOGIC;
  signal \mul0__0_n_126\ : STD_LOGIC;
  signal \mul0__0_n_127\ : STD_LOGIC;
  signal \mul0__0_n_128\ : STD_LOGIC;
  signal \mul0__0_n_129\ : STD_LOGIC;
  signal \mul0__0_n_130\ : STD_LOGIC;
  signal \mul0__0_n_131\ : STD_LOGIC;
  signal \mul0__0_n_132\ : STD_LOGIC;
  signal \mul0__0_n_133\ : STD_LOGIC;
  signal \mul0__0_n_134\ : STD_LOGIC;
  signal \mul0__0_n_135\ : STD_LOGIC;
  signal \mul0__0_n_136\ : STD_LOGIC;
  signal \mul0__0_n_137\ : STD_LOGIC;
  signal \mul0__0_n_138\ : STD_LOGIC;
  signal \mul0__0_n_139\ : STD_LOGIC;
  signal \mul0__0_n_140\ : STD_LOGIC;
  signal \mul0__0_n_141\ : STD_LOGIC;
  signal \mul0__0_n_142\ : STD_LOGIC;
  signal \mul0__0_n_143\ : STD_LOGIC;
  signal \mul0__0_n_144\ : STD_LOGIC;
  signal \mul0__0_n_145\ : STD_LOGIC;
  signal \mul0__0_n_146\ : STD_LOGIC;
  signal \mul0__0_n_147\ : STD_LOGIC;
  signal \mul0__0_n_148\ : STD_LOGIC;
  signal \mul0__0_n_149\ : STD_LOGIC;
  signal \mul0__0_n_150\ : STD_LOGIC;
  signal \mul0__0_n_151\ : STD_LOGIC;
  signal \mul0__0_n_152\ : STD_LOGIC;
  signal \mul0__0_n_153\ : STD_LOGIC;
  signal \mul0__0_n_58\ : STD_LOGIC;
  signal \mul0__0_n_59\ : STD_LOGIC;
  signal \mul0__0_n_60\ : STD_LOGIC;
  signal \mul0__0_n_61\ : STD_LOGIC;
  signal \mul0__0_n_62\ : STD_LOGIC;
  signal \mul0__0_n_63\ : STD_LOGIC;
  signal \mul0__0_n_64\ : STD_LOGIC;
  signal \mul0__0_n_65\ : STD_LOGIC;
  signal \mul0__0_n_66\ : STD_LOGIC;
  signal \mul0__0_n_67\ : STD_LOGIC;
  signal \mul0__0_n_68\ : STD_LOGIC;
  signal \mul0__0_n_69\ : STD_LOGIC;
  signal \mul0__0_n_70\ : STD_LOGIC;
  signal \mul0__0_n_71\ : STD_LOGIC;
  signal \mul0__0_n_72\ : STD_LOGIC;
  signal \mul0__0_n_73\ : STD_LOGIC;
  signal \mul0__0_n_74\ : STD_LOGIC;
  signal \mul0__0_n_75\ : STD_LOGIC;
  signal \mul0__0_n_76\ : STD_LOGIC;
  signal \mul0__0_n_77\ : STD_LOGIC;
  signal \mul0__0_n_78\ : STD_LOGIC;
  signal \mul0__0_n_79\ : STD_LOGIC;
  signal \mul0__0_n_80\ : STD_LOGIC;
  signal \mul0__0_n_81\ : STD_LOGIC;
  signal \mul0__0_n_82\ : STD_LOGIC;
  signal \mul0__0_n_83\ : STD_LOGIC;
  signal \mul0__0_n_84\ : STD_LOGIC;
  signal \mul0__0_n_85\ : STD_LOGIC;
  signal \mul0__0_n_86\ : STD_LOGIC;
  signal \mul0__0_n_87\ : STD_LOGIC;
  signal \mul0__0_n_88\ : STD_LOGIC;
  signal \mul0__0_n_89\ : STD_LOGIC;
  signal \mul0__0_n_90\ : STD_LOGIC;
  signal \mul0__0_n_91\ : STD_LOGIC;
  signal \mul0__0_n_92\ : STD_LOGIC;
  signal \mul0__0_n_93\ : STD_LOGIC;
  signal \mul0__0_n_94\ : STD_LOGIC;
  signal \mul0__0_n_95\ : STD_LOGIC;
  signal \mul0__0_n_96\ : STD_LOGIC;
  signal \mul0__0_n_97\ : STD_LOGIC;
  signal \mul0__0_n_98\ : STD_LOGIC;
  signal \mul0__0_n_99\ : STD_LOGIC;
  signal \mul0_carry__0_i_1__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_2__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_3__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_i_4__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_n_0\ : STD_LOGIC;
  signal \mul0_carry__0_n_1\ : STD_LOGIC;
  signal \mul0_carry__0_n_2\ : STD_LOGIC;
  signal \mul0_carry__0_n_3\ : STD_LOGIC;
  signal \mul0_carry__10_i_1__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_2__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_3__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_i_4__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__10_n_1\ : STD_LOGIC;
  signal \mul0_carry__10_n_2\ : STD_LOGIC;
  signal \mul0_carry__10_n_3\ : STD_LOGIC;
  signal \mul0_carry__1_i_1__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_2__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_3__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_i_4__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_n_0\ : STD_LOGIC;
  signal \mul0_carry__1_n_1\ : STD_LOGIC;
  signal \mul0_carry__1_n_2\ : STD_LOGIC;
  signal \mul0_carry__1_n_3\ : STD_LOGIC;
  signal \mul0_carry__2_i_1__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_2__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_3__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_i_4__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_n_0\ : STD_LOGIC;
  signal \mul0_carry__2_n_1\ : STD_LOGIC;
  signal \mul0_carry__2_n_2\ : STD_LOGIC;
  signal \mul0_carry__2_n_3\ : STD_LOGIC;
  signal \mul0_carry__3_i_1__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_2__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_3__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_i_4__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_n_0\ : STD_LOGIC;
  signal \mul0_carry__3_n_1\ : STD_LOGIC;
  signal \mul0_carry__3_n_2\ : STD_LOGIC;
  signal \mul0_carry__3_n_3\ : STD_LOGIC;
  signal \mul0_carry__4_i_1__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_2__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_3__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_i_4__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_n_0\ : STD_LOGIC;
  signal \mul0_carry__4_n_1\ : STD_LOGIC;
  signal \mul0_carry__4_n_2\ : STD_LOGIC;
  signal \mul0_carry__4_n_3\ : STD_LOGIC;
  signal \mul0_carry__5_i_1__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_2__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_3__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_i_4__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_n_0\ : STD_LOGIC;
  signal \mul0_carry__5_n_1\ : STD_LOGIC;
  signal \mul0_carry__5_n_2\ : STD_LOGIC;
  signal \mul0_carry__5_n_3\ : STD_LOGIC;
  signal \mul0_carry__6_i_1__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_2__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_3__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_i_4__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_n_0\ : STD_LOGIC;
  signal \mul0_carry__6_n_1\ : STD_LOGIC;
  signal \mul0_carry__6_n_2\ : STD_LOGIC;
  signal \mul0_carry__6_n_3\ : STD_LOGIC;
  signal \mul0_carry__7_i_1__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_2__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_3__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_i_4__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_n_0\ : STD_LOGIC;
  signal \mul0_carry__7_n_1\ : STD_LOGIC;
  signal \mul0_carry__7_n_2\ : STD_LOGIC;
  signal \mul0_carry__7_n_3\ : STD_LOGIC;
  signal \mul0_carry__8_i_1__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_2__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_3__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_i_4__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__8_n_1\ : STD_LOGIC;
  signal \mul0_carry__8_n_2\ : STD_LOGIC;
  signal \mul0_carry__8_n_3\ : STD_LOGIC;
  signal \mul0_carry__9_i_1__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_2__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_3__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_i_4__8_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_n_0\ : STD_LOGIC;
  signal \mul0_carry__9_n_1\ : STD_LOGIC;
  signal \mul0_carry__9_n_2\ : STD_LOGIC;
  signal \mul0_carry__9_n_3\ : STD_LOGIC;
  signal \mul0_carry_i_1__8_n_0\ : STD_LOGIC;
  signal \mul0_carry_i_2__8_n_0\ : STD_LOGIC;
  signal \mul0_carry_i_3__8_n_0\ : STD_LOGIC;
  signal mul0_carry_n_0 : STD_LOGIC;
  signal mul0_carry_n_1 : STD_LOGIC;
  signal mul0_carry_n_2 : STD_LOGIC;
  signal mul0_carry_n_3 : STD_LOGIC;
  signal mul0_n_100 : STD_LOGIC;
  signal mul0_n_101 : STD_LOGIC;
  signal mul0_n_102 : STD_LOGIC;
  signal mul0_n_103 : STD_LOGIC;
  signal mul0_n_104 : STD_LOGIC;
  signal mul0_n_105 : STD_LOGIC;
  signal mul0_n_106 : STD_LOGIC;
  signal mul0_n_107 : STD_LOGIC;
  signal mul0_n_108 : STD_LOGIC;
  signal mul0_n_109 : STD_LOGIC;
  signal mul0_n_110 : STD_LOGIC;
  signal mul0_n_111 : STD_LOGIC;
  signal mul0_n_112 : STD_LOGIC;
  signal mul0_n_113 : STD_LOGIC;
  signal mul0_n_114 : STD_LOGIC;
  signal mul0_n_115 : STD_LOGIC;
  signal mul0_n_116 : STD_LOGIC;
  signal mul0_n_117 : STD_LOGIC;
  signal mul0_n_118 : STD_LOGIC;
  signal mul0_n_119 : STD_LOGIC;
  signal mul0_n_120 : STD_LOGIC;
  signal mul0_n_121 : STD_LOGIC;
  signal mul0_n_122 : STD_LOGIC;
  signal mul0_n_123 : STD_LOGIC;
  signal mul0_n_124 : STD_LOGIC;
  signal mul0_n_125 : STD_LOGIC;
  signal mul0_n_126 : STD_LOGIC;
  signal mul0_n_127 : STD_LOGIC;
  signal mul0_n_128 : STD_LOGIC;
  signal mul0_n_129 : STD_LOGIC;
  signal mul0_n_130 : STD_LOGIC;
  signal mul0_n_131 : STD_LOGIC;
  signal mul0_n_132 : STD_LOGIC;
  signal mul0_n_133 : STD_LOGIC;
  signal mul0_n_134 : STD_LOGIC;
  signal mul0_n_135 : STD_LOGIC;
  signal mul0_n_136 : STD_LOGIC;
  signal mul0_n_137 : STD_LOGIC;
  signal mul0_n_138 : STD_LOGIC;
  signal mul0_n_139 : STD_LOGIC;
  signal mul0_n_140 : STD_LOGIC;
  signal mul0_n_141 : STD_LOGIC;
  signal mul0_n_142 : STD_LOGIC;
  signal mul0_n_143 : STD_LOGIC;
  signal mul0_n_144 : STD_LOGIC;
  signal mul0_n_145 : STD_LOGIC;
  signal mul0_n_146 : STD_LOGIC;
  signal mul0_n_147 : STD_LOGIC;
  signal mul0_n_148 : STD_LOGIC;
  signal mul0_n_149 : STD_LOGIC;
  signal mul0_n_150 : STD_LOGIC;
  signal mul0_n_151 : STD_LOGIC;
  signal mul0_n_152 : STD_LOGIC;
  signal mul0_n_153 : STD_LOGIC;
  signal mul0_n_58 : STD_LOGIC;
  signal mul0_n_59 : STD_LOGIC;
  signal mul0_n_60 : STD_LOGIC;
  signal mul0_n_61 : STD_LOGIC;
  signal mul0_n_62 : STD_LOGIC;
  signal mul0_n_63 : STD_LOGIC;
  signal mul0_n_64 : STD_LOGIC;
  signal mul0_n_65 : STD_LOGIC;
  signal mul0_n_66 : STD_LOGIC;
  signal mul0_n_67 : STD_LOGIC;
  signal mul0_n_68 : STD_LOGIC;
  signal mul0_n_69 : STD_LOGIC;
  signal mul0_n_70 : STD_LOGIC;
  signal mul0_n_71 : STD_LOGIC;
  signal mul0_n_72 : STD_LOGIC;
  signal mul0_n_73 : STD_LOGIC;
  signal mul0_n_74 : STD_LOGIC;
  signal mul0_n_75 : STD_LOGIC;
  signal mul0_n_76 : STD_LOGIC;
  signal mul0_n_77 : STD_LOGIC;
  signal mul0_n_78 : STD_LOGIC;
  signal mul0_n_79 : STD_LOGIC;
  signal mul0_n_80 : STD_LOGIC;
  signal mul0_n_81 : STD_LOGIC;
  signal mul0_n_82 : STD_LOGIC;
  signal mul0_n_83 : STD_LOGIC;
  signal mul0_n_84 : STD_LOGIC;
  signal mul0_n_85 : STD_LOGIC;
  signal mul0_n_86 : STD_LOGIC;
  signal mul0_n_87 : STD_LOGIC;
  signal mul0_n_88 : STD_LOGIC;
  signal mul0_n_89 : STD_LOGIC;
  signal mul0_n_90 : STD_LOGIC;
  signal mul0_n_91 : STD_LOGIC;
  signal mul0_n_92 : STD_LOGIC;
  signal mul0_n_93 : STD_LOGIC;
  signal mul0_n_94 : STD_LOGIC;
  signal mul0_n_95 : STD_LOGIC;
  signal mul0_n_96 : STD_LOGIC;
  signal mul0_n_97 : STD_LOGIC;
  signal mul0_n_98 : STD_LOGIC;
  signal mul0_n_99 : STD_LOGIC;
  signal \mul_reg[0]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[10]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[11]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[12]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[13]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[14]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[15]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[16]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[1]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[2]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[3]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[4]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[5]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[6]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[7]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[8]__0_n_0\ : STD_LOGIC;
  signal \mul_reg[9]__0_n_0\ : STD_LOGIC;
  signal \mul_reg__0_n_100\ : STD_LOGIC;
  signal \mul_reg__0_n_101\ : STD_LOGIC;
  signal \mul_reg__0_n_102\ : STD_LOGIC;
  signal \mul_reg__0_n_103\ : STD_LOGIC;
  signal \mul_reg__0_n_104\ : STD_LOGIC;
  signal \mul_reg__0_n_105\ : STD_LOGIC;
  signal \mul_reg__0_n_58\ : STD_LOGIC;
  signal \mul_reg__0_n_59\ : STD_LOGIC;
  signal \mul_reg__0_n_60\ : STD_LOGIC;
  signal \mul_reg__0_n_61\ : STD_LOGIC;
  signal \mul_reg__0_n_62\ : STD_LOGIC;
  signal \mul_reg__0_n_63\ : STD_LOGIC;
  signal \mul_reg__0_n_64\ : STD_LOGIC;
  signal \mul_reg__0_n_65\ : STD_LOGIC;
  signal \mul_reg__0_n_66\ : STD_LOGIC;
  signal \mul_reg__0_n_67\ : STD_LOGIC;
  signal \mul_reg__0_n_68\ : STD_LOGIC;
  signal \mul_reg__0_n_69\ : STD_LOGIC;
  signal \mul_reg__0_n_70\ : STD_LOGIC;
  signal \mul_reg__0_n_71\ : STD_LOGIC;
  signal \mul_reg__0_n_72\ : STD_LOGIC;
  signal \mul_reg__0_n_73\ : STD_LOGIC;
  signal \mul_reg__0_n_74\ : STD_LOGIC;
  signal \mul_reg__0_n_75\ : STD_LOGIC;
  signal \mul_reg__0_n_76\ : STD_LOGIC;
  signal \mul_reg__0_n_77\ : STD_LOGIC;
  signal \mul_reg__0_n_78\ : STD_LOGIC;
  signal \mul_reg__0_n_79\ : STD_LOGIC;
  signal \mul_reg__0_n_80\ : STD_LOGIC;
  signal \mul_reg__0_n_81\ : STD_LOGIC;
  signal \mul_reg__0_n_82\ : STD_LOGIC;
  signal \mul_reg__0_n_83\ : STD_LOGIC;
  signal \mul_reg__0_n_84\ : STD_LOGIC;
  signal \mul_reg__0_n_85\ : STD_LOGIC;
  signal \mul_reg__0_n_86\ : STD_LOGIC;
  signal \mul_reg__0_n_87\ : STD_LOGIC;
  signal \mul_reg__0_n_88\ : STD_LOGIC;
  signal \mul_reg__0_n_89\ : STD_LOGIC;
  signal \mul_reg__0_n_90\ : STD_LOGIC;
  signal \mul_reg__0_n_91\ : STD_LOGIC;
  signal \mul_reg__0_n_92\ : STD_LOGIC;
  signal \mul_reg__0_n_93\ : STD_LOGIC;
  signal \mul_reg__0_n_94\ : STD_LOGIC;
  signal \mul_reg__0_n_95\ : STD_LOGIC;
  signal \mul_reg__0_n_96\ : STD_LOGIC;
  signal \mul_reg__0_n_97\ : STD_LOGIC;
  signal \mul_reg__0_n_98\ : STD_LOGIC;
  signal \mul_reg__0_n_99\ : STD_LOGIC;
  signal \mul_reg__1\ : STD_LOGIC_VECTOR ( 63 to 63 );
  signal \mul_reg__2\ : STD_LOGIC_VECTOR ( 62 downto 16 );
  signal \mul_reg__3\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal mul_reg_n_100 : STD_LOGIC;
  signal mul_reg_n_101 : STD_LOGIC;
  signal mul_reg_n_102 : STD_LOGIC;
  signal mul_reg_n_103 : STD_LOGIC;
  signal mul_reg_n_104 : STD_LOGIC;
  signal mul_reg_n_105 : STD_LOGIC;
  signal mul_reg_n_58 : STD_LOGIC;
  signal mul_reg_n_59 : STD_LOGIC;
  signal mul_reg_n_60 : STD_LOGIC;
  signal mul_reg_n_61 : STD_LOGIC;
  signal mul_reg_n_62 : STD_LOGIC;
  signal mul_reg_n_63 : STD_LOGIC;
  signal mul_reg_n_64 : STD_LOGIC;
  signal mul_reg_n_65 : STD_LOGIC;
  signal mul_reg_n_66 : STD_LOGIC;
  signal mul_reg_n_67 : STD_LOGIC;
  signal mul_reg_n_68 : STD_LOGIC;
  signal mul_reg_n_69 : STD_LOGIC;
  signal mul_reg_n_70 : STD_LOGIC;
  signal mul_reg_n_71 : STD_LOGIC;
  signal mul_reg_n_72 : STD_LOGIC;
  signal mul_reg_n_73 : STD_LOGIC;
  signal mul_reg_n_74 : STD_LOGIC;
  signal mul_reg_n_75 : STD_LOGIC;
  signal mul_reg_n_76 : STD_LOGIC;
  signal mul_reg_n_77 : STD_LOGIC;
  signal mul_reg_n_78 : STD_LOGIC;
  signal mul_reg_n_79 : STD_LOGIC;
  signal mul_reg_n_80 : STD_LOGIC;
  signal mul_reg_n_81 : STD_LOGIC;
  signal mul_reg_n_82 : STD_LOGIC;
  signal mul_reg_n_83 : STD_LOGIC;
  signal mul_reg_n_84 : STD_LOGIC;
  signal mul_reg_n_85 : STD_LOGIC;
  signal mul_reg_n_86 : STD_LOGIC;
  signal mul_reg_n_87 : STD_LOGIC;
  signal mul_reg_n_88 : STD_LOGIC;
  signal mul_reg_n_89 : STD_LOGIC;
  signal mul_reg_n_90 : STD_LOGIC;
  signal mul_reg_n_91 : STD_LOGIC;
  signal mul_reg_n_92 : STD_LOGIC;
  signal mul_reg_n_93 : STD_LOGIC;
  signal mul_reg_n_94 : STD_LOGIC;
  signal mul_reg_n_95 : STD_LOGIC;
  signal mul_reg_n_96 : STD_LOGIC;
  signal mul_reg_n_97 : STD_LOGIC;
  signal mul_reg_n_98 : STD_LOGIC;
  signal mul_reg_n_99 : STD_LOGIC;
  signal \outNeuron[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[10]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[11]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[12]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[13]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[14]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[15]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[16]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[17]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[18]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[19]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[20]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[21]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[22]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[23]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[24]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[25]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[26]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[27]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[28]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[29]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_2__8_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_3__8_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_4__8_n_0\ : STD_LOGIC;
  signal \outNeuron[30]_i_5__8_n_0\ : STD_LOGIC;
  signal \outNeuron[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[5]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[6]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[7]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[8]_i_1__8_n_0\ : STD_LOGIC;
  signal \outNeuron[9]_i_1__8_n_0\ : STD_LOGIC;
  signal outvalid_reg_n_0 : STD_LOGIC;
  signal raddr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sigValid_i_1__8_n_0\ : STD_LOGIC;
  signal sigValid_reg_n_0 : STD_LOGIC;
  signal \sum[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[10]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[11]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[12]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[13]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[14]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[15]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[16]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[17]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[18]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[19]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[20]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[21]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[22]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[23]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[24]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[25]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[26]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[27]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[28]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[29]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[30]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[31]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[32]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[33]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[34]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[35]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[36]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[37]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[38]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[39]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[40]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[41]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[42]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[43]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[44]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[45]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[46]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[47]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[48]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[49]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[50]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[51]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[52]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[53]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[54]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[55]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[56]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[57]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[58]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[59]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[5]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[60]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[61]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[62]_i_1__7_n_0\ : STD_LOGIC;
  signal \sum[62]_i_2__8_n_0\ : STD_LOGIC;
  signal \sum[62]_i_3__8_n_0\ : STD_LOGIC;
  signal \sum[62]_i_4__8_n_0\ : STD_LOGIC;
  signal \sum[62]_i_5__8_n_0\ : STD_LOGIC;
  signal \sum[62]_i_6__8_n_0\ : STD_LOGIC;
  signal \sum[62]_i_7__0_n_0\ : STD_LOGIC;
  signal \sum[63]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[63]_i_2__8_n_0\ : STD_LOGIC;
  signal \sum[63]_i_3__1_n_0\ : STD_LOGIC;
  signal \sum[6]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[7]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[8]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum[9]_i_1__8_n_0\ : STD_LOGIC;
  signal \sum_reg_n_0_[0]\ : STD_LOGIC;
  signal \sum_reg_n_0_[10]\ : STD_LOGIC;
  signal \sum_reg_n_0_[11]\ : STD_LOGIC;
  signal \sum_reg_n_0_[12]\ : STD_LOGIC;
  signal \sum_reg_n_0_[13]\ : STD_LOGIC;
  signal \sum_reg_n_0_[14]\ : STD_LOGIC;
  signal \sum_reg_n_0_[15]\ : STD_LOGIC;
  signal \sum_reg_n_0_[16]\ : STD_LOGIC;
  signal \sum_reg_n_0_[17]\ : STD_LOGIC;
  signal \sum_reg_n_0_[18]\ : STD_LOGIC;
  signal \sum_reg_n_0_[19]\ : STD_LOGIC;
  signal \sum_reg_n_0_[1]\ : STD_LOGIC;
  signal \sum_reg_n_0_[20]\ : STD_LOGIC;
  signal \sum_reg_n_0_[21]\ : STD_LOGIC;
  signal \sum_reg_n_0_[22]\ : STD_LOGIC;
  signal \sum_reg_n_0_[23]\ : STD_LOGIC;
  signal \sum_reg_n_0_[24]\ : STD_LOGIC;
  signal \sum_reg_n_0_[25]\ : STD_LOGIC;
  signal \sum_reg_n_0_[26]\ : STD_LOGIC;
  signal \sum_reg_n_0_[27]\ : STD_LOGIC;
  signal \sum_reg_n_0_[28]\ : STD_LOGIC;
  signal \sum_reg_n_0_[29]\ : STD_LOGIC;
  signal \sum_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_reg_n_0_[30]\ : STD_LOGIC;
  signal \sum_reg_n_0_[31]\ : STD_LOGIC;
  signal \sum_reg_n_0_[32]\ : STD_LOGIC;
  signal \sum_reg_n_0_[33]\ : STD_LOGIC;
  signal \sum_reg_n_0_[34]\ : STD_LOGIC;
  signal \sum_reg_n_0_[35]\ : STD_LOGIC;
  signal \sum_reg_n_0_[36]\ : STD_LOGIC;
  signal \sum_reg_n_0_[37]\ : STD_LOGIC;
  signal \sum_reg_n_0_[38]\ : STD_LOGIC;
  signal \sum_reg_n_0_[39]\ : STD_LOGIC;
  signal \sum_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_reg_n_0_[40]\ : STD_LOGIC;
  signal \sum_reg_n_0_[41]\ : STD_LOGIC;
  signal \sum_reg_n_0_[42]\ : STD_LOGIC;
  signal \sum_reg_n_0_[43]\ : STD_LOGIC;
  signal \sum_reg_n_0_[44]\ : STD_LOGIC;
  signal \sum_reg_n_0_[45]\ : STD_LOGIC;
  signal \sum_reg_n_0_[46]\ : STD_LOGIC;
  signal \sum_reg_n_0_[47]\ : STD_LOGIC;
  signal \sum_reg_n_0_[48]\ : STD_LOGIC;
  signal \sum_reg_n_0_[49]\ : STD_LOGIC;
  signal \sum_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_reg_n_0_[50]\ : STD_LOGIC;
  signal \sum_reg_n_0_[51]\ : STD_LOGIC;
  signal \sum_reg_n_0_[52]\ : STD_LOGIC;
  signal \sum_reg_n_0_[53]\ : STD_LOGIC;
  signal \sum_reg_n_0_[54]\ : STD_LOGIC;
  signal \sum_reg_n_0_[55]\ : STD_LOGIC;
  signal \sum_reg_n_0_[56]\ : STD_LOGIC;
  signal \sum_reg_n_0_[57]\ : STD_LOGIC;
  signal \sum_reg_n_0_[58]\ : STD_LOGIC;
  signal \sum_reg_n_0_[59]\ : STD_LOGIC;
  signal \sum_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_reg_n_0_[60]\ : STD_LOGIC;
  signal \sum_reg_n_0_[61]\ : STD_LOGIC;
  signal \sum_reg_n_0_[62]\ : STD_LOGIC;
  signal \sum_reg_n_0_[63]\ : STD_LOGIC;
  signal \sum_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_reg_n_0_[7]\ : STD_LOGIC;
  signal \sum_reg_n_0_[8]\ : STD_LOGIC;
  signal \sum_reg_n_0_[9]\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \NLW_accumulateSum_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_biasSum_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul0__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul0__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_mul0__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_mul0__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul0_carry__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_mul_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_mul_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of accumulateSum_carry : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulateSum_carry__9\ : label is 35;
  attribute ADDER_THRESHOLD of biasSum_carry : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \biasSum_carry__9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul0 : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \mul0__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute ADDER_THRESHOLD of mul0_carry : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \mul0_carry__9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of mul_reg : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \outNeuron[0]_i_1__8\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \outNeuron[10]_i_1__8\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \outNeuron[11]_i_1__8\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \outNeuron[12]_i_1__8\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \outNeuron[13]_i_1__8\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \outNeuron[14]_i_1__8\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \outNeuron[15]_i_1__8\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \outNeuron[16]_i_1__8\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \outNeuron[17]_i_1__8\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \outNeuron[18]_i_1__8\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \outNeuron[19]_i_1__8\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \outNeuron[1]_i_1__8\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \outNeuron[20]_i_1__8\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \outNeuron[21]_i_1__8\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \outNeuron[22]_i_1__8\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \outNeuron[23]_i_1__8\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \outNeuron[24]_i_1__8\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \outNeuron[25]_i_1__8\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \outNeuron[26]_i_1__8\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \outNeuron[27]_i_1__8\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \outNeuron[28]_i_1__8\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \outNeuron[29]_i_1__8\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \outNeuron[2]_i_1__8\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \outNeuron[30]_i_2__8\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \outNeuron[3]_i_1__8\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \outNeuron[4]_i_1__8\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \outNeuron[5]_i_1__8\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \outNeuron[6]_i_1__8\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \outNeuron[7]_i_1__8\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \outNeuron[8]_i_1__8\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \outNeuron[9]_i_1__8\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \raddr[0]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sigValid_i_1__8\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sum[62]_i_7__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sum[63]_i_3__1\ : label is "soft_lutpair192";
begin
  ADDRD(0) <= \^addrd\(0);
WBram: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_weight_bram__parameterized8\
     port map (
      B(14) => WBram_n_0,
      B(13) => WBram_n_1,
      B(12) => WBram_n_2,
      B(11) => WBram_n_3,
      B(10) => WBram_n_4,
      B(9) => WBram_n_5,
      B(8) => WBram_n_6,
      B(7) => WBram_n_7,
      B(6) => WBram_n_8,
      B(5) => WBram_n_9,
      B(4) => WBram_n_10,
      B(3) => WBram_n_11,
      B(2) => WBram_n_12,
      B(1) => WBram_n_13,
      B(0) => WBram_n_14,
      Q(31 downto 0) => Q(31 downto 0),
      S_AXI_ACLK => S_AXI_ACLK,
      dout0(16) => WBram_n_15,
      dout0(15) => WBram_n_16,
      dout0(14) => WBram_n_17,
      dout0(13) => WBram_n_18,
      dout0(12) => WBram_n_19,
      dout0(11) => WBram_n_20,
      dout0(10) => WBram_n_21,
      dout0(9) => WBram_n_22,
      dout0(8) => WBram_n_23,
      dout0(7) => WBram_n_24,
      dout0(6) => WBram_n_25,
      dout0(5) => WBram_n_26,
      dout0(4) => WBram_n_27,
      dout0(3) => WBram_n_28,
      dout0(2) => WBram_n_29,
      dout0(1) => WBram_n_30,
      dout0(0) => WBram_n_31,
      \mul0__0\ => \^addrd\(0),
      \mul0__0_0\ => \waddr_reg_n_0_[1]\,
      raddr(1 downto 0) => raddr(1 downto 0),
      wen_0 => wen_0
    );
accumulateSum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => accumulateSum_carry_n_0,
      CO(2) => accumulateSum_carry_n_1,
      CO(1) => accumulateSum_carry_n_2,
      CO(0) => accumulateSum_carry_n_3,
      CYINIT => '0',
      DI(3) => \mul_reg[3]__0_n_0\,
      DI(2) => \mul_reg[2]__0_n_0\,
      DI(1) => \mul_reg[1]__0_n_0\,
      DI(0) => \mul_reg[0]__0_n_0\,
      O(3) => accumulateSum_carry_n_4,
      O(2) => accumulateSum_carry_n_5,
      O(1) => accumulateSum_carry_n_6,
      O(0) => accumulateSum_carry_n_7,
      S(3) => \accumulateSum_carry_i_1__8_n_0\,
      S(2) => \accumulateSum_carry_i_2__8_n_0\,
      S(1) => \accumulateSum_carry_i_3__8_n_0\,
      S(0) => \accumulateSum_carry_i_4__8_n_0\
    );
\accumulateSum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => accumulateSum_carry_n_0,
      CO(3) => \accumulateSum_carry__0_n_0\,
      CO(2) => \accumulateSum_carry__0_n_1\,
      CO(1) => \accumulateSum_carry__0_n_2\,
      CO(0) => \accumulateSum_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[7]__0_n_0\,
      DI(2) => \mul_reg[6]__0_n_0\,
      DI(1) => \mul_reg[5]__0_n_0\,
      DI(0) => \mul_reg[4]__0_n_0\,
      O(3) => \accumulateSum_carry__0_n_4\,
      O(2) => \accumulateSum_carry__0_n_5\,
      O(1) => \accumulateSum_carry__0_n_6\,
      O(0) => \accumulateSum_carry__0_n_7\,
      S(3) => \accumulateSum_carry__0_i_1__8_n_0\,
      S(2) => \accumulateSum_carry__0_i_2__8_n_0\,
      S(1) => \accumulateSum_carry__0_i_3__8_n_0\,
      S(0) => \accumulateSum_carry__0_i_4__8_n_0\
    );
\accumulateSum_carry__0_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[7]__0_n_0\,
      I1 => \sum_reg_n_0_[7]\,
      O => \accumulateSum_carry__0_i_1__8_n_0\
    );
\accumulateSum_carry__0_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[6]__0_n_0\,
      I1 => \sum_reg_n_0_[6]\,
      O => \accumulateSum_carry__0_i_2__8_n_0\
    );
\accumulateSum_carry__0_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[5]__0_n_0\,
      I1 => \sum_reg_n_0_[5]\,
      O => \accumulateSum_carry__0_i_3__8_n_0\
    );
\accumulateSum_carry__0_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[4]__0_n_0\,
      I1 => \sum_reg_n_0_[4]\,
      O => \accumulateSum_carry__0_i_4__8_n_0\
    );
\accumulateSum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__0_n_0\,
      CO(3) => \accumulateSum_carry__1_n_0\,
      CO(2) => \accumulateSum_carry__1_n_1\,
      CO(1) => \accumulateSum_carry__1_n_2\,
      CO(0) => \accumulateSum_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[11]__0_n_0\,
      DI(2) => \mul_reg[10]__0_n_0\,
      DI(1) => \mul_reg[9]__0_n_0\,
      DI(0) => \mul_reg[8]__0_n_0\,
      O(3) => \accumulateSum_carry__1_n_4\,
      O(2) => \accumulateSum_carry__1_n_5\,
      O(1) => \accumulateSum_carry__1_n_6\,
      O(0) => \accumulateSum_carry__1_n_7\,
      S(3) => \accumulateSum_carry__1_i_1__8_n_0\,
      S(2) => \accumulateSum_carry__1_i_2__8_n_0\,
      S(1) => \accumulateSum_carry__1_i_3__8_n_0\,
      S(0) => \accumulateSum_carry__1_i_4__8_n_0\
    );
\accumulateSum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__9_n_0\,
      CO(3) => \accumulateSum_carry__10_n_0\,
      CO(2) => \accumulateSum_carry__10_n_1\,
      CO(1) => \accumulateSum_carry__10_n_2\,
      CO(0) => \accumulateSum_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(47 downto 44),
      O(3) => \accumulateSum_carry__10_n_4\,
      O(2) => \accumulateSum_carry__10_n_5\,
      O(1) => \accumulateSum_carry__10_n_6\,
      O(0) => \accumulateSum_carry__10_n_7\,
      S(3) => \accumulateSum_carry__10_i_1__8_n_0\,
      S(2) => \accumulateSum_carry__10_i_2__8_n_0\,
      S(1) => \accumulateSum_carry__10_i_3__8_n_0\,
      S(0) => \accumulateSum_carry__10_i_4__8_n_0\
    );
\accumulateSum_carry__10_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(47),
      I1 => \sum_reg_n_0_[47]\,
      O => \accumulateSum_carry__10_i_1__8_n_0\
    );
\accumulateSum_carry__10_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(46),
      I1 => \sum_reg_n_0_[46]\,
      O => \accumulateSum_carry__10_i_2__8_n_0\
    );
\accumulateSum_carry__10_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(45),
      I1 => \sum_reg_n_0_[45]\,
      O => \accumulateSum_carry__10_i_3__8_n_0\
    );
\accumulateSum_carry__10_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(44),
      I1 => \sum_reg_n_0_[44]\,
      O => \accumulateSum_carry__10_i_4__8_n_0\
    );
\accumulateSum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__10_n_0\,
      CO(3) => \accumulateSum_carry__11_n_0\,
      CO(2) => \accumulateSum_carry__11_n_1\,
      CO(1) => \accumulateSum_carry__11_n_2\,
      CO(0) => \accumulateSum_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(51 downto 48),
      O(3) => \accumulateSum_carry__11_n_4\,
      O(2) => \accumulateSum_carry__11_n_5\,
      O(1) => \accumulateSum_carry__11_n_6\,
      O(0) => \accumulateSum_carry__11_n_7\,
      S(3) => \accumulateSum_carry__11_i_1__8_n_0\,
      S(2) => \accumulateSum_carry__11_i_2__8_n_0\,
      S(1) => \accumulateSum_carry__11_i_3__8_n_0\,
      S(0) => \accumulateSum_carry__11_i_4__8_n_0\
    );
\accumulateSum_carry__11_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(51),
      I1 => \sum_reg_n_0_[51]\,
      O => \accumulateSum_carry__11_i_1__8_n_0\
    );
\accumulateSum_carry__11_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(50),
      I1 => \sum_reg_n_0_[50]\,
      O => \accumulateSum_carry__11_i_2__8_n_0\
    );
\accumulateSum_carry__11_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(49),
      I1 => \sum_reg_n_0_[49]\,
      O => \accumulateSum_carry__11_i_3__8_n_0\
    );
\accumulateSum_carry__11_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(48),
      I1 => \sum_reg_n_0_[48]\,
      O => \accumulateSum_carry__11_i_4__8_n_0\
    );
\accumulateSum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__11_n_0\,
      CO(3) => \accumulateSum_carry__12_n_0\,
      CO(2) => \accumulateSum_carry__12_n_1\,
      CO(1) => \accumulateSum_carry__12_n_2\,
      CO(0) => \accumulateSum_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(55 downto 52),
      O(3) => \accumulateSum_carry__12_n_4\,
      O(2) => \accumulateSum_carry__12_n_5\,
      O(1) => \accumulateSum_carry__12_n_6\,
      O(0) => \accumulateSum_carry__12_n_7\,
      S(3) => \accumulateSum_carry__12_i_1__8_n_0\,
      S(2) => \accumulateSum_carry__12_i_2__8_n_0\,
      S(1) => \accumulateSum_carry__12_i_3__8_n_0\,
      S(0) => \accumulateSum_carry__12_i_4__8_n_0\
    );
\accumulateSum_carry__12_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(55),
      I1 => \sum_reg_n_0_[55]\,
      O => \accumulateSum_carry__12_i_1__8_n_0\
    );
\accumulateSum_carry__12_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(54),
      I1 => \sum_reg_n_0_[54]\,
      O => \accumulateSum_carry__12_i_2__8_n_0\
    );
\accumulateSum_carry__12_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(53),
      I1 => \sum_reg_n_0_[53]\,
      O => \accumulateSum_carry__12_i_3__8_n_0\
    );
\accumulateSum_carry__12_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(52),
      I1 => \sum_reg_n_0_[52]\,
      O => \accumulateSum_carry__12_i_4__8_n_0\
    );
\accumulateSum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__12_n_0\,
      CO(3) => \accumulateSum_carry__13_n_0\,
      CO(2) => \accumulateSum_carry__13_n_1\,
      CO(1) => \accumulateSum_carry__13_n_2\,
      CO(0) => \accumulateSum_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(59 downto 56),
      O(3) => \accumulateSum_carry__13_n_4\,
      O(2) => \accumulateSum_carry__13_n_5\,
      O(1) => \accumulateSum_carry__13_n_6\,
      O(0) => \accumulateSum_carry__13_n_7\,
      S(3) => \accumulateSum_carry__13_i_1__8_n_0\,
      S(2) => \accumulateSum_carry__13_i_2__8_n_0\,
      S(1) => \accumulateSum_carry__13_i_3__8_n_0\,
      S(0) => \accumulateSum_carry__13_i_4__8_n_0\
    );
\accumulateSum_carry__13_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(59),
      I1 => \sum_reg_n_0_[59]\,
      O => \accumulateSum_carry__13_i_1__8_n_0\
    );
\accumulateSum_carry__13_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(58),
      I1 => \sum_reg_n_0_[58]\,
      O => \accumulateSum_carry__13_i_2__8_n_0\
    );
\accumulateSum_carry__13_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(57),
      I1 => \sum_reg_n_0_[57]\,
      O => \accumulateSum_carry__13_i_3__8_n_0\
    );
\accumulateSum_carry__13_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(56),
      I1 => \sum_reg_n_0_[56]\,
      O => \accumulateSum_carry__13_i_4__8_n_0\
    );
\accumulateSum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__13_n_0\,
      CO(3) => \NLW_accumulateSum_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \accumulateSum_carry__14_n_1\,
      CO(1) => \accumulateSum_carry__14_n_2\,
      CO(0) => \accumulateSum_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \mul_reg__2\(62 downto 60),
      O(3) => \accumulateSum_carry__14_n_4\,
      O(2) => \accumulateSum_carry__14_n_5\,
      O(1) => \accumulateSum_carry__14_n_6\,
      O(0) => \accumulateSum_carry__14_n_7\,
      S(3) => \accumulateSum_carry__14_i_1__8_n_0\,
      S(2) => \accumulateSum_carry__14_i_2__8_n_0\,
      S(1) => \accumulateSum_carry__14_i_3__8_n_0\,
      S(0) => \accumulateSum_carry__14_i_4__8_n_0\
    );
\accumulateSum_carry__14_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__1\(63),
      I1 => \sum_reg_n_0_[63]\,
      O => \accumulateSum_carry__14_i_1__8_n_0\
    );
\accumulateSum_carry__14_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(62),
      I1 => \sum_reg_n_0_[62]\,
      O => \accumulateSum_carry__14_i_2__8_n_0\
    );
\accumulateSum_carry__14_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(61),
      I1 => \sum_reg_n_0_[61]\,
      O => \accumulateSum_carry__14_i_3__8_n_0\
    );
\accumulateSum_carry__14_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(60),
      I1 => \sum_reg_n_0_[60]\,
      O => \accumulateSum_carry__14_i_4__8_n_0\
    );
\accumulateSum_carry__1_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[11]__0_n_0\,
      I1 => \sum_reg_n_0_[11]\,
      O => \accumulateSum_carry__1_i_1__8_n_0\
    );
\accumulateSum_carry__1_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[10]__0_n_0\,
      I1 => \sum_reg_n_0_[10]\,
      O => \accumulateSum_carry__1_i_2__8_n_0\
    );
\accumulateSum_carry__1_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[9]__0_n_0\,
      I1 => \sum_reg_n_0_[9]\,
      O => \accumulateSum_carry__1_i_3__8_n_0\
    );
\accumulateSum_carry__1_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[8]__0_n_0\,
      I1 => \sum_reg_n_0_[8]\,
      O => \accumulateSum_carry__1_i_4__8_n_0\
    );
\accumulateSum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__1_n_0\,
      CO(3) => \accumulateSum_carry__2_n_0\,
      CO(2) => \accumulateSum_carry__2_n_1\,
      CO(1) => \accumulateSum_carry__2_n_2\,
      CO(0) => \accumulateSum_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg[15]__0_n_0\,
      DI(2) => \mul_reg[14]__0_n_0\,
      DI(1) => \mul_reg[13]__0_n_0\,
      DI(0) => \mul_reg[12]__0_n_0\,
      O(3) => \accumulateSum_carry__2_n_4\,
      O(2) => \accumulateSum_carry__2_n_5\,
      O(1) => \accumulateSum_carry__2_n_6\,
      O(0) => \accumulateSum_carry__2_n_7\,
      S(3) => \accumulateSum_carry__2_i_1__8_n_0\,
      S(2) => \accumulateSum_carry__2_i_2__8_n_0\,
      S(1) => \accumulateSum_carry__2_i_3__8_n_0\,
      S(0) => \accumulateSum_carry__2_i_4__8_n_0\
    );
\accumulateSum_carry__2_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[15]__0_n_0\,
      I1 => \sum_reg_n_0_[15]\,
      O => \accumulateSum_carry__2_i_1__8_n_0\
    );
\accumulateSum_carry__2_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[14]__0_n_0\,
      I1 => \sum_reg_n_0_[14]\,
      O => \accumulateSum_carry__2_i_2__8_n_0\
    );
\accumulateSum_carry__2_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[13]__0_n_0\,
      I1 => \sum_reg_n_0_[13]\,
      O => \accumulateSum_carry__2_i_3__8_n_0\
    );
\accumulateSum_carry__2_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[12]__0_n_0\,
      I1 => \sum_reg_n_0_[12]\,
      O => \accumulateSum_carry__2_i_4__8_n_0\
    );
\accumulateSum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__2_n_0\,
      CO(3) => \accumulateSum_carry__3_n_0\,
      CO(2) => \accumulateSum_carry__3_n_1\,
      CO(1) => \accumulateSum_carry__3_n_2\,
      CO(0) => \accumulateSum_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(19 downto 16),
      O(3) => \accumulateSum_carry__3_n_4\,
      O(2) => \accumulateSum_carry__3_n_5\,
      O(1) => \accumulateSum_carry__3_n_6\,
      O(0) => \accumulateSum_carry__3_n_7\,
      S(3) => \accumulateSum_carry__3_i_1__8_n_0\,
      S(2) => \accumulateSum_carry__3_i_2__8_n_0\,
      S(1) => \accumulateSum_carry__3_i_3__8_n_0\,
      S(0) => \accumulateSum_carry__3_i_4__8_n_0\
    );
\accumulateSum_carry__3_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(19),
      I1 => \sum_reg_n_0_[19]\,
      O => \accumulateSum_carry__3_i_1__8_n_0\
    );
\accumulateSum_carry__3_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(18),
      I1 => \sum_reg_n_0_[18]\,
      O => \accumulateSum_carry__3_i_2__8_n_0\
    );
\accumulateSum_carry__3_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(17),
      I1 => \sum_reg_n_0_[17]\,
      O => \accumulateSum_carry__3_i_3__8_n_0\
    );
\accumulateSum_carry__3_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(16),
      I1 => \sum_reg_n_0_[16]\,
      O => \accumulateSum_carry__3_i_4__8_n_0\
    );
\accumulateSum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__3_n_0\,
      CO(3) => \accumulateSum_carry__4_n_0\,
      CO(2) => \accumulateSum_carry__4_n_1\,
      CO(1) => \accumulateSum_carry__4_n_2\,
      CO(0) => \accumulateSum_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(23 downto 20),
      O(3) => \accumulateSum_carry__4_n_4\,
      O(2) => \accumulateSum_carry__4_n_5\,
      O(1) => \accumulateSum_carry__4_n_6\,
      O(0) => \accumulateSum_carry__4_n_7\,
      S(3) => \accumulateSum_carry__4_i_1__8_n_0\,
      S(2) => \accumulateSum_carry__4_i_2__8_n_0\,
      S(1) => \accumulateSum_carry__4_i_3__8_n_0\,
      S(0) => \accumulateSum_carry__4_i_4__8_n_0\
    );
\accumulateSum_carry__4_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(23),
      I1 => \sum_reg_n_0_[23]\,
      O => \accumulateSum_carry__4_i_1__8_n_0\
    );
\accumulateSum_carry__4_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(22),
      I1 => \sum_reg_n_0_[22]\,
      O => \accumulateSum_carry__4_i_2__8_n_0\
    );
\accumulateSum_carry__4_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(21),
      I1 => \sum_reg_n_0_[21]\,
      O => \accumulateSum_carry__4_i_3__8_n_0\
    );
\accumulateSum_carry__4_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(20),
      I1 => \sum_reg_n_0_[20]\,
      O => \accumulateSum_carry__4_i_4__8_n_0\
    );
\accumulateSum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__4_n_0\,
      CO(3) => \accumulateSum_carry__5_n_0\,
      CO(2) => \accumulateSum_carry__5_n_1\,
      CO(1) => \accumulateSum_carry__5_n_2\,
      CO(0) => \accumulateSum_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(27 downto 24),
      O(3) => \accumulateSum_carry__5_n_4\,
      O(2) => \accumulateSum_carry__5_n_5\,
      O(1) => \accumulateSum_carry__5_n_6\,
      O(0) => \accumulateSum_carry__5_n_7\,
      S(3) => \accumulateSum_carry__5_i_1__8_n_0\,
      S(2) => \accumulateSum_carry__5_i_2__8_n_0\,
      S(1) => \accumulateSum_carry__5_i_3__8_n_0\,
      S(0) => \accumulateSum_carry__5_i_4__8_n_0\
    );
\accumulateSum_carry__5_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(27),
      I1 => \sum_reg_n_0_[27]\,
      O => \accumulateSum_carry__5_i_1__8_n_0\
    );
\accumulateSum_carry__5_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(26),
      I1 => \sum_reg_n_0_[26]\,
      O => \accumulateSum_carry__5_i_2__8_n_0\
    );
\accumulateSum_carry__5_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(25),
      I1 => \sum_reg_n_0_[25]\,
      O => \accumulateSum_carry__5_i_3__8_n_0\
    );
\accumulateSum_carry__5_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(24),
      I1 => \sum_reg_n_0_[24]\,
      O => \accumulateSum_carry__5_i_4__8_n_0\
    );
\accumulateSum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__5_n_0\,
      CO(3) => \accumulateSum_carry__6_n_0\,
      CO(2) => \accumulateSum_carry__6_n_1\,
      CO(1) => \accumulateSum_carry__6_n_2\,
      CO(0) => \accumulateSum_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(31 downto 28),
      O(3) => \accumulateSum_carry__6_n_4\,
      O(2) => \accumulateSum_carry__6_n_5\,
      O(1) => \accumulateSum_carry__6_n_6\,
      O(0) => \accumulateSum_carry__6_n_7\,
      S(3) => \accumulateSum_carry__6_i_1__8_n_0\,
      S(2) => \accumulateSum_carry__6_i_2__8_n_0\,
      S(1) => \accumulateSum_carry__6_i_3__8_n_0\,
      S(0) => \accumulateSum_carry__6_i_4__8_n_0\
    );
\accumulateSum_carry__6_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(31),
      I1 => \sum_reg_n_0_[31]\,
      O => \accumulateSum_carry__6_i_1__8_n_0\
    );
\accumulateSum_carry__6_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(30),
      I1 => \sum_reg_n_0_[30]\,
      O => \accumulateSum_carry__6_i_2__8_n_0\
    );
\accumulateSum_carry__6_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(29),
      I1 => \sum_reg_n_0_[29]\,
      O => \accumulateSum_carry__6_i_3__8_n_0\
    );
\accumulateSum_carry__6_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(28),
      I1 => \sum_reg_n_0_[28]\,
      O => \accumulateSum_carry__6_i_4__8_n_0\
    );
\accumulateSum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__6_n_0\,
      CO(3) => \accumulateSum_carry__7_n_0\,
      CO(2) => \accumulateSum_carry__7_n_1\,
      CO(1) => \accumulateSum_carry__7_n_2\,
      CO(0) => \accumulateSum_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(35 downto 32),
      O(3) => \accumulateSum_carry__7_n_4\,
      O(2) => \accumulateSum_carry__7_n_5\,
      O(1) => \accumulateSum_carry__7_n_6\,
      O(0) => \accumulateSum_carry__7_n_7\,
      S(3) => \accumulateSum_carry__7_i_1__8_n_0\,
      S(2) => \accumulateSum_carry__7_i_2__8_n_0\,
      S(1) => \accumulateSum_carry__7_i_3__8_n_0\,
      S(0) => \accumulateSum_carry__7_i_4__8_n_0\
    );
\accumulateSum_carry__7_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(35),
      I1 => \sum_reg_n_0_[35]\,
      O => \accumulateSum_carry__7_i_1__8_n_0\
    );
\accumulateSum_carry__7_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(34),
      I1 => \sum_reg_n_0_[34]\,
      O => \accumulateSum_carry__7_i_2__8_n_0\
    );
\accumulateSum_carry__7_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(33),
      I1 => \sum_reg_n_0_[33]\,
      O => \accumulateSum_carry__7_i_3__8_n_0\
    );
\accumulateSum_carry__7_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(32),
      I1 => \sum_reg_n_0_[32]\,
      O => \accumulateSum_carry__7_i_4__8_n_0\
    );
\accumulateSum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__7_n_0\,
      CO(3) => \accumulateSum_carry__8_n_0\,
      CO(2) => \accumulateSum_carry__8_n_1\,
      CO(1) => \accumulateSum_carry__8_n_2\,
      CO(0) => \accumulateSum_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(39 downto 36),
      O(3) => \accumulateSum_carry__8_n_4\,
      O(2) => \accumulateSum_carry__8_n_5\,
      O(1) => \accumulateSum_carry__8_n_6\,
      O(0) => \accumulateSum_carry__8_n_7\,
      S(3) => \accumulateSum_carry__8_i_1__8_n_0\,
      S(2) => \accumulateSum_carry__8_i_2__8_n_0\,
      S(1) => \accumulateSum_carry__8_i_3__8_n_0\,
      S(0) => \accumulateSum_carry__8_i_4__8_n_0\
    );
\accumulateSum_carry__8_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(39),
      I1 => \sum_reg_n_0_[39]\,
      O => \accumulateSum_carry__8_i_1__8_n_0\
    );
\accumulateSum_carry__8_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(38),
      I1 => \sum_reg_n_0_[38]\,
      O => \accumulateSum_carry__8_i_2__8_n_0\
    );
\accumulateSum_carry__8_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(37),
      I1 => \sum_reg_n_0_[37]\,
      O => \accumulateSum_carry__8_i_3__8_n_0\
    );
\accumulateSum_carry__8_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(36),
      I1 => \sum_reg_n_0_[36]\,
      O => \accumulateSum_carry__8_i_4__8_n_0\
    );
\accumulateSum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulateSum_carry__8_n_0\,
      CO(3) => \accumulateSum_carry__9_n_0\,
      CO(2) => \accumulateSum_carry__9_n_1\,
      CO(1) => \accumulateSum_carry__9_n_2\,
      CO(0) => \accumulateSum_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_reg__2\(43 downto 40),
      O(3) => \accumulateSum_carry__9_n_4\,
      O(2) => \accumulateSum_carry__9_n_5\,
      O(1) => \accumulateSum_carry__9_n_6\,
      O(0) => \accumulateSum_carry__9_n_7\,
      S(3) => \accumulateSum_carry__9_i_1__8_n_0\,
      S(2) => \accumulateSum_carry__9_i_2__8_n_0\,
      S(1) => \accumulateSum_carry__9_i_3__8_n_0\,
      S(0) => \accumulateSum_carry__9_i_4__8_n_0\
    );
\accumulateSum_carry__9_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(43),
      I1 => \sum_reg_n_0_[43]\,
      O => \accumulateSum_carry__9_i_1__8_n_0\
    );
\accumulateSum_carry__9_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(42),
      I1 => \sum_reg_n_0_[42]\,
      O => \accumulateSum_carry__9_i_2__8_n_0\
    );
\accumulateSum_carry__9_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(41),
      I1 => \sum_reg_n_0_[41]\,
      O => \accumulateSum_carry__9_i_3__8_n_0\
    );
\accumulateSum_carry__9_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__2\(40),
      I1 => \sum_reg_n_0_[40]\,
      O => \accumulateSum_carry__9_i_4__8_n_0\
    );
\accumulateSum_carry_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[3]__0_n_0\,
      I1 => \sum_reg_n_0_[3]\,
      O => \accumulateSum_carry_i_1__8_n_0\
    );
\accumulateSum_carry_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[2]__0_n_0\,
      I1 => \sum_reg_n_0_[2]\,
      O => \accumulateSum_carry_i_2__8_n_0\
    );
\accumulateSum_carry_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[1]__0_n_0\,
      I1 => \sum_reg_n_0_[1]\,
      O => \accumulateSum_carry_i_3__8_n_0\
    );
\accumulateSum_carry_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg[0]__0_n_0\,
      I1 => \sum_reg_n_0_[0]\,
      O => \accumulateSum_carry_i_4__8_n_0\
    );
biasSum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => biasSum_carry_n_0,
      CO(2) => biasSum_carry_n_1,
      CO(1) => biasSum_carry_n_2,
      CO(0) => biasSum_carry_n_3,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => biasSum_carry_n_4,
      O(2) => biasSum_carry_n_5,
      O(1) => biasSum_carry_n_6,
      O(0) => biasSum_carry_n_7,
      S(3) => \biasSum_carry_i_1__8_n_0\,
      S(2) => \biasSum_carry_i_2__8_n_0\,
      S(1) => \biasSum_carry_i_3__8_n_0\,
      S(0) => \biasSum_carry_i_4__8_n_0\
    );
\biasSum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => biasSum_carry_n_0,
      CO(3) => \biasSum_carry__0_n_0\,
      CO(2) => \biasSum_carry__0_n_1\,
      CO(1) => \biasSum_carry__0_n_2\,
      CO(0) => \biasSum_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__0_n_4\,
      O(2) => \biasSum_carry__0_n_5\,
      O(1) => \biasSum_carry__0_n_6\,
      O(0) => \biasSum_carry__0_n_7\,
      S(3) => \biasSum_carry__0_i_1__8_n_0\,
      S(2) => \biasSum_carry__0_i_2__8_n_0\,
      S(1) => \biasSum_carry__0_i_3__8_n_0\,
      S(0) => \biasSum_carry__0_i_4__8_n_0\
    );
\biasSum_carry__0_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[7]\,
      O => \biasSum_carry__0_i_1__8_n_0\
    );
\biasSum_carry__0_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[6]\,
      O => \biasSum_carry__0_i_2__8_n_0\
    );
\biasSum_carry__0_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[5]\,
      O => \biasSum_carry__0_i_3__8_n_0\
    );
\biasSum_carry__0_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[4]\,
      O => \biasSum_carry__0_i_4__8_n_0\
    );
\biasSum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__0_n_0\,
      CO(3) => \biasSum_carry__1_n_0\,
      CO(2) => \biasSum_carry__1_n_1\,
      CO(1) => \biasSum_carry__1_n_2\,
      CO(0) => \biasSum_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__1_n_4\,
      O(2) => \biasSum_carry__1_n_5\,
      O(1) => \biasSum_carry__1_n_6\,
      O(0) => \biasSum_carry__1_n_7\,
      S(3) => \biasSum_carry__1_i_1__8_n_0\,
      S(2) => \biasSum_carry__1_i_2__8_n_0\,
      S(1) => \biasSum_carry__1_i_3__8_n_0\,
      S(0) => \biasSum_carry__1_i_4__8_n_0\
    );
\biasSum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__9_n_0\,
      CO(3) => \biasSum_carry__10_n_0\,
      CO(2) => \biasSum_carry__10_n_1\,
      CO(1) => \biasSum_carry__10_n_2\,
      CO(0) => \biasSum_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[46]\,
      DI(1) => \bias_reg_n_0_[45]\,
      DI(0) => \bias_reg_n_0_[44]\,
      O(3) => \biasSum_carry__10_n_4\,
      O(2) => \biasSum_carry__10_n_5\,
      O(1) => \biasSum_carry__10_n_6\,
      O(0) => \biasSum_carry__10_n_7\,
      S(3) => \biasSum_carry__10_i_1__8_n_0\,
      S(2) => \biasSum_carry__10_i_2__8_n_0\,
      S(1) => \biasSum_carry__10_i_3__8_n_0\,
      S(0) => \biasSum_carry__10_i_4__8_n_0\
    );
\biasSum_carry__10_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[47]\,
      O => \biasSum_carry__10_i_1__8_n_0\
    );
\biasSum_carry__10_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[46]\,
      I1 => \sum_reg_n_0_[46]\,
      O => \biasSum_carry__10_i_2__8_n_0\
    );
\biasSum_carry__10_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[45]\,
      I1 => \sum_reg_n_0_[45]\,
      O => \biasSum_carry__10_i_3__8_n_0\
    );
\biasSum_carry__10_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[44]\,
      I1 => \sum_reg_n_0_[44]\,
      O => \biasSum_carry__10_i_4__8_n_0\
    );
\biasSum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__10_n_0\,
      CO(3) => \biasSum_carry__11_n_0\,
      CO(2) => \biasSum_carry__11_n_1\,
      CO(1) => \biasSum_carry__11_n_2\,
      CO(0) => \biasSum_carry__11_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__11_n_4\,
      O(2) => \biasSum_carry__11_n_5\,
      O(1) => \biasSum_carry__11_n_6\,
      O(0) => \biasSum_carry__11_n_7\,
      S(3) => \biasSum_carry__11_i_1__8_n_0\,
      S(2) => \biasSum_carry__11_i_2__8_n_0\,
      S(1) => \biasSum_carry__11_i_3__8_n_0\,
      S(0) => \biasSum_carry__11_i_4__8_n_0\
    );
\biasSum_carry__11_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[51]\,
      O => \biasSum_carry__11_i_1__8_n_0\
    );
\biasSum_carry__11_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[50]\,
      O => \biasSum_carry__11_i_2__8_n_0\
    );
\biasSum_carry__11_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[49]\,
      O => \biasSum_carry__11_i_3__8_n_0\
    );
\biasSum_carry__11_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[48]\,
      O => \biasSum_carry__11_i_4__8_n_0\
    );
\biasSum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__11_n_0\,
      CO(3) => \biasSum_carry__12_n_0\,
      CO(2) => \biasSum_carry__12_n_1\,
      CO(1) => \biasSum_carry__12_n_2\,
      CO(0) => \biasSum_carry__12_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__12_n_4\,
      O(2) => \biasSum_carry__12_n_5\,
      O(1) => \biasSum_carry__12_n_6\,
      O(0) => \biasSum_carry__12_n_7\,
      S(3) => \biasSum_carry__12_i_1__8_n_0\,
      S(2) => \biasSum_carry__12_i_2__8_n_0\,
      S(1) => \biasSum_carry__12_i_3__8_n_0\,
      S(0) => \biasSum_carry__12_i_4__8_n_0\
    );
\biasSum_carry__12_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[55]\,
      O => \biasSum_carry__12_i_1__8_n_0\
    );
\biasSum_carry__12_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[54]\,
      O => \biasSum_carry__12_i_2__8_n_0\
    );
\biasSum_carry__12_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[53]\,
      O => \biasSum_carry__12_i_3__8_n_0\
    );
\biasSum_carry__12_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[52]\,
      O => \biasSum_carry__12_i_4__8_n_0\
    );
\biasSum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__12_n_0\,
      CO(3) => \biasSum_carry__13_n_0\,
      CO(2) => \biasSum_carry__13_n_1\,
      CO(1) => \biasSum_carry__13_n_2\,
      CO(0) => \biasSum_carry__13_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__13_n_4\,
      O(2) => \biasSum_carry__13_n_5\,
      O(1) => \biasSum_carry__13_n_6\,
      O(0) => \biasSum_carry__13_n_7\,
      S(3) => \biasSum_carry__13_i_1__8_n_0\,
      S(2) => \biasSum_carry__13_i_2__8_n_0\,
      S(1) => \biasSum_carry__13_i_3__8_n_0\,
      S(0) => \biasSum_carry__13_i_4__8_n_0\
    );
\biasSum_carry__13_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[59]\,
      O => \biasSum_carry__13_i_1__8_n_0\
    );
\biasSum_carry__13_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[58]\,
      O => \biasSum_carry__13_i_2__8_n_0\
    );
\biasSum_carry__13_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[57]\,
      O => \biasSum_carry__13_i_3__8_n_0\
    );
\biasSum_carry__13_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[56]\,
      O => \biasSum_carry__13_i_4__8_n_0\
    );
\biasSum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__13_n_0\,
      CO(3) => \NLW_biasSum_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \biasSum_carry__14_n_1\,
      CO(1) => \biasSum_carry__14_n_2\,
      CO(0) => \biasSum_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__14_n_4\,
      O(2) => \biasSum_carry__14_n_5\,
      O(1) => \biasSum_carry__14_n_6\,
      O(0) => \biasSum_carry__14_n_7\,
      S(3) => \biasSum_carry__14_i_1__8_n_0\,
      S(2) => \biasSum_carry__14_i_2__8_n_0\,
      S(1) => \biasSum_carry__14_i_3__8_n_0\,
      S(0) => \biasSum_carry__14_i_4__8_n_0\
    );
\biasSum_carry__14_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \biasSum_carry__14_i_1__8_n_0\
    );
\biasSum_carry__14_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[62]\,
      O => \biasSum_carry__14_i_2__8_n_0\
    );
\biasSum_carry__14_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[61]\,
      O => \biasSum_carry__14_i_3__8_n_0\
    );
\biasSum_carry__14_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[60]\,
      O => \biasSum_carry__14_i_4__8_n_0\
    );
\biasSum_carry__1_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[11]\,
      O => \biasSum_carry__1_i_1__8_n_0\
    );
\biasSum_carry__1_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[10]\,
      O => \biasSum_carry__1_i_2__8_n_0\
    );
\biasSum_carry__1_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[9]\,
      O => \biasSum_carry__1_i_3__8_n_0\
    );
\biasSum_carry__1_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[8]\,
      O => \biasSum_carry__1_i_4__8_n_0\
    );
\biasSum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__1_n_0\,
      CO(3) => \biasSum_carry__2_n_0\,
      CO(2) => \biasSum_carry__2_n_1\,
      CO(1) => \biasSum_carry__2_n_2\,
      CO(0) => \biasSum_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[63]\,
      DI(2) => \bias_reg_n_0_[63]\,
      DI(1) => \bias_reg_n_0_[63]\,
      DI(0) => \bias_reg_n_0_[63]\,
      O(3) => \biasSum_carry__2_n_4\,
      O(2) => \biasSum_carry__2_n_5\,
      O(1) => \biasSum_carry__2_n_6\,
      O(0) => \biasSum_carry__2_n_7\,
      S(3) => \biasSum_carry__2_i_1__8_n_0\,
      S(2) => \biasSum_carry__2_i_2__8_n_0\,
      S(1) => \biasSum_carry__2_i_3__8_n_0\,
      S(0) => \biasSum_carry__2_i_4__8_n_0\
    );
\biasSum_carry__2_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[15]\,
      O => \biasSum_carry__2_i_1__8_n_0\
    );
\biasSum_carry__2_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[14]\,
      O => \biasSum_carry__2_i_2__8_n_0\
    );
\biasSum_carry__2_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[13]\,
      O => \biasSum_carry__2_i_3__8_n_0\
    );
\biasSum_carry__2_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[12]\,
      O => \biasSum_carry__2_i_4__8_n_0\
    );
\biasSum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__2_n_0\,
      CO(3) => \biasSum_carry__3_n_0\,
      CO(2) => \biasSum_carry__3_n_1\,
      CO(1) => \biasSum_carry__3_n_2\,
      CO(0) => \biasSum_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[19]\,
      DI(2) => \bias_reg_n_0_[18]\,
      DI(1) => \bias_reg_n_0_[17]\,
      DI(0) => \bias_reg_n_0_[16]\,
      O(3) => \biasSum_carry__3_n_4\,
      O(2) => \biasSum_carry__3_n_5\,
      O(1) => \biasSum_carry__3_n_6\,
      O(0) => \biasSum_carry__3_n_7\,
      S(3) => \biasSum_carry__3_i_1__8_n_0\,
      S(2) => \biasSum_carry__3_i_2__8_n_0\,
      S(1) => \biasSum_carry__3_i_3__8_n_0\,
      S(0) => \biasSum_carry__3_i_4__8_n_0\
    );
\biasSum_carry__3_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[19]\,
      I1 => \sum_reg_n_0_[19]\,
      O => \biasSum_carry__3_i_1__8_n_0\
    );
\biasSum_carry__3_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[18]\,
      I1 => \sum_reg_n_0_[18]\,
      O => \biasSum_carry__3_i_2__8_n_0\
    );
\biasSum_carry__3_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[17]\,
      I1 => \sum_reg_n_0_[17]\,
      O => \biasSum_carry__3_i_3__8_n_0\
    );
\biasSum_carry__3_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[16]\,
      I1 => \sum_reg_n_0_[16]\,
      O => \biasSum_carry__3_i_4__8_n_0\
    );
\biasSum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__3_n_0\,
      CO(3) => \biasSum_carry__4_n_0\,
      CO(2) => \biasSum_carry__4_n_1\,
      CO(1) => \biasSum_carry__4_n_2\,
      CO(0) => \biasSum_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[23]\,
      DI(2) => \bias_reg_n_0_[22]\,
      DI(1) => \bias_reg_n_0_[21]\,
      DI(0) => \bias_reg_n_0_[20]\,
      O(3) => \biasSum_carry__4_n_4\,
      O(2) => \biasSum_carry__4_n_5\,
      O(1) => \biasSum_carry__4_n_6\,
      O(0) => \biasSum_carry__4_n_7\,
      S(3) => \biasSum_carry__4_i_1__8_n_0\,
      S(2) => \biasSum_carry__4_i_2__8_n_0\,
      S(1) => \biasSum_carry__4_i_3__8_n_0\,
      S(0) => \biasSum_carry__4_i_4__8_n_0\
    );
\biasSum_carry__4_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[23]\,
      I1 => \sum_reg_n_0_[23]\,
      O => \biasSum_carry__4_i_1__8_n_0\
    );
\biasSum_carry__4_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[22]\,
      I1 => \sum_reg_n_0_[22]\,
      O => \biasSum_carry__4_i_2__8_n_0\
    );
\biasSum_carry__4_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[21]\,
      I1 => \sum_reg_n_0_[21]\,
      O => \biasSum_carry__4_i_3__8_n_0\
    );
\biasSum_carry__4_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[20]\,
      I1 => \sum_reg_n_0_[20]\,
      O => \biasSum_carry__4_i_4__8_n_0\
    );
\biasSum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__4_n_0\,
      CO(3) => \biasSum_carry__5_n_0\,
      CO(2) => \biasSum_carry__5_n_1\,
      CO(1) => \biasSum_carry__5_n_2\,
      CO(0) => \biasSum_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[27]\,
      DI(2) => \bias_reg_n_0_[26]\,
      DI(1) => \bias_reg_n_0_[25]\,
      DI(0) => \bias_reg_n_0_[24]\,
      O(3) => \biasSum_carry__5_n_4\,
      O(2) => \biasSum_carry__5_n_5\,
      O(1) => \biasSum_carry__5_n_6\,
      O(0) => \biasSum_carry__5_n_7\,
      S(3) => \biasSum_carry__5_i_1__8_n_0\,
      S(2) => \biasSum_carry__5_i_2__8_n_0\,
      S(1) => \biasSum_carry__5_i_3__8_n_0\,
      S(0) => \biasSum_carry__5_i_4__8_n_0\
    );
\biasSum_carry__5_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[27]\,
      I1 => \sum_reg_n_0_[27]\,
      O => \biasSum_carry__5_i_1__8_n_0\
    );
\biasSum_carry__5_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[26]\,
      I1 => \sum_reg_n_0_[26]\,
      O => \biasSum_carry__5_i_2__8_n_0\
    );
\biasSum_carry__5_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[25]\,
      I1 => \sum_reg_n_0_[25]\,
      O => \biasSum_carry__5_i_3__8_n_0\
    );
\biasSum_carry__5_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[24]\,
      I1 => \sum_reg_n_0_[24]\,
      O => \biasSum_carry__5_i_4__8_n_0\
    );
\biasSum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__5_n_0\,
      CO(3) => \biasSum_carry__6_n_0\,
      CO(2) => \biasSum_carry__6_n_1\,
      CO(1) => \biasSum_carry__6_n_2\,
      CO(0) => \biasSum_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[31]\,
      DI(2) => \bias_reg_n_0_[30]\,
      DI(1) => \bias_reg_n_0_[29]\,
      DI(0) => \bias_reg_n_0_[28]\,
      O(3) => \biasSum_carry__6_n_4\,
      O(2) => \biasSum_carry__6_n_5\,
      O(1) => \biasSum_carry__6_n_6\,
      O(0) => \biasSum_carry__6_n_7\,
      S(3) => \biasSum_carry__6_i_1__8_n_0\,
      S(2) => \biasSum_carry__6_i_2__8_n_0\,
      S(1) => \biasSum_carry__6_i_3__8_n_0\,
      S(0) => \biasSum_carry__6_i_4__8_n_0\
    );
\biasSum_carry__6_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[31]\,
      I1 => \sum_reg_n_0_[31]\,
      O => \biasSum_carry__6_i_1__8_n_0\
    );
\biasSum_carry__6_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[30]\,
      I1 => \sum_reg_n_0_[30]\,
      O => \biasSum_carry__6_i_2__8_n_0\
    );
\biasSum_carry__6_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[29]\,
      I1 => \sum_reg_n_0_[29]\,
      O => \biasSum_carry__6_i_3__8_n_0\
    );
\biasSum_carry__6_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[28]\,
      I1 => \sum_reg_n_0_[28]\,
      O => \biasSum_carry__6_i_4__8_n_0\
    );
\biasSum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__6_n_0\,
      CO(3) => \biasSum_carry__7_n_0\,
      CO(2) => \biasSum_carry__7_n_1\,
      CO(1) => \biasSum_carry__7_n_2\,
      CO(0) => \biasSum_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[35]\,
      DI(2) => \bias_reg_n_0_[34]\,
      DI(1) => \bias_reg_n_0_[33]\,
      DI(0) => \bias_reg_n_0_[32]\,
      O(3) => \biasSum_carry__7_n_4\,
      O(2) => \biasSum_carry__7_n_5\,
      O(1) => \biasSum_carry__7_n_6\,
      O(0) => \biasSum_carry__7_n_7\,
      S(3) => \biasSum_carry__7_i_1__8_n_0\,
      S(2) => \biasSum_carry__7_i_2__8_n_0\,
      S(1) => \biasSum_carry__7_i_3__8_n_0\,
      S(0) => \biasSum_carry__7_i_4__8_n_0\
    );
\biasSum_carry__7_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[35]\,
      I1 => \sum_reg_n_0_[35]\,
      O => \biasSum_carry__7_i_1__8_n_0\
    );
\biasSum_carry__7_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[34]\,
      I1 => \sum_reg_n_0_[34]\,
      O => \biasSum_carry__7_i_2__8_n_0\
    );
\biasSum_carry__7_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[33]\,
      I1 => \sum_reg_n_0_[33]\,
      O => \biasSum_carry__7_i_3__8_n_0\
    );
\biasSum_carry__7_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[32]\,
      I1 => \sum_reg_n_0_[32]\,
      O => \biasSum_carry__7_i_4__8_n_0\
    );
\biasSum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__7_n_0\,
      CO(3) => \biasSum_carry__8_n_0\,
      CO(2) => \biasSum_carry__8_n_1\,
      CO(1) => \biasSum_carry__8_n_2\,
      CO(0) => \biasSum_carry__8_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[39]\,
      DI(2) => \bias_reg_n_0_[38]\,
      DI(1) => \bias_reg_n_0_[37]\,
      DI(0) => \bias_reg_n_0_[36]\,
      O(3) => \biasSum_carry__8_n_4\,
      O(2) => \biasSum_carry__8_n_5\,
      O(1) => \biasSum_carry__8_n_6\,
      O(0) => \biasSum_carry__8_n_7\,
      S(3) => \biasSum_carry__8_i_1__8_n_0\,
      S(2) => \biasSum_carry__8_i_2__8_n_0\,
      S(1) => \biasSum_carry__8_i_3__8_n_0\,
      S(0) => \biasSum_carry__8_i_4__8_n_0\
    );
\biasSum_carry__8_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[39]\,
      I1 => \sum_reg_n_0_[39]\,
      O => \biasSum_carry__8_i_1__8_n_0\
    );
\biasSum_carry__8_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[38]\,
      I1 => \sum_reg_n_0_[38]\,
      O => \biasSum_carry__8_i_2__8_n_0\
    );
\biasSum_carry__8_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[37]\,
      I1 => \sum_reg_n_0_[37]\,
      O => \biasSum_carry__8_i_3__8_n_0\
    );
\biasSum_carry__8_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[36]\,
      I1 => \sum_reg_n_0_[36]\,
      O => \biasSum_carry__8_i_4__8_n_0\
    );
\biasSum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \biasSum_carry__8_n_0\,
      CO(3) => \biasSum_carry__9_n_0\,
      CO(2) => \biasSum_carry__9_n_1\,
      CO(1) => \biasSum_carry__9_n_2\,
      CO(0) => \biasSum_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \bias_reg_n_0_[43]\,
      DI(2) => \bias_reg_n_0_[42]\,
      DI(1) => \bias_reg_n_0_[41]\,
      DI(0) => \bias_reg_n_0_[40]\,
      O(3) => \biasSum_carry__9_n_4\,
      O(2) => \biasSum_carry__9_n_5\,
      O(1) => \biasSum_carry__9_n_6\,
      O(0) => \biasSum_carry__9_n_7\,
      S(3) => \biasSum_carry__9_i_1__8_n_0\,
      S(2) => \biasSum_carry__9_i_2__8_n_0\,
      S(1) => \biasSum_carry__9_i_3__8_n_0\,
      S(0) => \biasSum_carry__9_i_4__8_n_0\
    );
\biasSum_carry__9_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[43]\,
      I1 => \sum_reg_n_0_[43]\,
      O => \biasSum_carry__9_i_1__8_n_0\
    );
\biasSum_carry__9_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[42]\,
      I1 => \sum_reg_n_0_[42]\,
      O => \biasSum_carry__9_i_2__8_n_0\
    );
\biasSum_carry__9_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[41]\,
      I1 => \sum_reg_n_0_[41]\,
      O => \biasSum_carry__9_i_3__8_n_0\
    );
\biasSum_carry__9_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[40]\,
      I1 => \sum_reg_n_0_[40]\,
      O => \biasSum_carry__9_i_4__8_n_0\
    );
\biasSum_carry_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[3]\,
      O => \biasSum_carry_i_1__8_n_0\
    );
\biasSum_carry_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[2]\,
      O => \biasSum_carry_i_2__8_n_0\
    );
\biasSum_carry_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[1]\,
      O => \biasSum_carry_i_3__8_n_0\
    );
\biasSum_carry_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \sum_reg_n_0_[0]\,
      O => \biasSum_carry_i_4__8_n_0\
    );
\bias_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(0),
      Q => \bias_reg_n_0_[16]\,
      R => '0'
    );
\bias_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(1),
      Q => \bias_reg_n_0_[17]\,
      R => '0'
    );
\bias_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(2),
      Q => \bias_reg_n_0_[18]\,
      R => '0'
    );
\bias_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(3),
      Q => \bias_reg_n_0_[19]\,
      R => '0'
    );
\bias_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(4),
      Q => \bias_reg_n_0_[20]\,
      R => '0'
    );
\bias_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(5),
      Q => \bias_reg_n_0_[21]\,
      R => '0'
    );
\bias_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(6),
      Q => \bias_reg_n_0_[22]\,
      R => '0'
    );
\bias_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(7),
      Q => \bias_reg_n_0_[23]\,
      R => '0'
    );
\bias_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(8),
      Q => \bias_reg_n_0_[24]\,
      R => '0'
    );
\bias_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(9),
      Q => \bias_reg_n_0_[25]\,
      R => '0'
    );
\bias_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(10),
      Q => \bias_reg_n_0_[26]\,
      R => '0'
    );
\bias_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(11),
      Q => \bias_reg_n_0_[27]\,
      R => '0'
    );
\bias_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(12),
      Q => \bias_reg_n_0_[28]\,
      R => '0'
    );
\bias_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(13),
      Q => \bias_reg_n_0_[29]\,
      R => '0'
    );
\bias_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(14),
      Q => \bias_reg_n_0_[30]\,
      R => '0'
    );
\bias_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(15),
      Q => \bias_reg_n_0_[31]\,
      R => '0'
    );
\bias_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(16),
      Q => \bias_reg_n_0_[32]\,
      R => '0'
    );
\bias_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(17),
      Q => \bias_reg_n_0_[33]\,
      R => '0'
    );
\bias_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(18),
      Q => \bias_reg_n_0_[34]\,
      R => '0'
    );
\bias_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(19),
      Q => \bias_reg_n_0_[35]\,
      R => '0'
    );
\bias_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(20),
      Q => \bias_reg_n_0_[36]\,
      R => '0'
    );
\bias_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(21),
      Q => \bias_reg_n_0_[37]\,
      R => '0'
    );
\bias_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(22),
      Q => \bias_reg_n_0_[38]\,
      R => '0'
    );
\bias_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(23),
      Q => \bias_reg_n_0_[39]\,
      R => '0'
    );
\bias_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(24),
      Q => \bias_reg_n_0_[40]\,
      R => '0'
    );
\bias_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(25),
      Q => \bias_reg_n_0_[41]\,
      R => '0'
    );
\bias_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(26),
      Q => \bias_reg_n_0_[42]\,
      R => '0'
    );
\bias_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(27),
      Q => \bias_reg_n_0_[43]\,
      R => '0'
    );
\bias_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(28),
      Q => \bias_reg_n_0_[44]\,
      R => '0'
    );
\bias_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(29),
      Q => \bias_reg_n_0_[45]\,
      R => '0'
    );
\bias_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(30),
      Q => \bias_reg_n_0_[46]\,
      R => '0'
    );
\bias_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bias_reg[16]_0\(0),
      D => \bias_reg[63]_0\(31),
      Q => \bias_reg_n_0_[63]\,
      R => '0'
    );
mul0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => WBram_n_15,
      A(15) => WBram_n_16,
      A(14) => WBram_n_17,
      A(13) => WBram_n_18,
      A(12) => WBram_n_19,
      A(11) => WBram_n_20,
      A(10) => WBram_n_21,
      A(9) => WBram_n_22,
      A(8) => WBram_n_23,
      A(7) => WBram_n_24,
      A(6) => WBram_n_25,
      A(5) => WBram_n_26,
      A(4) => WBram_n_27,
      A(3) => WBram_n_28,
      A(2) => WBram_n_29,
      A(1) => WBram_n_30,
      A(0) => WBram_n_31,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => mul_reg_0(31),
      B(16) => mul_reg_0(31),
      B(15) => mul_reg_0(31),
      B(14 downto 0) => mul_reg_0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \mul0__0_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul0_OVERFLOW_UNCONNECTED,
      P(47) => mul0_n_58,
      P(46) => mul0_n_59,
      P(45) => mul0_n_60,
      P(44) => mul0_n_61,
      P(43) => mul0_n_62,
      P(42) => mul0_n_63,
      P(41) => mul0_n_64,
      P(40) => mul0_n_65,
      P(39) => mul0_n_66,
      P(38) => mul0_n_67,
      P(37) => mul0_n_68,
      P(36) => mul0_n_69,
      P(35) => mul0_n_70,
      P(34) => mul0_n_71,
      P(33) => mul0_n_72,
      P(32) => mul0_n_73,
      P(31) => mul0_n_74,
      P(30) => mul0_n_75,
      P(29) => mul0_n_76,
      P(28) => mul0_n_77,
      P(27) => mul0_n_78,
      P(26) => mul0_n_79,
      P(25) => mul0_n_80,
      P(24) => mul0_n_81,
      P(23) => mul0_n_82,
      P(22) => mul0_n_83,
      P(21) => mul0_n_84,
      P(20) => mul0_n_85,
      P(19) => mul0_n_86,
      P(18) => mul0_n_87,
      P(17) => mul0_n_88,
      P(16) => mul0_n_89,
      P(15) => mul0_n_90,
      P(14) => mul0_n_91,
      P(13) => mul0_n_92,
      P(12) => mul0_n_93,
      P(11) => mul0_n_94,
      P(10) => mul0_n_95,
      P(9) => mul0_n_96,
      P(8) => mul0_n_97,
      P(7) => mul0_n_98,
      P(6) => mul0_n_99,
      P(5) => mul0_n_100,
      P(4) => mul0_n_101,
      P(3) => mul0_n_102,
      P(2) => mul0_n_103,
      P(1) => mul0_n_104,
      P(0) => mul0_n_105,
      PATTERNBDETECT => NLW_mul0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => mul0_n_106,
      PCOUT(46) => mul0_n_107,
      PCOUT(45) => mul0_n_108,
      PCOUT(44) => mul0_n_109,
      PCOUT(43) => mul0_n_110,
      PCOUT(42) => mul0_n_111,
      PCOUT(41) => mul0_n_112,
      PCOUT(40) => mul0_n_113,
      PCOUT(39) => mul0_n_114,
      PCOUT(38) => mul0_n_115,
      PCOUT(37) => mul0_n_116,
      PCOUT(36) => mul0_n_117,
      PCOUT(35) => mul0_n_118,
      PCOUT(34) => mul0_n_119,
      PCOUT(33) => mul0_n_120,
      PCOUT(32) => mul0_n_121,
      PCOUT(31) => mul0_n_122,
      PCOUT(30) => mul0_n_123,
      PCOUT(29) => mul0_n_124,
      PCOUT(28) => mul0_n_125,
      PCOUT(27) => mul0_n_126,
      PCOUT(26) => mul0_n_127,
      PCOUT(25) => mul0_n_128,
      PCOUT(24) => mul0_n_129,
      PCOUT(23) => mul0_n_130,
      PCOUT(22) => mul0_n_131,
      PCOUT(21) => mul0_n_132,
      PCOUT(20) => mul0_n_133,
      PCOUT(19) => mul0_n_134,
      PCOUT(18) => mul0_n_135,
      PCOUT(17) => mul0_n_136,
      PCOUT(16) => mul0_n_137,
      PCOUT(15) => mul0_n_138,
      PCOUT(14) => mul0_n_139,
      PCOUT(13) => mul0_n_140,
      PCOUT(12) => mul0_n_141,
      PCOUT(11) => mul0_n_142,
      PCOUT(10) => mul0_n_143,
      PCOUT(9) => mul0_n_144,
      PCOUT(8) => mul0_n_145,
      PCOUT(7) => mul0_n_146,
      PCOUT(6) => mul0_n_147,
      PCOUT(5) => mul0_n_148,
      PCOUT(4) => mul0_n_149,
      PCOUT(3) => mul0_n_150,
      PCOUT(2) => mul0_n_151,
      PCOUT(1) => mul0_n_152,
      PCOUT(0) => mul0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul0_UNDERFLOW_UNCONNECTED
    );
\mul0__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => mul_reg_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_mul0__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => WBram_n_15,
      B(15) => WBram_n_16,
      B(14) => WBram_n_17,
      B(13) => WBram_n_18,
      B(12) => WBram_n_19,
      B(11) => WBram_n_20,
      B(10) => WBram_n_21,
      B(9) => WBram_n_22,
      B(8) => WBram_n_23,
      B(7) => WBram_n_24,
      B(6) => WBram_n_25,
      B(5) => WBram_n_26,
      B(4) => WBram_n_27,
      B(3) => WBram_n_28,
      B(2) => WBram_n_29,
      B(1) => WBram_n_30,
      B(0) => WBram_n_31,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_mul0__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_mul0__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_mul0__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \mul0__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_mul0__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_mul0__0_OVERFLOW_UNCONNECTED\,
      P(47) => \mul0__0_n_58\,
      P(46) => \mul0__0_n_59\,
      P(45) => \mul0__0_n_60\,
      P(44) => \mul0__0_n_61\,
      P(43) => \mul0__0_n_62\,
      P(42) => \mul0__0_n_63\,
      P(41) => \mul0__0_n_64\,
      P(40) => \mul0__0_n_65\,
      P(39) => \mul0__0_n_66\,
      P(38) => \mul0__0_n_67\,
      P(37) => \mul0__0_n_68\,
      P(36) => \mul0__0_n_69\,
      P(35) => \mul0__0_n_70\,
      P(34) => \mul0__0_n_71\,
      P(33) => \mul0__0_n_72\,
      P(32) => \mul0__0_n_73\,
      P(31) => \mul0__0_n_74\,
      P(30) => \mul0__0_n_75\,
      P(29) => \mul0__0_n_76\,
      P(28) => \mul0__0_n_77\,
      P(27) => \mul0__0_n_78\,
      P(26) => \mul0__0_n_79\,
      P(25) => \mul0__0_n_80\,
      P(24) => \mul0__0_n_81\,
      P(23) => \mul0__0_n_82\,
      P(22) => \mul0__0_n_83\,
      P(21) => \mul0__0_n_84\,
      P(20) => \mul0__0_n_85\,
      P(19) => \mul0__0_n_86\,
      P(18) => \mul0__0_n_87\,
      P(17) => \mul0__0_n_88\,
      P(16) => \mul0__0_n_89\,
      P(15) => \mul0__0_n_90\,
      P(14) => \mul0__0_n_91\,
      P(13) => \mul0__0_n_92\,
      P(12) => \mul0__0_n_93\,
      P(11) => \mul0__0_n_94\,
      P(10) => \mul0__0_n_95\,
      P(9) => \mul0__0_n_96\,
      P(8) => \mul0__0_n_97\,
      P(7) => \mul0__0_n_98\,
      P(6) => \mul0__0_n_99\,
      P(5) => \mul0__0_n_100\,
      P(4) => \mul0__0_n_101\,
      P(3) => \mul0__0_n_102\,
      P(2) => \mul0__0_n_103\,
      P(1) => \mul0__0_n_104\,
      P(0) => \mul0__0_n_105\,
      PATTERNBDETECT => \NLW_mul0__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_mul0__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \mul0__0_n_106\,
      PCOUT(46) => \mul0__0_n_107\,
      PCOUT(45) => \mul0__0_n_108\,
      PCOUT(44) => \mul0__0_n_109\,
      PCOUT(43) => \mul0__0_n_110\,
      PCOUT(42) => \mul0__0_n_111\,
      PCOUT(41) => \mul0__0_n_112\,
      PCOUT(40) => \mul0__0_n_113\,
      PCOUT(39) => \mul0__0_n_114\,
      PCOUT(38) => \mul0__0_n_115\,
      PCOUT(37) => \mul0__0_n_116\,
      PCOUT(36) => \mul0__0_n_117\,
      PCOUT(35) => \mul0__0_n_118\,
      PCOUT(34) => \mul0__0_n_119\,
      PCOUT(33) => \mul0__0_n_120\,
      PCOUT(32) => \mul0__0_n_121\,
      PCOUT(31) => \mul0__0_n_122\,
      PCOUT(30) => \mul0__0_n_123\,
      PCOUT(29) => \mul0__0_n_124\,
      PCOUT(28) => \mul0__0_n_125\,
      PCOUT(27) => \mul0__0_n_126\,
      PCOUT(26) => \mul0__0_n_127\,
      PCOUT(25) => \mul0__0_n_128\,
      PCOUT(24) => \mul0__0_n_129\,
      PCOUT(23) => \mul0__0_n_130\,
      PCOUT(22) => \mul0__0_n_131\,
      PCOUT(21) => \mul0__0_n_132\,
      PCOUT(20) => \mul0__0_n_133\,
      PCOUT(19) => \mul0__0_n_134\,
      PCOUT(18) => \mul0__0_n_135\,
      PCOUT(17) => \mul0__0_n_136\,
      PCOUT(16) => \mul0__0_n_137\,
      PCOUT(15) => \mul0__0_n_138\,
      PCOUT(14) => \mul0__0_n_139\,
      PCOUT(13) => \mul0__0_n_140\,
      PCOUT(12) => \mul0__0_n_141\,
      PCOUT(11) => \mul0__0_n_142\,
      PCOUT(10) => \mul0__0_n_143\,
      PCOUT(9) => \mul0__0_n_144\,
      PCOUT(8) => \mul0__0_n_145\,
      PCOUT(7) => \mul0__0_n_146\,
      PCOUT(6) => \mul0__0_n_147\,
      PCOUT(5) => \mul0__0_n_148\,
      PCOUT(4) => \mul0__0_n_149\,
      PCOUT(3) => \mul0__0_n_150\,
      PCOUT(2) => \mul0__0_n_151\,
      PCOUT(1) => \mul0__0_n_152\,
      PCOUT(0) => \mul0__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_mul0__0_UNDERFLOW_UNCONNECTED\
    );
mul0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mul0_carry_n_0,
      CO(2) => mul0_carry_n_1,
      CO(1) => mul0_carry_n_2,
      CO(0) => mul0_carry_n_3,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_103\,
      DI(2) => \mul_reg__0_n_104\,
      DI(1) => \mul_reg__0_n_105\,
      DI(0) => '0',
      O(3 downto 0) => \mul_reg__2\(19 downto 16),
      S(3) => \mul0_carry_i_1__8_n_0\,
      S(2) => \mul0_carry_i_2__8_n_0\,
      S(1) => \mul0_carry_i_3__8_n_0\,
      S(0) => \mul_reg[16]__0_n_0\
    );
\mul0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => mul0_carry_n_0,
      CO(3) => \mul0_carry__0_n_0\,
      CO(2) => \mul0_carry__0_n_1\,
      CO(1) => \mul0_carry__0_n_2\,
      CO(0) => \mul0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_99\,
      DI(2) => \mul_reg__0_n_100\,
      DI(1) => \mul_reg__0_n_101\,
      DI(0) => \mul_reg__0_n_102\,
      O(3 downto 0) => \mul_reg__2\(23 downto 20),
      S(3) => \mul0_carry__0_i_1__8_n_0\,
      S(2) => \mul0_carry__0_i_2__8_n_0\,
      S(1) => \mul0_carry__0_i_3__8_n_0\,
      S(0) => \mul0_carry__0_i_4__8_n_0\
    );
\mul0_carry__0_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_99\,
      I1 => \mul_reg__3\(6),
      O => \mul0_carry__0_i_1__8_n_0\
    );
\mul0_carry__0_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_100\,
      I1 => \mul_reg__3\(5),
      O => \mul0_carry__0_i_2__8_n_0\
    );
\mul0_carry__0_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_101\,
      I1 => \mul_reg__3\(4),
      O => \mul0_carry__0_i_3__8_n_0\
    );
\mul0_carry__0_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_102\,
      I1 => \mul_reg__3\(3),
      O => \mul0_carry__0_i_4__8_n_0\
    );
\mul0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__0_n_0\,
      CO(3) => \mul0_carry__1_n_0\,
      CO(2) => \mul0_carry__1_n_1\,
      CO(1) => \mul0_carry__1_n_2\,
      CO(0) => \mul0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_95\,
      DI(2) => \mul_reg__0_n_96\,
      DI(1) => \mul_reg__0_n_97\,
      DI(0) => \mul_reg__0_n_98\,
      O(3 downto 0) => \mul_reg__2\(27 downto 24),
      S(3) => \mul0_carry__1_i_1__8_n_0\,
      S(2) => \mul0_carry__1_i_2__8_n_0\,
      S(1) => \mul0_carry__1_i_3__8_n_0\,
      S(0) => \mul0_carry__1_i_4__8_n_0\
    );
\mul0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__9_n_0\,
      CO(3) => \NLW_mul0_carry__10_CO_UNCONNECTED\(3),
      CO(2) => \mul0_carry__10_n_1\,
      CO(1) => \mul0_carry__10_n_2\,
      CO(0) => \mul0_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mul_reg__0_n_60\,
      DI(1) => \mul_reg__0_n_61\,
      DI(0) => \mul_reg__0_n_62\,
      O(3) => \mul_reg__1\(63),
      O(2 downto 0) => \mul_reg__2\(62 downto 60),
      S(3) => \mul0_carry__10_i_1__8_n_0\,
      S(2) => \mul0_carry__10_i_2__8_n_0\,
      S(1) => \mul0_carry__10_i_3__8_n_0\,
      S(0) => \mul0_carry__10_i_4__8_n_0\
    );
\mul0_carry__10_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_59\,
      I1 => mul_reg_n_76,
      O => \mul0_carry__10_i_1__8_n_0\
    );
\mul0_carry__10_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_60\,
      I1 => mul_reg_n_77,
      O => \mul0_carry__10_i_2__8_n_0\
    );
\mul0_carry__10_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_61\,
      I1 => mul_reg_n_78,
      O => \mul0_carry__10_i_3__8_n_0\
    );
\mul0_carry__10_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_62\,
      I1 => mul_reg_n_79,
      O => \mul0_carry__10_i_4__8_n_0\
    );
\mul0_carry__1_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_95\,
      I1 => \mul_reg__3\(10),
      O => \mul0_carry__1_i_1__8_n_0\
    );
\mul0_carry__1_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_96\,
      I1 => \mul_reg__3\(9),
      O => \mul0_carry__1_i_2__8_n_0\
    );
\mul0_carry__1_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_97\,
      I1 => \mul_reg__3\(8),
      O => \mul0_carry__1_i_3__8_n_0\
    );
\mul0_carry__1_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_98\,
      I1 => \mul_reg__3\(7),
      O => \mul0_carry__1_i_4__8_n_0\
    );
\mul0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__1_n_0\,
      CO(3) => \mul0_carry__2_n_0\,
      CO(2) => \mul0_carry__2_n_1\,
      CO(1) => \mul0_carry__2_n_2\,
      CO(0) => \mul0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_91\,
      DI(2) => \mul_reg__0_n_92\,
      DI(1) => \mul_reg__0_n_93\,
      DI(0) => \mul_reg__0_n_94\,
      O(3 downto 0) => \mul_reg__2\(31 downto 28),
      S(3) => \mul0_carry__2_i_1__8_n_0\,
      S(2) => \mul0_carry__2_i_2__8_n_0\,
      S(1) => \mul0_carry__2_i_3__8_n_0\,
      S(0) => \mul0_carry__2_i_4__8_n_0\
    );
\mul0_carry__2_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_91\,
      I1 => \mul_reg__3\(14),
      O => \mul0_carry__2_i_1__8_n_0\
    );
\mul0_carry__2_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_92\,
      I1 => \mul_reg__3\(13),
      O => \mul0_carry__2_i_2__8_n_0\
    );
\mul0_carry__2_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_93\,
      I1 => \mul_reg__3\(12),
      O => \mul0_carry__2_i_3__8_n_0\
    );
\mul0_carry__2_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_94\,
      I1 => \mul_reg__3\(11),
      O => \mul0_carry__2_i_4__8_n_0\
    );
\mul0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__2_n_0\,
      CO(3) => \mul0_carry__3_n_0\,
      CO(2) => \mul0_carry__3_n_1\,
      CO(1) => \mul0_carry__3_n_2\,
      CO(0) => \mul0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_87\,
      DI(2) => \mul_reg__0_n_88\,
      DI(1) => \mul_reg__0_n_89\,
      DI(0) => \mul_reg__0_n_90\,
      O(3 downto 0) => \mul_reg__2\(35 downto 32),
      S(3) => \mul0_carry__3_i_1__8_n_0\,
      S(2) => \mul0_carry__3_i_2__8_n_0\,
      S(1) => \mul0_carry__3_i_3__8_n_0\,
      S(0) => \mul0_carry__3_i_4__8_n_0\
    );
\mul0_carry__3_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_87\,
      I1 => mul_reg_n_104,
      O => \mul0_carry__3_i_1__8_n_0\
    );
\mul0_carry__3_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_88\,
      I1 => mul_reg_n_105,
      O => \mul0_carry__3_i_2__8_n_0\
    );
\mul0_carry__3_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_89\,
      I1 => \mul_reg__3\(16),
      O => \mul0_carry__3_i_3__8_n_0\
    );
\mul0_carry__3_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_90\,
      I1 => \mul_reg__3\(15),
      O => \mul0_carry__3_i_4__8_n_0\
    );
\mul0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__3_n_0\,
      CO(3) => \mul0_carry__4_n_0\,
      CO(2) => \mul0_carry__4_n_1\,
      CO(1) => \mul0_carry__4_n_2\,
      CO(0) => \mul0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_83\,
      DI(2) => \mul_reg__0_n_84\,
      DI(1) => \mul_reg__0_n_85\,
      DI(0) => \mul_reg__0_n_86\,
      O(3 downto 0) => \mul_reg__2\(39 downto 36),
      S(3) => \mul0_carry__4_i_1__8_n_0\,
      S(2) => \mul0_carry__4_i_2__8_n_0\,
      S(1) => \mul0_carry__4_i_3__8_n_0\,
      S(0) => \mul0_carry__4_i_4__8_n_0\
    );
\mul0_carry__4_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_83\,
      I1 => mul_reg_n_100,
      O => \mul0_carry__4_i_1__8_n_0\
    );
\mul0_carry__4_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_84\,
      I1 => mul_reg_n_101,
      O => \mul0_carry__4_i_2__8_n_0\
    );
\mul0_carry__4_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_85\,
      I1 => mul_reg_n_102,
      O => \mul0_carry__4_i_3__8_n_0\
    );
\mul0_carry__4_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_86\,
      I1 => mul_reg_n_103,
      O => \mul0_carry__4_i_4__8_n_0\
    );
\mul0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__4_n_0\,
      CO(3) => \mul0_carry__5_n_0\,
      CO(2) => \mul0_carry__5_n_1\,
      CO(1) => \mul0_carry__5_n_2\,
      CO(0) => \mul0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_79\,
      DI(2) => \mul_reg__0_n_80\,
      DI(1) => \mul_reg__0_n_81\,
      DI(0) => \mul_reg__0_n_82\,
      O(3 downto 0) => \mul_reg__2\(43 downto 40),
      S(3) => \mul0_carry__5_i_1__8_n_0\,
      S(2) => \mul0_carry__5_i_2__8_n_0\,
      S(1) => \mul0_carry__5_i_3__8_n_0\,
      S(0) => \mul0_carry__5_i_4__8_n_0\
    );
\mul0_carry__5_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_79\,
      I1 => mul_reg_n_96,
      O => \mul0_carry__5_i_1__8_n_0\
    );
\mul0_carry__5_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_80\,
      I1 => mul_reg_n_97,
      O => \mul0_carry__5_i_2__8_n_0\
    );
\mul0_carry__5_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_81\,
      I1 => mul_reg_n_98,
      O => \mul0_carry__5_i_3__8_n_0\
    );
\mul0_carry__5_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_82\,
      I1 => mul_reg_n_99,
      O => \mul0_carry__5_i_4__8_n_0\
    );
\mul0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__5_n_0\,
      CO(3) => \mul0_carry__6_n_0\,
      CO(2) => \mul0_carry__6_n_1\,
      CO(1) => \mul0_carry__6_n_2\,
      CO(0) => \mul0_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_75\,
      DI(2) => \mul_reg__0_n_76\,
      DI(1) => \mul_reg__0_n_77\,
      DI(0) => \mul_reg__0_n_78\,
      O(3 downto 0) => \mul_reg__2\(47 downto 44),
      S(3) => \mul0_carry__6_i_1__8_n_0\,
      S(2) => \mul0_carry__6_i_2__8_n_0\,
      S(1) => \mul0_carry__6_i_3__8_n_0\,
      S(0) => \mul0_carry__6_i_4__8_n_0\
    );
\mul0_carry__6_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_75\,
      I1 => mul_reg_n_92,
      O => \mul0_carry__6_i_1__8_n_0\
    );
\mul0_carry__6_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_76\,
      I1 => mul_reg_n_93,
      O => \mul0_carry__6_i_2__8_n_0\
    );
\mul0_carry__6_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_77\,
      I1 => mul_reg_n_94,
      O => \mul0_carry__6_i_3__8_n_0\
    );
\mul0_carry__6_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_78\,
      I1 => mul_reg_n_95,
      O => \mul0_carry__6_i_4__8_n_0\
    );
\mul0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__6_n_0\,
      CO(3) => \mul0_carry__7_n_0\,
      CO(2) => \mul0_carry__7_n_1\,
      CO(1) => \mul0_carry__7_n_2\,
      CO(0) => \mul0_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_71\,
      DI(2) => \mul_reg__0_n_72\,
      DI(1) => \mul_reg__0_n_73\,
      DI(0) => \mul_reg__0_n_74\,
      O(3 downto 0) => \mul_reg__2\(51 downto 48),
      S(3) => \mul0_carry__7_i_1__8_n_0\,
      S(2) => \mul0_carry__7_i_2__8_n_0\,
      S(1) => \mul0_carry__7_i_3__8_n_0\,
      S(0) => \mul0_carry__7_i_4__8_n_0\
    );
\mul0_carry__7_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_71\,
      I1 => mul_reg_n_88,
      O => \mul0_carry__7_i_1__8_n_0\
    );
\mul0_carry__7_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_72\,
      I1 => mul_reg_n_89,
      O => \mul0_carry__7_i_2__8_n_0\
    );
\mul0_carry__7_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_73\,
      I1 => mul_reg_n_90,
      O => \mul0_carry__7_i_3__8_n_0\
    );
\mul0_carry__7_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_74\,
      I1 => mul_reg_n_91,
      O => \mul0_carry__7_i_4__8_n_0\
    );
\mul0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__7_n_0\,
      CO(3) => \mul0_carry__8_n_0\,
      CO(2) => \mul0_carry__8_n_1\,
      CO(1) => \mul0_carry__8_n_2\,
      CO(0) => \mul0_carry__8_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_67\,
      DI(2) => \mul_reg__0_n_68\,
      DI(1) => \mul_reg__0_n_69\,
      DI(0) => \mul_reg__0_n_70\,
      O(3 downto 0) => \mul_reg__2\(55 downto 52),
      S(3) => \mul0_carry__8_i_1__8_n_0\,
      S(2) => \mul0_carry__8_i_2__8_n_0\,
      S(1) => \mul0_carry__8_i_3__8_n_0\,
      S(0) => \mul0_carry__8_i_4__8_n_0\
    );
\mul0_carry__8_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_67\,
      I1 => mul_reg_n_84,
      O => \mul0_carry__8_i_1__8_n_0\
    );
\mul0_carry__8_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_68\,
      I1 => mul_reg_n_85,
      O => \mul0_carry__8_i_2__8_n_0\
    );
\mul0_carry__8_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_69\,
      I1 => mul_reg_n_86,
      O => \mul0_carry__8_i_3__8_n_0\
    );
\mul0_carry__8_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_70\,
      I1 => mul_reg_n_87,
      O => \mul0_carry__8_i_4__8_n_0\
    );
\mul0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul0_carry__8_n_0\,
      CO(3) => \mul0_carry__9_n_0\,
      CO(2) => \mul0_carry__9_n_1\,
      CO(1) => \mul0_carry__9_n_2\,
      CO(0) => \mul0_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \mul_reg__0_n_63\,
      DI(2) => \mul_reg__0_n_64\,
      DI(1) => \mul_reg__0_n_65\,
      DI(0) => \mul_reg__0_n_66\,
      O(3 downto 0) => \mul_reg__2\(59 downto 56),
      S(3) => \mul0_carry__9_i_1__8_n_0\,
      S(2) => \mul0_carry__9_i_2__8_n_0\,
      S(1) => \mul0_carry__9_i_3__8_n_0\,
      S(0) => \mul0_carry__9_i_4__8_n_0\
    );
\mul0_carry__9_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_63\,
      I1 => mul_reg_n_80,
      O => \mul0_carry__9_i_1__8_n_0\
    );
\mul0_carry__9_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_64\,
      I1 => mul_reg_n_81,
      O => \mul0_carry__9_i_2__8_n_0\
    );
\mul0_carry__9_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_65\,
      I1 => mul_reg_n_82,
      O => \mul0_carry__9_i_3__8_n_0\
    );
\mul0_carry__9_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_66\,
      I1 => mul_reg_n_83,
      O => \mul0_carry__9_i_4__8_n_0\
    );
\mul0_carry_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_103\,
      I1 => \mul_reg__3\(2),
      O => \mul0_carry_i_1__8_n_0\
    );
\mul0_carry_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_104\,
      I1 => \mul_reg__3\(1),
      O => \mul0_carry_i_2__8_n_0\
    );
\mul0_carry_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_reg__0_n_105\,
      I1 => \mul_reg__3\(0),
      O => \mul0_carry_i_3__8_n_0\
    );
mul_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_reg_0(31),
      A(28) => mul_reg_0(31),
      A(27) => mul_reg_0(31),
      A(26) => mul_reg_0(31),
      A(25) => mul_reg_0(31),
      A(24) => mul_reg_0(31),
      A(23) => mul_reg_0(31),
      A(22) => mul_reg_0(31),
      A(21) => mul_reg_0(31),
      A(20) => mul_reg_0(31),
      A(19) => mul_reg_0(31),
      A(18) => mul_reg_0(31),
      A(17) => mul_reg_0(31),
      A(16) => mul_reg_0(31),
      A(15) => mul_reg_0(31),
      A(14 downto 0) => mul_reg_0(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => WBram_n_0,
      B(16) => WBram_n_0,
      B(15) => WBram_n_0,
      B(14) => WBram_n_0,
      B(13) => WBram_n_1,
      B(12) => WBram_n_2,
      B(11) => WBram_n_3,
      B(10) => WBram_n_4,
      B(9) => WBram_n_5,
      B(8) => WBram_n_6,
      B(7) => WBram_n_7,
      B(6) => WBram_n_8,
      B(5) => WBram_n_9,
      B(4) => WBram_n_10,
      B(3) => WBram_n_11,
      B(2) => WBram_n_12,
      B(1) => WBram_n_13,
      B(0) => WBram_n_14,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \mul0__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_mul_reg_OVERFLOW_UNCONNECTED,
      P(47) => mul_reg_n_58,
      P(46) => mul_reg_n_59,
      P(45) => mul_reg_n_60,
      P(44) => mul_reg_n_61,
      P(43) => mul_reg_n_62,
      P(42) => mul_reg_n_63,
      P(41) => mul_reg_n_64,
      P(40) => mul_reg_n_65,
      P(39) => mul_reg_n_66,
      P(38) => mul_reg_n_67,
      P(37) => mul_reg_n_68,
      P(36) => mul_reg_n_69,
      P(35) => mul_reg_n_70,
      P(34) => mul_reg_n_71,
      P(33) => mul_reg_n_72,
      P(32) => mul_reg_n_73,
      P(31) => mul_reg_n_74,
      P(30) => mul_reg_n_75,
      P(29) => mul_reg_n_76,
      P(28) => mul_reg_n_77,
      P(27) => mul_reg_n_78,
      P(26) => mul_reg_n_79,
      P(25) => mul_reg_n_80,
      P(24) => mul_reg_n_81,
      P(23) => mul_reg_n_82,
      P(22) => mul_reg_n_83,
      P(21) => mul_reg_n_84,
      P(20) => mul_reg_n_85,
      P(19) => mul_reg_n_86,
      P(18) => mul_reg_n_87,
      P(17) => mul_reg_n_88,
      P(16) => mul_reg_n_89,
      P(15) => mul_reg_n_90,
      P(14) => mul_reg_n_91,
      P(13) => mul_reg_n_92,
      P(12) => mul_reg_n_93,
      P(11) => mul_reg_n_94,
      P(10) => mul_reg_n_95,
      P(9) => mul_reg_n_96,
      P(8) => mul_reg_n_97,
      P(7) => mul_reg_n_98,
      P(6) => mul_reg_n_99,
      P(5) => mul_reg_n_100,
      P(4) => mul_reg_n_101,
      P(3) => mul_reg_n_102,
      P(2) => mul_reg_n_103,
      P(1) => mul_reg_n_104,
      P(0) => mul_reg_n_105,
      PATTERNBDETECT => NLW_mul_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mul0_n_106,
      PCIN(46) => mul0_n_107,
      PCIN(45) => mul0_n_108,
      PCIN(44) => mul0_n_109,
      PCIN(43) => mul0_n_110,
      PCIN(42) => mul0_n_111,
      PCIN(41) => mul0_n_112,
      PCIN(40) => mul0_n_113,
      PCIN(39) => mul0_n_114,
      PCIN(38) => mul0_n_115,
      PCIN(37) => mul0_n_116,
      PCIN(36) => mul0_n_117,
      PCIN(35) => mul0_n_118,
      PCIN(34) => mul0_n_119,
      PCIN(33) => mul0_n_120,
      PCIN(32) => mul0_n_121,
      PCIN(31) => mul0_n_122,
      PCIN(30) => mul0_n_123,
      PCIN(29) => mul0_n_124,
      PCIN(28) => mul0_n_125,
      PCIN(27) => mul0_n_126,
      PCIN(26) => mul0_n_127,
      PCIN(25) => mul0_n_128,
      PCIN(24) => mul0_n_129,
      PCIN(23) => mul0_n_130,
      PCIN(22) => mul0_n_131,
      PCIN(21) => mul0_n_132,
      PCIN(20) => mul0_n_133,
      PCIN(19) => mul0_n_134,
      PCIN(18) => mul0_n_135,
      PCIN(17) => mul0_n_136,
      PCIN(16) => mul0_n_137,
      PCIN(15) => mul0_n_138,
      PCIN(14) => mul0_n_139,
      PCIN(13) => mul0_n_140,
      PCIN(12) => mul0_n_141,
      PCIN(11) => mul0_n_142,
      PCIN(10) => mul0_n_143,
      PCIN(9) => mul0_n_144,
      PCIN(8) => mul0_n_145,
      PCIN(7) => mul0_n_146,
      PCIN(6) => mul0_n_147,
      PCIN(5) => mul0_n_148,
      PCIN(4) => mul0_n_149,
      PCIN(3) => mul0_n_150,
      PCIN(2) => mul0_n_151,
      PCIN(1) => mul0_n_152,
      PCIN(0) => mul0_n_153,
      PCOUT(47 downto 0) => NLW_mul_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => SR(0),
      UNDERFLOW => NLW_mul_reg_UNDERFLOW_UNCONNECTED
    );
\mul_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_105,
      Q => \mul_reg__3\(0),
      R => SR(0)
    );
\mul_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_105\,
      Q => \mul_reg[0]__0_n_0\,
      R => SR(0)
    );
\mul_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_95,
      Q => \mul_reg__3\(10),
      R => SR(0)
    );
\mul_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_95\,
      Q => \mul_reg[10]__0_n_0\,
      R => SR(0)
    );
\mul_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_94,
      Q => \mul_reg__3\(11),
      R => SR(0)
    );
\mul_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_94\,
      Q => \mul_reg[11]__0_n_0\,
      R => SR(0)
    );
\mul_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_93,
      Q => \mul_reg__3\(12),
      R => SR(0)
    );
\mul_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_93\,
      Q => \mul_reg[12]__0_n_0\,
      R => SR(0)
    );
\mul_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_92,
      Q => \mul_reg__3\(13),
      R => SR(0)
    );
\mul_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_92\,
      Q => \mul_reg[13]__0_n_0\,
      R => SR(0)
    );
\mul_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_91,
      Q => \mul_reg__3\(14),
      R => SR(0)
    );
\mul_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_91\,
      Q => \mul_reg[14]__0_n_0\,
      R => SR(0)
    );
\mul_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_90,
      Q => \mul_reg__3\(15),
      R => SR(0)
    );
\mul_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_90\,
      Q => \mul_reg[15]__0_n_0\,
      R => SR(0)
    );
\mul_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_89,
      Q => \mul_reg__3\(16),
      R => SR(0)
    );
\mul_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_89\,
      Q => \mul_reg[16]__0_n_0\,
      R => SR(0)
    );
\mul_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_104,
      Q => \mul_reg__3\(1),
      R => SR(0)
    );
\mul_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_104\,
      Q => \mul_reg[1]__0_n_0\,
      R => SR(0)
    );
\mul_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_103,
      Q => \mul_reg__3\(2),
      R => SR(0)
    );
\mul_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_103\,
      Q => \mul_reg[2]__0_n_0\,
      R => SR(0)
    );
\mul_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_102,
      Q => \mul_reg__3\(3),
      R => SR(0)
    );
\mul_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_102\,
      Q => \mul_reg[3]__0_n_0\,
      R => SR(0)
    );
\mul_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_101,
      Q => \mul_reg__3\(4),
      R => SR(0)
    );
\mul_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_101\,
      Q => \mul_reg[4]__0_n_0\,
      R => SR(0)
    );
\mul_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_100,
      Q => \mul_reg__3\(5),
      R => SR(0)
    );
\mul_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_100\,
      Q => \mul_reg[5]__0_n_0\,
      R => SR(0)
    );
\mul_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_99,
      Q => \mul_reg__3\(6),
      R => SR(0)
    );
\mul_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_99\,
      Q => \mul_reg[6]__0_n_0\,
      R => SR(0)
    );
\mul_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_98,
      Q => \mul_reg__3\(7),
      R => SR(0)
    );
\mul_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_98\,
      Q => \mul_reg[7]__0_n_0\,
      R => SR(0)
    );
\mul_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_97,
      Q => \mul_reg__3\(8),
      R => SR(0)
    );
\mul_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_97\,
      Q => \mul_reg[8]__0_n_0\,
      R => SR(0)
    );
\mul_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => mul0_n_96,
      Q => \mul_reg__3\(9),
      R => SR(0)
    );
\mul_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \mul0__0_n_96\,
      Q => \mul_reg[9]__0_n_0\,
      R => SR(0)
    );
\mul_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => mul_reg_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_mul_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => WBram_n_0,
      B(16) => WBram_n_0,
      B(15) => WBram_n_0,
      B(14) => WBram_n_0,
      B(13) => WBram_n_1,
      B(12) => WBram_n_2,
      B(11) => WBram_n_3,
      B(10) => WBram_n_4,
      B(9) => WBram_n_5,
      B(8) => WBram_n_6,
      B(7) => WBram_n_7,
      B(6) => WBram_n_8,
      B(5) => WBram_n_9,
      B(4) => WBram_n_10,
      B(3) => WBram_n_11,
      B(2) => WBram_n_12,
      B(1) => WBram_n_13,
      B(0) => WBram_n_14,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_mul_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_mul_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_mul_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \mul0__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => S_AXI_ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_mul_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_mul_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \mul_reg__0_n_58\,
      P(46) => \mul_reg__0_n_59\,
      P(45) => \mul_reg__0_n_60\,
      P(44) => \mul_reg__0_n_61\,
      P(43) => \mul_reg__0_n_62\,
      P(42) => \mul_reg__0_n_63\,
      P(41) => \mul_reg__0_n_64\,
      P(40) => \mul_reg__0_n_65\,
      P(39) => \mul_reg__0_n_66\,
      P(38) => \mul_reg__0_n_67\,
      P(37) => \mul_reg__0_n_68\,
      P(36) => \mul_reg__0_n_69\,
      P(35) => \mul_reg__0_n_70\,
      P(34) => \mul_reg__0_n_71\,
      P(33) => \mul_reg__0_n_72\,
      P(32) => \mul_reg__0_n_73\,
      P(31) => \mul_reg__0_n_74\,
      P(30) => \mul_reg__0_n_75\,
      P(29) => \mul_reg__0_n_76\,
      P(28) => \mul_reg__0_n_77\,
      P(27) => \mul_reg__0_n_78\,
      P(26) => \mul_reg__0_n_79\,
      P(25) => \mul_reg__0_n_80\,
      P(24) => \mul_reg__0_n_81\,
      P(23) => \mul_reg__0_n_82\,
      P(22) => \mul_reg__0_n_83\,
      P(21) => \mul_reg__0_n_84\,
      P(20) => \mul_reg__0_n_85\,
      P(19) => \mul_reg__0_n_86\,
      P(18) => \mul_reg__0_n_87\,
      P(17) => \mul_reg__0_n_88\,
      P(16) => \mul_reg__0_n_89\,
      P(15) => \mul_reg__0_n_90\,
      P(14) => \mul_reg__0_n_91\,
      P(13) => \mul_reg__0_n_92\,
      P(12) => \mul_reg__0_n_93\,
      P(11) => \mul_reg__0_n_94\,
      P(10) => \mul_reg__0_n_95\,
      P(9) => \mul_reg__0_n_96\,
      P(8) => \mul_reg__0_n_97\,
      P(7) => \mul_reg__0_n_98\,
      P(6) => \mul_reg__0_n_99\,
      P(5) => \mul_reg__0_n_100\,
      P(4) => \mul_reg__0_n_101\,
      P(3) => \mul_reg__0_n_102\,
      P(2) => \mul_reg__0_n_103\,
      P(1) => \mul_reg__0_n_104\,
      P(0) => \mul_reg__0_n_105\,
      PATTERNBDETECT => \NLW_mul_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_mul_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \mul0__0_n_106\,
      PCIN(46) => \mul0__0_n_107\,
      PCIN(45) => \mul0__0_n_108\,
      PCIN(44) => \mul0__0_n_109\,
      PCIN(43) => \mul0__0_n_110\,
      PCIN(42) => \mul0__0_n_111\,
      PCIN(41) => \mul0__0_n_112\,
      PCIN(40) => \mul0__0_n_113\,
      PCIN(39) => \mul0__0_n_114\,
      PCIN(38) => \mul0__0_n_115\,
      PCIN(37) => \mul0__0_n_116\,
      PCIN(36) => \mul0__0_n_117\,
      PCIN(35) => \mul0__0_n_118\,
      PCIN(34) => \mul0__0_n_119\,
      PCIN(33) => \mul0__0_n_120\,
      PCIN(32) => \mul0__0_n_121\,
      PCIN(31) => \mul0__0_n_122\,
      PCIN(30) => \mul0__0_n_123\,
      PCIN(29) => \mul0__0_n_124\,
      PCIN(28) => \mul0__0_n_125\,
      PCIN(27) => \mul0__0_n_126\,
      PCIN(26) => \mul0__0_n_127\,
      PCIN(25) => \mul0__0_n_128\,
      PCIN(24) => \mul0__0_n_129\,
      PCIN(23) => \mul0__0_n_130\,
      PCIN(22) => \mul0__0_n_131\,
      PCIN(21) => \mul0__0_n_132\,
      PCIN(20) => \mul0__0_n_133\,
      PCIN(19) => \mul0__0_n_134\,
      PCIN(18) => \mul0__0_n_135\,
      PCIN(17) => \mul0__0_n_136\,
      PCIN(16) => \mul0__0_n_137\,
      PCIN(15) => \mul0__0_n_138\,
      PCIN(14) => \mul0__0_n_139\,
      PCIN(13) => \mul0__0_n_140\,
      PCIN(12) => \mul0__0_n_141\,
      PCIN(11) => \mul0__0_n_142\,
      PCIN(10) => \mul0__0_n_143\,
      PCIN(9) => \mul0__0_n_144\,
      PCIN(8) => \mul0__0_n_145\,
      PCIN(7) => \mul0__0_n_146\,
      PCIN(6) => \mul0__0_n_147\,
      PCIN(5) => \mul0__0_n_148\,
      PCIN(4) => \mul0__0_n_149\,
      PCIN(3) => \mul0__0_n_150\,
      PCIN(2) => \mul0__0_n_151\,
      PCIN(1) => \mul0__0_n_152\,
      PCIN(0) => \mul0__0_n_153\,
      PCOUT(47 downto 0) => \NLW_mul_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => SR(0),
      UNDERFLOW => \NLW_mul_reg__0_UNDERFLOW_UNCONNECTED\
    );
\outNeuron[0]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[16]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[0]_i_1__8_n_0\
    );
\outNeuron[10]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[26]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[10]_i_1__8_n_0\
    );
\outNeuron[11]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[27]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[11]_i_1__8_n_0\
    );
\outNeuron[12]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[28]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[12]_i_1__8_n_0\
    );
\outNeuron[13]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[29]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[13]_i_1__8_n_0\
    );
\outNeuron[14]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[30]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[14]_i_1__8_n_0\
    );
\outNeuron[15]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[31]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[15]_i_1__8_n_0\
    );
\outNeuron[16]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[32]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[16]_i_1__8_n_0\
    );
\outNeuron[17]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[33]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[17]_i_1__8_n_0\
    );
\outNeuron[18]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[34]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[18]_i_1__8_n_0\
    );
\outNeuron[19]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[35]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[19]_i_1__8_n_0\
    );
\outNeuron[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[17]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[1]_i_1__8_n_0\
    );
\outNeuron[20]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[36]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[20]_i_1__8_n_0\
    );
\outNeuron[21]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[37]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[21]_i_1__8_n_0\
    );
\outNeuron[22]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[38]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[22]_i_1__8_n_0\
    );
\outNeuron[23]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[39]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[23]_i_1__8_n_0\
    );
\outNeuron[24]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[40]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[24]_i_1__8_n_0\
    );
\outNeuron[25]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[41]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[25]_i_1__8_n_0\
    );
\outNeuron[26]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[42]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[26]_i_1__8_n_0\
    );
\outNeuron[27]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[43]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[27]_i_1__8_n_0\
    );
\outNeuron[28]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[44]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[28]_i_1__8_n_0\
    );
\outNeuron[29]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[45]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[29]_i_1__8_n_0\
    );
\outNeuron[2]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[18]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[2]_i_1__8_n_0\
    );
\outNeuron[30]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAE"
    )
        port map (
      I0 => \outNeuron[30]_i_3__8_n_0\,
      I1 => \sum_reg_n_0_[47]\,
      I2 => \sum_reg_n_0_[63]\,
      I3 => \outNeuron[30]_i_4__8_n_0\,
      I4 => \outNeuron[30]_i_5__8_n_0\,
      O => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron[30]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[46]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[30]_i_2__8_n_0\
    );
\outNeuron[30]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000FFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[48]\,
      I1 => \sum_reg_n_0_[51]\,
      I2 => \sum_reg_n_0_[52]\,
      I3 => \sum_reg_n_0_[50]\,
      I4 => \sum_reg_n_0_[63]\,
      I5 => \sum_reg_n_0_[49]\,
      O => \outNeuron[30]_i_3__8_n_0\
    );
\outNeuron[30]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000FFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[58]\,
      I1 => \sum_reg_n_0_[61]\,
      I2 => \sum_reg_n_0_[62]\,
      I3 => \sum_reg_n_0_[60]\,
      I4 => \sum_reg_n_0_[63]\,
      I5 => \sum_reg_n_0_[59]\,
      O => \outNeuron[30]_i_4__8_n_0\
    );
\outNeuron[30]_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000FFFE"
    )
        port map (
      I0 => \sum_reg_n_0_[53]\,
      I1 => \sum_reg_n_0_[56]\,
      I2 => \sum_reg_n_0_[57]\,
      I3 => \sum_reg_n_0_[55]\,
      I4 => \sum_reg_n_0_[63]\,
      I5 => \sum_reg_n_0_[54]\,
      O => \outNeuron[30]_i_5__8_n_0\
    );
\outNeuron[3]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[19]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[3]_i_1__8_n_0\
    );
\outNeuron[4]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[20]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[4]_i_1__8_n_0\
    );
\outNeuron[5]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[21]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[5]_i_1__8_n_0\
    );
\outNeuron[6]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[22]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[6]_i_1__8_n_0\
    );
\outNeuron[7]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[23]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[7]_i_1__8_n_0\
    );
\outNeuron[8]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[24]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[8]_i_1__8_n_0\
    );
\outNeuron[9]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_reg_n_0_[25]\,
      I1 => \sum_reg_n_0_[63]\,
      O => \outNeuron[9]_i_1__8_n_0\
    );
\outNeuron_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[0]_i_1__8_n_0\,
      Q => D(0),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[10]_i_1__8_n_0\,
      Q => D(10),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[11]_i_1__8_n_0\,
      Q => D(11),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[12]_i_1__8_n_0\,
      Q => D(12),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[13]_i_1__8_n_0\,
      Q => D(13),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[14]_i_1__8_n_0\,
      Q => D(14),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[15]_i_1__8_n_0\,
      Q => D(15),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[16]_i_1__8_n_0\,
      Q => D(16),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[17]_i_1__8_n_0\,
      Q => D(17),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[18]_i_1__8_n_0\,
      Q => D(18),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[19]_i_1__8_n_0\,
      Q => D(19),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[1]_i_1__8_n_0\,
      Q => D(1),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[20]_i_1__8_n_0\,
      Q => D(20),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[21]_i_1__8_n_0\,
      Q => D(21),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[22]_i_1__8_n_0\,
      Q => D(22),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[23]_i_1__8_n_0\,
      Q => D(23),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[24]_i_1__8_n_0\,
      Q => D(24),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[25]_i_1__8_n_0\,
      Q => D(25),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[26]_i_1__8_n_0\,
      Q => D(26),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[27]_i_1__8_n_0\,
      Q => D(27),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[28]_i_1__8_n_0\,
      Q => D(28),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[29]_i_1__8_n_0\,
      Q => D(29),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[2]_i_1__8_n_0\,
      Q => D(2),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[30]_i_2__8_n_0\,
      Q => D(30),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[3]_i_1__8_n_0\,
      Q => D(3),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[4]_i_1__8_n_0\,
      Q => D(4),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[5]_i_1__8_n_0\,
      Q => D(5),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[6]_i_1__8_n_0\,
      Q => D(6),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[7]_i_1__8_n_0\,
      Q => D(7),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[8]_i_1__8_n_0\,
      Q => D(8),
      S => \outNeuron[30]_i_1__8_n_0\
    );
\outNeuron_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \outNeuron[9]_i_1__8_n_0\,
      Q => D(9),
      S => \outNeuron[30]_i_1__8_n_0\
    );
outvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => sigValid_reg_n_0,
      Q => outvalid_reg_n_0,
      R => '0'
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => raddr(0),
      I1 => \mul0__0_0\,
      I2 => S_AXI_ARESETN,
      I3 => outvalid_reg_n_0,
      O => \raddr[0]_i_1_n_0\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006A00"
    )
        port map (
      I0 => raddr(1),
      I1 => \mul0__0_0\,
      I2 => raddr(0),
      I3 => S_AXI_ARESETN,
      I4 => outvalid_reg_n_0,
      O => \raddr[1]_i_1_n_0\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAA0000"
    )
        port map (
      I0 => raddr(2),
      I1 => \mul0__0_0\,
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => S_AXI_ARESETN,
      I5 => outvalid_reg_n_0,
      O => \raddr[2]_i_1_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \raddr[0]_i_1_n_0\,
      Q => raddr(0),
      R => '0'
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \raddr[1]_i_1_n_0\,
      Q => raddr(1),
      R => '0'
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \raddr[2]_i_1_n_0\,
      Q => raddr(2),
      R => '0'
    );
\sigValid_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => muxValid_f,
      O => \sigValid_i_1__8_n_0\
    );
sigValid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \sigValid_i_1__8_n_0\,
      Q => sigValid_reg_n_0,
      R => '0'
    );
\sum[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => biasSum_carry_n_7,
      I3 => accumulateSum_carry_n_7,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[0]_i_1__8_n_0\
    );
\sum[10]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__1_n_5\,
      I3 => \accumulateSum_carry__1_n_5\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[10]_i_1__8_n_0\
    );
\sum[11]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__1_n_4\,
      I3 => \accumulateSum_carry__1_n_4\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[11]_i_1__8_n_0\
    );
\sum[12]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__2_n_7\,
      I3 => \accumulateSum_carry__2_n_7\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[12]_i_1__8_n_0\
    );
\sum[13]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__2_n_6\,
      I3 => \accumulateSum_carry__2_n_6\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[13]_i_1__8_n_0\
    );
\sum[14]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__2_n_5\,
      I3 => \accumulateSum_carry__2_n_5\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[14]_i_1__8_n_0\
    );
\sum[15]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__2_n_4\,
      I3 => \accumulateSum_carry__2_n_4\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[15]_i_1__8_n_0\
    );
\sum[16]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__3_n_7\,
      I3 => \accumulateSum_carry__3_n_7\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[16]_i_1__8_n_0\
    );
\sum[17]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__3_n_6\,
      I3 => \accumulateSum_carry__3_n_6\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[17]_i_1__8_n_0\
    );
\sum[18]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__3_n_5\,
      I3 => \accumulateSum_carry__3_n_5\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[18]_i_1__8_n_0\
    );
\sum[19]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__3_n_4\,
      I3 => \accumulateSum_carry__3_n_4\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[19]_i_1__8_n_0\
    );
\sum[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => biasSum_carry_n_6,
      I3 => accumulateSum_carry_n_6,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[1]_i_1__8_n_0\
    );
\sum[20]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__4_n_7\,
      I3 => \accumulateSum_carry__4_n_7\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[20]_i_1__8_n_0\
    );
\sum[21]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__4_n_6\,
      I3 => \accumulateSum_carry__4_n_6\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[21]_i_1__8_n_0\
    );
\sum[22]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__4_n_5\,
      I3 => \accumulateSum_carry__4_n_5\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[22]_i_1__8_n_0\
    );
\sum[23]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__4_n_4\,
      I3 => \accumulateSum_carry__4_n_4\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[23]_i_1__8_n_0\
    );
\sum[24]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__5_n_7\,
      I3 => \accumulateSum_carry__5_n_7\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[24]_i_1__8_n_0\
    );
\sum[25]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__5_n_6\,
      I3 => \accumulateSum_carry__5_n_6\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[25]_i_1__8_n_0\
    );
\sum[26]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__5_n_5\,
      I3 => \accumulateSum_carry__5_n_5\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[26]_i_1__8_n_0\
    );
\sum[27]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__5_n_4\,
      I3 => \accumulateSum_carry__5_n_4\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[27]_i_1__8_n_0\
    );
\sum[28]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__6_n_7\,
      I3 => \accumulateSum_carry__6_n_7\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[28]_i_1__8_n_0\
    );
\sum[29]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__6_n_6\,
      I3 => \accumulateSum_carry__6_n_6\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[29]_i_1__8_n_0\
    );
\sum[2]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => biasSum_carry_n_5,
      I3 => accumulateSum_carry_n_5,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[2]_i_1__8_n_0\
    );
\sum[30]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__6_n_5\,
      I3 => \accumulateSum_carry__6_n_5\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[30]_i_1__8_n_0\
    );
\sum[31]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__6_n_4\,
      I3 => \accumulateSum_carry__6_n_4\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[31]_i_1__8_n_0\
    );
\sum[32]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__7_n_7\,
      I3 => \accumulateSum_carry__7_n_7\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[32]_i_1__8_n_0\
    );
\sum[33]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__7_n_6\,
      I3 => \accumulateSum_carry__7_n_6\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[33]_i_1__8_n_0\
    );
\sum[34]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__7_n_5\,
      I3 => \accumulateSum_carry__7_n_5\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[34]_i_1__8_n_0\
    );
\sum[35]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__7_n_4\,
      I3 => \accumulateSum_carry__7_n_4\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[35]_i_1__8_n_0\
    );
\sum[36]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__8_n_7\,
      I3 => \accumulateSum_carry__8_n_7\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[36]_i_1__8_n_0\
    );
\sum[37]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__8_n_6\,
      I3 => \accumulateSum_carry__8_n_6\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[37]_i_1__8_n_0\
    );
\sum[38]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__8_n_5\,
      I3 => \accumulateSum_carry__8_n_5\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[38]_i_1__8_n_0\
    );
\sum[39]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__8_n_4\,
      I3 => \accumulateSum_carry__8_n_4\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[39]_i_1__8_n_0\
    );
\sum[3]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => biasSum_carry_n_4,
      I3 => accumulateSum_carry_n_4,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[3]_i_1__8_n_0\
    );
\sum[40]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__9_n_7\,
      I3 => \accumulateSum_carry__9_n_7\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[40]_i_1__8_n_0\
    );
\sum[41]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__9_n_6\,
      I3 => \accumulateSum_carry__9_n_6\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[41]_i_1__8_n_0\
    );
\sum[42]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__9_n_5\,
      I3 => \accumulateSum_carry__9_n_5\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[42]_i_1__8_n_0\
    );
\sum[43]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__9_n_4\,
      I3 => \accumulateSum_carry__9_n_4\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[43]_i_1__8_n_0\
    );
\sum[44]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__10_n_7\,
      I3 => \accumulateSum_carry__10_n_7\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[44]_i_1__8_n_0\
    );
\sum[45]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__10_n_6\,
      I3 => \accumulateSum_carry__10_n_6\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[45]_i_1__8_n_0\
    );
\sum[46]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__10_n_5\,
      I3 => \accumulateSum_carry__10_n_5\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[46]_i_1__8_n_0\
    );
\sum[47]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__10_n_4\,
      I3 => \accumulateSum_carry__10_n_4\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[47]_i_1__8_n_0\
    );
\sum[48]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__11_n_7\,
      I3 => \accumulateSum_carry__11_n_7\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[48]_i_1__8_n_0\
    );
\sum[49]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__11_n_6\,
      I3 => \accumulateSum_carry__11_n_6\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[49]_i_1__8_n_0\
    );
\sum[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__0_n_7\,
      I3 => \accumulateSum_carry__0_n_7\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[4]_i_1__8_n_0\
    );
\sum[50]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__11_n_5\,
      I3 => \accumulateSum_carry__11_n_5\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[50]_i_1__8_n_0\
    );
\sum[51]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__11_n_4\,
      I3 => \accumulateSum_carry__11_n_4\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[51]_i_1__8_n_0\
    );
\sum[52]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__12_n_7\,
      I3 => \accumulateSum_carry__12_n_7\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[52]_i_1__8_n_0\
    );
\sum[53]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__12_n_6\,
      I3 => \accumulateSum_carry__12_n_6\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[53]_i_1__8_n_0\
    );
\sum[54]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__12_n_5\,
      I3 => \accumulateSum_carry__12_n_5\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[54]_i_1__8_n_0\
    );
\sum[55]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__12_n_4\,
      I3 => \accumulateSum_carry__12_n_4\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[55]_i_1__8_n_0\
    );
\sum[56]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__13_n_7\,
      I3 => \accumulateSum_carry__13_n_7\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[56]_i_1__8_n_0\
    );
\sum[57]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__13_n_6\,
      I3 => \accumulateSum_carry__13_n_6\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[57]_i_1__8_n_0\
    );
\sum[58]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__13_n_5\,
      I3 => \accumulateSum_carry__13_n_5\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[58]_i_1__8_n_0\
    );
\sum[59]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__13_n_4\,
      I3 => \accumulateSum_carry__13_n_4\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[59]_i_1__8_n_0\
    );
\sum[5]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__0_n_6\,
      I3 => \accumulateSum_carry__0_n_6\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[5]_i_1__8_n_0\
    );
\sum[60]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__14_n_7\,
      I3 => \accumulateSum_carry__14_n_7\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[60]_i_1__8_n_0\
    );
\sum[61]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__14_n_6\,
      I3 => \accumulateSum_carry__14_n_6\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[61]_i_1__8_n_0\
    );
\sum[62]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => outvalid_reg_n_0,
      I1 => S_AXI_ARESETN,
      O => \sum[62]_i_1__7_n_0\
    );
\sum[62]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
        port map (
      I0 => mult_valid,
      I1 => raddr(1),
      I2 => raddr(2),
      I3 => raddr(0),
      I4 => muxValid_f,
      O => \sum[62]_i_2__8_n_0\
    );
\sum[62]_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__14_n_5\,
      I3 => \accumulateSum_carry__14_n_5\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[62]_i_3__8_n_0\
    );
\sum[62]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020202F20"
    )
        port map (
      I0 => \accumulateSum_carry__14_n_4\,
      I1 => \mul_reg__1\(63),
      I2 => \sum[62]_i_7__0_n_0\,
      I3 => \biasSum_carry__14_n_4\,
      I4 => \bias_reg_n_0_[63]\,
      I5 => \sum_reg_n_0_[63]\,
      O => \sum[62]_i_4__8_n_0\
    );
\sum[62]_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
        port map (
      I0 => \biasSum_carry__14_n_4\,
      I1 => \bias_reg_n_0_[63]\,
      I2 => \sum_reg_n_0_[63]\,
      I3 => \sum[62]_i_7__0_n_0\,
      O => \sum[62]_i_5__8_n_0\
    );
\sum[62]_i_6__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF00"
    )
        port map (
      I0 => \accumulateSum_carry__14_n_4\,
      I1 => \mul_reg__1\(63),
      I2 => \sum_reg_n_0_[63]\,
      I3 => \sum[62]_i_7__0_n_0\,
      O => \sum[62]_i_6__8_n_0\
    );
\sum[62]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => muxValid_f,
      I1 => raddr(0),
      I2 => raddr(2),
      I3 => raddr(1),
      O => \sum[62]_i_7__0_n_0\
    );
\sum[63]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B80000000000"
    )
        port map (
      I0 => \sum[63]_i_2__8_n_0\,
      I1 => \sum[62]_i_2__8_n_0\,
      I2 => \sum_reg_n_0_[63]\,
      I3 => S_AXI_ARESETN,
      I4 => outvalid_reg_n_0,
      I5 => \sum[63]_i_3__1_n_0\,
      O => \sum[63]_i_1__8_n_0\
    );
\sum[63]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFACFC0CFCA0F00"
    )
        port map (
      I0 => \bias_reg_n_0_[63]\,
      I1 => \accumulateSum_carry__14_n_4\,
      I2 => \sum[62]_i_7__0_n_0\,
      I3 => \biasSum_carry__14_n_4\,
      I4 => \sum_reg_n_0_[63]\,
      I5 => \mul_reg__1\(63),
      O => \sum[63]_i_2__8_n_0\
    );
\sum[63]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \sum_reg_n_0_[63]\,
      I1 => \bias_reg_n_0_[63]\,
      I2 => \biasSum_carry__14_n_4\,
      I3 => \sum[62]_i_7__0_n_0\,
      O => \sum[63]_i_3__1_n_0\
    );
\sum[6]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__0_n_5\,
      I3 => \accumulateSum_carry__0_n_5\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[6]_i_1__8_n_0\
    );
\sum[7]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__0_n_4\,
      I3 => \accumulateSum_carry__0_n_4\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[7]_i_1__8_n_0\
    );
\sum[8]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__1_n_7\,
      I3 => \accumulateSum_carry__1_n_7\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[8]_i_1__8_n_0\
    );
\sum[9]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \sum[62]_i_4__8_n_0\,
      I1 => \sum[62]_i_5__8_n_0\,
      I2 => \biasSum_carry__1_n_6\,
      I3 => \accumulateSum_carry__1_n_6\,
      I4 => \sum[62]_i_6__8_n_0\,
      O => \sum[9]_i_1__8_n_0\
    );
\sum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[0]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[0]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[10]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[10]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[11]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[11]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[12]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[12]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[13]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[13]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[14]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[14]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[15]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[15]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[16]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[16]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[17]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[17]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[18]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[18]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[19]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[19]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[1]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[1]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[20]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[20]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[21]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[21]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[22]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[22]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[23]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[23]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[24]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[24]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[25]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[25]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[26]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[26]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[27]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[27]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[28]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[28]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[29]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[29]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[2]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[2]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[30]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[30]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[31]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[31]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[32]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[32]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[33]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[33]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[34]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[34]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[35]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[35]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[36]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[36]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[37]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[37]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[38]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[38]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[39]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[39]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[3]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[3]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[40]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[40]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[41]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[41]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[42]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[42]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[43]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[43]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[44]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[44]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[45]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[45]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[46]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[46]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[47]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[47]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[48]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[48]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[49]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[49]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[4]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[4]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[50]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[50]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[51]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[51]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[52]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[52]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[53]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[53]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[54]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[54]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[55]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[55]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[56]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[56]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[57]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[57]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[58]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[58]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[59]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[59]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[5]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[5]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[60]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[60]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[61]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[61]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[62]_i_3__8_n_0\,
      Q => \sum_reg_n_0_[62]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \sum[63]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[63]\,
      R => '0'
    );
\sum_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[6]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[6]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[7]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[7]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[8]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[8]\,
      R => \sum[62]_i_1__7_n_0\
    );
\sum_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \sum[62]_i_2__8_n_0\,
      D => \sum[9]_i_1__8_n_0\,
      Q => \sum_reg_n_0_[9]\,
      R => \sum[62]_i_1__7_n_0\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^addrd\(0),
      I1 => wen_0,
      I2 => \waddr_reg_n_0_[1]\,
      O => \waddr[1]_i_1_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \waddr_reg[0]_0\,
      Q => \^addrd\(0),
      R => rst
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \waddr[1]_i_1_n_0\,
      Q => \waddr_reg_n_0_[1]\,
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hidden_layer_1 is
  port (
    outvalid_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 127 downto 0 );
    outvalid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    outvalid_reg_1 : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \waddr_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \waddr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \waddr_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXIS_TVALID : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ARESETN : in STD_LOGIC;
    outLayer1Data : in STD_LOGIC;
    FSM_sequential_state1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[63]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \bias_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[16]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[16]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hidden_layer_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hidden_layer_1 is
  signal RSTP : STD_LOGIC;
  signal mult_valid : STD_LOGIC;
  signal muxValid_f : STD_LOGIC;
  signal neuron_0_0_n_37 : STD_LOGIC;
  signal neuron_0_0_n_38 : STD_LOGIC;
  signal neuron_0_0_n_39 : STD_LOGIC;
  signal neuron_0_1_n_0 : STD_LOGIC;
  signal neuron_0_2_n_0 : STD_LOGIC;
  signal neuron_0_3_n_0 : STD_LOGIC;
begin
neuron_0_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      FSM_sequential_state1_reg(3 downto 0) => FSM_sequential_state1_reg(3 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      RSTP => RSTP,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      S_AXIS_TVALID => S_AXIS_TVALID,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARESETN => S_AXI_ARESETN,
      \bias_reg[16]_0\(0) => \bias_reg[16]\(0),
      \bias_reg[63]_0\(31 downto 0) => \bias_reg[63]\(31 downto 0),
      mult_valid => mult_valid,
      mult_valid_reg_0 => neuron_0_0_n_37,
      mult_valid_reg_1 => neuron_0_0_n_38,
      mult_valid_reg_2 => neuron_0_0_n_39,
      muxValid_f => muxValid_f,
      outLayer1Data => outLayer1Data,
      outvalid_reg_0 => outvalid_reg,
      outvalid_reg_1(0) => outvalid_reg_0(0),
      outvalid_reg_2 => outvalid_reg_1,
      rst => rst,
      \sum_reg[62]_0\ => neuron_0_1_n_0,
      \sum_reg[62]_1\ => neuron_0_2_n_0,
      \sum_reg[62]_2\ => neuron_0_3_n_0
    );
neuron_0_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized0\
     port map (
      D(31 downto 0) => D(63 downto 32),
      Q(31 downto 0) => Q(31 downto 0),
      RSTP => RSTP,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      S_AXIS_TVALID => S_AXIS_TVALID,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARESETN => S_AXI_ARESETN,
      \bias_reg[16]_0\(0) => \bias_reg[16]_0\(0),
      \bias_reg[63]_0\(31 downto 0) => \bias_reg[63]\(31 downto 0),
      mult_valid => mult_valid,
      muxValid_f => muxValid_f,
      \raddr_reg[2]_0\ => neuron_0_1_n_0,
      rst => rst,
      \sum_reg[62]_0\ => neuron_0_0_n_37,
      \waddr_reg[3]_0\(0) => \waddr_reg[3]\(0)
    );
neuron_0_2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized1\
     port map (
      D(31 downto 0) => D(95 downto 64),
      Q(31 downto 0) => Q(31 downto 0),
      RSTP => RSTP,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      S_AXIS_TVALID => S_AXIS_TVALID,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARESETN => S_AXI_ARESETN,
      \bias_reg[16]_0\(0) => \bias_reg[16]_1\(0),
      \bias_reg[63]_0\(31 downto 0) => \bias_reg[63]\(31 downto 0),
      mult_valid => mult_valid,
      muxValid_f => muxValid_f,
      \raddr_reg[2]_0\ => neuron_0_2_n_0,
      rst => rst,
      \sum_reg[62]_0\ => neuron_0_0_n_38,
      \waddr_reg[3]_0\(0) => \waddr_reg[3]_0\(0)
    );
neuron_0_3: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized2\
     port map (
      D(31 downto 0) => D(127 downto 96),
      Q(31 downto 0) => Q(31 downto 0),
      RSTP => RSTP,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      S_AXIS_TVALID => S_AXIS_TVALID,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARESETN => S_AXI_ARESETN,
      \bias_reg[16]_0\(0) => \bias_reg[16]_2\(0),
      \bias_reg[63]_0\(31 downto 0) => \bias_reg[63]\(31 downto 0),
      mult_valid => mult_valid,
      muxValid_f => muxValid_f,
      \raddr_reg[2]_0\ => neuron_0_3_n_0,
      rst => rst,
      \sum_reg[62]_0\ => neuron_0_0_n_39,
      \waddr_reg[3]_0\(0) => \waddr_reg[3]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hidden_layer_2 is
  port (
    \waddr_reg[0]\ : out STD_LOGIC;
    \waddr_reg[0]_0\ : out STD_LOGIC;
    \waddr_reg[0]_1\ : out STD_LOGIC;
    \waddr_reg[0]_2\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 127 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    outvalid_reg : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wen : in STD_LOGIC;
    wen_0 : in STD_LOGIC;
    wen_1 : in STD_LOGIC;
    wen_2 : in STD_LOGIC;
    \mul0__0\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    \waddr_reg[0]_3\ : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mul0__0_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \waddr_reg[0]_4\ : in STD_LOGIC;
    mul0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \waddr_reg[0]_5\ : in STD_LOGIC;
    mul0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \waddr_reg[0]_6\ : in STD_LOGIC;
    mul0_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ARESETN : in STD_LOGIC;
    outLayer2Data : in STD_LOGIC;
    FSM_sequential_state2_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[63]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \bias_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[16]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[16]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hidden_layer_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hidden_layer_2 is
  signal RSTP : STD_LOGIC;
  signal mult_valid : STD_LOGIC;
  signal muxValid_f : STD_LOGIC;
begin
neuron_1_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized3\
     port map (
      A(15) => A(0),
      A(14 downto 0) => B(14 downto 0),
      ADDRD(0) => \waddr_reg[0]\,
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      FSM_sequential_state2_reg(3 downto 0) => FSM_sequential_state2_reg(3 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      RSTP => RSTP,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARESETN => S_AXI_ARESETN,
      \bias_reg[16]_0\(0) => \bias_reg[16]\(0),
      \bias_reg[63]_0\(31 downto 0) => \bias_reg[63]\(31 downto 0),
      \mul0__0_0\ => \mul0__0\,
      \mul0__0_1\(16 downto 0) => \mul0__0_0\(16 downto 0),
      mult_valid => mult_valid,
      muxValid_f => muxValid_f,
      outLayer2Data => outLayer2Data,
      outvalid_reg_0 => outvalid_reg,
      rst => rst,
      \waddr_reg[0]_0\ => \waddr_reg[0]_3\,
      wen => wen
    );
neuron_1_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized4\
     port map (
      A(15) => mul_reg(0),
      A(14) => mul0(0),
      A(13 downto 0) => B(13 downto 0),
      ADDRD(0) => \waddr_reg[0]_0\,
      D(31 downto 0) => D(63 downto 32),
      Q(31 downto 0) => Q(31 downto 0),
      RSTP => RSTP,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARESETN => S_AXI_ARESETN,
      \bias_reg[16]_0\(0) => \bias_reg[16]_0\(0),
      \bias_reg[63]_0\(31 downto 0) => \bias_reg[63]\(31 downto 0),
      \mul0__0_0\ => \mul0__0\,
      \mul0__0_1\(16 downto 0) => \mul0__0_0\(16 downto 0),
      mult_valid => mult_valid,
      muxValid_f => muxValid_f,
      rst => rst,
      \waddr_reg[0]_0\ => \waddr_reg[0]_4\,
      wen_0 => wen_0
    );
neuron_1_2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized5\
     port map (
      A(15) => mul_reg_0(0),
      A(14) => mul0_0(0),
      A(13 downto 0) => B(13 downto 0),
      ADDRD(0) => \waddr_reg[0]_1\,
      D(31 downto 0) => D(95 downto 64),
      Q(31 downto 0) => Q(31 downto 0),
      RSTP => RSTP,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARESETN => S_AXI_ARESETN,
      \bias_reg[16]_0\(0) => \bias_reg[16]_1\(0),
      \bias_reg[63]_0\(31 downto 0) => \bias_reg[63]\(31 downto 0),
      \mul0__0_0\ => \mul0__0\,
      \mul0__0_1\(16 downto 0) => \mul0__0_0\(16 downto 0),
      mult_valid => mult_valid,
      muxValid_f => muxValid_f,
      rst => rst,
      \waddr_reg[0]_0\ => \waddr_reg[0]_5\,
      wen_1 => wen_1
    );
neuron_1_3: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized6\
     port map (
      A(15) => mul_reg_1(0),
      A(14) => mul0_1(0),
      A(13 downto 0) => B(13 downto 0),
      ADDRD(0) => \waddr_reg[0]_2\,
      D(31 downto 0) => D(127 downto 96),
      Q(31 downto 0) => Q(31 downto 0),
      RSTP => RSTP,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARESETN => S_AXI_ARESETN,
      \bias_reg[16]_0\(0) => \bias_reg[16]_2\(0),
      \bias_reg[63]_0\(31 downto 0) => \bias_reg[63]\(31 downto 0),
      \mul0__0_0\ => \mul0__0\,
      \mul0__0_1\(16 downto 0) => \mul0__0_0\(16 downto 0),
      mult_valid => mult_valid,
      muxValid_f => muxValid_f,
      rst => rst,
      \waddr_reg[0]_0\ => \waddr_reg[0]_6\,
      wen_2 => wen_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_output_layer is
  port (
    \waddr_reg[0]\ : out STD_LOGIC;
    \waddr_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 61 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    outvalid_reg : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wen : in STD_LOGIC;
    wen_0 : in STD_LOGIC;
    \mul0__0\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    \waddr_reg[0]_1\ : in STD_LOGIC;
    mul_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \waddr_reg[0]_2\ : in STD_LOGIC;
    outLayer3Data : in STD_LOGIC;
    FSM_sequential_state3_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_ARESETN : in STD_LOGIC;
    \bias_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[63]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \bias_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_output_layer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_output_layer is
  signal RSTP : STD_LOGIC;
  signal mult_valid : STD_LOGIC;
  signal muxValid_f : STD_LOGIC;
begin
neuron_2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized7\
     port map (
      ADDRD(0) => \waddr_reg[0]\,
      D(30 downto 0) => D(30 downto 0),
      E(0) => E(0),
      FSM_sequential_state3_reg(3 downto 0) => FSM_sequential_state3_reg(3 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      RSTP => RSTP,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARESETN => S_AXI_ARESETN,
      \bias_reg[16]_0\(0) => \bias_reg[16]\(0),
      \bias_reg[63]_0\(31 downto 0) => \bias_reg[63]\(31 downto 0),
      \mul0__0_0\ => \mul0__0\,
      mul_reg_0(31 downto 0) => mul_reg(31 downto 0),
      mult_valid => mult_valid,
      muxValid_f => muxValid_f,
      outLayer3Data => outLayer3Data,
      outvalid_reg_0 => outvalid_reg,
      rst => rst,
      \waddr_reg[0]_0\ => \waddr_reg[0]_1\,
      wen => wen
    );
neuron_2_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neuron__parameterized8\
     port map (
      ADDRD(0) => \waddr_reg[0]_0\,
      D(30 downto 0) => D(61 downto 31),
      Q(31 downto 0) => Q(31 downto 0),
      SR(0) => RSTP,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARESETN => S_AXI_ARESETN,
      \bias_reg[16]_0\(0) => \bias_reg[16]_0\(0),
      \bias_reg[63]_0\(31 downto 0) => \bias_reg[63]\(31 downto 0),
      \mul0__0_0\ => \mul0__0\,
      mul_reg_0(31 downto 0) => mul_reg(31 downto 0),
      mult_valid => mult_valid,
      muxValid_f => muxValid_f,
      rst => rst,
      \waddr_reg[0]_0\ => \waddr_reg[0]_2\,
      wen_0 => wen_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NN_AXI is
  port (
    intr : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_BVALID : out STD_LOGIC;
    M_AXIS_TDATA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXIS_TVALID : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC;
    S_AXIS_TVALID : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NN_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NN_AXI is
  signal axl_n_10 : STD_LOGIC;
  signal axl_n_12 : STD_LOGIC;
  signal axl_n_14 : STD_LOGIC;
  signal axl_n_16 : STD_LOGIC;
  signal axl_n_18 : STD_LOGIC;
  signal axl_n_20 : STD_LOGIC;
  signal axl_n_21 : STD_LOGIC;
  signal axl_n_22 : STD_LOGIC;
  signal axl_n_24 : STD_LOGIC;
  signal axl_n_4 : STD_LOGIC;
  signal axl_n_5 : STD_LOGIC;
  signal axl_n_6 : STD_LOGIC;
  signal axl_n_8 : STD_LOGIC;
  signal bias0 : STD_LOGIC;
  signal bias0_0 : STD_LOGIC;
  signal bias0_1 : STD_LOGIC;
  signal biasValue : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal counter1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \counter1[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter1_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter1_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter1_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter1_reg_n_0_[3]\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \counter2[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter2_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter2_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter2_reg_n_0_[3]\ : STD_LOGIC;
  signal counter3 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \counter3[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter3_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter3_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter3_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter3_reg_n_0_[3]\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal data4 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal data5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data7 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal hl1_n_129 : STD_LOGIC;
  signal hl1_n_130 : STD_LOGIC;
  signal hl2_n_0 : STD_LOGIC;
  signal hl2_n_1 : STD_LOGIC;
  signal hl2_n_132 : STD_LOGIC;
  signal hl2_n_133 : STD_LOGIC;
  signal hl2_n_2 : STD_LOGIC;
  signal hl2_n_3 : STD_LOGIC;
  signal \neuron_0_0/wen\ : STD_LOGIC;
  signal \neuron_0_1/wen\ : STD_LOGIC;
  signal \neuron_0_2/wen\ : STD_LOGIC;
  signal \neuron_0_3/wen\ : STD_LOGIC;
  signal \neuron_1_0/wen\ : STD_LOGIC;
  signal \neuron_1_1/wen\ : STD_LOGIC;
  signal \neuron_1_2/wen\ : STD_LOGIC;
  signal \neuron_1_3/wen\ : STD_LOGIC;
  signal \neuron_2_0/wen\ : STD_LOGIC;
  signal \neuron_2_1/wen\ : STD_LOGIC;
  signal ol1_n_0 : STD_LOGIC;
  signal ol1_n_1 : STD_LOGIC;
  signal ol1_n_64 : STD_LOGIC;
  signal ol1_n_65 : STD_LOGIC;
  signal outLayer1 : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal outLayer1Data : STD_LOGIC;
  signal outLayer1DataValid : STD_LOGIC;
  signal outLayer1DataValid_reg_n_0 : STD_LOGIC;
  signal \outLayer1Data[0]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[0]_i_2_n_0\ : STD_LOGIC;
  signal \outLayer1Data[10]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[11]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[12]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[13]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[14]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[15]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[16]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[17]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[18]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[19]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[1]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[1]_i_2_n_0\ : STD_LOGIC;
  signal \outLayer1Data[20]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[21]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[22]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[23]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[24]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[25]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[26]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[27]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[28]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[29]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[2]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[30]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[31]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[31]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[31]_rep__2_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[31]_rep__3_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[31]_rep__4_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[31]_rep__5_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[31]_rep__6_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[31]_rep_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[3]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[4]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[5]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[6]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[7]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[8]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data[9]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer1Data_reg[31]_rep__0_n_0\ : STD_LOGIC;
  signal \outLayer1Data_reg[31]_rep__1_n_0\ : STD_LOGIC;
  signal \outLayer1Data_reg[31]_rep__2_n_0\ : STD_LOGIC;
  signal \outLayer1Data_reg[31]_rep__3_n_0\ : STD_LOGIC;
  signal \outLayer1Data_reg[31]_rep__4_n_0\ : STD_LOGIC;
  signal \outLayer1Data_reg[31]_rep__5_n_0\ : STD_LOGIC;
  signal \outLayer1Data_reg[31]_rep__6_n_0\ : STD_LOGIC;
  signal \outLayer1Data_reg[31]_rep_n_0\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[0]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[10]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[11]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[12]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[13]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[14]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[15]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[16]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[17]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[18]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[19]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[1]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[20]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[21]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[22]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[23]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[24]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[25]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[26]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[27]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[28]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[29]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[2]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[30]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[3]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[4]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[5]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[6]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[7]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[8]\ : STD_LOGIC;
  signal \outLayer1Data_reg_n_0_[9]\ : STD_LOGIC;
  signal outLayer1Reg : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal outLayer2 : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal outLayer2Data : STD_LOGIC;
  signal outLayer2DataValid : STD_LOGIC;
  signal outLayer2DataValid_reg_n_0 : STD_LOGIC;
  signal \outLayer2Data[0]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[0]_i_2_n_0\ : STD_LOGIC;
  signal \outLayer2Data[10]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[11]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[12]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[13]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[14]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[15]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[16]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[17]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[18]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[19]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[1]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[1]_i_2_n_0\ : STD_LOGIC;
  signal \outLayer2Data[20]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[21]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[22]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[23]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[24]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[25]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[26]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[27]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[28]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[29]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[2]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[30]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[31]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[3]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[4]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[5]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[6]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[7]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[8]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data[9]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[0]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[10]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[11]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[12]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[13]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[14]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[15]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[16]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[17]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[18]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[19]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[1]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[20]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[21]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[22]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[23]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[24]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[25]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[26]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[27]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[28]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[29]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[2]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[30]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[31]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[3]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[4]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[5]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[6]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[7]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[8]\ : STD_LOGIC;
  signal \outLayer2Data_reg_n_0_[9]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \outLayer2Reg_reg_n_0_[9]\ : STD_LOGIC;
  signal outLayer3 : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal outLayer3Data : STD_LOGIC;
  signal outLayer3DataValid : STD_LOGIC;
  signal outLayer3DataValid_reg_n_0 : STD_LOGIC;
  signal \outLayer3Data[0]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[10]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[11]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[12]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[13]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[14]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[15]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[16]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[17]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[18]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[19]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[1]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[20]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[21]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[22]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[23]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[24]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[25]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[26]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[27]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[28]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[29]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[2]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[30]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[3]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[4]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[5]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[6]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[7]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[8]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data[9]_i_1_n_0\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[0]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[10]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[11]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[12]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[13]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[14]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[15]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[16]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[17]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[18]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[19]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[1]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[20]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[21]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[22]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[23]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[24]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[25]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[26]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[27]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[28]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[29]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[2]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[30]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[3]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[4]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[5]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[6]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[7]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[8]\ : STD_LOGIC;
  signal \outLayer3Data_reg_n_0_[9]\ : STD_LOGIC;
  signal \outLayer3Reg_reg_n_0_[0]\ : STD_LOGIC;
  signal outNN : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal outNNValid : STD_LOGIC;
  signal rst : STD_LOGIC;
  signal weightValue : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of FSM_sequential_state1_reg : label is "IDLE:0,SEND_DATA:1,";
  attribute FSM_ENCODED_STATES of FSM_sequential_state2_reg : label is "IDLE:0,SEND_DATA:1,";
  attribute FSM_ENCODED_STATES of FSM_sequential_state3_reg : label is "IDLE:0,SEND_DATA:1,";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter1[1]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \counter1[2]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \counter1[3]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \counter2[1]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \counter2[2]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \counter2[3]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \counter3[1]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \counter3[2]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \counter3[3]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of outLayer1DataValid_i_1 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \outLayer1Data[0]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \outLayer1Data[1]_i_1\ : label is "soft_lutpair228";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \outLayer1Data_reg[31]_rep\ : label is "outLayer1Data_reg[31]";
  attribute ORIG_CELL_NAME of \outLayer1Data_reg[31]_rep__0\ : label is "outLayer1Data_reg[31]";
  attribute ORIG_CELL_NAME of \outLayer1Data_reg[31]_rep__1\ : label is "outLayer1Data_reg[31]";
  attribute ORIG_CELL_NAME of \outLayer1Data_reg[31]_rep__2\ : label is "outLayer1Data_reg[31]";
  attribute ORIG_CELL_NAME of \outLayer1Data_reg[31]_rep__3\ : label is "outLayer1Data_reg[31]";
  attribute ORIG_CELL_NAME of \outLayer1Data_reg[31]_rep__4\ : label is "outLayer1Data_reg[31]";
  attribute ORIG_CELL_NAME of \outLayer1Data_reg[31]_rep__5\ : label is "outLayer1Data_reg[31]";
  attribute ORIG_CELL_NAME of \outLayer1Data_reg[31]_rep__6\ : label is "outLayer1Data_reg[31]";
  attribute SOFT_HLUTNM of outLayer2DataValid_i_1 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \outLayer2Data[0]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \outLayer2Data[1]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of outLayer3DataValid_i_1 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \outLayer3Data[10]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \outLayer3Data[11]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \outLayer3Data[12]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \outLayer3Data[13]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \outLayer3Data[14]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \outLayer3Data[15]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \outLayer3Data[16]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \outLayer3Data[17]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \outLayer3Data[18]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \outLayer3Data[19]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \outLayer3Data[20]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \outLayer3Data[21]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \outLayer3Data[22]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \outLayer3Data[23]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \outLayer3Data[24]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \outLayer3Data[25]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \outLayer3Data[26]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \outLayer3Data[27]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \outLayer3Data[28]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \outLayer3Data[29]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \outLayer3Data[6]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \outLayer3Data[7]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \outLayer3Data[8]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \outLayer3Data[9]_i_1\ : label is "soft_lutpair216";
begin
FSM_sequential_state1_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => hl1_n_130,
      Q => outLayer1Data,
      R => rst
    );
FSM_sequential_state2_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => hl2_n_133,
      Q => outLayer2Data,
      R => rst
    );
FSM_sequential_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => ol1_n_65,
      Q => outLayer3Data,
      R => rst
    );
\M_AXIS_TDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => outNN(0),
      Q => M_AXIS_TDATA(0),
      R => '0'
    );
\M_AXIS_TDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => outNN(1),
      Q => M_AXIS_TDATA(1),
      R => '0'
    );
\M_AXIS_TDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => outNN(2),
      Q => M_AXIS_TDATA(2),
      R => '0'
    );
\M_AXIS_TDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => outNN(3),
      Q => M_AXIS_TDATA(3),
      R => '0'
    );
M_AXIS_TVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => outNNValid,
      Q => M_AXIS_TVALID,
      R => '0'
    );
axl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_S_AXI
     port map (
      E(0) => \neuron_0_3/wen\,
      Q(31 downto 0) => weightValue(31 downto 0),
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARADDR(1 downto 0) => S_AXI_ARADDR(1 downto 0),
      S_AXI_ARESETN => S_AXI_ARESETN,
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_ARVALID => S_AXI_ARVALID,
      S_AXI_AWADDR(1 downto 0) => S_AXI_AWADDR(1 downto 0),
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_AWVALID => S_AXI_AWVALID,
      S_AXI_BREADY => S_AXI_BREADY,
      S_AXI_BVALID => S_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => S_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => S_AXI_RREADY,
      S_AXI_RVALID => S_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => S_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => S_AXI_WREADY,
      S_AXI_WVALID => S_AXI_WVALID,
      biasValid_reg_0(0) => axl_n_4,
      biasValid_reg_1(0) => axl_n_5,
      biasValid_reg_2(0) => axl_n_6,
      biasValid_reg_3(0) => bias0_1,
      biasValid_reg_4(0) => axl_n_20,
      biasValid_reg_5(0) => axl_n_21,
      biasValid_reg_6(0) => axl_n_22,
      biasValid_reg_7(0) => bias0_0,
      rst => rst,
      \slv_bias_reg_reg[31]_0\(31 downto 0) => biasValue(31 downto 0),
      \slv_neuron_reg_reg[0]_0\(0) => axl_n_24,
      \slv_neuron_reg_reg[0]_1\(0) => bias0,
      \waddr_reg[0]\ => axl_n_8,
      \waddr_reg[0]_0\ => axl_n_10,
      \waddr_reg[0]_1\ => axl_n_12,
      \waddr_reg[0]_10\ => ol1_n_1,
      \waddr_reg[0]_2\ => axl_n_14,
      \waddr_reg[0]_3\ => axl_n_16,
      \waddr_reg[0]_4\ => axl_n_18,
      \waddr_reg[0]_5\ => hl2_n_0,
      \waddr_reg[0]_6\ => hl2_n_1,
      \waddr_reg[0]_7\ => hl2_n_2,
      \waddr_reg[0]_8\ => hl2_n_3,
      \waddr_reg[0]_9\ => ol1_n_0,
      weightValid_reg_0(0) => \neuron_0_2/wen\,
      weightValid_reg_1(0) => \neuron_0_1/wen\,
      weightValid_reg_2(0) => \neuron_0_0/wen\,
      wen => \neuron_1_0/wen\,
      wen_0 => \neuron_1_1/wen\,
      wen_1 => \neuron_1_2/wen\,
      wen_2 => \neuron_1_3/wen\,
      wen_3 => \neuron_2_0/wen\,
      wen_4 => \neuron_2_1/wen\
    );
\counter1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => outLayer1Data,
      I1 => \counter1_reg_n_0_[0]\,
      O => \counter1[0]_i_1_n_0\
    );
\counter1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => outLayer1Data,
      I1 => \counter1_reg_n_0_[1]\,
      I2 => \counter1_reg_n_0_[0]\,
      O => counter1(1)
    );
\counter1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => outLayer1Data,
      I1 => \counter1_reg_n_0_[2]\,
      I2 => \counter1_reg_n_0_[1]\,
      I3 => \counter1_reg_n_0_[0]\,
      O => counter1(2)
    );
\counter1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => outLayer1Data,
      I1 => \counter1_reg_n_0_[3]\,
      I2 => \counter1_reg_n_0_[2]\,
      I3 => \counter1_reg_n_0_[0]\,
      I4 => \counter1_reg_n_0_[1]\,
      O => counter1(3)
    );
\counter1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \counter1[0]_i_1_n_0\,
      Q => \counter1_reg_n_0_[0]\,
      R => rst
    );
\counter1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => counter1(1),
      Q => \counter1_reg_n_0_[1]\,
      R => rst
    );
\counter1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => counter1(2),
      Q => \counter1_reg_n_0_[2]\,
      R => rst
    );
\counter1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => counter1(3),
      Q => \counter1_reg_n_0_[3]\,
      R => rst
    );
\counter2[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => outLayer2Data,
      I1 => \counter2_reg_n_0_[0]\,
      O => \counter2[0]_i_1_n_0\
    );
\counter2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => outLayer2Data,
      I1 => \counter2_reg_n_0_[1]\,
      I2 => \counter2_reg_n_0_[0]\,
      O => counter2(1)
    );
\counter2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => outLayer2Data,
      I1 => \counter2_reg_n_0_[2]\,
      I2 => \counter2_reg_n_0_[1]\,
      I3 => \counter2_reg_n_0_[0]\,
      O => counter2(2)
    );
\counter2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => outLayer2Data,
      I1 => \counter2_reg_n_0_[3]\,
      I2 => \counter2_reg_n_0_[2]\,
      I3 => \counter2_reg_n_0_[0]\,
      I4 => \counter2_reg_n_0_[1]\,
      O => counter2(3)
    );
\counter2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \counter2[0]_i_1_n_0\,
      Q => \counter2_reg_n_0_[0]\,
      R => rst
    );
\counter2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => counter2(1),
      Q => \counter2_reg_n_0_[1]\,
      R => rst
    );
\counter2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => counter2(2),
      Q => \counter2_reg_n_0_[2]\,
      R => rst
    );
\counter2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => counter2(3),
      Q => \counter2_reg_n_0_[3]\,
      R => rst
    );
\counter3[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => outLayer3Data,
      I1 => \counter3_reg_n_0_[0]\,
      O => \counter3[0]_i_1_n_0\
    );
\counter3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => outLayer3Data,
      I1 => \counter3_reg_n_0_[1]\,
      I2 => \counter3_reg_n_0_[0]\,
      O => counter3(1)
    );
\counter3[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => outLayer3Data,
      I1 => \counter3_reg_n_0_[2]\,
      I2 => \counter3_reg_n_0_[1]\,
      I3 => \counter3_reg_n_0_[0]\,
      O => counter3(2)
    );
\counter3[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => outLayer3Data,
      I1 => \counter3_reg_n_0_[3]\,
      I2 => \counter3_reg_n_0_[2]\,
      I3 => \counter3_reg_n_0_[0]\,
      I4 => \counter3_reg_n_0_[1]\,
      O => counter3(3)
    );
\counter3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \counter3[0]_i_1_n_0\,
      Q => \counter3_reg_n_0_[0]\,
      R => rst
    );
\counter3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => counter3(1),
      Q => \counter3_reg_n_0_[1]\,
      R => rst
    );
\counter3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => counter3(2),
      Q => \counter3_reg_n_0_[2]\,
      R => rst
    );
\counter3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => counter3(3),
      Q => \counter3_reg_n_0_[3]\,
      R => rst
    );
findMax: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_findOutputMax
     port map (
      Q(30) => \outLayer3Data_reg_n_0_[30]\,
      Q(29) => \outLayer3Data_reg_n_0_[29]\,
      Q(28) => \outLayer3Data_reg_n_0_[28]\,
      Q(27) => \outLayer3Data_reg_n_0_[27]\,
      Q(26) => \outLayer3Data_reg_n_0_[26]\,
      Q(25) => \outLayer3Data_reg_n_0_[25]\,
      Q(24) => \outLayer3Data_reg_n_0_[24]\,
      Q(23) => \outLayer3Data_reg_n_0_[23]\,
      Q(22) => \outLayer3Data_reg_n_0_[22]\,
      Q(21) => \outLayer3Data_reg_n_0_[21]\,
      Q(20) => \outLayer3Data_reg_n_0_[20]\,
      Q(19) => \outLayer3Data_reg_n_0_[19]\,
      Q(18) => \outLayer3Data_reg_n_0_[18]\,
      Q(17) => \outLayer3Data_reg_n_0_[17]\,
      Q(16) => \outLayer3Data_reg_n_0_[16]\,
      Q(15) => \outLayer3Data_reg_n_0_[15]\,
      Q(14) => \outLayer3Data_reg_n_0_[14]\,
      Q(13) => \outLayer3Data_reg_n_0_[13]\,
      Q(12) => \outLayer3Data_reg_n_0_[12]\,
      Q(11) => \outLayer3Data_reg_n_0_[11]\,
      Q(10) => \outLayer3Data_reg_n_0_[10]\,
      Q(9) => \outLayer3Data_reg_n_0_[9]\,
      Q(8) => \outLayer3Data_reg_n_0_[8]\,
      Q(7) => \outLayer3Data_reg_n_0_[7]\,
      Q(6) => \outLayer3Data_reg_n_0_[6]\,
      Q(5) => \outLayer3Data_reg_n_0_[5]\,
      Q(4) => \outLayer3Data_reg_n_0_[4]\,
      Q(3) => \outLayer3Data_reg_n_0_[3]\,
      Q(2) => \outLayer3Data_reg_n_0_[2]\,
      Q(1) => \outLayer3Data_reg_n_0_[1]\,
      Q(0) => \outLayer3Data_reg_n_0_[0]\,
      S_AXI_ACLK => S_AXI_ACLK,
      outDataValid_reg_0 => outLayer3DataValid_reg_n_0,
      \outData_reg[3]_0\(3 downto 0) => outNN(3 downto 0),
      outNNValid => outNNValid
    );
hl1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hidden_layer_1
     port map (
      D(127 downto 0) => outLayer1(127 downto 0),
      E(0) => \neuron_0_0/wen\,
      FSM_sequential_state1_reg(3) => \counter1_reg_n_0_[3]\,
      FSM_sequential_state1_reg(2) => \counter1_reg_n_0_[2]\,
      FSM_sequential_state1_reg(1) => \counter1_reg_n_0_[1]\,
      FSM_sequential_state1_reg(0) => \counter1_reg_n_0_[0]\,
      Q(31 downto 0) => weightValue(31 downto 0),
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      S_AXIS_TVALID => S_AXIS_TVALID,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARESETN => S_AXI_ARESETN,
      \bias_reg[16]\(0) => bias0_1,
      \bias_reg[16]_0\(0) => axl_n_6,
      \bias_reg[16]_1\(0) => axl_n_5,
      \bias_reg[16]_2\(0) => axl_n_4,
      \bias_reg[63]\(31 downto 0) => biasValue(31 downto 0),
      outLayer1Data => outLayer1Data,
      outvalid_reg => intr,
      outvalid_reg_0(0) => hl1_n_129,
      outvalid_reg_1 => hl1_n_130,
      rst => rst,
      \waddr_reg[3]\(0) => \neuron_0_1/wen\,
      \waddr_reg[3]_0\(0) => \neuron_0_2/wen\,
      \waddr_reg[3]_1\(0) => \neuron_0_3/wen\
    );
hl2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hidden_layer_2
     port map (
      A(0) => \outLayer1Data_reg[31]_rep__5_n_0\,
      B(14) => \outLayer1Data_reg[31]_rep__6_n_0\,
      B(13) => \outLayer1Data_reg_n_0_[30]\,
      B(12) => \outLayer1Data_reg_n_0_[29]\,
      B(11) => \outLayer1Data_reg_n_0_[28]\,
      B(10) => \outLayer1Data_reg_n_0_[27]\,
      B(9) => \outLayer1Data_reg_n_0_[26]\,
      B(8) => \outLayer1Data_reg_n_0_[25]\,
      B(7) => \outLayer1Data_reg_n_0_[24]\,
      B(6) => \outLayer1Data_reg_n_0_[23]\,
      B(5) => \outLayer1Data_reg_n_0_[22]\,
      B(4) => \outLayer1Data_reg_n_0_[21]\,
      B(3) => \outLayer1Data_reg_n_0_[20]\,
      B(2) => \outLayer1Data_reg_n_0_[19]\,
      B(1) => \outLayer1Data_reg_n_0_[18]\,
      B(0) => \outLayer1Data_reg_n_0_[17]\,
      D(127 downto 0) => outLayer2(127 downto 0),
      E(0) => hl2_n_132,
      FSM_sequential_state2_reg(3) => \counter2_reg_n_0_[3]\,
      FSM_sequential_state2_reg(2) => \counter2_reg_n_0_[2]\,
      FSM_sequential_state2_reg(1) => \counter2_reg_n_0_[1]\,
      FSM_sequential_state2_reg(0) => \counter2_reg_n_0_[0]\,
      Q(31 downto 0) => weightValue(31 downto 0),
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARESETN => S_AXI_ARESETN,
      \bias_reg[16]\(0) => bias0_0,
      \bias_reg[16]_0\(0) => axl_n_21,
      \bias_reg[16]_1\(0) => axl_n_22,
      \bias_reg[16]_2\(0) => axl_n_20,
      \bias_reg[63]\(31 downto 0) => biasValue(31 downto 0),
      mul0(0) => \outLayer1Data_reg[31]_rep__4_n_0\,
      mul0_0(0) => \outLayer1Data_reg[31]_rep__2_n_0\,
      mul0_1(0) => \outLayer1Data_reg[31]_rep__0_n_0\,
      \mul0__0\ => outLayer1DataValid_reg_n_0,
      \mul0__0_0\(16) => \outLayer1Data_reg_n_0_[16]\,
      \mul0__0_0\(15) => \outLayer1Data_reg_n_0_[15]\,
      \mul0__0_0\(14) => \outLayer1Data_reg_n_0_[14]\,
      \mul0__0_0\(13) => \outLayer1Data_reg_n_0_[13]\,
      \mul0__0_0\(12) => \outLayer1Data_reg_n_0_[12]\,
      \mul0__0_0\(11) => \outLayer1Data_reg_n_0_[11]\,
      \mul0__0_0\(10) => \outLayer1Data_reg_n_0_[10]\,
      \mul0__0_0\(9) => \outLayer1Data_reg_n_0_[9]\,
      \mul0__0_0\(8) => \outLayer1Data_reg_n_0_[8]\,
      \mul0__0_0\(7) => \outLayer1Data_reg_n_0_[7]\,
      \mul0__0_0\(6) => \outLayer1Data_reg_n_0_[6]\,
      \mul0__0_0\(5) => \outLayer1Data_reg_n_0_[5]\,
      \mul0__0_0\(4) => \outLayer1Data_reg_n_0_[4]\,
      \mul0__0_0\(3) => \outLayer1Data_reg_n_0_[3]\,
      \mul0__0_0\(2) => \outLayer1Data_reg_n_0_[2]\,
      \mul0__0_0\(1) => \outLayer1Data_reg_n_0_[1]\,
      \mul0__0_0\(0) => \outLayer1Data_reg_n_0_[0]\,
      mul_reg(0) => \outLayer1Data_reg[31]_rep__3_n_0\,
      mul_reg_0(0) => \outLayer1Data_reg[31]_rep__1_n_0\,
      mul_reg_1(0) => \outLayer1Data_reg[31]_rep_n_0\,
      outLayer2Data => outLayer2Data,
      outvalid_reg => hl2_n_133,
      rst => rst,
      \waddr_reg[0]\ => hl2_n_0,
      \waddr_reg[0]_0\ => hl2_n_1,
      \waddr_reg[0]_1\ => hl2_n_2,
      \waddr_reg[0]_2\ => hl2_n_3,
      \waddr_reg[0]_3\ => axl_n_8,
      \waddr_reg[0]_4\ => axl_n_10,
      \waddr_reg[0]_5\ => axl_n_12,
      \waddr_reg[0]_6\ => axl_n_14,
      wen => \neuron_1_0/wen\,
      wen_0 => \neuron_1_1/wen\,
      wen_1 => \neuron_1_2/wen\,
      wen_2 => \neuron_1_3/wen\
    );
ol1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_output_layer
     port map (
      D(61 downto 31) => outLayer3(62 downto 32),
      D(30 downto 0) => outLayer3(30 downto 0),
      E(0) => ol1_n_64,
      FSM_sequential_state3_reg(3) => \counter3_reg_n_0_[3]\,
      FSM_sequential_state3_reg(2) => \counter3_reg_n_0_[2]\,
      FSM_sequential_state3_reg(1) => \counter3_reg_n_0_[1]\,
      FSM_sequential_state3_reg(0) => \counter3_reg_n_0_[0]\,
      Q(31 downto 0) => weightValue(31 downto 0),
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARESETN => S_AXI_ARESETN,
      \bias_reg[16]\(0) => bias0,
      \bias_reg[16]_0\(0) => axl_n_24,
      \bias_reg[63]\(31 downto 0) => biasValue(31 downto 0),
      \mul0__0\ => outLayer2DataValid_reg_n_0,
      mul_reg(31) => \outLayer2Data_reg_n_0_[31]\,
      mul_reg(30) => \outLayer2Data_reg_n_0_[30]\,
      mul_reg(29) => \outLayer2Data_reg_n_0_[29]\,
      mul_reg(28) => \outLayer2Data_reg_n_0_[28]\,
      mul_reg(27) => \outLayer2Data_reg_n_0_[27]\,
      mul_reg(26) => \outLayer2Data_reg_n_0_[26]\,
      mul_reg(25) => \outLayer2Data_reg_n_0_[25]\,
      mul_reg(24) => \outLayer2Data_reg_n_0_[24]\,
      mul_reg(23) => \outLayer2Data_reg_n_0_[23]\,
      mul_reg(22) => \outLayer2Data_reg_n_0_[22]\,
      mul_reg(21) => \outLayer2Data_reg_n_0_[21]\,
      mul_reg(20) => \outLayer2Data_reg_n_0_[20]\,
      mul_reg(19) => \outLayer2Data_reg_n_0_[19]\,
      mul_reg(18) => \outLayer2Data_reg_n_0_[18]\,
      mul_reg(17) => \outLayer2Data_reg_n_0_[17]\,
      mul_reg(16) => \outLayer2Data_reg_n_0_[16]\,
      mul_reg(15) => \outLayer2Data_reg_n_0_[15]\,
      mul_reg(14) => \outLayer2Data_reg_n_0_[14]\,
      mul_reg(13) => \outLayer2Data_reg_n_0_[13]\,
      mul_reg(12) => \outLayer2Data_reg_n_0_[12]\,
      mul_reg(11) => \outLayer2Data_reg_n_0_[11]\,
      mul_reg(10) => \outLayer2Data_reg_n_0_[10]\,
      mul_reg(9) => \outLayer2Data_reg_n_0_[9]\,
      mul_reg(8) => \outLayer2Data_reg_n_0_[8]\,
      mul_reg(7) => \outLayer2Data_reg_n_0_[7]\,
      mul_reg(6) => \outLayer2Data_reg_n_0_[6]\,
      mul_reg(5) => \outLayer2Data_reg_n_0_[5]\,
      mul_reg(4) => \outLayer2Data_reg_n_0_[4]\,
      mul_reg(3) => \outLayer2Data_reg_n_0_[3]\,
      mul_reg(2) => \outLayer2Data_reg_n_0_[2]\,
      mul_reg(1) => \outLayer2Data_reg_n_0_[1]\,
      mul_reg(0) => \outLayer2Data_reg_n_0_[0]\,
      outLayer3Data => outLayer3Data,
      outvalid_reg => ol1_n_65,
      rst => rst,
      \waddr_reg[0]\ => ol1_n_0,
      \waddr_reg[0]_0\ => ol1_n_1,
      \waddr_reg[0]_1\ => axl_n_16,
      \waddr_reg[0]_2\ => axl_n_18,
      wen => \neuron_2_0/wen\,
      wen_0 => \neuron_2_1/wen\
    );
outLayer1DataValid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => outLayer1Data,
      I1 => \counter1_reg_n_0_[1]\,
      I2 => \counter1_reg_n_0_[3]\,
      I3 => \counter1_reg_n_0_[2]\,
      I4 => \counter1_reg_n_0_[0]\,
      O => outLayer1DataValid
    );
outLayer1DataValid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => outLayer1DataValid,
      Q => outLayer1DataValid_reg_n_0,
      R => rst
    );
\outLayer1Data[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \outLayer1Data[0]_i_2_n_0\,
      I1 => \counter1_reg_n_0_[3]\,
      O => \outLayer1Data[0]_i_1_n_0\
    );
\outLayer1Data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(96),
      I1 => outLayer1Reg(64),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(32),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(0),
      O => \outLayer1Data[0]_i_2_n_0\
    );
\outLayer1Data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(106),
      I1 => outLayer1Reg(74),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(42),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(10),
      O => \outLayer1Data[10]_i_1_n_0\
    );
\outLayer1Data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(107),
      I1 => outLayer1Reg(75),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(43),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(11),
      O => \outLayer1Data[11]_i_1_n_0\
    );
\outLayer1Data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(108),
      I1 => outLayer1Reg(76),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(44),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(12),
      O => \outLayer1Data[12]_i_1_n_0\
    );
\outLayer1Data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(109),
      I1 => outLayer1Reg(77),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(45),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(13),
      O => \outLayer1Data[13]_i_1_n_0\
    );
\outLayer1Data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(110),
      I1 => outLayer1Reg(78),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(46),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(14),
      O => \outLayer1Data[14]_i_1_n_0\
    );
\outLayer1Data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(111),
      I1 => outLayer1Reg(79),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(47),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(15),
      O => \outLayer1Data[15]_i_1_n_0\
    );
\outLayer1Data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(112),
      I1 => outLayer1Reg(80),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(48),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(16),
      O => \outLayer1Data[16]_i_1_n_0\
    );
\outLayer1Data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(113),
      I1 => outLayer1Reg(81),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(49),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(17),
      O => \outLayer1Data[17]_i_1_n_0\
    );
\outLayer1Data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(114),
      I1 => outLayer1Reg(82),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(50),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(18),
      O => \outLayer1Data[18]_i_1_n_0\
    );
\outLayer1Data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(115),
      I1 => outLayer1Reg(83),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(51),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(19),
      O => \outLayer1Data[19]_i_1_n_0\
    );
\outLayer1Data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \counter1_reg_n_0_[2]\,
      I1 => \counter1_reg_n_0_[3]\,
      I2 => \outLayer1Data[1]_i_2_n_0\,
      O => \outLayer1Data[1]_i_1_n_0\
    );
\outLayer1Data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(97),
      I1 => outLayer1Reg(65),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(33),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(1),
      O => \outLayer1Data[1]_i_2_n_0\
    );
\outLayer1Data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(116),
      I1 => outLayer1Reg(84),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(52),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(20),
      O => \outLayer1Data[20]_i_1_n_0\
    );
\outLayer1Data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(117),
      I1 => outLayer1Reg(85),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(53),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(21),
      O => \outLayer1Data[21]_i_1_n_0\
    );
\outLayer1Data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(118),
      I1 => outLayer1Reg(86),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(54),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(22),
      O => \outLayer1Data[22]_i_1_n_0\
    );
\outLayer1Data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(119),
      I1 => outLayer1Reg(87),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(55),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(23),
      O => \outLayer1Data[23]_i_1_n_0\
    );
\outLayer1Data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(120),
      I1 => outLayer1Reg(88),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(56),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(24),
      O => \outLayer1Data[24]_i_1_n_0\
    );
\outLayer1Data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(121),
      I1 => outLayer1Reg(89),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(57),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(25),
      O => \outLayer1Data[25]_i_1_n_0\
    );
\outLayer1Data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(122),
      I1 => outLayer1Reg(90),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(58),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(26),
      O => \outLayer1Data[26]_i_1_n_0\
    );
\outLayer1Data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(123),
      I1 => outLayer1Reg(91),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(59),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(27),
      O => \outLayer1Data[27]_i_1_n_0\
    );
\outLayer1Data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(124),
      I1 => outLayer1Reg(92),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(60),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(28),
      O => \outLayer1Data[28]_i_1_n_0\
    );
\outLayer1Data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(125),
      I1 => outLayer1Reg(93),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(61),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(29),
      O => \outLayer1Data[29]_i_1_n_0\
    );
\outLayer1Data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(98),
      I1 => outLayer1Reg(66),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(34),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(2),
      O => \outLayer1Data[2]_i_1_n_0\
    );
\outLayer1Data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(126),
      I1 => outLayer1Reg(94),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(62),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(30),
      O => \outLayer1Data[30]_i_1_n_0\
    );
\outLayer1Data[31]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(127),
      I1 => outLayer1Reg(95),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(63),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(31),
      O => \outLayer1Data[31]_rep__0_i_1_n_0\
    );
\outLayer1Data[31]_rep__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(127),
      I1 => outLayer1Reg(95),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(63),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(31),
      O => \outLayer1Data[31]_rep__1_i_1_n_0\
    );
\outLayer1Data[31]_rep__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(127),
      I1 => outLayer1Reg(95),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(63),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(31),
      O => \outLayer1Data[31]_rep__2_i_1_n_0\
    );
\outLayer1Data[31]_rep__3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(127),
      I1 => outLayer1Reg(95),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(63),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(31),
      O => \outLayer1Data[31]_rep__3_i_1_n_0\
    );
\outLayer1Data[31]_rep__4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(127),
      I1 => outLayer1Reg(95),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(63),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(31),
      O => \outLayer1Data[31]_rep__4_i_1_n_0\
    );
\outLayer1Data[31]_rep__5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(127),
      I1 => outLayer1Reg(95),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(63),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(31),
      O => \outLayer1Data[31]_rep__5_i_1_n_0\
    );
\outLayer1Data[31]_rep__6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(127),
      I1 => outLayer1Reg(95),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(63),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(31),
      O => \outLayer1Data[31]_rep__6_i_1_n_0\
    );
\outLayer1Data[31]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(127),
      I1 => outLayer1Reg(95),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(63),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(31),
      O => \outLayer1Data[31]_rep_i_1_n_0\
    );
\outLayer1Data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(99),
      I1 => outLayer1Reg(67),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(35),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(3),
      O => \outLayer1Data[3]_i_1_n_0\
    );
\outLayer1Data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(100),
      I1 => outLayer1Reg(68),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(36),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(4),
      O => \outLayer1Data[4]_i_1_n_0\
    );
\outLayer1Data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(101),
      I1 => outLayer1Reg(69),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(37),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(5),
      O => \outLayer1Data[5]_i_1_n_0\
    );
\outLayer1Data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(102),
      I1 => outLayer1Reg(70),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(38),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(6),
      O => \outLayer1Data[6]_i_1_n_0\
    );
\outLayer1Data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(103),
      I1 => outLayer1Reg(71),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(39),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(7),
      O => \outLayer1Data[7]_i_1_n_0\
    );
\outLayer1Data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(104),
      I1 => outLayer1Reg(72),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(40),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(8),
      O => \outLayer1Data[8]_i_1_n_0\
    );
\outLayer1Data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => outLayer1Reg(105),
      I1 => outLayer1Reg(73),
      I2 => \counter1_reg_n_0_[1]\,
      I3 => outLayer1Reg(41),
      I4 => \counter1_reg_n_0_[0]\,
      I5 => outLayer1Reg(9),
      O => \outLayer1Data[9]_i_1_n_0\
    );
\outLayer1Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[0]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[0]\,
      R => rst
    );
\outLayer1Data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[10]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[10]\,
      R => rst
    );
\outLayer1Data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[11]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[11]\,
      R => rst
    );
\outLayer1Data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[12]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[12]\,
      R => rst
    );
\outLayer1Data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[13]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[13]\,
      R => rst
    );
\outLayer1Data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[14]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[14]\,
      R => rst
    );
\outLayer1Data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[15]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[15]\,
      R => rst
    );
\outLayer1Data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[16]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[16]\,
      R => rst
    );
\outLayer1Data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[17]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[17]\,
      R => rst
    );
\outLayer1Data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[18]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[18]\,
      R => rst
    );
\outLayer1Data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[19]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[19]\,
      R => rst
    );
\outLayer1Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[1]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[1]\,
      R => rst
    );
\outLayer1Data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[20]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[20]\,
      R => rst
    );
\outLayer1Data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[21]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[21]\,
      R => rst
    );
\outLayer1Data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[22]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[22]\,
      R => rst
    );
\outLayer1Data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[23]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[23]\,
      R => rst
    );
\outLayer1Data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[24]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[24]\,
      R => rst
    );
\outLayer1Data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[25]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[25]\,
      R => rst
    );
\outLayer1Data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[26]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[26]\,
      R => rst
    );
\outLayer1Data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[27]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[27]\,
      R => rst
    );
\outLayer1Data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[28]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[28]\,
      R => rst
    );
\outLayer1Data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[29]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[29]\,
      R => rst
    );
\outLayer1Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[2]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[2]\,
      R => rst
    );
\outLayer1Data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[30]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[30]\,
      R => rst
    );
\outLayer1Data_reg[31]_rep\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[31]_rep_i_1_n_0\,
      Q => \outLayer1Data_reg[31]_rep_n_0\,
      R => rst
    );
\outLayer1Data_reg[31]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[31]_rep__0_i_1_n_0\,
      Q => \outLayer1Data_reg[31]_rep__0_n_0\,
      R => rst
    );
\outLayer1Data_reg[31]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[31]_rep__1_i_1_n_0\,
      Q => \outLayer1Data_reg[31]_rep__1_n_0\,
      R => rst
    );
\outLayer1Data_reg[31]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[31]_rep__2_i_1_n_0\,
      Q => \outLayer1Data_reg[31]_rep__2_n_0\,
      R => rst
    );
\outLayer1Data_reg[31]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[31]_rep__3_i_1_n_0\,
      Q => \outLayer1Data_reg[31]_rep__3_n_0\,
      R => rst
    );
\outLayer1Data_reg[31]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[31]_rep__4_i_1_n_0\,
      Q => \outLayer1Data_reg[31]_rep__4_n_0\,
      R => rst
    );
\outLayer1Data_reg[31]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[31]_rep__5_i_1_n_0\,
      Q => \outLayer1Data_reg[31]_rep__5_n_0\,
      R => rst
    );
\outLayer1Data_reg[31]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[31]_rep__6_i_1_n_0\,
      Q => \outLayer1Data_reg[31]_rep__6_n_0\,
      R => rst
    );
\outLayer1Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[3]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[3]\,
      R => rst
    );
\outLayer1Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[4]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[4]\,
      R => rst
    );
\outLayer1Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[5]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[5]\,
      R => rst
    );
\outLayer1Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[6]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[6]\,
      R => rst
    );
\outLayer1Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[7]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[7]\,
      R => rst
    );
\outLayer1Data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[8]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[8]\,
      R => rst
    );
\outLayer1Data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer1Data,
      D => \outLayer1Data[9]_i_1_n_0\,
      Q => \outLayer1Data_reg_n_0_[9]\,
      R => rst
    );
\outLayer1Reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(0),
      Q => outLayer1Reg(0),
      R => rst
    );
\outLayer1Reg_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(100),
      Q => outLayer1Reg(100),
      R => rst
    );
\outLayer1Reg_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(101),
      Q => outLayer1Reg(101),
      R => rst
    );
\outLayer1Reg_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(102),
      Q => outLayer1Reg(102),
      R => rst
    );
\outLayer1Reg_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(103),
      Q => outLayer1Reg(103),
      R => rst
    );
\outLayer1Reg_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(104),
      Q => outLayer1Reg(104),
      R => rst
    );
\outLayer1Reg_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(105),
      Q => outLayer1Reg(105),
      R => rst
    );
\outLayer1Reg_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(106),
      Q => outLayer1Reg(106),
      R => rst
    );
\outLayer1Reg_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(107),
      Q => outLayer1Reg(107),
      R => rst
    );
\outLayer1Reg_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(108),
      Q => outLayer1Reg(108),
      R => rst
    );
\outLayer1Reg_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(109),
      Q => outLayer1Reg(109),
      R => rst
    );
\outLayer1Reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(10),
      Q => outLayer1Reg(10),
      R => rst
    );
\outLayer1Reg_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(110),
      Q => outLayer1Reg(110),
      R => rst
    );
\outLayer1Reg_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(111),
      Q => outLayer1Reg(111),
      R => rst
    );
\outLayer1Reg_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(112),
      Q => outLayer1Reg(112),
      R => rst
    );
\outLayer1Reg_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(113),
      Q => outLayer1Reg(113),
      R => rst
    );
\outLayer1Reg_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(114),
      Q => outLayer1Reg(114),
      R => rst
    );
\outLayer1Reg_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(115),
      Q => outLayer1Reg(115),
      R => rst
    );
\outLayer1Reg_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(116),
      Q => outLayer1Reg(116),
      R => rst
    );
\outLayer1Reg_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(117),
      Q => outLayer1Reg(117),
      R => rst
    );
\outLayer1Reg_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(118),
      Q => outLayer1Reg(118),
      R => rst
    );
\outLayer1Reg_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(119),
      Q => outLayer1Reg(119),
      R => rst
    );
\outLayer1Reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(11),
      Q => outLayer1Reg(11),
      R => rst
    );
\outLayer1Reg_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(120),
      Q => outLayer1Reg(120),
      R => rst
    );
\outLayer1Reg_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(121),
      Q => outLayer1Reg(121),
      R => rst
    );
\outLayer1Reg_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(122),
      Q => outLayer1Reg(122),
      R => rst
    );
\outLayer1Reg_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(123),
      Q => outLayer1Reg(123),
      R => rst
    );
\outLayer1Reg_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(124),
      Q => outLayer1Reg(124),
      R => rst
    );
\outLayer1Reg_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(125),
      Q => outLayer1Reg(125),
      R => rst
    );
\outLayer1Reg_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(126),
      Q => outLayer1Reg(126),
      R => rst
    );
\outLayer1Reg_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(127),
      Q => outLayer1Reg(127),
      R => rst
    );
\outLayer1Reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(12),
      Q => outLayer1Reg(12),
      R => rst
    );
\outLayer1Reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(13),
      Q => outLayer1Reg(13),
      R => rst
    );
\outLayer1Reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(14),
      Q => outLayer1Reg(14),
      R => rst
    );
\outLayer1Reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(15),
      Q => outLayer1Reg(15),
      R => rst
    );
\outLayer1Reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(16),
      Q => outLayer1Reg(16),
      R => rst
    );
\outLayer1Reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(17),
      Q => outLayer1Reg(17),
      R => rst
    );
\outLayer1Reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(18),
      Q => outLayer1Reg(18),
      R => rst
    );
\outLayer1Reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(19),
      Q => outLayer1Reg(19),
      R => rst
    );
\outLayer1Reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(1),
      Q => outLayer1Reg(1),
      R => rst
    );
\outLayer1Reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(20),
      Q => outLayer1Reg(20),
      R => rst
    );
\outLayer1Reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(21),
      Q => outLayer1Reg(21),
      R => rst
    );
\outLayer1Reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(22),
      Q => outLayer1Reg(22),
      R => rst
    );
\outLayer1Reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(23),
      Q => outLayer1Reg(23),
      R => rst
    );
\outLayer1Reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(24),
      Q => outLayer1Reg(24),
      R => rst
    );
\outLayer1Reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(25),
      Q => outLayer1Reg(25),
      R => rst
    );
\outLayer1Reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(26),
      Q => outLayer1Reg(26),
      R => rst
    );
\outLayer1Reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(27),
      Q => outLayer1Reg(27),
      R => rst
    );
\outLayer1Reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(28),
      Q => outLayer1Reg(28),
      R => rst
    );
\outLayer1Reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(29),
      Q => outLayer1Reg(29),
      R => rst
    );
\outLayer1Reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(2),
      Q => outLayer1Reg(2),
      R => rst
    );
\outLayer1Reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(30),
      Q => outLayer1Reg(30),
      R => rst
    );
\outLayer1Reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(31),
      Q => outLayer1Reg(31),
      R => rst
    );
\outLayer1Reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(32),
      Q => outLayer1Reg(32),
      R => rst
    );
\outLayer1Reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(33),
      Q => outLayer1Reg(33),
      R => rst
    );
\outLayer1Reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(34),
      Q => outLayer1Reg(34),
      R => rst
    );
\outLayer1Reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(35),
      Q => outLayer1Reg(35),
      R => rst
    );
\outLayer1Reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(36),
      Q => outLayer1Reg(36),
      R => rst
    );
\outLayer1Reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(37),
      Q => outLayer1Reg(37),
      R => rst
    );
\outLayer1Reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(38),
      Q => outLayer1Reg(38),
      R => rst
    );
\outLayer1Reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(39),
      Q => outLayer1Reg(39),
      R => rst
    );
\outLayer1Reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(3),
      Q => outLayer1Reg(3),
      R => rst
    );
\outLayer1Reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(40),
      Q => outLayer1Reg(40),
      R => rst
    );
\outLayer1Reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(41),
      Q => outLayer1Reg(41),
      R => rst
    );
\outLayer1Reg_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(42),
      Q => outLayer1Reg(42),
      R => rst
    );
\outLayer1Reg_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(43),
      Q => outLayer1Reg(43),
      R => rst
    );
\outLayer1Reg_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(44),
      Q => outLayer1Reg(44),
      R => rst
    );
\outLayer1Reg_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(45),
      Q => outLayer1Reg(45),
      R => rst
    );
\outLayer1Reg_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(46),
      Q => outLayer1Reg(46),
      R => rst
    );
\outLayer1Reg_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(47),
      Q => outLayer1Reg(47),
      R => rst
    );
\outLayer1Reg_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(48),
      Q => outLayer1Reg(48),
      R => rst
    );
\outLayer1Reg_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(49),
      Q => outLayer1Reg(49),
      R => rst
    );
\outLayer1Reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(4),
      Q => outLayer1Reg(4),
      R => rst
    );
\outLayer1Reg_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(50),
      Q => outLayer1Reg(50),
      R => rst
    );
\outLayer1Reg_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(51),
      Q => outLayer1Reg(51),
      R => rst
    );
\outLayer1Reg_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(52),
      Q => outLayer1Reg(52),
      R => rst
    );
\outLayer1Reg_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(53),
      Q => outLayer1Reg(53),
      R => rst
    );
\outLayer1Reg_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(54),
      Q => outLayer1Reg(54),
      R => rst
    );
\outLayer1Reg_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(55),
      Q => outLayer1Reg(55),
      R => rst
    );
\outLayer1Reg_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(56),
      Q => outLayer1Reg(56),
      R => rst
    );
\outLayer1Reg_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(57),
      Q => outLayer1Reg(57),
      R => rst
    );
\outLayer1Reg_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(58),
      Q => outLayer1Reg(58),
      R => rst
    );
\outLayer1Reg_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(59),
      Q => outLayer1Reg(59),
      R => rst
    );
\outLayer1Reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(5),
      Q => outLayer1Reg(5),
      R => rst
    );
\outLayer1Reg_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(60),
      Q => outLayer1Reg(60),
      R => rst
    );
\outLayer1Reg_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(61),
      Q => outLayer1Reg(61),
      R => rst
    );
\outLayer1Reg_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(62),
      Q => outLayer1Reg(62),
      R => rst
    );
\outLayer1Reg_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(63),
      Q => outLayer1Reg(63),
      R => rst
    );
\outLayer1Reg_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(64),
      Q => outLayer1Reg(64),
      R => rst
    );
\outLayer1Reg_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(65),
      Q => outLayer1Reg(65),
      R => rst
    );
\outLayer1Reg_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(66),
      Q => outLayer1Reg(66),
      R => rst
    );
\outLayer1Reg_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(67),
      Q => outLayer1Reg(67),
      R => rst
    );
\outLayer1Reg_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(68),
      Q => outLayer1Reg(68),
      R => rst
    );
\outLayer1Reg_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(69),
      Q => outLayer1Reg(69),
      R => rst
    );
\outLayer1Reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(6),
      Q => outLayer1Reg(6),
      R => rst
    );
\outLayer1Reg_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(70),
      Q => outLayer1Reg(70),
      R => rst
    );
\outLayer1Reg_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(71),
      Q => outLayer1Reg(71),
      R => rst
    );
\outLayer1Reg_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(72),
      Q => outLayer1Reg(72),
      R => rst
    );
\outLayer1Reg_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(73),
      Q => outLayer1Reg(73),
      R => rst
    );
\outLayer1Reg_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(74),
      Q => outLayer1Reg(74),
      R => rst
    );
\outLayer1Reg_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(75),
      Q => outLayer1Reg(75),
      R => rst
    );
\outLayer1Reg_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(76),
      Q => outLayer1Reg(76),
      R => rst
    );
\outLayer1Reg_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(77),
      Q => outLayer1Reg(77),
      R => rst
    );
\outLayer1Reg_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(78),
      Q => outLayer1Reg(78),
      R => rst
    );
\outLayer1Reg_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(79),
      Q => outLayer1Reg(79),
      R => rst
    );
\outLayer1Reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(7),
      Q => outLayer1Reg(7),
      R => rst
    );
\outLayer1Reg_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(80),
      Q => outLayer1Reg(80),
      R => rst
    );
\outLayer1Reg_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(81),
      Q => outLayer1Reg(81),
      R => rst
    );
\outLayer1Reg_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(82),
      Q => outLayer1Reg(82),
      R => rst
    );
\outLayer1Reg_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(83),
      Q => outLayer1Reg(83),
      R => rst
    );
\outLayer1Reg_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(84),
      Q => outLayer1Reg(84),
      R => rst
    );
\outLayer1Reg_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(85),
      Q => outLayer1Reg(85),
      R => rst
    );
\outLayer1Reg_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(86),
      Q => outLayer1Reg(86),
      R => rst
    );
\outLayer1Reg_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(87),
      Q => outLayer1Reg(87),
      R => rst
    );
\outLayer1Reg_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(88),
      Q => outLayer1Reg(88),
      R => rst
    );
\outLayer1Reg_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(89),
      Q => outLayer1Reg(89),
      R => rst
    );
\outLayer1Reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(8),
      Q => outLayer1Reg(8),
      R => rst
    );
\outLayer1Reg_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(90),
      Q => outLayer1Reg(90),
      R => rst
    );
\outLayer1Reg_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(91),
      Q => outLayer1Reg(91),
      R => rst
    );
\outLayer1Reg_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(92),
      Q => outLayer1Reg(92),
      R => rst
    );
\outLayer1Reg_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(93),
      Q => outLayer1Reg(93),
      R => rst
    );
\outLayer1Reg_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(94),
      Q => outLayer1Reg(94),
      R => rst
    );
\outLayer1Reg_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(95),
      Q => outLayer1Reg(95),
      R => rst
    );
\outLayer1Reg_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(96),
      Q => outLayer1Reg(96),
      R => rst
    );
\outLayer1Reg_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(97),
      Q => outLayer1Reg(97),
      R => rst
    );
\outLayer1Reg_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(98),
      Q => outLayer1Reg(98),
      R => rst
    );
\outLayer1Reg_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(99),
      Q => outLayer1Reg(99),
      R => rst
    );
\outLayer1Reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl1_n_129,
      D => outLayer1(9),
      Q => outLayer1Reg(9),
      R => rst
    );
outLayer2DataValid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => outLayer2Data,
      I1 => \counter2_reg_n_0_[1]\,
      I2 => \counter2_reg_n_0_[3]\,
      I3 => \counter2_reg_n_0_[2]\,
      I4 => \counter2_reg_n_0_[0]\,
      O => outLayer2DataValid
    );
outLayer2DataValid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => outLayer2DataValid,
      Q => outLayer2DataValid_reg_n_0,
      R => rst
    );
\outLayer2Data[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \outLayer2Data[0]_i_2_n_0\,
      I1 => \counter2_reg_n_0_[3]\,
      O => \outLayer2Data[0]_i_1_n_0\
    );
\outLayer2Data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(0),
      I1 => data6(0),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(0),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[0]\,
      O => \outLayer2Data[0]_i_2_n_0\
    );
\outLayer2Data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(10),
      I1 => data6(10),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(10),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[10]\,
      O => \outLayer2Data[10]_i_1_n_0\
    );
\outLayer2Data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(11),
      I1 => data6(11),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(11),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[11]\,
      O => \outLayer2Data[11]_i_1_n_0\
    );
\outLayer2Data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(12),
      I1 => data6(12),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(12),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[12]\,
      O => \outLayer2Data[12]_i_1_n_0\
    );
\outLayer2Data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(13),
      I1 => data6(13),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(13),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[13]\,
      O => \outLayer2Data[13]_i_1_n_0\
    );
\outLayer2Data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(14),
      I1 => data6(14),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(14),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[14]\,
      O => \outLayer2Data[14]_i_1_n_0\
    );
\outLayer2Data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(15),
      I1 => data6(15),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(15),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[15]\,
      O => \outLayer2Data[15]_i_1_n_0\
    );
\outLayer2Data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(16),
      I1 => data6(16),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(16),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[16]\,
      O => \outLayer2Data[16]_i_1_n_0\
    );
\outLayer2Data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(17),
      I1 => data6(17),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(17),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[17]\,
      O => \outLayer2Data[17]_i_1_n_0\
    );
\outLayer2Data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(18),
      I1 => data6(18),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(18),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[18]\,
      O => \outLayer2Data[18]_i_1_n_0\
    );
\outLayer2Data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(19),
      I1 => data6(19),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(19),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[19]\,
      O => \outLayer2Data[19]_i_1_n_0\
    );
\outLayer2Data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \counter2_reg_n_0_[2]\,
      I1 => \counter2_reg_n_0_[3]\,
      I2 => \outLayer2Data[1]_i_2_n_0\,
      O => \outLayer2Data[1]_i_1_n_0\
    );
\outLayer2Data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(1),
      I1 => data6(1),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(1),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[1]\,
      O => \outLayer2Data[1]_i_2_n_0\
    );
\outLayer2Data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(20),
      I1 => data6(20),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(20),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[20]\,
      O => \outLayer2Data[20]_i_1_n_0\
    );
\outLayer2Data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(21),
      I1 => data6(21),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(21),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[21]\,
      O => \outLayer2Data[21]_i_1_n_0\
    );
\outLayer2Data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(22),
      I1 => data6(22),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(22),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[22]\,
      O => \outLayer2Data[22]_i_1_n_0\
    );
\outLayer2Data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(23),
      I1 => data6(23),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(23),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[23]\,
      O => \outLayer2Data[23]_i_1_n_0\
    );
\outLayer2Data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(24),
      I1 => data6(24),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(24),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[24]\,
      O => \outLayer2Data[24]_i_1_n_0\
    );
\outLayer2Data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(25),
      I1 => data6(25),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(25),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[25]\,
      O => \outLayer2Data[25]_i_1_n_0\
    );
\outLayer2Data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(26),
      I1 => data6(26),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(26),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[26]\,
      O => \outLayer2Data[26]_i_1_n_0\
    );
\outLayer2Data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(27),
      I1 => data6(27),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(27),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[27]\,
      O => \outLayer2Data[27]_i_1_n_0\
    );
\outLayer2Data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(28),
      I1 => data6(28),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(28),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[28]\,
      O => \outLayer2Data[28]_i_1_n_0\
    );
\outLayer2Data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(29),
      I1 => data6(29),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(29),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[29]\,
      O => \outLayer2Data[29]_i_1_n_0\
    );
\outLayer2Data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(2),
      I1 => data6(2),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(2),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[2]\,
      O => \outLayer2Data[2]_i_1_n_0\
    );
\outLayer2Data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(30),
      I1 => data6(30),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(30),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[30]\,
      O => \outLayer2Data[30]_i_1_n_0\
    );
\outLayer2Data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(31),
      I1 => data6(31),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(31),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[31]\,
      O => \outLayer2Data[31]_i_1_n_0\
    );
\outLayer2Data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(3),
      I1 => data6(3),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(3),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[3]\,
      O => \outLayer2Data[3]_i_1_n_0\
    );
\outLayer2Data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(4),
      I1 => data6(4),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(4),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[4]\,
      O => \outLayer2Data[4]_i_1_n_0\
    );
\outLayer2Data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(5),
      I1 => data6(5),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(5),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[5]\,
      O => \outLayer2Data[5]_i_1_n_0\
    );
\outLayer2Data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(6),
      I1 => data6(6),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(6),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[6]\,
      O => \outLayer2Data[6]_i_1_n_0\
    );
\outLayer2Data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(7),
      I1 => data6(7),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(7),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[7]\,
      O => \outLayer2Data[7]_i_1_n_0\
    );
\outLayer2Data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(8),
      I1 => data6(8),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(8),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[8]\,
      O => \outLayer2Data[8]_i_1_n_0\
    );
\outLayer2Data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(9),
      I1 => data6(9),
      I2 => \counter2_reg_n_0_[1]\,
      I3 => data5(9),
      I4 => \counter2_reg_n_0_[0]\,
      I5 => \outLayer2Reg_reg_n_0_[9]\,
      O => \outLayer2Data[9]_i_1_n_0\
    );
\outLayer2Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[0]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[0]\,
      R => rst
    );
\outLayer2Data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[10]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[10]\,
      R => rst
    );
\outLayer2Data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[11]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[11]\,
      R => rst
    );
\outLayer2Data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[12]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[12]\,
      R => rst
    );
\outLayer2Data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[13]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[13]\,
      R => rst
    );
\outLayer2Data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[14]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[14]\,
      R => rst
    );
\outLayer2Data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[15]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[15]\,
      R => rst
    );
\outLayer2Data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[16]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[16]\,
      R => rst
    );
\outLayer2Data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[17]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[17]\,
      R => rst
    );
\outLayer2Data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[18]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[18]\,
      R => rst
    );
\outLayer2Data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[19]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[19]\,
      R => rst
    );
\outLayer2Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[1]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[1]\,
      R => rst
    );
\outLayer2Data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[20]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[20]\,
      R => rst
    );
\outLayer2Data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[21]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[21]\,
      R => rst
    );
\outLayer2Data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[22]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[22]\,
      R => rst
    );
\outLayer2Data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[23]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[23]\,
      R => rst
    );
\outLayer2Data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[24]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[24]\,
      R => rst
    );
\outLayer2Data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[25]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[25]\,
      R => rst
    );
\outLayer2Data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[26]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[26]\,
      R => rst
    );
\outLayer2Data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[27]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[27]\,
      R => rst
    );
\outLayer2Data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[28]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[28]\,
      R => rst
    );
\outLayer2Data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[29]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[29]\,
      R => rst
    );
\outLayer2Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[2]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[2]\,
      R => rst
    );
\outLayer2Data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[30]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[30]\,
      R => rst
    );
\outLayer2Data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[31]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[31]\,
      R => rst
    );
\outLayer2Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[3]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[3]\,
      R => rst
    );
\outLayer2Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[4]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[4]\,
      R => rst
    );
\outLayer2Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[5]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[5]\,
      R => rst
    );
\outLayer2Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[6]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[6]\,
      R => rst
    );
\outLayer2Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[7]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[7]\,
      R => rst
    );
\outLayer2Data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[8]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[8]\,
      R => rst
    );
\outLayer2Data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer2Data,
      D => \outLayer2Data[9]_i_1_n_0\,
      Q => \outLayer2Data_reg_n_0_[9]\,
      R => rst
    );
\outLayer2Reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(0),
      Q => \outLayer2Reg_reg_n_0_[0]\,
      R => rst
    );
\outLayer2Reg_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(100),
      Q => data7(4),
      R => rst
    );
\outLayer2Reg_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(101),
      Q => data7(5),
      R => rst
    );
\outLayer2Reg_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(102),
      Q => data7(6),
      R => rst
    );
\outLayer2Reg_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(103),
      Q => data7(7),
      R => rst
    );
\outLayer2Reg_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(104),
      Q => data7(8),
      R => rst
    );
\outLayer2Reg_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(105),
      Q => data7(9),
      R => rst
    );
\outLayer2Reg_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(106),
      Q => data7(10),
      R => rst
    );
\outLayer2Reg_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(107),
      Q => data7(11),
      R => rst
    );
\outLayer2Reg_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(108),
      Q => data7(12),
      R => rst
    );
\outLayer2Reg_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(109),
      Q => data7(13),
      R => rst
    );
\outLayer2Reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(10),
      Q => \outLayer2Reg_reg_n_0_[10]\,
      R => rst
    );
\outLayer2Reg_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(110),
      Q => data7(14),
      R => rst
    );
\outLayer2Reg_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(111),
      Q => data7(15),
      R => rst
    );
\outLayer2Reg_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(112),
      Q => data7(16),
      R => rst
    );
\outLayer2Reg_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(113),
      Q => data7(17),
      R => rst
    );
\outLayer2Reg_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(114),
      Q => data7(18),
      R => rst
    );
\outLayer2Reg_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(115),
      Q => data7(19),
      R => rst
    );
\outLayer2Reg_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(116),
      Q => data7(20),
      R => rst
    );
\outLayer2Reg_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(117),
      Q => data7(21),
      R => rst
    );
\outLayer2Reg_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(118),
      Q => data7(22),
      R => rst
    );
\outLayer2Reg_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(119),
      Q => data7(23),
      R => rst
    );
\outLayer2Reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(11),
      Q => \outLayer2Reg_reg_n_0_[11]\,
      R => rst
    );
\outLayer2Reg_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(120),
      Q => data7(24),
      R => rst
    );
\outLayer2Reg_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(121),
      Q => data7(25),
      R => rst
    );
\outLayer2Reg_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(122),
      Q => data7(26),
      R => rst
    );
\outLayer2Reg_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(123),
      Q => data7(27),
      R => rst
    );
\outLayer2Reg_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(124),
      Q => data7(28),
      R => rst
    );
\outLayer2Reg_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(125),
      Q => data7(29),
      R => rst
    );
\outLayer2Reg_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(126),
      Q => data7(30),
      R => rst
    );
\outLayer2Reg_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(127),
      Q => data7(31),
      R => rst
    );
\outLayer2Reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(12),
      Q => \outLayer2Reg_reg_n_0_[12]\,
      R => rst
    );
\outLayer2Reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(13),
      Q => \outLayer2Reg_reg_n_0_[13]\,
      R => rst
    );
\outLayer2Reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(14),
      Q => \outLayer2Reg_reg_n_0_[14]\,
      R => rst
    );
\outLayer2Reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(15),
      Q => \outLayer2Reg_reg_n_0_[15]\,
      R => rst
    );
\outLayer2Reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(16),
      Q => \outLayer2Reg_reg_n_0_[16]\,
      R => rst
    );
\outLayer2Reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(17),
      Q => \outLayer2Reg_reg_n_0_[17]\,
      R => rst
    );
\outLayer2Reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(18),
      Q => \outLayer2Reg_reg_n_0_[18]\,
      R => rst
    );
\outLayer2Reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(19),
      Q => \outLayer2Reg_reg_n_0_[19]\,
      R => rst
    );
\outLayer2Reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(1),
      Q => \outLayer2Reg_reg_n_0_[1]\,
      R => rst
    );
\outLayer2Reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(20),
      Q => \outLayer2Reg_reg_n_0_[20]\,
      R => rst
    );
\outLayer2Reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(21),
      Q => \outLayer2Reg_reg_n_0_[21]\,
      R => rst
    );
\outLayer2Reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(22),
      Q => \outLayer2Reg_reg_n_0_[22]\,
      R => rst
    );
\outLayer2Reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(23),
      Q => \outLayer2Reg_reg_n_0_[23]\,
      R => rst
    );
\outLayer2Reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(24),
      Q => \outLayer2Reg_reg_n_0_[24]\,
      R => rst
    );
\outLayer2Reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(25),
      Q => \outLayer2Reg_reg_n_0_[25]\,
      R => rst
    );
\outLayer2Reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(26),
      Q => \outLayer2Reg_reg_n_0_[26]\,
      R => rst
    );
\outLayer2Reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(27),
      Q => \outLayer2Reg_reg_n_0_[27]\,
      R => rst
    );
\outLayer2Reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(28),
      Q => \outLayer2Reg_reg_n_0_[28]\,
      R => rst
    );
\outLayer2Reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(29),
      Q => \outLayer2Reg_reg_n_0_[29]\,
      R => rst
    );
\outLayer2Reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(2),
      Q => \outLayer2Reg_reg_n_0_[2]\,
      R => rst
    );
\outLayer2Reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(30),
      Q => \outLayer2Reg_reg_n_0_[30]\,
      R => rst
    );
\outLayer2Reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(31),
      Q => \outLayer2Reg_reg_n_0_[31]\,
      R => rst
    );
\outLayer2Reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(32),
      Q => data5(0),
      R => rst
    );
\outLayer2Reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(33),
      Q => data5(1),
      R => rst
    );
\outLayer2Reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(34),
      Q => data5(2),
      R => rst
    );
\outLayer2Reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(35),
      Q => data5(3),
      R => rst
    );
\outLayer2Reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(36),
      Q => data5(4),
      R => rst
    );
\outLayer2Reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(37),
      Q => data5(5),
      R => rst
    );
\outLayer2Reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(38),
      Q => data5(6),
      R => rst
    );
\outLayer2Reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(39),
      Q => data5(7),
      R => rst
    );
\outLayer2Reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(3),
      Q => \outLayer2Reg_reg_n_0_[3]\,
      R => rst
    );
\outLayer2Reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(40),
      Q => data5(8),
      R => rst
    );
\outLayer2Reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(41),
      Q => data5(9),
      R => rst
    );
\outLayer2Reg_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(42),
      Q => data5(10),
      R => rst
    );
\outLayer2Reg_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(43),
      Q => data5(11),
      R => rst
    );
\outLayer2Reg_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(44),
      Q => data5(12),
      R => rst
    );
\outLayer2Reg_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(45),
      Q => data5(13),
      R => rst
    );
\outLayer2Reg_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(46),
      Q => data5(14),
      R => rst
    );
\outLayer2Reg_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(47),
      Q => data5(15),
      R => rst
    );
\outLayer2Reg_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(48),
      Q => data5(16),
      R => rst
    );
\outLayer2Reg_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(49),
      Q => data5(17),
      R => rst
    );
\outLayer2Reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(4),
      Q => \outLayer2Reg_reg_n_0_[4]\,
      R => rst
    );
\outLayer2Reg_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(50),
      Q => data5(18),
      R => rst
    );
\outLayer2Reg_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(51),
      Q => data5(19),
      R => rst
    );
\outLayer2Reg_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(52),
      Q => data5(20),
      R => rst
    );
\outLayer2Reg_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(53),
      Q => data5(21),
      R => rst
    );
\outLayer2Reg_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(54),
      Q => data5(22),
      R => rst
    );
\outLayer2Reg_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(55),
      Q => data5(23),
      R => rst
    );
\outLayer2Reg_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(56),
      Q => data5(24),
      R => rst
    );
\outLayer2Reg_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(57),
      Q => data5(25),
      R => rst
    );
\outLayer2Reg_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(58),
      Q => data5(26),
      R => rst
    );
\outLayer2Reg_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(59),
      Q => data5(27),
      R => rst
    );
\outLayer2Reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(5),
      Q => \outLayer2Reg_reg_n_0_[5]\,
      R => rst
    );
\outLayer2Reg_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(60),
      Q => data5(28),
      R => rst
    );
\outLayer2Reg_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(61),
      Q => data5(29),
      R => rst
    );
\outLayer2Reg_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(62),
      Q => data5(30),
      R => rst
    );
\outLayer2Reg_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(63),
      Q => data5(31),
      R => rst
    );
\outLayer2Reg_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(64),
      Q => data6(0),
      R => rst
    );
\outLayer2Reg_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(65),
      Q => data6(1),
      R => rst
    );
\outLayer2Reg_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(66),
      Q => data6(2),
      R => rst
    );
\outLayer2Reg_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(67),
      Q => data6(3),
      R => rst
    );
\outLayer2Reg_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(68),
      Q => data6(4),
      R => rst
    );
\outLayer2Reg_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(69),
      Q => data6(5),
      R => rst
    );
\outLayer2Reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(6),
      Q => \outLayer2Reg_reg_n_0_[6]\,
      R => rst
    );
\outLayer2Reg_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(70),
      Q => data6(6),
      R => rst
    );
\outLayer2Reg_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(71),
      Q => data6(7),
      R => rst
    );
\outLayer2Reg_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(72),
      Q => data6(8),
      R => rst
    );
\outLayer2Reg_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(73),
      Q => data6(9),
      R => rst
    );
\outLayer2Reg_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(74),
      Q => data6(10),
      R => rst
    );
\outLayer2Reg_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(75),
      Q => data6(11),
      R => rst
    );
\outLayer2Reg_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(76),
      Q => data6(12),
      R => rst
    );
\outLayer2Reg_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(77),
      Q => data6(13),
      R => rst
    );
\outLayer2Reg_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(78),
      Q => data6(14),
      R => rst
    );
\outLayer2Reg_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(79),
      Q => data6(15),
      R => rst
    );
\outLayer2Reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(7),
      Q => \outLayer2Reg_reg_n_0_[7]\,
      R => rst
    );
\outLayer2Reg_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(80),
      Q => data6(16),
      R => rst
    );
\outLayer2Reg_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(81),
      Q => data6(17),
      R => rst
    );
\outLayer2Reg_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(82),
      Q => data6(18),
      R => rst
    );
\outLayer2Reg_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(83),
      Q => data6(19),
      R => rst
    );
\outLayer2Reg_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(84),
      Q => data6(20),
      R => rst
    );
\outLayer2Reg_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(85),
      Q => data6(21),
      R => rst
    );
\outLayer2Reg_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(86),
      Q => data6(22),
      R => rst
    );
\outLayer2Reg_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(87),
      Q => data6(23),
      R => rst
    );
\outLayer2Reg_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(88),
      Q => data6(24),
      R => rst
    );
\outLayer2Reg_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(89),
      Q => data6(25),
      R => rst
    );
\outLayer2Reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(8),
      Q => \outLayer2Reg_reg_n_0_[8]\,
      R => rst
    );
\outLayer2Reg_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(90),
      Q => data6(26),
      R => rst
    );
\outLayer2Reg_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(91),
      Q => data6(27),
      R => rst
    );
\outLayer2Reg_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(92),
      Q => data6(28),
      R => rst
    );
\outLayer2Reg_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(93),
      Q => data6(29),
      R => rst
    );
\outLayer2Reg_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(94),
      Q => data6(30),
      R => rst
    );
\outLayer2Reg_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(95),
      Q => data6(31),
      R => rst
    );
\outLayer2Reg_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(96),
      Q => data7(0),
      R => rst
    );
\outLayer2Reg_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(97),
      Q => data7(1),
      R => rst
    );
\outLayer2Reg_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(98),
      Q => data7(2),
      R => rst
    );
\outLayer2Reg_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(99),
      Q => data7(3),
      R => rst
    );
\outLayer2Reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => hl2_n_132,
      D => outLayer2(9),
      Q => \outLayer2Reg_reg_n_0_[9]\,
      R => rst
    );
outLayer3DataValid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => outLayer3Data,
      I1 => \counter3_reg_n_0_[3]\,
      I2 => \counter3_reg_n_0_[2]\,
      I3 => \counter3_reg_n_0_[1]\,
      I4 => \counter3_reg_n_0_[0]\,
      O => outLayer3DataValid
    );
outLayer3DataValid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => outLayer3DataValid,
      Q => outLayer3DataValid_reg_n_0,
      R => rst
    );
\outLayer3Data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \counter3_reg_n_0_[2]\,
      I1 => data3(0),
      I2 => \counter3_reg_n_0_[0]\,
      I3 => \outLayer3Reg_reg_n_0_[0]\,
      I4 => \counter3_reg_n_0_[3]\,
      O => \outLayer3Data[0]_i_1_n_0\
    );
\outLayer3Data[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3(10),
      I1 => \counter3_reg_n_0_[0]\,
      I2 => data4(10),
      O => \outLayer3Data[10]_i_1_n_0\
    );
\outLayer3Data[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3(11),
      I1 => \counter3_reg_n_0_[0]\,
      I2 => data4(11),
      O => \outLayer3Data[11]_i_1_n_0\
    );
\outLayer3Data[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3(12),
      I1 => \counter3_reg_n_0_[0]\,
      I2 => data4(12),
      O => \outLayer3Data[12]_i_1_n_0\
    );
\outLayer3Data[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3(13),
      I1 => \counter3_reg_n_0_[0]\,
      I2 => data4(13),
      O => \outLayer3Data[13]_i_1_n_0\
    );
\outLayer3Data[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3(14),
      I1 => \counter3_reg_n_0_[0]\,
      I2 => data4(14),
      O => \outLayer3Data[14]_i_1_n_0\
    );
\outLayer3Data[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3(15),
      I1 => \counter3_reg_n_0_[0]\,
      I2 => data4(15),
      O => \outLayer3Data[15]_i_1_n_0\
    );
\outLayer3Data[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3(16),
      I1 => \counter3_reg_n_0_[0]\,
      I2 => data4(16),
      O => \outLayer3Data[16]_i_1_n_0\
    );
\outLayer3Data[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3(17),
      I1 => \counter3_reg_n_0_[0]\,
      I2 => data4(17),
      O => \outLayer3Data[17]_i_1_n_0\
    );
\outLayer3Data[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3(18),
      I1 => \counter3_reg_n_0_[0]\,
      I2 => data4(18),
      O => \outLayer3Data[18]_i_1_n_0\
    );
\outLayer3Data[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3(19),
      I1 => \counter3_reg_n_0_[0]\,
      I2 => data4(19),
      O => \outLayer3Data[19]_i_1_n_0\
    );
\outLayer3Data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E2E2E2"
    )
        port map (
      I0 => data4(1),
      I1 => \counter3_reg_n_0_[0]\,
      I2 => data3(1),
      I3 => \counter3_reg_n_0_[2]\,
      I4 => \counter3_reg_n_0_[1]\,
      I5 => \counter3_reg_n_0_[3]\,
      O => \outLayer3Data[1]_i_1_n_0\
    );
\outLayer3Data[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3(20),
      I1 => \counter3_reg_n_0_[0]\,
      I2 => data4(20),
      O => \outLayer3Data[20]_i_1_n_0\
    );
\outLayer3Data[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3(21),
      I1 => \counter3_reg_n_0_[0]\,
      I2 => data4(21),
      O => \outLayer3Data[21]_i_1_n_0\
    );
\outLayer3Data[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3(22),
      I1 => \counter3_reg_n_0_[0]\,
      I2 => data4(22),
      O => \outLayer3Data[22]_i_1_n_0\
    );
\outLayer3Data[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3(23),
      I1 => \counter3_reg_n_0_[0]\,
      I2 => data4(23),
      O => \outLayer3Data[23]_i_1_n_0\
    );
\outLayer3Data[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3(24),
      I1 => \counter3_reg_n_0_[0]\,
      I2 => data4(24),
      O => \outLayer3Data[24]_i_1_n_0\
    );
\outLayer3Data[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3(25),
      I1 => \counter3_reg_n_0_[0]\,
      I2 => data4(25),
      O => \outLayer3Data[25]_i_1_n_0\
    );
\outLayer3Data[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3(26),
      I1 => \counter3_reg_n_0_[0]\,
      I2 => data4(26),
      O => \outLayer3Data[26]_i_1_n_0\
    );
\outLayer3Data[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3(27),
      I1 => \counter3_reg_n_0_[0]\,
      I2 => data4(27),
      O => \outLayer3Data[27]_i_1_n_0\
    );
\outLayer3Data[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3(28),
      I1 => \counter3_reg_n_0_[0]\,
      I2 => data4(28),
      O => \outLayer3Data[28]_i_1_n_0\
    );
\outLayer3Data[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3(29),
      I1 => \counter3_reg_n_0_[0]\,
      I2 => data4(29),
      O => \outLayer3Data[29]_i_1_n_0\
    );
\outLayer3Data[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data4(2),
      I1 => \counter3_reg_n_0_[0]\,
      I2 => data3(2),
      I3 => \counter3_reg_n_0_[3]\,
      O => \outLayer3Data[2]_i_1_n_0\
    );
\outLayer3Data[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3(30),
      I1 => \counter3_reg_n_0_[0]\,
      I2 => data4(30),
      O => \outLayer3Data[30]_i_1_n_0\
    );
\outLayer3Data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F001F1F1F000000"
    )
        port map (
      I0 => \counter3_reg_n_0_[1]\,
      I1 => \counter3_reg_n_0_[2]\,
      I2 => \counter3_reg_n_0_[3]\,
      I3 => data3(3),
      I4 => \counter3_reg_n_0_[0]\,
      I5 => data4(3),
      O => \outLayer3Data[3]_i_1_n_0\
    );
\outLayer3Data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \counter3_reg_n_0_[2]\,
      I1 => \counter3_reg_n_0_[3]\,
      I2 => data3(4),
      I3 => \counter3_reg_n_0_[0]\,
      I4 => data4(4),
      O => \outLayer3Data[4]_i_1_n_0\
    );
\outLayer3Data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F007F7F7F000000"
    )
        port map (
      I0 => \counter3_reg_n_0_[1]\,
      I1 => \counter3_reg_n_0_[2]\,
      I2 => \counter3_reg_n_0_[3]\,
      I3 => data3(5),
      I4 => \counter3_reg_n_0_[0]\,
      I5 => data4(5),
      O => \outLayer3Data[5]_i_1_n_0\
    );
\outLayer3Data[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3(6),
      I1 => \counter3_reg_n_0_[0]\,
      I2 => data4(6),
      O => \outLayer3Data[6]_i_1_n_0\
    );
\outLayer3Data[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3(7),
      I1 => \counter3_reg_n_0_[0]\,
      I2 => data4(7),
      O => \outLayer3Data[7]_i_1_n_0\
    );
\outLayer3Data[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3(8),
      I1 => \counter3_reg_n_0_[0]\,
      I2 => data4(8),
      O => \outLayer3Data[8]_i_1_n_0\
    );
\outLayer3Data[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3(9),
      I1 => \counter3_reg_n_0_[0]\,
      I2 => data4(9),
      O => \outLayer3Data[9]_i_1_n_0\
    );
\outLayer3Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[0]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[0]\,
      R => rst
    );
\outLayer3Data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[10]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[10]\,
      R => rst
    );
\outLayer3Data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[11]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[11]\,
      R => rst
    );
\outLayer3Data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[12]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[12]\,
      R => rst
    );
\outLayer3Data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[13]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[13]\,
      R => rst
    );
\outLayer3Data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[14]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[14]\,
      R => rst
    );
\outLayer3Data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[15]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[15]\,
      R => rst
    );
\outLayer3Data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[16]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[16]\,
      R => rst
    );
\outLayer3Data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[17]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[17]\,
      R => rst
    );
\outLayer3Data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[18]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[18]\,
      R => rst
    );
\outLayer3Data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[19]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[19]\,
      R => rst
    );
\outLayer3Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[1]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[1]\,
      R => rst
    );
\outLayer3Data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[20]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[20]\,
      R => rst
    );
\outLayer3Data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[21]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[21]\,
      R => rst
    );
\outLayer3Data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[22]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[22]\,
      R => rst
    );
\outLayer3Data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[23]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[23]\,
      R => rst
    );
\outLayer3Data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[24]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[24]\,
      R => rst
    );
\outLayer3Data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[25]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[25]\,
      R => rst
    );
\outLayer3Data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[26]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[26]\,
      R => rst
    );
\outLayer3Data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[27]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[27]\,
      R => rst
    );
\outLayer3Data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[28]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[28]\,
      R => rst
    );
\outLayer3Data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[29]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[29]\,
      R => rst
    );
\outLayer3Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[2]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[2]\,
      R => rst
    );
\outLayer3Data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[30]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[30]\,
      R => rst
    );
\outLayer3Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[3]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[3]\,
      R => rst
    );
\outLayer3Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[4]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[4]\,
      R => rst
    );
\outLayer3Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[5]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[5]\,
      R => rst
    );
\outLayer3Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[6]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[6]\,
      R => rst
    );
\outLayer3Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[7]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[7]\,
      R => rst
    );
\outLayer3Data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[8]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[8]\,
      R => rst
    );
\outLayer3Data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => outLayer3Data,
      D => \outLayer3Data[9]_i_1_n_0\,
      Q => \outLayer3Data_reg_n_0_[9]\,
      R => rst
    );
\outLayer3Reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(0),
      Q => \outLayer3Reg_reg_n_0_[0]\,
      R => rst
    );
\outLayer3Reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(10),
      Q => data4(10),
      R => rst
    );
\outLayer3Reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(11),
      Q => data4(11),
      R => rst
    );
\outLayer3Reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(12),
      Q => data4(12),
      R => rst
    );
\outLayer3Reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(13),
      Q => data4(13),
      R => rst
    );
\outLayer3Reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(14),
      Q => data4(14),
      R => rst
    );
\outLayer3Reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(15),
      Q => data4(15),
      R => rst
    );
\outLayer3Reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(16),
      Q => data4(16),
      R => rst
    );
\outLayer3Reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(17),
      Q => data4(17),
      R => rst
    );
\outLayer3Reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(18),
      Q => data4(18),
      R => rst
    );
\outLayer3Reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(19),
      Q => data4(19),
      R => rst
    );
\outLayer3Reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(1),
      Q => data4(1),
      R => rst
    );
\outLayer3Reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(20),
      Q => data4(20),
      R => rst
    );
\outLayer3Reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(21),
      Q => data4(21),
      R => rst
    );
\outLayer3Reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(22),
      Q => data4(22),
      R => rst
    );
\outLayer3Reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(23),
      Q => data4(23),
      R => rst
    );
\outLayer3Reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(24),
      Q => data4(24),
      R => rst
    );
\outLayer3Reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(25),
      Q => data4(25),
      R => rst
    );
\outLayer3Reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(26),
      Q => data4(26),
      R => rst
    );
\outLayer3Reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(27),
      Q => data4(27),
      R => rst
    );
\outLayer3Reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(28),
      Q => data4(28),
      R => rst
    );
\outLayer3Reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(29),
      Q => data4(29),
      R => rst
    );
\outLayer3Reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(2),
      Q => data4(2),
      R => rst
    );
\outLayer3Reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(30),
      Q => data4(30),
      R => rst
    );
\outLayer3Reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(32),
      Q => data3(0),
      R => rst
    );
\outLayer3Reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(33),
      Q => data3(1),
      R => rst
    );
\outLayer3Reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(34),
      Q => data3(2),
      R => rst
    );
\outLayer3Reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(35),
      Q => data3(3),
      R => rst
    );
\outLayer3Reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(36),
      Q => data3(4),
      R => rst
    );
\outLayer3Reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(37),
      Q => data3(5),
      R => rst
    );
\outLayer3Reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(38),
      Q => data3(6),
      R => rst
    );
\outLayer3Reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(39),
      Q => data3(7),
      R => rst
    );
\outLayer3Reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(3),
      Q => data4(3),
      R => rst
    );
\outLayer3Reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(40),
      Q => data3(8),
      R => rst
    );
\outLayer3Reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(41),
      Q => data3(9),
      R => rst
    );
\outLayer3Reg_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(42),
      Q => data3(10),
      R => rst
    );
\outLayer3Reg_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(43),
      Q => data3(11),
      R => rst
    );
\outLayer3Reg_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(44),
      Q => data3(12),
      R => rst
    );
\outLayer3Reg_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(45),
      Q => data3(13),
      R => rst
    );
\outLayer3Reg_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(46),
      Q => data3(14),
      R => rst
    );
\outLayer3Reg_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(47),
      Q => data3(15),
      R => rst
    );
\outLayer3Reg_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(48),
      Q => data3(16),
      R => rst
    );
\outLayer3Reg_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(49),
      Q => data3(17),
      R => rst
    );
\outLayer3Reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(4),
      Q => data4(4),
      R => rst
    );
\outLayer3Reg_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(50),
      Q => data3(18),
      R => rst
    );
\outLayer3Reg_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(51),
      Q => data3(19),
      R => rst
    );
\outLayer3Reg_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(52),
      Q => data3(20),
      R => rst
    );
\outLayer3Reg_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(53),
      Q => data3(21),
      R => rst
    );
\outLayer3Reg_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(54),
      Q => data3(22),
      R => rst
    );
\outLayer3Reg_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(55),
      Q => data3(23),
      R => rst
    );
\outLayer3Reg_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(56),
      Q => data3(24),
      R => rst
    );
\outLayer3Reg_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(57),
      Q => data3(25),
      R => rst
    );
\outLayer3Reg_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(58),
      Q => data3(26),
      R => rst
    );
\outLayer3Reg_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(59),
      Q => data3(27),
      R => rst
    );
\outLayer3Reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(5),
      Q => data4(5),
      R => rst
    );
\outLayer3Reg_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(60),
      Q => data3(28),
      R => rst
    );
\outLayer3Reg_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(61),
      Q => data3(29),
      R => rst
    );
\outLayer3Reg_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(62),
      Q => data3(30),
      R => rst
    );
\outLayer3Reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(6),
      Q => data4(6),
      R => rst
    );
\outLayer3Reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(7),
      Q => data4(7),
      R => rst
    );
\outLayer3Reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(8),
      Q => data4(8),
      R => rst
    );
\outLayer3Reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => ol1_n_64,
      D => outLayer3(9),
      Q => data4(9),
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC;
    S_AXIS_TREADY : out STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS_TVALID : in STD_LOGIC;
    M_AXIS_TREADY : in STD_LOGIC;
    M_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXIS_TVALID : out STD_LOGIC;
    M_AXIS_TLAST : out STD_LOGIC;
    intr : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_NN_AXI_0_1,NN_AXI,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "NN_AXI,Vivado 2023.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axis_tdata\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axis_tvalid\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of M_AXIS_TLAST : signal is "xilinx.com:interface:axis:1.0 M_AXIS TLAST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of M_AXIS_TLAST : signal is "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M_AXIS_TREADY : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute X_INTERFACE_INFO of M_AXIS_TVALID : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute X_INTERFACE_INFO of S_AXIS_TREADY : signal is "xilinx.com:interface:axis:1.0 S_AXIS TREADY";
  attribute X_INTERFACE_INFO of S_AXIS_TVALID : signal is "xilinx.com:interface:axis:1.0 S_AXIS TVALID";
  attribute X_INTERFACE_PARAMETER of S_AXIS_TVALID : signal is "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S_AXI_ACLK : signal is "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK";
  attribute X_INTERFACE_PARAMETER of S_AXI_ACLK : signal is "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET S_AXI_ARESETN, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_4_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S_AXI_ARESETN : signal is "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST";
  attribute X_INTERFACE_PARAMETER of S_AXI_ARESETN : signal is "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S_AXI_ARREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of S_AXI_ARVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of S_AXI_AWREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of S_AXI_AWVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of S_AXI_BREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of S_AXI_BVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of S_AXI_RREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of S_AXI_RREADY : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_4_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S_AXI_RVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of S_AXI_WREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of S_AXI_WVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of intr : signal is "xilinx.com:signal:interrupt:1.0 intr INTERRUPT";
  attribute X_INTERFACE_PARAMETER of intr : signal is "XIL_INTERFACENAME intr, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of M_AXIS_TDATA : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
  attribute X_INTERFACE_INFO of S_AXIS_TDATA : signal is "xilinx.com:interface:axis:1.0 S_AXIS TDATA";
  attribute X_INTERFACE_INFO of S_AXI_ARADDR : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of S_AXI_ARPROT : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of S_AXI_AWADDR : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of S_AXI_AWPROT : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of S_AXI_BRESP : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of S_AXI_RDATA : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of S_AXI_RRESP : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of S_AXI_WDATA : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of S_AXI_WSTRB : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
  M_AXIS_TDATA(31) <= \<const0>\;
  M_AXIS_TDATA(30) <= \<const0>\;
  M_AXIS_TDATA(29) <= \<const0>\;
  M_AXIS_TDATA(28) <= \<const0>\;
  M_AXIS_TDATA(27) <= \<const0>\;
  M_AXIS_TDATA(26) <= \<const0>\;
  M_AXIS_TDATA(25) <= \<const0>\;
  M_AXIS_TDATA(24) <= \<const0>\;
  M_AXIS_TDATA(23) <= \<const0>\;
  M_AXIS_TDATA(22) <= \<const0>\;
  M_AXIS_TDATA(21) <= \<const0>\;
  M_AXIS_TDATA(20) <= \<const0>\;
  M_AXIS_TDATA(19) <= \<const0>\;
  M_AXIS_TDATA(18) <= \<const0>\;
  M_AXIS_TDATA(17) <= \<const0>\;
  M_AXIS_TDATA(16) <= \<const0>\;
  M_AXIS_TDATA(15) <= \<const0>\;
  M_AXIS_TDATA(14) <= \<const0>\;
  M_AXIS_TDATA(13) <= \<const0>\;
  M_AXIS_TDATA(12) <= \<const0>\;
  M_AXIS_TDATA(11) <= \<const0>\;
  M_AXIS_TDATA(10) <= \<const0>\;
  M_AXIS_TDATA(9) <= \<const0>\;
  M_AXIS_TDATA(8) <= \<const0>\;
  M_AXIS_TDATA(7) <= \<const0>\;
  M_AXIS_TDATA(6) <= \<const0>\;
  M_AXIS_TDATA(5) <= \<const0>\;
  M_AXIS_TDATA(4) <= \<const0>\;
  M_AXIS_TDATA(3 downto 0) <= \^m_axis_tdata\(3 downto 0);
  M_AXIS_TLAST <= \^m_axis_tvalid\;
  M_AXIS_TVALID <= \^m_axis_tvalid\;
  S_AXIS_TREADY <= \<const1>\;
  S_AXI_BRESP(1) <= \<const0>\;
  S_AXI_BRESP(0) <= \<const0>\;
  S_AXI_RRESP(1) <= \<const0>\;
  S_AXI_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NN_AXI
     port map (
      M_AXIS_TDATA(3 downto 0) => \^m_axis_tdata\(3 downto 0),
      M_AXIS_TVALID => \^m_axis_tvalid\,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      S_AXIS_TVALID => S_AXIS_TVALID,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARADDR(1 downto 0) => S_AXI_ARADDR(3 downto 2),
      S_AXI_ARESETN => S_AXI_ARESETN,
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_ARVALID => S_AXI_ARVALID,
      S_AXI_AWADDR(1 downto 0) => S_AXI_AWADDR(3 downto 2),
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_AWVALID => S_AXI_AWVALID,
      S_AXI_BREADY => S_AXI_BREADY,
      S_AXI_BVALID => S_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => S_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => S_AXI_RREADY,
      S_AXI_RVALID => S_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => S_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => S_AXI_WREADY,
      S_AXI_WVALID => S_AXI_WVALID,
      intr => intr
    );
end STRUCTURE;
