read -sv run_verilog_mid/adder_32b_9_66_6ec71ada7b82143088893c6747aaeaf2.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_66_6ec71ada7b82143088893c6747aaeaf2_yosys.v
