// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module lenet_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        pool2_output_address0,
        pool2_output_ce0,
        pool2_output_we0,
        pool2_output_d0,
        conv2_output_address0,
        conv2_output_ce0,
        conv2_output_q0,
        conv2_output_address1,
        conv2_output_ce1,
        conv2_output_q1,
        conv2_output_address2,
        conv2_output_ce2,
        conv2_output_q2,
        conv2_output_address3,
        conv2_output_ce3,
        conv2_output_q3
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] pool2_output_address0;
output   pool2_output_ce0;
output   pool2_output_we0;
output  [31:0] pool2_output_d0;
output  [9:0] conv2_output_address0;
output   conv2_output_ce0;
input  [31:0] conv2_output_q0;
output  [9:0] conv2_output_address1;
output   conv2_output_ce1;
input  [31:0] conv2_output_q1;
output  [9:0] conv2_output_address2;
output   conv2_output_ce2;
input  [31:0] conv2_output_q2;
output  [9:0] conv2_output_address3;
output   conv2_output_ce3;
input  [31:0] conv2_output_q3;

reg ap_idle;
reg pool2_output_ce0;
reg pool2_output_we0;
reg conv2_output_ce0;
reg conv2_output_ce1;
reg conv2_output_ce2;
reg conv2_output_ce3;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln124_fu_219_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [7:0] add_ln137_1_fu_364_p2;
reg   [7:0] add_ln137_1_reg_893;
reg   [7:0] add_ln137_1_reg_893_pp0_iter1_reg;
reg   [7:0] add_ln137_1_reg_893_pp0_iter2_reg;
reg   [7:0] add_ln137_1_reg_893_pp0_iter3_reg;
wire   [31:0] select_ln133_fu_577_p3;
reg   [31:0] select_ln133_reg_918;
reg   [31:0] conv2_output_load_1_reg_925;
reg   [31:0] conv2_output_load_2_reg_932;
reg   [31:0] conv2_output_load_2_reg_932_pp0_iter2_reg;
reg   [31:0] conv2_output_load_3_reg_939;
reg   [31:0] conv2_output_load_3_reg_939_pp0_iter2_reg;
reg   [31:0] conv2_output_load_3_reg_939_pp0_iter3_reg;
wire   [31:0] select_ln133_1_fu_667_p3;
reg   [31:0] select_ln133_1_reg_946;
wire   [31:0] select_ln133_2_fu_755_p3;
reg   [31:0] select_ln133_2_reg_953;
wire   [63:0] zext_ln133_fu_406_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln133_1_fu_437_p1;
wire   [63:0] zext_ln133_2_fu_464_p1;
wire   [63:0] zext_ln133_3_fu_485_p1;
wire   [63:0] zext_ln137_1_fu_761_p1;
reg   [2:0] j_fu_76;
wire   [2:0] add_ln126_fu_490_p2;
wire    ap_loop_init;
reg   [2:0] ap_sig_allocacmp_j_load;
reg   [2:0] i_fu_80;
wire   [2:0] select_ln125_1_fu_314_p3;
reg   [2:0] ap_sig_allocacmp_i_3;
reg   [5:0] indvar_flatten186_fu_84;
wire   [5:0] select_ln125_4_fu_502_p3;
reg   [5:0] ap_sig_allocacmp_indvar_flatten186_load;
reg   [4:0] d_fu_88;
wire   [4:0] select_ln124_1_fu_260_p3;
reg   [4:0] ap_sig_allocacmp_d_load;
reg   [8:0] indvar_flatten208_fu_92;
wire   [8:0] add_ln124_1_fu_225_p2;
reg   [8:0] ap_sig_allocacmp_indvar_flatten208_load;
wire   [2:0] empty_fu_207_p2;
wire   [0:0] icmp_ln125_fu_246_p2;
wire   [4:0] add_ln124_fu_240_p2;
wire   [0:0] icmp_ln126_fu_282_p2;
wire   [0:0] xor_ln124_fu_276_p2;
wire   [2:0] select_ln124_fu_252_p3;
wire   [0:0] and_ln124_fu_288_p2;
wire   [0:0] or_ln125_fu_300_p2;
wire   [2:0] add_ln125_fu_294_p2;
wire   [1:0] empty_34_fu_322_p1;
wire   [2:0] empty_35_fu_334_p2;
wire   [2:0] select_ln125_fu_306_p3;
wire   [3:0] tmp_78_cast_fu_326_p3;
wire   [3:0] zext_ln137_fu_346_p1;
wire   [3:0] add_ln137_fu_350_p2;
wire   [7:0] tmp_81_cast_fu_356_p3;
wire   [7:0] zext_ln125_1_fu_272_p1;
wire   [2:0] select_ln124_2_fu_380_p3;
wire   [2:0] select_ln125_2_fu_388_p3;
wire   [1:0] empty_36_fu_370_p1;
wire   [9:0] tmp_fu_396_p4;
wire   [2:0] empty_32_fu_213_p2;
wire   [2:0] p_mid1184_fu_340_p2;
wire   [2:0] select_ln124_3_fu_411_p3;
wire   [2:0] select_ln125_3_fu_419_p3;
wire   [9:0] tmp_9_fu_427_p4;
wire   [2:0] empty_37_fu_374_p2;
wire   [2:0] or_ln131_fu_442_p2;
wire   [9:0] tmp_89_cast_fu_448_p4;
wire   [9:0] zext_ln125_fu_268_p1;
wire   [9:0] add_ln133_fu_458_p2;
wire   [9:0] tmp_91_cast_fu_469_p4;
wire   [9:0] add_ln133_1_fu_479_p2;
wire   [5:0] add_ln125_1_fu_496_p2;
wire   [31:0] bitcast_ln224_fu_535_p1;
wire   [7:0] tmp_s_fu_539_p4;
wire   [22:0] trunc_ln224_fu_549_p1;
wire   [0:0] icmp_ln224_1_fu_559_p2;
wire   [0:0] icmp_ln224_fu_553_p2;
wire   [0:0] or_ln224_fu_565_p2;
wire   [0:0] tmp_10_fu_158_p2;
wire   [0:0] and_ln224_fu_571_p2;
wire   [31:0] bitcast_ln224_1_fu_585_p1;
wire   [31:0] bitcast_ln224_2_fu_602_p1;
wire   [7:0] tmp_11_fu_588_p4;
wire   [22:0] trunc_ln224_1_fu_598_p1;
wire   [0:0] icmp_ln224_3_fu_625_p2;
wire   [0:0] icmp_ln224_2_fu_619_p2;
wire   [7:0] tmp_12_fu_605_p4;
wire   [22:0] trunc_ln224_2_fu_615_p1;
wire   [0:0] icmp_ln224_5_fu_643_p2;
wire   [0:0] icmp_ln224_4_fu_637_p2;
wire   [0:0] or_ln224_1_fu_631_p2;
wire   [0:0] or_ln224_2_fu_649_p2;
wire   [0:0] and_ln224_1_fu_655_p2;
wire   [0:0] tmp_13_fu_164_p2;
wire   [0:0] and_ln224_2_fu_661_p2;
wire   [31:0] bitcast_ln224_3_fu_673_p1;
wire   [31:0] bitcast_ln224_4_fu_690_p1;
wire   [7:0] tmp_14_fu_676_p4;
wire   [22:0] trunc_ln224_3_fu_686_p1;
wire   [0:0] icmp_ln224_7_fu_713_p2;
wire   [0:0] icmp_ln224_6_fu_707_p2;
wire   [7:0] tmp_15_fu_693_p4;
wire   [22:0] trunc_ln224_4_fu_703_p1;
wire   [0:0] icmp_ln224_9_fu_731_p2;
wire   [0:0] icmp_ln224_8_fu_725_p2;
wire   [0:0] or_ln224_3_fu_719_p2;
wire   [0:0] or_ln224_4_fu_737_p2;
wire   [0:0] and_ln224_3_fu_743_p2;
wire   [0:0] tmp_16_fu_168_p2;
wire   [0:0] and_ln224_4_fu_749_p2;
wire   [31:0] bitcast_ln224_5_fu_765_p1;
wire   [31:0] bitcast_ln224_6_fu_782_p1;
wire   [7:0] tmp_17_fu_768_p4;
wire   [22:0] trunc_ln224_5_fu_778_p1;
wire   [0:0] icmp_ln224_11_fu_805_p2;
wire   [0:0] icmp_ln224_10_fu_799_p2;
wire   [7:0] tmp_18_fu_785_p4;
wire   [22:0] trunc_ln224_6_fu_795_p1;
wire   [0:0] icmp_ln224_13_fu_823_p2;
wire   [0:0] icmp_ln224_12_fu_817_p2;
wire   [0:0] or_ln224_5_fu_811_p2;
wire   [0:0] or_ln224_6_fu_829_p2;
wire   [0:0] and_ln224_5_fu_835_p2;
wire   [0:0] tmp_19_fu_172_p2;
wire   [0:0] and_ln224_6_fu_841_p2;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_done_reg = 1'b0;
end

lenet_fcmp_32ns_32ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_1_no_dsp_1_U85(
    .din0(conv2_output_q3),
    .din1(32'd4286578688),
    .opcode(5'd2),
    .dout(tmp_10_fu_158_p2)
);

lenet_fcmp_32ns_32ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_1_no_dsp_1_U86(
    .din0(select_ln133_reg_918),
    .din1(conv2_output_load_1_reg_925),
    .opcode(5'd4),
    .dout(tmp_13_fu_164_p2)
);

lenet_fcmp_32ns_32ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_1_no_dsp_1_U87(
    .din0(select_ln133_1_reg_946),
    .din1(conv2_output_load_2_reg_932_pp0_iter2_reg),
    .opcode(5'd4),
    .dout(tmp_16_fu_168_p2)
);

lenet_fcmp_32ns_32ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_1_no_dsp_1_U88(
    .din0(select_ln133_2_reg_953),
    .din1(conv2_output_load_3_reg_939_pp0_iter3_reg),
    .opcode(5'd4),
    .dout(tmp_19_fu_172_p2)
);

lenet_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln124_fu_219_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            d_fu_88 <= select_ln124_1_fu_260_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            d_fu_88 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln124_fu_219_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_80 <= select_ln125_1_fu_314_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_80 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln124_fu_219_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten186_fu_84 <= select_ln125_4_fu_502_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten186_fu_84 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln124_fu_219_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten208_fu_92 <= add_ln124_1_fu_225_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten208_fu_92 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln124_fu_219_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_76 <= add_ln126_fu_490_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_76 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln124_fu_219_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln137_1_reg_893 <= add_ln137_1_fu_364_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln137_1_reg_893_pp0_iter1_reg <= add_ln137_1_reg_893;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        select_ln133_reg_918 <= select_ln133_fu_577_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln137_1_reg_893_pp0_iter2_reg <= add_ln137_1_reg_893_pp0_iter1_reg;
        add_ln137_1_reg_893_pp0_iter3_reg <= add_ln137_1_reg_893_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        conv2_output_load_2_reg_932_pp0_iter2_reg <= conv2_output_load_2_reg_932;
        conv2_output_load_3_reg_939_pp0_iter2_reg <= conv2_output_load_3_reg_939;
        conv2_output_load_3_reg_939_pp0_iter3_reg <= conv2_output_load_3_reg_939_pp0_iter2_reg;
        select_ln133_1_reg_946 <= select_ln133_1_fu_667_p3;
        select_ln133_2_reg_953 <= select_ln133_2_fu_755_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2_output_load_1_reg_925 <= conv2_output_q2;
        conv2_output_load_2_reg_932 <= conv2_output_q1;
        conv2_output_load_3_reg_939 <= conv2_output_q0;
    end
end

always @ (*) begin
    if (((icmp_ln124_fu_219_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_d_load = 5'd0;
    end else begin
        ap_sig_allocacmp_d_load = d_fu_88;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_3 = 3'd0;
    end else begin
        ap_sig_allocacmp_i_3 = i_fu_80;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten186_load = 6'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten186_load = indvar_flatten186_fu_84;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten208_load = 9'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten208_load = indvar_flatten208_fu_92;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_load = 3'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_76;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2_output_ce0 = 1'b1;
    end else begin
        conv2_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2_output_ce1 = 1'b1;
    end else begin
        conv2_output_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2_output_ce2 = 1'b1;
    end else begin
        conv2_output_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2_output_ce3 = 1'b1;
    end else begin
        conv2_output_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        pool2_output_ce0 = 1'b1;
    end else begin
        pool2_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        pool2_output_we0 = 1'b1;
    end else begin
        pool2_output_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln124_1_fu_225_p2 = (ap_sig_allocacmp_indvar_flatten208_load + 9'd1);

assign add_ln124_fu_240_p2 = (ap_sig_allocacmp_d_load + 5'd1);

assign add_ln125_1_fu_496_p2 = (ap_sig_allocacmp_indvar_flatten186_load + 6'd1);

assign add_ln125_fu_294_p2 = (select_ln124_fu_252_p3 + 3'd1);

assign add_ln126_fu_490_p2 = (select_ln125_fu_306_p3 + 3'd1);

assign add_ln133_1_fu_479_p2 = (tmp_91_cast_fu_469_p4 + zext_ln125_fu_268_p1);

assign add_ln133_fu_458_p2 = (tmp_89_cast_fu_448_p4 + zext_ln125_fu_268_p1);

assign add_ln137_1_fu_364_p2 = (tmp_81_cast_fu_356_p3 + zext_ln125_1_fu_272_p1);

assign add_ln137_fu_350_p2 = (tmp_78_cast_fu_326_p3 + zext_ln137_fu_346_p1);

assign and_ln124_fu_288_p2 = (xor_ln124_fu_276_p2 & icmp_ln126_fu_282_p2);

assign and_ln224_1_fu_655_p2 = (or_ln224_2_fu_649_p2 & or_ln224_1_fu_631_p2);

assign and_ln224_2_fu_661_p2 = (tmp_13_fu_164_p2 & and_ln224_1_fu_655_p2);

assign and_ln224_3_fu_743_p2 = (or_ln224_4_fu_737_p2 & or_ln224_3_fu_719_p2);

assign and_ln224_4_fu_749_p2 = (tmp_16_fu_168_p2 & and_ln224_3_fu_743_p2);

assign and_ln224_5_fu_835_p2 = (or_ln224_6_fu_829_p2 & or_ln224_5_fu_811_p2);

assign and_ln224_6_fu_841_p2 = (tmp_19_fu_172_p2 & and_ln224_5_fu_835_p2);

assign and_ln224_fu_571_p2 = (tmp_10_fu_158_p2 & or_ln224_fu_565_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln224_1_fu_585_p1 = select_ln133_reg_918;

assign bitcast_ln224_2_fu_602_p1 = conv2_output_load_1_reg_925;

assign bitcast_ln224_3_fu_673_p1 = select_ln133_1_reg_946;

assign bitcast_ln224_4_fu_690_p1 = conv2_output_load_2_reg_932_pp0_iter2_reg;

assign bitcast_ln224_5_fu_765_p1 = select_ln133_2_reg_953;

assign bitcast_ln224_6_fu_782_p1 = conv2_output_load_3_reg_939_pp0_iter3_reg;

assign bitcast_ln224_fu_535_p1 = conv2_output_q3;

assign conv2_output_address0 = zext_ln133_3_fu_485_p1;

assign conv2_output_address1 = zext_ln133_1_fu_437_p1;

assign conv2_output_address2 = zext_ln133_2_fu_464_p1;

assign conv2_output_address3 = zext_ln133_fu_406_p1;

assign empty_32_fu_213_p2 = (empty_fu_207_p2 | 3'd1);

assign empty_34_fu_322_p1 = select_ln125_1_fu_314_p3[1:0];

assign empty_35_fu_334_p2 = add_ln125_fu_294_p2 << 3'd1;

assign empty_36_fu_370_p1 = select_ln125_fu_306_p3[1:0];

assign empty_37_fu_374_p2 = select_ln125_fu_306_p3 << 3'd1;

assign empty_fu_207_p2 = ap_sig_allocacmp_i_3 << 3'd1;

assign icmp_ln124_fu_219_p2 = ((ap_sig_allocacmp_indvar_flatten208_load == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln125_fu_246_p2 = ((ap_sig_allocacmp_indvar_flatten186_load == 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln126_fu_282_p2 = ((ap_sig_allocacmp_j_load == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln224_10_fu_799_p2 = ((tmp_17_fu_768_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln224_11_fu_805_p2 = ((trunc_ln224_5_fu_778_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln224_12_fu_817_p2 = ((tmp_18_fu_785_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln224_13_fu_823_p2 = ((trunc_ln224_6_fu_795_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln224_1_fu_559_p2 = ((trunc_ln224_fu_549_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln224_2_fu_619_p2 = ((tmp_11_fu_588_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln224_3_fu_625_p2 = ((trunc_ln224_1_fu_598_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln224_4_fu_637_p2 = ((tmp_12_fu_605_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln224_5_fu_643_p2 = ((trunc_ln224_2_fu_615_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln224_6_fu_707_p2 = ((tmp_14_fu_676_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln224_7_fu_713_p2 = ((trunc_ln224_3_fu_686_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln224_8_fu_725_p2 = ((tmp_15_fu_693_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln224_9_fu_731_p2 = ((trunc_ln224_4_fu_703_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln224_fu_553_p2 = ((tmp_s_fu_539_p4 != 8'd255) ? 1'b1 : 1'b0);

assign or_ln125_fu_300_p2 = (icmp_ln125_fu_246_p2 | and_ln124_fu_288_p2);

assign or_ln131_fu_442_p2 = (empty_37_fu_374_p2 | 3'd1);

assign or_ln224_1_fu_631_p2 = (icmp_ln224_3_fu_625_p2 | icmp_ln224_2_fu_619_p2);

assign or_ln224_2_fu_649_p2 = (icmp_ln224_5_fu_643_p2 | icmp_ln224_4_fu_637_p2);

assign or_ln224_3_fu_719_p2 = (icmp_ln224_7_fu_713_p2 | icmp_ln224_6_fu_707_p2);

assign or_ln224_4_fu_737_p2 = (icmp_ln224_9_fu_731_p2 | icmp_ln224_8_fu_725_p2);

assign or_ln224_5_fu_811_p2 = (icmp_ln224_11_fu_805_p2 | icmp_ln224_10_fu_799_p2);

assign or_ln224_6_fu_829_p2 = (icmp_ln224_13_fu_823_p2 | icmp_ln224_12_fu_817_p2);

assign or_ln224_fu_565_p2 = (icmp_ln224_fu_553_p2 | icmp_ln224_1_fu_559_p2);

assign p_mid1184_fu_340_p2 = (empty_35_fu_334_p2 | 3'd1);

assign pool2_output_address0 = zext_ln137_1_fu_761_p1;

assign pool2_output_d0 = ((and_ln224_6_fu_841_p2[0:0] == 1'b1) ? conv2_output_load_3_reg_939_pp0_iter3_reg : select_ln133_2_reg_953);

assign select_ln124_1_fu_260_p3 = ((icmp_ln125_fu_246_p2[0:0] == 1'b1) ? add_ln124_fu_240_p2 : ap_sig_allocacmp_d_load);

assign select_ln124_2_fu_380_p3 = ((icmp_ln125_fu_246_p2[0:0] == 1'b1) ? 3'd0 : empty_fu_207_p2);

assign select_ln124_3_fu_411_p3 = ((icmp_ln125_fu_246_p2[0:0] == 1'b1) ? 3'd1 : empty_32_fu_213_p2);

assign select_ln124_fu_252_p3 = ((icmp_ln125_fu_246_p2[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_i_3);

assign select_ln125_1_fu_314_p3 = ((and_ln124_fu_288_p2[0:0] == 1'b1) ? add_ln125_fu_294_p2 : select_ln124_fu_252_p3);

assign select_ln125_2_fu_388_p3 = ((and_ln124_fu_288_p2[0:0] == 1'b1) ? empty_35_fu_334_p2 : select_ln124_2_fu_380_p3);

assign select_ln125_3_fu_419_p3 = ((and_ln124_fu_288_p2[0:0] == 1'b1) ? p_mid1184_fu_340_p2 : select_ln124_3_fu_411_p3);

assign select_ln125_4_fu_502_p3 = ((icmp_ln125_fu_246_p2[0:0] == 1'b1) ? 6'd1 : add_ln125_1_fu_496_p2);

assign select_ln125_fu_306_p3 = ((or_ln125_fu_300_p2[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_j_load);

assign select_ln133_1_fu_667_p3 = ((and_ln224_2_fu_661_p2[0:0] == 1'b1) ? conv2_output_load_1_reg_925 : select_ln133_reg_918);

assign select_ln133_2_fu_755_p3 = ((and_ln224_4_fu_749_p2[0:0] == 1'b1) ? conv2_output_load_2_reg_932_pp0_iter2_reg : select_ln133_1_reg_946);

assign select_ln133_fu_577_p3 = ((and_ln224_fu_571_p2[0:0] == 1'b1) ? conv2_output_q3 : 32'd4286578688);

assign tmp_11_fu_588_p4 = {{bitcast_ln224_1_fu_585_p1[30:23]}};

assign tmp_12_fu_605_p4 = {{bitcast_ln224_2_fu_602_p1[30:23]}};

assign tmp_14_fu_676_p4 = {{bitcast_ln224_3_fu_673_p1[30:23]}};

assign tmp_15_fu_693_p4 = {{bitcast_ln224_4_fu_690_p1[30:23]}};

assign tmp_17_fu_768_p4 = {{bitcast_ln224_5_fu_765_p1[30:23]}};

assign tmp_18_fu_785_p4 = {{bitcast_ln224_6_fu_782_p1[30:23]}};

assign tmp_78_cast_fu_326_p3 = {{empty_34_fu_322_p1}, {2'd0}};

assign tmp_81_cast_fu_356_p3 = {{add_ln137_fu_350_p2}, {4'd0}};

assign tmp_89_cast_fu_448_p4 = {{{select_ln125_2_fu_388_p3}, {or_ln131_fu_442_p2}}, {4'd0}};

assign tmp_91_cast_fu_469_p4 = {{{select_ln125_3_fu_419_p3}, {or_ln131_fu_442_p2}}, {4'd0}};

assign tmp_9_fu_427_p4 = {{{select_ln125_3_fu_419_p3}, {empty_36_fu_370_p1}}, {select_ln124_1_fu_260_p3}};

assign tmp_fu_396_p4 = {{{select_ln125_2_fu_388_p3}, {empty_36_fu_370_p1}}, {select_ln124_1_fu_260_p3}};

assign tmp_s_fu_539_p4 = {{bitcast_ln224_fu_535_p1[30:23]}};

assign trunc_ln224_1_fu_598_p1 = bitcast_ln224_1_fu_585_p1[22:0];

assign trunc_ln224_2_fu_615_p1 = bitcast_ln224_2_fu_602_p1[22:0];

assign trunc_ln224_3_fu_686_p1 = bitcast_ln224_3_fu_673_p1[22:0];

assign trunc_ln224_4_fu_703_p1 = bitcast_ln224_4_fu_690_p1[22:0];

assign trunc_ln224_5_fu_778_p1 = bitcast_ln224_5_fu_765_p1[22:0];

assign trunc_ln224_6_fu_795_p1 = bitcast_ln224_6_fu_782_p1[22:0];

assign trunc_ln224_fu_549_p1 = bitcast_ln224_fu_535_p1[22:0];

assign xor_ln124_fu_276_p2 = (icmp_ln125_fu_246_p2 ^ 1'd1);

assign zext_ln125_1_fu_272_p1 = select_ln124_1_fu_260_p3;

assign zext_ln125_fu_268_p1 = select_ln124_1_fu_260_p3;

assign zext_ln133_1_fu_437_p1 = tmp_9_fu_427_p4;

assign zext_ln133_2_fu_464_p1 = add_ln133_fu_458_p2;

assign zext_ln133_3_fu_485_p1 = add_ln133_1_fu_479_p2;

assign zext_ln133_fu_406_p1 = tmp_fu_396_p4;

assign zext_ln137_1_fu_761_p1 = add_ln137_1_reg_893_pp0_iter3_reg;

assign zext_ln137_fu_346_p1 = select_ln125_fu_306_p3;

endmodule //lenet_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3
