/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_mcif_intr2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 8:49p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:18:10 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_mcif_intr2.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 8:49p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_MCIF_INTR2_H__
#define BCHP_MCIF_INTR2_H__

/***************************************************************************
 *MCIF_INTR2 - MCIF Level 2 Interrupt Registers
 ***************************************************************************/
#define BCHP_MCIF_INTR2_CPU_STATUS               0x00407080 /* CPU interrupt Status Register */
#define BCHP_MCIF_INTR2_CPU_SET                  0x00407084 /* CPU interrupt Set Register */
#define BCHP_MCIF_INTR2_CPU_CLEAR                0x00407088 /* CPU interrupt Clear Register */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS          0x0040708c /* CPU interrupt Mask Status Register */
#define BCHP_MCIF_INTR2_CPU_MASK_SET             0x00407090 /* CPU interrupt Mask Set Register */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR           0x00407094 /* CPU interrupt Mask Clear Register */
#define BCHP_MCIF_INTR2_PCI_STATUS               0x00407098 /* PCI interrupt Status Register */
#define BCHP_MCIF_INTR2_PCI_SET                  0x0040709c /* PCI interrupt Set Register */
#define BCHP_MCIF_INTR2_PCI_CLEAR                0x004070a0 /* PCI interrupt Clear Register */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS          0x004070a4 /* PCI interrupt Mask Status Register */
#define BCHP_MCIF_INTR2_PCI_MASK_SET             0x004070a8 /* PCI interrupt Mask Set Register */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR           0x004070ac /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_STATUS :: reserved0 [31:26] */
#define BCHP_MCIF_INTR2_CPU_STATUS_reserved0_MASK                  0xfc000000
#define BCHP_MCIF_INTR2_CPU_STATUS_reserved0_SHIFT                 26

/* MCIF_INTR2 :: CPU_STATUS :: UART_DMA_TX_ABORT [25:25] */
#define BCHP_MCIF_INTR2_CPU_STATUS_UART_DMA_TX_ABORT_MASK          0x02000000
#define BCHP_MCIF_INTR2_CPU_STATUS_UART_DMA_TX_ABORT_SHIFT         25

/* MCIF_INTR2 :: CPU_STATUS :: UART_DMA_RX_ABORT [24:24] */
#define BCHP_MCIF_INTR2_CPU_STATUS_UART_DMA_RX_ABORT_MASK          0x01000000
#define BCHP_MCIF_INTR2_CPU_STATUS_UART_DMA_RX_ABORT_SHIFT         24

/* MCIF_INTR2 :: CPU_STATUS :: UART_DMA_TX_DONE [23:23] */
#define BCHP_MCIF_INTR2_CPU_STATUS_UART_DMA_TX_DONE_MASK           0x00800000
#define BCHP_MCIF_INTR2_CPU_STATUS_UART_DMA_TX_DONE_SHIFT          23

/* MCIF_INTR2 :: CPU_STATUS :: UART_DMA_RX_DONE [22:22] */
#define BCHP_MCIF_INTR2_CPU_STATUS_UART_DMA_RX_DONE_MASK           0x00400000
#define BCHP_MCIF_INTR2_CPU_STATUS_UART_DMA_RX_DONE_SHIFT          22

/* MCIF_INTR2 :: CPU_STATUS :: WKTMR_ALARM_INTR [21:21] */
#define BCHP_MCIF_INTR2_CPU_STATUS_WKTMR_ALARM_INTR_MASK           0x00200000
#define BCHP_MCIF_INTR2_CPU_STATUS_WKTMR_ALARM_INTR_SHIFT          21

/* MCIF_INTR2 :: CPU_STATUS :: reserved1 [20:19] */
#define BCHP_MCIF_INTR2_CPU_STATUS_reserved1_MASK                  0x00180000
#define BCHP_MCIF_INTR2_CPU_STATUS_reserved1_SHIFT                 19

/* MCIF_INTR2 :: CPU_STATUS :: reserved_for_eco2 [18:18] */
#define BCHP_MCIF_INTR2_CPU_STATUS_reserved_for_eco2_MASK          0x00040000
#define BCHP_MCIF_INTR2_CPU_STATUS_reserved_for_eco2_SHIFT         18

/* MCIF_INTR2 :: CPU_STATUS :: BICAP1_FIFO_OF_INTR [17:17] */
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP1_FIFO_OF_INTR_MASK        0x00020000
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP1_FIFO_OF_INTR_SHIFT       17

/* MCIF_INTR2 :: CPU_STATUS :: BICAP1_FIFO_LVL_INTR [16:16] */
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP1_FIFO_LVL_INTR_MASK       0x00010000
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP1_FIFO_LVL_INTR_SHIFT      16

/* MCIF_INTR2 :: CPU_STATUS :: BICAP1_FIFO_INACT_INTR [15:15] */
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP1_FIFO_INACT_INTR_MASK     0x00008000
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP1_FIFO_INACT_INTR_SHIFT    15

/* MCIF_INTR2 :: CPU_STATUS :: BICAP1_TIMEOUT3_INTR [14:14] */
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP1_TIMEOUT3_INTR_MASK       0x00004000
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP1_TIMEOUT3_INTR_SHIFT      14

/* MCIF_INTR2 :: CPU_STATUS :: BICAP1_TIMEOUT2_INTR [13:13] */
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP1_TIMEOUT2_INTR_MASK       0x00002000
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP1_TIMEOUT2_INTR_SHIFT      13

/* MCIF_INTR2 :: CPU_STATUS :: BICAP1_TIMEOUT1_INTR [12:12] */
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP1_TIMEOUT1_INTR_MASK       0x00001000
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP1_TIMEOUT1_INTR_SHIFT      12

/* MCIF_INTR2 :: CPU_STATUS :: BICAP1_TIMEOUT0_INTR [11:11] */
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP1_TIMEOUT0_INTR_MASK       0x00000800
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP1_TIMEOUT0_INTR_SHIFT      11

/* MCIF_INTR2 :: CPU_STATUS :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_ALL_DONE_MASK                0x00000400
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_ALL_DONE_SHIFT               10

/* MCIF_INTR2 :: CPU_STATUS :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MEM_RDY_INTR_MASK            0x00000200
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MEM_RDY_INTR_SHIFT           9

/* MCIF_INTR2 :: CPU_STATUS :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_HW_ER_INTR_MASK            0x00000100
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_HW_ER_INTR_SHIFT           8

/* MCIF_INTR2 :: CPU_STATUS :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_FIFO_OF_INTR_MASK            0x00000080
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_FIFO_OF_INTR_SHIFT           7

/* MCIF_INTR2 :: CPU_STATUS :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_FIFO_UF_INTR_MASK            0x00000040
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_FIFO_UF_INTR_SHIFT           6

/* MCIF_INTR2 :: CPU_STATUS :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_ER_INTR_MASK               0x00000020
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_ER_INTR_SHIFT              5

/* MCIF_INTR2 :: CPU_STATUS :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_CPU_STATUS_CARD_ER_INTR_MASK               0x00000010
#define BCHP_MCIF_INTR2_CPU_STATUS_CARD_ER_INTR_SHIFT              4

/* MCIF_INTR2 :: CPU_STATUS :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_MWPKT_INTR_MASK              0x00000008
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_MWPKT_INTR_SHIFT             3

/* MCIF_INTR2 :: CPU_STATUS :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MRPKT_INTR_MASK              0x00000004
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MRPKT_INTR_SHIFT             2

/* MCIF_INTR2 :: CPU_STATUS :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_DONE_INTR_MASK               0x00000002
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_DONE_INTR_SHIFT              1

/* MCIF_INTR2 :: CPU_STATUS :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_DONE_INTR_MASK               0x00000001
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_DONE_INTR_SHIFT              0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_SET :: reserved0 [31:26] */
#define BCHP_MCIF_INTR2_CPU_SET_reserved0_MASK                     0xfc000000
#define BCHP_MCIF_INTR2_CPU_SET_reserved0_SHIFT                    26

/* MCIF_INTR2 :: CPU_SET :: UART_DMA_TX_ABORT [25:25] */
#define BCHP_MCIF_INTR2_CPU_SET_UART_DMA_TX_ABORT_MASK             0x02000000
#define BCHP_MCIF_INTR2_CPU_SET_UART_DMA_TX_ABORT_SHIFT            25

/* MCIF_INTR2 :: CPU_SET :: UART_DMA_RX_ABORT [24:24] */
#define BCHP_MCIF_INTR2_CPU_SET_UART_DMA_RX_ABORT_MASK             0x01000000
#define BCHP_MCIF_INTR2_CPU_SET_UART_DMA_RX_ABORT_SHIFT            24

/* MCIF_INTR2 :: CPU_SET :: UART_DMA_TX_DONE [23:23] */
#define BCHP_MCIF_INTR2_CPU_SET_UART_DMA_TX_DONE_MASK              0x00800000
#define BCHP_MCIF_INTR2_CPU_SET_UART_DMA_TX_DONE_SHIFT             23

/* MCIF_INTR2 :: CPU_SET :: UART_DMA_RX_DONE [22:22] */
#define BCHP_MCIF_INTR2_CPU_SET_UART_DMA_RX_DONE_MASK              0x00400000
#define BCHP_MCIF_INTR2_CPU_SET_UART_DMA_RX_DONE_SHIFT             22

/* MCIF_INTR2 :: CPU_SET :: WKTMR_ALARM_INTR [21:21] */
#define BCHP_MCIF_INTR2_CPU_SET_WKTMR_ALARM_INTR_MASK              0x00200000
#define BCHP_MCIF_INTR2_CPU_SET_WKTMR_ALARM_INTR_SHIFT             21

/* MCIF_INTR2 :: CPU_SET :: reserved1 [20:19] */
#define BCHP_MCIF_INTR2_CPU_SET_reserved1_MASK                     0x00180000
#define BCHP_MCIF_INTR2_CPU_SET_reserved1_SHIFT                    19

/* MCIF_INTR2 :: CPU_SET :: reserved_for_eco2 [18:18] */
#define BCHP_MCIF_INTR2_CPU_SET_reserved_for_eco2_MASK             0x00040000
#define BCHP_MCIF_INTR2_CPU_SET_reserved_for_eco2_SHIFT            18

/* MCIF_INTR2 :: CPU_SET :: BICAP1_FIFO_OF_INTR [17:17] */
#define BCHP_MCIF_INTR2_CPU_SET_BICAP1_FIFO_OF_INTR_MASK           0x00020000
#define BCHP_MCIF_INTR2_CPU_SET_BICAP1_FIFO_OF_INTR_SHIFT          17

/* MCIF_INTR2 :: CPU_SET :: BICAP1_FIFO_LVL_INTR [16:16] */
#define BCHP_MCIF_INTR2_CPU_SET_BICAP1_FIFO_LVL_INTR_MASK          0x00010000
#define BCHP_MCIF_INTR2_CPU_SET_BICAP1_FIFO_LVL_INTR_SHIFT         16

/* MCIF_INTR2 :: CPU_SET :: BICAP1_FIFO_INACT_INTR [15:15] */
#define BCHP_MCIF_INTR2_CPU_SET_BICAP1_FIFO_INACT_INTR_MASK        0x00008000
#define BCHP_MCIF_INTR2_CPU_SET_BICAP1_FIFO_INACT_INTR_SHIFT       15

/* MCIF_INTR2 :: CPU_SET :: BICAP1_TIMEOUT3_INTR [14:14] */
#define BCHP_MCIF_INTR2_CPU_SET_BICAP1_TIMEOUT3_INTR_MASK          0x00004000
#define BCHP_MCIF_INTR2_CPU_SET_BICAP1_TIMEOUT3_INTR_SHIFT         14

/* MCIF_INTR2 :: CPU_SET :: BICAP1_TIMEOUT2_INTR [13:13] */
#define BCHP_MCIF_INTR2_CPU_SET_BICAP1_TIMEOUT2_INTR_MASK          0x00002000
#define BCHP_MCIF_INTR2_CPU_SET_BICAP1_TIMEOUT2_INTR_SHIFT         13

/* MCIF_INTR2 :: CPU_SET :: BICAP1_TIMEOUT1_INTR [12:12] */
#define BCHP_MCIF_INTR2_CPU_SET_BICAP1_TIMEOUT1_INTR_MASK          0x00001000
#define BCHP_MCIF_INTR2_CPU_SET_BICAP1_TIMEOUT1_INTR_SHIFT         12

/* MCIF_INTR2 :: CPU_SET :: BICAP1_TIMEOUT0_INTR [11:11] */
#define BCHP_MCIF_INTR2_CPU_SET_BICAP1_TIMEOUT0_INTR_MASK          0x00000800
#define BCHP_MCIF_INTR2_CPU_SET_BICAP1_TIMEOUT0_INTR_SHIFT         11

/* MCIF_INTR2 :: CPU_SET :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_CPU_SET_RX_ALL_DONE_MASK                   0x00000400
#define BCHP_MCIF_INTR2_CPU_SET_RX_ALL_DONE_SHIFT                  10

/* MCIF_INTR2 :: CPU_SET :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_CPU_SET_TX_MEM_RDY_INTR_MASK               0x00000200
#define BCHP_MCIF_INTR2_CPU_SET_TX_MEM_RDY_INTR_SHIFT              9

/* MCIF_INTR2 :: CPU_SET :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_CPU_SET_HOST_HW_ER_INTR_MASK               0x00000100
#define BCHP_MCIF_INTR2_CPU_SET_HOST_HW_ER_INTR_SHIFT              8

/* MCIF_INTR2 :: CPU_SET :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_CPU_SET_RX_FIFO_OF_INTR_MASK               0x00000080
#define BCHP_MCIF_INTR2_CPU_SET_RX_FIFO_OF_INTR_SHIFT              7

/* MCIF_INTR2 :: CPU_SET :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_CPU_SET_TX_FIFO_UF_INTR_MASK               0x00000040
#define BCHP_MCIF_INTR2_CPU_SET_TX_FIFO_UF_INTR_SHIFT              6

/* MCIF_INTR2 :: CPU_SET :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_CPU_SET_HOST_ER_INTR_MASK                  0x00000020
#define BCHP_MCIF_INTR2_CPU_SET_HOST_ER_INTR_SHIFT                 5

/* MCIF_INTR2 :: CPU_SET :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_CPU_SET_CARD_ER_INTR_MASK                  0x00000010
#define BCHP_MCIF_INTR2_CPU_SET_CARD_ER_INTR_SHIFT                 4

/* MCIF_INTR2 :: CPU_SET :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_CPU_SET_RX_MWPKT_INTR_MASK                 0x00000008
#define BCHP_MCIF_INTR2_CPU_SET_RX_MWPKT_INTR_SHIFT                3

/* MCIF_INTR2 :: CPU_SET :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_CPU_SET_TX_MRPKT_INTR_MASK                 0x00000004
#define BCHP_MCIF_INTR2_CPU_SET_TX_MRPKT_INTR_SHIFT                2

/* MCIF_INTR2 :: CPU_SET :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_CPU_SET_RX_DONE_INTR_MASK                  0x00000002
#define BCHP_MCIF_INTR2_CPU_SET_RX_DONE_INTR_SHIFT                 1

/* MCIF_INTR2 :: CPU_SET :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_CPU_SET_TX_DONE_INTR_MASK                  0x00000001
#define BCHP_MCIF_INTR2_CPU_SET_TX_DONE_INTR_SHIFT                 0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_CLEAR :: reserved0 [31:26] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_reserved0_MASK                   0xfc000000
#define BCHP_MCIF_INTR2_CPU_CLEAR_reserved0_SHIFT                  26

/* MCIF_INTR2 :: CPU_CLEAR :: UART_DMA_TX_ABORT [25:25] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_UART_DMA_TX_ABORT_MASK           0x02000000
#define BCHP_MCIF_INTR2_CPU_CLEAR_UART_DMA_TX_ABORT_SHIFT          25

/* MCIF_INTR2 :: CPU_CLEAR :: UART_DMA_RX_ABORT [24:24] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_UART_DMA_RX_ABORT_MASK           0x01000000
#define BCHP_MCIF_INTR2_CPU_CLEAR_UART_DMA_RX_ABORT_SHIFT          24

/* MCIF_INTR2 :: CPU_CLEAR :: UART_DMA_TX_DONE [23:23] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_UART_DMA_TX_DONE_MASK            0x00800000
#define BCHP_MCIF_INTR2_CPU_CLEAR_UART_DMA_TX_DONE_SHIFT           23

/* MCIF_INTR2 :: CPU_CLEAR :: UART_DMA_RX_DONE [22:22] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_UART_DMA_RX_DONE_MASK            0x00400000
#define BCHP_MCIF_INTR2_CPU_CLEAR_UART_DMA_RX_DONE_SHIFT           22

/* MCIF_INTR2 :: CPU_CLEAR :: WKTMR_ALARM_INTR [21:21] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_WKTMR_ALARM_INTR_MASK            0x00200000
#define BCHP_MCIF_INTR2_CPU_CLEAR_WKTMR_ALARM_INTR_SHIFT           21

/* MCIF_INTR2 :: CPU_CLEAR :: reserved1 [20:19] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_reserved1_MASK                   0x00180000
#define BCHP_MCIF_INTR2_CPU_CLEAR_reserved1_SHIFT                  19

/* MCIF_INTR2 :: CPU_CLEAR :: reserved_for_eco2 [18:18] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_reserved_for_eco2_MASK           0x00040000
#define BCHP_MCIF_INTR2_CPU_CLEAR_reserved_for_eco2_SHIFT          18

/* MCIF_INTR2 :: CPU_CLEAR :: BICAP1_FIFO_OF_INTR [17:17] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP1_FIFO_OF_INTR_MASK         0x00020000
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP1_FIFO_OF_INTR_SHIFT        17

/* MCIF_INTR2 :: CPU_CLEAR :: BICAP1_FIFO_LVL_INTR [16:16] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP1_FIFO_LVL_INTR_MASK        0x00010000
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP1_FIFO_LVL_INTR_SHIFT       16

/* MCIF_INTR2 :: CPU_CLEAR :: BICAP1_FIFO_INACT_INTR [15:15] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP1_FIFO_INACT_INTR_MASK      0x00008000
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP1_FIFO_INACT_INTR_SHIFT     15

/* MCIF_INTR2 :: CPU_CLEAR :: BICAP1_TIMEOUT3_INTR [14:14] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP1_TIMEOUT3_INTR_MASK        0x00004000
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP1_TIMEOUT3_INTR_SHIFT       14

/* MCIF_INTR2 :: CPU_CLEAR :: BICAP1_TIMEOUT2_INTR [13:13] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP1_TIMEOUT2_INTR_MASK        0x00002000
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP1_TIMEOUT2_INTR_SHIFT       13

/* MCIF_INTR2 :: CPU_CLEAR :: BICAP1_TIMEOUT1_INTR [12:12] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP1_TIMEOUT1_INTR_MASK        0x00001000
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP1_TIMEOUT1_INTR_SHIFT       12

/* MCIF_INTR2 :: CPU_CLEAR :: BICAP1_TIMEOUT0_INTR [11:11] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP1_TIMEOUT0_INTR_MASK        0x00000800
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP1_TIMEOUT0_INTR_SHIFT       11

/* MCIF_INTR2 :: CPU_CLEAR :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_ALL_DONE_MASK                 0x00000400
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_ALL_DONE_SHIFT                10

/* MCIF_INTR2 :: CPU_CLEAR :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MEM_RDY_INTR_MASK             0x00000200
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MEM_RDY_INTR_SHIFT            9

/* MCIF_INTR2 :: CPU_CLEAR :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_HW_ER_INTR_MASK             0x00000100
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_HW_ER_INTR_SHIFT            8

/* MCIF_INTR2 :: CPU_CLEAR :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_FIFO_OF_INTR_MASK             0x00000080
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_FIFO_OF_INTR_SHIFT            7

/* MCIF_INTR2 :: CPU_CLEAR :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_FIFO_UF_INTR_MASK             0x00000040
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_FIFO_UF_INTR_SHIFT            6

/* MCIF_INTR2 :: CPU_CLEAR :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_ER_INTR_MASK                0x00000020
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_ER_INTR_SHIFT               5

/* MCIF_INTR2 :: CPU_CLEAR :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_CARD_ER_INTR_MASK                0x00000010
#define BCHP_MCIF_INTR2_CPU_CLEAR_CARD_ER_INTR_SHIFT               4

/* MCIF_INTR2 :: CPU_CLEAR :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_MWPKT_INTR_MASK               0x00000008
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_MWPKT_INTR_SHIFT              3

/* MCIF_INTR2 :: CPU_CLEAR :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MRPKT_INTR_MASK               0x00000004
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MRPKT_INTR_SHIFT              2

/* MCIF_INTR2 :: CPU_CLEAR :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_DONE_INTR_MASK                0x00000002
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_DONE_INTR_SHIFT               1

/* MCIF_INTR2 :: CPU_CLEAR :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_DONE_INTR_MASK                0x00000001
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_DONE_INTR_SHIFT               0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:26] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_reserved0_MASK             0xfc000000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_reserved0_SHIFT            26

/* MCIF_INTR2 :: CPU_MASK_STATUS :: UART_DMA_TX_ABORT [25:25] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_UART_DMA_TX_ABORT_MASK     0x02000000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_UART_DMA_TX_ABORT_SHIFT    25

/* MCIF_INTR2 :: CPU_MASK_STATUS :: UART_DMA_RX_ABORT [24:24] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_UART_DMA_RX_ABORT_MASK     0x01000000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_UART_DMA_RX_ABORT_SHIFT    24

/* MCIF_INTR2 :: CPU_MASK_STATUS :: UART_DMA_TX_DONE [23:23] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_UART_DMA_TX_DONE_MASK      0x00800000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_UART_DMA_TX_DONE_SHIFT     23

/* MCIF_INTR2 :: CPU_MASK_STATUS :: UART_DMA_RX_DONE [22:22] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_UART_DMA_RX_DONE_MASK      0x00400000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_UART_DMA_RX_DONE_SHIFT     22

/* MCIF_INTR2 :: CPU_MASK_STATUS :: WKTMR_ALARM_INTR [21:21] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_WKTMR_ALARM_INTR_MASK      0x00200000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_WKTMR_ALARM_INTR_SHIFT     21

/* MCIF_INTR2 :: CPU_MASK_STATUS :: reserved1 [20:19] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_reserved1_MASK             0x00180000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_reserved1_SHIFT            19

/* MCIF_INTR2 :: CPU_MASK_STATUS :: reserved_for_eco2 [18:18] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_reserved_for_eco2_MASK     0x00040000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_reserved_for_eco2_SHIFT    18

/* MCIF_INTR2 :: CPU_MASK_STATUS :: BICAP0_FIFO_OF_INTR [17:17] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_BICAP0_FIFO_OF_INTR_MASK   0x00020000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_BICAP0_FIFO_OF_INTR_SHIFT  17

/* MCIF_INTR2 :: CPU_MASK_STATUS :: BICAP0_FIFO_IRQ_INTR [16:16] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_BICAP0_FIFO_IRQ_INTR_MASK  0x00010000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_BICAP0_FIFO_IRQ_INTR_SHIFT 16

/* MCIF_INTR2 :: CPU_MASK_STATUS :: BICAP0_CPU_TIMEOUT_INTR [15:15] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_BICAP0_CPU_TIMEOUT_INTR_MASK 0x00008000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_BICAP0_CPU_TIMEOUT_INTR_SHIFT 15

/* MCIF_INTR2 :: CPU_MASK_STATUS :: BICAP0_EDGE_TIMEOUT_INTR [14:11] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_BICAP0_EDGE_TIMEOUT_INTR_MASK 0x00007800
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_BICAP0_EDGE_TIMEOUT_INTR_SHIFT 11

/* MCIF_INTR2 :: CPU_MASK_STATUS :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_ALL_DONE_MASK           0x00000400
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_ALL_DONE_SHIFT          10

/* MCIF_INTR2 :: CPU_MASK_STATUS :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MEM_RDY_INTR_MASK       0x00000200
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MEM_RDY_INTR_SHIFT      9

/* MCIF_INTR2 :: CPU_MASK_STATUS :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_HW_ER_INTR_MASK       0x00000100
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_HW_ER_INTR_SHIFT      8

/* MCIF_INTR2 :: CPU_MASK_STATUS :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_FIFO_OF_INTR_MASK       0x00000080
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_FIFO_OF_INTR_SHIFT      7

/* MCIF_INTR2 :: CPU_MASK_STATUS :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_FIFO_UF_INTR_MASK       0x00000040
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_FIFO_UF_INTR_SHIFT      6

/* MCIF_INTR2 :: CPU_MASK_STATUS :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_ER_INTR_MASK          0x00000020
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_ER_INTR_SHIFT         5

/* MCIF_INTR2 :: CPU_MASK_STATUS :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_CARD_ER_INTR_MASK          0x00000010
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_CARD_ER_INTR_SHIFT         4

/* MCIF_INTR2 :: CPU_MASK_STATUS :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_MWPKT_INTR_MASK         0x00000008
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_MWPKT_INTR_SHIFT        3

/* MCIF_INTR2 :: CPU_MASK_STATUS :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MRPKT_INTR_MASK         0x00000004
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MRPKT_INTR_SHIFT        2

/* MCIF_INTR2 :: CPU_MASK_STATUS :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_DONE_INTR_MASK          0x00000002
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_DONE_INTR_SHIFT         1

/* MCIF_INTR2 :: CPU_MASK_STATUS :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_DONE_INTR_MASK          0x00000001
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_DONE_INTR_SHIFT         0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_MASK_SET :: reserved0 [31:26] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_reserved0_MASK                0xfc000000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_reserved0_SHIFT               26

/* MCIF_INTR2 :: CPU_MASK_SET :: UART_DMA_TX_ABORT [25:25] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_UART_DMA_TX_ABORT_MASK        0x02000000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_UART_DMA_TX_ABORT_SHIFT       25

/* MCIF_INTR2 :: CPU_MASK_SET :: UART_DMA_RX_ABORT [24:24] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_UART_DMA_RX_ABORT_MASK        0x01000000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_UART_DMA_RX_ABORT_SHIFT       24

/* MCIF_INTR2 :: CPU_MASK_SET :: UART_DMA_TX_DONE [23:23] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_UART_DMA_TX_DONE_MASK         0x00800000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_UART_DMA_TX_DONE_SHIFT        23

/* MCIF_INTR2 :: CPU_MASK_SET :: UART_DMA_RX_DONE [22:22] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_UART_DMA_RX_DONE_MASK         0x00400000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_UART_DMA_RX_DONE_SHIFT        22

/* MCIF_INTR2 :: CPU_MASK_SET :: WKTMR_ALARM_INTR [21:21] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_WKTMR_ALARM_INTR_MASK         0x00200000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_WKTMR_ALARM_INTR_SHIFT        21

/* MCIF_INTR2 :: CPU_MASK_SET :: reserved1 [20:19] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_reserved1_MASK                0x00180000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_reserved1_SHIFT               19

/* MCIF_INTR2 :: CPU_MASK_SET :: reserved_for_eco2 [18:18] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_reserved_for_eco2_MASK        0x00040000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_reserved_for_eco2_SHIFT       18

/* MCIF_INTR2 :: CPU_MASK_SET :: BICAP0_FIFO_OF_INTR [17:17] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_BICAP0_FIFO_OF_INTR_MASK      0x00020000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_BICAP0_FIFO_OF_INTR_SHIFT     17

/* MCIF_INTR2 :: CPU_MASK_SET :: BICAP0_FIFO_IRQ_INTR [16:16] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_BICAP0_FIFO_IRQ_INTR_MASK     0x00010000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_BICAP0_FIFO_IRQ_INTR_SHIFT    16

/* MCIF_INTR2 :: CPU_MASK_SET :: BICAP0_CPU_TIMEOUT_INTR [15:15] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_BICAP0_CPU_TIMEOUT_INTR_MASK  0x00008000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_BICAP0_CPU_TIMEOUT_INTR_SHIFT 15

/* MCIF_INTR2 :: CPU_MASK_SET :: BICAP0_EDGE_TIMEOUT_INTR [14:11] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_BICAP0_EDGE_TIMEOUT_INTR_MASK 0x00007800
#define BCHP_MCIF_INTR2_CPU_MASK_SET_BICAP0_EDGE_TIMEOUT_INTR_SHIFT 11

/* MCIF_INTR2 :: CPU_MASK_SET :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_ALL_DONE_MASK              0x00000400
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_ALL_DONE_SHIFT             10

/* MCIF_INTR2 :: CPU_MASK_SET :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MEM_RDY_INTR_MASK          0x00000200
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MEM_RDY_INTR_SHIFT         9

/* MCIF_INTR2 :: CPU_MASK_SET :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_HW_ER_INTR_MASK          0x00000100
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_HW_ER_INTR_SHIFT         8

/* MCIF_INTR2 :: CPU_MASK_SET :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_FIFO_OF_INTR_MASK          0x00000080
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_FIFO_OF_INTR_SHIFT         7

/* MCIF_INTR2 :: CPU_MASK_SET :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_FIFO_UF_INTR_MASK          0x00000040
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_FIFO_UF_INTR_SHIFT         6

/* MCIF_INTR2 :: CPU_MASK_SET :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_ER_INTR_MASK             0x00000020
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_ER_INTR_SHIFT            5

/* MCIF_INTR2 :: CPU_MASK_SET :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_CARD_ER_INTR_MASK             0x00000010
#define BCHP_MCIF_INTR2_CPU_MASK_SET_CARD_ER_INTR_SHIFT            4

/* MCIF_INTR2 :: CPU_MASK_SET :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_MWPKT_INTR_MASK            0x00000008
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_MWPKT_INTR_SHIFT           3

/* MCIF_INTR2 :: CPU_MASK_SET :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MRPKT_INTR_MASK            0x00000004
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MRPKT_INTR_SHIFT           2

/* MCIF_INTR2 :: CPU_MASK_SET :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_DONE_INTR_MASK             0x00000002
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_DONE_INTR_SHIFT            1

/* MCIF_INTR2 :: CPU_MASK_SET :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_DONE_INTR_MASK             0x00000001
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_DONE_INTR_SHIFT            0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:26] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_reserved0_MASK              0xfc000000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT             26

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: UART_DMA_TX_ABORT [25:25] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_UART_DMA_TX_ABORT_MASK      0x02000000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_UART_DMA_TX_ABORT_SHIFT     25

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: UART_DMA_RX_ABORT [24:24] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_UART_DMA_RX_ABORT_MASK      0x01000000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_UART_DMA_RX_ABORT_SHIFT     24

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: UART_DMA_TX_DONE [23:23] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_UART_DMA_TX_DONE_MASK       0x00800000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_UART_DMA_TX_DONE_SHIFT      23

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: UART_DMA_RX_DONE [22:22] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_UART_DMA_RX_DONE_MASK       0x00400000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_UART_DMA_RX_DONE_SHIFT      22

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: WKTMR_ALARM_INTR [21:21] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_WKTMR_ALARM_INTR_MASK       0x00200000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_WKTMR_ALARM_INTR_SHIFT      21

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: reserved1 [20:19] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_reserved1_MASK              0x00180000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_reserved1_SHIFT             19

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: reserved_for_eco2 [18:18] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_reserved_for_eco2_MASK      0x00040000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_reserved_for_eco2_SHIFT     18

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: BICAP0_FIFO_OF_INTR [17:17] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_BICAP0_FIFO_OF_INTR_MASK    0x00020000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_BICAP0_FIFO_OF_INTR_SHIFT   17

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: BICAP0_FIFO_IRQ_INTR [16:16] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_BICAP0_FIFO_IRQ_INTR_MASK   0x00010000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_BICAP0_FIFO_IRQ_INTR_SHIFT  16

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: BICAP0_CPU_TIMEOUT_INTR [15:15] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_BICAP0_CPU_TIMEOUT_INTR_MASK 0x00008000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_BICAP0_CPU_TIMEOUT_INTR_SHIFT 15

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: BICAP0_EDGE_TIMEOUT_INTR [14:11] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_BICAP0_EDGE_TIMEOUT_INTR_MASK 0x00007800
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_BICAP0_EDGE_TIMEOUT_INTR_SHIFT 11

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_ALL_DONE_MASK            0x00000400
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_ALL_DONE_SHIFT           10

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MEM_RDY_INTR_MASK        0x00000200
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MEM_RDY_INTR_SHIFT       9

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_HW_ER_INTR_MASK        0x00000100
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_HW_ER_INTR_SHIFT       8

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_FIFO_OF_INTR_MASK        0x00000080
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_FIFO_OF_INTR_SHIFT       7

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_FIFO_UF_INTR_MASK        0x00000040
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_FIFO_UF_INTR_SHIFT       6

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_ER_INTR_MASK           0x00000020
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_ER_INTR_SHIFT          5

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_CARD_ER_INTR_MASK           0x00000010
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_CARD_ER_INTR_SHIFT          4

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_MWPKT_INTR_MASK          0x00000008
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_MWPKT_INTR_SHIFT         3

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MRPKT_INTR_MASK          0x00000004
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MRPKT_INTR_SHIFT         2

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_DONE_INTR_MASK           0x00000002
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_DONE_INTR_SHIFT          1

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_DONE_INTR_MASK           0x00000001
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_DONE_INTR_SHIFT          0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_STATUS :: reserved0 [31:26] */
#define BCHP_MCIF_INTR2_PCI_STATUS_reserved0_MASK                  0xfc000000
#define BCHP_MCIF_INTR2_PCI_STATUS_reserved0_SHIFT                 26

/* MCIF_INTR2 :: PCI_STATUS :: UART_DMA_TX_ABORT [25:25] */
#define BCHP_MCIF_INTR2_PCI_STATUS_UART_DMA_TX_ABORT_MASK          0x02000000
#define BCHP_MCIF_INTR2_PCI_STATUS_UART_DMA_TX_ABORT_SHIFT         25

/* MCIF_INTR2 :: PCI_STATUS :: UART_DMA_RX_ABORT [24:24] */
#define BCHP_MCIF_INTR2_PCI_STATUS_UART_DMA_RX_ABORT_MASK          0x01000000
#define BCHP_MCIF_INTR2_PCI_STATUS_UART_DMA_RX_ABORT_SHIFT         24

/* MCIF_INTR2 :: PCI_STATUS :: UART_DMA_TX_DONE [23:23] */
#define BCHP_MCIF_INTR2_PCI_STATUS_UART_DMA_TX_DONE_MASK           0x00800000
#define BCHP_MCIF_INTR2_PCI_STATUS_UART_DMA_TX_DONE_SHIFT          23

/* MCIF_INTR2 :: PCI_STATUS :: UART_DMA_RX_DONE [22:22] */
#define BCHP_MCIF_INTR2_PCI_STATUS_UART_DMA_RX_DONE_MASK           0x00400000
#define BCHP_MCIF_INTR2_PCI_STATUS_UART_DMA_RX_DONE_SHIFT          22

/* MCIF_INTR2 :: PCI_STATUS :: WKTMR_ALARM_INTR [21:21] */
#define BCHP_MCIF_INTR2_PCI_STATUS_WKTMR_ALARM_INTR_MASK           0x00200000
#define BCHP_MCIF_INTR2_PCI_STATUS_WKTMR_ALARM_INTR_SHIFT          21

/* MCIF_INTR2 :: PCI_STATUS :: reserved1 [20:19] */
#define BCHP_MCIF_INTR2_PCI_STATUS_reserved1_MASK                  0x00180000
#define BCHP_MCIF_INTR2_PCI_STATUS_reserved1_SHIFT                 19

/* MCIF_INTR2 :: PCI_STATUS :: reserved_for_eco2 [18:18] */
#define BCHP_MCIF_INTR2_PCI_STATUS_reserved_for_eco2_MASK          0x00040000
#define BCHP_MCIF_INTR2_PCI_STATUS_reserved_for_eco2_SHIFT         18

/* MCIF_INTR2 :: PCI_STATUS :: BICAP1_FIFO_OF_INTR [17:17] */
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP1_FIFO_OF_INTR_MASK        0x00020000
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP1_FIFO_OF_INTR_SHIFT       17

/* MCIF_INTR2 :: PCI_STATUS :: BICAP1_FIFO_LVL_INTR [16:16] */
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP1_FIFO_LVL_INTR_MASK       0x00010000
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP1_FIFO_LVL_INTR_SHIFT      16

/* MCIF_INTR2 :: PCI_STATUS :: BICAP1_FIFO_INACT_INTR [15:15] */
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP1_FIFO_INACT_INTR_MASK     0x00008000
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP1_FIFO_INACT_INTR_SHIFT    15

/* MCIF_INTR2 :: PCI_STATUS :: BICAP1_TIMEOUT3_INTR [14:14] */
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP1_TIMEOUT3_INTR_MASK       0x00004000
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP1_TIMEOUT3_INTR_SHIFT      14

/* MCIF_INTR2 :: PCI_STATUS :: BICAP1_TIMEOUT2_INTR [13:13] */
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP1_TIMEOUT2_INTR_MASK       0x00002000
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP1_TIMEOUT2_INTR_SHIFT      13

/* MCIF_INTR2 :: PCI_STATUS :: BICAP1_TIMEOUT1_INTR [12:12] */
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP1_TIMEOUT1_INTR_MASK       0x00001000
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP1_TIMEOUT1_INTR_SHIFT      12

/* MCIF_INTR2 :: PCI_STATUS :: BICAP1_TIMEOUT0_INTR [11:11] */
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP1_TIMEOUT0_INTR_MASK       0x00000800
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP1_TIMEOUT0_INTR_SHIFT      11

/* MCIF_INTR2 :: PCI_STATUS :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_ALL_DONE_MASK                0x00000400
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_ALL_DONE_SHIFT               10

/* MCIF_INTR2 :: PCI_STATUS :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MEM_RDY_INTR_MASK            0x00000200
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MEM_RDY_INTR_SHIFT           9

/* MCIF_INTR2 :: PCI_STATUS :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_HW_ER_INTR_MASK            0x00000100
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_HW_ER_INTR_SHIFT           8

/* MCIF_INTR2 :: PCI_STATUS :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_FIFO_OF_INTR_MASK            0x00000080
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_FIFO_OF_INTR_SHIFT           7

/* MCIF_INTR2 :: PCI_STATUS :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_FIFO_UF_INTR_MASK            0x00000040
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_FIFO_UF_INTR_SHIFT           6

/* MCIF_INTR2 :: PCI_STATUS :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_ER_INTR_MASK               0x00000020
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_ER_INTR_SHIFT              5

/* MCIF_INTR2 :: PCI_STATUS :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_PCI_STATUS_CARD_ER_INTR_MASK               0x00000010
#define BCHP_MCIF_INTR2_PCI_STATUS_CARD_ER_INTR_SHIFT              4

/* MCIF_INTR2 :: PCI_STATUS :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_MWPKT_INTR_MASK              0x00000008
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_MWPKT_INTR_SHIFT             3

/* MCIF_INTR2 :: PCI_STATUS :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MRPKT_INTR_MASK              0x00000004
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MRPKT_INTR_SHIFT             2

/* MCIF_INTR2 :: PCI_STATUS :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_DONE_INTR_MASK               0x00000002
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_DONE_INTR_SHIFT              1

/* MCIF_INTR2 :: PCI_STATUS :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_DONE_INTR_MASK               0x00000001
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_DONE_INTR_SHIFT              0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_SET :: reserved0 [31:26] */
#define BCHP_MCIF_INTR2_PCI_SET_reserved0_MASK                     0xfc000000
#define BCHP_MCIF_INTR2_PCI_SET_reserved0_SHIFT                    26

/* MCIF_INTR2 :: PCI_SET :: UART_DMA_TX_ABORT [25:25] */
#define BCHP_MCIF_INTR2_PCI_SET_UART_DMA_TX_ABORT_MASK             0x02000000
#define BCHP_MCIF_INTR2_PCI_SET_UART_DMA_TX_ABORT_SHIFT            25

/* MCIF_INTR2 :: PCI_SET :: UART_DMA_RX_ABORT [24:24] */
#define BCHP_MCIF_INTR2_PCI_SET_UART_DMA_RX_ABORT_MASK             0x01000000
#define BCHP_MCIF_INTR2_PCI_SET_UART_DMA_RX_ABORT_SHIFT            24

/* MCIF_INTR2 :: PCI_SET :: UART_DMA_TX_DONE [23:23] */
#define BCHP_MCIF_INTR2_PCI_SET_UART_DMA_TX_DONE_MASK              0x00800000
#define BCHP_MCIF_INTR2_PCI_SET_UART_DMA_TX_DONE_SHIFT             23

/* MCIF_INTR2 :: PCI_SET :: UART_DMA_RX_DONE [22:22] */
#define BCHP_MCIF_INTR2_PCI_SET_UART_DMA_RX_DONE_MASK              0x00400000
#define BCHP_MCIF_INTR2_PCI_SET_UART_DMA_RX_DONE_SHIFT             22

/* MCIF_INTR2 :: PCI_SET :: WKTMR_ALARM_INTR [21:21] */
#define BCHP_MCIF_INTR2_PCI_SET_WKTMR_ALARM_INTR_MASK              0x00200000
#define BCHP_MCIF_INTR2_PCI_SET_WKTMR_ALARM_INTR_SHIFT             21

/* MCIF_INTR2 :: PCI_SET :: reserved1 [20:19] */
#define BCHP_MCIF_INTR2_PCI_SET_reserved1_MASK                     0x00180000
#define BCHP_MCIF_INTR2_PCI_SET_reserved1_SHIFT                    19

/* MCIF_INTR2 :: PCI_SET :: reserved_for_eco2 [18:18] */
#define BCHP_MCIF_INTR2_PCI_SET_reserved_for_eco2_MASK             0x00040000
#define BCHP_MCIF_INTR2_PCI_SET_reserved_for_eco2_SHIFT            18

/* MCIF_INTR2 :: PCI_SET :: BICAP1_FIFO_OF_INTR [17:17] */
#define BCHP_MCIF_INTR2_PCI_SET_BICAP1_FIFO_OF_INTR_MASK           0x00020000
#define BCHP_MCIF_INTR2_PCI_SET_BICAP1_FIFO_OF_INTR_SHIFT          17

/* MCIF_INTR2 :: PCI_SET :: BICAP1_FIFO_LVL_INTR [16:16] */
#define BCHP_MCIF_INTR2_PCI_SET_BICAP1_FIFO_LVL_INTR_MASK          0x00010000
#define BCHP_MCIF_INTR2_PCI_SET_BICAP1_FIFO_LVL_INTR_SHIFT         16

/* MCIF_INTR2 :: PCI_SET :: BICAP1_FIFO_INACT_INTR [15:15] */
#define BCHP_MCIF_INTR2_PCI_SET_BICAP1_FIFO_INACT_INTR_MASK        0x00008000
#define BCHP_MCIF_INTR2_PCI_SET_BICAP1_FIFO_INACT_INTR_SHIFT       15

/* MCIF_INTR2 :: PCI_SET :: BICAP1_TIMEOUT3_INTR [14:14] */
#define BCHP_MCIF_INTR2_PCI_SET_BICAP1_TIMEOUT3_INTR_MASK          0x00004000
#define BCHP_MCIF_INTR2_PCI_SET_BICAP1_TIMEOUT3_INTR_SHIFT         14

/* MCIF_INTR2 :: PCI_SET :: BICAP1_TIMEOUT2_INTR [13:13] */
#define BCHP_MCIF_INTR2_PCI_SET_BICAP1_TIMEOUT2_INTR_MASK          0x00002000
#define BCHP_MCIF_INTR2_PCI_SET_BICAP1_TIMEOUT2_INTR_SHIFT         13

/* MCIF_INTR2 :: PCI_SET :: BICAP1_TIMEOUT1_INTR [12:12] */
#define BCHP_MCIF_INTR2_PCI_SET_BICAP1_TIMEOUT1_INTR_MASK          0x00001000
#define BCHP_MCIF_INTR2_PCI_SET_BICAP1_TIMEOUT1_INTR_SHIFT         12

/* MCIF_INTR2 :: PCI_SET :: BICAP1_TIMEOUT0_INTR [11:11] */
#define BCHP_MCIF_INTR2_PCI_SET_BICAP1_TIMEOUT0_INTR_MASK          0x00000800
#define BCHP_MCIF_INTR2_PCI_SET_BICAP1_TIMEOUT0_INTR_SHIFT         11

/* MCIF_INTR2 :: PCI_SET :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_PCI_SET_RX_ALL_DONE_MASK                   0x00000400
#define BCHP_MCIF_INTR2_PCI_SET_RX_ALL_DONE_SHIFT                  10

/* MCIF_INTR2 :: PCI_SET :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_PCI_SET_TX_MEM_RDY_INTR_MASK               0x00000200
#define BCHP_MCIF_INTR2_PCI_SET_TX_MEM_RDY_INTR_SHIFT              9

/* MCIF_INTR2 :: PCI_SET :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_PCI_SET_HOST_HW_ER_INTR_MASK               0x00000100
#define BCHP_MCIF_INTR2_PCI_SET_HOST_HW_ER_INTR_SHIFT              8

/* MCIF_INTR2 :: PCI_SET :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_PCI_SET_RX_FIFO_OF_INTR_MASK               0x00000080
#define BCHP_MCIF_INTR2_PCI_SET_RX_FIFO_OF_INTR_SHIFT              7

/* MCIF_INTR2 :: PCI_SET :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_PCI_SET_TX_FIFO_UF_INTR_MASK               0x00000040
#define BCHP_MCIF_INTR2_PCI_SET_TX_FIFO_UF_INTR_SHIFT              6

/* MCIF_INTR2 :: PCI_SET :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_PCI_SET_HOST_ER_INTR_MASK                  0x00000020
#define BCHP_MCIF_INTR2_PCI_SET_HOST_ER_INTR_SHIFT                 5

/* MCIF_INTR2 :: PCI_SET :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_PCI_SET_CARD_ER_INTR_MASK                  0x00000010
#define BCHP_MCIF_INTR2_PCI_SET_CARD_ER_INTR_SHIFT                 4

/* MCIF_INTR2 :: PCI_SET :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_PCI_SET_RX_MWPKT_INTR_MASK                 0x00000008
#define BCHP_MCIF_INTR2_PCI_SET_RX_MWPKT_INTR_SHIFT                3

/* MCIF_INTR2 :: PCI_SET :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_PCI_SET_TX_MRPKT_INTR_MASK                 0x00000004
#define BCHP_MCIF_INTR2_PCI_SET_TX_MRPKT_INTR_SHIFT                2

/* MCIF_INTR2 :: PCI_SET :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_PCI_SET_RX_DONE_INTR_MASK                  0x00000002
#define BCHP_MCIF_INTR2_PCI_SET_RX_DONE_INTR_SHIFT                 1

/* MCIF_INTR2 :: PCI_SET :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_PCI_SET_TX_DONE_INTR_MASK                  0x00000001
#define BCHP_MCIF_INTR2_PCI_SET_TX_DONE_INTR_SHIFT                 0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_CLEAR :: reserved0 [31:26] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_reserved0_MASK                   0xfc000000
#define BCHP_MCIF_INTR2_PCI_CLEAR_reserved0_SHIFT                  26

/* MCIF_INTR2 :: PCI_CLEAR :: UART_DMA_TX_ABORT [25:25] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_UART_DMA_TX_ABORT_MASK           0x02000000
#define BCHP_MCIF_INTR2_PCI_CLEAR_UART_DMA_TX_ABORT_SHIFT          25

/* MCIF_INTR2 :: PCI_CLEAR :: UART_DMA_RX_ABORT [24:24] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_UART_DMA_RX_ABORT_MASK           0x01000000
#define BCHP_MCIF_INTR2_PCI_CLEAR_UART_DMA_RX_ABORT_SHIFT          24

/* MCIF_INTR2 :: PCI_CLEAR :: UART_DMA_TX_DONE [23:23] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_UART_DMA_TX_DONE_MASK            0x00800000
#define BCHP_MCIF_INTR2_PCI_CLEAR_UART_DMA_TX_DONE_SHIFT           23

/* MCIF_INTR2 :: PCI_CLEAR :: UART_DMA_RX_DONE [22:22] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_UART_DMA_RX_DONE_MASK            0x00400000
#define BCHP_MCIF_INTR2_PCI_CLEAR_UART_DMA_RX_DONE_SHIFT           22

/* MCIF_INTR2 :: PCI_CLEAR :: WKTMR_ALARM_INTR [21:21] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_WKTMR_ALARM_INTR_MASK            0x00200000
#define BCHP_MCIF_INTR2_PCI_CLEAR_WKTMR_ALARM_INTR_SHIFT           21

/* MCIF_INTR2 :: PCI_CLEAR :: reserved1 [20:19] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_reserved1_MASK                   0x00180000
#define BCHP_MCIF_INTR2_PCI_CLEAR_reserved1_SHIFT                  19

/* MCIF_INTR2 :: PCI_CLEAR :: reserved_for_eco2 [18:18] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_reserved_for_eco2_MASK           0x00040000
#define BCHP_MCIF_INTR2_PCI_CLEAR_reserved_for_eco2_SHIFT          18

/* MCIF_INTR2 :: PCI_CLEAR :: BICAP1_FIFO_OF_INTR [17:17] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP1_FIFO_OF_INTR_MASK         0x00020000
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP1_FIFO_OF_INTR_SHIFT        17

/* MCIF_INTR2 :: PCI_CLEAR :: BICAP1_FIFO_LVL_INTR [16:16] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP1_FIFO_LVL_INTR_MASK        0x00010000
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP1_FIFO_LVL_INTR_SHIFT       16

/* MCIF_INTR2 :: PCI_CLEAR :: BICAP1_FIFO_INACT_INTR [15:15] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP1_FIFO_INACT_INTR_MASK      0x00008000
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP1_FIFO_INACT_INTR_SHIFT     15

/* MCIF_INTR2 :: PCI_CLEAR :: BICAP1_TIMEOUT3_INTR [14:14] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP1_TIMEOUT3_INTR_MASK        0x00004000
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP1_TIMEOUT3_INTR_SHIFT       14

/* MCIF_INTR2 :: PCI_CLEAR :: BICAP1_TIMEOUT2_INTR [13:13] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP1_TIMEOUT2_INTR_MASK        0x00002000
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP1_TIMEOUT2_INTR_SHIFT       13

/* MCIF_INTR2 :: PCI_CLEAR :: BICAP1_TIMEOUT1_INTR [12:12] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP1_TIMEOUT1_INTR_MASK        0x00001000
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP1_TIMEOUT1_INTR_SHIFT       12

/* MCIF_INTR2 :: PCI_CLEAR :: BICAP1_TIMEOUT0_INTR [11:11] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP1_TIMEOUT0_INTR_MASK        0x00000800
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP1_TIMEOUT0_INTR_SHIFT       11

/* MCIF_INTR2 :: PCI_CLEAR :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_ALL_DONE_MASK                 0x00000400
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_ALL_DONE_SHIFT                10

/* MCIF_INTR2 :: PCI_CLEAR :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MEM_RDY_INTR_MASK             0x00000200
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MEM_RDY_INTR_SHIFT            9

/* MCIF_INTR2 :: PCI_CLEAR :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_HW_ER_INTR_MASK             0x00000100
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_HW_ER_INTR_SHIFT            8

/* MCIF_INTR2 :: PCI_CLEAR :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_FIFO_OF_INTR_MASK             0x00000080
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_FIFO_OF_INTR_SHIFT            7

/* MCIF_INTR2 :: PCI_CLEAR :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_FIFO_UF_INTR_MASK             0x00000040
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_FIFO_UF_INTR_SHIFT            6

/* MCIF_INTR2 :: PCI_CLEAR :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_ER_INTR_MASK                0x00000020
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_ER_INTR_SHIFT               5

/* MCIF_INTR2 :: PCI_CLEAR :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_CARD_ER_INTR_MASK                0x00000010
#define BCHP_MCIF_INTR2_PCI_CLEAR_CARD_ER_INTR_SHIFT               4

/* MCIF_INTR2 :: PCI_CLEAR :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_MWPKT_INTR_MASK               0x00000008
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_MWPKT_INTR_SHIFT              3

/* MCIF_INTR2 :: PCI_CLEAR :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MRPKT_INTR_MASK               0x00000004
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MRPKT_INTR_SHIFT              2

/* MCIF_INTR2 :: PCI_CLEAR :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_DONE_INTR_MASK                0x00000002
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_DONE_INTR_SHIFT               1

/* MCIF_INTR2 :: PCI_CLEAR :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_DONE_INTR_MASK                0x00000001
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_DONE_INTR_SHIFT               0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:26] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_reserved0_MASK             0xfc000000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_reserved0_SHIFT            26

/* MCIF_INTR2 :: PCI_MASK_STATUS :: UART_DMA_TX_ABORT [25:25] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_UART_DMA_TX_ABORT_MASK     0x02000000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_UART_DMA_TX_ABORT_SHIFT    25

/* MCIF_INTR2 :: PCI_MASK_STATUS :: UART_DMA_RX_ABORT [24:24] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_UART_DMA_RX_ABORT_MASK     0x01000000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_UART_DMA_RX_ABORT_SHIFT    24

/* MCIF_INTR2 :: PCI_MASK_STATUS :: UART_DMA_TX_DONE [23:23] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_UART_DMA_TX_DONE_MASK      0x00800000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_UART_DMA_TX_DONE_SHIFT     23

/* MCIF_INTR2 :: PCI_MASK_STATUS :: UART_DMA_RX_DONE [22:22] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_UART_DMA_RX_DONE_MASK      0x00400000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_UART_DMA_RX_DONE_SHIFT     22

/* MCIF_INTR2 :: PCI_MASK_STATUS :: WKTMR_ALARM_INTR [21:21] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_WKTMR_ALARM_INTR_MASK      0x00200000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_WKTMR_ALARM_INTR_SHIFT     21

/* MCIF_INTR2 :: PCI_MASK_STATUS :: reserved1 [20:19] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_reserved1_MASK             0x00180000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_reserved1_SHIFT            19

/* MCIF_INTR2 :: PCI_MASK_STATUS :: reserved_for_eco2 [18:18] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_reserved_for_eco2_MASK     0x00040000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_reserved_for_eco2_SHIFT    18

/* MCIF_INTR2 :: PCI_MASK_STATUS :: BICAP0_FIFO_OF_INTR [17:17] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_BICAP0_FIFO_OF_INTR_MASK   0x00020000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_BICAP0_FIFO_OF_INTR_SHIFT  17

/* MCIF_INTR2 :: PCI_MASK_STATUS :: BICAP0_FIFO_IRQ_INTR [16:16] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_BICAP0_FIFO_IRQ_INTR_MASK  0x00010000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_BICAP0_FIFO_IRQ_INTR_SHIFT 16

/* MCIF_INTR2 :: PCI_MASK_STATUS :: BICAP0_CPU_TIMEOUT_INTR [15:15] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_BICAP0_CPU_TIMEOUT_INTR_MASK 0x00008000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_BICAP0_CPU_TIMEOUT_INTR_SHIFT 15

/* MCIF_INTR2 :: PCI_MASK_STATUS :: BICAP0_EDGE_TIMEOUT_INTR [14:11] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_BICAP0_EDGE_TIMEOUT_INTR_MASK 0x00007800
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_BICAP0_EDGE_TIMEOUT_INTR_SHIFT 11

/* MCIF_INTR2 :: PCI_MASK_STATUS :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_ALL_DONE_MASK           0x00000400
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_ALL_DONE_SHIFT          10

/* MCIF_INTR2 :: PCI_MASK_STATUS :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MEM_RDY_INTR_MASK       0x00000200
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MEM_RDY_INTR_SHIFT      9

/* MCIF_INTR2 :: PCI_MASK_STATUS :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_HW_ER_INTR_MASK       0x00000100
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_HW_ER_INTR_SHIFT      8

/* MCIF_INTR2 :: PCI_MASK_STATUS :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_FIFO_OF_INTR_MASK       0x00000080
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_FIFO_OF_INTR_SHIFT      7

/* MCIF_INTR2 :: PCI_MASK_STATUS :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_FIFO_UF_INTR_MASK       0x00000040
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_FIFO_UF_INTR_SHIFT      6

/* MCIF_INTR2 :: PCI_MASK_STATUS :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_ER_INTR_MASK          0x00000020
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_ER_INTR_SHIFT         5

/* MCIF_INTR2 :: PCI_MASK_STATUS :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_CARD_ER_INTR_MASK          0x00000010
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_CARD_ER_INTR_SHIFT         4

/* MCIF_INTR2 :: PCI_MASK_STATUS :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_MWPKT_INTR_MASK         0x00000008
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_MWPKT_INTR_SHIFT        3

/* MCIF_INTR2 :: PCI_MASK_STATUS :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MRPKT_INTR_MASK         0x00000004
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MRPKT_INTR_SHIFT        2

/* MCIF_INTR2 :: PCI_MASK_STATUS :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_DONE_INTR_MASK          0x00000002
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_DONE_INTR_SHIFT         1

/* MCIF_INTR2 :: PCI_MASK_STATUS :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_DONE_INTR_MASK          0x00000001
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_DONE_INTR_SHIFT         0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_MASK_SET :: reserved0 [31:26] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_reserved0_MASK                0xfc000000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_reserved0_SHIFT               26

/* MCIF_INTR2 :: PCI_MASK_SET :: UART_DMA_TX_ABORT [25:25] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_UART_DMA_TX_ABORT_MASK        0x02000000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_UART_DMA_TX_ABORT_SHIFT       25

/* MCIF_INTR2 :: PCI_MASK_SET :: UART_DMA_RX_ABORT [24:24] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_UART_DMA_RX_ABORT_MASK        0x01000000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_UART_DMA_RX_ABORT_SHIFT       24

/* MCIF_INTR2 :: PCI_MASK_SET :: UART_DMA_TX_DONE [23:23] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_UART_DMA_TX_DONE_MASK         0x00800000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_UART_DMA_TX_DONE_SHIFT        23

/* MCIF_INTR2 :: PCI_MASK_SET :: UART_DMA_RX_DONE [22:22] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_UART_DMA_RX_DONE_MASK         0x00400000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_UART_DMA_RX_DONE_SHIFT        22

/* MCIF_INTR2 :: PCI_MASK_SET :: WKTMR_ALARM_INTR [21:21] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_WKTMR_ALARM_INTR_MASK         0x00200000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_WKTMR_ALARM_INTR_SHIFT        21

/* MCIF_INTR2 :: PCI_MASK_SET :: reserved1 [20:19] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_reserved1_MASK                0x00180000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_reserved1_SHIFT               19

/* MCIF_INTR2 :: PCI_MASK_SET :: reserved_for_eco2 [18:18] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_reserved_for_eco2_MASK        0x00040000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_reserved_for_eco2_SHIFT       18

/* MCIF_INTR2 :: PCI_MASK_SET :: BICAP0_FIFO_OF_INTR [17:17] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_BICAP0_FIFO_OF_INTR_MASK      0x00020000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_BICAP0_FIFO_OF_INTR_SHIFT     17

/* MCIF_INTR2 :: PCI_MASK_SET :: BICAP0_FIFO_IRQ_INTR [16:16] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_BICAP0_FIFO_IRQ_INTR_MASK     0x00010000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_BICAP0_FIFO_IRQ_INTR_SHIFT    16

/* MCIF_INTR2 :: PCI_MASK_SET :: BICAP0_CPU_TIMEOUT_INTR [15:15] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_BICAP0_CPU_TIMEOUT_INTR_MASK  0x00008000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_BICAP0_CPU_TIMEOUT_INTR_SHIFT 15

/* MCIF_INTR2 :: PCI_MASK_SET :: BICAP0_EDGE_TIMEOUT_INTR [14:11] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_BICAP0_EDGE_TIMEOUT_INTR_MASK 0x00007800
#define BCHP_MCIF_INTR2_PCI_MASK_SET_BICAP0_EDGE_TIMEOUT_INTR_SHIFT 11

/* MCIF_INTR2 :: PCI_MASK_SET :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_ALL_DONE_MASK              0x00000400
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_ALL_DONE_SHIFT             10

/* MCIF_INTR2 :: PCI_MASK_SET :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MEM_RDY_INTR_MASK          0x00000200
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MEM_RDY_INTR_SHIFT         9

/* MCIF_INTR2 :: PCI_MASK_SET :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_HW_ER_INTR_MASK          0x00000100
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_HW_ER_INTR_SHIFT         8

/* MCIF_INTR2 :: PCI_MASK_SET :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_FIFO_OF_INTR_MASK          0x00000080
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_FIFO_OF_INTR_SHIFT         7

/* MCIF_INTR2 :: PCI_MASK_SET :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_FIFO_UF_INTR_MASK          0x00000040
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_FIFO_UF_INTR_SHIFT         6

/* MCIF_INTR2 :: PCI_MASK_SET :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_ER_INTR_MASK             0x00000020
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_ER_INTR_SHIFT            5

/* MCIF_INTR2 :: PCI_MASK_SET :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_CARD_ER_INTR_MASK             0x00000010
#define BCHP_MCIF_INTR2_PCI_MASK_SET_CARD_ER_INTR_SHIFT            4

/* MCIF_INTR2 :: PCI_MASK_SET :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_MWPKT_INTR_MASK            0x00000008
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_MWPKT_INTR_SHIFT           3

/* MCIF_INTR2 :: PCI_MASK_SET :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MRPKT_INTR_MASK            0x00000004
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MRPKT_INTR_SHIFT           2

/* MCIF_INTR2 :: PCI_MASK_SET :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_DONE_INTR_MASK             0x00000002
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_DONE_INTR_SHIFT            1

/* MCIF_INTR2 :: PCI_MASK_SET :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_DONE_INTR_MASK             0x00000001
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_DONE_INTR_SHIFT            0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:26] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_reserved0_MASK              0xfc000000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT             26

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: UART_DMA_TX_ABORT [25:25] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_UART_DMA_TX_ABORT_MASK      0x02000000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_UART_DMA_TX_ABORT_SHIFT     25

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: UART_DMA_RX_ABORT [24:24] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_UART_DMA_RX_ABORT_MASK      0x01000000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_UART_DMA_RX_ABORT_SHIFT     24

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: UART_DMA_TX_DONE [23:23] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_UART_DMA_TX_DONE_MASK       0x00800000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_UART_DMA_TX_DONE_SHIFT      23

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: UART_DMA_RX_DONE [22:22] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_UART_DMA_RX_DONE_MASK       0x00400000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_UART_DMA_RX_DONE_SHIFT      22

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: WKTMR_ALARM_INTR [21:21] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_WKTMR_ALARM_INTR_MASK       0x00200000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_WKTMR_ALARM_INTR_SHIFT      21

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: reserved1 [20:19] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_reserved1_MASK              0x00180000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_reserved1_SHIFT             19

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: reserved_for_eco2 [18:18] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_reserved_for_eco2_MASK      0x00040000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_reserved_for_eco2_SHIFT     18

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: BICAP0_FIFO_OF_INTR [17:17] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_BICAP0_FIFO_OF_INTR_MASK    0x00020000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_BICAP0_FIFO_OF_INTR_SHIFT   17

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: BICAP0_FIFO_IRQ_INTR [16:16] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_BICAP0_FIFO_IRQ_INTR_MASK   0x00010000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_BICAP0_FIFO_IRQ_INTR_SHIFT  16

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: BICAP0_CPU_TIMEOUT_INTR [15:15] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_BICAP0_CPU_TIMEOUT_INTR_MASK 0x00008000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_BICAP0_CPU_TIMEOUT_INTR_SHIFT 15

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: BICAP0_EDGE_TIMEOUT_INTR [14:11] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_BICAP0_EDGE_TIMEOUT_INTR_MASK 0x00007800
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_BICAP0_EDGE_TIMEOUT_INTR_SHIFT 11

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_ALL_DONE_MASK            0x00000400
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_ALL_DONE_SHIFT           10

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MEM_RDY_INTR_MASK        0x00000200
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MEM_RDY_INTR_SHIFT       9

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_HW_ER_INTR_MASK        0x00000100
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_HW_ER_INTR_SHIFT       8

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_FIFO_OF_INTR_MASK        0x00000080
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_FIFO_OF_INTR_SHIFT       7

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_FIFO_UF_INTR_MASK        0x00000040
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_FIFO_UF_INTR_SHIFT       6

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_ER_INTR_MASK           0x00000020
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_ER_INTR_SHIFT          5

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_CARD_ER_INTR_MASK           0x00000010
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_CARD_ER_INTR_SHIFT          4

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_MWPKT_INTR_MASK          0x00000008
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_MWPKT_INTR_SHIFT         3

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MRPKT_INTR_MASK          0x00000004
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MRPKT_INTR_SHIFT         2

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_DONE_INTR_MASK           0x00000002
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_DONE_INTR_SHIFT          1

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_DONE_INTR_MASK           0x00000001
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_DONE_INTR_SHIFT          0

#endif /* #ifndef BCHP_MCIF_INTR2_H__ */

/* End of File */
